[08/01 12:45:13      0s] 
[08/01 12:45:13      0s] Cadence Innovus(TM) Implementation System.
[08/01 12:45:13      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/01 12:45:13      0s] 
[08/01 12:45:13      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[08/01 12:45:13      0s] Options:	-stylus 
[08/01 12:45:13      0s] Date:		Fri Aug  1 12:45:12 2025
[08/01 12:45:13      0s] Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
[08/01 12:45:13      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[08/01 12:45:13      0s] 
[08/01 12:45:13      0s] License:
[08/01 12:45:13      0s] 		[12:45:12.445305] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu
[08/01 12:45:13      0s] 
[08/01 12:45:13      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[08/01 12:45:13      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[08/01 12:45:19      5s] 
[08/01 12:45:19      5s] 
[08/01 12:45:22      8s] Reset Parastics called with the command setExtractRCMode -reset[08/01 12:45:22      9s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[08/01 12:45:23      9s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[08/01 12:45:23      9s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[08/01 12:45:23      9s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[08/01 12:45:23      9s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[08/01 12:45:23      9s] @(#)CDS: CPE v21.18-s053
[08/01 12:45:23      9s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[08/01 12:45:23      9s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[08/01 12:45:23      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/01 12:45:23      9s] @(#)CDS: RCDB 11.15.0
[08/01 12:45:23      9s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[08/01 12:45:23      9s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[08/01 12:45:23      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN.

[08/01 12:45:23      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN.
[08/01 12:45:23      9s] 
[08/01 12:45:23      9s] Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.
[08/01 12:45:24     10s] 
[08/01 12:45:24     10s] **INFO:  MMMC transition support version v31-84 
[08/01 12:45:24     10s] 
[08/01 12:45:26     12s] @innovus 1> source _1_init.tcl 
#@ Begin verbose source (pre): source _1_init.tcl 
[08/01 12:45:43     13s] @@file 1: set_db init_power_nets VDD
[08/01 12:45:43     13s] @@file 2: set_db init_ground_nets VSS
[08/01 12:45:43     13s] @@file 3: read_mmmc top.mmmc
[08/01 12:45:43     13s] #@ Begin verbose source top.mmmc (pre)
[08/01 12:45:43     13s] @file 1: # Version:1.0 MMMC View Definition File
[08/01 12:45:43     13s] @file 2: # Do Not Remove Above Line
[08/01 12:45:43     13s] @file 3:
[08/01 12:45:43     13s] @file 4: # Library sets
[08/01 12:45:43     13s] @@file 5: create_library_set -name nangate_libset_fast \
[08/01 12:45:43     13s]    -timing \
[08/01 12:45:43     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib]
[08/01 12:45:43     13s] @file 8:
[08/01 12:45:43     13s] @@file 9: create_library_set -name nangate_libset_typical \
[08/01 12:45:43     13s]    -timing \
[08/01 12:45:43     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_typical_ccs.lib]
[08/01 12:45:43     13s] @file 12:
[08/01 12:45:43     13s] @@file 13: create_library_set -name nangate_libset_worst \
[08/01 12:45:43     13s]    -timing \
[08/01 12:45:43     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib]
[08/01 12:45:43     13s] @file 16:
[08/01 12:45:43     13s] @file 17: # Timing conditions
[08/01 12:45:43     13s] @@file 18: create_timing_condition -name nangate_tc_fast \
[08/01 12:45:43     13s]    -library_sets [list nangate_libset_fast]
[08/01 12:45:43     13s] @file 20:
[08/01 12:45:43     13s] @@file 21: create_timing_condition -name nangate_tc_typical \
[08/01 12:45:43     13s]    -library_sets [list nangate_libset_typical]
[08/01 12:45:43     13s] @file 23:
[08/01 12:45:43     13s] @@file 24: create_timing_condition -name nangate_tc_worst \
[08/01 12:45:43     13s]    -library_sets [list nangate_libset_worst]
[08/01 12:45:43     13s] @file 26:
[08/01 12:45:43     13s] @file 27: # RC corner
[08/01 12:45:43     13s] @@file 28: create_rc_corner -name nangate_rc_typical \
[08/01 12:45:43     13s]    -pre_route_res 1 \
[08/01 12:45:43     13s]    -post_route_res 1 \
[08/01 12:45:43     13s]    -pre_route_cap 1 \
[08/01 12:45:43     13s]    -post_route_cap 1 \
[08/01 12:45:43     13s]    -post_route_cross_cap 1 \
[08/01 12:45:43     13s]    -pre_route_clock_res 0 \
[08/01 12:45:43     13s]    -pre_route_clock_cap 0
[08/01 12:45:43     13s] @file 36:
[08/01 12:45:43     13s] @file 37: # Delay corners
[08/01 12:45:43     13s] @@file 38: create_delay_corner -name nangate_delay_corner_fast \
[08/01 12:45:43     13s]    -timing_condition nangate_tc_fast \
[08/01 12:45:43     13s]    -rc_corner nangate_rc_typical
[08/01 12:45:43     13s] @file 41:
[08/01 12:45:43     13s] @@file 42: create_delay_corner -name nangate_delay_corner_typical \
[08/01 12:45:43     13s]    -timing_condition nangate_tc_typical \
[08/01 12:45:43     13s]    -rc_corner nangate_rc_typical
[08/01 12:45:43     13s] @file 45:
[08/01 12:45:43     13s] @@file 46: create_delay_corner -name nangate_delay_corner_worst \
[08/01 12:45:43     13s]    -timing_condition nangate_tc_worst \
[08/01 12:45:43     13s]    -rc_corner nangate_rc_typical
[08/01 12:45:43     13s] @file 49:
[08/01 12:45:43     13s] @file 50: # Constraint mode
[08/01 12:45:43     13s] @@file 51: create_constraint_mode -name nangate_constraint_mode \
[08/01 12:45:43     13s]    -sdc_files [list top.sdc]
[08/01 12:45:43     13s] @file 53:
[08/01 12:45:43     13s] @file 54: # Analysis views
[08/01 12:45:43     13s] @@file 55: create_analysis_view -name nangate_view_setup \
[08/01 12:45:43     13s]    -constraint_mode nangate_constraint_mode \
[08/01 12:45:43     13s]    -delay_corner nangate_delay_corner_worst
[08/01 12:45:43     13s] @file 58:
[08/01 12:45:43     13s] @@file 59: create_analysis_view -name nangate_view_hold \
[08/01 12:45:43     13s]    -constraint_mode nangate_constraint_mode \
[08/01 12:45:43     13s]    -delay_corner nangate_delay_corner_fast
[08/01 12:45:43     13s] @file 62:
[08/01 12:45:43     13s] @file 63: # Set analysis views
[08/01 12:45:43     13s] @@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
[08/01 12:45:43     13s] @file 65:
[08/01 12:45:43     13s] #@ End verbose source top.mmmc
[08/01 12:45:43     13s] Reading nangate_libset_worst timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[08/01 12:45:43     14s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/01 12:45:43     14s] Reading nangate_libset_fast timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
[08/01 12:45:44     15s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/01 12:45:44     15s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=1145.8M, current mem=1019.8M)
[08/01 12:45:44     15s] @@file 4: read_physical -lef ../lef/NangateOpenCellLibrary.lef
[08/01 12:45:44     15s] 
[08/01 12:45:44     15s] Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
[08/01 12:45:44     15s] Set DBUPerIGU to M2 pitch 380.
[08/01 12:45:44     15s] 
[08/01 12:45:44     15s] ##  Check design process and node:  
[08/01 12:45:44     15s] ##  Both design process and tech node are not set.
[08/01 12:45:44     15s] 
[08/01 12:45:44     15s] @@file 5: read_netlist top.vg
[08/01 12:45:44     15s] #% Begin Load netlist data ... (date=08/01 12:45:44, mem=1028.0M)
[08/01 12:45:44     15s] *** Begin netlist parsing (mem=1117.3M) ***
[08/01 12:45:44     15s] Created 134 new cells from 2 timing libraries.
[08/01 12:45:44     15s] Reading netlist ...
[08/01 12:45:44     15s] Backslashed names will retain backslash and a trailing blank character.
[08/01 12:45:44     15s] Reading verilog netlist 'top.vg'
[08/01 12:45:44     15s] 
[08/01 12:45:44     15s] *** Memory Usage v#1 (Current mem = 1121.305M, initial mem = 503.000M) ***
[08/01 12:45:44     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1121.3M) ***
[08/01 12:45:44     15s] #% End Load netlist data ... (date=08/01 12:45:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.6M, current mem=1039.6M)
[08/01 12:45:44     15s] Top level cell is top.
[08/01 12:45:45     15s] Hooked 268 DB cells to tlib cells.
[08/01 12:45:45     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
[08/01 12:45:45     15s] Starting recursive module instantiation check.
[08/01 12:45:45     15s] No recursion found.
[08/01 12:45:45     15s] Building hierarchical netlist for Cell top ...
[08/01 12:45:45     15s] *** Netlist is unique.
[08/01 12:45:45     15s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[08/01 12:45:45     15s] ** info: there are 269 modules.
[08/01 12:45:45     15s] ** info: there are 4640 stdCell insts.
[08/01 12:45:45     15s] 
[08/01 12:45:45     15s] *** Memory Usage v#1 (Current mem = 1176.719M, initial mem = 503.000M) ***
[08/01 12:45:45     15s] @@file 6: init_design
[08/01 12:45:45     15s] Start create_tracks
[08/01 12:45:45     15s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/01 12:45:45     15s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/01 12:45:45     15s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/01 12:45:45     15s] Extraction setup Started 
[08/01 12:45:45     15s] 
[08/01 12:45:45     15s] Trim Metal Layers:
[08/01 12:45:45     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 12:45:45     15s] Type 'man IMPEXT-2773' for more detail.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 12:45:45     15s] Summary of Active RC-Corners : 
[08/01 12:45:45     15s]  
[08/01 12:45:45     15s]  Analysis View: nangate_view_setup
[08/01 12:45:45     15s]     RC-Corner Name        : nangate_rc_typical
[08/01 12:45:45     15s]     RC-Corner Index       : 0
[08/01 12:45:45     15s]     RC-Corner Temperature : 25 Celsius
[08/01 12:45:45     15s]     RC-Corner Cap Table   : ''
[08/01 12:45:45     15s]     RC-Corner PreRoute Res Factor         : 1
[08/01 12:45:45     15s]     RC-Corner PreRoute Cap Factor         : 1
[08/01 12:45:45     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/01 12:45:45     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/01 12:45:45     15s]  
[08/01 12:45:45     15s]  Analysis View: nangate_view_hold
[08/01 12:45:45     15s]     RC-Corner Name        : nangate_rc_typical
[08/01 12:45:45     15s]     RC-Corner Index       : 0
[08/01 12:45:45     15s]     RC-Corner Temperature : 25 Celsius
[08/01 12:45:45     15s]     RC-Corner Cap Table   : ''
[08/01 12:45:45     15s]     RC-Corner PreRoute Res Factor         : 1
[08/01 12:45:45     15s]     RC-Corner PreRoute Cap Factor         : 1
[08/01 12:45:45     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/01 12:45:45     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/01 12:45:45     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/01 12:45:45     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/01 12:45:45     15s] 
[08/01 12:45:45     15s] Trim Metal Layers:
[08/01 12:45:45     15s] LayerId::1 widthSet size::1
[08/01 12:45:45     15s] LayerId::2 widthSet size::1
[08/01 12:45:45     15s] LayerId::3 widthSet size::1
[08/01 12:45:45     15s] LayerId::4 widthSet size::1
[08/01 12:45:45     15s] LayerId::5 widthSet size::1
[08/01 12:45:45     15s] LayerId::6 widthSet size::1
[08/01 12:45:45     15s] LayerId::7 widthSet size::1
[08/01 12:45:45     15s] LayerId::8 widthSet size::1
[08/01 12:45:45     15s] LayerId::9 widthSet size::1
[08/01 12:45:45     15s] LayerId::10 widthSet size::1
[08/01 12:45:45     15s] eee: pegSigSF::1.070000
[08/01 12:45:45     15s] Updating RC grid for preRoute extraction ...
[08/01 12:45:45     15s] Initializing multi-corner resistance tables ...
[08/01 12:45:45     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:45:45     15s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:45:45     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:45:45     15s] *Info: initialize multi-corner CTS.
[08/01 12:45:45     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1327.2M, current mem=1077.2M)
[08/01 12:45:45     16s] Reading timing constraints file 'top.sdc' ...
[08/01 12:45:45     16s] Current (total cpu=0:00:16.0, real=0:00:33.0, peak res=1344.2M, current mem=1344.2M)
[08/01 12:45:45     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 76).
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
[08/01 12:45:45     16s] WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1364.4M, current mem=1364.4M)
[08/01 12:45:45     16s] Current (total cpu=0:00:16.1, real=0:00:33.0, peak res=1364.4M, current mem=1364.4M)
[08/01 12:45:45     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[08/01 12:45:45     16s] Summary for sequential cells identification: 
[08/01 12:45:45     16s]   Identified SBFF number: 16
[08/01 12:45:45     16s]   Identified MBFF number: 0
[08/01 12:45:45     16s]   Identified SB Latch number: 0
[08/01 12:45:45     16s]   Identified MB Latch number: 0
[08/01 12:45:45     16s]   Not identified SBFF number: 0
[08/01 12:45:45     16s]   Not identified MBFF number: 0
[08/01 12:45:45     16s]   Not identified SB Latch number: 0
[08/01 12:45:45     16s]   Not identified MB Latch number: 0
[08/01 12:45:45     16s]   Number of sequential cells which are not FFs: 13
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[08/01 12:45:45     16s] Total number of combinational cells: 93
[08/01 12:45:45     16s] Total number of sequential cells: 29
[08/01 12:45:45     16s] Total number of tristate cells: 6
[08/01 12:45:45     16s] Total number of level shifter cells: 0
[08/01 12:45:45     16s] Total number of power gating cells: 0
[08/01 12:45:45     16s] Total number of isolation cells: 0
[08/01 12:45:45     16s] Total number of power switch cells: 0
[08/01 12:45:45     16s] Total number of pulse generator cells: 0
[08/01 12:45:45     16s] Total number of always on buffers: 0
[08/01 12:45:45     16s] Total number of retention cells: 0
[08/01 12:45:45     16s] Total number of physical cells: 6
[08/01 12:45:45     16s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[08/01 12:45:45     16s] Total number of usable buffers: 9
[08/01 12:45:45     16s] List of unusable buffers:
[08/01 12:45:45     16s] Total number of unusable buffers: 0
[08/01 12:45:45     16s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[08/01 12:45:45     16s] Total number of usable inverters: 6
[08/01 12:45:45     16s] List of unusable inverters:
[08/01 12:45:45     16s] Total number of unusable inverters: 0
[08/01 12:45:45     16s] List of identified usable delay cells:
[08/01 12:45:45     16s] Total number of identified usable delay cells: 0
[08/01 12:45:45     16s] List of identified unusable delay cells:
[08/01 12:45:45     16s] Total number of identified unusable delay cells: 0
[08/01 12:45:45     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Deleting Cell Server End ...
[08/01 12:45:45     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.7M, current mem=1386.7M)
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:45:45     16s] Summary for sequential cells identification: 
[08/01 12:45:45     16s]   Identified SBFF number: 16
[08/01 12:45:45     16s]   Identified MBFF number: 0
[08/01 12:45:45     16s]   Identified SB Latch number: 0
[08/01 12:45:45     16s]   Identified MB Latch number: 0
[08/01 12:45:45     16s]   Not identified SBFF number: 0
[08/01 12:45:45     16s]   Not identified MBFF number: 0
[08/01 12:45:45     16s]   Not identified SB Latch number: 0
[08/01 12:45:45     16s]   Not identified MB Latch number: 0
[08/01 12:45:45     16s]   Number of sequential cells which are not FFs: 13
[08/01 12:45:45     16s]  Visiting view : nangate_view_setup
[08/01 12:45:45     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:45:45     16s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:45:45     16s]  Visiting view : nangate_view_hold
[08/01 12:45:45     16s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:45:45     16s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:45:45     16s] TLC MultiMap info (StdDelay):
[08/01 12:45:45     16s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:45:45     16s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:45:45     16s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:45:45     16s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:45:45     16s]  Setting StdDelay to: 8.5ps
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] TimeStamp Deleting Cell Server End ...
[08/01 12:45:45     16s] @@file 7: set_io_flow_flag 0
[08/01 12:45:45     16s] @@file 8: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
[08/01 12:45:45     16s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
[08/01 12:45:45     16s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
[08/01 12:45:45     16s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
[08/01 12:45:45     16s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
[08/01 12:45:45     16s] Adjusting core size to PlacementGrid : width :117.04 height : 116.2
[08/01 12:45:45     16s] Start create_tracks
[08/01 12:45:45     16s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/01 12:45:45     16s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/01 12:45:45     16s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/01 12:45:45     16s] @@file 9: set_db finish_floorplan_active_objs {core macro}
[08/01 12:45:45     16s] @@file 10: set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing}
[08/01 12:45:45     16s] @@file 11: set_db finish_floorplan_add_blockage_direction xy
[08/01 12:45:45     16s] @@file 12: set_db finish_floorplan_override false
[08/01 12:45:45     16s] @@file 13: finish_floorplan -auto_halo
[08/01 12:45:45     16s] Start automatic macro halo creation ...
[08/01 12:45:45     16s] Done automatic macro halo creation.
[08/01 12:45:45     16s] *** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1496.3M, mem_delta = 0.0M) ***
[08/01 12:45:45     16s] @@file 14: check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
[08/01 12:45:45     16s] Checking routing tracks.....
[08/01 12:45:45     16s] Checking other grids.....
[08/01 12:45:45     16s] Checking FINFET Grid is on Manufacture Grid.....
[08/01 12:45:45     16s] Checking core/die box is on Grid.....
[08/01 12:45:45     16s] Checking snap rule ......
[08/01 12:45:45     16s] Checking Row is on grid......
[08/01 12:45:45     16s] Checking AreaIO row.....
[08/01 12:45:45     16s] Checking row out of die ...
[08/01 12:45:45     16s] Checking routing blockage.....
[08/01 12:45:45     16s] Checking components.....
[08/01 12:45:45     16s] Checking IO Pads out of die...
[08/01 12:45:45     16s] Checking constraints (guide/region/fence).....
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Checking Preroutes.....
[08/01 12:45:45     16s] No. of regular pre-routes not on tracks : 0 
[08/01 12:45:45     16s] Checking multi-layer pins......
[08/01 12:45:45     16s] Checking alignment of partition and clones......
[08/01 12:45:45     16s] Calling CheckPlace .....
[08/01 12:45:45     16s] OPERPROF: Starting checkPlace at level 1, MEM:1496.3M, EPOCH TIME: 1754077545.735395
[08/01 12:45:45     16s] Processing tracks to init pin-track alignment.
[08/01 12:45:45     16s] z: 2, totalTracks: 1
[08/01 12:45:45     16s] z: 4, totalTracks: 1
[08/01 12:45:45     16s] z: 6, totalTracks: 1
[08/01 12:45:45     16s] z: 8, totalTracks: 1
[08/01 12:45:45     16s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:45:45     16s] All LLGs are deleted
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1496.3M, EPOCH TIME: 1754077545.743397
[08/01 12:45:45     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1496.3M, EPOCH TIME: 1754077545.743463
[08/01 12:45:45     16s] # Building top llgBox search-tree.
[08/01 12:45:45     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1496.3M, EPOCH TIME: 1754077545.743561
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1496.3M, EPOCH TIME: 1754077545.743746
[08/01 12:45:45     16s] Max number of tech site patterns supported in site array is 256.
[08/01 12:45:45     16s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:45:45     16s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1496.3M, EPOCH TIME: 1754077545.745784
[08/01 12:45:45     16s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fc215fba790.
[08/01 12:45:45     16s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:45:45     16s] After signature check, allow fast init is false, keep pre-filter is false.
[08/01 12:45:45     16s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 12:45:45     16s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1624.3M, EPOCH TIME: 1754077545.747712
[08/01 12:45:45     16s] Use non-trimmed site array because memory saving is not enough.
[08/01 12:45:45     16s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:45:45     16s] SiteArray: use 319,488 bytes
[08/01 12:45:45     16s] SiteArray: current memory after site array memory allocation 1624.6M
[08/01 12:45:45     16s] SiteArray: FP blocked sites are writable
[08/01 12:45:45     16s] Estimated cell power/ground rail width = 0.175 um
[08/01 12:45:45     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:45:45     16s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1624.6M, EPOCH TIME: 1754077545.748880
[08/01 12:45:45     16s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.748905
[08/01 12:45:45     16s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:45:45     16s] Atter site array init, number of instance map data is 0.
[08/01 12:45:45     16s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.006, MEM:1624.6M, EPOCH TIME: 1754077545.749472
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:45:45     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1624.6M, EPOCH TIME: 1754077545.750104
[08/01 12:45:45     16s] Begin checking placement ... (start mem=1496.3M, init mem=1624.6M)
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Running CheckPlace using 1 thread in normal mode...
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] ...checkPlace normal is done!
[08/01 12:45:45     16s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1624.6M, EPOCH TIME: 1754077545.751863
[08/01 12:45:45     16s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.752006
[08/01 12:45:45     16s] *info: Placed = 0             
[08/01 12:45:45     16s] *info: Unplaced = 4640        
[08/01 12:45:45     16s] Placement Density:69.93%(9511/13600)
[08/01 12:45:45     16s] Placement Density (including fixed std cells):69.93%(9511/13600)
[08/01 12:45:45     16s] All LLGs are deleted
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1624.6M, EPOCH TIME: 1754077545.768379
[08/01 12:45:45     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.768434
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF: Finished checkPlace at level 1, CPU:0.019, REAL:0.033, MEM:1624.6M, EPOCH TIME: 1754077545.768718
[08/01 12:45:45     16s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1624.6M)
[08/01 12:45:45     16s] Calling VerifyPowerDomain .....
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Reporting Utilizations.....
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Core utilization  = 69.934283
[08/01 12:45:45     16s] Effective Utilizations
[08/01 12:45:45     16s] Extracting standard cell pins and blockage ...... 
[08/01 12:45:45     16s] Pin and blockage extraction finished
[08/01 12:45:45     16s] Extracting macro/IO cell pins and blockage ...... 
[08/01 12:45:45     16s] Pin and blockage extraction finished
[08/01 12:45:45     16s] Processing tracks to init pin-track alignment.
[08/01 12:45:45     16s] z: 2, totalTracks: 1
[08/01 12:45:45     16s] z: 4, totalTracks: 1
[08/01 12:45:45     16s] z: 6, totalTracks: 1
[08/01 12:45:45     16s] z: 8, totalTracks: 1
[08/01 12:45:45     16s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:45:45     16s] All LLGs are deleted
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1624.6M, EPOCH TIME: 1754077545.772676
[08/01 12:45:45     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.772731
[08/01 12:45:45     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1624.6M, EPOCH TIME: 1754077545.773814
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1624.6M, EPOCH TIME: 1754077545.773940
[08/01 12:45:45     16s] Max number of tech site patterns supported in site array is 256.
[08/01 12:45:45     16s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:45:45     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1624.6M, EPOCH TIME: 1754077545.775967
[08/01 12:45:45     16s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:45:45     16s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:45:45     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.776225
[08/01 12:45:45     16s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:45:45     16s] SiteArray: use 319,488 bytes
[08/01 12:45:45     16s] SiteArray: current memory after site array memory allocation 1624.6M
[08/01 12:45:45     16s] SiteArray: FP blocked sites are writable
[08/01 12:45:45     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:45:45     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1624.6M, EPOCH TIME: 1754077545.776897
[08/01 12:45:45     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.776918
[08/01 12:45:45     16s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:45:45     16s] Atter site array init, number of instance map data is 0.
[08/01 12:45:45     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1624.6M, EPOCH TIME: 1754077545.777401
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:45:45     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1624.6M, EPOCH TIME: 1754077545.777902
[08/01 12:45:45     16s] Average module density = 0.699.
[08/01 12:45:45     16s] Density for the design = 0.699.
[08/01 12:45:45     16s]        = stdcell_area 35756 sites (9511 um^2) / alloc_area 51128 sites (13600 um^2).
[08/01 12:45:45     16s] Pin Density = 0.3646.
[08/01 12:45:45     16s]             = total # of pins 18642 / total area 51128.
[08/01 12:45:45     16s] All LLGs are deleted
[08/01 12:45:45     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:45:45     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1624.6M, EPOCH TIME: 1754077545.779180
[08/01 12:45:45     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1624.6M, EPOCH TIME: 1754077545.779212
[08/01 12:45:45     16s] Check bus guide ......
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Checking Partition Overlapping relations .....
[08/01 12:45:45     16s] *** Message Summary: 0 warning(s), 0 error(s)
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] @@file 15: check_timing_library_consistency
[08/01 12:45:45     16s] Checking the Library binding for instance in active view 'nangate_view_setup'
[08/01 12:45:45     16s] Pass. All instances have library definition in view 'nangate_view_setup'
[08/01 12:45:45     16s] Checking the Library binding for instance in active view 'nangate_view_hold'
[08/01 12:45:45     16s] Pass. All instances have library definition in view 'nangate_view_hold'
[08/01 12:45:45     16s] @@file 16: set_db design_process_node 45
[08/01 12:45:45     16s] ##  Process: 45            (User Set)               
[08/01 12:45:45     16s] ##     Node: (not set)                           
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] ##  Check design process and node:  
[08/01 12:45:45     16s] ##  Design tech node is not set.
[08/01 12:45:45     16s] 
[08/01 12:45:45     16s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[08/01 12:45:45     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/01 12:45:45     16s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[08/01 12:45:45     16s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[08/01 12:45:45     16s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[08/01 12:45:45     16s] @file 17:
[08/01 12:45:45     16s] #@ End verbose source: _1_init.tcl
[08/01 12:45:45     16s] 1 45
[08/01 12:45:45     16s] @innovus 2> source _2_power.tcl 

[08/01 12:45:57     16s] #@ Begin verbose source (pre): source _2_power.tcl 
[08/01 12:45:57     16s] @@file 1: delete_global_net_connections
[08/01 12:45:57     16s] @@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
[08/01 12:45:57     16s] @@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
[08/01 12:45:57     16s] @@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
[08/01 12:45:57     16s] @@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
[08/01 12:45:57     16s] @@file 6: set_db add_rings_target default ;
[08/01 12:45:57     16s] The ring targets are set to core/block ring wires.
[08/01 12:45:57     16s] @@file 6: set_db add_rings_extend_over_row 0 ;
[08/01 12:45:57     16s] add_rings command will disallow rings to go over rows.
[08/01 12:45:57     16s] @@file 6: set_db add_rings_ignore_rows 0 ;
[08/01 12:45:57     16s] add_rings command will consider rows while creating rings.
[08/01 12:45:57     16s] @@file 6: set_db add_rings_avoid_short 0 ;
[08/01 12:45:57     16s] add_rings command will ignore shorts while creating rings.
[08/01 12:45:57     16s] @@file 6: set_db add_rings_skip_shared_inner_ring none ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_orthogonal_only true ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
[08/01 12:45:57     16s] @@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
[08/01 12:45:57     16s] @@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[08/01 12:45:57     16s] #% Begin add_rings (date=08/01 12:45:57, mem=1406.5M)
[08/01 12:45:57     16s] 
[08/01 12:45:57     16s] 
[08/01 12:45:57     16s] viaInitial starts at Fri Aug  1 12:45:57 2025
[08/01 12:45:57     16s] viaInitial ends at Fri Aug  1 12:45:57 2025
[08/01 12:45:57     16s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
[08/01 12:45:57     16s] Ring generation is complete.
[08/01 12:45:57     16s] vias are now being generated.
[08/01 12:45:57     16s] add_rings created 8 wires.
[08/01 12:45:57     16s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] |  Layer |     Created    |     Deleted    |
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] | metal9 |        4       |       NA       |
[08/01 12:45:57     16s] |  via9  |        8       |        0       |
[08/01 12:45:57     16s] | metal10|        4       |       NA       |
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] #% End add_rings (date=08/01 12:45:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1410.0M, current mem=1410.0M)
[08/01 12:45:57     16s] @@file 8: set_db add_stripes_ignore_drc 1
[08/01 12:45:57     16s] add_stripes will ignore design rule checking when generating stripes.
[08/01 12:45:57     16s] @@file 9: set_db generate_special_via_ignore_drc 1
[08/01 12:45:57     16s] Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
[08/01 12:45:57     16s] @@file 10: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 5 -start_from left -start_offset 11.5 -stop_offset 11.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/01 12:45:57     16s] #% Begin add_stripes (date=08/01 12:45:57, mem=1410.0M)
[08/01 12:45:57     16s] 
[08/01 12:45:57     16s] Initialize fgc environment(mem: 1626.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
[08/01 12:45:57     16s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
[08/01 12:45:57     16s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
[08/01 12:45:57     16s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
[08/01 12:45:57     16s] Starting stripe generation ...
[08/01 12:45:57     16s] Non-Default Mode Option Settings :
[08/01 12:45:57     16s]   NONE
[08/01 12:45:57     16s] Stripe generation is complete.
[08/01 12:45:57     16s] vias are now being generated.
[08/01 12:45:57     16s] add_stripes created 10 wires.
[08/01 12:45:57     16s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] |  Layer |     Created    |     Deleted    |
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] |  via9  |       20       |        0       |
[08/01 12:45:57     16s] | metal10|       10       |       NA       |
[08/01 12:45:57     16s] +--------+----------------+----------------+
[08/01 12:45:57     16s] #% End add_stripes (date=08/01 12:45:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.0M, current mem=1411.0M)
[08/01 12:45:57     16s] @file 11:
[08/01 12:45:57     16s] #@ End verbose source: _2_power.tcl
[08/01 12:45:57     16s] @innovus 3> gui_select -point {0.01050 0.00750}
[08/01 12:46:02     16s] @innovus 4> report_area 
    Hinst Name       Module Name          Inst Count           Total Area
[08/01 12:46:41     17s] ----------------------------------------------------------------------
[08/01 12:46:41     17s] top                                             4640             9511.096
[08/01 12:46:41     17s] @innovus 5> source _3_Sroute.tcl 
#@ Begin verbose source (pre): source _3_Sroute.tcl 
[08/01 12:47:10     18s] @@file 1: set_db route_special_via_connect_to_shape { stripe }
[08/01 12:47:10     18s] @@file 2: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
[08/01 12:47:11     18s] #% Begin route_special (date=08/01 12:47:11, mem=1616.8M)
[08/01 12:47:11     18s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[08/01 12:47:11     18s] *** Begin SPECIAL ROUTE on Fri Aug  1 12:47:11 2025 ***
[08/01 12:47:11     18s] SPECIAL ROUTE ran on directory: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16
[08/01 12:47:11     18s] SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s] Begin option processing ...
[08/01 12:47:11     18s] srouteConnectPowerBump set to false
[08/01 12:47:11     18s] routeSelectNet set to "VDD VSS"
[08/01 12:47:11     18s] routeSpecial set to true
[08/01 12:47:11     18s] srouteBottomLayerLimit set to 1
[08/01 12:47:11     18s] srouteBottomTargetLayerLimit set to 1
[08/01 12:47:11     18s] srouteConnectBlockPin set to false
[08/01 12:47:11     18s] srouteConnectConverterPin set to false
[08/01 12:47:11     18s] srouteConnectPadPin set to false
[08/01 12:47:11     18s] srouteConnectStripe set to false
[08/01 12:47:11     18s] srouteCrossoverViaBottomLayer set to 1
[08/01 12:47:11     18s] srouteCrossoverViaTopLayer set to 10
[08/01 12:47:11     18s] srouteFollowCorePinEnd set to 3
[08/01 12:47:11     18s] srouteFollowPadPin set to false
[08/01 12:47:11     18s] srouteJogControl set to "preferWithChanges differentLayer"
[08/01 12:47:11     18s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[08/01 12:47:11     18s] sroutePadPinAllPorts set to true
[08/01 12:47:11     18s] sroutePreserveExistingRoutes set to true
[08/01 12:47:11     18s] srouteRoutePowerBarPortOnBothDir set to true
[08/01 12:47:11     18s] srouteStopBlockPin set to "nearestTarget"
[08/01 12:47:11     18s] srouteTopLayerLimit set to 10
[08/01 12:47:11     18s] srouteTopTargetLayerLimit set to 10
[08/01 12:47:11     18s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3792.00 megs.
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s] Reading DB technology information...
[08/01 12:47:11     18s] Finished reading DB technology information.
[08/01 12:47:11     18s] Reading floorplan and netlist information...
[08/01 12:47:11     18s] Finished reading floorplan and netlist information.
[08/01 12:47:11     18s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/01 12:47:11     18s] Read in 134 macros, 34 used
[08/01 12:47:11     18s] Read in 34 components
[08/01 12:47:11     18s]   34 core components: 34 unplaced, 0 placed, 0 fixed
[08/01 12:47:11     18s] Read in 112 logical pins
[08/01 12:47:11     18s] Read in 112 nets
[08/01 12:47:11     18s] Read in 2 special nets, 2 routed
[08/01 12:47:11     18s] Read in 68 terminals
[08/01 12:47:11     18s] 2 nets selected.
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s] Begin power routing ...
[08/01 12:47:11     18s] CPU time for VDD FollowPin 0 seconds
[08/01 12:47:11     18s] CPU time for VSS FollowPin 0 seconds
[08/01 12:47:11     18s]   Number of Core ports routed: 168
[08/01 12:47:11     18s]   Number of Followpin connections: 84
[08/01 12:47:11     18s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3802.00 megs.
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s] 
[08/01 12:47:11     18s]  Begin updating DB with routing results ...
[08/01 12:47:11     18s]  Updating DB with 0 via definition ...
[08/01 12:47:11     18s] route_special created 252 wires.
[08/01 12:47:11     18s] ViaGen created 5292 vias, deleted 0 via to avoid violation.
[08/01 12:47:11     18s] +--------+----------------+----------------+
[08/01 12:47:11     18s] |  Layer |     Created    |     Deleted    |
[08/01 12:47:11     18s] +--------+----------------+----------------+
[08/01 12:47:11     18s] | metal1 |       252      |       NA       |
[08/01 12:47:11     18s] |  via1  |       588      |        0       |
[08/01 12:47:11     18s] |  via2  |       588      |        0       |
[08/01 12:47:11     18s] |  via3  |       588      |        0       |
[08/01 12:47:11     18s] |  via4  |       588      |        0       |
[08/01 12:47:11     18s] |  via5  |       588      |        0       |
[08/01 12:47:11     18s] |  via6  |       588      |        0       |
[08/01 12:47:11     18s] |  via7  |       588      |        0       |
[08/01 12:47:11     18s] |  via8  |       588      |        0       |
[08/01 12:47:11     18s] |  via9  |       588      |        0       |
[08/01 12:47:11     18s] +--------+----------------+----------------+
[08/01 12:47:11     18s] #% End route_special (date=08/01 12:47:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1633.8M, current mem=1626.3M)
[08/01 12:47:11     18s] @file 3:
[08/01 12:47:11     18s] #@ End verbose source: _3_Sroute.tcl
[08/01 12:47:11     18s] @innovus 6> [08/01 12:48:18     21s] env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16
[08/01 12:48:19     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 2425.2M, InitMEM = 2425.2M)
[08/01 12:48:19     21s] Start AAE Lib Loading. (MEM=2436.77)
[08/01 12:48:19     21s] End AAE Lib Loading. (MEM=2455.84 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 12:48:19     21s] End AAE Lib Interpolated Model. (MEM=2455.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:48:20     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:48:20     22s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2559.2M) ***
[08/01 12:48:20     22s] *



[08/01 12:48:20     22s] Total Power
[08/01 12:48:20     22s] -----------------------------------------------------------------------------------------
[08/01 12:48:20     22s] Total Internal Power:        6.11979042 	   66.8986%
[08/01 12:48:20     22s] Total Switching Power:       2.98569626 	   32.6382%
[08/01 12:48:20     22s] Total Leakage Power:         0.04237782 	    0.4633%
[08/01 12:48:20     22s] Total Power:                 9.14786450
[08/01 12:48:20     22s] -----------------------------------------------------------------------------------------
source _4_placement.tcl 
#@ Begin verbose source (pre): source _4_placement.tcl 
[08/01 12:48:37     23s] @@file 1: place_opt_design 
[08/01 12:48:37     23s] **INFO: User settings:
[08/01 12:48:43     29s] setDelayCalMode -engine                        aae
[08/01 12:48:43     29s] design_process_node                            45
[08/01 12:48:43     29s] extract_rc_coupling_cap_threshold              0.1
[08/01 12:48:43     29s] extract_rc_relative_cap_threshold              1.0
[08/01 12:48:43     29s] extract_rc_total_cap_threshold                 0.0
[08/01 12:48:43     29s] getDelayCalMode -engine                        aae
[08/01 12:48:43     29s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:29.6/0:03:29.6 (0.1), mem = 3329.7M
[08/01 12:48:43     29s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/01 12:48:43     29s] 'set_default_switching_activity' finished successfully.
[08/01 12:48:43     29s] *** Starting GigaPlace ***
[08/01 12:48:43     29s] #optDebug: fT-E <X 2 3 1 0>
[08/01 12:48:43     29s] #optDebug: fT-E <X 2 3 1 0>
[08/01 12:48:43     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:3329.7M, EPOCH TIME: 1754077723.406067
[08/01 12:48:43     29s] Processing tracks to init pin-track alignment.
[08/01 12:48:43     29s] z: 2, totalTracks: 1
[08/01 12:48:43     29s] z: 4, totalTracks: 1
[08/01 12:48:43     29s] z: 6, totalTracks: 1
[08/01 12:48:43     29s] z: 8, totalTracks: 1
[08/01 12:48:43     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:43     29s] All LLGs are deleted
[08/01 12:48:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3329.7M, EPOCH TIME: 1754077723.408138
[08/01 12:48:43     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3329.4M, EPOCH TIME: 1754077723.408229
[08/01 12:48:43     29s] # Building top llgBox search-tree.
[08/01 12:48:43     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3329.4M, EPOCH TIME: 1754077723.408961
[08/01 12:48:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3329.4M, EPOCH TIME: 1754077723.409179
[08/01 12:48:43     29s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:43     29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:43     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3329.4M, EPOCH TIME: 1754077723.411170
[08/01 12:48:43     29s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:48:43     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 12:48:43     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3329.4M, EPOCH TIME: 1754077723.412047
[08/01 12:48:43     29s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:48:43     29s] SiteArray: use 319,488 bytes
[08/01 12:48:43     29s] SiteArray: current memory after site array memory allocation 3329.7M
[08/01 12:48:43     29s] SiteArray: FP blocked sites are writable
[08/01 12:48:43     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:48:43     29s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3329.7M, EPOCH TIME: 1754077723.413138
[08/01 12:48:43     29s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3329.7M, EPOCH TIME: 1754077723.416437
[08/01 12:48:43     29s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:48:43     29s] Atter site array init, number of instance map data is 0.
[08/01 12:48:43     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3329.7M, EPOCH TIME: 1754077723.416937
[08/01 12:48:43     29s] 
[08/01 12:48:43     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:43     29s] OPERPROF:     Starting CMU at level 3, MEM:3329.7M, EPOCH TIME: 1754077723.417340
[08/01 12:48:43     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3329.7M, EPOCH TIME: 1754077723.417614
[08/01 12:48:43     29s] 
[08/01 12:48:43     29s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:43     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3329.7M, EPOCH TIME: 1754077723.417914
[08/01 12:48:43     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3329.7M, EPOCH TIME: 1754077723.417935
[08/01 12:48:43     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2539.7M, EPOCH TIME: 1754077723.421147
[08/01 12:48:43     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2539.7MB).
[08/01 12:48:43     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2539.7M, EPOCH TIME: 1754077723.422147
[08/01 12:48:43     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2539.7M, EPOCH TIME: 1754077723.422164
[08/01 12:48:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] All LLGs are deleted
[08/01 12:48:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2539.7M, EPOCH TIME: 1754077723.424061
[08/01 12:48:43     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2539.7M, EPOCH TIME: 1754077723.424097
[08/01 12:48:43     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2539.7M, EPOCH TIME: 1754077723.424363
[08/01 12:48:43     29s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.6/0:03:29.6 (0.1), mem = 2539.7M
[08/01 12:48:43     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 12:48:43     29s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 582, percentage of missing scan cell = 0.00% (0 / 582)
[08/01 12:48:43     29s] no activity file in design. spp won't run.
[08/01 12:48:43     29s] #Start colorize_geometry on Fri Aug  1 12:48:43 2025
[08/01 12:48:43     29s] #
[08/01 12:48:43     29s] ### Time Record (colorize_geometry) is installed.
[08/01 12:48:43     29s] ### Time Record (Pre Callback) is installed.
[08/01 12:48:43     29s] ### Time Record (Pre Callback) is uninstalled.
[08/01 12:48:43     29s] ### Time Record (DB Import) is installed.
[08/01 12:48:43     29s] #create default rule from bind_ndr_rule rule=0x7fc205e81c90 0x7fc1a9a5c018
[08/01 12:48:43     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=85215547 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 12:48:43     29s] ### Time Record (DB Import) is uninstalled.
[08/01 12:48:43     29s] ### Time Record (DB Export) is installed.
[08/01 12:48:43     29s] Extracting standard cell pins and blockage ...... 
[08/01 12:48:43     29s] Pin and blockage extraction finished
[08/01 12:48:43     29s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=85215547 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 12:48:43     29s] ### Time Record (DB Export) is uninstalled.
[08/01 12:48:43     29s] ### Time Record (Post Callback) is installed.
[08/01 12:48:43     29s] ### Time Record (Post Callback) is uninstalled.
[08/01 12:48:43     29s] #
[08/01 12:48:43     29s] #colorize_geometry statistics:
[08/01 12:48:43     29s] #Cpu time = 00:00:00
[08/01 12:48:43     29s] #Elapsed time = 00:00:00
[08/01 12:48:43     29s] #Increased memory = -7.89 (MB)
[08/01 12:48:43     29s] #Total memory = 1780.59 (MB)
[08/01 12:48:43     29s] #Peak memory = 2317.05 (MB)
[08/01 12:48:43     29s] #Number of warnings = 0
[08/01 12:48:43     29s] #Total number of warnings = 0
[08/01 12:48:43     29s] #Number of fails = 0
[08/01 12:48:43     29s] #Total number of fails = 0
[08/01 12:48:43     29s] #Complete colorize_geometry on Fri Aug  1 12:48:43 2025
[08/01 12:48:43     29s] #
[08/01 12:48:43     29s] ### Time Record (colorize_geometry) is uninstalled.
[08/01 12:48:43     29s] ### 
[08/01 12:48:43     29s] ###   Scalability Statistics
[08/01 12:48:43     29s] ### 
[08/01 12:48:43     29s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:48:43     29s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/01 12:48:43     29s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:48:43     29s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/01 12:48:43     29s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/01 12:48:43     29s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/01 12:48:43     29s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/01 12:48:43     29s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/01 12:48:43     29s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:48:43     29s] ### 
[08/01 12:48:43     29s] {MMLU 0 0 5595}
[08/01 12:48:43     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.8 mem=2521.1M
[08/01 12:48:43     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.8 mem=2521.1M
[08/01 12:48:43     29s] *** Start delete_buffer_trees ***
[08/01 12:48:43     29s] Info: Detect buffers to remove automatically.
[08/01 12:48:43     29s] Analyzing netlist ...
[08/01 12:48:43     29s] Updating netlist
[08/01 12:48:43     29s] 
[08/01 12:48:43     30s] *summary: 110 instances (buffers/inverters) removed
[08/01 12:48:43     30s] *** Finish delete_buffer_trees (0:00:00.2) ***
[08/01 12:48:43     30s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/01 12:48:43     30s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:48:43     30s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2540.5M, EPOCH TIME: 1754077723.810491
[08/01 12:48:43     30s] Deleted 0 physical inst  (cell - / prefix -).
[08/01 12:48:43     30s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.810601
[08/01 12:48:43     30s] INFO: #ExclusiveGroups=0
[08/01 12:48:43     30s] INFO: There are no Exclusive Groups.
[08/01 12:48:43     30s] No user-set net weight.
[08/01 12:48:43     30s] Net fanout histogram:
[08/01 12:48:43     30s] 2		: 3794 (69.1%) nets
[08/01 12:48:43     30s] 3		: 923 (16.8%) nets
[08/01 12:48:43     30s] no activity file in design. spp won't run.
[08/01 12:48:43     30s] 4     -	14	: 721 (13.1%) nets
[08/01 12:48:43     30s] 15    -	39	: 44 (0.8%) nets
[08/01 12:48:43     30s] 40    -	79	: 2 (0.0%) nets
[08/01 12:48:43     30s] 80    -	159	: 2 (0.0%) nets
[08/01 12:48:43     30s] 160   -	319	: 2 (0.0%) nets
[08/01 12:48:43     30s] 320   -	639	: 2 (0.0%) nets
[08/01 12:48:43     30s] 640   -	1279	: 0 (0.0%) nets
[08/01 12:48:43     30s] 1280  -	2559	: 0 (0.0%) nets
[08/01 12:48:43     30s] 2560  -	5119	: 0 (0.0%) nets
[08/01 12:48:43     30s] 5120+		: 0 (0.0%) nets
[08/01 12:48:43     30s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/01 12:48:43     30s] Scan chains were not defined.
[08/01 12:48:43     30s] Processing tracks to init pin-track alignment.
[08/01 12:48:43     30s] z: 2, totalTracks: 1
[08/01 12:48:43     30s] z: 4, totalTracks: 1
[08/01 12:48:43     30s] z: 6, totalTracks: 1
[08/01 12:48:43     30s] z: 8, totalTracks: 1
[08/01 12:48:43     30s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:43     30s] All LLGs are deleted
[08/01 12:48:43     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2540.5M, EPOCH TIME: 1754077723.814006
[08/01 12:48:43     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.814059
[08/01 12:48:43     30s] #std cell=4535 (0 fixed + 4535 movable) #buf cell=0 #inv cell=606 #block=0 (0 floating + 0 preplaced)
[08/01 12:48:43     30s] #ioInst=0 #net=5490 #term=18432 #term/net=3.36, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=112
[08/01 12:48:43     30s] stdCell: 4535 single + 0 double + 0 multi
[08/01 12:48:43     30s] Total standard cell length = 6.7357 (mm), area = 0.0094 (mm^2)
[08/01 12:48:43     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2540.5M, EPOCH TIME: 1754077723.814943
[08/01 12:48:43     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:43     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2540.5M, EPOCH TIME: 1754077723.815088
[08/01 12:48:43     30s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:43     30s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:43     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2540.5M, EPOCH TIME: 1754077723.816916
[08/01 12:48:43     30s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:48:43     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 12:48:43     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2540.5M, EPOCH TIME: 1754077723.817541
[08/01 12:48:43     30s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:48:43     30s] SiteArray: use 319,488 bytes
[08/01 12:48:43     30s] SiteArray: current memory after site array memory allocation 2540.5M
[08/01 12:48:43     30s] SiteArray: FP blocked sites are writable
[08/01 12:48:43     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:48:43     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2540.5M, EPOCH TIME: 1754077723.818227
[08/01 12:48:43     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2540.5M, EPOCH TIME: 1754077723.821419
[08/01 12:48:43     30s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:48:43     30s] Atter site array init, number of instance map data is 0.
[08/01 12:48:43     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2540.5M, EPOCH TIME: 1754077723.821919
[08/01 12:48:43     30s] 
[08/01 12:48:43     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:43     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2540.5M, EPOCH TIME: 1754077723.822383
[08/01 12:48:43     30s] 
[08/01 12:48:43     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:43     30s] Average module density = 0.693.
[08/01 12:48:43     30s] Density for the design = 0.693.
[08/01 12:48:43     30s]        = stdcell_area 35451 sites (9430 um^2) / alloc_area 51128 sites (13600 um^2).
[08/01 12:48:43     30s] Pin Density = 0.3605.
[08/01 12:48:43     30s]             = total # of pins 18432 / total area 51128.
[08/01 12:48:43     30s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2540.5M, EPOCH TIME: 1754077723.823171
[08/01 12:48:43     30s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.823545
[08/01 12:48:43     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:2540.5M, EPOCH TIME: 1754077723.823698
[08/01 12:48:43     30s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2540.5M, EPOCH TIME: 1754077723.824567
[08/01 12:48:43     30s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2540.5M, EPOCH TIME: 1754077723.824588
[08/01 12:48:43     30s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.824617
[08/01 12:48:43     30s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2540.5M, EPOCH TIME: 1754077723.824635
[08/01 12:48:43     30s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2540.5M, EPOCH TIME: 1754077723.824650
[08/01 12:48:43     30s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.825116
[08/01 12:48:43     30s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2540.5M, EPOCH TIME: 1754077723.825138
[08/01 12:48:43     30s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2540.5M, EPOCH TIME: 1754077723.825288
[08/01 12:48:43     30s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2540.5M, EPOCH TIME: 1754077723.825303
[08/01 12:48:43     30s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2540.5M, EPOCH TIME: 1754077723.825332
[08/01 12:48:43     30s] ADSU 0.693 -> 0.768. site 51128.000 -> 46152.000. GS 11.200
[08/01 12:48:43     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.003, REAL:0.003, MEM:2540.5M, EPOCH TIME: 1754077723.826916
[08/01 12:48:43     30s] OPERPROF: Starting spMPad at level 1, MEM:2525.5M, EPOCH TIME: 1754077723.827525
[08/01 12:48:43     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:2525.5M, EPOCH TIME: 1754077723.827642
[08/01 12:48:43     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1754077723.827662
[08/01 12:48:43     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1754077723.827680
[08/01 12:48:43     30s] Initial padding reaches pin density 0.750 for top
[08/01 12:48:43     30s] InitPadU 0.768 -> 0.859 for top
[08/01 12:48:43     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2525.5M, EPOCH TIME: 1754077723.830821
[08/01 12:48:43     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1754077723.831134
[08/01 12:48:43     30s] === lastAutoLevel = 8 
[08/01 12:48:43     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:2525.5M, EPOCH TIME: 1754077723.832049
[08/01 12:48:43     30s] no activity file in design. spp won't run.
[08/01 12:48:43     30s] [spp] 0
[08/01 12:48:43     30s] [adp] 0:1:1:3
[08/01 12:48:43     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2525.5M, EPOCH TIME: 1754077723.832617
[08/01 12:48:43     30s] no activity file in design. spp won't run.
[08/01 12:48:43     30s] no activity file in design. spp won't run.
[08/01 12:48:43     30s] Clock gating cells determined by native netlist tracing.
[08/01 12:48:43     30s] OPERPROF: Starting npMain at level 1, MEM:2525.5M, EPOCH TIME: 1754077723.833018
[08/01 12:48:44     30s] OPERPROF:   Starting npPlace at level 2, MEM:2543.5M, EPOCH TIME: 1754077724.841849
[08/01 12:48:44     30s] Iteration  1: Total net bbox = 9.914e-10 (2.92e-10 6.99e-10)
[08/01 12:48:44     30s]               Est.  stn bbox = 1.060e-09 (3.13e-10 7.47e-10)
[08/01 12:48:44     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2546.5M
[08/01 12:48:44     30s] Iteration  2: Total net bbox = 9.914e-10 (2.92e-10 6.99e-10)
[08/01 12:48:44     30s]               Est.  stn bbox = 1.060e-09 (3.13e-10 7.47e-10)
[08/01 12:48:44     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2546.5M
[08/01 12:48:44     30s] OPERPROF:     Starting InitSKP at level 3, MEM:2546.5M, EPOCH TIME: 1754077724.854390
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:48:44     30s] TLC MultiMap info (StdDelay):
[08/01 12:48:44     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:48:44     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:48:44     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:48:44     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:48:44     30s]  Setting StdDelay to: 8.5ps
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Deleting Cell Server End ...
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:48:44     30s] TLC MultiMap info (StdDelay):
[08/01 12:48:44     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:48:44     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:48:44     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:48:44     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:48:44     30s]  Setting StdDelay to: 8.5ps
[08/01 12:48:44     30s] 
[08/01 12:48:44     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:48:45     30s] 
[08/01 12:48:45     30s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:48:45     30s] 
[08/01 12:48:45     30s] TimeStamp Deleting Cell Server End ...
[08/01 12:48:45     30s] 
[08/01 12:48:45     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:48:45     30s] TLC MultiMap info (StdDelay):
[08/01 12:48:45     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:48:45     30s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:48:45     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:48:45     30s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:48:45     30s]  Setting StdDelay to: 8.5ps
[08/01 12:48:45     30s] 
[08/01 12:48:45     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:48:45     30s] OPERPROF:     Finished InitSKP at level 3, CPU:0.828, REAL:0.831, MEM:2614.4M, EPOCH TIME: 1754077725.685200
[08/01 12:48:45     30s] *** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
[08/01 12:48:45     30s] exp_mt_sequential is set from setPlaceMode option to 1
[08/01 12:48:45     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[08/01 12:48:45     30s] place_exp_mt_interval set to default 32
[08/01 12:48:45     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/01 12:48:46     31s] Iteration  3: Total net bbox = 7.490e+02 (4.18e+02 3.31e+02)
[08/01 12:48:46     31s]               Est.  stn bbox = 8.975e+02 (5.03e+02 3.95e+02)
[08/01 12:48:46     31s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 2665.0M
[08/01 12:48:48     33s] Iteration  4: Total net bbox = 2.527e+04 (1.20e+04 1.33e+04)
[08/01 12:48:48     33s]               Est.  stn bbox = 3.140e+04 (1.53e+04 1.61e+04)
[08/01 12:48:48     33s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 2675.4M
[08/01 12:48:48     33s] Iteration  5: Total net bbox = 2.527e+04 (1.20e+04 1.33e+04)
[08/01 12:48:48     33s]               Est.  stn bbox = 3.140e+04 (1.53e+04 1.61e+04)
[08/01 12:48:48     33s] OPERPROF:   Finished npPlace at level 2, CPU:3.915, REAL:3.950, MEM:2675.4M, EPOCH TIME: 1754077728.791670
[08/01 12:48:48     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2675.4M
[08/01 12:48:48     33s] OPERPROF: Finished npMain at level 1, CPU:3.927, REAL:4.962, MEM:2675.4M, EPOCH TIME: 1754077728.794581
[08/01 12:48:48     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2675.4M, EPOCH TIME: 1754077728.795619
[08/01 12:48:48     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:48:48     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2675.4M, EPOCH TIME: 1754077728.796603
[08/01 12:48:48     33s] OPERPROF: Starting npMain at level 1, MEM:2675.4M, EPOCH TIME: 1754077728.796879
[08/01 12:48:48     33s] OPERPROF:   Starting npPlace at level 2, MEM:2675.4M, EPOCH TIME: 1754077728.814014
[08/01 12:48:50     35s] Iteration  6: Total net bbox = 3.347e+04 (1.63e+04 1.72e+04)
[08/01 12:48:50     35s]               Est.  stn bbox = 4.117e+04 (2.05e+04 2.07e+04)
[08/01 12:48:50     35s] OPERPROF:   Finished npPlace at level 2, CPU:1.665, REAL:1.682, MEM:2663.4M, EPOCH TIME: 1754077730.495659
[08/01 12:48:50     35s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2663.4M
[08/01 12:48:50     35s] OPERPROF: Finished npMain at level 1, CPU:1.685, REAL:1.702, MEM:2663.4M, EPOCH TIME: 1754077730.498969
[08/01 12:48:50     35s] 
[08/01 12:48:50     35s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.499263
[08/01 12:48:50     35s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:48:50     35s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2663.4M, EPOCH TIME: 1754077730.499631
[08/01 12:48:50     35s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.499708
[08/01 12:48:50     35s] Starting Early Global Route rough congestion estimation: mem = 2663.4M
[08/01 12:48:50     35s] (I)      ==================== Layers =====================
[08/01 12:48:50     35s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:50     35s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:48:50     35s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:50     35s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:48:50     35s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:48:50     35s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:50     35s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:48:50     35s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:48:50     35s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:48:50     35s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:50     35s] (I)      Started Import and model ( Curr Mem: 2663.41 MB )
[08/01 12:48:50     35s] (I)      Default pattern map key = top_default.
[08/01 12:48:50     35s] (I)      == Non-default Options ==
[08/01 12:48:50     35s] (I)      Print mode                                         : 2
[08/01 12:48:50     35s] (I)      Stop if highly congested                           : false
[08/01 12:48:50     35s] (I)      Maximum routing layer                              : 10
[08/01 12:48:50     35s] (I)      Assign partition pins                              : false
[08/01 12:48:50     35s] (I)      Support large GCell                                : true
[08/01 12:48:50     35s] (I)      Number of threads                                  : 1
[08/01 12:48:50     35s] (I)      Number of rows per GCell                           : 6
[08/01 12:48:50     35s] (I)      Max num rows per GCell                             : 32
[08/01 12:48:50     35s] (I)      Method to set GCell size                           : row
[08/01 12:48:50     35s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:48:50     35s] (I)      Use row-based GCell size
[08/01 12:48:50     35s] (I)      Use row-based GCell align
[08/01 12:48:50     35s] (I)      layer 0 area = 0
[08/01 12:48:50     35s] (I)      layer 1 area = 0
[08/01 12:48:50     35s] (I)      layer 2 area = 0
[08/01 12:48:50     35s] (I)      layer 3 area = 0
[08/01 12:48:50     35s] (I)      layer 4 area = 0
[08/01 12:48:50     35s] (I)      layer 5 area = 0
[08/01 12:48:50     35s] (I)      layer 6 area = 0
[08/01 12:48:50     35s] (I)      layer 7 area = 0
[08/01 12:48:50     35s] (I)      layer 8 area = 0
[08/01 12:48:50     35s] (I)      layer 9 area = 0
[08/01 12:48:50     35s] (I)      GCell unit size   : 2800
[08/01 12:48:50     35s] (I)      GCell multiplier  : 6
[08/01 12:48:50     35s] (I)      GCell row height  : 2800
[08/01 12:48:50     35s] (I)      Actual row height : 2800
[08/01 12:48:50     35s] (I)      GCell align ref   : 20140 20160
[08/01 12:48:50     35s] [NR-eGR] Track table information for default rule: 
[08/01 12:48:50     35s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:48:50     35s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:48:50     35s] (I)      ============== Default via ===============
[08/01 12:48:50     35s] (I)      +---+------------------+-----------------+
[08/01 12:48:50     35s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:48:50     35s] (I)      +---+------------------+-----------------+
[08/01 12:48:50     35s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:48:50     35s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:48:50     35s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:48:50     35s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:48:50     35s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:48:50     35s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:48:50     35s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:48:50     35s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:48:50     35s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:48:50     35s] (I)      +---+------------------+-----------------+
[08/01 12:48:50     35s] [NR-eGR] Read 10070 PG shapes
[08/01 12:48:50     35s] [NR-eGR] Read 0 clock shapes
[08/01 12:48:50     35s] [NR-eGR] Read 0 other shapes
[08/01 12:48:50     35s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:48:50     35s] [NR-eGR] #Instance Blockages : 0
[08/01 12:48:50     35s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:48:50     35s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:48:50     35s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:48:50     35s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:48:50     35s] [NR-eGR] #Other Blockages    : 0
[08/01 12:48:50     35s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:48:50     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:48:50     35s] [NR-eGR] Read 5453 nets ( ignored 0 )
[08/01 12:48:50     35s] (I)      early_global_route_priority property id does not exist.
[08/01 12:48:50     35s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:48:50     35s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:48:50     35s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:48:50     35s] (I)      Number of ignored nets                =      0
[08/01 12:48:50     35s] (I)      Number of connected nets              =      0
[08/01 12:48:50     35s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:48:50     35s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:48:50     35s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:48:50     35s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:48:50     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:48:50     35s] (I)      Ndr track 0 does not exist
[08/01 12:48:50     35s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:48:50     35s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:48:50     35s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:48:50     35s] (I)      Site width          :   380  (dbu)
[08/01 12:48:50     35s] (I)      Row height          :  2800  (dbu)
[08/01 12:48:50     35s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:48:50     35s] (I)      GCell width         : 16800  (dbu)
[08/01 12:48:50     35s] (I)      GCell height        : 16800  (dbu)
[08/01 12:48:50     35s] (I)      Grid                :    17    17    10
[08/01 12:48:50     35s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:48:50     35s] (I)      Vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[08/01 12:48:50     35s] (I)      Horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[08/01 12:48:50     35s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:50     35s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:50     35s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:48:50     35s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:48:50     35s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:48:50     35s] (I)      Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[08/01 12:48:50     35s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:48:50     35s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:48:50     35s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:48:50     35s] (I)      --------------------------------------------------------
[08/01 12:48:50     35s] 
[08/01 12:48:50     35s] [NR-eGR] ============ Routing rule table ============
[08/01 12:48:50     35s] [NR-eGR] Rule id: 0  Nets: 5453
[08/01 12:48:50     35s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:48:50     35s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:48:50     35s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:48:50     35s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:50     35s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:50     35s] [NR-eGR] ========================================
[08/01 12:48:50     35s] [NR-eGR] 
[08/01 12:48:50     35s] (I)      =============== Blocked Tracks ===============
[08/01 12:48:50     35s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:50     35s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:48:50     35s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:50     35s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:48:50     35s] (I)      |     2 |   12274 |     2233 |        18.19% |
[08/01 12:48:50     35s] (I)      |     3 |   16558 |     1428 |         8.62% |
[08/01 12:48:50     35s] (I)      |     4 |    8313 |     1594 |        19.17% |
[08/01 12:48:50     35s] (I)      |     5 |    8262 |     1428 |        17.28% |
[08/01 12:48:50     35s] (I)      |     6 |    8313 |     1812 |        21.80% |
[08/01 12:48:50     35s] (I)      |     7 |    2754 |     1239 |        44.99% |
[08/01 12:48:50     35s] (I)      |     8 |    2754 |      754 |        27.38% |
[08/01 12:48:50     35s] (I)      |     9 |    1428 |     1042 |        72.97% |
[08/01 12:48:50     35s] (I)      |    10 |    1377 |      496 |        36.02% |
[08/01 12:48:50     35s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:50     35s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.41 MB )
[08/01 12:48:50     35s] (I)      Reset routing kernel
[08/01 12:48:50     35s] (I)      numLocalWires=17422  numGlobalNetBranches=5429  numLocalNetBranches=3307
[08/01 12:48:50     35s] (I)      totalPins=18283  totalGlobalPin=6757 (36.96%)
[08/01 12:48:50     35s] (I)      total 2D Cap : 56306 = (26256 H, 30050 V)
[08/01 12:48:50     35s] (I)      
[08/01 12:48:50     35s] (I)      ============  Phase 1a Route ============
[08/01 12:48:50     35s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 12:48:50     35s] (I)      Usage: 4760 = (2434 H, 2326 V) = (9.27% H, 7.74% V) = (2.045e+04um H, 1.954e+04um V)
[08/01 12:48:50     35s] (I)      
[08/01 12:48:50     35s] (I)      ============  Phase 1b Route ============
[08/01 12:48:50     35s] (I)      Usage: 4760 = (2434 H, 2326 V) = (9.27% H, 7.74% V) = (2.045e+04um H, 1.954e+04um V)
[08/01 12:48:50     35s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/01 12:48:50     35s] 
[08/01 12:48:50     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:48:50     35s] Finished Early Global Route rough congestion estimation: mem = 2663.4M
[08/01 12:48:50     35s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.025, REAL:0.025, MEM:2663.4M, EPOCH TIME: 1754077730.524706
[08/01 12:48:50     35s] earlyGlobalRoute rough estimation gcell size 6 row height
[08/01 12:48:50     35s] OPERPROF: Starting CDPad at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.524818
[08/01 12:48:50     35s] CDPadU 0.859 -> 0.864. R=0.768, N=4535, GS=8.400
[08/01 12:48:50     35s] OPERPROF: Finished CDPad at level 1, CPU:0.009, REAL:0.009, MEM:2663.4M, EPOCH TIME: 1754077730.533912
[08/01 12:48:50     35s] OPERPROF: Starting npMain at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.534199
[08/01 12:48:50     35s] OPERPROF:   Starting npPlace at level 2, MEM:2663.4M, EPOCH TIME: 1754077730.552263
[08/01 12:48:50     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.021, REAL:0.021, MEM:2663.4M, EPOCH TIME: 1754077730.573611
[08/01 12:48:50     35s] OPERPROF: Finished npMain at level 1, CPU:0.042, REAL:0.043, MEM:2663.4M, EPOCH TIME: 1754077730.576841
[08/01 12:48:50     35s] Global placement CDP skipped at cutLevel 7.
[08/01 12:48:50     35s] Iteration  7: Total net bbox = 4.519e+04 (2.43e+04 2.09e+04)
[08/01 12:48:50     35s]               Est.  stn bbox = 5.355e+04 (2.88e+04 2.47e+04)
[08/01 12:48:50     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2663.4M
[08/01 12:48:50     35s] Iteration  8: Total net bbox = 4.519e+04 (2.43e+04 2.09e+04)
[08/01 12:48:50     35s]               Est.  stn bbox = 5.355e+04 (2.88e+04 2.47e+04)
[08/01 12:48:50     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.4M
[08/01 12:48:50     35s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.581811
[08/01 12:48:50     35s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:48:50     35s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2663.4M, EPOCH TIME: 1754077730.582091
[08/01 12:48:50     35s] OPERPROF: Starting npMain at level 1, MEM:2663.4M, EPOCH TIME: 1754077730.582289
[08/01 12:48:50     35s] OPERPROF:   Starting npPlace at level 2, MEM:2663.4M, EPOCH TIME: 1754077730.598622
[08/01 12:48:51     36s] OPERPROF:   Finished npPlace at level 2, CPU:1.045, REAL:1.057, MEM:2661.4M, EPOCH TIME: 1754077731.655923
[08/01 12:48:51     36s] OPERPROF: Finished npMain at level 1, CPU:1.064, REAL:1.077, MEM:2661.4M, EPOCH TIME: 1754077731.658820
[08/01 12:48:51     36s] Legalizing MH Cells... 0 / 0 (level 5)
[08/01 12:48:51     36s] No instances found in the vector
[08/01 12:48:51     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2661.4M, DRC: 0)
[08/01 12:48:51     36s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:48:51     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.659199
[08/01 12:48:51     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:48:51     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077731.659406
[08/01 12:48:51     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.659466
[08/01 12:48:51     36s] Starting Early Global Route rough congestion estimation: mem = 2661.4M
[08/01 12:48:51     36s] (I)      ==================== Layers =====================
[08/01 12:48:51     36s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:51     36s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:48:51     36s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:51     36s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:48:51     36s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:48:51     36s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:51     36s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:48:51     36s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:48:51     36s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:48:51     36s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:51     36s] (I)      Started Import and model ( Curr Mem: 2661.41 MB )
[08/01 12:48:51     36s] (I)      Default pattern map key = top_default.
[08/01 12:48:51     36s] (I)      == Non-default Options ==
[08/01 12:48:51     36s] (I)      Print mode                                         : 2
[08/01 12:48:51     36s] (I)      Stop if highly congested                           : false
[08/01 12:48:51     36s] (I)      Maximum routing layer                              : 10
[08/01 12:48:51     36s] (I)      Assign partition pins                              : false
[08/01 12:48:51     36s] (I)      Support large GCell                                : true
[08/01 12:48:51     36s] (I)      Number of threads                                  : 1
[08/01 12:48:51     36s] (I)      Number of rows per GCell                           : 3
[08/01 12:48:51     36s] (I)      Max num rows per GCell                             : 32
[08/01 12:48:51     36s] (I)      Method to set GCell size                           : row
[08/01 12:48:51     36s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:48:51     36s] (I)      Use row-based GCell size
[08/01 12:48:51     36s] (I)      Use row-based GCell align
[08/01 12:48:51     36s] (I)      layer 0 area = 0
[08/01 12:48:51     36s] (I)      layer 1 area = 0
[08/01 12:48:51     36s] (I)      layer 2 area = 0
[08/01 12:48:51     36s] (I)      layer 3 area = 0
[08/01 12:48:51     36s] (I)      layer 4 area = 0
[08/01 12:48:51     36s] (I)      layer 5 area = 0
[08/01 12:48:51     36s] (I)      layer 6 area = 0
[08/01 12:48:51     36s] (I)      layer 7 area = 0
[08/01 12:48:51     36s] (I)      layer 8 area = 0
[08/01 12:48:51     36s] (I)      layer 9 area = 0
[08/01 12:48:51     36s] (I)      GCell unit size   : 2800
[08/01 12:48:51     36s] (I)      GCell multiplier  : 3
[08/01 12:48:51     36s] (I)      GCell row height  : 2800
[08/01 12:48:51     36s] (I)      Actual row height : 2800
[08/01 12:48:51     36s] (I)      GCell align ref   : 20140 20160
[08/01 12:48:51     36s] [NR-eGR] Track table information for default rule: 
[08/01 12:48:51     36s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:48:51     36s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:48:51     36s] (I)      ============== Default via ===============
[08/01 12:48:51     36s] (I)      +---+------------------+-----------------+
[08/01 12:48:51     36s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:48:51     36s] (I)      +---+------------------+-----------------+
[08/01 12:48:51     36s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:48:51     36s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:48:51     36s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:48:51     36s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:48:51     36s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:48:51     36s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:48:51     36s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:48:51     36s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:48:51     36s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:48:51     36s] (I)      +---+------------------+-----------------+
[08/01 12:48:51     36s] [NR-eGR] Read 10070 PG shapes
[08/01 12:48:51     36s] [NR-eGR] Read 0 clock shapes
[08/01 12:48:51     36s] [NR-eGR] Read 0 other shapes
[08/01 12:48:51     36s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:48:51     36s] [NR-eGR] #Instance Blockages : 0
[08/01 12:48:51     36s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:48:51     36s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:48:51     36s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:48:51     36s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:48:51     36s] [NR-eGR] #Other Blockages    : 0
[08/01 12:48:51     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:48:51     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:48:51     36s] [NR-eGR] Read 5453 nets ( ignored 0 )
[08/01 12:48:51     36s] (I)      early_global_route_priority property id does not exist.
[08/01 12:48:51     36s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:48:51     36s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:48:51     36s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:48:51     36s] (I)      Number of ignored nets                =      0
[08/01 12:48:51     36s] (I)      Number of connected nets              =      0
[08/01 12:48:51     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:48:51     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:48:51     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:48:51     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:48:51     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:48:51     36s] (I)      Ndr track 0 does not exist
[08/01 12:48:51     36s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:48:51     36s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:48:51     36s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:48:51     36s] (I)      Site width          :   380  (dbu)
[08/01 12:48:51     36s] (I)      Row height          :  2800  (dbu)
[08/01 12:48:51     36s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:48:51     36s] (I)      GCell width         :  8400  (dbu)
[08/01 12:48:51     36s] (I)      GCell height        :  8400  (dbu)
[08/01 12:48:51     36s] (I)      Grid                :    33    33    10
[08/01 12:48:51     36s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:48:51     36s] (I)      Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[08/01 12:48:51     36s] (I)      Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[08/01 12:48:51     36s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:51     36s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:51     36s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:48:51     36s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:48:51     36s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:48:51     36s] (I)      Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[08/01 12:48:51     36s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:48:51     36s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:48:51     36s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:48:51     36s] (I)      --------------------------------------------------------
[08/01 12:48:51     36s] 
[08/01 12:48:51     36s] [NR-eGR] ============ Routing rule table ============
[08/01 12:48:51     36s] [NR-eGR] Rule id: 0  Nets: 5453
[08/01 12:48:51     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:48:51     36s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:48:51     36s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:48:51     36s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:51     36s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:51     36s] [NR-eGR] ========================================
[08/01 12:48:51     36s] [NR-eGR] 
[08/01 12:48:51     36s] (I)      =============== Blocked Tracks ===============
[08/01 12:48:51     36s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:51     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:48:51     36s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:51     36s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:48:51     36s] (I)      |     2 |   23826 |     4389 |        18.42% |
[08/01 12:48:51     36s] (I)      |     3 |   32142 |     1680 |         5.23% |
[08/01 12:48:51     36s] (I)      |     4 |   16137 |     3134 |        19.42% |
[08/01 12:48:51     36s] (I)      |     5 |   16038 |     1680 |        10.48% |
[08/01 12:48:51     36s] (I)      |     6 |   16137 |     3562 |        22.07% |
[08/01 12:48:51     36s] (I)      |     7 |    5346 |     1686 |        31.54% |
[08/01 12:48:51     36s] (I)      |     8 |    5346 |     1482 |        27.72% |
[08/01 12:48:51     36s] (I)      |     9 |    2772 |     1709 |        61.65% |
[08/01 12:48:51     36s] (I)      |    10 |    2673 |      978 |        36.59% |
[08/01 12:48:51     36s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:51     36s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2661.41 MB )
[08/01 12:48:51     36s] (I)      Reset routing kernel
[08/01 12:48:51     36s] (I)      numLocalWires=10633  numGlobalNetBranches=3539  numLocalNetBranches=1811
[08/01 12:48:51     36s] (I)      totalPins=18283  totalGlobalPin=11250 (61.53%)
[08/01 12:48:51     36s] (I)      total 2D Cap : 109211 = (51087 H, 58124 V)
[08/01 12:48:51     36s] (I)      
[08/01 12:48:51     36s] (I)      ============  Phase 1a Route ============
[08/01 12:48:51     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 12:48:51     36s] (I)      Usage: 10503 = (5263 H, 5240 V) = (10.30% H, 9.02% V) = (2.210e+04um H, 2.201e+04um V)
[08/01 12:48:51     36s] (I)      
[08/01 12:48:51     36s] (I)      ============  Phase 1b Route ============
[08/01 12:48:51     36s] (I)      Usage: 10503 = (5263 H, 5240 V) = (10.30% H, 9.02% V) = (2.210e+04um H, 2.201e+04um V)
[08/01 12:48:51     36s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/01 12:48:51     36s] 
[08/01 12:48:51     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:48:51     36s] Finished Early Global Route rough congestion estimation: mem = 2661.4M
[08/01 12:48:51     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.023, REAL:0.023, MEM:2661.4M, EPOCH TIME: 1754077731.682242
[08/01 12:48:51     36s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/01 12:48:51     36s] OPERPROF: Starting CDPad at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.682330
[08/01 12:48:51     36s] CDPadU 0.864 -> 0.871. R=0.768, N=4535, GS=4.200
[08/01 12:48:51     36s] OPERPROF: Finished CDPad at level 1, CPU:0.011, REAL:0.011, MEM:2661.4M, EPOCH TIME: 1754077731.693222
[08/01 12:48:51     36s] OPERPROF: Starting npMain at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.693474
[08/01 12:48:51     36s] OPERPROF:   Starting npPlace at level 2, MEM:2661.4M, EPOCH TIME: 1754077731.709928
[08/01 12:48:51     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.026, REAL:0.027, MEM:2661.4M, EPOCH TIME: 1754077731.736862
[08/01 12:48:51     36s] OPERPROF: Finished npMain at level 1, CPU:0.045, REAL:0.046, MEM:2661.4M, EPOCH TIME: 1754077731.739642
[08/01 12:48:51     36s] Global placement CDP skipped at cutLevel 9.
[08/01 12:48:51     36s] Iteration  9: Total net bbox = 4.760e+04 (2.53e+04 2.23e+04)
[08/01 12:48:51     36s]               Est.  stn bbox = 5.648e+04 (3.01e+04 2.64e+04)
[08/01 12:48:51     36s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2661.4M
[08/01 12:48:51     36s] Iteration 10: Total net bbox = 4.760e+04 (2.53e+04 2.23e+04)
[08/01 12:48:51     36s]               Est.  stn bbox = 5.648e+04 (3.01e+04 2.64e+04)
[08/01 12:48:51     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.4M
[08/01 12:48:51     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.744408
[08/01 12:48:51     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:48:51     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077731.744627
[08/01 12:48:51     36s] Legalizing MH Cells... 0 / 0 (level 8)
[08/01 12:48:51     36s] No instances found in the vector
[08/01 12:48:51     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2661.4M, DRC: 0)
[08/01 12:48:51     36s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:48:51     36s] OPERPROF: Starting npMain at level 1, MEM:2661.4M, EPOCH TIME: 1754077731.744814
[08/01 12:48:51     36s] OPERPROF:   Starting npPlace at level 2, MEM:2661.4M, EPOCH TIME: 1754077731.759696
[08/01 12:48:53     38s] GP RA stats: MHOnly 0 nrInst 4535 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 12:48:54     39s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2693.4M, EPOCH TIME: 1754077734.278018
[08/01 12:48:54     39s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2693.4M, EPOCH TIME: 1754077734.278077
[08/01 12:48:54     39s] OPERPROF:   Finished npPlace at level 2, CPU:2.490, REAL:2.519, MEM:2677.4M, EPOCH TIME: 1754077734.278441
[08/01 12:48:54     39s] OPERPROF: Finished npMain at level 1, CPU:2.508, REAL:2.537, MEM:2661.4M, EPOCH TIME: 1754077734.281629
[08/01 12:48:54     39s] Iteration 11: Total net bbox = 4.782e+04 (2.53e+04 2.26e+04)
[08/01 12:48:54     39s]               Est.  stn bbox = 5.644e+04 (2.99e+04 2.65e+04)
[08/01 12:48:54     39s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 2661.4M
[08/01 12:48:54     39s] [adp] clock
[08/01 12:48:54     39s] [adp] weight, nr nets, wire length
[08/01 12:48:54     39s] [adp]      0        1  248.785000
[08/01 12:48:54     39s] [adp] data
[08/01 12:48:54     39s] [adp] weight, nr nets, wire length
[08/01 12:48:54     39s] [adp]      0     5489  47575.649000
[08/01 12:48:54     39s] [adp] 0.000000|0.000000|0.000000
[08/01 12:48:54     39s] Iteration 12: Total net bbox = 4.782e+04 (2.53e+04 2.26e+04)
[08/01 12:48:54     39s]               Est.  stn bbox = 5.644e+04 (2.99e+04 2.65e+04)
[08/01 12:48:54     39s] Clear WL Bound Manager after Global Placement... 
[08/01 12:48:54     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.4M
[08/01 12:48:54     39s] Finished Global Placement (cpu=0:00:09.4, real=0:00:11.0, mem=2661.4M)
[08/01 12:48:54     39s] Keep Tdgp Graph and DB for later use
[08/01 12:48:54     39s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[08/01 12:48:54     39s] Saved padding area to DB
[08/01 12:48:54     39s] All LLGs are deleted
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2661.4M, EPOCH TIME: 1754077734.289109
[08/01 12:48:54     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.289153
[08/01 12:48:54     39s] Solver runtime cpu: 0:00:07.9 real: 0:00:08.0
[08/01 12:48:54     39s] Core Placement runtime cpu: 0:00:09.3 real: 0:00:11.0
[08/01 12:48:54     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 12:48:54     39s] Type 'man IMPSP-9025' for more detail.
[08/01 12:48:54     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2661.4M, EPOCH TIME: 1754077734.289804
[08/01 12:48:54     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2661.4M, EPOCH TIME: 1754077734.289846
[08/01 12:48:54     39s] Processing tracks to init pin-track alignment.
[08/01 12:48:54     39s] z: 2, totalTracks: 1
[08/01 12:48:54     39s] z: 4, totalTracks: 1
[08/01 12:48:54     39s] z: 6, totalTracks: 1
[08/01 12:48:54     39s] z: 8, totalTracks: 1
[08/01 12:48:54     39s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:54     39s] All LLGs are deleted
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2661.4M, EPOCH TIME: 1754077734.291462
[08/01 12:48:54     39s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.291506
[08/01 12:48:54     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2661.4M, EPOCH TIME: 1754077734.292112
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2661.4M, EPOCH TIME: 1754077734.292302
[08/01 12:48:54     39s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:54     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:54     39s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2661.4M, EPOCH TIME: 1754077734.294293
[08/01 12:48:54     39s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:48:54     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:48:54     39s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:2661.4M, EPOCH TIME: 1754077734.295099
[08/01 12:48:54     39s] Fast DP-INIT is on for default
[08/01 12:48:54     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:48:54     39s] Atter site array init, number of instance map data is 0.
[08/01 12:48:54     39s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:2661.4M, EPOCH TIME: 1754077734.295845
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:54     39s] OPERPROF:       Starting CMU at level 4, MEM:2661.4M, EPOCH TIME: 1754077734.296169
[08/01 12:48:54     39s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.296546
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:54     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2661.4M, EPOCH TIME: 1754077734.296802
[08/01 12:48:54     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2661.4M, EPOCH TIME: 1754077734.296819
[08/01 12:48:54     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.297165
[08/01 12:48:54     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2661.4MB).
[08/01 12:48:54     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:2661.4M, EPOCH TIME: 1754077734.297974
[08/01 12:48:54     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:2661.4M, EPOCH TIME: 1754077734.297996
[08/01 12:48:54     39s] TDRefine: refinePlace mode is spiral
[08/01 12:48:54     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.1
[08/01 12:48:54     39s] OPERPROF: Starting RefinePlace at level 1, MEM:2661.4M, EPOCH TIME: 1754077734.298047
[08/01 12:48:54     39s] *** Starting place_detail (0:00:39.4 mem=2661.4M) ***
[08/01 12:48:54     39s] Total net bbox length = 4.782e+04 (2.527e+04 2.255e+04) (ext = 1.069e+04)
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:54     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:48:54     39s] (I)      Default pattern map key = top_default.
[08/01 12:48:54     39s] (I)      Default pattern map key = top_default.
[08/01 12:48:54     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2661.4M, EPOCH TIME: 1754077734.302284
[08/01 12:48:54     39s] Starting refinePlace ...
[08/01 12:48:54     39s] (I)      Default pattern map key = top_default.
[08/01 12:48:54     39s] (I)      Default pattern map key = top_default.
[08/01 12:48:54     39s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2661.4M, EPOCH TIME: 1754077734.308114
[08/01 12:48:54     39s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:48:54     39s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2661.4M, EPOCH TIME: 1754077734.308161
[08/01 12:48:54     39s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.308216
[08/01 12:48:54     39s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2661.4M, EPOCH TIME: 1754077734.308233
[08/01 12:48:54     39s] DDP markSite nrRow 83 nrJob 83
[08/01 12:48:54     39s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.308345
[08/01 12:48:54     39s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.308360
[08/01 12:48:54     39s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 12:48:54     39s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2661.4M, EPOCH TIME: 1754077734.309549
[08/01 12:48:54     39s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2661.4M, EPOCH TIME: 1754077734.309568
[08/01 12:48:54     39s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.309988
[08/01 12:48:54     39s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:48:54     39s]  ** Cut row section real time 0:00:00.0.
[08/01 12:48:54     39s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2661.4M, EPOCH TIME: 1754077734.310038
[08/01 12:48:54     39s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 12:48:54     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2661.4MB) @(0:00:39.4 - 0:00:39.5).
[08/01 12:48:54     39s] Move report: preRPlace moves 4535 insts, mean move: 0.08 um, max move: 2.40 um 
[08/01 12:48:54     39s] 	Max move on inst (U5379): (11.76, 29.28) --> (12.35, 31.08)
[08/01 12:48:54     39s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[08/01 12:48:54     39s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:48:54     39s] Placement tweakage begins.
[08/01 12:48:54     39s] wire length = 4.686e+04
[08/01 12:48:54     39s] wire length = 4.443e+04
[08/01 12:48:54     39s] Placement tweakage ends.
[08/01 12:48:54     39s] Move report: tweak moves 613 insts, mean move: 1.58 um, max move: 9.50 um 
[08/01 12:48:54     39s] 	Max move on inst (U4943): (39.14, 40.88) --> (29.64, 40.88)
[08/01 12:48:54     39s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2663.7MB) @(0:00:39.5 - 0:00:39.7).
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:48:54     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:48:54     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:48:54     39s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:48:54     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:48:54     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:48:54     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2631.7MB) @(0:00:39.7 - 0:00:39.7).
[08/01 12:48:54     39s] Move report: Detail placement moves 4535 insts, mean move: 0.28 um, max move: 9.61 um 
[08/01 12:48:54     39s] 	Max move on inst (U4943): (38.87, 41.26) --> (29.64, 40.88)
[08/01 12:48:54     39s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2631.7MB
[08/01 12:48:54     39s] Statistics of distance of Instance movement in refine placement:
[08/01 12:48:54     39s]   maximum (X+Y) =         9.61 um
[08/01 12:48:54     39s]   inst (U4943) with max move: (38.8705, 41.2555) -> (29.64, 40.88)
[08/01 12:48:54     39s]   mean    (X+Y) =         0.28 um
[08/01 12:48:54     39s] Total instances moved : 4535
[08/01 12:48:54     39s] Summary Report:
[08/01 12:48:54     39s] Instances move: 4535 (out of 4535 movable)
[08/01 12:48:54     39s] Instances flipped: 0
[08/01 12:48:54     39s] Mean displacement: 0.28 um
[08/01 12:48:54     39s] Max displacement: 9.61 um (Instance: U4943) (38.8705, 41.2555) -> (29.64, 40.88)
[08/01 12:48:54     39s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[08/01 12:48:54     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.312, REAL:0.314, MEM:2631.7M, EPOCH TIME: 1754077734.615905
[08/01 12:48:54     39s] Total net bbox length = 4.631e+04 (2.308e+04 2.323e+04) (ext = 1.056e+04)
[08/01 12:48:54     39s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2631.7MB
[08/01 12:48:54     39s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2631.7MB) @(0:00:39.4 - 0:00:39.7).
[08/01 12:48:54     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.1
[08/01 12:48:54     39s] *** Finished place_detail (0:00:39.7 mem=2631.7M) ***
[08/01 12:48:54     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.317, REAL:0.319, MEM:2631.7M, EPOCH TIME: 1754077734.616912
[08/01 12:48:54     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2631.7M, EPOCH TIME: 1754077734.616931
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4535).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] All LLGs are deleted
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2631.7M, EPOCH TIME: 1754077734.619195
[08/01 12:48:54     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2631.7M, EPOCH TIME: 1754077734.619231
[08/01 12:48:54     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2628.7M, EPOCH TIME: 1754077734.620345
[08/01 12:48:54     39s] *** Finished Initial Placement (cpu=0:00:09.7, real=0:00:11.0, mem=2628.7M) ***
[08/01 12:48:54     39s] Processing tracks to init pin-track alignment.
[08/01 12:48:54     39s] z: 2, totalTracks: 1
[08/01 12:48:54     39s] z: 4, totalTracks: 1
[08/01 12:48:54     39s] z: 6, totalTracks: 1
[08/01 12:48:54     39s] z: 8, totalTracks: 1
[08/01 12:48:54     39s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:54     39s] All LLGs are deleted
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2628.7M, EPOCH TIME: 1754077734.622019
[08/01 12:48:54     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2628.7M, EPOCH TIME: 1754077734.622061
[08/01 12:48:54     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2628.7M, EPOCH TIME: 1754077734.622547
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2628.7M, EPOCH TIME: 1754077734.622678
[08/01 12:48:54     39s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:54     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:54     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2628.7M, EPOCH TIME: 1754077734.624646
[08/01 12:48:54     39s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:48:54     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:48:54     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2628.7M, EPOCH TIME: 1754077734.625337
[08/01 12:48:54     39s] Fast DP-INIT is on for default
[08/01 12:48:54     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:48:54     39s] Atter site array init, number of instance map data is 0.
[08/01 12:48:54     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2628.7M, EPOCH TIME: 1754077734.626053
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:54     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2628.7M, EPOCH TIME: 1754077734.626528
[08/01 12:48:54     39s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2628.7M, EPOCH TIME: 1754077734.626968
[08/01 12:48:54     39s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2628.7M, EPOCH TIME: 1754077734.627334
[08/01 12:48:54     39s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2644.7M, EPOCH TIME: 1754077734.628478
[08/01 12:48:54     39s] default core: bins with density > 0.750 = 17.28 % ( 14 / 81 )
[08/01 12:48:54     39s] Density distribution unevenness ratio = 4.008%
[08/01 12:48:54     39s] Density distribution unevenness ratio (U70) = 3.436%
[08/01 12:48:54     39s] Density distribution unevenness ratio (U80) = 0.000%
[08/01 12:48:54     39s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:48:54     39s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.002, REAL:0.002, MEM:2644.7M, EPOCH TIME: 1754077734.628530
[08/01 12:48:54     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2644.7M, EPOCH TIME: 1754077734.628547
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] All LLGs are deleted
[08/01 12:48:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2644.7M, EPOCH TIME: 1754077734.629907
[08/01 12:48:54     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2644.7M, EPOCH TIME: 1754077734.629942
[08/01 12:48:54     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2644.7M, EPOCH TIME: 1754077734.630148
[08/01 12:48:54     39s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:48:54     39s] UM:*                                                                   final
[08/01 12:48:54     39s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:48:54     39s] UM:*                                                                   global_place
[08/01 12:48:54     39s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/01 12:48:54     39s] User Input Parameters:
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] *** Start incrementalPlace ***
[08/01 12:48:54     39s] - Congestion Driven    : On
[08/01 12:48:54     39s] - Timing Driven        : On
[08/01 12:48:54     39s] - Area-Violation Based : On
[08/01 12:48:54     39s] - Start Rollback Level : -5
[08/01 12:48:54     39s] - Legalized            : On
[08/01 12:48:54     39s] - Window Based         : Off
[08/01 12:48:54     39s] - eDen incr mode       : Off
[08/01 12:48:54     39s] - Small incr mode      : Off
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] No Views given, use default active views for adaptive view pruning
[08/01 12:48:54     39s] SKP will enable view:
[08/01 12:48:54     39s]   nangate_view_setup
[08/01 12:48:54     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2646.7M, EPOCH TIME: 1754077734.706194
[08/01 12:48:54     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2646.7M, EPOCH TIME: 1754077734.709989
[08/01 12:48:54     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2646.7M, EPOCH TIME: 1754077734.710047
[08/01 12:48:54     39s] Starting Early Global Route congestion estimation: mem = 2646.7M
[08/01 12:48:54     39s] (I)      ==================== Layers =====================
[08/01 12:48:54     39s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:54     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:48:54     39s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:54     39s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:48:54     39s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:48:54     39s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:54     39s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:48:54     39s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:48:54     39s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:48:54     39s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:54     39s] (I)      Started Import and model ( Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      Default pattern map key = top_default.
[08/01 12:48:54     39s] (I)      == Non-default Options ==
[08/01 12:48:54     39s] (I)      Maximum routing layer                              : 10
[08/01 12:48:54     39s] (I)      Number of threads                                  : 1
[08/01 12:48:54     39s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:48:54     39s] (I)      Method to set GCell size                           : row
[08/01 12:48:54     39s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:48:54     39s] (I)      Use row-based GCell size
[08/01 12:48:54     39s] (I)      Use row-based GCell align
[08/01 12:48:54     39s] (I)      layer 0 area = 0
[08/01 12:48:54     39s] (I)      layer 1 area = 0
[08/01 12:48:54     39s] (I)      layer 2 area = 0
[08/01 12:48:54     39s] (I)      layer 3 area = 0
[08/01 12:48:54     39s] (I)      layer 4 area = 0
[08/01 12:48:54     39s] (I)      layer 5 area = 0
[08/01 12:48:54     39s] (I)      layer 6 area = 0
[08/01 12:48:54     39s] (I)      layer 7 area = 0
[08/01 12:48:54     39s] (I)      layer 8 area = 0
[08/01 12:48:54     39s] (I)      layer 9 area = 0
[08/01 12:48:54     39s] (I)      GCell unit size   : 2800
[08/01 12:48:54     39s] (I)      GCell multiplier  : 1
[08/01 12:48:54     39s] (I)      GCell row height  : 2800
[08/01 12:48:54     39s] (I)      Actual row height : 2800
[08/01 12:48:54     39s] (I)      GCell align ref   : 20140 20160
[08/01 12:48:54     39s] [NR-eGR] Track table information for default rule: 
[08/01 12:48:54     39s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:48:54     39s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:48:54     39s] (I)      ============== Default via ===============
[08/01 12:48:54     39s] (I)      +---+------------------+-----------------+
[08/01 12:48:54     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:48:54     39s] (I)      +---+------------------+-----------------+
[08/01 12:48:54     39s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:48:54     39s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:48:54     39s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:48:54     39s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:48:54     39s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:48:54     39s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:48:54     39s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:48:54     39s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:48:54     39s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:48:54     39s] (I)      +---+------------------+-----------------+
[08/01 12:48:54     39s] [NR-eGR] Read 10070 PG shapes
[08/01 12:48:54     39s] [NR-eGR] Read 0 clock shapes
[08/01 12:48:54     39s] [NR-eGR] Read 0 other shapes
[08/01 12:48:54     39s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:48:54     39s] [NR-eGR] #Instance Blockages : 0
[08/01 12:48:54     39s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:48:54     39s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:48:54     39s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:48:54     39s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:48:54     39s] [NR-eGR] #Other Blockages    : 0
[08/01 12:48:54     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:48:54     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:48:54     39s] [NR-eGR] Read 5453 nets ( ignored 0 )
[08/01 12:48:54     39s] (I)      early_global_route_priority property id does not exist.
[08/01 12:48:54     39s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:48:54     39s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:48:54     39s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:48:54     39s] (I)      Number of ignored nets                =      0
[08/01 12:48:54     39s] (I)      Number of connected nets              =      0
[08/01 12:48:54     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:48:54     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:48:54     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:48:54     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:48:54     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:48:54     39s] (I)      Ndr track 0 does not exist
[08/01 12:48:54     39s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:48:54     39s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:48:54     39s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:48:54     39s] (I)      Site width          :   380  (dbu)
[08/01 12:48:54     39s] (I)      Row height          :  2800  (dbu)
[08/01 12:48:54     39s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:48:54     39s] (I)      GCell width         :  2800  (dbu)
[08/01 12:48:54     39s] (I)      GCell height        :  2800  (dbu)
[08/01 12:48:54     39s] (I)      Grid                :    98    98    10
[08/01 12:48:54     39s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:48:54     39s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:48:54     39s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:48:54     39s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:54     39s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:54     39s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:48:54     39s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:48:54     39s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:48:54     39s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:48:54     39s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:48:54     39s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:48:54     39s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:48:54     39s] (I)      --------------------------------------------------------
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] [NR-eGR] ============ Routing rule table ============
[08/01 12:48:54     39s] [NR-eGR] Rule id: 0  Nets: 5453
[08/01 12:48:54     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:48:54     39s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:48:54     39s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:48:54     39s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:54     39s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:54     39s] [NR-eGR] ========================================
[08/01 12:48:54     39s] [NR-eGR] 
[08/01 12:48:54     39s] (I)      =============== Blocked Tracks ===============
[08/01 12:48:54     39s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:54     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:48:54     39s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:54     39s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:48:54     39s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:48:54     39s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:48:54     39s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:48:54     39s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:48:54     39s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:48:54     39s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:48:54     39s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:48:54     39s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:48:54     39s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:48:54     39s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:54     39s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      Reset routing kernel
[08/01 12:48:54     39s] (I)      Started Global Routing ( Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      totalPins=18283  totalGlobalPin=17472 (95.56%)
[08/01 12:48:54     39s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:48:54     39s] (I)      [08/01 12:48:54     39s] [NR-eGR] Layer group 1: route 5453 net(s) in layer range [2, 10]

[08/01 12:48:54     39s] (I)      ============  Phase 1a Route ============
[08/01 12:48:54     39s] (I)      Usage: 30676 = (14711 H, 15965 V) = (9.48% H, 9.38% V) = (2.060e+04um H, 2.235e+04um V)
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] (I)      ============  Phase 1b Route ============
[08/01 12:48:54     39s] (I)      Usage: 30676 = (14711 H, 15965 V) = (9.48% H, 9.38% V) = (2.060e+04um H, 2.235e+04um V)
[08/01 12:48:54     39s] (I)      Overflow of layer group 1: 0.00% H + 0.31% V. EstWL: 4.294640e+04um
[08/01 12:48:54     39s] (I)      Congestion metric : 0.00%H 0.31%V, 0.31%HV
[08/01 12:48:54     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] (I)      ============  Phase 1c Route ============
[08/01 12:48:54     39s] (I)      Usage: 30676 = (14711 H, 15965 V) = (9.48% H, 9.38% V) = (2.060e+04um H, 2.235e+04um V)
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] (I)      ============  Phase 1d Route ============
[08/01 12:48:54     39s] (I)      Usage: 30676 = (14711 H, 15965 V) = (9.48% H, 9.38% V) = (2.060e+04um H, 2.235e+04um V)
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] (I)      ============  Phase 1e Route ============
[08/01 12:48:54     39s] (I)      Usage: 30676 = (14711 H, 15965 V) = (9.48% H, 9.38% V) = (2.060e+04um H, 2.235e+04um V)
[08/01 12:48:54     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.31% V. EstWL: 4.294640e+04um
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] (I)      ============  Phase 1l Route ============
[08/01 12:48:54     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:48:54     39s] (I)      Layer  2:      66153     16430        50           0       70044    ( 0.00%) 
[08/01 12:48:54     39s] (I)      Layer  3:      92215     16466         0           0       95060    ( 0.00%) 
[08/01 12:48:54     39s] (I)      Layer  4:      44384      6995         2           0       47530    ( 0.00%) 
[08/01 12:48:54     39s] (I)      Layer  5:      44750      1083         0           0       47530    ( 0.00%) 
[08/01 12:48:54     39s] (I)      Layer  6:      43267      1588         0           0       47530    ( 0.00%) 
[08/01 12:48:54     39s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:48:54     39s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:48:54     39s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:48:54     39s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:48:54     39s] (I)      Total:        324467     42562        52       13037      342581    ( 3.67%) 
[08/01 12:48:54     39s] (I)      
[08/01 12:48:54     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:48:54     39s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:48:54     39s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:48:54     39s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 12:48:54     39s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:48:54     39s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal2 ( 2)        35( 0.37%)         3( 0.03%)   ( 0.40%) 
[08/01 12:48:54     39s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/01 12:48:54     39s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:54     39s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:48:54     39s] [NR-eGR]        Total        37( 0.05%)         3( 0.00%)   ( 0.05%) 
[08/01 12:48:54     39s] [NR-eGR] 
[08/01 12:48:54     39s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:48:54     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 12:48:54     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.053, REAL:0.075, MEM:2646.7M, EPOCH TIME: 1754077734.784616
[08/01 12:48:54     39s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2646.7M
[08/01 12:48:54     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:2646.7M, EPOCH TIME: 1754077734.784638
[08/01 12:48:54     39s] [hotspot] +------------+---------------+---------------+
[08/01 12:48:54     39s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:48:54     39s] [hotspot] +------------+---------------+---------------+
[08/01 12:48:54     39s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:48:54     39s] [hotspot] +------------+---------------+---------------+
[08/01 12:48:54     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:48:54     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:48:54     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2646.7M, EPOCH TIME: 1754077734.785384
[08/01 12:48:54     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2646.7M, EPOCH TIME: 1754077734.785421
[08/01 12:48:54     39s] Starting Early Global Route wiring: mem = 2646.7M
[08/01 12:48:54     39s] Skipped repairing congestion.
[08/01 12:48:54     39s] (I)      ============= Track Assignment ============
[08/01 12:48:54     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:48:54     39s] (I)      Run Multi-thread track assignment
[08/01 12:48:54     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] (I)      Started Export ( Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:48:54     39s] [NR-eGR] ------------------------------------
[08/01 12:48:54     39s] [NR-eGR]  metal1   (1H)             0  18283 
[08/01 12:48:54     39s] [NR-eGR]  metal2   (2V)         14132  22720 
[08/01 12:48:54     39s] [NR-eGR]  metal3   (3H)         20493   6962 
[08/01 12:48:54     39s] [NR-eGR]  metal4   (4V)          9096    554 
[08/01 12:48:54     39s] [NR-eGR]  metal5   (5H)          1301    414 
[08/01 12:48:54     39s] [NR-eGR]  metal6   (6V)          2217      0 
[08/01 12:48:54     39s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:48:54     39s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:48:54     39s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:48:54     39s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:48:54     39s] [NR-eGR] ------------------------------------
[08/01 12:48:54     39s] [NR-eGR]           Total        47240  48933 
[08/01 12:48:54     39s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:54     39s] [NR-eGR] Total half perimeter of net bounding box: 46308um
[08/01 12:48:54     39s] [NR-eGR] Total length: 47240um, number of vias: 48933
[08/01 12:48:54     39s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:54     39s] [NR-eGR] Total eGR-routed clock nets wire length: 1710um, number of vias: 1715
[08/01 12:48:54     39s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:54     39s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2646.66 MB )
[08/01 12:48:54     39s] Early Global Route wiring runtime: 0.06 seconds, mem = 2646.7M
[08/01 12:48:54     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.065, REAL:0.065, MEM:2646.7M, EPOCH TIME: 1754077734.850029
[08/01 12:48:54     39s] 0 delay mode for cte disabled.
[08/01 12:48:54     39s] SKP cleared!
[08/01 12:48:54     39s] 
[08/01 12:48:54     39s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[08/01 12:48:54     39s] ***** Total cpu  0:0:10
[08/01 12:48:54     39s] ***** Total real time  0:0:11
[08/01 12:48:54     39s] Tdgp not successfully inited but do clear! skip clearing
[08/01 12:48:54     40s] **place_design ... cpu = 0: 0:10, real = 0: 0:11, mem = 2642.7M **
[08/01 12:48:54     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 12:48:54     40s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:48:54     40s] UM:*                                                                   final
[08/01 12:48:54     40s] UM: Running design category ...
[08/01 12:48:54     40s] All LLGs are deleted
[08/01 12:48:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2642.7M, EPOCH TIME: 1754077734.945967
[08/01 12:48:54     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2642.7M, EPOCH TIME: 1754077734.946031
[08/01 12:48:54     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2642.7M, EPOCH TIME: 1754077734.946115
[08/01 12:48:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2642.7M, EPOCH TIME: 1754077734.946312
[08/01 12:48:54     40s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:54     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:54     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2642.7M, EPOCH TIME: 1754077734.948349
[08/01 12:48:54     40s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:48:54     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:48:54     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2642.7M, EPOCH TIME: 1754077734.949181
[08/01 12:48:54     40s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:48:54     40s] SiteArray: use 319,488 bytes
[08/01 12:48:54     40s] SiteArray: current memory after site array memory allocation 2642.7M
[08/01 12:48:54     40s] SiteArray: FP blocked sites are writable
[08/01 12:48:54     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2642.7M, EPOCH TIME: 1754077734.949936
[08/01 12:48:54     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2642.7M, EPOCH TIME: 1754077734.952876
[08/01 12:48:54     40s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:48:54     40s] Atter site array init, number of instance map data is 0.
[08/01 12:48:54     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2642.7M, EPOCH TIME: 1754077734.953330
[08/01 12:48:54     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2642.7M, EPOCH TIME: 1754077734.953603
[08/01 12:48:54     40s] All LLGs are deleted
[08/01 12:48:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2642.7M, EPOCH TIME: 1754077734.955153
[08/01 12:48:54     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2642.7M, EPOCH TIME: 1754077734.955191
[08/01 12:48:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] 	Current design flip-flop statistics
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Single-Bit FF Count          :          582
[08/01 12:48:55     40s] Multi-Bit FF Count           :            0
[08/01 12:48:55     40s] Total Bit Count              :          582
[08/01 12:48:55     40s] Total FF Count               :          582
[08/01 12:48:55     40s] Bits Per Flop                :        1.000
[08/01 12:48:55     40s] Total Clock Pin Cap(FF)      :      521.851
[08/01 12:48:55     40s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s]             Multi-bit cell usage statistics
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] ============================================================
[08/01 12:48:55     40s] Sequential Multibit cells usage statistics
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] Total 0
[08/01 12:48:55     40s] ============================================================
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] Category            Num of Insts Rejected     Reasons
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s] ------------------------------------------------------------
[08/01 12:48:55     40s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:48:55     40s] UM:          40.17            223                                      place_design
[08/01 12:48:55     40s] VSMManager cleared!
[08/01 12:48:55     40s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.5/0:00:11.7 (0.9), totSession cpu/real = 0:00:40.2/0:03:41.3 (0.2), mem = 2642.7M
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] =============================================================================================
[08/01 12:48:55     40s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[08/01 12:48:55     40s] =============================================================================================
[08/01 12:48:55     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:55     40s] ---------------------------------------------------------------------------------------------
[08/01 12:48:55     40s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:55     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:55     40s] [ TimingUpdate           ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:48:55     40s] [ MISC                   ]          0:00:11.6  (  99.1 % )     0:00:11.6 /  0:00:10.4    0.9
[08/01 12:48:55     40s] ---------------------------------------------------------------------------------------------
[08/01 12:48:55     40s]  GlobalPlace #1 TOTAL               0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:10.5    0.9
[08/01 12:48:55     40s] ---------------------------------------------------------------------------------------------
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Enable CTE adjustment.
[08/01 12:48:55     40s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1843.4M, totSessionCpu=0:00:40 **
[08/01 12:48:55     40s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 12:48:55     40s] GigaOpt running with 1 threads.
[08/01 12:48:55     40s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.2/0:03:41.3 (0.2), mem = 2642.7M
[08/01 12:48:55     40s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 12:48:55     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2642.7M, EPOCH TIME: 1754077735.111495
[08/01 12:48:55     40s] Processing tracks to init pin-track alignment.
[08/01 12:48:55     40s] z: 2, totalTracks: 1
[08/01 12:48:55     40s] z: 4, totalTracks: 1
[08/01 12:48:55     40s] z: 6, totalTracks: 1
[08/01 12:48:55     40s] z: 8, totalTracks: 1
[08/01 12:48:55     40s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:55     40s] All LLGs are deleted
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2642.7M, EPOCH TIME: 1754077735.112906
[08/01 12:48:55     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2642.7M, EPOCH TIME: 1754077735.112954
[08/01 12:48:55     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2642.7M, EPOCH TIME: 1754077735.113585
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2642.7M, EPOCH TIME: 1754077735.113783
[08/01 12:48:55     40s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:55     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:55     40s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2642.7M, EPOCH TIME: 1754077735.115584
[08/01 12:48:55     40s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:48:55     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:48:55     40s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2642.7M, EPOCH TIME: 1754077735.116408
[08/01 12:48:55     40s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:48:55     40s] SiteArray: use 319,488 bytes
[08/01 12:48:55     40s] SiteArray: current memory after site array memory allocation 2642.7M
[08/01 12:48:55     40s] SiteArray: FP blocked sites are writable
[08/01 12:48:55     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:48:55     40s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2642.7M, EPOCH TIME: 1754077735.117096
[08/01 12:48:55     40s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:2642.7M, EPOCH TIME: 1754077735.119959
[08/01 12:48:55     40s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:48:55     40s] Atter site array init, number of instance map data is 0.
[08/01 12:48:55     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2642.7M, EPOCH TIME: 1754077735.120408
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:55     40s] OPERPROF:     Starting CMU at level 3, MEM:2642.7M, EPOCH TIME: 1754077735.120723
[08/01 12:48:55     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2642.7M, EPOCH TIME: 1754077735.120845
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:55     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2642.7M, EPOCH TIME: 1754077735.121083
[08/01 12:48:55     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2642.7M, EPOCH TIME: 1754077735.121100
[08/01 12:48:55     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2642.7M, EPOCH TIME: 1754077735.121477
[08/01 12:48:55     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2642.7MB).
[08/01 12:48:55     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2642.7M, EPOCH TIME: 1754077735.122306
[08/01 12:48:55     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2642.7M, EPOCH TIME: 1754077735.122340
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2642.7M, EPOCH TIME: 1754077735.129391
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Trim Metal Layers:
[08/01 12:48:55     40s] LayerId::1 widthSet size::1
[08/01 12:48:55     40s] LayerId::2 widthSet size::1
[08/01 12:48:55     40s] LayerId::3 widthSet size::1
[08/01 12:48:55     40s] LayerId::4 widthSet size::1
[08/01 12:48:55     40s] LayerId::5 widthSet size::1
[08/01 12:48:55     40s] LayerId::6 widthSet size::1
[08/01 12:48:55     40s] LayerId::7 widthSet size::1
[08/01 12:48:55     40s] LayerId::8 widthSet size::1
[08/01 12:48:55     40s] LayerId::9 widthSet size::1
[08/01 12:48:55     40s] LayerId::10 widthSet size::1
[08/01 12:48:55     40s] eee: pegSigSF::1.070000
[08/01 12:48:55     40s] Updating RC grid for preRoute extraction ...
[08/01 12:48:55     40s] Initializing multi-corner resistance tables ...
[08/01 12:48:55     40s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:48:55     40s] eee: l::2 avDens::0.145895 usedTrk::1010.512108 availTrk::6926.315789 sigTrk::1010.512108
[08/01 12:48:55     40s] eee: l::3 avDens::0.155904 usedTrk::1465.494503 availTrk::9400.000000 sigTrk::1465.494503
[08/01 12:48:55     40s] eee: l::4 avDens::0.141312 usedTrk::650.036355 availTrk::4600.000000 sigTrk::650.036355
[08/01 12:48:55     40s] eee: l::5 avDens::0.027349 usedTrk::92.987179 availTrk::3400.000000 sigTrk::92.987179
[08/01 12:48:55     40s] eee: l::6 avDens::0.046570 usedTrk::158.336750 availTrk::3400.000000 sigTrk::158.336750
[08/01 12:48:55     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:48:55     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:48:55     40s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:48:55     40s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:48:55     40s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:55     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.243185 uaWl=1.000000 uaWlH=0.267021 aWlH=0.000000 lMod=0 pMax=0.845500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Creating Lib Analyzer ...
[08/01 12:48:55     40s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:48:55     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:48:55     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:55     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.4 mem=2648.7M
[08/01 12:48:55     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.4 mem=2648.7M
[08/01 12:48:55     40s] Creating Lib Analyzer, finished. 
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:48:55     40s] Type 'man IMPOPT-665' for more detail.
[08/01 12:48:55     40s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 12:48:55     40s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:48:55     40s] #optDebug: fT-S <1 2 3 1 0>
[08/01 12:48:55     40s] AAE DB initialization (MEM=2620.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/01 12:48:55     40s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/01 12:48:55     40s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/01 12:48:55     40s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1845.9M, totSessionCpu=0:00:40 **
[08/01 12:48:55     40s] *** opt_design -pre_cts ***
[08/01 12:48:55     40s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 12:48:55     40s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 12:48:55     40s] Hold Target Slack: user slack 0
[08/01 12:48:55     40s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/01 12:48:55     40s] Type 'man IMPOPT-3195' for more detail.
[08/01 12:48:55     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2618.1M, EPOCH TIME: 1754077735.395524
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:55     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2618.1M, EPOCH TIME: 1754077735.398669
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:48:55     40s] Deleting Lib Analyzer.
[08/01 12:48:55     40s] Multi-VT timing optimization disabled based on library information.
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Deleting Cell Server End ...
[08/01 12:48:55     40s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:48:55     40s] Summary for sequential cells identification: 
[08/01 12:48:55     40s]   Identified SBFF number: 16
[08/01 12:48:55     40s]   Identified MBFF number: 0
[08/01 12:48:55     40s]   Identified SB Latch number: 0
[08/01 12:48:55     40s]   Identified MB Latch number: 0
[08/01 12:48:55     40s]   Not identified SBFF number: 0
[08/01 12:48:55     40s]   Not identified MBFF number: 0
[08/01 12:48:55     40s]   Not identified SB Latch number: 0
[08/01 12:48:55     40s]   Not identified MB Latch number: 0
[08/01 12:48:55     40s]   Number of sequential cells which are not FFs: 13
[08/01 12:48:55     40s]  Visiting view : nangate_view_setup
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:48:55     40s]  Visiting view : nangate_view_hold
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:48:55     40s] TLC MultiMap info (StdDelay):
[08/01 12:48:55     40s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:48:55     40s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:48:55     40s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:48:55     40s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:48:55     40s]  Setting StdDelay to: 8.5ps
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Deleting Cell Server End ...
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Creating Lib Analyzer ...
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:48:55     40s] Summary for sequential cells identification: 
[08/01 12:48:55     40s]   Identified SBFF number: 16
[08/01 12:48:55     40s]   Identified MBFF number: 0
[08/01 12:48:55     40s]   Identified SB Latch number: 0
[08/01 12:48:55     40s]   Identified MB Latch number: 0
[08/01 12:48:55     40s]   Not identified SBFF number: 0
[08/01 12:48:55     40s]   Not identified MBFF number: 0
[08/01 12:48:55     40s]   Not identified SB Latch number: 0
[08/01 12:48:55     40s]   Not identified MB Latch number: 0
[08/01 12:48:55     40s]   Number of sequential cells which are not FFs: 13
[08/01 12:48:55     40s]  Visiting view : nangate_view_setup
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:48:55     40s]  Visiting view : nangate_view_hold
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:48:55     40s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:48:55     40s] TLC MultiMap info (StdDelay):
[08/01 12:48:55     40s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:48:55     40s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:48:55     40s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:48:55     40s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:48:55     40s]  Setting StdDelay to: 8.5ps
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:48:55     40s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:48:55     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:48:55     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:55     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.6 mem=2618.1M
[08/01 12:48:55     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.6 mem=2618.1M
[08/01 12:48:55     40s] Creating Lib Analyzer, finished. 
[08/01 12:48:55     40s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2618.1M, EPOCH TIME: 1754077735.581380
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] All LLGs are deleted
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2618.1M, EPOCH TIME: 1754077735.581417
[08/01 12:48:55     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2618.1M, EPOCH TIME: 1754077735.581438
[08/01 12:48:55     40s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2618.1M, EPOCH TIME: 1754077735.581495
[08/01 12:48:55     40s] {MMLU 0 0 5490}
[08/01 12:48:55     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.7 mem=2618.1M
[08/01 12:48:55     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.7 mem=2618.1M
[08/01 12:48:55     40s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      ==================== Layers =====================
[08/01 12:48:55     40s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:55     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:48:55     40s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:55     40s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:48:55     40s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:48:55     40s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:55     40s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:48:55     40s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:48:55     40s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:48:55     40s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:48:55     40s] (I)      Started Import and model ( Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      Default pattern map key = top_default.
[08/01 12:48:55     40s] (I)      Number of ignored instance 0
[08/01 12:48:55     40s] (I)      Number of inbound cells 0
[08/01 12:48:55     40s] (I)      Number of opened ILM blockages 0
[08/01 12:48:55     40s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 12:48:55     40s] (I)      numMoveCells=4535, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 12:48:55     40s] (I)      cell height: 2800, count: 4535
[08/01 12:48:55     40s] (I)      Number of nets = 5453 ( 37 ignored )
[08/01 12:48:55     40s] (I)      Read rows... (mem=2618.1M)
[08/01 12:48:55     40s] (I)      Done Read rows (cpu=0.000s, mem=2618.1M)
[08/01 12:48:55     40s] (I)      Identified Clock instances: Flop 582, Clock buffer/inverter 0, Gate 0, Logic 0
[08/01 12:48:55     40s] (I)      Read module constraints... (mem=2618.1M)
[08/01 12:48:55     40s] (I)      Done Read module constraints (cpu=0.000s, mem=2618.1M)
[08/01 12:48:55     40s] (I)      == Non-default Options ==
[08/01 12:48:55     40s] (I)      Maximum routing layer                              : 10
[08/01 12:48:55     40s] (I)      Buffering-aware routing                            : true
[08/01 12:48:55     40s] (I)      Spread congestion away from blockages              : true
[08/01 12:48:55     40s] (I)      Number of threads                                  : 1
[08/01 12:48:55     40s] (I)      Overflow penalty cost                              : 10
[08/01 12:48:55     40s] (I)      Punch through distance                             : 1456.340000
[08/01 12:48:55     40s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:48:55     40s] (I)      Method to set GCell size                           : row
[08/01 12:48:55     40s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:48:55     40s] (I)      Use row-based GCell size
[08/01 12:48:55     40s] (I)      Use row-based GCell align
[08/01 12:48:55     40s] (I)      layer 0 area = 0
[08/01 12:48:55     40s] (I)      layer 1 area = 0
[08/01 12:48:55     40s] (I)      layer 2 area = 0
[08/01 12:48:55     40s] (I)      layer 3 area = 0
[08/01 12:48:55     40s] (I)      layer 4 area = 0
[08/01 12:48:55     40s] (I)      layer 5 area = 0
[08/01 12:48:55     40s] (I)      layer 6 area = 0
[08/01 12:48:55     40s] (I)      layer 7 area = 0
[08/01 12:48:55     40s] (I)      layer 8 area = 0
[08/01 12:48:55     40s] (I)      layer 9 area = 0
[08/01 12:48:55     40s] (I)      GCell unit size   : 2800
[08/01 12:48:55     40s] (I)      GCell multiplier  : 1
[08/01 12:48:55     40s] (I)      GCell row height  : 2800
[08/01 12:48:55     40s] (I)      Actual row height : 2800
[08/01 12:48:55     40s] (I)      GCell align ref   : 20140 20160
[08/01 12:48:55     40s] [NR-eGR] Track table information for default rule: 
[08/01 12:48:55     40s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:48:55     40s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:48:55     40s] (I)      ============== Default via ===============
[08/01 12:48:55     40s] (I)      +---+------------------+-----------------+
[08/01 12:48:55     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:48:55     40s] (I)      +---+------------------+-----------------+
[08/01 12:48:55     40s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:48:55     40s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:48:55     40s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:48:55     40s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:48:55     40s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:48:55     40s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:48:55     40s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:48:55     40s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:48:55     40s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:48:55     40s] (I)      +---+------------------+-----------------+
[08/01 12:48:55     40s] [NR-eGR] Read 10070 PG shapes
[08/01 12:48:55     40s] [NR-eGR] Read 0 clock shapes
[08/01 12:48:55     40s] [NR-eGR] Read 0 other shapes
[08/01 12:48:55     40s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:48:55     40s] [NR-eGR] #Instance Blockages : 0
[08/01 12:48:55     40s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:48:55     40s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:48:55     40s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:48:55     40s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:48:55     40s] [NR-eGR] #Other Blockages    : 0
[08/01 12:48:55     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:48:55     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:48:55     40s] [NR-eGR] Read 5453 nets ( ignored 0 )
[08/01 12:48:55     40s] (I)      early_global_route_priority property id does not exist.
[08/01 12:48:55     40s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:48:55     40s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:48:55     40s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:48:55     40s] (I)      Number of ignored nets                =      0
[08/01 12:48:55     40s] (I)      Number of connected nets              =      0
[08/01 12:48:55     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:48:55     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:48:55     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:48:55     40s] (I)      Constructing bin map
[08/01 12:48:55     40s] (I)      Initialize bin information with width=5600 height=5600
[08/01 12:48:55     40s] (I)      Done constructing bin map
[08/01 12:48:55     40s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:48:55     40s] (I)      Ndr track 0 does not exist
[08/01 12:48:55     40s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:48:55     40s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:48:55     40s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:48:55     40s] (I)      Site width          :   380  (dbu)
[08/01 12:48:55     40s] (I)      Row height          :  2800  (dbu)
[08/01 12:48:55     40s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:48:55     40s] (I)      GCell width         :  2800  (dbu)
[08/01 12:48:55     40s] (I)      GCell height        :  2800  (dbu)
[08/01 12:48:55     40s] (I)      Grid                :    98    98    10
[08/01 12:48:55     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:48:55     40s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:48:55     40s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:48:55     40s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:55     40s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:48:55     40s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:48:55     40s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:48:55     40s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:48:55     40s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:48:55     40s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:48:55     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:48:55     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:48:55     40s] (I)      --------------------------------------------------------
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] [NR-eGR] ============ Routing rule table ============
[08/01 12:48:55     40s] [NR-eGR] Rule id: 0  Nets: 5453
[08/01 12:48:55     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:48:55     40s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:48:55     40s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:48:55     40s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:55     40s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:48:55     40s] [NR-eGR] ========================================
[08/01 12:48:55     40s] [NR-eGR] 
[08/01 12:48:55     40s] (I)      =============== Blocked Tracks ===============
[08/01 12:48:55     40s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:55     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:48:55     40s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:55     40s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:48:55     40s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:48:55     40s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:48:55     40s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:48:55     40s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:48:55     40s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:48:55     40s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:48:55     40s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:48:55     40s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:48:55     40s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:48:55     40s] (I)      +-------+---------+----------+---------------+
[08/01 12:48:55     40s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      Reset routing kernel
[08/01 12:48:55     40s] (I)      Started Global Routing ( Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      totalPins=18283  totalGlobalPin=17472 (95.56%)
[08/01 12:48:55     40s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:48:55     40s] (I)      #blocked areas for congestion spreading : 0
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] (I)      ============  Phase 1a Route ============
[08/01 12:48:55     40s] [NR-eGR] Layer group 1: route 5453 net(s) in layer range [2, 10]
[08/01 12:48:55     40s] (I)      Usage: 30956 = (15073 H, 15883 V) = (9.71% H, 9.33% V) = (2.110e+04um H, 2.224e+04um V)
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] (I)      ============  Phase 1b Route ============
[08/01 12:48:55     40s] (I)      Usage: 30956 = (15073 H, 15883 V) = (9.71% H, 9.33% V) = (2.110e+04um H, 2.224e+04um V)
[08/01 12:48:55     40s] (I)      Overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.333840e+04um
[08/01 12:48:55     40s] (I)      Congestion metric : 0.00%H 0.23%V, 0.23%HV
[08/01 12:48:55     40s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] (I)      ============  Phase 1c Route ============
[08/01 12:48:55     40s] (I)      Usage: 30956 = (15073 H, 15883 V) = (9.71% H, 9.33% V) = (2.110e+04um H, 2.224e+04um V)
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] (I)      ============  Phase 1d Route ============
[08/01 12:48:55     40s] (I)      Usage: 30956 = (15073 H, 15883 V) = (9.71% H, 9.33% V) = (2.110e+04um H, 2.224e+04um V)
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] (I)      ============  Phase 1e Route ============
[08/01 12:48:55     40s] (I)      Usage: 30956 = (15073 H, 15883 V) = (9.71% H, 9.33% V) = (2.110e+04um H, 2.224e+04um V)
[08/01 12:48:55     40s] (I)      [08/01 12:48:55     40s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.333840e+04um

[08/01 12:48:55     40s] (I)      ============  Phase 1l Route ============
[08/01 12:48:55     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:48:55     40s] (I)      Layer  2:      66153     16427        46           0       70044    ( 0.00%) 
[08/01 12:48:55     40s] (I)      Layer  3:      92215     16711         0           0       95060    ( 0.00%) 
[08/01 12:48:55     40s] (I)      Layer  4:      44384      7054         2           0       47530    ( 0.00%) 
[08/01 12:48:55     40s] (I)      Layer  5:      44750      1194         1           0       47530    ( 0.00%) 
[08/01 12:48:55     40s] (I)      Layer  6:      43267      1467         0           0       47530    ( 0.00%) 
[08/01 12:48:55     40s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:48:55     40s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:48:55     40s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:48:55     40s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:48:55     40s] (I)      Total:        324467     42853        49       13037      342581    ( 3.67%) 
[08/01 12:48:55     40s] (I)      
[08/01 12:48:55     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:48:55     40s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:48:55     40s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:48:55     40s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 12:48:55     40s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:48:55     40s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR]  metal2 ( 2)        33( 0.35%)         2( 0.02%)   ( 0.37%) 
[08/01 12:48:55     40s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/01 12:48:55     40s] [NR-eGR]  metal5 ( 5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:48:55     40s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:48:55     40s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:48:55     40s] [NR-eGR]        Total        36( 0.05%)         2( 0.00%)   ( 0.05%) 
[08/01 12:48:55     40s] [NR-eGR] 
[08/01 12:48:55     40s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:48:55     40s] (I)      ============= Track Assignment ============
[08/01 12:48:55     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 12:48:55     40s] (I)      Started Track Assignment (1T) ( Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:48:55     40s] (I)      Run Multi-thread track assignment
[08/01 12:48:55     40s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      Started Export ( Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:48:55     40s] [NR-eGR] ------------------------------------
[08/01 12:48:55     40s] [NR-eGR]  metal1   (1H)             0  18283 
[08/01 12:48:55     40s] [NR-eGR]  metal2   (2V)         14125  22760 
[08/01 12:48:55     40s] [NR-eGR]  metal3   (3H)         20797   6975 
[08/01 12:48:55     40s] [NR-eGR]  metal4   (4V)          9225    545 
[08/01 12:48:55     40s] [NR-eGR]  metal5   (5H)          1476    392 
[08/01 12:48:55     40s] [NR-eGR]  metal6   (6V)          2041      0 
[08/01 12:48:55     40s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:48:55     40s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:48:55     40s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:48:55     40s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:48:55     40s] [NR-eGR] ------------------------------------
[08/01 12:48:55     40s] [NR-eGR]           Total        47665  48955 
[08/01 12:48:55     40s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:55     40s] [NR-eGR] Total half perimeter of net bounding box: 46308um
[08/01 12:48:55     40s] [NR-eGR] Total length: 47665um, number of vias: 48955
[08/01 12:48:55     40s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:55     40s] [NR-eGR] Total eGR-routed clock nets wire length: 1786um, number of vias: 1716
[08/01 12:48:55     40s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:48:55     40s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.15 sec, Curr Mem: 2618.05 MB )
[08/01 12:48:55     40s] (I)      ===================================== Runtime Summary ======================================
[08/01 12:48:55     40s] (I)       Step                                             %     Start    Finish      Real       CPU 
[08/01 12:48:55     40s] (I)      --------------------------------------------------------------------------------------------
[08/01 12:48:55     40s] (I)       Early Global Route kernel                  100.00%  5.09 sec  5.23 sec  0.15 sec  0.13 sec 
[08/01 12:48:55     40s] (I)       +-Import and model                          18.12%  5.09 sec  5.11 sec  0.03 sec  0.02 sec 
[08/01 12:48:55     40s] (I)       | +-Create place DB                          5.67%  5.09 sec  5.10 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | +-Import place data                      5.64%  5.09 sec  5.10 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read instances and placement         1.47%  5.09 sec  5.09 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read nets                            3.46%  5.09 sec  5.10 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | +-Create route DB                          9.41%  5.10 sec  5.11 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | +-Import route data (1T)                 9.27%  5.10 sec  5.11 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read blockages ( Layer 2-10 )        2.72%  5.10 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read routing blockages             0.00%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read instance blockages            0.30%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read PG blockages                  0.71%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read clock blockages               0.17%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read other blockages               0.17%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read halo blockages                0.04%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Read boundary cut boxes            0.00%  5.10 sec  5.10 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read blackboxes                      0.01%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read prerouted                       0.09%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read unlegalized nets                0.19%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Read nets                            0.71%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Set up via pillars                   0.02%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Initialize 3D grid graph             0.06%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Model blockage capacity              1.37%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Initialize 3D capacity             1.21%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Read aux data                            0.27%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Others data preparation                  0.16%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Create route kernel                      2.29%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Global Routing                            32.65%  5.11 sec  5.16 sec  0.05 sec  0.03 sec 
[08/01 12:48:55     40s] (I)       | +-Initialization                           1.01%  5.11 sec  5.12 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Net group 1                             20.59%  5.12 sec  5.15 sec  0.03 sec  0.03 sec 
[08/01 12:48:55     40s] (I)       | | +-Generate topology                      2.96%  5.12 sec  5.12 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1a                               4.43%  5.12 sec  5.13 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | | +-Pattern routing (1T)                 3.66%  5.12 sec  5.13 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | | +-Add via demand to 2D                 0.65%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1b                               0.05%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1c                               0.01%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1d                               0.01%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1e                               0.14%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | +-Route legalization                   0.09%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | | | +-Legalize Reach Aware Violations    0.07%  5.13 sec  5.13 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | | +-Phase 1l                              12.20%  5.13 sec  5.15 sec  0.02 sec  0.02 sec 
[08/01 12:48:55     40s] (I)       | | | +-Layer assignment (1T)               11.89%  5.13 sec  5.15 sec  0.02 sec  0.02 sec 
[08/01 12:48:55     40s] (I)       | +-Clean cong LA                            0.00%  5.15 sec  5.15 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Export 3D cong map                         0.74%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Export 2D cong map                       0.08%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Extract Global 3D Wires                    0.41%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Track Assignment (1T)                     27.86%  5.16 sec  5.21 sec  0.04 sec  0.04 sec 
[08/01 12:48:55     40s] (I)       | +-Initialization                           0.11%  5.16 sec  5.16 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Track Assignment Kernel                 27.42%  5.16 sec  5.21 sec  0.04 sec  0.04 sec 
[08/01 12:48:55     40s] (I)       | +-Free Memory                              0.01%  5.21 sec  5.21 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Export                                    17.94%  5.21 sec  5.23 sec  0.03 sec  0.03 sec 
[08/01 12:48:55     40s] (I)       | +-Export DB wires                          9.96%  5.21 sec  5.22 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | +-Export all nets                        7.46%  5.21 sec  5.22 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | | +-Set wire vias                          1.81%  5.22 sec  5.22 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       | +-Report wirelength                        3.65%  5.22 sec  5.23 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | +-Update net boxes                         4.22%  5.23 sec  5.23 sec  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)       | +-Update timing                            0.00%  5.23 sec  5.23 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)       +-Postprocess design                         0.04%  5.23 sec  5.23 sec  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)      ====================== Summary by functions ======================
[08/01 12:48:55     40s] (I)       Lv  Step                                   %      Real       CPU 
[08/01 12:48:55     40s] (I)      ------------------------------------------------------------------
[08/01 12:48:55     40s] (I)        0  Early Global Route kernel        100.00%  0.15 sec  0.13 sec 
[08/01 12:48:55     40s] (I)        1  Global Routing                    32.65%  0.05 sec  0.03 sec 
[08/01 12:48:55     40s] (I)        1  Track Assignment (1T)             27.86%  0.04 sec  0.04 sec 
[08/01 12:48:55     40s] (I)        1  Import and model                  18.12%  0.03 sec  0.02 sec 
[08/01 12:48:55     40s] (I)        1  Export                            17.94%  0.03 sec  0.03 sec 
[08/01 12:48:55     40s] (I)        1  Export 3D cong map                 0.74%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        1  Extract Global 3D Wires            0.41%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        1  Postprocess design                 0.04%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Track Assignment Kernel           27.42%  0.04 sec  0.04 sec 
[08/01 12:48:55     40s] (I)        2  Net group 1                       20.59%  0.03 sec  0.03 sec 
[08/01 12:48:55     40s] (I)        2  Export DB wires                    9.96%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        2  Create route DB                    9.41%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        2  Create place DB                    5.67%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        2  Update net boxes                   4.22%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        2  Report wirelength                  3.65%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        2  Create route kernel                2.29%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Initialization                     1.12%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Read aux data                      0.27%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Others data preparation            0.16%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1l                          12.20%  0.02 sec  0.02 sec 
[08/01 12:48:55     40s] (I)        3  Import route data (1T)             9.27%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        3  Export all nets                    7.46%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        3  Import place data                  5.64%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1a                           4.43%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        3  Generate topology                  2.96%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Set wire vias                      1.81%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1e                           0.14%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1b                           0.05%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        3  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Layer assignment (1T)             11.89%  0.02 sec  0.02 sec 
[08/01 12:48:55     40s] (I)        4  Read nets                          4.17%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        4  Pattern routing (1T)               3.66%  0.01 sec  0.01 sec 
[08/01 12:48:55     40s] (I)        4  Read blockages ( Layer 2-10 )      2.72%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Read instances and placement       1.47%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Model blockage capacity            1.37%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Add via demand to 2D               0.65%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Read unlegalized nets              0.19%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Route legalization                 0.09%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Read prerouted                     0.09%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Initialize 3D capacity             1.21%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read PG blockages                  0.71%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read instance blockages            0.30%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read clock blockages               0.17%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read other blockages               0.17%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Legalize Reach Aware Violations    0.07%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[08/01 12:48:55     40s] Extraction called for design 'top' of instances=4535 and nets=5492 using extraction engine 'pre_route' .
[08/01 12:48:55     40s] pre_route RC Extraction called for design top.
[08/01 12:48:55     40s] RC Extraction called in multi-corner(1) mode.
[08/01 12:48:55     40s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:48:55     40s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:48:55     40s] RCMode: PreRoute
[08/01 12:48:55     40s]       RC Corner Indexes            0   
[08/01 12:48:55     40s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:48:55     40s] Resistance Scaling Factor    : 1.00000 
[08/01 12:48:55     40s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:48:55     40s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:48:55     40s] Shrink Factor                : 1.00000
[08/01 12:48:55     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s] Trim Metal Layers:
[08/01 12:48:55     40s] LayerId::1 widthSet size::1
[08/01 12:48:55     40s] LayerId::2 widthSet size::1
[08/01 12:48:55     40s] LayerId::3 widthSet size::1
[08/01 12:48:55     40s] LayerId::4 widthSet size::1
[08/01 12:48:55     40s] LayerId::5 widthSet size::1
[08/01 12:48:55     40s] LayerId::6 widthSet size::1
[08/01 12:48:55     40s] LayerId::7 widthSet size::1
[08/01 12:48:55     40s] LayerId::8 widthSet size::1
[08/01 12:48:55     40s] LayerId::9 widthSet size::1
[08/01 12:48:55     40s] LayerId::10 widthSet size::1
[08/01 12:48:55     40s] eee: pegSigSF::1.070000
[08/01 12:48:55     40s] Updating RC grid for preRoute extraction ...
[08/01 12:48:55     40s] Initializing multi-corner resistance tables ...
[08/01 12:48:55     40s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:48:55     40s] eee: l::2 avDens::0.145807 usedTrk::1009.906539 availTrk::6926.315789 sigTrk::1009.906539
[08/01 12:48:55     40s] eee: l::3 avDens::0.158227 usedTrk::1487.335761 availTrk::9400.000000 sigTrk::1487.335761
[08/01 12:48:55     40s] eee: l::4 avDens::0.143317 usedTrk::659.256573 availTrk::4600.000000 sigTrk::659.256573
[08/01 12:48:55     40s] eee: l::5 avDens::0.031026 usedTrk::105.487178 availTrk::3400.000000 sigTrk::105.487178
[08/01 12:48:55     40s] eee: l::6 avDens::0.043525 usedTrk::145.809607 availTrk::3350.000000 sigTrk::145.809607
[08/01 12:48:55     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:48:55     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:48:55     40s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:48:55     40s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:48:55     40s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:55     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.243961 uaWl=1.000000 uaWlH=0.267337 aWlH=0.000000 lMod=0 pMax=0.845500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:48:55     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2618.055M)
[08/01 12:48:55     40s] All LLGs are deleted
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2618.1M, EPOCH TIME: 1754077735.776764
[08/01 12:48:55     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2618.1M, EPOCH TIME: 1754077735.776814
[08/01 12:48:55     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2618.1M, EPOCH TIME: 1754077735.777411
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2618.1M, EPOCH TIME: 1754077735.777595
[08/01 12:48:55     40s] Max number of tech site patterns supported in site array is 256.
[08/01 12:48:55     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:48:55     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2618.1M, EPOCH TIME: 1754077735.779483
[08/01 12:48:55     40s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:48:55     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:48:55     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2618.1M, EPOCH TIME: 1754077735.780414
[08/01 12:48:55     40s] Fast DP-INIT is on for default
[08/01 12:48:55     40s] Atter site array init, number of instance map data is 0.
[08/01 12:48:55     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2618.1M, EPOCH TIME: 1754077735.781245
[08/01 12:48:55     40s] 
[08/01 12:48:55     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:55     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2618.1M, EPOCH TIME: 1754077735.781810
[08/01 12:48:55     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:55     40s] Starting delay calculation for Setup views
[08/01 12:48:55     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:48:55     40s] #################################################################################
[08/01 12:48:55     40s] # Design Stage: PreRoute
[08/01 12:48:55     40s] # Design Name: top
[08/01 12:48:55     40s] # Design Mode: 45nm
[08/01 12:48:55     40s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:48:55     40s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:48:55     40s] # Signoff Settings: SI Off 
[08/01 12:48:55     40s] #################################################################################
[08/01 12:48:55     41s] Calculate delays in BcWc mode...
[08/01 12:48:55     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2628.1M, InitMEM = 2628.1M)
[08/01 12:48:55     41s] Start delay calculation (fullDC) (1 T). (MEM=2628.11)
[08/01 12:48:56     41s] Start AAE Lib Loading. (MEM=2639.62)
[08/01 12:48:56     41s] End AAE Lib Loading. (MEM=2658.7 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 12:48:56     41s] End AAE Lib Interpolated Model. (MEM=2658.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:48:56     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:56     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:56     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:56     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:56     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:56     41s] Total number of fetched objects 5808
[08/01 12:48:56     41s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:48:56     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:48:56     41s] End delay calculation. (MEM=2698.47 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 12:48:56     41s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2698.5M) ***
[08/01 12:48:56     41s] End delay calculation (fullDC). (MEM=2698.47 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:48:56     41s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:41.8 mem=2690.5M)
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] ------------------------------------------------------------------
[08/01 12:48:56     41s]              Initial Summary
[08/01 12:48:56     41s] ------------------------------------------------------------------
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] Setup views included:
[08/01 12:48:56     41s]  nangate_view_setup 
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] +--------------------+---------+
[08/01 12:48:56     41s] |     Setup mode     |   all   |
[08/01 12:48:56     41s] +--------------------+---------+
[08/01 12:48:56     41s] |           WNS (ns):| -1.047  |
[08/01 12:48:56     41s] |           TNS (ns):|-242.363 |
[08/01 12:48:56     41s] |    Violating Paths:|   290   |
[08/01 12:48:56     41s] |          All Paths:|  1228   |
[08/01 12:48:56     41s] +--------------------+---------+
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] +----------------+-------------------------------+------------------+
[08/01 12:48:56     41s] |                |              Real             |       Total      |
[08/01 12:48:56     41s] |    DRVs        +------------------+------------+------------------|
[08/01 12:48:56     41s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:48:56     41s] +----------------+------------------+------------+------------------+
[08/01 12:48:56     41s] |   max_cap      |      9 (9)       |   -0.249   |      9 (9)       |
[08/01 12:48:56     41s] |   max_tran     |     5 (718)      |   -0.527   |     5 (718)      |
[08/01 12:48:56     41s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:48:56     41s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:48:56     41s] +----------------+------------------+------------+------------------+
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2706.5M, EPOCH TIME: 1754077736.772271
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:56     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2706.5M, EPOCH TIME: 1754077736.775745
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] Density: 69.338%
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] ------------------------------------------------------------------
[08/01 12:48:56     41s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1895.3M, totSessionCpu=0:00:42 **
[08/01 12:48:56     41s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:41.8/0:03:43.0 (0.2), mem = 2662.5M
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] =============================================================================================
[08/01 12:48:56     41s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[08/01 12:48:56     41s] =============================================================================================
[08/01 12:48:56     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 12:48:56     41s] [ DrvReport              ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:48:56     41s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] [ LibAnalyzerInit        ]      2   0:00:00.3  (  20.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:48:56     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.1    0.9
[08/01 12:48:56     41s] [ ExtractRC              ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:48:56     41s] [ TimingUpdate           ]      1   0:00:00.2  (  14.5 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:48:56     41s] [ FullDelayCalc          ]      1   0:00:00.7  (  41.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:48:56     41s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] [ MISC                   ]          0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/01 12:48:56     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:56     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.8 mem=2662.5M
[08/01 12:48:56     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.5M, EPOCH TIME: 1754077736.784877
[08/01 12:48:56     41s] Processing tracks to init pin-track alignment.
[08/01 12:48:56     41s] z: 2, totalTracks: 1
[08/01 12:48:56     41s] z: 4, totalTracks: 1
[08/01 12:48:56     41s] z: 6, totalTracks: 1
[08/01 12:48:56     41s] z: 8, totalTracks: 1
[08/01 12:48:56     41s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:56     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.5M, EPOCH TIME: 1754077736.787238
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:56     41s] OPERPROF:     Starting CMU at level 3, MEM:2662.5M, EPOCH TIME: 1754077736.790091
[08/01 12:48:56     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2662.5M, EPOCH TIME: 1754077736.790264
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:56     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2662.5M, EPOCH TIME: 1754077736.790557
[08/01 12:48:56     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2662.5M, EPOCH TIME: 1754077736.790576
[08/01 12:48:56     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2662.5M, EPOCH TIME: 1754077736.790776
[08/01 12:48:56     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2662.5MB).
[08/01 12:48:56     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2662.5M, EPOCH TIME: 1754077736.791146
[08/01 12:48:56     41s] TotalInstCnt at PhyDesignMc Initialization: 4535
[08/01 12:48:56     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.8 mem=2662.5M
[08/01 12:48:56     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.5M, EPOCH TIME: 1754077736.795252
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2662.5M, EPOCH TIME: 1754077736.804438
[08/01 12:48:56     41s] TotalInstCnt at PhyDesignMc Destruction: 4535
[08/01 12:48:56     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:56     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.9 mem=2662.5M
[08/01 12:48:56     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.5M, EPOCH TIME: 1754077736.804722
[08/01 12:48:56     41s] Processing tracks to init pin-track alignment.
[08/01 12:48:56     41s] z: 2, totalTracks: 1
[08/01 12:48:56     41s] z: 4, totalTracks: 1
[08/01 12:48:56     41s] z: 6, totalTracks: 1
[08/01 12:48:56     41s] z: 8, totalTracks: 1
[08/01 12:48:56     41s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:56     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.5M, EPOCH TIME: 1754077736.807030
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:56     41s] OPERPROF:     Starting CMU at level 3, MEM:2662.5M, EPOCH TIME: 1754077736.809774
[08/01 12:48:56     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2662.5M, EPOCH TIME: 1754077736.809939
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:56     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2662.5M, EPOCH TIME: 1754077736.810200
[08/01 12:48:56     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2662.5M, EPOCH TIME: 1754077736.810219
[08/01 12:48:56     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2662.5M, EPOCH TIME: 1754077736.810399
[08/01 12:48:56     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2662.5MB).
[08/01 12:48:56     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2662.5M, EPOCH TIME: 1754077736.810786
[08/01 12:48:56     41s] TotalInstCnt at PhyDesignMc Initialization: 4535
[08/01 12:48:56     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.9 mem=2662.5M
[08/01 12:48:56     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.5M, EPOCH TIME: 1754077736.814671
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:56     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2662.5M, EPOCH TIME: 1754077736.822409
[08/01 12:48:56     41s] TotalInstCnt at PhyDesignMc Destruction: 4535
[08/01 12:48:56     41s] *** Starting optimizing excluded clock nets MEM= 2662.5M) ***
[08/01 12:48:56     41s] *info: No excluded clock nets to be optimized.
[08/01 12:48:56     41s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2662.5M) ***
[08/01 12:48:56     41s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 12:48:56     41s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 12:48:56     41s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 12:48:56     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.1
[08/01 12:48:56     41s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.9/0:03:43.0 (0.2), mem = 2662.5M
[08/01 12:48:56     41s] ### Creating RouteCongInterface, started
[08/01 12:48:56     41s] ### Creating TopoMgr, started
[08/01 12:48:56     41s] ### Creating TopoMgr, finished
[08/01 12:48:56     41s] #optDebug: Start CG creation (mem=2662.5M)
[08/01 12:48:56     41s]  ...initializing CG  maxDriveDist 293.270000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.327000 
[08/01 12:48:56     41s] (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgPrt (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgEgp (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgPbk (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgNrb(cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgObs (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgCon (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s]  ...processing cgPdm (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] #optDebug: {0, 1.000}
[08/01 12:48:56     41s] ### Creating RouteCongInterface, finished
[08/01 12:48:56     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.1
[08/01 12:48:56     41s] Updated routing constraints on 0 nets.
[08/01 12:48:56     41s] Bottom Preferred Layer:
[08/01 12:48:56     41s]     None
[08/01 12:48:56     41s] Via Pillar Rule:
[08/01 12:48:56     41s]     None
[08/01 12:48:56     41s] Finished writing unified metrics of routing constraints.
[08/01 12:48:56     41s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:42.0/0:03:43.1 (0.2), mem = 2842.2M
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] =============================================================================================
[08/01 12:48:56     41s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[08/01 12:48:56     41s] =============================================================================================
[08/01 12:48:56     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  96.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:48:56     41s] [ MISC                   ]          0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:48:56     41s] ---------------------------------------------------------------------------------------------
[08/01 12:48:56     41s] 
[08/01 12:48:56     41s] End: GigaOpt Route Type Constraints Refinement
[08/01 12:48:56     41s] The useful skew maximum allowed delay is: 0.284
[08/01 12:48:57     42s] Deleting Lib Analyzer.
[08/01 12:48:57     42s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.1/0:03:43.2 (0.2), mem = 2842.2M
[08/01 12:48:57     42s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:48:57     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.1 mem=2842.2M
[08/01 12:48:57     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.1 mem=2842.2M
[08/01 12:48:57     42s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:48:57     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.2
[08/01 12:48:57     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:57     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.1 mem=2842.2M
[08/01 12:48:57     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2842.2M, EPOCH TIME: 1754077737.053759
[08/01 12:48:57     42s] Processing tracks to init pin-track alignment.
[08/01 12:48:57     42s] z: 2, totalTracks: 1
[08/01 12:48:57     42s] z: 4, totalTracks: 1
[08/01 12:48:57     42s] z: 6, totalTracks: 1
[08/01 12:48:57     42s] z: 8, totalTracks: 1
[08/01 12:48:57     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:57     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2842.2M, EPOCH TIME: 1754077737.055830
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:57     42s] OPERPROF:     Starting CMU at level 3, MEM:2842.2M, EPOCH TIME: 1754077737.058433
[08/01 12:48:57     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2842.2M, EPOCH TIME: 1754077737.058587
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:57     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2842.2M, EPOCH TIME: 1754077737.058850
[08/01 12:48:57     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2842.2M, EPOCH TIME: 1754077737.058867
[08/01 12:48:57     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2842.2M, EPOCH TIME: 1754077737.059065
[08/01 12:48:57     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2842.2MB).
[08/01 12:48:57     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2842.2M, EPOCH TIME: 1754077737.059418
[08/01 12:48:57     42s] TotalInstCnt at PhyDesignMc Initialization: 4535
[08/01 12:48:57     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.1 mem=2842.2M
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Footprint cell information for calculating maxBufDist
[08/01 12:48:57     42s] *info: There are 9 candidate Buffer cells
[08/01 12:48:57     42s] *info: There are 6 candidate Inverter cells
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug: Start CG creation (mem=2842.2M)
[08/01 12:48:57     42s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[08/01 12:48:57     42s] (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgPrt (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgEgp (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgPbk (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgNrb(cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgObs (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgCon (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s]  ...processing cgPdm (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2842.2M)
[08/01 12:48:57     42s] ### Creating RouteCongInterface, started
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Creating Lib Analyzer ...
[08/01 12:48:57     42s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:48:57     42s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:48:57     42s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:57     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.5 mem=2842.2M
[08/01 12:48:57     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.5 mem=2842.2M
[08/01 12:48:57     42s] Creating Lib Analyzer, finished. 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug: {0, 1.000}
[08/01 12:48:57     42s] ### Creating RouteCongInterface, finished
[08/01 12:48:57     42s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:48:57     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2861.2M, EPOCH TIME: 1754077737.439471
[08/01 12:48:57     42s] Found 0 hard placement blockage before merging.
[08/01 12:48:57     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2861.2M, EPOCH TIME: 1754077737.439610
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Netlist preparation processing... 
[08/01 12:48:57     42s] Removed 0 instance
[08/01 12:48:57     42s] *info: Marking 0 isolation instances dont touch
[08/01 12:48:57     42s] *info: Marking 0 level shifter instances dont touch
[08/01 12:48:57     42s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:48:57     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2858.2M, EPOCH TIME: 1754077737.451073
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4535).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2769.2M, EPOCH TIME: 1754077737.459317
[08/01 12:48:57     42s] TotalInstCnt at PhyDesignMc Destruction: 4535
[08/01 12:48:57     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.2
[08/01 12:48:57     42s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:42.5/0:03:43.7 (0.2), mem = 2769.2M
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] =============================================================================================
[08/01 12:48:57     42s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[08/01 12:48:57     42s] =============================================================================================
[08/01 12:48:57     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  37.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:48:57     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:48:57     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:48:57     42s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  39.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:48:57     42s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ MISC                   ]          0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Deleting Lib Analyzer.
[08/01 12:48:57     42s] Begin: GigaOpt high fanout net optimization
[08/01 12:48:57     42s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 12:48:57     42s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 12:48:57     42s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:48:57     42s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:48:57     42s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.5/0:03:43.7 (0.2), mem = 2769.2M
[08/01 12:48:57     42s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:48:57     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.3
[08/01 12:48:57     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:57     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.6 mem=2769.2M
[08/01 12:48:57     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:48:57     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2769.2M, EPOCH TIME: 1754077737.506773
[08/01 12:48:57     42s] Processing tracks to init pin-track alignment.
[08/01 12:48:57     42s] z: 2, totalTracks: 1
[08/01 12:48:57     42s] z: 4, totalTracks: 1
[08/01 12:48:57     42s] z: 6, totalTracks: 1
[08/01 12:48:57     42s] z: 8, totalTracks: 1
[08/01 12:48:57     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:57     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2769.2M, EPOCH TIME: 1754077737.509128
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:57     42s] OPERPROF:     Starting CMU at level 3, MEM:2769.2M, EPOCH TIME: 1754077737.511885
[08/01 12:48:57     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2769.2M, EPOCH TIME: 1754077737.512054
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:57     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2769.2M, EPOCH TIME: 1754077737.512344
[08/01 12:48:57     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2769.2M, EPOCH TIME: 1754077737.512363
[08/01 12:48:57     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2769.2M, EPOCH TIME: 1754077737.512690
[08/01 12:48:57     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2769.2MB).
[08/01 12:48:57     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2769.2M, EPOCH TIME: 1754077737.513082
[08/01 12:48:57     42s] TotalInstCnt at PhyDesignMc Initialization: 4535
[08/01 12:48:57     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.6 mem=2769.2M
[08/01 12:48:57     42s] ### Creating RouteCongInterface, started
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Creating Lib Analyzer ...
[08/01 12:48:57     42s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:48:57     42s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:48:57     42s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:57     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.7 mem=2769.2M
[08/01 12:48:57     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.7 mem=2769.2M
[08/01 12:48:57     42s] Creating Lib Analyzer, finished. 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug: {0, 1.000}
[08/01 12:48:57     42s] ### Creating RouteCongInterface, finished
[08/01 12:48:57     42s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:48:57     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/01 12:48:57     42s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:48:57     42s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:48:57     42s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 12:48:57     42s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:48:57     42s] [GPS-DRV] All active and enabled setup views
[08/01 12:48:57     42s] [GPS-DRV]     nangate_view_setup
[08/01 12:48:57     42s] [GPS-DRV] maxTran off
[08/01 12:48:57     42s] [GPS-DRV] maxCap off
[08/01 12:48:57     42s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:48:57     42s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 12:48:57     42s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:48:57     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2826.4M, EPOCH TIME: 1754077737.790673
[08/01 12:48:57     42s] Found 0 hard placement blockage before merging.
[08/01 12:48:57     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2826.4M, EPOCH TIME: 1754077737.790787
[08/01 12:48:57     42s] +---------+---------+--------+--------+------------+--------+
[08/01 12:48:57     42s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:48:57     42s] +---------+---------+--------+--------+------------+--------+
[08/01 12:48:57     42s] |   69.34%|        -|  -1.047|-242.364|   0:00:00.0| 2826.4M|
[08/01 12:48:57     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/01 12:48:57     42s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:48:57     42s] |   69.34%|        -|  -1.047|-242.364|   0:00:00.0| 2826.4M|
[08/01 12:48:57     42s] +---------+---------+--------+--------+------------+--------+
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2826.4M) ***
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] ###############################################################################
[08/01 12:48:57     42s] #
[08/01 12:48:57     42s] #  Large fanout net report:  
[08/01 12:48:57     42s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:48:57     42s] #     - current density: 69.34
[08/01 12:48:57     42s] #
[08/01 12:48:57     42s] #  List of high fanout nets:
[08/01 12:48:57     42s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:48:57     42s] #
[08/01 12:48:57     42s] ###############################################################################
[08/01 12:48:57     42s] Bottom Preferred Layer:
[08/01 12:48:57     42s]     None
[08/01 12:48:57     42s] Via Pillar Rule:
[08/01 12:48:57     42s]     None
[08/01 12:48:57     42s] Finished writing unified metrics of routing constraints.
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] =======================================================================
[08/01 12:48:57     42s]                 Reasons for remaining drv violations
[08/01 12:48:57     42s] =======================================================================
[08/01 12:48:57     42s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] HFNFixing failure reasons
[08/01 12:48:57     42s] ------------------------------------------------
[08/01 12:48:57     42s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:48:57     42s] Total-nets :: 5490, Stn-nets :: 37, ratio :: 0.673953 %, Total-len 47664.6, Stn-len 0
[08/01 12:48:57     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2807.3M, EPOCH TIME: 1754077737.824890
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4535).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2769.3M, EPOCH TIME: 1754077737.832846
[08/01 12:48:57     42s] TotalInstCnt at PhyDesignMc Destruction: 4535
[08/01 12:48:57     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.3
[08/01 12:48:57     42s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.9/0:03:44.0 (0.2), mem = 2769.3M
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] =============================================================================================
[08/01 12:48:57     42s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[08/01 12:48:57     42s] =============================================================================================
[08/01 12:48:57     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 12:48:57     42s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  50.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:48:57     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:48:57     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:48:57     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:57     42s] [ MISC                   ]          0:00:00.1  (  31.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:48:57     42s] ---------------------------------------------------------------------------------------------
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 12:48:57     42s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 12:48:57     42s] End: GigaOpt high fanout net optimization
[08/01 12:48:57     42s] Begin: GigaOpt DRV Optimization
[08/01 12:48:57     42s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:48:57     42s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:48:57     42s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.9/0:03:44.0 (0.2), mem = 2769.3M
[08/01 12:48:57     42s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:48:57     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.4
[08/01 12:48:57     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:57     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.9 mem=2769.3M
[08/01 12:48:57     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:48:57     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2769.3M, EPOCH TIME: 1754077737.841348
[08/01 12:48:57     42s] Processing tracks to init pin-track alignment.
[08/01 12:48:57     42s] z: 2, totalTracks: 1
[08/01 12:48:57     42s] z: 4, totalTracks: 1
[08/01 12:48:57     42s] z: 6, totalTracks: 1
[08/01 12:48:57     42s] z: 8, totalTracks: 1
[08/01 12:48:57     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:57     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2769.3M, EPOCH TIME: 1754077737.843723
[08/01 12:48:57     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:57     42s] OPERPROF:     Starting CMU at level 3, MEM:2769.3M, EPOCH TIME: 1754077737.846694
[08/01 12:48:57     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2769.3M, EPOCH TIME: 1754077737.846867
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:57     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2769.3M, EPOCH TIME: 1754077737.847143
[08/01 12:48:57     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2769.3M, EPOCH TIME: 1754077737.847160
[08/01 12:48:57     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2769.3M, EPOCH TIME: 1754077737.847683
[08/01 12:48:57     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2769.3MB).
[08/01 12:48:57     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2769.3M, EPOCH TIME: 1754077737.848060
[08/01 12:48:57     42s] TotalInstCnt at PhyDesignMc Initialization: 4535
[08/01 12:48:57     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.9 mem=2769.3M
[08/01 12:48:57     42s] ### Creating RouteCongInterface, started
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:48:57     42s] 
[08/01 12:48:57     42s] #optDebug: {0, 1.000}
[08/01 12:48:57     42s] ### Creating RouteCongInterface, finished
[08/01 12:48:57     42s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:48:57     43s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:48:57     43s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:48:57     43s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 12:48:57     43s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:48:57     43s] [GPS-DRV] All active and enabled setup views
[08/01 12:48:57     43s] [GPS-DRV]     nangate_view_setup
[08/01 12:48:57     43s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:48:57     43s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:48:57     43s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:48:57     43s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 12:48:57     43s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:48:57     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2826.5M, EPOCH TIME: 1754077737.956270
[08/01 12:48:57     43s] Found 0 hard placement blockage before merging.
[08/01 12:48:57     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2826.5M, EPOCH TIME: 1754077737.956359
[08/01 12:48:57     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:48:57     43s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 12:48:57     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:48:57     43s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 12:48:57     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:48:57     43s] Info: violation cost 2311.687256 (cap = 19.998680, tran = 2283.688477, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/01 12:48:57     43s] |     6|   744|    -0.56|    26|    26|    -0.26|     0|     0|     0|     0|    -1.05|  -242.36|       0|       0|       0| 69.34%|          |         |
[08/01 12:48:58     43s] Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:58     43s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:58     43s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:58     43s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 12:48:58     43s]  
[08/01 12:48:58     43s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:48:58     43s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|   -79.93|      27|       0|       6| 69.54%| 0:00:01.0|  2864.1M|
[08/01 12:48:58     43s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:48:58     43s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|   -79.93|       0|       0|       0| 69.54%| 0:00:00.0|  2864.1M|
[08/01 12:48:58     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] ###############################################################################
[08/01 12:48:58     43s] #
[08/01 12:48:58     43s] #  Large fanout net report:  
[08/01 12:48:58     43s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:48:58     43s] #     - current density: 69.54
[08/01 12:48:58     43s] #
[08/01 12:48:58     43s] #  List of high fanout nets:
[08/01 12:48:58     43s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:48:58     43s] #
[08/01 12:48:58     43s] ###############################################################################
[08/01 12:48:58     43s] Bottom Preferred Layer:
[08/01 12:48:58     43s]     None
[08/01 12:48:58     43s] Via Pillar Rule:
[08/01 12:48:58     43s]     None
[08/01 12:48:58     43s] Finished writing unified metrics of routing constraints.
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] =======================================================================
[08/01 12:48:58     43s]                 Reasons for remaining drv violations
[08/01 12:48:58     43s] =======================================================================
[08/01 12:48:58     43s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] MultiBuffering failure reasons
[08/01 12:48:58     43s] ------------------------------------------------
[08/01 12:48:58     43s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2864.1M) ***
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:48:58     43s] Total-nets :: 5517, Stn-nets :: 37, ratio :: 0.670654 %, Total-len 47665, Stn-len 0
[08/01 12:48:58     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2845.1M, EPOCH TIME: 1754077738.488255
[08/01 12:48:58     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4562).
[08/01 12:48:58     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:58     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:58     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:58     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2783.1M, EPOCH TIME: 1754077738.497564
[08/01 12:48:58     43s] TotalInstCnt at PhyDesignMc Destruction: 4562
[08/01 12:48:58     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.4
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] =============================================================================================
[08/01 12:48:58     43s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[08/01 12:48:58     43s] =============================================================================================
[08/01 12:48:58     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:48:58     43s] ---------------------------------------------------------------------------------------------
[08/01 12:48:58     43s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.5
[08/01 12:48:58     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:58     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:48:58     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:58     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:48:58     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:58     43s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:48:58     43s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:48:58     43s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:58     43s] [ OptEval                ]      5   0:00:00.1  (  14.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:48:58     43s] [ OptCommit              ]      5   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:48:58     43s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:48:58     43s] [ IncrDelayCalc          ]     24   0:00:00.2  (  37.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:48:58     43s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.7
[08/01 12:48:58     43s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:48:58     43s] [ IncrTimingUpdate       ]      4   0:00:00.1  (  16.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:48:58     43s] [ MISC                   ]          0:00:00.1  (  15.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:48:58     43s] ---------------------------------------------------------------------------------------------
[08/01 12:48:58     43s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:48:58     43s] ---------------------------------------------------------------------------------------------
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:43.5/0:03:44.7 (0.2), mem = 2783.1M
[08/01 12:48:58     43s] End: GigaOpt DRV Optimization
[08/01 12:48:58     43s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/01 12:48:58     43s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/01 12:48:58     43s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2006.9M, totSessionCpu=0:00:44 **
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] Active setup views:
[08/01 12:48:58     43s]  nangate_view_setup
[08/01 12:48:58     43s]   Dominating endpoints: 0
[08/01 12:48:58     43s]   Dominating TNS: -0.000
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:48:58     43s] Deleting Lib Analyzer.
[08/01 12:48:58     43s] Begin: GigaOpt Global Optimization
[08/01 12:48:58     43s] *info: use new DP (enabled)
[08/01 12:48:58     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:48:58     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:48:58     43s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:48:58     43s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.6/0:03:44.7 (0.2), mem = 2821.2M
[08/01 12:48:58     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.5
[08/01 12:48:58     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:48:58     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.6 mem=2821.2M
[08/01 12:48:58     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:48:58     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2821.2M, EPOCH TIME: 1754077738.548668
[08/01 12:48:58     43s] Processing tracks to init pin-track alignment.
[08/01 12:48:58     43s] z: 2, totalTracks: 1
[08/01 12:48:58     43s] z: 4, totalTracks: 1
[08/01 12:48:58     43s] z: 6, totalTracks: 1
[08/01 12:48:58     43s] z: 8, totalTracks: 1
[08/01 12:48:58     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:48:58     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2821.2M, EPOCH TIME: 1754077738.551070
[08/01 12:48:58     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:58     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:48:58     43s] OPERPROF:     Starting CMU at level 3, MEM:2821.2M, EPOCH TIME: 1754077738.553839
[08/01 12:48:58     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2821.2M, EPOCH TIME: 1754077738.554046
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:48:58     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2821.2M, EPOCH TIME: 1754077738.554364
[08/01 12:48:58     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2821.2M, EPOCH TIME: 1754077738.554381
[08/01 12:48:58     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2821.2M, EPOCH TIME: 1754077738.554558
[08/01 12:48:58     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2821.2MB).
[08/01 12:48:58     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2821.2M, EPOCH TIME: 1754077738.554901
[08/01 12:48:58     43s] TotalInstCnt at PhyDesignMc Initialization: 4562
[08/01 12:48:58     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.6 mem=2821.2M
[08/01 12:48:58     43s] ### Creating RouteCongInterface, started
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] Creating Lib Analyzer ...
[08/01 12:48:58     43s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:48:58     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:48:58     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:48:58     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.8 mem=2821.2M
[08/01 12:48:58     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.8 mem=2821.2M
[08/01 12:48:58     43s] Creating Lib Analyzer, finished. 
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:48:58     43s] 
[08/01 12:48:58     43s] #optDebug: {0, 1.000}
[08/01 12:48:58     43s] ### Creating RouteCongInterface, finished
[08/01 12:48:58     43s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:48:58     43s] *info: 1 clock net excluded
[08/01 12:48:58     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2859.4M, EPOCH TIME: 1754077738.804047
[08/01 12:48:58     43s] Found 0 hard placement blockage before merging.
[08/01 12:48:58     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2859.4M, EPOCH TIME: 1754077738.804160
[08/01 12:48:58     43s] ** GigaOpt Global Opt WNS Slack -0.584  TNS Slack -79.926 
[08/01 12:48:58     43s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:48:58     43s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:48:58     43s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:48:58     43s] |  -0.584| -79.926|   69.54%|   0:00:00.0| 2859.4M|nangate_view_setup|  default| acc_reg_out_reg[0]9/D    |
[08/01 12:48:59     44s] |  -0.194| -25.999|   69.58%|   0:00:01.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]2/D    |
[08/01 12:48:59     44s] |  -0.149| -16.519|   69.68%|   0:00:00.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]2/D    |
[08/01 12:49:00     45s] |  -0.113|  -9.895|   69.77%|   0:00:01.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[5]15/D   |
[08/01 12:49:00     45s] |  -0.072|  -6.615|   69.86%|   0:00:00.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]3/D    |
[08/01 12:49:00     45s] |  -0.052|  -5.293|   69.90%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:00     45s] |  -0.052|  -4.811|   69.92%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:00     45s] |  -0.052|  -4.643|   69.93%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -3.398|   70.00%|   0:00:01.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.723|   69.97%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.658|   69.98%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.597|   69.98%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.457|   70.00%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.457|   70.00%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.457|   70.01%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.046|  -2.457|   70.01%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     46s] |  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:01     47s] |  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:02     47s] |  -0.045|  -2.364|   70.04%|   0:00:01.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:02     47s] |  -0.045|  -2.339|   70.06%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:02     47s] |  -0.045|  -1.779|   70.07%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
[08/01 12:49:02     47s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=2943.7M) ***
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=2943.7M) ***
[08/01 12:49:02     47s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:02     47s] Bottom Preferred Layer:
[08/01 12:49:02     47s] +---------------+------------+----------+
[08/01 12:49:02     47s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 12:49:02     47s] +---------------+------------+----------+
[08/01 12:49:02     47s] | metal4 (z=4)  |         36 | default  |
[08/01 12:49:02     47s] +---------------+------------+----------+
[08/01 12:49:02     47s] Via Pillar Rule:
[08/01 12:49:02     47s]     None
[08/01 12:49:02     47s] Finished writing unified metrics of routing constraints.
[08/01 12:49:02     47s] ** GigaOpt Global Opt End WNS Slack -0.045  TNS Slack -1.779 
[08/01 12:49:02     47s] Total-nets :: 5545, Stn-nets :: 86, ratio :: 1.55095 %, Total-len 47657.5, Stn-len 2238.38
[08/01 12:49:02     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2924.6M, EPOCH TIME: 1754077742.248311
[08/01 12:49:02     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4590).
[08/01 12:49:02     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:02     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:02     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:02     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:2802.6M, EPOCH TIME: 1754077742.258891
[08/01 12:49:02     47s] TotalInstCnt at PhyDesignMc Destruction: 4590
[08/01 12:49:02     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.5
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] =============================================================================================
[08/01 12:49:02     47s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[08/01 12:49:02     47s] =============================================================================================
[08/01 12:49:02     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:02     47s] ---------------------------------------------------------------------------------------------
[08/01 12:49:02     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:02     47s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:02     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:02     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:02     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:02     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:02     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:02     47s] [ BottleneckAnalyzerInit ]      6   0:00:00.5  (  13.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:49:02     47s] [ TransformInit          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:02     47s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.3 % )     0:00:02.9 /  0:00:02.8    1.0
[08/01 12:49:02     47s] [ OptGetWeight           ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:02     47s] [ OptEval                ]     21   0:00:01.4  (  38.4 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 12:49:02     47s] [ OptCommit              ]     21   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:02     47s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:49:02     47s] [ IncrDelayCalc          ]     78   0:00:00.4  (  11.7 % )     0:00:00.4 /  0:00:00.4    0.9
[08/01 12:49:02     47s] [ SetupOptGetWorkingSet  ]     21   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:02     47s] [ SetupOptGetActiveNode  ]     21   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[08/01 12:49:02     47s] [ SetupOptSlackGraph     ]     21   0:00:00.3  (   9.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:02     47s] [ IncrTimingUpdate       ]     18   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:49:02     47s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:49:02     47s] ---------------------------------------------------------------------------------------------
[08/01 12:49:02     47s]  GlobalOpt #1 TOTAL                 0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[08/01 12:49:02     47s] ---------------------------------------------------------------------------------------------
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:00:47.3/0:03:48.5 (0.2), mem = 2802.6M
[08/01 12:49:02     47s] End: GigaOpt Global Optimization
[08/01 12:49:02     47s] *** Timing NOT met, worst failing slack is -0.045
[08/01 12:49:02     47s] *** Check timing (0:00:00.0)
[08/01 12:49:02     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:49:02     47s] Deleting Lib Analyzer.
[08/01 12:49:02     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:49:02     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:49:02     47s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:02     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.3 mem=2802.6M
[08/01 12:49:02     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.3 mem=2802.6M
[08/01 12:49:02     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:49:02     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:02     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.3 mem=2859.9M
[08/01 12:49:02     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2859.9M, EPOCH TIME: 1754077742.281272
[08/01 12:49:02     47s] Processing tracks to init pin-track alignment.
[08/01 12:49:02     47s] z: 2, totalTracks: 1
[08/01 12:49:02     47s] z: 4, totalTracks: 1
[08/01 12:49:02     47s] z: 6, totalTracks: 1
[08/01 12:49:02     47s] z: 8, totalTracks: 1
[08/01 12:49:02     47s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:02     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2859.9M, EPOCH TIME: 1754077742.283583
[08/01 12:49:02     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:02     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:02     47s] OPERPROF:     Starting CMU at level 3, MEM:2859.9M, EPOCH TIME: 1754077742.286527
[08/01 12:49:02     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2859.9M, EPOCH TIME: 1754077742.286840
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:02     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2859.9M, EPOCH TIME: 1754077742.287120
[08/01 12:49:02     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2859.9M, EPOCH TIME: 1754077742.287140
[08/01 12:49:02     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2859.9M, EPOCH TIME: 1754077742.287480
[08/01 12:49:02     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2859.9MB).
[08/01 12:49:02     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2859.9M, EPOCH TIME: 1754077742.287853
[08/01 12:49:02     47s] TotalInstCnt at PhyDesignMc Initialization: 4590
[08/01 12:49:02     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.3 mem=2859.9M
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] Creating Lib Analyzer ...
[08/01 12:49:02     47s] Begin: Area Reclaim Optimization
[08/01 12:49:02     47s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.3/0:03:48.5 (0.2), mem = 2859.9M
[08/01 12:49:02     47s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:02     47s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:02     47s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:02     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.5 mem=2861.9M
[08/01 12:49:02     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.5 mem=2861.9M
[08/01 12:49:02     47s] Creating Lib Analyzer, finished. 
[08/01 12:49:02     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.6
[08/01 12:49:02     47s] ### Creating RouteCongInterface, started
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:02     47s] 
[08/01 12:49:02     47s] #optDebug: {0, 1.000}
[08/01 12:49:02     47s] ### Creating RouteCongInterface, finished
[08/01 12:49:02     47s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:02     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2861.9M, EPOCH TIME: 1754077742.508365
[08/01 12:49:02     47s] Found 0 hard placement blockage before merging.
[08/01 12:49:02     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2861.9M, EPOCH TIME: 1754077742.508476
[08/01 12:49:02     47s] Reclaim Optimization WNS Slack -0.045  TNS Slack -1.779 Density 70.07
[08/01 12:49:02     47s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:02     47s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:49:02     47s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:02     47s] |   70.07%|        -|  -0.045|  -1.779|   0:00:00.0| 2861.9M|
[08/01 12:49:02     47s] |   70.07%|        0|  -0.045|  -1.779|   0:00:00.0| 2861.9M|
[08/01 12:49:02     47s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 12:49:02     47s] |   70.07%|       19|  -0.045|  -1.780|   0:00:00.0| 2887.5M|
[08/01 12:49:03     48s] |   70.00%|       10|  -0.045|  -1.780|   0:00:01.0| 2887.5M|
[08/01 12:49:03     48s] |   69.96%|       10|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
[08/01 12:49:03     48s] |   69.96%|        1|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
[08/01 12:49:03     48s] |   69.96%|        0|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
[08/01 12:49:03     48s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 12:49:03     48s] |   69.96%|        1|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
[08/01 12:49:03     48s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:03     48s] Reclaim Optimization End WNS Slack -0.045  TNS Slack -1.745 Density 69.96
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 3 Resize = 11 **
[08/01 12:49:03     48s] --------------------------------------------------------------
[08/01 12:49:03     48s] |                                   | Total     | Sequential |
[08/01 12:49:03     48s] --------------------------------------------------------------
[08/01 12:49:03     48s] | Num insts resized                 |      10  |       0    |
[08/01 12:49:03     48s] | Num insts undone                  |       0  |       0    |
[08/01 12:49:03     48s] | Num insts Downsized               |      10  |       0    |
[08/01 12:49:03     48s] | Num insts Samesized               |       0  |       0    |
[08/01 12:49:03     48s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:49:03     48s] | Num multiple commits+uncommits    |       1  |       -    |
[08/01 12:49:03     48s] --------------------------------------------------------------
[08/01 12:49:03     48s] Bottom Preferred Layer:
[08/01 12:49:03     48s] +---------------+------------+----------+
[08/01 12:49:03     48s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 12:49:03     48s] +---------------+------------+----------+
[08/01 12:49:03     48s] | metal4 (z=4)  |         16 | default  |
[08/01 12:49:03     48s] +---------------+------------+----------+
[08/01 12:49:03     48s] Via Pillar Rule:
[08/01 12:49:03     48s]     None
[08/01 12:49:03     48s] Finished writing unified metrics of routing constraints.
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 12:49:03     48s] End: Core Area Reclaim Optimization[08/01 12:49:03     48s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:01.0) (real = 0:00:01.0) **
[08/01 12:49:03     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.6
[08/01 12:49:03     48s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:48.3/0:03:49.5 (0.2), mem = 2887.5M
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] =============================================================================================
[08/01 12:49:03     48s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[08/01 12:49:03     48s] =============================================================================================
[08/01 12:49:03     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:03     48s] ---------------------------------------------------------------------------------------------
[08/01 12:49:03     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:03     48s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:03     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:03     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:03     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:03     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:03     48s] [ OptimizationStep       ]      1   0:00:00.1  (   5.2 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:03     48s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:49:03     48s] [ OptGetWeight           ]    158   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:03     48s] [ OptEval                ]    158   0:00:00.4  (  41.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:03     48s] [ OptCommit              ]    158   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:03     48s] [ PostCommitDelayUpdate  ]    158   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:03     48s] [ IncrDelayCalc          ]     59   0:00:00.2  (  18.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:03     48s] [ IncrTimingUpdate       ]     17   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.6
[08/01 12:49:03     48s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:03     48s] ---------------------------------------------------------------------------------------------
[08/01 12:49:03     48s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 12:49:03     48s] ---------------------------------------------------------------------------------------------
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] Executing incremental physical updates
[08/01 12:49:03     48s] Executing incremental physical updates
[08/01 12:49:03     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2868.4M, EPOCH TIME: 1754077743.319613
[08/01 12:49:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4578).
[08/01 12:49:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2807.4M, EPOCH TIME: 1754077743.328475
[08/01 12:49:03     48s] TotalInstCnt at PhyDesignMc Destruction: 4578
[08/01 12:49:03     48s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2807.41M, totSessionCpu=0:00:48).
[08/01 12:49:03     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2807.4M, EPOCH TIME: 1754077743.373498
[08/01 12:49:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:03     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2807.4M, EPOCH TIME: 1754077743.376728
[08/01 12:49:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] **INFO: Flow update: Design is easy to close.
[08/01 12:49:03     48s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.4/0:03:49.6 (0.2), mem = 2807.4M
[08/01 12:49:03     48s] User Input Parameters:
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] *** Start incrementalPlace ***
[08/01 12:49:03     48s] - Congestion Driven    : On
[08/01 12:49:03     48s] - Timing Driven        : On
[08/01 12:49:03     48s] - Area-Violation Based : On
[08/01 12:49:03     48s] - Start Rollback Level : -5
[08/01 12:49:03     48s] - Legalized            : On
[08/01 12:49:03     48s] - Window Based         : Off
[08/01 12:49:03     48s] - eDen incr mode       : Off
[08/01 12:49:03     48s] - Small incr mode      : Off
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] no activity file in design. spp won't run.
[08/01 12:49:03     48s] Effort level <high> specified for reg2reg path_group
[08/01 12:49:03     48s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2809.4M, EPOCH TIME: 1754077743.474183
[08/01 12:49:03     48s] No Views given, use default active views for adaptive view pruning
[08/01 12:49:03     48s] SKP will enable view:
[08/01 12:49:03     48s]   nangate_view_setup
[08/01 12:49:03     48s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2809.4M, EPOCH TIME: 1754077743.476523
[08/01 12:49:03     48s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2809.4M, EPOCH TIME: 1754077743.476574
[08/01 12:49:03     48s] Starting Early Global Route congestion estimation: mem = 2809.4M
[08/01 12:49:03     48s] (I)      ==================== Layers =====================
[08/01 12:49:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:03     48s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:03     48s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:03     48s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:03     48s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:03     48s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:03     48s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:03     48s] (I)      Started Import and model ( Curr Mem: 2809.41 MB )
[08/01 12:49:03     48s] (I)      Default pattern map key = top_default.
[08/01 12:49:03     48s] (I)      == Non-default Options ==
[08/01 12:49:03     48s] (I)      Maximum routing layer                              : 10
[08/01 12:49:03     48s] (I)      Number of threads                                  : 1
[08/01 12:49:03     48s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:49:03     48s] (I)      Method to set GCell size                           : row
[08/01 12:49:03     48s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:03     48s] (I)      Use row-based GCell size
[08/01 12:49:03     48s] (I)      Use row-based GCell align
[08/01 12:49:03     48s] (I)      layer 0 area = 0
[08/01 12:49:03     48s] (I)      layer 1 area = 0
[08/01 12:49:03     48s] (I)      layer 2 area = 0
[08/01 12:49:03     48s] (I)      layer 3 area = 0
[08/01 12:49:03     48s] (I)      layer 4 area = 0
[08/01 12:49:03     48s] (I)      layer 5 area = 0
[08/01 12:49:03     48s] (I)      layer 6 area = 0
[08/01 12:49:03     48s] (I)      layer 7 area = 0
[08/01 12:49:03     48s] (I)      layer 8 area = 0
[08/01 12:49:03     48s] (I)      layer 9 area = 0
[08/01 12:49:03     48s] (I)      GCell unit size   : 2800
[08/01 12:49:03     48s] (I)      GCell multiplier  : 1
[08/01 12:49:03     48s] (I)      GCell row height  : 2800
[08/01 12:49:03     48s] (I)      Actual row height : 2800
[08/01 12:49:03     48s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:03     48s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:03     48s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:03     48s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:03     48s] (I)      ============== Default via ===============
[08/01 12:49:03     48s] (I)      +---+------------------+-----------------+
[08/01 12:49:03     48s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:03     48s] (I)      +---+------------------+-----------------+
[08/01 12:49:03     48s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:03     48s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:03     48s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:03     48s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:03     48s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:03     48s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:03     48s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:03     48s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:03     48s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:03     48s] (I)      +---+------------------+-----------------+
[08/01 12:49:03     48s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:03     48s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:03     48s] [NR-eGR] Read 0 other shapes
[08/01 12:49:03     48s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:03     48s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:03     48s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:03     48s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:03     48s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:03     48s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:03     48s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:03     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:03     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:03     48s] [NR-eGR] Read 5496 nets ( ignored 0 )
[08/01 12:49:03     48s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:03     48s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:03     48s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:03     48s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:03     48s] (I)      Number of ignored nets                =      0
[08/01 12:49:03     48s] (I)      Number of connected nets              =      0
[08/01 12:49:03     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:03     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:03     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:03     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:03     48s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:03     48s] (I)      Ndr track 0 does not exist
[08/01 12:49:03     48s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:03     48s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:03     48s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:03     48s] (I)      Site width          :   380  (dbu)
[08/01 12:49:03     48s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:03     48s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:03     48s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:03     48s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:03     48s] (I)      Grid                :    98    98    10
[08/01 12:49:03     48s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:03     48s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:03     48s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:03     48s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:03     48s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:03     48s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:03     48s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:03     48s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:03     48s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:03     48s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:03     48s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:03     48s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:03     48s] (I)      --------------------------------------------------------
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:03     48s] [NR-eGR] Rule id: 0  Nets: 5496
[08/01 12:49:03     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:03     48s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:03     48s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:03     48s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:03     48s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:03     48s] [NR-eGR] ========================================
[08/01 12:49:03     48s] [NR-eGR] 
[08/01 12:49:03     48s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:03     48s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:03     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:03     48s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:03     48s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:03     48s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:03     48s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:03     48s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:03     48s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:03     48s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:03     48s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:03     48s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:03     48s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:03     48s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:03     48s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:03     48s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2812.81 MB )
[08/01 12:49:03     48s] (I)      Reset routing kernel
[08/01 12:49:03     48s] (I)      Started Global Routing ( Curr Mem: 2812.81 MB )
[08/01 12:49:03     48s] (I)      totalPins=18369  totalGlobalPin=17511 (95.33%)
[08/01 12:49:03     48s] (I)      total 2D Cap : 165900 = (62152 H, 103748 V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      [08/01 12:49:03     48s] [NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 10]
============  Phase 1a Route ============
[08/01 12:49:03     48s] (I)      Usage: 539 = (371 H, 168 V) = (0.60% H, 0.16% V) = (5.194e+02um H, 2.352e+02um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1b Route ============
[08/01 12:49:03     48s] (I)      Usage: 539 = (371 H, 168 V) = (0.60% H, 0.16% V) = (5.194e+02um H, 2.352e+02um V)
[08/01 12:49:03     48s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.546000e+02um
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1c Route ============
[08/01 12:49:03     48s] (I)      Usage: 539 = (371 H, 168 V) = (0.60% H, 0.16% V) = (5.194e+02um H, 2.352e+02um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1d Route ============
[08/01 12:49:03     48s] (I)      Usage: 539 = (371 H, 168 V) = (0.60% H, 0.16% V) = (5.194e+02um H, 2.352e+02um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1e Route ============
[08/01 12:49:03     48s] (I)      Usage: 539 = (371 H, 168 V) = (0.60% H, 0.16% V) = (5.194e+02um H, 2.352e+02um V)
[08/01 12:49:03     48s] (I)      [08/01 12:49:03     48s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.546000e+02um

[08/01 12:49:03     48s] (I)      ============  Phase 1l Route ============
[08/01 12:49:03     48s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:03     48s] (I)      [08/01 12:49:03     48s] [NR-eGR] Layer group 2: route 5480 net(s) in layer range [2, 10]

[08/01 12:49:03     48s] (I)      ============  Phase 1a Route ============
[08/01 12:49:03     48s] (I)      Usage: 30880 = (14807 H, 16073 V) = (9.54% H, 9.44% V) = (2.073e+04um H, 2.250e+04um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1b Route ============
[08/01 12:49:03     48s] (I)      Usage: 30880 = (14807 H, 16073 V) = (9.54% H, 9.44% V) = (2.073e+04um H, 2.250e+04um V)
[08/01 12:49:03     48s] (I)      Overflow of layer group 2: 0.01% H + 0.28% V. EstWL: 4.323200e+04um
[08/01 12:49:03     48s] (I)      Congestion metric : 0.01%H 0.28%V, 0.29%HV
[08/01 12:49:03     48s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1c Route ============
[08/01 12:49:03     48s] (I)      Usage: 30880 = (14807 H, 16073 V) = (9.54% H, 9.44% V) = (2.073e+04um H, 2.250e+04um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1d Route ============
[08/01 12:49:03     48s] (I)      Usage: 30880 = (14807 H, 16073 V) = (9.54% H, 9.44% V) = (2.073e+04um H, 2.250e+04um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1e Route ============
[08/01 12:49:03     48s] (I)      Usage: 30880 = (14807 H, 16073 V) = (9.54% H, 9.44% V) = (2.073e+04um H, 2.250e+04um V)
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] (I)      ============  Phase 1l Route ============
[08/01 12:49:03     48s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.28% V. EstWL: 4.323200e+04um
[08/01 12:49:03     48s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:03     48s] (I)      Layer  2:      66153     16417        56           0       70044    ( 0.00%) 
[08/01 12:49:03     48s] (I)      Layer  3:      92215     16316         0           0       95060    ( 0.00%) 
[08/01 12:49:03     48s] (I)      Layer  4:      44384      7252         2           0       47530    ( 0.00%) 
[08/01 12:49:03     48s] (I)      Layer  5:      44750      1527         0           0       47530    ( 0.00%) 
[08/01 12:49:03     48s] (I)      Layer  6:      43267      1708         0           0       47530    ( 0.00%) 
[08/01 12:49:03     48s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:49:03     48s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:49:03     48s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:03     48s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:03     48s] (I)      Total:        324467     43220        58       13037      342581    ( 3.67%) 
[08/01 12:49:03     48s] (I)      
[08/01 12:49:03     48s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:03     48s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/01 12:49:03     48s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/01 12:49:03     48s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[08/01 12:49:03     48s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/01 12:49:03     48s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal2 ( 2)        32( 0.34%)         4( 0.04%)         0( 0.00%)         1( 0.01%)   ( 0.39%) 
[08/01 12:49:03     48s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/01 12:49:03     48s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:03     48s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/01 12:49:03     48s] [NR-eGR]        Total        34( 0.05%)         4( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.05%) 
[08/01 12:49:03     48s] [NR-eGR] 
[08/01 12:49:03     48s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2814.31 MB )
[08/01 12:49:03     48s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:03     48s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.065, REAL:0.093, MEM:2814.3M, EPOCH TIME: 1754077743.569842
[08/01 12:49:03     48s] OPERPROF: Starting HotSpotCal at level 1, MEM:2814.3M, EPOCH TIME: 1754077743.569862
[08/01 12:49:03     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[08/01 12:49:03     48s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2814.3M
[08/01 12:49:03     48s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:03     48s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:03     48s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:03     48s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:03     48s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:03     48s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:03     48s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:03     48s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2814.3M, EPOCH TIME: 1754077743.570764
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] === incrementalPlace Internal Loop 1 ===
[08/01 12:49:03     48s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/01 12:49:03     48s] OPERPROF: Starting IPInitSPData at level 1, MEM:2814.3M, EPOCH TIME: 1754077743.571084
[08/01 12:49:03     48s] Processing tracks to init pin-track alignment.
[08/01 12:49:03     48s] z: 2, totalTracks: 1
[08/01 12:49:03     48s] z: 4, totalTracks: 1
[08/01 12:49:03     48s] z: 6, totalTracks: 1
[08/01 12:49:03     48s] z: 8, totalTracks: 1
[08/01 12:49:03     48s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:03     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2814.3M, EPOCH TIME: 1754077743.573200
[08/01 12:49:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:03     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2814.3M, EPOCH TIME: 1754077743.575948
[08/01 12:49:03     48s] OPERPROF:   Starting post-place ADS at level 2, MEM:2814.3M, EPOCH TIME: 1754077743.575985
[08/01 12:49:03     48s] ADSU 0.700 -> 0.700. site 51128.000 -> 51092.000. GS 11.200
[08/01 12:49:03     48s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.005, REAL:0.005, MEM:2814.3M, EPOCH TIME: 1754077743.581333
[08/01 12:49:03     48s] OPERPROF:   Starting spMPad at level 2, MEM:2812.3M, EPOCH TIME: 1754077743.581593
[08/01 12:49:03     48s] OPERPROF:     Starting spContextMPad at level 3, MEM:2812.3M, EPOCH TIME: 1754077743.581717
[08/01 12:49:03     48s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2812.3M, EPOCH TIME: 1754077743.581735
[08/01 12:49:03     48s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2812.3M, EPOCH TIME: 1754077743.582362
[08/01 12:49:03     48s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2812.3M, EPOCH TIME: 1754077743.583103
[08/01 12:49:03     48s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2812.3M, EPOCH TIME: 1754077743.583260
[08/01 12:49:03     48s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2812.3M, EPOCH TIME: 1754077743.583448
[08/01 12:49:03     48s] no activity file in design. spp won't run.
[08/01 12:49:03     48s] [spp] 0
[08/01 12:49:03     48s] [adp] 0:1:1:3
[08/01 12:49:03     48s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2812.3M, EPOCH TIME: 1754077743.584237
[08/01 12:49:03     48s] SP #FI/SF FL/PI 0/0 4578/0
[08/01 12:49:03     48s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.013, REAL:0.014, MEM:2812.3M, EPOCH TIME: 1754077743.584622
[08/01 12:49:03     48s] PP off. flexM 0
[08/01 12:49:03     48s] OPERPROF: Starting CDPad at level 1, MEM:2812.3M, EPOCH TIME: 1754077743.587312
[08/01 12:49:03     48s] 3DP is on.
[08/01 12:49:03     48s] 3DP OF M2 0.005, M4 0.000. Diff 0, Offset 0
[08/01 12:49:03     48s] design sh 0.106. rd 0.200
[08/01 12:49:03     48s] design sh 0.104. rd 0.200
[08/01 12:49:03     48s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/01 12:49:03     48s] design sh 0.101. rd 0.200
[08/01 12:49:03     48s] CDPadU 0.907 -> 0.815. R=0.700, N=4578, GS=1.400
[08/01 12:49:03     48s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.028, MEM:2812.3M, EPOCH TIME: 1754077743.615564
[08/01 12:49:03     48s] OPERPROF: Starting InitSKP at level 1, MEM:2812.3M, EPOCH TIME: 1754077743.615613
[08/01 12:49:03     48s] no activity file in design. spp won't run.
[08/01 12:49:03     48s] no activity file in design. spp won't run.
[08/01 12:49:03     48s] OPERPROF: Finished InitSKP at level 1, CPU:0.339, REAL:0.342, MEM:2816.0M, EPOCH TIME: 1754077743.957251
[08/01 12:49:03     48s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[08/01 12:49:03     48s] NP #FI/FS/SF FL/PI: 0/0/0 4578/0
[08/01 12:49:03     48s] no activity file in design. spp won't run.
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] AB Est...
[08/01 12:49:03     48s] OPERPROF: Starting npPlace at level 1, MEM:2817.0M, EPOCH TIME: 1754077743.965357
[08/01 12:49:03     48s] OPERPROF: Finished npPlace at level 1, CPU:0.009, REAL:0.010, MEM:2811.1M, EPOCH TIME: 1754077743.975223
[08/01 12:49:03     48s] Iteration  4: Skipped, with CDP Off
[08/01 12:49:03     48s] 
[08/01 12:49:03     48s] AB Est...
[08/01 12:49:03     48s] OPERPROF: Starting npPlace at level 1, MEM:2811.1M, EPOCH TIME: 1754077743.984094
[08/01 12:49:03     48s] OPERPROF: Finished npPlace at level 1, CPU:0.008, REAL:0.008, MEM:2811.1M, EPOCH TIME: 1754077743.991941
[08/01 12:49:03     48s] Iteration  5: Skipped, with CDP Off
[08/01 12:49:04     48s] OPERPROF: Starting npPlace at level 1, MEM:2811.1M, EPOCH TIME: 1754077744.012465
[08/01 12:49:04     49s] Iteration  6: Total net bbox = 3.531e+04 (1.70e+04 1.83e+04)
[08/01 12:49:04     49s]               Est.  stn bbox = 4.339e+04 (2.14e+04 2.20e+04)
[08/01 12:49:04     49s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2836.3M
[08/01 12:49:04     49s] OPERPROF: Finished npPlace at level 1, CPU:0.505, REAL:0.513, MEM:2836.3M, EPOCH TIME: 1754077744.525405
[08/01 12:49:04     49s] no activity file in design. spp won't run.
[08/01 12:49:04     49s] NP #FI/FS/SF FL/PI: 0/0/0 4578/0
[08/01 12:49:04     49s] no activity file in design. spp won't run.
[08/01 12:49:04     49s] OPERPROF: Starting npPlace at level 1, MEM:2820.3M, EPOCH TIME: 1754077744.557457
[08/01 12:49:05     50s] Iteration  7: Total net bbox = 3.581e+04 (1.73e+04 1.85e+04)
[08/01 12:49:05     50s]               Est.  stn bbox = 4.404e+04 (2.17e+04 2.23e+04)
[08/01 12:49:05     50s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2816.3M
[08/01 12:49:05     50s] OPERPROF: Finished npPlace at level 1, CPU:0.539, REAL:0.548, MEM:2816.3M, EPOCH TIME: 1754077745.105596
[08/01 12:49:05     50s] Legalizing MH Cells... 0 / 0 (level 5)
[08/01 12:49:05     50s] No instances found in the vector
[08/01 12:49:05     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2816.3M, DRC: 0)
[08/01 12:49:05     50s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:05     50s] no activity file in design. spp won't run.
[08/01 12:49:05     50s] NP #FI/FS/SF FL/PI: 0/0/0 4578/0
[08/01 12:49:05     50s] no activity file in design. spp won't run.
[08/01 12:49:05     50s] OPERPROF: Starting npPlace at level 1, MEM:2816.3M, EPOCH TIME: 1754077745.136483
[08/01 12:49:05     50s] Iteration  8: Total net bbox = 3.638e+04 (1.75e+04 1.89e+04)
[08/01 12:49:05     50s]               Est.  stn bbox = 4.464e+04 (2.20e+04 2.27e+04)
[08/01 12:49:05     50s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2813.3M
[08/01 12:49:05     50s] OPERPROF: Finished npPlace at level 1, CPU:0.763, REAL:0.774, MEM:2813.3M, EPOCH TIME: 1754077745.910536
[08/01 12:49:05     50s] Legalizing MH Cells... 0 / 0 (level 6)
[08/01 12:49:05     50s] No instances found in the vector
[08/01 12:49:05     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3M, DRC: 0)
[08/01 12:49:05     50s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:05     50s] no activity file in design. spp won't run.
[08/01 12:49:05     50s] NP #FI/FS/SF FL/PI: 0/0/0 4578/0
[08/01 12:49:05     50s] no activity file in design. spp won't run.
[08/01 12:49:05     50s] OPERPROF: Starting npPlace at level 1, MEM:2813.3M, EPOCH TIME: 1754077745.940316
[08/01 12:49:06     51s] Iteration  9: Total net bbox = 3.793e+04 (1.84e+04 1.95e+04)
[08/01 12:49:06     51s]               Est.  stn bbox = 4.614e+04 (2.28e+04 2.33e+04)
[08/01 12:49:06     51s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2813.3M
[08/01 12:49:06     51s] OPERPROF: Finished npPlace at level 1, CPU:0.830, REAL:0.840, MEM:2813.3M, EPOCH TIME: 1754077746.779983
[08/01 12:49:06     51s] Legalizing MH Cells... 0 / 0 (level 7)
[08/01 12:49:06     51s] No instances found in the vector
[08/01 12:49:06     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3M, DRC: 0)
[08/01 12:49:06     51s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:06     51s] no activity file in design. spp won't run.
[08/01 12:49:06     51s] NP #FI/FS/SF FL/PI: 0/0/0 4578/0
[08/01 12:49:06     51s] no activity file in design. spp won't run.
[08/01 12:49:06     51s] OPERPROF: Starting npPlace at level 1, MEM:2813.3M, EPOCH TIME: 1754077746.811997
[08/01 12:49:06     51s] GP RA stats: MHOnly 0 nrInst 4578 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 12:49:07     52s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2829.3M, EPOCH TIME: 1754077747.340022
[08/01 12:49:07     52s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2829.3M, EPOCH TIME: 1754077747.340093
[08/01 12:49:07     52s] Iteration 10: Total net bbox = 3.682e+04 (1.78e+04 1.90e+04)
[08/01 12:49:07     52s]               Est.  stn bbox = 4.489e+04 (2.21e+04 2.27e+04)
[08/01 12:49:07     52s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2829.3M
[08/01 12:49:07     52s] OPERPROF: Finished npPlace at level 1, CPU:0.523, REAL:0.529, MEM:2829.3M, EPOCH TIME: 1754077747.340844
[08/01 12:49:07     52s] Legalizing MH Cells... 0 / 0 (level 8)
[08/01 12:49:07     52s] No instances found in the vector
[08/01 12:49:07     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3M, DRC: 0)
[08/01 12:49:07     52s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:07     52s] Move report: Timing Driven Placement moves 4578 insts, mean move: 3.06 um, max move: 54.70 um 
[08/01 12:49:07     52s] 	Max move on inst (FE_OFC77_n1678): (69.54, 45.08) --> (73.83, 95.49)
[08/01 12:49:07     52s] no activity file in design. spp won't run.
[08/01 12:49:07     52s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2813.3M, EPOCH TIME: 1754077747.352164
[08/01 12:49:07     52s] Saved padding area to DB
[08/01 12:49:07     52s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2813.3M, EPOCH TIME: 1754077747.352385
[08/01 12:49:07     52s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.352719
[08/01 12:49:07     52s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2813.3M, EPOCH TIME: 1754077747.353159
[08/01 12:49:07     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:49:07     52s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2813.3M, EPOCH TIME: 1754077747.354481
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2813.3M, EPOCH TIME: 1754077747.354867
[08/01 12:49:07     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.354907
[08/01 12:49:07     52s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.003, REAL:0.003, MEM:2813.3M, EPOCH TIME: 1754077747.355187
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] Finished Incremental Placement (cpu=0:00:03.7, real=0:00:04.0, mem=2813.3M)
[08/01 12:49:07     52s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 12:49:07     52s] Type 'man IMPSP-9025' for more detail.
[08/01 12:49:07     52s] CongRepair sets shifter mode to gplace
[08/01 12:49:07     52s] TDRefine: refinePlace mode is spiral
[08/01 12:49:07     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2813.3M, EPOCH TIME: 1754077747.360794
[08/01 12:49:07     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2813.3M, EPOCH TIME: 1754077747.360841
[08/01 12:49:07     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2813.3M, EPOCH TIME: 1754077747.360871
[08/01 12:49:07     52s] Processing tracks to init pin-track alignment.
[08/01 12:49:07     52s] z: 2, totalTracks: 1
[08/01 12:49:07     52s] z: 4, totalTracks: 1
[08/01 12:49:07     52s] z: 6, totalTracks: 1
[08/01 12:49:07     52s] z: 8, totalTracks: 1
[08/01 12:49:07     52s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:07     52s] All LLGs are deleted
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2813.3M, EPOCH TIME: 1754077747.362906
[08/01 12:49:07     52s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.362954
[08/01 12:49:07     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2813.3M, EPOCH TIME: 1754077747.363658
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2813.3M, EPOCH TIME: 1754077747.363869
[08/01 12:49:07     52s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:07     52s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:07     52s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2813.3M, EPOCH TIME: 1754077747.366114
[08/01 12:49:07     52s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:07     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:07     52s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2813.3M, EPOCH TIME: 1754077747.366950
[08/01 12:49:07     52s] Fast DP-INIT is on for default
[08/01 12:49:07     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:07     52s] Atter site array init, number of instance map data is 0.
[08/01 12:49:07     52s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:2813.3M, EPOCH TIME: 1754077747.367759
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:07     52s] OPERPROF:         Starting CMU at level 5, MEM:2813.3M, EPOCH TIME: 1754077747.368130
[08/01 12:49:07     52s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.368279
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:07     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2813.3M, EPOCH TIME: 1754077747.368536
[08/01 12:49:07     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2813.3M, EPOCH TIME: 1754077747.368551
[08/01 12:49:07     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.368893
[08/01 12:49:07     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3MB).
[08/01 12:49:07     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2813.3M, EPOCH TIME: 1754077747.369240
[08/01 12:49:07     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2813.3M, EPOCH TIME: 1754077747.369256
[08/01 12:49:07     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.2
[08/01 12:49:07     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2813.3M, EPOCH TIME: 1754077747.369291
[08/01 12:49:07     52s] *** Starting place_detail (0:00:52.3 mem=2813.3M) ***
[08/01 12:49:07     52s] Total net bbox length = 4.896e+04 (2.574e+04 2.322e+04) (ext = 1.079e+04)
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:07     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:07     52s] (I)      Default pattern map key = top_default.
[08/01 12:49:07     52s] (I)      Default pattern map key = top_default.
[08/01 12:49:07     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2813.3M, EPOCH TIME: 1754077747.374141
[08/01 12:49:07     52s] Starting refinePlace ...
[08/01 12:49:07     52s] (I)      Default pattern map key = top_default.
[08/01 12:49:07     52s] (I)      Default pattern map key = top_default.
[08/01 12:49:07     52s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2813.3M, EPOCH TIME: 1754077747.381122
[08/01 12:49:07     52s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:07     52s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2813.3M, EPOCH TIME: 1754077747.381174
[08/01 12:49:07     52s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.381231
[08/01 12:49:07     52s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2813.3M, EPOCH TIME: 1754077747.381250
[08/01 12:49:07     52s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:07     52s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.381365
[08/01 12:49:07     52s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.381383
[08/01 12:49:07     52s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 12:49:07     52s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2813.3M, EPOCH TIME: 1754077747.383022
[08/01 12:49:07     52s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2813.3M, EPOCH TIME: 1754077747.383046
[08/01 12:49:07     52s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2813.3M, EPOCH TIME: 1754077747.383531
[08/01 12:49:07     52s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:49:07     52s]  ** Cut row section real time 0:00:00.0.
[08/01 12:49:07     52s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2813.3M, EPOCH TIME: 1754077747.383577
[08/01 12:49:07     52s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:07     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3MB) @(0:00:52.3 - 0:00:52.3).
[08/01 12:49:07     52s] Move report: preRPlace moves 4578 insts, mean move: 0.08 um, max move: 2.13 um 
[08/01 12:49:07     52s] 	Max move on inst (U1824): (54.73, 101.62) --> (54.53, 99.68)
[08/01 12:49:07     52s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[08/01 12:49:07     52s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:07     52s] Placement tweakage begins.
[08/01 12:49:07     52s] wire length = 4.721e+04
[08/01 12:49:07     52s] wire length = 4.490e+04
[08/01 12:49:07     52s] Placement tweakage ends.
[08/01 12:49:07     52s] Move report: tweak moves 587 insts, mean move: 1.36 um, max move: 7.03 um 
[08/01 12:49:07     52s] 	Max move on inst (U2560): (122.55, 71.68) --> (115.52, 71.68)
[08/01 12:49:07     52s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2815.6MB) @(0:00:52.3 - 0:00:52.5).
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:07     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:07     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:07     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:49:07     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:07     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:07     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2783.6MB) @(0:00:52.5 - 0:00:52.5).
[08/01 12:49:07     52s] Move report: Detail placement moves 4578 insts, mean move: 0.25 um, max move: 7.13 um 
[08/01 12:49:07     52s] 	Max move on inst (U2560): (122.53, 71.56) --> (115.52, 71.68)
[08/01 12:49:07     52s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2783.6MB
[08/01 12:49:07     52s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:07     52s]   maximum (X+Y) =         7.13 um
[08/01 12:49:07     52s]   inst (U2560) with max move: (122.529, 71.5575) -> (115.52, 71.68)
[08/01 12:49:07     52s]   mean    (X+Y) =         0.25 um
[08/01 12:49:07     52s] Total instances moved : 4578
[08/01 12:49:07     52s] Summary Report:
[08/01 12:49:07     52s] Instances move: 4578 (out of 4578 movable)
[08/01 12:49:07     52s] Instances flipped: 0
[08/01 12:49:07     52s] Mean displacement: 0.25 um
[08/01 12:49:07     52s] Max displacement: 7.13 um (Instance: U2560) (122.529, 71.5575) -> (115.52, 71.68)
[08/01 12:49:07     52s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 12:49:07     52s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.257, REAL:0.259, MEM:2783.6M, EPOCH TIME: 1754077747.633322
[08/01 12:49:07     52s] Total net bbox length = 4.748e+04 (2.351e+04 2.397e+04) (ext = 1.064e+04)
[08/01 12:49:07     52s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2783.6MB
[08/01 12:49:07     52s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2783.6MB) @(0:00:52.3 - 0:00:52.6).
[08/01 12:49:07     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.2
[08/01 12:49:07     52s] *** Finished place_detail (0:00:52.6 mem=2783.6M) ***
[08/01 12:49:07     52s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.263, REAL:0.265, MEM:2783.6M, EPOCH TIME: 1754077747.634389
[08/01 12:49:07     52s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2783.6M, EPOCH TIME: 1754077747.634412
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4578).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.009, MEM:2781.6M, EPOCH TIME: 1754077747.643595
[08/01 12:49:07     52s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.281, REAL:0.283, MEM:2781.6M, EPOCH TIME: 1754077747.643638
[08/01 12:49:07     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2781.6M, EPOCH TIME: 1754077747.644090
[08/01 12:49:07     52s] Starting Early Global Route congestion estimation: mem = 2781.6M
[08/01 12:49:07     52s] (I)      ==================== Layers =====================
[08/01 12:49:07     52s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:07     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:07     52s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:07     52s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:07     52s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:07     52s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:07     52s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:07     52s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:07     52s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:07     52s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:07     52s] (I)      Started Import and model ( Curr Mem: 2781.59 MB )
[08/01 12:49:07     52s] (I)      Default pattern map key = top_default.
[08/01 12:49:07     52s] (I)      == Non-default Options ==
[08/01 12:49:07     52s] (I)      Maximum routing layer                              : 10
[08/01 12:49:07     52s] (I)      Number of threads                                  : 1
[08/01 12:49:07     52s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:49:07     52s] (I)      Method to set GCell size                           : row
[08/01 12:49:07     52s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:07     52s] (I)      Use row-based GCell size
[08/01 12:49:07     52s] (I)      Use row-based GCell align
[08/01 12:49:07     52s] (I)      layer 0 area = 0
[08/01 12:49:07     52s] (I)      layer 1 area = 0
[08/01 12:49:07     52s] (I)      layer 2 area = 0
[08/01 12:49:07     52s] (I)      layer 3 area = 0
[08/01 12:49:07     52s] (I)      layer 4 area = 0
[08/01 12:49:07     52s] (I)      layer 5 area = 0
[08/01 12:49:07     52s] (I)      layer 6 area = 0
[08/01 12:49:07     52s] (I)      layer 7 area = 0
[08/01 12:49:07     52s] (I)      layer 8 area = 0
[08/01 12:49:07     52s] (I)      layer 9 area = 0
[08/01 12:49:07     52s] (I)      GCell unit size   : 2800
[08/01 12:49:07     52s] (I)      GCell multiplier  : 1
[08/01 12:49:07     52s] (I)      GCell row height  : 2800
[08/01 12:49:07     52s] (I)      Actual row height : 2800
[08/01 12:49:07     52s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:07     52s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:07     52s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:07     52s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:07     52s] (I)      ============== Default via ===============
[08/01 12:49:07     52s] (I)      +---+------------------+-----------------+
[08/01 12:49:07     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:07     52s] (I)      +---+------------------+-----------------+
[08/01 12:49:07     52s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:07     52s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:07     52s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:07     52s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:07     52s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:07     52s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:07     52s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:07     52s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:07     52s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:07     52s] (I)      +---+------------------+-----------------+
[08/01 12:49:07     52s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:07     52s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:07     52s] [NR-eGR] Read 0 other shapes
[08/01 12:49:07     52s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:07     52s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:07     52s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:07     52s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:07     52s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:07     52s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:07     52s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:07     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:07     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:07     52s] [NR-eGR] Read 5496 nets ( ignored 0 )
[08/01 12:49:07     52s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:07     52s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:07     52s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:07     52s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:07     52s] (I)      Number of ignored nets                =      0
[08/01 12:49:07     52s] (I)      Number of connected nets              =      0
[08/01 12:49:07     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:07     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:07     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:07     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:07     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:07     52s] (I)      Ndr track 0 does not exist
[08/01 12:49:07     52s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:07     52s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:07     52s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:07     52s] (I)      Site width          :   380  (dbu)
[08/01 12:49:07     52s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:07     52s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:07     52s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:07     52s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:07     52s] (I)      Grid                :    98    98    10
[08/01 12:49:07     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:07     52s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:07     52s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:07     52s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:07     52s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:07     52s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:07     52s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:07     52s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:07     52s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:07     52s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:07     52s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:07     52s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:07     52s] (I)      --------------------------------------------------------
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:07     52s] [NR-eGR] Rule id: 0  Nets: 5496
[08/01 12:49:07     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:07     52s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:07     52s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:07     52s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:07     52s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:07     52s] [NR-eGR] ========================================
[08/01 12:49:07     52s] [NR-eGR] 
[08/01 12:49:07     52s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:07     52s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:07     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:07     52s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:07     52s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:07     52s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:07     52s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:07     52s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:07     52s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:07     52s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:07     52s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:07     52s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:07     52s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:07     52s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:07     52s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:07     52s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2781.59 MB )
[08/01 12:49:07     52s] (I)      Reset routing kernel
[08/01 12:49:07     52s] (I)      Started Global Routing ( Curr Mem: 2781.59 MB )
[08/01 12:49:07     52s] (I)      totalPins=18369  totalGlobalPin=17555 (95.57%)
[08/01 12:49:07     52s] (I)      total 2D Cap : 165900 = (62152 H, 103748 V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] [NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 10]
[08/01 12:49:07     52s] (I)      ============  Phase 1a Route ============
[08/01 12:49:07     52s] (I)      Usage: 562 = (381 H, 181 V) = (0.61% H, 0.17% V) = (5.334e+02um H, 2.534e+02um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1b Route ============
[08/01 12:49:07     52s] (I)      Usage: 562 = (381 H, 181 V) = (0.61% H, 0.17% V) = (5.334e+02um H, 2.534e+02um V)
[08/01 12:49:07     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.868000e+02um
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1c Route ============
[08/01 12:49:07     52s] (I)      Usage: 562 = (381 H, 181 V) = (0.61% H, 0.17% V) = (5.334e+02um H, 2.534e+02um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1d Route ============
[08/01 12:49:07     52s] (I)      Usage: 562 = (381 H, 181 V) = (0.61% H, 0.17% V) = (5.334e+02um H, 2.534e+02um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1e Route ============
[08/01 12:49:07     52s] (I)      Usage: 562 = (381 H, 181 V) = (0.61% H, 0.17% V) = (5.334e+02um H, 2.534e+02um V)
[08/01 12:49:07     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.868000e+02um
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1l Route ============
[08/01 12:49:07     52s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:07     52s] (I)      [08/01 12:49:07     52s] [NR-eGR] Layer group 2: route 5480 net(s) in layer range [2, 10]

[08/01 12:49:07     52s] (I)      ============  Phase 1a Route ============
[08/01 12:49:07     52s] (I)      Usage: 31001 = (14677 H, 16324 V) = (9.46% H, 9.59% V) = (2.055e+04um H, 2.285e+04um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1b Route ============
[08/01 12:49:07     52s] (I)      Usage: 31001 = (14677 H, 16324 V) = (9.46% H, 9.59% V) = (2.055e+04um H, 2.285e+04um V)
[08/01 12:49:07     52s] (I)      Overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 4.340140e+04um
[08/01 12:49:07     52s] (I)      Congestion metric : 0.00%H 0.11%V, 0.11%HV
[08/01 12:49:07     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1c Route ============
[08/01 12:49:07     52s] (I)      Usage: 31001 = (14677 H, 16324 V) = (9.46% H, 9.59% V) = (2.055e+04um H, 2.285e+04um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1d Route ============
[08/01 12:49:07     52s] (I)      Usage: 31001 = (14677 H, 16324 V) = (9.46% H, 9.59% V) = (2.055e+04um H, 2.285e+04um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1e Route ============
[08/01 12:49:07     52s] (I)      Usage: 31001 = (14677 H, 16324 V) = (9.46% H, 9.59% V) = (2.055e+04um H, 2.285e+04um V)
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] (I)      ============  Phase 1l Route ============
[08/01 12:49:07     52s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 4.340140e+04um
[08/01 12:49:07     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:07     52s] (I)      Layer  2:      66153     16571        16           0       70044    ( 0.00%) 
[08/01 12:49:07     52s] (I)      Layer  3:      92215     16355         0           0       95060    ( 0.00%) 
[08/01 12:49:07     52s] (I)      Layer  4:      44384      7248         1           0       47530    ( 0.00%) 
[08/01 12:49:07     52s] (I)      Layer  5:      44750      1333         0           0       47530    ( 0.00%) 
[08/01 12:49:07     52s] (I)      Layer  6:      43267      1637         0           0       47530    ( 0.00%) 
[08/01 12:49:07     52s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:49:07     52s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:49:07     52s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:07     52s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:07     52s] (I)      Total:        324467     43144        17       13037      342581    ( 3.67%) 
[08/01 12:49:07     52s] (I)      
[08/01 12:49:07     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:07     52s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:49:07     52s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:49:07     52s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:49:07     52s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:07     52s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal2 ( 2)        12( 0.13%)         1( 0.01%)   ( 0.14%) 
[08/01 12:49:07     52s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:49:07     52s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:07     52s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:07     52s] [NR-eGR]        Total        13( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/01 12:49:07     52s] [NR-eGR] 
[08/01 12:49:07     52s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2789.59 MB )
[08/01 12:49:07     52s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:07     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.064, REAL:0.081, MEM:2789.6M, EPOCH TIME: 1754077747.724907
[08/01 12:49:07     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:2789.6M, EPOCH TIME: 1754077747.724926
[08/01 12:49:07     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:07     52s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2789.6M
[08/01 12:49:07     52s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:07     52s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:07     52s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:07     52s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:07     52s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:07     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:07     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:07     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2805.6M, EPOCH TIME: 1754077747.725953
[08/01 12:49:07     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2805.6M, EPOCH TIME: 1754077747.726216
[08/01 12:49:07     52s] Starting Early Global Route wiring: mem = 2805.6M
[08/01 12:49:07     52s] (I)      ============= Track Assignment ============
[08/01 12:49:07     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 2805.59 MB )
[08/01 12:49:07     52s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:49:07     52s] (I)      Run Multi-thread track assignment
[08/01 12:49:07     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2805.59 MB )
[08/01 12:49:07     52s] (I)      Started Export ( Curr Mem: 2805.59 MB )
[08/01 12:49:07     52s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:49:07     52s] [NR-eGR] ------------------------------------
[08/01 12:49:07     52s] [NR-eGR]  metal1   (1H)             0  18369 
[08/01 12:49:07     52s] [NR-eGR]  metal2   (2V)         14237  22900 
[08/01 12:49:07     52s] [NR-eGR]  metal3   (3H)         20228   7056 
[08/01 12:49:07     52s] [NR-eGR]  metal4   (4V)          9360    737 
[08/01 12:49:07     52s] [NR-eGR]  metal5   (5H)          1596    426 
[08/01 12:49:07     52s] [NR-eGR]  metal6   (6V)          2306      0 
[08/01 12:49:07     52s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:49:07     52s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:49:07     52s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:49:07     52s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:49:07     52s] [NR-eGR] ------------------------------------
[08/01 12:49:07     52s] [NR-eGR]           Total        47727  49488 
[08/01 12:49:07     52s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:07     52s] [NR-eGR] Total half perimeter of net bounding box: 47482um
[08/01 12:49:07     52s] [NR-eGR] Total length: 47727um, number of vias: 49488
[08/01 12:49:07     52s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:07     52s] [NR-eGR] Total eGR-routed clock nets wire length: 1745um, number of vias: 1700
[08/01 12:49:07     52s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:07     52s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2805.59 MB )
[08/01 12:49:07     52s] Early Global Route wiring runtime: 0.07 seconds, mem = 2805.6M
[08/01 12:49:07     52s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.067, REAL:0.068, MEM:2805.6M, EPOCH TIME: 1754077747.793796
[08/01 12:49:07     52s] SKP cleared!
[08/01 12:49:07     52s] 0 delay mode for cte disabled.
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] *** Finished incrementalPlace (cpu=0:00:04.3, real=0:00:04.0)***
[08/01 12:49:07     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2805.6M, EPOCH TIME: 1754077747.802803
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] All LLGs are deleted
[08/01 12:49:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:07     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2805.6M, EPOCH TIME: 1754077747.802876
[08/01 12:49:07     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2805.6M, EPOCH TIME: 1754077747.802901
[08/01 12:49:07     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2795.6M, EPOCH TIME: 1754077747.804113
[08/01 12:49:07     52s] Start to check current routing status for nets...
[08/01 12:49:07     52s] All nets are already routed correctly.
[08/01 12:49:07     52s] End to check current routing status for nets (mem=2795.6M)
[08/01 12:49:07     52s] Extraction called for design 'top' of instances=4578 and nets=5535 using extraction engine 'pre_route' .
[08/01 12:49:07     52s] pre_route RC Extraction called for design top.
[08/01 12:49:07     52s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:07     52s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:07     52s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:07     52s] RCMode: PreRoute
[08/01 12:49:07     52s]       RC Corner Indexes            0   
[08/01 12:49:07     52s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:07     52s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:07     52s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:07     52s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:07     52s] Shrink Factor                : 1.00000
[08/01 12:49:07     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:49:07     52s] 
[08/01 12:49:07     52s] Trim Metal Layers:
[08/01 12:49:07     52s] LayerId::1 widthSet size::1
[08/01 12:49:07     52s] LayerId::2 widthSet size::1
[08/01 12:49:07     52s] LayerId::3 widthSet size::1
[08/01 12:49:07     52s] LayerId::4 widthSet size::1
[08/01 12:49:07     52s] LayerId::5 widthSet size::1
[08/01 12:49:07     52s] LayerId::6 widthSet size::1
[08/01 12:49:07     52s] LayerId::7 widthSet size::1
[08/01 12:49:07     52s] LayerId::8 widthSet size::1
[08/01 12:49:07     52s] LayerId::9 widthSet size::1
[08/01 12:49:07     52s] LayerId::10 widthSet size::1
[08/01 12:49:07     52s] eee: pegSigSF::1.070000
[08/01 12:49:07     52s] Updating RC grid for preRoute extraction ...
[08/01 12:49:07     52s] Initializing multi-corner resistance tables ...
[08/01 12:49:07     52s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:07     52s] eee: l::2 avDens::0.145397 usedTrk::1017.779752 availTrk::7000.000000 sigTrk::1017.779752
[08/01 12:49:07     52s] eee: l::3 avDens::0.152243 usedTrk::1446.309718 availTrk::9500.000000 sigTrk::1446.309718
[08/01 12:49:07     52s] eee: l::4 avDens::0.148613 usedTrk::668.759715 availTrk::4500.000000 sigTrk::668.759715
[08/01 12:49:07     52s] eee: l::5 avDens::0.033062 usedTrk::114.063715 availTrk::3450.000000 sigTrk::114.063715
[08/01 12:49:07     52s] eee: l::6 avDens::0.054011 usedTrk::164.732108 availTrk::3050.000000 sigTrk::164.732108
[08/01 12:49:07     52s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:07     52s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:07     52s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:07     52s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:07     52s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:07     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.245007 uaWl=0.981688 uaWlH=0.261280 aWlH=0.016593 lMod=0 pMax=0.844200 pMod=81 wcR=0.535700 newSi=0.001900 wHLS=1.385712 siPrev=0 viaL=0.000000 crit=0.030975 shortMod=0.154874 fMod=0.007744 
[08/01 12:49:07     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2795.586M)
[08/01 12:49:07     52s] Compute RC Scale Done ...
[08/01 12:49:07     52s] **opt_design ... cpu = 0:00:13, real = 0:00:12, mem = 2001.1M, totSessionCpu=0:00:53 **
[08/01 12:49:08     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:08     52s] #################################################################################
[08/01 12:49:08     52s] # Design Stage: PreRoute
[08/01 12:49:08     52s] # Design Name: top
[08/01 12:49:08     52s] # Design Mode: 45nm
[08/01 12:49:08     52s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:08     52s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:08     52s] # Signoff Settings: SI Off 
[08/01 12:49:08     52s] #################################################################################
[08/01 12:49:08     53s] Calculate delays in BcWc mode...
[08/01 12:49:08     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2791.7M, InitMEM = 2791.7M)
[08/01 12:49:08     53s] Start delay calculation (fullDC) (1 T). (MEM=2791.69)
[08/01 12:49:08     53s] End AAE Lib Interpolated Model. (MEM=2803.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:08     53s] Total number of fetched objects 5851
[08/01 12:49:08     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:08     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:08     53s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2826.9M) ***
[08/01 12:49:08     53s] End delay calculation. (MEM=2826.9 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 12:49:08     53s] End delay calculation (fullDC). (MEM=2826.9 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s] =============================================================================================
[08/01 12:49:08     53s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[08/01 12:49:08     53s] =============================================================================================
[08/01 12:49:08     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:08     53s] ---------------------------------------------------------------------------------------------
[08/01 12:49:08     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:08     53s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:08     53s] [ TimingUpdate           ]      4   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:08     53s] [ FullDelayCalc          ]      1   0:00:00.6  (  11.8 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:08     53s] [ MISC                   ]          0:00:04.6  (  84.3 % )     0:00:04.6 /  0:00:04.5    1.0
[08/01 12:49:08     53s] ---------------------------------------------------------------------------------------------
[08/01 12:49:08     53s]  IncrReplace #1 TOTAL               0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.3    1.0
[08/01 12:49:08     53s] ---------------------------------------------------------------------------------------------
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:05.4 (1.0), totSession cpu/real = 0:00:53.7/0:03:55.0 (0.2), mem = 2826.9M
[08/01 12:49:08     53s] Deleting Lib Analyzer.
[08/01 12:49:08     53s] *** Timing NOT met, worst failing slack is -0.048
[08/01 12:49:08     53s] *** Check timing (0:00:00.0)
[08/01 12:49:08     53s] Begin: GigaOpt Optimization in WNS mode
[08/01 12:49:08     53s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 12:49:08     53s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 12:49:08     53s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:08     53s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.8/0:03:55.1 (0.2), mem = 2842.9M
[08/01 12:49:08     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.7
[08/01 12:49:08     53s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:08     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.8 mem=2842.9M
[08/01 12:49:08     53s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:49:08     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2842.9M, EPOCH TIME: 1754077748.924636
[08/01 12:49:08     53s] Processing tracks to init pin-track alignment.
[08/01 12:49:08     53s] z: 2, totalTracks: 1
[08/01 12:49:08     53s] z: 4, totalTracks: 1
[08/01 12:49:08     53s] z: 6, totalTracks: 1
[08/01 12:49:08     53s] z: 8, totalTracks: 1
[08/01 12:49:08     53s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:08     53s] All LLGs are deleted
[08/01 12:49:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:08     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2842.9M, EPOCH TIME: 1754077748.926365
[08/01 12:49:08     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2842.9M, EPOCH TIME: 1754077748.926415
[08/01 12:49:08     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2842.9M, EPOCH TIME: 1754077748.927079
[08/01 12:49:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:08     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2842.9M, EPOCH TIME: 1754077748.927291
[08/01 12:49:08     53s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:08     53s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:08     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2842.9M, EPOCH TIME: 1754077748.929228
[08/01 12:49:08     53s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:08     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:08     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2842.9M, EPOCH TIME: 1754077748.930717
[08/01 12:49:08     53s] Fast DP-INIT is on for default
[08/01 12:49:08     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:08     53s] Atter site array init, number of instance map data is 0.
[08/01 12:49:08     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2842.9M, EPOCH TIME: 1754077748.931677
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:08     53s] OPERPROF:     Starting CMU at level 3, MEM:2842.9M, EPOCH TIME: 1754077748.932067
[08/01 12:49:08     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2842.9M, EPOCH TIME: 1754077748.932211
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:08     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2842.9M, EPOCH TIME: 1754077748.932473
[08/01 12:49:08     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2842.9M, EPOCH TIME: 1754077748.932490
[08/01 12:49:08     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2842.9M, EPOCH TIME: 1754077748.932660
[08/01 12:49:08     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2842.9MB).
[08/01 12:49:08     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2842.9M, EPOCH TIME: 1754077748.933014
[08/01 12:49:08     53s] TotalInstCnt at PhyDesignMc Initialization: 4578
[08/01 12:49:08     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.8 mem=2842.9M
[08/01 12:49:08     53s] ### Creating RouteCongInterface, started
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s] Creating Lib Analyzer ...
[08/01 12:49:08     53s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:08     53s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:08     53s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:08     53s] 
[08/01 12:49:08     53s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:09     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.0 mem=2842.9M
[08/01 12:49:09     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.0 mem=2842.9M
[08/01 12:49:09     54s] Creating Lib Analyzer, finished. 
[08/01 12:49:09     54s] 
[08/01 12:49:09     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 12:49:09     54s] 
[08/01 12:49:09     54s] #optDebug: {0, 1.000}
[08/01 12:49:09     54s] ### Creating RouteCongInterface, finished
[08/01 12:49:09     54s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:09     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.0 mem=2842.9M
[08/01 12:49:09     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.0 mem=2842.9M
[08/01 12:49:09     54s] *info: 1 clock net excluded
[08/01 12:49:09     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2527177.1
[08/01 12:49:09     54s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/01 12:49:09     54s] ** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -2.615 Density 69.96
[08/01 12:49:09     54s] Optimizer WNS Pass 0
[08/01 12:49:09     54s] OptDebug: Start of Optimizer WNS Pass 0:
[08/01 12:49:09     54s] +----------+------+------+
[08/01 12:49:09     54s] |Path Group|   WNS|   TNS|
[08/01 12:49:09     54s] +----------+------+------+
[08/01 12:49:09     54s] |default   | 0.938| 0.000|
[08/01 12:49:09     54s] |reg2reg   |-0.048|-2.615|
[08/01 12:49:09     54s] |HEPG      |-0.048|-2.615|
[08/01 12:49:09     54s] |All Paths |-0.048|-2.615|
[08/01 12:49:09     54s] +----------+------+------+
[08/01 12:49:09     54s] 
[08/01 12:49:09     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2878.0M, EPOCH TIME: 1754077749.397507
[08/01 12:49:09     54s] Found 0 hard placement blockage before merging.
[08/01 12:49:09     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2878.0M, EPOCH TIME: 1754077749.397609
[08/01 12:49:09     54s] Active Path Group: reg2reg  
[08/01 12:49:09     54s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:09     54s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:49:09     54s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:09     54s] |  -0.048|   -0.048|  -2.615|   -2.615|   69.96%|   0:00:00.0| 2878.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
[08/01 12:49:09     54s] |  -0.037|   -0.037|  -1.793|   -1.793|   70.01%|   0:00:00.0| 2897.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
[08/01 12:49:09     54s] |  -0.025|   -0.025|  -1.524|   -1.524|   70.08%|   0:00:00.0| 2905.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
[08/01 12:49:09     54s] |  -0.020|   -0.020|  -1.481|   -1.481|   70.08%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
[08/01 12:49:09     54s] |  -0.012|   -0.012|  -0.599|   -0.599|   70.19%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
[08/01 12:49:09     54s] |  -0.008|   -0.008|  -0.237|   -0.237|   70.28%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
[08/01 12:49:10     54s] |  -0.004|   -0.004|  -0.011|   -0.011|   70.33%|   0:00:01.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
[08/01 12:49:10     55s] |   0.002|    0.002|   0.000|    0.000|   70.33%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
[08/01 12:49:10     55s] |   0.008|    0.008|   0.000|    0.000|   70.47%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]6/D   |
[08/01 12:49:10     55s] |   0.012|    0.012|   0.000|    0.000|   70.62%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
[08/01 12:49:10     55s] |   0.012|    0.012|   0.000|    0.000|   70.62%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
[08/01 12:49:10     55s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2924.1M) ***
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2924.1M) ***
[08/01 12:49:10     55s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:10     55s] OptDebug: End of Optimizer WNS Pass 0:
[08/01 12:49:10     55s] +----------+-----+-----+
[08/01 12:49:10     55s] |Path Group|  WNS|  TNS|
[08/01 12:49:10     55s] +----------+-----+-----+
[08/01 12:49:10     55s] |default   |0.938|0.000|
[08/01 12:49:10     55s] |reg2reg   |0.012|0.000|
[08/01 12:49:10     55s] |HEPG      |0.012|0.000|
[08/01 12:49:10     55s] |All Paths |0.012|0.000|
[08/01 12:49:10     55s] +----------+-----+-----+
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.62
[08/01 12:49:10     55s] Placement Snapshot: Density distribution:
[08/01 12:49:10     55s] [1.00 -  +++]: 0 (0.00%)
[08/01 12:49:10     55s] [0.95 - 1.00]: 0 (0.00%)
[08/01 12:49:10     55s] [0.90 - 0.95]: 0 (0.00%)
[08/01 12:49:10     55s] [0.85 - 0.90]: 0 (0.00%)
[08/01 12:49:10     55s] [0.80 - 0.85]: 0 (0.00%)
[08/01 12:49:10     55s] [0.75 - 0.80]: 0 (0.00%)
[08/01 12:49:10     55s] [0.70 - 0.75]: 0 (0.00%)
[08/01 12:49:10     55s] [0.65 - 0.70]: 0 (0.00%)
[08/01 12:49:10     55s] [0.60 - 0.65]: 0 (0.00%)
[08/01 12:49:10     55s] [0.55 - 0.60]: 0 (0.00%)
[08/01 12:49:10     55s] [0.50 - 0.55]: 4 (6.25%)
[08/01 12:49:10     55s] [0.45 - 0.50]: 2 (3.12%)
[08/01 12:49:10     55s] [0.40 - 0.45]: 3 (4.69%)
[08/01 12:49:10     55s] [0.35 - 0.40]: 11 (17.19%)
[08/01 12:49:10     55s] [0.30 - 0.35]: 26 (40.62%)
[08/01 12:49:10     55s] [0.25 - 0.30]: 18 (28.12%)
[08/01 12:49:10     55s] [0.20 - 0.25]: 0 (0.00%)
[08/01 12:49:10     55s] [0.15 - 0.20]: 0 (0.00%)
[08/01 12:49:10     55s] [0.10 - 0.15]: 0 (0.00%)
[08/01 12:49:10     55s] [0.05 - 0.10]: 0 (0.00%)
[08/01 12:49:10     55s] [0.00 - 0.05]: 0 (0.00%)
[08/01 12:49:10     55s] Begin: Area Reclaim Optimization
[08/01 12:49:10     55s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:00:55.5/0:03:56.8 (0.2), mem = 2924.1M
[08/01 12:49:10     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2924.1M, EPOCH TIME: 1754077750.639469
[08/01 12:49:10     55s] Found 0 hard placement blockage before merging.
[08/01 12:49:10     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2924.1M, EPOCH TIME: 1754077750.639591
[08/01 12:49:10     55s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.62
[08/01 12:49:10     55s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:10     55s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:49:10     55s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:10     55s] |   70.62%|        -|   0.000|   0.000|   0:00:00.0| 2924.1M|
[08/01 12:49:10     55s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 12:49:10     55s] |   70.54%|       11|   0.000|   0.000|   0:00:00.0| 2924.1M|
[08/01 12:49:10     55s] |   70.54%|        0|   0.000|   0.000|   0:00:00.0| 2924.1M|
[08/01 12:49:10     55s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 12:49:10     55s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:10     55s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.54
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 3 Resize = 0 **
[08/01 12:49:10     55s] --------------------------------------------------------------
[08/01 12:49:10     55s] |                                   | Total     | Sequential |
[08/01 12:49:10     55s] --------------------------------------------------------------
[08/01 12:49:10     55s] | Num insts resized                 |       0  |       0    |
[08/01 12:49:10     55s] | Num insts undone                  |       0  |       0    |
[08/01 12:49:10     55s] | Num insts Downsized               |       0  |       0    |
[08/01 12:49:10     55s] | Num insts Samesized               |       0  |       0    |
[08/01 12:49:10     55s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:49:10     55s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 12:49:10     55s] --------------------------------------------------------------
[08/01 12:49:10     55s] Bottom Preferred Layer:
[08/01 12:49:10     55s] +---------------+------------+----------+
[08/01 12:49:10     55s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 12:49:10     55s] +---------------+------------+----------+
[08/01 12:49:10     55s] | metal4 (z=4)  |         17 | default  |
[08/01 12:49:10     55s] +---------------+------------+----------+
[08/01 12:49:10     55s] Via Pillar Rule:
[08/01 12:49:10     55s]     None
[08/01 12:49:10     55s] Finished writing unified metrics of routing constraints.
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 12:49:10     55s] End: Core Area Reclaim Optimization[08/01 12:49:10     55s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:00.2) (real = 0:00:00.0) **
[08/01 12:49:10     55s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.7/0:03:57.0 (0.2), mem = 2924.1M
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] =============================================================================================
[08/01 12:49:10     55s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 21.18-s099_1
[08/01 12:49:10     55s] =============================================================================================
[08/01 12:49:10     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:10     55s] ---------------------------------------------------------------------------------------------
[08/01 12:49:10     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (  10.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:10     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:10     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:10     55s] [ OptimizationStep       ]      1   0:00:00.0  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:10     55s] [ OptSingleIteration     ]      2   0:00:00.0  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:10     55s] [ OptGetWeight           ]     55   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:10     55s] [ OptEval                ]     55   0:00:00.1  (  53.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:10     55s] [ OptCommit              ]     55   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:10     55s] [ PostCommitDelayUpdate  ]     55   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[08/01 12:49:10     55s] [ IncrDelayCalc          ]      8   0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    0.4
[08/01 12:49:10     55s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.6
[08/01 12:49:10     55s] [ MISC                   ]          0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:10     55s] ---------------------------------------------------------------------------------------------
[08/01 12:49:10     55s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:10     55s] ---------------------------------------------------------------------------------------------
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2910.13M, totSessionCpu=0:00:56).
[08/01 12:49:10     55s] Placement Snapshot: Density distribution:
[08/01 12:49:10     55s] [1.00 -  +++]: 0 (0.00%)
[08/01 12:49:10     55s] [0.95 - 1.00]: 0 (0.00%)
[08/01 12:49:10     55s] [0.90 - 0.95]: 0 (0.00%)
[08/01 12:49:10     55s] [0.85 - 0.90]: 0 (0.00%)
[08/01 12:49:10     55s] [0.80 - 0.85]: 0 (0.00%)
[08/01 12:49:10     55s] [0.75 - 0.80]: 0 (0.00%)
[08/01 12:49:10     55s] [0.70 - 0.75]: 0 (0.00%)
[08/01 12:49:10     55s] [0.65 - 0.70]: 0 (0.00%)
[08/01 12:49:10     55s] [0.60 - 0.65]: 0 (0.00%)
[08/01 12:49:10     55s] [0.55 - 0.60]: 0 (0.00%)
[08/01 12:49:10     55s] [0.50 - 0.55]: 4 (6.25%)
[08/01 12:49:10     55s] [0.45 - 0.50]: 2 (3.12%)
[08/01 12:49:10     55s] [0.40 - 0.45]: 3 (4.69%)
[08/01 12:49:10     55s] [0.35 - 0.40]: 12 (18.75%)
[08/01 12:49:10     55s] [0.30 - 0.35]: 25 (39.06%)
[08/01 12:49:10     55s] [0.25 - 0.30]: 18 (28.12%)
[08/01 12:49:10     55s] [0.20 - 0.25]: 0 (0.00%)
[08/01 12:49:10     55s] [0.15 - 0.20]: 0 (0.00%)
[08/01 12:49:10     55s] [0.10 - 0.15]: 0 (0.00%)
[08/01 12:49:10     55s] [0.05 - 0.10]: 0 (0.00%)
[08/01 12:49:10     55s] [0.00 - 0.05]: 0 (0.00%)
[08/01 12:49:10     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2527177.1
[08/01 12:49:10     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2910.1M, EPOCH TIME: 1754077750.852373
[08/01 12:49:10     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4657).
[08/01 12:49:10     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:10     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:10     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:10     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2910.1M, EPOCH TIME: 1754077750.860727
[08/01 12:49:10     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2910.1M, EPOCH TIME: 1754077750.861280
[08/01 12:49:10     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2910.1M, EPOCH TIME: 1754077750.861315
[08/01 12:49:10     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2910.1M, EPOCH TIME: 1754077750.863586
[08/01 12:49:10     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:10     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:10     55s] OPERPROF:       Starting CMU at level 4, MEM:2910.1M, EPOCH TIME: 1754077750.866330
[08/01 12:49:10     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.866539
[08/01 12:49:10     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2910.1M, EPOCH TIME: 1754077750.866811
[08/01 12:49:10     55s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2910.1M, EPOCH TIME: 1754077750.866829
[08/01 12:49:10     55s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.866993
[08/01 12:49:10     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2910.1M, EPOCH TIME: 1754077750.867323
[08/01 12:49:10     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2910.1M, EPOCH TIME: 1754077750.867340
[08/01 12:49:10     55s] TDRefine: refinePlace mode is spiral
[08/01 12:49:10     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.3
[08/01 12:49:10     55s] OPERPROF: Starting RefinePlace at level 1, MEM:2910.1M, EPOCH TIME: 1754077750.867380
[08/01 12:49:10     55s] *** Starting place_detail (0:00:55.8 mem=2910.1M) ***
[08/01 12:49:10     55s] Total net bbox length = 4.765e+04 (2.360e+04 2.405e+04) (ext = 1.064e+04)
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:10     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:10     55s] (I)      Default pattern map key = top_default.
[08/01 12:49:10     55s] (I)      Default pattern map key = top_default.
[08/01 12:49:10     55s] User Input Parameters:
[08/01 12:49:10     55s] - Congestion Driven    : Off
[08/01 12:49:10     55s] - Timing Driven        : Off
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] Starting Small incrNP...
[08/01 12:49:10     55s] - Area-Violation Based : Off
[08/01 12:49:10     55s] - Start Rollback Level : -5
[08/01 12:49:10     55s] - Legalized            : On
[08/01 12:49:10     55s] - Window Based         : Off
[08/01 12:49:10     55s] - eDen incr mode       : Off
[08/01 12:49:10     55s] - Small incr mode      : On
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2910.1M, EPOCH TIME: 1754077750.871951
[08/01 12:49:10     55s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2910.1M, EPOCH TIME: 1754077750.872325
[08/01 12:49:10     55s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2910.1M, EPOCH TIME: 1754077750.873074
[08/01 12:49:10     55s] default core: bins with density > 0.750 = 25.93 % ( 21 / 81 )
[08/01 12:49:10     55s] Density distribution unevenness ratio = 4.089%
[08/01 12:49:10     55s] Density distribution unevenness ratio (U70) = 4.089%
[08/01 12:49:10     55s] Density distribution unevenness ratio (U80) = 0.028%
[08/01 12:49:10     55s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:49:10     55s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2910.1M, EPOCH TIME: 1754077750.873122
[08/01 12:49:10     55s] cost 0.813514, thresh 1.000000
[08/01 12:49:10     55s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2910.1M)
[08/01 12:49:10     55s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:10     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2910.1M, EPOCH TIME: 1754077750.873238
[08/01 12:49:10     55s] Starting refinePlace ...
[08/01 12:49:10     55s] (I)      Default pattern map key = top_default.
[08/01 12:49:10     55s] One DDP V2 for no tweak run.
[08/01 12:49:10     55s] (I)      Default pattern map key = top_default.
[08/01 12:49:10     55s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2910.1M, EPOCH TIME: 1754077750.879998
[08/01 12:49:10     55s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:10     55s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2910.1M, EPOCH TIME: 1754077750.880044
[08/01 12:49:10     55s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.880097
[08/01 12:49:10     55s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2910.1M, EPOCH TIME: 1754077750.880113
[08/01 12:49:10     55s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:10     55s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.880217
[08/01 12:49:10     55s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.880232
[08/01 12:49:10     55s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 12:49:10     55s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2910.1M, EPOCH TIME: 1754077750.881891
[08/01 12:49:10     55s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2910.1M, EPOCH TIME: 1754077750.881916
[08/01 12:49:10     55s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.882353
[08/01 12:49:10     55s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:49:10     55s]  ** Cut row section real time 0:00:00.0.
[08/01 12:49:10     55s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077750.882386
[08/01 12:49:10     55s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:10     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2910.1MB) @(0:00:55.8 - 0:00:55.8).
[08/01 12:49:10     55s] Move report: preRPlace moves 164 insts, mean move: 0.80 um, max move: 2.73 um 
[08/01 12:49:10     55s] 	Max move on inst (FE_RC_86_0): (12.54, 68.88) --> (11.21, 67.48)
[08/01 12:49:10     55s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/01 12:49:10     55s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:10     55s] 
[08/01 12:49:10     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:10     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:10     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:10     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:49:10     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:10     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:10     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2894.1MB) @(0:00:55.8 - 0:00:55.9).
[08/01 12:49:10     55s] Move report: Detail placement moves 164 insts, mean move: 0.80 um, max move: 2.73 um 
[08/01 12:49:10     55s] 	Max move on inst (FE_RC_86_0): (12.54, 68.88) --> (11.21, 67.48)
[08/01 12:49:10     55s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.1MB
[08/01 12:49:10     55s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:10     55s]   maximum (X+Y) =         2.73 um
[08/01 12:49:10     55s]   inst (FE_RC_86_0) with max move: (12.54, 68.88) -> (11.21, 67.48)
[08/01 12:49:10     55s]   mean    (X+Y) =         0.80 um
[08/01 12:49:10     55s] Summary Report:
[08/01 12:49:10     55s] Instances move: 164 (out of 4657 movable)
[08/01 12:49:10     55s] Instances flipped: 0
[08/01 12:49:10     55s] Mean displacement: 0.80 um
[08/01 12:49:10     55s] Total instances moved : 164
[08/01 12:49:10     55s] Max displacement: 2.73 um (Instance: FE_RC_86_0) (12.54, 68.88) -> (11.21, 67.48)
[08/01 12:49:10     55s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/01 12:49:10     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.107, REAL:0.107, MEM:2894.1M, EPOCH TIME: 1754077750.980321
[08/01 12:49:10     55s] Total net bbox length = 4.784e+04 (2.370e+04 2.413e+04) (ext = 1.064e+04)
[08/01 12:49:10     55s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.1MB
[08/01 12:49:10     55s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2894.1MB) @(0:00:55.8 - 0:00:55.9).
[08/01 12:49:10     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.3
[08/01 12:49:10     55s] *** Finished place_detail (0:00:55.9 mem=2894.1M) ***
[08/01 12:49:10     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.114, REAL:0.114, MEM:2894.1M, EPOCH TIME: 1754077750.981399
[08/01 12:49:10     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2894.1M, EPOCH TIME: 1754077750.997866
[08/01 12:49:10     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4657).
[08/01 12:49:10     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2894.1M, EPOCH TIME: 1754077751.006661
[08/01 12:49:11     55s] *** maximum move = 2.73 um ***
[08/01 12:49:11     55s] *** Finished re-routing un-routed nets (2894.1M) ***
[08/01 12:49:11     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2894.1M, EPOCH TIME: 1754077751.016228
[08/01 12:49:11     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2894.1M, EPOCH TIME: 1754077751.018593
[08/01 12:49:11     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     55s] 
[08/01 12:49:11     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:11     55s] OPERPROF:     Starting CMU at level 3, MEM:2894.1M, EPOCH TIME: 1754077751.021127
[08/01 12:49:11     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2894.1M, EPOCH TIME: 1754077751.021263
[08/01 12:49:11     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2894.1M, EPOCH TIME: 1754077751.021495
[08/01 12:49:11     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2894.1M, EPOCH TIME: 1754077751.021510
[08/01 12:49:11     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077751.021972
[08/01 12:49:11     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2910.1M, EPOCH TIME: 1754077751.022313
[08/01 12:49:11     55s] 
[08/01 12:49:11     55s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2910.1M) ***
[08/01 12:49:11     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2527177.1
[08/01 12:49:11     55s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 70.54
[08/01 12:49:11     55s] Skipped Place ECO bump recovery (WNS opt)
[08/01 12:49:11     55s] Optimizer WNS Pass 1
[08/01 12:49:11     55s] OptDebug: Start of Optimizer WNS Pass 1:
[08/01 12:49:11     55s] +----------+-----+-----+
[08/01 12:49:11     55s] |Path Group|  WNS|  TNS|
[08/01 12:49:11     55s] +----------+-----+-----+
[08/01 12:49:11     55s] |default   |0.938|0.000|
[08/01 12:49:11     55s] |reg2reg   |0.008|0.000|
[08/01 12:49:11     55s] |HEPG      |0.008|0.000|
[08/01 12:49:11     55s] |All Paths |0.008|0.000|
[08/01 12:49:11     55s] +----------+-----+-----+
[08/01 12:49:11     55s] 
[08/01 12:49:11     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2910.1M, EPOCH TIME: 1754077751.059685
[08/01 12:49:11     55s] Found 0 hard placement blockage before merging.
[08/01 12:49:11     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2910.1M, EPOCH TIME: 1754077751.059790
[08/01 12:49:11     55s] Active Path Group: reg2reg  
[08/01 12:49:11     55s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:11     55s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:49:11     55s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:11     55s] |   0.008|    0.008|   0.000|    0.000|   70.54%|   0:00:00.0| 2910.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
[08/01 12:49:11     56s] |   0.012|    0.012|   0.000|    0.000|   70.56%|   0:00:00.0| 2911.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
[08/01 12:49:11     56s] |   0.012|    0.012|   0.000|    0.000|   70.56%|   0:00:00.0| 2911.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
[08/01 12:49:11     56s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2911.6M) ***
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2911.6M) ***
[08/01 12:49:11     56s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:11     56s] OptDebug: End of Optimizer WNS Pass 1:
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] |Path Group|  WNS|  TNS|
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] |default   |0.938|0.000|
[08/01 12:49:11     56s] |reg2reg   |0.012|0.000|
[08/01 12:49:11     56s] |HEPG      |0.012|0.000|
[08/01 12:49:11     56s] |All Paths |0.012|0.000|
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.56
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2527177.2
[08/01 12:49:11     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2911.6M, EPOCH TIME: 1754077751.212588
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2911.6M, EPOCH TIME: 1754077751.222319
[08/01 12:49:11     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2911.6M, EPOCH TIME: 1754077751.222993
[08/01 12:49:11     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2911.6M, EPOCH TIME: 1754077751.223023
[08/01 12:49:11     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2911.6M, EPOCH TIME: 1754077751.225446
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:11     56s] OPERPROF:       Starting CMU at level 4, MEM:2911.6M, EPOCH TIME: 1754077751.228261
[08/01 12:49:11     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.228428
[08/01 12:49:11     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2911.6M, EPOCH TIME: 1754077751.228717
[08/01 12:49:11     56s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2911.6M, EPOCH TIME: 1754077751.228737
[08/01 12:49:11     56s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.228902
[08/01 12:49:11     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2911.6M, EPOCH TIME: 1754077751.229293
[08/01 12:49:11     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2911.6M, EPOCH TIME: 1754077751.229311
[08/01 12:49:11     56s] TDRefine: refinePlace mode is spiral
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.4
[08/01 12:49:11     56s] OPERPROF: Starting RefinePlace at level 1, MEM:2911.6M, EPOCH TIME: 1754077751.229347
[08/01 12:49:11     56s] *** Starting place_detail (0:00:56.1 mem=2911.6M) ***
[08/01 12:49:11     56s] Total net bbox length = 4.787e+04 (2.372e+04 2.415e+04) (ext = 1.064e+04)
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:11     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:11     56s] (I)      Default pattern map key = top_default.
[08/01 12:49:11     56s] (I)      Default pattern map key = top_default.
[08/01 12:49:11     56s] User Input Parameters:
[08/01 12:49:11     56s] - Congestion Driven    : Off
[08/01 12:49:11     56s] - Timing Driven        : Off
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] Starting Small incrNP...
[08/01 12:49:11     56s] - Area-Violation Based : Off
[08/01 12:49:11     56s] - Start Rollback Level : -5
[08/01 12:49:11     56s] - Legalized            : On
[08/01 12:49:11     56s] - Window Based         : Off
[08/01 12:49:11     56s] - eDen incr mode       : Off
[08/01 12:49:11     56s] - Small incr mode      : On
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2911.6M, EPOCH TIME: 1754077751.235015
[08/01 12:49:11     56s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2911.6M, EPOCH TIME: 1754077751.235463
[08/01 12:49:11     56s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2911.6M, EPOCH TIME: 1754077751.236272
[08/01 12:49:11     56s] default core: bins with density > 0.750 = 27.16 % ( 22 / 81 )
[08/01 12:49:11     56s] Density distribution unevenness ratio = 4.105%
[08/01 12:49:11     56s] Density distribution unevenness ratio (U70) = 4.105%
[08/01 12:49:11     56s] Density distribution unevenness ratio (U80) = 0.028%
[08/01 12:49:11     56s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:49:11     56s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2911.6M, EPOCH TIME: 1754077751.236322
[08/01 12:49:11     56s] cost 0.813514, thresh 1.000000
[08/01 12:49:11     56s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2911.6M)
[08/01 12:49:11     56s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:11     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2911.6M, EPOCH TIME: 1754077751.236444
[08/01 12:49:11     56s] Starting refinePlace ...
[08/01 12:49:11     56s] (I)      Default pattern map key = top_default.
[08/01 12:49:11     56s] One DDP V2 for no tweak run.
[08/01 12:49:11     56s] (I)      Default pattern map key = top_default.
[08/01 12:49:11     56s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2911.6M, EPOCH TIME: 1754077751.243506
[08/01 12:49:11     56s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:11     56s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2911.6M, EPOCH TIME: 1754077751.243557
[08/01 12:49:11     56s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.243616
[08/01 12:49:11     56s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2911.6M, EPOCH TIME: 1754077751.243635
[08/01 12:49:11     56s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:11     56s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.243751
[08/01 12:49:11     56s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.243767
[08/01 12:49:11     56s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:11     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2911.6MB) @(0:00:56.1 - 0:00:56.1).
[08/01 12:49:11     56s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:11     56s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:11     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:11     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:11     56s] Move report: legalization moves 5 insts, mean move: 0.46 um, max move: 0.57 um spiral
[08/01 12:49:11     56s] 	Max move on inst (FE_RC_105_0): (60.42, 36.68) --> (59.85, 36.68)
[08/01 12:49:11     56s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:11     56s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:11     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2895.6MB) @(0:00:56.1 - 0:00:56.2).
[08/01 12:49:11     56s] Move report: Detail placement moves 5 insts, mean move: 0.46 um, max move: 0.57 um 
[08/01 12:49:11     56s] 	Max move on inst (FE_RC_105_0): (60.42, 36.68) --> (59.85, 36.68)
[08/01 12:49:11     56s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2895.6MB
[08/01 12:49:11     56s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:11     56s]   maximum (X+Y) =         0.57 um
[08/01 12:49:11     56s]   inst (FE_RC_105_0) with max move: (60.42, 36.68) -> (59.85, 36.68)
[08/01 12:49:11     56s]   mean    (X+Y) =         0.46 um
[08/01 12:49:11     56s] Summary Report:
[08/01 12:49:11     56s] Instances move: 5 (out of 4660 movable)
[08/01 12:49:11     56s] Instances flipped: 0
[08/01 12:49:11     56s] Mean displacement: 0.46 um
[08/01 12:49:11     56s] Total instances moved : 5
[08/01 12:49:11     56s] Max displacement: 0.57 um (Instance: FE_RC_105_0) (60.42, 36.68) -> (59.85, 36.68)
[08/01 12:49:11     56s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[08/01 12:49:11     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.092, REAL:0.092, MEM:2895.6M, EPOCH TIME: 1754077751.328454
[08/01 12:49:11     56s] Total net bbox length = 4.787e+04 (2.372e+04 2.415e+04) (ext = 1.064e+04)
[08/01 12:49:11     56s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2895.6MB
[08/01 12:49:11     56s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2895.6MB) @(0:00:56.1 - 0:00:56.2).
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.4
[08/01 12:49:11     56s] *** Finished place_detail (0:00:56.2 mem=2895.6M) ***
[08/01 12:49:11     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.100, MEM:2895.6M, EPOCH TIME: 1754077751.329548
[08/01 12:49:11     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.6M, EPOCH TIME: 1754077751.347582
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2895.6M, EPOCH TIME: 1754077751.357192
[08/01 12:49:11     56s] *** maximum move = 0.57 um ***
[08/01 12:49:11     56s] *** Finished re-routing un-routed nets (2895.6M) ***
[08/01 12:49:11     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2895.6M, EPOCH TIME: 1754077751.366806
[08/01 12:49:11     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2895.6M, EPOCH TIME: 1754077751.369166
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:11     56s] OPERPROF:     Starting CMU at level 3, MEM:2895.6M, EPOCH TIME: 1754077751.371977
[08/01 12:49:11     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2895.6M, EPOCH TIME: 1754077751.372128
[08/01 12:49:11     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2895.6M, EPOCH TIME: 1754077751.372379
[08/01 12:49:11     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2895.6M, EPOCH TIME: 1754077751.372397
[08/01 12:49:11     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2911.6M, EPOCH TIME: 1754077751.372725
[08/01 12:49:11     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2911.6M, EPOCH TIME: 1754077751.373078
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2911.6M) ***
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2527177.2
[08/01 12:49:11     56s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.56
[08/01 12:49:11     56s] OptDebug: End of Setup Fixing:
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] |Path Group|  WNS|  TNS|
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] |default   |0.938|0.000|
[08/01 12:49:11     56s] |reg2reg   |0.012|0.000|
[08/01 12:49:11     56s] |HEPG      |0.012|0.000|
[08/01 12:49:11     56s] |All Paths |0.012|0.000|
[08/01 12:49:11     56s] +----------+-----+-----+
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] Bottom Preferred Layer:
[08/01 12:49:11     56s] +---------------+------------+----------+
[08/01 12:49:11     56s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 12:49:11     56s] +---------------+------------+----------+
[08/01 12:49:11     56s] | metal4 (z=4)  |         17 | default  |
[08/01 12:49:11     56s] +---------------+------------+----------+
[08/01 12:49:11     56s] Via Pillar Rule:
[08/01 12:49:11     56s]     None
[08/01 12:49:11     56s] Finished writing unified metrics of routing constraints.
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2527177.1
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2911.6M) ***
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] Total-nets :: 5607, Stn-nets :: 212, ratio :: 3.78099 %, Total-len 47791.3, Stn-len 1635.18
[08/01 12:49:11     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2892.6M, EPOCH TIME: 1754077751.420516
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2829.6M, EPOCH TIME: 1754077751.429544
[08/01 12:49:11     56s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.7
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] =============================================================================================
[08/01 12:49:11     56s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.18-s099_1
[08/01 12:49:11     56s] =============================================================================================
[08/01 12:49:11     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:11     56s] ---------------------------------------------------------------------------------------------
[08/01 12:49:11     56s] [ AreaOpt                ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:11     56s] [ SlackTraversorInit     ]      3   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:11     56s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:11     56s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:11     56s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:11     56s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:11     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:11     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:11     56s] [ TransformInit          ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:11     56s] [ OptimizationStep       ]      2   0:00:00.0  (   0.8 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 12:49:11     56s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 12:49:11     56s] [ OptGetWeight           ]     10   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    0.9
[08/01 12:49:11     56s] [ OptEval                ]     10   0:00:00.8  (  31.8 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:11     56s] [ OptCommit              ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:11     56s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:11     56s] [ IncrDelayCalc          ]     58   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:11     56s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.4
[08/01 12:49:11     56s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:11     56s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 12:49:11     56s] [ RefinePlace            ]      2   0:00:00.4  (  14.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:11     56s] [ TimingUpdate           ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:11     56s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:11     56s] [ MISC                   ]          0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:49:11     56s] ---------------------------------------------------------------------------------------------
[08/01 12:49:11     56s]  WnsOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[08/01 12:49:11     56s] ---------------------------------------------------------------------------------------------
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:00:56.3/0:03:57.6 (0.2), mem = 2829.6M
[08/01 12:49:11     56s] End: GigaOpt Optimization in WNS mode
[08/01 12:49:11     56s] *** Timing Is met
[08/01 12:49:11     56s] *** Check timing (0:00:00.0)
[08/01 12:49:11     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:49:11     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:49:11     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.4 mem=2829.6M
[08/01 12:49:11     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.4 mem=2829.6M
[08/01 12:49:11     56s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:49:11     56s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:11     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:11     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.4 mem=2886.8M
[08/01 12:49:11     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2886.8M, EPOCH TIME: 1754077751.468566
[08/01 12:49:11     56s] Processing tracks to init pin-track alignment.
[08/01 12:49:11     56s] z: 2, totalTracks: 1
[08/01 12:49:11     56s] z: 4, totalTracks: 1
[08/01 12:49:11     56s] z: 6, totalTracks: 1
[08/01 12:49:11     56s] z: 8, totalTracks: 1
[08/01 12:49:11     56s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:11     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2886.8M, EPOCH TIME: 1754077751.470841
[08/01 12:49:11     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:11     56s] OPERPROF:     Starting CMU at level 3, MEM:2886.8M, EPOCH TIME: 1754077751.473547
[08/01 12:49:11     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2886.8M, EPOCH TIME: 1754077751.473710
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:11     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2886.8M, EPOCH TIME: 1754077751.474028
[08/01 12:49:11     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2886.8M, EPOCH TIME: 1754077751.474045
[08/01 12:49:11     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2886.8M, EPOCH TIME: 1754077751.474380
[08/01 12:49:11     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2886.8MB).
[08/01 12:49:11     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2886.8M, EPOCH TIME: 1754077751.474739
[08/01 12:49:11     56s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:49:11     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.4 mem=2886.8M
[08/01 12:49:11     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.8
[08/01 12:49:11     56s] Begin: Area Reclaim Optimization
[08/01 12:49:11     56s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.4/0:03:57.7 (0.2), mem = 2886.8M
[08/01 12:49:11     56s] ### Creating RouteCongInterface, started
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:11     56s] 
[08/01 12:49:11     56s] #optDebug: {0, 1.000}
[08/01 12:49:11     56s] ### Creating RouteCongInterface, finished
[08/01 12:49:11     56s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:11     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.4 mem=2886.8M
[08/01 12:49:11     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.4 mem=2886.8M
[08/01 12:49:11     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2886.8M, EPOCH TIME: 1754077751.527584
[08/01 12:49:11     56s] Found 0 hard placement blockage before merging.
[08/01 12:49:11     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2886.8M, EPOCH TIME: 1754077751.527707
[08/01 12:49:11     56s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.56
[08/01 12:49:11     56s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:11     56s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:49:11     56s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:11     56s] |   70.56%|        -|   0.000|   0.000|   0:00:00.0| 2886.8M|
[08/01 12:49:11     56s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 12:49:11     56s] |   70.56%|       17|   0.000|   0.000|   0:00:00.0| 2910.4M|
[08/01 12:49:11     56s] |   70.51%|        9|   0.000|   0.000|   0:00:00.0| 2910.4M|
[08/01 12:49:12     57s] |   70.16%|       82|   0.000|   0.000|   0:00:01.0| 2910.4M|
[08/01 12:49:12     57s] |   70.14%|        5|   0.000|   0.000|   0:00:00.0| 2910.4M|
[08/01 12:49:12     57s] |   70.14%|        0|   0.000|   0.000|   0:00:00.0[08/01 12:49:12     57s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
| 2910.4M|
[08/01 12:49:12     57s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 12:49:12     57s] |   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.4M|
[08/01 12:49:12     57s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:12     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 8 Resize = 87 **
[08/01 12:49:12     57s] --------------------------------------------------------------
[08/01 12:49:12     57s] |                                   | Total     | Sequential |
[08/01 12:49:12     57s] --------------------------------------------------------------
[08/01 12:49:12     57s] | Num insts resized                 |      83  |       8    |
[08/01 12:49:12     57s] | Num insts undone                  |       0  |       0    |
[08/01 12:49:12     57s] | Num insts Downsized               |      83  |       8    |
[08/01 12:49:12     57s] | Num insts Samesized               |       0  |       0    |
[08/01 12:49:12     57s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:49:12     57s] | Num multiple commits+uncommits    |       4  |       -    |
[08/01 12:49:12     57s] --------------------------------------------------------------
[08/01 12:49:12     57s] Bottom Preferred Layer:
[08/01 12:49:12     57s]     None
[08/01 12:49:12     57s] Finished writing unified metrics of routing constraints.
[08/01 12:49:12     57s] Via Pillar Rule:
[08/01 12:49:12     57s]     None
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Number of times islegalLocAvaiable called = 127 skipped = 0, called in commitmove = 87, skipped in commitmove = 0
[08/01 12:49:12     57s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[08/01 12:49:12     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2910.4M, EPOCH TIME: 1754077752.450388
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4651).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2910.4M, EPOCH TIME: 1754077752.459307
[08/01 12:49:12     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2910.4M, EPOCH TIME: 1754077752.460645
[08/01 12:49:12     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2910.4M, EPOCH TIME: 1754077752.460694
[08/01 12:49:12     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2910.4M, EPOCH TIME: 1754077752.462918
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] OPERPROF:       Starting CMU at level 4, MEM:2910.4M, EPOCH TIME: 1754077752.465716
[08/01 12:49:12     57s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2910.4M, EPOCH TIME: 1754077752.465866
[08/01 12:49:12     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2910.4M, EPOCH TIME: 1754077752.466127
[08/01 12:49:12     57s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2910.4M, EPOCH TIME: 1754077752.466144
[08/01 12:49:12     57s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2910.4M, EPOCH TIME: 1754077752.466304
[08/01 12:49:12     57s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2910.4M, EPOCH TIME: 1754077752.466637
[08/01 12:49:12     57s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2910.4M, EPOCH TIME: 1754077752.466726
[08/01 12:49:12     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2910.4M, EPOCH TIME: 1754077752.466754
[08/01 12:49:12     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2910.4M, EPOCH TIME: 1754077752.466770
[08/01 12:49:12     57s] TDRefine: refinePlace mode is spiral
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.5
[08/01 12:49:12     57s] OPERPROF: Starting RefinePlace at level 1, MEM:2910.4M, EPOCH TIME: 1754077752.466804
[08/01 12:49:12     57s] *** Starting place_detail (0:00:57.3 mem=2910.4M) ***
[08/01 12:49:12     57s] Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2910.4M, EPOCH TIME: 1754077752.472034
[08/01 12:49:12     57s] Starting refinePlace ...
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] One DDP V2 for no tweak run.
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:12     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:12     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:12     57s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:49:12     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:12     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:12     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2894.4MB) @(0:00:57.4 - 0:00:57.4).
[08/01 12:49:12     57s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:12     57s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.4MB
[08/01 12:49:12     57s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:12     57s]   maximum (X+Y) =         0.00 um
[08/01 12:49:12     57s]   mean    (X+Y) =         0.00 um
[08/01 12:49:12     57s] Total instances moved : 0
[08/01 12:49:12     57s] Summary Report:
[08/01 12:49:12     57s] Instances move: 0 (out of 4651 movable)
[08/01 12:49:12     57s] Instances flipped: 0
[08/01 12:49:12     57s] Mean displacement: 0.00 um
[08/01 12:49:12     57s] Max displacement: 0.00 um 
[08/01 12:49:12     57s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.077, REAL:0.077, MEM:2894.4M, EPOCH TIME: 1754077752.549438
[08/01 12:49:12     57s] Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
[08/01 12:49:12     57s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2894.4MB) @(0:00:57.3 - 0:00:57.4).
[08/01 12:49:12     57s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.4MB
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.5
[08/01 12:49:12     57s] *** Finished place_detail (0:00:57.4 mem=2894.4M) ***
[08/01 12:49:12     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.083, REAL:0.084, MEM:2894.4M, EPOCH TIME: 1754077752.550518
[08/01 12:49:12     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2894.4M, EPOCH TIME: 1754077752.566666
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4651).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2894.4M, EPOCH TIME: 1754077752.574763
[08/01 12:49:12     57s] *** maximum move = 0.00 um ***
[08/01 12:49:12     57s] *** Finished re-routing un-routed nets (2894.4M) ***
[08/01 12:49:12     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2894.4M, EPOCH TIME: 1754077752.583926
[08/01 12:49:12     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2894.4M, EPOCH TIME: 1754077752.586160
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] OPERPROF:     Starting CMU at level 3, MEM:2894.4M, EPOCH TIME: 1754077752.588585
[08/01 12:49:12     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2894.4M, EPOCH TIME: 1754077752.588743
[08/01 12:49:12     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2894.4M, EPOCH TIME: 1754077752.588972
[08/01 12:49:12     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2894.4M, EPOCH TIME: 1754077752.588987
[08/01 12:49:12     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2910.4M, EPOCH TIME: 1754077752.589445
[08/01 12:49:12     57s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2910.4M, EPOCH TIME: 1754077752.589791
[08/01 12:49:12     57s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2910.4M, EPOCH TIME: 1754077752.589880
[08/01 12:49:12     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2910.4M, EPOCH TIME: 1754077752.589907
[08/01 12:49:12     57s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2910.4M) ***
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.8
[08/01 12:49:12     57s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.5/0:03:58.8 (0.2), mem = 2910.4M
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] =============================================================================================
[08/01 12:49:12     57s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[08/01 12:49:12     57s] =============================================================================================
[08/01 12:49:12     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.8
[08/01 12:49:12     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:49:12     57s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:12     57s] [ OptGetWeight           ]    125   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ OptEval                ]    125   0:00:00.3  (  25.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:12     57s] [ OptCommit              ]    125   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.3
[08/01 12:49:12     57s] [ PostCommitDelayUpdate  ]    125   0:00:00.0  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:12     57s] [ IncrDelayCalc          ]    110   0:00:00.3  (  30.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:12     57s] [ RefinePlace            ]      1   0:00:00.2  (  13.6 % )     0:00:00.2 /  0:00:00.1    1.0
[08/01 12:49:12     57s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ IncrTimingUpdate       ]     33   0:00:00.2  (  16.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:12     57s] [ MISC                   ]          0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s]  AreaOpt #3 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2891.3M, EPOCH TIME: 1754077752.605788
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2830.3M, EPOCH TIME: 1754077752.613536
[08/01 12:49:12     57s] TotalInstCnt at PhyDesignMc Destruction: 4651
[08/01 12:49:12     57s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2830.31M, totSessionCpu=0:00:58).
[08/01 12:49:12     57s] **INFO: Flow update: Design timing is met.
[08/01 12:49:12     57s] OPTC: user 20.0
[08/01 12:49:12     57s] Begin: GigaOpt postEco DRV Optimization
[08/01 12:49:12     57s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/01 12:49:12     57s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/01 12:49:12     57s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.5/0:03:58.8 (0.2), mem = 2830.3M
[08/01 12:49:12     57s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.9
[08/01 12:49:12     57s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:12     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.5 mem=2830.3M
[08/01 12:49:12     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2830.3M, EPOCH TIME: 1754077752.653027
[08/01 12:49:12     57s] Processing tracks to init pin-track alignment.
[08/01 12:49:12     57s] z: 2, totalTracks: 1
[08/01 12:49:12     57s] z: 4, totalTracks: 1
[08/01 12:49:12     57s] z: 6, totalTracks: 1
[08/01 12:49:12     57s] z: 8, totalTracks: 1
[08/01 12:49:12     57s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:12     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2830.3M, EPOCH TIME: 1754077752.655223
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] OPERPROF:     Starting CMU at level 3, MEM:2830.3M, EPOCH TIME: 1754077752.657774
[08/01 12:49:12     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2830.3M, EPOCH TIME: 1754077752.657929
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:12     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2830.3M, EPOCH TIME: 1754077752.658197
[08/01 12:49:12     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2830.3M, EPOCH TIME: 1754077752.658214
[08/01 12:49:12     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2830.3M, EPOCH TIME: 1754077752.658576
[08/01 12:49:12     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB).
[08/01 12:49:12     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2830.3M, EPOCH TIME: 1754077752.658955
[08/01 12:49:12     57s] TotalInstCnt at PhyDesignMc Initialization: 4651
[08/01 12:49:12     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.6 mem=2830.3M
[08/01 12:49:12     57s] ### Creating RouteCongInterface, started
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] #optDebug: {0, 1.000}
[08/01 12:49:12     57s] ### Creating RouteCongInterface, finished
[08/01 12:49:12     57s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:12     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.6 mem=2830.3M
[08/01 12:49:12     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.6 mem=2830.3M
[08/01 12:49:12     57s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:49:12     57s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:49:12     57s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 12:49:12     57s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:49:12     57s] [GPS-DRV] All active and enabled setup views
[08/01 12:49:12     57s] [GPS-DRV]     nangate_view_setup
[08/01 12:49:12     57s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:49:12     57s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:49:12     57s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:49:12     57s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 12:49:12     57s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:49:12     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2887.5M, EPOCH TIME: 1754077752.770377
[08/01 12:49:12     57s] Found 0 hard placement blockage before merging.
[08/01 12:49:12     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2887.5M, EPOCH TIME: 1754077752.770456
[08/01 12:49:12     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:12     57s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 12:49:12     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:12     57s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 12:49:12     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:12     57s] Info: violation cost 6.023592 (cap = 0.023592, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:12     57s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.14%|          |         |
[08/01 12:49:12     57s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:12     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       1|       0|       1| 70.14%| 0:00:00.0|  2914.6M|
[08/01 12:49:12     57s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:12     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.14%| 0:00:00.0|  2914.6M|
[08/01 12:49:12     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] ###############################################################################
[08/01 12:49:12     57s] #
[08/01 12:49:12     57s] #  Large fanout net report:  
[08/01 12:49:12     57s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:49:12     57s] #     - current density: 70.14
[08/01 12:49:12     57s] #
[08/01 12:49:12     57s] #  List of high fanout nets:
[08/01 12:49:12     57s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:49:12     57s] #
[08/01 12:49:12     57s] ###############################################################################
[08/01 12:49:12     57s] Bottom Preferred Layer:
[08/01 12:49:12     57s]     None
[08/01 12:49:12     57s] Via Pillar Rule:
[08/01 12:49:12     57s]     None
[08/01 12:49:12     57s] Finished writing unified metrics of routing constraints.
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] =======================================================================
[08/01 12:49:12     57s]                 Reasons for remaining drv violations
[08/01 12:49:12     57s] =======================================================================
[08/01 12:49:12     57s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] MultiBuffering failure reasons
[08/01 12:49:12     57s] ------------------------------------------------
[08/01 12:49:12     57s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2914.6M) ***
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:12     57s] Total-nets :: 5599, Stn-nets :: 216, ratio :: 3.85783 %, Total-len 47745.6, Stn-len 2336.54
[08/01 12:49:12     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.6M, EPOCH TIME: 1754077752.871922
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2832.6M, EPOCH TIME: 1754077752.880934
[08/01 12:49:12     57s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.9
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] =============================================================================================
[08/01 12:49:12     57s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[08/01 12:49:12     57s] =============================================================================================
[08/01 12:49:12     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:12     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:12     57s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:12     57s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ OptEval                ]      2   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ OptCommit              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ IncrDelayCalc          ]      5   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:12     57s] [ DrvFindVioNets         ]      3   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:12     57s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:12     57s] [ MISC                   ]          0:00:00.1  (  46.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:49:12     57s] ---------------------------------------------------------------------------------------------
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:57.8/0:03:59.1 (0.2), mem = 2832.6M
[08/01 12:49:12     57s] End: GigaOpt postEco DRV Optimization
[08/01 12:49:12     57s] **INFO: Flow update: Design timing is met.
[08/01 12:49:12     57s] Running refinePlace -preserveRouting true -hardFence false
[08/01 12:49:12     57s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2832.6M, EPOCH TIME: 1754077752.883836
[08/01 12:49:12     57s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2832.6M, EPOCH TIME: 1754077752.883884
[08/01 12:49:12     57s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2832.6M, EPOCH TIME: 1754077752.883916
[08/01 12:49:12     57s] Processing tracks to init pin-track alignment.
[08/01 12:49:12     57s] z: 2, totalTracks: 1
[08/01 12:49:12     57s] z: 4, totalTracks: 1
[08/01 12:49:12     57s] z: 6, totalTracks: 1
[08/01 12:49:12     57s] z: 8, totalTracks: 1
[08/01 12:49:12     57s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:12     57s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2832.6M, EPOCH TIME: 1754077752.886316
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] OPERPROF:         Starting CMU at level 5, MEM:2832.6M, EPOCH TIME: 1754077752.889177
[08/01 12:49:12     57s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2832.6M, EPOCH TIME: 1754077752.889345
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:12     57s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:2832.6M, EPOCH TIME: 1754077752.889638
[08/01 12:49:12     57s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2832.6M, EPOCH TIME: 1754077752.889657
[08/01 12:49:12     57s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2832.6M, EPOCH TIME: 1754077752.890024
[08/01 12:49:12     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2832.6MB).
[08/01 12:49:12     57s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.007, MEM:2832.6M, EPOCH TIME: 1754077752.890418
[08/01 12:49:12     57s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2832.6M, EPOCH TIME: 1754077752.890435
[08/01 12:49:12     57s] TDRefine: refinePlace mode is spiral
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.6
[08/01 12:49:12     57s] OPERPROF:   Starting RefinePlace at level 2, MEM:2832.6M, EPOCH TIME: 1754077752.890471
[08/01 12:49:12     57s] *** Starting place_detail (0:00:57.8 mem=2832.6M) ***
[08/01 12:49:12     57s] Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] User Input Parameters:
[08/01 12:49:12     57s] - Congestion Driven    : Off
[08/01 12:49:12     57s] - Timing Driven        : Off
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Starting Small incrNP...
[08/01 12:49:12     57s] - Area-Violation Based : Off
[08/01 12:49:12     57s] - Start Rollback Level : -5
[08/01 12:49:12     57s] - Legalized            : On
[08/01 12:49:12     57s] - Window Based         : Off
[08/01 12:49:12     57s] - eDen incr mode       : Off
[08/01 12:49:12     57s] - Small incr mode      : On
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2832.6M, EPOCH TIME: 1754077752.895729
[08/01 12:49:12     57s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2832.6M, EPOCH TIME: 1754077752.896346
[08/01 12:49:12     57s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2832.6M, EPOCH TIME: 1754077752.897298
[08/01 12:49:12     57s] default core: bins with density > 0.750 = 22.22 % ( 18 / 81 )
[08/01 12:49:12     57s] Density distribution unevenness ratio = 4.061%
[08/01 12:49:12     57s] Density distribution unevenness ratio (U70) = 4.061%
[08/01 12:49:12     57s] Density distribution unevenness ratio (U80) = 0.036%
[08/01 12:49:12     57s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:49:12     57s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.002, MEM:2832.6M, EPOCH TIME: 1754077752.897359
[08/01 12:49:12     57s] cost 0.817568, thresh 1.000000
[08/01 12:49:12     57s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2832.6M)
[08/01 12:49:12     57s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:12     57s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2832.6M, EPOCH TIME: 1754077752.897500
[08/01 12:49:12     57s] Starting refinePlace ...
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] One DDP V2 for no tweak run.
[08/01 12:49:12     57s] (I)      Default pattern map key = top_default.
[08/01 12:49:12     57s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2832.6M, EPOCH TIME: 1754077752.904648
[08/01 12:49:12     57s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:12     57s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2832.6M, EPOCH TIME: 1754077752.904704
[08/01 12:49:12     57s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2832.6M, EPOCH TIME: 1754077752.904765
[08/01 12:49:12     57s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2832.6M, EPOCH TIME: 1754077752.904783
[08/01 12:49:12     57s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:12     57s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2832.6M, EPOCH TIME: 1754077752.904903
[08/01 12:49:12     57s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2832.6M, EPOCH TIME: 1754077752.904919
[08/01 12:49:12     57s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:12     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2832.6MB) @(0:00:57.8 - 0:00:57.8).
[08/01 12:49:12     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:12     57s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:12     57s] 
[08/01 12:49:12     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:12     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:12     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:12     57s] Move report: legalization moves 1 insts, mean move: 0.76 um, max move: 0.76 um spiral
[08/01 12:49:12     57s] 	Max move on inst (FE_OFC98_n4488): (36.48, 116.48) --> (37.24, 116.48)
[08/01 12:49:12     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:12     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:12     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2800.6MB) @(0:00:57.8 - 0:00:57.9).
[08/01 12:49:12     57s] Move report: Detail placement moves 1 insts, mean move: 0.76 um, max move: 0.76 um 
[08/01 12:49:12     57s] 	Max move on inst (FE_OFC98_n4488): (36.48, 116.48) --> (37.24, 116.48)
[08/01 12:49:12     57s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2800.6MB
[08/01 12:49:12     57s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:12     57s]   maximum (X+Y) =         0.76 um
[08/01 12:49:12     57s]   inst (FE_OFC98_n4488) with max move: (36.48, 116.48) -> (37.24, 116.48)
[08/01 12:49:12     57s]   mean    (X+Y) =         0.76 um
[08/01 12:49:12     57s] Total instances moved : 1
[08/01 12:49:12     57s] Summary Report:
[08/01 12:49:12     57s] Instances move: 1 (out of 4652 movable)
[08/01 12:49:12     57s] Instances flipped: 0
[08/01 12:49:12     57s] Mean displacement: 0.76 um
[08/01 12:49:12     57s] Max displacement: 0.76 um (Instance: FE_OFC98_n4488) (36.48, 116.48) -> (37.24, 116.48)
[08/01 12:49:12     57s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/01 12:49:12     57s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.087, REAL:0.088, MEM:2800.6M, EPOCH TIME: 1754077752.985115
[08/01 12:49:12     57s] Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
[08/01 12:49:12     57s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2800.6MB
[08/01 12:49:12     57s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2800.6MB) @(0:00:57.8 - 0:00:57.9).
[08/01 12:49:12     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.6
[08/01 12:49:12     57s] *** Finished place_detail (0:00:57.9 mem=2800.6M) ***
[08/01 12:49:12     57s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.095, REAL:0.096, MEM:2800.6M, EPOCH TIME: 1754077752.986310
[08/01 12:49:12     57s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2800.6M, EPOCH TIME: 1754077752.986331
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:12     57s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.009, MEM:2800.6M, EPOCH TIME: 1754077752.995598
[08/01 12:49:12     57s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.111, REAL:0.112, MEM:2800.6M, EPOCH TIME: 1754077752.995637
[08/01 12:49:12     57s] **INFO: Flow update: Design timing is met.
[08/01 12:49:12     57s] **INFO: Flow update: Design timing is met.
[08/01 12:49:13     57s] **INFO: Flow update: Design timing is met.
[08/01 12:49:13     57s] Register exp ratio and priority group on 0 nets on 5599 nets : 
[08/01 12:49:13     57s] 
[08/01 12:49:13     57s] Active setup views:
[08/01 12:49:13     57s]  nangate_view_setup
[08/01 12:49:13     57s]   Dominating endpoints: 0
[08/01 12:49:13     57s]   Dominating TNS: -0.000
[08/01 12:49:13     57s] 
[08/01 12:49:13     57s] Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
[08/01 12:49:13     57s] pre_route RC Extraction called for design top.
[08/01 12:49:13     57s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:13     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:13     57s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:13     57s] RCMode: PreRoute
[08/01 12:49:13     57s]       RC Corner Indexes            0   
[08/01 12:49:13     57s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:13     57s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:13     57s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:13     57s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:13     57s] Shrink Factor                : 1.00000
[08/01 12:49:13     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:49:13     57s] RC Grid backup saved.
[08/01 12:49:13     57s] 
[08/01 12:49:13     57s] Trim Metal Layers:
[08/01 12:49:13     57s] LayerId::1 widthSet size::1
[08/01 12:49:13     57s] LayerId::2 widthSet size::1
[08/01 12:49:13     57s] LayerId::3 widthSet size::1
[08/01 12:49:13     57s] LayerId::4 widthSet size::1
[08/01 12:49:13     57s] LayerId::5 widthSet size::1
[08/01 12:49:13     57s] LayerId::6 widthSet size::1
[08/01 12:49:13     57s] LayerId::7 widthSet size::1
[08/01 12:49:13     57s] LayerId::8 widthSet size::1
[08/01 12:49:13     57s] LayerId::9 widthSet size::1
[08/01 12:49:13     57s] LayerId::10 widthSet size::1
[08/01 12:49:13     57s] eee: pegSigSF::1.070000
[08/01 12:49:13     57s] Skipped RC grid update for preRoute extraction.
[08/01 12:49:13     57s] Initializing multi-corner resistance tables ...
[08/01 12:49:13     57s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:13     57s] eee: l::2 avDens::0.145397 usedTrk::1017.779752 availTrk::7000.000000 sigTrk::1017.779752
[08/01 12:49:13     57s] eee: l::3 avDens::0.152243 usedTrk::1446.309718 availTrk::9500.000000 sigTrk::1446.309718
[08/01 12:49:13     57s] eee: l::4 avDens::0.148613 usedTrk::668.759715 availTrk::4500.000000 sigTrk::668.759715
[08/01 12:49:13     57s] eee: l::5 avDens::0.033062 usedTrk::114.063715 availTrk::3450.000000 sigTrk::114.063715
[08/01 12:49:13     57s] eee: l::6 avDens::0.054011 usedTrk::164.732108 availTrk::3050.000000 sigTrk::164.732108
[08/01 12:49:13     57s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:13     57s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:13     57s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:13     57s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:13     57s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:13     57s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.245007 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.844200 pMod=81 wcR=0.535700 newSi=0.001900 wHLS=1.385712 siPrev=0 viaL=0.000000 crit=0.030975 shortMod=0.154874 fMod=0.007744 
[08/01 12:49:13     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2861.211M)
[08/01 12:49:13     57s] Skewing Data Summary (End_of_FINAL)
[08/01 12:49:13     58s] --------------------------------------------------
[08/01 12:49:13     58s]  Total skewed count:0
[08/01 12:49:13     58s] --------------------------------------------------
[08/01 12:49:13     58s] Starting delay calculation for Setup views
[08/01 12:49:13     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:13     58s] #################################################################################
[08/01 12:49:13     58s] # Design Stage: PreRoute
[08/01 12:49:13     58s] # Design Name: top
[08/01 12:49:13     58s] # Design Mode: 45nm
[08/01 12:49:13     58s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:13     58s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:13     58s] # Signoff Settings: SI Off 
[08/01 12:49:13     58s] #################################################################################
[08/01 12:49:13     58s] Calculate delays in BcWc mode...
[08/01 12:49:13     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 2851.2M, InitMEM = 2851.2M)
[08/01 12:49:13     58s] Start delay calculation (fullDC) (1 T). (MEM=2851.21)
[08/01 12:49:13     58s] End AAE Lib Interpolated Model. (MEM=2862.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:13     58s] Total number of fetched objects 5917
[08/01 12:49:13     58s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:13     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:13     58s] End delay calculation. (MEM=2849.8 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 12:49:13     58s] End delay calculation (fullDC). (MEM=2849.8 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:49:13     58s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2849.8M) ***
[08/01 12:49:14     58s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:58.9 mem=2849.8M)
[08/01 12:49:14     58s] OPTC: user 20.0
[08/01 12:49:14     58s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2849.80 MB )
[08/01 12:49:14     58s] (I)      ==================== Layers =====================
[08/01 12:49:14     58s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:14     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:14     58s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:14     58s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:14     58s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:14     58s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:14     58s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:14     58s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:14     58s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:14     58s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:14     58s] (I)      Started Import and model ( Curr Mem: 2849.80 MB )
[08/01 12:49:14     58s] (I)      Default pattern map key = top_default.
[08/01 12:49:14     58s] (I)      == Non-default Options ==
[08/01 12:49:14     58s] (I)      Build term to term wires                           : false
[08/01 12:49:14     58s] (I)      Maximum routing layer                              : 10
[08/01 12:49:14     58s] (I)      Number of threads                                  : 1
[08/01 12:49:14     58s] (I)      Method to set GCell size                           : row
[08/01 12:49:14     58s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:14     58s] (I)      Use row-based GCell size
[08/01 12:49:14     58s] (I)      Use row-based GCell align
[08/01 12:49:14     58s] (I)      layer 0 area = 0
[08/01 12:49:14     58s] (I)      layer 1 area = 0
[08/01 12:49:14     58s] (I)      layer 2 area = 0
[08/01 12:49:14     58s] (I)      layer 3 area = 0
[08/01 12:49:14     58s] (I)      layer 4 area = 0
[08/01 12:49:14     58s] (I)      layer 5 area = 0
[08/01 12:49:14     58s] (I)      layer 6 area = 0
[08/01 12:49:14     58s] (I)      layer 7 area = 0
[08/01 12:49:14     58s] (I)      layer 8 area = 0
[08/01 12:49:14     58s] (I)      layer 9 area = 0
[08/01 12:49:14     58s] (I)      GCell unit size   : 2800
[08/01 12:49:14     58s] (I)      GCell multiplier  : 1
[08/01 12:49:14     58s] (I)      GCell row height  : 2800
[08/01 12:49:14     58s] (I)      Actual row height : 2800
[08/01 12:49:14     58s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:14     58s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:14     58s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:14     58s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:14     58s] (I)      ============== Default via ===============
[08/01 12:49:14     58s] (I)      +---+------------------+-----------------+
[08/01 12:49:14     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:14     58s] (I)      +---+------------------+-----------------+
[08/01 12:49:14     58s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:14     58s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:14     58s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:14     58s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:14     58s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:14     58s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:14     58s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:14     58s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:14     58s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:14     58s] (I)      +---+------------------+-----------------+
[08/01 12:49:14     58s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:14     58s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:14     58s] [NR-eGR] Read 0 other shapes
[08/01 12:49:14     58s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:14     58s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:14     58s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:14     58s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:14     58s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:14     58s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:14     58s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:14     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:14     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:14     58s] [NR-eGR] Read 5562 nets ( ignored 0 )
[08/01 12:49:14     58s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:14     58s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:14     58s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:14     58s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:14     58s] (I)      Number of ignored nets                =      0
[08/01 12:49:14     58s] (I)      Number of connected nets              =      0
[08/01 12:49:14     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:14     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:14     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:14     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:14     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:14     58s] (I)      Ndr track 0 does not exist
[08/01 12:49:14     58s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:14     58s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:14     58s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:14     58s] (I)      Site width          :   380  (dbu)
[08/01 12:49:14     58s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:14     58s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:14     58s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:14     58s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:14     58s] (I)      Grid                :    98    98    10
[08/01 12:49:14     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:14     58s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:14     58s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:14     58s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:14     58s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:14     58s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:14     58s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:14     58s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:14     58s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:14     58s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:14     58s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:14     58s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:14     58s] (I)      --------------------------------------------------------
[08/01 12:49:14     58s] 
[08/01 12:49:14     58s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:14     58s] [NR-eGR] Rule id: 0  Nets: 5562
[08/01 12:49:14     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:14     58s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:14     58s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:14     58s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:14     58s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:14     58s] [NR-eGR] ========================================
[08/01 12:49:14     58s] [NR-eGR] 
[08/01 12:49:14     58s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:14     58s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:14     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:14     58s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:14     58s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:14     58s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:14     58s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:14     58s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:14     58s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:14     58s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:14     58s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:14     58s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:14     58s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:14     58s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:14     58s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:14     58s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2849.80 MB )
[08/01 12:49:14     58s] (I)      Reset routing kernel
[08/01 12:49:14     58s] (I)      Started Global Routing ( Curr Mem: 2849.80 MB )
[08/01 12:49:14     58s] (I)      totalPins=18569  totalGlobalPin=17727 (95.47%)
[08/01 12:49:14     58s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:14     58s] (I)      [08/01 12:49:14     58s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]

[08/01 12:49:14     58s] (I)      ============  Phase 1a Route ============
[08/01 12:49:14     58s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] (I)      ============  Phase 1b Route ============
[08/01 12:49:14     58s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:14     58s] (I)      Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[08/01 12:49:14     58s] (I)      Congestion metric : 0.00%H 0.08%V, 0.08%HV
[08/01 12:49:14     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] (I)      ============  Phase 1c Route ============
[08/01 12:49:14     58s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] (I)      ============  Phase 1d Route ============
[08/01 12:49:14     58s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] (I)      ============  Phase 1e Route ============
[08/01 12:49:14     58s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:14     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] (I)      ============  Phase 1l Route ============
[08/01 12:49:14     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:14     58s] (I)      Layer  2:      66153     16705        18           0       70044    ( 0.00%) 
[08/01 12:49:14     58s] (I)      Layer  3:      92215     16740         0           0       95060    ( 0.00%) 
[08/01 12:49:14     58s] (I)      Layer  4:      44384      7172         1           0       47530    ( 0.00%) 
[08/01 12:49:14     58s] (I)      Layer  5:      44750      1004         0           0       47530    ( 0.00%) 
[08/01 12:49:14     58s] (I)      Layer  6:      43267      1663         0           0       47530    ( 0.00%) 
[08/01 12:49:14     58s] (I)      Layer  7:      12921         2         0        1348       14495    ( 8.51%) 
[08/01 12:49:14     58s] (I)      Layer  8:      11346        20         0        3778       12065    (23.85%) 
[08/01 12:49:14     58s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:14     58s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:14     58s] (I)      Total:        324467     43306        19       13037      342581    ( 3.67%) 
[08/01 12:49:14     58s] (I)      
[08/01 12:49:14     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:14     58s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:49:14     58s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:49:14     58s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:49:14     58s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:14     58s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[08/01 12:49:14     58s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:49:14     58s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:14     58s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:14     58s] [NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/01 12:49:14     58s] [NR-eGR] 
[08/01 12:49:14     58s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2857.80 MB )
[08/01 12:49:14     58s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:14     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:14     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2857.80 MB )
[08/01 12:49:14     58s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:49:14     58s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:49:14     58s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:49:14     58s] (I)       Early Global Route kernel              100.00%  23.51 sec  23.59 sec  0.08 sec  0.06 sec 
[08/01 12:49:14     58s] (I)       +-Import and model                      37.86%  23.51 sec  23.54 sec  0.03 sec  0.02 sec 
[08/01 12:49:14     58s] (I)       | +-Create place DB                     10.78%  23.51 sec  23.52 sec  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | +-Import place data                 10.73%  23.51 sec  23.52 sec  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read instances and placement     3.17%  23.51 sec  23.51 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read nets                        7.44%  23.51 sec  23.52 sec  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | +-Create route DB                     21.49%  23.52 sec  23.54 sec  0.02 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | +-Import route data (1T)            21.22%  23.52 sec  23.54 sec  0.02 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read blockages ( Layer 2-10 )    5.14%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read routing blockages         0.00%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read instance blockages        0.63%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read PG blockages              1.28%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read clock blockages           0.33%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read other blockages           0.32%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read halo blockages            0.07%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Read boundary cut boxes        0.00%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read blackboxes                  0.01%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read prerouted                   3.13%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read unlegalized nets            0.42%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Read nets                        1.25%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Set up via pillars               0.04%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Initialize 3D grid graph         0.13%  23.53 sec  23.53 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Model blockage capacity          2.68%  23.53 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | | +-Initialize 3D capacity         2.38%  23.53 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | +-Read aux data                        0.00%  23.54 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | +-Others data preparation              0.30%  23.54 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | +-Create route kernel                  4.70%  23.54 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       +-Global Routing                        57.16%  23.54 sec  23.58 sec  0.04 sec  0.03 sec 
[08/01 12:49:14     58s] (I)       | +-Initialization                       1.86%  23.54 sec  23.54 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | +-Net group 1                         39.26%  23.54 sec  23.57 sec  0.03 sec  0.03 sec 
[08/01 12:49:14     58s] (I)       | | +-Generate topology                  4.95%  23.54 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1a                           8.75%  23.55 sec  23.55 sec  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | | +-Pattern routing (1T)             7.32%  23.55 sec  23.55 sec  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)       | | | +-Add via demand to 2D             1.19%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1b                           0.09%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1c                           0.01%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1d                           0.01%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1e                           0.10%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | | +-Route legalization               0.00%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | | +-Phase 1l                          23.81%  23.55 sec  23.57 sec  0.02 sec  0.02 sec 
[08/01 12:49:14     58s] (I)       | | | +-Layer assignment (1T)           23.14%  23.55 sec  23.57 sec  0.02 sec  0.02 sec 
[08/01 12:49:14     58s] (I)       | +-Clean cong LA                        0.01%  23.57 sec  23.57 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       +-Export 3D cong map                     1.41%  23.58 sec  23.59 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)       | +-Export 2D cong map                   0.16%  23.59 sec  23.59 sec  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)      ===================== Summary by functions =====================
[08/01 12:49:14     58s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:49:14     58s] (I)      ----------------------------------------------------------------
[08/01 12:49:14     58s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.06 sec 
[08/01 12:49:14     58s] (I)        1  Global Routing                  57.16%  0.04 sec  0.03 sec 
[08/01 12:49:14     58s] (I)        1  Import and model                37.86%  0.03 sec  0.02 sec 
[08/01 12:49:14     58s] (I)        1  Export 3D cong map               1.41%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Net group 1                     39.26%  0.03 sec  0.03 sec 
[08/01 12:49:14     58s] (I)        2  Create route DB                 21.49%  0.02 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        2  Create place DB                 10.78%  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        2  Create route kernel              4.70%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Initialization                   1.86%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Others data preparation          0.30%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1l                        23.81%  0.02 sec  0.02 sec 
[08/01 12:49:14     58s] (I)        3  Import route data (1T)          21.22%  0.02 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        3  Import place data               10.73%  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1a                         8.75%  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        3  Generate topology                4.95%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1e                         0.10%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Layer assignment (1T)           23.14%  0.02 sec  0.02 sec 
[08/01 12:49:14     58s] (I)        4  Read nets                        8.69%  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        4  Pattern routing (1T)             7.32%  0.01 sec  0.01 sec 
[08/01 12:49:14     58s] (I)        4  Read blockages ( Layer 2-10 )    5.14%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Read instances and placement     3.17%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Read prerouted                   3.13%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Model blockage capacity          2.68%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Add via demand to 2D             1.19%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Read unlegalized nets            0.42%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Initialize 3D capacity           2.38%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read PG blockages                1.28%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read instance blockages          0.63%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read clock blockages             0.33%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read other blockages             0.32%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read halo blockages              0.07%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:49:14     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2857.8M, EPOCH TIME: 1754077754.094103
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:14     58s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:14     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2873.8M, EPOCH TIME: 1754077754.095075
[08/01 12:49:14     58s] [hotspot] Hotspot report including placement blocked areas
[08/01 12:49:14     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2873.8M, EPOCH TIME: 1754077754.095160
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:14     58s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:14     58s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:14     58s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:14     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2873.8M, EPOCH TIME: 1754077754.096255
[08/01 12:49:14     58s] Reported timing to dir ./timingReports
[08/01 12:49:14     58s] **opt_design ... cpu = 0:00:19, real = 0:00:19, mem = 2045.7M, totSessionCpu=0:00:59 **
[08/01 12:49:14     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2816.8M, EPOCH TIME: 1754077754.100927
[08/01 12:49:14     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:14     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:14     58s] 
[08/01 12:49:14     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:14     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2816.8M, EPOCH TIME: 1754077754.104100
[08/01 12:49:14     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:14     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] ------------------------------------------------------------------
[08/01 12:49:15     59s]      opt_design Final Summary
[08/01 12:49:15     59s] ------------------------------------------------------------------
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] Setup views included:
[08/01 12:49:15     59s]  nangate_view_setup 
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] +--------------------+---------+---------+---------+
[08/01 12:49:15     59s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:49:15     59s] +--------------------+---------+---------+---------+
[08/01 12:49:15     59s] |           WNS (ns):| -0.002  | -0.002  |  0.938  |
[08/01 12:49:15     59s] |           TNS (ns):| -0.004  | -0.004  |  0.000  |
[08/01 12:49:15     59s] |    Violating Paths:|    5    |    5    |    0    |
[08/01 12:49:15     59s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:49:15     59s] +--------------------+---------+---------+---------+
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] +----------------+-------------------------------+------------------+
[08/01 12:49:15     59s] |                |              Real             |       Total      |
[08/01 12:49:15     59s] |    DRVs        +------------------+------------+------------------|
[08/01 12:49:15     59s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:49:15     59s] +----------------+------------------+------------+------------------+
[08/01 12:49:15     59s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:15     59s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:15     59s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:15     59s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:15     59s] +----------------+------------------+------------+------------------+
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.408842
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:15     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2817.0M, EPOCH TIME: 1754077755.412596
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] Density: 70.144%
[08/01 12:49:15     59s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] ------------------------------------------------------------------
[08/01 12:49:15     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.416727
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:15     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2817.0M, EPOCH TIME: 1754077755.419883
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] **opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 2049.4M, totSessionCpu=0:00:59 **
[08/01 12:49:15     59s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/01 12:49:15     59s] Type 'man IMPOPT-3195' for more detail.
[08/01 12:49:15     59s] *** Finished opt_design ***
[08/01 12:49:15     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:49:15     59s] UM:*                                      -0.004 ns         -0.002 ns  final
[08/01 12:49:15     59s] UM: Running design category ...
[08/01 12:49:15     59s] All LLGs are deleted
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.468789
[08/01 12:49:15     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2817.0M, EPOCH TIME: 1754077755.468850
[08/01 12:49:15     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.468935
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2817.0M, EPOCH TIME: 1754077755.469106
[08/01 12:49:15     59s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:15     59s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:15     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2817.0M, EPOCH TIME: 1754077755.470995
[08/01 12:49:15     59s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:49:15     59s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:49:15     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2817.0M, EPOCH TIME: 1754077755.472128
[08/01 12:49:15     59s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:49:15     59s] SiteArray: use 319,488 bytes
[08/01 12:49:15     59s] SiteArray: current memory after site array memory allocation 2817.0M
[08/01 12:49:15     59s] SiteArray: FP blocked sites are writable
[08/01 12:49:15     59s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2817.0M, EPOCH TIME: 1754077755.472885
[08/01 12:49:15     59s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2817.0M, EPOCH TIME: 1754077755.475855
[08/01 12:49:15     59s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:49:15     59s] Atter site array init, number of instance map data is 0.
[08/01 12:49:15     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2817.0M, EPOCH TIME: 1754077755.476307
[08/01 12:49:15     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2817.0M, EPOCH TIME: 1754077755.476499
[08/01 12:49:15     59s] All LLGs are deleted
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.477816
[08/01 12:49:15     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2817.0M, EPOCH TIME: 1754077755.477847
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] 	Current design flip-flop statistics
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] Single-Bit FF Count          :          582
[08/01 12:49:15     59s] Multi-Bit FF Count           :            0
[08/01 12:49:15     59s] Total Bit Count              :          582
[08/01 12:49:15     59s] Total FF Count               :          582
[08/01 12:49:15     59s] Bits Per Flop                :        1.000
[08/01 12:49:15     59s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:49:15     59s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s]             Multi-bit cell usage statistics
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] ============================================================
[08/01 12:49:15     59s] Sequential Multibit cells usage statistics
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] Total 0
[08/01 12:49:15     59s] ============================================================
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] Category            Num of Insts Rejected     Reasons
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s] ------------------------------------------------------------
[08/01 12:49:15     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:49:15     59s] UM:          19.19             20         -0.004 ns         -0.002 ns  opt_design_prects
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.8 real=0:00:22.2)
[08/01 12:49:15     59s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:49:15     59s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[08/01 12:49:15     59s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[08/01 12:49:15     59s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.5 real=0:00:04.6)
[08/01 12:49:15     59s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[08/01 12:49:15     59s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:49:15     59s] Deleting Lib Analyzer.
[08/01 12:49:15     59s] clean pInstBBox. size 0
[08/01 12:49:15     59s] All LLGs are deleted
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2817.0M, EPOCH TIME: 1754077755.669465
[08/01 12:49:15     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2817.0M, EPOCH TIME: 1754077755.669517
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] TimeStamp Deleting Cell Server End ...
[08/01 12:49:15     59s] Disable CTE adjustment.
[08/01 12:49:15     59s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:49:15     59s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:49:15     59s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:49:15     59s] VSMManager cleared!
[08/01 12:49:15     59s] **place_opt_design ... cpu = 0:00:30, real = 0:00:32, mem = 2729.0M **
[08/01 12:49:15     59s] *** Finished GigaPlace ***
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] *** Summary of all messages that are not suppressed in this session:
[08/01 12:49:15     59s] Severity  ID               Count  Summary                                  
[08/01 12:49:15     59s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/01 12:49:15     59s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[08/01 12:49:15     59s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/01 12:49:15     59s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 12:49:15     59s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/01 12:49:15     59s] WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
[08/01 12:49:15     59s] *** Message Summary: 129 warning(s), 0 error(s)
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] *** place_opt_design #1 [finish] : cpu/real = 0:00:29.8/0:00:32.3 (0.9), totSession cpu/real = 0:00:59.4/0:04:01.9 (0.2), mem = 2729.0M
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] =============================================================================================
[08/01 12:49:15     59s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[08/01 12:49:15     59s] =============================================================================================
[08/01 12:49:15     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:15     59s] ---------------------------------------------------------------------------------------------
[08/01 12:49:15     59s] [ InitOpt                ]      1   0:00:00.5  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 12:49:15     59s] [ WnsOpt                 ]      1   0:00:01.8  (   5.6 % )     0:00:02.5 /  0:00:02.5    1.0
[08/01 12:49:15     59s] [ GlobalOpt              ]      1   0:00:03.7  (  11.5 % )     0:00:03.7 /  0:00:03.7    1.0
[08/01 12:49:15     59s] [ DrvOpt                 ]      3   0:00:01.2  (   3.8 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:49:15     59s] [ SimplifyNetlist        ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:15     59s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:49:15     59s] [ AreaOpt                ]      3   0:00:02.2  (   6.8 % )     0:00:02.3 /  0:00:02.3    1.0
[08/01 12:49:15     59s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:15     59s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:01.2    0.5
[08/01 12:49:15     59s] [ DrvReport              ]      2   0:00:01.3  (   3.9 % )     0:00:01.3 /  0:00:00.1    0.1
[08/01 12:49:15     59s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:15     59s] [ SlackTraversorInit     ]      5   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 12:49:15     59s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:15     59s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:15     59s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:49:15     59s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:49:15     59s] [ GlobalPlace            ]      1   0:00:11.6  (  35.9 % )     0:00:11.7 /  0:00:10.5    0.9
[08/01 12:49:15     59s] [ IncrReplace            ]      1   0:00:04.6  (  14.1 % )     0:00:05.4 /  0:00:05.3    1.0
[08/01 12:49:15     59s] [ RefinePlace            ]      4   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:15     59s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:49:15     59s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:15     59s] [ TimingUpdate           ]     34   0:00:00.9  (   2.6 % )     0:00:02.2 /  0:00:02.1    1.0
[08/01 12:49:15     59s] [ FullDelayCalc          ]      3   0:00:01.9  (   6.0 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 12:49:15     59s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:49:15     59s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:15     59s] [ MISC                   ]          0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.6    1.0
[08/01 12:49:15     59s] ---------------------------------------------------------------------------------------------
[08/01 12:49:15     59s]  place_opt_design #1 TOTAL          0:00:32.3  ( 100.0 % )     0:00:32.3 /  0:00:29.8    0.9
[08/01 12:49:15     59s] ---------------------------------------------------------------------------------------------
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] @@file 2: set_db route_early_global_bottom_routing_layer 2 ;
[08/01 12:49:15     59s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:49:15     59s] @@file 2: set_db route_early_global_top_routing_layer 10 ;
[08/01 12:49:15     59s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:49:15     59s] @@file 2: set_db route_early_global_honor_power_domain false ;
[08/01 12:49:15     59s] @@file 2: set_db route_early_global_honor_partition_pin_guide true
[08/01 12:49:15     59s] @@file 3: route_early_global 
[08/01 12:49:15     59s] #% Begin route_early_global (date=08/01 12:49:15, mem=1952.9M)
[08/01 12:49:15     59s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      ==================== Layers =====================
[08/01 12:49:15     59s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:15     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:15     59s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:15     59s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:15     59s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:15     59s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:15     59s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:15     59s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:15     59s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:15     59s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:15     59s] (I)      Started Import and model ( Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      Default pattern map key = top_default.
[08/01 12:49:15     59s] (I)      == Non-default Options ==
[08/01 12:49:15     59s] (I)      Maximum routing layer                              : 10
[08/01 12:49:15     59s] (I)      Number of threads                                  : 1
[08/01 12:49:15     59s] (I)      Method to set GCell size                           : row
[08/01 12:49:15     59s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:15     59s] (I)      Use row-based GCell size
[08/01 12:49:15     59s] (I)      Use row-based GCell align
[08/01 12:49:15     59s] (I)      layer 0 area = 0
[08/01 12:49:15     59s] (I)      layer 1 area = 0
[08/01 12:49:15     59s] (I)      layer 2 area = 0
[08/01 12:49:15     59s] (I)      layer 3 area = 0
[08/01 12:49:15     59s] (I)      layer 4 area = 0
[08/01 12:49:15     59s] (I)      layer 5 area = 0
[08/01 12:49:15     59s] (I)      layer 6 area = 0
[08/01 12:49:15     59s] (I)      layer 7 area = 0
[08/01 12:49:15     59s] (I)      layer 8 area = 0
[08/01 12:49:15     59s] (I)      layer 9 area = 0
[08/01 12:49:15     59s] (I)      GCell unit size   : 2800
[08/01 12:49:15     59s] (I)      GCell multiplier  : 1
[08/01 12:49:15     59s] (I)      GCell row height  : 2800
[08/01 12:49:15     59s] (I)      Actual row height : 2800
[08/01 12:49:15     59s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:15     59s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:15     59s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:15     59s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:15     59s] (I)      ============== Default via ===============
[08/01 12:49:15     59s] (I)      +---+------------------+-----------------+
[08/01 12:49:15     59s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:15     59s] (I)      +---+------------------+-----------------+
[08/01 12:49:15     59s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:15     59s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:15     59s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:15     59s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:15     59s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:15     59s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:15     59s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:15     59s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:15     59s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:15     59s] (I)      +---+------------------+-----------------+
[08/01 12:49:15     59s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:15     59s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:15     59s] [NR-eGR] Read 0 other shapes
[08/01 12:49:15     59s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:15     59s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:15     59s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:15     59s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:15     59s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:15     59s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:15     59s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:15     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:15     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:15     59s] [NR-eGR] Read 5562 nets ( ignored 0 )
[08/01 12:49:15     59s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:15     59s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:15     59s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:15     59s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:15     59s] (I)      Number of ignored nets                =      0
[08/01 12:49:15     59s] (I)      Number of connected nets              =      0
[08/01 12:49:15     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:15     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:15     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:15     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:15     59s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:15     59s] (I)      Ndr track 0 does not exist
[08/01 12:49:15     59s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:15     59s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:15     59s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:15     59s] (I)      Site width          :   380  (dbu)
[08/01 12:49:15     59s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:15     59s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:15     59s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:15     59s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:15     59s] (I)      Grid                :    98    98    10
[08/01 12:49:15     59s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:15     59s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:15     59s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:15     59s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:15     59s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:15     59s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:15     59s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:15     59s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:15     59s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:15     59s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:15     59s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:15     59s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:15     59s] (I)      --------------------------------------------------------
[08/01 12:49:15     59s] 
[08/01 12:49:15     59s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:15     59s] [NR-eGR] Rule id: 0  Nets: 5562
[08/01 12:49:15     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:15     59s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:15     59s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:15     59s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:15     59s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:15     59s] [NR-eGR] ========================================
[08/01 12:49:15     59s] [NR-eGR] 
[08/01 12:49:15     59s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:15     59s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:15     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:15     59s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:15     59s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:15     59s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:15     59s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:15     59s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:15     59s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:15     59s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:15     59s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:15     59s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:15     59s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:15     59s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:15     59s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:15     59s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      Reset routing kernel
[08/01 12:49:15     59s] (I)      Started Global Routing ( Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      totalPins=18569  totalGlobalPin=17727 (95.47%)
[08/01 12:49:15     59s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1a Route ============
[08/01 12:49:15     59s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[08/01 12:49:15     59s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1b Route ============
[08/01 12:49:15     59s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:15     59s] (I)      Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[08/01 12:49:15     59s] (I)      Congestion metric : 0.00%H 0.08%V, 0.08%HV
[08/01 12:49:15     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1c Route ============
[08/01 12:49:15     59s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1d Route ============
[08/01 12:49:15     59s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1e Route ============
[08/01 12:49:15     59s] (I)      Usage: 31257 = (14844 H, 16413 V) = (9.56% H, 9.64% V) = (2.078e+04um H, 2.298e+04um V)
[08/01 12:49:15     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] (I)      ============  Phase 1l Route ============
[08/01 12:49:15     59s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:15     59s] (I)      Layer  2:      66153     16705        18           0       70044    ( 0.00%) 
[08/01 12:49:15     59s] (I)      Layer  3:      92215     16740         0           0       95060    ( 0.00%) 
[08/01 12:49:15     59s] (I)      Layer  4:      44384      7172         1           0       47530    ( 0.00%) 
[08/01 12:49:15     59s] (I)      Layer  5:      44750      1004         0           0       47530    ( 0.00%) 
[08/01 12:49:15     59s] (I)      Layer  6:      43267      1663         0           0       47530    ( 0.00%) 
[08/01 12:49:15     59s] (I)      Layer  7:      12921         2         0        1348       14495    ( 8.51%) 
[08/01 12:49:15     59s] (I)      Layer  8:      11346        20         0        3778       12065    (23.85%) 
[08/01 12:49:15     59s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:15     59s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:15     59s] (I)      Total:        324467     43306        19       13037      342581    ( 3.67%) 
[08/01 12:49:15     59s] (I)      
[08/01 12:49:15     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:15     59s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:49:15     59s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:49:15     59s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:49:15     59s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:15     59s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[08/01 12:49:15     59s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:49:15     59s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:15     59s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:15     59s] [NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/01 12:49:15     59s] [NR-eGR] 
[08/01 12:49:15     59s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:15     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:15     59s] (I)      ============= Track Assignment ============
[08/01 12:49:15     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:49:15     59s] (I)      Run Multi-thread track assignment
[08/01 12:49:15     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] (I)      Started Export ( Curr Mem: 2728.99 MB )
[08/01 12:49:15     59s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:49:15     59s] [NR-eGR] ------------------------------------
[08/01 12:49:15     59s] [NR-eGR]  metal1   (1H)             0  18569 
[08/01 12:49:15     59s] [NR-eGR]  metal2   (2V)         14418  23223 
[08/01 12:49:15     59s] [NR-eGR]  metal3   (3H)         20883   7128 
[08/01 12:49:15     59s] [NR-eGR]  metal4   (4V)          9345    534 
[08/01 12:49:15     59s] [NR-eGR]  metal5   (5H)          1149    434 
[08/01 12:49:15     59s] [NR-eGR]  metal6   (6V)          2343      2 
[08/01 12:49:15     59s] [NR-eGR]  metal7   (7H)             1      2 
[08/01 12:49:15     59s] [NR-eGR]  metal8   (8V)            29      0 
[08/01 12:49:15     59s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:49:15     59s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:49:15     59s] [NR-eGR] ------------------------------------
[08/01 12:49:15     59s] [NR-eGR]           Total        48167  49892 
[08/01 12:49:15     59s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:15     59s] [NR-eGR] Total half perimeter of net bounding box: 47833um
[08/01 12:49:15     59s] [NR-eGR] Total length: 48167um, number of vias: 49892
[08/01 12:49:15     59s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:15     59s] [NR-eGR] Total eGR-routed clock nets wire length: 1752um, number of vias: 1712
[08/01 12:49:15     59s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:15     59s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2719.48 MB )
[08/01 12:49:15     59s] Saved RC grid cleaned up.
[08/01 12:49:15     59s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:49:15     59s] (I)       Step                                         %[08/01 12:49:15     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.19 sec, Curr Mem: 2719.48 MB )
      Start     Finish      Real       CPU 
[08/01 12:49:15     59s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:49:15     59s] (I)       Early Global Route kernel              100.00%  25.20 sec  25.39 sec  0.19 sec  0.17 sec 
[08/01 12:49:15     59s] (I)       +-Import and model                      16.94%  25.20 sec  25.24 sec  0.03 sec  0.02 sec 
[08/01 12:49:15     59s] (I)       | +-Create place DB                      4.79%  25.20 sec  25.21 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | +-Import place data                  4.77%  25.20 sec  25.21 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read instances and placement     1.33%  25.20 sec  25.21 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read nets                        3.40%  25.21 sec  25.21 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | +-Create route DB                      9.96%  25.21 sec  25.23 sec  0.02 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | +-Import route data (1T)             9.85%  25.21 sec  25.23 sec  0.02 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.29%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read routing blockages         0.00%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read instance blockages        0.31%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read PG blockages              0.54%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read clock blockages           0.14%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read other blockages           0.13%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read halo blockages            0.03%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Read boundary cut boxes        0.00%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read blackboxes                  0.01%  25.22 sec  25.22 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read prerouted                   1.58%  25.22 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read unlegalized nets            0.18%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Read nets                        0.65%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Set up via pillars               0.02%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Initialize 3D grid graph         0.05%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Model blockage capacity          1.21%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | | +-Initialize 3D capacity         1.07%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Read aux data                        0.00%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Others data preparation              0.14%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Create route kernel                  1.77%  25.23 sec  25.24 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       +-Global Routing                        26.51%  25.24 sec  25.29 sec  0.05 sec  0.04 sec 
[08/01 12:49:15     59s] (I)       | +-Initialization                       0.90%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Net group 1                         16.92%  25.24 sec  25.27 sec  0.03 sec  0.03 sec 
[08/01 12:49:15     59s] (I)       | | +-Generate topology                  2.25%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1a                           3.68%  25.24 sec  25.25 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | | +-Pattern routing (1T)             3.05%  25.24 sec  25.25 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | | +-Add via demand to 2D             0.53%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1b                           0.04%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1c                           0.01%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1d                           0.01%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1e                           0.04%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | | +-Route legalization               0.00%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | | +-Phase 1l                          10.24%  25.25 sec  25.27 sec  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)       | | | +-Layer assignment (1T)            9.97%  25.25 sec  25.27 sec  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)       | +-Clean cong LA                        0.00%  25.27 sec  25.27 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       +-Export 3D cong map                     0.63%  25.29 sec  25.29 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Export 2D cong map                   0.07%  25.29 sec  25.29 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       +-Extract Global 3D Wires                0.35%  25.29 sec  25.29 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       +-Track Assignment (1T)                 20.53%  25.29 sec  25.33 sec  0.04 sec  0.04 sec 
[08/01 12:49:15     59s] (I)       | +-Initialization                       0.11%  25.29 sec  25.29 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Track Assignment Kernel             20.13%  25.29 sec  25.33 sec  0.04 sec  0.04 sec 
[08/01 12:49:15     59s] (I)       | +-Free Memory                          0.00%  25.33 sec  25.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       +-Export                                30.76%  25.33 sec  25.39 sec  0.06 sec  0.06 sec 
[08/01 12:49:15     59s] (I)       | +-Export DB wires                      8.37%  25.33 sec  25.35 sec  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)       | | +-Export all nets                    6.35%  25.33 sec  25.34 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | | +-Set wire vias                      1.57%  25.34 sec  25.35 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Report wirelength                    2.58%  25.35 sec  25.35 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)       | +-Update net boxes                     3.62%  25.35 sec  25.36 sec  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)       | +-Update timing                       16.10%  25.36 sec  25.39 sec  0.03 sec  0.03 sec 
[08/01 12:49:15     59s] (I)       +-Postprocess design                     0.03%  25.39 sec  25.39 sec  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)      ===================== Summary by functions =====================
[08/01 12:49:15     59s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:49:15     59s] (I)      ----------------------------------------------------------------
[08/01 12:49:15     59s] (I)        0  Early Global Route kernel      100.00%  0.19 sec  0.17 sec 
[08/01 12:49:15     59s] (I)        1  Export                          30.76%  0.06 sec  0.06 sec 
[08/01 12:49:15     59s] (I)        1  Global Routing                  26.51%  0.05 sec  0.04 sec 
[08/01 12:49:15     59s] (I)        1  Track Assignment (1T)           20.53%  0.04 sec  0.04 sec 
[08/01 12:49:15     59s] (I)        1  Import and model                16.94%  0.03 sec  0.02 sec 
[08/01 12:49:15     59s] (I)        1  Export 3D cong map               0.63%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        1  Extract Global 3D Wires          0.35%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        1  Postprocess design               0.03%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Track Assignment Kernel         20.13%  0.04 sec  0.04 sec 
[08/01 12:49:15     59s] (I)        2  Net group 1                     16.92%  0.03 sec  0.03 sec 
[08/01 12:49:15     59s] (I)        2  Update timing                   16.10%  0.03 sec  0.03 sec 
[08/01 12:49:15     59s] (I)        2  Create route DB                  9.96%  0.02 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        2  Export DB wires                  8.37%  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)        2  Create place DB                  4.79%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        2  Update net boxes                 3.62%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        2  Report wirelength                2.58%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Create route kernel              1.77%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Initialization                   1.01%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1l                        10.24%  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)        3  Import route data (1T)           9.85%  0.02 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        3  Export all nets                  6.35%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        3  Import place data                4.77%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1a                         3.68%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        3  Generate topology                2.25%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Set wire vias                    1.57%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Layer assignment (1T)            9.97%  0.02 sec  0.02 sec 
[08/01 12:49:15     59s] (I)        4  Read nets                        4.05%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        4  Pattern routing (1T)             3.05%  0.01 sec  0.01 sec 
[08/01 12:49:15     59s] (I)        4  Read blockages ( Layer 2-10 )    2.29%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Read prerouted                   1.58%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Read instances and placement     1.33%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Model blockage capacity          1.21%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Add via demand to 2D             0.53%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Initialize 3D capacity           1.07%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read PG blockages                0.54%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read clock blockages             0.14%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read other blockages             0.13%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:49:15     59s] Reset Parastics called with the command reset_parasitics[08/01 12:49:15     59s] #% End route_early_global (date=08/01 12:49:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1952.9M, current mem=1919.7M)
[08/01 12:49:15     59s] @@file 4: reset_parasitics 
[08/01 12:49:15     59s] @@file 5: extract_rc
[08/01 12:49:15     59s] Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
[08/01 12:49:15     59s] pre_route RC Extraction called for design top.
[08/01 12:49:15     59s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:15     59s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:15     59s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:15     59s] RCMode: PreRoute
[08/01 12:49:15     59s]       RC Corner Indexes            0   
[08/01 12:49:15     59s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:15     59s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:15     59s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:15     59s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:15     59s] Shrink Factor                : 1.00000
[08/01 12:49:15     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.

[08/01 12:49:15     59s] Trim Metal Layers:
[08/01 12:49:15     59s] LayerId::1 widthSet size::1
[08/01 12:49:15     59s] LayerId::2 widthSet size::1
[08/01 12:49:15     59s] LayerId::3 widthSet size::1
[08/01 12:49:15     59s] LayerId::4 widthSet size::1
[08/01 12:49:15     59s] LayerId::5 widthSet size::1
[08/01 12:49:15     59s] LayerId::6 widthSet size::1
[08/01 12:49:15     59s] LayerId::7 widthSet size::1
[08/01 12:49:15     59s] LayerId::8 widthSet size::1
[08/01 12:49:15     59s] LayerId::9 widthSet size::1
[08/01 12:49:15     59s] LayerId::10 widthSet size::1
[08/01 12:49:15     59s] eee: pegSigSF::1.070000
[08/01 12:49:15     59s] Updating RC grid for preRoute extraction ...
[08/01 12:49:15     59s] Initializing multi-corner resistance tables ...
[08/01 12:49:15     59s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:15     59s] eee: l::2 avDens::0.147213 usedTrk::1030.492681 availTrk::7000.000000 sigTrk::1030.492681
[08/01 12:49:15     59s] eee: l::3 avDens::0.157175 usedTrk::1493.162683 availTrk::9500.000000 sigTrk::1493.162683
[08/01 12:49:15     59s] eee: l::4 avDens::0.146801 usedTrk::667.942856 availTrk::4550.000000 sigTrk::667.942856
[08/01 12:49:15     59s] eee: l::5 avDens::0.024891 usedTrk::82.139429 availTrk::3300.000000 sigTrk::82.139429
[08/01 12:49:15     59s] eee: l::6 avDens::0.053120 usedTrk::167.326751 availTrk::3150.000000 sigTrk::167.326751
[08/01 12:49:15     59s] eee: l::7 avDens::0.001200 usedTrk::0.040000 availTrk::33.333333 sigTrk::0.040000
[08/01 12:49:15     59s] eee: l::8 avDens::0.040800 usedTrk::2.040000 availTrk::50.000000 sigTrk::2.040000
[08/01 12:49:15     59s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:15     59s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:15     59s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:15     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.243722 uaWl=1.000000 uaWlH=0.267100 aWlH=0.000000 lMod=0 pMax=0.845500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:49:15     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2710.477M)
[08/01 12:49:15     59s] @@file 6: time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
[08/01 12:49:15     59s] #optDebug: fT-S <1 1 0 0 0>
[08/01 12:49:15     59s] *** time_design #1 [begin] : totSession cpu/real = 0:00:59.7/0:04:02.2 (0.2), mem = 2710.5M
[08/01 12:49:15     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2710.5M, EPOCH TIME: 1754077755.968606
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] All LLGs are deleted
[08/01 12:49:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:15     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2710.5M, EPOCH TIME: 1754077755.968662
[08/01 12:49:15     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1754077755.968685
[08/01 12:49:15     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1754077755.968739
[08/01 12:49:15     59s] Start to check current routing status for nets...
[08/01 12:49:15     59s] All nets are already routed correctly.
[08/01 12:49:15     59s] End to check current routing status for nets (mem=2710.5M)
[08/01 12:49:15     59s] Effort level <high> specified for reg2reg path_group
[08/01 12:49:16     59s] All LLGs are deleted
[08/01 12:49:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.3M, EPOCH TIME: 1754077756.112125
[08/01 12:49:16     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.3M, EPOCH TIME: 1754077756.112181
[08/01 12:49:16     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.3M, EPOCH TIME: 1754077756.112919
[08/01 12:49:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2720.3M, EPOCH TIME: 1754077756.113090
[08/01 12:49:16     59s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:16     59s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:16     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2720.3M, EPOCH TIME: 1754077756.115136
[08/01 12:49:16     59s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:49:16     59s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:49:16     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2720.3M, EPOCH TIME: 1754077756.116197
[08/01 12:49:16     59s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:49:16     59s] SiteArray: use 319,488 bytes
[08/01 12:49:16     59s] SiteArray: current memory after site array memory allocation 2720.3M
[08/01 12:49:16     59s] SiteArray: FP blocked sites are writable
[08/01 12:49:16     59s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2720.3M, EPOCH TIME: 1754077756.117280
[08/01 12:49:16     59s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2720.3M, EPOCH TIME: 1754077756.120465
[08/01 12:49:16     59s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:49:16     59s] Atter site array init, number of instance map data is 0.
[08/01 12:49:16     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2720.3M, EPOCH TIME: 1754077756.120996
[08/01 12:49:16     59s] 
[08/01 12:49:16     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:16     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.009, MEM:2720.3M, EPOCH TIME: 1754077756.121540
[08/01 12:49:16     59s] All LLGs are deleted
[08/01 12:49:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:16     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.3M, EPOCH TIME: 1754077756.122640
[08/01 12:49:16     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.3M, EPOCH TIME: 1754077756.122674
[08/01 12:49:16     59s] Starting delay calculation for Setup views
[08/01 12:49:16     59s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:16     59s] #################################################################################
[08/01 12:49:16     59s] # Design Stage: PreRoute
[08/01 12:49:16     59s] # Design Name: top
[08/01 12:49:16     59s] # Design Mode: 45nm
[08/01 12:49:16     59s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:16     59s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:16     59s] # Signoff Settings: SI Off 
[08/01 12:49:16     59s] #################################################################################
[08/01 12:49:16     59s] Calculate delays in BcWc mode...
[08/01 12:49:16     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 2718.3M, InitMEM = 2718.3M)
[08/01 12:49:16     59s] Start delay calculation (fullDC) (1 T). (MEM=2718.26)
[08/01 12:49:16     59s] End AAE Lib Interpolated Model. (MEM=2729.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:16     60s] Total number of fetched objects 5917
[08/01 12:49:16     60s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:16     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:16     60s] End delay calculation. (MEM=2753.47 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 12:49:16     60s] End delay calculation (fullDC). (MEM=2753.47 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:49:16     60s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2753.5M) ***
[08/01 12:49:16     60s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:01 mem=2753.5M)
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] ------------------------------------------------------------------
[08/01 12:49:18     60s]          time_design Summary
[08/01 12:49:18     60s] ------------------------------------------------------------------
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] Setup views included:
[08/01 12:49:18     60s]  nangate_view_setup 
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] +--------------------+---------+---------+---------+
[08/01 12:49:18     60s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:49:18     60s] +--------------------+---------+---------+---------+
[08/01 12:49:18     60s] |           WNS (ns):| -0.006  | -0.006  |  0.938  |
[08/01 12:49:18     60s] |           TNS (ns):| -0.032  | -0.032  |  0.000  |
[08/01 12:49:18     60s] |    Violating Paths:|   12    |   12    |    0    |
[08/01 12:49:18     60s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:49:18     60s] +--------------------+---------+---------+---------+
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] +----------------+-------------------------------+------------------+
[08/01 12:49:18     60s] |                |              Real             |       Total      |
[08/01 12:49:18     60s] |    DRVs        +------------------+------------+------------------|
[08/01 12:49:18     60s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:49:18     60s] +----------------+------------------+------------+------------------+
[08/01 12:49:18     60s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:18     60s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:18     60s] |   max_fanout   |      0 (0)       |     0      [08/01 12:49:18     60s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |
[08/01 12:49:18     60s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:18     60s] +----------------+------------------+------------+------------------+
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] All LLGs are deleted
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.156967
[08/01 12:49:18     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077758.157038
[08/01 12:49:18     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.157885
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2720.6M, EPOCH TIME: 1754077758.158060
[08/01 12:49:18     60s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:18     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:18     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2720.6M, EPOCH TIME: 1754077758.160271
[08/01 12:49:18     60s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:18     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:18     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2720.6M, EPOCH TIME: 1754077758.161399
[08/01 12:49:18     60s] Fast DP-INIT is on for default
[08/01 12:49:18     60s] Atter site array init, number of instance map data is 0.
[08/01 12:49:18     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2720.6M, EPOCH TIME: 1754077758.162311
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:18     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2720.6M, EPOCH TIME: 1754077758.162890
[08/01 12:49:18     60s] All LLGs are deleted
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.164101
[08/01 12:49:18     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077758.164137
[08/01 12:49:18     60s] Density: 70.144%
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:49:18     60s] ------------------------------------------------------------------
[08/01 12:49:18     60s] All LLGs are deleted
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.166504
[08/01 12:49:18     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077758.166566
[08/01 12:49:18     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.167355
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2720.6M, EPOCH TIME: 1754077758.167489
[08/01 12:49:18     60s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:18     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:18     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2720.6M, EPOCH TIME: 1754077758.169597
[08/01 12:49:18     60s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:18     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:18     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2720.6M, EPOCH TIME: 1754077758.170548
[08/01 12:49:18     60s] Fast DP-INIT is on for default
[08/01 12:49:18     60s] Atter site array init, number of instance map data is 0.
[08/01 12:49:18     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2720.6M, EPOCH TIME: 1754077758.171256
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:18     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2720.6M, EPOCH TIME: 1754077758.171749
[08/01 12:49:18     60s] All LLGs are deleted
[08/01 12:49:18     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:18     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.6M, EPOCH TIME: 1754077758.172568
[08/01 12:49:18     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077758.172601
[08/01 12:49:18     60s] Reported timing to dir timingReports
[08/01 12:49:18     60s] Total CPU time: 1.12 sec
[08/01 12:49:18     60s] Total Real time: 3.0 sec
[08/01 12:49:18     60s] Total Memory Usage: 2720.648438 Mbytes
[08/01 12:49:18     60s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] =============================================================================================
[08/01 12:49:18     60s]  Final TAT Report : time_design #1                                              21.18-s099_1
[08/01 12:49:18     60s] =============================================================================================
[08/01 12:49:18     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:18     60s] ---------------------------------------------------------------------------------------------
[08/01 12:49:18     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:18     60s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:02.1 /  0:00:01.0    0.5
[08/01 12:49:18     60s] [ DrvReport              ]      1   0:00:01.2  (  53.1 % )     0:00:01.2 /  0:00:00.1    0.1
[08/01 12:49:18     60s] [ TimingUpdate           ]      1   0:00:00.2  (   8.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:18     60s] [ FullDelayCalc          ]      1   0:00:00.6  (  26.2 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:18     60s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:49:18     60s] [ GenerateReports        ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:18     60s] [ MISC                   ]          0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 12:49:18     60s] ---------------------------------------------------------------------------------------------
[08/01 12:49:18     60s]  time_design #1 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.1    0.5
[08/01 12:49:18     60s] ---------------------------------------------------------------------------------------------
[08/01 12:49:18     60s] 
[08/01 12:49:18     60s] *** time_design #1 [finish] : cpu/real = 0:00:01.1/0:00:02.2 (0.5), totSession cpu/real = 0:01:00.8/0:04:04.4 (0.2), mem = 2720.6M
[08/01 12:49:18     60s] @@file 7: set_db opt_drv_fix_max_cap true ;
[08/01 12:49:18     60s] @@file 7: set_db opt_drv_fix_max_tran true ;
[08/01 12:49:18     60s] @@file 7: set_db opt_fix_fanout_load true
[08/01 12:49:18     60s] @@file 8: opt_design -pre_cts
[08/01 12:49:18     60s] Executing: place_opt_design -opt
[08/01 12:49:18     60s] **INFO: User settings:
[08/01 12:49:24     66s] delaycal_enable_high_fanout                                    true
[08/01 12:49:24     66s] delaycal_ignore_net_load                                       false
[08/01 12:49:24     66s] delaycal_socv_accuracy_mode                                    low
[08/01 12:49:24     66s] setAnalysisMode -cts                                           postCTS
[08/01 12:49:24     66s] setDelayCalMode -engine                                        aae
[08/01 12:49:24     66s] design_process_node                                            45
[08/01 12:49:24     66s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:49:24     66s] extract_rc_engine                                              pre_route
[08/01 12:49:24     66s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:49:24     66s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:49:24     66s] opt_drv_fix_max_cap                                            true
[08/01 12:49:24     66s] opt_drv_fix_max_tran                                           true
[08/01 12:49:24     66s] opt_drv_margin                                                 0.0
[08/01 12:49:24     66s] opt_fix_drv                                                    true
[08/01 12:49:24     66s] opt_fix_fanout_load                                            true
[08/01 12:49:24     66s] opt_resize_flip_flops                                          true
[08/01 12:49:24     66s] opt_setup_target_slack                                         0.0
[08/01 12:49:24     66s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:49:24     66s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:49:24     66s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:49:24     66s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:49:24     66s] route_early_global_bottom_routing_layer                        2
[08/01 12:49:24     66s] route_early_global_honor_partition_pin_guide                   true
[08/01 12:49:24     66s] route_early_global_honor_power_domain                          false
[08/01 12:49:24     66s] route_early_global_top_routing_layer                           10
[08/01 12:49:24     66s] getAnalysisMode -cts                                           postCTS
[08/01 12:49:24     66s] getDelayCalMode -engine                                        aae
[08/01 12:49:24     66s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:49:24     66s] getAnalysisMode -cts                                           postCTS
[08/01 12:49:24     66s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
[08/01 12:49:24     66s] *** Starting GigaPlace ***
[08/01 12:49:24     66s] #optDebug: fT-E <X 2 3 1 0>
[08/01 12:49:24     66s] #optDebug: fT-E <X 2 3 1 0>
[08/01 12:49:24     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2720.6M, EPOCH TIME: 1754077764.382179
[08/01 12:49:24     66s] Processing tracks to init pin-track alignment.
[08/01 12:49:24     66s] z: 2, totalTracks: 1
[08/01 12:49:24     66s] z: 4, totalTracks: 1
[08/01 12:49:24     66s] z: 6, totalTracks: 1
[08/01 12:49:24     66s] z: 8, totalTracks: 1
[08/01 12:49:24     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:24     66s] All LLGs are deleted
[08/01 12:49:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.384030
[08/01 12:49:24     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.3M, EPOCH TIME: 1754077764.384120
[08/01 12:49:24     66s] # Building top llgBox search-tree.
[08/01 12:49:24     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2720.3M, EPOCH TIME: 1754077764.384943
[08/01 12:49:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2720.3M, EPOCH TIME: 1754077764.385228
[08/01 12:49:24     66s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:24     66s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:24     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2720.3M, EPOCH TIME: 1754077764.387278
[08/01 12:49:24     66s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:24     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 12:49:24     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2720.3M, EPOCH TIME: 1754077764.388420
[08/01 12:49:24     66s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:49:24     66s] SiteArray: use 319,488 bytes
[08/01 12:49:24     66s] SiteArray: current memory after site array memory allocation 2720.6M
[08/01 12:49:24     66s] SiteArray: FP blocked sites are writable
[08/01 12:49:24     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:24     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2720.6M, EPOCH TIME: 1754077764.389318
[08/01 12:49:24     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:2720.6M, EPOCH TIME: 1754077764.392500
[08/01 12:49:24     66s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:49:24     66s] Atter site array init, number of instance map data is 0.
[08/01 12:49:24     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2720.6M, EPOCH TIME: 1754077764.392959
[08/01 12:49:24     66s] 
[08/01 12:49:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:24     66s] OPERPROF:     Starting CMU at level 3, MEM:2720.6M, EPOCH TIME: 1754077764.393339
[08/01 12:49:24     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.393804
[08/01 12:49:24     66s] 
[08/01 12:49:24     66s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:24     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2720.6M, EPOCH TIME: 1754077764.394075
[08/01 12:49:24     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.394093
[08/01 12:49:24     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.394477
[08/01 12:49:24     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2720.6MB).
[08/01 12:49:24     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2720.6M, EPOCH TIME: 1754077764.395416
[08/01 12:49:24     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2720.6M, EPOCH TIME: 1754077764.395433
[08/01 12:49:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] All LLGs are deleted
[08/01 12:49:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.405234
[08/01 12:49:24     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.405280
[08/01 12:49:24     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2720.6M, EPOCH TIME: 1754077764.405561
[08/01 12:49:24     66s] VSMManager cleared!
[08/01 12:49:24     66s] 
[08/01 12:49:24     66s] =============================================================================================
[08/01 12:49:24     66s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.18-s099_1
[08/01 12:49:24     66s] =============================================================================================
[08/01 12:49:24     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:24     66s] ---------------------------------------------------------------------------------------------
[08/01 12:49:24     66s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:24     66s] ---------------------------------------------------------------------------------------------
[08/01 12:49:24     66s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:24     66s] ---------------------------------------------------------------------------------------------
[08/01 12:49:24     66s] 
[08/01 12:49:24     66s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
[08/01 12:49:24     66s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
[08/01 12:49:24     66s] Enable CTE adjustment.
[08/01 12:49:24     66s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1952.2M, totSessionCpu=0:01:07 **
[08/01 12:49:24     67s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 12:49:24     67s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:49:24     67s] GigaOpt running with 1 threads.
[08/01 12:49:24     67s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
[08/01 12:49:24     67s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 12:49:24     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2720.6M, EPOCH TIME: 1754077764.418117
[08/01 12:49:24     67s] Processing tracks to init pin-track alignment.
[08/01 12:49:24     67s] z: 2, totalTracks: 1
[08/01 12:49:24     67s] z: 4, totalTracks: 1
[08/01 12:49:24     67s] z: 6, totalTracks: 1
[08/01 12:49:24     67s] z: 8, totalTracks: 1
[08/01 12:49:24     67s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:24     67s] All LLGs are deleted
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.419638
[08/01 12:49:24     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.419685
[08/01 12:49:24     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.420449
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2720.6M, EPOCH TIME: 1754077764.420647
[08/01 12:49:24     67s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:24     67s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:24     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2720.6M, EPOCH TIME: 1754077764.422641
[08/01 12:49:24     67s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:24     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:24     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2720.6M, EPOCH TIME: 1754077764.423454
[08/01 12:49:24     67s] Fast DP-INIT is on for default
[08/01 12:49:24     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:24     67s] Atter site array init, number of instance map data is 0.
[08/01 12:49:24     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2720.6M, EPOCH TIME: 1754077764.424626
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:24     67s] OPERPROF:     Starting CMU at level 3, MEM:2720.6M, EPOCH TIME: 1754077764.425067
[08/01 12:49:24     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.425233
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:24     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2720.6M, EPOCH TIME: 1754077764.425530
[08/01 12:49:24     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2720.6M, EPOCH TIME: 1754077764.425548
[08/01 12:49:24     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2720.6M, EPOCH TIME: 1754077764.425752
[08/01 12:49:24     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2720.6MB).
[08/01 12:49:24     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.009, MEM:2720.6M, EPOCH TIME: 1754077764.426775
[08/01 12:49:24     67s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2720.6M, EPOCH TIME: 1754077764.426812
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2720.6M, EPOCH TIME: 1754077764.436731
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:49:24     67s] Summary for sequential cells identification: 
[08/01 12:49:24     67s]   Identified SBFF number: 16
[08/01 12:49:24     67s]   Identified MBFF number: 0
[08/01 12:49:24     67s]   Identified SB Latch number: 0
[08/01 12:49:24     67s]   Identified MB Latch number: 0
[08/01 12:49:24     67s]   Not identified SBFF number: 0
[08/01 12:49:24     67s]   Not identified MBFF number: 0
[08/01 12:49:24     67s]   Not identified SB Latch number: 0
[08/01 12:49:24     67s]   Not identified MB Latch number: 0
[08/01 12:49:24     67s]   Number of sequential cells which are not FFs: 13
[08/01 12:49:24     67s]  Visiting view : nangate_view_setup
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:49:24     67s]  Visiting view : nangate_view_hold
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:49:24     67s] TLC MultiMap info (StdDelay):
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:49:24     67s]  Setting StdDelay to: 8.5ps
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] Creating Lib Analyzer ...
[08/01 12:49:24     67s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:24     67s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:24     67s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:24     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] Creating Lib Analyzer, finished. 
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:49:24     67s] Type 'man IMPOPT-665' for more detail.
[08/01 12:49:24     67s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 12:49:24     67s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:49:24     67s] #optDebug: fT-S <1 2 3 1 0>
[08/01 12:49:24     67s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1957.0M, totSessionCpu=0:01:07 **
[08/01 12:49:24     67s] *** opt_design -pre_cts ***
[08/01 12:49:24     67s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 12:49:24     67s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 12:49:24     67s] Hold Target Slack: user slack 0
[08/01 12:49:24     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2726.7M, EPOCH TIME: 1754077764.615860
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:24     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2726.7M, EPOCH TIME: 1754077764.618833
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] Multi-VT timing optimization disabled based on library information.
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:49:24     67s] Deleting Lib Analyzer.
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Deleting Cell Server End ...
[08/01 12:49:24     67s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:49:24     67s] Summary for sequential cells identification: 
[08/01 12:49:24     67s]   Identified SBFF number: 16
[08/01 12:49:24     67s]   Identified MBFF number: 0
[08/01 12:49:24     67s]   Identified SB Latch number: 0
[08/01 12:49:24     67s]   Identified MB Latch number: 0
[08/01 12:49:24     67s]   Not identified SBFF number: 0
[08/01 12:49:24     67s]   Not identified MBFF number: 0
[08/01 12:49:24     67s]   Not identified SB Latch number: 0
[08/01 12:49:24     67s]   Not identified MB Latch number: 0
[08/01 12:49:24     67s]   Number of sequential cells which are not FFs: 13
[08/01 12:49:24     67s]  Visiting view : nangate_view_setup
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:49:24     67s]  Visiting view : nangate_view_hold
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:49:24     67s] TLC MultiMap info (StdDelay):
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:49:24     67s]  Setting StdDelay to: 8.5ps
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Deleting Cell Server End ...
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] Creating Lib Analyzer ...
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:49:24     67s] Summary for sequential cells identification: 
[08/01 12:49:24     67s]   Identified SBFF number: 16
[08/01 12:49:24     67s]   Identified MBFF number: 0
[08/01 12:49:24     67s]   Identified SB Latch number: 0
[08/01 12:49:24     67s]   Identified MB Latch number: 0
[08/01 12:49:24     67s]   Not identified SBFF number: 0
[08/01 12:49:24     67s]   Not identified MBFF number: 0
[08/01 12:49:24     67s]   Not identified SB Latch number: 0
[08/01 12:49:24     67s]   Not identified MB Latch number: 0
[08/01 12:49:24     67s]   Number of sequential cells which are not FFs: 13
[08/01 12:49:24     67s]  Visiting view : nangate_view_setup
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:49:24     67s]  Visiting view : nangate_view_hold
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:49:24     67s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:49:24     67s] TLC MultiMap info (StdDelay):
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:49:24     67s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:49:24     67s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:49:24     67s]  Setting StdDelay to: 8.5ps
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:49:24     67s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:24     67s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:24     67s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:24     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] Creating Lib Analyzer, finished. 
[08/01 12:49:24     67s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2726.7M, EPOCH TIME: 1754077764.786711
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] All LLGs are deleted
[08/01 12:49:24     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:24     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2726.7M, EPOCH TIME: 1754077764.786742
[08/01 12:49:24     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2726.7M, EPOCH TIME: 1754077764.786761
[08/01 12:49:24     67s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2726.7M, EPOCH TIME: 1754077764.786819
[08/01 12:49:24     67s] {MMLU 0 0 5599}
[08/01 12:49:24     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=2726.7M
[08/01 12:49:24     67s] (I)      ==================== Layers =====================
[08/01 12:49:24     67s] (I)      +-----+----+---------+---------[08/01 12:49:24     67s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2726.66 MB )
+--------+-------+
[08/01 12:49:24     67s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:24     67s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:24     67s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:24     67s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:24     67s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:24     67s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:24     67s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:24     67s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:24     67s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:24     67s] (I)      Started Import and model ( Curr Mem: 2726.66 MB )
[08/01 12:49:24     67s] (I)      Default pattern map key = top_default.
[08/01 12:49:24     67s] (I)      Number of ignored instance 0
[08/01 12:49:24     67s] (I)      Number of inbound cells 0
[08/01 12:49:24     67s] (I)      Number of opened ILM blockages 0
[08/01 12:49:24     67s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 12:49:24     67s] (I)      numMoveCells=4652, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 12:49:24     67s] (I)      cell height: 2800, count: 4652
[08/01 12:49:24     67s] (I)      Number of nets = 5562 ( 37 ignored )
[08/01 12:49:24     67s] (I)      Read rows... (mem=2726.7M)
[08/01 12:49:24     67s] (I)      Done Read rows (cpu=0.000s, mem=2726.7M)
[08/01 12:49:24     67s] (I)      Identified Clock instances: Flop 582, Clock buffer/inverter 0, Gate 0, Logic 0
[08/01 12:49:24     67s] (I)      Read module constraints... (mem=2726.7M)
[08/01 12:49:24     67s] (I)      Done Read module constraints (cpu=0.000s, mem=2726.7M)
[08/01 12:49:24     67s] (I)      == Non-default Options ==
[08/01 12:49:24     67s] (I)      Maximum routing layer                              : 10
[08/01 12:49:24     67s] (I)      Buffering-aware routing                            : true
[08/01 12:49:24     67s] (I)      Spread congestion away from blockages              : true
[08/01 12:49:24     67s] (I)      Number of threads                                  : 1
[08/01 12:49:24     67s] (I)      Overflow penalty cost                              : 10
[08/01 12:49:24     67s] (I)      Punch through distance                             : 1456.340000
[08/01 12:49:24     67s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:49:24     67s] (I)      Method to set GCell size                           : row
[08/01 12:49:24     67s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:24     67s] (I)      Use row-based GCell size
[08/01 12:49:24     67s] (I)      Use row-based GCell align
[08/01 12:49:24     67s] (I)      layer 0 area = 0
[08/01 12:49:24     67s] (I)      layer 1 area = 0
[08/01 12:49:24     67s] (I)      layer 2 area = 0
[08/01 12:49:24     67s] (I)      layer 3 area = 0
[08/01 12:49:24     67s] (I)      layer 4 area = 0
[08/01 12:49:24     67s] (I)      layer 5 area = 0
[08/01 12:49:24     67s] (I)      layer 6 area = 0
[08/01 12:49:24     67s] (I)      layer 7 area = 0
[08/01 12:49:24     67s] (I)      layer 8 area = 0
[08/01 12:49:24     67s] (I)      layer 9 area = 0
[08/01 12:49:24     67s] (I)      GCell unit size   : 2800
[08/01 12:49:24     67s] (I)      GCell multiplier  : 1
[08/01 12:49:24     67s] (I)      GCell row height  : 2800
[08/01 12:49:24     67s] (I)      Actual row height : 2800
[08/01 12:49:24     67s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:24     67s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:24     67s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:24     67s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:24     67s] (I)      ============== Default via ===============
[08/01 12:49:24     67s] (I)      +---+------------------+-----------------+
[08/01 12:49:24     67s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:24     67s] (I)      +---+------------------+-----------------+
[08/01 12:49:24     67s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:24     67s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:24     67s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:24     67s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:24     67s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:24     67s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:24     67s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:24     67s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:24     67s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:24     67s] (I)      +---+------------------+-----------------+
[08/01 12:49:24     67s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:24     67s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:24     67s] [NR-eGR] Read 0 other shapes
[08/01 12:49:24     67s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:24     67s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:24     67s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:24     67s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:24     67s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:24     67s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:24     67s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:24     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:24     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:24     67s] [NR-eGR] Read 5562 nets ( ignored 0 )
[08/01 12:49:24     67s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:24     67s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:24     67s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:24     67s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:24     67s] (I)      Number of ignored nets                =      0
[08/01 12:49:24     67s] (I)      Number of connected nets              =      0
[08/01 12:49:24     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:24     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:24     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:24     67s] (I)      Constructing bin map
[08/01 12:49:24     67s] (I)      Initialize bin information with width=5600 height=5600
[08/01 12:49:24     67s] (I)      Done constructing bin map
[08/01 12:49:24     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:24     67s] (I)      Ndr track 0 does not exist
[08/01 12:49:24     67s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:24     67s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:24     67s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:24     67s] (I)      Site width          :   380  (dbu)
[08/01 12:49:24     67s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:24     67s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:24     67s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:24     67s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:24     67s] (I)      Grid                :    98    98    10
[08/01 12:49:24     67s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:24     67s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:24     67s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:24     67s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:24     67s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:24     67s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:24     67s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:24     67s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:24     67s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:24     67s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:24     67s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:24     67s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:24     67s] (I)      --------------------------------------------------------
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:24     67s] [NR-eGR] Rule id: 0  Nets: 5562
[08/01 12:49:24     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:24     67s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:24     67s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:24     67s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:24     67s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:24     67s] [NR-eGR] ========================================
[08/01 12:49:24     67s] [NR-eGR] 
[08/01 12:49:24     67s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:24     67s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:24     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:24     67s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:24     67s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:24     67s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:24     67s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:24     67s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:24     67s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:24     67s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:24     67s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:24     67s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:24     67s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:24     67s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:24     67s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:24     67s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2728.02 MB )
[08/01 12:49:24     67s] (I)      Reset routing kernel
[08/01 12:49:24     67s] (I)      Started Global Routing ( Curr Mem: 2728.02 MB )
[08/01 12:49:24     67s] (I)      totalPins=18569  totalGlobalPin=17727 (95.47%)
[08/01 12:49:24     67s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:24     67s] (I)      #blocked areas for congestion spreading : 0
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1a Route ============
[08/01 12:49:24     67s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[08/01 12:49:24     67s] (I)      Usage: 31521 = (15237 H, 16284 V) = (9.82% H, 9.57% V) = (2.133e+04um H, 2.280e+04um V)
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1b Route ============
[08/01 12:49:24     67s] (I)      Usage: 31521 = (15237 H, 16284 V) = (9.82% H, 9.57% V) = (2.133e+04um H, 2.280e+04um V)
[08/01 12:49:24     67s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.412940e+04um
[08/01 12:49:24     67s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[08/01 12:49:24     67s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1c Route ============
[08/01 12:49:24     67s] (I)      Usage: 31521 = (15237 H, 16284 V) = (9.82% H, 9.57% V) = (2.133e+04um H, 2.280e+04um V)
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1d Route ============
[08/01 12:49:24     67s] (I)      Usage: 31521 = (15237 H, 16284 V) = (9.82% H, 9.57% V) = (2.133e+04um H, 2.280e+04um V)
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1e Route ============
[08/01 12:49:24     67s] (I)      Usage: 31521 = (15237 H, 16284 V) = (9.82% H, 9.57% V) = (2.133e+04um H, 2.280e+04um V)
[08/01 12:49:24     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.412940e+04um
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] (I)      ============  Phase 1l Route ============
[08/01 12:49:24     67s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:24     67s] (I)      Layer  2:      66153     16698        17           0       70044    ( 0.00%) 
[08/01 12:49:24     67s] (I)      Layer  3:      92215     17054         0           0       95060    ( 0.00%) 
[08/01 12:49:24     67s] (I)      Layer  4:      44384      7179         2           0       47530    ( 0.00%) 
[08/01 12:49:24     67s] (I)      Layer  5:      44750      1116         0           0       47530    ( 0.00%) 
[08/01 12:49:24     67s] (I)      Layer  6:      43267      1606         0           0       47530    ( 0.00%) 
[08/01 12:49:24     67s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:49:24     67s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:49:24     67s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:24     67s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:24     67s] (I)      Total:        324467     43653        19       13037      342581    ( 3.67%) 
[08/01 12:49:24     67s] (I)      
[08/01 12:49:24     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:24     67s] [NR-eGR]                        OverCon            
[08/01 12:49:24     67s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:49:24     67s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:49:24     67s] [NR-eGR] ----------------------------------------------
[08/01 12:49:24     67s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[08/01 12:49:24     67s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal4 ( 4)         2( 0.02%)   ( 0.02%) 
[08/01 12:49:24     67s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:24     67s] [NR-eGR] ----------------------------------------------
[08/01 12:49:24     67s] [NR-eGR]        Total        17( 0.02%)   ( 0.02%) 
[08/01 12:49:24     67s] [NR-eGR] 
[08/01 12:49:24     67s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2729.52 MB )
[08/01 12:49:24     67s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:24     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:24     67s] (I)      ============= Track Assignment ============
[08/01 12:49:24     67s] (I)      Started Track Assignment (1T) ( Curr Mem: 2729.52 MB )
[08/01 12:49:24     67s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:49:24     67s] (I)      Run Multi-thread track assignment
[08/01 12:49:24     67s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2729.52 MB )
[08/01 12:49:24     67s] (I)      Started Export ( Curr Mem: 2729.52 MB )
[08/01 12:49:24     67s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:49:24     67s] [NR-eGR] ------------------------------------
[08/01 12:49:24     67s] [NR-eGR]  metal1   (1H)             0  18569 
[08/01 12:49:24     67s] [NR-eGR]  metal2   (2V)         14350  23316 
[08/01 12:49:24     67s] [NR-eGR]  metal3   (3H)         21218   7076 
[08/01 12:49:24     67s] [NR-eGR]  metal4   (4V)          9384    558 
[08/01 12:49:24     67s] [NR-eGR]  metal5   (5H)          1310    427 
[08/01 12:49:24     67s] [NR-eGR]  metal6   (6V)          2272      0 
[08/01 12:49:24     67s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:49:24     67s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:49:24     67s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:49:24     67s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:49:24     67s] [NR-eGR] ------------------------------------
[08/01 12:49:24     67s] [NR-eGR]           Total        48535  49946 
[08/01 12:49:24     67s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:24     67s] [NR-eGR] Total half perimeter of net bounding box: 47833um
[08/01 12:49:24     67s] [NR-eGR] Total length: 48535um, number of vias: 49946
[08/01 12:49:24     67s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:24     67s] [NR-eGR] Total eGR-routed clock nets wire length: 1842um, number of vias: 1707
[08/01 12:49:24     67s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:24     67s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2720.01 MB )
[08/01 12:49:24     67s] (I)      ====================================== Runtime Summary =======================================
[08/01 12:49:24     67s] (I)       Step                                             %      Start     Finish      Real[08/01 12:49:24     67s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 2720.01 MB )
       CPU 
[08/01 12:49:24     67s] (I)      ----------------------------------------------------------------------------------------------
[08/01 12:49:24     67s] (I)       Early Global Route kernel                  100.00%  34.29 sec  34.47 sec  0.18 sec  0.16 sec 
[08/01 12:49:24     67s] (I)       +-Import and model                          16.41%  34.29 sec  34.32 sec  0.03 sec  0.02 sec 
[08/01 12:49:24     67s] (I)       | +-Create place DB                          4.80%  34.29 sec  34.30 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | +-Import place data                      4.78%  34.29 sec  34.30 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read instances and placement         1.19%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read nets                            2.95%  34.29 sec  34.30 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | +-Create route DB                          8.90%  34.30 sec  34.32 sec  0.02 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | +-Import route data (1T)                 8.78%  34.30 sec  34.32 sec  0.02 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read blockages ( Layer 2-10 )        2.73%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read routing blockages             0.00%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read instance blockages            0.25%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read PG blockages                  0.55%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read clock blockages               0.20%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read other blockages               0.19%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read halo blockages                0.03%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Read boundary cut boxes            0.00%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read blackboxes                      0.01%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read prerouted                       0.10%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read unlegalized nets                0.17%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Read nets                            0.60%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Set up via pillars                   0.02%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Initialize 3D grid graph             0.05%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Model blockage capacity              1.13%  34.31 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Initialize 3D capacity             1.00%  34.31 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Read aux data                            0.23%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Others data preparation                  0.14%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Create route kernel                      2.09%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       +-Global Routing                            25.38%  34.32 sec  34.37 sec  0.05 sec  0.04 sec 
[08/01 12:49:24     67s] (I)       | +-Initialization                           0.82%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Net group 1                             17.29%  34.32 sec  34.35 sec  0.03 sec  0.03 sec 
[08/01 12:49:24     67s] (I)       | | +-Generate topology                      2.47%  34.32 sec  34.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1a                               3.66%  34.33 sec  34.33 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | | +-Pattern routing (1T)                 3.04%  34.33 sec  34.33 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | | +-Add via demand to 2D                 0.53%  34.33 sec  34.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1b                               0.04%  34.33 sec  34.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1c                               0.01%  34.33 sec  34.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1d                               0.01%  34.33 sec  34.33 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1e                               0.12%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | +-Route legalization                   0.07%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | | | +-Legalize Reach Aware Violations    0.05%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | | +-Phase 1l                              10.30%  34.34 sec  34.35 sec  0.02 sec  0.02 sec 
[08/01 12:49:24     67s] (I)       | | | +-Layer assignment (1T)               10.04%  34.34 sec  34.35 sec  0.02 sec  0.02 sec 
[08/01 12:49:24     67s] (I)       | +-Clean cong LA                            0.00%  34.35 sec  34.35 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       +-Export 3D cong map                         0.68%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Export 2D cong map                       0.08%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       +-Extract Global 3D Wires                    0.36%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       +-Track Assignment (1T)                     22.43%  34.37 sec  34.41 sec  0.04 sec  0.04 sec 
[08/01 12:49:24     67s] (I)       | +-Initialization                           0.15%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Track Assignment Kernel                 21.97%  34.37 sec  34.41 sec  0.04 sec  0.04 sec 
[08/01 12:49:24     67s] (I)       | +-Free Memory                              0.01%  34.41 sec  34.41 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       +-Export                                    33.08%  34.41 sec  34.47 sec  0.06 sec  0.06 sec 
[08/01 12:49:24     67s] (I)       | +-Export DB wires                          8.24%  34.41 sec  34.42 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | +-Export all nets                        6.08%  34.41 sec  34.42 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | | +-Set wire vias                          1.72%  34.42 sec  34.42 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)       | +-Report wirelength                        2.99%  34.42 sec  34.43 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | +-Update net boxes                         3.56%  34.43 sec  34.44 sec  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)       | +-Update timing                           18.19%  34.44 sec  34.47 sec  0.03 sec  0.03 sec 
[08/01 12:49:24     67s] (I)       +-Postprocess design                         0.03%  34.47 sec  34.47 sec  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)      ====================== Summary by functions ======================
[08/01 12:49:24     67s] (I)       Lv  Step                                   %      Real       CPU 
[08/01 12:49:24     67s] (I)      ------------------------------------------------------------------
[08/01 12:49:24     67s] (I)        0  Early Global Route kernel        100.00%  0.18 sec  0.16 sec 
[08/01 12:49:24     67s] (I)        1  Export                            33.08%  0.06 sec  0.06 sec 
[08/01 12:49:24     67s] (I)        1  Global Routing                    25.38%  0.05 sec  0.04 sec 
[08/01 12:49:24     67s] (I)        1  Track Assignment (1T)             22.43%  0.04 sec  0.04 sec 
[08/01 12:49:24     67s] (I)        1  Import and model                  16.41%  0.03 sec  0.02 sec 
[08/01 12:49:24     67s] (I)        1  Export 3D cong map                 0.68%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        1  Extract Global 3D Wires            0.36%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        1  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Track Assignment Kernel           21.97%  0.04 sec  0.04 sec 
[08/01 12:49:24     67s] (I)        2  Update timing                     18.19%  0.03 sec  0.03 sec 
[08/01 12:49:24     67s] (I)        2  Net group 1                       17.29%  0.03 sec  0.03 sec 
[08/01 12:49:24     67s] (I)        2  Create route DB                    8.90%  0.02 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        2  Export DB wires                    8.24%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        2  Create place DB                    4.80%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        2  Update net boxes                   3.56%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        2  Report wirelength                  2.99%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        2  Create route kernel                2.09%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Initialization                     0.97%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Read aux data                      0.23%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Others data preparation            0.14%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1l                          10.30%  0.02 sec  0.02 sec 
[08/01 12:49:24     67s] (I)        3  Import route data (1T)             8.78%  0.02 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        3  Export all nets                    6.08%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        3  Import place data                  4.78%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1a                           3.66%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        3  Generate topology                  2.47%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Set wire vias                      1.72%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        3  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Layer assignment (1T)             10.04%  0.02 sec  0.02 sec 
[08/01 12:49:24     67s] (I)        4  Read nets                          3.55%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        4  Pattern routing (1T)               3.04%  0.01 sec  0.01 sec 
[08/01 12:49:24     67s] (I)        4  Read blockages ( Layer 2-10 )      2.73%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Read instances and placement       1.19%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Model blockage capacity            1.13%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Add via demand to 2D               0.53%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Read unlegalized nets              0.17%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Route legalization                 0.07%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Initialize 3D grid graph           0.05%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Initialize 3D capacity             1.00%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read PG blockages                  0.55%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read instance blockages            0.25%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read clock blockages               0.20%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read other blockages               0.19%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Legalize Reach Aware Violations    0.05%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[08/01 12:49:24     67s] {MMLU 0 0 5599}
[08/01 12:49:24     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2720.0M
[08/01 12:49:24     67s] 
[08/01 12:49:24     67s] Trim Metal Layers:
[08/01 12:49:24     67s] LayerId::1 widthSet size::1
[08/01 12:49:24     67s] LayerId::2 widthSet size::1
[08/01 12:49:24     67s] LayerId::3 widthSet size::1
[08/01 12:49:24     67s] LayerId::4 widthSet size::1
[08/01 12:49:24     67s] LayerId::5 widthSet size::1
[08/01 12:49:24     67s] LayerId::6 widthSet size::1
[08/01 12:49:24     67s] LayerId::7 widthSet size::1
[08/01 12:49:24     67s] LayerId::8 widthSet size::1
[08/01 12:49:24     67s] LayerId::9 widthSet size::1
[08/01 12:49:24     67s] LayerId::10 widthSet size::1
[08/01 12:49:24     67s] eee: pegSigSF::1.070000
[08/01 12:49:24     67s] Updating RC grid for preRoute extraction ...
[08/01 12:49:24     67s] Initializing multi-corner resistance tables ...
[08/01 12:49:24     67s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:24     67s] eee: l::2 avDens::0.146531 usedTrk::1025.715354 availTrk::7000.000000 sigTrk::1025.715354
[08/01 12:49:24     67s] eee: l::3 avDens::0.159687 usedTrk::1517.023004 availTrk::9500.000000 sigTrk::1517.023004
[08/01 12:49:24     67s] eee: l::4 avDens::0.147403 usedTrk::670.685602 availTrk::4550.000000 sigTrk::670.685602
[08/01 12:49:24     67s] eee: l::5 avDens::0.028388 usedTrk::93.680501 availTrk::3300.000000 sigTrk::93.680501
[08/01 12:49:24     67s] eee: l::6 avDens::0.053218 usedTrk::162.316037 availTrk::3050.000000 sigTrk::162.316037
[08/01 12:49:24     67s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:24     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:24     67s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:24     67s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:24     67s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:24     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247302 uaWl=1.000000 uaWlH=0.267165 aWlH=0.000000 lMod=0 pMax=0.845500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:49:25     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2720.0M
[08/01 12:49:25     67s] Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
[08/01 12:49:25     67s] pre_route RC Extraction called for design top.
[08/01 12:49:25     67s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:25     67s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:25     67s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:25     67s] RCMode: PreRoute
[08/01 12:49:25     67s]       RC Corner Indexes            0   
[08/01 12:49:25     67s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:25     67s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:25     67s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:25     67s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:25     67s] Shrink Factor                : 1.00000
[08/01 12:49:25     67s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:49:25     67s] 
[08/01 12:49:25     67s] Trim Metal Layers:
[08/01 12:49:25     67s] LayerId::1 widthSet size::1
[08/01 12:49:25     67s] LayerId::2 widthSet size::1
[08/01 12:49:25     67s] LayerId::3 widthSet size::1
[08/01 12:49:25     67s] LayerId::4 widthSet size::1
[08/01 12:49:25     67s] LayerId::5 widthSet size::1
[08/01 12:49:25     67s] LayerId::6 widthSet size::1
[08/01 12:49:25     67s] LayerId::7 widthSet size::1
[08/01 12:49:25     67s] LayerId::8 widthSet size::1
[08/01 12:49:25     67s] LayerId::9 widthSet size::1
[08/01 12:49:25     67s] LayerId::10 widthSet size::1
[08/01 12:49:25     67s] eee: pegSigSF::1.070000
[08/01 12:49:25     67s] Updating RC grid for preRoute extraction ...
[08/01 12:49:25     67s] Initializing multi-corner resistance tables ...
[08/01 12:49:25     67s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:25     67s] eee: l::2 avDens::0.146531 usedTrk::1025.715354 availTrk::7000.000000 sigTrk::1025.715354
[08/01 12:49:25     67s] eee: l::3 avDens::0.159687 usedTrk::1517.023004 availTrk::9500.000000 sigTrk::1517.023004
[08/01 12:49:25     67s] eee: l::4 avDens::0.147403 usedTrk::670.685602 availTrk::4550.000000 sigTrk::670.685602
[08/01 12:49:25     67s] eee: l::5 avDens::0.028388 usedTrk::93.680501 availTrk::3300.000000 sigTrk::93.680501
[08/01 12:49:25     67s] eee: l::6 avDens::0.053218 usedTrk::162.316037 availTrk::3050.000000 sigTrk::162.316037
[08/01 12:49:25     67s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:25     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:49:25     67s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:25     67s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:25     67s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:25     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247302 uaWl=1.000000 uaWlH=0.267165 aWlH=0.000000 lMod=0 pMax=0.845500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:49:25     67s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2720.008M)
[08/01 12:49:25     67s] All LLGs are deleted
[08/01 12:49:25     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2720.0M, EPOCH TIME: 1754077765.033754
[08/01 12:49:25     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2720.0M, EPOCH TIME: 1754077765.033799
[08/01 12:49:25     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.0M, EPOCH TIME: 1754077765.034478
[08/01 12:49:25     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2720.0M, EPOCH TIME: 1754077765.034667
[08/01 12:49:25     67s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:25     67s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:25     67s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2720.0M, EPOCH TIME: 1754077765.036498
[08/01 12:49:25     67s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:25     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:25     67s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2720.0M, EPOCH TIME: 1754077765.037463
[08/01 12:49:25     67s] Fast DP-INIT is on for default
[08/01 12:49:25     67s] Atter site array init, number of instance map data is 0.
[08/01 12:49:25     67s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2720.0M, EPOCH TIME: 1754077765.038120
[08/01 12:49:25     67s] 
[08/01 12:49:25     67s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:25     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2720.0M, EPOCH TIME: 1754077765.038636
[08/01 12:49:25     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     67s] Starting delay calculation for Setup views
[08/01 12:49:25     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:25     67s] #################################################################################
[08/01 12:49:25     67s] # Design Stage: PreRoute
[08/01 12:49:25     67s] # Design Name: top
[08/01 12:49:25     67s] # Design Mode: 45nm
[08/01 12:49:25     67s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:25     67s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:25     67s] # Signoff Settings: SI Off 
[08/01 12:49:25     67s] #################################################################################
[08/01 12:49:25     67s] Calculate delays in BcWc mode...
[08/01 12:49:25     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2718.0M, InitMEM = 2718.0M)
[08/01 12:49:25     67s] Start delay calculation (fullDC) (1 T). (MEM=2718.01)
[08/01 12:49:25     67s] End AAE Lib Interpolated Model. (MEM=2729.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:25     68s] Total number of fetched objects 5917
[08/01 12:49:25     68s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:25     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:25     68s] End delay calculation. (MEM=2761.22 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 12:49:25     68s] End delay calculation (fullDC). (MEM=2761.22 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:49:25     68s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2761.2M) ***
[08/01 12:49:25     68s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:08 mem=2761.2M)
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] ------------------------------------------------------------------
[08/01 12:49:25     68s]              Initial Summary
[08/01 12:49:25     68s] ------------------------------------------------------------------
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] Setup views included:
[08/01 12:49:25     68s]  nangate_view_setup 
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] +--------------------+---------+
[08/01 12:49:25     68s] |     Setup mode     |   all   |
[08/01 12:49:25     68s] +--------------------+---------+
[08/01 12:49:25     68s] |           WNS (ns):| -0.005  |
[08/01 12:49:25     68s] |           TNS (ns):| -0.028  |
[08/01 12:49:25     68s] |    Violating Paths:|   12    |
[08/01 12:49:25     68s] |          All Paths:|  1228   |
[08/01 12:49:25     68s] +--------------------+---------+
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] +----------------+-------------------------------+------------------+
[08/01 12:49:25     68s] |                |              Real             |       Total      |
[08/01 12:49:25     68s] |    DRVs        +------------------+------------+------------------|
[08/01 12:49:25     68s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:49:25     68s] +----------------+------------------+------------+------------------+
[08/01 12:49:25     68s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:25     68s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:25     68s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:25     68s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:25     68s] +----------------+------------------+------------+------------------+
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2777.2M, EPOCH TIME: 1754077765.857645
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:25     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2777.2M, EPOCH TIME: 1754077765.860854
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] Density: 70.144%
[08/01 12:49:25     68s] ------------------------------------------------------------------
[08/01 12:49:25     68s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1959.6M, totSessionCpu=0:01:08 **
[08/01 12:49:25     68s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:01:08.4/0:04:12.1 (0.3), mem = 2731.2M
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] =============================================================================================
[08/01 12:49:25     68s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.18-s099_1
[08/01 12:49:25     68s] =============================================================================================
[08/01 12:49:25     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:25     68s] [ DrvReport              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:49:25     68s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] [ LibAnalyzerInit        ]      2   0:00:00.3  (  21.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:25     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:49:25     68s] [ ExtractRC              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:25     68s] [ TimingUpdate           ]      1   0:00:00.1  (   9.9 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:49:25     68s] [ FullDelayCalc          ]      1   0:00:00.6  (  43.1 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:25     68s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/01 12:49:25     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:25     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2731.2M
[08/01 12:49:25     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2731.2M, EPOCH TIME: 1754077765.863621
[08/01 12:49:25     68s] Processing tracks to init pin-track alignment.
[08/01 12:49:25     68s] z: 2, totalTracks: 1
[08/01 12:49:25     68s] z: 4, totalTracks: 1
[08/01 12:49:25     68s] z: 6, totalTracks: 1
[08/01 12:49:25     68s] z: 8, totalTracks: 1
[08/01 12:49:25     68s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:25     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2731.2M, EPOCH TIME: 1754077765.865946
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:25     68s] OPERPROF:     Starting CMU at level 3, MEM:2731.2M, EPOCH TIME: 1754077765.868657
[08/01 12:49:25     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2731.2M, EPOCH TIME: 1754077765.868848
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:25     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2731.2M, EPOCH TIME: 1754077765.869131
[08/01 12:49:25     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2731.2M, EPOCH TIME: 1754077765.869152
[08/01 12:49:25     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2731.2M, EPOCH TIME: 1754077765.869342
[08/01 12:49:25     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2731.2MB).
[08/01 12:49:25     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2731.2M, EPOCH TIME: 1754077765.869710
[08/01 12:49:25     68s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:25     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2731.2M
[08/01 12:49:25     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2731.2M, EPOCH TIME: 1754077765.873656
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2731.2M, EPOCH TIME: 1754077765.880740
[08/01 12:49:25     68s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:25     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:25     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2731.2M
[08/01 12:49:25     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2731.2M, EPOCH TIME: 1754077765.880950
[08/01 12:49:25     68s] Processing tracks to init pin-track alignment.
[08/01 12:49:25     68s] z: 2, totalTracks: 1
[08/01 12:49:25     68s] z: 4, totalTracks: 1
[08/01 12:49:25     68s] z: 6, totalTracks: 1
[08/01 12:49:25     68s] z: 8, totalTracks: 1
[08/01 12:49:25     68s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:25     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2731.2M, EPOCH TIME: 1754077765.882968
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:25     68s] OPERPROF:     Starting CMU at level 3, MEM:2731.2M, EPOCH TIME: 1754077765.885565
[08/01 12:49:25     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2731.2M, EPOCH TIME: 1754077765.885720
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:25     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2731.2M, EPOCH TIME: 1754077765.885985
[08/01 12:49:25     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2731.2M, EPOCH TIME: 1754077765.886004
[08/01 12:49:25     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2731.2M, EPOCH TIME: 1754077765.886181
[08/01 12:49:25     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2731.2MB).
[08/01 12:49:25     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:2731.2M, EPOCH TIME: 1754077765.886527
[08/01 12:49:25     68s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:25     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2731.2M
[08/01 12:49:25     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2731.2M, EPOCH TIME: 1754077765.889971
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:25     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2731.2M, EPOCH TIME: 1754077765.897085
[08/01 12:49:25     68s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:25     68s] *** Starting optimizing excluded clock nets MEM= 2731.2M) ***
[08/01 12:49:25     68s] *info: No excluded clock nets to be optimized.
[08/01 12:49:25     68s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2731.2M) ***
[08/01 12:49:25     68s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 12:49:25     68s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 12:49:25     68s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 12:49:25     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.10
[08/01 12:49:25     68s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:08.5/0:04:12.1 (0.3), mem = 2731.2M
[08/01 12:49:25     68s] ### Creating RouteCongInterface, started
[08/01 12:49:25     68s] #optDebug: Start CG creation (mem=2731.2M)
[08/01 12:49:25     68s]  ...initializing CG  maxDriveDist 293.270000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.327000 
[08/01 12:49:25     68s] (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgPrt (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgEgp (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgPbk (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgNrb(cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgObs (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgCon (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s]  ...processing cgPdm (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2909.3M)
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] #optDebug: {0, 1.000}
[08/01 12:49:25     68s] ### Creating RouteCongInterface, finished
[08/01 12:49:25     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.10
[08/01 12:49:25     68s] Updated routing constraints on 0 nets.
[08/01 12:49:25     68s] Bottom Preferred Layer:
[08/01 12:49:25     68s]     None
[08/01 12:49:25     68s] Via Pillar Rule:
[08/01 12:49:25     68s]     None
[08/01 12:49:25     68s] Finished writing unified metrics of routing constraints.
[08/01 12:49:25     68s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:08.5/0:04:12.2 (0.3), mem = 2909.3M
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] =============================================================================================
[08/01 12:49:25     68s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.18-s099_1
[08/01 12:49:25     68s] =============================================================================================
[08/01 12:49:25     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  96.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:25     68s] [ MISC                   ]          0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:25     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:25     68s] 
[08/01 12:49:25     68s] End: GigaOpt Route Type Constraints Refinement
[08/01 12:49:25     68s] The useful skew maximum allowed delay is: 0.284
[08/01 12:49:26     68s] Deleting Lib Analyzer.
[08/01 12:49:26     68s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:08.7/0:04:12.3 (0.3), mem = 2909.3M
[08/01 12:49:26     68s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:26     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:49:26     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.11
[08/01 12:49:26     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:26     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2909.3M, EPOCH TIME: 1754077766.111679
[08/01 12:49:26     68s] Processing tracks to init pin-track alignment.
[08/01 12:49:26     68s] z: 2, totalTracks: 1
[08/01 12:49:26     68s] z: 4, totalTracks: 1
[08/01 12:49:26     68s] z: 6, totalTracks: 1
[08/01 12:49:26     68s] z: 8, totalTracks: 1
[08/01 12:49:26     68s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:26     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2909.3M, EPOCH TIME: 1754077766.113838
[08/01 12:49:26     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:26     68s] OPERPROF:     Starting CMU at level 3, MEM:2909.3M, EPOCH TIME: 1754077766.116387
[08/01 12:49:26     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2909.3M, EPOCH TIME: 1754077766.116525
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:26     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2909.3M, EPOCH TIME: 1754077766.116793
[08/01 12:49:26     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2909.3M, EPOCH TIME: 1754077766.116810
[08/01 12:49:26     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2909.3M, EPOCH TIME: 1754077766.117024
[08/01 12:49:26     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2909.3MB).
[08/01 12:49:26     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2909.3M, EPOCH TIME: 1754077766.117360
[08/01 12:49:26     68s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:26     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] ### Creating RouteCongInterface, started
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] Creating Lib Analyzer ...
[08/01 12:49:26     68s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:26     68s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:26     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:26     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2909.3M
[08/01 12:49:26     68s] Creating Lib Analyzer, finished. 
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] #optDebug: {0, 1.000}
[08/01 12:49:26     68s] ### Creating RouteCongInterface, finished
[08/01 12:49:26     68s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:26     68s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2928.4M, EPOCH TIME: 1754077766.347133
[08/01 12:49:26     68s] Found 0 hard placement blockage before merging.
[08/01 12:49:26     68s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2928.4M, EPOCH TIME: 1754077766.347232
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] Netlist preparation processing... 
[08/01 12:49:26     68s] Removed 0 instance
[08/01 12:49:26     68s] *info: Marking 0 isolation instances dont touch
[08/01 12:49:26     68s] *info: Marking 0 level shifter instances dont touch
[08/01 12:49:26     68s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:26     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2925.3M, EPOCH TIME: 1754077766.358208
[08/01 12:49:26     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:26     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2840.3M, EPOCH TIME: 1754077766.366265
[08/01 12:49:26     68s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:26     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.11
[08/01 12:49:26     68s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:08.9/0:04:12.6 (0.3), mem = 2840.3M
[08/01 12:49:26     68s] 
[08/01 12:49:26     68s] =============================================================================================
[08/01 12:49:26     68s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.18-s099_1
[08/01 12:49:26     68s] =============================================================================================
[08/01 12:49:26     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:26     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     68s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  63.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:26     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:26     68s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:26     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     68s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     68s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     68s] [ MISC                   ]          0:00:00.1  (  21.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:26     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     68s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:26     68s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     68s] 
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Active setup views:
[08/01 12:49:26     69s]  nangate_view_setup
[08/01 12:49:26     69s]   Dominating endpoints: 0
[08/01 12:49:26     69s]   Dominating TNS: -0.000
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Deleting Lib Analyzer.
[08/01 12:49:26     69s] Begin: GigaOpt Global Optimization
[08/01 12:49:26     69s] *info: use new DP (enabled)
[08/01 12:49:26     69s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:49:26     69s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:49:26     69s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:26     69s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:09.0/0:04:12.7 (0.3), mem = 2878.5M
[08/01 12:49:26     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.12
[08/01 12:49:26     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:26     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2878.5M
[08/01 12:49:26     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:49:26     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2878.5M, EPOCH TIME: 1754077766.460250
[08/01 12:49:26     69s] Processing tracks to init pin-track alignment.
[08/01 12:49:26     69s] z: 2, totalTracks: 1
[08/01 12:49:26     69s] z: 4, totalTracks: 1
[08/01 12:49:26     69s] z: 6, totalTracks: 1
[08/01 12:49:26     69s] z: 8, totalTracks: 1
[08/01 12:49:26     69s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:26     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2878.5M, EPOCH TIME: 1754077766.462529
[08/01 12:49:26     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:26     69s] OPERPROF:     Starting CMU at level 3, MEM:2878.5M, EPOCH TIME: 1754077766.465217
[08/01 12:49:26     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2878.5M, EPOCH TIME: 1754077766.465372
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:26     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2878.5M, EPOCH TIME: 1754077766.465623
[08/01 12:49:26     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2878.5M, EPOCH TIME: 1754077766.465640
[08/01 12:49:26     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2878.5M, EPOCH TIME: 1754077766.465827
[08/01 12:49:26     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2878.5MB).
[08/01 12:49:26     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2878.5M, EPOCH TIME: 1754077766.466174
[08/01 12:49:26     69s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:26     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2878.5M
[08/01 12:49:26     69s] ### Creating RouteCongInterface, started
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Creating Lib Analyzer ...
[08/01 12:49:26     69s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:26     69s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:26     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:26     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2878.5M
[08/01 12:49:26     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2878.5M
[08/01 12:49:26     69s] Creating Lib Analyzer, finished. 
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] #optDebug: {0, 1.000}
[08/01 12:49:26     69s] ### Creating RouteCongInterface, finished
[08/01 12:49:26     69s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:26     69s] *info: 1 clock net excluded
[08/01 12:49:26     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2897.6M, EPOCH TIME: 1754077766.716162
[08/01 12:49:26     69s] Found 0 hard placement blockage before merging.
[08/01 12:49:26     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2897.6M, EPOCH TIME: 1754077766.716281
[08/01 12:49:26     69s] ** GigaOpt Global Opt WNS Slack -0.005  TNS Slack -0.028 
[08/01 12:49:26     69s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:26     69s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:49:26     69s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:26     69s] |  -0.005|  -0.028|   70.14%|   0:00:00.0| 2897.6M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
[08/01 12:49:26     69s] |  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
[08/01 12:49:26     69s] |  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
[08/01 12:49:26     69s] |  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
[08/01 12:49:26     69s] |   0.000|   0.000|   70.15%|   0:00:00.0| 2924.2M|                NA|       NA| NA                       |
[08/01 12:49:26     69s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2924.2M) ***
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2924.2M) ***
[08/01 12:49:26     69s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:26     69s] Bottom Preferred Layer:
[08/01 12:49:26     69s]     None
[08/01 12:49:26     69s] Finished writing unified metrics of routing constraints.
[08/01 12:49:26     69s] Via Pillar Rule:
[08/01 12:49:26     69s]     None
[08/01 12:49:26     69s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/01 12:49:26     69s] Total-nets :: 5599, Stn-nets :: 37, ratio :: 0.660832 %, Total-len 48534.7, Stn-len 0
[08/01 12:49:26     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2905.1M, EPOCH TIME: 1754077766.905877
[08/01 12:49:26     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:26     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2842.1M, EPOCH TIME: 1754077766.915237
[08/01 12:49:26     69s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:26     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.12
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] =============================================================================================
[08/01 12:49:26     69s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.18-s099_1
[08/01 12:49:26     69s] =============================================================================================
[08/01 12:49:26     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:26     69s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     69s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:26     69s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  35.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:26     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:26     69s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:26     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   9.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:26     69s] [ TransformInit          ]      1   0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:49:26     69s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:26     69s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ OptEval                ]      4   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.4
[08/01 12:49:26     69s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:26     69s] [ IncrDelayCalc          ]      4   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:26     69s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:26     69s] [ MISC                   ]          0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:49:26     69s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     69s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:49:26     69s] ---------------------------------------------------------------------------------------------
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:09.5/0:04:13.1 (0.3), mem = 2842.1M
[08/01 12:49:26     69s] End: GigaOpt Global Optimization
[08/01 12:49:26     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:49:26     69s] *** Timing Is met
[08/01 12:49:26     69s] *** Check timing (0:00:00.0)
[08/01 12:49:26     69s] Deleting Lib Analyzer.
[08/01 12:49:26     69s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:49:26     69s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:49:26     69s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:26     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2842.1M
[08/01 12:49:26     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2842.1M
[08/01 12:49:26     69s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:49:26     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:26     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2899.3M
[08/01 12:49:26     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2899.3M, EPOCH TIME: 1754077766.937255
[08/01 12:49:26     69s] Processing tracks to init pin-track alignment.
[08/01 12:49:26     69s] z: 2, totalTracks: 1
[08/01 12:49:26     69s] z: 4, totalTracks: 1
[08/01 12:49:26     69s] z: 6, totalTracks: 1
[08/01 12:49:26     69s] z: 8, totalTracks: 1
[08/01 12:49:26     69s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:26     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2899.3M, EPOCH TIME: 1754077766.939728
[08/01 12:49:26     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:26     69s] OPERPROF:     Starting CMU at level 3, MEM:2899.3M, EPOCH TIME: 1754077766.942569
[08/01 12:49:26     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2899.3M, EPOCH TIME: 1754077766.942742
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:26     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2899.3M, EPOCH TIME: 1754077766.943027
[08/01 12:49:26     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2899.3M, EPOCH TIME: 1754077766.943046
[08/01 12:49:26     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2899.3M, EPOCH TIME: 1754077766.943240
[08/01 12:49:26     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2899.3MB).
[08/01 12:49:26     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2899.3M, EPOCH TIME: 1754077766.943590
[08/01 12:49:26     69s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:26     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=2899.3M
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] Creating Lib Analyzer ...
[08/01 12:49:26     69s] Begin: Area Reclaim Optimization
[08/01 12:49:26     69s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:09.5/0:04:13.2 (0.3), mem = 2899.3M
[08/01 12:49:26     69s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:49:26     69s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:49:26     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:49:26     69s] 
[08/01 12:49:26     69s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:27     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2901.3M
[08/01 12:49:27     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2901.3M
[08/01 12:49:27     69s] Creating Lib Analyzer, finished. 
[08/01 12:49:27     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.13
[08/01 12:49:27     69s] ### Creating RouteCongInterface, started
[08/01 12:49:27     69s] 
[08/01 12:49:27     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:27     69s] 
[08/01 12:49:27     69s] #optDebug: {0, 1.000}
[08/01 12:49:27     69s] ### Creating RouteCongInterface, finished
[08/01 12:49:27     69s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:27     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2901.3M, EPOCH TIME: 1754077767.155716
[08/01 12:49:27     69s] Found 0 hard placement blockage before merging.
[08/01 12:49:27     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2901.3M, EPOCH TIME: 1754077767.155830
[08/01 12:49:27     69s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.15
[08/01 12:49:27     69s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:27     69s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:49:27     69s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:27     69s] |   70.15%|        -|   0.000|   0.000|   0:00:00.0| 2901.3M|
[08/01 12:49:27     69s] |   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
[08/01 12:49:27     69s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:49:27     69s] |   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
[08/01 12:49:27     70s] |   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
[08/01 12:49:27     70s] |   70.14%|        3|   0.000|   0.000|   0:00:00.0| 2926.4M|
[08/01 12:49:27     70s] |   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2926.4M|
[08/01 12:49:27     70s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:49:27     70s] |   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2926.4M|
[08/01 12:49:27     70s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:27     70s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[08/01 12:49:27     70s] --------------------------------------------------------------
[08/01 12:49:27     70s] |                                   | Total     | Sequential |
[08/01 12:49:27     70s] --------------------------------------------------------------
[08/01 12:49:27     70s] | Num insts resized                 |       3  |       1    |
[08/01 12:49:27     70s] | Num insts undone                  |       0  |       0    |
[08/01 12:49:27     70s] | Num insts Downsized               |       3  |       1    |
[08/01 12:49:27     70s] | Num insts Samesized               |       0  |       0    |
[08/01 12:49:27     70s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:49:27     70s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 12:49:27     70s] --------------------------------------------------------------
[08/01 12:49:27     70s] Bottom Preferred Layer:
[08/01 12:49:27     70s]     None
[08/01 12:49:27     70s] Via Pillar Rule:
[08/01 12:49:27     70s]     None
[08/01 12:49:27     70s] Finished writing unified metrics of routing constraints.
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 12:49:27     70s] End: Core Area Reclaim Optimization[08/01 12:49:27     70s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:00.7) (real = 0:00:01.0) **
[08/01 12:49:27     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.13
[08/01 12:49:27     70s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:10.2/0:04:13.8 (0.3), mem = 2926.4M
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] =============================================================================================
[08/01 12:49:27     70s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.18-s099_1
[08/01 12:49:27     70s] =============================================================================================
[08/01 12:49:27     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:27     70s] ---------------------------------------------------------------------------------------------
[08/01 12:49:27     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:27     70s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:27     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:27     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:27     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:27     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:27     70s] [ OptimizationStep       ]      1   0:00:00.0  (   7.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:27     70s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:49:27     70s] [ OptGetWeight           ]    116   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:27     70s] [ OptEval                ]    116   0:00:00.3  (  47.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:27     70s] [ OptCommit              ]    116   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:27     70s] [ PostCommitDelayUpdate  ]    116   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:27     70s] [ IncrDelayCalc          ]      9   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:49:27     70s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:49:27     70s] [ MISC                   ]          0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:27     70s] ---------------------------------------------------------------------------------------------
[08/01 12:49:27     70s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:49:27     70s] ---------------------------------------------------------------------------------------------
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] Executing incremental physical updates
[08/01 12:49:27     70s] Executing incremental physical updates
[08/01 12:49:27     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2907.4M, EPOCH TIME: 1754077767.613881
[08/01 12:49:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.010, MEM:2846.4M, EPOCH TIME: 1754077767.623386
[08/01 12:49:27     70s] TotalInstCnt at PhyDesignMc Destruction: 4652
[08/01 12:49:27     70s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2846.37M, totSessionCpu=0:01:10).
[08/01 12:49:27     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2846.4M, EPOCH TIME: 1754077767.673050
[08/01 12:49:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:27     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2846.4M, EPOCH TIME: 1754077767.676097
[08/01 12:49:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] **INFO: Flow update: Design is easy to close.
[08/01 12:49:27     70s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:10.2/0:04:13.9 (0.3), mem = 2846.4M
[08/01 12:49:27     70s] User Input Parameters:
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] *** Start incrementalPlace ***
[08/01 12:49:27     70s] - Congestion Driven    : On
[08/01 12:49:27     70s] - Timing Driven        : On
[08/01 12:49:27     70s] - Area-Violation Based : On
[08/01 12:49:27     70s] - Start Rollback Level : -5
[08/01 12:49:27     70s] - Legalized            : On
[08/01 12:49:27     70s] - Window Based         : Off
[08/01 12:49:27     70s] - eDen incr mode       : Off
[08/01 12:49:27     70s] - Small incr mode      : Off
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] no activity file in design. spp won't run.
[08/01 12:49:27     70s] Effort level <high> specified for reg2reg path_group
[08/01 12:49:27     70s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2848.4M, EPOCH TIME: 1754077767.770256
[08/01 12:49:27     70s] No Views given, use default active views for adaptive view pruning
[08/01 12:49:27     70s] SKP will enable view:
[08/01 12:49:27     70s]   nangate_view_setup
[08/01 12:49:27     70s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2848.4M, EPOCH TIME: 1754077767.772136
[08/01 12:49:27     70s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2848.4M, EPOCH TIME: 1754077767.772187
[08/01 12:49:27     70s] Starting Early Global Route congestion estimation: mem = 2848.4M
[08/01 12:49:27     70s] (I)      ==================== Layers =====================
[08/01 12:49:27     70s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:27     70s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:27     70s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:27     70s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:27     70s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:27     70s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:27     70s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:27     70s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:27     70s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:27     70s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:27     70s] (I)      Started Import and model ( Curr Mem: 2848.37 MB )
[08/01 12:49:27     70s] (I)      Default pattern map key = top_default.
[08/01 12:49:27     70s] (I)      == Non-default Options ==
[08/01 12:49:27     70s] (I)      Maximum routing layer                              : 10
[08/01 12:49:27     70s] (I)      Number of threads                                  : 1
[08/01 12:49:27     70s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:49:27     70s] (I)      Method to set GCell size                           : row
[08/01 12:49:27     70s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:27     70s] (I)      Use row-based GCell size
[08/01 12:49:27     70s] (I)      Use row-based GCell align
[08/01 12:49:27     70s] (I)      layer 0 area = 0
[08/01 12:49:27     70s] (I)      layer 1 area = 0
[08/01 12:49:27     70s] (I)      layer 2 area = 0
[08/01 12:49:27     70s] (I)      layer 3 area = 0
[08/01 12:49:27     70s] (I)      layer 4 area = 0
[08/01 12:49:27     70s] (I)      layer 5 area = 0
[08/01 12:49:27     70s] (I)      layer 6 area = 0
[08/01 12:49:27     70s] (I)      layer 7 area = 0
[08/01 12:49:27     70s] (I)      layer 8 area = 0
[08/01 12:49:27     70s] (I)      layer 9 area = 0
[08/01 12:49:27     70s] (I)      GCell unit size   : 2800
[08/01 12:49:27     70s] (I)      GCell multiplier  : 1
[08/01 12:49:27     70s] (I)      GCell row height  : 2800
[08/01 12:49:27     70s] (I)      Actual row height : 2800
[08/01 12:49:27     70s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:27     70s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:27     70s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:27     70s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:27     70s] (I)      ============== Default via ===============
[08/01 12:49:27     70s] (I)      +---+------------------+-----------------+
[08/01 12:49:27     70s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:27     70s] (I)      +---+------------------+-----------------+
[08/01 12:49:27     70s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:27     70s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:27     70s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:27     70s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:27     70s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:27     70s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:27     70s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:27     70s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:27     70s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:27     70s] (I)      +---+------------------+-----------------+
[08/01 12:49:27     70s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:27     70s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:27     70s] [NR-eGR] Read 0 other shapes
[08/01 12:49:27     70s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:27     70s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:27     70s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:27     70s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:27     70s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:27     70s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:27     70s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:27     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:27     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:27     70s] [NR-eGR] Read 5562 nets ( ignored 0 )
[08/01 12:49:27     70s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:27     70s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:27     70s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:27     70s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:27     70s] (I)      Number of ignored nets                =      0
[08/01 12:49:27     70s] (I)      Number of connected nets              =      0
[08/01 12:49:27     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:27     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:27     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:27     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:27     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:27     70s] (I)      Ndr track 0 does not exist
[08/01 12:49:27     70s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:27     70s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:27     70s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:27     70s] (I)      Site width          :   380  (dbu)
[08/01 12:49:27     70s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:27     70s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:27     70s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:27     70s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:27     70s] (I)      Grid                :    98    98    10
[08/01 12:49:27     70s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:27     70s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:27     70s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:27     70s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:27     70s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:27     70s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:27     70s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:27     70s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:27     70s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:27     70s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:27     70s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:27     70s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:27     70s] (I)      --------------------------------------------------------
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:27     70s] [NR-eGR] Rule id: 0  Nets: 5562
[08/01 12:49:27     70s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:27     70s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:27     70s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:27     70s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:27     70s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:27     70s] [NR-eGR] ========================================
[08/01 12:49:27     70s] [NR-eGR] 
[08/01 12:49:27     70s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:27     70s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:27     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:27     70s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:27     70s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:27     70s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:27     70s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:27     70s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:27     70s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:27     70s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:27     70s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:27     70s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:27     70s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:27     70s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:27     70s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:27     70s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2850.79 MB )
[08/01 12:49:27     70s] (I)      Reset routing kernel
[08/01 12:49:27     70s] (I)      Started Global Routing ( Curr Mem: 2850.79 MB )
[08/01 12:49:27     70s] (I)      totalPins=18569  totalGlobalPin=17726 (95.46%)
[08/01 12:49:27     70s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:27     70s] (I)      [08/01 12:49:27     70s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]

[08/01 12:49:27     70s] (I)      ============  Phase 1a Route ============
[08/01 12:49:27     70s] (I)      Usage: 31251 = (14816 H, 16435 V) = (9.54% H, 9.66% V) = (2.074e+04um H, 2.301e+04um V)
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] (I)      ============  Phase 1b Route ============
[08/01 12:49:27     70s] (I)      Usage: 31251 = (14816 H, 16435 V) = (9.54% H, 9.66% V) = (2.074e+04um H, 2.301e+04um V)
[08/01 12:49:27     70s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.375140e+04um
[08/01 12:49:27     70s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[08/01 12:49:27     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] (I)      ============  Phase 1c Route ============
[08/01 12:49:27     70s] (I)      Usage: 31251 = (14816 H, 16435 V) = (9.54% H, 9.66% V) = (2.074e+04um H, 2.301e+04um V)
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] (I)      ============  Phase 1d Route ============
[08/01 12:49:27     70s] (I)      Usage: 31251 = (14816 H, 16435 V) = (9.54% H, 9.66% V) = (2.074e+04um H, 2.301e+04um V)
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] (I)      ============  Phase 1e Route ============
[08/01 12:49:27     70s] (I)      Usage: 31251 = (14816 H, 16435 V) = (9.54% H, 9.66% V) = (2.074e+04um H, 2.301e+04um V)
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] (I)      ============  Phase 1l Route ============
[08/01 12:49:27     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.375140e+04um
[08/01 12:49:27     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:27     70s] (I)      Layer  2:      66153     16722        18           0       70044    ( 0.00%) 
[08/01 12:49:27     70s] (I)      Layer  3:      92215     16760         0           0       95060    ( 0.00%) 
[08/01 12:49:27     70s] (I)      Layer  4:      44384      7227         1           0       47530    ( 0.00%) 
[08/01 12:49:27     70s] (I)      Layer  5:      44750       955         0           0       47530    ( 0.00%) 
[08/01 12:49:27     70s] (I)      Layer  6:      43267      1609         0           0       47530    ( 0.00%) 
[08/01 12:49:27     70s] (I)      Layer  7:      12921         2         0        1348       14495    ( 8.51%) 
[08/01 12:49:27     70s] (I)      Layer  8:      11346        20         0        3778       12065    (23.85%) 
[08/01 12:49:27     70s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:27     70s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:27     70s] (I)      Total:        324467     43295        19       13037      342581    ( 3.67%) 
[08/01 12:49:27     70s] (I)      
[08/01 12:49:27     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:27     70s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:49:27     70s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:49:27     70s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:49:27     70s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:27     70s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[08/01 12:49:27     70s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:49:27     70s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:27     70s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:49:27     70s] [NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/01 12:49:27     70s] [NR-eGR] 
[08/01 12:49:27     70s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2852.29 MB )
[08/01 12:49:27     70s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:27     70s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.058, REAL:0.076, MEM:2852.3M, EPOCH TIME: 1754077767.848102
[08/01 12:49:27     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:2852.3M, EPOCH TIME: 1754077767.848121
[08/01 12:49:27     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:27     70s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2852.3M
[08/01 12:49:27     70s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:27     70s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:27     70s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:27     70s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:27     70s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:27     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:27     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:27     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2852.3M, EPOCH TIME: 1754077767.849111
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s] === incrementalPlace Internal Loop 1 ===
[08/01 12:49:27     70s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/01 12:49:27     70s] OPERPROF: Starting IPInitSPData at level 1, MEM:2852.3M, EPOCH TIME: 1754077767.849449
[08/01 12:49:27     70s] Processing tracks to init pin-track alignment.
[08/01 12:49:27     70s] z: 2, totalTracks: 1
[08/01 12:49:27     70s] z: 4, totalTracks: 1
[08/01 12:49:27     70s] z: 6, totalTracks: 1
[08/01 12:49:27     70s] z: 8, totalTracks: 1
[08/01 12:49:27     70s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:27     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2852.3M, EPOCH TIME: 1754077767.851624
[08/01 12:49:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:27     70s] 
[08/01 12:49:27     70s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:27     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2852.3M, EPOCH TIME: 1754077767.854351
[08/01 12:49:27     70s] OPERPROF:   Starting post-place ADS at level 2, MEM:2852.3M, EPOCH TIME: 1754077767.854387
[08/01 12:49:27     70s] ADSU 0.701 -> 0.703. site 51128.000 -> 51009.200. GS 11.200
[08/01 12:49:27     70s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.005, REAL:0.005, MEM:2852.3M, EPOCH TIME: 1754077767.859884
[08/01 12:49:27     70s] OPERPROF:   Starting spMPad at level 2, MEM:2852.3M, EPOCH TIME: 1754077767.860148
[08/01 12:49:27     70s] OPERPROF:     Starting spContextMPad at level 3, MEM:2852.3M, EPOCH TIME: 1754077767.860271
[08/01 12:49:27     70s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2852.3M, EPOCH TIME: 1754077767.860289
[08/01 12:49:27     70s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2852.3M, EPOCH TIME: 1754077767.860931
[08/01 12:49:27     70s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2852.3M, EPOCH TIME: 1754077767.861747
[08/01 12:49:27     70s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2852.3M, EPOCH TIME: 1754077767.861914
[08/01 12:49:27     70s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2852.3M, EPOCH TIME: 1754077767.862101
[08/01 12:49:27     70s] no activity file in design. spp won't run.
[08/01 12:49:27     70s] [spp] 0
[08/01 12:49:27     70s] [adp] 0:1:1:3
[08/01 12:49:27     70s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2852.3M, EPOCH TIME: 1754077767.862904
[08/01 12:49:27     70s] SP #FI/SF FL/PI 0/0 4652/0
[08/01 12:49:27     70s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.014, REAL:0.014, MEM:2852.3M, EPOCH TIME: 1754077767.863290
[08/01 12:49:27     70s] PP off. flexM 0
[08/01 12:49:27     70s] OPERPROF: Starting CDPad at level 1, MEM:2852.3M, EPOCH TIME: 1754077767.865750
[08/01 12:49:27     70s] 3DP is on.
[08/01 12:49:27     70s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[08/01 12:49:27     70s] design sh 0.092. rd 0.200
[08/01 12:49:27     70s] design sh 0.091. rd 0.200
[08/01 12:49:27     70s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/01 12:49:27     70s] design sh 0.088. rd 0.200
[08/01 12:49:27     70s] CDPadU 0.903 -> 0.823. R=0.703, N=4652, GS=1.400
[08/01 12:49:27     70s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.028, MEM:2852.3M, EPOCH TIME: 1754077767.893621
[08/01 12:49:27     70s] OPERPROF: Starting InitSKP at level 1, MEM:2852.3M, EPOCH TIME: 1754077767.893662
[08/01 12:49:27     70s] no activity file in design. spp won't run.
[08/01 12:49:28     70s] no activity file in design. spp won't run.
[08/01 12:49:28     70s] OPERPROF: Finished InitSKP at level 1, CPU:0.345, REAL:0.347, MEM:2853.9M, EPOCH TIME: 1754077768.240976
[08/01 12:49:28     70s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
[08/01 12:49:28     70s] NP #FI/FS/SF FL/PI: 0/0/0 4652/0
[08/01 12:49:28     70s] no activity file in design. spp won't run.
[08/01 12:49:28     70s] 
[08/01 12:49:28     70s] AB Est...
[08/01 12:49:28     70s] OPERPROF: Starting npPlace at level 1, MEM:2853.9M, EPOCH TIME: 1754077768.418115
[08/01 12:49:28     70s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2846.2M, EPOCH TIME: 1754077768.428313
[08/01 12:49:28     70s] Iteration  4: Skipped, with CDP Off
[08/01 12:49:28     70s] 
[08/01 12:49:28     70s] AB Est...
[08/01 12:49:28     70s] OPERPROF: Starting npPlace at level 1, MEM:2846.2M, EPOCH TIME: 1754077768.438270
[08/01 12:49:28     70s] OPERPROF: Finished npPlace at level 1, CPU:0.008, REAL:0.009, MEM:2846.2M, EPOCH TIME: 1754077768.446814
[08/01 12:49:28     70s] Iteration  5: Skipped, with CDP Off
[08/01 12:49:28     70s] OPERPROF: Starting npPlace at level 1, MEM:2846.2M, EPOCH TIME: 1754077768.469635
[08/01 12:49:28     71s] Iteration  6: Total net bbox = 3.528e+04 (1.69e+04 1.84e+04)
[08/01 12:49:28     71s]               Est.  stn bbox = 4.344e+04 (2.13e+04 2.21e+04)
[08/01 12:49:28     71s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2874.9M
[08/01 12:49:28     71s] OPERPROF: Finished npPlace at level 1, CPU:0.456, REAL:0.463, MEM:2874.9M, EPOCH TIME: 1754077768.932275
[08/01 12:49:28     71s] no activity file in design. spp won't run.
[08/01 12:49:28     71s] NP #FI/FS/SF FL/PI: 0/0/0 4652/0
[08/01 12:49:28     71s] no activity file in design. spp won't run.
[08/01 12:49:28     71s] OPERPROF: Starting npPlace at level 1, MEM:2858.9M, EPOCH TIME: 1754077768.963752
[08/01 12:49:29     71s] Iteration  7: Total net bbox = 3.570e+04 (1.72e+04 1.85e+04)
[08/01 12:49:29     71s]               Est.  stn bbox = 4.399e+04 (2.17e+04 2.23e+04)
[08/01 12:49:29     71s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2856.9M
[08/01 12:49:29     71s] OPERPROF: Finished npPlace at level 1, CPU:0.456, REAL:0.462, MEM:2856.9M, EPOCH TIME: 1754077769.425831
[08/01 12:49:29     71s] Legalizing MH Cells... 0 / 0 (level 5)
[08/01 12:49:29     71s] No instances found in the vector
[08/01 12:49:29     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2856.9M, DRC: 0)
[08/01 12:49:29     71s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:29     71s] no activity file in design. spp won't run.
[08/01 12:49:29     71s] NP #FI/FS/SF FL/PI: 0/0/0 4652/0
[08/01 12:49:29     71s] no activity file in design. spp won't run.
[08/01 12:49:29     71s] OPERPROF: Starting npPlace at level 1, MEM:2856.9M, EPOCH TIME: 1754077769.458719
[08/01 12:49:30     72s] Iteration  8: Total net bbox = 3.625e+04 (1.74e+04 1.89e+04)
[08/01 12:49:30     72s]               Est.  stn bbox = 4.456e+04 (2.19e+04 2.26e+04)
[08/01 12:49:30     72s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2853.9M
[08/01 12:49:30     72s] OPERPROF: Finished npPlace at level 1, CPU:0.680, REAL:0.690, MEM:2853.9M, EPOCH TIME: 1754077770.149165
[08/01 12:49:30     72s] Legalizing MH Cells... 0 / 0 (level 6)
[08/01 12:49:30     72s] No instances found in the vector
[08/01 12:49:30     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2853.9M, DRC: 0)
[08/01 12:49:30     72s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:30     72s] no activity file in design. spp won't run.
[08/01 12:49:30     72s] NP #FI/FS/SF FL/PI: 0/0/0 4652/0
[08/01 12:49:30     72s] no activity file in design. spp won't run.
[08/01 12:49:30     72s] OPERPROF: Starting npPlace at level 1, MEM:2853.9M, EPOCH TIME: 1754077770.179106
[08/01 12:49:31     73s] Iteration  9: Total net bbox = 3.744e+04 (1.80e+04 1.94e+04)
[08/01 12:49:31     73s]               Est.  stn bbox = 4.567e+04 (2.25e+04 2.32e+04)
[08/01 12:49:31     73s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2853.9M
[08/01 12:49:31     73s] OPERPROF: Finished npPlace at level 1, CPU:0.931, REAL:0.942, MEM:2853.9M, EPOCH TIME: 1754077771.121065
[08/01 12:49:31     73s] Legalizing MH Cells... 0 / 0 (level 7)
[08/01 12:49:31     73s] No instances found in the vector
[08/01 12:49:31     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2853.9M, DRC: 0)
[08/01 12:49:31     73s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:31     73s] no activity file in design. spp won't run.
[08/01 12:49:31     73s] NP #FI/FS/SF FL/PI: 0/0/0 4652/0
[08/01 12:49:31     73s] no activity file in design. spp won't run.
[08/01 12:49:31     73s] OPERPROF: Starting npPlace at level 1, MEM:2853.9M, EPOCH TIME: 1754077771.153365
[08/01 12:49:31     73s] GP RA stats: MHOnly 0 nrInst 4652 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 12:49:31     74s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2869.9M, EPOCH TIME: 1754077771.709374
[08/01 12:49:31     74s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2869.9M, EPOCH TIME: 1754077771.709430
[08/01 12:49:31     74s] Iteration 10: Total net bbox = 3.674e+04 (1.78e+04 1.90e+04)
[08/01 12:49:31     74s]               Est.  stn bbox = 4.485e+04 (2.22e+04 2.27e+04)
[08/01 12:49:31     74s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2869.9M
[08/01 12:49:31     74s] OPERPROF: Finished npPlace at level 1, CPU:0.551, REAL:0.557, MEM:2869.9M, EPOCH TIME: 1754077771.710204
[08/01 12:49:31     74s] Legalizing MH Cells... 0 / 0 (level 8)
[08/01 12:49:31     74s] No instances found in the vector
[08/01 12:49:31     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2853.9M, DRC: 0)
[08/01 12:49:31     74s] 0 (out of 0) MH cells were successfully legalized.
[08/01 12:49:31     74s] Move report: Timing Driven Placement moves 4652 insts, mean move: 2.20 um, max move: 13.46 um 
[08/01 12:49:31     74s] 	Max move on inst (FE_RC_33_0): (89.30, 35.28) --> (90.17, 22.69)
[08/01 12:49:31     74s] no activity file in design. spp won't run.
[08/01 12:49:31     74s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2853.9M, EPOCH TIME: 1754077771.722209
[08/01 12:49:31     74s] Saved padding area to DB
[08/01 12:49:31     74s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2853.9M, EPOCH TIME: 1754077771.722453
[08/01 12:49:31     74s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.722778
[08/01 12:49:31     74s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2853.9M, EPOCH TIME: 1754077771.723219
[08/01 12:49:31     74s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 12:49:31     74s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2853.9M, EPOCH TIME: 1754077771.724554
[08/01 12:49:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.9M, EPOCH TIME: 1754077771.724933
[08/01 12:49:31     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.724972
[08/01 12:49:31     74s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.003, REAL:0.003, MEM:2853.9M, EPOCH TIME: 1754077771.725243
[08/01 12:49:31     74s] 
[08/01 12:49:31     74s] Finished Incremental Placement (cpu=0:00:03.7, real=0:00:04.0, mem=2853.9M)
[08/01 12:49:31     74s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 12:49:31     74s] Type 'man IMPSP-9025' for more detail.
[08/01 12:49:31     74s] CongRepair sets shifter mode to gplace
[08/01 12:49:31     74s] TDRefine: refinePlace mode is spiral
[08/01 12:49:31     74s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2853.9M, EPOCH TIME: 1754077771.730104
[08/01 12:49:31     74s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2853.9M, EPOCH TIME: 1754077771.730144
[08/01 12:49:31     74s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2853.9M, EPOCH TIME: 1754077771.730171
[08/01 12:49:31     74s] Processing tracks to init pin-track alignment.
[08/01 12:49:31     74s] z: 2, totalTracks: 1
[08/01 12:49:31     74s] z: 4, totalTracks: 1
[08/01 12:49:31     74s] z: 6, totalTracks: 1
[08/01 12:49:31     74s] z: 8, totalTracks: 1
[08/01 12:49:31     74s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:31     74s] All LLGs are deleted
[08/01 12:49:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2853.9M, EPOCH TIME: 1754077771.732097
[08/01 12:49:31     74s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.732144
[08/01 12:49:31     74s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2853.9M, EPOCH TIME: 1754077771.732837
[08/01 12:49:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:31     74s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2853.9M, EPOCH TIME: 1754077771.733030
[08/01 12:49:31     74s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:31     74s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:31     74s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2853.9M, EPOCH TIME: 1754077771.735185
[08/01 12:49:31     74s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:31     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:31     74s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2853.9M, EPOCH TIME: 1754077771.736269
[08/01 12:49:31     74s] Fast DP-INIT is on for default
[08/01 12:49:31     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:31     74s] Atter site array init, number of instance map data is 0.
[08/01 12:49:31     74s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:2853.9M, EPOCH TIME: 1754077771.737082
[08/01 12:49:31     74s] 
[08/01 12:49:31     74s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:31     74s] OPERPROF:         Starting CMU at level 5, MEM:2853.9M, EPOCH TIME: 1754077771.737425
[08/01 12:49:31     74s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.737567
[08/01 12:49:31     74s] 
[08/01 12:49:31     74s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:31     74s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2853.9M, EPOCH TIME: 1754077771.737831
[08/01 12:49:31     74s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2853.9M, EPOCH TIME: 1754077771.737849
[08/01 12:49:31     74s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.738051
[08/01 12:49:31     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2853.9MB).
[08/01 12:49:31     74s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2853.9M, EPOCH TIME: 1754077771.738412
[08/01 12:49:31     74s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2853.9M, EPOCH TIME: 1754077771.738430
[08/01 12:49:31     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.7
[08/01 12:49:31     74s] OPERPROF:   Starting RefinePlace at level 2, MEM:2853.9M, EPOCH TIME: 1754077771.738465
[08/01 12:49:31     74s] *** Starting place_detail (0:01:14 mem=2853.9M) ***
[08/01 12:49:31     74s] Total net bbox length = 4.887e+04 (2.572e+04 2.315e+04) (ext = 1.072e+04)
[08/01 12:49:31     74s] 
[08/01 12:49:31     74s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:31     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:31     74s] (I)      Default pattern map key = top_default.
[08/01 12:49:31     74s] (I)      Default pattern map key = top_default.
[08/01 12:49:31     74s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2853.9M, EPOCH TIME: 1754077771.742250
[08/01 12:49:31     74s] Starting refinePlace ...
[08/01 12:49:31     74s] (I)      Default pattern map key = top_default.
[08/01 12:49:31     74s] (I)      Default pattern map key = top_default.
[08/01 12:49:31     74s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2853.9M, EPOCH TIME: 1754077771.747584
[08/01 12:49:31     74s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:31     74s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2853.9M, EPOCH TIME: 1754077771.747630
[08/01 12:49:31     74s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.747685
[08/01 12:49:31     74s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2853.9M, EPOCH TIME: 1754077771.747705
[08/01 12:49:31     74s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:31     74s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.747817
[08/01 12:49:31     74s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.747833
[08/01 12:49:31     74s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 12:49:31     74s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2853.9M, EPOCH TIME: 1754077771.749128
[08/01 12:49:31     74s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2853.9M, EPOCH TIME: 1754077771.749149
[08/01 12:49:31     74s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2853.9M, EPOCH TIME: 1754077771.749576
[08/01 12:49:31     74s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:49:31     74s]  ** Cut row section real time 0:00:00.0.
[08/01 12:49:31     74s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2853.9M, EPOCH TIME: 1754077771.749636
[08/01 12:49:31     74s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:31     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2853.9MB) @(0:01:14 - 0:01:14).
[08/01 12:49:31     74s] Move report: preRPlace moves 4652 insts, mean move: 0.08 um, max move: 1.80 um 
[08/01 12:49:31     74s] 	Max move on inst (U2216): (74.43, 36.42) --> (74.29, 38.08)
[08/01 12:49:31     74s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 12:49:31     74s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:31     74s] Placement tweakage begins.
[08/01 12:49:31     74s] wire length = 4.735e+04
[08/01 12:49:31     74s] wire length = 4.490e+04
[08/01 12:49:31     74s] Placement tweakage ends.
[08/01 12:49:31     74s] Move report: tweak moves 564 insts, mean move: 1.31 um, max move: 9.31 um 
[08/01 12:49:31     74s] 	Max move on inst (FE_DBTC1_n4589): (93.86, 46.48) --> (84.55, 46.48)
[08/01 12:49:31     74s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2856.1MB) @(0:01:14 - 0:01:14).
[08/01 12:49:31     74s] 
[08/01 12:49:31     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:31     74s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:31     74s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:31     74s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:49:31     74s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:31     74s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:31     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2824.1MB) @(0:01:14 - 0:01:14).
[08/01 12:49:31     74s] Move report: Detail placement moves 4652 insts, mean move: 0.23 um, max move: 9.50 um 
[08/01 12:49:31     74s] 	Max move on inst (FE_DBTC1_n4589): (93.89, 46.33) --> (84.55, 46.48)
[08/01 12:49:31     74s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2824.1MB
[08/01 12:49:31     74s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:31     74s]   maximum (X+Y) =         9.50 um
[08/01 12:49:31     74s]   inst (FE_DBTC1_n4589) with max move: (93.8945, 46.3265) -> (84.55, 46.48)
[08/01 12:49:31     74s]   mean    (X+Y) =         0.23 um
[08/01 12:49:31     74s] Total instances moved : 4652
[08/01 12:49:31     74s] Summary Report:
[08/01 12:49:31     74s] Instances move: 4652 (out of 4652 movable)
[08/01 12:49:31     74s] Instances flipped: 0
[08/01 12:49:31     74s] Mean displacement: 0.23 um
[08/01 12:49:31     74s] Max displacement: 9.50 um (Instance: FE_DBTC1_n4589) (93.8945, 46.3265) -> (84.55, 46.48)
[08/01 12:49:31     74s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[08/01 12:49:31     74s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.252, REAL:0.252, MEM:2824.1M, EPOCH TIME: 1754077771.994697
[08/01 12:49:31     74s] Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
[08/01 12:49:31     74s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2824.1MB
[08/01 12:49:31     74s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2824.1MB) @(0:01:14 - 0:01:14).
[08/01 12:49:31     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.7
[08/01 12:49:31     74s] *** Finished place_detail (0:01:14 mem=2824.1M) ***
[08/01 12:49:31     74s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.257, REAL:0.257, MEM:2824.1M, EPOCH TIME: 1754077771.995774
[08/01 12:49:31     74s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2824.1M, EPOCH TIME: 1754077771.995796
[08/01 12:49:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4652).
[08/01 12:49:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2819.1M, EPOCH TIME: 1754077772.005589
[08/01 12:49:32     74s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.275, REAL:0.276, MEM:2819.1M, EPOCH TIME: 1754077772.005632
[08/01 12:49:32     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2819.1M, EPOCH TIME: 1754077772.006077
[08/01 12:49:32     74s] Starting Early Global Route congestion estimation: mem = 2819.1M
[08/01 12:49:32     74s] (I)      ==================== Layers =====================
[08/01 12:49:32     74s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:32     74s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:32     74s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:32     74s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:32     74s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:32     74s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:32     74s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:32     74s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:32     74s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:32     74s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:32     74s] (I)      Started Import and model ( Curr Mem: 2819.14 MB )
[08/01 12:49:32     74s] (I)      Default pattern map key = top_default.
[08/01 12:49:32     74s] (I)      == Non-default Options ==
[08/01 12:49:32     74s] (I)      Maximum routing layer                              : 10
[08/01 12:49:32     74s] (I)      Number of threads                                  : 1
[08/01 12:49:32     74s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:49:32     74s] (I)      Method to set GCell size                           : row
[08/01 12:49:32     74s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:32     74s] (I)      Use row-based GCell size
[08/01 12:49:32     74s] (I)      Use row-based GCell align
[08/01 12:49:32     74s] (I)      layer 0 area = 0
[08/01 12:49:32     74s] (I)      layer 1 area = 0
[08/01 12:49:32     74s] (I)      layer 2 area = 0
[08/01 12:49:32     74s] (I)      layer 3 area = 0
[08/01 12:49:32     74s] (I)      layer 4 area = 0
[08/01 12:49:32     74s] (I)      layer 5 area = 0
[08/01 12:49:32     74s] (I)      layer 6 area = 0
[08/01 12:49:32     74s] (I)      layer 7 area = 0
[08/01 12:49:32     74s] (I)      layer 8 area = 0
[08/01 12:49:32     74s] (I)      layer 9 area = 0
[08/01 12:49:32     74s] (I)      GCell unit size   : 2800
[08/01 12:49:32     74s] (I)      GCell multiplier  : 1
[08/01 12:49:32     74s] (I)      GCell row height  : 2800
[08/01 12:49:32     74s] (I)      Actual row height : 2800
[08/01 12:49:32     74s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:32     74s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:32     74s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:32     74s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:32     74s] (I)      ============== Default via ===============
[08/01 12:49:32     74s] (I)      +---+------------------+-----------------+
[08/01 12:49:32     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:32     74s] (I)      +---+------------------+-----------------+
[08/01 12:49:32     74s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:32     74s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:32     74s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:32     74s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:32     74s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:32     74s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:32     74s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:32     74s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:32     74s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:32     74s] (I)      +---+------------------+-----------------+
[08/01 12:49:32     74s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:32     74s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:32     74s] [NR-eGR] Read 0 other shapes
[08/01 12:49:32     74s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:32     74s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:32     74s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:32     74s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:32     74s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:32     74s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:32     74s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:32     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:32     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:32     74s] [NR-eGR] Read 5562 nets ( ignored 0 )
[08/01 12:49:32     74s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:32     74s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:32     74s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:32     74s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:32     74s] (I)      Number of ignored nets                =      0
[08/01 12:49:32     74s] (I)      Number of connected nets              =      0
[08/01 12:49:32     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:32     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:32     74s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:32     74s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:32     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:32     74s] (I)      Ndr track 0 does not exist
[08/01 12:49:32     74s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:32     74s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:32     74s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:32     74s] (I)      Site width          :   380  (dbu)
[08/01 12:49:32     74s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:32     74s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:32     74s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:32     74s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:32     74s] (I)      Grid                :    98    98    10
[08/01 12:49:32     74s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:32     74s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:32     74s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:32     74s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:32     74s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:32     74s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:32     74s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:32     74s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:32     74s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:32     74s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:32     74s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:32     74s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:32     74s] (I)      --------------------------------------------------------
[08/01 12:49:32     74s] 
[08/01 12:49:32     74s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:32     74s] [NR-eGR] Rule id: 0  Nets: 5562
[08/01 12:49:32     74s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:32     74s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:32     74s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:32     74s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:32     74s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:32     74s] [NR-eGR] ========================================
[08/01 12:49:32     74s] [NR-eGR] 
[08/01 12:49:32     74s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:32     74s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:32     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:32     74s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:32     74s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:32     74s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:32     74s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:32     74s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:32     74s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:32     74s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:32     74s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:32     74s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:32     74s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:32     74s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:32     74s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:32     74s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2819.14 MB )
[08/01 12:49:32     74s] (I)      Reset routing kernel
[08/01 12:49:32     74s] (I)      Started Global Routing ( Curr Mem: 2819.14 MB )
[08/01 12:49:32     74s] (I)      totalPins=18569  totalGlobalPin=17714 (95.40%)
[08/01 12:49:32     74s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1a Route ============
[08/01 12:49:32     74s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[08/01 12:49:32     74s] (I)      Usage: 31007 = (14714 H, 16293 V) = (9.48% H, 9.57% V) = (2.060e+04um H, 2.281e+04um V)
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1b Route ============
[08/01 12:49:32     74s] (I)      Usage: 31007 = (14714 H, 16293 V) = (9.48% H, 9.57% V) = (2.060e+04um H, 2.281e+04um V)
[08/01 12:49:32     74s] (I)      Overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 4.340980e+04um
[08/01 12:49:32     74s] (I)      Congestion metric : 0.00%H 0.07%V, 0.07%HV
[08/01 12:49:32     74s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1c Route ============
[08/01 12:49:32     74s] (I)      Usage: 31007 = (14714 H, 16293 V) = (9.48% H, 9.57% V) = (2.060e+04um H, 2.281e+04um V)
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1d Route ============
[08/01 12:49:32     74s] (I)      Usage: 31007 = (14714 H, 16293 V) = (9.48% H, 9.57% V) = (2.060e+04um H, 2.281e+04um V)
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1e Route ============
[08/01 12:49:32     74s] (I)      Usage: 31007 = (14714 H, 16293 V) = (9.48% H, 9.57% V) = (2.060e+04um H, 2.281e+04um V)
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] (I)      ============  Phase 1l Route ============
[08/01 12:49:32     74s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 4.340980e+04um
[08/01 12:49:32     74s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:32     74s] (I)      Layer  2:      66153     16517        15           0       70044    ( 0.00%) 
[08/01 12:49:32     74s] (I)      Layer  3:      92215     16512         0           0       95060    ( 0.00%) 
[08/01 12:49:32     74s] (I)      Layer  4:      44384      7280         0           0       47530    ( 0.00%) 
[08/01 12:49:32     74s] (I)      Layer  5:      44750      1077         0           0       47530    ( 0.00%) 
[08/01 12:49:32     74s] (I)      Layer  6:      43267      1638         0           0       47530    ( 0.00%) 
[08/01 12:49:32     74s] (I)      Layer  7:      12921         2         0        1348       14495    ( 8.51%) 
[08/01 12:49:32     74s] (I)      Layer  8:      11346        13         0        3778       12065    (23.85%) 
[08/01 12:49:32     74s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:32     74s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:32     74s] (I)      Total:        324467     43039        15       13037      342581    ( 3.67%) 
[08/01 12:49:32     74s] (I)      
[08/01 12:49:32     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:32     74s] [NR-eGR]                        OverCon            
[08/01 12:49:32     74s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:49:32     74s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:49:32     74s] [NR-eGR] ----------------------------------------------
[08/01 12:49:32     74s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal2 ( 2)        13( 0.14%)   ( 0.14%) 
[08/01 12:49:32     74s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:32     74s] [NR-eGR] ----------------------------------------------
[08/01 12:49:32     74s] [NR-eGR]        Total        13( 0.02%)   ( 0.02%) 
[08/01 12:49:32     74s] [NR-eGR] 
[08/01 12:49:32     74s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2827.14 MB )
[08/01 12:49:32     74s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:32     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.057, REAL:0.071, MEM:2827.1M, EPOCH TIME: 1754077772.077528
[08/01 12:49:32     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2827.1M, EPOCH TIME: 1754077772.077547
[08/01 12:49:32     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:32     74s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2827.1M
[08/01 12:49:32     74s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:32     74s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:32     74s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:32     74s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:32     74s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:32     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:32     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:32     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2843.1M, EPOCH TIME: 1754077772.078407
[08/01 12:49:32     74s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2843.1M, EPOCH TIME: 1754077772.078623
[08/01 12:49:32     74s] Starting Early Global Route wiring: mem = 2843.1M
[08/01 12:49:32     74s] (I)      ============= Track Assignment ============
[08/01 12:49:32     74s] (I)      Started Track Assignment (1T) ( Curr Mem: 2843.14 MB )
[08/01 12:49:32     74s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:49:32     74s] (I)      Run Multi-thread track assignment
[08/01 12:49:32     74s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2843.14 MB )
[08/01 12:49:32     74s] (I)      Started Export ( Curr Mem: 2843.14 MB )
[08/01 12:49:32     74s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:49:32     74s] [NR-eGR] ------------------------------------
[08/01 12:49:32     74s] [NR-eGR]  metal1   (1H)             0  18569 
[08/01 12:49:32     74s] [NR-eGR]  metal2   (2V)         14066  23127 
[08/01 12:49:32     74s] [NR-eGR]  metal3   (3H)         20521   7088 
[08/01 12:49:32     74s] [NR-eGR]  metal4   (4V)          9524    544 
[08/01 12:49:32     74s] [NR-eGR]  metal5   (5H)          1291    434 
[08/01 12:49:32     74s] [NR-eGR]  metal6   (6V)          2289      4 
[08/01 12:49:32     74s] [NR-eGR]  metal7   (7H)             1      2 
[08/01 12:49:32     74s] [NR-eGR]  metal8   (8V)            18      0 
[08/01 12:49:32     74s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:49:32     74s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:49:32     74s] [NR-eGR] ------------------------------------
[08/01 12:49:32     74s] [NR-eGR]           Total        47709  49768 
[08/01 12:49:32     74s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:32     74s] [NR-eGR] Total half perimeter of net bounding box: 47328um
[08/01 12:49:32     74s] [NR-eGR] Total length: 47709um, number of vias: 49768
[08/01 12:49:32     74s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:32     74s] [NR-eGR] Total eGR-routed clock nets wire length: 1710um, number of vias: 1710
[08/01 12:49:32     74s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:49:32     74s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2843.14 MB )
[08/01 12:49:32     74s] Early Global Route wiring runtime: 0.07 seconds, mem = 2843.1M
[08/01 12:49:32     74s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.067, REAL:0.067, MEM:2843.1M, EPOCH TIME: 1754077772.145932
[08/01 12:49:32     74s] 0 delay mode for cte disabled.
[08/01 12:49:32     74s] SKP cleared!
[08/01 12:49:32     74s] 
[08/01 12:49:32     74s] *** Finished incrementalPlace (cpu=0:00:04.2, real=0:00:05.0)***
[08/01 12:49:32     74s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2843.1M, EPOCH TIME: 1754077772.154864
[08/01 12:49:32     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] All LLGs are deleted
[08/01 12:49:32     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:32     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2843.1M, EPOCH TIME: 1754077772.154936
[08/01 12:49:32     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2843.1M, EPOCH TIME: 1754077772.154961
[08/01 12:49:32     74s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2834.1M, EPOCH TIME: 1754077772.156058
[08/01 12:49:32     74s] Start to check current routing status for nets...
[08/01 12:49:32     74s] All nets are already routed correctly.
[08/01 12:49:32     74s] End to check current routing status for nets (mem=2834.1M)
[08/01 12:49:32     74s] Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
[08/01 12:49:32     74s] pre_route RC Extraction called for design top.
[08/01 12:49:32     74s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:32     74s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:32     74s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:32     74s] RCMode: PreRoute
[08/01 12:49:32     74s]       RC Corner Indexes            0   
[08/01 12:49:32     74s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:32     74s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:32     74s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:32     74s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:32     74s] Shrink Factor                : 1.00000
[08/01 12:49:32     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:49:32     74s] 
[08/01 12:49:32     74s] Trim Metal Layers:
[08/01 12:49:32     74s] LayerId::1 widthSet size::1
[08/01 12:49:32     74s] LayerId::2 widthSet size::1
[08/01 12:49:32     74s] LayerId::3 widthSet size::1
[08/01 12:49:32     74s] LayerId::4 widthSet size::1
[08/01 12:49:32     74s] LayerId::5 widthSet size::1
[08/01 12:49:32     74s] LayerId::6 widthSet size::1
[08/01 12:49:32     74s] LayerId::7 widthSet size::1
[08/01 12:49:32     74s] LayerId::8 widthSet size::1
[08/01 12:49:32     74s] LayerId::9 widthSet size::1
[08/01 12:49:32     74s] LayerId::10 widthSet size::1
[08/01 12:49:32     74s] eee: pegSigSF::1.070000
[08/01 12:49:32     74s] Updating RC grid for preRoute extraction ...
[08/01 12:49:32     74s] Initializing multi-corner resistance tables ...
[08/01 12:49:32     74s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:32     74s] eee: l::2 avDens::0.146787 usedTrk::1005.875461 availTrk::6852.631579 sigTrk::1005.875461
[08/01 12:49:32     74s] eee: l::3 avDens::0.157722 usedTrk::1466.816971 availTrk::9300.000000 sigTrk::1466.816971
[08/01 12:49:32     74s] eee: l::4 avDens::0.147976 usedTrk::680.691891 availTrk::4600.000000 sigTrk::680.691891
[08/01 12:49:32     74s] eee: l::5 avDens::0.028369 usedTrk::92.199428 availTrk::3250.000000 sigTrk::92.199428
[08/01 12:49:32     74s] eee: l::6 avDens::0.051086 usedTrk::163.475679 availTrk::3200.000000 sigTrk::163.475679
[08/01 12:49:32     74s] eee: l::7 avDens::0.001657 usedTrk::0.082857 availTrk::50.000000 sigTrk::0.082857
[08/01 12:49:32     74s] eee: l::8 avDens::0.037800 usedTrk::1.260000 availTrk::33.333333 sigTrk::1.260000
[08/01 12:49:32     74s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:32     74s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:32     74s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:32     74s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.246796 uaWl=1.000000 uaWlH=0.275045 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:49:32     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2834.141M)
[08/01 12:49:32     74s] Compute RC Scale Done ...
[08/01 12:49:32     74s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2027.9M, totSessionCpu=0:01:15 **
[08/01 12:49:32     74s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:32     74s] #################################################################################
[08/01 12:49:32     74s] # Design Stage: PreRoute
[08/01 12:49:32     74s] # Design Name: top
[08/01 12:49:32     74s] # Design Mode: 45nm
[08/01 12:49:32     74s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:32     74s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:32     74s] # Signoff Settings: SI Off 
[08/01 12:49:32     74s] #################################################################################
[08/01 12:49:32     74s] Calculate delays in BcWc mode...
[08/01 12:49:32     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 2838.2M, InitMEM = 2838.2M)
[08/01 12:49:32     74s] Start delay calculation (fullDC) (1 T). (MEM=2838.24)
[08/01 12:49:32     74s] End AAE Lib Interpolated Model. (MEM=2849.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:33     75s] Total number of fetched objects 5917
[08/01 12:49:33     75s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:33     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:33     75s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2873.5M) ***
[08/01 12:49:33     75s] End delay calculation. (MEM=2873.45 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 12:49:33     75s] End delay calculation (fullDC). (MEM=2873.45 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s] =============================================================================================
[08/01 12:49:33     75s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.18-s099_1
[08/01 12:49:33     75s] =============================================================================================
[08/01 12:49:33     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:33     75s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     75s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:33     75s] [ TimingUpdate           ]      4   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:33     75s] [ FullDelayCalc          ]      1   0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:33     75s] [ MISC                   ]          0:00:04.6  (  84.5 % )     0:00:04.6 /  0:00:04.4    0.9
[08/01 12:49:33     75s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     75s]  IncrReplace #1 TOTAL               0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.2    1.0
[08/01 12:49:33     75s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.2/0:00:05.5 (1.0), totSession cpu/real = 0:01:15.5/0:04:19.4 (0.3), mem = 2873.5M
[08/01 12:49:33     75s] *** Timing Is met
[08/01 12:49:33     75s] *** Check timing (0:00:00.0)
[08/01 12:49:33     75s] *** Timing Is met
[08/01 12:49:33     75s] *** Check timing (0:00:00.0)
[08/01 12:49:33     75s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:49:33     75s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:49:33     75s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:33     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2889.5M
[08/01 12:49:33     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2889.5M
[08/01 12:49:33     75s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:33     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:16 mem=2908.5M
[08/01 12:49:33     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2908.5M, EPOCH TIME: 1754077773.331361
[08/01 12:49:33     75s] Processing tracks to init pin-track alignment.
[08/01 12:49:33     75s] z: 2, totalTracks: 1
[08/01 12:49:33     75s] z: 4, totalTracks: 1
[08/01 12:49:33     75s] z: 6, totalTracks: 1
[08/01 12:49:33     75s] z: 8, totalTracks: 1
[08/01 12:49:33     75s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:33     75s] All LLGs are deleted
[08/01 12:49:33     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2908.5M, EPOCH TIME: 1754077773.333154
[08/01 12:49:33     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2908.5M, EPOCH TIME: 1754077773.333204
[08/01 12:49:33     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2908.5M, EPOCH TIME: 1754077773.333921
[08/01 12:49:33     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2908.5M, EPOCH TIME: 1754077773.334140
[08/01 12:49:33     75s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:33     75s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:33     75s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2908.5M, EPOCH TIME: 1754077773.336137
[08/01 12:49:33     75s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:49:33     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:49:33     75s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2908.5M, EPOCH TIME: 1754077773.337330
[08/01 12:49:33     75s] Fast DP-INIT is on for default
[08/01 12:49:33     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:49:33     75s] Atter site array init, number of instance map data is 0.
[08/01 12:49:33     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2908.5M, EPOCH TIME: 1754077773.338119
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:33     75s] OPERPROF:     Starting CMU at level 3, MEM:2908.5M, EPOCH TIME: 1754077773.338475
[08/01 12:49:33     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2908.5M, EPOCH TIME: 1754077773.338620
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:33     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2908.5M, EPOCH TIME: 1754077773.338882
[08/01 12:49:33     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2908.5M, EPOCH TIME: 1754077773.338899
[08/01 12:49:33     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2924.5M, EPOCH TIME: 1754077773.339268
[08/01 12:49:33     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2924.5MB).
[08/01 12:49:33     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2924.5M, EPOCH TIME: 1754077773.339625
[08/01 12:49:33     75s] TotalInstCnt at PhyDesignMc Initialization: 4652
[08/01 12:49:33     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=2924.5M
[08/01 12:49:33     75s] Begin: Area Reclaim Optimization
[08/01 12:49:33     75s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:15.7/0:04:19.5 (0.3), mem = 2924.5M
[08/01 12:49:33     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.14
[08/01 12:49:33     75s] ### Creating RouteCongInterface, started
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:49:33     75s] 
[08/01 12:49:33     75s] #optDebug: {0, 1.000}
[08/01 12:49:33     75s] ### Creating RouteCongInterface, finished
[08/01 12:49:33     75s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:33     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2924.5M
[08/01 12:49:33     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2924.5M
[08/01 12:49:33     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2924.5M, EPOCH TIME: 1754077773.395707
[08/01 12:49:33     75s] Found 0 hard placement blockage before merging.
[08/01 12:49:33     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2924.5M, EPOCH TIME: 1754077773.395822
[08/01 12:49:33     75s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.14
[08/01 12:49:33     75s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:33     75s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:49:33     75s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:33     75s] |   70.14%|        -|   0.000|   0.000|   0:00:00.0| 2924.5M|
[08/01 12:49:33     75s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:49:33     75s] |   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2924.5M|
[08/01 12:49:33     75s] |   70.13%|        1|   0.000|   0.000|   0:00:00.0| 2943.6M|
[08/01 12:49:33     76s] |   70.11%|        4|   0.000|   0.000|   0:00:00.0| 2943.6M|
[08/01 12:49:33     76s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:49:33     76s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 12:49:33     76s] |   70.11%|        0|   0.000|   0.000|   0:00:00.0| 2943.6M|
[08/01 12:49:33     76s] |   70.11%|        0|   0.000|   0.000|   0:00:00.0| 2943.6M|
[08/01 12:49:33     76s] +---------+---------+--------+--------+------------+--------+
[08/01 12:49:33     76s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.11
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 4 **
[08/01 12:49:33     76s] --------------------------------------------------------------
[08/01 12:49:33     76s] |                                   | Total     | Sequential |
[08/01 12:49:33     76s] --------------------------------------------------------------
[08/01 12:49:33     76s] | Num insts resized                 |       4  |       0    |
[08/01 12:49:33     76s] | Num insts undone                  |       0  |       0    |
[08/01 12:49:33     76s] | Num insts Downsized               |       4  |       0    |
[08/01 12:49:33     76s] | Num insts Samesized               |       0  |       0    |
[08/01 12:49:33     76s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:49:33     76s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 12:49:33     76s] --------------------------------------------------------------
[08/01 12:49:33     76s] Bottom Preferred Layer:
[08/01 12:49:33     76s]     None
[08/01 12:49:33     76s] Finished writing unified metrics of routing constraints.
[08/01 12:49:33     76s] Via Pillar Rule:
[08/01 12:49:33     76s]     None
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] Number of times islegalLocAvaiable called = 27 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
[08/01 12:49:33     76s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[08/01 12:49:33     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2943.6M, EPOCH TIME: 1754077773.741475
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4651).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2936.6M, EPOCH TIME: 1754077773.749114
[08/01 12:49:33     76s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2936.6M, EPOCH TIME: 1754077773.750204
[08/01 12:49:33     76s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2936.6M, EPOCH TIME: 1754077773.750252
[08/01 12:49:33     76s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2936.6M, EPOCH TIME: 1754077773.752323
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:33     76s] OPERPROF:       Starting CMU at level 4, MEM:2936.6M, EPOCH TIME: 1754077773.754889
[08/01 12:49:33     76s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2936.6M, EPOCH TIME: 1754077773.755031
[08/01 12:49:33     76s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2936.6M, EPOCH TIME: 1754077773.755297
[08/01 12:49:33     76s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2936.6M, EPOCH TIME: 1754077773.755315
[08/01 12:49:33     76s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2936.6M, EPOCH TIME: 1754077773.755492
[08/01 12:49:33     76s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2936.6M, EPOCH TIME: 1754077773.755814
[08/01 12:49:33     76s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2936.6M, EPOCH TIME: 1754077773.755888
[08/01 12:49:33     76s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2936.6M, EPOCH TIME: 1754077773.755917
[08/01 12:49:33     76s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2936.6M, EPOCH TIME: 1754077773.755932
[08/01 12:49:33     76s] TDRefine: refinePlace mode is spiral
[08/01 12:49:33     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.8
[08/01 12:49:33     76s] OPERPROF: Starting RefinePlace at level 1, MEM:2936.6M, EPOCH TIME: 1754077773.755967
[08/01 12:49:33     76s] *** Starting place_detail (0:01:16 mem=2936.6M) ***
[08/01 12:49:33     76s] Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:33     76s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:33     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:33     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:33     76s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2936.6M, EPOCH TIME: 1754077773.759002
[08/01 12:49:33     76s] Starting refinePlace ...
[08/01 12:49:33     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:33     76s] One DDP V2 for no tweak run.
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:33     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:33     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:33     76s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:49:33     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:33     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:33     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2920.6MB) @(0:01:16 - 0:01:16).
[08/01 12:49:33     76s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:33     76s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2920.6MB
[08/01 12:49:33     76s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:33     76s]   maximum (X+Y) =         0.00 um
[08/01 12:49:33     76s]   mean    (X+Y) =         0.00 um
[08/01 12:49:33     76s] Total instances moved : 0
[08/01 12:49:33     76s] Summary Report:
[08/01 12:49:33     76s] Instances move: 0 (out of 4651 movable)
[08/01 12:49:33     76s] Instances flipped: 0
[08/01 12:49:33     76s] Mean displacement: 0.00 um
[08/01 12:49:33     76s] Max displacement: 0.00 um 
[08/01 12:49:33     76s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.075, REAL:0.075, MEM:2920.6M, EPOCH TIME: 1754077773.834428
[08/01 12:49:33     76s] Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
[08/01 12:49:33     76s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2920.6MB
[08/01 12:49:33     76s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2920.6MB) @(0:01:16 - 0:01:16).
[08/01 12:49:33     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.8
[08/01 12:49:33     76s] *** Finished place_detail (0:01:16 mem=2920.6M) ***
[08/01 12:49:33     76s] OPERPROF: Finished RefinePlace at level 1, CPU:0.079, REAL:0.080, MEM:2920.6M, EPOCH TIME: 1754077773.835501
[08/01 12:49:33     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2920.6M, EPOCH TIME: 1754077773.850968
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4651).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2920.6M, EPOCH TIME: 1754077773.858917
[08/01 12:49:33     76s] *** maximum move = 0.00 um ***
[08/01 12:49:33     76s] *** Finished re-routing un-routed nets (2920.6M) ***
[08/01 12:49:33     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2920.6M, EPOCH TIME: 1754077773.868502
[08/01 12:49:33     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2920.6M, EPOCH TIME: 1754077773.870718
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:33     76s] OPERPROF:     Starting CMU at level 3, MEM:2920.6M, EPOCH TIME: 1754077773.873441
[08/01 12:49:33     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2920.6M, EPOCH TIME: 1754077773.873597
[08/01 12:49:33     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2920.6M, EPOCH TIME: 1754077773.873850
[08/01 12:49:33     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2920.6M, EPOCH TIME: 1754077773.873867
[08/01 12:49:33     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2936.6M, EPOCH TIME: 1754077773.874386
[08/01 12:49:33     76s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2936.6M, EPOCH TIME: 1754077773.874729
[08/01 12:49:33     76s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2936.6M, EPOCH TIME: 1754077773.874809
[08/01 12:49:33     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2936.6M, EPOCH TIME: 1754077773.874838
[08/01 12:49:33     76s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2936.6M) ***
[08/01 12:49:33     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.14
[08/01 12:49:33     76s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:16.2/0:04:20.1 (0.3), mem = 2936.6M
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] =============================================================================================
[08/01 12:49:33     76s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.18-s099_1
[08/01 12:49:33     76s] =============================================================================================
[08/01 12:49:33     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:33     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:33     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:33     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ OptimizationStep       ]      1   0:00:00.0  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:33     76s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.1 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:49:33     76s] [ OptGetWeight           ]     93   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ OptEval                ]     93   0:00:00.2  (  33.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:49:33     76s] [ OptCommit              ]     93   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ PostCommitDelayUpdate  ]     93   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:49:33     76s] [ IncrDelayCalc          ]     18   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:49:33     76s] [ RefinePlace            ]      1   0:00:00.1  (  27.0 % )     0:00:00.1 /  0:00:00.2    1.0
[08/01 12:49:33     76s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:33     76s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:49:33     76s] [ MISC                   ]          0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.6
[08/01 12:49:33     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     76s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:49:33     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2917.5M, EPOCH TIME: 1754077773.890463
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.008, MEM:2856.5M, EPOCH TIME: 1754077773.897987
[08/01 12:49:33     76s] TotalInstCnt at PhyDesignMc Destruction: 4651
[08/01 12:49:33     76s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2856.53M, totSessionCpu=0:01:16).
[08/01 12:49:33     76s] **INFO: Flow update: Design timing is met.
[08/01 12:49:33     76s] OPTC: user 20.0
[08/01 12:49:33     76s] Begin: GigaOpt postEco DRV Optimization
[08/01 12:49:33     76s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[08/01 12:49:33     76s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[08/01 12:49:33     76s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:16.2/0:04:20.1 (0.3), mem = 2856.5M
[08/01 12:49:33     76s] Info: 1 clock net  excluded from IPO operation.
[08/01 12:49:33     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.15
[08/01 12:49:33     76s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:49:33     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:16 mem=2856.5M
[08/01 12:49:33     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2856.5M, EPOCH TIME: 1754077773.934671
[08/01 12:49:33     76s] Processing tracks to init pin-track alignment.
[08/01 12:49:33     76s] z: 2, totalTracks: 1
[08/01 12:49:33     76s] z: 4, totalTracks: 1
[08/01 12:49:33     76s] z: 6, totalTracks: 1
[08/01 12:49:33     76s] z: 8, totalTracks: 1
[08/01 12:49:33     76s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:33     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2856.5M, EPOCH TIME: 1754077773.936623
[08/01 12:49:33     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:33     76s] OPERPROF:     Starting CMU at level 3, MEM:2856.5M, EPOCH TIME: 1754077773.939169
[08/01 12:49:33     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2856.5M, EPOCH TIME: 1754077773.939308
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:33     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2856.5M, EPOCH TIME: 1754077773.939556
[08/01 12:49:33     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2856.5M, EPOCH TIME: 1754077773.939573
[08/01 12:49:33     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2856.5M, EPOCH TIME: 1754077773.939938
[08/01 12:49:33     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2856.5MB).
[08/01 12:49:33     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:2856.5M, EPOCH TIME: 1754077773.940326
[08/01 12:49:33     76s] TotalInstCnt at PhyDesignMc Initialization: 4651
[08/01 12:49:33     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=2856.5M
[08/01 12:49:33     76s] ### Creating RouteCongInterface, started
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:49:33     76s] 
[08/01 12:49:33     76s] #optDebug: {0, 1.000}
[08/01 12:49:33     76s] ### Creating RouteCongInterface, finished
[08/01 12:49:33     76s] {MG  {4 0 1.1 0.136988}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:49:33     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2856.5M
[08/01 12:49:33     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2856.5M
[08/01 12:49:34     76s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:49:34     76s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:49:34     76s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 12:49:34     76s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:49:34     76s] [GPS-DRV] All active and enabled setup views
[08/01 12:49:34     76s] [GPS-DRV]     nangate_view_setup
[08/01 12:49:34     76s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:49:34     76s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:49:34     76s] [GPS-DRV] maxFanoutLoad on
[08/01 12:49:34     76s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:49:34     76s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 12:49:34     76s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:49:34     76s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2913.8M, EPOCH TIME: 1754077774.055596
[08/01 12:49:34     76s] Found 0 hard placement blockage before merging.
[08/01 12:49:34     76s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2913.8M, EPOCH TIME: 1754077774.055698
[08/01 12:49:34     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:34     76s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 12:49:34     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:34     76s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 12:49:34     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:34     76s] Info: violation cost 6.265683 (cap = 0.024762, tran = 0.240922, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:34     76s] |     1|    30|    -0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.11%|          |         |
[08/01 12:49:34     76s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:34     76s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       2| 70.12%| 0:00:00.0|  2957.9M|
[08/01 12:49:34     76s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:49:34     76s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.12%| 0:00:00.0|  2957.9M|
[08/01 12:49:34     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] ###############################################################################
[08/01 12:49:34     76s] #
[08/01 12:49:34     76s] #  Large fanout net report:  
[08/01 12:49:34     76s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:49:34     76s] #     - current density: 70.12
[08/01 12:49:34     76s] #
[08/01 12:49:34     76s] #  List of high fanout nets:
[08/01 12:49:34     76s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:49:34     76s] #
[08/01 12:49:34     76s] ###############################################################################
[08/01 12:49:34     76s] Bottom Preferred Layer:
[08/01 12:49:34     76s]     None
[08/01 12:49:34     76s] Finished writing unified metrics of routing constraints.
[08/01 12:49:34     76s] Via Pillar Rule:
[08/01 12:49:34     76s]     None
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] =======================================================================
[08/01 12:49:34     76s]                 Reasons for remaining drv violations
[08/01 12:49:34     76s] =======================================================================
[08/01 12:49:34     76s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] MultiBuffering failure reasons
[08/01 12:49:34     76s] ------------------------------------------------
[08/01 12:49:34     76s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2957.9M) ***
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:49:34     76s] Total-nets :: 5600, Stn-nets :: 38, ratio :: 0.678571 %, Total-len 47705.6, Stn-len 18.735
[08/01 12:49:34     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2938.9M, EPOCH TIME: 1754077774.215268
[08/01 12:49:34     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4653).
[08/01 12:49:34     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2856.9M, EPOCH TIME: 1754077774.224649
[08/01 12:49:34     76s] TotalInstCnt at PhyDesignMc Destruction: 4653
[08/01 12:49:34     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.15
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] =============================================================================================
[08/01 12:49:34     76s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.18-s099_1
[08/01 12:49:34     76s] =============================================================================================
[08/01 12:49:34     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:34     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:34     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:34     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:34     76s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:49:34     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:34     76s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:34     76s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ OptEval                ]      3   0:00:00.0  (  16.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:49:34     76s] [ OptCommit              ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:34     76s] [ IncrDelayCalc          ]     10   0:00:00.0  (  13.0 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:49:34     76s] [ DrvFindVioNets         ]      3   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:49:34     76s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:34     76s] [ MISC                   ]          0:00:00.1  (  37.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:34     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:34     76s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:49:34     76s] ---------------------------------------------------------------------------------------------
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:01:16.5/0:04:20.4 (0.3), mem = 2856.9M
[08/01 12:49:34     76s] End: GigaOpt postEco DRV Optimization
[08/01 12:49:34     76s] **INFO: Flow update: Design timing is met.
[08/01 12:49:34     76s] Running refinePlace -preserveRouting true -hardFence false
[08/01 12:49:34     76s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2856.9M, EPOCH TIME: 1754077774.226672
[08/01 12:49:34     76s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2856.9M, EPOCH TIME: 1754077774.226709
[08/01 12:49:34     76s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2856.9M, EPOCH TIME: 1754077774.226736
[08/01 12:49:34     76s] Processing tracks to init pin-track alignment.
[08/01 12:49:34     76s] z: 2, totalTracks: 1
[08/01 12:49:34     76s] z: 4, totalTracks: 1
[08/01 12:49:34     76s] z: 6, totalTracks: 1
[08/01 12:49:34     76s] z: 8, totalTracks: 1
[08/01 12:49:34     76s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:49:34     76s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2856.9M, EPOCH TIME: 1754077774.229162
[08/01 12:49:34     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:34     76s] OPERPROF:         Starting CMU at level 5, MEM:2856.9M, EPOCH TIME: 1754077774.232217
[08/01 12:49:34     76s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2856.9M, EPOCH TIME: 1754077774.232383
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:49:34     76s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:2856.9M, EPOCH TIME: 1754077774.232662
[08/01 12:49:34     76s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2856.9M, EPOCH TIME: 1754077774.232681
[08/01 12:49:34     76s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2856.9M, EPOCH TIME: 1754077774.233058
[08/01 12:49:34     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2856.9MB).
[08/01 12:49:34     76s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2856.9M, EPOCH TIME: 1754077774.233448
[08/01 12:49:34     76s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2856.9M, EPOCH TIME: 1754077774.233466
[08/01 12:49:34     76s] TDRefine: refinePlace mode is spiral
[08/01 12:49:34     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.9
[08/01 12:49:34     76s] OPERPROF:   Starting RefinePlace at level 2, MEM:2856.9M, EPOCH TIME: 1754077774.233502
[08/01 12:49:34     76s] *** Starting place_detail (0:01:17 mem=2856.9M) ***
[08/01 12:49:34     76s] Total net bbox length = 4.735e+04 (2.351e+04 2.384e+04) (ext = 1.058e+04)
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:34     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:34     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:34     76s] User Input Parameters:
[08/01 12:49:34     76s] - Congestion Driven    : Off
[08/01 12:49:34     76s] - Timing Driven        : Off
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Starting Small incrNP...
[08/01 12:49:34     76s] - Area-Violation Based : Off
[08/01 12:49:34     76s] - Start Rollback Level : -5
[08/01 12:49:34     76s] - Legalized            : On
[08/01 12:49:34     76s] - Window Based         : Off
[08/01 12:49:34     76s] - eDen incr mode       : Off
[08/01 12:49:34     76s] - Small incr mode      : On
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2856.9M, EPOCH TIME: 1754077774.237787
[08/01 12:49:34     76s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2856.9M, EPOCH TIME: 1754077774.238250
[08/01 12:49:34     76s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2856.9M, EPOCH TIME: 1754077774.239090
[08/01 12:49:34     76s] default core: bins with density > 0.750 = 28.40 % ( 23 / 81 )
[08/01 12:49:34     76s] Density distribution unevenness ratio = 4.596%
[08/01 12:49:34     76s] Density distribution unevenness ratio (U70) = 4.596%
[08/01 12:49:34     76s] Density distribution unevenness ratio (U80) = 0.078%
[08/01 12:49:34     76s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:49:34     76s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:2856.9M, EPOCH TIME: 1754077774.239141
[08/01 12:49:34     76s] cost 0.824324, thresh 1.000000
[08/01 12:49:34     76s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2856.9M)
[08/01 12:49:34     76s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:34     76s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2856.9M, EPOCH TIME: 1754077774.239265
[08/01 12:49:34     76s] Starting refinePlace ...
[08/01 12:49:34     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:34     76s] One DDP V2 for no tweak run.
[08/01 12:49:34     76s] (I)      Default pattern map key = top_default.
[08/01 12:49:34     76s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2856.9M, EPOCH TIME: 1754077774.245602
[08/01 12:49:34     76s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:49:34     76s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2856.9M, EPOCH TIME: 1754077774.245802
[08/01 12:49:34     76s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2856.9M, EPOCH TIME: 1754077774.245917
[08/01 12:49:34     76s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2856.9M, EPOCH TIME: 1754077774.246157
[08/01 12:49:34     76s] DDP markSite nrRow 83 nrJob 83
[08/01 12:49:34     76s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2856.9M, EPOCH TIME: 1754077774.246289
[08/01 12:49:34     76s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2856.9M, EPOCH TIME: 1754077774.246542
[08/01 12:49:34     76s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:49:34     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2856.9MB) @(0:01:17 - 0:01:17).
[08/01 12:49:34     76s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:49:34     76s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:49:34     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:49:34     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:49:34     76s] Move report: legalization moves 1 insts, mean move: 0.19 um, max move: 0.19 um spiral
[08/01 12:49:34     76s] 	Max move on inst (FE_OFC100_n4589): (40.28, 89.88) --> (40.47, 89.88)
[08/01 12:49:34     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:34     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:49:34     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2824.9MB) @(0:01:17 - 0:01:17).
[08/01 12:49:34     76s] Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um 
[08/01 12:49:34     76s] 	Max move on inst (FE_OFC100_n4589): (40.28, 89.88) --> (40.47, 89.88)
[08/01 12:49:34     76s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.9MB
[08/01 12:49:34     76s] Statistics of distance of Instance movement in refine placement:
[08/01 12:49:34     76s]   maximum (X+Y) =         0.19 um
[08/01 12:49:34     76s]   inst (FE_OFC100_n4589) with max move: (40.28, 89.88) -> (40.47, 89.88)
[08/01 12:49:34     76s]   mean    (X+Y) =         0.19 um
[08/01 12:49:34     76s] Total instances moved : 1
[08/01 12:49:34     76s] Summary Report:
[08/01 12:49:34     76s] Instances move: 1 (out of 4653 movable)
[08/01 12:49:34     76s] Instances flipped: 0
[08/01 12:49:34     76s] Mean displacement: 0.19 um
[08/01 12:49:34     76s] Max displacement: 0.19 um (Instance: FE_OFC100_n4589) (40.28, 89.88) -> (40.47, 89.88)
[08/01 12:49:34     76s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[08/01 12:49:34     76s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.089, REAL:0.089, MEM:2824.9M, EPOCH TIME: 1754077774.328286
[08/01 12:49:34     76s] Total net bbox length = 4.735e+04 (2.351e+04 2.384e+04) (ext = 1.058e+04)
[08/01 12:49:34     76s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.9MB
[08/01 12:49:34     76s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2824.9MB) @(0:01:17 - 0:01:17).
[08/01 12:49:34     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.9
[08/01 12:49:34     76s] *** Finished place_detail (0:01:17 mem=2824.9M) ***
[08/01 12:49:34     76s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.095, REAL:0.096, MEM:2824.9M, EPOCH TIME: 1754077774.329375
[08/01 12:49:34     76s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2824.9M, EPOCH TIME: 1754077774.329397
[08/01 12:49:34     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4653).
[08/01 12:49:34     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:34     76s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2824.9M, EPOCH TIME: 1754077774.339848
[08/01 12:49:34     76s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.113, REAL:0.113, MEM:2824.9M, EPOCH TIME: 1754077774.339888
[08/01 12:49:34     76s] **INFO: Flow update: Design timing is met.
[08/01 12:49:34     76s] **INFO: Flow update: Design timing is met.
[08/01 12:49:34     76s] **INFO: Flow update: Design timing is met.
[08/01 12:49:34     76s] Register exp ratio and priority group on 0 nets on 5600 nets : 
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Active setup views:
[08/01 12:49:34     76s]  nangate_view_setup
[08/01 12:49:34     76s]   Dominating endpoints: 0
[08/01 12:49:34     76s]   Dominating TNS: -0.000
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] RC Grid backup saved.
[08/01 12:49:34     76s] Extraction called for design 'top' of instances=4653 and nets=5602 using extraction engine 'pre_route' .
[08/01 12:49:34     76s] pre_route RC Extraction called for design top.
[08/01 12:49:34     76s] RC Extraction called in multi-corner(1) mode.
[08/01 12:49:34     76s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:49:34     76s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:49:34     76s] RCMode: PreRoute
[08/01 12:49:34     76s]       RC Corner Indexes            0   
[08/01 12:49:34     76s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:49:34     76s] Resistance Scaling Factor    : 1.00000 
[08/01 12:49:34     76s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:49:34     76s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:49:34     76s] Shrink Factor                : 1.00000
[08/01 12:49:34     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:49:34     76s] 
[08/01 12:49:34     76s] Trim Metal Layers:
[08/01 12:49:34     76s] LayerId::1 widthSet size::1
[08/01 12:49:34     76s] LayerId::2 widthSet size::1
[08/01 12:49:34     76s] LayerId::3 widthSet size::1
[08/01 12:49:34     76s] LayerId::4 widthSet size::1
[08/01 12:49:34     76s] LayerId::5 widthSet size::1
[08/01 12:49:34     76s] LayerId::6 widthSet size::1
[08/01 12:49:34     76s] LayerId::7 widthSet size::1
[08/01 12:49:34     76s] LayerId::8 widthSet size::1
[08/01 12:49:34     76s] LayerId::9 widthSet size::1
[08/01 12:49:34     76s] LayerId::10 widthSet size::1
[08/01 12:49:34     76s] eee: pegSigSF::1.070000
[08/01 12:49:34     76s] Skipped RC grid update for preRoute extraction.
[08/01 12:49:34     76s] Initializing multi-corner resistance tables ...
[08/01 12:49:34     76s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:49:34     76s] eee: l::2 avDens::0.146787 usedTrk::1005.875461 availTrk::6852.631579 sigTrk::1005.875461
[08/01 12:49:34     76s] eee: l::3 avDens::0.157722 usedTrk::1466.816971 availTrk::9300.000000 sigTrk::1466.816971
[08/01 12:49:34     76s] eee: l::4 avDens::0.147976 usedTrk::680.691891 availTrk::4600.000000 sigTrk::680.691891
[08/01 12:49:34     76s] eee: l::5 avDens::0.028369 usedTrk::92.199428 availTrk::3250.000000 sigTrk::92.199428
[08/01 12:49:34     76s] eee: l::6 avDens::0.051086 usedTrk::163.475679 availTrk::3200.000000 sigTrk::163.475679
[08/01 12:49:34     76s] eee: l::7 avDens::0.001657 usedTrk::0.082857 availTrk::50.000000 sigTrk::0.082857
[08/01 12:49:34     76s] eee: l::8 avDens::0.037800 usedTrk::1.260000 availTrk::33.333333 sigTrk::1.260000
[08/01 12:49:34     76s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:49:34     76s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:49:34     76s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:49:34     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.246796 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:49:34     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2885.508M)
[08/01 12:49:34     76s] Skewing Data Summary (End_of_FINAL)
[08/01 12:49:34     76s] --------------------------------------------------
[08/01 12:49:34     76s]  Total skewed count:0
[08/01 12:49:34     76s] --------------------------------------------------
[08/01 12:49:34     76s] Starting delay calculation for Setup views
[08/01 12:49:34     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:49:34     76s] #################################################################################
[08/01 12:49:34     76s] # Design Stage: PreRoute
[08/01 12:49:34     76s] # Design Name: top
[08/01 12:49:34     76s] # Design Mode: 45nm
[08/01 12:49:34     76s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:49:34     76s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:49:34     76s] # Signoff Settings: SI Off 
[08/01 12:49:34     76s] #################################################################################
[08/01 12:49:34     77s] Calculate delays in BcWc mode...
[08/01 12:49:34     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 2883.5M, InitMEM = 2883.5M)
[08/01 12:49:34     77s] Start delay calculation (fullDC) (1 T). (MEM=2883.51)
[08/01 12:49:34     77s] End AAE Lib Interpolated Model. (MEM=2895.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:35     77s] Total number of fetched objects 5918
[08/01 12:49:35     77s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:49:35     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:49:35     77s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2882.1M) ***
[08/01 12:49:35     77s] End delay calculation. (MEM=2882.1 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 12:49:35     77s] End delay calculation (fullDC). (MEM=2882.1 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:49:35     77s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:18 mem=2882.1M)
[08/01 12:49:35     77s] OPTC: user 20.0
[08/01 12:49:35     77s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2882.10 MB )
[08/01 12:49:35     77s] (I)      ==================== Layers =====================
[08/01 12:49:35     77s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:35     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:49:35     77s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:35     77s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:49:35     77s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:49:35     77s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:35     77s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:49:35     77s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:49:35     77s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:49:35     77s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:49:35     77s] (I)      Started Import and model ( Curr Mem: 2882.10 MB )
[08/01 12:49:35     77s] (I)      Default pattern map key = top_default.
[08/01 12:49:35     77s] (I)      == Non-default Options ==
[08/01 12:49:35     77s] (I)      Build term to term wires                           : false
[08/01 12:49:35     77s] (I)      Maximum routing layer                              : 10
[08/01 12:49:35     77s] (I)      Number of threads                                  : 1
[08/01 12:49:35     77s] (I)      Method to set GCell size                           : row
[08/01 12:49:35     77s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:49:35     77s] (I)      Use row-based GCell size
[08/01 12:49:35     77s] (I)      Use row-based GCell align
[08/01 12:49:35     77s] (I)      layer 0 area = 0
[08/01 12:49:35     77s] (I)      layer 1 area = 0
[08/01 12:49:35     77s] (I)      layer 2 area = 0
[08/01 12:49:35     77s] (I)      layer 3 area = 0
[08/01 12:49:35     77s] (I)      layer 4 area = 0
[08/01 12:49:35     77s] (I)      layer 5 area = 0
[08/01 12:49:35     77s] (I)      layer 6 area = 0
[08/01 12:49:35     77s] (I)      layer 7 area = 0
[08/01 12:49:35     77s] (I)      layer 8 area = 0
[08/01 12:49:35     77s] (I)      layer 9 area = 0
[08/01 12:49:35     77s] (I)      GCell unit size   : 2800
[08/01 12:49:35     77s] (I)      GCell multiplier  : 1
[08/01 12:49:35     77s] (I)      GCell row height  : 2800
[08/01 12:49:35     77s] (I)      Actual row height : 2800
[08/01 12:49:35     77s] (I)      GCell align ref   : 20140 20160
[08/01 12:49:35     77s] [NR-eGR] Track table information for default rule: 
[08/01 12:49:35     77s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:49:35     77s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:49:35     77s] (I)      ============== Default via ===============
[08/01 12:49:35     77s] (I)      +---+------------------+-----------------+
[08/01 12:49:35     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:49:35     77s] (I)      +---+------------------+-----------------+
[08/01 12:49:35     77s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:49:35     77s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:49:35     77s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:49:35     77s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:49:35     77s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:49:35     77s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:49:35     77s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:49:35     77s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:49:35     77s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:49:35     77s] (I)      +---+------------------+-----------------+
[08/01 12:49:35     77s] [NR-eGR] Read 10070 PG shapes
[08/01 12:49:35     77s] [NR-eGR] Read 0 clock shapes
[08/01 12:49:35     77s] [NR-eGR] Read 0 other shapes
[08/01 12:49:35     77s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:49:35     77s] [NR-eGR] #Instance Blockages : 0
[08/01 12:49:35     77s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:49:35     77s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:49:35     77s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:49:35     77s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:49:35     77s] [NR-eGR] #Other Blockages    : 0
[08/01 12:49:35     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:49:35     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:49:35     77s] [NR-eGR] Read 5563 nets ( ignored 0 )
[08/01 12:49:35     77s] (I)      early_global_route_priority property id does not exist.
[08/01 12:49:35     77s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:49:35     77s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:49:35     77s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:49:35     77s] (I)      Number of ignored nets                =      0
[08/01 12:49:35     77s] (I)      Number of connected nets              =      0
[08/01 12:49:35     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:49:35     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:49:35     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:49:35     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:49:35     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:49:35     77s] (I)      Ndr track 0 does not exist
[08/01 12:49:35     77s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:49:35     77s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:49:35     77s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:49:35     77s] (I)      Site width          :   380  (dbu)
[08/01 12:49:35     77s] (I)      Row height          :  2800  (dbu)
[08/01 12:49:35     77s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:49:35     77s] (I)      GCell width         :  2800  (dbu)
[08/01 12:49:35     77s] (I)      GCell height        :  2800  (dbu)
[08/01 12:49:35     77s] (I)      Grid                :    98    98    10
[08/01 12:49:35     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:49:35     77s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:49:35     77s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:49:35     77s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:35     77s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:49:35     77s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:49:35     77s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:49:35     77s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:49:35     77s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:49:35     77s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:49:35     77s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:49:35     77s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:49:35     77s] (I)      --------------------------------------------------------
[08/01 12:49:35     77s] 
[08/01 12:49:35     77s] [NR-eGR] ============ Routing rule table ============
[08/01 12:49:35     77s] [NR-eGR] Rule id: 0  Nets: 5563
[08/01 12:49:35     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:49:35     77s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:49:35     77s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:49:35     77s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:35     77s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:49:35     77s] [NR-eGR] ========================================
[08/01 12:49:35     77s] [NR-eGR] 
[08/01 12:49:35     77s] (I)      =============== Blocked Tracks ===============
[08/01 12:49:35     77s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:35     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:49:35     77s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:35     77s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:49:35     77s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:49:35     77s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:49:35     77s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:49:35     77s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:49:35     77s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:49:35     77s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:49:35     77s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:49:35     77s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:49:35     77s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:49:35     77s] (I)      +-------+---------+----------+---------------+
[08/01 12:49:35     77s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2882.10 MB )
[08/01 12:49:35     77s] (I)      Reset routing kernel
[08/01 12:49:35     77s] (I)      Started Global Routing ( Curr Mem: 2882.10 MB )
[08/01 12:49:35     77s] (I)      totalPins=18571  totalGlobalPin=17715 (95.39%)
[08/01 12:49:35     77s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1a Route ============
[08/01 12:49:35     77s] [NR-eGR] Layer group 1: route 5563 net(s) in layer range [2, 10]
[08/01 12:49:35     77s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1b Route ============
[08/01 12:49:35     77s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:49:35     77s] (I)      Overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[08/01 12:49:35     77s] (I)      Congestion metric : 0.00%H 0.06%V, 0.06%HV
[08/01 12:49:35     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1c Route ============
[08/01 12:49:35     77s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1d Route ============
[08/01 12:49:35     77s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1e Route ============
[08/01 12:49:35     77s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:49:35     77s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] (I)      ============  Phase 1l Route ============
[08/01 12:49:35     77s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:49:35     77s] (I)      Layer  2:      66153     16535        16           0       70044    ( 0.00%) 
[08/01 12:49:35     77s] (I)      Layer  3:      92215     16456         0           0       95060    ( 0.00%) 
[08/01 12:49:35     77s] (I)      Layer  4:      44384      7237         0           0       47530    ( 0.00%) 
[08/01 12:49:35     77s] (I)      Layer  5:      44750      1135         0           0       47530    ( 0.00%) 
[08/01 12:49:35     77s] (I)      Layer  6:      43267      1690         0           0       47530    ( 0.00%) 
[08/01 12:49:35     77s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:49:35     77s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:49:35     77s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:49:35     77s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:49:35     77s] (I)      Total:        324467     43053        16       13037      342581    ( 3.67%) 
[08/01 12:49:35     77s] (I)      
[08/01 12:49:35     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:49:35     77s] [NR-eGR]                        OverCon            
[08/01 12:49:35     77s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:49:35     77s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:49:35     77s] [NR-eGR] ----------------------------------------------
[08/01 12:49:35     77s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[08/01 12:49:35     77s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:49:35     77s] [NR-eGR] ----------------------------------------------
[08/01 12:49:35     77s] [NR-eGR]        Total        15( 0.02%)   ( 0.02%) 
[08/01 12:49:35     77s] [NR-eGR] 
[08/01 12:49:35     77s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2890.10 MB )
[08/01 12:49:35     77s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:49:35     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:49:35     77s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2890.10 MB )
[08/01 12:49:35     77s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:49:35     77s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:49:35     77s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:49:35     77s] (I)       Early Global Route kernel              100.00%  44.84 sec  44.92 sec  0.07 sec  0.06 sec 
[08/01 12:49:35     77s] (I)       +-Import and model                      39.49%  44.84 sec  44.87 sec  0.03 sec  0.02 sec 
[08/01 12:49:35     77s] (I)       | +-Create place DB                     11.05%  44.84 sec  44.85 sec  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | +-Import place data                 11.00%  44.84 sec  44.85 sec  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read instances and placement     3.20%  44.84 sec  44.85 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read nets                        7.67%  44.85 sec  44.85 sec  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | +-Create route DB                     22.45%  44.85 sec  44.87 sec  0.02 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | +-Import route data (1T)            22.18%  44.85 sec  44.87 sec  0.02 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read blockages ( Layer 2-10 )    5.23%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read routing blockages         0.00%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read instance blockages        0.65%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read PG blockages              1.33%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read clock blockages           0.32%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read other blockages           0.31%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read halo blockages            0.08%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Read boundary cut boxes        0.00%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read blackboxes                  0.01%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read prerouted                   3.45%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read unlegalized nets            0.43%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Read nets                        1.46%  44.86 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Set up via pillars               0.04%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Initialize 3D grid graph         0.12%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Model blockage capacity          2.98%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | | +-Initialize 3D capacity         2.63%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | +-Read aux data                        0.00%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | +-Others data preparation              0.33%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | +-Create route kernel                  5.00%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       +-Global Routing                        55.81%  44.87 sec  44.91 sec  0.04 sec  0.03 sec 
[08/01 12:49:35     77s] (I)       | +-Initialization                       2.21%  44.87 sec  44.87 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | +-Net group 1                         39.68%  44.88 sec  44.90 sec  0.03 sec  0.03 sec 
[08/01 12:49:35     77s] (I)       | | +-Generate topology                  5.40%  44.88 sec  44.88 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1a                           8.82%  44.88 sec  44.89 sec  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | | +-Pattern routing (1T)             7.22%  44.88 sec  44.89 sec  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)       | | | +-Add via demand to 2D             1.35%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1b                           0.10%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1c                           0.01%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1d                           0.01%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1e                           0.09%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | | +-Route legalization               0.00%  44.89 sec  44.89 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | | +-Phase 1l                          23.73%  44.89 sec  44.90 sec  0.02 sec  0.02 sec 
[08/01 12:49:35     77s] (I)       | | | +-Layer assignment (1T)           23.11%  44.89 sec  44.90 sec  0.02 sec  0.02 sec 
[08/01 12:49:35     77s] (I)       | +-Clean cong LA                        0.01%  44.90 sec  44.90 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       +-Export 3D cong map                     1.44%  44.91 sec  44.92 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)       | +-Export 2D cong map                   0.16%  44.92 sec  44.92 sec  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)      ===================== Summary by functions =====================
[08/01 12:49:35     77s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:49:35     77s] (I)      ----------------------------------------------------------------
[08/01 12:49:35     77s] (I)        0  Early Global Route kernel      100.00%  0.07 sec  0.06 sec 
[08/01 12:49:35     77s] (I)        1  Global Routing                  55.81%  0.04 sec  0.03 sec 
[08/01 12:49:35     77s] (I)        1  Import and model                39.49%  0.03 sec  0.02 sec 
[08/01 12:49:35     77s] (I)        1  Export 3D cong map               1.44%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Net group 1                     39.68%  0.03 sec  0.03 sec 
[08/01 12:49:35     77s] (I)        2  Create route DB                 22.45%  0.02 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        2  Create place DB                 11.05%  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        2  Create route kernel              5.00%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Initialization                   2.21%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Others data preparation          0.33%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1l                        23.73%  0.02 sec  0.02 sec 
[08/01 12:49:35     77s] (I)        3  Import route data (1T)          22.18%  0.02 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        3  Import place data               11.00%  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1a                         8.82%  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        3  Generate topology                5.40%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Layer assignment (1T)           23.11%  0.02 sec  0.02 sec 
[08/01 12:49:35     77s] (I)        4  Read nets                        9.13%  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        4  Pattern routing (1T)             7.22%  0.01 sec  0.01 sec 
[08/01 12:49:35     77s] (I)        4  Read blockages ( Layer 2-10 )    5.23%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Read prerouted                   3.45%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Read instances and placement     3.20%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Model blockage capacity          2.98%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Add via demand to 2D             1.35%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Read unlegalized nets            0.43%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Initialize 3D capacity           2.63%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read PG blockages                1.33%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read instance blockages          0.65%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read clock blockages             0.32%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read other blockages             0.31%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:49:35     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:2890.1M, EPOCH TIME: 1754077775.424023
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:35     77s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:35     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2906.1M, EPOCH TIME: 1754077775.424922
[08/01 12:49:35     77s] [hotspot] Hotspot report including placement blocked areas
[08/01 12:49:35     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:2906.1M, EPOCH TIME: 1754077775.425000
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:49:35     77s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:49:35     77s] [hotspot] +------------+---------------+---------------+
[08/01 12:49:35     77s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:49:35     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2906.1M, EPOCH TIME: 1754077775.425862
[08/01 12:49:35     77s] Reported timing to dir ./timingReports
[08/01 12:49:35     77s] **opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2064.3M, totSessionCpu=0:01:18 **
[08/01 12:49:35     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2849.1M, EPOCH TIME: 1754077775.430671
[08/01 12:49:35     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:35     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:35     77s] 
[08/01 12:49:35     77s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:35     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2849.1M, EPOCH TIME: 1754077775.433819
[08/01 12:49:35     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:35     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] ------------------------------------------------------------------
[08/01 12:49:36     77s]      opt_design Final Summary
[08/01 12:49:36     77s] ------------------------------------------------------------------
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] Setup views included:
[08/01 12:49:36     77s]  nangate_view_setup 
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] +--------------------+---------+---------+---------+
[08/01 12:49:36     77s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:49:36     77s] +--------------------+---------+---------+---------+
[08/01 12:49:36     77s] |           WNS (ns):|  0.002  |  0.002  |  0.937  |
[08/01 12:49:36     77s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:49:36     77s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:49:36     77s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:49:36     77s] +--------------------+---------+---------+---------+
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] +----------------+-------------------------------+------------------+
[08/01 12:49:36     77s] |                |              Real             |       Total      |
[08/01 12:49:36     77s] |    DRVs        +------------------+------------+------------------|
[08/01 12:49:36     77s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:49:36     77s] +----------------+------------------+------------+------------------+
[08/01 12:49:36     77s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:36     77s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:49:36     77s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:36     77s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:49:36     77s] +----------------+------------------+------------+------------------+
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.701717
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:36     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2849.3M, EPOCH TIME: 1754077776.705343
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] Density: 70.122%
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:49:36     77s] ------------------------------------------------------------------
[08/01 12:49:36     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.709493
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] 
[08/01 12:49:36     77s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:49:36     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2849.3M, EPOCH TIME: 1754077776.712810
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] **opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2064.3M, totSessionCpu=0:01:18 **
[08/01 12:49:36     77s] *** Finished opt_design ***
[08/01 12:49:36     77s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:49:36     77s] UM:*                                       0.000 ns          0.002 ns  final
[08/01 12:49:36     77s] UM: Running design category ...
[08/01 12:49:36     77s] All LLGs are deleted
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.756126
[08/01 12:49:36     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2849.3M, EPOCH TIME: 1754077776.756188
[08/01 12:49:36     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.756274
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2849.3M, EPOCH TIME: 1754077776.756456
[08/01 12:49:36     77s] Max number of tech site patterns supported in site array is 256.
[08/01 12:49:36     77s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:49:36     77s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2849.3M, EPOCH TIME: 1754077776.758450
[08/01 12:49:36     77s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:49:36     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:49:36     77s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2849.3M, EPOCH TIME: 1754077776.759657
[08/01 12:49:36     77s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:49:36     77s] SiteArray: use 319,488 bytes
[08/01 12:49:36     77s] SiteArray: current memory after site array memory allocation 2849.3M
[08/01 12:49:36     77s] SiteArray: FP blocked sites are writable
[08/01 12:49:36     77s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2849.3M, EPOCH TIME: 1754077776.760410
[08/01 12:49:36     77s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2849.3M, EPOCH TIME: 1754077776.763641
[08/01 12:49:36     77s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:49:36     77s] Atter site array init, number of instance map data is 0.
[08/01 12:49:36     77s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2849.3M, EPOCH TIME: 1754077776.764149
[08/01 12:49:36     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2849.3M, EPOCH TIME: 1754077776.764348
[08/01 12:49:36     77s] All LLGs are deleted
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.765456
[08/01 12:49:36     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2849.3M, EPOCH TIME: 1754077776.765487
[08/01 12:49:36     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] 	Current design flip-flop statistics
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] Single-Bit FF Count          :          582
[08/01 12:49:36     78s] Multi-Bit FF Count           :            0
[08/01 12:49:36     78s] Total Bit Count              :          582
[08/01 12:49:36     78s] Total FF Count               :          582
[08/01 12:49:36     78s] Bits Per Flop                :        1.000
[08/01 12:49:36     78s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:49:36     78s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s]             Multi-bit cell usage statistics
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] ============================================================
[08/01 12:49:36     78s] Sequential Multibit cells usage statistics
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] Total 0
[08/01 12:49:36     78s] ============================================================
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] Category            Num of Insts Rejected     Reasons
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s] ------------------------------------------------------------
[08/01 12:49:36     78s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:49:36     78s] UM:           18.7             21          0.000 ns          0.002 ns  opt_design_prects
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.5 real=0:00:14.0)
[08/01 12:49:36     78s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[08/01 12:49:36     78s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[08/01 12:49:36     78s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[08/01 12:49:36     78s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.4 real=0:00:04.7)
[08/01 12:49:36     78s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:49:36     78s] Deleting Lib Analyzer.
[08/01 12:49:36     78s] clean pInstBBox. size 0
[08/01 12:49:36     78s] All LLGs are deleted
[08/01 12:49:36     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:49:36     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2849.3M, EPOCH TIME: 1754077776.938861
[08/01 12:49:36     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2849.3M, EPOCH TIME: 1754077776.938906
[08/01 12:49:36     78s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] TimeStamp Deleting Cell Server End ...
[08/01 12:49:36     78s] Disable CTE adjustment.
[08/01 12:49:36     78s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:49:36     78s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:49:36     78s] VSMManager cleared!
[08/01 12:49:36     78s] **place_opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2755.3M **
[08/01 12:49:36     78s] *** Finished GigaPlace ***
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] *** Summary of all messages that are not suppressed in this session:
[08/01 12:49:36     78s] Severity  ID               Count  Summary                                  
[08/01 12:49:36     78s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/01 12:49:36     78s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/01 12:49:36     78s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 12:49:36     78s] WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
[08/01 12:49:36     78s] *** Message Summary: 117 warning(s), 0 error(s)
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] *** place_opt_design #2 [finish] : cpu/real = 0:00:11.2/0:00:12.6 (0.9), totSession cpu/real = 0:01:18.1/0:04:23.1 (0.3), mem = 2755.3M
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] =============================================================================================
[08/01 12:49:36     78s]  Final TAT Report : place_opt_design #2                                         21.18-s099_1
[08/01 12:49:36     78s] =============================================================================================
[08/01 12:49:36     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:49:36     78s] ---------------------------------------------------------------------------------------------
[08/01 12:49:36     78s] [ InitOpt                ]      1   0:00:00.4  (   3.3 % )     0:00:01.5 /  0:00:01.4    1.0
[08/01 12:49:36     78s] [ GlobalOpt              ]      1   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:49:36     78s] [ DrvOpt                 ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:49:36     78s] [ SimplifyNetlist        ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:36     78s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:36     78s] [ AreaOpt                ]      2   0:00:01.0  (   8.3 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:49:36     78s] [ ViewPruning            ]      8   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 12:49:36     78s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.3 % )     0:00:02.1 /  0:00:01.0    0.5
[08/01 12:49:36     78s] [ DrvReport              ]      2   0:00:01.2  (   9.7 % )     0:00:01.2 /  0:00:00.1    0.1
[08/01 12:49:36     78s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:36     78s] [ SlackTraversorInit     ]      5   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:49:36     78s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:36     78s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:36     78s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 12:49:36     78s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:49:36     78s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:49:36     78s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:49:36     78s] [ IncrReplace            ]      1   0:00:04.6  (  36.8 % )     0:00:05.5 /  0:00:05.2    1.0
[08/01 12:49:36     78s] [ RefinePlace            ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:49:36     78s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.2    0.8
[08/01 12:49:36     78s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:49:36     78s] [ TimingUpdate           ]     27   0:00:00.5  (   4.2 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 12:49:36     78s] [ FullDelayCalc          ]      3   0:00:01.9  (  14.8 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 12:49:36     78s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:49:36     78s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:49:36     78s] [ MISC                   ]          0:00:00.6  (   4.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:49:36     78s] ---------------------------------------------------------------------------------------------
[08/01 12:49:36     78s]  place_opt_design #2 TOTAL          0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:11.2    0.9
[08/01 12:49:36     78s] ---------------------------------------------------------------------------------------------
[08/01 12:49:36     78s] 
[08/01 12:49:36     78s] #@ End verbose source: _4_placement.tcl
[08/01 12:49:36     78s] @innovus 17> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
[08/01 12:49:57     79s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 12:49:57     79s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
[08/01 12:49:57     79s] @@file 3: ccopt_design
[08/01 12:49:57     79s] #% Begin ccopt_design (date=08/01 12:49:57, mem=1966.5M)
[08/01 12:49:57     79s] Turning off fast DC mode.
[08/01 12:49:57     79s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:19.3/0:04:43.7 (0.3), mem = 2747.8M
[08/01 12:49:57     79s] Runtime...
[08/01 12:49:57     79s] **INFO: User's settings:
[08/01 12:50:03     84s] delaycal_enable_high_fanout                                    true
[08/01 12:50:03     84s] delaycal_ignore_net_load                                       false
[08/01 12:50:03     84s] delaycal_socv_accuracy_mode                                    low
[08/01 12:50:03     84s] setAnalysisMode -cts                                           postCTS
[08/01 12:50:03     84s] setDelayCalMode -engine                                        aae
[08/01 12:50:03     84s] design_process_node                                            45
[08/01 12:50:03     84s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:50:03     84s] extract_rc_engine                                              pre_route
[08/01 12:50:03     84s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:50:03     84s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:50:03     84s] opt_drv_fix_max_cap                                            true
[08/01 12:50:03     84s] opt_drv_fix_max_tran                                           true
[08/01 12:50:03     84s] opt_drv_margin                                                 0.0
[08/01 12:50:03     84s] opt_fix_drv                                                    true
[08/01 12:50:03     84s] opt_fix_fanout_load                                            true
[08/01 12:50:03     84s] opt_preserve_all_sequential                                    true
[08/01 12:50:03     84s] opt_resize_flip_flops                                          true
[08/01 12:50:03     84s] opt_setup_target_slack                                         0.0
[08/01 12:50:03     84s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:50:03     84s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:50:03     84s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:50:03     84s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:50:03     84s] route_design_extract_third_party_compatible                    false
[08/01 12:50:03     84s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 12:50:03     84s] route_early_global_bottom_routing_layer                        2
[08/01 12:50:03     84s] route_early_global_honor_partition_pin_guide                   true
[08/01 12:50:03     84s] route_early_global_honor_power_domain                          false
[08/01 12:50:03     84s] route_early_global_top_routing_layer                           10
[08/01 12:50:03     84s] getAnalysisMode -cts                                           postCTS
[08/01 12:50:03     84s] getDelayCalMode -engine                                        aae
[08/01 12:50:03     84s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:50:03     84s] getAnalysisMode -cts                                           postCTS
[08/01 12:50:03     84s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[08/01 12:50:03     84s] (ccopt_design): create_ccopt_clock_tree_spec
[08/01 12:50:03     84s] Creating clock tree spec for modes (timing configs): nangate_constraint_mode
[08/01 12:50:03     84s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/01 12:50:03     84s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:03     84s] 
[08/01 12:50:03     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:03     84s] Summary for sequential cells identification: 
[08/01 12:50:03     84s]   Identified SBFF number: 16
[08/01 12:50:03     84s]   Identified MBFF number: 0
[08/01 12:50:03     84s]   Identified SB Latch number: 0
[08/01 12:50:03     84s]   Identified MB Latch number: 0
[08/01 12:50:03     84s]   Not identified SBFF number: 0
[08/01 12:50:03     84s]   Not identified MBFF number: 0
[08/01 12:50:03     84s]   Not identified SB Latch number: 0
[08/01 12:50:03     84s]   Not identified MB Latch number: 0
[08/01 12:50:03     84s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:03     84s]  Visiting view : nangate_view_setup
[08/01 12:50:03     84s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:03     84s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:03     84s]  Visiting view : nangate_view_hold
[08/01 12:50:03     84s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:03     84s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:03     84s] TLC MultiMap info (StdDelay):
[08/01 12:50:03     84s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:03     84s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:03     84s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:03     84s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:03     84s]  Setting StdDelay to: 8.5ps
[08/01 12:50:03     84s] 
[08/01 12:50:03     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:03     84s] Reset timing graph...
[08/01 12:50:03     84s] Ignoring AAE DB Resetting ...
[08/01 12:50:03     84s] Reset timing graph done.
[08/01 12:50:03     84s] Ignoring AAE DB Resetting ...
[08/01 12:50:03     84s] Analyzing clock structure...
[08/01 12:50:03     84s] Analyzing clock structure done.
[08/01 12:50:03     84s] Reset timing graph...
[08/01 12:50:03     84s] Ignoring AAE DB Resetting ...
[08/01 12:50:03     84s] Reset timing graph done.
[08/01 12:50:03     84s] Extracting original clock gating for clk...
[08/01 12:50:03     84s]   clock_tree clk contains 582 sinks and 0 clock gates.
[08/01 12:50:03     84s] Extracting original clock gating for clk done.
[08/01 12:50:03     84s] The skew group clk/nangate_constraint_mode was created. It contains 582 sinks and 1 sources.
[08/01 12:50:03     84s] Checking clock tree convergence...
[08/01 12:50:03     84s] Checking clock tree convergence done.
[08/01 12:50:03     84s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[08/01 12:50:03     84s] Set place::cacheFPlanSiteMark to 1
[08/01 12:50:03     84s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/01 12:50:03     84s] Using CCOpt effort standard.
[08/01 12:50:03     84s] CCOpt::Phase::Initialization...
[08/01 12:50:03     84s] Check Prerequisites...
[08/01 12:50:03     84s] Leaving CCOpt scope - CheckPlace...
[08/01 12:50:03     84s] OPERPROF: Starting checkPlace at level 1, MEM:2749.8M, EPOCH TIME: 1754077803.266930
[08/01 12:50:03     84s] Processing tracks to init pin-track alignment.
[08/01 12:50:03     84s] z: 2, totalTracks: 1
[08/01 12:50:03     84s] z: 4, totalTracks: 1
[08/01 12:50:03     84s] z: 6, totalTracks: 1
[08/01 12:50:03     84s] z: 8, totalTracks: 1
[08/01 12:50:03     84s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:03     84s] All LLGs are deleted
[08/01 12:50:03     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2749.8M, EPOCH TIME: 1754077803.268718
[08/01 12:50:03     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2749.8M, EPOCH TIME: 1754077803.268774
[08/01 12:50:03     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2749.8M, EPOCH TIME: 1754077803.268862
[08/01 12:50:03     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2749.8M, EPOCH TIME: 1754077803.269073
[08/01 12:50:03     84s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:03     84s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:03     84s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2749.8M, EPOCH TIME: 1754077803.269192
[08/01 12:50:03     84s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:50:03     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:03     84s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2749.8M, EPOCH TIME: 1754077803.270586
[08/01 12:50:03     84s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:03     84s] SiteArray: use 319,488 bytes
[08/01 12:50:03     84s] SiteArray: current memory after site array memory allocation 2749.8M
[08/01 12:50:03     84s] SiteArray: FP blocked sites are writable
[08/01 12:50:03     84s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:03     84s] Atter site array init, number of instance map data is 0.
[08/01 12:50:03     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2749.8M, EPOCH TIME: 1754077803.272073
[08/01 12:50:03     84s] 
[08/01 12:50:03     84s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:03     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2749.8M, EPOCH TIME: 1754077803.272334
[08/01 12:50:03     84s] Begin checking placement ... (start mem=2749.8M, init mem=2749.8M)
[08/01 12:50:03     84s] Begin checking exclusive groups violation ...
[08/01 12:50:03     84s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 12:50:03     84s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 12:50:03     84s] 
[08/01 12:50:03     84s] Running CheckPlace using 1 thread in normal mode...
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] ...checkPlace normal is done!
[08/01 12:50:03     85s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2749.8M, EPOCH TIME: 1754077803.298277
[08/01 12:50:03     85s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2749.8M, EPOCH TIME: 1754077803.300051
[08/01 12:50:03     85s] *info: Placed = 4653          
[08/01 12:50:03     85s] *info: Unplaced = 0           
[08/01 12:50:03     85s] Placement Density:70.12%(9537/13600)
[08/01 12:50:03     85s] Placement Density (including fixed std cells):70.12%(9537/13600)
[08/01 12:50:03     85s] All LLGs are deleted
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4653).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2749.8M, EPOCH TIME: 1754077803.301227
[08/01 12:50:03     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2749.8M, EPOCH TIME: 1754077803.301277
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2749.8M)
[08/01 12:50:03     85s] OPERPROF: Finished checkPlace at level 1, CPU:0.034, REAL:0.035, MEM:2749.8M, EPOCH TIME: 1754077803.301583
[08/01 12:50:03     85s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] Innovus will update I/O latencies
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:03     85s] UM:*                                                                   Check Prerequisites
[08/01 12:50:03     85s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:03     85s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:50:03     85s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:03     85s] UM:*                                                                   CCOpt::Phase::Initialization
[08/01 12:50:03     85s] Executing ccopt post-processing.
[08/01 12:50:03     85s] Synthesizing clock trees with CCOpt...
[08/01 12:50:03     85s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:25.1/0:04:49.6 (0.3), mem = 2749.8M
[08/01 12:50:03     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 12:50:03     85s] CCOpt::Phase::PreparingToBalance...
[08/01 12:50:03     85s] Leaving CCOpt scope - Initializing power interface...
[08/01 12:50:03     85s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Positive (advancing) pin insertion delays
[08/01 12:50:03     85s] =========================================
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Negative (delaying) pin insertion delays
[08/01 12:50:03     85s] Found 0 advancing pin insertion delay (0.000% of 582 clock tree sinks)
[08/01 12:50:03     85s] ========================================
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Found 0 delaying pin insertion delay (0.000% of 582 clock tree sinks)
[08/01 12:50:03     85s] Notify start of optimization...
[08/01 12:50:03     85s] Notify start of optimization done.
[08/01 12:50:03     85s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/01 12:50:03     85s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2749.8M, EPOCH TIME: 1754077803.362345
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] All LLGs are deleted
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2749.8M, EPOCH TIME: 1754077803.362402
[08/01 12:50:03     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2749.8M, EPOCH TIME: 1754077803.362421
[08/01 12:50:03     85s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2741.8M, EPOCH TIME: 1754077803.363201
[08/01 12:50:03     85s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=2741.8M
[08/01 12:50:03     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=2741.8M
[08/01 12:50:03     85s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      ==================== Layers =====================
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:03     85s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:03     85s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      Started Import and model ( Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      Default pattern map key = top_default.
[08/01 12:50:03     85s] (I)      == Non-default Options ==
[08/01 12:50:03     85s] (I)      Maximum routing layer                              : 10
[08/01 12:50:03     85s] (I)      Number of threads                                  : 1
[08/01 12:50:03     85s] (I)      Method to set GCell size                           : row
[08/01 12:50:03     85s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:03     85s] (I)      Use row-based GCell size
[08/01 12:50:03     85s] (I)      Use row-based GCell align
[08/01 12:50:03     85s] (I)      layer 0 area = 0
[08/01 12:50:03     85s] (I)      layer 1 area = 0
[08/01 12:50:03     85s] (I)      layer 2 area = 0
[08/01 12:50:03     85s] (I)      layer 3 area = 0
[08/01 12:50:03     85s] (I)      layer 4 area = 0
[08/01 12:50:03     85s] (I)      layer 5 area = 0
[08/01 12:50:03     85s] (I)      layer 6 area = 0
[08/01 12:50:03     85s] (I)      layer 7 area = 0
[08/01 12:50:03     85s] (I)      layer 8 area = 0
[08/01 12:50:03     85s] (I)      layer 9 area = 0
[08/01 12:50:03     85s] (I)      GCell unit size   : 2800
[08/01 12:50:03     85s] (I)      GCell multiplier  : 1
[08/01 12:50:03     85s] (I)      GCell row height  : 2800
[08/01 12:50:03     85s] (I)      Actual row height : 2800
[08/01 12:50:03     85s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:03     85s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:03     85s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:03     85s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:03     85s] (I)      ============== Default via ===============
[08/01 12:50:03     85s] (I)      +---+------------------+-----------------+
[08/01 12:50:03     85s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:03     85s] (I)      +---+------------------+-----------------+
[08/01 12:50:03     85s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:03     85s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:03     85s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:03     85s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:03     85s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:03     85s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:03     85s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:03     85s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:03     85s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:03     85s] (I)      +---+------------------+-----------------+
[08/01 12:50:03     85s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:03     85s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:03     85s] [NR-eGR] Read 0 other shapes
[08/01 12:50:03     85s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:03     85s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:03     85s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:03     85s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:03     85s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:03     85s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:03     85s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:03     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:03     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:50:03     85s] [NR-eGR] Read 5563 nets ( ignored 0 )
[08/01 12:50:03     85s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:03     85s] (I)      Read Num Blocks=10070  Num Prerouted Wires=0  Num CS=0
[08/01 12:50:03     85s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:03     85s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:03     85s] (I)      Number of ignored nets                =      0
[08/01 12:50:03     85s] (I)      Number of connected nets              =      0
[08/01 12:50:03     85s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 12:50:03     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:03     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:03     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:03     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 12:50:03     85s] (I)      Ndr track 0 does not exist
[08/01 12:50:03     85s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:03     85s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:03     85s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:03     85s] (I)      Site width          :   380  (dbu)
[08/01 12:50:03     85s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:03     85s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:03     85s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:03     85s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:03     85s] (I)      Grid                :    98    98    10
[08/01 12:50:03     85s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:03     85s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:03     85s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:03     85s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:03     85s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:03     85s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:03     85s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:03     85s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:03     85s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:03     85s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:03     85s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:03     85s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:03     85s] (I)      --------------------------------------------------------
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:03     85s] [NR-eGR] Rule id: 0  Nets: 5563
[08/01 12:50:03     85s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:03     85s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:03     85s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:03     85s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:03     85s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:03     85s] [NR-eGR] ========================================
[08/01 12:50:03     85s] [NR-eGR] 
[08/01 12:50:03     85s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:03     85s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:03     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:03     85s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:03     85s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:03     85s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:03     85s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:03     85s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:03     85s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:03     85s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:03     85s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:03     85s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:03     85s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:03     85s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:03     85s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:03     85s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      Reset routing kernel
[08/01 12:50:03     85s] (I)      Started Global Routing ( Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      totalPins=18571  totalGlobalPin=17715 (95.39%)
[08/01 12:50:03     85s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:03     85s] (I)      [08/01 12:50:03     85s] [NR-eGR] Layer group 1: route 5563 net(s) in layer range [2, 10]

[08/01 12:50:03     85s] (I)      ============  Phase 1a Route ============
[08/01 12:50:03     85s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] (I)      ============  Phase 1b Route ============
[08/01 12:50:03     85s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:50:03     85s] (I)      Overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[08/01 12:50:03     85s] (I)      Congestion metric : 0.00%H 0.06%V, 0.06%HV
[08/01 12:50:03     85s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] (I)      ============  Phase 1c Route ============
[08/01 12:50:03     85s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] (I)      ============  Phase 1d Route ============
[08/01 12:50:03     85s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] (I)      ============  Phase 1e Route ============
[08/01 12:50:03     85s] (I)      Usage: 31006 = (14710 H, 16296 V) = (9.48% H, 9.57% V) = (2.059e+04um H, 2.281e+04um V)
[08/01 12:50:03     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] (I)      ============  Phase 1l Route ============
[08/01 12:50:03     85s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:03     85s] (I)      Layer  2:      66153     16535        16           0       70044    ( 0.00%) 
[08/01 12:50:03     85s] (I)      Layer  3:      92215     16456         0           0       95060    ( 0.00%) 
[08/01 12:50:03     85s] (I)      Layer  4:      44384      7237         0           0       47530    ( 0.00%) 
[08/01 12:50:03     85s] (I)      Layer  5:      44750      1135         0           0       47530    ( 0.00%) 
[08/01 12:50:03     85s] (I)      Layer  6:      43267      1690         0           0       47530    ( 0.00%) 
[08/01 12:50:03     85s] (I)      Layer  7:      12921         0         0        1348       14495    ( 8.51%) 
[08/01 12:50:03     85s] (I)      Layer  8:      11346         0         0        3778       12065    (23.85%) 
[08/01 12:50:03     85s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:03     85s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:03     85s] (I)      Total:        324467     43053        16       13037      342581    ( 3.67%) 
[08/01 12:50:03     85s] (I)      
[08/01 12:50:03     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:03     85s] [NR-eGR]                        OverCon            
[08/01 12:50:03     85s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:03     85s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:50:03     85s] [NR-eGR] ----------------------------------------------
[08/01 12:50:03     85s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[08/01 12:50:03     85s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:03     85s] [NR-eGR] ----------------------------------------------
[08/01 12:50:03     85s] [NR-eGR]        Total        15( 0.02%)   ( 0.02%) 
[08/01 12:50:03     85s] [NR-eGR] 
[08/01 12:50:03     85s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:03     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:03     85s] (I)      ============= Track Assignment ============
[08/01 12:50:03     85s] (I)      Started Track Assignment (1T) ( Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:03     85s] (I)      Run Multi-thread track assignment
[08/01 12:50:03     85s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      Started Export ( Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:03     85s] [NR-eGR] ------------------------------------
[08/01 12:50:03     85s] [NR-eGR]  metal1   (1H)             0  18571 
[08/01 12:50:03     85s] [NR-eGR]  metal2   (2V)         14092  23164 
[08/01 12:50:03     85s] [NR-eGR]  metal3   (3H)         20442   7084 
[08/01 12:50:03     85s] [NR-eGR]  metal4   (4V)          9435    565 
[08/01 12:50:03     85s] [NR-eGR]  metal5   (5H)          1366    460 
[08/01 12:50:03     85s] [NR-eGR]  metal6   (6V)          2362      2 
[08/01 12:50:03     85s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:50:03     85s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:50:03     85s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:03     85s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:03     85s] [NR-eGR] ------------------------------------
[08/01 12:50:03     85s] [NR-eGR]           Total        47697  49846 
[08/01 12:50:03     85s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:03     85s] [NR-eGR] Total half perimeter of net bounding box: 47355um
[08/01 12:50:03     85s] [NR-eGR] Total length: 47697um, number of vias: 49846
[08/01 12:50:03     85s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:03     85s] [NR-eGR] Total eGR-routed clock nets wire length: 1709um, number of vias: 1703
[08/01 12:50:03     85s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:03     85s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] Saved RC grid cleaned up.
[08/01 12:50:03     85s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2741.79 MB )
[08/01 12:50:03     85s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:50:03     85s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:50:03     85s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:50:03     85s] (I)       Early Global Route kernel              100.00%  72.87 sec  73.00 sec  0.13 sec  0.12 sec 
[08/01 12:50:03     85s] (I)       +-Import and model                      19.31%  72.87 sec  72.89 sec  0.03 sec  0.02 sec 
[08/01 12:50:03     85s] (I)       | +-Create place DB                      5.90%  72.87 sec  72.88 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | +-Import place data                  5.87%  72.87 sec  72.88 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read instances and placement     1.71%  72.87 sec  72.87 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read nets                        4.10%  72.87 sec  72.88 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | +-Create route DB                     10.57%  72.88 sec  72.89 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | +-Import route data (1T)            10.43%  72.88 sec  72.89 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.82%  72.88 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read routing blockages         0.00%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read instance blockages        0.35%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read PG blockages              0.63%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read clock blockages           0.18%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read other blockages           0.18%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read halo blockages            0.04%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Read boundary cut boxes        0.00%  72.88 sec  72.88 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read blackboxes                  0.01%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read prerouted                   0.13%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read unlegalized nets            0.22%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Read nets                        0.84%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Set up via pillars               0.02%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Initialize 3D grid graph         0.07%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Model blockage capacity          1.49%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | | +-Initialize 3D capacity         1.31%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Read aux data                        0.00%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Others data preparation              0.16%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Create route kernel                  2.34%  72.89 sec  72.89 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Global Routing                        30.08%  72.89 sec  72.93 sec  0.04 sec  0.03 sec 
[08/01 12:50:03     85s] (I)       | +-Initialization                       1.06%  72.89 sec  72.90 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Net group 1                         21.59%  72.90 sec  72.92 sec  0.03 sec  0.03 sec 
[08/01 12:50:03     85s] (I)       | | +-Generate topology                  2.74%  72.90 sec  72.90 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1a                           5.08%  72.90 sec  72.91 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | | +-Pattern routing (1T)             4.20%  72.90 sec  72.91 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | | +-Add via demand to 2D             0.75%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1b                           0.06%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1c                           0.01%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1d                           0.01%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1e                           0.05%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | | +-Route legalization               0.00%  72.91 sec  72.91 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | | +-Phase 1l                          12.82%  72.91 sec  72.92 sec  0.02 sec  0.02 sec 
[08/01 12:50:03     85s] (I)       | | | +-Layer assignment (1T)           12.47%  72.91 sec  72.92 sec  0.02 sec  0.02 sec 
[08/01 12:50:03     85s] (I)       | +-Clean cong LA                        0.00%  72.92 sec  72.92 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Export 3D cong map                     0.81%  72.93 sec  72.94 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Export 2D cong map                   0.09%  72.94 sec  72.94 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Extract Global 3D Wires                0.42%  72.94 sec  72.94 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Track Assignment (1T)                 27.67%  72.94 sec  72.97 sec  0.04 sec  0.04 sec 
[08/01 12:50:03     85s] (I)       | +-Initialization                       0.13%  72.94 sec  72.94 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Track Assignment Kernel             27.15%  72.94 sec  72.97 sec  0.04 sec  0.04 sec 
[08/01 12:50:03     85s] (I)       | +-Free Memory                          0.01%  72.97 sec  72.97 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Export                                19.57%  72.97 sec  73.00 sec  0.03 sec  0.03 sec 
[08/01 12:50:03     85s] (I)       | +-Export DB wires                     10.59%  72.97 sec  72.99 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | +-Export all nets                    7.91%  72.97 sec  72.98 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | | +-Set wire vias                      2.10%  72.98 sec  72.99 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       | +-Report wirelength                    4.14%  72.99 sec  72.99 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | +-Update net boxes                     4.72%  72.99 sec  73.00 sec  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)       | +-Update timing                        0.00%  73.00 sec  73.00 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)       +-Postprocess design                     0.04%  73.00 sec  73.00 sec  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)      ===================== Summary by functions =====================
[08/01 12:50:03     85s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:50:03     85s] (I)      ----------------------------------------------------------------
[08/01 12:50:03     85s] (I)        0  Early Global Route kernel      100.00%  0.13 sec  0.12 sec 
[08/01 12:50:03     85s] (I)        1  Global Routing                  30.08%  0.04 sec  0.03 sec 
[08/01 12:50:03     85s] (I)        1  Track Assignment (1T)           27.67%  0.04 sec  0.04 sec 
[08/01 12:50:03     85s] (I)        1  Export                          19.57%  0.03 sec  0.03 sec 
[08/01 12:50:03     85s] (I)        1  Import and model                19.31%  0.03 sec  0.02 sec 
[08/01 12:50:03     85s] (I)        1  Export 3D cong map               0.81%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        1  Extract Global 3D Wires          0.42%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Track Assignment Kernel         27.15%  0.04 sec  0.04 sec 
[08/01 12:50:03     85s] (I)        2  Net group 1                     21.59%  0.03 sec  0.03 sec 
[08/01 12:50:03     85s] (I)        2  Export DB wires                 10.59%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        2  Create route DB                 10.57%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        2  Create place DB                  5.90%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        2  Update net boxes                 4.72%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        2  Report wirelength                4.14%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        2  Create route kernel              2.34%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Initialization                   1.19%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1l                        12.82%  0.02 sec  0.02 sec 
[08/01 12:50:03     85s] (I)        3  Import route data (1T)          10.43%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        3  Export all nets                  7.91%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        3  Import place data                5.87%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1a                         5.08%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        3  Generate topology                2.74%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Set wire vias                    2.10%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Layer assignment (1T)           12.47%  0.02 sec  0.02 sec 
[08/01 12:50:03     85s] (I)        4  Read nets                        4.93%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        4  Pattern routing (1T)             4.20%  0.01 sec  0.01 sec 
[08/01 12:50:03     85s] (I)        4  Read blockages ( Layer 2-10 )    2.82%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Read instances and placement     1.71%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Model blockage capacity          1.49%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Add via demand to 2D             0.75%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Read unlegalized nets            0.22%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Read prerouted                   0.13%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Initialize 3D capacity           1.31%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read PG blockages                0.63%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read instance blockages          0.35%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read other blockages             0.18%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read clock blockages             0.18%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:50:03     85s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:03     85s] Legalization setup...
[08/01 12:50:03     85s] Using cell based legalization.
[08/01 12:50:03     85s] Initializing placement interface...
[08/01 12:50:03     85s]   Use check_library -place or consult logv if problems occur.
[08/01 12:50:03     85s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:03     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2741.8M, EPOCH TIME: 1754077803.509736
[08/01 12:50:03     85s] Processing tracks to init pin-track alignment.
[08/01 12:50:03     85s] z: 2, totalTracks: 1
[08/01 12:50:03     85s] z: 4, totalTracks: 1
[08/01 12:50:03     85s] z: 6, totalTracks: 1
[08/01 12:50:03     85s] z: 8, totalTracks: 1
[08/01 12:50:03     85s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:03     85s] All LLGs are deleted
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2741.8M, EPOCH TIME: 1754077803.511594
[08/01 12:50:03     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2741.8M, EPOCH TIME: 1754077803.511643
[08/01 12:50:03     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2741.8M, EPOCH TIME: 1754077803.512310
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2741.8M, EPOCH TIME: 1754077803.512498
[08/01 12:50:03     85s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:03     85s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:03     85s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2741.8M, EPOCH TIME: 1754077803.514540
[08/01 12:50:03     85s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:50:03     85s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:03     85s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2741.8M, EPOCH TIME: 1754077803.515671
[08/01 12:50:03     85s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:03     85s] SiteArray: use 319,488 bytes
[08/01 12:50:03     85s] SiteArray: current memory after site array memory allocation 2741.8M
[08/01 12:50:03     85s] SiteArray: FP blocked sites are writable
[08/01 12:50:03     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:03     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2741.8M, EPOCH TIME: 1754077803.516584
[08/01 12:50:03     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:2741.8M, EPOCH TIME: 1754077803.519744
[08/01 12:50:03     85s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:03     85s] Atter site array init, number of instance map data is 0.
[08/01 12:50:03     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2741.8M, EPOCH TIME: 1754077803.520199
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:03     85s] OPERPROF:     Starting CMU at level 3, MEM:2741.8M, EPOCH TIME: 1754077803.520544
[08/01 12:50:03     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2741.8M, EPOCH TIME: 1754077803.520897
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:03     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2741.8M, EPOCH TIME: 1754077803.521147
[08/01 12:50:03     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2741.8M, EPOCH TIME: 1754077803.521167
[08/01 12:50:03     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2741.8M, EPOCH TIME: 1754077803.521485
[08/01 12:50:03     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2741.8MB).
[08/01 12:50:03     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.013, MEM:2741.8M, EPOCH TIME: 1754077803.522387
[08/01 12:50:03     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2741.8M, EPOCH TIME: 1754077803.522478
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] Initializing placement interface done.
[08/01 12:50:03     85s] Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:2741.8M, EPOCH TIME: 1754077803.529425
[08/01 12:50:03     85s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:03     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2741.8M, EPOCH TIME: 1754077803.530875
[08/01 12:50:03     85s] Processing tracks to init pin-track alignment.
[08/01 12:50:03     85s] z: 2, totalTracks: 1
[08/01 12:50:03     85s] z: 4, totalTracks: 1
[08/01 12:50:03     85s] z: 6, totalTracks: 1
[08/01 12:50:03     85s] z: 8, totalTracks: 1
[08/01 12:50:03     85s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:03     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2741.8M, EPOCH TIME: 1754077803.533039
[08/01 12:50:03     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:03     85s] OPERPROF:     Starting CMU at level 3, MEM:2741.8M, EPOCH TIME: 1754077803.535520
[08/01 12:50:03     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2741.8M, EPOCH TIME: 1754077803.535864
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:03     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2741.8M, EPOCH TIME: 1754077803.536129
[08/01 12:50:03     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2741.8M, EPOCH TIME: 1754077803.536147
[08/01 12:50:03     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2741.8M, EPOCH TIME: 1754077803.536318
[08/01 12:50:03     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2741.8MB).
[08/01 12:50:03     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2741.8M, EPOCH TIME: 1754077803.536658
[08/01 12:50:03     85s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] (I)      Default pattern map key = top_default.
[08/01 12:50:03     85s] (I)      Load db... (mem=2741.8M)
[08/01 12:50:03     85s] (I)      Read data from FE... (mem=2741.8M)
[08/01 12:50:03     85s] (I)      Number of ignored instance 0
[08/01 12:50:03     85s] (I)      Number of inbound cells 0
[08/01 12:50:03     85s] (I)      Number of opened ILM blockages 0
[08/01 12:50:03     85s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 12:50:03     85s] (I)      numMoveCells=4653, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 12:50:03     85s] (I)      cell height: 2800, count: 4653
[08/01 12:50:03     85s] (I)      Read rows... (mem=2741.8M)
[08/01 12:50:03     85s] (I)      Done Read rows (cpu=0.000s, mem=2741.8M)
[08/01 12:50:03     85s] (I)      Done Read data from FE (cpu=0.002s, mem=2741.8M)
[08/01 12:50:03     85s] (I)      Done Load db (cpu=0.002s, mem=2741.8M)
[08/01 12:50:03     85s] (I)      Constructing placeable region... (mem=2741.8M)
[08/01 12:50:03     85s] (I)      Constructing bin map
[08/01 12:50:03     85s] (I)      Initialize bin information with width=28000 height=28000
[08/01 12:50:03     85s] (I)      Done constructing bin map
[08/01 12:50:03     85s] (I)      Compute region effective width... (mem=2741.8M)
[08/01 12:50:03     85s] (I)      Done Compute region effective width (cpu=0.000s, mem=2741.8M)
[08/01 12:50:03     85s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2741.8M)
[08/01 12:50:03     85s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:03     85s] UM:*                                                                   Legalization setup
[08/01 12:50:03     85s] Validating CTS configuration...
[08/01 12:50:03     85s] Checking module port directions...
[08/01 12:50:03     85s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:03     85s] Non-default attributes:
[08/01 12:50:03     85s]   Public non-default attributes:
[08/01 12:50:03     85s]     cts_buffer_cells is set for at least one object
[08/01 12:50:03     85s]     cts_inverter_cells is set for at least one object
[08/01 12:50:03     85s]     cts_merge_clock_gates is set for at least one object
[08/01 12:50:03     85s]     cts_merge_clock_logic is set for at least one object
[08/01 12:50:03     85s]     cts_route_type is set for at least one object
[08/01 12:50:03     85s]   No private non-default attributes
[08/01 12:50:03     85s] Route type trimming info:
[08/01 12:50:03     85s]   No route type modifications were made.
[08/01 12:50:03     85s] 
[08/01 12:50:03     85s] Trim Metal Layers:
[08/01 12:50:03     85s] LayerId::1 widthSet size::1
[08/01 12:50:03     85s] LayerId::2 widthSet size::1
[08/01 12:50:03     85s] LayerId::3 widthSet size::1
[08/01 12:50:03     85s] LayerId::4 widthSet size::1
[08/01 12:50:03     85s] LayerId::5 widthSet size::1
[08/01 12:50:03     85s] LayerId::6 widthSet size::1
[08/01 12:50:03     85s] LayerId::7 widthSet size::1
[08/01 12:50:03     85s] LayerId::8 widthSet size::1
[08/01 12:50:03     85s] LayerId::9 widthSet size::1
[08/01 12:50:03     85s] LayerId::10 widthSet size::1
[08/01 12:50:03     85s] eee: pegSigSF::1.070000
[08/01 12:50:03     85s] Updating RC grid for preRoute extraction ...
[08/01 12:50:03     85s] Initializing multi-corner resistance tables ...
[08/01 12:50:03     85s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:03     85s] eee: l::2 avDens::0.147061 usedTrk::1007.754604 availTrk::6852.631579 sigTrk::1007.754604
[08/01 12:50:03     85s] eee: l::3 avDens::0.157111 usedTrk::1461.133036 availTrk::9300.000000 sigTrk::1461.133036
[08/01 12:50:03     85s] eee: l::4 avDens::0.146585 usedTrk::674.291182 availTrk::4600.000000 sigTrk::674.291182
[08/01 12:50:03     85s] eee: l::5 avDens::0.030488 usedTrk::97.560500 availTrk::3200.000000 sigTrk::97.560500
[08/01 12:50:03     85s] eee: l::6 avDens::0.053571 usedTrk::168.748179 availTrk::3150.000000 sigTrk::168.748179
[08/01 12:50:03     85s] eee: l::7 avDens::0.001200 usedTrk::0.020000 availTrk::16.666667 sigTrk::0.020000
[08/01 12:50:03     85s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:03     85s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:03     85s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:03     85s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:03     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247690 uaWl=1.000000 uaWlH=0.275972 aWlH=0.000000 lMod=0 pMax=0.847500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:03     85s] End AAE Lib Interpolated Model. (MEM=2741.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 5.6e-05
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 6.9e-05
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 7.4e-05
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 8.8e-05
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 9.7e-05
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000106
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000112
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000119
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000122
[08/01 12:50:03     85s] (I)      Initializing Steiner engine. 
[08/01 12:50:03     85s] (I)      ==================== Layers =====================
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:03     85s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:03     85s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:03     85s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:03     85s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:03     85s] Library trimming buffers in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 1 of 9 cells
[08/01 12:50:03     85s] Original list had 9 cells:
[08/01 12:50:03     85s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[08/01 12:50:03     85s] New trimmed list has 8 cells:
[08/01 12:50:03     85s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000159
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000169
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000179
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000183
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.00019
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000193
[08/01 12:50:03     85s] Library trimming inverters in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 0 of 6 cells
[08/01 12:50:03     85s] Original list had 6 cells:
[08/01 12:50:03     85s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:50:03     85s] Library trimming was not able to trim any cells:
[08/01 12:50:03     85s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000232
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000243
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000255
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000264
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000272
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000281
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.00029
[08/01 12:50:03     85s] Accumulated time to calculate placeable region: 0.000301
[08/01 12:50:04     86s] Clock tree balancer configuration for clock_tree clk:
[08/01 12:50:04     86s] Non-default attributes:
[08/01 12:50:04     86s]   Public non-default attributes:
[08/01 12:50:04     86s]     cts_merge_clock_gates: true (default: false)
[08/01 12:50:04     86s]     cts_merge_clock_logic: true (default: false)
[08/01 12:50:04     86s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[08/01 12:50:04     86s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[08/01 12:50:04     86s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[08/01 12:50:04     86s]   No private non-default attributes
[08/01 12:50:04     86s] For power domain auto-default:
[08/01 12:50:04     86s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[08/01 12:50:04     86s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:50:04     86s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[08/01 12:50:04     86s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[08/01 12:50:04     86s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 13600.048um^2
[08/01 12:50:04     86s] Top Routing info:
[08/01 12:50:04     86s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] Trunk Routing info:
[08/01 12:50:04     86s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] Leaf Routing info:
[08/01 12:50:04     86s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
[08/01 12:50:04     86s]   Slew time target (leaf):    0.071ns
[08/01 12:50:04     86s]   Slew time target (trunk):   0.071ns
[08/01 12:50:04     86s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[08/01 12:50:04     86s]   Buffer unit delay: 0.040ns
[08/01 12:50:04     86s]   Buffer max distance: 518.605um
[08/01 12:50:04     86s] Fastest wire driving cells and distances:
[08/01 12:50:04     86s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[08/01 12:50:04     86s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[08/01 12:50:04     86s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[08/01 12:50:04     86s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Logic Sizing Table:
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ----------------------------------------------------------
[08/01 12:50:04     86s] Cell    Instance count    Source    Eligible library cells
[08/01 12:50:04     86s] ----------------------------------------------------------
[08/01 12:50:04     86s]   (empty table)
[08/01 12:50:04     86s] ----------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
[08/01 12:50:04     86s]   Sources:                     pin clk
[08/01 12:50:04     86s]   Total number of sinks:       582
[08/01 12:50:04     86s]   Delay constrained sinks:     582
[08/01 12:50:04     86s]   Constrains:                  default
[08/01 12:50:04     86s]   Non-leaf sinks:              0
[08/01 12:50:04     86s]   Ignore pins:                 0
[08/01 12:50:04     86s]  Timing corner nangate_delay_corner_worst:setup.late:
[08/01 12:50:04     86s]   Skew target:                 0.040ns
[08/01 12:50:04     86s] Primary reporting skew groups are:
[08/01 12:50:04     86s] skew_group clk/nangate_constraint_mode with 582 clock sinks
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Clock DAG stats initial state:
[08/01 12:50:04     86s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 12:50:04     86s]   sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:04     86s]   misc counts      : r=1, pp=0
[08/01 12:50:04     86s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 12:50:04     86s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 12:50:04     86s] Clock DAG hash initial state: 52552386596883598 296884980396543293
[08/01 12:50:04     86s] CTS services accumulated run-time stats initial state:
[08/01 12:50:04     86s]   delay calculator: calls=9309, total_wall_time=0.338s, mean_wall_time=0.036ms
[08/01 12:50:04     86s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 12:50:04     86s]   steiner router: calls=7490, total_wall_time=0.026s, mean_wall_time=0.003ms
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   InitialState
[08/01 12:50:04     86s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Layer information for route type default_route_type_leaf:
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:50:04     86s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] metal1     N            H          5.429         0.162         0.881
[08/01 12:50:04     86s] metal2     N            V          3.571         0.143         0.511
[08/01 12:50:04     86s] metal3     Y            H          3.571         0.165         0.588
[08/01 12:50:04     86s] metal4     Y            V          1.500         0.171         0.256
[08/01 12:50:04     86s] metal5     N            H          1.500         0.171         0.256
[08/01 12:50:04     86s] metal6     N            V          1.500         0.171         0.256
[08/01 12:50:04     86s] metal7     N            H          0.188         0.196         0.037
[08/01 12:50:04     86s] metal8     N            V          0.188         0.196         0.037
[08/01 12:50:04     86s] metal9     N            H          0.037         0.265         0.010
[08/01 12:50:04     86s] metal10    N            V          0.037         0.216         0.008
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Layer information for route type default_route_type_nonleaf:
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:50:04     86s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] metal1     N            H          5.429         0.249         1.353
[08/01 12:50:04     86s] metal2     N            V          3.571         0.220         0.786
[08/01 12:50:04     86s] metal3     Y            H          3.571         0.251         0.896
[08/01 12:50:04     86s] metal4     Y            V          1.500         0.255         0.383
[08/01 12:50:04     86s] metal5     N            H          1.500         0.255         0.383
[08/01 12:50:04     86s] metal6     N            V          1.500         0.255         0.383
[08/01 12:50:04     86s] metal7     N            H          0.188         0.269         0.050
[08/01 12:50:04     86s] metal8     N            V          0.188         0.269         0.050
[08/01 12:50:04     86s] metal9     N            H          0.037         0.341         0.013
[08/01 12:50:04     86s] metal10    N            V          0.037         0.326         0.012
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:50:04     86s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Layer information for route type default_route_type_nonleaf:
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:50:04     86s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] metal1     N            H          5.429         0.162         0.881
[08/01 12:50:04     86s] metal2     N            V          3.571         0.143         0.511
[08/01 12:50:04     86s] metal3     Y            H          3.571         0.165         0.588
[08/01 12:50:04     86s] metal4     Y            V          1.500         0.171         0.256
[08/01 12:50:04     86s] metal5     N            H          1.500         0.171         0.256
[08/01 12:50:04     86s] metal6     N            V          1.500         0.171         0.256
[08/01 12:50:04     86s] metal7     N            H          0.188         0.196         0.037
[08/01 12:50:04     86s] metal8     N            V          0.188         0.196         0.037
[08/01 12:50:04     86s] metal9     N            H          0.037         0.265         0.010
[08/01 12:50:04     86s] metal10    N            V          0.037         0.216         0.008
[08/01 12:50:04     86s] ----------------------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Via selection for estimated routes (rule default):
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ---------------------------------------------------------------------
[08/01 12:50:04     86s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[08/01 12:50:04     86s] Range                         (Ohm)    (fF)     (fs)     Only
[08/01 12:50:04     86s] ---------------------------------------------------------------------
[08/01 12:50:04     86s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[08/01 12:50:04     86s] ---------------------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] No ideal or dont_touch nets found in the clock tree
[08/01 12:50:04     86s] No dont_touch hnets found in the clock tree
[08/01 12:50:04     86s] No dont_touch hpins found in the clock network.
[08/01 12:50:04     86s] Checking for illegal sizes of clock logic instances...
[08/01 12:50:04     86s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Filtering reasons for cell type: buffer
[08/01 12:50:04     86s] =======================================
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] ----------------------------------------------------------------
[08/01 12:50:04     86s] Clock trees    Power domain    Reason              Library cells
[08/01 12:50:04     86s] ----------------------------------------------------------------
[08/01 12:50:04     86s] all            auto-default    Library trimming    { CLKBUF_X2 }
[08/01 12:50:04     86s] ----------------------------------------------------------------
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   Validating CTS configuration
[08/01 12:50:04     86s] CCOpt configuration status: all checks passed.
[08/01 12:50:04     86s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[08/01 12:50:04     86s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/01 12:50:04     86s]   No exclusion drivers are needed.
[08/01 12:50:04     86s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[08/01 12:50:04     86s] Antenna diode management...
[08/01 12:50:04     86s]   Found 0 antenna diodes in the clock trees.
[08/01 12:50:04     86s]   
[08/01 12:50:04     86s] Antenna diode management done.
[08/01 12:50:04     86s] Adding driver cells for primary IOs...
[08/01 12:50:04     86s]   
[08/01 12:50:04     86s]   ----------------------------------------------------------------------------------------------
[08/01 12:50:04     86s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/01 12:50:04     86s]   ----------------------------------------------------------------------------------------------
[08/01 12:50:04     86s]     (empty table)
[08/01 12:50:04     86s]   ----------------------------------------------------------------------------------------------
[08/01 12:50:04     86s]   
[08/01 12:50:04     86s]   
[08/01 12:50:04     86s] Adding driver cells for primary IOs done.
[08/01 12:50:04     86s] Adding driver cell for primary IO roots...
[08/01 12:50:04     86s] Adding driver cell for primary IO roots done.
[08/01 12:50:04     86s] Maximizing clock DAG abstraction...
[08/01 12:50:04     86s]   Removing clock DAG drivers
[08/01 12:50:04     86s] Maximizing clock DAG abstraction done.
[08/01 12:50:04     86s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[08/01 12:50:04     86s] Synthesizing clock trees...
[08/01 12:50:04     86s]   Preparing To Balance...
[08/01 12:50:04     86s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:04     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2794.0M, EPOCH TIME: 1754077804.623546
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2794.0M, EPOCH TIME: 1754077804.633269
[08/01 12:50:04     86s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:04     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2784.5M, EPOCH TIME: 1754077804.633388
[08/01 12:50:04     86s] Processing tracks to init pin-track alignment.
[08/01 12:50:04     86s] z: 2, totalTracks: 1
[08/01 12:50:04     86s] z: 4, totalTracks: 1
[08/01 12:50:04     86s] z: 6, totalTracks: 1
[08/01 12:50:04     86s] z: 8, totalTracks: 1
[08/01 12:50:04     86s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:04     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2784.5M, EPOCH TIME: 1754077804.636038
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:04     86s] OPERPROF:     Starting CMU at level 3, MEM:2784.5M, EPOCH TIME: 1754077804.638766
[08/01 12:50:04     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2784.5M, EPOCH TIME: 1754077804.639135
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:04     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2784.5M, EPOCH TIME: 1754077804.639383
[08/01 12:50:04     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2784.5M, EPOCH TIME: 1754077804.639399
[08/01 12:50:04     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2784.5M, EPOCH TIME: 1754077804.639774
[08/01 12:50:04     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2784.5MB).
[08/01 12:50:04     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2784.5M, EPOCH TIME: 1754077804.640122
[08/01 12:50:04     86s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]   Merging duplicate siblings in DAG...
[08/01 12:50:04     86s]     Clock DAG stats before merging:
[08/01 12:50:04     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 12:50:04     86s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:04     86s]       misc counts      : r=1, pp=0
[08/01 12:50:04     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 12:50:04     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 12:50:04     86s]     Clock DAG hash before merging: 52552386596883598 296884980396543293
[08/01 12:50:04     86s]     CTS services accumulated run-time stats before merging:
[08/01 12:50:04     86s]       delay calculator: calls=9309, total_wall_time=0.338s, mean_wall_time=0.036ms
[08/01 12:50:04     86s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 12:50:04     86s]       steiner router: calls=7490, total_wall_time=0.026s, mean_wall_time=0.003ms
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   before merging
[08/01 12:50:04     86s]     Resynthesising clock tree into netlist...
[08/01 12:50:04     86s]       Reset timing graph...
[08/01 12:50:04     86s] Ignoring AAE DB Resetting ...
[08/01 12:50:04     86s]       Reset timing graph done.
[08/01 12:50:04     86s]     Resynthesising clock tree into netlist done.
[08/01 12:50:04     86s]     Merging duplicate clock dag driver clones in DAG...
[08/01 12:50:04     86s]     Merging duplicate clock dag driver clones in DAG done.
[08/01 12:50:04     86s]     
[08/01 12:50:04     86s]     Disconnecting clock tree from netlist...
[08/01 12:50:04     86s]     Disconnecting clock tree from netlist done.
[08/01 12:50:04     86s]   Merging duplicate siblings in DAG done.
[08/01 12:50:04     86s]   Applying movement limits...
[08/01 12:50:04     86s]   Applying movement limits done.
[08/01 12:50:04     86s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   Preparing To Balance
[08/01 12:50:04     86s]   CCOpt::Phase::Construction...
[08/01 12:50:04     86s]   Stage::Clustering...
[08/01 12:50:04     86s]   Clustering...
[08/01 12:50:04     86s]     Clock DAG hash before 'Clustering': 52552386596883598 296884980396543293
[08/01 12:50:04     86s]     CTS services accumulated run-time stats before 'Clustering':
[08/01 12:50:04     86s]       delay calculator: calls=9309, total_wall_time=0.338s, mean_wall_time=0.036ms
[08/01 12:50:04     86s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 12:50:04     86s]       steiner router: calls=7490, total_wall_time=0.026s, mean_wall_time=0.003ms
[08/01 12:50:04     86s]     Initialize for clustering...
[08/01 12:50:04     86s]     Clock DAG stats before clustering:
[08/01 12:50:04     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 12:50:04     86s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:04     86s]       misc counts      : r=1, pp=0
[08/01 12:50:04     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 12:50:04     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 12:50:04     86s]     Clock DAG hash before clustering: 52552386596883598 296884980396543293
[08/01 12:50:04     86s]     CTS services accumulated run-time stats before clustering:
[08/01 12:50:04     86s]       delay calculator: calls=9309, total_wall_time=0.338s, mean_wall_time=0.036ms
[08/01 12:50:04     86s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 12:50:04     86s]       steiner router: calls=7490, total_wall_time=0.026s, mean_wall_time=0.003ms
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   before clustering
[08/01 12:50:04     86s]     Computing max distances from locked parents...
[08/01 12:50:04     86s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/01 12:50:04     86s]     Computing max distances from locked parents done.
[08/01 12:50:04     86s]     Computing optimal clock node locations...
[08/01 12:50:04     86s]     : ...20% ...40% ...60% ...80% ..[08/01 12:50:04     86s]     Optimal path computation stats:
.100% 
[08/01 12:50:04     86s]       Successful          : 3
[08/01 12:50:04     86s]       Unsuccessful        : 0
[08/01 12:50:04     86s]       Immovable           : 140471200382977
[08/01 12:50:04     86s]       lockedParentLocation: 0
[08/01 12:50:04     86s]       Region hash         : e4d0d11cb7a6f7ec
[08/01 12:50:04     86s]     Unsuccessful details:
[08/01 12:50:04     86s]     
[08/01 12:50:04     86s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s] End AAE Lib Interpolated Model. (MEM=2784.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:04     86s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   Initialize for clustering
[08/01 12:50:04     86s]     Bottom-up phase...
[08/01 12:50:04     86s]     Clustering bottom-up starting from leaves...
[08/01 12:50:04     86s]       Clustering clock_tree clk...
[08/01 12:50:04     86s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:04     86s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:04     86s]       Clustering clock_tree clk done.
[08/01 12:50:04     86s]     Clustering bottom-up starting from leaves done.
[08/01 12:50:04     86s]     Rebuilding the clock tree after clustering...
[08/01 12:50:04     86s]     Rebuilding the clock tree after clustering done.
[08/01 12:50:04     86s]     Clock DAG stats after bottom-up phase:
[08/01 12:50:04     86s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:04     86s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:04     86s]       misc counts      : r=1, pp=0
[08/01 12:50:04     86s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:04     86s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=576.100um, total=654.120um
[08/01 12:50:04     86s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/01 12:50:04     86s]        Bufs: BUF_X32: 7 
[08/01 12:50:04     86s]     Clock DAG hash after bottom-up phase: 15028003238927680289 4958215256296350186
[08/01 12:50:04     86s]     CTS services accumulated run-time stats after bottom-up phase:
[08/01 12:50:04     86s]       delay calculator: calls=9437, total_wall_time=0.365s, mean_wall_time=0.039ms
[08/01 12:50:04     86s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.018ms
[08/01 12:50:04     86s]       steiner router: calls=7611, total_wall_time=0.044s, mean_wall_time=0.006ms
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   after bottom-up phase
[08/01 12:50:04     86s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:04     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:04     86s] UM:*                                                                   Bottom-up phase
[08/01 12:50:04     86s]     Legalizing clock trees...
[08/01 12:50:04     86s]     Resynthesising clock tree into netlist...
[08/01 12:50:04     86s]       Reset timing graph...
[08/01 12:50:04     86s] Ignoring AAE DB Resetting ...
[08/01 12:50:04     86s]       Reset timing graph done.
[08/01 12:50:04     86s]     Resynthesising clock tree into netlist done.
[08/01 12:50:04     86s]     Commiting net attributes....
[08/01 12:50:04     86s]     Commiting net attributes. done.
[08/01 12:50:04     86s]     Leaving CCOpt scope - ClockRefiner...
[08/01 12:50:04     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2784.5M, EPOCH TIME: 1754077804.901318
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2746.5M, EPOCH TIME: 1754077804.911145
[08/01 12:50:04     86s]     Assigned high priority to 589 instances.
[08/01 12:50:04     86s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/01 12:50:04     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2746.5M, EPOCH TIME: 1754077804.912502
[08/01 12:50:04     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2746.5M, EPOCH TIME: 1754077804.912545
[08/01 12:50:04     86s] Processing tracks to init pin-track alignment.
[08/01 12:50:04     86s] z: 2, totalTracks: 1
[08/01 12:50:04     86s] z: 4, totalTracks: 1
[08/01 12:50:04     86s] z: 6, totalTracks: 1
[08/01 12:50:04     86s] z: 8, totalTracks: 1
[08/01 12:50:04     86s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/01 12:50:04     86s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:04     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2746.5M, EPOCH TIME: 1754077804.914886
[08/01 12:50:04     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:04     86s] OPERPROF:       Starting CMU at level 4, MEM:2746.5M, EPOCH TIME: 1754077804.917533
[08/01 12:50:04     86s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.917913
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:04     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2746.5M, EPOCH TIME: 1754077804.918184
[08/01 12:50:04     86s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2746.5M, EPOCH TIME: 1754077804.918206
[08/01 12:50:04     86s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.918585
[08/01 12:50:04     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2746.5MB).
[08/01 12:50:04     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2746.5M, EPOCH TIME: 1754077804.918960
[08/01 12:50:04     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2746.5M, EPOCH TIME: 1754077804.918975
[08/01 12:50:04     86s] TDRefine: refinePlace mode is spiral
[08/01 12:50:04     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.10
[08/01 12:50:04     86s] OPERPROF: Starting RefinePlace at level 1, MEM:2746.5M, EPOCH TIME: 1754077804.919011
[08/01 12:50:04     86s] *** Starting place_detail (0:01:27 mem=2746.5M) ***
[08/01 12:50:04     86s] Total net bbox length = 4.786e+04 (2.371e+04 2.415e+04) (ext = 1.066e+04)
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:04     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:04     86s] (I)      Default pattern map key = top_default.
[08/01 12:50:04     86s] (I)      Default pattern map key = top_default.
[08/01 12:50:04     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2746.5M, EPOCH TIME: 1754077804.922303
[08/01 12:50:04     86s] Starting refinePlace ...
[08/01 12:50:04     86s] (I)      Default pattern map key = top_default.
[08/01 12:50:04     86s] One DDP V2 for no tweak run.
[08/01 12:50:04     86s] (I)      Default pattern map key = top_default.
[08/01 12:50:04     86s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2746.5M, EPOCH TIME: 1754077804.928087
[08/01 12:50:04     86s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:50:04     86s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2746.5M, EPOCH TIME: 1754077804.928133
[08/01 12:50:04     86s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.928189
[08/01 12:50:04     86s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2746.5M, EPOCH TIME: 1754077804.928205
[08/01 12:50:04     86s] DDP markSite nrRow 83 nrJob 83
[08/01 12:50:04     86s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.928313
[08/01 12:50:04     86s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.928329
[08/01 12:50:04     86s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2746.5M, EPOCH TIME: 1754077804.929309
[08/01 12:50:04     86s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2746.5M, EPOCH TIME: 1754077804.929332
[08/01 12:50:04     86s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1754077804.929807
[08/01 12:50:04     86s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:50:04     86s]  ** Cut row section real time 0:00:00.0.
[08/01 12:50:04     86s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2746.5M, EPOCH TIME: 1754077804.929921
[08/01 12:50:04     86s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 12:50:04     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2746.5MB) @(0:01:27 - 0:01:27).
[08/01 12:50:04     86s] Move report: preRPlace moves 168 insts, mean move: 0.93 um, max move: 3.68 um 
[08/01 12:50:04     86s] 	Max move on inst (U3006): (43.13, 60.48) --> (40.85, 59.08)
[08/01 12:50:04     86s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[08/01 12:50:04     86s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 12:50:04     86s] 
[08/01 12:50:04     86s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:05     86s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:05     86s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:05     86s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:50:05     86s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:05     86s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:05     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2722.5MB) @(0:01:27 - 0:01:27).
[08/01 12:50:05     86s] Move report: Detail placement moves 168 insts, mean move: 0.93 um, max move: 3.68 um 
[08/01 12:50:05     86s] 	Max move on inst (U3006): (43.13, 60.48) --> (40.85, 59.08)
[08/01 12:50:05     86s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2722.5MB
[08/01 12:50:05     86s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:05     86s]   maximum (X+Y) =         3.68 um
[08/01 12:50:05     86s]   inst (U3006) with max move: (43.13, 60.48) -> (40.85, 59.08)
[08/01 12:50:05     86s]   mean    (X+Y) =         0.93 um
[08/01 12:50:05     86s] Summary Report:
[08/01 12:50:05     86s] Instances move: 168 (out of 4660 movable)
[08/01 12:50:05     86s] Instances flipped: 0
[08/01 12:50:05     86s] Mean displacement: 0.93 um
[08/01 12:50:05     86s] Total instances moved : 168
[08/01 12:50:05     86s] Max displacement: 3.68 um (Instance: U3006) (43.13, 60.48) -> (40.85, 59.08)
[08/01 12:50:05     86s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[08/01 12:50:05     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.107, REAL:0.107, MEM:2722.5M, EPOCH TIME: 1754077805.029048
[08/01 12:50:05     86s] Total net bbox length = 4.795e+04 (2.375e+04 2.420e+04) (ext = 1.066e+04)
[08/01 12:50:05     86s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2722.5MB
[08/01 12:50:05     86s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2722.5MB) @(0:01:27 - 0:01:27).
[08/01 12:50:05     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.10
[08/01 12:50:05     86s] *** Finished place_detail (0:01:27 mem=2722.5M) ***
[08/01 12:50:05     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.111, REAL:0.111, MEM:2722.5M, EPOCH TIME: 1754077805.030092
[08/01 12:50:05     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2722.5M, EPOCH TIME: 1754077805.030113
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2722.5M, EPOCH TIME: 1754077805.040391
[08/01 12:50:05     86s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[08/01 12:50:05     86s]     Clock sinks: Moved 30, flipped 14 and cell swapped 0 (out of a total of 582).
[08/01 12:50:05     86s]     The largest move was 2.16 um for x_reg_out_reg[1]6.
[08/01 12:50:05     86s]     Revert refine place priority changes on 0 instances.
[08/01 12:50:05     86s]     ClockRefiner summary
[08/01 12:50:05     86s]     All clock instances: Moved 30, flipped 14 and cell swapped 0 (out of a total of 589).
[08/01 12:50:05     86s]     The largest move was 2.16 um for x_reg_out_reg[1]6.
[08/01 12:50:05     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2722.5M, EPOCH TIME: 1754077805.041734
[08/01 12:50:05     86s] Processing tracks to init pin-track alignment.
[08/01 12:50:05     86s] z: 2, totalTracks: 1
[08/01 12:50:05     86s] z: 4, totalTracks: 1
[08/01 12:50:05     86s] z: 6, totalTracks: 1
[08/01 12:50:05     86s] z: 8, totalTracks: 1
[08/01 12:50:05     86s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:05     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2722.5M, EPOCH TIME: 1754077805.043717
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] 
[08/01 12:50:05     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:05     86s] OPERPROF:     Starting CMU at level 3, MEM:2722.5M, EPOCH TIME: 1754077805.046248
[08/01 12:50:05     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2722.5M, EPOCH TIME: 1754077805.046572
[08/01 12:50:05     86s] 
[08/01 12:50:05     86s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:05     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2722.5M, EPOCH TIME: 1754077805.046831
[08/01 12:50:05     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2722.5M, EPOCH TIME: 1754077805.046848
[08/01 12:50:05     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2738.5M, EPOCH TIME: 1754077805.047409
[08/01 12:50:05     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.5MB).
[08/01 12:50:05     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2738.5M, EPOCH TIME: 1754077805.047791
[08/01 12:50:05     86s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:05     86s]     Disconnecting clock tree from netlist...
[08/01 12:50:05     86s]     Disconnecting clock tree from netlist done.
[08/01 12:50:05     86s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:05     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2738.5M, EPOCH TIME: 1754077805.048550
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:2738.5M, EPOCH TIME: 1754077805.055673
[08/01 12:50:05     86s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     86s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:05     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2738.5M, EPOCH TIME: 1754077805.055859
[08/01 12:50:05     86s] Processing tracks to init pin-track alignment.
[08/01 12:50:05     86s] z: 2, totalTracks: 1
[08/01 12:50:05     86s] z: 4, totalTracks: 1
[08/01 12:50:05     86s] z: 6, totalTracks: 1
[08/01 12:50:05     86s] z: 8, totalTracks: 1
[08/01 12:50:05     86s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:05     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2738.5M, EPOCH TIME: 1754077805.057983
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] 
[08/01 12:50:05     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:05     86s] OPERPROF:     Starting CMU at level 3, MEM:2738.5M, EPOCH TIME: 1754077805.061166
[08/01 12:50:05     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2738.5M, EPOCH TIME: 1754077805.061493
[08/01 12:50:05     86s] 
[08/01 12:50:05     86s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:05     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2738.5M, EPOCH TIME: 1754077805.061772
[08/01 12:50:05     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2738.5M, EPOCH TIME: 1754077805.061792
[08/01 12:50:05     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2738.5M, EPOCH TIME: 1754077805.062005
[08/01 12:50:05     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.5MB).
[08/01 12:50:05     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2738.5M, EPOCH TIME: 1754077805.062325
[08/01 12:50:05     86s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     86s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:05     86s] End AAE Lib Interpolated Model. (MEM=2738.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:05     86s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     Clock tree legalization - Histogram:
[08/01 12:50:05     86s]     ====================================
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     --------------------------------
[08/01 12:50:05     86s]     Movement (um)    Number of cells
[08/01 12:50:05     86s]     --------------------------------
[08/01 12:50:05     86s]       (empty table)
[08/01 12:50:05     86s]     --------------------------------
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     Clock tree legalization - There are no Movements:
[08/01 12:50:05     86s]     =================================================
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     ---------------------------------------------
[08/01 12:50:05     86s]     Movement (um)    Desired     Achieved    Node
[08/01 12:50:05     86s]                      location    location    
[08/01 12:50:05     86s]     ---------------------------------------------
[08/01 12:50:05     86s]       (empty table)
[08/01 12:50:05     86s]     ---------------------------------------------
[08/01 12:50:05     86s]     
[08/01 12:50:05     86s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:05     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     86s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:05     86s]     Clock DAG stats after 'Clustering':
[08/01 12:50:05     86s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     86s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     86s]       misc counts      : r=1, pp=0
[08/01 12:50:05     86s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     86s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     86s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     86s]       wire capacitance : top=0.000fF, trunk=9.750fF, leaf=187.569fF, total=197.318fF
[08/01 12:50:05     86s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     86s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     86s]     Clock DAG net violations after 'Clustering': none
[08/01 12:50:05     86s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/01 12:50:05     86s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     86s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     86s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/01 12:50:05     86s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     86s]     Clock DAG hash after 'Clustering': 29375648100267770 16366316395661401737
[08/01 12:50:05     86s]     CTS services accumulated run-time stats after 'Clustering':
[08/01 12:50:05     86s]       delay calculator: calls=9445, total_wall_time=0.368s, mean_wall_time=0.039ms
[08/01 12:50:05     86s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     86s]       steiner router: calls=7619, total_wall_time=0.048s, mean_wall_time=0.006ms
[08/01 12:50:05     86s]     Primary reporting skew groups after 'Clustering':
[08/01 12:50:05     86s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.076, avg=0.063, sd=0.006], skew [0.025 vs 0.040], 100% {0.051, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     86s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     86s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     86s]     Skew group summary after 'Clustering':
[08/01 12:50:05     86s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.076, avg=0.063, sd=0.006], skew [0.025 vs 0.040], 100% {0.051, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     86s]     Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     86s]   Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Post-Clustering Statistics Report
[08/01 12:50:05     86s]   =================================
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Fanout Statistics:
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   --------------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/01 12:50:05     86s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/01 12:50:05     86s]   --------------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   Trunk         3       2.667       1         6        2.887      {2 <= 2, 1 <= 6}
[08/01 12:50:05     86s]   Leaf          6      97.000      89       100        4.050      {1 <= 91, 1 <= 97, 4 <= 100}
[08/01 12:50:05     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     86s] UM:*                                                                   Clustering
[08/01 12:50:05     86s]   --------------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Clustering Failure Statistics:
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   --------------------------------
[08/01 12:50:05     86s]   Net Type    Clusters    Clusters
[08/01 12:50:05     86s]               Tried       Failed
[08/01 12:50:05     86s]   --------------------------------
[08/01 12:50:05     86s]   Trunk          1           0
[08/01 12:50:05     86s]   Leaf           6           0
[08/01 12:50:05     86s]   --------------------------------
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Clustering Partition Statistics:
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   -------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[08/01 12:50:05     86s]               Fraction    Fraction    Count        Size       Size    Size    Size
[08/01 12:50:05     86s]   -------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   Trunk        0.000       1.000          1          6.000      6       6       0.000
[08/01 12:50:05     86s]   Leaf         0.000       1.000          1        582.000    582     582       0.000
[08/01 12:50:05     86s]   -------------------------------------------------------------------------------------
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Longest 5 runtime clustering solutions:
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   -----------------------------------------------------------------------------
[08/01 12:50:05     86s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[08/01 12:50:05     86s]   -----------------------------------------------------------------------------
[08/01 12:50:05     86s]   140309.890     582         0                  0          clk           clk
[08/01 12:50:05     86s]   -----------------------------------------------------------------------------
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Bottom-up runtime statistics:
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   -----------------------------------------------------------
[08/01 12:50:05     86s]   Mean          Min           Max           Std. Dev    Count
[08/01 12:50:05     86s]   -----------------------------------------------------------
[08/01 12:50:05     86s]   140309.890    140309.890    140309.890     0.000         1
[08/01 12:50:05     86s]   -----------------------------------------------------------
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   
[08/01 12:50:05     86s]   Looking for fanout violations...
[08/01 12:50:05     86s]   Looking for fanout violations done.
[08/01 12:50:05     86s]   CongRepair After Initial Clustering...
[08/01 12:50:05     86s]   Reset timing graph...
[08/01 12:50:05     86s] Ignoring AAE DB Resetting ...
[08/01 12:50:05     86s]   Reset timing graph done.
[08/01 12:50:05     86s]   Leaving CCOpt scope - Early Global Route...
[08/01 12:50:05     86s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2776.7M, EPOCH TIME: 1754077805.141834
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:582).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] All LLGs are deleted
[08/01 12:50:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2776.7M, EPOCH TIME: 1754077805.149241
[08/01 12:50:05     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2776.7M, EPOCH TIME: 1754077805.149287
[08/01 12:50:05     86s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:2738.7M, EPOCH TIME: 1754077805.149573
[08/01 12:50:05     86s]   Clock implementation routing...
[08/01 12:50:05     86s] Net route status summary:
[08/01 12:50:05     86s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:05     86s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:05     86s]     Routing using eGR only...
[08/01 12:50:05     86s]       Early Global Route - eGR only step...
[08/01 12:50:05     86s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[08/01 12:50:05     86s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[08/01 12:50:05     86s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:05     86s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:05     86s] (ccopt eGR): Start to route 8 all nets
[08/01 12:50:05     86s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      ==================== Layers =====================
[08/01 12:50:05     86s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     86s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:05     86s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     86s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:05     86s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:05     86s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     86s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:05     86s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:05     86s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:05     86s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     86s] (I)      Started Import and model ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      Default pattern map key = top_default.
[08/01 12:50:05     86s] (I)      == Non-default Options ==
[08/01 12:50:05     86s] (I)      Clean congestion better                            : true
[08/01 12:50:05     86s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:50:05     86s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:50:05     86s] (I)      Layer constraints as soft constraints              : true
[08/01 12:50:05     86s] (I)      Soft top layer                                     : true
[08/01 12:50:05     86s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:50:05     86s] (I)      Better NDR handling                                : true
[08/01 12:50:05     86s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:50:05     86s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:50:05     86s] (I)      Block tracks for preroutes                         : true
[08/01 12:50:05     86s] (I)      Assign IRoute by net group key                     : true
[08/01 12:50:05     86s] (I)      Block unroutable channels                          : true
[08/01 12:50:05     86s] (I)      Block unroutable channels 3D                       : true
[08/01 12:50:05     86s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:50:05     86s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:50:05     86s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:50:05     86s] (I)      Skip must join for term with via pillar            : true
[08/01 12:50:05     86s] (I)      Model find APA for IO pin                          : true
[08/01 12:50:05     86s] (I)      On pin location for off pin term                   : true
[08/01 12:50:05     86s] (I)      Handle EOL spacing                                 : true
[08/01 12:50:05     86s] (I)      Merge PG vias by gap                               : true
[08/01 12:50:05     86s] (I)      Maximum routing layer                              : 10
[08/01 12:50:05     86s] (I)      Route selected nets only                           : true
[08/01 12:50:05     86s] (I)      Refine MST                                         : true
[08/01 12:50:05     86s] (I)      Honor PRL                                          : true
[08/01 12:50:05     86s] (I)      Strong congestion aware                            : true
[08/01 12:50:05     86s] (I)      Improved initial location for IRoutes              : true
[08/01 12:50:05     86s] (I)      Multi panel TA                                     : true
[08/01 12:50:05     86s] (I)      Penalize wire overlap                              : true
[08/01 12:50:05     86s] (I)      Expand small instance blockage                     : true
[08/01 12:50:05     86s] (I)      Reduce via in TA                                   : true
[08/01 12:50:05     86s] (I)      SS-aware routing                                   : true
[08/01 12:50:05     86s] (I)      Improve tree edge sharing                          : true
[08/01 12:50:05     86s] (I)      Improve 2D via estimation                          : true
[08/01 12:50:05     86s] (I)      Refine Steiner tree                                : true
[08/01 12:50:05     86s] (I)      Build spine tree                                   : true
[08/01 12:50:05     86s] (I)      Model pass through capacity                        : true
[08/01 12:50:05     86s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:50:05     86s] (I)      Consider pin shapes                                : true
[08/01 12:50:05     86s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:50:05     86s] (I)      Consider NR APA                                    : true
[08/01 12:50:05     86s] (I)      Consider IO pin shape                              : true
[08/01 12:50:05     86s] (I)      Fix pin connection bug                             : true
[08/01 12:50:05     86s] (I)      Consider layer RC for local wires                  : true
[08/01 12:50:05     86s] (I)      Route to clock mesh pin                            : true
[08/01 12:50:05     86s] (I)      LA-aware pin escape length                         : 2
[08/01 12:50:05     86s] (I)      Connect multiple ports                             : true
[08/01 12:50:05     86s] (I)      Split for must join                                : true
[08/01 12:50:05     86s] (I)      Number of threads                                  : 1
[08/01 12:50:05     86s] (I)      Routing effort level                               : 10000
[08/01 12:50:05     86s] (I)      Prefer layer length threshold                      : 8
[08/01 12:50:05     86s] (I)      Overflow penalty cost                              : 10
[08/01 12:50:05     86s] (I)      A-star cost                                        : 0.300000
[08/01 12:50:05     86s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:50:05     86s] (I)      Threshold for short IRoute                         : 6
[08/01 12:50:05     86s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:50:05     86s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:50:05     86s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:50:05     86s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:50:05     86s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:50:05     86s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:50:05     86s] (I)      PG-aware similar topology routing                  : true
[08/01 12:50:05     86s] (I)      Maze routing via cost fix                          : true
[08/01 12:50:05     86s] (I)      Apply PRL on PG terms                              : true
[08/01 12:50:05     86s] (I)      Apply PRL on obs objects                           : true
[08/01 12:50:05     86s] (I)      Handle range-type spacing rules                    : true
[08/01 12:50:05     86s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:50:05     86s] (I)      Parallel spacing query fix                         : true
[08/01 12:50:05     86s] (I)      Force source to root IR                            : true
[08/01 12:50:05     86s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:50:05     86s] (I)      Do not relax to DPT layer                          : true
[08/01 12:50:05     86s] (I)      No DPT in post routing                             : true
[08/01 12:50:05     86s] (I)      Modeling PG via merging fix                        : true
[08/01 12:50:05     86s] (I)      Shield aware TA                                    : true
[08/01 12:50:05     86s] (I)      Strong shield aware TA                             : true
[08/01 12:50:05     86s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:50:05     86s] (I)      Post routing fix                                   : true
[08/01 12:50:05     86s] (I)      Strong post routing                                : true
[08/01 12:50:05     86s] (I)      NDR via pillar fix                                 : true
[08/01 12:50:05     86s] (I)      Violation on path threshold                        : 1
[08/01 12:50:05     86s] (I)      Pass through capacity modeling                     : true
[08/01 12:50:05     86s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:50:05     86s] (I)      Select term pin box for io pin                     : true
[08/01 12:50:05     86s] (I)      Penalize NDR sharing                               : true
[08/01 12:50:05     86s] (I)      Enable special modeling                            : false
[08/01 12:50:05     86s] (I)      Keep fixed segments                                : true
[08/01 12:50:05     86s] (I)      Reorder net groups by key                          : true
[08/01 12:50:05     86s] (I)      Increase net scenic ratio                          : true
[08/01 12:50:05     86s] (I)      Method to set GCell size                           : row
[08/01 12:50:05     86s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:50:05     86s] (I)      Avoid high resistance layers                       : true
[08/01 12:50:05     86s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:50:05     86s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:50:05     86s] (I)      Use track pitch for NDR                            : true
[08/01 12:50:05     86s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:50:05     86s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:50:05     86s] (I)      Top layer relaxation fix                           : true
[08/01 12:50:05     86s] (I)      Handle non-default track width                     : false
[08/01 12:50:05     86s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:05     86s] (I)      Use row-based GCell size
[08/01 12:50:05     86s] (I)      Use row-based GCell align
[08/01 12:50:05     86s] (I)      layer 0 area = 0
[08/01 12:50:05     86s] (I)      layer 1 area = 0
[08/01 12:50:05     86s] (I)      layer 2 area = 0
[08/01 12:50:05     86s] (I)      layer 3 area = 0
[08/01 12:50:05     86s] (I)      layer 4 area = 0
[08/01 12:50:05     86s] (I)      layer 5 area = 0
[08/01 12:50:05     86s] (I)      layer 6 area = 0
[08/01 12:50:05     86s] (I)      layer 7 area = 0
[08/01 12:50:05     86s] (I)      layer 8 area = 0
[08/01 12:50:05     86s] (I)      layer 9 area = 0
[08/01 12:50:05     86s] (I)      GCell unit size   : 2800
[08/01 12:50:05     86s] (I)      GCell multiplier  : 1
[08/01 12:50:05     86s] (I)      GCell row height  : 2800
[08/01 12:50:05     86s] (I)      Actual row height : 2800
[08/01 12:50:05     86s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:05     86s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:05     86s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:05     86s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:05     86s] (I)      ============== Default via ===============
[08/01 12:50:05     86s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     86s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:05     86s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     86s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:05     86s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:05     86s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:05     86s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:05     86s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:05     86s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:05     86s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:05     86s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:05     86s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:05     86s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     86s] [NR-eGR] Read 22466 PG shapes
[08/01 12:50:05     86s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:05     86s] [NR-eGR] Read 0 other shapes
[08/01 12:50:05     86s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:05     86s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:05     86s] [NR-eGR] #PG Blockages       : 22466
[08/01 12:50:05     86s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:05     86s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:05     86s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:05     86s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:05     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:05     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:50:05     86s] [NR-eGR] Read 5569 nets ( ignored 5562 )
[08/01 12:50:05     86s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:50:05     86s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:05     86s] (I)      Read Num Blocks=22466  Num Prerouted Wires=0  Num CS=0
[08/01 12:50:05     86s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 2 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 4 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 6 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 8 (H) : #blockages 4308 : #preroutes 0
[08/01 12:50:05     86s] (I)      Layer 9 (V) : #blockages 2870 : #preroutes 0
[08/01 12:50:05     86s] (I)      Moved 0 terms for better access 
[08/01 12:50:05     86s] (I)      Number of ignored nets                =      0
[08/01 12:50:05     86s] (I)      Number of connected nets              =      0
[08/01 12:50:05     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:05     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:05     86s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:05     86s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:05     86s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[08/01 12:50:05     86s] (I)      Ndr track 0 does not exist
[08/01 12:50:05     86s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:05     86s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:05     86s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:05     86s] (I)      Site width          :   380  (dbu)
[08/01 12:50:05     86s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:05     86s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:05     86s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:05     86s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:05     86s] (I)      Grid                :    98    98    10
[08/01 12:50:05     86s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:05     86s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:05     86s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:05     86s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:05     86s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:05     86s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:05     86s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:05     86s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:05     86s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:05     86s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:05     86s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:05     86s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:05     86s] (I)      --------------------------------------------------------
[08/01 12:50:05     86s] 
[08/01 12:50:05     86s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:05     86s] [NR-eGR] Rule id: 0  Nets: 7
[08/01 12:50:05     86s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:50:05     86s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:50:05     86s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:50:05     86s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:50:05     86s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:50:05     86s] [NR-eGR] ========================================
[08/01 12:50:05     86s] [NR-eGR] 
[08/01 12:50:05     86s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:05     86s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:05     86s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     86s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:05     86s] (I)      |     2 |   70756 |    12768 |        18.05% |
[08/01 12:50:05     86s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:05     86s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:05     86s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:05     86s] (I)      |     6 |   47922 |     9240 |        19.28% |
[08/01 12:50:05     86s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:05     86s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:05     86s] (I)      |     9 |    8232 |     3985 |        48.41% |
[08/01 12:50:05     86s] (I)      |    10 |    7938 |     3089 |        38.91% |
[08/01 12:50:05     86s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     86s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      Reset routing kernel
[08/01 12:50:05     86s] (I)      Started Global Routing ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      totalPins=595  totalGlobalPin=572 (96.13%)
[08/01 12:50:05     86s] (I)      total 2D Cap : 135394 = (92764 H, 42630 V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[08/01 12:50:05     86s] (I)      ============  Phase 1a Route ============
[08/01 12:50:05     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[08/01 12:50:05     86s] (I)      Usage: 1293 = (585 H, 708 V) = (0.63% H, 1.66% V) = (8.190e+02um H, 9.912e+02um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     86s] (I)      Usage: 1293 = (585 H, 708 V) = (0.63% H, 1.66% V) = (8.190e+02um H, 9.912e+02um V)
[08/01 12:50:05     86s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.810200e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     86s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:05     86s] (I)      Usage: 1293 = (585 H, 708 V) = (0.63% H, 1.66% V) = (8.190e+02um H, 9.912e+02um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     86s] (I)      Usage: 1338 = (628 H, 710 V) = (0.68% H, 1.67% V) = (8.792e+02um H, 9.940e+02um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     86s] (I)      Usage: 1338 = (628 H, 710 V) = (0.68% H, 1.67% V) = (8.792e+02um H, 9.940e+02um V)
[08/01 12:50:05     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.873200e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1f Route ============
[08/01 12:50:05     86s] (I)      Usage: 1338 = (630 H, 708 V) = (0.68% H, 1.66% V) = (8.820e+02um H, 9.912e+02um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1g Route ============
[08/01 12:50:05     86s] (I)      Usage: 1218 = (551 H, 667 V) = (0.59% H, 1.56% V) = (7.714e+02um H, 9.338e+02um V)
[08/01 12:50:05     86s] (I)      #Nets         : 7
[08/01 12:50:05     86s] (I)      #Relaxed nets : 6
[08/01 12:50:05     86s] (I)      Wire length   : 64
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      [08/01 12:50:05     86s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
============  Phase 1h Route ============
[08/01 12:50:05     86s] (I)      Usage: 1218 = (551 H, 667 V) = (0.59% H, 1.56% V) = (7.714e+02um H, 9.338e+02um V)
[08/01 12:50:05     86s] (I)      total 2D Cap : 223342 = (137914 H, 85428 V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      [08/01 12:50:05     86s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
============  Phase 1a Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.428600e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.428600e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1f Route ============
[08/01 12:50:05     86s] (I)      Usage: 2449 = (1094 H, 1355 V) = (0.79% H, 1.59% V) = (1.532e+03um H, 1.897e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1g Route ============
[08/01 12:50:05     86s] (I)      Usage: 2401 = (1067 H, 1334 V) = (0.77% H, 1.56% V) = (1.494e+03um H, 1.868e+03um V)
[08/01 12:50:05     86s] (I)      #Nets         : 6
[08/01 12:50:05     86s] (I)      #Relaxed nets : 6
[08/01 12:50:05     86s] (I)      Wire length   : 0
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      [08/01 12:50:05     86s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
============  Phase 1h Route ============
[08/01 12:50:05     86s] (I)      Usage: 2401 = (1067 H, 1334 V) = (0.77% H, 1.56% V) = (1.494e+03um H, 1.868e+03um V)
[08/01 12:50:05     86s] (I)      total 2D Cap : 247727 = (150791 H, 96936 V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[08/01 12:50:05     86s] (I)      ============  Phase 1a Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.084800e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.084800e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1f Route ============
[08/01 12:50:05     86s] (I)      Usage: 3632 = (1610 H, 2022 V) = (1.07% H, 2.09% V) = (2.254e+03um H, 2.831e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1g Route ============
[08/01 12:50:05     86s] (I)      Usage: 3584 = (1583 H, 2001 V) = (1.05% H, 2.06% V) = (2.216e+03um H, 2.801e+03um V)
[08/01 12:50:05     86s] (I)      #Nets         : 6
[08/01 12:50:05     86s] (I)      #Relaxed nets : 6
[08/01 12:50:05     86s] (I)      Wire length   : 0
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[08/01 12:50:05     86s] (I)      ============  Phase 1h Route ============
[08/01 12:50:05     86s] (I)      Usage: 3584 = (1583 H, 2001 V) = (1.05% H, 2.06% V) = (2.216e+03um H, 2.801e+03um V)
[08/01 12:50:05     86s] (I)      total 2D Cap : 256886 = (155101 H, 101785 V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      [08/01 12:50:05     86s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
============  Phase 1a Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.741000e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.741000e+03um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1f Route ============
[08/01 12:50:05     86s] (I)      Usage: 4815 = (2126 H, 2689 V) = (1.37% H, 2.64% V) = (2.976e+03um H, 3.765e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1g Route ============
[08/01 12:50:05     86s] (I)      Usage: 4755 = (2097 H, 2658 V) = (1.35% H, 2.61% V) = (2.936e+03um H, 3.721e+03um V)
[08/01 12:50:05     86s] (I)      #Nets         : 6
[08/01 12:50:05     86s] (I)      #Relaxed nets : 6
[08/01 12:50:05     86s] (I)      Wire length   : 0
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 10]
[08/01 12:50:05     86s] (I)      ============  Phase 1h Route ============
[08/01 12:50:05     86s] (I)      Usage: 4755 = (2097 H, 2658 V) = (1.35% H, 2.61% V) = (2.936e+03um H, 3.721e+03um V)
[08/01 12:50:05     86s] (I)      total 2D Cap : 322182 = (155101 H, 167081 V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1a Route ============
[08/01 12:50:05     86s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 10]
[08/01 12:50:05     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[08/01 12:50:05     86s] (I)      Usage: 7161 = (3150 H, 4011 V) = (2.03% H, 2.40% V) = (4.410e+03um H, 5.615e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     86s] (I)      Usage: 7161 = (3150 H, 4011 V) = (2.03% H, 2.40% V) = (4.410e+03um H, 5.615e+03um V)
[08/01 12:50:05     86s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.002540e+04um
[08/01 12:50:05     86s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:50:05     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     86s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:05     86s] (I)      Usage: 7161 = (3150 H, 4011 V) = (2.03% H, 2.40% V) = (4.410e+03um H, 5.615e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     86s] (I)      Usage: 7167 = (3159 H, 4008 V) = (2.04% H, 2.40% V) = (4.423e+03um H, 5.611e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     86s] (I)      Usage: 7167 = (3159 H, 4008 V) = (2.04% H, 2.40% V) = (4.423e+03um H, 5.611e+03um V)
[08/01 12:50:05     86s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.003380e+04um
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1f Route ============
[08/01 12:50:05     86s] (I)      Usage: 7167 = (3159 H, 4008 V) = (2.04% H, 2.40% V) = (4.423e+03um H, 5.611e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1g Route ============
[08/01 12:50:05     86s] (I)      Usage: 7164 = (3157 H, 4007 V) = (2.04% H, 2.40% V) = (4.420e+03um H, 5.610e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] (I)      ============  Phase 1h Route ============
[08/01 12:50:05     86s] (I)      Usage: 7164 = (3158 H, 4006 V) = (2.04% H, 2.40% V) = (4.421e+03um H, 5.608e+03um V)
[08/01 12:50:05     86s] (I)      
[08/01 12:50:05     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:05     86s] [NR-eGR]                        OverCon            
[08/01 12:50:05     86s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:05     86s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:50:05     86s] [NR-eGR] ----------------------------------------------
[08/01 12:50:05     86s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR] ----------------------------------------------
[08/01 12:50:05     86s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     86s] [NR-eGR] 
[08/01 12:50:05     86s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      total 2D Cap : 328401 = (155832 H, 172569 V)
[08/01 12:50:05     86s] (I)      [08/01 12:50:05     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
============= Track Assignment ============
[08/01 12:50:05     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:05     86s] (I)      Run Multi-thread track assignment
[08/01 12:50:05     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      Started Export ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:05     86s] [NR-eGR] ------------------------------------
[08/01 12:50:05     86s] [NR-eGR]  metal1   (1H)             0  18584 
[08/01 12:50:05     86s] [NR-eGR]  metal2   (2V)         13807  22937 
[08/01 12:50:05     86s] [NR-eGR]  metal3   (3H)         20437   7251 
[08/01 12:50:05     86s] [NR-eGR]  metal4   (4V)          9914    596 
[08/01 12:50:05     86s] [NR-eGR]  metal5   (5H)          1433    460 
[08/01 12:50:05     86s] [NR-eGR]  metal6   (6V)          2362      2 
[08/01 12:50:05     86s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:50:05     86s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:50:05     86s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:05     86s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:05     86s] [NR-eGR] ------------------------------------
[08/01 12:50:05     86s] [NR-eGR]           Total        47954  49830 
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] [NR-eGR] Total half perimeter of net bounding box: 47948um
[08/01 12:50:05     86s] [NR-eGR] Total length: 47954um, number of vias: 49830
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] [NR-eGR] Total eGR-routed clock nets wire length: 1966um, number of vias: 1687
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] [NR-eGR] Report for selected net(s) only.
[08/01 12:50:05     86s] [NR-eGR]                  Length (um)  Vias 
[08/01 12:50:05     86s] [NR-eGR] -----------------------------------
[08/01 12:50:05     86s] [NR-eGR]  metal1   (1H)             0   595 
[08/01 12:50:05     86s] [NR-eGR]  metal2   (2V)           428   660 
[08/01 12:50:05     86s] [NR-eGR]  metal3   (3H)           807   401 
[08/01 12:50:05     86s] [NR-eGR]  metal4   (4V)           663    31 
[08/01 12:50:05     86s] [NR-eGR]  metal5   (5H)            67     0 
[08/01 12:50:05     86s] [NR-eGR]  metal6   (6V)             0     0 
[08/01 12:50:05     86s] [NR-eGR]  metal7   (7H)             0     0 
[08/01 12:50:05     86s] [NR-eGR]  metal8   (8V)             0     0 
[08/01 12:50:05     86s] [NR-eGR]  metal9   (9H)             0     0 
[08/01 12:50:05     86s] [NR-eGR]  metal10  (10V)            0     0 
[08/01 12:50:05     86s] [NR-eGR] -----------------------------------
[08/01 12:50:05     86s] [NR-eGR]           Total         1966  1687 
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] [NR-eGR] Total half perimeter of net bounding box: 653um
[08/01 12:50:05     86s] [NR-eGR] Total length: 1966um, number of vias: 1687
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] [NR-eGR] Total routed clock nets wire length: 1966um, number of vias: 1687
[08/01 12:50:05     86s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     86s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     86s] (I)      ======================================= Runtime Summary =======================================
[08/01 12:50:05     86s] (I)       Step                                              %      Start     Finish      Real       CPU 
[08/01 12:50:05     86s] (I)      -----------------------------------------------------------------------------------------------
[08/01 12:50:05     86s] (I)       Early Global Route kernel                   100.00%  74.67 sec  74.77 sec  0.10 sec  0.08 sec 
[08/01 12:50:05     86s] (I)       +-Import and model                           28.40%  74.68 sec  74.70 sec  0.03 sec  0.02 sec 
[08/01 12:50:05     86s] (I)       | +-Create place DB                           7.03%  74.68 sec  74.68 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Import place data                       7.00%  74.68 sec  74.68 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read instances and placement          1.92%  74.68 sec  74.68 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read nets                             4.99%  74.68 sec  74.68 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Create route DB                          17.08%  74.68 sec  74.70 sec  0.02 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Import route data (1T)                 16.42%  74.68 sec  74.70 sec  0.02 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read blockages ( Layer 2-10 )         4.64%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read routing blockages              0.00%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read instance blockages             0.54%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read PG blockages                   1.34%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read clock blockages                0.25%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read other blockages                0.25%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read halo blockages                 0.05%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Read boundary cut boxes             0.00%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read blackboxes                       0.01%  74.69 sec  74.69 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read prerouted                        1.59%  74.69 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read unlegalized nets                 0.32%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Read nets                             0.05%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Set up via pillars                    0.00%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Initialize 3D grid graph              0.38%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Model blockage capacity               3.52%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Initialize 3D capacity              3.11%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Move terms for access (1T)            0.11%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Read aux data                             0.00%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Others data preparation                   0.02%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Create route kernel                       3.77%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Global Routing                             49.72%  74.70 sec  74.75 sec  0.05 sec  0.04 sec 
[08/01 12:50:05     86s] (I)       | +-Initialization                            0.09%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Net group 1                              13.71%  74.71 sec  74.72 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Generate topology                       3.02%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1a                                0.72%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern routing (1T)                  0.31%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1b                                0.53%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Monotonic routing (1T)                0.31%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1c                                0.27%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Two level Routing                     0.23%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1d                                6.02%  74.71 sec  74.72 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | | +-Detoured routing (1T)                 5.97%  74.71 sec  74.72 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1e                                0.12%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Route legalization                    0.05%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Legalize Blockage Violations        0.02%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1f                                0.31%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Congestion clean                      0.27%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1g                                1.39%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          1.34%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1h                                0.10%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.05%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Layer assignment (1T)                   0.25%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Net group 2                               5.72%  74.72 sec  74.72 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Generate topology                       2.66%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1a                                0.47%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern routing (1T)                  0.27%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1b                                0.15%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1c                                0.01%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1d                                0.01%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1e                                0.11%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Route legalization                    0.05%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Legalize Blockage Violations        0.01%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1f                                0.01%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1g                                1.27%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          1.22%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1h                                0.08%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.03%  74.72 sec  74.72 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Net group 3                               5.79%  74.72 sec  74.73 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Generate topology                       2.66%  74.72 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1a                                0.45%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern routing (1T)                  0.27%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1b                                0.14%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1c                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1d                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1e                                0.11%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Route legalization                    0.04%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Legalize Blockage Violations        0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1f                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1g                                1.27%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          1.22%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1h                                0.07%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.03%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Net group 4                               5.90%  74.73 sec  74.74 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Generate topology                       2.65%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1a                                0.48%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern routing (1T)                  0.27%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1b                                0.14%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1c                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1d                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1e                                0.10%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Route legalization                    0.04%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Legalize Blockage Violations        0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1f                                0.01%  74.73 sec  74.73 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1g                                1.27%  74.73 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          1.22%  74.73 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1h                                0.08%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.03%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Net group 5                               5.80%  74.74 sec  74.74 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | | +-Generate topology                       0.00%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1a                                0.51%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern routing (1T)                  0.23%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.07%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Add via demand to 2D                  0.09%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1b                                0.40%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Monotonic routing (1T)                0.22%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1c                                0.23%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Two level Routing                     0.19%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1d                                1.06%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Detoured routing (1T)                 1.01%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1e                                0.10%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Route legalization                    0.03%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | | +-Legalize Blockage Violations        0.00%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1f                                0.07%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Congestion clean                      0.04%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1g                                0.26%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.22%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Phase 1h                                0.16%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | | +-Post Routing                          0.12%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Layer assignment (1T)                   1.25%  74.74 sec  74.74 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Export 3D cong map                          1.02%  74.75 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Export 2D cong map                        0.12%  74.75 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Extract Global 3D Wires                     0.02%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Track Assignment (1T)                       4.46%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Initialization                            0.01%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Track Assignment Kernel                   4.28%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Free Memory                               0.00%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Export                                     13.98%  74.76 sec  74.77 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | +-Export DB wires                           0.60%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Export all nets                         0.43%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | | +-Set wire vias                           0.08%  74.76 sec  74.76 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       | +-Report wirelength                         6.16%  74.76 sec  74.77 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | +-Update net boxes                          7.03%  74.77 sec  74.77 sec  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)       | +-Update timing                             0.00%  74.77 sec  74.77 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)       +-Postprocess design                          0.05%  74.77 sec  74.77 sec  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)      ======================= Summary by functions ========================
[08/01 12:50:05     86s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:50:05     86s] (I)      ---------------------------------------------------------------------
[08/01 12:50:05     86s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.08 sec 
[08/01 12:50:05     86s] (I)        1  Global Routing                       49.72%  0.05 sec  0.04 sec 
[08/01 12:50:05     86s] (I)        1  Import and model                     28.40%  0.03 sec  0.02 sec 
[08/01 12:50:05     86s] (I)        1  Export                               13.98%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        1  Track Assignment (1T)                 4.46%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        1  Export 3D cong map                    1.02%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        1  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Create route DB                      17.08%  0.02 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Net group 1                          13.71%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Update net boxes                      7.03%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Create place DB                       7.03%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Report wirelength                     6.16%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Net group 4                           5.90%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Net group 5                           5.80%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Net group 3                           5.79%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Net group 2                           5.72%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        2  Track Assignment Kernel               4.28%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Create route kernel                   3.77%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Export DB wires                       0.60%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Initialization                        0.10%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Import route data (1T)               16.42%  0.02 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        3  Generate topology                    10.99%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1d                              7.11%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        3  Import place data                     7.00%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1g                              5.47%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1a                              2.63%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Layer assignment (1T)                 1.50%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1b                              1.36%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1e                              0.53%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1c                              0.53%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1h                              0.49%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Export all nets                       0.43%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Phase 1f                              0.41%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        3  Set wire vias                         0.08%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Detoured routing (1T)                 6.98%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        4  Post Routing                          5.51%  0.01 sec  0.01 sec 
[08/01 12:50:05     86s] (I)        4  Read nets                             5.04%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Read blockages ( Layer 2-10 )         4.64%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Model blockage capacity               3.52%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Read instances and placement          1.92%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Read prerouted                        1.59%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Pattern routing (1T)                  1.35%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Monotonic routing (1T)                0.54%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Two level Routing                     0.42%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Initialize 3D grid graph              0.38%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Read unlegalized nets                 0.32%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Congestion clean                      0.30%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Route legalization                    0.22%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Initialize 3D capacity                3.11%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read PG blockages                     1.34%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read instance blockages               0.54%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read other blockages                  0.25%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read clock blockages                  0.25%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Two Level Routing (Regular)           0.09%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:05     86s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:05     86s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:05     86s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Early Global Route - eGR only step
[08/01 12:50:05     87s]     Routing using eGR only done.
[08/01 12:50:05     87s] Net route status summary:
[08/01 12:50:05     87s]   Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:05     87s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] CCOPT: Done with clock implementation routing.
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s]   Clock implementation routing done.
[08/01 12:50:05     87s]   Fixed 7 wires.
[08/01 12:50:05     87s]   CCOpt: Starting congestion repair using flow wrapper...
[08/01 12:50:05     87s]     Congestion Repair...
[08/01 12:50:05     87s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:27.0/0:04:51.5 (0.3), mem = 2738.7M
[08/01 12:50:05     87s] Info: Disable timing driven in postCTS congRepair.
[08/01 12:50:05     87s] User Input Parameters:
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] Starting congRepair ...
[08/01 12:50:05     87s] - Congestion Driven    : On
[08/01 12:50:05     87s] - Timing Driven        : Off
[08/01 12:50:05     87s] - Area-Violation Based : On
[08/01 12:50:05     87s] - Start Rollback Level : -5
[08/01 12:50:05     87s] - Legalized            : On
[08/01 12:50:05     87s] - Window Based         : Off
[08/01 12:50:05     87s] - eDen incr mode       : Off
[08/01 12:50:05     87s] - Small incr mode      : Off
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2738.7M, EPOCH TIME: 1754077805.341570
[08/01 12:50:05     87s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2738.7M, EPOCH TIME: 1754077805.343302
[08/01 12:50:05     87s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2738.7M, EPOCH TIME: 1754077805.343353
[08/01 12:50:05     87s] Starting Early Global Route congestion estimation: mem = 2738.7M
[08/01 12:50:05     87s] (I)      ==================== Layers =====================
[08/01 12:50:05     87s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     87s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:05     87s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     87s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:05     87s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:05     87s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     87s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:05     87s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:05     87s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:05     87s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:05     87s] (I)      Started Import and model ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      Default pattern map key = top_default.
[08/01 12:50:05     87s] (I)      == Non-default Options ==
[08/01 12:50:05     87s] (I)      Maximum routing layer                              : 10
[08/01 12:50:05     87s] (I)      Number of threads                                  : 1
[08/01 12:50:05     87s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:50:05     87s] (I)      Method to set GCell size                           : row
[08/01 12:50:05     87s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:05     87s] (I)      Use row-based GCell size
[08/01 12:50:05     87s] (I)      Use row-based GCell align
[08/01 12:50:05     87s] (I)      layer 0 area = 0
[08/01 12:50:05     87s] (I)      layer 1 area = 0
[08/01 12:50:05     87s] (I)      layer 2 area = 0
[08/01 12:50:05     87s] (I)      layer 3 area = 0
[08/01 12:50:05     87s] (I)      layer 4 area = 0
[08/01 12:50:05     87s] (I)      layer 5 area = 0
[08/01 12:50:05     87s] (I)      layer 6 area = 0
[08/01 12:50:05     87s] (I)      layer 7 area = 0
[08/01 12:50:05     87s] (I)      layer 8 area = 0
[08/01 12:50:05     87s] (I)      layer 9 area = 0
[08/01 12:50:05     87s] (I)      GCell unit size   : 2800
[08/01 12:50:05     87s] (I)      GCell multiplier  : 1
[08/01 12:50:05     87s] (I)      GCell row height  : 2800
[08/01 12:50:05     87s] (I)      Actual row height : 2800
[08/01 12:50:05     87s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:05     87s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:05     87s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:05     87s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:05     87s] (I)      ============== Default via ===============
[08/01 12:50:05     87s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:05     87s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     87s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:05     87s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:05     87s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:05     87s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:05     87s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:05     87s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:05     87s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:05     87s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:05     87s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:05     87s] (I)      +---+------------------+-----------------+
[08/01 12:50:05     87s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:05     87s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:05     87s] [NR-eGR] Read 0 other shapes
[08/01 12:50:05     87s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:05     87s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:05     87s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:05     87s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:05     87s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:05     87s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:05     87s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:05     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:05     87s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2506
[08/01 12:50:05     87s] [NR-eGR] Read 5569 nets ( ignored 7 )
[08/01 12:50:05     87s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:05     87s] (I)      Read Num Blocks=10070  Num Prerouted Wires=2506  Num CS=0
[08/01 12:50:05     87s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 1529
[08/01 12:50:05     87s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 807
[08/01 12:50:05     87s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 160
[08/01 12:50:05     87s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 10
[08/01 12:50:05     87s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     87s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     87s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:05     87s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:05     87s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:05     87s] (I)      Number of ignored nets                =      7
[08/01 12:50:05     87s] (I)      Number of connected nets              =      0
[08/01 12:50:05     87s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:05     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:05     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:05     87s] (I)      Ndr track 0 does not exist
[08/01 12:50:05     87s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:05     87s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:05     87s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:05     87s] (I)      Site width          :   380  (dbu)
[08/01 12:50:05     87s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:05     87s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:05     87s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:05     87s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:05     87s] (I)      Grid                :    98    98    10
[08/01 12:50:05     87s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:05     87s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:05     87s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:05     87s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:05     87s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:05     87s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:05     87s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:05     87s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:05     87s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:05     87s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:05     87s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:05     87s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:05     87s] (I)      --------------------------------------------------------
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:05     87s] [NR-eGR] Rule id: 1  Nets: 5562
[08/01 12:50:05     87s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:05     87s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:05     87s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:05     87s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:05     87s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:05     87s] [NR-eGR] ========================================
[08/01 12:50:05     87s] [NR-eGR] 
[08/01 12:50:05     87s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:05     87s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:05     87s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     87s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:05     87s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:05     87s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:05     87s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:05     87s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:05     87s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:05     87s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:05     87s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:05     87s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:05     87s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:05     87s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:05     87s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      Reset routing kernel
[08/01 12:50:05     87s] (I)      Started Global Routing ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      totalPins=17989  totalGlobalPin=17138 (95.27%)
[08/01 12:50:05     87s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1a Route ============
[08/01 12:50:05     87s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[08/01 12:50:05     87s] (I)      Usage: 29968 = (14182 H, 15786 V) = (9.14% H, 9.27% V) = (1.985e+04um H, 2.210e+04um V)
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1b Route ============
[08/01 12:50:05     87s] (I)      Usage: 29968 = (14182 H, 15786 V) = (9.14% H, 9.27% V) = (1.985e+04um H, 2.210e+04um V)
[08/01 12:50:05     87s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.195520e+04um
[08/01 12:50:05     87s] (I)      Congestion metric : 0.00%H 0.10%V, 0.10%HV
[08/01 12:50:05     87s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1c Route ============
[08/01 12:50:05     87s] (I)      Usage: 29968 = (14182 H, 15786 V) = (9.14% H, 9.27% V) = (1.985e+04um H, 2.210e+04um V)
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1d Route ============
[08/01 12:50:05     87s] (I)      Usage: 29968 = (14182 H, 15786 V) = (9.14% H, 9.27% V) = (1.985e+04um H, 2.210e+04um V)
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1e Route ============
[08/01 12:50:05     87s] (I)      Usage: 29968 = (14182 H, 15786 V) = (9.14% H, 9.27% V) = (1.985e+04um H, 2.210e+04um V)
[08/01 12:50:05     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.195520e+04um
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] (I)      ============  Phase 1l Route ============
[08/01 12:50:05     87s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:05     87s] (I)      Layer  2:      66153     17021        25           0       70044    ( 0.00%) 
[08/01 12:50:05     87s] (I)      Layer  3:      92215     17607         0           0       95060    ( 0.00%) 
[08/01 12:50:05     87s] (I)      Layer  4:      44384      8358         1           0       47530    ( 0.00%) 
[08/01 12:50:05     87s] (I)      Layer  5:      44750      1612         0           0       47530    ( 0.00%) 
[08/01 12:50:05     87s] (I)      Layer  6:      43267      2178         0           0       47530    ( 0.00%) 
[08/01 12:50:05     87s] (I)      Layer  7:      12921        18         0        1348       14495    ( 8.51%) 
[08/01 12:50:05     87s] (I)      Layer  8:      11346        13         0        3778       12065    (23.85%) 
[08/01 12:50:05     87s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:05     87s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:05     87s] (I)      Total:        324467     46807        26       13037      342581    ( 3.67%) 
[08/01 12:50:05     87s] (I)      
[08/01 12:50:05     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:05     87s] [NR-eGR]                        OverCon            
[08/01 12:50:05     87s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:05     87s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:50:05     87s] [NR-eGR] ----------------------------------------------
[08/01 12:50:05     87s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal2 ( 2)        23( 0.24%)   ( 0.24%) 
[08/01 12:50:05     87s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal4 ( 4)         1( 0.01%)   ( 0.01%) 
[08/01 12:50:05     87s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:05     87s] [NR-eGR] ----------------------------------------------
[08/01 12:50:05     87s] [NR-eGR]        Total        24( 0.03%)   ( 0.03%) 
[08/01 12:50:05     87s] [NR-eGR] 
[08/01 12:50:05     87s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:05     87s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.054, REAL:0.073, MEM:2738.7M, EPOCH TIME: 1754077805.416764
[08/01 12:50:05     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:2738.7M, EPOCH TIME: 1754077805.416783
[08/01 12:50:05     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:05     87s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2738.7M
[08/01 12:50:05     87s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:05     87s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:05     87s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:05     87s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:05     87s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:05     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:05     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:05     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2738.7M, EPOCH TIME: 1754077805.417687
[08/01 12:50:05     87s] Skipped repairing congestion.
[08/01 12:50:05     87s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2738.7M, EPOCH TIME: 1754077805.417728
[08/01 12:50:05     87s] Starting Early Global Route wiring: mem = 2738.7M
[08/01 12:50:05     87s] (I)      ============= Track Assignment ============
[08/01 12:50:05     87s] (I)      Started Track Assignment (1T) ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:05     87s] (I)      Run Multi-thread track assignment
[08/01 12:50:05     87s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] (I)      Started Export ( Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:05     87s] [NR-eGR] ------------------------------------
[08/01 12:50:05     87s] [NR-eGR]  metal1   (1H)             0  18584 
[08/01 12:50:05     87s] [NR-eGR]  metal2   (2V)         13614  22927 
[08/01 12:50:05     87s] [NR-eGR]  metal3   (3H)         20102   7469 
[08/01 12:50:05     87s] [NR-eGR]  metal4   (4V)          9523    797 
[08/01 12:50:05     87s] [NR-eGR]  metal5   (5H)          1800    629 
[08/01 12:50:05     87s] [NR-eGR]  metal6   (6V)          3047      8 
[08/01 12:50:05     87s] [NR-eGR]  metal7   (7H)            25      2 
[08/01 12:50:05     87s] [NR-eGR]  metal8   (8V)            18      0 
[08/01 12:50:05     87s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:05     87s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:05     87s] [NR-eGR] ------------------------------------
[08/01 12:50:05     87s] [NR-eGR]           Total        48130  50416 
[08/01 12:50:05     87s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     87s] [NR-eGR] Total half perimeter of net bounding box: 47948um
[08/01 12:50:05     87s] [NR-eGR] Total length: 48130um, number of vias: 50416
[08/01 12:50:05     87s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     87s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 12:50:05     87s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:05     87s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2738.66 MB )
[08/01 12:50:05     87s] Early Global Route wiring runtime: 0.07 seconds, mem = 2738.7M
[08/01 12:50:05     87s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.066, REAL:0.066, MEM:2738.7M, EPOCH TIME: 1754077805.483535
[08/01 12:50:05     87s] Tdgp not successfully inited but do clear! skip clearing
[08/01 12:50:05     87s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[08/01 12:50:05     87s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:27.1/0:04:51.7 (0.3), mem = 2738.7M
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] =============================================================================================
[08/01 12:50:05     87s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[08/01 12:50:05     87s] =============================================================================================
[08/01 12:50:05     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:05     87s] ---------------------------------------------------------------------------------------------
[08/01 12:50:05     87s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:05     87s] ---------------------------------------------------------------------------------------------
[08/01 12:50:05     87s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:05     87s] ---------------------------------------------------------------------------------------------
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Congestion Repair
[08/01 12:50:05     87s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/01 12:50:05     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2738.7M, EPOCH TIME: 1754077805.524350
[08/01 12:50:05     87s] Processing tracks to init pin-track alignment.
[08/01 12:50:05     87s] z: 2, totalTracks: 1
[08/01 12:50:05     87s] z: 4, totalTracks: 1
[08/01 12:50:05     87s] z: 6, totalTracks: 1
[08/01 12:50:05     87s] z: 8, totalTracks: 1
[08/01 12:50:05     87s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:05     87s] All LLGs are deleted
[08/01 12:50:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2738.7M, EPOCH TIME: 1754077805.526110
[08/01 12:50:05     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2738.7M, EPOCH TIME: 1754077805.526162
[08/01 12:50:05     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2738.7M, EPOCH TIME: 1754077805.526857
[08/01 12:50:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:05     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2738.7M, EPOCH TIME: 1754077805.527061
[08/01 12:50:05     87s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:05     87s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:05     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2738.7M, EPOCH TIME: 1754077805.529028
[08/01 12:50:05     87s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:05     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:05     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2738.7M, EPOCH TIME: 1754077805.530431
[08/01 12:50:05     87s] Fast DP-INIT is on for default
[08/01 12:50:05     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:05     87s] Atter site array init, number of instance map data is 0.
[08/01 12:50:05     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2738.7M, EPOCH TIME: 1754077805.531270
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:05     87s] OPERPROF:     Starting CMU at level 3, MEM:2738.7M, EPOCH TIME: 1754077805.532175
[08/01 12:50:05     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2738.7M, EPOCH TIME: 1754077805.532529
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:05     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2738.7M, EPOCH TIME: 1754077805.532813
[08/01 12:50:05     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2738.7M, EPOCH TIME: 1754077805.532831
[08/01 12:50:05     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2738.7M, EPOCH TIME: 1754077805.533204
[08/01 12:50:05     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.7MB).
[08/01 12:50:05     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2738.7M, EPOCH TIME: 1754077805.533520
[08/01 12:50:05     87s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:50:05     87s]   Leaving CCOpt scope - extractRC...
[08/01 12:50:05     87s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 12:50:05     87s] Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
[08/01 12:50:05     87s] pre_route RC Extraction called for design top.
[08/01 12:50:05     87s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:05     87s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:05     87s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:05     87s] RCMode: PreRoute
[08/01 12:50:05     87s]       RC Corner Indexes            0   
[08/01 12:50:05     87s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:05     87s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:05     87s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:05     87s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:05     87s] Shrink Factor                : 1.00000
[08/01 12:50:05     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:05     87s] 
[08/01 12:50:05     87s] Trim Metal Layers:
[08/01 12:50:05     87s] LayerId::1 widthSet size::1
[08/01 12:50:05     87s] LayerId::2 widthSet size::1
[08/01 12:50:05     87s] LayerId::3 widthSet size::1
[08/01 12:50:05     87s] LayerId::4 widthSet size::1
[08/01 12:50:05     87s] LayerId::5 widthSet size::1
[08/01 12:50:05     87s] LayerId::6 widthSet size::1
[08/01 12:50:05     87s] LayerId::7 widthSet size::1
[08/01 12:50:05     87s] LayerId::8 widthSet size::1
[08/01 12:50:05     87s] LayerId::9 widthSet size::1
[08/01 12:50:05     87s] LayerId::10 widthSet size::1
[08/01 12:50:05     87s] eee: pegSigSF::1.070000
[08/01 12:50:05     87s] Updating RC grid for preRoute extraction ...
[08/01 12:50:05     87s] Initializing multi-corner resistance tables ...
[08/01 12:50:05     87s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:05     87s] eee: l::2 avDens::0.142033 usedTrk::973.301461 availTrk::6852.631579 sigTrk::973.301461
[08/01 12:50:05     87s] eee: l::3 avDens::0.154499 usedTrk::1436.842961 availTrk::9300.000000 sigTrk::1436.842961
[08/01 12:50:05     87s] eee: l::4 avDens::0.148022 usedTrk::680.900073 availTrk::4600.000000 sigTrk::680.900073
[08/01 12:50:05     87s] eee: l::5 avDens::0.037829 usedTrk::128.617535 availTrk::3400.000000 sigTrk::128.617535
[08/01 12:50:05     87s] eee: l::6 avDens::0.065955 usedTrk::217.651393 availTrk::3300.000000 sigTrk::217.651393
[08/01 12:50:05     87s] eee: l::7 avDens::0.015282 usedTrk::1.782857 availTrk::116.666667 sigTrk::1.782857
[08/01 12:50:05     87s] eee: l::8 avDens::0.037800 usedTrk::1.260000 availTrk::33.333333 sigTrk::1.260000
[08/01 12:50:05     87s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:05     87s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:05     87s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:05     87s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.244964 uaWl=1.000000 uaWlH=0.296398 aWlH=0.000000 lMod=0 pMax=0.852200 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:05     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2738.664M)
[08/01 12:50:05     87s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 12:50:05     87s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:05     87s] End AAE Lib Interpolated Model. (MEM=2738.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:05     87s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]   Clock DAG stats after clustering cong repair call:
[08/01 12:50:05     87s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]     sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]     misc counts      : r=1, pp=0
[08/01 12:50:05     87s]     cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]     cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]     sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]     wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]     wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]     hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]   Clock DAG net violations after clustering cong repair call: none
[08/01 12:50:05     87s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/01 12:50:05     87s]     Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/01 12:50:05     87s]      Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]   Clock DAG hash after clustering cong repair call: 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]   CTS services accumulated run-time stats after clustering cong repair call:
[08/01 12:50:05     87s]     delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]     legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]     steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]   Primary reporting skew groups after clustering cong repair call:
[08/01 12:50:05     87s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     87s]         min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]         max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]   Skew group summary after clustering cong repair call:
[08/01 12:50:05     87s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     87s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   CongRepair After Initial Clustering
[08/01 12:50:05     87s]   Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Stage::Clustering
[08/01 12:50:05     87s]   Stage::DRV Fixing...
[08/01 12:50:05     87s]   Fixing clock tree slew time and max cap violations...
[08/01 12:50:05     87s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]       steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:05     87s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]       misc counts      : r=1, pp=0
[08/01 12:50:05     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/01 12:50:05     87s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/01 12:50:05     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]       steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     87s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[08/01 12:50:05     87s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/01 12:50:05     87s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]       steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:05     87s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]       misc counts      : r=1, pp=0
[08/01 12:50:05     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/01 12:50:05     87s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/01 12:50:05     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]       steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
[08/01 12:50:05     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     87s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[08/01 12:50:05     87s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Stage::DRV Fixing
[08/01 12:50:05     87s]   Stage::Insertion Delay Reduction...
[08/01 12:50:05     87s]   Removing unnecessary root buffering...
[08/01 12:50:05     87s]     Clock DAG hash before 'Removing unnecessary root buffering': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       delay calculator: calls=9453, total_wall_time=0.372s, mean_wall_time=0.039ms
[08/01 12:50:05     87s]       legalizer: calls=77, total_wall_time=0.001s, mean_wall_time=0.016ms
[08/01 12:50:05     87s]       steiner router: calls=7635, total_wall_time=0.056s, mean_wall_time=0.007ms
[08/01 12:50:05     87s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]       misc counts      : r=1, pp=0
[08/01 12:50:05     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/01 12:50:05     87s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/01 12:50:05     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]     Clock DAG hash after 'Removing unnecessary root buffering': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       delay calculator: calls=9602, total_wall_time=0.422s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=113, total_wall_time=0.003s, mean_wall_time=0.031ms
[08/01 12:50:05     87s]       steiner router: calls=7719, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:05     87s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]     Skew group summary after 'Removing unnecessary root buffering':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     87s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Removing unnecessary root buffering
[08/01 12:50:05     87s]   Removing unconstrained drivers...
[08/01 12:50:05     87s]     Clock DAG hash before 'Removing unconstrained drivers': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       delay calculator: calls=9602, total_wall_time=0.422s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=113, total_wall_time=0.003s, mean_wall_time=0.031ms
[08/01 12:50:05     87s]       steiner router: calls=7719, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:05     87s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]       misc counts      : r=1, pp=0
[08/01 12:50:05     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/01 12:50:05     87s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/01 12:50:05     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]     Clock DAG hash after 'Removing unconstrained drivers': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       delay calculator: calls=9602, total_wall_time=0.422s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=113, total_wall_time=0.003s, mean_wall_time=0.031ms
[08/01 12:50:05     87s]       steiner router: calls=7719, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:05     87s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]     Skew group summary after 'Removing unconstrained drivers':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     87s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Removing unconstrained drivers
[08/01 12:50:05     87s]   Reducing insertion delay 1...
[08/01 12:50:05     87s]     Clock DAG hash before 'Reducing insertion delay 1': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       delay calculator: calls=9602, total_wall_time=0.422s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=113, total_wall_time=0.003s, mean_wall_time=0.031ms
[08/01 12:50:05     87s]       steiner router: calls=7719, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:05     87s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:05     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:05     87s]       misc counts      : r=1, pp=0
[08/01 12:50:05     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:05     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:05     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:05     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:05     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:05     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:05     87s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/01 12:50:05     87s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:05     87s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/01 12:50:05     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:05     87s]     Clock DAG hash after 'Reducing insertion delay 1': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       delay calculator: calls=9632, total_wall_time=0.425s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=121, total_wall_time=0.004s, mean_wall_time=0.030ms
[08/01 12:50:05     87s]       steiner router: calls=7736, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:05     87s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:05     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:05     87s]     Skew group summary after 'Reducing insertion delay 1':
[08/01 12:50:05     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:05     87s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:05     87s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:05     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:05     87s] UM:*                                                                   Reducing insertion delay 1
[08/01 12:50:05     87s]   Removing longest path buffering...
[08/01 12:50:05     87s]     Clock DAG hash before 'Removing longest path buffering': 29375648100267770 16366316395661401737
[08/01 12:50:05     87s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[08/01 12:50:05     87s]       delay calculator: calls=9632, total_wall_time=0.425s, mean_wall_time=0.044ms
[08/01 12:50:05     87s]       legalizer: calls=121, total_wall_time=0.004s, mean_wall_time=0.030ms
[08/01 12:50:05     87s]       steiner router: calls=7736, total_wall_time=0.088s, mean_wall_time=0.011ms
[08/01 12:50:06     87s]     Clock DAG stats after 'Removing longest path buffering':
[08/01 12:50:06     87s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:06     87s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:06     87s]       misc counts      : r=1, pp=0
[08/01 12:50:06     87s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:06     87s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:06     87s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:06     87s]       wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
[08/01 12:50:06     87s]       wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
[08/01 12:50:06     87s]       hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
[08/01 12:50:06     87s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/01 12:50:06     87s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/01 12:50:06     87s]       Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     87s]       Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     87s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/01 12:50:06     87s]        Bufs: BUF_X32: 7 
[08/01 12:50:06     87s]     Clock DAG hash after 'Removing longest path buffering': 29375648100267770 16366316395661401737
[08/01 12:50:06     87s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[08/01 12:50:06     87s]       delay calculator: calls=9781, total_wall_time=0.477s, mean_wall_time=0.049ms
[08/01 12:50:06     87s]       legalizer: calls=157, total_wall_time=0.005s, mean_wall_time=0.031ms
[08/01 12:50:06     87s]       steiner router: calls=7820, total_wall_time=0.119s, mean_wall_time=0.015ms
[08/01 12:50:06     87s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/01 12:50:06     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:06     87s]           min path sink: acc_reg_out_reg[4]6/CK
[08/01 12:50:06     87s]           max path sink: acc_reg_out_reg[11]8/CK
[08/01 12:50:06     87s]     Skew group summary after 'Removing longest path buffering':
[08/01 12:50:06     87s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
[08/01 12:50:06     87s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:06     87s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:06     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     87s] UM:*                                                                   Removing longest path buffering
[08/01 12:50:06     87s]   Reducing insertion delay 2...
[08/01 12:50:06     87s]     Clock DAG hash before 'Reducing insertion delay 2': 29375648100267770 16366316395661401737
[08/01 12:50:06     87s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[08/01 12:50:06     87s]       delay calculator: calls=9781, total_wall_time=0.477s, mean_wall_time=0.049ms
[08/01 12:50:06     87s]       legalizer: calls=157, total_wall_time=0.005s, mean_wall_time=0.031ms
[08/01 12:50:06     87s]       steiner router: calls=7820, total_wall_time=0.119s, mean_wall_time=0.015ms
[08/01 12:50:06     88s]     Path optimization required 270 stage delay updates 
[08/01 12:50:06     88s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/01 12:50:06     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:06     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:06     88s]       misc counts      : r=1, pp=0
[08/01 12:50:06     88s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:06     88s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:06     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:06     88s]       wire capacitance : top=0.000fF, trunk=13.519fF, leaf=188.379fF, total=201.897fF
[08/01 12:50:06     88s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1773.808um, total=1897.445um
[08/01 12:50:06     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:06     88s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/01 12:50:06     88s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/01 12:50:06     88s]       Trunk : target=0.071ns count=2 avg=0.009ns sd=0.011ns min=0.002ns max=0.017ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]       Leaf  : target=0.071ns count=6 avg=0.017ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/01 12:50:06     88s]        Bufs: BUF_X32: 7 
[08/01 12:50:06     88s]     Clock DAG hash after 'Reducing insertion delay 2': 13218271735223005853 6656544167749122974
[08/01 12:50:06     88s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[08/01 12:50:06     88s]       delay calculator: calls=10236, total_wall_time=0.609s, mean_wall_time=0.060ms
[08/01 12:50:06     88s]       legalizer: calls=273, total_wall_time=0.008s, mean_wall_time=0.031ms
[08/01 12:50:06     88s]       steiner router: calls=8090, total_wall_time=0.189s, mean_wall_time=0.023ms
[08/01 12:50:06     88s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069, avg=0.064, sd=0.003], skew [0.017 vs 0.040], 100% {0.052, 0.069} (wid=0.023 ws=0.017) (gid=0.048 gs=0.002)
[08/01 12:50:06     88s]           min path sink: weight_reg_reg[3]6/CK
[08/01 12:50:06     88s]           max path sink: acc_reg_out_reg[5]7/CK
[08/01 12:50:06     88s]     Skew group summary after 'Reducing insertion delay 2':
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069, avg=0.064, sd=0.003], skew [0.017 vs 0.040], 100% {0.052, 0.069} (wid=0.023 ws=0.017) (gid=0.048 gs=0.002)
[08/01 12:50:06     88s]     Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:06     88s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/01 12:50:06     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     88s] UM:*                                                                   Reducing insertion delay 2
[08/01 12:50:06     88s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 12:50:06     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     88s] UM:*                                                                   Stage::Insertion Delay Reduction
[08/01 12:50:06     88s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:02.1)
[08/01 12:50:06     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     88s] UM:*                                                                   CCOpt::Phase::Construction
[08/01 12:50:06     88s]   CCOpt::Phase::Implementation...
[08/01 12:50:06     88s]   Stage::Reducing Power...
[08/01 12:50:06     88s]   Improving clock tree routing...
[08/01 12:50:06     88s]     Clock DAG hash before 'Improving clock tree routing': 13218271735223005853 6656544167749122974
[08/01 12:50:06     88s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[08/01 12:50:06     88s]       delay calculator: calls=10236, total_wall_time=0.609s, mean_wall_time=0.060ms
[08/01 12:50:06     88s]       legalizer: calls=273, total_wall_time=0.008s, mean_wall_time=0.031ms
[08/01 12:50:06     88s]       steiner router: calls=8090, total_wall_time=0.189s, mean_wall_time=0.023ms
[08/01 12:50:06     88s]     Iteration 1...
[08/01 12:50:06     88s]     Iteration 1 done.
[08/01 12:50:06     88s]     Clock DAG stats after 'Improving clock tree routing':
[08/01 12:50:06     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:06     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:06     88s]       misc counts      : r=1, pp=0
[08/01 12:50:06     88s]       cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
[08/01 12:50:06     88s]       cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
[08/01 12:50:06     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:06     88s]       wire capacitance : top=0.000fF, trunk=13.519fF, leaf=188.379fF, total=201.897fF
[08/01 12:50:06     88s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1773.808um, total=1897.445um
[08/01 12:50:06     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:06     88s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/01 12:50:06     88s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/01 12:50:06     88s]       Trunk : target=0.071ns count=2 avg=0.009ns sd=0.011ns min=0.002ns max=0.017ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]       Leaf  : target=0.071ns count=6 avg=0.017ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/01 12:50:06     88s]        Bufs: BUF_X32: 7 
[08/01 12:50:06     88s]     Clock DAG hash after 'Improving clock tree routing': 13218271735223005853 6656544167749122974
[08/01 12:50:06     88s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[08/01 12:50:06     88s]       delay calculator: calls=10240, total_wall_time=0.609s, mean_wall_time=0.060ms
[08/01 12:50:06     88s]       legalizer: calls=276, total_wall_time=0.009s, mean_wall_time=0.031ms
[08/01 12:50:06     88s]       steiner router: calls=8096, total_wall_time=0.189s, mean_wall_time=0.023ms
[08/01 12:50:06     88s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069], skew [0.017 vs 0.040]
[08/01 12:50:06     88s]           min path sink: weight_reg_reg[3]6/CK
[08/01 12:50:06     88s]           max path sink: acc_reg_out_reg[5]7/CK
[08/01 12:50:06     88s]     Skew group summary after 'Improving clock tree routing':
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069], skew [0.017 vs 0.040]
[08/01 12:50:06     88s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:06     88s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:06     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     88s] UM:*                                                                   Improving clock tree routing
[08/01 12:50:06     88s]   Reducing clock tree power 1...
[08/01 12:50:06     88s]     Clock DAG hash before 'Reducing clock tree power 1': 13218271735223005853 6656544167749122974
[08/01 12:50:06     88s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[08/01 12:50:06     88s]       delay calculator: calls=10240, total_wall_time=0.609s, mean_wall_time=0.060ms
[08/01 12:50:06     88s]       legalizer: calls=276, total_wall_time=0.009s, mean_wall_time=0.031ms
[08/01 12:50:06     88s]       steiner router: calls=8096, total_wall_time=0.189s, mean_wall_time=0.023ms
[08/01 12:50:06     88s]     Resizing gates: [08/01 12:50:06     88s] 
[08/01 12:50:06     88s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:06     88s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:06     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:06     88s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:06     88s]     100% 
[08/01 12:50:06     88s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[08/01 12:50:06     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:06     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:06     88s]       misc counts      : r=1, pp=0
[08/01 12:50:06     88s]       cell areas       : b=65.702um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=65.702um^2
[08/01 12:50:06     88s]       cell capacitance : b=117.309fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=117.309fF
[08/01 12:50:06     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:06     88s]       wire capacitance : top=0.000fF, trunk=13.853fF, leaf=188.148fF, total=202.002fF
[08/01 12:50:06     88s]       wire lengths     : top=0.000um, trunk=126.477um, leaf=1771.153um, total=1897.630um
[08/01 12:50:06     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:06     88s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[08/01 12:50:06     88s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[08/01 12:50:06     88s]       Trunk : target=0.071ns count=2 avg=0.007ns sd=0.008ns min=0.002ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]       Leaf  : target=0.071ns count=6 avg=0.020ns sd=0.003ns min=0.015ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:06     88s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[08/01 12:50:06     88s]        Bufs: BUF_X32: 3 BUF_X16: 4 
[08/01 12:50:06     88s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16853068146213370604 745906620647767023
[08/01 12:50:06     88s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[08/01 12:50:06     88s]       delay calculator: calls=10307, total_wall_time=0.634s, mean_wall_time=0.061ms
[08/01 12:50:06     88s]       legalizer: calls=297, total_wall_time=0.009s, mean_wall_time=0.030ms
[08/01 12:50:06     88s]       steiner router: calls=8115, total_wall_time=0.196s, mean_wall_time=0.024ms
[08/01 12:50:06     88s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.067], skew [0.015 vs 0.040]
[08/01 12:50:06     88s]           min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:06     88s]           max path sink: acc_reg_out_reg[7]11/CK
[08/01 12:50:06     88s]     Skew group summary after reducing clock tree power 1 iteration 1:
[08/01 12:50:06     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.067], skew [0.015 vs 0.040]
[08/01 12:50:06     88s]     Resizing gates: [08/01 12:50:06     88s] 
[08/01 12:50:06     88s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:07     88s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:07     88s]     100% 
[08/01 12:50:07     88s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[08/01 12:50:07     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     88s]       misc counts      : r=1, pp=0
[08/01 12:50:07     88s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     88s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     88s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     88s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     88s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[08/01 12:50:07     88s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[08/01 12:50:07     88s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[08/01 12:50:07     88s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     88s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[08/01 12:50:07     88s]       delay calculator: calls=10383, total_wall_time=0.659s, mean_wall_time=0.064ms
[08/01 12:50:07     88s]       legalizer: calls=319, total_wall_time=0.009s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]       steiner router: calls=8142, total_wall_time=0.206s, mean_wall_time=0.025ms
[08/01 12:50:07     88s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     88s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     88s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     88s]     Skew group summary after reducing clock tree power 1 iteration 2:
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     88s]     Resizing gates: [08/01 12:50:07     88s] 
[08/01 12:50:07     88s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:07     88s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:07     88s]     100% 
[08/01 12:50:07     88s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/01 12:50:07     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     88s]       misc counts      : r=1, pp=0
[08/01 12:50:07     88s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     88s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     88s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     88s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     88s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/01 12:50:07     88s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/01 12:50:07     88s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/01 12:50:07     88s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     88s]     Clock DAG hash after 'Reducing clock tree power 1': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[08/01 12:50:07     88s]       delay calculator: calls=10459, total_wall_time=0.687s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]       steiner router: calls=8170, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     88s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     88s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     88s]     Skew group summary after 'Reducing clock tree power 1':
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     88s]     Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     88s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Reducing clock tree power 1
[08/01 12:50:07     88s]   Reducing clock tree power 2...
[08/01 12:50:07     88s]     Clock DAG hash before 'Reducing clock tree power 2': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       delay calculator: calls=10459, total_wall_time=0.687s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]       steiner router: calls=8170, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]     Path optimization required 0 stage delay updates 
[08/01 12:50:07     88s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     88s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     88s]       misc counts      : r=1, pp=0
[08/01 12:50:07     88s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     88s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     88s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     88s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     88s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     88s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     88s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/01 12:50:07     88s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/01 12:50:07     88s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     88s]     Clock DAG hash after 'Reducing clock tree power 2': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       delay calculator: calls=10459, total_wall_time=0.687s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]       steiner router: calls=8170, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
[08/01 12:50:07     88s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     88s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     88s]     Skew group summary after 'Reducing clock tree power 2':
[08/01 12:50:07     88s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
[08/01 12:50:07     88s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     88s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Reducing clock tree power 2
[08/01 12:50:07     88s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Stage::Reducing Power
[08/01 12:50:07     88s]   Stage::Balancing...
[08/01 12:50:07     88s]   Approximately balancing fragments step...
[08/01 12:50:07     88s]     Clock DAG hash before 'Approximately balancing fragments step': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[08/01 12:50:07     88s]       delay calculator: calls=10459, total_wall_time=0.687s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]       steiner router: calls=8170, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]     Resolve constraints - Approximately balancing fragments...
[08/01 12:50:07     88s]     Resolving skew group constraints...
[08/01 12:50:07     88s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 12:50:07     88s]     Resolving skew group constraints done.
[08/01 12:50:07     88s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[08/01 12:50:07     88s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/01 12:50:07     88s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[08/01 12:50:07     88s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 12:50:07     88s]     Approximately balancing fragments...
[08/01 12:50:07     88s]       Moving gates to improve sub-tree skew...
[08/01 12:50:07     88s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[08/01 12:50:07     88s]           delay calculator: calls=10491, total_wall_time=0.689s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]           steiner router: calls=8202, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]         Tried: 9 Succeeded: 0
[08/01 12:50:07     88s]         Topology Tried: 0 Succeeded: 0
[08/01 12:50:07     88s]         0 Succeeded with SS ratio
[08/01 12:50:07     88s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/01 12:50:07     88s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/01 12:50:07     88s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/01 12:50:07     88s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     88s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     88s]           misc counts      : r=1, pp=0
[08/01 12:50:07     88s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     88s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     88s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     88s]           wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     88s]           wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     88s]           hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     88s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/01 12:50:07     88s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/01 12:50:07     88s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]           Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     88s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/01 12:50:07     88s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     88s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[08/01 12:50:07     88s]           delay calculator: calls=10491, total_wall_time=0.689s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]           steiner router: calls=8202, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     88s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     88s] UM:*                                                                   Moving gates to improve sub-tree skew
[08/01 12:50:07     88s]       Approximately balancing fragments bottom up...
[08/01 12:50:07     88s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3451131229339112142 16060652292337576245
[08/01 12:50:07     88s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[08/01 12:50:07     88s]           delay calculator: calls=10491, total_wall_time=0.689s, mean_wall_time=0.066ms
[08/01 12:50:07     88s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     88s]           steiner router: calls=8202, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     88s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:07     89s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/01 12:50:07     89s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]           misc counts      : r=1, pp=0
[08/01 12:50:07     89s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]           wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]           wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]           hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/01 12:50:07     89s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/01 12:50:07     89s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]           Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/01 12:50:07     89s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[08/01 12:50:07     89s]           delay calculator: calls=10527, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]           steiner router: calls=8202, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing fragments bottom up
[08/01 12:50:07     89s]       Approximately balancing fragments, wire and cell delays...
[08/01 12:50:07     89s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/01 12:50:07     89s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]           misc counts      : r=1, pp=0
[08/01 12:50:07     89s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]           wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]           wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]           hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/01 12:50:07     89s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]           Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/01 12:50:07     89s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]           steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/01 12:50:07     89s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[08/01 12:50:07     89s]     Approximately balancing fragments done.
[08/01 12:50:07     89s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Approximately balancing fragments step': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing fragments step
[08/01 12:50:07     89s]   Clock DAG stats after Approximately balancing fragments:
[08/01 12:50:07     89s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]     sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]     misc counts      : r=1, pp=0
[08/01 12:50:07     89s]     cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]     cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]     sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]     wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]     wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]     hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]   Clock DAG net violations after Approximately balancing fragments: none
[08/01 12:50:07     89s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/01 12:50:07     89s]     Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/01 12:50:07     89s]      Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]   Clock DAG hash after Approximately balancing fragments: 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[08/01 12:50:07     89s]     delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]     legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]     steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]   Primary reporting skew groups after Approximately balancing fragments:
[08/01 12:50:07     89s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]         min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]         max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]   Skew group summary after Approximately balancing fragments:
[08/01 12:50:07     89s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]   Improving fragments clock skew...
[08/01 12:50:07     89s]     Clock DAG hash before 'Improving fragments clock skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Clock DAG stats after 'Improving fragments clock skew':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Improving fragments clock skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Improving fragments clock skew':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Improving fragments clock skew
[08/01 12:50:07     89s]   Approximately balancing step...
[08/01 12:50:07     89s]     Clock DAG hash before 'Approximately balancing step': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Resolve constraints - Approximately balancing...
[08/01 12:50:07     89s]     Resolving skew group constraints...
[08/01 12:50:07     89s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 12:50:07     89s]     Resolving skew group constraints done.
[08/01 12:50:07     89s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Resolve constraints - Approximately balancing
[08/01 12:50:07     89s]     Approximately balancing...
[08/01 12:50:07     89s]       Approximately balancing, wire and cell delays...
[08/01 12:50:07     89s]       Approximately balancing, wire and cell delays, iteration 1...
[08/01 12:50:07     89s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]           misc counts      : r=1, pp=0
[08/01 12:50:07     89s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]           wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]           wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]           hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/01 12:50:07     89s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]           Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/01 12:50:07     89s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:50:07     89s]           delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]           steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/01 12:50:07     89s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing, wire and cell delays
[08/01 12:50:07     89s]     Approximately balancing done.
[08/01 12:50:07     89s]     Clock DAG stats after 'Approximately balancing step':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Approximately balancing step': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Approximately balancing step': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Approximately balancing step':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Approximately balancing step':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing step
[08/01 12:50:07     89s]   Fixing clock tree overload...
[08/01 12:50:07     89s]     Clock DAG hash before 'Fixing clock tree overload': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:07     89s]     Clock DAG stats after 'Fixing clock tree overload':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Fixing clock tree overload': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Fixing clock tree overload':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Fixing clock tree overload
[08/01 12:50:07     89s]   Approximately balancing paths...
[08/01 12:50:07     89s]     Clock DAG hash before 'Approximately balancing paths': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Added 0 buffers.
[08/01 12:50:07     89s]     Clock DAG stats after 'Approximately balancing paths':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Approximately balancing paths': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[08/01 12:50:07     89s]       delay calculator: calls=10529, total_wall_time=0.703s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8204, total_wall_time=0.216s, mean_wall_time=0.026ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Approximately balancing paths':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Approximately balancing paths
[08/01 12:50:07     89s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Stage::Balancing
[08/01 12:50:07     89s]   Stage::Polishing...
[08/01 12:50:07     89s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:07     89s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]   Clock DAG stats before polishing:
[08/01 12:50:07     89s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]     sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]     misc counts      : r=1, pp=0
[08/01 12:50:07     89s]     cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]     cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]     sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]     wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]     wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]     hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]   Clock DAG net violations before polishing: none
[08/01 12:50:07     89s]   Clock DAG primary half-corner transition distribution before polishing:
[08/01 12:50:07     89s]     Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]   Clock DAG library cell distribution before polishing {count}:
[08/01 12:50:07     89s]      Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]   Clock DAG hash before polishing: 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]   CTS services accumulated run-time stats before polishing:
[08/01 12:50:07     89s]     delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]     legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]     steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]   Primary reporting skew groups before polishing:
[08/01 12:50:07     89s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
[08/01 12:50:07     89s]         min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]         max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]   Skew group summary before polishing:
[08/01 12:50:07     89s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
[08/01 12:50:07     89s]   Merging balancing drivers for power...
[08/01 12:50:07     89s]     Clock DAG hash before 'Merging balancing drivers for power': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]     Tried: 9 Succeeded: 0
[08/01 12:50:07     89s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Merging balancing drivers for power': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Merging balancing drivers for power':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Merging balancing drivers for power
[08/01 12:50:07     89s]   Improving clock skew...
[08/01 12:50:07     89s]     Clock DAG hash before 'Improving clock skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Improving clock skew':
[08/01 12:50:07     89s]       delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]     Clock DAG stats after 'Improving clock skew':
[08/01 12:50:07     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:07     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:07     89s]       misc counts      : r=1, pp=0
[08/01 12:50:07     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:07     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:07     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:07     89s]       wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
[08/01 12:50:07     89s]       wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
[08/01 12:50:07     89s]       hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
[08/01 12:50:07     89s]     Clock DAG net violations after 'Improving clock skew': none
[08/01 12:50:07     89s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/01 12:50:07     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]       Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:07     89s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/01 12:50:07     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:07     89s]     Clock DAG hash after 'Improving clock skew': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats after 'Improving clock skew':
[08/01 12:50:07     89s]       delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]     Primary reporting skew groups after 'Improving clock skew':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.061, sd=0.004], skew [0.017 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.005)
[08/01 12:50:07     89s]           min path sink: acc_reg_out_reg[5]5/CK
[08/01 12:50:07     89s]           max path sink: result_reg_reg[0><7]/CK
[08/01 12:50:07     89s]     Skew group summary after 'Improving clock skew':
[08/01 12:50:07     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.061, sd=0.004], skew [0.017 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.005)
[08/01 12:50:07     89s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Improving clock skew
[08/01 12:50:07     89s]   Moving gates to reduce wire capacitance...
[08/01 12:50:07     89s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[08/01 12:50:07     89s]       delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]       legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]       steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/01 12:50:07     89s]     Iteration 1...
[08/01 12:50:07     89s]       Artificially removing short and long paths...
[08/01 12:50:07     89s]         Clock DAG hash before 'Artificially removing short and long paths': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:50:07     89s]           delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]           steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]         For skew_group clk/nangate_constraint_mode target band (0.049, 0.066)
[08/01 12:50:07     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/01 12:50:07     89s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 3451131229339112142 16060652292337576245
[08/01 12:50:07     89s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[08/01 12:50:07     89s]           delay calculator: calls=10537, total_wall_time=0.706s, mean_wall_time=0.067ms
[08/01 12:50:07     89s]           legalizer: calls=340, total_wall_time=0.010s, mean_wall_time=0.029ms
[08/01 12:50:07     89s]           steiner router: calls=8212, total_wall_time=0.220s, mean_wall_time=0.027ms
[08/01 12:50:07     89s]         Legalizer releasing space for clock trees
[08/01 12:50:07     89s]         Legalizing clock trees...
[08/01 12:50:07     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:07     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:07     89s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:07     89s]         Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:07     89s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:07     89s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/01 12:50:07     89s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1883695113711629442 15529740978675938241
[08/01 12:50:07     89s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[08/01 12:50:07     89s]           delay calculator: calls=10594, total_wall_time=0.721s, mean_wall_time=0.068ms
[08/01 12:50:07     89s]           legalizer: calls=386, total_wall_time=0.011s, mean_wall_time=0.028ms
[08/01 12:50:07     89s]           steiner router: calls=8264, total_wall_time=0.236s, mean_wall_time=0.029ms
[08/01 12:50:07     89s] 
[08/01 12:50:07     89s]         Legalizer releasing space for clock trees
[08/01 12:50:07     89s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:07     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     89s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:08     89s]         100% 
[08/01 12:50:08     89s]         Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:08     89s]     Iteration 1 done.
[08/01 12:50:08     89s]     Iteration 2...
[08/01 12:50:08     89s]       Artificially removing short and long paths...
[08/01 12:50:08     89s]         Clock DAG hash before 'Artificially removing short and long paths': 16362661367684016243 12778413425709257888
[08/01 12:50:08     89s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:50:08     89s]           delay calculator: calls=10708, total_wall_time=0.753s, mean_wall_time=0.070ms
[08/01 12:50:08     89s]           legalizer: calls=484, total_wall_time=0.013s, mean_wall_time=0.027ms
[08/01 12:50:08     89s]           steiner router: calls=8398, total_wall_time=0.277s, mean_wall_time=0.033ms
[08/01 12:50:08     89s]         For skew_group clk/nangate_constraint_mode target band (0.048, 0.066)
[08/01 12:50:08     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     89s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[08/01 12:50:08     89s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 16362661367684016243 12778413425709257888
[08/01 12:50:08     89s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[08/01 12:50:08     89s]           delay calculator: calls=10711, total_wall_time=0.753s, mean_wall_time=0.070ms
[08/01 12:50:08     89s]           legalizer: calls=484, total_wall_time=0.013s, mean_wall_time=0.027ms
[08/01 12:50:08     89s]           steiner router: calls=8400, total_wall_time=0.277s, mean_wall_time=0.033ms
[08/01 12:50:08     89s]         Legalizer releasing space for clock trees
[08/01 12:50:08     89s]         Legalizing clock trees...
[08/01 12:50:08     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     89s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:08     89s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:08     89s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[08/01 12:50:08     89s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 16251416214345759625 7836210177943657242
[08/01 12:50:08     89s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[08/01 12:50:08     89s]           delay calculator: calls=10741, total_wall_time=0.761s, mean_wall_time=0.071ms
[08/01 12:50:08     89s]           legalizer: calls=524, total_wall_time=0.014s, mean_wall_time=0.026ms
[08/01 12:50:08     89s]           steiner router: calls=8438, total_wall_time=0.288s, mean_wall_time=0.034ms
[08/01 12:50:08     89s] 
[08/01 12:50:08     89s]         Legalizer releasing space for clock trees
[08/01 12:50:08     89s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:08     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     89s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:08     89s]         100% 
[08/01 12:50:08     89s]         Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:08     89s]     Iteration 2 done.
[08/01 12:50:08     89s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/01 12:50:08     89s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/01 12:50:08     89s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:08     89s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:08     89s]       misc counts      : r=1, pp=0
[08/01 12:50:08     89s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:08     89s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:08     89s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:08     89s]       wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
[08/01 12:50:08     89s]       wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
[08/01 12:50:08     89s]       hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
[08/01 12:50:08     89s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/01 12:50:08     89s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/01 12:50:08     89s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     89s]       Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     89s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[08/01 12:50:08     89s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:08     89s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12341453562985438680 9400844818643410563
[08/01 12:50:08     89s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[08/01 12:50:08     89s]       delay calculator: calls=10809, total_wall_time=0.776s, mean_wall_time=0.072ms
[08/01 12:50:08     89s]       legalizer: calls=622, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     89s]       steiner router: calls=8568, total_wall_time=0.327s, mean_wall_time=0.038ms
[08/01 12:50:08     89s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/01 12:50:08     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     89s]           min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:08     89s]           max path sink: result_reg_reg[2><7]/CK
[08/01 12:50:08     89s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/01 12:50:08     89s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     89s]     Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/01 12:50:08     89s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     89s] UM:*                                                                   Moving gates to reduce wire capacitance
[08/01 12:50:08     89s]   Reducing clock tree power 3...
[08/01 12:50:08     89s]     Clock DAG hash before 'Reducing clock tree power 3': 12341453562985438680 9400844818643410563
[08/01 12:50:08     89s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[08/01 12:50:08     89s]       delay calculator: calls=10809, total_wall_time=0.776s, mean_wall_time=0.072ms
[08/01 12:50:08     89s]       legalizer: calls=622, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     89s]       steiner router: calls=8568, total_wall_time=0.327s, mean_wall_time=0.038ms
[08/01 12:50:08     89s]     Artificially removing short and long paths...
[08/01 12:50:08     89s]       Clock DAG hash before 'Artificially removing short and long paths': 12341453562985438680 9400844818643410563
[08/01 12:50:08     89s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:50:08     89s]         delay calculator: calls=10809, total_wall_time=0.776s, mean_wall_time=0.072ms
[08/01 12:50:08     89s]         legalizer: calls=622, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     89s]         steiner router: calls=8568, total_wall_time=0.327s, mean_wall_time=0.038ms
[08/01 12:50:08     89s]       For skew_group clk/nangate_constraint_mode target band (0.049, 0.066)
[08/01 12:50:08     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     89s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     89s]     Initial gate capacitance is (rise=613.414fF fall=568.151fF).
[08/01 12:50:08     89s]     Resizing gates: [08/01 12:50:08     89s] 
[08/01 12:50:08     89s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:50:08     90s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Legalizing clock trees
[08/01 12:50:08     90s]     100% 
[08/01 12:50:08     90s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/01 12:50:08     90s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:08     90s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:08     90s]       misc counts      : r=1, pp=0
[08/01 12:50:08     90s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:08     90s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:08     90s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:08     90s]       wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
[08/01 12:50:08     90s]       wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
[08/01 12:50:08     90s]       hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
[08/01 12:50:08     90s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/01 12:50:08     90s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/01 12:50:08     90s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]       Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/01 12:50:08     90s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:08     90s]     Clock DAG hash after 'Reducing clock tree power 3': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[08/01 12:50:08     90s]       delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]       legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]       steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]           min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:08     90s]           max path sink: result_reg_reg[2><7]/CK
[08/01 12:50:08     90s]     Skew group summary after 'Reducing clock tree power 3':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]     Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Reducing clock tree power 3
[08/01 12:50:08     90s]   Improving insertion delay...
[08/01 12:50:08     90s]     Clock DAG hash before 'Improving insertion delay': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[08/01 12:50:08     90s]       delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]       legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]       steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]     Clock DAG stats after 'Improving insertion delay':
[08/01 12:50:08     90s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:08     90s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:08     90s]       misc counts      : r=1, pp=0
[08/01 12:50:08     90s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:08     90s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:08     90s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:08     90s]       wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
[08/01 12:50:08     90s]       wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
[08/01 12:50:08     90s]       hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
[08/01 12:50:08     90s]     Clock DAG net violations after 'Improving insertion delay': none
[08/01 12:50:08     90s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/01 12:50:08     90s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]       Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/01 12:50:08     90s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:08     90s]     Clock DAG hash after 'Improving insertion delay': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[08/01 12:50:08     90s]       delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]       legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]       steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]     Primary reporting skew groups after 'Improving insertion delay':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]           min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:08     90s]           max path sink: result_reg_reg[2><7]/CK
[08/01 12:50:08     90s]     Skew group summary after 'Improving insertion delay':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Improving insertion delay
[08/01 12:50:08     90s]   Wire Opt OverFix...
[08/01 12:50:08     90s]     Clock DAG hash before 'Wire Opt OverFix': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[08/01 12:50:08     90s]       delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]       legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]       steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]     Wire Reduction extra effort...
[08/01 12:50:08     90s]       Clock DAG hash before 'Wire Reduction extra effort': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]         legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]         steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/01 12:50:08     90s]       Artificially removing short and long paths...
[08/01 12:50:08     90s]         Clock DAG hash before 'Artificially removing short and long paths': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:50:08     90s]           delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]           legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]         For skew_group clk/nangate_constraint_mode target band (0.049, 0.066)
[08/01 12:50:08     90s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Global shorten wires A0...
[08/01 12:50:08     90s]         Clock DAG hash before 'Global shorten wires A0': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[08/01 12:50:08     90s]           delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]           legalizer: calls=643, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Move For Wirelength - core...
[08/01 12:50:08     90s]         Clock DAG hash before 'Move For Wirelength - core': 12341453562985438680 9400844818643410563
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 12:50:08     90s]           delay calculator: calls=10889, total_wall_time=0.804s, mean_wall_time=0.074ms
[08/01 12:50:08     90s]           legalizer: calls=649, total_wall_time=0.016s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8596, total_wall_time=0.336s, mean_wall_time=0.039ms
[08/01 12:50:08     90s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=22, accepted=1
[08/01 12:50:08     90s]         Max accepted move=5.790um, total accepted move=5.790um, average move=5.790um
[08/01 12:50:08     90s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=26, accepted=1
[08/01 12:50:08     90s]         Max accepted move=3.370um, total accepted move=3.370um, average move=3.370um
[08/01 12:50:08     90s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=25, accepted=0
[08/01 12:50:08     90s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 12:50:08     90s]         Legalizer API calls during this step: 91 succeeded with high effort: 91 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:08     90s]       Global shorten wires A1...
[08/01 12:50:08     90s]         Clock DAG hash before 'Global shorten wires A1': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[08/01 12:50:08     90s]           delay calculator: calls=10973, total_wall_time=0.827s, mean_wall_time=0.075ms
[08/01 12:50:08     90s]           legalizer: calls=740, total_wall_time=0.018s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8776, total_wall_time=0.397s, mean_wall_time=0.045ms
[08/01 12:50:08     90s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Move For Wirelength - core...
[08/01 12:50:08     90s]         Clock DAG hash before 'Move For Wirelength - core': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 12:50:08     90s]           delay calculator: calls=10975, total_wall_time=0.828s, mean_wall_time=0.075ms
[08/01 12:50:08     90s]           legalizer: calls=746, total_wall_time=0.019s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8778, total_wall_time=0.397s, mean_wall_time=0.045ms
[08/01 12:50:08     90s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=7, computed=0, moveTooSmall=14, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[08/01 12:50:08     90s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 12:50:08     90s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Global shorten wires B...
[08/01 12:50:08     90s]         Clock DAG hash before 'Global shorten wires B': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[08/01 12:50:08     90s]           delay calculator: calls=10975, total_wall_time=0.828s, mean_wall_time=0.075ms
[08/01 12:50:08     90s]           legalizer: calls=746, total_wall_time=0.019s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8778, total_wall_time=0.397s, mean_wall_time=0.045ms
[08/01 12:50:08     90s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Move For Wirelength - branch...
[08/01 12:50:08     90s]         Clock DAG hash before 'Move For Wirelength - branch': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[08/01 12:50:08     90s]           delay calculator: calls=10988, total_wall_time=0.831s, mean_wall_time=0.076ms
[08/01 12:50:08     90s]           legalizer: calls=778, total_wall_time=0.019s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]           steiner router: calls=8804, total_wall_time=0.405s, mean_wall_time=0.046ms
[08/01 12:50:08     90s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[08/01 12:50:08     90s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 12:50:08     90s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/01 12:50:08     90s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:08     90s]         sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:08     90s]         misc counts      : r=1, pp=0
[08/01 12:50:08     90s]         cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:08     90s]         cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:08     90s]         sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:08     90s]         wire capacitance : top=0.000fF, trunk=12.476fF, leaf=185.960fF, total=198.436fF
[08/01 12:50:08     90s]         wire lengths     : top=0.000um, trunk=115.267um, leaf=1750.199um, total=1865.466um
[08/01 12:50:08     90s]         hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:08     90s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/01 12:50:08     90s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]         Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/01 12:50:08     90s]          Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:08     90s]       Clock DAG hash after 'Wire Reduction extra effort': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         delay calculator: calls=10991, total_wall_time=0.832s, mean_wall_time=0.076ms
[08/01 12:50:08     90s]         legalizer: calls=785, total_wall_time=0.019s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]         steiner router: calls=8806, total_wall_time=0.405s, mean_wall_time=0.046ms
[08/01 12:50:08     90s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]             min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:08     90s]             max path sink: result_reg_reg[2><7]/CK
[08/01 12:50:08     90s]       Skew group summary after 'Wire Reduction extra effort':
[08/01 12:50:08     90s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]       Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Wire Reduction extra effort
[08/01 12:50:08     90s]     Optimizing orientation...
[08/01 12:50:08     90s]     FlipOpt...
[08/01 12:50:08     90s]     Disconnecting clock tree from netlist...
[08/01 12:50:08     90s]     Disconnecting clock tree from netlist done.
[08/01 12:50:08     90s]     Performing Single Threaded FlipOpt
[08/01 12:50:08     90s]     Optimizing orientation on clock cells...
[08/01 12:50:08     90s]       Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 7 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/01 12:50:08     90s]     Optimizing orientation on clock cells done.
[08/01 12:50:08     90s]     Resynthesising clock tree into netlist...
[08/01 12:50:08     90s]       Reset timing graph...
[08/01 12:50:08     90s] Ignoring AAE DB Resetting ...
[08/01 12:50:08     90s]       Reset timing graph done.
[08/01 12:50:08     90s]     Resynthesising clock tree into netlist done.
[08/01 12:50:08     90s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   FlipOpt
[08/01 12:50:08     90s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Optimizing orientation
[08/01 12:50:08     90s] End AAE Lib Interpolated Model. (MEM=2779.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:08     90s]     Clock DAG stats after 'Wire Opt OverFix':
[08/01 12:50:08     90s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:08     90s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:08     90s]       misc counts      : r=1, pp=0
[08/01 12:50:08     90s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:08     90s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:08     90s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:08     90s]       wire capacitance : top=0.000fF, trunk=12.476fF, leaf=185.960fF, total=198.436fF
[08/01 12:50:08     90s]       wire lengths     : top=0.000um, trunk=115.267um, leaf=1750.199um, total=1865.466um
[08/01 12:50:08     90s]       hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:08     90s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/01 12:50:08     90s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/01 12:50:08     90s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]       Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:08     90s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/01 12:50:08     90s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:08     90s]     Clock DAG hash after 'Wire Opt OverFix': 4781225824099957561 13892107109259088850
[08/01 12:50:08     90s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[08/01 12:50:08     90s]       delay calculator: calls=10999, total_wall_time=0.835s, mean_wall_time=0.076ms
[08/01 12:50:08     90s]       legalizer: calls=785, total_wall_time=0.019s, mean_wall_time=0.025ms
[08/01 12:50:08     90s]       steiner router: calls=8834, total_wall_time=0.414s, mean_wall_time=0.047ms
[08/01 12:50:08     90s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]           min path sink: x_reg_out_reg[1]6/CK
[08/01 12:50:08     90s]           max path sink: result_reg_reg[2><7]/CK
[08/01 12:50:08     90s]     Skew group summary after 'Wire Opt OverFix':
[08/01 12:50:08     90s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
[08/01 12:50:08     90s]     Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:08     90s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Wire Opt OverFix
[08/01 12:50:08     90s]   Total capacitance is (rise=811.850fF fall=766.587fF), of which (rise=198.436fF fall=198.436fF) is wire, and (rise=613.414fF fall=568.151fF) is gate.
[08/01 12:50:08     90s]   Stage::Polishing done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Stage::Polishing
[08/01 12:50:08     90s]   Stage::Updating netlist...
[08/01 12:50:08     90s]   Reset timing graph...
[08/01 12:50:08     90s] Ignoring AAE DB Resetting ...
[08/01 12:50:08     90s]   Reset timing graph done.
[08/01 12:50:08     90s]   Setting non-default rules before calling refine place.
[08/01 12:50:08     90s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:08     90s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2779.9M, EPOCH TIME: 1754077808.843808
[08/01 12:50:08     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:582).
[08/01 12:50:08     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.009, MEM:2737.9M, EPOCH TIME: 1754077808.852440
[08/01 12:50:08     90s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]   Leaving CCOpt scope - ClockRefiner...
[08/01 12:50:08     90s]   Assigned high priority to 7 instances.
[08/01 12:50:08     90s]   Soft fixed 7 clock instances.
[08/01 12:50:08     90s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/01 12:50:08     90s]   Performing Clock Only Refine Place.
[08/01 12:50:08     90s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2737.9M, EPOCH TIME: 1754077808.853967
[08/01 12:50:08     90s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2737.9M, EPOCH TIME: 1754077808.854011
[08/01 12:50:08     90s] Processing tracks to init pin-track alignment.
[08/01 12:50:08     90s] z: 2, totalTracks: 1
[08/01 12:50:08     90s] z: 4, totalTracks: 1
[08/01 12:50:08     90s] z: 6, totalTracks: 1
[08/01 12:50:08     90s] z: 8, totalTracks: 1
[08/01 12:50:08     90s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:08     90s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2737.9M, EPOCH TIME: 1754077808.856101
[08/01 12:50:08     90s] Info: 7 insts are soft-fixed.
[08/01 12:50:08     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] 
[08/01 12:50:08     90s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:08     90s] OPERPROF:       Starting CMU at level 4, MEM:2737.9M, EPOCH TIME: 1754077808.858797
[08/01 12:50:08     90s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2737.9M, EPOCH TIME: 1754077808.859173
[08/01 12:50:08     90s] 
[08/01 12:50:08     90s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:08     90s] Info: 7 insts are soft-fixed.
[08/01 12:50:08     90s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2737.9M, EPOCH TIME: 1754077808.859474
[08/01 12:50:08     90s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2737.9M, EPOCH TIME: 1754077808.859492
[08/01 12:50:08     90s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2737.9M, EPOCH TIME: 1754077808.859897
[08/01 12:50:08     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2737.9MB).
[08/01 12:50:08     90s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2737.9M, EPOCH TIME: 1754077808.860207
[08/01 12:50:08     90s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2737.9M, EPOCH TIME: 1754077808.860222
[08/01 12:50:08     90s] TDRefine: refinePlace mode is spiral
[08/01 12:50:08     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.11
[08/01 12:50:08     90s] OPERPROF: Starting RefinePlace at level 1, MEM:2737.9M, EPOCH TIME: 1754077808.860257
[08/01 12:50:08     90s] *** Starting place_detail (0:01:31 mem=2737.9M) ***
[08/01 12:50:08     90s] Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
[08/01 12:50:08     90s] 
[08/01 12:50:08     90s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:08     90s] Info: 7 insts are soft-fixed.
[08/01 12:50:08     90s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:08     90s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:08     90s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:08     90s] (I)      Default pattern map key = top_default.
[08/01 12:50:08     90s] (I)      Default pattern map key = top_default.
[08/01 12:50:08     90s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2737.9M, EPOCH TIME: 1754077808.863823
[08/01 12:50:08     90s] Starting refinePlace ...
[08/01 12:50:08     90s] (I)      Default pattern map key = top_default.
[08/01 12:50:08     90s] One DDP V2 for no tweak run.
[08/01 12:50:08     90s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:08     90s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2737.9MB
[08/01 12:50:08     90s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:08     90s]   maximum (X+Y) =         0.00 um
[08/01 12:50:08     90s]   mean    (X+Y) =         0.00 um
[08/01 12:50:08     90s] Total instances moved : 0
[08/01 12:50:08     90s] Summary Report:
[08/01 12:50:08     90s] Instances move: 0 (out of 4660 movable)
[08/01 12:50:08     90s] Instances flipped: 0
[08/01 12:50:08     90s] Mean displacement: 0.00 um
[08/01 12:50:08     90s] Max displacement: 0.00 um 
[08/01 12:50:08     90s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:2737.9M, EPOCH TIME: 1754077808.865030
[08/01 12:50:08     90s] Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
[08/01 12:50:08     90s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2737.9MB
[08/01 12:50:08     90s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2737.9MB) @(0:01:31 - 0:01:31).
[08/01 12:50:08     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.11
[08/01 12:50:08     90s] *** Finished place_detail (0:01:31 mem=2737.9M) ***
[08/01 12:50:08     90s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.006, MEM:2737.9M, EPOCH TIME: 1754077808.865936
[08/01 12:50:08     90s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2737.9M, EPOCH TIME: 1754077808.865956
[08/01 12:50:08     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:08     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:08     90s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:2737.9M, EPOCH TIME: 1754077808.872927
[08/01 12:50:08     90s]   ClockRefiner summary
[08/01 12:50:08     90s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[08/01 12:50:08     90s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 582).
[08/01 12:50:08     90s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 589).
[08/01 12:50:08     90s]   Revert refine place priority changes on 0 instances.
[08/01 12:50:08     90s]   Restoring place_status_cts on 7 clock instances.
[08/01 12:50:08     90s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   Stage::Updating netlist
[08/01 12:50:08     90s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.1 real=0:00:02.1)
[08/01 12:50:08     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:08     90s] UM:*                                                                   CCOpt::Phase::Implementation
[08/01 12:50:08     90s]   CCOpt::Phase::eGRPC...
[08/01 12:50:08     90s]   eGR Post Conditioning loop iteration 0...
[08/01 12:50:08     90s]     Clock implementation routing...
[08/01 12:50:08     90s]       Leaving CCOpt scope - Routing Tools...
[08/01 12:50:08     90s] Net route status summary:
[08/01 12:50:08     90s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:08     90s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:08     90s]       Routing using eGR only...
[08/01 12:50:08     90s]         Early Global Route - eGR only step...
[08/01 12:50:08     90s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[08/01 12:50:08     90s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[08/01 12:50:08     90s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:08     90s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:08     90s] (ccopt eGR): Start to route 8 all nets
[08/01 12:50:08     90s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2737.88 MB )
[08/01 12:50:08     90s] (I)      ==================== Layers =====================
[08/01 12:50:08     90s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:08     90s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:08     90s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:08     90s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:08     90s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:08     90s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:08     90s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:08     90s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:08     90s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:08     90s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:08     90s] (I)      Started Import and model ( Curr Mem: 2737.88 MB )
[08/01 12:50:08     90s] (I)      Default pattern map key = top_default.
[08/01 12:50:08     90s] (I)      == Non-default Options ==
[08/01 12:50:08     90s] (I)      Clean congestion better                            : true
[08/01 12:50:08     90s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:50:08     90s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:50:08     90s] (I)      Layer constraints as soft constraints              : true
[08/01 12:50:08     90s] (I)      Soft top layer                                     : true
[08/01 12:50:08     90s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:50:08     90s] (I)      Better NDR handling                                : true
[08/01 12:50:08     90s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:50:08     90s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:50:08     90s] (I)      Block tracks for preroutes                         : true
[08/01 12:50:08     90s] (I)      Assign IRoute by net group key                     : true
[08/01 12:50:08     90s] (I)      Block unroutable channels                          : true
[08/01 12:50:08     90s] (I)      Block unroutable channels 3D                       : true
[08/01 12:50:08     90s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:50:08     90s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:50:08     90s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:50:08     90s] (I)      Skip must join for term with via pillar            : true
[08/01 12:50:08     90s] (I)      Model find APA for IO pin                          : true
[08/01 12:50:08     90s] (I)      On pin location for off pin term                   : true
[08/01 12:50:08     90s] (I)      Handle EOL spacing                                 : true
[08/01 12:50:08     90s] (I)      Merge PG vias by gap                               : true
[08/01 12:50:08     90s] (I)      Maximum routing layer                              : 10
[08/01 12:50:08     90s] (I)      Route selected nets only                           : true
[08/01 12:50:08     90s] (I)      Refine MST                                         : true
[08/01 12:50:08     90s] (I)      Honor PRL                                          : true
[08/01 12:50:08     90s] (I)      Strong congestion aware                            : true
[08/01 12:50:08     90s] (I)      Improved initial location for IRoutes              : true
[08/01 12:50:08     90s] (I)      Multi panel TA                                     : true
[08/01 12:50:08     90s] (I)      Penalize wire overlap                              : true
[08/01 12:50:08     90s] (I)      Expand small instance blockage                     : true
[08/01 12:50:08     90s] (I)      Reduce via in TA                                   : true
[08/01 12:50:08     90s] (I)      SS-aware routing                                   : true
[08/01 12:50:08     90s] (I)      Improve tree edge sharing                          : true
[08/01 12:50:08     90s] (I)      Improve 2D via estimation                          : true
[08/01 12:50:08     90s] (I)      Refine Steiner tree                                : true
[08/01 12:50:08     90s] (I)      Build spine tree                                   : true
[08/01 12:50:08     90s] (I)      Model pass through capacity                        : true
[08/01 12:50:08     90s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:50:08     90s] (I)      Consider pin shapes                                : true
[08/01 12:50:08     90s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:50:08     90s] (I)      Consider NR APA                                    : true
[08/01 12:50:08     90s] (I)      Consider IO pin shape                              : true
[08/01 12:50:08     90s] (I)      Fix pin connection bug                             : true
[08/01 12:50:08     90s] (I)      Consider layer RC for local wires                  : true
[08/01 12:50:08     90s] (I)      Route to clock mesh pin                            : true
[08/01 12:50:08     90s] (I)      LA-aware pin escape length                         : 2
[08/01 12:50:08     90s] (I)      Connect multiple ports                             : true
[08/01 12:50:08     90s] (I)      Split for must join                                : true
[08/01 12:50:08     90s] (I)      Number of threads                                  : 1
[08/01 12:50:08     90s] (I)      Routing effort level                               : 10000
[08/01 12:50:08     90s] (I)      Prefer layer length threshold                      : 8
[08/01 12:50:08     90s] (I)      Overflow penalty cost                              : 10
[08/01 12:50:08     90s] (I)      A-star cost                                        : 0.300000
[08/01 12:50:08     90s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:50:08     90s] (I)      Threshold for short IRoute                         : 6
[08/01 12:50:08     90s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:50:08     90s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:50:08     90s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:50:08     90s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:50:08     90s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:50:08     90s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:50:08     90s] (I)      PG-aware similar topology routing                  : true
[08/01 12:50:08     90s] (I)      Maze routing via cost fix                          : true
[08/01 12:50:08     90s] (I)      Apply PRL on PG terms                              : true
[08/01 12:50:08     90s] (I)      Apply PRL on obs objects                           : true
[08/01 12:50:08     90s] (I)      Handle range-type spacing rules                    : true
[08/01 12:50:08     90s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:50:08     90s] (I)      Parallel spacing query fix                         : true
[08/01 12:50:08     90s] (I)      Force source to root IR                            : true
[08/01 12:50:08     90s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:50:08     90s] (I)      Do not relax to DPT layer                          : true
[08/01 12:50:08     90s] (I)      No DPT in post routing                             : true
[08/01 12:50:08     90s] (I)      Modeling PG via merging fix                        : true
[08/01 12:50:08     90s] (I)      Shield aware TA                                    : true
[08/01 12:50:08     90s] (I)      Strong shield aware TA                             : true
[08/01 12:50:08     90s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:50:08     90s] (I)      Post routing fix                                   : true
[08/01 12:50:08     90s] (I)      Strong post routing                                : true
[08/01 12:50:08     90s] (I)      NDR via pillar fix                                 : true
[08/01 12:50:08     90s] (I)      Violation on path threshold                        : 1
[08/01 12:50:08     90s] (I)      Pass through capacity modeling                     : true
[08/01 12:50:08     90s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:50:08     90s] (I)      Select term pin box for io pin                     : true
[08/01 12:50:08     90s] (I)      Penalize NDR sharing                               : true
[08/01 12:50:08     90s] (I)      Enable special modeling                            : false
[08/01 12:50:08     90s] (I)      Keep fixed segments                                : true
[08/01 12:50:08     90s] (I)      Reorder net groups by key                          : true
[08/01 12:50:08     90s] (I)      Increase net scenic ratio                          : true
[08/01 12:50:08     90s] (I)      Method to set GCell size                           : row
[08/01 12:50:08     90s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:50:08     90s] (I)      Avoid high resistance layers                       : true
[08/01 12:50:08     90s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:50:08     90s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:50:08     90s] (I)      Use track pitch for NDR                            : true
[08/01 12:50:08     90s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:50:08     90s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:50:08     90s] (I)      Top layer relaxation fix                           : true
[08/01 12:50:08     90s] (I)      Handle non-default track width                     : false
[08/01 12:50:08     90s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:08     90s] (I)      Use row-based GCell size
[08/01 12:50:08     90s] (I)      Use row-based GCell align
[08/01 12:50:08     90s] (I)      layer 0 area = 0
[08/01 12:50:08     90s] (I)      layer 1 area = 0
[08/01 12:50:08     90s] (I)      layer 2 area = 0
[08/01 12:50:08     90s] (I)      layer 3 area = 0
[08/01 12:50:08     90s] (I)      layer 4 area = 0
[08/01 12:50:08     90s] (I)      layer 5 area = 0
[08/01 12:50:08     90s] (I)      layer 6 area = 0
[08/01 12:50:08     90s] (I)      layer 7 area = 0
[08/01 12:50:08     90s] (I)      layer 8 area = 0
[08/01 12:50:08     90s] (I)      layer 9 area = 0
[08/01 12:50:08     90s] (I)      GCell unit size   : 2800
[08/01 12:50:08     90s] (I)      GCell multiplier  : 1
[08/01 12:50:08     90s] (I)      GCell row height  : 2800
[08/01 12:50:08     90s] (I)      Actual row height : 2800
[08/01 12:50:08     90s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:08     90s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:08     90s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:08     90s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:08     90s] (I)      ============== Default via ===============
[08/01 12:50:08     90s] (I)      +---+------------------+-----------------+
[08/01 12:50:08     90s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:08     90s] (I)      +---+------------------+-----------------+
[08/01 12:50:08     90s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:08     90s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:08     90s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:08     90s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:08     90s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:08     90s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:08     90s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:08     90s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:08     90s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:08     90s] (I)      +---+------------------+-----------------+
[08/01 12:50:08     90s] [NR-eGR] Read 22466 PG shapes
[08/01 12:50:08     90s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:08     90s] [NR-eGR] Read 0 other shapes
[08/01 12:50:08     90s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:08     90s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:08     90s] [NR-eGR] #PG Blockages       : 22466
[08/01 12:50:08     90s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:08     90s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:08     90s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:08     90s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:08     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:08     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:50:08     90s] [NR-eGR] Read 5569 nets ( ignored 5562 )
[08/01 12:50:08     90s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:50:08     90s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:08     90s] (I)      Read Num Blocks=22466  Num Prerouted Wires=0  Num CS=0
[08/01 12:50:08     90s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 2 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 4 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 6 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 8 (H) : #blockages 4308 : #preroutes 0
[08/01 12:50:08     90s] (I)      Layer 9 (V) : #blockages 2870 : #preroutes 0
[08/01 12:50:08     90s] (I)      Moved 0 terms for better access 
[08/01 12:50:08     90s] (I)      Number of ignored nets                =      0
[08/01 12:50:08     90s] (I)      Number of connected nets              =      0
[08/01 12:50:08     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:08     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:08     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:08     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:08     90s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[08/01 12:50:08     90s] (I)      Ndr track 0 does not exist
[08/01 12:50:08     90s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:08     90s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:08     90s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:08     90s] (I)      Site width          :   380  (dbu)
[08/01 12:50:08     90s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:08     90s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:08     90s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:08     90s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:08     90s] (I)      Grid                :    98    98    10
[08/01 12:50:08     90s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:08     90s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:08     90s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:08     90s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:08     90s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:08     90s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:08     90s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:08     90s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:08     90s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:08     90s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:08     90s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:08     90s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:08     90s] (I)      --------------------------------------------------------
[08/01 12:50:08     90s] 
[08/01 12:50:08     90s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:08     90s] [NR-eGR] Rule id: 0  Nets: 7
[08/01 12:50:08     90s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:50:08     90s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:50:08     90s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:50:08     90s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:50:08     90s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:50:08     90s] [NR-eGR] ========================================
[08/01 12:50:08     90s] [NR-eGR] 
[08/01 12:50:08     90s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:08     90s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:08     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:08     90s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:08     90s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:08     90s] (I)      |     2 |   70756 |    12768 |        18.05% |
[08/01 12:50:08     90s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:08     90s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:08     90s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:08     90s] (I)      |     6 |   47922 |     9240 |        19.28% |
[08/01 12:50:08     90s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:08     90s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:08     90s] (I)      |     9 |    8232 |     3985 |        48.41% |
[08/01 12:50:08     90s] (I)      |    10 |    7938 |     3089 |        38.91% |
[08/01 12:50:08     90s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:08     90s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2737.88 MB )
[08/01 12:50:08     90s] (I)      Reset routing kernel
[08/01 12:50:08     90s] (I)      Started Global Routing ( Curr Mem: 2737.88 MB )
[08/01 12:50:08     90s] (I)      totalPins=595  totalGlobalPin=572 (96.13%)
[08/01 12:50:08     90s] (I)      total 2D Cap : 135394 = (92764 H, 42630 V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[08/01 12:50:08     90s] (I)      ============  Phase 1a Route ============
[08/01 12:50:08     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[08/01 12:50:08     90s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1b Route ============
[08/01 12:50:08     90s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:08     90s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.832600e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1c Route ============
[08/01 12:50:08     90s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:08     90s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1d Route ============
[08/01 12:50:08     90s] (I)      Usage: 1321 = (605 H, 716 V) = (0.65% H, 1.68% V) = (8.470e+02um H, 1.002e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1e Route ============
[08/01 12:50:08     90s] (I)      Usage: 1321 = (605 H, 716 V) = (0.65% H, 1.68% V) = (8.470e+02um H, 1.002e+03um V)
[08/01 12:50:08     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849400e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1f Route ============
[08/01 12:50:08     90s] (I)      Usage: 1322 = (608 H, 714 V) = (0.66% H, 1.67% V) = (8.512e+02um H, 9.996e+02um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1g Route ============
[08/01 12:50:08     90s] (I)      Usage: 1247 = (575 H, 672 V) = (0.62% H, 1.58% V) = (8.050e+02um H, 9.408e+02um V)
[08/01 12:50:08     90s] (I)      #Nets         : 7
[08/01 12:50:08     90s] (I)      #Relaxed nets : 5
[08/01 12:50:08     90s] (I)      Wire length   : 265
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[08/01 12:50:08     90s] (I)      ============  Phase 1h Route ============
[08/01 12:50:08     90s] (I)      Usage: 1247 = (575 H, 672 V) = (0.62% H, 1.58% V) = (8.050e+02um H, 9.408e+02um V)
[08/01 12:50:08     90s] (I)      total 2D Cap : 223342 = (137914 H, 85428 V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1a Route ============
[08/01 12:50:08     90s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1b Route ============
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1c Route ============
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1d Route ============
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1e Route ============
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1f Route ============
[08/01 12:50:08     90s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1g Route ============
[08/01 12:50:08     90s] (I)      Usage: 2254 = (1019 H, 1235 V) = (0.74% H, 1.45% V) = (1.427e+03um H, 1.729e+03um V)
[08/01 12:50:08     90s] (I)      #Nets         : 5
[08/01 12:50:08     90s] (I)      #Relaxed nets : 4
[08/01 12:50:08     90s] (I)      Wire length   : 205
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      [08/01 12:50:08     90s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
============  Phase 1h Route ============
[08/01 12:50:08     90s] (I)      Usage: 2254 = (1019 H, 1235 V) = (0.74% H, 1.45% V) = (1.427e+03um H, 1.729e+03um V)
[08/01 12:50:08     90s] (I)      total 2D Cap : 247727 = (150791 H, 96936 V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      [08/01 12:50:08     90s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
============  Phase 1a Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1b Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1c Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1d Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1e Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1f Route ============
[08/01 12:50:08     90s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1g Route ============
[08/01 12:50:08     90s] (I)      Usage: 3056 = (1379 H, 1677 V) = (0.91% H, 1.73% V) = (1.931e+03um H, 2.348e+03um V)
[08/01 12:50:08     90s] (I)      #Nets         : 4
[08/01 12:50:08     90s] (I)      #Relaxed nets : 4
[08/01 12:50:08     90s] (I)      Wire length   : 0
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[08/01 12:50:08     90s] (I)      ============  Phase 1h Route ============
[08/01 12:50:08     90s] (I)      Usage: 3056 = (1379 H, 1677 V) = (0.91% H, 1.73% V) = (1.931e+03um H, 2.348e+03um V)
[08/01 12:50:08     90s] (I)      total 2D Cap : 256886 = (155101 H, 101785 V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[08/01 12:50:08     90s] (I)      ============  Phase 1a Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1b Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1c Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1d Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1e Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1f Route ============
[08/01 12:50:08     90s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] (I)      ============  Phase 1g Route ============
[08/01 12:50:08     90s] (I)      Usage: 3846 = (1737 H, 2109 V) = (1.12% H, 2.07% V) = (2.432e+03um H, 2.953e+03um V)
[08/01 12:50:08     90s] (I)      #Nets         : 4
[08/01 12:50:08     90s] (I)      #Relaxed nets : 4
[08/01 12:50:08     90s] (I)      Wire length   : 0
[08/01 12:50:08     90s] (I)      
[08/01 12:50:08     90s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[08/01 12:50:08     90s] (I)      ============  Phase 1h Route ============
[08/01 12:50:08     90s] (I)      Usage: 3846 = (1737 H, 2109 V) = (1.12% H, 2.07% V) = (2.432e+03um H, 2.953e+03um V)
[08/01 12:50:09     90s] (I)      total 2D Cap : 322182 = (155101 H, 167081 V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[08/01 12:50:09     90s] (I)      ============  Phase 1a Route ============
[08/01 12:50:09     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[08/01 12:50:09     90s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     90s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     90s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.667800e+03um
[08/01 12:50:09     90s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:50:09     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     90s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:09     90s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     90s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     90s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     90s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.677600e+03um
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     90s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     90s] (I)      Usage: 5482 = (2477 H, 3005 V) = (1.60% H, 1.80% V) = (3.468e+03um H, 4.207e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] (I)      ============  Phase 1h Route ============
[08/01 12:50:09     90s] (I)      Usage: 5482 = (2478 H, 3004 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.206e+03um V)
[08/01 12:50:09     90s] (I)      
[08/01 12:50:09     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:09     90s] [NR-eGR]                        OverCon            
[08/01 12:50:09     90s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:09     90s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:50:09     90s] [NR-eGR] ----------------------------------------------
[08/01 12:50:09     90s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR] ----------------------------------------------
[08/01 12:50:09     90s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     90s] [NR-eGR] 
[08/01 12:50:09     90s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] (I)      total 2D Cap : 328401 = (155832 H, 172569 V)
[08/01 12:50:09     90s] (I)      ============= Track Assignment ============
[08/01 12:50:09     90s] (I)      Started Track Assignment (1T) ( Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:09     90s] (I)      Run Multi-thread track assignment
[08/01 12:50:09     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:09     90s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] (I)      Started Export ( Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:09     90s] [NR-eGR] ------------------------------------
[08/01 12:50:09     90s] [NR-eGR]  metal1   (1H)             0  18584 
[08/01 12:50:09     90s] [NR-eGR]  metal2   (2V)         13638  22936 
[08/01 12:50:09     90s] [NR-eGR]  metal3   (3H)         20126   7429 
[08/01 12:50:09     90s] [NR-eGR]  metal4   (4V)          9493    785 
[08/01 12:50:09     90s] [NR-eGR]  metal5   (5H)          1783    629 
[08/01 12:50:09     90s] [NR-eGR]  metal6   (6V)          3047      8 
[08/01 12:50:09     90s] [NR-eGR]  metal7   (7H)            25      2 
[08/01 12:50:09     90s] [NR-eGR]  metal8   (8V)            18      0 
[08/01 12:50:09     90s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:09     90s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:09     90s] [NR-eGR] ------------------------------------
[08/01 12:50:09     90s] [NR-eGR]           Total        48129  50373 
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] [NR-eGR] Total half perimeter of net bounding box: 47968um
[08/01 12:50:09     90s] [NR-eGR] Total length: 48129um, number of vias: 50373
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] [NR-eGR] Total eGR-routed clock nets wire length: 1965um, number of vias: 1644
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] [NR-eGR] Report for selected net(s) only.
[08/01 12:50:09     90s] [NR-eGR]                  Length (um)  Vias 
[08/01 12:50:09     90s] [NR-eGR] -----------------------------------
[08/01 12:50:09     90s] [NR-eGR]  metal1   (1H)             0   595 
[08/01 12:50:09     90s] [NR-eGR]  metal2   (2V)           452   669 
[08/01 12:50:09     90s] [NR-eGR]  metal3   (3H)           830   361 
[08/01 12:50:09     90s] [NR-eGR]  metal4   (4V)           632    19 
[08/01 12:50:09     90s] [NR-eGR]  metal5   (5H)            51     0 
[08/01 12:50:09     90s] [NR-eGR]  metal6   (6V)             0     0 
[08/01 12:50:09     90s] [NR-eGR]  metal7   (7H)             0     0 
[08/01 12:50:09     90s] [NR-eGR]  metal8   (8V)             0     0 
[08/01 12:50:09     90s] [NR-eGR]  metal9   (9H)             0     0 
[08/01 12:50:09     90s] [NR-eGR]  metal10  (10V)            0     0 
[08/01 12:50:09     90s] [NR-eGR] -----------------------------------
[08/01 12:50:09     90s] [NR-eGR]           Total         1965  1644 
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] [NR-eGR] Total half perimeter of net bounding box: 671um
[08/01 12:50:09     90s] [NR-eGR] Total length: 1965um, number of vias: 1644
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] [NR-eGR] Total routed clock nets wire length: 1965um, number of vias: 1644
[08/01 12:50:09     90s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     90s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2737.88 MB )
[08/01 12:50:09     90s] (I)      ======================================= Runtime Summary =======================================
[08/01 12:50:09     90s] (I)       Step                                              %      Start     Finish      Real       CPU 
[08/01 12:50:09     90s] (I)      -----------------------------------------------------------------------------------------------
[08/01 12:50:09     90s] (I)       Early Global Route kernel                   100.00%  78.43 sec  78.53 sec  0.10 sec  0.08 sec 
[08/01 12:50:09     90s] (I)       +-Import and model                           29.51%  78.44 sec  78.46 sec  0.03 sec  0.02 sec 
[08/01 12:50:09     90s] (I)       | +-Create place DB                           7.81%  78.44 sec  78.44 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | +-Import place data                       7.77%  78.44 sec  78.44 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read instances and placement          2.15%  78.44 sec  78.44 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read nets                             5.53%  78.44 sec  78.44 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | +-Create route DB                          17.45%  78.44 sec  78.46 sec  0.02 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | +-Import route data (1T)                 16.72%  78.44 sec  78.46 sec  0.02 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read blockages ( Layer 2-10 )         5.10%  78.45 sec  78.45 sec  0.01 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read routing blockages              0.00%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read instance blockages             0.44%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read PG blockages                   1.36%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read clock blockages                0.34%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read other blockages                0.33%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read halo blockages                 0.03%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Read boundary cut boxes             0.00%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read blackboxes                       0.01%  78.45 sec  78.45 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read prerouted                        1.21%  78.45 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read unlegalized nets                 0.29%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Read nets                             0.05%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Set up via pillars                    0.00%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Initialize 3D grid graph              0.27%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Model blockage capacity               3.35%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Initialize 3D capacity              2.97%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Move terms for access (1T)            0.10%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Read aux data                             0.00%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Others data preparation                   0.03%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Create route kernel                       3.82%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Global Routing                             48.60%  78.46 sec  78.51 sec  0.05 sec  0.04 sec 
[08/01 12:50:09     90s] (I)       | +-Initialization                            0.08%  78.46 sec  78.46 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Net group 1                              15.38%  78.46 sec  78.48 sec  0.02 sec  0.02 sec 
[08/01 12:50:09     90s] (I)       | | +-Generate topology                       2.97%  78.46 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1a                                0.69%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern routing (1T)                  0.31%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1b                                0.51%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Monotonic routing (1T)                0.31%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1c                                0.28%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Two level Routing                     0.23%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  78.47 sec  78.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1d                                6.83%  78.47 sec  78.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | | +-Detoured routing (1T)                 6.76%  78.47 sec  78.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1e                                0.14%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Route legalization                    0.07%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Legalize Blockage Violations        0.03%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1f                                0.41%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Congestion clean                      0.36%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1g                                1.74%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          1.69%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1h                                0.37%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.33%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Layer assignment (1T)                   0.42%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Net group 2                               5.96%  78.48 sec  78.49 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | +-Generate topology                       2.33%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1a                                0.47%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern routing (1T)                  0.29%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1b                                0.14%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1c                                0.01%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1d                                0.01%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1e                                0.11%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Route legalization                    0.05%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Legalize Blockage Violations        0.01%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1f                                0.01%  78.48 sec  78.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1g                                1.21%  78.48 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          1.15%  78.48 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1h                                0.18%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.14%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Layer assignment (1T)                   0.37%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Net group 3                               4.88%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Generate topology                       1.86%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1a                                0.41%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern routing (1T)                  0.25%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1b                                0.11%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1c                                0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1d                                0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1e                                0.10%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Route legalization                    0.04%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Legalize Blockage Violations        0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1f                                0.03%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1g                                1.11%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          1.05%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1h                                0.07%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.03%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Net group 4                               5.02%  78.49 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Generate topology                       1.90%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1a                                0.49%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern routing (1T)                  0.32%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1b                                0.12%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1c                                0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1d                                0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1e                                0.12%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Route legalization                    0.05%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Legalize Blockage Violations        0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1f                                0.01%  78.49 sec  78.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1g                                0.99%  78.49 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.94%  78.49 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1h                                0.08%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.04%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Net group 5                               5.88%  78.50 sec  78.50 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | | +-Generate topology                       0.00%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1a                                0.53%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern routing (1T)                  0.25%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.07%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Add via demand to 2D                  0.08%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1b                                0.41%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Monotonic routing (1T)                0.25%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1c                                0.26%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Two level Routing                     0.22%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1d                                1.20%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Detoured routing (1T)                 1.15%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1e                                0.11%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Route legalization                    0.04%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | | +-Legalize Blockage Violations        0.00%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1f                                0.10%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Congestion clean                      0.04%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1g                                0.27%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.23%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Phase 1h                                0.16%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | | +-Post Routing                          0.12%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Layer assignment (1T)                   0.92%  78.50 sec  78.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Export 3D cong map                          1.13%  78.51 sec  78.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Export 2D cong map                        0.14%  78.51 sec  78.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Extract Global 3D Wires                     0.02%  78.51 sec  78.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Track Assignment (1T)                       4.31%  78.51 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Initialization                            0.01%  78.51 sec  78.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Track Assignment Kernel                   4.16%  78.51 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Free Memory                               0.00%  78.52 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Export                                     13.85%  78.52 sec  78.53 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | +-Export DB wires                           0.54%  78.52 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Export all nets                         0.39%  78.52 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | | +-Set wire vias                           0.06%  78.52 sec  78.52 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       | +-Report wirelength                         6.09%  78.52 sec  78.52 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | +-Update net boxes                          7.06%  78.52 sec  78.53 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)       | +-Update timing                             0.00%  78.53 sec  78.53 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)       +-Postprocess design                          0.07%  78.53 sec  78.53 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)      ======================= Summary by functions ========================
[08/01 12:50:09     90s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:50:09     90s] (I)      ---------------------------------------------------------------------
[08/01 12:50:09     90s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.08 sec 
[08/01 12:50:09     90s] (I)        1  Global Routing                       48.60%  0.05 sec  0.04 sec 
[08/01 12:50:09     90s] (I)        1  Import and model                     29.51%  0.03 sec  0.02 sec 
[08/01 12:50:09     90s] (I)        1  Export                               13.85%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        1  Track Assignment (1T)                 4.31%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        1  Export 3D cong map                    1.13%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        1  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Create route DB                      17.45%  0.02 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Net group 1                          15.38%  0.02 sec  0.02 sec 
[08/01 12:50:09     90s] (I)        2  Create place DB                       7.81%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Update net boxes                      7.06%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Report wirelength                     6.09%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Net group 2                           5.96%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Net group 5                           5.88%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        2  Net group 4                           5.02%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Net group 3                           4.88%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Track Assignment Kernel               4.16%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Create route kernel                   3.82%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Export DB wires                       0.54%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Initialization                        0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Import route data (1T)               16.72%  0.02 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        3  Generate topology                     9.07%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1d                              8.06%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        3  Import place data                     7.77%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1g                              5.32%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1a                              2.60%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Layer assignment (1T)                 1.70%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1b                              1.28%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1h                              0.88%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1e                              0.57%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1c                              0.57%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Phase 1f                              0.55%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Export all nets                       0.39%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        3  Set wire vias                         0.06%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Detoured routing (1T)                 7.90%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        4  Post Routing                          5.71%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        4  Read nets                             5.58%  0.01 sec  0.01 sec 
[08/01 12:50:09     90s] (I)        4  Read blockages ( Layer 2-10 )         5.10%  0.01 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Model blockage capacity               3.35%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Read instances and placement          2.15%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Pattern routing (1T)                  1.42%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Read prerouted                        1.21%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Monotonic routing (1T)                0.55%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Two level Routing                     0.45%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Read unlegalized nets                 0.29%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Initialize 3D grid graph              0.27%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Route legalization                    0.24%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Move terms for access (1T)            0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Add via demand to 2D                  0.08%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Initialize 3D capacity                2.97%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read PG blockages                     1.36%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read instance blockages               0.44%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read clock blockages                  0.34%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read other blockages                  0.33%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Two Level Routing (Regular)           0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     90s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:09     90s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:09     90s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   Early Global Route - eGR only step
[08/01 12:50:09     90s]       Routing using eGR only done.
[08/01 12:50:09     90s] Net route status summary:
[08/01 12:50:09     90s]   Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:09     90s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:09     90s] 
[08/01 12:50:09     90s] CCOPT: Done with clock implementation routing.
[08/01 12:50:09     90s] 
[08/01 12:50:09     90s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:09     90s]     Clock implementation routing done.
[08/01 12:50:09     90s]     Leaving CCOpt scope - extractRC...
[08/01 12:50:09     90s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 12:50:09     90s] Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
[08/01 12:50:09     90s] pre_route RC Extraction called for design top.
[08/01 12:50:09     90s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:09     90s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:09     90s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:09     90s] RCMode: PreRoute
[08/01 12:50:09     90s]       RC Corner Indexes            0   
[08/01 12:50:09     90s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:09     90s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:09     90s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:09     90s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:09     90s] Shrink Factor                : 1.00000
[08/01 12:50:09     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:09     90s] 
[08/01 12:50:09     90s] Trim Metal Layers:
[08/01 12:50:09     90s] LayerId::1 widthSet size::1
[08/01 12:50:09     90s] LayerId::2 widthSet size::1
[08/01 12:50:09     90s] LayerId::3 widthSet size::1
[08/01 12:50:09     90s] LayerId::4 widthSet size::1
[08/01 12:50:09     90s] LayerId::5 widthSet size::1
[08/01 12:50:09     90s] LayerId::6 widthSet size::1
[08/01 12:50:09     90s] LayerId::7 widthSet size::1
[08/01 12:50:09     90s] LayerId::8 widthSet size::1
[08/01 12:50:09     90s] LayerId::9 widthSet size::1
[08/01 12:50:09     90s] LayerId::10 widthSet size::1
[08/01 12:50:09     90s] eee: pegSigSF::1.070000
[08/01 12:50:09     90s] Updating RC grid for preRoute extraction ...
[08/01 12:50:09     90s] Initializing multi-corner resistance tables ...
[08/01 12:50:09     90s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:09     90s] eee: l::2 avDens::0.142279 usedTrk::974.986101 availTrk::6852.631579 sigTrk::974.986101
[08/01 12:50:09     90s] eee: l::3 avDens::0.154679 usedTrk::1438.517957 availTrk::9300.000000 sigTrk::1438.517957
[08/01 12:50:09     90s] eee: l::4 avDens::0.147544 usedTrk::678.702574 availTrk::4600.000000 sigTrk::678.702574
[08/01 12:50:09     90s] eee: l::5 avDens::0.037476 usedTrk::127.417535 availTrk::3400.000000 sigTrk::127.417535
[08/01 12:50:09     90s] eee: l::6 avDens::0.065955 usedTrk::217.651393 availTrk::3300.000000 sigTrk::217.651393
[08/01 12:50:09     90s] eee: l::7 avDens::0.015282 usedTrk::1.782857 availTrk::116.666667 sigTrk::1.782857
[08/01 12:50:09     90s] eee: l::8 avDens::0.037800 usedTrk::1.260000 availTrk::33.333333 sigTrk::1.260000
[08/01 12:50:09     90s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:09     90s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:09     90s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:09     90s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.244619 uaWl=1.000000 uaWlH=0.296398 aWlH=0.000000 lMod=0 pMax=0.852200 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:09     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2737.875M)
[08/01 12:50:09     90s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 12:50:09     90s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:09     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2737.9M, EPOCH TIME: 1754077809.123070
[08/01 12:50:09     90s] Processing tracks to init pin-track alignment.
[08/01 12:50:09     90s] z: 2, totalTracks: 1
[08/01 12:50:09     90s] z: 4, totalTracks: 1
[08/01 12:50:09     90s] z: 6, totalTracks: 1
[08/01 12:50:09     90s] z: 8, totalTracks: 1
[08/01 12:50:09     90s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:09     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2737.9M, EPOCH TIME: 1754077809.125429
[08/01 12:50:09     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     90s] 
[08/01 12:50:09     90s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:09     90s] OPERPROF:     Starting CMU at level 3, MEM:2737.9M, EPOCH TIME: 1754077809.128383
[08/01 12:50:09     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2737.9M, EPOCH TIME: 1754077809.128807
[08/01 12:50:09     90s] 
[08/01 12:50:09     90s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:09     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2737.9M, EPOCH TIME: 1754077809.129088
[08/01 12:50:09     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2737.9M, EPOCH TIME: 1754077809.129108
[08/01 12:50:09     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2737.9M, EPOCH TIME: 1754077809.129284
[08/01 12:50:09     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2737.9MB).
[08/01 12:50:09     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:2737.9M, EPOCH TIME: 1754077809.129645
[08/01 12:50:09     90s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]     Legalizer reserving space for clock trees
[08/01 12:50:09     90s]     Calling post conditioning for eGRPC...
[08/01 12:50:09     90s]       eGRPC...
[08/01 12:50:09     90s]         eGRPC active optimizations:
[08/01 12:50:09     90s]          - Move Down
[08/01 12:50:09     90s]          - Downsizing before DRV sizing
[08/01 12:50:09     90s]          - DRV fixing with sizing
[08/01 12:50:09     90s]          - Move to fanout
[08/01 12:50:09     90s]          - Cloning
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Currently running CTS, using active skew data
[08/01 12:50:09     90s]         Reset bufferability constraints...
[08/01 12:50:09     90s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/01 12:50:09     90s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:09     90s] End AAE Lib Interpolated Model. (MEM=2737.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:09     90s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]         Clock DAG stats eGRPC initial state:
[08/01 12:50:09     90s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:09     90s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:09     90s]           misc counts      : r=1, pp=0
[08/01 12:50:09     90s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:09     90s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:09     90s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:09     90s]           wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
[08/01 12:50:09     90s]           wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
[08/01 12:50:09     90s]           hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:09     90s]         Clock DAG net violations eGRPC initial state: none
[08/01 12:50:09     90s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/01 12:50:09     90s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]           Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/01 12:50:09     90s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:09     90s]         Clock DAG hash eGRPC initial state: 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]         CTS services accumulated run-time stats eGRPC initial state:
[08/01 12:50:09     90s]           delay calculator: calls=11007, total_wall_time=0.838s, mean_wall_time=0.076ms
[08/01 12:50:09     90s]           legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]           steiner router: calls=8843, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]         Primary reporting skew groups eGRPC initial state:
[08/01 12:50:09     90s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
[08/01 12:50:09     90s]               min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:09     90s]               max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:09     90s]         Skew group summary eGRPC initial state:
[08/01 12:50:09     90s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
[08/01 12:50:09     90s]         eGRPC Moving buffers...
[08/01 12:50:09     90s]           Clock DAG hash before 'eGRPC Moving buffers': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             delay calculator: calls=11007, total_wall_time=0.838s, mean_wall_time=0.076ms
[08/01 12:50:09     90s]             legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8843, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Violation analysis...
[08/01 12:50:09     90s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   Violation analysis
[08/01 12:50:09     90s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:09     90s]             sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:09     90s]             misc counts      : r=1, pp=0
[08/01 12:50:09     90s]             cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:09     90s]             cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:09     90s]             sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:09     90s]             wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
[08/01 12:50:09     90s]             wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
[08/01 12:50:09     90s]             hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:09     90s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/01 12:50:09     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]             Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[08/01 12:50:09     90s]              Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:09     90s]           Clock DAG hash after 'eGRPC Moving buffers': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             delay calculator: calls=11007, total_wall_time=0.838s, mean_wall_time=0.076ms
[08/01 12:50:09     90s]             legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8843, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]                 min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:09     90s]                 max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:09     90s]           Skew group summary after 'eGRPC Moving buffers':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:09     90s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   eGRPC Moving buffers
[08/01 12:50:09     90s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/01 12:50:09     90s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             delay calculator: calls=11007, total_wall_time=0.838s, mean_wall_time=0.076ms
[08/01 12:50:09     90s]             legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8843, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Artificially removing long paths...
[08/01 12:50:09     90s]             Clock DAG hash before 'Artificially removing long paths': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[08/01 12:50:09     90s]               delay calculator: calls=11007, total_wall_time=0.838s, mean_wall_time=0.076ms
[08/01 12:50:09     90s]               legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]               steiner router: calls=8843, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:09     90s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]           Modifying slew-target multiplier from 1 to 0.9
[08/01 12:50:09     90s]           Downsizing prefiltering...
[08/01 12:50:09     90s]           Downsizing prefiltering done.
[08/01 12:50:09     90s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:09     90s]           DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 5
[08/01 12:50:09     90s]           CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[08/01 12:50:09     90s]           Reverting slew-target multiplier from 0.9 to 1
[08/01 12:50:09     90s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:09     90s]             sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:09     90s]             misc counts      : r=1, pp=0
[08/01 12:50:09     90s]             cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:09     90s]             cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:09     90s]             sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:09     90s]             wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
[08/01 12:50:09     90s]             wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
[08/01 12:50:09     90s]             hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:09     90s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/01 12:50:09     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]             Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[08/01 12:50:09     90s]              Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:09     90s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             delay calculator: calls=11092, total_wall_time=0.852s, mean_wall_time=0.077ms
[08/01 12:50:09     90s]             legalizer: calls=798, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8892, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]                 min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:09     90s]                 max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:09     90s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]           Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:09     90s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 12:50:09     90s]         eGRPC Fixing DRVs...
[08/01 12:50:09     90s]           Clock DAG hash before 'eGRPC Fixing DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             delay calculator: calls=11092, total_wall_time=0.852s, mean_wall_time=0.077ms
[08/01 12:50:09     90s]             legalizer: calls=798, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8892, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:09     90s]           CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 12:50:09     90s]           
[08/01 12:50:09     90s]           Statistics: Fix DRVs (cell sizing):
[08/01 12:50:09     90s]           ===================================
[08/01 12:50:09     90s]           
[08/01 12:50:09     90s]           Cell changes by Net Type:
[08/01 12:50:09     90s]           
[08/01 12:50:09     90s]           -------------------------------------------------------------------------------------------------
[08/01 12:50:09     90s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 12:50:09     90s]           -------------------------------------------------------------------------------------------------
[08/01 12:50:09     90s]           top                0            0           0            0                    0                0
[08/01 12:50:09     90s]           trunk              0            0           0            0                    0                0
[08/01 12:50:09     90s]           leaf               0            0           0            0                    0                0
[08/01 12:50:09     90s]           -------------------------------------------------------------------------------------------------
[08/01 12:50:09     90s]           Total              0            0           0            0                    0                0
[08/01 12:50:09     90s]           -------------------------------------------------------------------------------------------------
[08/01 12:50:09     90s]           
[08/01 12:50:09     90s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 12:50:09     90s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 12:50:09     90s]           
[08/01 12:50:09     90s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:09     90s]             sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:09     90s]             misc counts      : r=1, pp=0
[08/01 12:50:09     90s]             cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:09     90s]             cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:09     90s]             sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:09     90s]             wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
[08/01 12:50:09     90s]             wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
[08/01 12:50:09     90s]             hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:09     90s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/01 12:50:09     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]             Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[08/01 12:50:09     90s]              Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:09     90s]           Clock DAG hash after 'eGRPC Fixing DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             delay calculator: calls=11092, total_wall_time=0.852s, mean_wall_time=0.077ms
[08/01 12:50:09     90s]             legalizer: calls=798, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]             steiner router: calls=8892, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]                 min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:09     90s]                 max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:09     90s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/01 12:50:09     90s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
[08/01 12:50:09     90s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:09     90s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   eGRPC Fixing DRVs
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Slew Diagnostics: After DRV fixing
[08/01 12:50:09     90s]         ==================================
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Global Causes:
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         -------------------------------------
[08/01 12:50:09     90s]         Cause
[08/01 12:50:09     90s]         -------------------------------------
[08/01 12:50:09     90s]         DRV fixing with buffering is disabled
[08/01 12:50:09     90s]         -------------------------------------
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Top 5 overslews:
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         ---------------------------------
[08/01 12:50:09     90s]         Overslew    Causes    Driving Pin
[08/01 12:50:09     90s]         ---------------------------------
[08/01 12:50:09     90s]           (empty table)
[08/01 12:50:09     90s]         ---------------------------------
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]         Cause    Occurences
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]           (empty table)
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]         Cause    Occurences
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]           (empty table)
[08/01 12:50:09     90s]         -------------------
[08/01 12:50:09     90s]         
[08/01 12:50:09     90s]         Reconnecting optimized routes...
[08/01 12:50:09     90s]         Reset timing graph...
[08/01 12:50:09     90s] Ignoring AAE DB Resetting ...
[08/01 12:50:09     90s]         Reset timing graph done.
[08/01 12:50:09     90s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[08/01 12:50:09     90s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]         Violation analysis...
[08/01 12:50:09     90s] End AAE Lib Interpolated Model. (MEM=2776.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:09     90s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     90s]         Clock instances to consider for cloning: 0
[08/01 12:50:09     90s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     90s] UM:*                                                                   Violation analysis
[08/01 12:50:09     90s]         Reset timing graph...
[08/01 12:50:09     90s] Ignoring AAE DB Resetting ...
[08/01 12:50:09     90s]         Reset timing graph done.
[08/01 12:50:09     90s]         Set dirty flag on 0 instances, 0 nets
[08/01 12:50:09     90s]         Clock DAG stats before routing clock trees:
[08/01 12:50:09     90s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:09     90s]           sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:09     90s]           misc counts      : r=1, pp=0
[08/01 12:50:09     90s]           cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:09     90s]           cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:09     90s]           sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:09     90s]           wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
[08/01 12:50:09     90s]           wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
[08/01 12:50:09     90s]           hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:09     90s]         Clock DAG net violations before routing clock trees: none
[08/01 12:50:09     90s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/01 12:50:09     90s]           Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]           Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:09     90s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/01 12:50:09     90s]            Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:09     90s]         Clock DAG hash before routing clock trees: 4781225824099957561 13892107109259088850
[08/01 12:50:09     90s]         CTS services accumulated run-time stats before routing clock trees:
[08/01 12:50:09     90s]           delay calculator: calls=11097, total_wall_time=0.854s, mean_wall_time=0.077ms
[08/01 12:50:09     90s]           legalizer: calls=798, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:09     90s]           steiner router: calls=8893, total_wall_time=0.418s, mean_wall_time=0.047ms
[08/01 12:50:09     90s]         Primary reporting skew groups before routing clock trees:
[08/01 12:50:09     90s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
[08/01 12:50:09     90s]               min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:09     90s]               max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:09     90s]         Skew group summary before routing clock trees:
[08/01 12:50:09     90s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
[08/01 12:50:09     90s]       eGRPC done.
[08/01 12:50:09     90s]     Calling post conditioning for eGRPC done.
[08/01 12:50:09     90s]   eGR Post Conditioning loop iteration 0 done.
[08/01 12:50:09     90s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/01 12:50:09     90s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:09     90s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2776.0M, EPOCH TIME: 1754077809.358020
[08/01 12:50:09     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:2737.0M, EPOCH TIME: 1754077809.366258
[08/01 12:50:09     91s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:09     91s]   Leaving CCOpt scope - ClockRefiner...
[08/01 12:50:09     91s]   Assigned high priority to 0 instances.
[08/01 12:50:09     91s]   Soft fixed 7 clock instances.
[08/01 12:50:09     91s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/01 12:50:09     91s]   Performing Single Pass Refine Place.
[08/01 12:50:09     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2737.0M, EPOCH TIME: 1754077809.367740
[08/01 12:50:09     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2737.0M, EPOCH TIME: 1754077809.367785
[08/01 12:50:09     91s] Processing tracks to init pin-track alignment.
[08/01 12:50:09     91s] z: 2, totalTracks: 1
[08/01 12:50:09     91s] z: 4, totalTracks: 1
[08/01 12:50:09     91s] z: 6, totalTracks: 1
[08/01 12:50:09     91s] z: 8, totalTracks: 1
[08/01 12:50:09     91s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:09     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2737.0M, EPOCH TIME: 1754077809.369884
[08/01 12:50:09     91s] Info: 7 insts are soft-fixed.
[08/01 12:50:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:09     91s] OPERPROF:       Starting CMU at level 4, MEM:2737.0M, EPOCH TIME: 1754077809.372543
[08/01 12:50:09     91s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1754077809.372962
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:09     91s] Info: 7 insts are soft-fixed.
[08/01 12:50:09     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2737.0M, EPOCH TIME: 1754077809.373299
[08/01 12:50:09     91s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2737.0M, EPOCH TIME: 1754077809.373323
[08/01 12:50:09     91s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1754077809.373711
[08/01 12:50:09     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2737.0MB).
[08/01 12:50:09     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2737.0M, EPOCH TIME: 1754077809.374026
[08/01 12:50:09     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2737.0M, EPOCH TIME: 1754077809.374041
[08/01 12:50:09     91s] TDRefine: refinePlace mode is spiral
[08/01 12:50:09     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.12
[08/01 12:50:09     91s] OPERPROF: Starting RefinePlace at level 1, MEM:2737.0M, EPOCH TIME: 1754077809.374076
[08/01 12:50:09     91s] *** Starting place_detail (0:01:31 mem=2737.0M) ***
[08/01 12:50:09     91s] Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:09     91s] Info: 7 insts are soft-fixed.
[08/01 12:50:09     91s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:09     91s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:09     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:09     91s] (I)      Default pattern map key = top_default.
[08/01 12:50:09     91s] (I)      Default pattern map key = top_default.
[08/01 12:50:09     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2737.0M, EPOCH TIME: 1754077809.377811
[08/01 12:50:09     91s] Starting refinePlace ...
[08/01 12:50:09     91s] (I)      Default pattern map key = top_default.
[08/01 12:50:09     91s] One DDP V2 for no tweak run.
[08/01 12:50:09     91s] (I)      Default pattern map key = top_default.
[08/01 12:50:09     91s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2737.0M, EPOCH TIME: 1754077809.382978
[08/01 12:50:09     91s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:50:09     91s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2737.0M, EPOCH TIME: 1754077809.383029
[08/01 12:50:09     91s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1754077809.383084
[08/01 12:50:09     91s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2737.0M, EPOCH TIME: 1754077809.383099
[08/01 12:50:09     91s] DDP markSite nrRow 83 nrJob 83
[08/01 12:50:09     91s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1754077809.383210
[08/01 12:50:09     91s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1754077809.383224
[08/01 12:50:09     91s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 12:50:09     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2737.0MB) @(0:01:31 - 0:01:31).
[08/01 12:50:09     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:09     91s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:09     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:09     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:09     91s] Move report: legalization moves 41 insts, mean move: 1.58 um, max move: 4.63 um spiral
[08/01 12:50:09     91s] 	Max move on inst (U1929): (78.66, 84.28) --> (81.89, 82.88)
[08/01 12:50:09     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:09     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:09     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2724.1MB) @(0:01:31 - 0:01:31).
[08/01 12:50:09     91s] Move report: Detail placement moves 41 insts, mean move: 1.58 um, max move: 4.63 um 
[08/01 12:50:09     91s] 	Max move on inst (U1929): (78.66, 84.28) --> (81.89, 82.88)
[08/01 12:50:09     91s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2724.1MB
[08/01 12:50:09     91s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:09     91s]   maximum (X+Y) =         4.63 um
[08/01 12:50:09     91s]   inst (U1929) with max move: (78.66, 84.28) -> (81.89, 82.88)
[08/01 12:50:09     91s]   mean    (X+Y) =         1.58 um
[08/01 12:50:09     91s] Total instances moved : 41
[08/01 12:50:09     91s] Summary Report:
[08/01 12:50:09     91s] Instances move: 41 (out of 4660 movable)
[08/01 12:50:09     91s] Instances flipped: 0
[08/01 12:50:09     91s] Mean displacement: 1.58 um
[08/01 12:50:09     91s] Max displacement: 4.63 um (Instance: U1929) (78.66, 84.28) -> (81.89, 82.88)
[08/01 12:50:09     91s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[08/01 12:50:09     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.085, REAL:0.086, MEM:2724.1M, EPOCH TIME: 1754077809.463362
[08/01 12:50:09     91s] Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
[08/01 12:50:09     91s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2724.1MB
[08/01 12:50:09     91s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2724.1MB) @(0:01:31 - 0:01:31).
[08/01 12:50:09     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.12
[08/01 12:50:09     91s] *** Finished place_detail (0:01:31 mem=2724.1M) ***
[08/01 12:50:09     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.089, REAL:0.090, MEM:2724.1M, EPOCH TIME: 1754077809.464409
[08/01 12:50:09     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2724.1M, EPOCH TIME: 1754077809.464430
[08/01 12:50:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:09     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.011, MEM:2721.1M, EPOCH TIME: 1754077809.475222
[08/01 12:50:09     91s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[08/01 12:50:09     91s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 582).
[08/01 12:50:09     91s]   Revert refine place priority changes on 0 instances.
[08/01 12:50:09     91s]   ClockRefiner summary
[08/01 12:50:09     91s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 589).
[08/01 12:50:09     91s]   Restoring place_status_cts on 7 clock instances.
[08/01 12:50:09     91s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:09     91s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/01 12:50:09     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     91s] UM:*                                                                   CCOpt::Phase::eGRPC
[08/01 12:50:09     91s]   CCOpt::Phase::Routing...
[08/01 12:50:09     91s]   Clock implementation routing...
[08/01 12:50:09     91s]     Leaving CCOpt scope - Routing Tools...
[08/01 12:50:09     91s] Net route status summary:
[08/01 12:50:09     91s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:09     91s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:09     91s]     Routing using eGR in eGR->NR Step...
[08/01 12:50:09     91s]       Early Global Route - eGR->Nr High Frequency step...
[08/01 12:50:09     91s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[08/01 12:50:09     91s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[08/01 12:50:09     91s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:09     91s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:09     91s] (ccopt eGR): Start to route 8 all nets
[08/01 12:50:09     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2721.09 MB )
[08/01 12:50:09     91s] (I)      ==================== Layers =====================
[08/01 12:50:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:09     91s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:09     91s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:09     91s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:09     91s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:09     91s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:09     91s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:09     91s] (I)      Started Import and model ( Curr Mem: 2721.09 MB )
[08/01 12:50:09     91s] (I)      Default pattern map key = top_default.
[08/01 12:50:09     91s] (I)      == Non-default Options ==
[08/01 12:50:09     91s] (I)      Clean congestion better                            : true
[08/01 12:50:09     91s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:50:09     91s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:50:09     91s] (I)      Layer constraints as soft constraints              : true
[08/01 12:50:09     91s] (I)      Soft top layer                                     : true
[08/01 12:50:09     91s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:50:09     91s] (I)      Better NDR handling                                : true
[08/01 12:50:09     91s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:50:09     91s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:50:09     91s] (I)      Block tracks for preroutes                         : true
[08/01 12:50:09     91s] (I)      Assign IRoute by net group key                     : true
[08/01 12:50:09     91s] (I)      Block unroutable channels                          : true
[08/01 12:50:09     91s] (I)      Block unroutable channels 3D                       : true
[08/01 12:50:09     91s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:50:09     91s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:50:09     91s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:50:09     91s] (I)      Skip must join for term with via pillar            : true
[08/01 12:50:09     91s] (I)      Model find APA for IO pin                          : true
[08/01 12:50:09     91s] (I)      On pin location for off pin term                   : true
[08/01 12:50:09     91s] (I)      Handle EOL spacing                                 : true
[08/01 12:50:09     91s] (I)      Merge PG vias by gap                               : true
[08/01 12:50:09     91s] (I)      Maximum routing layer                              : 10
[08/01 12:50:09     91s] (I)      Route selected nets only                           : true
[08/01 12:50:09     91s] (I)      Refine MST                                         : true
[08/01 12:50:09     91s] (I)      Honor PRL                                          : true
[08/01 12:50:09     91s] (I)      Strong congestion aware                            : true
[08/01 12:50:09     91s] (I)      Improved initial location for IRoutes              : true
[08/01 12:50:09     91s] (I)      Multi panel TA                                     : true
[08/01 12:50:09     91s] (I)      Penalize wire overlap                              : true
[08/01 12:50:09     91s] (I)      Expand small instance blockage                     : true
[08/01 12:50:09     91s] (I)      Reduce via in TA                                   : true
[08/01 12:50:09     91s] (I)      SS-aware routing                                   : true
[08/01 12:50:09     91s] (I)      Improve tree edge sharing                          : true
[08/01 12:50:09     91s] (I)      Improve 2D via estimation                          : true
[08/01 12:50:09     91s] (I)      Refine Steiner tree                                : true
[08/01 12:50:09     91s] (I)      Build spine tree                                   : true
[08/01 12:50:09     91s] (I)      Model pass through capacity                        : true
[08/01 12:50:09     91s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:50:09     91s] (I)      Consider pin shapes                                : true
[08/01 12:50:09     91s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:50:09     91s] (I)      Consider NR APA                                    : true
[08/01 12:50:09     91s] (I)      Consider IO pin shape                              : true
[08/01 12:50:09     91s] (I)      Fix pin connection bug                             : true
[08/01 12:50:09     91s] (I)      Consider layer RC for local wires                  : true
[08/01 12:50:09     91s] (I)      Route to clock mesh pin                            : true
[08/01 12:50:09     91s] (I)      LA-aware pin escape length                         : 2
[08/01 12:50:09     91s] (I)      Connect multiple ports                             : true
[08/01 12:50:09     91s] (I)      Split for must join                                : true
[08/01 12:50:09     91s] (I)      Number of threads                                  : 1
[08/01 12:50:09     91s] (I)      Routing effort level                               : 10000
[08/01 12:50:09     91s] (I)      Prefer layer length threshold                      : 8
[08/01 12:50:09     91s] (I)      Overflow penalty cost                              : 10
[08/01 12:50:09     91s] (I)      A-star cost                                        : 0.300000
[08/01 12:50:09     91s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:50:09     91s] (I)      Threshold for short IRoute                         : 6
[08/01 12:50:09     91s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:50:09     91s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:50:09     91s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:50:09     91s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:50:09     91s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:50:09     91s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:50:09     91s] (I)      PG-aware similar topology routing                  : true
[08/01 12:50:09     91s] (I)      Maze routing via cost fix                          : true
[08/01 12:50:09     91s] (I)      Apply PRL on PG terms                              : true
[08/01 12:50:09     91s] (I)      Apply PRL on obs objects                           : true
[08/01 12:50:09     91s] (I)      Handle range-type spacing rules                    : true
[08/01 12:50:09     91s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:50:09     91s] (I)      Parallel spacing query fix                         : true
[08/01 12:50:09     91s] (I)      Force source to root IR                            : true
[08/01 12:50:09     91s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:50:09     91s] (I)      Do not relax to DPT layer                          : true
[08/01 12:50:09     91s] (I)      No DPT in post routing                             : true
[08/01 12:50:09     91s] (I)      Modeling PG via merging fix                        : true
[08/01 12:50:09     91s] (I)      Shield aware TA                                    : true
[08/01 12:50:09     91s] (I)      Strong shield aware TA                             : true
[08/01 12:50:09     91s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:50:09     91s] (I)      Post routing fix                                   : true
[08/01 12:50:09     91s] (I)      Strong post routing                                : true
[08/01 12:50:09     91s] (I)      NDR via pillar fix                                 : true
[08/01 12:50:09     91s] (I)      Violation on path threshold                        : 1
[08/01 12:50:09     91s] (I)      Pass through capacity modeling                     : true
[08/01 12:50:09     91s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:50:09     91s] (I)      Select term pin box for io pin                     : true
[08/01 12:50:09     91s] (I)      Penalize NDR sharing                               : true
[08/01 12:50:09     91s] (I)      Enable special modeling                            : false
[08/01 12:50:09     91s] (I)      Keep fixed segments                                : true
[08/01 12:50:09     91s] (I)      Reorder net groups by key                          : true
[08/01 12:50:09     91s] (I)      Increase net scenic ratio                          : true
[08/01 12:50:09     91s] (I)      Method to set GCell size                           : row
[08/01 12:50:09     91s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:50:09     91s] (I)      Avoid high resistance layers                       : true
[08/01 12:50:09     91s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:50:09     91s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:50:09     91s] (I)      Use track pitch for NDR                            : true
[08/01 12:50:09     91s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:50:09     91s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:50:09     91s] (I)      Top layer relaxation fix                           : true
[08/01 12:50:09     91s] (I)      Handle non-default track width                     : false
[08/01 12:50:09     91s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:09     91s] (I)      Use row-based GCell size
[08/01 12:50:09     91s] (I)      Use row-based GCell align
[08/01 12:50:09     91s] (I)      layer 0 area = 0
[08/01 12:50:09     91s] (I)      layer 1 area = 0
[08/01 12:50:09     91s] (I)      layer 2 area = 0
[08/01 12:50:09     91s] (I)      layer 3 area = 0
[08/01 12:50:09     91s] (I)      layer 4 area = 0
[08/01 12:50:09     91s] (I)      layer 5 area = 0
[08/01 12:50:09     91s] (I)      layer 6 area = 0
[08/01 12:50:09     91s] (I)      layer 7 area = 0
[08/01 12:50:09     91s] (I)      layer 8 area = 0
[08/01 12:50:09     91s] (I)      layer 9 area = 0
[08/01 12:50:09     91s] (I)      GCell unit size   : 2800
[08/01 12:50:09     91s] (I)      GCell multiplier  : 1
[08/01 12:50:09     91s] (I)      GCell row height  : 2800
[08/01 12:50:09     91s] (I)      Actual row height : 2800
[08/01 12:50:09     91s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:09     91s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:09     91s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:09     91s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:09     91s] (I)      ============== Default via ===============
[08/01 12:50:09     91s] (I)      +---+------------------+-----------------+
[08/01 12:50:09     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:09     91s] (I)      +---+------------------+-----------------+
[08/01 12:50:09     91s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:09     91s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:09     91s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:09     91s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:09     91s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:09     91s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:09     91s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:09     91s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:09     91s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:09     91s] (I)      +---+------------------+-----------------+
[08/01 12:50:09     91s] [NR-eGR] Read 22466 PG shapes
[08/01 12:50:09     91s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:09     91s] [NR-eGR] Read 0 other shapes
[08/01 12:50:09     91s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:09     91s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:09     91s] [NR-eGR] #PG Blockages       : 22466
[08/01 12:50:09     91s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:09     91s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:09     91s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:09     91s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:09     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:09     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:50:09     91s] [NR-eGR] Read 5569 nets ( ignored 5562 )
[08/01 12:50:09     91s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:50:09     91s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:09     91s] (I)      Read Num Blocks=22466  Num Prerouted Wires=0  Num CS=0
[08/01 12:50:09     91s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 2 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 4 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 6 (H) : #blockages 3528 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 8 (H) : #blockages 4308 : #preroutes 0
[08/01 12:50:09     91s] (I)      Layer 9 (V) : #blockages 2870 : #preroutes 0
[08/01 12:50:09     91s] (I)      Moved 0 terms for better access 
[08/01 12:50:09     91s] (I)      Number of ignored nets                =      0
[08/01 12:50:09     91s] (I)      Number of connected nets              =      0
[08/01 12:50:09     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:09     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:09     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:09     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:09     91s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[08/01 12:50:09     91s] (I)      Ndr track 0 does not exist
[08/01 12:50:09     91s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:09     91s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:09     91s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:09     91s] (I)      Site width          :   380  (dbu)
[08/01 12:50:09     91s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:09     91s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:09     91s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:09     91s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:09     91s] (I)      Grid                :    98    98    10
[08/01 12:50:09     91s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:09     91s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:09     91s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:09     91s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:09     91s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:09     91s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:09     91s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:09     91s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:09     91s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:09     91s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:09     91s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:09     91s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:09     91s] (I)      --------------------------------------------------------
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:09     91s] [NR-eGR] Rule id: 0  Nets: 7
[08/01 12:50:09     91s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:50:09     91s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:50:09     91s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:50:09     91s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:50:09     91s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:50:09     91s] [NR-eGR] ========================================
[08/01 12:50:09     91s] [NR-eGR] 
[08/01 12:50:09     91s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:09     91s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:09     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:09     91s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:09     91s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:09     91s] (I)      |     2 |   70756 |    12768 |        18.05% |
[08/01 12:50:09     91s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:09     91s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:09     91s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:09     91s] (I)      |     6 |   47922 |     9240 |        19.28% |
[08/01 12:50:09     91s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:09     91s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:09     91s] (I)      |     9 |    8232 |     3985 |        48.41% |
[08/01 12:50:09     91s] (I)      |    10 |    7938 |     3089 |        38.91% |
[08/01 12:50:09     91s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:09     91s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2721.09 MB )
[08/01 12:50:09     91s] (I)      Reset routing kernel
[08/01 12:50:09     91s] (I)      Started Global Routing ( Curr Mem: 2721.09 MB )
[08/01 12:50:09     91s] (I)      totalPins=595  totalGlobalPin=572 (96.13%)
[08/01 12:50:09     91s] (I)      total 2D Cap : 135394 = (92764 H, 42630 V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[08/01 12:50:09     91s] (I)      ============  Phase 1a Route ============
[08/01 12:50:09     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[08/01 12:50:09     91s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     91s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:09     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.832600e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     91s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:09     91s] (I)      Usage: 1309 = (596 H, 713 V) = (0.64% H, 1.67% V) = (8.344e+02um H, 9.982e+02um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     91s] (I)      Usage: 1321 = (605 H, 716 V) = (0.65% H, 1.68% V) = (8.470e+02um H, 1.002e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     91s] (I)      Usage: 1321 = (605 H, 716 V) = (0.65% H, 1.68% V) = (8.470e+02um H, 1.002e+03um V)
[08/01 12:50:09     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849400e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     91s] (I)      Usage: 1322 = (608 H, 714 V) = (0.66% H, 1.67% V) = (8.512e+02um H, 9.996e+02um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     91s] (I)      Usage: 1247 = (575 H, 672 V) = (0.62% H, 1.58% V) = (8.050e+02um H, 9.408e+02um V)
[08/01 12:50:09     91s] (I)      #Nets         : 7
[08/01 12:50:09     91s] (I)      #Relaxed nets : 5
[08/01 12:50:09     91s] (I)      Wire length   : 265
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[08/01 12:50:09     91s] (I)      ============  Phase 1h Route ============
[08/01 12:50:09     91s] (I)      Usage: 1247 = (575 H, 672 V) = (0.62% H, 1.58% V) = (8.050e+02um H, 9.408e+02um V)
[08/01 12:50:09     91s] (I)      total 2D Cap : 223342 = (137914 H, 85428 V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      [08/01 12:50:09     91s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
============  Phase 1a Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     91s] (I)      Usage: 2290 = (1040 H, 1250 V) = (0.75% H, 1.46% V) = (1.456e+03um H, 1.750e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     91s] (I)      Usage: 2254 = (1019 H, 1235 V) = (0.74% H, 1.45% V) = (1.427e+03um H, 1.729e+03um V)
[08/01 12:50:09     91s] (I)      #Nets         : 5
[08/01 12:50:09     91s] (I)      #Relaxed nets : 4
[08/01 12:50:09     91s] (I)      Wire length   : 205
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      [08/01 12:50:09     91s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
============  Phase 1h Route ============
[08/01 12:50:09     91s] (I)      Usage: 2254 = (1019 H, 1235 V) = (0.74% H, 1.45% V) = (1.427e+03um H, 1.729e+03um V)
[08/01 12:50:09     91s] (I)      total 2D Cap : 247727 = (150791 H, 96936 V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      [08/01 12:50:09     91s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
============  Phase 1a Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     91s] (I)      Usage: 3092 = (1399 H, 1693 V) = (0.93% H, 1.75% V) = (1.959e+03um H, 2.370e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     91s] (I)      Usage: 3056 = (1379 H, 1677 V) = (0.91% H, 1.73% V) = (1.931e+03um H, 2.348e+03um V)
[08/01 12:50:09     91s] (I)      #Nets         : 4
[08/01 12:50:09     91s] (I)      #Relaxed nets : 4
[08/01 12:50:09     91s] (I)      Wire length   : 0
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[08/01 12:50:09     91s] (I)      ============  Phase 1h Route ============
[08/01 12:50:09     91s] (I)      Usage: 3056 = (1379 H, 1677 V) = (0.91% H, 1.73% V) = (1.931e+03um H, 2.348e+03um V)
[08/01 12:50:09     91s] (I)      total 2D Cap : 256886 = (155101 H, 101785 V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[08/01 12:50:09     91s] (I)      ============  Phase 1a Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     91s] (I)      Usage: 3894 = (1759 H, 2135 V) = (1.13% H, 2.10% V) = (2.463e+03um H, 2.989e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     91s] (I)      Usage: 3846 = (1737 H, 2109 V) = (1.12% H, 2.07% V) = (2.432e+03um H, 2.953e+03um V)
[08/01 12:50:09     91s] (I)      #Nets         : 4
[08/01 12:50:09     91s] (I)      #Relaxed nets : 4
[08/01 12:50:09     91s] (I)      Wire length   : 0
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      [08/01 12:50:09     91s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
============  Phase 1h Route ============
[08/01 12:50:09     91s] (I)      Usage: 3846 = (1737 H, 2109 V) = (1.12% H, 2.07% V) = (2.432e+03um H, 2.953e+03um V)
[08/01 12:50:09     91s] (I)      total 2D Cap : 322182 = (155101 H, 167081 V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[08/01 12:50:09     91s] (I)      ============  Phase 1a Route ============
[08/01 12:50:09     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[08/01 12:50:09     91s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1b Route ============
[08/01 12:50:09     91s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     91s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.667800e+03um
[08/01 12:50:09     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:50:09     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1c Route ============
[08/01 12:50:09     91s] (I)      Level2 Grid: 20 x 20
[08/01 12:50:09     91s] (I)      Usage: 5477 = (2468 H, 3009 V) = (1.59% H, 1.80% V) = (3.455e+03um H, 4.213e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1d Route ============
[08/01 12:50:09     91s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1e Route ============
[08/01 12:50:09     91s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     91s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.677600e+03um
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1f Route ============
[08/01 12:50:09     91s] (I)      Usage: 5484 = (2478 H, 3006 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.208e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1g Route ============
[08/01 12:50:09     91s] (I)      Usage: 5482 = (2477 H, 3005 V) = (1.60% H, 1.80% V) = (3.468e+03um H, 4.207e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] (I)      ============  Phase 1h Route ============
[08/01 12:50:09     91s] (I)      Usage: 5482 = (2478 H, 3004 V) = (1.60% H, 1.80% V) = (3.469e+03um H, 4.206e+03um V)
[08/01 12:50:09     91s] (I)      
[08/01 12:50:09     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:09     91s] [NR-eGR]                        OverCon            
[08/01 12:50:09     91s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:09     91s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:50:09     91s] [NR-eGR] ----------------------------------------------
[08/01 12:50:09     91s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR] ----------------------------------------------
[08/01 12:50:09     91s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:50:09     91s] [NR-eGR] 
[08/01 12:50:09     91s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] (I)      total 2D Cap : 328401 = (155832 H, 172569 V)
[08/01 12:50:09     91s] (I)      ============= Track Assignment ============
[08/01 12:50:09     91s] (I)      Started Track Assignment (1T) ( Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:09     91s] (I)      Run Multi-thread track assignment
[08/01 12:50:09     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:09     91s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] (I)      Started Export ( Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:09     91s] [NR-eGR] ------------------------------------
[08/01 12:50:09     91s] [NR-eGR]  metal1   (1H)             0  18584 
[08/01 12:50:09     91s] [NR-eGR]  metal2   (2V)         13638  22936 
[08/01 12:50:09     91s] [NR-eGR]  metal3   (3H)         20126   7429 
[08/01 12:50:09     91s] [NR-eGR]  metal4   (4V)          9493    785 
[08/01 12:50:09     91s] [NR-eGR]  metal5   (5H)          1783    629 
[08/01 12:50:09     91s] [NR-eGR]  metal6   (6V)          3047      8 
[08/01 12:50:09     91s] [NR-eGR]  metal7   (7H)            25      2 
[08/01 12:50:09     91s] [NR-eGR]  metal8   (8V)            18      0 
[08/01 12:50:09     91s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:09     91s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:09     91s] [NR-eGR] ------------------------------------
[08/01 12:50:09     91s] [NR-eGR]           Total        48129  50373 
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] [NR-eGR] Total half perimeter of net bounding box: 48021um
[08/01 12:50:09     91s] [NR-eGR] Total length: 48129um, number of vias: 50373
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] [NR-eGR] Total eGR-routed clock nets wire length: 1965um, number of vias: 1644
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] [NR-eGR] Report for selected net(s) only.
[08/01 12:50:09     91s] [NR-eGR]                  Length (um)  Vias 
[08/01 12:50:09     91s] [NR-eGR] -----------------------------------
[08/01 12:50:09     91s] [NR-eGR]  metal1   (1H)             0   595 
[08/01 12:50:09     91s] [NR-eGR]  metal2   (2V)           452   669 
[08/01 12:50:09     91s] [NR-eGR]  metal3   (3H)           830   361 
[08/01 12:50:09     91s] [NR-eGR]  metal4   (4V)           632    19 
[08/01 12:50:09     91s] [NR-eGR]  metal5   (5H)            51     0 
[08/01 12:50:09     91s] [NR-eGR]  metal6   (6V)             0     0 
[08/01 12:50:09     91s] [NR-eGR]  metal7   (7H)             0     0 
[08/01 12:50:09     91s] [NR-eGR]  metal8   (8V)             0     0 
[08/01 12:50:09     91s] [NR-eGR]  metal9   (9H)             0     0 
[08/01 12:50:09     91s] [NR-eGR]  metal10  (10V)            0     0 
[08/01 12:50:09     91s] [NR-eGR] -----------------------------------
[08/01 12:50:09     91s] [NR-eGR]           Total         1965  1644 
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] [NR-eGR] Total half perimeter of net bounding box: 671um
[08/01 12:50:09     91s] [NR-eGR] Total length: 1965um, number of vias: 1644
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] [NR-eGR] Total routed clock nets wire length: 1965um, number of vias: 1644
[08/01 12:50:09     91s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:09     91s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2729.09 MB )
[08/01 12:50:09     91s] (I)      ======================================= Runtime Summary =======================================
[08/01 12:50:09     91s] (I)       Step                                              %      Start     Finish      Real       CPU 
[08/01 12:50:09     91s] (I)      -----------------------------------------------------------------------------------------------
[08/01 12:50:09     91s] (I)       Early Global Route kernel                   100.00%  79.03 sec  79.14 sec  0.10 sec  0.08 sec 
[08/01 12:50:09     91s] (I)       +-Import and model                           28.57%  79.04 sec  79.06 sec  0.03 sec  0.02 sec 
[08/01 12:50:09     91s] (I)       | +-Create place DB                           7.90%  79.04 sec  79.04 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | +-Import place data                       7.87%  79.04 sec  79.04 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read instances and placement          2.13%  79.04 sec  79.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read nets                             5.65%  79.04 sec  79.04 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | +-Create route DB                          16.48%  79.04 sec  79.06 sec  0.02 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | +-Import route data (1T)                 15.78%  79.04 sec  79.06 sec  0.02 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read blockages ( Layer 2-10 )         4.80%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read routing blockages              0.00%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read instance blockages             0.47%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read PG blockages                   1.35%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read clock blockages                0.27%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read other blockages                0.26%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read halo blockages                 0.05%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Read boundary cut boxes             0.00%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read blackboxes                       0.01%  79.05 sec  79.05 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read prerouted                        1.93%  79.05 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read unlegalized nets                 0.32%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Read nets                             0.05%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Set up via pillars                    0.00%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Initialize 3D grid graph              0.26%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Model blockage capacity               3.10%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Initialize 3D capacity              2.73%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Move terms for access (1T)            0.10%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Read aux data                             0.00%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Others data preparation                   0.02%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Create route kernel                       3.68%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Global Routing                             50.19%  79.06 sec  79.12 sec  0.05 sec  0.04 sec 
[08/01 12:50:09     91s] (I)       | +-Initialization                            0.08%  79.06 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Net group 1                              15.72%  79.07 sec  79.08 sec  0.02 sec  0.02 sec 
[08/01 12:50:09     91s] (I)       | | +-Generate topology                       2.96%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1a                                0.68%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern routing (1T)                  0.30%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1b                                0.50%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Monotonic routing (1T)                0.30%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1c                                0.27%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Two level Routing                     0.22%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  79.07 sec  79.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1d                                7.28%  79.07 sec  79.08 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | | +-Detoured routing (1T)                 7.21%  79.07 sec  79.08 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1e                                0.14%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Route legalization                    0.07%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Legalize Blockage Violations        0.04%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1f                                0.40%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Congestion clean                      0.35%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1g                                1.72%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          1.67%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1h                                0.37%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.32%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Layer assignment (1T)                   0.39%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Net group 2                               5.84%  79.08 sec  79.09 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | +-Generate topology                       2.31%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1a                                0.46%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern routing (1T)                  0.28%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1b                                0.14%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1c                                0.01%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1d                                0.01%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1e                                0.11%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Route legalization                    0.05%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Legalize Blockage Violations        0.01%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1f                                0.01%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1g                                1.18%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          1.12%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1h                                0.18%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.14%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Layer assignment (1T)                   0.34%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Net group 3                               4.67%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Generate topology                       1.81%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1a                                0.45%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern routing (1T)                  0.27%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1b                                0.12%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1c                                0.01%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1d                                0.01%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1e                                0.11%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Route legalization                    0.04%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Legalize Blockage Violations        0.01%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1f                                0.01%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1g                                0.95%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.89%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1h                                0.08%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.04%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Net group 4                               4.76%  79.09 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Generate topology                       1.80%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1a                                0.43%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern routing (1T)                  0.27%  79.09 sec  79.09 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1b                                0.12%  79.09 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1c                                0.01%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1d                                0.01%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1e                                0.11%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Route legalization                    0.04%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Legalize Blockage Violations        0.01%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1f                                0.01%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1g                                0.95%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.90%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1h                                0.08%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.04%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Net group 5                               5.45%  79.10 sec  79.10 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | | +-Generate topology                       0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1a                                0.49%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern routing (1T)                  0.24%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.07%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Add via demand to 2D                  0.05%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1b                                0.41%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Monotonic routing (1T)                0.24%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1c                                0.25%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Two level Routing                     0.21%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1d                                1.13%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Detoured routing (1T)                 1.08%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1e                                0.09%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Route legalization                    0.03%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | | +-Legalize Blockage Violations        0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1f                                0.07%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Congestion clean                      0.03%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1g                                0.24%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.20%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Phase 1h                                0.14%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | | +-Post Routing                          0.10%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Layer assignment (1T)                   0.81%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Export 3D cong map                          1.00%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Export 2D cong map                        0.12%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Extract Global 3D Wires                     0.02%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Track Assignment (1T)                       4.17%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Initialization                            0.01%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Track Assignment Kernel                   3.99%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Free Memory                               0.00%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Export                                     13.46%  79.12 sec  79.13 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | +-Export DB wires                           0.59%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Export all nets                         0.42%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | | +-Set wire vias                           0.07%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       | +-Report wirelength                         6.00%  79.12 sec  79.13 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | +-Update net boxes                          6.71%  79.13 sec  79.13 sec  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)       | +-Update timing                             0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)       +-Postprocess design                          0.07%  79.14 sec  79.14 sec  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)      ======================= Summary by functions ========================
[08/01 12:50:09     91s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:50:09     91s] (I)      ---------------------------------------------------------------------
[08/01 12:50:09     91s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.08 sec 
[08/01 12:50:09     91s] (I)        1  Global Routing                       50.19%  0.05 sec  0.04 sec 
[08/01 12:50:09     91s] (I)        1  Import and model                     28.57%  0.03 sec  0.02 sec 
[08/01 12:50:09     91s] (I)        1  Export                               13.46%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        1  Track Assignment (1T)                 4.17%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        1  Export 3D cong map                    1.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        1  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Create route DB                      16.48%  0.02 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Net group 1                          15.72%  0.02 sec  0.02 sec 
[08/01 12:50:09     91s] (I)        2  Create place DB                       7.90%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Update net boxes                      6.71%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Report wirelength                     6.00%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Net group 2                           5.84%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Net group 5                           5.45%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        2  Net group 4                           4.76%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Net group 3                           4.67%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Track Assignment Kernel               3.99%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Create route kernel                   3.68%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Export DB wires                       0.59%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Initialization                        0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Import route data (1T)               15.78%  0.02 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        3  Generate topology                     8.89%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1d                              8.44%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        3  Import place data                     7.87%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1g                              5.04%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1a                              2.52%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Layer assignment (1T)                 1.54%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1b                              1.29%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1h                              0.85%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1e                              0.57%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1c                              0.55%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Phase 1f                              0.50%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Export all nets                       0.42%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        3  Set wire vias                         0.07%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Detoured routing (1T)                 8.29%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        4  Read nets                             5.70%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        4  Post Routing                          5.42%  0.01 sec  0.01 sec 
[08/01 12:50:09     91s] (I)        4  Read blockages ( Layer 2-10 )         4.80%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Model blockage capacity               3.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Read instances and placement          2.13%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Read prerouted                        1.93%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Pattern routing (1T)                  1.38%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Monotonic routing (1T)                0.54%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Two level Routing                     0.43%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Congestion clean                      0.39%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Read unlegalized nets                 0.32%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Initialize 3D grid graph              0.26%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Route legalization                    0.24%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Move terms for access (1T)            0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Initialize 3D capacity                2.73%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read PG blockages                     1.35%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read clock blockages                  0.27%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read other blockages                  0.26%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Two Level Routing (Regular)           0.09%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Legalize Blockage Violations          0.08%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:09     91s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:50:09     91s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:50:09     91s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:09     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:09     91s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[08/01 12:50:09     91s]     Routing using eGR in eGR->NR Step done.
[08/01 12:50:09     91s]     Routing using NR in eGR->NR Step...
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] CCOPT: Preparing to route 8 clock nets with NanoRoute.
[08/01 12:50:09     91s]   All net are default rule.
[08/01 12:50:09     91s]   Preferred NanoRoute mode settings: Current
[08/01 12:50:09     91s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 12:50:09     91s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 12:50:09     91s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 12:50:09     91s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 12:50:09     91s]       Clock detailed routing...
[08/01 12:50:09     91s]         NanoRoute...
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] route_global_detail
[08/01 12:50:09     91s] 
[08/01 12:50:09     91s] #Start route_global_detail on Fri Aug  1 12:50:09 2025
[08/01 12:50:09     91s] #
[08/01 12:50:09     91s] ### Time Record (route_global_detail) is installed.
[08/01 12:50:09     91s] ### Time Record (Pre Callback) is installed.
[08/01 12:50:09     91s] ### Time Record (Pre Callback) is uninstalled.
[08/01 12:50:09     91s] ### Time Record (DB Import) is installed.
[08/01 12:50:09     91s] ### Time Record (Timing Data Generation) is installed.
[08/01 12:50:09     91s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 12:50:09     91s] ### Net info: total nets: 5609
[08/01 12:50:09     91s] ### Net info: dirty nets: 0
[08/01 12:50:09     91s] ### Net info: marked as disconnected nets: 0
[08/01 12:50:09     91s] #num needed restored net=0
[08/01 12:50:09     91s] #need_extraction net=0 (total=5609)
[08/01 12:50:09     91s] ### Net info: fully routed nets: 7
[08/01 12:50:09     91s] ### Net info: trivial (< 2 pins) nets: 40
[08/01 12:50:09     91s] ### Net info: unrouted nets: 5562
[08/01 12:50:09     91s] ### Net info: re-extraction nets: 0
[08/01 12:50:09     91s] ### Net info: selected nets: 8
[08/01 12:50:09     91s] ### Net info: ignored nets: 0
[08/01 12:50:09     91s] ### Net info: skip routing nets: 0
[08/01 12:50:09     91s] ### import design signature (3): route=355846666 fixed_route=643970584 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2020785938 dirty_area=0 del_dirty_area=0 cell=1351295570 placement=148666374 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 12:50:09     91s] ### Time Record (DB Import) is uninstalled.
[08/01 12:50:09     91s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 12:50:09     91s] #
[08/01 12:50:09     91s] #Wire/Via statistics before line assignment ...
[08/01 12:50:09     91s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:50:09     91s] #Total wire length = 1965 um.
[08/01 12:50:09     91s] #Total half perimeter of net bounding box = 674 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal1 = 0 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal2 = 452 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal3 = 830 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal4 = 632 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal5 = 51 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal6 = 0 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:50:09     91s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:50:09     91s] #Total number of vias = 1644
[08/01 12:50:09     91s] #Up-Via Summary (total 1644):
[08/01 12:50:09     91s] #           
[08/01 12:50:09     91s] #-----------------------
[08/01 12:50:09     91s] # metal1            595
[08/01 12:50:09     91s] # metal2            669
[08/01 12:50:09     91s] # metal3            361
[08/01 12:50:09     91s] # metal4             19
[08/01 12:50:09     91s] #-----------------------
[08/01 12:50:09     91s] #                  1644 
[08/01 12:50:09     91s] #
[08/01 12:50:09     91s] ### Time Record (Data Preparation) is installed.
[08/01 12:50:09     91s] #Start routing data preparation on Fri Aug  1 12:50:09 2025
[08/01 12:50:09     91s] #
[08/01 12:50:09     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:09     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:09     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:09     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:09     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:09     91s] #Build and mark too close pins for the same net.
[08/01 12:50:09     91s] ### Time Record (Cell Pin Access) is installed.
[08/01 12:50:09     91s] #Initial pin access analysis.
[08/01 12:50:09     91s] #Detail pin access analysis.
[08/01 12:50:09     91s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 12:50:09     91s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 12:50:09     91s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 12:50:09     91s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 12:50:09     91s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:50:09     91s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:50:09     91s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:50:09     91s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:50:09     91s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:50:09     91s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 12:50:09     91s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 12:50:09     91s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 12:50:09     91s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 12:50:09     91s] #pin_access_rlayer=2(metal2)
[08/01 12:50:09     91s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 12:50:09     91s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 12:50:10     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1969.22 (MB), peak = 2317.05 (MB)
[08/01 12:50:10     91s] #Regenerating Ggrids automatically.
[08/01 12:50:10     91s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 12:50:10     91s] #Using automatically generated G-grids.
[08/01 12:50:10     91s] ### Time Record (Data Preparation) is uninstalled.
[08/01 12:50:10     91s] #Done routing data preparation.
[08/01 12:50:10     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1973.63 (MB), peak = 2317.05 (MB)
[08/01 12:50:10     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:10     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:10     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:10     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:10     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:10     91s] 
[08/01 12:50:10     91s] Trim Metal Layers:
[08/01 12:50:10     91s] LayerId::1 widthSet size::1
[08/01 12:50:10     91s] LayerId::2 widthSet size::1
[08/01 12:50:10     91s] LayerId::3 widthSet size::1
[08/01 12:50:10     91s] LayerId::4 widthSet size::1
[08/01 12:50:10     91s] LayerId::5 widthSet size::1
[08/01 12:50:10     91s] LayerId::6 widthSet size::1
[08/01 12:50:10     91s] LayerId::7 widthSet size::1
[08/01 12:50:10     91s] LayerId::8 widthSet size::1
[08/01 12:50:10     91s] LayerId::9 widthSet size::1
[08/01 12:50:10     91s] LayerId::10 widthSet size::1
[08/01 12:50:10     91s] eee: pegSigSF::1.070000
[08/01 12:50:10     91s] Updating RC grid for preRoute extraction ...
[08/01 12:50:10     91s] Initializing multi-corner resistance tables ...
[08/01 12:50:10     91s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:10     91s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:50:10     91s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:10     91s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:10     91s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:10     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253281 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.852200 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:10     91s] ### Successfully loaded pre-route RC model
[08/01 12:50:10     91s] ### Time Record (Line Assignment) is installed.
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Distribution of nets:
[08/01 12:50:10     91s] #  
[08/01 12:50:10     91s] # #pin range           #net       %
[08/01 12:50:10     91s] #------------------------------------
[08/01 12:50:10     91s] #          2            3788 ( 67.5%)
[08/01 12:50:10     91s] #          3             948 ( 16.9%)
[08/01 12:50:10     91s] #          4             149 (  2.7%)
[08/01 12:50:10     91s] #          5             186 (  3.3%)
[08/01 12:50:10     91s] #          6              20 (  0.4%)
[08/01 12:50:10     91s] #          7              51 (  0.9%)
[08/01 12:50:10     91s] #          8              92 (  1.6%)
[08/01 12:50:10     91s] #          9              46 (  0.8%)
[08/01 12:50:10     91s] #  10  -  19             264 (  4.7%)
[08/01 12:50:10     91s] #  20  -  29               8 (  0.1%)
[08/01 12:50:10     91s] #  30  -  39               1 (  0.0%)
[08/01 12:50:10     91s] #  40  -  49               5 (  0.1%)
[08/01 12:50:10     91s] #  50  -  59               1 (  0.0%)
[08/01 12:50:10     91s] #  60  -  69               1 (  0.0%)
[08/01 12:50:10     91s] #  70  -  79               2 (  0.0%)
[08/01 12:50:10     91s] #  90  -  99               3 (  0.1%)
[08/01 12:50:10     91s] #  100 - 199               3 (  0.1%)
[08/01 12:50:10     91s] #  500 - 599               1 (  0.0%)
[08/01 12:50:10     91s] #     >=2000               0 (  0.0%)
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Total: 5609 nets, 5569 non-trivial nets
[08/01 12:50:10     91s] #                              #net       %
[08/01 12:50:10     91s] #-------------------------------------------
[08/01 12:50:10     91s] #  Fully global routed            7 ( 0.1%)
[08/01 12:50:10     91s] #  Clock                          7
[08/01 12:50:10     91s] #  Extra space                    7
[08/01 12:50:10     91s] #  Prefer layer range          5569
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Nets in 2 layer ranges:
[08/01 12:50:10     91s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[08/01 12:50:10     91s] #---------------------------------------------------------
[08/01 12:50:10     91s] #            -------           metal8*       5562 ( 99.9%)
[08/01 12:50:10     91s] #             metal3           metal4           7 (  0.1%)
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #7 nets selected.
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] ### 
[08/01 12:50:10     91s] ### Net length summary before Line Assignment:
[08/01 12:50:10     91s] ### Layer     H-Len   V-Len         Total       #Up-Via
[08/01 12:50:10     91s] ### ---------------------------------------------------
[08/01 12:50:10     91s] ### metal1        0       0       0(  0%)     595( 21%)
[08/01 12:50:10     91s] ### metal2        0     404     404( 21%)    1849( 65%)
[08/01 12:50:10     91s] ### metal3      877       0     877( 45%)     361( 13%)
[08/01 12:50:10     91s] ### metal4        0     632     632( 32%)      19(  1%)
[08/01 12:50:10     91s] ### metal5       50       0      50(  3%)       0(  0%)
[08/01 12:50:10     91s] ### metal6        0       0       0(  0%)       0(  0%)
[08/01 12:50:10     91s] ### metal7        0       0       0(  0%)       0(  0%)
[08/01 12:50:10     91s] ### metal8        0       0       0(  0%)       0(  0%)
[08/01 12:50:10     91s] ### metal9        0       0       0(  0%)       0(  0%)
[08/01 12:50:10     91s] ### metal10       0       0       0(  0%)       0(  0%)
[08/01 12:50:10     91s] ### ---------------------------------------------------
[08/01 12:50:10     91s] ###             927    1037    1965          2824      
[08/01 12:50:10     91s] ### 
[08/01 12:50:10     91s] ### Net length and overlap summary after Line Assignment:
[08/01 12:50:10     91s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[08/01 12:50:10     91s] ### ----------------------------------------------------------------------------
[08/01 12:50:10     91s] ### metal1        0       0       0(  0%)     595( 36%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal2        0     414     414( 22%)     764( 46%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal3      839       0     839( 44%)     281( 17%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal4        0     619     619( 32%)      16(  1%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal5       43       0      43(  2%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:50:10     91s] ### ----------------------------------------------------------------------------
[08/01 12:50:10     91s] ###             883    1033    1917          1656          0           0        
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Line Assignment statistics:
[08/01 12:50:10     91s] #Cpu time = 00:00:00
[08/01 12:50:10     91s] #Elapsed time = 00:00:00
[08/01 12:50:10     91s] #Increased memory = 2.99 (MB)
[08/01 12:50:10     91s] #Total memory = 1989.93 (MB)
[08/01 12:50:10     91s] #Peak memory = 2317.05 (MB)
[08/01 12:50:10     91s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.3 GB
[08/01 12:50:10     91s] ### Time Record (Line Assignment) is uninstalled.
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Wire/Via statistics after line assignment ...
[08/01 12:50:10     91s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:50:10     91s] #Total wire length = 1918 um.
[08/01 12:50:10     91s] #Total half perimeter of net bounding box = 677 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal1 = 0 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal2 = 414 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal3 = 840 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal4 = 620 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal5 = 44 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal6 = 0 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:50:10     91s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:50:10     91s] #Total number of vias = 1656
[08/01 12:50:10     91s] #Up-Via Summary (total 1656):
[08/01 12:50:10     91s] #           
[08/01 12:50:10     91s] #-----------------------
[08/01 12:50:10     91s] # metal1            595
[08/01 12:50:10     91s] # metal2            764
[08/01 12:50:10     91s] # metal3            281
[08/01 12:50:10     91s] # metal4             16
[08/01 12:50:10     91s] #-----------------------
[08/01 12:50:10     91s] #                  1656 
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Routing data preparation, pin analysis, line assignment statistics:
[08/01 12:50:10     91s] #Cpu time = 00:00:00
[08/01 12:50:10     91s] #Elapsed time = 00:00:00
[08/01 12:50:10     91s] #Increased memory = 22.88 (MB)
[08/01 12:50:10     91s] #Total memory = 1985.34 (MB)
[08/01 12:50:10     91s] #Peak memory = 2317.05 (MB)
[08/01 12:50:10     91s] #RTESIG:78da95934f4f032110c53dfb2926b48735b1958152e0e0c5c4ab9a46bd6ed62edd6c64c1
[08/01 12:50:10     91s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b50854eb12e16ec338
[08/01 12:50:10     91s] #       95542e500b71c5b04c4f4f37e47c36bf7f786440a00aa16d5cd9f9da5c6faddfbe426cbb
[08/01 12:50:10     91s] #       d6353f3748a008b14ff5250cc1f4104c8ca9baf8159010fbc140f1e2bd1d25a4825d65c3
[08/01 12:50:10     91s] #       1f52ef5dd5b55ba8cdae1a6c3ca271b53ac4c77a720d8c42d1ba681ad38f329cd253daf2
[08/01 12:50:10     91s] #       2499f121940212fd9bb7bed983f529a08fb637d3f1e8633b19f71479d63e225707c36634
[08/01 12:50:10     91s] #       51f0d3707912aed62996c4a7208c1bbaf191d98ae7f24d7dd7a096827e1d2876d657711c
[08/01 12:50:10     91s] #       9469a5c8774ad3e1a34cb3a1985e94343f0279e71929a52990102b57577d3d6955e9a4e7
[08/01 12:50:10     91s] #       bc9b0c842153b940186a9aff0ba8f31bc31865ff81c41474f609b3075caa
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Skip comparing routing design signature in db-snapshot flow
[08/01 12:50:10     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:10     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:10     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:10     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:10     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:10     91s] ### Time Record (Detail Routing) is installed.
[08/01 12:50:10     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:10     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:10     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:10     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:10     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:10     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:10     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:10     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:10     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:10     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:10     91s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:50:10     91s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:50:10     91s] #Voltage range [0.000 - 1.250] has 5607 nets.
[08/01 12:50:10     91s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:50:10     91s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:50:10     91s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:50:10     91s] #
[08/01 12:50:10     91s] #Start Detail Routing..
[08/01 12:50:10     91s] #start initial detail routing ...
[08/01 12:50:10     91s] ### Design has 10 dirty nets
[08/01 12:50:11     93s] ### Gcell dirty-map stats: routing = 86.60%, drc-check-only = 4.69%
[08/01 12:50:11     93s] #   number of violations = 0
[08/01 12:50:11     93s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1987.00 (MB), peak = 2317.05 (MB)
[08/01 12:50:11     93s] #Complete Detail Routing.
[08/01 12:50:11     93s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:50:11     93s] #Total wire length = 1990 um.
[08/01 12:50:11     93s] #Total half perimeter of net bounding box = 677 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal1 = 0 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal2 = 209 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal3 = 963 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal4 = 771 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal5 = 47 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal6 = 0 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:50:11     93s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:50:11     93s] #Total number of vias = 1606
[08/01 12:50:11     93s] #Up-Via Summary (total 1606):
[08/01 12:50:11     93s] #           
[08/01 12:50:11     93s] #-----------------------
[08/01 12:50:11     93s] # metal1            595
[08/01 12:50:11     93s] # metal2            579
[08/01 12:50:11     93s] # metal3            415
[08/01 12:50:11     93s] # metal4             17
[08/01 12:50:11     93s] #-----------------------
[08/01 12:50:11     93s] #                  1606 
[08/01 12:50:11     93s] #
[08/01 12:50:11     93s] #Total number of DRC violations = 0
[08/01 12:50:11     93s] ### Time Record (Detail Routing) is uninstalled.
[08/01 12:50:11     93s] #Cpu time = 00:00:02
[08/01 12:50:11     93s] #Elapsed time = 00:00:02
[08/01 12:50:11     93s] #Increased memory = 1.65 (MB)
[08/01 12:50:11     93s] #Total memory = 1987.00 (MB)
[08/01 12:50:11     93s] #Peak memory = 2317.05 (MB)
[08/01 12:50:11     93s] #Skip updating routing design signature in db-snapshot flow
[08/01 12:50:11     93s] #route_detail Statistics:
[08/01 12:50:11     93s] #Cpu time = 00:00:02
[08/01 12:50:11     93s] #Elapsed time = 00:00:02
[08/01 12:50:11     93s] #Increased memory = 1.65 (MB)
[08/01 12:50:11     93s] #Total memory = 1987.00 (MB)
[08/01 12:50:11     93s] #Peak memory = 2317.05 (MB)
[08/01 12:50:11     93s] ### Time Record (DB Export) is installed.
[08/01 12:50:11     93s] ### export design design signature (8): route=1354246980 fixed_route=643970584 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1933363501 dirty_area=0 del_dirty_area=0 cell=1351295570 placement=148666374 pin_access=1830939056 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 12:50:11     93s] ### Time Record (DB Export) is uninstalled.
[08/01 12:50:11     93s] ### Time Record (Post Callback) is installed.
[08/01 12:50:11     93s] ### Time Record (Post Callback) is uninstalled.
[08/01 12:50:11     93s] #
[08/01 12:50:11     93s] #route_global_detail statistics:
[08/01 12:50:11     93s] #Cpu time = 00:00:02
[08/01 12:50:11     93s] #Elapsed time = 00:00:02
[08/01 12:50:11     93s] #Increased memory = 29.68 (MB)
[08/01 12:50:11     93s] #Total memory = 1994.18 (MB)
[08/01 12:50:11     93s] #Peak memory = 2317.05 (MB)
[08/01 12:50:11     93s] #Number of warnings = 0
[08/01 12:50:11     93s] #Total number of warnings = 0
[08/01 12:50:11     93s] #Number of fails = 0
[08/01 12:50:11     93s] #Total number of fails = 0
[08/01 12:50:11     93s] #Complete route_global_detail on Fri Aug  1 12:50:11 2025
[08/01 12:50:11     93s] #
[08/01 12:50:11     93s] ### Time Record (route_global_detail) is uninstalled.
[08/01 12:50:11     93s] ### 
[08/01 12:50:11     93s] ###   Scalability Statistics
[08/01 12:50:11     93s] ### 
[08/01 12:50:11     93s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:50:11     93s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 12:50:11     93s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:50:11     93s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[08/01 12:50:11     93s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[08/01 12:50:11     93s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[08/01 12:50:11     93s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:50:11     93s] ### 
[08/01 12:50:11     93s]         NanoRoute done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/01 12:50:11     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:11     93s] UM:*                                                                   NanoRoute
[08/01 12:50:11     93s]       Clock detailed routing done.
[08/01 12:50:11     93s] Skipping check of guided vs. routed net lengths.
[08/01 12:50:11     93s] Set FIXED routing status on 7 net(s)
[08/01 12:50:11     93s] Set FIXED placed status on 7 instance(s)
[08/01 12:50:11     93s]       Route Remaining Unrouted Nets...
[08/01 12:50:11     93s] Running route_early_global to complete any remaining unrouted nets.
[08/01 12:50:11     93s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2756.0M, EPOCH TIME: 1754077811.974191
[08/01 12:50:11     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:11     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:11     93s] All LLGs are deleted
[08/01 12:50:11     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:11     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:11     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2756.0M, EPOCH TIME: 1754077811.974264
[08/01 12:50:11     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2756.0M, EPOCH TIME: 1754077811.974290
[08/01 12:50:11     93s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2756.0M, EPOCH TIME: 1754077811.974384
[08/01 12:50:11     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=2756.0M
[08/01 12:50:11     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=2756.0M
[08/01 12:50:11     93s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2756.05 MB )
[08/01 12:50:11     93s] (I)      ==================== Layers =====================
[08/01 12:50:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:11     93s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:11     93s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:11     93s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:11     93s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:11     93s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:11     93s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:11     93s] (I)      Started Import and model ( Curr Mem: 2756.05 MB )
[08/01 12:50:11     93s] (I)      Default pattern map key = top_default.
[08/01 12:50:11     93s] (I)      == Non-default Options ==
[08/01 12:50:11     93s] (I)      Maximum routing layer                              : 10
[08/01 12:50:11     93s] (I)      Number of threads                                  : 1
[08/01 12:50:11     93s] (I)      Method to set GCell size                           : row
[08/01 12:50:11     93s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:11     93s] (I)      Use row-based GCell size
[08/01 12:50:11     93s] (I)      Use row-based GCell align
[08/01 12:50:11     93s] (I)      layer 0 area = 0
[08/01 12:50:11     93s] (I)      layer 1 area = 0
[08/01 12:50:11     93s] (I)      layer 2 area = 0
[08/01 12:50:11     93s] (I)      layer 3 area = 0
[08/01 12:50:11     93s] (I)      layer 4 area = 0
[08/01 12:50:11     93s] (I)      layer 5 area = 0
[08/01 12:50:11     93s] (I)      layer 6 area = 0
[08/01 12:50:11     93s] (I)      layer 7 area = 0
[08/01 12:50:11     93s] (I)      layer 8 area = 0
[08/01 12:50:11     93s] (I)      layer 9 area = 0
[08/01 12:50:11     93s] (I)      GCell unit size   : 2800
[08/01 12:50:11     93s] (I)      GCell multiplier  : 1
[08/01 12:50:11     93s] (I)      GCell row height  : 2800
[08/01 12:50:11     93s] (I)      Actual row height : 2800
[08/01 12:50:11     93s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:11     93s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:11     93s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:11     93s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:11     93s] (I)      ============== Default via ===============
[08/01 12:50:11     93s] (I)      +---+------------------+-----------------+
[08/01 12:50:11     93s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:11     93s] (I)      +---+------------------+-----------------+
[08/01 12:50:11     93s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:11     93s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:11     93s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:11     93s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:11     93s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:11     93s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:11     93s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:11     93s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:11     93s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:11     93s] (I)      +---+------------------+-----------------+
[08/01 12:50:11     93s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:11     93s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:11     93s] [NR-eGR] Read 0 other shapes
[08/01 12:50:11     93s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:11     93s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:11     93s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:11     93s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:11     93s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:11     93s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:11     93s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:11     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:11     93s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[08/01 12:50:11     93s] [NR-eGR] Read 5569 nets ( ignored 7 )
[08/01 12:50:11     93s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:11     93s] (I)      Read Num Blocks=10070  Num Prerouted Wires=2002  Num CS=0
[08/01 12:50:11     93s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 1076
[08/01 12:50:11     93s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 805
[08/01 12:50:12     93s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 114
[08/01 12:50:12     93s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 7
[08/01 12:50:12     93s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:12     93s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:12     93s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:12     93s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:12     93s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:12     93s] (I)      Number of ignored nets                =      7
[08/01 12:50:12     93s] (I)      Number of connected nets              =      0
[08/01 12:50:12     93s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:12     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:12     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:12     93s] (I)      Ndr track 0 does not exist
[08/01 12:50:12     93s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:12     93s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:12     93s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:12     93s] (I)      Site width          :   380  (dbu)
[08/01 12:50:12     93s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:12     93s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:12     93s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:12     93s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:12     93s] (I)      Grid                :    98    98    10
[08/01 12:50:12     93s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:12     93s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:12     93s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:12     93s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:12     93s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:12     93s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:12     93s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:12     93s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:12     93s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:12     93s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:12     93s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:12     93s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:12     93s] (I)      --------------------------------------------------------
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:12     93s] [NR-eGR] Rule id: 1  Nets: 5562
[08/01 12:50:12     93s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:12     93s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:12     93s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:12     93s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:12     93s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:12     93s] [NR-eGR] ========================================
[08/01 12:50:12     93s] [NR-eGR] 
[08/01 12:50:12     93s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:12     93s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:12     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:12     93s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:12     93s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:12     93s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:12     93s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:12     93s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:12     93s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:12     93s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:12     93s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:12     93s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:12     93s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:12     93s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:12     93s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:12     93s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2758.41 MB )
[08/01 12:50:12     93s] (I)      Reset routing kernel
[08/01 12:50:12     93s] (I)      Started Global Routing ( Curr Mem: 2758.41 MB )
[08/01 12:50:12     93s] (I)      totalPins=17989  totalGlobalPin=17145 (95.31%)
[08/01 12:50:12     93s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:12     93s] (I)      [08/01 12:50:12     93s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]

[08/01 12:50:12     93s] (I)      ============  Phase 1a Route ============
[08/01 12:50:12     93s] (I)      Usage: 30019 = (14221 H, 15798 V) = (9.16% H, 9.28% V) = (1.991e+04um H, 2.212e+04um V)
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] (I)      ============  Phase 1b Route ============
[08/01 12:50:12     93s] (I)      Usage: 30019 = (14221 H, 15798 V) = (9.16% H, 9.28% V) = (1.991e+04um H, 2.212e+04um V)
[08/01 12:50:12     93s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.202660e+04um
[08/01 12:50:12     93s] (I)      Congestion metric : 0.00%H 0.10%V, 0.10%HV
[08/01 12:50:12     93s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] (I)      ============  Phase 1c Route ============
[08/01 12:50:12     93s] (I)      Usage: 30019 = (14221 H, 15798 V) = (9.16% H, 9.28% V) = (1.991e+04um H, 2.212e+04um V)
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] (I)      ============  Phase 1d Route ============
[08/01 12:50:12     93s] (I)      Usage: 30019 = (14221 H, 15798 V) = (9.16% H, 9.28% V) = (1.991e+04um H, 2.212e+04um V)
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] (I)      ============  Phase 1e Route ============
[08/01 12:50:12     93s] (I)      Usage: 30019 = (14221 H, 15798 V) = (9.16% H, 9.28% V) = (1.991e+04um H, 2.212e+04um V)
[08/01 12:50:12     93s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.202660e+04um
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] (I)      ============  Phase 1l Route ============
[08/01 12:50:12     93s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:12     93s] (I)      Layer  2:      66153     16676        20           0       70044    ( 0.00%) 
[08/01 12:50:12     93s] (I)      Layer  3:      92215     17843         0           0       95060    ( 0.00%) 
[08/01 12:50:12     93s] (I)      Layer  4:      44384      8501         1           0       47530    ( 0.00%) 
[08/01 12:50:12     93s] (I)      Layer  5:      44750      1696         0           0       47530    ( 0.00%) 
[08/01 12:50:12     93s] (I)      Layer  6:      43267      2158         1           0       47530    ( 0.00%) 
[08/01 12:50:12     93s] (I)      Layer  7:      12921        16         0        1348       14495    ( 8.51%) 
[08/01 12:50:12     93s] (I)      Layer  8:      11346        36         0        3778       12065    (23.85%) 
[08/01 12:50:12     93s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:12     93s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:12     93s] (I)      Total:        324467     46926        22       13037      342581    ( 3.67%) 
[08/01 12:50:12     93s] (I)      
[08/01 12:50:12     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:12     93s] [NR-eGR]                        OverCon            
[08/01 12:50:12     93s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:50:12     93s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 12:50:12     93s] [NR-eGR] ----------------------------------------------
[08/01 12:50:12     93s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR]  metal2 ( 2)        18( 0.19%)   ( 0.19%) 
[08/01 12:50:12     93s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR]  metal4 ( 4)         1( 0.01%)   ( 0.01%) 
[08/01 12:50:12     93s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR]  metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[08/01 12:50:12     93s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:12     93s] [NR-eGR] ----------------------------------------------
[08/01 12:50:12     93s] [NR-eGR]        Total        20( 0.03%)   ( 0.03%) 
[08/01 12:50:12     93s] [NR-eGR] 
[08/01 12:50:12     93s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2759.91 MB )
[08/01 12:50:12     93s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:12     93s] (I)      ============= Track Assignment ============
[08/01 12:50:12     93s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:12     93s] (I)      Started Track Assignment (1T) ( Curr Mem: 2759.91 MB )
[08/01 12:50:12     93s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:12     93s] (I)      Run Multi-thread track assignment
[08/01 12:50:12     93s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2759.91 MB )
[08/01 12:50:12     93s] (I)      Started Export ( Curr Mem: 2759.91 MB )
[08/01 12:50:12     93s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:12     93s] [NR-eGR] ------------------------------------
[08/01 12:50:12     93s] [NR-eGR]  metal1   (1H)             0  18584 
[08/01 12:50:12     93s] [NR-eGR]  metal2   (2V)         13562  22794 
[08/01 12:50:12     93s] [NR-eGR]  metal3   (3H)         20120   7417 
[08/01 12:50:12     93s] [NR-eGR]  metal4   (4V)          9483    813 
[08/01 12:50:12     93s] [NR-eGR]  metal5   (5H)          1974    642 
[08/01 12:50:12     93s] [NR-eGR]  metal6   (6V)          2997     17 
[08/01 12:50:12     93s] [NR-eGR]  metal7   (7H)            16      8 
[08/01 12:50:12     93s] [NR-eGR]  metal8   (8V)            51      0 
[08/01 12:50:12     93s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:12     93s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:12     93s] [NR-eGR] ------------------------------------
[08/01 12:50:12     93s] [NR-eGR]           Total        48203  50275 
[08/01 12:50:12     93s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:12     93s] [NR-eGR] Total half perimeter of net bounding box: 48021um
[08/01 12:50:12     93s] [NR-eGR] Total length: 48203um, number of vias: 50275
[08/01 12:50:12     93s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:12     93s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 12:50:12     93s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:12     93s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2759.91 MB )
[08/01 12:50:12     93s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:50:12     93s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:50:12     93s] (I)      [08/01 12:50:12     93s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 2759.91 MB )
------------------------------------------------------------------------------------------
[08/01 12:50:12     93s] (I)       Early Global Route kernel              100.00%  81.47 sec  81.61 sec  0.14 sec  0.12 sec 
[08/01 12:50:12     93s] (I)       +-Import and model                      20.12%  81.47 sec  81.50 sec  0.03 sec  0.02 sec 
[08/01 12:50:12     93s] (I)       | +-Create place DB                      5.61%  81.47 sec  81.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | +-Import place data                  5.58%  81.47 sec  81.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read instances and placement     1.60%  81.47 sec  81.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read nets                        3.92%  81.48 sec  81.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | +-Create route DB                     11.44%  81.48 sec  81.50 sec  0.02 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | +-Import route data (1T)            11.31%  81.48 sec  81.50 sec  0.02 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read blockages ( Layer 2-10 )    3.42%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read routing blockages         0.00%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read instance blockages        0.32%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read PG blockages              0.75%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read clock blockages           0.24%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read other blockages           0.24%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read halo blockages            0.02%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Read boundary cut boxes        0.00%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read blackboxes                  0.01%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read prerouted                   0.32%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read unlegalized nets            0.20%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Read nets                        0.67%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Set up via pillars               0.02%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Initialize 3D grid graph         0.06%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Model blockage capacity          1.51%  81.49 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | | +-Initialize 3D capacity         1.34%  81.49 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Read aux data                        0.00%  81.50 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Others data preparation              0.13%  81.50 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Create route kernel                  2.67%  81.50 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Global Routing                        30.47%  81.50 sec  81.54 sec  0.04 sec  0.03 sec 
[08/01 12:50:12     93s] (I)       | +-Initialization                       0.98%  81.50 sec  81.50 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Net group 1                         19.93%  81.50 sec  81.53 sec  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)       | | +-Generate topology                  2.27%  81.50 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1a                           4.44%  81.51 sec  81.51 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | | +-Pattern routing (1T)             3.61%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Add via demand to 2D             0.69%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1b                           0.05%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1c                           0.01%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1d                           0.01%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1e                           0.05%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | | +-Route legalization               0.00%  81.51 sec  81.51 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | | +-Phase 1l                          12.32%  81.51 sec  81.53 sec  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)       | | | +-Layer assignment (1T)           11.98%  81.51 sec  81.53 sec  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)       | +-Clean cong LA                        0.00%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Export 3D cong map                     0.85%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Export 2D cong map                   0.09%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Extract Global 3D Wires                0.42%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Track Assignment (1T)                 25.50%  81.54 sec  81.58 sec  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)       | +-Initialization                       0.13%  81.54 sec  81.55 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Track Assignment Kernel             24.99%  81.55 sec  81.58 sec  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)       | +-Free Memory                          0.01%  81.58 sec  81.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Export                                20.56%  81.58 sec  81.61 sec  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)       | +-Export DB wires                     12.13%  81.58 sec  81.60 sec  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)       | | +-Export all nets                    8.45%  81.58 sec  81.59 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | | +-Set wire vias                      2.91%  81.59 sec  81.60 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       | +-Report wirelength                    3.91%  81.60 sec  81.60 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | +-Update net boxes                     4.41%  81.60 sec  81.61 sec  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)       | +-Update timing                        0.00%  81.61 sec  81.61 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)       +-Postprocess design                     0.04%  81.61 sec  81.61 sec  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)      ===================== Summary by functions =====================
[08/01 12:50:12     93s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:50:12     93s] (I)      ----------------------------------------------------------------
[08/01 12:50:12     93s] (I)        0  Early Global Route kernel      100.00%  0.14 sec  0.12 sec 
[08/01 12:50:12     93s] (I)        1  Global Routing                  30.47%  0.04 sec  0.03 sec 
[08/01 12:50:12     93s] (I)        1  Track Assignment (1T)           25.50%  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)        1  Export                          20.56%  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)        1  Import and model                20.12%  0.03 sec  0.02 sec 
[08/01 12:50:12     93s] (I)        1  Export 3D cong map               0.85%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        1  Extract Global 3D Wires          0.42%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Track Assignment Kernel         24.99%  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)        2  Net group 1                     19.93%  0.03 sec  0.03 sec 
[08/01 12:50:12     93s] (I)        2  Export DB wires                 12.13%  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)        2  Create route DB                 11.44%  0.02 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        2  Create place DB                  5.61%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        2  Update net boxes                 4.41%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        2  Report wirelength                3.91%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        2  Create route kernel              2.67%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Initialization                   1.10%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1l                        12.32%  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)        3  Import route data (1T)          11.31%  0.02 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        3  Export all nets                  8.45%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        3  Import place data                5.58%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1a                         4.44%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        3  Set wire vias                    2.91%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Generate topology                2.27%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Layer assignment (1T)           11.98%  0.02 sec  0.02 sec 
[08/01 12:50:12     93s] (I)        4  Read nets                        4.59%  0.01 sec  0.01 sec 
[08/01 12:50:12     93s] (I)        4  Pattern routing (1T)             3.61%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Read blockages ( Layer 2-10 )    3.42%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Read instances and placement     1.60%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Model blockage capacity          1.51%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Add via demand to 2D             0.69%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Read prerouted                   0.32%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Read unlegalized nets            0.20%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Initialize 3D capacity           1.34%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read PG blockages                0.75%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read instance blockages          0.32%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read clock blockages             0.24%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read other blockages             0.24%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:50:12     93s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   Route Remaining Unrouted Nets
[08/01 12:50:12     93s]     Routing using NR in eGR->NR Step done.
[08/01 12:50:12     93s] Net route status summary:
[08/01 12:50:12     93s]   Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:12     93s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s] CCOPT: Done with clock implementation routing.
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.6)
[08/01 12:50:12     93s]   Clock implementation routing done.
[08/01 12:50:12     93s]   Leaving CCOpt scope - extractRC...
[08/01 12:50:12     93s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 12:50:12     93s] Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
[08/01 12:50:12     93s] pre_route RC Extraction called for design top.
[08/01 12:50:12     93s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:12     93s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:12     93s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:12     93s] RCMode: PreRoute
[08/01 12:50:12     93s]       RC Corner Indexes            0   
[08/01 12:50:12     93s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:12     93s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:12     93s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:12     93s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:12     93s] Shrink Factor                : 1.00000
[08/01 12:50:12     93s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s] Trim Metal Layers:
[08/01 12:50:12     93s] LayerId::1 widthSet size::1
[08/01 12:50:12     93s] LayerId::2 widthSet size::1
[08/01 12:50:12     93s] LayerId::3 widthSet size::1
[08/01 12:50:12     93s] LayerId::4 widthSet size::1
[08/01 12:50:12     93s] LayerId::5 widthSet size::1
[08/01 12:50:12     93s] LayerId::6 widthSet size::1
[08/01 12:50:12     93s] LayerId::7 widthSet size::1
[08/01 12:50:12     93s] LayerId::8 widthSet size::1
[08/01 12:50:12     93s] LayerId::9 widthSet size::1
[08/01 12:50:12     93s] LayerId::10 widthSet size::1
[08/01 12:50:12     93s] eee: pegSigSF::1.070000
[08/01 12:50:12     93s] Updating RC grid for preRoute extraction ...
[08/01 12:50:12     93s] Initializing multi-corner resistance tables ...
[08/01 12:50:12     93s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:12     93s] eee: l::2 avDens::0.141488 usedTrk::969.566286 availTrk::6852.631579 sigTrk::969.566286
[08/01 12:50:12     93s] eee: l::3 avDens::0.154633 usedTrk::1438.088002 availTrk::9300.000000 sigTrk::1438.088002
[08/01 12:50:12     93s] eee: l::4 avDens::0.147393 usedTrk::678.007892 availTrk::4600.000000 sigTrk::678.007892
[08/01 12:50:12     93s] eee: l::5 avDens::0.039175 usedTrk::141.029965 availTrk::3600.000000 sigTrk::141.029965
[08/01 12:50:12     93s] eee: l::6 avDens::0.060303 usedTrk::214.075678 availTrk::3550.000000 sigTrk::214.075678
[08/01 12:50:12     93s] eee: l::7 avDens::0.006643 usedTrk::1.107143 availTrk::166.666667 sigTrk::1.107143
[08/01 12:50:12     93s] eee: l::8 avDens::0.031371 usedTrk::3.660000 availTrk::116.666667 sigTrk::3.660000
[08/01 12:50:12     93s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:12     93s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:12     93s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:12     93s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.245960 uaWl=1.000000 uaWlH=0.296519 aWlH=0.000000 lMod=0 pMax=0.852200 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:12     93s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2759.906M)
[08/01 12:50:12     93s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 12:50:12     93s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:12     93s] End AAE Lib Interpolated Model. (MEM=2759.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:12     93s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]   Clock DAG stats after routing clock trees:
[08/01 12:50:12     93s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]     sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]     misc counts      : r=1, pp=0
[08/01 12:50:12     93s]     cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]     cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]     sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]     wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]     wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]     hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]   Clock DAG net violations after routing clock trees: none
[08/01 12:50:12     93s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/01 12:50:12     93s]     Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]     Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/01 12:50:12     93s]      Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]   Clock DAG hash after routing clock trees: 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]   CTS services accumulated run-time stats after routing clock trees:
[08/01 12:50:12     93s]     delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]     legalizer: calls=798, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]     steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]   Primary reporting skew groups after routing clock trees:
[08/01 12:50:12     93s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]         min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]         max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]   Skew group summary after routing clock trees:
[08/01 12:50:12     93s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.7 real=0:00:02.7)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   CCOpt::Phase::Routing
[08/01 12:50:12     93s]   CCOpt::Phase::PostConditioning...
[08/01 12:50:12     93s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 12:50:12     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2807.6M, EPOCH TIME: 1754077812.238575
[08/01 12:50:12     93s] Processing tracks to init pin-track alignment.
[08/01 12:50:12     93s] z: 2, totalTracks: 1
[08/01 12:50:12     93s] z: 4, totalTracks: 1
[08/01 12:50:12     93s] z: 6, totalTracks: 1
[08/01 12:50:12     93s] z: 8, totalTracks: 1
[08/01 12:50:12     93s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:12     93s] All LLGs are deleted
[08/01 12:50:12     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:12     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:12     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2807.6M, EPOCH TIME: 1754077812.240414
[08/01 12:50:12     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2807.6M, EPOCH TIME: 1754077812.240472
[08/01 12:50:12     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2807.6M, EPOCH TIME: 1754077812.241137
[08/01 12:50:12     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:12     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:12     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2807.6M, EPOCH TIME: 1754077812.241346
[08/01 12:50:12     93s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:12     93s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:12     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2807.6M, EPOCH TIME: 1754077812.243377
[08/01 12:50:12     93s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:12     93s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:12     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2807.6M, EPOCH TIME: 1754077812.244586
[08/01 12:50:12     93s] Fast DP-INIT is on for default
[08/01 12:50:12     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:12     93s] Atter site array init, number of instance map data is 0.
[08/01 12:50:12     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2807.6M, EPOCH TIME: 1754077812.245345
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:12     93s] OPERPROF:     Starting CMU at level 3, MEM:2807.6M, EPOCH TIME: 1754077812.246267
[08/01 12:50:12     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2807.6M, EPOCH TIME: 1754077812.246638
[08/01 12:50:12     93s] 
[08/01 12:50:12     93s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:12     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2807.6M, EPOCH TIME: 1754077812.246921
[08/01 12:50:12     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2807.6M, EPOCH TIME: 1754077812.246939
[08/01 12:50:12     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2823.6M, EPOCH TIME: 1754077812.247604
[08/01 12:50:12     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2823.6MB).
[08/01 12:50:12     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2823.6M, EPOCH TIME: 1754077812.247964
[08/01 12:50:12     93s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]   Removing CTS place status from clock tree and sinks.
[08/01 12:50:12     93s]   Removed CTS place status from 7 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[08/01 12:50:12     93s]   Legalizer reserving space for clock trees
[08/01 12:50:12     93s]   PostConditioning...
[08/01 12:50:12     93s]     PostConditioning active optimizations:
[08/01 12:50:12     93s]      - DRV fixing with initial upsizing, sizing and buffering
[08/01 12:50:12     93s]      - Skew fixing with sizing
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[08/01 12:50:12     93s]     Currently running CTS, using active skew data
[08/01 12:50:12     93s]     Reset bufferability constraints...
[08/01 12:50:12     93s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/01 12:50:12     93s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]     PostConditioning Upsizing To Fix DRVs...
[08/01 12:50:12     93s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:12     93s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Statistics: Fix DRVs (initial upsizing):
[08/01 12:50:12     93s]       ========================================
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Cell changes by Net Type:
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       top                0            0           0            0                    0                0
[08/01 12:50:12     93s]       trunk              0            0           0            0                    0                0
[08/01 12:50:12     93s]       leaf               0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Total              0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 12:50:12     93s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]         sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]         misc counts      : r=1, pp=0
[08/01 12:50:12     93s]         cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]         cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]         sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]         wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]         wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]         hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[08/01 12:50:12     93s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]         Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[08/01 12:50:12     93s]          Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
[08/01 12:50:12     93s]             min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]             max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
[08/01 12:50:12     93s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:12     93s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[08/01 12:50:12     93s]     Recomputing CTS skew targets...
[08/01 12:50:12     93s]     Resolving skew group constraints...
[08/01 12:50:12     93s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 12:50:12     93s]     Resolving skew group constraints done.
[08/01 12:50:12     93s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]     PostConditioning Fixing DRVs...
[08/01 12:50:12     93s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:12     93s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Statistics: Fix DRVs (cell sizing):
[08/01 12:50:12     93s]       ===================================
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Cell changes by Net Type:
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       top                0            0           0            0                    0                0
[08/01 12:50:12     93s]       trunk              0            0           0            0                    0                0
[08/01 12:50:12     93s]       leaf               0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Total              0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 12:50:12     93s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]         sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]         misc counts      : r=1, pp=0
[08/01 12:50:12     93s]         cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]         cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]         sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]         wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]         wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]         hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[08/01 12:50:12     93s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]         Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[08/01 12:50:12     93s]          Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
[08/01 12:50:12     93s]             min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]             max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]       Skew group summary after 'PostConditioning Fixing DRVs':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
[08/01 12:50:12     93s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:12     93s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   PostConditioning Fixing DRVs
[08/01 12:50:12     93s]     Buffering to fix DRVs...
[08/01 12:50:12     93s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/01 12:50:12     93s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:50:12     93s]     Inserted 0 buffers and inverters.
[08/01 12:50:12     93s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[08/01 12:50:12     93s]     CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[08/01 12:50:12     93s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/01 12:50:12     93s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]       sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]       misc counts      : r=1, pp=0
[08/01 12:50:12     93s]       cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]       cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]       sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]       wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]       wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]       hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[08/01 12:50:12     93s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/01 12:50:12     93s]       Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]       Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/01 12:50:12     93s]        Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[08/01 12:50:12     93s]       delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]       legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]       steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/01 12:50:12     93s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]           min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]           max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/01 12:50:12     93s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   Buffering to fix DRVs
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     Slew Diagnostics: After DRV fixing
[08/01 12:50:12     93s]     ==================================
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     Global Causes:
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     -----
[08/01 12:50:12     93s]     Cause
[08/01 12:50:12     93s]     -----
[08/01 12:50:12     93s]       (empty table)
[08/01 12:50:12     93s]     -----
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     Top 5 overslews:
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     ---------------------------------
[08/01 12:50:12     93s]     Overslew    Causes    Driving Pin
[08/01 12:50:12     93s]     ---------------------------------
[08/01 12:50:12     93s]       (empty table)
[08/01 12:50:12     93s]     ---------------------------------
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]     Cause    Occurences
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]       (empty table)
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     Violation diagnostics counts from the 0 nodes that have violations:
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]     Cause    Occurences
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]       (empty table)
[08/01 12:50:12     93s]     -------------------
[08/01 12:50:12     93s]     
[08/01 12:50:12     93s]     PostConditioning Fixing Skew by cell sizing...
[08/01 12:50:12     93s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Path optimization required 0 stage delay updates 
[08/01 12:50:12     93s]       Fixing short paths with downsize only
[08/01 12:50:12     93s]       Resized 0 clock insts to decrease delay.
[08/01 12:50:12     93s]       Path optimization required 0 stage delay updates 
[08/01 12:50:12     93s]       Resized 0 clock insts to increase delay.
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Statistics: Fix Skew (cell sizing):
[08/01 12:50:12     93s]       ===================================
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Cell changes by Net Type:
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       top                0            0           0            0                    0                0
[08/01 12:50:12     93s]       trunk              0            0           0            0                    0                0
[08/01 12:50:12     93s]       leaf               0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       Total              0            0           0            0                    0                0
[08/01 12:50:12     93s]       -------------------------------------------------------------------------------------------------
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 12:50:12     93s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 12:50:12     93s]       
[08/01 12:50:12     93s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]         sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]         misc counts      : r=1, pp=0
[08/01 12:50:12     93s]         cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]         cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]         sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]         wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]         wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]         hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[08/01 12:50:12     93s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]         Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[08/01 12:50:12     93s]          Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         delay calculator: calls=11105, total_wall_time=0.857s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]         legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]         steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]             min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]             max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[08/01 12:50:12     93s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:50:12     93s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     93s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[08/01 12:50:12     93s]     Reconnecting optimized routes...
[08/01 12:50:12     93s]     Reset timing graph...
[08/01 12:50:12     93s] Ignoring AAE DB Resetting ...
[08/01 12:50:12     93s]     Reset timing graph done.
[08/01 12:50:12     93s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[08/01 12:50:12     93s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]     Set dirty flag on 0 instances, 0 nets
[08/01 12:50:12     93s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[08/01 12:50:12     93s]   PostConditioning done.
[08/01 12:50:12     93s] Net route status summary:
[08/01 12:50:12     93s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:12     93s]   Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:50:12     93s]   Update timing and DAG stats after post-conditioning...
[08/01 12:50:12     93s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:12     93s] End AAE Lib Interpolated Model. (MEM=2814.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:12     93s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     93s]   Clock DAG stats after post-conditioning:
[08/01 12:50:12     93s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:12     93s]     sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:12     93s]     misc counts      : r=1, pp=0
[08/01 12:50:12     93s]     cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:12     93s]     cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:12     93s]     sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:12     93s]     wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:12     93s]     wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:12     93s]     hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:12     93s]   Clock DAG net violations after post-conditioning: none
[08/01 12:50:12     93s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/01 12:50:12     93s]     Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]     Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:12     93s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/01 12:50:12     93s]      Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:12     93s]   Clock DAG hash after post-conditioning: 4781225824099957561 13892107109259088850
[08/01 12:50:12     93s]   CTS services accumulated run-time stats after post-conditioning:
[08/01 12:50:12     93s]     delay calculator: calls=11113, total_wall_time=0.860s, mean_wall_time=0.077ms
[08/01 12:50:12     93s]     legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     93s]     steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     93s]   Primary reporting skew groups after post-conditioning:
[08/01 12:50:12     93s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]         min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:12     93s]         max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:12     93s]   Skew group summary after post-conditioning:
[08/01 12:50:12     93s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:12     93s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:50:12     94s]   Setting CTS place status to fixed for clock tree and sinks.
[08/01 12:50:12     94s]   numClockCells = 9, numClockCellsFixed = 9, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/01 12:50:12     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     94s] UM:*                                                                   CCOpt::Phase::PostConditioning
[08/01 12:50:12     94s]   Post-balance tidy up or trial balance steps...
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG stats at end of CTS:
[08/01 12:50:12     94s]   ==============================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------------------------------------------
[08/01 12:50:12     94s]   Cell type                 Count    Area      Capacitance
[08/01 12:50:12     94s]   --------------------------------------------------------
[08/01 12:50:12     94s]   Buffers                     7      52.934      91.521
[08/01 12:50:12     94s]   Inverters                   0       0.000       0.000
[08/01 12:50:12     94s]   Integrated Clock Gates      0       0.000       0.000
[08/01 12:50:12     94s]   Discrete Clock Gates        0       0.000       0.000
[08/01 12:50:12     94s]   Clock Logic                 0       0.000       0.000
[08/01 12:50:12     94s]   All                         7      52.934      91.521
[08/01 12:50:12     94s]   --------------------------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG sink counts at end of CTS:
[08/01 12:50:12     94s]   ====================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   -------------------------
[08/01 12:50:12     94s]   Sink type           Count
[08/01 12:50:12     94s]   -------------------------
[08/01 12:50:12     94s]   Regular              582
[08/01 12:50:12     94s]   Enable Latch           0
[08/01 12:50:12     94s]   Load Capacitance       0
[08/01 12:50:12     94s]   Antenna Diode          0
[08/01 12:50:12     94s]   Node Sink              0
[08/01 12:50:12     94s]   Total                582
[08/01 12:50:12     94s]   -------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG wire lengths at end of CTS:
[08/01 12:50:12     94s]   =====================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------
[08/01 12:50:12     94s]   Type     Wire Length
[08/01 12:50:12     94s]   --------------------
[08/01 12:50:12     94s]   Top          0.000
[08/01 12:50:12     94s]   Trunk      116.022
[08/01 12:50:12     94s]   Leaf      1875.650
[08/01 12:50:12     94s]   Total     1991.672
[08/01 12:50:12     94s]   --------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG hp wire lengths at end of CTS:
[08/01 12:50:12     94s]   ========================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   -----------------------
[08/01 12:50:12     94s]   Type     hp Wire Length
[08/01 12:50:12     94s]   -----------------------
[08/01 12:50:12     94s]   Top           0.000
[08/01 12:50:12     94s]   Trunk        86.660
[08/01 12:50:12     94s]   Leaf        586.285
[08/01 12:50:12     94s]   Total       672.945
[08/01 12:50:12     94s]   -----------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG capacitances at end of CTS:
[08/01 12:50:12     94s]   =====================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------------------------
[08/01 12:50:12     94s]   Type     Gate       Wire       Total
[08/01 12:50:12     94s]   --------------------------------------
[08/01 12:50:12     94s]   Top        0.000      0.000      0.000
[08/01 12:50:12     94s]   Trunk     91.521     12.552    104.073
[08/01 12:50:12     94s]   Leaf     521.893    194.989    716.882
[08/01 12:50:12     94s]   Total    613.414    207.541    820.955
[08/01 12:50:12     94s]   --------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG sink capacitances at end of CTS:
[08/01 12:50:12     94s]   ==========================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   -------------------------------------------------
[08/01 12:50:12     94s]   Total      Average    Std. Dev.    Min      Max
[08/01 12:50:12     94s]   -------------------------------------------------
[08/01 12:50:12     94s]   521.892     0.897       0.001      0.884    0.897
[08/01 12:50:12     94s]   -------------------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG net violations at end of CTS:
[08/01 12:50:12     94s]   =======================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   None
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/01 12:50:12     94s]   ====================================================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   Trunk       0.071       2       0.006       0.005      0.002    0.009    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 12:50:12     94s]   Leaf        0.071       6       0.019       0.001      0.018    0.020    {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG library cell distribution at end of CTS:
[08/01 12:50:12     94s]   ==================================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   ----------------------------------------
[08/01 12:50:12     94s]   Name       Type      Inst     Inst Area 
[08/01 12:50:12     94s]                        Count    (um^2)
[08/01 12:50:12     94s]   ----------------------------------------
[08/01 12:50:12     94s]   BUF_X32    buffer      1        13.034
[08/01 12:50:12     94s]   BUF_X16    buffer      6        39.900
[08/01 12:50:12     94s]   ----------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Clock DAG hash at end of CTS: 4781225824099957561 13892107109259088850
[08/01 12:50:12     94s]   CTS services accumulated run-time stats at end of CTS:
[08/01 12:50:12     94s]     delay calculator: calls=11113, total_wall_time=0.860s, mean_wall_time=0.077ms
[08/01 12:50:12     94s]     legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:12     94s]     steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Primary reporting skew groups summary at end of CTS:
[08/01 12:50:12     94s]   ====================================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.050     0.064     0.013       0.040         0.014           0.011           0.058        0.003     100% {0.050, 0.064}
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Skew group summary at end of CTS:
[08/01 12:50:12     94s]   =================================
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.050     0.064     0.013       0.040         0.014           0.011           0.058        0.003     100% {0.050, 0.064}
[08/01 12:50:12     94s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Found a total of 0 clock tree pins with a slew violation.
[08/01 12:50:12     94s]   
[08/01 12:50:12     94s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:12     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:12     94s] UM:*                                                                   Post-balance tidy up or trial balance steps
[08/01 12:50:12     94s] Synthesizing clock trees done.
[08/01 12:50:12     94s] Tidy Up And Update Timing...
[08/01 12:50:12     94s] External - Set all clocks to propagated mode...
[08/01 12:50:12     94s] Innovus updating I/O latencies
[08/01 12:50:12     94s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:12     94s] #################################################################################
[08/01 12:50:12     94s] # Design Stage: PreRoute
[08/01 12:50:12     94s] # Design Name: top
[08/01 12:50:12     94s] # Design Mode: 45nm
[08/01 12:50:12     94s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:12     94s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:12     94s] # Signoff Settings: SI Off 
[08/01 12:50:12     94s] #################################################################################
[08/01 12:50:12     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 2841.5M, InitMEM = 2841.5M)
[08/01 12:50:12     94s] Start delay calculation (fullDC) (1 T). (MEM=2841.46)
[08/01 12:50:12     94s] End AAE Lib Interpolated Model. (MEM=2853.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:13     94s] Total number of fetched objects 5925
[08/01 12:50:13     94s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:13     94s] Total number of fetched objects 5925
[08/01 12:50:13     94s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:13     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:13     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:13     94s] End delay calculation. (MEM=2873.29 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 12:50:13     94s] End delay calculation (fullDC). (MEM=2873.29 CPU=0:00:00.3 REAL=0:00:01.0)
[08/01 12:50:13     94s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2873.3M) ***
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0581198
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -early -max -rise -0.0581198 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0581198
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -late -max -rise -0.0581198 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0561196
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -early -max -fall -0.0561196 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0561196
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -late -max -fall -0.0561196 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0439708
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -early -min -rise -0.0439708 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0439708
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -late -min -rise -0.0439708 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0409443
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -early -min -fall -0.0409443 [get_pins clk]
[08/01 12:50:13     94s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0409443
[08/01 12:50:13     94s] 	 Executing: set_clock_latency -source -late -min -fall -0.0409443 [get_pins clk]
[08/01 12:50:13     94s] Setting all clocks to propagated mode.
[08/01 12:50:13     94s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 12:50:13     94s] Clock DAG stats after update timingGraph:
[08/01 12:50:13     94s]   cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[08/01 12:50:13     94s]   sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
[08/01 12:50:13     94s]   misc counts      : r=1, pp=0
[08/01 12:50:13     94s]   cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
[08/01 12:50:13     94s]   cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
[08/01 12:50:13     94s]   sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:50:13     94s]   wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
[08/01 12:50:13     94s]   wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
[08/01 12:50:13     94s]   hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
[08/01 12:50:13     94s] Clock DAG net violations after update timingGraph: none
[08/01 12:50:13     94s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/01 12:50:13     94s]   Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:13     94s]   Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:50:13     94s] Clock DAG library cell distribution after update timingGraph {count}:
[08/01 12:50:13     94s]    Bufs: BUF_X32: 1 BUF_X16: 6 
[08/01 12:50:13     94s] Clock DAG hash after update timingGraph: 4781225824099957561 13892107109259088850
[08/01 12:50:13     94s] CTS services accumulated run-time stats after update timingGraph:
[08/01 12:50:13     94s]   delay calculator: calls=11113, total_wall_time=0.860s, mean_wall_time=0.077ms
[08/01 12:50:13     94s]   legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:13     94s]   steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:13     94s] Primary reporting skew groups after update timingGraph:
[08/01 12:50:13     94s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:13     94s]       min path sink: acc_reg_out_reg[6]6/CK
[08/01 12:50:13     94s]       max path sink: acc_reg_out_reg[5]11/CK
[08/01 12:50:13     94s] Skew group summary after update timingGraph:
[08/01 12:50:13     94s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
[08/01 12:50:13     94s] Logging CTS constraint violations...
[08/01 12:50:13     94s]   No violations found.
[08/01 12:50:13     94s] Logging CTS constraint violations done.
[08/01 12:50:13     94s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 12:50:13     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:13     94s] UM:*                                                                   Tidy Up And Update Timing
[08/01 12:50:13     94s] Runtime done. (took cpu=0:00:15.6 real=0:00:15.7)
[08/01 12:50:13     94s] Runtime Report Coverage % = 62.3
[08/01 12:50:13     94s] Runtime Summary
[08/01 12:50:13     94s] ===============
[08/01 12:50:13     94s] Clock Runtime:  (57%) Core CTS           5.58 (Init 1.17, Construction 1.52, Implementation 2.09, eGRPC 0.29, PostConditioning 0.17, Other 0.35)
[08/01 12:50:13     94s] Clock Runtime:  (30%) CTS services       2.95 (RefinePlace 0.27, EarlyGlobalClock 0.38, NanoRoute 2.20, ExtractRC 0.10, TimingAnalysis 0.00)
[08/01 12:50:13     94s] Clock Runtime:  (12%) Other CTS          1.26 (Init 0.18, CongRepair/EGR-DP 0.30, TimingUpdate 0.78, Other 0.00)
[08/01 12:50:13     94s] Clock Runtime: (100%) Total              9.80
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] Runtime Summary:
[08/01 12:50:13     94s] ================
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:13     94s] wall   % time  children  called  name
[08/01 12:50:13     94s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:13     94s] 15.73  100.00   15.73      0       
[08/01 12:50:13     94s] 15.73  100.00    9.80      1     Runtime
[08/01 12:50:13     94s]  0.07    0.47    0.04      1     CCOpt::Phase::Initialization
[08/01 12:50:13     94s]  0.04    0.23    0.04      1       Check Prerequisites
[08/01 12:50:13     94s]  0.04    0.23    0.00      1         Leaving CCOpt scope - CheckPlace
[08/01 12:50:13     94s]  1.24    7.91    1.20      1     CCOpt::Phase::PreparingToBalance
[08/01 12:50:13     94s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/01 12:50:13     94s]  0.15    0.94    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/01 12:50:13     94s]  0.03    0.20    0.03      1       Legalization setup
[08/01 12:50:13     94s]  0.02    0.12    0.00      2         Leaving CCOpt scope - Initializing placement interface
[08/01 12:50:13     94s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/01 12:50:13     94s]  1.02    6.48    0.00      1       Validating CTS configuration
[08/01 12:50:13     94s]  0.00    0.00    0.00      1         Checking module port directions
[08/01 12:50:13     94s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[08/01 12:50:13     94s]  0.04    0.24    0.02      1     Preparing To Balance
[08/01 12:50:13     94s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 12:50:13     94s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 12:50:13     94s]  2.09   13.29    2.04      1     CCOpt::Phase::Construction
[08/01 12:50:13     94s]  0.94    6.00    0.90      1       Stage::Clustering
[08/01 12:50:13     94s]  0.44    2.80    0.37      1         Clustering
[08/01 12:50:13     94s]  0.02    0.13    0.00      1           Initialize for clustering
[08/01 12:50:13     94s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[08/01 12:50:13     94s]  0.16    1.04    0.01      1           Bottom-up phase
[08/01 12:50:13     94s]  0.01    0.08    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.18    1.16    0.18      1           Legalizing clock trees
[08/01 12:50:13     94s]  0.15    0.93    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/01 12:50:13     94s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[08/01 12:50:13     94s]  0.01    0.04    0.00      1             Leaving CCOpt scope - Initializing placement interface
[08/01 12:50:13     94s]  0.02    0.10    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.46    2.89    0.44      1         CongRepair After Initial Clustering
[08/01 12:50:13     94s]  0.39    2.49    0.30      1           Leaving CCOpt scope - Early Global Route
[08/01 12:50:13     94s]  0.14    0.92    0.00      1             Early Global Route - eGR only step
[08/01 12:50:13     94s]  0.15    0.97    0.00      1             Congestion Repair
[08/01 12:50:13     94s]  0.03    0.22    0.00      1           Leaving CCOpt scope - extractRC
[08/01 12:50:13     94s]  0.02    0.10    0.00      1           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.05    0.30    0.01      1       Stage::DRV Fixing
[08/01 12:50:13     94s]  0.01    0.04    0.00      1         Fixing clock tree slew time and max cap violations
[08/01 12:50:13     94s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/01 12:50:13     94s]  1.05    6.67    0.95      1       Stage::Insertion Delay Reduction
[08/01 12:50:13     94s]  0.19    1.23    0.00      1         Removing unnecessary root buffering
[08/01 12:50:13     94s]  0.00    0.03    0.00      1         Removing unconstrained drivers
[08/01 12:50:13     94s]  0.02    0.11    0.00      1         Reducing insertion delay 1
[08/01 12:50:13     94s]  0.19    1.23    0.00      1         Removing longest path buffering
[08/01 12:50:13     94s]  0.54    3.43    0.00      1         Reducing insertion delay 2
[08/01 12:50:13     94s]  2.11   13.40    2.04      1     CCOpt::Phase::Implementation
[08/01 12:50:13     94s]  0.43    2.72    0.38      1       Stage::Reducing Power
[08/01 12:50:13     94s]  0.01    0.05    0.00      1         Improving clock tree routing
[08/01 12:50:13     94s]  0.36    2.29    0.00      1         Reducing clock tree power 1
[08/01 12:50:13     94s]  0.00    0.01    0.00      3           Legalizing clock trees
[08/01 12:50:13     94s]  0.01    0.04    0.00      1         Reducing clock tree power 2
[08/01 12:50:13     94s]  0.34    2.13    0.25      1       Stage::Balancing
[08/01 12:50:13     94s]  0.18    1.12    0.08      1         Approximately balancing fragments step
[08/01 12:50:13     94s]  0.02    0.14    0.00      1           Resolve constraints - Approximately balancing fragments
[08/01 12:50:13     94s]  0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 12:50:13     94s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[08/01 12:50:13     94s]  0.04    0.25    0.00      1           Approximately balancing fragments bottom up
[08/01 12:50:13     94s]  0.01    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[08/01 12:50:13     94s]  0.01    0.05    0.00      1         Improving fragments clock skew
[08/01 12:50:13     94s]  0.05    0.33    0.01      1         Approximately balancing step
[08/01 12:50:13     94s]  0.01    0.06    0.00      1           Resolve constraints - Approximately balancing
[08/01 12:50:13     94s]  0.01    0.03    0.00      1           Approximately balancing, wire and cell delays
[08/01 12:50:13     94s]  0.00    0.03    0.00      1         Fixing clock tree overload
[08/01 12:50:13     94s]  0.01    0.04    0.00      1         Approximately balancing paths
[08/01 12:50:13     94s]  1.25    7.93    1.14      1       Stage::Polishing
[08/01 12:50:13     94s]  0.01    0.09    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.00    0.03    0.00      1         Merging balancing drivers for power
[08/01 12:50:13     94s]  0.01    0.05    0.00      1         Improving clock skew
[08/01 12:50:13     94s]  0.62    3.91    0.60      1         Moving gates to reduce wire capacitance
[08/01 12:50:13     94s]  0.01    0.04    0.00      2           Artificially removing short and long paths
[08/01 12:50:13     94s]  0.11    0.73    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[08/01 12:50:13     94s]  0.00    0.02    0.00      1             Legalizing clock trees
[08/01 12:50:13     94s]  0.24    1.53    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[08/01 12:50:13     94s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 12:50:13     94s]  0.07    0.47    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[08/01 12:50:13     94s]  0.00    0.02    0.00      1             Legalizing clock trees
[08/01 12:50:13     94s]  0.17    1.08    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[08/01 12:50:13     94s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 12:50:13     94s]  0.14    0.92    0.00      1         Reducing clock tree power 3
[08/01 12:50:13     94s]  0.00    0.02    0.00      1           Artificially removing short and long paths
[08/01 12:50:13     94s]  0.00    0.00    0.00      1           Legalizing clock trees
[08/01 12:50:13     94s]  0.01    0.04    0.00      1         Improving insertion delay
[08/01 12:50:13     94s]  0.35    2.19    0.28      1         Wire Opt OverFix
[08/01 12:50:13     94s]  0.25    1.58    0.24      1           Wire Reduction extra effort
[08/01 12:50:13     94s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[08/01 12:50:13     94s]  0.00    0.01    0.00      1             Global shorten wires A0
[08/01 12:50:13     94s]  0.19    1.23    0.00      2             Move For Wirelength - core
[08/01 12:50:13     94s]  0.00    0.03    0.00      1             Global shorten wires A1
[08/01 12:50:13     94s]  0.03    0.18    0.00      1             Global shorten wires B
[08/01 12:50:13     94s]  0.01    0.06    0.00      1             Move For Wirelength - branch
[08/01 12:50:13     94s]  0.03    0.20    0.01      1           Optimizing orientation
[08/01 12:50:13     94s]  0.01    0.08    0.00      1             FlipOpt
[08/01 12:50:13     94s]  0.03    0.20    0.03      1       Stage::Updating netlist
[08/01 12:50:13     94s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/01 12:50:13     94s]  0.02    0.12    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/01 12:50:13     94s]  0.57    3.61    0.47      1     CCOpt::Phase::eGRPC
[08/01 12:50:13     94s]  0.18    1.14    0.14      1       Leaving CCOpt scope - Routing Tools
[08/01 12:50:13     94s]  0.14    0.88    0.00      1         Early Global Route - eGR only step
[08/01 12:50:13     94s]  0.03    0.21    0.00      1       Leaving CCOpt scope - extractRC
[08/01 12:50:13     94s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 12:50:13     94s]  0.02    0.10    0.02      1       Reset bufferability constraints
[08/01 12:50:13     94s]  0.02    0.10    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.03    0.19    0.00      1       eGRPC Moving buffers
[08/01 12:50:13     94s]  0.00    0.01    0.00      1         Violation analysis
[08/01 12:50:13     94s]  0.07    0.43    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 12:50:13     94s]  0.00    0.01    0.00      1         Artificially removing long paths
[08/01 12:50:13     94s]  0.01    0.04    0.00      1       eGRPC Fixing DRVs
[08/01 12:50:13     94s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[08/01 12:50:13     94s]  0.01    0.06    0.00      1       Violation analysis
[08/01 12:50:13     94s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 12:50:13     94s]  0.11    0.69    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/01 12:50:13     94s]  2.71   17.22    2.69      1     CCOpt::Phase::Routing
[08/01 12:50:13     94s]  2.65   16.83    2.49      1       Leaving CCOpt scope - Routing Tools
[08/01 12:50:13     94s]  0.14    0.91    0.00      1         Early Global Route - eGR->Nr High Frequency step
[08/01 12:50:13     94s]  2.20   13.99    0.00      1         NanoRoute
[08/01 12:50:13     94s]  0.14    0.91    0.00      1         Route Remaining Unrouted Nets
[08/01 12:50:13     94s]  0.03    0.21    0.00      1       Leaving CCOpt scope - extractRC
[08/01 12:50:13     94s]  0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.17    1.08    0.07      1     CCOpt::Phase::PostConditioning
[08/01 12:50:13     94s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 12:50:13     94s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/01 12:50:13     94s]  0.01    0.05    0.00      1       PostConditioning Upsizing To Fix DRVs
[08/01 12:50:13     94s]  0.02    0.11    0.00      1       Recomputing CTS skew targets
[08/01 12:50:13     94s]  0.01    0.03    0.00      1       PostConditioning Fixing DRVs
[08/01 12:50:13     94s]  0.01    0.05    0.00      1       Buffering to fix DRVs
[08/01 12:50:13     94s]  0.01    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[08/01 12:50:13     94s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[08/01 12:50:13     94s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/01 12:50:13     94s]  0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 12:50:13     94s]  0.01    0.05    0.00      1     Post-balance tidy up or trial balance steps
[08/01 12:50:13     94s]  0.79    5.00    0.78      1     Tidy Up And Update Timing
[08/01 12:50:13     94s]  0.78    4.95    0.00      1       External - Set all clocks to propagated mode
[08/01 12:50:13     94s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 12:50:13     94s] Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:50:13     94s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2854.1M, EPOCH TIME: 1754077813.281350
[08/01 12:50:13     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:582).
[08/01 12:50:13     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     94s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:2750.1M, EPOCH TIME: 1754077813.294229
[08/01 12:50:13     94s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:13     94s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:01:34.9/0:04:59.5 (0.3), mem = 2750.1M
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] =============================================================================================
[08/01 12:50:13     94s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[08/01 12:50:13     94s] =============================================================================================
[08/01 12:50:13     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:13     94s] ---------------------------------------------------------------------------------------------
[08/01 12:50:13     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:13     94s] [ IncrReplace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:13     94s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (   6.1 % )     0:00:00.6 /  0:00:00.5    0.8
[08/01 12:50:13     94s] [ DetailRoute            ]      1   0:00:01.7  (  16.6 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 12:50:13     94s] [ ExtractRC              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:13     94s] [ FullDelayCalc          ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:50:13     94s] [ MISC                   ]          0:00:07.0  (  70.7 % )     0:00:07.0 /  0:00:07.0    1.0
[08/01 12:50:13     94s] ---------------------------------------------------------------------------------------------
[08/01 12:50:13     94s]  CTS #1 TOTAL                       0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:09.8    1.0
[08/01 12:50:13     94s] ---------------------------------------------------------------------------------------------
[08/01 12:50:13     94s] 
[08/01 12:50:13     94s] Synthesizing clock trees with CCOpt done.
[08/01 12:50:13     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:13     94s] UM:*                                                                   cts
[08/01 12:50:13     94s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 12:50:13     94s] Type 'man IMPSP-9025' for more detail.
[08/01 12:50:13     94s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1998.6M, totSessionCpu=0:01:35 **
[08/01 12:50:13     94s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 12:50:13     94s] GigaOpt running with 1 threads.
[08/01 12:50:13     94s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:34.9/0:04:59.5 (0.3), mem = 2750.1M
[08/01 12:50:13     94s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 12:50:13     95s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 12:50:13     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2758.9M, EPOCH TIME: 1754077813.459203
[08/01 12:50:13     95s] Processing tracks to init pin-track alignment.
[08/01 12:50:13     95s] z: 2, totalTracks: 1
[08/01 12:50:13     95s] z: 4, totalTracks: 1
[08/01 12:50:13     95s] z: 6, totalTracks: 1
[08/01 12:50:13     95s] z: 8, totalTracks: 1
[08/01 12:50:13     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:13     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2758.9M, EPOCH TIME: 1754077813.461749
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:13     95s] OPERPROF:     Starting CMU at level 3, MEM:2758.9M, EPOCH TIME: 1754077813.464587
[08/01 12:50:13     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2758.9M, EPOCH TIME: 1754077813.464993
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:13     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2758.9M, EPOCH TIME: 1754077813.465234
[08/01 12:50:13     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2758.9M, EPOCH TIME: 1754077813.465250
[08/01 12:50:13     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2774.9M, EPOCH TIME: 1754077813.465751
[08/01 12:50:13     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2774.9MB).
[08/01 12:50:13     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2774.9M, EPOCH TIME: 1754077813.466055
[08/01 12:50:13     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2774.9M, EPOCH TIME: 1754077813.466095
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2774.9M, EPOCH TIME: 1754077813.475793
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] Creating Lib Analyzer ...
[08/01 12:50:13     95s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:13     95s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:13     95s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:13     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=2780.9M
[08/01 12:50:13     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=2780.9M
[08/01 12:50:13     95s] Creating Lib Analyzer, finished. 
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:13     95s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:13     95s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 12:50:13     95s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:50:13     95s] Effort level <high> specified for reg2reg path_group
[08/01 12:50:13     95s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2022.1M, totSessionCpu=0:01:35 **
[08/01 12:50:13     95s] *** opt_design -post_cts ***
[08/01 12:50:13     95s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 12:50:13     95s] Hold Target Slack: user slack 0
[08/01 12:50:13     95s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 12:50:13     95s] set_db opt_useful_skew_eco_route false
[08/01 12:50:13     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2782.9M, EPOCH TIME: 1754077813.750955
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:13     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2782.9M, EPOCH TIME: 1754077813.754182
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] Multi-VT timing optimization disabled based on library information.
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:13     95s] Deleting Lib Analyzer.
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:13     95s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:13     95s] Summary for sequential cells identification: 
[08/01 12:50:13     95s]   Identified SBFF number: 16
[08/01 12:50:13     95s]   Identified MBFF number: 0
[08/01 12:50:13     95s]   Identified SB Latch number: 0
[08/01 12:50:13     95s]   Identified MB Latch number: 0
[08/01 12:50:13     95s]   Not identified SBFF number: 0
[08/01 12:50:13     95s]   Not identified MBFF number: 0
[08/01 12:50:13     95s]   Not identified SB Latch number: 0
[08/01 12:50:13     95s]   Not identified MB Latch number: 0
[08/01 12:50:13     95s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:13     95s]  Visiting view : nangate_view_setup
[08/01 12:50:13     95s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:13     95s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:13     95s]  Visiting view : nangate_view_hold
[08/01 12:50:13     95s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:13     95s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:13     95s] TLC MultiMap info (StdDelay):
[08/01 12:50:13     95s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:13     95s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:13     95s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:13     95s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:13     95s]  Setting StdDelay to: 8.5ps
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:13     95s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2782.9M, EPOCH TIME: 1754077813.773840
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] All LLGs are deleted
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2782.9M, EPOCH TIME: 1754077813.773910
[08/01 12:50:13     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2782.9M, EPOCH TIME: 1754077813.773935
[08/01 12:50:13     95s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2776.9M, EPOCH TIME: 1754077813.774205
[08/01 12:50:13     95s] Start to check current routing status for nets...
[08/01 12:50:13     95s] All nets are already routed correctly.
[08/01 12:50:13     95s] End to check current routing status for nets (mem=2776.9M)
[08/01 12:50:13     95s] All LLGs are deleted
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2776.9M, EPOCH TIME: 1754077813.793885
[08/01 12:50:13     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2776.9M, EPOCH TIME: 1754077813.793928
[08/01 12:50:13     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2776.9M, EPOCH TIME: 1754077813.794624
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2776.9M, EPOCH TIME: 1754077813.794808
[08/01 12:50:13     95s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:13     95s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:13     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2776.9M, EPOCH TIME: 1754077813.796741
[08/01 12:50:13     95s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:13     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:13     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2776.9M, EPOCH TIME: 1754077813.797868
[08/01 12:50:13     95s] Fast DP-INIT is on for default
[08/01 12:50:13     95s] Atter site array init, number of instance map data is 0.
[08/01 12:50:13     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2776.9M, EPOCH TIME: 1754077813.798680
[08/01 12:50:13     95s] 
[08/01 12:50:13     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:13     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2776.9M, EPOCH TIME: 1754077813.799303
[08/01 12:50:13     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:13     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:13     95s] Starting delay calculation for Setup views
[08/01 12:50:13     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:13     95s] #################################################################################
[08/01 12:50:13     95s] # Design Stage: PreRoute
[08/01 12:50:13     95s] # Design Name: top
[08/01 12:50:13     95s] # Design Mode: 45nm
[08/01 12:50:13     95s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:13     95s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:13     95s] # Signoff Settings: SI Off 
[08/01 12:50:13     95s] #################################################################################
[08/01 12:50:13     95s] Calculate delays in BcWc mode...
[08/01 12:50:13     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2774.9M, InitMEM = 2774.9M)
[08/01 12:50:13     95s] Start delay calculation (fullDC) (1 T). (MEM=2774.95)
[08/01 12:50:13     95s] End AAE Lib Interpolated Model. (MEM=2786.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:14     96s] Total number of fetched objects 5925
[08/01 12:50:14     96s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:14     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:14     96s] End delay calculation. (MEM=2818.16 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:50:14     96s] End delay calculation (fullDC). (MEM=2818.16 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:14     96s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2818.2M) ***
[08/01 12:50:14     96s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:36 mem=2818.2M)
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] ------------------------------------------------------------------
[08/01 12:50:14     96s]              Initial Summary
[08/01 12:50:14     96s] ------------------------------------------------------------------
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] Setup views included:
[08/01 12:50:14     96s]  nangate_view_setup 
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] +--------------------+---------+---------+---------+
[08/01 12:50:14     96s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:50:14     96s] +--------------------+---------+---------+---------+
[08/01 12:50:14     96s] |           WNS (ns):| -0.005  | -0.005  |  0.943  |
[08/01 12:50:14     96s] |           TNS (ns):| -0.041  | -0.041  |  0.000  |
[08/01 12:50:14     96s] |    Violating Paths:|   13    |   13    |    0    |
[08/01 12:50:14     96s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:14     96s] +--------------------+---------+---------+---------+
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] +----------------+-------------------------------+------------------+
[08/01 12:50:14     96s] |                |              Real             |       Total      |
[08/01 12:50:14     96s] |    DRVs        +------------------+------------+------------------|
[08/01 12:50:14     96s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:50:14     96s] +----------------+------------------+------------+------------------+
[08/01 12:50:14     96s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:14     96s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:14     96s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:14     96s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:14     96s] +----------------+------------------+------------+------------------+
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2834.2M, EPOCH TIME: 1754077814.705790
[08/01 12:50:14     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:14     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2834.2M, EPOCH TIME: 1754077814.709085
[08/01 12:50:14     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:14     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] Density: 70.511%
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] ------------------------------------------------------------------
[08/01 12:50:14     96s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2036.0M, totSessionCpu=0:01:36 **
[08/01 12:50:14     96s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:36.3/0:05:00.9 (0.3), mem = 2790.2M
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] =============================================================================================
[08/01 12:50:14     96s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/01 12:50:14     96s] =============================================================================================
[08/01 12:50:14     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:14     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:14     96s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:14     96s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:50:14     96s] [ DrvReport              ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:50:14     96s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:14     96s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:14     96s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:14     96s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:14     96s] [ TimingUpdate           ]      1   0:00:00.2  (  13.2 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:50:14     96s] [ FullDelayCalc          ]      1   0:00:00.7  (  48.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:14     96s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:50:14     96s] [ MISC                   ]          0:00:00.3  (  21.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:14     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:14     96s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 12:50:14     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] ** INFO : this run is activating low effort ccoptDesign flow
[08/01 12:50:14     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:14     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=2790.2M
[08/01 12:50:14     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2790.2M, EPOCH TIME: 1754077814.712660
[08/01 12:50:14     96s] Processing tracks to init pin-track alignment.
[08/01 12:50:14     96s] z: 2, totalTracks: 1
[08/01 12:50:14     96s] z: 4, totalTracks: 1
[08/01 12:50:14     96s] z: 6, totalTracks: 1
[08/01 12:50:14     96s] z: 8, totalTracks: 1
[08/01 12:50:14     96s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:14     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2790.2M, EPOCH TIME: 1754077814.714974
[08/01 12:50:14     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:14     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2790.2M, EPOCH TIME: 1754077814.717862
[08/01 12:50:14     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2790.2M, EPOCH TIME: 1754077814.717898
[08/01 12:50:14     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2790.2M, EPOCH TIME: 1754077814.718252
[08/01 12:50:14     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2790.2MB).
[08/01 12:50:14     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2790.2M, EPOCH TIME: 1754077814.718594
[08/01 12:50:14     96s] InstCnt mismatch: prevInstCnt = 4653, ttlInstCnt = 4660
[08/01 12:50:14     96s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:14     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=2790.2M
[08/01 12:50:14     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2790.2M, EPOCH TIME: 1754077814.722338
[08/01 12:50:14     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:14     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:14     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2790.2M, EPOCH TIME: 1754077814.731028
[08/01 12:50:14     96s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:14     96s] OPTC: m1 20.0 20.0
[08/01 12:50:14     96s] #optDebug: fT-E <X 2 0 0 1>
[08/01 12:50:14     96s] #optDebug: fT-E <X 2 0 0 1>
[08/01 12:50:14     96s] -congRepairInPostCTS false                 # bool, default=false, private
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:14     96s] Summary for sequential cells identification: 
[08/01 12:50:14     96s]   Identified SBFF number: 16
[08/01 12:50:14     96s]   Identified MBFF number: 0
[08/01 12:50:14     96s]   Identified SB Latch number: 0
[08/01 12:50:14     96s]   Identified MB Latch number: 0
[08/01 12:50:14     96s]   Not identified SBFF number: 0
[08/01 12:50:14     96s]   Not identified MBFF number: 0
[08/01 12:50:14     96s]   Not identified SB Latch number: 0
[08/01 12:50:14     96s]   Not identified MB Latch number: 0
[08/01 12:50:14     96s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:14     96s]  Visiting view : nangate_view_setup
[08/01 12:50:14     96s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:14     96s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:14     96s]  Visiting view : nangate_view_hold
[08/01 12:50:14     96s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:14     96s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:14     96s] TLC MultiMap info (StdDelay):
[08/01 12:50:14     96s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:14     96s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:14     96s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:14     96s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:14     96s]  Setting StdDelay to: 8.5ps
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:14     96s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 12:50:14     96s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 12:50:14     96s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 12:50:14     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.16
[08/01 12:50:14     96s] ### Creating RouteCongInterface, started
[08/01 12:50:14     96s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.5/0:05:01.1 (0.3), mem = 2792.2M
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] Creating Lib Analyzer ...
[08/01 12:50:14     96s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:14     96s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:14     96s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:14     96s] 
[08/01 12:50:14     96s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:15     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2796.2M
[08/01 12:50:15     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2796.2M
[08/01 12:50:15     96s] Creating Lib Analyzer, finished. 
[08/01 12:50:15     96s] #optDebug: Start CG creation (mem=2796.2M)
[08/01 12:50:15     96s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 12:50:15     96s] (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgPrt (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgEgp (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgPbk (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgNrb(cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgObs (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgCon (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s]  ...processing cgPdm (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2975.9M)
[08/01 12:50:15     96s] {MMLU 8 8 5607}
[08/01 12:50:15     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] #optDebug: {0, 1.000}
[08/01 12:50:15     96s] ### Creating RouteCongInterface, finished
[08/01 12:50:15     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.16
[08/01 12:50:15     96s] Updated routing constraints on 0 nets.
[08/01 12:50:15     96s] Bottom Preferred Layer:
[08/01 12:50:15     96s] +---------------+------------+----------+
[08/01 12:50:15     96s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:15     96s] +---------------+------------+----------+
[08/01 12:50:15     96s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:15     96s] +---------------+------------+----------+
[08/01 12:50:15     96s] Via Pillar Rule:
[08/01 12:50:15     96s]     None
[08/01 12:50:15     96s] Finished writing unified metrics of routing constraints.
[08/01 12:50:15     96s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:36.7/0:05:01.3 (0.3), mem = 2975.9M
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] =============================================================================================
[08/01 12:50:15     96s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.18-s099_1
[08/01 12:50:15     96s] =============================================================================================
[08/01 12:50:15     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:15     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     96s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  65.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:15     96s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  33.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:15     96s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     96s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:15     96s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] End: GigaOpt Route Type Constraints Refinement
[08/01 12:50:15     96s] Deleting Lib Analyzer.
[08/01 12:50:15     96s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.7/0:05:01.3 (0.3), mem = 2975.9M
[08/01 12:50:15     96s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:15     96s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:15     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:50:15     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.17
[08/01 12:50:15     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:15     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2975.9M, EPOCH TIME: 1754077815.160360
[08/01 12:50:15     96s] Processing tracks to init pin-track alignment.
[08/01 12:50:15     96s] z: 2, totalTracks: 1
[08/01 12:50:15     96s] z: 4, totalTracks: 1
[08/01 12:50:15     96s] z: 6, totalTracks: 1
[08/01 12:50:15     96s] z: 8, totalTracks: 1
[08/01 12:50:15     96s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:15     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2975.9M, EPOCH TIME: 1754077815.162952
[08/01 12:50:15     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:15     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2975.9M, EPOCH TIME: 1754077815.166094
[08/01 12:50:15     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2975.9M, EPOCH TIME: 1754077815.166128
[08/01 12:50:15     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2975.9M, EPOCH TIME: 1754077815.166528
[08/01 12:50:15     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.9MB).
[08/01 12:50:15     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:2975.9M, EPOCH TIME: 1754077815.166873
[08/01 12:50:15     96s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:15     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] ### Creating RouteCongInterface, started
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] Creating Lib Analyzer ...
[08/01 12:50:15     96s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:15     96s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:15     96s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:15     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] Creating Lib Analyzer, finished. 
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:15     96s] 
[08/01 12:50:15     96s] #optDebug: {0, 1.000}
[08/01 12:50:15     96s] ### Creating RouteCongInterface, finished
[08/01 12:50:15     96s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:15     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2975.9M
[08/01 12:50:15     96s] Usable buffer cells for single buffer setup transform:
[08/01 12:50:15     96s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 12:50:15     96s] Number of usable buffer cells above: 9
[08/01 12:50:15     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2994.9M, EPOCH TIME: 1754077815.396975
[08/01 12:50:15     97s] Found 0 hard placement blockage before merging.
[08/01 12:50:15     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2994.9M, EPOCH TIME: 1754077815.397098
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] Netlist preparation processing... 
[08/01 12:50:15     97s] Removed 0 instance
[08/01 12:50:15     97s] *info: Marking 0 isolation instances dont touch
[08/01 12:50:15     97s] *info: Marking 0 level shifter instances dont touch
[08/01 12:50:15     97s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:15     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2991.9M, EPOCH TIME: 1754077815.408044
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2906.9M, EPOCH TIME: 1754077815.416458
[08/01 12:50:15     97s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:15     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.17
[08/01 12:50:15     97s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:37.0/0:05:01.6 (0.3), mem = 2906.9M
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] =============================================================================================
[08/01 12:50:15     97s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.18-s099_1
[08/01 12:50:15     97s] =============================================================================================
[08/01 12:50:15     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  62.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:15     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:15     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:15     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ MISC                   ]          0:00:00.1  (  22.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] *** Starting optimizing excluded clock nets MEM= 2906.9M) ***
[08/01 12:50:15     97s] *info: No excluded clock nets to be optimized.
[08/01 12:50:15     97s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.9M) ***
[08/01 12:50:15     97s] *** Starting optimizing excluded clock nets MEM= 2906.9M) ***
[08/01 12:50:15     97s] *info: No excluded clock nets to be optimized.
[08/01 12:50:15     97s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.9M) ***
[08/01 12:50:15     97s] Info: Done creating the CCOpt slew target map.
[08/01 12:50:15     97s] Begin: GigaOpt high fanout net optimization
[08/01 12:50:15     97s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 12:50:15     97s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 12:50:15     97s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:50:15     97s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 12:50:15     97s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.0/0:05:01.6 (0.3), mem = 2906.9M
[08/01 12:50:15     97s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:15     97s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:15     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.18
[08/01 12:50:15     97s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:15     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2906.9M
[08/01 12:50:15     97s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:50:15     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2906.9M, EPOCH TIME: 1754077815.429983
[08/01 12:50:15     97s] Processing tracks to init pin-track alignment.
[08/01 12:50:15     97s] z: 2, totalTracks: 1
[08/01 12:50:15     97s] z: 4, totalTracks: 1
[08/01 12:50:15     97s] z: 6, totalTracks: 1
[08/01 12:50:15     97s] z: 8, totalTracks: 1
[08/01 12:50:15     97s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:15     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2906.9M, EPOCH TIME: 1754077815.432316
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:15     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:2906.9M, EPOCH TIME: 1754077815.435930
[08/01 12:50:15     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2906.9M, EPOCH TIME: 1754077815.435979
[08/01 12:50:15     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2906.9M, EPOCH TIME: 1754077815.436292
[08/01 12:50:15     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2906.9MB).
[08/01 12:50:15     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:2906.9M, EPOCH TIME: 1754077815.436633
[08/01 12:50:15     97s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:15     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2906.9M
[08/01 12:50:15     97s] ### Creating RouteCongInterface, started
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] #optDebug: {0, 1.000}
[08/01 12:50:15     97s] ### Creating RouteCongInterface, finished
[08/01 12:50:15     97s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:15     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2906.9M
[08/01 12:50:15     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2906.9M
[08/01 12:50:15     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/01 12:50:15     97s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:50:15     97s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:50:15     97s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 12:50:15     97s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:50:15     97s] [GPS-DRV] All active and enabled setup views
[08/01 12:50:15     97s] [GPS-DRV]     nangate_view_setup
[08/01 12:50:15     97s] [GPS-DRV] maxTran off
[08/01 12:50:15     97s] [GPS-DRV] maxCap off
[08/01 12:50:15     97s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:50:15     97s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 12:50:15     97s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:50:15     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2964.1M, EPOCH TIME: 1754077815.549379
[08/01 12:50:15     97s] Found 0 hard placement blockage before merging.
[08/01 12:50:15     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2964.1M, EPOCH TIME: 1754077815.549463
[08/01 12:50:15     97s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:15     97s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:50:15     97s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:15     97s] |   70.51%|        -|  -0.005|  -0.041|   0:00:00.0| 2964.1M|
[08/01 12:50:15     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/01 12:50:15     97s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:50:15     97s] |   70.51%|        -|  -0.005|  -0.041|   0:00:00.0| 2964.1M|
[08/01 12:50:15     97s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2964.1M) ***
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] ###############################################################################
[08/01 12:50:15     97s] #
[08/01 12:50:15     97s] #  Large fanout net report:  
[08/01 12:50:15     97s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:50:15     97s] #     - current density: 70.51
[08/01 12:50:15     97s] #
[08/01 12:50:15     97s] #  List of high fanout nets:
[08/01 12:50:15     97s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:50:15     97s] #
[08/01 12:50:15     97s] ###############################################################################
[08/01 12:50:15     97s] Bottom Preferred Layer:
[08/01 12:50:15     97s] +---------------+------------+----------+
[08/01 12:50:15     97s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:15     97s] +---------------+------------+----------+
[08/01 12:50:15     97s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:15     97s] +---------------+------------+----------+
[08/01 12:50:15     97s] Via Pillar Rule:
[08/01 12:50:15     97s]     None
[08/01 12:50:15     97s] Finished writing unified metrics of routing constraints.
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] =======================================================================
[08/01 12:50:15     97s]                 Reasons for remaining drv violations
[08/01 12:50:15     97s] =======================================================================
[08/01 12:50:15     97s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] HFNFixing failure reasons
[08/01 12:50:15     97s] ------------------------------------------------
[08/01 12:50:15     97s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:15     97s] Total-nets :: 5607, Stn-nets :: 38, ratio :: 0.677724 %, Total-len 48204.2, Stn-len 1.392
[08/01 12:50:15     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2945.0M, EPOCH TIME: 1754077815.585073
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2907.0M, EPOCH TIME: 1754077815.592863
[08/01 12:50:15     97s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:15     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.18
[08/01 12:50:15     97s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:37.2/0:05:01.8 (0.3), mem = 2907.0M
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] =============================================================================================
[08/01 12:50:15     97s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/01 12:50:15     97s] =============================================================================================
[08/01 12:50:15     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (  14.8 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:50:15     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:15     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:15     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:15     97s] [ MISC                   ]          0:00:00.1  (  61.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:15     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 12:50:15     97s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 12:50:15     97s] End: GigaOpt high fanout net optimization
[08/01 12:50:15     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:50:15     97s] Deleting Lib Analyzer.
[08/01 12:50:15     97s] Begin: GigaOpt Global Optimization
[08/01 12:50:15     97s] *info: use new DP (enabled)
[08/01 12:50:15     97s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:50:15     97s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 12:50:15     97s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:15     97s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:15     97s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.2/0:05:01.9 (0.3), mem = 2907.0M
[08/01 12:50:15     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.19
[08/01 12:50:15     97s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:15     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:50:15     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2907.0M, EPOCH TIME: 1754077815.660739
[08/01 12:50:15     97s] Processing tracks to init pin-track alignment.
[08/01 12:50:15     97s] z: 2, totalTracks: 1
[08/01 12:50:15     97s] z: 4, totalTracks: 1
[08/01 12:50:15     97s] z: 6, totalTracks: 1
[08/01 12:50:15     97s] z: 8, totalTracks: 1
[08/01 12:50:15     97s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:15     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2907.0M, EPOCH TIME: 1754077815.662972
[08/01 12:50:15     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:15     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2907.0M, EPOCH TIME: 1754077815.665834
[08/01 12:50:15     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2907.0M, EPOCH TIME: 1754077815.665872
[08/01 12:50:15     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2907.0M, EPOCH TIME: 1754077815.666198
[08/01 12:50:15     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2907.0MB).
[08/01 12:50:15     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2907.0M, EPOCH TIME: 1754077815.666587
[08/01 12:50:15     97s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:15     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] ### Creating RouteCongInterface, started
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] Creating Lib Analyzer ...
[08/01 12:50:15     97s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:15     97s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:15     97s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:15     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] Creating Lib Analyzer, finished. 
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:15     97s] 
[08/01 12:50:15     97s] #optDebug: {0, 1.000}
[08/01 12:50:15     97s] ### Creating RouteCongInterface, finished
[08/01 12:50:15     97s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:15     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2907.0M
[08/01 12:50:15     97s] *info: 8 clock nets excluded
[08/01 12:50:15     97s] *info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:15     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2964.2M, EPOCH TIME: 1754077815.923975
[08/01 12:50:15     97s] Found 0 hard placement blockage before merging.
[08/01 12:50:15     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2964.2M, EPOCH TIME: 1754077815.924100
[08/01 12:50:15     97s] ** GigaOpt Global Opt WNS Slack -0.005  TNS Slack -0.041 
[08/01 12:50:15     97s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:15     97s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:50:15     97s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:15     97s] |  -0.005|  -0.041|   70.51%|   0:00:00.0| 2964.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]15/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.003|   70.51%|   0:00:01.0| 2996.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.003|   70.51%|   0:00:00.0| 2996.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.003|   70.51%|   0:00:00.0| 2997.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
[08/01 12:50:16     97s] |   0.000|   0.000|   70.52%|   0:00:00.0| 3005.4M|                NA|       NA| NA                       |
[08/01 12:50:16     97s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:16     97s] 
[08/01 12:50:16     97s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3005.4M) ***
[08/01 12:50:16     97s] 
[08/01 12:50:16     97s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3005.4M) ***
[08/01 12:50:16     97s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:16     97s] Bottom Preferred Layer:
[08/01 12:50:16     97s] +---------------+------------+----------+
[08/01 12:50:16     97s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:16     97s] +---------------+------------+----------+
[08/01 12:50:16     97s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:16     97s] +---------------+------------+----------+
[08/01 12:50:16     97s] Via Pillar Rule:
[08/01 12:50:16     97s]     None
[08/01 12:50:16     97s] Finished writing unified metrics of routing constraints.
[08/01 12:50:16     97s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/01 12:50:16     97s] Total-nets :: 5607, Stn-nets :: 40, ratio :: 0.713394 %, Total-len 48198.7, Stn-len 28.152
[08/01 12:50:16     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2986.3M, EPOCH TIME: 1754077816.341544
[08/01 12:50:16     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:16     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2923.3M, EPOCH TIME: 1754077816.351571
[08/01 12:50:16     97s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:16     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.19
[08/01 12:50:16     97s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:37.9/0:05:02.5 (0.3), mem = 2923.3M
[08/01 12:50:16     97s] 
[08/01 12:50:16     97s] =============================================================================================
[08/01 12:50:16     97s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.18-s099_1
[08/01 12:50:16     97s] =============================================================================================
[08/01 12:50:16     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:16     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:16     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:16     97s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:16     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:16     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:16     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ BottleneckAnalyzerInit ]      4   0:00:00.2  (  24.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:50:16     97s] [ TransformInit          ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:50:16     97s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:16     97s] [ OptGetWeight           ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ OptEval                ]     16   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:50:16     97s] [ OptCommit              ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:50:16     97s] [ IncrDelayCalc          ]      8   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:50:16     97s] [ SetupOptGetWorkingSet  ]     16   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ SetupOptGetActiveNode  ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:16     97s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.3
[08/01 12:50:16     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:16     97s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:16     97s] ---------------------------------------------------------------------------------------------
[08/01 12:50:16     97s] 
[08/01 12:50:16     97s] End: GigaOpt Global Optimization
[08/01 12:50:16     97s] *** Timing Is met
[08/01 12:50:16     97s] *** Check timing (0:00:00.0)
[08/01 12:50:16     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:50:16     97s] Deleting Lib Analyzer.
[08/01 12:50:16     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:50:16     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 12:50:16     97s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:16     97s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:16     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2923.3M
[08/01 12:50:16     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2923.3M
[08/01 12:50:16     97s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 12:50:16     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2923.3M, EPOCH TIME: 1754077816.369890
[08/01 12:50:16     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     97s] 
[08/01 12:50:16     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:16     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2923.3M, EPOCH TIME: 1754077816.373055
[08/01 12:50:16     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:16     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     98s] **INFO: Flow update: Design timing is met.
[08/01 12:50:16     98s] **INFO: Flow update: Design timing is met.
[08/01 12:50:16     98s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:50:16     98s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 12:50:16     98s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:16     98s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:16     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2921.3M
[08/01 12:50:16     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2921.3M
[08/01 12:50:16     98s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:16     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=2978.5M
[08/01 12:50:16     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:2978.5M, EPOCH TIME: 1754077816.488672
[08/01 12:50:16     98s] Processing tracks to init pin-track alignment.
[08/01 12:50:16     98s] z: 2, totalTracks: 1
[08/01 12:50:16     98s] z: 4, totalTracks: 1
[08/01 12:50:16     98s] z: 6, totalTracks: 1
[08/01 12:50:16     98s] z: 8, totalTracks: 1
[08/01 12:50:16     98s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:16     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2978.5M, EPOCH TIME: 1754077816.490890
[08/01 12:50:16     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:16     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2978.5M, EPOCH TIME: 1754077816.493893
[08/01 12:50:16     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2978.5M, EPOCH TIME: 1754077816.493937
[08/01 12:50:16     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2978.5M, EPOCH TIME: 1754077816.494133
[08/01 12:50:16     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2978.5MB).
[08/01 12:50:16     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2978.5M, EPOCH TIME: 1754077816.494463
[08/01 12:50:16     98s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:16     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=2978.5M
[08/01 12:50:16     98s] Begin: Area Reclaim Optimization
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s] Creating Lib Analyzer ...
[08/01 12:50:16     98s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:38.1/0:05:02.7 (0.3), mem = 2978.5M
[08/01 12:50:16     98s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:16     98s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:16     98s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:16     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=2982.5M
[08/01 12:50:16     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=2982.5M
[08/01 12:50:16     98s] Creating Lib Analyzer, finished. 
[08/01 12:50:16     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.20
[08/01 12:50:16     98s] ### Creating RouteCongInterface, started
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:16     98s] 
[08/01 12:50:16     98s] #optDebug: {0, 1.000}
[08/01 12:50:16     98s] ### Creating RouteCongInterface, finished
[08/01 12:50:16     98s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:16     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2982.5M
[08/01 12:50:16     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2982.5M
[08/01 12:50:16     98s] Usable buffer cells for single buffer setup transform:
[08/01 12:50:16     98s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 12:50:16     98s] Number of usable buffer cells above: 9
[08/01 12:50:16     98s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2982.5M, EPOCH TIME: 1754077816.716011
[08/01 12:50:16     98s] Found 0 hard placement blockage before merging.
[08/01 12:50:16     98s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2982.5M, EPOCH TIME: 1754077816.716134
[08/01 12:50:16     98s] Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 70.52
[08/01 12:50:16     98s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:16     98s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 12:50:16     98s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:16     98s] |   70.52%|        -|   0.001|   0.000|   0:00:00.0| 2982.5M|
[08/01 12:50:16     98s] |   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
[08/01 12:50:16     98s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:50:16     98s] |   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
[08/01 12:50:17     98s] |   70.52%|        0|   0.001|   0.000|   0:00:01.0| 3010.1M|
[08/01 12:50:17     98s] |   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
[08/01 12:50:17     98s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 12:50:17     98s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 12:50:17     98s] |   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
[08/01 12:50:17     98s] +---------+---------+--------+--------+------------+--------+
[08/01 12:50:17     98s] Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 70.52
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/01 12:50:17     98s] --------------------------------------------------------------
[08/01 12:50:17     98s] |                                   | Total     | Sequential |
[08/01 12:50:17     98s] --------------------------------------------------------------
[08/01 12:50:17     98s] | Num insts resized                 |       0  |       0    |
[08/01 12:50:17     98s] | Num insts undone                  |       0  |       0    |
[08/01 12:50:17     98s] | Num insts Downsized               |       0  |       0    |
[08/01 12:50:17     98s] | Num insts Samesized               |       0  |       0    |
[08/01 12:50:17     98s] | Num insts Upsized                 |       0  |       0    |
[08/01 12:50:17     98s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 12:50:17     98s] --------------------------------------------------------------
[08/01 12:50:17     98s] Bottom Preferred Layer:
[08/01 12:50:17     98s] +---------------+------------+----------+
[08/01 12:50:17     98s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:17     98s] +---------------+------------+----------+
[08/01 12:50:17     98s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:17     98s] +---------------+------------+----------+
[08/01 12:50:17     98s] Via Pillar Rule:
[08/01 12:50:17     98s]     None
[08/01 12:50:17     98s] Finished writing unified metrics of routing constraints.
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] Number of times islegalLocAvaiable called = 3 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 12:50:17     98s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[08/01 12:50:17     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3010.1M, EPOCH TIME: 1754077817.089953
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:3010.1M, EPOCH TIME: 1754077817.098579
[08/01 12:50:17     98s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3010.1M, EPOCH TIME: 1754077817.099622
[08/01 12:50:17     98s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3010.1M, EPOCH TIME: 1754077817.099671
[08/01 12:50:17     98s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3010.1M, EPOCH TIME: 1754077817.101734
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:17     98s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:3010.1M, EPOCH TIME: 1754077817.104491
[08/01 12:50:17     98s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3010.1M, EPOCH TIME: 1754077817.104526
[08/01 12:50:17     98s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1754077817.104709
[08/01 12:50:17     98s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3010.1M, EPOCH TIME: 1754077817.104995
[08/01 12:50:17     98s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1754077817.105076
[08/01 12:50:17     98s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.005, MEM:3010.1M, EPOCH TIME: 1754077817.105106
[08/01 12:50:17     98s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.005, MEM:3010.1M, EPOCH TIME: 1754077817.105119
[08/01 12:50:17     98s] TDRefine: refinePlace mode is spiral
[08/01 12:50:17     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.13
[08/01 12:50:17     98s] OPERPROF: Starting RefinePlace at level 1, MEM:3010.1M, EPOCH TIME: 1754077817.105151
[08/01 12:50:17     98s] *** Starting place_detail (0:01:39 mem=3010.1M) ***
[08/01 12:50:17     98s] Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:17     98s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3010.1M, EPOCH TIME: 1754077817.108428
[08/01 12:50:17     98s] Starting refinePlace ...
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] One DDP V2 for no tweak run.
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:17     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:17     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:17     98s] Move report: legalization moves 1 insts, mean move: 0.19 um, max move: 0.19 um spiral
[08/01 12:50:17     98s] 	Max move on inst (FE_OFC101_n2057): (85.69, 29.68) --> (85.50, 29.68)
[08/01 12:50:17     98s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:17     98s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:17     98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2994.1MB) @(0:01:39 - 0:01:39).
[08/01 12:50:17     98s] Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um 
[08/01 12:50:17     98s] 	Max move on inst (FE_OFC101_n2057): (85.69, 29.68) --> (85.50, 29.68)
[08/01 12:50:17     98s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2994.1MB
[08/01 12:50:17     98s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:17     98s]   maximum (X+Y) =         0.19 um
[08/01 12:50:17     98s]   inst (FE_OFC101_n2057) with max move: (85.69, 29.68) -> (85.5, 29.68)
[08/01 12:50:17     98s]   mean    (X+Y) =         0.19 um
[08/01 12:50:17     98s] Total instances moved : 1
[08/01 12:50:17     98s] Summary Report:
[08/01 12:50:17     98s] Instances move: 1 (out of 4653 movable)
[08/01 12:50:17     98s] Instances flipped: 0
[08/01 12:50:17     98s] Mean displacement: 0.19 um
[08/01 12:50:17     98s] Max displacement: 0.19 um (Instance: FE_OFC101_n2057) (85.69, 29.68) -> (85.5, 29.68)
[08/01 12:50:17     98s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[08/01 12:50:17     98s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.075, REAL:0.076, MEM:2994.1M, EPOCH TIME: 1754077817.184072
[08/01 12:50:17     98s] Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
[08/01 12:50:17     98s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2994.1MB
[08/01 12:50:17     98s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2994.1MB) @(0:01:39 - 0:01:39).
[08/01 12:50:17     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.13
[08/01 12:50:17     98s] *** Finished place_detail (0:01:39 mem=2994.1M) ***
[08/01 12:50:17     98s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.080, MEM:2994.1M, EPOCH TIME: 1754077817.185138
[08/01 12:50:17     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2994.1M, EPOCH TIME: 1754077817.199862
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2994.1M, EPOCH TIME: 1754077817.208003
[08/01 12:50:17     98s] *** maximum move = 0.19 um ***
[08/01 12:50:17     98s] *** Finished re-routing un-routed nets (2994.1M) ***
[08/01 12:50:17     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:2994.1M, EPOCH TIME: 1754077817.215475
[08/01 12:50:17     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2994.1M, EPOCH TIME: 1754077817.217465
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:17     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2994.1M, EPOCH TIME: 1754077817.220131
[08/01 12:50:17     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2994.1M, EPOCH TIME: 1754077817.220172
[08/01 12:50:17     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1754077817.220646
[08/01 12:50:17     98s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3010.1M, EPOCH TIME: 1754077817.220951
[08/01 12:50:17     98s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3010.1M, EPOCH TIME: 1754077817.221013
[08/01 12:50:17     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:3010.1M, EPOCH TIME: 1754077817.221040
[08/01 12:50:17     98s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3010.1M) ***
[08/01 12:50:17     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.20
[08/01 12:50:17     98s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:38.8/0:05:03.4 (0.3), mem = 3010.1M
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] =============================================================================================
[08/01 12:50:17     98s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/01 12:50:17     98s] =============================================================================================
[08/01 12:50:17     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:17     98s] ---------------------------------------------------------------------------------------------
[08/01 12:50:17     98s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:17     98s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  22.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:17     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:17     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ OptimizationStep       ]      1   0:00:00.0  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:17     98s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:50:17     98s] [ OptGetWeight           ]     87   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ OptEval                ]     87   0:00:00.3  (  39.7 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 12:50:17     98s] [ OptCommit              ]     87   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ PostCommitDelayUpdate  ]     87   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ RefinePlace            ]      1   0:00:00.1  (  19.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:17     98s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:17     98s] [ MISC                   ]          0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:17     98s] ---------------------------------------------------------------------------------------------
[08/01 12:50:17     98s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:17     98s] ---------------------------------------------------------------------------------------------
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2991.0M, EPOCH TIME: 1754077817.235754
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2930.0M, EPOCH TIME: 1754077817.242464
[08/01 12:50:17     98s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:17     98s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2930.05M, totSessionCpu=0:01:39).
[08/01 12:50:17     98s] postCtsLateCongRepair #1 0
[08/01 12:50:17     98s] postCtsLateCongRepair #1 0
[08/01 12:50:17     98s] postCtsLateCongRepair #1 0
[08/01 12:50:17     98s] postCtsLateCongRepair #1 0
[08/01 12:50:17     98s] Starting local wire reclaim
[08/01 12:50:17     98s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2930.0M, EPOCH TIME: 1754077817.260651
[08/01 12:50:17     98s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2930.0M, EPOCH TIME: 1754077817.260710
[08/01 12:50:17     98s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2930.0M, EPOCH TIME: 1754077817.260738
[08/01 12:50:17     98s] Processing tracks to init pin-track alignment.
[08/01 12:50:17     98s] z: 2, totalTracks: 1
[08/01 12:50:17     98s] z: 4, totalTracks: 1
[08/01 12:50:17     98s] z: 6, totalTracks: 1
[08/01 12:50:17     98s] z: 8, totalTracks: 1
[08/01 12:50:17     98s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:17     98s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2930.0M, EPOCH TIME: 1754077817.262579
[08/01 12:50:17     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:17     98s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:2930.0M, EPOCH TIME: 1754077817.265213
[08/01 12:50:17     98s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2930.0M, EPOCH TIME: 1754077817.265250
[08/01 12:50:17     98s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2930.0M, EPOCH TIME: 1754077817.265596
[08/01 12:50:17     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2930.0MB).
[08/01 12:50:17     98s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.005, MEM:2930.0M, EPOCH TIME: 1754077817.265927
[08/01 12:50:17     98s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.005, REAL:0.005, MEM:2930.0M, EPOCH TIME: 1754077817.265943
[08/01 12:50:17     98s] TDRefine: refinePlace mode is spiral
[08/01 12:50:17     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.14
[08/01 12:50:17     98s] OPERPROF:   Starting RefinePlace at level 2, MEM:2930.0M, EPOCH TIME: 1754077817.265975
[08/01 12:50:17     98s] *** Starting place_detail (0:01:39 mem=2930.0M) ***
[08/01 12:50:17     98s] Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
[08/01 12:50:17     98s] 
[08/01 12:50:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2930.0M, EPOCH TIME: 1754077817.269178
[08/01 12:50:17     98s] Starting refinePlace ...
[08/01 12:50:17     98s] (I)      Default pattern map key = top_default.
[08/01 12:50:17     98s] One DDP V2 for no tweak run.
[08/01 12:50:17     98s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2930.0M, EPOCH TIME: 1754077817.270019
[08/01 12:50:17     98s] OPERPROF:         Starting spMPad at level 5, MEM:2932.1M, EPOCH TIME: 1754077817.274214
[08/01 12:50:17     98s] OPERPROF:           Starting spContextMPad at level 6, MEM:2932.1M, EPOCH TIME: 1754077817.274352
[08/01 12:50:17     98s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2932.1M, EPOCH TIME: 1754077817.274374
[08/01 12:50:17     98s] MP Top (4653): mp=1.050. U=0.704.
[08/01 12:50:17     98s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2932.1M, EPOCH TIME: 1754077817.275186
[08/01 12:50:17     98s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2932.1M, EPOCH TIME: 1754077817.275599
[08/01 12:50:17     98s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2932.1M, EPOCH TIME: 1754077817.275625
[08/01 12:50:17     98s] OPERPROF:             Starting InitSKP at level 7, MEM:2932.1M, EPOCH TIME: 1754077817.275803
[08/01 12:50:17     98s] no activity file in design. spp won't run.
[08/01 12:50:17     98s] no activity file in design. spp won't run.
[08/01 12:50:17     98s] **WARN: [IO pin not placed] clk
[08/01 12:50:17     98s] **WARN: [IO pin not placed] rst_n
[08/01 12:50:17     98s] **WARN: [IO pin not placed] start
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_valid
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_addr[3]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_addr[2]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_addr[1]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_addr[0]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_data[7]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] preload_data[6]
[08/01 12:50:17     98s] **WARN: [IO pin not placed] ...
[08/01 12:50:17     98s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 112 / 112 = 100.00%
[08/01 12:50:17     99s] OPERPROF:             Finished InitSKP at level 7, CPU:0.174, REAL:0.175, MEM:2935.7M, EPOCH TIME: 1754077817.450426
[08/01 12:50:17     99s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[08/01 12:50:17     99s] Timing cost in AAE based: 1144209.9467235594056547
[08/01 12:50:17     99s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.218, REAL:0.219, MEM:2939.0M, EPOCH TIME: 1754077817.494688
[08/01 12:50:17     99s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.218, REAL:0.219, MEM:2939.0M, EPOCH TIME: 1754077817.495044
[08/01 12:50:17     99s] SKP cleared!
[08/01 12:50:17     99s] AAE Timing clean up.
[08/01 12:50:17     99s] Tweakage: fix icg 1, fix clk 0.
[08/01 12:50:17     99s] Tweakage: density cost 1, scale 0.4.
[08/01 12:50:17     99s] Tweakage: activity cost 0, scale 1.0.
[08/01 12:50:17     99s] Tweakage: timing cost on, scale 1.0.
[08/01 12:50:17     99s] OPERPROF:         Starting CoreOperation at level 5, MEM:2939.0M, EPOCH TIME: 1754077817.496430
[08/01 12:50:17     99s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2939.0M, EPOCH TIME: 1754077817.498367
[08/01 12:50:17     99s] Tweakage swap 209 pairs.
[08/01 12:50:17     99s] Tweakage swap 31 pairs.
[08/01 12:50:17     99s] Tweakage swap 5 pairs.
[08/01 12:50:18     99s] Tweakage swap 1 pairs.
[08/01 12:50:18     99s] Tweakage swap 0 pairs.
[08/01 12:50:18     99s] Tweakage swap 0 pairs.
[08/01 12:50:18    100s] Tweakage swap 0 pairs.
[08/01 12:50:18    100s] Tweakage swap 0 pairs.
[08/01 12:50:18    100s] Tweakage swap 90 pairs.
[08/01 12:50:18    100s] Tweakage swap 5 pairs.
[08/01 12:50:18    100s] Tweakage swap 1 pairs.
[08/01 12:50:18    100s] Tweakage swap 0 pairs.
[08/01 12:50:19    100s] Tweakage swap 4 pairs.
[08/01 12:50:19    100s] Tweakage swap 0 pairs.
[08/01 12:50:19    100s] Tweakage swap 0 pairs.
[08/01 12:50:19    100s] Tweakage swap 0 pairs.
[08/01 12:50:19    100s] Tweakage swap 0 pairs.
[08/01 12:50:19    101s] Tweakage swap 0 pairs.
[08/01 12:50:19    101s] Tweakage swap 0 pairs.
[08/01 12:50:19    101s] Tweakage swap 0 pairs.
[08/01 12:50:19    101s] Tweakage move 215 insts.
[08/01 12:50:19    101s] Tweakage move 29 insts.
[08/01 12:50:19    101s] Tweakage move 2 insts.
[08/01 12:50:19    101s] Tweakage move 0 insts.
[08/01 12:50:19    101s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:2.141, REAL:2.152, MEM:2939.0M, EPOCH TIME: 1754077819.650151
[08/01 12:50:19    101s] OPERPROF:         Finished CoreOperation at level 5, CPU:2.143, REAL:2.154, MEM:2939.0M, EPOCH TIME: 1754077819.650431
[08/01 12:50:19    101s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.369, REAL:2.381, MEM:2939.0M, EPOCH TIME: 1754077819.651406
[08/01 12:50:19    101s] Move report: Congestion aware Tweak moves 646 insts, mean move: 1.44 um, max move: 8.52 um 
[08/01 12:50:19    101s] 	Max move on inst (U4227): (96.14, 63.28) --> (94.62, 56.28)
[08/01 12:50:19    101s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.4, real=0:00:02.0, mem=2939.0mb) @(0:01:39 - 0:01:41).
[08/01 12:50:19    101s] 
[08/01 12:50:19    101s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:19    101s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:19    101s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:19    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:50:19    101s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:19    101s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:19    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2907.0MB) @(0:01:41 - 0:01:41).
[08/01 12:50:19    101s] Move report: Detail placement moves 646 insts, mean move: 1.44 um, max move: 8.52 um 
[08/01 12:50:19    101s] 	Max move on inst (U4227): (96.14, 63.28) --> (94.62, 56.28)
[08/01 12:50:19    101s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2907.0MB
[08/01 12:50:19    101s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:19    101s]   maximum (X+Y) =         8.52 um
[08/01 12:50:19    101s]   inst (U4227) with max move: (96.14, 63.28) -> (94.62, 56.28)
[08/01 12:50:19    101s]   mean    (X+Y) =         1.44 um
[08/01 12:50:19    101s] Summary Report:
[08/01 12:50:19    101s] Instances move: 646 (out of 4653 movable)
[08/01 12:50:19    101s] Instances flipped: 0
[08/01 12:50:19    101s] Mean displacement: 1.44 um
[08/01 12:50:19    101s] Max displacement: 8.52 um [08/01 12:50:19    101s] Total instances moved : 646
(Instance: U4227) (96.14, 63.28) -> (94.62, 56.28)
[08/01 12:50:19    101s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 12:50:19    101s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.445, REAL:2.458, MEM:2907.0M, EPOCH TIME: 1754077819.727431
[08/01 12:50:19    101s] Total net bbox length = 4.792e+04 (2.369e+04 2.423e+04) (ext = 1.066e+04)
[08/01 12:50:19    101s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2907.0MB
[08/01 12:50:19    101s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2907.0MB) @(0:01:39 - 0:01:41).
[08/01 12:50:19    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.14
[08/01 12:50:19    101s] *** Finished place_detail (0:01:41 mem=2907.0M) ***
[08/01 12:50:19    101s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.449, REAL:2.462, MEM:2907.0M, EPOCH TIME: 1754077819.728472
[08/01 12:50:19    101s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2907.0M, EPOCH TIME: 1754077819.728494
[08/01 12:50:19    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:19    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:19    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:19    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:19    101s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.013, MEM:2900.0M, EPOCH TIME: 1754077819.741154
[08/01 12:50:19    101s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.467, REAL:2.481, MEM:2900.0M, EPOCH TIME: 1754077819.741199
[08/01 12:50:19    101s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:19    101s] #################################################################################
[08/01 12:50:19    101s] # Design Stage: PreRoute
[08/01 12:50:19    101s] # Design Name: top
[08/01 12:50:19    101s] # Design Mode: 45nm
[08/01 12:50:19    101s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:19    101s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:19    101s] # Signoff Settings: SI Off 
[08/01 12:50:19    101s] #################################################################################
[08/01 12:50:19    101s] Calculate delays in BcWc mode...
[08/01 12:50:20    101s] Topological Sorting (REAL = 0:00:01.0, MEM = 2888.5M, InitMEM = 2888.5M)
[08/01 12:50:20    101s] Start delay calculation (fullDC) (1 T). (MEM=2888.48)
[08/01 12:50:20    101s] End AAE Lib Interpolated Model. (MEM=2899.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:20    102s] Total number of fetched objects 5925
[08/01 12:50:20    102s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:20    102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:20    102s] End delay calculation. (MEM=2947.69 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:50:20    102s] End delay calculation (fullDC). (MEM=2947.69 CPU=0:00:00.6 REAL=0:00:00.0)
[08/01 12:50:20    102s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2947.7M) ***
[08/01 12:50:20    102s] eGR doReRoute: optGuide
[08/01 12:50:20    102s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2947.7M, EPOCH TIME: 1754077820.851828
[08/01 12:50:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:20    102s] All LLGs are deleted
[08/01 12:50:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:20    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2947.7M, EPOCH TIME: 1754077820.851894
[08/01 12:50:20    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2947.7M, EPOCH TIME: 1754077820.851921
[08/01 12:50:20    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2900.7M, EPOCH TIME: 1754077820.852198
[08/01 12:50:20    102s] {MMLU 0 8 5607}
[08/01 12:50:20    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2900.7M
[08/01 12:50:20    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2900.7M
[08/01 12:50:20    102s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2900.69 MB )
[08/01 12:50:20    102s] (I)      ==================== Layers =====================
[08/01 12:50:20    102s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:20    102s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:20    102s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:20    102s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:20    102s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:20    102s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:20    102s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:20    102s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:20    102s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:20    102s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:20    102s] (I)      Started Import and model ( Curr Mem: 2900.69 MB )
[08/01 12:50:20    102s] (I)      Default pattern map key = top_default.
[08/01 12:50:20    102s] (I)      == Non-default Options ==
[08/01 12:50:20    102s] (I)      Maximum routing layer                              : 10
[08/01 12:50:20    102s] (I)      Number of threads                                  : 1
[08/01 12:50:20    102s] (I)      Method to set GCell size                           : row
[08/01 12:50:20    102s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:20    102s] (I)      Use row-based GCell size
[08/01 12:50:20    102s] (I)      Use row-based GCell align
[08/01 12:50:20    102s] (I)      layer 0 area = 0
[08/01 12:50:20    102s] (I)      layer 1 area = 0
[08/01 12:50:20    102s] (I)      layer 2 area = 0
[08/01 12:50:20    102s] (I)      layer 3 area = 0
[08/01 12:50:20    102s] (I)      layer 4 area = 0
[08/01 12:50:20    102s] (I)      layer 5 area = 0
[08/01 12:50:20    102s] (I)      layer 6 area = 0
[08/01 12:50:20    102s] (I)      layer 7 area = 0
[08/01 12:50:20    102s] (I)      layer 8 area = 0
[08/01 12:50:20    102s] (I)      layer 9 area = 0
[08/01 12:50:20    102s] (I)      GCell unit size   : 2800
[08/01 12:50:20    102s] (I)      GCell multiplier  : 1
[08/01 12:50:20    102s] (I)      GCell row height  : 2800
[08/01 12:50:20    102s] (I)      Actual row height : 2800
[08/01 12:50:20    102s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:20    102s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:20    102s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:20    102s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:20    102s] (I)      ============== Default via ===============
[08/01 12:50:20    102s] (I)      +---+------------------+-----------------+
[08/01 12:50:20    102s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:20    102s] (I)      +---+------------------+-----------------+
[08/01 12:50:20    102s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:20    102s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:20    102s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:20    102s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:20    102s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:20    102s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:20    102s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:20    102s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:20    102s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:20    102s] (I)      +---+------------------+-----------------+
[08/01 12:50:20    102s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:20    102s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:20    102s] [NR-eGR] Read 0 other shapes
[08/01 12:50:20    102s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:20    102s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:20    102s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:20    102s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:20    102s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:20    102s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:20    102s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:20    102s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:20    102s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[08/01 12:50:20    102s] [NR-eGR] Read 5569 nets ( ignored 7 )
[08/01 12:50:20    102s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:20    102s] (I)      Read Num Blocks=10070  Num Prerouted Wires=2002  Num CS=0
[08/01 12:50:20    102s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 1076
[08/01 12:50:20    102s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 805
[08/01 12:50:20    102s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 114
[08/01 12:50:20    102s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 7
[08/01 12:50:20    102s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:20    102s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:20    102s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:20    102s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:20    102s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:20    102s] (I)      Number of ignored nets                =      7
[08/01 12:50:20    102s] (I)      Number of connected nets              =      0
[08/01 12:50:20    102s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:20    102s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:20    102s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:20    102s] (I)      Ndr track 0 does not exist
[08/01 12:50:20    102s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:20    102s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:20    102s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:20    102s] (I)      Site width          :   380  (dbu)
[08/01 12:50:20    102s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:20    102s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:20    102s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:20    102s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:20    102s] (I)      Grid                :    98    98    10
[08/01 12:50:20    102s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:20    102s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:20    102s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:20    102s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:20    102s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:20    102s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:20    102s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:20    102s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:20    102s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:20    102s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:20    102s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:20    102s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:20    102s] (I)      --------------------------------------------------------
[08/01 12:50:20    102s] 
[08/01 12:50:20    102s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:20    102s] [NR-eGR] Rule id: 1  Nets: 5562
[08/01 12:50:20    102s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:20    102s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:20    102s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:20    102s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:20    102s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:20    102s] [NR-eGR] ========================================
[08/01 12:50:20    102s] [NR-eGR] 
[08/01 12:50:20    102s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:20    102s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:20    102s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:20    102s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:20    102s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:20    102s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:20    102s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:20    102s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:20    102s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:20    102s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:20    102s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:20    102s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:20    102s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:20    102s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:20    102s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:20    102s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2900.69 MB )
[08/01 12:50:20    102s] (I)      Reset routing kernel
[08/01 12:50:20    102s] (I)      Started Global Routing ( Curr Mem: 2900.69 MB )
[08/01 12:50:20    102s] (I)      totalPins=17989  totalGlobalPin=17113 (95.13%)
[08/01 12:50:20    102s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:20    102s] (I)      [08/01 12:50:20    102s] [NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]

[08/01 12:50:20    102s] (I)      ============  Phase 1a Route ============
[08/01 12:50:20    102s] (I)      Usage: 29954 = (14128 H, 15826 V) = (9.10% H, 9.30% V) = (1.978e+04um H, 2.216e+04um V)
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] (I)      ============  Phase 1b Route ============
[08/01 12:50:20    102s] (I)      Usage: 29954 = (14128 H, 15826 V) = (9.10% H, 9.30% V) = (1.978e+04um H, 2.216e+04um V)
[08/01 12:50:20    102s] (I)      Overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.193560e+04um
[08/01 12:50:20    102s] (I)      Congestion metric : 0.00%H 0.17%V, 0.17%HV
[08/01 12:50:20    102s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] (I)      ============  Phase 1c Route ============
[08/01 12:50:20    102s] (I)      Usage: 29954 = (14128 H, 15826 V) = (9.10% H, 9.30% V) = (1.978e+04um H, 2.216e+04um V)
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] (I)      ============  Phase 1d Route ============
[08/01 12:50:20    102s] (I)      Usage: 29954 = (14128 H, 15826 V) = (9.10% H, 9.30% V) = (1.978e+04um H, 2.216e+04um V)
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] (I)      ============  Phase 1e Route ============
[08/01 12:50:20    102s] (I)      Usage: 29954 = (14128 H, 15826 V) = (9.10% H, 9.30% V) = (1.978e+04um H, 2.216e+04um V)
[08/01 12:50:20    102s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.193560e+04um
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] (I)      ============  Phase 1l Route ============
[08/01 12:50:20    102s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:20    102s] (I)      Layer  2:      66153     16673        37           0       70044    ( 0.00%) 
[08/01 12:50:20    102s] (I)      Layer  3:      92215     17886         0           0       95060    ( 0.00%) 
[08/01 12:50:20    102s] (I)      Layer  4:      44384      8401         0           0       47530    ( 0.00%) 
[08/01 12:50:20    102s] (I)      Layer  5:      44750      1575         0           0       47530    ( 0.00%) 
[08/01 12:50:20    102s] (I)      Layer  6:      43267      2306         0           0       47530    ( 0.00%) 
[08/01 12:50:20    102s] (I)      Layer  7:      12921         8         0        1348       14495    ( 8.51%) 
[08/01 12:50:20    102s] (I)      Layer  8:      11346        11         0        3778       12065    (23.85%) 
[08/01 12:50:20    102s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:20    102s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:20    102s] (I)      Total:        324467     46860        37       13037      342581    ( 3.67%) 
[08/01 12:50:20    102s] (I)      
[08/01 12:50:20    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:20    102s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:50:20    102s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:50:20    102s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:50:20    102s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:20    102s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal2 ( 2)        22( 0.23%)         4( 0.04%)   ( 0.27%) 
[08/01 12:50:20    102s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:20    102s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:20    102s] [NR-eGR]        Total        22( 0.03%)         4( 0.01%)   ( 0.04%) 
[08/01 12:50:20    102s] [NR-eGR] 
[08/01 12:50:20    102s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2910.19 MB )
[08/01 12:50:20    102s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:20    102s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:20    102s] (I)      ============= Track Assignment ============
[08/01 12:50:20    102s] (I)      Started Track Assignment (1T) ( Curr Mem: 2910.19 MB )
[08/01 12:50:20    102s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:50:20    102s] (I)      Run Multi-thread track assignment
[08/01 12:50:20    102s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2910.19 MB )
[08/01 12:50:20    102s] (I)      Started Export ( Curr Mem: 2910.19 MB )
[08/01 12:50:20    102s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:50:20    102s] [NR-eGR] ------------------------------------
[08/01 12:50:20    102s] [NR-eGR]  metal1   (1H)             0  18586 
[08/01 12:50:20    102s] [NR-eGR]  metal2   (2V)         13588  22812 
[08/01 12:50:20    102s] [NR-eGR]  metal3   (3H)         20208   7361 
[08/01 12:50:20    102s] [NR-eGR]  metal4   (4V)          9321    810 
[08/01 12:50:20    102s] [NR-eGR]  metal5   (5H)          1769    663 
[08/01 12:50:20    102s] [NR-eGR]  metal6   (6V)          3228     13 
[08/01 12:50:20    102s] [NR-eGR]  metal7   (7H)             8      5 
[08/01 12:50:20    102s] [NR-eGR]  metal8   (8V)            17      0 
[08/01 12:50:20    102s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:50:20    102s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:50:20    102s] [NR-eGR] ------------------------------------
[08/01 12:50:20    102s] [NR-eGR]           Total        48138  50250 
[08/01 12:50:20    102s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:20    102s] [NR-eGR] Total half perimeter of net bounding box: 47919um
[08/01 12:50:20    102s] [NR-eGR] Total length: 48138um, number of vias: 50250
[08/01 12:50:20    102s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:20    102s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 12:50:20    102s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:50:21    102s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2900.67 MB )
[08/01 12:50:21    102s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 2900.67 MB )
[08/01 12:50:21    102s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:50:21    102s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:50:21    102s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:50:21    102s] (I)       Early Global Route kernel              100.00%  90.35 sec  90.53 sec  0.18 sec  0.16 sec 
[08/01 12:50:21    102s] (I)       +-Import and model                      16.77%  90.35 sec  90.38 sec  0.03 sec  0.02 sec 
[08/01 12:50:21    102s] (I)       | +-Create place DB                      4.59%  90.35 sec  90.36 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | +-Import place data                  4.57%  90.35 sec  90.36 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read instances and placement     1.29%  90.35 sec  90.35 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read nets                        3.23%  90.35 sec  90.36 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | +-Create route DB                      9.83%  90.36 sec  90.38 sec  0.02 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | +-Import route data (1T)             9.72%  90.36 sec  90.38 sec  0.02 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.16%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read routing blockages         0.00%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read instance blockages        0.31%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read PG blockages              0.51%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read clock blockages           0.14%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read other blockages           0.13%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read halo blockages            0.03%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Read boundary cut boxes        0.00%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read blackboxes                  0.01%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read prerouted                   2.10%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read unlegalized nets            0.18%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Read nets                        0.61%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Set up via pillars               0.02%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Initialize 3D grid graph         0.05%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Model blockage capacity          1.19%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | | +-Initialize 3D capacity         1.06%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Read aux data                        0.00%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Others data preparation              0.13%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Create route kernel                  2.00%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       +-Global Routing                        23.36%  90.38 sec  90.42 sec  0.04 sec  0.03 sec 
[08/01 12:50:21    102s] (I)       | +-Initialization                       0.76%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Net group 1                         15.98%  90.38 sec  90.41 sec  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)       | | +-Generate topology                  1.71%  90.38 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1a                           3.92%  90.39 sec  90.39 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | | +-Pattern routing (1T)             3.25%  90.39 sec  90.39 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | | +-Add via demand to 2D             0.56%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1b                           0.04%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1c                           0.01%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1d                           0.01%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1e                           0.04%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | | +-Route legalization               0.00%  90.39 sec  90.39 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | | +-Phase 1l                           9.66%  90.39 sec  90.41 sec  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)       | | | +-Layer assignment (1T)            9.41%  90.40 sec  90.41 sec  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)       | +-Clean cong LA                        0.00%  90.41 sec  90.41 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       +-Export 3D cong map                     0.63%  90.42 sec  90.42 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Export 2D cong map                   0.07%  90.42 sec  90.42 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       +-Extract Global 3D Wires                0.34%  90.43 sec  90.43 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       +-Track Assignment (1T)                 19.92%  90.43 sec  90.47 sec  0.04 sec  0.04 sec 
[08/01 12:50:21    102s] (I)       | +-Initialization                       0.11%  90.43 sec  90.43 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Track Assignment Kernel             19.51%  90.43 sec  90.47 sec  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)       | +-Free Memory                          0.01%  90.47 sec  90.47 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       +-Export                                34.11%  90.47 sec  90.53 sec  0.06 sec  0.06 sec 
[08/01 12:50:21    102s] (I)       | +-Export DB wires                      9.05%  90.47 sec  90.48 sec  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)       | | +-Export all nets                    6.93%  90.47 sec  90.48 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | | +-Set wire vias                      1.55%  90.48 sec  90.48 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)       | +-Report wirelength                    3.06%  90.48 sec  90.49 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | +-Update net boxes                     3.71%  90.49 sec  90.50 sec  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)       | +-Update timing                       18.19%  90.50 sec  90.53 sec  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)       +-Postprocess design                     0.04%  90.53 sec  90.53 sec  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)      ===================== Summary by functions =====================
[08/01 12:50:21    102s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:50:21    102s] (I)      ----------------------------------------------------------------
[08/01 12:50:21    102s] (I)        0  Early Global Route kernel      100.00%  0.18 sec  0.16 sec 
[08/01 12:50:21    102s] (I)        1  Export                          34.11%  0.06 sec  0.06 sec 
[08/01 12:50:21    102s] (I)        1  Global Routing                  23.36%  0.04 sec  0.03 sec 
[08/01 12:50:21    102s] (I)        1  Track Assignment (1T)           19.92%  0.04 sec  0.04 sec 
[08/01 12:50:21    102s] (I)        1  Import and model                16.77%  0.03 sec  0.02 sec 
[08/01 12:50:21    102s] (I)        1  Export 3D cong map               0.63%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        1  Extract Global 3D Wires          0.34%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Track Assignment Kernel         19.51%  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)        2  Update timing                   18.19%  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)        2  Net group 1                     15.98%  0.03 sec  0.03 sec 
[08/01 12:50:21    102s] (I)        2  Create route DB                  9.83%  0.02 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        2  Export DB wires                  9.05%  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)        2  Create place DB                  4.59%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        2  Update net boxes                 3.71%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        2  Report wirelength                3.06%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        2  Create route kernel              2.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Initialization                   0.87%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Import route data (1T)           9.72%  0.02 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1l                         9.66%  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)        3  Export all nets                  6.93%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        3  Import place data                4.57%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1a                         3.92%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        3  Generate topology                1.71%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Set wire vias                    1.55%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Layer assignment (1T)            9.41%  0.02 sec  0.02 sec 
[08/01 12:50:21    102s] (I)        4  Read nets                        3.84%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        4  Pattern routing (1T)             3.25%  0.01 sec  0.01 sec 
[08/01 12:50:21    102s] (I)        4  Read blockages ( Layer 2-10 )    2.16%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Read prerouted                   2.10%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Read instances and placement     1.29%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Model blockage capacity          1.19%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Add via demand to 2D             0.56%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Initialize 3D capacity           1.06%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read PG blockages                0.51%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read clock blockages             0.14%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read other blockages             0.13%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:50:21    102s] Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
[08/01 12:50:21    102s] pre_route RC Extraction called for design top.
[08/01 12:50:21    102s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:21    102s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:21    102s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:21    102s] RCMode: PreRoute
[08/01 12:50:21    102s]       RC Corner Indexes            0   
[08/01 12:50:21    102s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:21    102s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:21    102s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:21    102s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:21    102s] Shrink Factor                : 1.00000
[08/01 12:50:21    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:21    102s] 
[08/01 12:50:21    102s] Trim Metal Layers:
[08/01 12:50:21    102s] LayerId::1 widthSet size::1
[08/01 12:50:21    102s] LayerId::2 widthSet size::1
[08/01 12:50:21    102s] LayerId::3 widthSet size::1
[08/01 12:50:21    102s] LayerId::4 widthSet size::1
[08/01 12:50:21    102s] LayerId::5 widthSet size::1
[08/01 12:50:21    102s] LayerId::6 widthSet size::1
[08/01 12:50:21    102s] LayerId::7 widthSet size::1
[08/01 12:50:21    102s] LayerId::8 widthSet size::1
[08/01 12:50:21    102s] LayerId::9 widthSet size::1
[08/01 12:50:21    102s] LayerId::10 widthSet size::1
[08/01 12:50:21    102s] eee: pegSigSF::1.070000
[08/01 12:50:21    102s] Updating RC grid for preRoute extraction ...
[08/01 12:50:21    102s] Initializing multi-corner resistance tables ...
[08/01 12:50:21    102s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:21    102s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:50:21    102s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:50:21    102s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:50:21    102s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:50:21    102s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:50:21    102s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:50:21    102s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:50:21    102s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:21    102s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:21    102s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:21    102s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=1.000000 uaWlH=0.293073 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:21    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2900.672M)
[08/01 12:50:21    102s] Compute RC Scale Done ...
[08/01 12:50:21    102s] OPERPROF: Starting HotSpotCal at level 1, MEM:2919.8M, EPOCH TIME: 1754077821.193378
[08/01 12:50:21    102s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:21    102s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:21    102s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:21    102s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:21    102s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:21    102s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:21    102s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:21    102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1754077821.194771
[08/01 12:50:21    102s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 12:50:21    102s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 12:50:21    102s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 12:50:21    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.21
[08/01 12:50:21    102s] ### Creating RouteCongInterface, started
[08/01 12:50:21    102s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:42.7/0:05:07.4 (0.3), mem = 2935.8M
[08/01 12:50:21    102s] 
[08/01 12:50:21    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:21    102s] 
[08/01 12:50:21    102s] #optDebug: {0, 1.000}
[08/01 12:50:21    102s] ### Creating RouteCongInterface, finished
[08/01 12:50:21    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.21
[08/01 12:50:21    102s] Updated routing constraints on 0 nets.
[08/01 12:50:21    102s] Bottom Preferred Layer:
[08/01 12:50:21    102s] +---------------+------------+----------+
[08/01 12:50:21    102s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:21    102s] +---------------+------------+----------+
[08/01 12:50:21    102s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:21    102s] +---------------+------------+----------+
[08/01 12:50:21    102s] Via Pillar Rule:
[08/01 12:50:21    102s]     None
[08/01 12:50:21    102s] Finished writing unified metrics of routing constraints.
[08/01 12:50:21    102s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:01:42.8/0:05:07.4 (0.3), mem = 2935.8M
[08/01 12:50:21    102s] 
[08/01 12:50:21    102s] =============================================================================================
[08/01 12:50:21    102s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.18-s099_1
[08/01 12:50:21    102s] =============================================================================================
[08/01 12:50:21    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:21    102s] ---------------------------------------------------------------------------------------------
[08/01 12:50:21    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  84.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:21    102s] [ MISC                   ]          0:00:00.0  (  15.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:21    102s] ---------------------------------------------------------------------------------------------
[08/01 12:50:21    102s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:21    102s] ---------------------------------------------------------------------------------------------
[08/01 12:50:21    102s] 
[08/01 12:50:21    102s] End: GigaOpt Route Type Constraints Refinement
[08/01 12:50:21    102s] skip EGR on cluster skew clock nets.
[08/01 12:50:21    102s] OPTC: user 20.0
[08/01 12:50:21    102s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:21    102s] #################################################################################
[08/01 12:50:21    102s] # Design Stage: PreRoute
[08/01 12:50:21    102s] # Design Name: top
[08/01 12:50:21    102s] # Design Mode: 45nm
[08/01 12:50:21    102s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:21    102s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:21    102s] # Signoff Settings: SI Off 
[08/01 12:50:21    102s] #################################################################################
[08/01 12:50:21    102s] Calculate delays in BcWc mode...
[08/01 12:50:21    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 2933.8M, InitMEM = 2933.8M)
[08/01 12:50:21    102s] Start delay calculation (fullDC) (1 T). (MEM=2933.75)
[08/01 12:50:21    103s] End AAE Lib Interpolated Model. (MEM=2945.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:22    103s] Total number of fetched objects 5925
[08/01 12:50:22    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:22    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:22    103s] End delay calculation. (MEM=2944.87 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:22    103s] End delay calculation (fullDC). (MEM=2944.87 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:22    103s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2944.9M) ***
[08/01 12:50:22    103s] Begin: GigaOpt postEco DRV Optimization
[08/01 12:50:22    103s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 12:50:22    103s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 12:50:22    103s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:43.7/0:05:08.4 (0.3), mem = 2944.9M
[08/01 12:50:22    103s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:22    103s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:22    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.22
[08/01 12:50:22    103s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:22    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2944.9M
[08/01 12:50:22    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.9M, EPOCH TIME: 1754077822.199302
[08/01 12:50:22    103s] Processing tracks to init pin-track alignment.
[08/01 12:50:22    103s] z: 2, totalTracks: 1
[08/01 12:50:22    103s] z: 4, totalTracks: 1
[08/01 12:50:22    103s] z: 6, totalTracks: 1
[08/01 12:50:22    103s] z: 8, totalTracks: 1
[08/01 12:50:22    103s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:22    103s] All LLGs are deleted
[08/01 12:50:22    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    103s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2944.9M, EPOCH TIME: 1754077822.201363
[08/01 12:50:22    103s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2944.9M, EPOCH TIME: 1754077822.201418
[08/01 12:50:22    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2944.9M, EPOCH TIME: 1754077822.202131
[08/01 12:50:22    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    103s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2944.9M, EPOCH TIME: 1754077822.202341
[08/01 12:50:22    103s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:22    103s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:22    103s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2944.9M, EPOCH TIME: 1754077822.204476
[08/01 12:50:22    103s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:22    103s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:22    103s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2944.9M, EPOCH TIME: 1754077822.205574
[08/01 12:50:22    103s] Fast DP-INIT is on for default
[08/01 12:50:22    103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:22    103s] Atter site array init, number of instance map data is 0.
[08/01 12:50:22    103s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2944.9M, EPOCH TIME: 1754077822.206451
[08/01 12:50:22    103s] 
[08/01 12:50:22    103s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:22    103s] 
[08/01 12:50:22    103s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:22    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2944.9M, EPOCH TIME: 1754077822.207093
[08/01 12:50:22    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2944.9M, EPOCH TIME: 1754077822.207118
[08/01 12:50:22    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2960.9M, EPOCH TIME: 1754077822.208000
[08/01 12:50:22    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2960.9MB).
[08/01 12:50:22    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2960.9M, EPOCH TIME: 1754077822.208385
[08/01 12:50:22    103s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:22    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2960.9M
[08/01 12:50:22    103s] ### Creating RouteCongInterface, started
[08/01 12:50:22    103s] 
[08/01 12:50:22    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 12:50:22    103s] 
[08/01 12:50:22    103s] #optDebug: {0, 1.000}
[08/01 12:50:22    103s] ### Creating RouteCongInterface, finished
[08/01 12:50:22    103s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:22    103s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2960.9M
[08/01 12:50:22    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2960.9M
[08/01 12:50:22    103s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 12:50:22    103s] [GPS-DRV] maxDensity (design): 0.95
[08/01 12:50:22    103s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 12:50:22    103s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 12:50:22    103s] [GPS-DRV] All active and enabled setup views
[08/01 12:50:22    103s] [GPS-DRV]     nangate_view_setup
[08/01 12:50:22    103s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:50:22    103s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 12:50:22    103s] [GPS-DRV] maxFanoutLoad on
[08/01 12:50:22    103s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 12:50:22    103s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 12:50:22    103s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 12:50:22    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2979.9M, EPOCH TIME: 1754077822.333442
[08/01 12:50:22    103s] Found 0 hard placement blockage before merging.
[08/01 12:50:22    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2979.9M, EPOCH TIME: 1754077822.333557
[08/01 12:50:22    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:50:22    103s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 12:50:22    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:50:22    103s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 12:50:22    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:50:22    103s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:50:22    103s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.52%|          |         |
[08/01 12:50:22    103s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[08/01 12:50:22    104s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.52%| 0:00:00.0|  2995.9M|
[08/01 12:50:22    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] ###############################################################################
[08/01 12:50:22    104s] #
[08/01 12:50:22    104s] #  Large fanout net report:  
[08/01 12:50:22    104s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 12:50:22    104s] #     - current density: 70.52
[08/01 12:50:22    104s] #
[08/01 12:50:22    104s] #  List of high fanout nets:
[08/01 12:50:22    104s] #        Net(1):  rst_n: (fanouts = 582)
[08/01 12:50:22    104s] #
[08/01 12:50:22    104s] ###############################################################################
[08/01 12:50:22    104s] Bottom Preferred Layer:
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] Via Pillar Rule:
[08/01 12:50:22    104s]     None
[08/01 12:50:22    104s] Finished writing unified metrics of routing constraints.
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] =======================================================================
[08/01 12:50:22    104s]                 Reasons for remaining drv violations
[08/01 12:50:22    104s] =======================================================================
[08/01 12:50:22    104s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] MultiBuffering failure reasons
[08/01 12:50:22    104s] ------------------------------------------------
[08/01 12:50:22    104s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2995.9M) ***
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:22    104s] Total-nets :: 5607, Stn-nets :: 38, ratio :: 0.677724 %, Total-len 48137.9, Stn-len 1.392
[08/01 12:50:22    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2976.9M, EPOCH TIME: 1754077822.448395
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4660).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:2931.9M, EPOCH TIME: 1754077822.457726
[08/01 12:50:22    104s] TotalInstCnt at PhyDesignMc Destruction: 4660
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.22
[08/01 12:50:22    104s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:44.0/0:05:08.7 (0.3), mem = 2931.9M
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] =============================================================================================
[08/01 12:50:22    104s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.18-s099_1
[08/01 12:50:22    104s] =============================================================================================
[08/01 12:50:22    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s] [ SlackTraversorInit     ]      1   0:00:00.1  (  31.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:50:22    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:50:22    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:22    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:22    104s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ DrvFindVioNets         ]      2   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 12:50:22    104s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ MISC                   ]          0:00:00.1  (  44.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] End: GigaOpt postEco DRV Optimization
[08/01 12:50:22    104s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.003 (bump = 0.003)
[08/01 12:50:22    104s] GigaOpt: Skipping nonLegal postEco optimization
[08/01 12:50:22    104s] Design TNS changes after trial route: 0.000 -> -0.005
[08/01 12:50:22    104s] Begin: GigaOpt TNS non-legal recovery
[08/01 12:50:22    104s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/01 12:50:22    104s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/01 12:50:22    104s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:22    104s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:22    104s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.1/0:05:08.7 (0.3), mem = 2931.9M
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.23
[08/01 12:50:22    104s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:22    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2931.9M
[08/01 12:50:22    104s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:50:22    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2931.9M, EPOCH TIME: 1754077822.535600
[08/01 12:50:22    104s] Processing tracks to init pin-track alignment.
[08/01 12:50:22    104s] z: 2, totalTracks: 1
[08/01 12:50:22    104s] z: 4, totalTracks: 1
[08/01 12:50:22    104s] z: 6, totalTracks: 1
[08/01 12:50:22    104s] z: 8, totalTracks: 1
[08/01 12:50:22    104s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:22    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2931.9M, EPOCH TIME: 1754077822.538159
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:22    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2931.9M, EPOCH TIME: 1754077822.541304
[08/01 12:50:22    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2931.9M, EPOCH TIME: 1754077822.541339
[08/01 12:50:22    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2931.9M, EPOCH TIME: 1754077822.541527
[08/01 12:50:22    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2931.9MB).
[08/01 12:50:22    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2931.9M, EPOCH TIME: 1754077822.541881
[08/01 12:50:22    104s] TotalInstCnt at PhyDesignMc Initialization: 4660
[08/01 12:50:22    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2931.9M
[08/01 12:50:22    104s] ### Creating RouteCongInterface, started
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] #optDebug: {0, 1.000}
[08/01 12:50:22    104s] ### Creating RouteCongInterface, finished
[08/01 12:50:22    104s] {MG  {4 0 1.1 0.137003}  {7 0 3 0.363821}  {9 0 8.9 1.05344} }
[08/01 12:50:22    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2931.9M
[08/01 12:50:22    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2931.9M
[08/01 12:50:22    104s] *info: 8 clock nets excluded
[08/01 12:50:22    104s] *info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2527177.2
[08/01 12:50:22    104s] PathGroup :  reg2reg  TargetSlack : 0 
[08/01 12:50:22    104s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.005 Density 70.52
[08/01 12:50:22    104s] Optimizer TNS Opt
[08/01 12:50:22    104s] OptDebug: Start of Optimizer TNS Pass:
[08/01 12:50:22    104s] +----------+------+------+
[08/01 12:50:22    104s] |Path Group|   WNS|   TNS|
[08/01 12:50:22    104s] +----------+------+------+
[08/01 12:50:22    104s] |default   | 0.946| 0.000|
[08/01 12:50:22    104s] |reg2reg   |-0.003|-0.005|
[08/01 12:50:22    104s] |HEPG      |-0.003|-0.005|
[08/01 12:50:22    104s] |All Paths |-0.003|-0.005|
[08/01 12:50:22    104s] +----------+------+------+
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.003ns TNS -0.005ns; HEPG WNS -0.003ns TNS -0.005ns; all paths WNS -0.003ns TNS -0.005ns; Real time 0:00:25.0
[08/01 12:50:22    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2989.1M, EPOCH TIME: 1754077822.656719
[08/01 12:50:22    104s] Found 0 hard placement blockage before merging.
[08/01 12:50:22    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2989.1M, EPOCH TIME: 1754077822.656833
[08/01 12:50:22    104s] Active Path Group: reg2reg  
[08/01 12:50:22    104s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:22    104s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[08/01 12:50:22    104s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:22    104s] |  -0.003|   -0.003|  -0.005|   -0.005|   70.52%|   0:00:00.0| 2989.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]15/D  |
[08/01 12:50:22    104s] |   0.000|    0.002|   0.000|    0.000|   70.60%|   0:00:00.0| 3016.2M|nangate_view_setup|       NA| NA                       |
[08/01 12:50:22    104s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3016.2M) ***
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3016.2M) ***
[08/01 12:50:22    104s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:22    104s] OptDebug: End of Optimizer TNS Pass:
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] |Path Group|  WNS|  TNS|
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] |default   |0.946|0.000|
[08/01 12:50:22    104s] |reg2reg   |0.002|0.000|
[08/01 12:50:22    104s] |HEPG      |0.002|0.000|
[08/01 12:50:22    104s] |All Paths |0.002|0.000|
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS 0.002ns TNS 0.000ns; all paths WNS 0.002ns TNS 0.000ns; Real time 0:00:25.0
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2527177.3
[08/01 12:50:22    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3016.2M, EPOCH TIME: 1754077822.758985
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4665).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3016.2M, EPOCH TIME: 1754077822.767376
[08/01 12:50:22    104s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3016.2M, EPOCH TIME: 1754077822.767899
[08/01 12:50:22    104s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3016.2M, EPOCH TIME: 1754077822.767929
[08/01 12:50:22    104s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3016.2M, EPOCH TIME: 1754077822.770147
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:22    104s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:3016.2M, EPOCH TIME: 1754077822.772923
[08/01 12:50:22    104s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3016.2M, EPOCH TIME: 1754077822.772958
[08/01 12:50:22    104s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3016.2M, EPOCH TIME: 1754077822.773118
[08/01 12:50:22    104s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.005, MEM:3016.2M, EPOCH TIME: 1754077822.773415
[08/01 12:50:22    104s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:3016.2M, EPOCH TIME: 1754077822.773429
[08/01 12:50:22    104s] TDRefine: refinePlace mode is spiral
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.15
[08/01 12:50:22    104s] OPERPROF: Starting RefinePlace at level 1, MEM:3016.2M, EPOCH TIME: 1754077822.773461
[08/01 12:50:22    104s] *** Starting place_detail (0:01:44 mem=3016.2M) ***
[08/01 12:50:22    104s] Total net bbox length = 4.798e+04 (2.371e+04 2.427e+04) (ext = 1.066e+04)
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:22    104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:22    104s] (I)      Default pattern map key = top_default.
[08/01 12:50:22    104s] (I)      Default pattern map key = top_default.
[08/01 12:50:22    104s] User Input Parameters:
[08/01 12:50:22    104s] - Congestion Driven    : Off
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Starting Small incrNP...
[08/01 12:50:22    104s] - Timing Driven        : Off
[08/01 12:50:22    104s] - Area-Violation Based : Off
[08/01 12:50:22    104s] - Start Rollback Level : -5
[08/01 12:50:22    104s] - Legalized            : On
[08/01 12:50:22    104s] - Window Based         : Off
[08/01 12:50:22    104s] - eDen incr mode       : Off
[08/01 12:50:22    104s] - Small incr mode      : On
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3016.2M, EPOCH TIME: 1754077822.776712
[08/01 12:50:22    104s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3016.2M, EPOCH TIME: 1754077822.777093
[08/01 12:50:22    104s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:3016.2M, EPOCH TIME: 1754077822.777850
[08/01 12:50:22    104s] default core: bins with density > 0.750 = 35.80 % ( 29 / 81 )
[08/01 12:50:22    104s] Density distribution unevenness ratio (U70) = 4.715%
[08/01 12:50:22    104s] Density distribution unevenness ratio = 4.715%
[08/01 12:50:22    104s] Density distribution unevenness ratio (U80) = 0.154%
[08/01 12:50:22    104s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 12:50:22    104s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:3016.2M, EPOCH TIME: 1754077822.777940
[08/01 12:50:22    104s] cost 0.827027, thresh 1.000000
[08/01 12:50:22    104s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3016.2M)
[08/01 12:50:22    104s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:22    104s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3016.2M, EPOCH TIME: 1754077822.778201
[08/01 12:50:22    104s] Starting refinePlace ...
[08/01 12:50:22    104s] (I)      Default pattern map key = top_default.
[08/01 12:50:22    104s] One DDP V2 for no tweak run.
[08/01 12:50:22    104s] (I)      Default pattern map key = top_default.
[08/01 12:50:22    104s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3016.2M, EPOCH TIME: 1754077822.783933
[08/01 12:50:22    104s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:50:22    104s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3016.2M, EPOCH TIME: 1754077822.783982
[08/01 12:50:22    104s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3016.2M, EPOCH TIME: 1754077822.784042
[08/01 12:50:22    104s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3016.2M, EPOCH TIME: 1754077822.784060
[08/01 12:50:22    104s] DDP markSite nrRow 83 nrJob 83
[08/01 12:50:22    104s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3016.2M, EPOCH TIME: 1754077822.784174
[08/01 12:50:22    104s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3016.2M, EPOCH TIME: 1754077822.784190
[08/01 12:50:22    104s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:50:22    104s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3016.2MB) @(0:01:44 - 0:01:44).
[08/01 12:50:22    104s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:22    104s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:22    104s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:22    104s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:22    104s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:50:22    104s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:22    104s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:22    104s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3000.2MB) @(0:01:44 - 0:01:44).
[08/01 12:50:22    104s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:22    104s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3000.2MB
[08/01 12:50:22    104s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:22    104s]   maximum (X+Y) =         0.00 um
[08/01 12:50:22    104s]   mean    (X+Y) =         0.00 um
[08/01 12:50:22    104s] Total instances moved : 0
[08/01 12:50:22    104s] Summary Report:
[08/01 12:50:22    104s] Instances move: 0 (out of 4658 movable)
[08/01 12:50:22    104s] Instances flipped: 0
[08/01 12:50:22    104s] Mean displacement: 0.00 um
[08/01 12:50:22    104s] Max displacement: 0.00 um 
[08/01 12:50:22    104s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.085, REAL:0.085, MEM:3000.2M, EPOCH TIME: 1754077822.863262
[08/01 12:50:22    104s] Total net bbox length = 4.798e+04 (2.371e+04 2.427e+04) (ext = 1.066e+04)
[08/01 12:50:22    104s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3000.2MB
[08/01 12:50:22    104s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3000.2MB) @(0:01:44 - 0:01:44).
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.15
[08/01 12:50:22    104s] *** Finished place_detail (0:01:44 mem=3000.2M) ***
[08/01 12:50:22    104s] OPERPROF: Finished RefinePlace at level 1, CPU:0.091, REAL:0.091, MEM:3000.2M, EPOCH TIME: 1754077822.864326
[08/01 12:50:22    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3000.2M, EPOCH TIME: 1754077822.880185
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4665).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.009, MEM:3000.2M, EPOCH TIME: 1754077822.888804
[08/01 12:50:22    104s] *** maximum move = 0.00 um ***
[08/01 12:50:22    104s] *** Finished re-routing un-routed nets (3000.2M) ***
[08/01 12:50:22    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:3000.2M, EPOCH TIME: 1754077822.898153
[08/01 12:50:22    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3000.2M, EPOCH TIME: 1754077822.900387
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:22    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3000.2M, EPOCH TIME: 1754077822.903189
[08/01 12:50:22    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3000.2M, EPOCH TIME: 1754077822.903227
[08/01 12:50:22    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3016.2M, EPOCH TIME: 1754077822.903552
[08/01 12:50:22    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:3016.2M, EPOCH TIME: 1754077822.903903
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3016.2M) ***
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2527177.3
[08/01 12:50:22    104s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.60
[08/01 12:50:22    104s] OptDebug: End of Setup Fixing:
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] |Path Group|  WNS|  TNS|
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] |default   |0.946|0.000|
[08/01 12:50:22    104s] |reg2reg   |0.002|0.000|
[08/01 12:50:22    104s] |HEPG      |0.002|0.000|
[08/01 12:50:22    104s] |All Paths |0.002|0.000|
[08/01 12:50:22    104s] +----------+-----+-----+
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Bottom Preferred Layer:
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] |     Layer     |    CLK     |   Rule   |
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] | metal3 (z=3)  |          8 | default  |
[08/01 12:50:22    104s] +---------------+------------+----------+
[08/01 12:50:22    104s] Via Pillar Rule:
[08/01 12:50:22    104s]     None
[08/01 12:50:22    104s] Finished writing unified metrics of routing constraints.
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2527177.2
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3016.2M) ***
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Total-nets :: 5611, Stn-nets :: 47, ratio :: 0.83764 %, Total-len 48193.1, Stn-len 80.557
[08/01 12:50:22    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2997.1M, EPOCH TIME: 1754077822.945865
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:22    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2934.1M, EPOCH TIME: 1754077822.953527
[08/01 12:50:22    104s] TotalInstCnt at PhyDesignMc Destruction: 4665
[08/01 12:50:22    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.23
[08/01 12:50:22    104s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:44.5/0:05:09.1 (0.3), mem = 2934.1M
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] =============================================================================================
[08/01 12:50:22    104s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/01 12:50:22    104s] =============================================================================================
[08/01 12:50:22    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s] [ SlackTraversorInit     ]      2   0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:22    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:22    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:22    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ TransformInit          ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:22    104s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:22    104s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:50:22    104s] [ OptGetWeight           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ OptEval                ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:22    104s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:22    104s] [ IncrDelayCalc          ]      4   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:22    104s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ RefinePlace            ]      1   0:00:00.2  (  37.4 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 12:50:22    104s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:22    104s] [ MISC                   ]          0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.0    0.9
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s]  TnsOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:50:22    104s] ---------------------------------------------------------------------------------------------
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] End: GigaOpt TNS non-legal recovery
[08/01 12:50:22    104s] **INFO: Flow update: Design timing is met.
[08/01 12:50:22    104s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:50:22    104s] #optDebug: fT-D <X 1 0 0 0>
[08/01 12:50:22    104s] Register exp ratio and priority group on 0 nets on 5611 nets : 
[08/01 12:50:22    104s] 
[08/01 12:50:22    104s] Active setup views:
[08/01 12:50:22    104s]  nangate_view_setup
[08/01 12:50:22    104s]   Dominating endpoints: 0
[08/01 12:50:22    104s]   Dominating TNS: -0.000
[08/01 12:50:22    104s] 
[08/01 12:50:23    104s] Extraction called for design 'top' of instances=4665 and nets=5613 using extraction engine 'pre_route' .
[08/01 12:50:23    104s] pre_route RC Extraction called for design top.
[08/01 12:50:23    104s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:23    104s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:23    104s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:23    104s] RCMode: PreRoute
[08/01 12:50:23    104s]       RC Corner Indexes            0   
[08/01 12:50:23    104s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:23    104s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:23    104s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:23    104s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:23    104s] Shrink Factor                : 1.00000
[08/01 12:50:23    104s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:23    104s] RC Grid backup saved.
[08/01 12:50:23    104s] 
[08/01 12:50:23    104s] Trim Metal Layers:
[08/01 12:50:23    104s] LayerId::1 widthSet size::1
[08/01 12:50:23    104s] LayerId::2 widthSet size::1
[08/01 12:50:23    104s] LayerId::3 widthSet size::1
[08/01 12:50:23    104s] LayerId::4 widthSet size::1
[08/01 12:50:23    104s] LayerId::5 widthSet size::1
[08/01 12:50:23    104s] LayerId::6 widthSet size::1
[08/01 12:50:23    104s] LayerId::7 widthSet size::1
[08/01 12:50:23    104s] LayerId::8 widthSet size::1
[08/01 12:50:23    104s] LayerId::9 widthSet size::1
[08/01 12:50:23    104s] LayerId::10 widthSet size::1
[08/01 12:50:23    104s] eee: pegSigSF::1.070000
[08/01 12:50:23    104s] Skipped RC grid update for preRoute extraction.
[08/01 12:50:23    104s] Initializing multi-corner resistance tables ...
[08/01 12:50:23    104s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:23    104s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:50:23    104s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:50:23    104s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:50:23    104s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:50:23    104s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:50:23    104s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:50:23    104s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:50:23    104s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:23    104s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:23    104s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:23    104s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:23    104s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2962.766M)
[08/01 12:50:23    104s] Starting delay calculation for Setup views
[08/01 12:50:23    104s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:23    104s] #################################################################################
[08/01 12:50:23    104s] # Design Stage: PreRoute
[08/01 12:50:23    104s] # Design Name: top
[08/01 12:50:23    104s] # Design Mode: 45nm
[08/01 12:50:23    104s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:23    104s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:23    104s] # Signoff Settings: SI Off 
[08/01 12:50:23    104s] #################################################################################
[08/01 12:50:23    104s] Calculate delays in BcWc mode...
[08/01 12:50:23    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2960.8M, InitMEM = 2960.8M)
[08/01 12:50:23    104s] Start delay calculation (fullDC) (1 T). (MEM=2960.77)
[08/01 12:50:23    104s] End AAE Lib Interpolated Model. (MEM=2972.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:23    105s] Total number of fetched objects 5929
[08/01 12:50:23    105s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:23    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:23    105s] End delay calculation. (MEM=2944.8 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:50:23    105s] End delay calculation (fullDC). (MEM=2944.8 CPU=0:00:00.6 REAL=0:00:00.0)
[08/01 12:50:23    105s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2944.8M) ***
[08/01 12:50:24    105s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:46 mem=2944.8M)
[08/01 12:50:24    105s] OPTC: user 20.0
[08/01 12:50:24    105s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2944.80 MB )
[08/01 12:50:24    105s] (I)      ==================== Layers =====================
[08/01 12:50:24    105s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:24    105s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:24    105s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:24    105s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:24    105s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:24    105s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:24    105s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:24    105s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:24    105s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:24    105s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:24    105s] (I)      Started Import and model ( Curr Mem: 2944.80 MB )
[08/01 12:50:24    105s] (I)      Default pattern map key = top_default.
[08/01 12:50:24    105s] (I)      == Non-default Options ==
[08/01 12:50:24    105s] (I)      Build term to term wires                           : false
[08/01 12:50:24    105s] (I)      Maximum routing layer                              : 10
[08/01 12:50:24    105s] (I)      Number of threads                                  : 1
[08/01 12:50:24    105s] (I)      Method to set GCell size                           : row
[08/01 12:50:24    105s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:24    105s] (I)      Use row-based GCell size
[08/01 12:50:24    105s] (I)      Use row-based GCell align
[08/01 12:50:24    105s] (I)      layer 0 area = 0
[08/01 12:50:24    105s] (I)      layer 1 area = 0
[08/01 12:50:24    105s] (I)      layer 2 area = 0
[08/01 12:50:24    105s] (I)      layer 3 area = 0
[08/01 12:50:24    105s] (I)      layer 4 area = 0
[08/01 12:50:24    105s] (I)      layer 5 area = 0
[08/01 12:50:24    105s] (I)      layer 6 area = 0
[08/01 12:50:24    105s] (I)      layer 7 area = 0
[08/01 12:50:24    105s] (I)      layer 8 area = 0
[08/01 12:50:24    105s] (I)      layer 9 area = 0
[08/01 12:50:24    105s] (I)      GCell unit size   : 2800
[08/01 12:50:24    105s] (I)      GCell multiplier  : 1
[08/01 12:50:24    105s] (I)      GCell row height  : 2800
[08/01 12:50:24    105s] (I)      Actual row height : 2800
[08/01 12:50:24    105s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:24    105s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:24    105s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:24    105s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:24    105s] (I)      ============== Default via ===============
[08/01 12:50:24    105s] (I)      +---+------------------+-----------------+
[08/01 12:50:24    105s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:24    105s] (I)      +---+------------------+-----------------+
[08/01 12:50:24    105s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:24    105s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:24    105s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:24    105s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:24    105s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:24    105s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:24    105s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:24    105s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:24    105s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:24    105s] (I)      +---+------------------+-----------------+
[08/01 12:50:24    105s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:24    105s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:24    105s] [NR-eGR] Read 0 other shapes
[08/01 12:50:24    105s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:24    105s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:24    105s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:24    105s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:24    105s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:24    105s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:24    105s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:24    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:24    105s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[08/01 12:50:24    105s] [NR-eGR] Read 5573 nets ( ignored 7 )
[08/01 12:50:24    105s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:24    105s] (I)      Read Num Blocks=10070  Num Prerouted Wires=2002  Num CS=0
[08/01 12:50:24    105s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 1076
[08/01 12:50:24    105s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 805
[08/01 12:50:24    105s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 114
[08/01 12:50:24    105s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 7
[08/01 12:50:24    105s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:24    105s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:24    105s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:24    105s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:24    105s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:24    105s] (I)      Number of ignored nets                =      7
[08/01 12:50:24    105s] (I)      Number of connected nets              =      0
[08/01 12:50:24    105s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:24    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:24    105s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:24    105s] (I)      Ndr track 0 does not exist
[08/01 12:50:24    105s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:24    105s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:24    105s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:24    105s] (I)      Site width          :   380  (dbu)
[08/01 12:50:24    105s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:24    105s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:24    105s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:24    105s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:24    105s] (I)      Grid                :    98    98    10
[08/01 12:50:24    105s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:24    105s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:24    105s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:24    105s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:24    105s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:24    105s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:24    105s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:24    105s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:24    105s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:24    105s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:24    105s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:24    105s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:24    105s] (I)      --------------------------------------------------------
[08/01 12:50:24    105s] 
[08/01 12:50:24    105s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:24    105s] [NR-eGR] Rule id: 0  Nets: 5566
[08/01 12:50:24    105s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:24    105s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:24    105s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:24    105s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:24    105s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:24    105s] [NR-eGR] ========================================
[08/01 12:50:24    105s] [NR-eGR] 
[08/01 12:50:24    105s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:24    105s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:24    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:24    105s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:24    105s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:24    105s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:24    105s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:24    105s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:24    105s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:24    105s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:24    105s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:24    105s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:24    105s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:24    105s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:24    105s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:24    105s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2944.80 MB )
[08/01 12:50:24    105s] (I)      Reset routing kernel
[08/01 12:50:24    105s] (I)      Started Global Routing ( Curr Mem: 2944.80 MB )
[08/01 12:50:24    105s] (I)      totalPins=18003  totalGlobalPin=17127 (95.13%)
[08/01 12:50:24    105s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:24    105s] (I)      [08/01 12:50:24    105s] [NR-eGR] Layer group 1: route 5566 net(s) in layer range [2, 10]

[08/01 12:50:24    105s] (I)      ============  Phase 1a Route ============
[08/01 12:50:24    105s] (I)      Usage: 29995 = (14141 H, 15854 V) = (9.11% H, 9.31% V) = (1.980e+04um H, 2.220e+04um V)
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] (I)      ============  Phase 1b Route ============
[08/01 12:50:24    105s] (I)      Usage: 29995 = (14141 H, 15854 V) = (9.11% H, 9.31% V) = (1.980e+04um H, 2.220e+04um V)
[08/01 12:50:24    105s] (I)      Overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 4.199300e+04um
[08/01 12:50:24    105s] (I)      Congestion metric : 0.00%H 0.16%V, 0.16%HV
[08/01 12:50:24    105s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] (I)      ============  Phase 1c Route ============
[08/01 12:50:24    105s] (I)      Usage: 29995 = (14141 H, 15854 V) = (9.11% H, 9.31% V) = (1.980e+04um H, 2.220e+04um V)
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] (I)      ============  Phase 1d Route ============
[08/01 12:50:24    105s] (I)      Usage: 29995 = (14141 H, 15854 V) = (9.11% H, 9.31% V) = (1.980e+04um H, 2.220e+04um V)
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] (I)      ============  Phase 1e Route ============
[08/01 12:50:24    105s] (I)      Usage: 29995 = (14141 H, 15854 V) = (9.11% H, 9.31% V) = (1.980e+04um H, 2.220e+04um V)
[08/01 12:50:24    105s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 4.199300e+04um
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] (I)      ============  Phase 1l Route ============
[08/01 12:50:24    105s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:24    105s] (I)      Layer  2:      66153     16695        35           0       70044    ( 0.00%) 
[08/01 12:50:24    105s] (I)      Layer  3:      92215     17958         0           0       95060    ( 0.00%) 
[08/01 12:50:24    105s] (I)      Layer  4:      44384      8401         0           0       47530    ( 0.00%) 
[08/01 12:50:24    105s] (I)      Layer  5:      44750      1519         0           0       47530    ( 0.00%) 
[08/01 12:50:24    105s] (I)      Layer  6:      43267      2306         0           0       47530    ( 0.00%) 
[08/01 12:50:24    105s] (I)      Layer  7:      12921         8         0        1348       14495    ( 8.51%) 
[08/01 12:50:24    105s] (I)      Layer  8:      11346        11         0        3778       12065    (23.85%) 
[08/01 12:50:24    105s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:24    105s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:24    105s] (I)      Total:        324467     46898        35       13037      342581    ( 3.67%) 
[08/01 12:50:24    105s] (I)      
[08/01 12:50:24    105s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:24    105s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:50:24    105s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:50:24    105s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:50:24    105s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:24    105s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal2 ( 2)        22( 0.23%)         3( 0.03%)   ( 0.26%) 
[08/01 12:50:24    105s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:24    105s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:24    105s] [NR-eGR]        Total        22( 0.03%)         3( 0.00%)   ( 0.03%) 
[08/01 12:50:24    105s] [NR-eGR] 
[08/01 12:50:24    105s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2952.80 MB )
[08/01 12:50:24    105s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:24    105s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:24    105s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2952.80 MB )
[08/01 12:50:24    105s] (I)      ==================================== Runtime Summary =====================================
[08/01 12:50:24    105s] (I)       Step                                         %      Start     Finish      Real       CPU 
[08/01 12:50:24    105s] (I)      ------------------------------------------------------------------------------------------
[08/01 12:50:24    105s] (I)       Early Global Route kernel              100.00%  93.54 sec  93.61 sec  0.08 sec  0.06 sec 
[08/01 12:50:24    105s] (I)       +-Import and model                      39.51%  93.54 sec  93.57 sec  0.03 sec  0.02 sec 
[08/01 12:50:24    105s] (I)       | +-Create place DB                     11.15%  93.54 sec  93.55 sec  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | +-Import place data                 11.10%  93.54 sec  93.55 sec  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read instances and placement     3.09%  93.54 sec  93.54 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read nets                        7.88%  93.54 sec  93.55 sec  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | +-Create route DB                     22.98%  93.55 sec  93.57 sec  0.02 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | +-Import route data (1T)            22.72%  93.55 sec  93.57 sec  0.02 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read blockages ( Layer 2-10 )    5.15%  93.55 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read routing blockages         0.00%  93.55 sec  93.55 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read instance blockages        0.64%  93.55 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read PG blockages              1.33%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read clock blockages           0.32%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read other blockages           0.32%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read halo blockages            0.07%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Read boundary cut boxes        0.00%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read blackboxes                  0.01%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read prerouted                   4.47%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read unlegalized nets            0.42%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Read nets                        1.42%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Set up via pillars               0.04%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Initialize 3D grid graph         0.12%  93.56 sec  93.56 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Model blockage capacity          2.93%  93.56 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | | +-Initialize 3D capacity         2.61%  93.56 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | +-Read aux data                        0.00%  93.57 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | +-Others data preparation              0.28%  93.57 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | +-Create route kernel                  4.49%  93.57 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       +-Global Routing                        56.04%  93.57 sec  93.61 sec  0.04 sec  0.03 sec 
[08/01 12:50:24    105s] (I)       | +-Initialization                       1.77%  93.57 sec  93.57 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | +-Net group 1                         37.76%  93.57 sec  93.60 sec  0.03 sec  0.03 sec 
[08/01 12:50:24    105s] (I)       | | +-Generate topology                  4.41%  93.57 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1a                           8.24%  93.58 sec  93.58 sec  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | | +-Pattern routing (1T)             6.70%  93.58 sec  93.58 sec  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)       | | | +-Add via demand to 2D             1.31%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1b                           0.10%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1c                           0.01%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1d                           0.01%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1e                           0.09%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | | +-Route legalization               0.00%  93.58 sec  93.58 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | | +-Phase 1l                          23.42%  93.58 sec  93.60 sec  0.02 sec  0.02 sec 
[08/01 12:50:24    105s] (I)       | | | +-Layer assignment (1T)           22.78%  93.58 sec  93.60 sec  0.02 sec  0.02 sec 
[08/01 12:50:24    105s] (I)       | +-Clean cong LA                        0.01%  93.60 sec  93.60 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       +-Export 3D cong map                     1.47%  93.61 sec  93.61 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)       | +-Export 2D cong map                   0.16%  93.61 sec  93.61 sec  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)      ===================== Summary by functions =====================
[08/01 12:50:24    105s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:50:24    105s] (I)      ----------------------------------------------------------------
[08/01 12:50:24    105s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.06 sec 
[08/01 12:50:24    105s] (I)        1  Global Routing                  56.04%  0.04 sec  0.03 sec 
[08/01 12:50:24    105s] (I)        1  Import and model                39.51%  0.03 sec  0.02 sec 
[08/01 12:50:24    105s] (I)        1  Export 3D cong map               1.47%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Net group 1                     37.76%  0.03 sec  0.03 sec 
[08/01 12:50:24    105s] (I)        2  Create route DB                 22.98%  0.02 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        2  Create place DB                 11.15%  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        2  Create route kernel              4.49%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Initialization                   1.77%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Others data preparation          0.28%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1l                        23.42%  0.02 sec  0.02 sec 
[08/01 12:50:24    105s] (I)        3  Import route data (1T)          22.72%  0.02 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        3  Import place data               11.10%  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1a                         8.24%  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        3  Generate topology                4.41%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Layer assignment (1T)           22.78%  0.02 sec  0.02 sec 
[08/01 12:50:24    105s] (I)        4  Read nets                        9.30%  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        4  Pattern routing (1T)             6.70%  0.01 sec  0.01 sec 
[08/01 12:50:24    105s] (I)        4  Read blockages ( Layer 2-10 )    5.15%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Read prerouted                   4.47%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Read instances and placement     3.09%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Model blockage capacity          2.93%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Add via demand to 2D             1.31%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Read unlegalized nets            0.42%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Initialize 3D capacity           2.61%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read PG blockages                1.33%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read instance blockages          0.64%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read clock blockages             0.32%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read other blockages             0.32%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read halo blockages              0.07%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:50:24    105s] OPERPROF: Starting HotSpotCal at level 1, MEM:2952.8M, EPOCH TIME: 1754077824.122707
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:24    105s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:24    105s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2968.8M, EPOCH TIME: 1754077824.123978
[08/01 12:50:24    105s] [hotspot] Hotspot report including placement blocked areas
[08/01 12:50:24    105s] OPERPROF: Starting HotSpotCal at level 1, MEM:2968.8M, EPOCH TIME: 1754077824.124072
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:24    105s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:24    105s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:24    105s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:24    105s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2968.8M, EPOCH TIME: 1754077824.125106
[08/01 12:50:24    105s] Reported timing to dir ./timingReports
[08/01 12:50:24    105s] **opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2150.5M, totSessionCpu=0:01:46 **
[08/01 12:50:24    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2925.8M, EPOCH TIME: 1754077824.129867
[08/01 12:50:24    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:24    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:24    105s] 
[08/01 12:50:24    105s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:24    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2925.8M, EPOCH TIME: 1754077824.132911
[08/01 12:50:24    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:24    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] ------------------------------------------------------------------
[08/01 12:50:25    105s]      opt_design Final Summary
[08/01 12:50:25    105s] ------------------------------------------------------------------
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] Setup views included:
[08/01 12:50:25    105s]  nangate_view_setup 
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] +--------------------+---------+---------+---------+
[08/01 12:50:25    105s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:50:25    105s] +--------------------+---------+---------+---------+
[08/01 12:50:25    105s] |           WNS (ns):|  0.002  |  0.002  |  0.946  |
[08/01 12:50:25    105s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:50:25    105s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:50:25    105s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:25    105s] +--------------------+---------+---------+---------+
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] +----------------+-------------------------------+------------------+
[08/01 12:50:25    105s] |                |              Real             |       Total      |
[08/01 12:50:25    105s] |    DRVs        +------------------+------------+------------------|
[08/01 12:50:25    105s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:50:25    105s] +----------------+------------------+------------+------------------+
[08/01 12:50:25    105s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:25    105s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:25    105s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:25    105s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:25    105s] +----------------+------------------+------------+------------------+
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.503429
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:25    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:2926.0M, EPOCH TIME: 1754077825.507057
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] Density: 70.601%
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:50:25    105s] ------------------------------------------------------------------
[08/01 12:50:25    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.511154
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] 
[08/01 12:50:25    105s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:25    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2926.0M, EPOCH TIME: 1754077825.514452
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] **opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2150.8M, totSessionCpu=0:01:46 **
[08/01 12:50:25    105s] *** Finished opt_design ***
[08/01 12:50:25    105s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:25    105s] UM:*                                       0.000 ns          0.002 ns  final
[08/01 12:50:25    105s] UM: Running design category ...
[08/01 12:50:25    105s] All LLGs are deleted
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.564501
[08/01 12:50:25    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2926.0M, EPOCH TIME: 1754077825.564577
[08/01 12:50:25    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.564670
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2926.0M, EPOCH TIME: 1754077825.564883
[08/01 12:50:25    105s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:25    105s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:25    105s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2926.0M, EPOCH TIME: 1754077825.567007
[08/01 12:50:25    105s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:50:25    105s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:25    105s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2926.0M, EPOCH TIME: 1754077825.568288
[08/01 12:50:25    105s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:25    105s] SiteArray: use 319,488 bytes
[08/01 12:50:25    105s] SiteArray: current memory after site array memory allocation 2926.0M
[08/01 12:50:25    105s] SiteArray: FP blocked sites are writable
[08/01 12:50:25    105s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2926.0M, EPOCH TIME: 1754077825.569075
[08/01 12:50:25    105s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2926.0M, EPOCH TIME: 1754077825.572377
[08/01 12:50:25    105s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:25    105s] Atter site array init, number of instance map data is 0.
[08/01 12:50:25    105s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2926.0M, EPOCH TIME: 1754077825.572865
[08/01 12:50:25    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2926.0M, EPOCH TIME: 1754077825.573058
[08/01 12:50:25    105s] All LLGs are deleted
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.574404
[08/01 12:50:25    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2926.0M, EPOCH TIME: 1754077825.574437
[08/01 12:50:25    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] 	Current design flip-flop statistics
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] Single-Bit FF Count          :          582
[08/01 12:50:25    106s] Multi-Bit FF Count           :            0
[08/01 12:50:25    106s] Total Bit Count              :          582
[08/01 12:50:25    106s] Total FF Count               :          582
[08/01 12:50:25    106s] Bits Per Flop                :        1.000
[08/01 12:50:25    106s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:50:25    106s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s]             Multi-bit cell usage statistics
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ============================================================
[08/01 12:50:25    106s] Sequential Multibit cells usage statistics
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Total 0
[08/01 12:50:25    106s] ============================================================
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Category            Num of Insts Rejected     Reasons
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:25    106s] UM:          11.17             12          0.000 ns          0.002 ns  opt_design_postcts
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.0 real=0:00:14.2)
[08/01 12:50:25    106s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[08/01 12:50:25    106s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[08/01 12:50:25    106s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[08/01 12:50:25    106s] Deleting Lib Analyzer.
[08/01 12:50:25    106s] Info: Destroy the CCOpt slew target map.
[08/01 12:50:25    106s] clean pInstBBox. size 0
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:25    106s] Set place::cacheFPlanSiteMark to 0
[08/01 12:50:25    106s] All LLGs are deleted
[08/01 12:50:25    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2926.0M, EPOCH TIME: 1754077825.758008
[08/01 12:50:25    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2926.0M, EPOCH TIME: 1754077825.758060
[08/01 12:50:25    106s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:50:25    106s] (ccopt_design): dumping clock statistics to metric
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
[08/01 12:50:25    106s] End AAE Lib Interpolated Model. (MEM=2925.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
[08/01 12:50:25    106s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:50:25    106s] Clock DAG hash : 4781225824099957561 13892107109259088850
[08/01 12:50:25    106s] CTS services accumulated run-time stats :
[08/01 12:50:25    106s]   delay calculator: calls=11145, total_wall_time=0.872s, mean_wall_time=0.078ms
[08/01 12:50:25    106s]   legalizer: calls=805, total_wall_time=0.020s, mean_wall_time=0.024ms
[08/01 12:50:25    106s]   steiner router: calls=8902, total_wall_time=0.423s, mean_wall_time=0.047ms
[08/01 12:50:25    106s] UM: Running design category ...
[08/01 12:50:25    106s] All LLGs are deleted
[08/01 12:50:25    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2964.1M, EPOCH TIME: 1754077825.817200
[08/01 12:50:25    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2964.1M, EPOCH TIME: 1754077825.817268
[08/01 12:50:25    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2964.1M, EPOCH TIME: 1754077825.817349
[08/01 12:50:25    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2964.1M, EPOCH TIME: 1754077825.817534
[08/01 12:50:25    106s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:25    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:25    106s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2964.1M, EPOCH TIME: 1754077825.819485
[08/01 12:50:25    106s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:25    106s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:25    106s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2964.1M, EPOCH TIME: 1754077825.820701
[08/01 12:50:25    106s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:25    106s] SiteArray: use 319,488 bytes
[08/01 12:50:25    106s] SiteArray: current memory after site array memory allocation 2964.1M
[08/01 12:50:25    106s] SiteArray: FP blocked sites are writable
[08/01 12:50:25    106s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2964.1M, EPOCH TIME: 1754077825.821418
[08/01 12:50:25    106s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2964.1M, EPOCH TIME: 1754077825.824456
[08/01 12:50:25    106s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:25    106s] Atter site array init, number of instance map data is 0.
[08/01 12:50:25    106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2964.1M, EPOCH TIME: 1754077825.824976
[08/01 12:50:25    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2964.1M, EPOCH TIME: 1754077825.825196
[08/01 12:50:25    106s] All LLGs are deleted
[08/01 12:50:25    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:25    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2964.1M, EPOCH TIME: 1754077825.826480
[08/01 12:50:25    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2964.1M, EPOCH TIME: 1754077825.826512
[08/01 12:50:25    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:25    106s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:25    106s] Summary for sequential cells identification: 
[08/01 12:50:25    106s]   Identified SBFF number: 16
[08/01 12:50:25    106s]   Identified MBFF number: 0
[08/01 12:50:25    106s]   Identified SB Latch number: 0
[08/01 12:50:25    106s]   Identified MB Latch number: 0
[08/01 12:50:25    106s]   Not identified SBFF number: 0
[08/01 12:50:25    106s]   Not identified MBFF number: 0
[08/01 12:50:25    106s]   Not identified SB Latch number: 0
[08/01 12:50:25    106s]   Not identified MB Latch number: 0
[08/01 12:50:25    106s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:25    106s]  Visiting view : nangate_view_setup
[08/01 12:50:25    106s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:25    106s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:25    106s]  Visiting view : nangate_view_hold
[08/01 12:50:25    106s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:25    106s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:25    106s] TLC MultiMap info (StdDelay):
[08/01 12:50:25    106s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:25    106s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:25    106s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:25    106s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:25    106s]  Setting StdDelay to: 8.5ps
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] 	Current design flip-flop statistics
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] Single-Bit FF Count          :          582
[08/01 12:50:25    106s] Multi-Bit FF Count           :            0
[08/01 12:50:25    106s] Total Bit Count              :          582
[08/01 12:50:25    106s] Total FF Count               :          582
[08/01 12:50:25    106s] Bits Per Flop                :        1.000
[08/01 12:50:25    106s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:50:25    106s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s]             Multi-bit cell usage statistics
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ============================================================
[08/01 12:50:25    106s] Sequential Multibit cells usage statistics
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] 
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Total 0
[08/01 12:50:25    106s] ============================================================
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] Category            Num of Insts Rejected     Reasons
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:25    106s] ------------------------------------------------------------
[08/01 12:50:26    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:26    106s] UM:          21.28             22          0.000 ns          0.002 ns  ccopt_design
[08/01 12:50:26    106s] 
[08/01 12:50:26    106s] *** Summary of all messages that are not suppressed in this session:
[08/01 12:50:26    106s] Severity  ID               Count  Summary                                  
[08/01 12:50:26    106s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[08/01 12:50:26    106s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[08/01 12:50:26    106s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/01 12:50:26    106s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 12:50:26    106s] WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
[08/01 12:50:26    106s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[08/01 12:50:26    106s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[08/01 12:50:26    106s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[08/01 12:50:26    106s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[08/01 12:50:26    106s] *** Message Summary: 144 warning(s), 0 error(s)
[08/01 12:50:26    106s] 
[08/01 12:50:26    106s] *** ccopt_design #1 [finish] : cpu/real = 0:00:27.2/0:00:28.6 (1.0), totSession cpu/real = 0:01:46.5/0:05:12.3 (0.3), mem = 2964.1M
[08/01 12:50:26    106s] 
[08/01 12:50:26    106s] =============================================================================================
[08/01 12:50:26    106s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[08/01 12:50:26    106s] =============================================================================================
[08/01 12:50:26    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:26    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:26    106s] [ InitOpt                ]      1   0:00:00.5  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 12:50:26    106s] [ TnsOpt                 ]      1   0:00:00.3  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:50:26    106s] [ GlobalOpt              ]      1   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:26    106s] [ DrvOpt                 ]      2   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:50:26    106s] [ SimplifyNetlist        ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:26    106s] [ AreaOpt                ]      1   0:00:00.6  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:26    106s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:26    106s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:01.2    0.5
[08/01 12:50:26    106s] [ DrvReport              ]      2   0:00:01.3  (   4.4 % )     0:00:01.3 /  0:00:00.1    0.1
[08/01 12:50:26    106s] [ CongRefineRouteType    ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:26    106s] [ SlackTraversorInit     ]      7   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:26    106s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:26    106s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:26    106s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[08/01 12:50:26    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:26    106s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:26    106s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:50:26    106s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 12:50:26    106s] [ IncrReplace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:26    106s] [ RefinePlace            ]      2   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:26    106s] [ CTS                    ]      1   0:00:08.7  (  30.4 % )     0:00:09.9 /  0:00:09.8    1.0
[08/01 12:50:26    106s] [ EarlyGlobalRoute       ]      7   0:00:00.9  (   3.0 % )     0:00:00.9 /  0:00:00.7    0.9
[08/01 12:50:26    106s] [ ExtractRC              ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:26    106s] [ TimingUpdate           ]     28   0:00:00.7  (   2.5 % )     0:00:02.1 /  0:00:02.1    1.0
[08/01 12:50:26    106s] [ FullDelayCalc          ]      5   0:00:03.3  (  11.5 % )     0:00:03.3 /  0:00:03.3    1.0
[08/01 12:50:26    106s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:50:26    106s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:26    106s] [ MISC                   ]          0:00:09.7  (  34.0 % )     0:00:09.7 /  0:00:09.7    1.0
[08/01 12:50:26    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:26    106s]  ccopt_design #1 TOTAL              0:00:28.6  ( 100.0 % )     0:00:28.6 /  0:00:27.2    1.0
[08/01 12:50:26    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:26    106s] 
[08/01 12:50:26    106s] #% End ccopt_design (date=08/01 12:50:26, total cpu=0:00:27.3, real=0:00:29.0, peak res=2156.5M, current mem=2054.3M)
[08/01 12:50:26    106s] @@file 4: time_design -post_cts
[08/01 12:50:26    106s] *** time_design #2 [begin] : totSession cpu/real = 0:01:46.5/0:05:12.3 (0.3), mem = 2838.1M
[08/01 12:50:26    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2838.1M, EPOCH TIME: 1754077826.119472
[08/01 12:50:26    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] All LLGs are deleted
[08/01 12:50:26    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2838.1M, EPOCH TIME: 1754077826.119521
[08/01 12:50:26    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2838.1M, EPOCH TIME: 1754077826.119543
[08/01 12:50:26    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2838.1M, EPOCH TIME: 1754077826.119571
[08/01 12:50:26    106s] Start to check current routing status for nets...
[08/01 12:50:26    106s] All nets are already routed correctly.
[08/01 12:50:26    106s] End to check current routing status for nets (mem=2838.1M)
[08/01 12:50:26    106s] Effort level <high> specified for reg2reg path_group
[08/01 12:50:26    106s] All LLGs are deleted
[08/01 12:50:26    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2840.1M, EPOCH TIME: 1754077826.206140
[08/01 12:50:26    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2840.1M, EPOCH TIME: 1754077826.206190
[08/01 12:50:26    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2840.1M, EPOCH TIME: 1754077826.206908
[08/01 12:50:26    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2840.1M, EPOCH TIME: 1754077826.207062
[08/01 12:50:26    106s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:26    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:26    106s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2840.1M, EPOCH TIME: 1754077826.209126
[08/01 12:50:26    106s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:50:26    106s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:26    106s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2840.1M, EPOCH TIME: 1754077826.210533
[08/01 12:50:26    106s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:26    106s] SiteArray: use 319,488 bytes
[08/01 12:50:26    106s] SiteArray: current memory after site array memory allocation 2840.1M
[08/01 12:50:26    106s] SiteArray: FP blocked sites are writable
[08/01 12:50:26    106s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2840.1M, EPOCH TIME: 1754077826.211573
[08/01 12:50:26    106s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2840.1M, EPOCH TIME: 1754077826.214847
[08/01 12:50:26    106s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:26    106s] Atter site array init, number of instance map data is 0.
[08/01 12:50:26    106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2840.1M, EPOCH TIME: 1754077826.215415
[08/01 12:50:26    106s] 
[08/01 12:50:26    106s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:26    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2840.1M, EPOCH TIME: 1754077826.216064
[08/01 12:50:26    106s] All LLGs are deleted
[08/01 12:50:26    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:26    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:26    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2840.1M, EPOCH TIME: 1754077826.217224
[08/01 12:50:26    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2840.1M, EPOCH TIME: 1754077826.217260
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] ------------------------------------------------------------------
[08/01 12:50:27    106s]          time_design Summary
[08/01 12:50:27    106s] ------------------------------------------------------------------
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] Setup views included:
[08/01 12:50:27    106s]  nangate_view_setup 
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] +--------------------+---------+---------+---------+
[08/01 12:50:27    106s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:50:27    106s] +--------------------+---------+---------+---------+
[08/01 12:50:27    106s] |           WNS (ns):|  0.002  |  0.002  |  0.946  |
[08/01 12:50:27    106s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:50:27    106s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:50:27    106s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:27    106s] +--------------------+---------+---------+---------+
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] +----------------+-------------------------------+------------------+
[08/01 12:50:27    106s] |                |              Real             |       Total      |
[08/01 12:50:27    106s] |    DRVs        +------------------+------------+------------------|
[08/01 12:50:27    106s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:50:27    106s] +----------------+------------------+------------+------------------+
[08/01 12:50:27    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:50:27    106s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:27    106s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:27    106s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:27    106s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:27    106s] +----------------+------------------+------------+------------------+
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] All LLGs are deleted
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.580138
[08/01 12:50:27    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2838.3M, EPOCH TIME: 1754077827.580200
[08/01 12:50:27    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.580995
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2838.3M, EPOCH TIME: 1754077827.581158
[08/01 12:50:27    106s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:27    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:27    106s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2838.3M, EPOCH TIME: 1754077827.583597
[08/01 12:50:27    106s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    106s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    106s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2838.3M, EPOCH TIME: 1754077827.584766
[08/01 12:50:27    106s] Fast DP-INIT is on for default
[08/01 12:50:27    106s] Atter site array init, number of instance map data is 0.
[08/01 12:50:27    106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2838.3M, EPOCH TIME: 1754077827.585641
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:27    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2838.3M, EPOCH TIME: 1754077827.586272
[08/01 12:50:27    106s] All LLGs are deleted
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.587454
[08/01 12:50:27    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2838.3M, EPOCH TIME: 1754077827.587488
[08/01 12:50:27    106s] Density: 70.601%
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:50:27    106s] ------------------------------------------------------------------
[08/01 12:50:27    106s] All LLGs are deleted
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.589514
[08/01 12:50:27    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2838.3M, EPOCH TIME: 1754077827.589556
[08/01 12:50:27    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.590339
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2838.3M, EPOCH TIME: 1754077827.590477
[08/01 12:50:27    106s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:27    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:27    106s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2838.3M, EPOCH TIME: 1754077827.592550
[08/01 12:50:27    106s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    106s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    106s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2838.3M, EPOCH TIME: 1754077827.593698
[08/01 12:50:27    106s] Fast DP-INIT is on for default
[08/01 12:50:27    106s] Atter site array init, number of instance map data is 0.
[08/01 12:50:27    106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2838.3M, EPOCH TIME: 1754077827.594532
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:27    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2838.3M, EPOCH TIME: 1754077827.595062
[08/01 12:50:27    106s] All LLGs are deleted
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2838.3M, EPOCH TIME: 1754077827.596256
[08/01 12:50:27    106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2838.3M, EPOCH TIME: 1754077827.596288
[08/01 12:50:27    106s] Reported timing to dir ./timingReports
[08/01 12:50:27    106s] Total CPU time: 0.38 sec
[08/01 12:50:27    106s] Total Real time: 1.0 sec
[08/01 12:50:27    106s] Total Memory Usage: 2838.335938 Mbytes
[08/01 12:50:27    106s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:50:27    106s] *** time_design #2 [finish] : cpu/real = 0:00:00.4/0:00:01.5 (0.2), totSession cpu/real = 0:01:46.9/0:05:13.8 (0.3), mem = 2838.3M
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] =============================================================================================
[08/01 12:50:27    106s]  Final TAT Report : time_design #2                                              21.18-s099_1
[08/01 12:50:27    106s] =============================================================================================
[08/01 12:50:27    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:27    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:27    106s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:27    106s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.2 % )     0:00:01.4 /  0:00:00.3    0.2
[08/01 12:50:27    106s] [ DrvReport              ]      1   0:00:01.2  (  80.6 % )     0:00:01.2 /  0:00:00.1    0.1
[08/01 12:50:27    106s] [ TimingUpdate           ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:27    106s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:27    106s] [ GenerateReports        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:27    106s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:27    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:27    106s]  time_design #2 TOTAL               0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.4    0.2
[08/01 12:50:27    106s] ---------------------------------------------------------------------------------------------
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] @@file 5: time_design -post_cts -hold
[08/01 12:50:27    106s] *** time_design #3 [begin] : totSession cpu/real = 0:01:46.9/0:05:13.8 (0.3), mem = 2838.3M
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:27    106s] 
[08/01 12:50:27    106s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:27    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2818.8M, EPOCH TIME: 1754077827.657204
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] All LLGs are deleted
[08/01 12:50:27    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2818.8M, EPOCH TIME: 1754077827.657250
[08/01 12:50:27    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2818.8M, EPOCH TIME: 1754077827.657269
[08/01 12:50:27    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2818.8M, EPOCH TIME: 1754077827.657307
[08/01 12:50:27    106s] Start to check current routing status for nets...
[08/01 12:50:27    106s] All nets are already routed correctly.
[08/01 12:50:27    106s] End to check current routing status for nets (mem=2818.8M)
[08/01 12:50:27    106s] Effort level <high> specified for reg2reg path_group
[08/01 12:50:27    107s] All LLGs are deleted
[08/01 12:50:27    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2826.8M, EPOCH TIME: 1754077827.801314
[08/01 12:50:27    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2826.8M, EPOCH TIME: 1754077827.801370
[08/01 12:50:27    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2826.8M, EPOCH TIME: 1754077827.802064
[08/01 12:50:27    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2826.8M, EPOCH TIME: 1754077827.802212
[08/01 12:50:27    107s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:27    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:27    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2826.8M, EPOCH TIME: 1754077827.804275
[08/01 12:50:27    107s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:27    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2826.8M, EPOCH TIME: 1754077827.805236
[08/01 12:50:27    107s] Fast DP-INIT is on for default
[08/01 12:50:27    107s] Atter site array init, number of instance map data is 0.
[08/01 12:50:27    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2826.8M, EPOCH TIME: 1754077827.805940
[08/01 12:50:27    107s] 
[08/01 12:50:27    107s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:27    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2826.8M, EPOCH TIME: 1754077827.806432
[08/01 12:50:27    107s] All LLGs are deleted
[08/01 12:50:27    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:27    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:27    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2826.8M, EPOCH TIME: 1754077827.807216
[08/01 12:50:27    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2826.8M, EPOCH TIME: 1754077827.807246
[08/01 12:50:27    107s] OPTC: user 20.0
[08/01 12:50:27    107s] Starting delay calculation for Hold views
[08/01 12:50:27    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:27    107s] #################################################################################
[08/01 12:50:27    107s] # Design Stage: PreRoute
[08/01 12:50:27    107s] # Design Name: top
[08/01 12:50:27    107s] # Design Mode: 45nm
[08/01 12:50:27    107s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:27    107s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:27    107s] # Signoff Settings: SI Off 
[08/01 12:50:27    107s] #################################################################################
[08/01 12:50:27    107s] Calculate delays in BcWc mode...
[08/01 12:50:27    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 2824.8M, InitMEM = 2824.8M)
[08/01 12:50:27    107s] Start delay calculation (fullDC) (1 T). (MEM=2824.84)
[08/01 12:50:27    107s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:50:27    107s] End AAE Lib Interpolated Model. (MEM=2836.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:28    107s] Total number of fetched objects 5929
[08/01 12:50:28    107s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:28    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:28    107s] End delay calculation. (MEM=2860.05 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:28    107s] End delay calculation (fullDC). (MEM=2860.05 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:28    107s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2860.1M) ***
[08/01 12:50:28    107s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:48 mem=2860.1M)
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] ------------------------------------------------------------------
[08/01 12:50:28    107s]          time_design Summary
[08/01 12:50:28    107s] ------------------------------------------------------------------
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] Hold views included:
[08/01 12:50:28    107s]  nangate_view_hold 
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] +--------------------+---------+---------+---------+
[08/01 12:50:28    107s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:50:28    107s] +--------------------+---------+---------+---------+
[08/01 12:50:28    107s] |           WNS (ns):| -0.110  | -0.020  | -0.110  |
[08/01 12:50:28    107s] |           TNS (ns):| -59.806 | -0.221  | -59.586 |
[08/01 12:50:28    107s] |    Violating Paths:|   600   |   18    |   582   |
[08/01 12:50:28    107s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:28    107s] +--------------------+---------+---------+---------+
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:50:28    107s] All LLGs are deleted
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.642996
[08/01 12:50:28    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2813.1M, EPOCH TIME: 1754077828.643051
[08/01 12:50:28    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.643791
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2813.1M, EPOCH TIME: 1754077828.643961
[08/01 12:50:28    107s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:28    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:28    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2813.1M, EPOCH TIME: 1754077828.646059
[08/01 12:50:28    107s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:28    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:28    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2813.1M, EPOCH TIME: 1754077828.647147
[08/01 12:50:28    107s] Fast DP-INIT is on for default
[08/01 12:50:28    107s] Atter site array init, number of instance map data is 0.
[08/01 12:50:28    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2813.1M, EPOCH TIME: 1754077828.647899
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:28    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2813.1M, EPOCH TIME: 1754077828.648436
[08/01 12:50:28    107s] All LLGs are deleted
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.649489
[08/01 12:50:28    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2813.1M, EPOCH TIME: 1754077828.649519
[08/01 12:50:28    107s] Density: 70.601%
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:50:28    107s] ------------------------------------------------------------------
[08/01 12:50:28    107s] All LLGs are deleted
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.651386
[08/01 12:50:28    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2813.1M, EPOCH TIME: 1754077828.651427
[08/01 12:50:28    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.652132
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2813.1M, EPOCH TIME: 1754077828.652258
[08/01 12:50:28    107s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:28    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:28    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2813.1M, EPOCH TIME: 1754077828.654142
[08/01 12:50:28    107s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:28    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:28    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2813.1M, EPOCH TIME: 1754077828.654715
[08/01 12:50:28    107s] Fast DP-INIT is on for default
[08/01 12:50:28    107s] Atter site array init, number of instance map data is 0.
[08/01 12:50:28    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2813.1M, EPOCH TIME: 1754077828.655440
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:28    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2813.1M, EPOCH TIME: 1754077828.655926
[08/01 12:50:28    107s] All LLGs are deleted
[08/01 12:50:28    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:28    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:28    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2813.1M, EPOCH TIME: 1754077828.656910
[08/01 12:50:28    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2813.1M, EPOCH TIME: 1754077828.656940
[08/01 12:50:28    107s] Reported timing to dir ./timingReports
[08/01 12:50:28    107s] Total CPU time: 1.09 sec
[08/01 12:50:28    107s] Total Real time: 1.0 sec
[08/01 12:50:28    107s] Total Memory Usage: 2795.5625 Mbytes
[08/01 12:50:28    107s] *** time_design #3 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] =============================================================================================
[08/01 12:50:28    107s]  Final TAT Report : time_design #3                                              21.18-s099_1
[08/01 12:50:28    107s] =============================================================================================
[08/01 12:50:28    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:28    107s] ---------------------------------------------------------------------------------------------
[08/01 12:50:28    107s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:28    107s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:50:28    107s] [ TimingUpdate           ]      1   0:00:00.2  (  14.8 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:50:28    107s] [ FullDelayCalc          ]      1   0:00:00.6  (  55.9 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:50:28    107s] [ TimingReport           ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:28    107s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 12:50:28    107s] [ MISC                   ]          0:00:00.2  (  21.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:28    107s] ---------------------------------------------------------------------------------------------
[08/01 12:50:28    107s]  time_design #3 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/01 12:50:28    107s] ---------------------------------------------------------------------------------------------
[08/01 12:50:28    107s] 
[08/01 12:50:28    107s] @@file 6: set_db opt_drv_fix_max_cap true
[08/01 12:50:28    107s] @@file 7: set_db opt_drv_fix_max_tran true
[08/01 12:50:28    107s] @@file 8: set_db opt_fix_fanout_load true
[08/01 12:50:28    107s] @@file 9: opt_design -post_cts -hold
[08/01 12:50:28    107s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2022.6M, totSessionCpu=0:01:48 **
[08/01 12:50:28    107s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 12:50:28    107s] *** opt_design #1 [begin] : totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
[08/01 12:50:28    107s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:50:28    107s] GigaOpt running with 1 threads.
[08/01 12:50:28    107s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
[08/01 12:50:28    107s] **INFO: User settings:
[08/01 12:50:34    114s] delaycal_enable_high_fanout                                    true
[08/01 12:50:34    114s] delaycal_ignore_net_load                                       false
[08/01 12:50:34    114s] delaycal_socv_accuracy_mode                                    low
[08/01 12:50:34    114s] setAnalysisMode -cts                                           postCTS
[08/01 12:50:34    114s] setAnalysisMode -skew                                          true
[08/01 12:50:34    114s] setDelayCalMode -engine                                        aae
[08/01 12:50:34    114s] design_process_node                                            45
[08/01 12:50:34    114s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:50:34    114s] extract_rc_engine                                              pre_route
[08/01 12:50:34    114s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:50:34    114s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:50:34    114s] opt_drv_fix_max_cap                                            true
[08/01 12:50:34    114s] opt_drv_fix_max_tran                                           true
[08/01 12:50:34    114s] opt_drv_margin                                                 0.0
[08/01 12:50:34    114s] opt_fix_drv                                                    true
[08/01 12:50:34    114s] opt_fix_fanout_load                                            true
[08/01 12:50:34    114s] opt_preserve_all_sequential                                    false
[08/01 12:50:34    114s] opt_resize_flip_flops                                          true
[08/01 12:50:34    114s] opt_setup_target_slack                                         0.0
[08/01 12:50:34    114s] opt_useful_skew_eco_route                                      false
[08/01 12:50:34    114s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:50:34    114s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:50:34    114s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:50:34    114s] route_early_global_bottom_routing_layer                        2
[08/01 12:50:34    114s] route_early_global_honor_partition_pin_guide                   true
[08/01 12:50:34    114s] route_early_global_honor_power_domain                          false
[08/01 12:50:34    114s] route_early_global_top_routing_layer                           10
[08/01 12:50:34    114s] getAnalysisMode -cts                                           postCTS
[08/01 12:50:34    114s] getAnalysisMode -skew                                          true
[08/01 12:50:34    114s] getDelayCalMode -engine                                        aae
[08/01 12:50:34    114s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:50:34    114s] getAnalysisMode -cts                                           postCTS
[08/01 12:50:34    114s] getAnalysisMode -skew                                          true
[08/01 12:50:34    114s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 12:50:34    114s] 
[08/01 12:50:34    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:34    114s] Summary for sequential cells identification: 
[08/01 12:50:34    114s]   Identified SBFF number: 16
[08/01 12:50:34    114s]   Identified MBFF number: 0
[08/01 12:50:34    114s]   Identified SB Latch number: 0
[08/01 12:50:34    114s]   Identified MB Latch number: 0
[08/01 12:50:34    114s]   Not identified SBFF number: 0
[08/01 12:50:34    114s]   Not identified MBFF number: 0
[08/01 12:50:34    114s]   Not identified SB Latch number: 0
[08/01 12:50:34    114s]   Not identified MB Latch number: 0
[08/01 12:50:34    114s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:34    114s]  Visiting view : nangate_view_setup
[08/01 12:50:34    114s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:34    114s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:34    114s]  Visiting view : nangate_view_hold
[08/01 12:50:34    114s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:34    114s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:34    114s] TLC MultiMap info (StdDelay):
[08/01 12:50:34    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:34    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:34    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:34    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:34    114s]  Setting StdDelay to: 8.5ps
[08/01 12:50:34    114s] 
[08/01 12:50:34    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:34    114s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 12:50:34    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2803.6M, EPOCH TIME: 1754077834.995563
[08/01 12:50:34    114s] Processing tracks to init pin-track alignment.
[08/01 12:50:34    114s] z: 2, totalTracks: 1
[08/01 12:50:34    114s] z: 4, totalTracks: 1
[08/01 12:50:34    114s] z: 6, totalTracks: 1
[08/01 12:50:34    114s] z: 8, totalTracks: 1
[08/01 12:50:34    114s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:34    114s] All LLGs are deleted
[08/01 12:50:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:34    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2803.6M, EPOCH TIME: 1754077834.997091
[08/01 12:50:34    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2803.6M, EPOCH TIME: 1754077834.997142
[08/01 12:50:34    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2803.6M, EPOCH TIME: 1754077834.997800
[08/01 12:50:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:34    114s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2803.6M, EPOCH TIME: 1754077834.997997
[08/01 12:50:34    114s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:34    114s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:34    114s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2803.6M, EPOCH TIME: 1754077834.999858
[08/01 12:50:35    114s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:35    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:35    114s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2803.6M, EPOCH TIME: 1754077835.000999
[08/01 12:50:35    114s] Fast DP-INIT is on for default
[08/01 12:50:35    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:35    114s] Atter site array init, number of instance map data is 0.
[08/01 12:50:35    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2803.6M, EPOCH TIME: 1754077835.001980
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:35    114s] OPERPROF:     Starting CMU at level 3, MEM:2803.6M, EPOCH TIME: 1754077835.002429
[08/01 12:50:35    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2803.6M, EPOCH TIME: 1754077835.002911
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:50:35    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2803.6M, EPOCH TIME: 1754077835.003185
[08/01 12:50:35    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2803.6M, EPOCH TIME: 1754077835.003204
[08/01 12:50:35    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2819.6M, EPOCH TIME: 1754077835.003985
[08/01 12:50:35    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2819.6MB).
[08/01 12:50:35    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2819.6M, EPOCH TIME: 1754077835.004951
[08/01 12:50:35    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2819.6M, EPOCH TIME: 1754077835.004988
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:2817.6M, EPOCH TIME: 1754077835.015724
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] Creating Lib Analyzer ...
[08/01 12:50:35    114s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:35    114s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:35    114s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:35    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=2823.6M
[08/01 12:50:35    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=2823.6M
[08/01 12:50:35    114s] Creating Lib Analyzer, finished. 
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:50:35    114s] Type 'man IMPOPT-665' for more detail.
[08/01 12:50:35    114s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 12:50:35    114s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:50:35    114s] **opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2045.8M, totSessionCpu=0:01:54 **
[08/01 12:50:35    114s] *** opt_design -post_cts ***
[08/01 12:50:35    114s] DRC Margin: user margin 0.0
[08/01 12:50:35    114s] Hold Target Slack: user slack 0
[08/01 12:50:35    114s] Setup Target Slack: user slack 0;
[08/01 12:50:35    114s] set_db opt_useful_skew_eco_route false
[08/01 12:50:35    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2823.6M, EPOCH TIME: 1754077835.188639
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:35    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2823.6M, EPOCH TIME: 1754077835.191570
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:35    114s] Deleting Lib Analyzer.
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:35    114s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:35    114s] Summary for sequential cells identification: 
[08/01 12:50:35    114s]   Identified SBFF number: 16
[08/01 12:50:35    114s]   Identified MBFF number: 0
[08/01 12:50:35    114s]   Identified SB Latch number: 0
[08/01 12:50:35    114s]   Identified MB Latch number: 0
[08/01 12:50:35    114s]   Not identified SBFF number: 0
[08/01 12:50:35    114s]   Not identified MBFF number: 0
[08/01 12:50:35    114s]   Not identified SB Latch number: 0
[08/01 12:50:35    114s]   Not identified MB Latch number: 0
[08/01 12:50:35    114s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:35    114s]  Visiting view : nangate_view_setup
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:35    114s]  Visiting view : nangate_view_hold
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:35    114s] TLC MultiMap info (StdDelay):
[08/01 12:50:35    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:35    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:35    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:35    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:35    114s]  Setting StdDelay to: 8.5ps
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:35    114s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2823.6M, EPOCH TIME: 1754077835.201472
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] All LLGs are deleted
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2823.6M, EPOCH TIME: 1754077835.201535
[08/01 12:50:35    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2823.6M, EPOCH TIME: 1754077835.201557
[08/01 12:50:35    114s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2817.6M, EPOCH TIME: 1754077835.201809
[08/01 12:50:35    114s] Start to check current routing status for nets...
[08/01 12:50:35    114s] All nets are already routed correctly.
[08/01 12:50:35    114s] End to check current routing status for nets (mem=2817.6M)
[08/01 12:50:35    114s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:01:54.4/0:05:21.4 (0.4), mem = 2817.6M
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] =============================================================================================
[08/01 12:50:35    114s]  Step TAT Report : InitOpt #1 / opt_design #1                                   21.18-s099_1
[08/01 12:50:35    114s] =============================================================================================
[08/01 12:50:35    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:35    114s] ---------------------------------------------------------------------------------------------
[08/01 12:50:35    114s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:35    114s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:50:35    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:35    114s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:35    114s] [ MISC                   ]          0:00:06.3  (  97.5 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 12:50:35    114s] ---------------------------------------------------------------------------------------------
[08/01 12:50:35    114s]  InitOpt #1 TOTAL                   0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:50:35    114s] ---------------------------------------------------------------------------------------------
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:35    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2817.6M
[08/01 12:50:35    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2817.6M, EPOCH TIME: 1754077835.217086
[08/01 12:50:35    114s] Processing tracks to init pin-track alignment.
[08/01 12:50:35    114s] z: 2, totalTracks: 1
[08/01 12:50:35    114s] z: 4, totalTracks: 1
[08/01 12:50:35    114s] z: 6, totalTracks: 1
[08/01 12:50:35    114s] z: 8, totalTracks: 1
[08/01 12:50:35    114s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:35    114s] All LLGs are deleted
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2817.6M, EPOCH TIME: 1754077835.218591
[08/01 12:50:35    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2817.6M, EPOCH TIME: 1754077835.218632
[08/01 12:50:35    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2817.6M, EPOCH TIME: 1754077835.219297
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2817.6M, EPOCH TIME: 1754077835.219466
[08/01 12:50:35    114s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:35    114s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:35    114s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2817.6M, EPOCH TIME: 1754077835.221291
[08/01 12:50:35    114s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:50:35    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:50:35    114s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2817.6M, EPOCH TIME: 1754077835.222037
[08/01 12:50:35    114s] Fast DP-INIT is on for default
[08/01 12:50:35    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:50:35    114s] Atter site array init, number of instance map data is 0.
[08/01 12:50:35    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:2817.6M, EPOCH TIME: 1754077835.222817
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:35    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2817.6M, EPOCH TIME: 1754077835.223411
[08/01 12:50:35    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2817.6M, EPOCH TIME: 1754077835.223435
[08/01 12:50:35    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2817.6M, EPOCH TIME: 1754077835.223814
[08/01 12:50:35    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2817.6MB).
[08/01 12:50:35    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2817.6M, EPOCH TIME: 1754077835.224144
[08/01 12:50:35    114s] TotalInstCnt at PhyDesignMc Initialization: 4665
[08/01 12:50:35    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2817.6M
[08/01 12:50:35    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2817.6M, EPOCH TIME: 1754077835.227780
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:35    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2817.6M, EPOCH TIME: 1754077835.236003
[08/01 12:50:35    114s] TotalInstCnt at PhyDesignMc Destruction: 4665
[08/01 12:50:35    114s] GigaOpt Hold Optimizer is used
[08/01 12:50:35    114s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 12:50:35    114s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 12:50:35    114s] End AAE Lib Interpolated Model. (MEM=2817.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] Creating Lib Analyzer ...
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:35    114s] Summary for sequential cells identification: 
[08/01 12:50:35    114s]   Identified SBFF number: 16
[08/01 12:50:35    114s]   Identified MBFF number: 0
[08/01 12:50:35    114s]   Identified SB Latch number: 0
[08/01 12:50:35    114s]   Identified MB Latch number: 0
[08/01 12:50:35    114s]   Not identified SBFF number: 0
[08/01 12:50:35    114s]   Not identified MBFF number: 0
[08/01 12:50:35    114s]   Not identified SB Latch number: 0
[08/01 12:50:35    114s]   Not identified MB Latch number: 0
[08/01 12:50:35    114s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:35    114s]  Visiting view : nangate_view_setup
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:35    114s]  Visiting view : nangate_view_hold
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:35    114s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:35    114s] TLC MultiMap info (StdDelay):
[08/01 12:50:35    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:35    114s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:35    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:35    114s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:35    114s]  Setting StdDelay to: 8.5ps
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:35    114s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:35    114s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:35    114s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:35    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=2823.6M
[08/01 12:50:35    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=2823.6M
[08/01 12:50:35    114s] Creating Lib Analyzer, finished. 
[08/01 12:50:35    114s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:55 mem=2823.6M ***
[08/01 12:50:35    114s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:54.6/0:05:21.6 (0.4), mem = 2823.6M
[08/01 12:50:35    114s] Effort level <high> specified for reg2reg path_group
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:35    114s] OPTC: user 20.0
[08/01 12:50:35    114s] Deleting Lib Analyzer.
[08/01 12:50:35    114s] 
[08/01 12:50:35    114s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:35    114s] Starting delay calculation for Hold views
[08/01 12:50:35    114s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:35    114s] #################################################################################
[08/01 12:50:35    114s] # Design Stage: PreRoute
[08/01 12:50:35    114s] # Design Name: top
[08/01 12:50:35    114s] # Design Mode: 45nm
[08/01 12:50:35    114s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:35    114s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:35    114s] # Signoff Settings: SI Off 
[08/01 12:50:35    114s] #################################################################################
[08/01 12:50:35    114s] Calculate delays in BcWc mode...
[08/01 12:50:35    114s] Topological Sorting (REAL = 0:00:00.0, MEM = 2823.6M, InitMEM = 2823.6M)
[08/01 12:50:35    114s] Start delay calculation (fullDC) (1 T). (MEM=2823.62)
[08/01 12:50:35    114s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:50:35    114s] End AAE Lib Interpolated Model. (MEM=2835.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:36    115s] Total number of fetched objects 5929
[08/01 12:50:36    115s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:36    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:36    115s] End delay calculation. (MEM=2866.83 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:36    115s] End delay calculation (fullDC). (MEM=2866.83 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:36    115s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2866.8M) ***
[08/01 12:50:36    115s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:56 mem=2866.8M)
[08/01 12:50:36    115s] 
[08/01 12:50:36    115s] Active hold views:
[08/01 12:50:36    115s]  nangate_view_hold
[08/01 12:50:36    115s]   Dominating endpoints: 0
[08/01 12:50:36    115s]   Dominating TNS: -0.000
[08/01 12:50:36    115s] 
[08/01 12:50:36    115s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:56 mem=2898.8M ***
[08/01 12:50:36    115s] OPTC: user 20.0
[08/01 12:50:36    116s] Done building hold timer [15591 node(s), 35450 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:56 mem=2898.8M ***
[08/01 12:50:37    116s] Starting delay calculation for Setup views
[08/01 12:50:37    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:37    116s] #################################################################################
[08/01 12:50:37    116s] # Design Stage: PreRoute
[08/01 12:50:37    116s] # Design Name: top
[08/01 12:50:37    116s] # Design Mode: 45nm
[08/01 12:50:37    116s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:37    116s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:37    116s] # Signoff Settings: SI Off 
[08/01 12:50:37    116s] #################################################################################
[08/01 12:50:37    116s] Calculate delays in BcWc mode...
[08/01 12:50:37    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2887.3M, InitMEM = 2887.3M)
[08/01 12:50:37    116s] Start delay calculation (fullDC) (1 T). (MEM=2887.31)
[08/01 12:50:37    116s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 12:50:37    116s] End AAE Lib Interpolated Model. (MEM=2898.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:37    116s] Total number of fetched objects 5929
[08/01 12:50:37    116s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:37    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:37    116s] End delay calculation. (MEM=2866.83 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:50:37    116s] End delay calculation (fullDC). (MEM=2866.83 CPU=0:00:00.6 REAL=0:00:00.0)
[08/01 12:50:37    116s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2866.8M) ***
[08/01 12:50:37    117s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:57 mem=2866.8M)
[08/01 12:50:37    117s] Done building cte setup timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:57 mem=2866.8M ***
[08/01 12:50:37    117s] *info: category slack lower bound [L 0.0] default
[08/01 12:50:37    117s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 12:50:37    117s] --------------------------------------------------- 
[08/01 12:50:37    117s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 12:50:37    117s] --------------------------------------------------- 
[08/01 12:50:37    117s]          WNS    reg2regWNS
[08/01 12:50:37    117s]     0.002 ns      0.002 ns
[08/01 12:50:37    117s] --------------------------------------------------- 
[08/01 12:50:38    117s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:38    117s] Summary for sequential cells identification: 
[08/01 12:50:38    117s]   Identified SBFF number: 16
[08/01 12:50:38    117s]   Identified MBFF number: 0
[08/01 12:50:38    117s]   Identified SB Latch number: 0
[08/01 12:50:38    117s]   Identified MB Latch number: 0
[08/01 12:50:38    117s]   Not identified SBFF number: 0
[08/01 12:50:38    117s]   Not identified MBFF number: 0
[08/01 12:50:38    117s]   Not identified SB Latch number: 0
[08/01 12:50:38    117s]   Not identified MB Latch number: 0
[08/01 12:50:38    117s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:38    117s]  Visiting view : nangate_view_setup
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:38    117s]  Visiting view : nangate_view_hold
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:38    117s] TLC MultiMap info (StdDelay):
[08/01 12:50:38    117s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:38    117s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:38    117s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:38    117s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:38    117s]  Setting StdDelay to: 8.5ps
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] Creating Lib Analyzer ...
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:38    117s] Summary for sequential cells identification: 
[08/01 12:50:38    117s]   Identified SBFF number: 16
[08/01 12:50:38    117s]   Identified MBFF number: 0
[08/01 12:50:38    117s]   Identified SB Latch number: 0
[08/01 12:50:38    117s]   Identified MB Latch number: 0
[08/01 12:50:38    117s]   Not identified SBFF number: 0
[08/01 12:50:38    117s]   Not identified MBFF number: 0
[08/01 12:50:38    117s]   Not identified SB Latch number: 0
[08/01 12:50:38    117s]   Not identified MB Latch number: 0
[08/01 12:50:38    117s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:38    117s]  Visiting view : nangate_view_setup
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:38    117s]  Visiting view : nangate_view_hold
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:38    117s] TLC MultiMap info (StdDelay):
[08/01 12:50:38    117s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:38    117s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:38    117s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:38    117s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:38    117s]  Setting StdDelay to: 8.5ps
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:38    117s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:50:38    117s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:50:38    117s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:38    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=2882.8M
[08/01 12:50:38    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=2882.8M
[08/01 12:50:38    117s] Creating Lib Analyzer, finished. 
[08/01 12:50:38    117s] Footprint list for hold buffering (delay unit: ps)
[08/01 12:50:38    117s] =================================================================
[08/01 12:50:38    117s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 12:50:38    117s] ------------------------------------------------------------------
[08/01 12:50:38    117s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 12:50:38    117s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 12:50:38    117s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 12:50:38    117s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 12:50:38    117s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 12:50:38    117s] *Info: worst delay setup view: nangate_view_setup
[08/01 12:50:38    117s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 12:50:38    117s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 12:50:38    117s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 12:50:38    117s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 12:50:38    117s] =================================================================
[08/01 12:50:38    117s] Hold Timer stdDelay =  6.0ps
[08/01 12:50:38    117s]  Visiting view : nangate_view_hold
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:38    117s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:38    117s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 12:50:38    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2882.8M, EPOCH TIME: 1754077838.238122
[08/01 12:50:38    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:38    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2882.8M, EPOCH TIME: 1754077838.241127
[08/01 12:50:38    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:38    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] ------------------------------------------------------------------
[08/01 12:50:38    117s]      Hold Opt Initial Summary
[08/01 12:50:38    117s] ------------------------------------------------------------------
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] Setup views included:
[08/01 12:50:38    117s]  nangate_view_setup
[08/01 12:50:38    117s] Hold views included:
[08/01 12:50:38    117s]  nangate_view_hold
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] |           WNS (ns):|  0.002  |  0.002  |  0.946  |
[08/01 12:50:38    117s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:50:38    117s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:50:38    117s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] |           WNS (ns):| -0.110  | -0.020  | -0.110  |
[08/01 12:50:38    117s] |           TNS (ns):| -59.806 | -0.221  | -59.586 |
[08/01 12:50:38    117s] |    Violating Paths:|   600   |   18    |   582   |
[08/01 12:50:38    117s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:38    117s] +--------------------+---------+---------+---------+
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] +----------------+-------------------------------+------------------+
[08/01 12:50:38    117s] |                |              Real             |       Total      |
[08/01 12:50:38    117s] |    DRVs        +------------------+------------+------------------|
[08/01 12:50:38    117s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:50:38    117s] +----------------+------------------+------------+------------------+
[08/01 12:50:38    117s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:38    117s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:38    117s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:38    117s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:38    117s] +----------------+------------------+------------+------------------+
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2882.8M, EPOCH TIME: 1754077838.278199
[08/01 12:50:38    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:38    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2882.8M, EPOCH TIME: 1754077838.281103
[08/01 12:50:38    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:38    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] Density: 70.601%
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:50:38    117s] ------------------------------------------------------------------
[08/01 12:50:38    117s] **opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2076.4M, totSessionCpu=0:01:57 **
[08/01 12:50:38    117s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:01:57.5/0:05:24.5 (0.4), mem = 2840.8M
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] =============================================================================================
[08/01 12:50:38    117s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             21.18-s099_1
[08/01 12:50:38    117s] =============================================================================================
[08/01 12:50:38    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:38    117s] ---------------------------------------------------------------------------------------------
[08/01 12:50:38    117s] [ ViewPruning            ]      5   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:38    117s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:50:38    117s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:38    117s] [ SlackTraversorInit     ]      3   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:38    117s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:38    117s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:38    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:38    117s] [ HoldTimerInit          ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:38    117s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:38    117s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 12:50:38    117s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[08/01 12:50:38    117s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:38    117s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:38    117s] [ TimingUpdate           ]      9   0:00:00.3  (  11.8 % )     0:00:01.6 /  0:00:01.5    1.0
[08/01 12:50:38    117s] [ FullDelayCalc          ]      2   0:00:01.2  (  42.7 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:50:38    117s] [ TimingReport           ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.2
[08/01 12:50:38    117s] [ MISC                   ]          0:00:00.5  (  16.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:50:38    117s] ---------------------------------------------------------------------------------------------
[08/01 12:50:38    117s]  BuildHoldData #1 TOTAL             0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[08/01 12:50:38    117s] ---------------------------------------------------------------------------------------------
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:57.5/0:05:24.5 (0.4), mem = 2840.8M
[08/01 12:50:38    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.24
[08/01 12:50:38    117s] #optDebug: Start CG creation (mem=2840.8M)
[08/01 12:50:38    117s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 12:50:38    117s] (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgPrt (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgEgp (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgPbk (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgNrb(cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgObs (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgCon (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s]  ...processing cgPdm (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3020.5M)
[08/01 12:50:38    117s] {MMLU 0 8 5611}
[08/01 12:50:38    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=3020.5M
[08/01 12:50:38    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=3020.5M
[08/01 12:50:38    117s] HoldSingleBuffer minRootGain=0.000
[08/01 12:50:38    117s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2800 dbu)
[08/01 12:50:38    117s] HoldSingleBuffer minRootGain=0.000
[08/01 12:50:38    117s] HoldSingleBuffer minRootGain=0.000
[08/01 12:50:38    117s] HoldSingleBuffer minRootGain=0.000
[08/01 12:50:38    117s] *info: Run opt_design holdfix with 1 thread.
[08/01 12:50:38    117s] Info: 7 nets with fixed/cover wires excluded.
[08/01 12:50:38    117s] Info: 8 clock nets excluded from IPO operation.
[08/01 12:50:38    117s] --------------------------------------------------- 
[08/01 12:50:38    117s]    Hold Timing Summary  - Initial 
[08/01 12:50:38    117s] --------------------------------------------------- 
[08/01 12:50:38    117s]  Target slack:       0.0000 ns
[08/01 12:50:38    117s]  View: nangate_view_hold 
[08/01 12:50:38    117s]    WNS:      -0.1095
[08/01 12:50:38    117s]    TNS:     -59.8066
[08/01 12:50:38    117s]    VP :          600
[08/01 12:50:38    117s]    Worst hold path end point: acc_reg_out_reg[5]11/RN 
[08/01 12:50:38    117s] --------------------------------------------------- 
[08/01 12:50:38    117s] Info: Done creating the CCOpt slew target map.
[08/01 12:50:38    117s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:50:38    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=3039.6M
[08/01 12:50:38    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3039.6M, EPOCH TIME: 1754077838.386218
[08/01 12:50:38    117s] Processing tracks to init pin-track alignment.
[08/01 12:50:38    117s] z: 2, totalTracks: 1
[08/01 12:50:38    117s] z: 4, totalTracks: 1
[08/01 12:50:38    117s] z: 6, totalTracks: 1
[08/01 12:50:38    117s] z: 8, totalTracks: 1
[08/01 12:50:38    117s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:50:38    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3039.6M, EPOCH TIME: 1754077838.388891
[08/01 12:50:38    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:50:38    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3039.6M, EPOCH TIME: 1754077838.392027
[08/01 12:50:38    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3039.6M, EPOCH TIME: 1754077838.392070
[08/01 12:50:38    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3055.6M, EPOCH TIME: 1754077838.392603
[08/01 12:50:38    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.6MB).
[08/01 12:50:38    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:3055.6M, EPOCH TIME: 1754077838.392996
[08/01 12:50:38    117s] TotalInstCnt at PhyDesignMc Initialization: 4665
[08/01 12:50:38    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=3055.6M
[08/01 12:50:38    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3055.6M, EPOCH TIME: 1754077838.408130
[08/01 12:50:38    117s] Found 0 hard placement blockage before merging.
[08/01 12:50:38    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3055.6M, EPOCH TIME: 1754077838.408233
[08/01 12:50:38    117s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] *** Starting Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:58 mem=3055.6M density=70.601% ***
[08/01 12:50:38    117s] ### Creating RouteCongInterface, started
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] #optDebug: {0, 0.900}
[08/01 12:50:38    117s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.601%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:38    117s] *info: Hold Batch Commit is enabled
[08/01 12:50:38    117s] *info: Levelized Batch Commit is enabled
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] Phase I ......
[08/01 12:50:38    117s] Executing transform: ECO Safe Resize
[08/01 12:50:38    117s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    117s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:50:38    117s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    117s] Worst hold path end point:
[08/01 12:50:38    117s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    117s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    117s] |   0|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    117s] Worst hold path end point:
[08/01 12:50:38    117s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    117s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    117s] 
[08/01 12:50:38    117s] Capturing REF for hold ...
[08/01 12:50:38    117s]    Hold Timing Snapshot: (REF)
[08/01 12:50:38    117s]              All PG WNS: -0.110
[08/01 12:50:38    117s]              All PG TNS: -59.807
[08/01 12:50:38    117s] |   1|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    117s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    117s] Executing transform: AddBuffer + LegalResize
[08/01 12:50:38    117s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    117s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:50:38    117s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    117s] Worst hold path end point:
[08/01 12:50:38    117s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    117s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    117s] |   0|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    117s] Worst hold path end point:
[08/01 12:50:38    117s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    117s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    117s] |   1|  -0.110|   -59.60|     587|         18|       0(     0)|   70.71%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   2|  -0.110|   -59.59|     582|          5|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   3|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Capturing REF for hold ...
|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s]    Hold Timing Snapshot: (REF)
[08/01 12:50:38    118s]              All PG WNS: -0.110
[08/01 12:50:38    118s]              All PG TNS: -59.586
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] *info:    Total 23 cells added for Phase I
[08/01 12:50:38    118s] *info:        in which 0 is ripple commits (0.000%)
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]    Hold Timing Summary  - Phase I 
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]  Target slack:       0.0000 ns
[08/01 12:50:38    118s]  View: nangate_view_hold 
[08/01 12:50:38    118s]    WNS:      -0.1095
[08/01 12:50:38    118s]    TNS:     -59.5858
[08/01 12:50:38    118s]    VP :          582
[08/01 12:50:38    118s]    Worst hold path end point: acc_reg_out_reg[5]11/RN 
[08/01 12:50:38    118s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:38    118s] *info: Hold Batch Commit is enabled
[08/01 12:50:38    118s] *info: Levelized Batch Commit is enabled
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Phase II ......
[08/01 12:50:38    118s] Executing transform: AddBuffer
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Capturing REF for hold ...
[08/01 12:50:38    118s]    Hold Timing Snapshot: (REF)
|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s]              All PG WNS: -0.110
[08/01 12:50:38    118s]              All PG TNS: -59.586
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]    Hold Timing Summary  - Phase II 
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]  Target slack:       0.0000 ns
[08/01 12:50:38    118s]  View: nangate_view_hold 
[08/01 12:50:38    118s]    WNS:      -0.1095
[08/01 12:50:38    118s]    TNS:     -59.5858
[08/01 12:50:38    118s]    VP :          582
[08/01 12:50:38    118s]    Worst hold path end point: acc_reg_out_reg[5]11/RN 
[08/01 12:50:38    118s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:38    118s] *info: Hold Batch Commit is enabled
[08/01 12:50:38    118s] *info: Levelized Batch Commit is enabled
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Phase III ......
[08/01 12:50:38    118s] Executing transform: AddBuffer + LegalResize
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Capturing REF for hold ...
[08/01 12:50:38    118s]    Hold Timing Snapshot: (REF)
[08/01 12:50:38    118s]              All PG WNS: -0.110
[08/01 12:50:38    118s]              All PG TNS: -59.586
[08/01 12:50:38    118s] |   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]    Hold Timing Summary  - Phase III 
[08/01 12:50:38    118s] --------------------------------------------------- 
[08/01 12:50:38    118s]  Target slack:       0.0000 ns
[08/01 12:50:38    118s]  View: nangate_view_hold 
[08/01 12:50:38    118s]    WNS:      -0.1095
[08/01 12:50:38    118s]    TNS:     -59.5858
[08/01 12:50:38    118s]    VP :          582
[08/01 12:50:38    118s]    Worst hold path end point: acc_reg_out_reg[5]11/RN 
[08/01 12:50:38    118s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:38    118s] *info: Hold Batch Commit is enabled
[08/01 12:50:38    118s] *info: Levelized Batch Commit is enabled
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Phase IV ......
[08/01 12:50:38    118s] Executing transform: AddBuffer + Resize
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] |   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] Worst hold path end point:
[08/01 12:50:38    118s]   result_reg_reg[2><5]/RN
[08/01 12:50:38    118s]     net: rst_n (nrTerm=583)
[08/01 12:50:38    118s] 
[08/01 12:50:38    118s] Capturing REF for hold ...
[08/01 12:50:38    118s]    Hold Timing Snapshot: (REF)
[08/01 12:50:38    118s]              All PG WNS: -0.110
[08/01 12:50:38    118s]              All PG TNS: -59.586
[08/01 12:50:38    118s] |   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
[08/01 12:50:38    118s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:50:39    118s] --------------------------------------------------- 
[08/01 12:50:39    118s]    Hold Timing Summary  - Phase IV 
[08/01 12:50:39    118s] --------------------------------------------------- 
[08/01 12:50:39    118s]  Target slack:       0.0000 ns
[08/01 12:50:39    118s]  View: nangate_view_hold 
[08/01 12:50:39    118s]    WNS:      -0.1095
[08/01 12:50:39    118s]    TNS:     -59.5858
[08/01 12:50:39    118s]    VP :          582
[08/01 12:50:39    118s]    Worst hold path end point: acc_reg_out_reg[5]11/RN 
[08/01 12:50:39    118s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] =======================================================================
[08/01 12:50:39    118s]                 Reasons for remaining hold violations
[08/01 12:50:39    118s] =======================================================================
[08/01 12:50:39    118s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] Buffering failure reasons
[08/01 12:50:39    118s] ------------------------------------------------
[08/01 12:50:39    118s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] Resizing failure reasons
[08/01 12:50:39    118s] ------------------------------------------------
[08/01 12:50:39    118s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] *info:          in which 19 termBuffering
[08/01 12:50:39    118s] *info:          in which 0 dummyBuffering
[08/01 12:50:39    118s]  (3.0, 	16.234) (3.0, 	23.843)[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] *** Finished Core Fixing (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:01:58 mem=3055.6M density=70.736% ***
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] *info:
[08/01 12:50:39    118s] *info: Added a total of 23 cells to fix/reduce hold violation
[08/01 12:50:39    118s] *info:
[08/01 12:50:39    118s] *info: Summary: 
[08/01 12:50:39    118s] *info:           15 cells of type 'BUF_X1' used
[08/01 12:50:39    118s] *info:            8 cells of type 'CLKBUF_X1' used
[08/01 12:50:39    118s] 
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3055.6M, EPOCH TIME: 1754077839.034178
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4688).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:3034.6M, EPOCH TIME: 1754077839.045361
[08/01 12:50:39    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3034.6M, EPOCH TIME: 1754077839.045974
[08/01 12:50:39    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3034.6M, EPOCH TIME: 1754077839.046007
[08/01 12:50:39    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3034.6M, EPOCH TIME: 1754077839.048546
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:39    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:3034.6M, EPOCH TIME: 1754077839.051750
[08/01 12:50:39    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3034.6M, EPOCH TIME: 1754077839.051786
[08/01 12:50:39    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.051990
[08/01 12:50:39    118s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3034.6M, EPOCH TIME: 1754077839.052285
[08/01 12:50:39    118s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.052364
[08/01 12:50:39    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:3034.6M, EPOCH TIME: 1754077839.052390
[08/01 12:50:39    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:3034.6M, EPOCH TIME: 1754077839.052403
[08/01 12:50:39    118s] TDRefine: refinePlace mode is spiral
[08/01 12:50:39    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.16
[08/01 12:50:39    118s] OPERPROF: Starting RefinePlace at level 1, MEM:3034.6M, EPOCH TIME: 1754077839.052436
[08/01 12:50:39    118s] *** Starting place_detail (0:01:58 mem=3034.6M) ***
[08/01 12:50:39    118s] Total net bbox length = 4.801e+04 (2.372e+04 2.428e+04) (ext = 1.066e+04)
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:39    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:39    118s] (I)      Default pattern map key = top_default.
[08/01 12:50:39    118s] (I)      Default pattern map key = top_default.
[08/01 12:50:39    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3034.6M, EPOCH TIME: 1754077839.055738
[08/01 12:50:39    118s] Starting refinePlace ...
[08/01 12:50:39    118s] (I)      Default pattern map key = top_default.
[08/01 12:50:39    118s] One DDP V2 for no tweak run.
[08/01 12:50:39    118s] (I)      Default pattern map key = top_default.
[08/01 12:50:39    118s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3034.6M, EPOCH TIME: 1754077839.061326
[08/01 12:50:39    118s] DDP initSite1 nrRow 83 nrJob 83
[08/01 12:50:39    118s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3034.6M, EPOCH TIME: 1754077839.061375
[08/01 12:50:39    118s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.061431
[08/01 12:50:39    118s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3034.6M, EPOCH TIME: 1754077839.061449
[08/01 12:50:39    118s] DDP markSite nrRow 83 nrJob 83
[08/01 12:50:39    118s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.061559
[08/01 12:50:39    118s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.061581
[08/01 12:50:39    118s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:50:39    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3034.6MB) @(0:01:58 - 0:01:58).
[08/01 12:50:39    118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:39    118s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 12:50:39    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 12:50:39    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:50:39    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:50:39    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:39    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:50:39    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3018.6MB) @(0:01:58 - 0:01:58).
[08/01 12:50:39    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:50:39    118s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3018.6MB
[08/01 12:50:39    118s] Statistics of distance of Instance movement in refine placement:
[08/01 12:50:39    118s]   maximum (X+Y) =         0.00 um
[08/01 12:50:39    118s]   mean    (X+Y) =         0.00 um
[08/01 12:50:39    118s] Total instances moved : 0
[08/01 12:50:39    118s] Summary Report:
[08/01 12:50:39    118s] Instances move: 0 (out of 4681 movable)
[08/01 12:50:39    118s] Instances flipped: 0
[08/01 12:50:39    118s] Mean displacement: 0.00 um
[08/01 12:50:39    118s] Max displacement: 0.00 um 
[08/01 12:50:39    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.087, REAL:0.087, MEM:3018.6M, EPOCH TIME: 1754077839.142487
[08/01 12:50:39    118s] Total net bbox length = 4.801e+04 (2.372e+04 2.428e+04) (ext = 1.066e+04)
[08/01 12:50:39    118s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3018.6MB
[08/01 12:50:39    118s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3018.6MB) @(0:01:58 - 0:01:58).
[08/01 12:50:39    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.16
[08/01 12:50:39    118s] *** Finished place_detail (0:01:58 mem=3018.6M) ***
[08/01 12:50:39    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.091, REAL:0.091, MEM:3018.6M, EPOCH TIME: 1754077839.143548
[08/01 12:50:39    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3018.6M, EPOCH TIME: 1754077839.159283
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4688).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3018.6M, EPOCH TIME: 1754077839.167213
[08/01 12:50:39    118s] *** maximum move = 0.00 um ***
[08/01 12:50:39    118s] *** Finished re-routing un-routed nets (3018.6M) ***
[08/01 12:50:39    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3018.6M, EPOCH TIME: 1754077839.174143
[08/01 12:50:39    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3018.6M, EPOCH TIME: 1754077839.176189
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:39    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3018.6M, EPOCH TIME: 1754077839.179219
[08/01 12:50:39    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3018.6M, EPOCH TIME: 1754077839.179260
[08/01 12:50:39    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.179730
[08/01 12:50:39    118s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3034.6M, EPOCH TIME: 1754077839.180030
[08/01 12:50:39    118s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3034.6M, EPOCH TIME: 1754077839.180093
[08/01 12:50:39    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:3034.6M, EPOCH TIME: 1754077839.180121
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3034.6M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:50:39    118s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:01:58 mem=3044.6M density=70.736%) ***
[08/01 12:50:39    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.24
[08/01 12:50:39    118s] **INFO: total 1474 insts, 1306 nets marked don't touch
[08/01 12:50:39    118s] **INFO: total 1474 insts, 1306 nets marked don't touch DB property
[08/01 12:50:39    118s] **INFO: total 1474 insts, 1306 nets unmarked don't touch
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:50:39    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3025.5M, EPOCH TIME: 1754077839.221529
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2955.5M, EPOCH TIME: 1754077839.228888
[08/01 12:50:39    118s] TotalInstCnt at PhyDesignMc Destruction: 4688
[08/01 12:50:39    118s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:01:58.4/0:05:25.4 (0.4), mem = 2955.5M
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] =============================================================================================
[08/01 12:50:39    118s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   21.18-s099_1
[08/01 12:50:39    118s] =============================================================================================
[08/01 12:50:39    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:39    118s] ---------------------------------------------------------------------------------------------
[08/01 12:50:39    118s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 12:50:39    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 12:50:39    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 12:50:39    118s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 12:50:39    118s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 12:50:39    118s] [ OptimizationStep       ]      5   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:39    118s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:50:39    118s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ OptEval                ]      7   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:39    118s] [ OptCommit              ]      7   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 12:50:39    118s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[08/01 12:50:39    118s] [ IncrDelayCalc          ]     12   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.1    1.3
[08/01 12:50:39    118s] [ HoldReEval             ]      4   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:39    118s] [ HoldCollectNode        ]     13   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 12:50:39    118s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ HoldBottleneckCount    ]      8   0:00:00.2  (  15.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:39    118s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    3.3
[08/01 12:50:39    118s] [ HoldDBCommit           ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ RefinePlace            ]      1   0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:39    118s] [ TimingUpdate           ]     13   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ TimingReport           ]      6   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:39    118s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:39    118s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 12:50:39    118s] ---------------------------------------------------------------------------------------------
[08/01 12:50:39    118s]  HoldOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.0
[08/01 12:50:39    118s] ---------------------------------------------------------------------------------------------
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2955.5M, EPOCH TIME: 1754077839.231305
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:39    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2955.5M, EPOCH TIME: 1754077839.234077
[08/01 12:50:39    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:39    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:39    118s] *** Steiner Routed Nets: 1.562%; Threshold: 100; Threshold for Hold: 100
[08/01 12:50:39    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=2955.5M
[08/01 12:50:39    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=2955.5M
[08/01 12:50:39    118s] Re-routed 37 nets
[08/01 12:50:39    118s] GigaOpt_HOLD: Recover setup timing after hold fixing
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:39    118s] Deleting Lib Analyzer.
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:39    118s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:39    118s] Summary for sequential cells identification: 
[08/01 12:50:39    118s]   Identified SBFF number: 16
[08/01 12:50:39    118s]   Identified MBFF number: 0
[08/01 12:50:39    118s]   Identified SB Latch number: 0
[08/01 12:50:39    118s]   Identified MB Latch number: 0
[08/01 12:50:39    118s]   Not identified SBFF number: 0
[08/01 12:50:39    118s]   Not identified MBFF number: 0
[08/01 12:50:39    118s]   Not identified SB Latch number: 0
[08/01 12:50:39    118s]   Not identified MB Latch number: 0
[08/01 12:50:39    118s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:39    118s]  Visiting view : nangate_view_setup
[08/01 12:50:39    118s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:39    118s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:39    118s]  Visiting view : nangate_view_hold
[08/01 12:50:39    118s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:39    118s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:39    118s] TLC MultiMap info (StdDelay):
[08/01 12:50:39    118s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:39    118s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:39    118s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:39    118s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:39    118s]  Setting StdDelay to: 8.5ps
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:39    118s] Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'pre_route' .
[08/01 12:50:39    118s] pre_route RC Extraction called for design top.
[08/01 12:50:39    118s] RC Extraction called in multi-corner(1) mode.
[08/01 12:50:39    118s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:50:39    118s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:50:39    118s] RCMode: PreRoute
[08/01 12:50:39    118s]       RC Corner Indexes            0   
[08/01 12:50:39    118s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:50:39    118s] Resistance Scaling Factor    : 1.00000 
[08/01 12:50:39    118s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:50:39    118s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:50:39    118s] Shrink Factor                : 1.00000
[08/01 12:50:39    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:50:39    118s] 
[08/01 12:50:39    118s] Trim Metal Layers:
[08/01 12:50:39    118s] LayerId::1 widthSet size::1
[08/01 12:50:39    118s] LayerId::2 widthSet size::1
[08/01 12:50:39    118s] LayerId::3 widthSet size::1
[08/01 12:50:39    118s] LayerId::4 widthSet size::1
[08/01 12:50:39    118s] LayerId::5 widthSet size::1
[08/01 12:50:39    118s] LayerId::6 widthSet size::1
[08/01 12:50:39    118s] LayerId::7 widthSet size::1
[08/01 12:50:39    118s] LayerId::8 widthSet size::1
[08/01 12:50:39    118s] LayerId::9 widthSet size::1
[08/01 12:50:39    118s] LayerId::10 widthSet size::1
[08/01 12:50:39    118s] eee: pegSigSF::1.070000
[08/01 12:50:39    118s] Skipped RC grid update for preRoute extraction.
[08/01 12:50:39    118s] Initializing multi-corner resistance tables ...
[08/01 12:50:39    118s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:50:39    118s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:50:39    118s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:50:39    118s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:50:39    118s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:50:39    118s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:50:39    118s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:50:39    118s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:50:39    118s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:50:39    118s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:50:39    118s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:50:39    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:50:39    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2955.523M)
[08/01 12:50:39    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:39    118s] #################################################################################
[08/01 12:50:39    118s] # Design Stage: PreRoute
[08/01 12:50:39    118s] # Design Name: top
[08/01 12:50:39    118s] # Design Mode: 45nm
[08/01 12:50:39    118s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:39    118s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:39    118s] # Signoff Settings: SI Off 
[08/01 12:50:39    118s] #################################################################################
[08/01 12:50:39    118s] Calculate delays in BcWc mode...
[08/01 12:50:39    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2944.0M, InitMEM = 2944.0M)
[08/01 12:50:39    118s] Start delay calculation (fullDC) (1 T). (MEM=2944.01)
[08/01 12:50:39    118s] End AAE Lib Interpolated Model. (MEM=2955.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:40    119s] Total number of fetched objects 5952
[08/01 12:50:40    119s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:40    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:40    119s] End delay calculation. (MEM=2971.22 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:40    119s] End delay calculation (fullDC). (MEM=2971.22 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:40    119s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2971.2M) ***
[08/01 12:50:40    119s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[08/01 12:50:40    119s] OPTC: user 20.0
[08/01 12:50:40    119s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:40    119s] Summary for sequential cells identification: 
[08/01 12:50:40    119s]   Identified SBFF number: 16
[08/01 12:50:40    119s]   Identified MBFF number: 0
[08/01 12:50:40    119s]   Identified SB Latch number: 0
[08/01 12:50:40    119s]   Identified MB Latch number: 0
[08/01 12:50:40    119s]   Not identified SBFF number: 0
[08/01 12:50:40    119s]   Not identified MBFF number: 0
[08/01 12:50:40    119s]   Not identified SB Latch number: 0
[08/01 12:50:40    119s]   Not identified MB Latch number: 0
[08/01 12:50:40    119s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:40    119s]  Visiting view : nangate_view_setup
[08/01 12:50:40    119s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:40    119s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:40    119s]  Visiting view : nangate_view_hold
[08/01 12:50:40    119s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:40    119s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:40    119s] TLC MultiMap info (StdDelay):
[08/01 12:50:40    119s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:40    119s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:40    119s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:40    119s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:40    119s]  Setting StdDelay to: 8.5ps
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:40    119s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[08/01 12:50:40    119s] GigaOpt: WNS bump threshold: 0.00425
[08/01 12:50:40    119s] GigaOpt: Skipping postEco optimization
[08/01 12:50:40    119s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[08/01 12:50:40    119s] GigaOpt: Skipping nonLegal postEco optimization
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] Active setup views:
[08/01 12:50:40    119s]  nangate_view_setup
[08/01 12:50:40    119s]   Dominating endpoints: 0
[08/01 12:50:40    119s]   Dominating TNS: -0.000
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] OPTC: user 20.0
[08/01 12:50:40    119s] OPTC: user 20.0
[08/01 12:50:40    119s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      ==================== Layers =====================
[08/01 12:50:40    119s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:40    119s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:50:40    119s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:40    119s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:50:40    119s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:50:40    119s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:40    119s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:50:40    119s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:50:40    119s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:50:40    119s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:50:40    119s] (I)      Started Import and model ( Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      Default pattern map key = top_default.
[08/01 12:50:40    119s] (I)      == Non-default Options ==
[08/01 12:50:40    119s] (I)      Build term to term wires                           : false
[08/01 12:50:40    119s] (I)      Maximum routing layer                              : 10
[08/01 12:50:40    119s] (I)      Number of threads                                  : 1
[08/01 12:50:40    119s] (I)      Method to set GCell size                           : row
[08/01 12:50:40    119s] (I)      Counted 5590 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:50:40    119s] (I)      Use row-based GCell size
[08/01 12:50:40    119s] (I)      Use row-based GCell align
[08/01 12:50:40    119s] (I)      layer 0 area = 0
[08/01 12:50:40    119s] (I)      layer 1 area = 0
[08/01 12:50:40    119s] (I)      layer 2 area = 0
[08/01 12:50:40    119s] (I)      layer 3 area = 0
[08/01 12:50:40    119s] (I)      layer 4 area = 0
[08/01 12:50:40    119s] (I)      layer 5 area = 0
[08/01 12:50:40    119s] (I)      layer 6 area = 0
[08/01 12:50:40    119s] (I)      layer 7 area = 0
[08/01 12:50:40    119s] (I)      layer 8 area = 0
[08/01 12:50:40    119s] (I)      layer 9 area = 0
[08/01 12:50:40    119s] (I)      GCell unit size   : 2800
[08/01 12:50:40    119s] (I)      GCell multiplier  : 1
[08/01 12:50:40    119s] (I)      GCell row height  : 2800
[08/01 12:50:40    119s] (I)      Actual row height : 2800
[08/01 12:50:40    119s] (I)      GCell align ref   : 20140 20160
[08/01 12:50:40    119s] [NR-eGR] Track table information for default rule: 
[08/01 12:50:40    119s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:50:40    119s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:50:40    119s] (I)      ============== Default via ===============
[08/01 12:50:40    119s] (I)      +---+------------------+-----------------+
[08/01 12:50:40    119s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:50:40    119s] (I)      +---+------------------+-----------------+
[08/01 12:50:40    119s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:50:40    119s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:50:40    119s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:50:40    119s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:50:40    119s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:50:40    119s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:50:40    119s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:50:40    119s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:50:40    119s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:50:40    119s] (I)      +---+------------------+-----------------+
[08/01 12:50:40    119s] [NR-eGR] Read 10070 PG shapes
[08/01 12:50:40    119s] [NR-eGR] Read 0 clock shapes
[08/01 12:50:40    119s] [NR-eGR] Read 0 other shapes
[08/01 12:50:40    119s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:50:40    119s] [NR-eGR] #Instance Blockages : 0
[08/01 12:50:40    119s] [NR-eGR] #PG Blockages       : 10070
[08/01 12:50:40    119s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:50:40    119s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:50:40    119s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:50:40    119s] [NR-eGR] #Other Blockages    : 0
[08/01 12:50:40    119s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:50:40    119s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[08/01 12:50:40    119s] [NR-eGR] Read 5596 nets ( ignored 7 )
[08/01 12:50:40    119s] (I)      early_global_route_priority property id does not exist.
[08/01 12:50:40    119s] (I)      Read Num Blocks=10070  Num Prerouted Wires=2002  Num CS=0
[08/01 12:50:40    119s] (I)      Layer 1 (V) : #blockages 1176 : #preroutes 1076
[08/01 12:50:40    119s] (I)      Layer 2 (H) : #blockages 1176 : #preroutes 805
[08/01 12:50:40    119s] (I)      Layer 3 (V) : #blockages 1176 : #preroutes 114
[08/01 12:50:40    119s] (I)      Layer 4 (H) : #blockages 1176 : #preroutes 7
[08/01 12:50:40    119s] (I)      Layer 5 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:40    119s] (I)      Layer 6 (H) : #blockages 1176 : #preroutes 0
[08/01 12:50:40    119s] (I)      Layer 7 (V) : #blockages 1176 : #preroutes 0
[08/01 12:50:40    119s] (I)      Layer 8 (H) : #blockages 1208 : #preroutes 0
[08/01 12:50:40    119s] (I)      Layer 9 (V) : #blockages 630 : #preroutes 0
[08/01 12:50:40    119s] (I)      Number of ignored nets                =      7
[08/01 12:50:40    119s] (I)      Number of connected nets              =      0
[08/01 12:50:40    119s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of clock nets                  =      7.  Ignored: No
[08/01 12:50:40    119s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:50:40    119s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:50:40    119s] (I)      Ndr track 0 does not exist
[08/01 12:50:40    119s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:50:40    119s] (I)      Routing area        : (0, 0) - (274360, 272720)
[08/01 12:50:40    119s] (I)      Core area           : (20140, 20160) - (254220, 252560)
[08/01 12:50:40    119s] (I)      Site width          :   380  (dbu)
[08/01 12:50:40    119s] (I)      Row height          :  2800  (dbu)
[08/01 12:50:40    119s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:50:40    119s] (I)      GCell width         :  2800  (dbu)
[08/01 12:50:40    119s] (I)      GCell height        :  2800  (dbu)
[08/01 12:50:40    119s] (I)      Grid                :    98    98    10
[08/01 12:50:40    119s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:50:40    119s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:50:40    119s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:50:40    119s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:40    119s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:50:40    119s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:50:40    119s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:50:40    119s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:50:40    119s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:50:40    119s] (I)      Total num of tracks :   974   722   974   489   486   489   162   162    84    81
[08/01 12:50:40    119s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:50:40    119s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:50:40    119s] (I)      --------------------------------------------------------
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] [NR-eGR] ============ Routing rule table ============
[08/01 12:50:40    119s] [NR-eGR] Rule id: 0  Nets: 5589
[08/01 12:50:40    119s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:50:40    119s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:50:40    119s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:50:40    119s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:40    119s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:50:40    119s] [NR-eGR] ========================================
[08/01 12:50:40    119s] [NR-eGR] 
[08/01 12:50:40    119s] (I)      =============== Blocked Tracks ===============
[08/01 12:50:40    119s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:40    119s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:50:40    119s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:40    119s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:50:40    119s] (I)      |     2 |   70756 |    12936 |        18.28% |
[08/01 12:50:40    119s] (I)      |     3 |   95452 |     2688 |         2.82% |
[08/01 12:50:40    119s] (I)      |     4 |   47922 |     9240 |        19.28% |
[08/01 12:50:40    119s] (I)      |     5 |   47628 |     2856 |         6.00% |
[08/01 12:50:40    119s] (I)      |     6 |   47922 |    10500 |        21.91% |
[08/01 12:50:40    119s] (I)      |     7 |   15876 |     3279 |        20.65% |
[08/01 12:50:40    119s] (I)      |     8 |   15876 |     4368 |        27.51% |
[08/01 12:50:40    119s] (I)      |     9 |    8232 |     3933 |        47.78% |
[08/01 12:50:40    119s] (I)      |    10 |    7938 |     2889 |        36.39% |
[08/01 12:50:40    119s] (I)      +-------+---------+----------+---------------+
[08/01 12:50:40    119s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      Reset routing kernel
[08/01 12:50:40    119s] (I)      Started Global Routing ( Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      totalPins=18049  totalGlobalPin=17156 (95.05%)
[08/01 12:50:40    119s] (I)      total 2D Cap : 325443 = (155223 H, 170220 V)
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] [NR-eGR] Layer group 1: route 5589 net(s) in layer range [2, 10]
[08/01 12:50:40    119s] (I)      ============  Phase 1a Route ============
[08/01 12:50:40    119s] (I)      Usage: 30011 = (14148 H, 15863 V) = (9.11% H, 9.32% V) = (1.981e+04um H, 2.221e+04um V)
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] (I)      ============  Phase 1b Route ============
[08/01 12:50:40    119s] (I)      Usage: 30011 = (14148 H, 15863 V) = (9.11% H, 9.32% V) = (1.981e+04um H, 2.221e+04um V)
[08/01 12:50:40    119s] (I)      Overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.201540e+04um
[08/01 12:50:40    119s] (I)      Congestion metric : 0.00%H 0.17%V, 0.17%HV
[08/01 12:50:40    119s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] (I)      ============  Phase 1c Route ============
[08/01 12:50:40    119s] (I)      Usage: 30011 = (14148 H, 15863 V) = (9.11% H, 9.32% V) = (1.981e+04um H, 2.221e+04um V)
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] (I)      ============  Phase 1d Route ============
[08/01 12:50:40    119s] (I)      Usage: 30011 = (14148 H, 15863 V) = (9.11% H, 9.32% V) = (1.981e+04um H, 2.221e+04um V)
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] (I)      ============  Phase 1e Route ============
[08/01 12:50:40    119s] (I)      Usage: 30011 = (14148 H, 15863 V) = (9.11% H, 9.32% V) = (1.981e+04um H, 2.221e+04um V)
[08/01 12:50:40    119s] (I)      [08/01 12:50:40    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.201540e+04um

[08/01 12:50:40    119s] (I)      ============  Phase 1l Route ============
[08/01 12:50:40    119s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:50:40    119s] (I)      Layer  2:      66153     16719        38           0       70044    ( 0.00%) 
[08/01 12:50:40    119s] (I)      Layer  3:      92215     17844         0           0       95060    ( 0.00%) 
[08/01 12:50:40    119s] (I)      Layer  4:      44384      8366         0           0       47530    ( 0.00%) 
[08/01 12:50:40    119s] (I)      Layer  5:      44750      1659         0           0       47530    ( 0.00%) 
[08/01 12:50:40    119s] (I)      Layer  6:      43267      2373         0           0       47530    ( 0.00%) 
[08/01 12:50:40    119s] (I)      Layer  7:      12921         8         0        1348       14495    ( 8.51%) 
[08/01 12:50:40    119s] (I)      Layer  8:      11346        11         0        3778       12065    (23.85%) 
[08/01 12:50:40    119s] (I)      Layer  9:       4443         0         0        4154        4164    (49.94%) 
[08/01 12:50:40    119s] (I)      Layer 10:       4988         0         0        3758        4163    (47.44%) 
[08/01 12:50:40    119s] (I)      Total:        324467     46980        38       13037      342581    ( 3.67%) 
[08/01 12:50:40    119s] (I)      
[08/01 12:50:40    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:50:40    119s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:50:40    119s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:50:40    119s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:50:40    119s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:40    119s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal2 ( 2)        24( 0.25%)         3( 0.03%)   ( 0.28%) 
[08/01 12:50:40    119s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:50:40    119s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:50:40    119s] [NR-eGR]        Total        24( 0.03%)         3( 0.00%)   ( 0.04%) 
[08/01 12:50:40    119s] [NR-eGR] 
[08/01 12:50:40    119s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      total 2D Cap : 328348 = (155998 H, 172350 V)
[08/01 12:50:40    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:50:40    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3003.22 MB )
[08/01 12:50:40    119s] (I)      ===================================== Runtime Summary ======================================
[08/01 12:50:40    119s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/01 12:50:40    119s] (I)      --------------------------------------------------------------------------------------------
[08/01 12:50:40    119s] (I)       Early Global Route kernel              100.00%  109.99 sec  110.07 sec  0.08 sec  0.06 sec 
[08/01 12:50:40    119s] (I)       +-Import and model                      37.21%  109.99 sec  110.02 sec  0.03 sec  0.02 sec 
[08/01 12:50:40    119s] (I)       | +-Create place DB                     11.05%  109.99 sec  110.00 sec  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | +-Import place data                 11.00%  109.99 sec  110.00 sec  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read instances and placement     2.91%  109.99 sec  110.00 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read nets                        7.94%  110.00 sec  110.00 sec  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | +-Create route DB                     20.61%  110.00 sec  110.02 sec  0.02 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | +-Import route data (1T)            20.35%  110.00 sec  110.02 sec  0.02 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read blockages ( Layer 2-10 )    5.19%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read routing blockages         0.00%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read instance blockages        0.69%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read PG blockages              1.30%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read clock blockages           0.31%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read other blockages           0.30%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read halo blockages            0.08%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Read boundary cut boxes        0.00%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read blackboxes                  0.01%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read prerouted                   3.04%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read unlegalized nets            0.43%  110.01 sec  110.01 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Read nets                        1.18%  110.01 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Set up via pillars               0.04%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Initialize 3D grid graph         0.13%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Model blockage capacity          2.99%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | | +-Initialize 3D capacity         2.68%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | +-Read aux data                        0.00%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | +-Others data preparation              0.30%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | +-Create route kernel                  4.63%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       +-Global Routing                        58.37%  110.02 sec  110.07 sec  0.04 sec  0.04 sec 
[08/01 12:50:40    119s] (I)       | +-Initialization                       1.81%  110.02 sec  110.02 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | +-Net group 1                         40.53%  110.02 sec  110.06 sec  0.03 sec  0.03 sec 
[08/01 12:50:40    119s] (I)       | | +-Generate topology                  4.30%  110.02 sec  110.03 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1a                           8.99%  110.03 sec  110.04 sec  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | | +-Pattern routing (1T)             7.37%  110.03 sec  110.03 sec  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)       | | | +-Add via demand to 2D             1.35%  110.03 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1b                           0.10%  110.04 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1c                           0.01%  110.04 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1d                           0.01%  110.04 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1e                           0.10%  110.04 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | | +-Route legalization               0.00%  110.04 sec  110.04 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | | +-Phase 1l                          25.44%  110.04 sec  110.06 sec  0.02 sec  0.02 sec 
[08/01 12:50:40    119s] (I)       | | | +-Layer assignment (1T)           24.74%  110.04 sec  110.06 sec  0.02 sec  0.02 sec 
[08/01 12:50:40    119s] (I)       | +-Clean cong LA                        0.01%  110.06 sec  110.06 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       +-Export 3D cong map                     1.59%  110.07 sec  110.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)       | +-Export 2D cong map                   0.17%  110.07 sec  110.07 sec  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)      ===================== Summary by functions =====================
[08/01 12:50:40    119s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:50:40    119s] (I)      ----------------------------------------------------------------
[08/01 12:50:40    119s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.06 sec 
[08/01 12:50:40    119s] (I)        1  Global Routing                  58.37%  0.04 sec  0.04 sec 
[08/01 12:50:40    119s] (I)        1  Import and model                37.21%  0.03 sec  0.02 sec 
[08/01 12:50:40    119s] (I)        1  Export 3D cong map               1.59%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Net group 1                     40.53%  0.03 sec  0.03 sec 
[08/01 12:50:40    119s] (I)        2  Create route DB                 20.61%  0.02 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        2  Create place DB                 11.05%  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        2  Create route kernel              4.63%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Initialization                   1.81%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Others data preparation          0.30%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1l                        25.44%  0.02 sec  0.02 sec 
[08/01 12:50:40    119s] (I)        3  Import route data (1T)          20.35%  0.02 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        3  Import place data               11.00%  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1a                         8.99%  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        3  Generate topology                4.30%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1e                         0.10%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Layer assignment (1T)           24.74%  0.02 sec  0.02 sec 
[08/01 12:50:40    119s] (I)        4  Read nets                        9.11%  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        4  Pattern routing (1T)             7.37%  0.01 sec  0.01 sec 
[08/01 12:50:40    119s] (I)        4  Read blockages ( Layer 2-10 )    5.19%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Read prerouted                   3.04%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Model blockage capacity          2.99%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Read instances and placement     2.91%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Add via demand to 2D             1.35%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Read unlegalized nets            0.43%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Initialize 3D capacity           2.68%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read PG blockages                1.30%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read instance blockages          0.69%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read clock blockages             0.31%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read other blockages             0.30%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:50:40    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3003.2M, EPOCH TIME: 1754077840.578040
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:40    119s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:40    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3003.2M, EPOCH TIME: 1754077840.578848
[08/01 12:50:40    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3003.2M, EPOCH TIME: 1754077840.578931
[08/01 12:50:40    119s] [hotspot] Hotspot report including placement blocked areas
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:50:40    119s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:50:40    119s] [hotspot] +------------+---------------+---------------+
[08/01 12:50:40    119s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:50:40    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3003.2M, EPOCH TIME: 1754077840.579730
[08/01 12:50:40    119s] Reported timing to dir ./timingReports
[08/01 12:50:40    119s] **opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 2134.7M, totSessionCpu=0:02:00 **
[08/01 12:50:40    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2935.7M, EPOCH TIME: 1754077840.620659
[08/01 12:50:40    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:40    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:40    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2935.7M, EPOCH TIME: 1754077840.624085
[08/01 12:50:40    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:40    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:40    119s] 
[08/01 12:50:40    119s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:40    119s] Starting delay calculation for Hold views
[08/01 12:50:40    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:40    120s] #################################################################################
[08/01 12:50:40    120s] # Design Stage: PreRoute
[08/01 12:50:40    120s] # Design Name: top
[08/01 12:50:40    120s] # Design Mode: 45nm
[08/01 12:50:40    120s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:40    120s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:40    120s] # Signoff Settings: SI Off 
[08/01 12:50:40    120s] #################################################################################
[08/01 12:50:40    120s] Calculate delays in BcWc mode...
[08/01 12:50:40    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2939.7M, InitMEM = 2939.7M)
[08/01 12:50:40    120s] Start delay calculation (fullDC) (1 T). (MEM=2939.73)
[08/01 12:50:40    120s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:50:40    120s] End AAE Lib Interpolated Model. (MEM=2951.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:41    120s] Total number of fetched objects 5952
[08/01 12:50:41    120s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:41    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:41    120s] End delay calculation. (MEM=2966.94 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:41    120s] End delay calculation (fullDC). (MEM=2966.94 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:41    120s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2966.9M) ***
[08/01 12:50:41    120s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:01 mem=2966.9M)
[08/01 12:50:41    120s] Starting delay calculation for Setup views
[08/01 12:50:41    121s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:50:41    121s] #################################################################################
[08/01 12:50:41    121s] # Design Stage: PreRoute
[08/01 12:50:41    121s] # Design Name: top
[08/01 12:50:41    121s] # Design Mode: 45nm
[08/01 12:50:41    121s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:50:41    121s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:50:41    121s] # Signoff Settings: SI Off 
[08/01 12:50:41    121s] #################################################################################
[08/01 12:50:41    121s] Calculate delays in BcWc mode...
[08/01 12:50:41    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 2910.4M, InitMEM = 2910.4M)
[08/01 12:50:41    121s] Start delay calculation (fullDC) (1 T). (MEM=2910.45)
[08/01 12:50:41    121s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 12:50:41    121s] End AAE Lib Interpolated Model. (MEM=2921.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:42    121s] Total number of fetched objects 5952
[08/01 12:50:42    121s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:50:42    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:50:42    121s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2969.7M) ***
[08/01 12:50:42    121s] End delay calculation. (MEM=2969.66 CPU=0:00:00.5 REAL=0:00:01.0)
[08/01 12:50:42    121s] End delay calculation (fullDC). (MEM=2969.66 CPU=0:00:00.6 REAL=0:00:01.0)
[08/01 12:50:42    121s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:02 mem=2969.7M)
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] ------------------------------------------------------------------
[08/01 12:50:43    121s]      opt_design Final Summary
[08/01 12:50:43    121s] ------------------------------------------------------------------
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] Setup views included:
[08/01 12:50:43    121s]  nangate_view_setup 
[08/01 12:50:43    121s] Hold views included:
[08/01 12:50:43    121s]  nangate_view_hold
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] |           WNS (ns):|  0.002  |  0.002  |  0.946  |
[08/01 12:50:43    121s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:50:43    121s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:50:43    121s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] |           WNS (ns):| -0.110  |  0.001  | -0.110  |
[08/01 12:50:43    121s] |           TNS (ns):| -59.586 |  0.000  | -59.586 |
[08/01 12:50:43    121s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 12:50:43    121s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:50:43    121s] +--------------------+---------+---------+---------+
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] +----------------+-------------------------------+------------------+
[08/01 12:50:43    121s] |                |              Real             |       Total      |
[08/01 12:50:43    121s] |    DRVs        +------------------+------------+------------------|
[08/01 12:50:43    121s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:50:43    121s] +----------------+------------------+------------+------------------+
[08/01 12:50:43    121s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:43    121s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:50:43    121s] |   max_fanout   |      0 (0)       [08/01 12:50:43    121s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|     0      |      0 (0)       |
[08/01 12:50:43    121s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:50:43    121s] +----------------+------------------+------------+------------------+
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.869223
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:43    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2938.8M, EPOCH TIME: 1754077843.872672
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] Density: 70.736%
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:50:43    121s] ------------------------------------------------------------------
[08/01 12:50:43    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.876706
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:43    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2938.8M, EPOCH TIME: 1754077843.879856
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.883562
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] 
[08/01 12:50:43    121s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:50:43    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2938.8M, EPOCH TIME: 1754077843.886566
[08/01 12:50:43    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:43    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    121s] *** Final Summary (holdfix) CPU=0:00:02.2, REAL=0:00:03.0, MEM=2938.8M
[08/01 12:50:43    121s] **opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 2170.9M, totSessionCpu=0:02:02 **
[08/01 12:50:43    121s] *** Finished opt_design ***
[08/01 12:50:43    121s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:43    121s] UM:*                                       0.000 ns          0.002 ns  final
[08/01 12:50:43    121s] UM: Running design category ...
[08/01 12:50:43    122s] All LLGs are deleted
[08/01 12:50:43    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.938841
[08/01 12:50:43    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2938.8M, EPOCH TIME: 1754077843.938905
[08/01 12:50:43    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.939006
[08/01 12:50:43    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2938.8M, EPOCH TIME: 1754077843.939191
[08/01 12:50:43    122s] Max number of tech site patterns supported in site array is 256.
[08/01 12:50:43    122s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:50:43    122s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2938.8M, EPOCH TIME: 1754077843.941317
[08/01 12:50:43    122s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:50:43    122s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:50:43    122s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2938.8M, EPOCH TIME: 1754077843.942460
[08/01 12:50:43    122s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:50:43    122s] SiteArray: use 319,488 bytes
[08/01 12:50:43    122s] SiteArray: current memory after site array memory allocation 2938.8M
[08/01 12:50:43    122s] SiteArray: FP blocked sites are writable
[08/01 12:50:43    122s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2938.8M, EPOCH TIME: 1754077843.943278
[08/01 12:50:43    122s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2938.8M, EPOCH TIME: 1754077843.946587
[08/01 12:50:43    122s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:50:43    122s] Atter site array init, number of instance map data is 0.
[08/01 12:50:43    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2938.8M, EPOCH TIME: 1754077843.947084
[08/01 12:50:43    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2938.8M, EPOCH TIME: 1754077843.947296
[08/01 12:50:43    122s] All LLGs are deleted
[08/01 12:50:43    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:50:43    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2938.8M, EPOCH TIME: 1754077843.948871
[08/01 12:50:43    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2938.8M, EPOCH TIME: 1754077843.948908
[08/01 12:50:43    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:43    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:50:44    122s] Summary for sequential cells identification: 
[08/01 12:50:44    122s]   Identified SBFF number: 16
[08/01 12:50:44    122s]   Identified MBFF number: 0
[08/01 12:50:44    122s]   Identified SB Latch number: 0
[08/01 12:50:44    122s]   Identified MB Latch number: 0
[08/01 12:50:44    122s]   Not identified SBFF number: 0
[08/01 12:50:44    122s]   Not identified MBFF number: 0
[08/01 12:50:44    122s]   Not identified SB Latch number: 0
[08/01 12:50:44    122s]   Not identified MB Latch number: 0
[08/01 12:50:44    122s]   Number of sequential cells which are not FFs: 13
[08/01 12:50:44    122s]  Visiting view : nangate_view_setup
[08/01 12:50:44    122s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:50:44    122s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:50:44    122s]  Visiting view : nangate_view_hold
[08/01 12:50:44    122s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:50:44    122s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:50:44    122s] TLC MultiMap info (StdDelay):
[08/01 12:50:44    122s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:50:44    122s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:50:44    122s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:50:44    122s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:50:44    122s]  Setting StdDelay to: 8.5ps
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] 	Current design flip-flop statistics
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] Single-Bit FF Count          :          582
[08/01 12:50:44    122s] Multi-Bit FF Count           :            0
[08/01 12:50:44    122s] Total Bit Count              :          582
[08/01 12:50:44    122s] Total FF Count               :          582
[08/01 12:50:44    122s] Bits Per Flop                :        1.000
[08/01 12:50:44    122s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:50:44    122s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s]             Multi-bit cell usage statistics
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] ============================================================
[08/01 12:50:44    122s] Sequential Multibit cells usage statistics
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] Total 0
[08/01 12:50:44    122s] ============================================================
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] Category            Num of Insts Rejected     Reasons
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s] ------------------------------------------------------------
[08/01 12:50:44    122s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:50:44    122s] UM:           15.8             18          0.000 ns          0.002 ns  opt_design_postcts_hold
[08/01 12:50:44    122s] Info: Destroy the CCOpt slew target map.
[08/01 12:50:44    122s] clean pInstBBox. size 0
[08/01 12:50:44    122s] All LLGs are deleted
[08/01 12:50:44    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:44    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:50:44    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2940.8M, EPOCH TIME: 1754077844.246386
[08/01 12:50:44    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2940.8M, EPOCH TIME: 1754077844.246437
[08/01 12:50:44    122s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:50:44    122s] *** opt_design #1 [finish] : cpu/real = 0:00:14.3/0:00:15.5 (0.9), totSession cpu/real = 0:02:02.3/0:05:30.4 (0.4), mem = 2940.8M
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] =============================================================================================
[08/01 12:50:44    122s]  Final TAT Report : opt_design #1                                               21.18-s099_1
[08/01 12:50:44    122s] =============================================================================================
[08/01 12:50:44    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:50:44    122s] ---------------------------------------------------------------------------------------------
[08/01 12:50:44    122s] [ InitOpt                ]      1   0:00:06.5  (  41.9 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:50:44    122s] [ HoldOpt                ]      1   0:00:00.7  (   4.2 % )     0:00:00.9 /  0:00:01.0    1.0
[08/01 12:50:44    122s] [ ViewPruning            ]      8   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:44    122s] [ BuildHoldData          ]      1   0:00:01.1  (   7.2 % )     0:00:02.9 /  0:00:02.8    1.0
[08/01 12:50:44    122s] [ OptSummaryReport       ]      8   0:00:00.4  (   2.4 % )     0:00:03.4 /  0:00:02.3    0.7
[08/01 12:50:44    122s] [ DrvReport              ]      2   0:00:01.2  (   7.9 % )     0:00:01.2 /  0:00:00.1    0.1
[08/01 12:50:44    122s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:44    122s] [ CellServerInit         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:50:44    122s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:44    122s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:50:44    122s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 12:50:44    122s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:44    122s] [ RefinePlace            ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:44    122s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 12:50:44    122s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:50:44    122s] [ TimingUpdate           ]     33   0:00:00.7  (   4.7 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 12:50:44    122s] [ FullDelayCalc          ]      5   0:00:03.2  (  20.5 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 12:50:44    122s] [ TimingReport           ]     10   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:50:44    122s] [ GenerateReports        ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:50:44    122s] [ MISC                   ]          0:00:00.7  (   4.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:50:44    122s] ---------------------------------------------------------------------------------------------
[08/01 12:50:44    122s]  opt_design #1 TOTAL                0:00:15.5  ( 100.0 % )     0:00:15.5 /  0:00:14.3    0.9
[08/01 12:50:44    122s] ---------------------------------------------------------------------------------------------
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:50:44    122s] 
[08/01 12:50:44    122s] TimeStamp Deleting Cell Server End ...
[08/01 12:50:44    122s] #@ End verbose source: _5_CTS.tcl
[08/01 12:50:44    122s] 0
[08/01 12:50:44    122s] @innovus 18> source _6_Route.tcl 
#@ Begin verbose source (pre): source _6_Route.tcl 
[08/01 12:51:24    123s] @@file 1: set_db route_design_with_timing_driven 1
[08/01 12:51:24    123s] @@file 2: set_db route_design_with_si_driven 1
[08/01 12:51:24    123s] @@file 3: set_db route_design_selected_net_only 1
[08/01 12:51:24    123s] @@file 4: set_db route_design_top_routing_layer 10
[08/01 12:51:24    123s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[08/01 12:51:24    123s] @@file 5: set_db route_design_bottom_routing_layer 1
[08/01 12:51:24    123s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[08/01 12:51:24    123s] @@file 6: set_db route_design_detail_end_iteration 1
[08/01 12:51:24    123s] @@file 7: route_design -global_detail 
[08/01 12:51:24    123s] #% Begin route_design (date=08/01 12:51:24, mem=2076.2M)
[08/01 12:51:24    123s] ### Time Record (route_design) is installed.
[08/01 12:51:24    123s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.22 (MB), peak = 2317.05 (MB)
[08/01 12:51:24    123s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:51:24    123s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.22 (MB), peak = 2317.05 (MB)
[08/01 12:51:24    123s] ### Time Record (route_design) is uninstalled.
[08/01 12:51:24    123s] ### 
[08/01 12:51:24    123s] ###   Scalability Statistics
[08/01 12:51:24    123s] ### 
[08/01 12:51:24    123s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:51:24    123s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:51:24    123s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:51:24    123s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/01 12:51:24    123s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:51:24    123s] ### 
[08/01 12:51:24    123s] #% End route_design (date=08/01 12:51:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2076.2M, current mem=2076.2M)
[08/01 12:51:24    123s] **ERROR: (IMPSE-110):	File '_6_Route.tcl' line 7: errors out.
[08/01 12:51:24    123s] #@ End verbose source _6_Route.tcl
[08/01 12:51:24    123s] 
[08/01 12:51:24    123s] 
[08/01 12:51:24    123s] @innovus 19> source _6_Route.tcl 

[08/01 12:51:49    124s] #@ Begin verbose source (pre): source _6_Route.tcl 
[08/01 12:51:49    124s] @@file 1: set_db route_design_with_timing_driven 1
[08/01 12:51:49    124s] @@file 2: set_db route_design_with_si_driven 1
[08/01 12:51:49    124s] @@file 3: set_db route_design_selected_net_only 1
[08/01 12:51:49    124s] @@file 4: set_db route_design_top_routing_layer 10
[08/01 12:51:49    124s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[08/01 12:51:49    124s] @@file 5: set_db route_design_bottom_routing_layer 1
[08/01 12:51:49    124s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[08/01 12:51:49    124s] @@file 6: set_db route_design_detail_end_iteration 1 
[08/01 12:51:49    124s] #@ End verbose source: _6_Route.tcl
[08/01 12:51:49    124s] 1 1
[08/01 12:51:49    124s] @innovus 20> set_db route_design_with_timing_driven 1
[08/01 12:53:07    126s] @innovus 21> set_db route_design_with_eco 0
[08/01 12:53:07    126s] @innovus 22> set_db route_design_with_si_driven 1
[08/01 12:53:07    126s] @innovus 23> set_db route_design_selected_net_only 1
[08/01 12:53:07    126s] @innovus 24> set_db route_design_with_timing_driven true
[08/01 12:53:07    126s] @innovus 25> set_db route_design_with_si_driven true
[08/01 12:53:07    126s] @innovus 26> route_design -global_detail
[08/01 12:53:07    126s] #% Begin route_design (date=08/01 12:53:07, mem=2078.0M)
[08/01 12:53:07    126s] ### Time Record (route_design) is installed.
[08/01 12:53:07    126s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.98 (MB), peak = 2317.05 (MB)
[08/01 12:53:07    126s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:53:07    126s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.98 (MB), peak = 2317.05 (MB)
[08/01 12:53:07    126s] ### Time Record (route_design) is uninstalled.
[08/01 12:53:07    126s] ### 
[08/01 12:53:07    126s] ###   Scalability Statistics
[08/01 12:53:07    126s] ### 
[08/01 12:53:07    126s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:07    126s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:53:07    126s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:07    126s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[08/01 12:53:07    126s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:07    126s] ### 
[08/01 12:53:07    126s] #% End route_design (date=08/01 12:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2078.0M, current mem=2078.0M)
[08/01 12:53:07    126s] @innovus 27> 
[08/01 12:53:07    126s] 
route_design -global_detail
[08/01 12:53:41    127s] 
[08/01 12:53:41    127s] ### Time Record (route_design) is installed.
[08/01 12:53:41    127s] #% Begin route_design (date=08/01 12:53:41, mem=2077.9M)
[08/01 12:53:41    127s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
[08/01 12:53:41    127s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:53:41    127s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
[08/01 12:53:41    127s] ### Time Record (route_design) is uninstalled.
[08/01 12:53:41    127s] ### 
[08/01 12:53:41    127s] ###   Scalability Statistics
[08/01 12:53:41    127s] ### 
[08/01 12:53:41    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:41    127s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:53:41    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:41    127s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[08/01 12:53:41    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:41    127s] ### 
[08/01 12:53:41    127s] 
[08/01 12:53:41    127s] #% End route_design (date=08/01 12:53:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2077.9M, current mem=2077.9M)
[08/01 12:53:41    127s] 
[08/01 12:53:41    127s] @innovus 28> route_design 

[08/01 12:53:51    127s] ### Time Record (route_design) is installed.
[08/01 12:53:51    127s] #% Begin route_design (date=08/01 12:53:51, mem=2077.9M)
[08/01 12:53:51    127s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
[08/01 12:53:51    127s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:53:51    127s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
[08/01 12:53:51    127s] ### Time Record (route_design) is uninstalled.
[08/01 12:53:51    127s] ### 
[08/01 12:53:51    127s] ###   Scalability Statistics
[08/01 12:53:51    127s] ### 
[08/01 12:53:51    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:51    127s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:53:51    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:51    127s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[08/01 12:53:51    127s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:53:51    127s] ### 
[08/01 12:53:51    127s] 
[08/01 12:53:51    127s] #% End route_design (date=08/01 12:53:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2077.9M, current mem=2077.9M)
[08/01 12:53:51    127s] 
[08/01 12:53:51    127s] @innovus 29> set_db route_design_detail_use_multi_cut_via_effort medium

[08/01 12:54:00    128s] 1 medium
[08/01 12:54:00    128s] @innovus 30> set_db timing_analysis_type ocv
1 ocv
[08/01 12:54:09    128s] @innovus 31> route_opt_design 
[08/01 12:54:16    128s] Info: 1 threads available for lower-level modules during optimization.
*** route_opt_design #1 [begin] : totSession cpu/real = 0:02:08.7/0:09:02.4 (0.2), mem = 2818.7M
[08/01 12:54:16    128s] GigaOpt running with 1 threads.
[08/01 12:54:16    128s] nangate_rc_typical has no qx tech file defined
[08/01 12:54:16    128s] **INFO: Running RouteOpt flow with FullDrOpt.
[08/01 12:54:16    128s] **INFO: User settings:
[08/01 12:54:22    134s] delaycal_enable_high_fanout                                    true
[08/01 12:54:22    134s] delaycal_ignore_net_load                                       false
[08/01 12:54:22    134s] delaycal_socv_accuracy_mode                                    low
[08/01 12:54:22    134s] setAnalysisMode -cts                                           postCTS
[08/01 12:54:22    134s] setAnalysisMode -skew                                          true
[08/01 12:54:22    134s] setDelayCalMode -engine                                        aae
[08/01 12:54:22    134s] design_process_node                                            45
[08/01 12:54:22    134s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:54:22    134s] extract_rc_engine                                              pre_route
[08/01 12:54:22    134s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:54:22    134s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:54:22    134s] opt_drv_fix_max_cap                                            true
[08/01 12:54:22    134s] opt_drv_fix_max_tran                                           true
[08/01 12:54:22    134s] opt_drv_margin                                                 0.0
[08/01 12:54:22    134s] opt_fix_drv                                                    true
[08/01 12:54:22    134s] opt_fix_fanout_load                                            true
[08/01 12:54:22    134s] opt_preserve_all_sequential                                    false
[08/01 12:54:22    134s] opt_resize_flip_flops                                          true
[08/01 12:54:22    134s] opt_setup_target_slack                                         0.0
[08/01 12:54:22    134s] opt_useful_skew_eco_route                                      false
[08/01 12:54:22    134s] opt_view_pruning_hold_target_slack_auto_flow                   0
[08/01 12:54:22    134s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:54:22    134s] opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
[08/01 12:54:22    134s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:54:22    134s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:54:22    134s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:54:22    134s] route_design_bottom_routing_layer                              1
[08/01 12:54:22    134s] route_design_detail_end_iteration                              1
[08/01 12:54:22    134s] route_design_detail_use_multi_cut_via_effort                   medium
[08/01 12:54:22    134s] route_design_extract_third_party_compatible                    false
[08/01 12:54:22    134s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 12:54:22    134s] route_design_selected_net_only                                 true
[08/01 12:54:22    134s] route_design_top_routing_layer                                 10
[08/01 12:54:22    134s] route_design_with_eco                                          false
[08/01 12:54:22    134s] route_design_with_si_driven                                    true
[08/01 12:54:22    134s] route_design_with_timing_driven                                true
[08/01 12:54:22    134s] getAnalysisMode -cts                                           postCTS
[08/01 12:54:22    134s] getAnalysisMode -skew                                          true
[08/01 12:54:22    134s] getDelayCalMode -engine                                        aae
[08/01 12:54:22    134s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:54:22    134s] getAnalysisMode -cts                                           postCTS
[08/01 12:54:22    134s] getAnalysisMode -skew                                          true
[08/01 12:54:22    134s] RODC: v2.7s
[08/01 12:54:22    134s] nangate_rc_typical has no qx tech file defined
[08/01 12:54:22    134s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[08/01 12:54:22    134s] **INFO: flowCheckPoint #1 GlobalDetailRoute
[08/01 12:54:22    134s] *** RouteDesign #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:02:14.9/0:09:08.7 (0.2), mem = 2818.7M
[08/01 12:54:22    134s] ### Time Record (route_design) is installed.
[08/01 12:54:22    134s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.93 (MB), peak = 2317.05 (MB)
[08/01 12:54:22    134s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:54:22    134s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.93 (MB), peak = 2317.05 (MB)
[08/01 12:54:22    134s] ### Time Record (route_design) is uninstalled.
[08/01 12:54:22    134s] ### 
[08/01 12:54:22    134s] ###   Scalability Statistics
[08/01 12:54:22    134s] ### 
[08/01 12:54:22    134s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:54:22    134s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:54:22    134s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:54:22    134s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/01 12:54:22    134s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:54:22    134s] ### 
[08/01 12:54:22    134s] *** RouteDesign #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:14.9/0:09:08.7 (0.2), mem = 2803.7M
[08/01 12:54:22    134s] 
[08/01 12:54:22    134s] =============================================================================================
[08/01 12:54:22    134s]  Step TAT Report : RouteDesign #1 / route_opt_design #1                         21.18-s099_1
[08/01 12:54:22    134s] =============================================================================================
[08/01 12:54:22    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:54:22    134s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    134s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:54:22    134s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    134s]  RouteDesign #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:54:22    134s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    134s] 
[08/01 12:54:22    134s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/01 12:54:22    134s] Type 'man IMPEXT-3493' for more detail.
[08/01 12:54:22    134s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:54:22    134s] UM:*                                                                   final
[08/01 12:54:22    134s] UM: Running design category ...
[08/01 12:54:22    134s] All LLGs are deleted
[08/01 12:54:22    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2803.7M, EPOCH TIME: 1754078062.530540
[08/01 12:54:22    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2803.7M, EPOCH TIME: 1754078062.530608
[08/01 12:54:22    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2803.7M, EPOCH TIME: 1754078062.530698
[08/01 12:54:22    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2803.7M, EPOCH TIME: 1754078062.530970
[08/01 12:54:22    134s] Max number of tech site patterns supported in site array is 256.
[08/01 12:54:22    134s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:54:22    134s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2803.7M, EPOCH TIME: 1754078062.533247
[08/01 12:54:22    134s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:54:22    134s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:54:22    134s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2803.7M, EPOCH TIME: 1754078062.534426
[08/01 12:54:22    134s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:54:22    134s] SiteArray: use 319,488 bytes
[08/01 12:54:22    134s] SiteArray: current memory after site array memory allocation 2803.7M
[08/01 12:54:22    134s] SiteArray: FP blocked sites are writable
[08/01 12:54:22    134s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2803.7M, EPOCH TIME: 1754078062.535454
[08/01 12:54:22    134s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.004, REAL:0.004, MEM:2803.7M, EPOCH TIME: 1754078062.539235
[08/01 12:54:22    134s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:54:22    134s] Atter site array init, number of instance map data is 0.
[08/01 12:54:22    134s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2803.7M, EPOCH TIME: 1754078062.539784
[08/01 12:54:22    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2803.7M, EPOCH TIME: 1754078062.540025
[08/01 12:54:22    134s] All LLGs are deleted
[08/01 12:54:22    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:54:22    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2803.7M, EPOCH TIME: 1754078062.541879
[08/01 12:54:22    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2803.7M, EPOCH TIME: 1754078062.541927
[08/01 12:54:22    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:54:22    135s] Summary for sequential cells identification: 
[08/01 12:54:22    135s]   Identified SBFF number: 16
[08/01 12:54:22    135s]   Identified MBFF number: 0
[08/01 12:54:22    135s]   Identified SB Latch number: 0
[08/01 12:54:22    135s]   Identified MB Latch number: 0
[08/01 12:54:22    135s]   Not identified SBFF number: 0
[08/01 12:54:22    135s]   Not identified MBFF number: 0
[08/01 12:54:22    135s]   Not identified SB Latch number: 0
[08/01 12:54:22    135s]   Not identified MB Latch number: 0
[08/01 12:54:22    135s]   Number of sequential cells which are not FFs: 13
[08/01 12:54:22    135s]  Visiting view : nangate_view_setup
[08/01 12:54:22    135s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:54:22    135s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:54:22    135s]  Visiting view : nangate_view_hold
[08/01 12:54:22    135s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:54:22    135s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:54:22    135s] TLC MultiMap info (StdDelay):
[08/01 12:54:22    135s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:54:22    135s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:54:22    135s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:54:22    135s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:54:22    135s]  Setting StdDelay to: 8.5ps
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] 	Current design flip-flop statistics
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] Single-Bit FF Count          :          582
[08/01 12:54:22    135s] Multi-Bit FF Count           :            0
[08/01 12:54:22    135s] Total Bit Count              :          582
[08/01 12:54:22    135s] Total FF Count               :          582
[08/01 12:54:22    135s] Bits Per Flop                :        1.000
[08/01 12:54:22    135s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:54:22    135s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s]             Multi-bit cell usage statistics
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] ============================================================
[08/01 12:54:22    135s] Sequential Multibit cells usage statistics
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] Total 0
[08/01 12:54:22    135s] ============================================================
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] Category            Num of Insts Rejected     Reasons
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s] ------------------------------------------------------------
[08/01 12:54:22    135s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:54:22    135s] UM:          12.96            218                                      route_opt_design
[08/01 12:54:22    135s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:54:22    135s] *** route_opt_design #1 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:02:15.2/0:09:09.0 (0.2), mem = 2805.7M
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] =============================================================================================
[08/01 12:54:22    135s]  Final TAT Report : route_opt_design #1                                         21.18-s099_1
[08/01 12:54:22    135s] =============================================================================================
[08/01 12:54:22    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:54:22    135s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    135s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:54:22    135s] [ RouteDesign            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:54:22    135s] [ MISC                   ]          0:00:06.6  (  99.9 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 12:54:22    135s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    135s]  route_opt_design #1 TOTAL          0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 12:54:22    135s] ---------------------------------------------------------------------------------------------
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] 
[08/01 12:54:22    135s] @innovus 32> source _6_Route.tcl 

[08/01 12:55:04    136s] #@ Begin verbose source (pre): source _6_Route.tcl 
[08/01 12:55:04    136s] @@file 1: set_db route_design_with_timing_driven 1
[08/01 12:55:04    136s] @@file 2: set_db route_design_with_si_driven 1
[08/01 12:55:04    136s] @@file 3: set_db route_design_selected_net_only 1
[08/01 12:55:04    136s] @@file 4: set_db route_design_top_routing_layer 10
[08/01 12:55:04    136s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[08/01 12:55:04    136s] @@file 5: set_db route_design_bottom_routing_layer 1
[08/01 12:55:04    136s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[08/01 12:55:04    136s] @@file 6: set_db route_design_detail_end_iteration 1 
[08/01 12:55:04    136s] @@file 7: set_db route_design_detail_use_multi_cut_via_effort medium
[08/01 12:55:04    136s] @@file 8: set_db timing_analysis_type ocv
[08/01 12:55:04    136s] @@file 9: route_opt_design
[08/01 12:55:04    136s] *** route_opt_design #2 [begin] : totSession cpu/real = 0:02:16.4/0:09:51.0 (0.2), mem = 2805.7M
[08/01 12:55:04    136s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:55:04    136s] GigaOpt running with 1 threads.
[08/01 12:55:04    136s] nangate_rc_typical has no qx tech file defined
[08/01 12:55:04    136s] **INFO: Running RouteOpt flow with FullDrOpt.
[08/01 12:55:04    136s] **INFO: User settings:
[08/01 12:55:11    142s] delaycal_enable_high_fanout                                    true
[08/01 12:55:11    142s] delaycal_ignore_net_load                                       false
[08/01 12:55:11    142s] delaycal_socv_accuracy_mode                                    low
[08/01 12:55:11    142s] setAnalysisMode -cts                                           postCTS
[08/01 12:55:11    142s] setAnalysisMode -skew                                          true
[08/01 12:55:11    142s] setDelayCalMode -engine                                        aae
[08/01 12:55:11    142s] design_process_node                                            45
[08/01 12:55:11    142s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:55:11    142s] extract_rc_engine                                              pre_route
[08/01 12:55:11    142s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:55:11    142s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:55:11    142s] opt_drv_fix_max_cap                                            true
[08/01 12:55:11    142s] opt_drv_fix_max_tran                                           true
[08/01 12:55:11    142s] opt_drv_margin                                                 0.0
[08/01 12:55:11    142s] opt_fix_drv                                                    true
[08/01 12:55:11    142s] opt_fix_fanout_load                                            true
[08/01 12:55:11    142s] opt_preserve_all_sequential                                    false
[08/01 12:55:11    142s] opt_resize_flip_flops                                          true
[08/01 12:55:11    142s] opt_setup_target_slack                                         0.0
[08/01 12:55:11    142s] opt_useful_skew_eco_route                                      false
[08/01 12:55:11    142s] opt_view_pruning_hold_target_slack_auto_flow                   0
[08/01 12:55:11    142s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:55:11    142s] opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
[08/01 12:55:11    142s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:55:11    142s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:55:11    142s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:55:11    142s] route_design_bottom_routing_layer                              1
[08/01 12:55:11    142s] route_design_detail_end_iteration                              1
[08/01 12:55:11    142s] route_design_detail_use_multi_cut_via_effort                   medium
[08/01 12:55:11    142s] route_design_extract_third_party_compatible                    false
[08/01 12:55:11    142s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 12:55:11    142s] route_design_selected_net_only                                 true
[08/01 12:55:11    142s] route_design_top_routing_layer                                 10
[08/01 12:55:11    142s] route_design_with_eco                                          false
[08/01 12:55:11    142s] route_design_with_si_driven                                    true
[08/01 12:55:11    142s] route_design_with_timing_driven                                true
[08/01 12:55:11    142s] getAnalysisMode -cts                                           postCTS
[08/01 12:55:11    142s] getAnalysisMode -skew                                          true
[08/01 12:55:11    142s] getDelayCalMode -engine                                        aae
[08/01 12:55:11    142s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:55:11    142s] getAnalysisMode -cts                                           postCTS
[08/01 12:55:11    142s] getAnalysisMode -skew                                          true
[08/01 12:55:11    142s] RODC: v2.7s
[08/01 12:55:11    142s] nangate_rc_typical has no qx tech file defined
[08/01 12:55:11    142s] **INFO: flowCheckPoint #2 GlobalDetailRoute
[08/01 12:55:11    142s] *** RouteDesign #1 [begin] (route_opt_design #2) : totSession cpu/real = 0:02:22.6/0:09:57.2 (0.2), mem = 2805.7M
[08/01 12:55:11    142s] ### Time Record (route_design) is installed.
[08/01 12:55:11    142s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.78 (MB), peak = 2317.05 (MB)
[08/01 12:55:11    142s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:55:11    142s] ### Time Record (route_design) is uninstalled.
[08/01 12:55:11    142s] ### 
[08/01 12:55:11    142s] ###   Scalability Statistics
[08/01 12:55:11    142s] ### 
[08/01 12:55:11    142s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.78 (MB), peak = 2317.05 (MB)
[08/01 12:55:11    142s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:55:11    142s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:55:11    142s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:55:11    142s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/01 12:55:11    142s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:55:11    142s] ### 
[08/01 12:55:11    142s] *** RouteDesign #1 [finish] (route_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.6/0:09:57.2 (0.2), mem = 2803.7M
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] =============================================================================================
[08/01 12:55:11    142s]  Step TAT Report : RouteDesign #1 / route_opt_design #2                         21.18-s099_1
[08/01 12:55:11    142s] =============================================================================================
[08/01 12:55:11    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s]  RouteDesign #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:55:11    142s] UM:*                                                                   final
[08/01 12:55:11    142s] UM: Running design category ...
[08/01 12:55:11    142s] All LLGs are deleted
[08/01 12:55:11    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2803.7M, EPOCH TIME: 1754078111.047001
[08/01 12:55:11    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2803.7M, EPOCH TIME: 1754078111.047064
[08/01 12:55:11    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2803.7M, EPOCH TIME: 1754078111.047147
[08/01 12:55:11    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2803.7M, EPOCH TIME: 1754078111.047397
[08/01 12:55:11    142s] Max number of tech site patterns supported in site array is 256.
[08/01 12:55:11    142s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:55:11    142s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2803.7M, EPOCH TIME: 1754078111.049360
[08/01 12:55:11    142s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:55:11    142s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:55:11    142s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2803.7M, EPOCH TIME: 1754078111.050758
[08/01 12:55:11    142s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:55:11    142s] SiteArray: use 319,488 bytes
[08/01 12:55:11    142s] SiteArray: current memory after site array memory allocation 2803.7M
[08/01 12:55:11    142s] SiteArray: FP blocked sites are writable
[08/01 12:55:11    142s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2803.7M, EPOCH TIME: 1754078111.051539
[08/01 12:55:11    142s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2803.7M, EPOCH TIME: 1754078111.054783
[08/01 12:55:11    142s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:55:11    142s] Atter site array init, number of instance map data is 0.
[08/01 12:55:11    142s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2803.7M, EPOCH TIME: 1754078111.055283
[08/01 12:55:11    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2803.7M, EPOCH TIME: 1754078111.055492
[08/01 12:55:11    142s] All LLGs are deleted
[08/01 12:55:11    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:55:11    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2803.7M, EPOCH TIME: 1754078111.056815
[08/01 12:55:11    142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2803.7M, EPOCH TIME: 1754078111.056849
[08/01 12:55:11    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] 	Current design flip-flop statistics
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] Single-Bit FF Count          :          582
[08/01 12:55:11    142s] Multi-Bit FF Count           :            0
[08/01 12:55:11    142s] Total Bit Count              :          582
[08/01 12:55:11    142s] Total FF Count               :          582
[08/01 12:55:11    142s] Bits Per Flop                :        1.000
[08/01 12:55:11    142s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:55:11    142s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s]             Multi-bit cell usage statistics
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] ============================================================
[08/01 12:55:11    142s] Sequential Multibit cells usage statistics
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] Total 0
[08/01 12:55:11    142s] ============================================================
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] Category            Num of Insts Rejected     Reasons
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s] ------------------------------------------------------------
[08/01 12:55:11    142s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:55:11    142s] UM:            7.7             49                                      route_opt_design
[08/01 12:55:11    142s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:55:11    142s] *** route_opt_design #2 [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:02:22.9/0:09:57.5 (0.2), mem = 2803.7M
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] =============================================================================================
[08/01 12:55:11    142s]  Final TAT Report : route_opt_design #2                                         21.18-s099_1
[08/01 12:55:11    142s] =============================================================================================
[08/01 12:55:11    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s] [ RouteDesign            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:55:11    142s] [ MISC                   ]          0:00:06.5  (  99.9 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s]  route_opt_design #2 TOTAL          0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:55:11    142s] ---------------------------------------------------------------------------------------------
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] **ERROR: (IMPSE-110):	File '_6_Route.tcl' line 9: errors out.
[08/01 12:55:11    142s] #@ End verbose source _6_Route.tcl
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] 
[08/01 12:55:11    142s] @innovus 33> time_design -post_route 

[08/01 12:55:47    143s] Switching SI Aware to true by default in postroute mode   
[08/01 12:55:47    143s] AAE_INFO: switching -siAware from false to true ...
[08/01 12:55:47    143s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[08/01 12:55:47    143s] *** time_design #4 [begin] : totSession cpu/real = 0:02:23.9/0:10:33.5 (0.2), mem = 2803.7M
[08/01 12:55:47    143s] **WARN: (IMPOPT-7139):	'set_db extract_rc_coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[08/01 12:55:47    143s] Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
[08/01 12:55:47    143s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 12:55:47    143s] RC Extraction called in multi-corner(1) mode.
[08/01 12:55:47    143s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:55:47    143s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:55:47    143s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 12:55:47    143s] * Layer Id             : 1 - M1
[08/01 12:55:47    143s]       Thickness        : 0.13
[08/01 12:55:47    143s]       Min Width        : 0.07
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 2 - M2
[08/01 12:55:47    143s]       Thickness        : 0.14
[08/01 12:55:47    143s]       Min Width        : 0.07
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 3 - M3
[08/01 12:55:47    143s]       Thickness        : 0.14
[08/01 12:55:47    143s]       Min Width        : 0.07
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 4 - M4
[08/01 12:55:47    143s]       Thickness        : 0.28
[08/01 12:55:47    143s]       Min Width        : 0.14
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 5 - M5
[08/01 12:55:47    143s]       Thickness        : 0.28
[08/01 12:55:47    143s]       Min Width        : 0.14
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 6 - M6
[08/01 12:55:47    143s]       Thickness        : 0.28
[08/01 12:55:47    143s]       Min Width        : 0.14
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 7 - M7
[08/01 12:55:47    143s]       Thickness        : 0.8
[08/01 12:55:47    143s]       Min Width        : 0.4
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 8 - M8
[08/01 12:55:47    143s]       Thickness        : 0.8
[08/01 12:55:47    143s]       Min Width        : 0.4
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 9 - M9
[08/01 12:55:47    143s]       Thickness        : 2
[08/01 12:55:47    143s]       Min Width        : 0.8
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] * Layer Id             : 10 - M10
[08/01 12:55:47    143s]       Thickness        : 2
[08/01 12:55:47    143s]       Min Width        : 0.8
[08/01 12:55:47    143s]       Layer Dielectric : 4.1
[08/01 12:55:47    143s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d  -basic
[08/01 12:55:47    143s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 12:55:47    143s]       RC Corner Indexes            0   
[08/01 12:55:47    143s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:55:47    143s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 12:55:47    143s] Resistance Scaling Factor    : 1.00000 
[08/01 12:55:47    143s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:55:47    143s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:55:47    143s] Shrink Factor                : 1.00000
[08/01 12:55:47    143s] 
[08/01 12:55:47    143s] Trim Metal Layers:
[08/01 12:55:47    143s] LayerId::1 widthSet size::1
[08/01 12:55:47    143s] LayerId::2 widthSet size::1
[08/01 12:55:47    143s] LayerId::3 widthSet size::1
[08/01 12:55:47    143s] LayerId::4 widthSet size::1
[08/01 12:55:47    143s] LayerId::5 widthSet size::1
[08/01 12:55:47    143s] LayerId::6 widthSet size::1
[08/01 12:55:47    143s] LayerId::7 widthSet size::1
[08/01 12:55:47    143s] LayerId::8 widthSet size::1
[08/01 12:55:47    143s] LayerId::9 widthSet size::1
[08/01 12:55:47    143s] LayerId::10 widthSet size::1
[08/01 12:55:47    143s] eee: pegSigSF::1.070000
[08/01 12:55:47    143s] Skipped RC grid update for preRoute extraction.
[08/01 12:55:47    143s] Initializing multi-corner resistance tables ...
[08/01 12:55:47    143s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:55:47    143s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:55:47    143s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:55:47    143s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:55:47    143s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:55:47    143s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:55:47    143s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:55:47    143s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:55:47    143s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:55:47    143s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:55:47    143s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:55:47    143s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2803.7M)
[08/01 12:55:47    143s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for storing RC.
[08/01 12:55:47    143s] Extracted 10.0023% (CPU Time= 0:00:00.0  MEM= 2867.7M)
[08/01 12:55:47    143s] Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    143s] Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    143s] Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    143s] Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    144s] Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    144s] Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2867.7M)
[08/01 12:55:47    144s] Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2867.7M)
[08/01 12:55:47    144s] Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2867.7M)
[08/01 12:55:47    144s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2867.7M)
[08/01 12:55:47    144s] Number of Extracted Resistors     : 111814
[08/01 12:55:47    144s] Number of Extracted Ground Cap.   : 117300
[08/01 12:55:47    144s] Number of Extracted Coupling Cap. : 0
[08/01 12:55:47    144s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2843.703M)
[08/01 12:55:47    144s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2843.703M)
[08/01 12:55:47    144s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d) for hinst (top) of cell (top);
[08/01 12:55:47    144s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 0 access done (mem: 2843.703M)
[08/01 12:55:47    144s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2843.703M)
[08/01 12:55:47    144s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2843.703M)
[08/01 12:55:47    144s] Effort level <high> specified for reg2reg path_group
[08/01 12:55:48    144s] All LLGs are deleted
[08/01 12:55:48    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:48    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:48    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2830.2M, EPOCH TIME: 1754078148.078164
[08/01 12:55:48    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2830.2M, EPOCH TIME: 1754078148.078224
[08/01 12:55:48    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2830.2M, EPOCH TIME: 1754078148.078998
[08/01 12:55:48    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:48    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:48    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2830.2M, EPOCH TIME: 1754078148.079159
[08/01 12:55:48    144s] Max number of tech site patterns supported in site array is 256.
[08/01 12:55:48    144s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:55:48    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2830.2M, EPOCH TIME: 1754078148.081291
[08/01 12:55:48    144s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:55:48    144s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:55:48    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2830.2M, EPOCH TIME: 1754078148.082553
[08/01 12:55:48    144s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:55:48    144s] SiteArray: use 319,488 bytes
[08/01 12:55:48    144s] SiteArray: current memory after site array memory allocation 2830.2M
[08/01 12:55:48    144s] SiteArray: FP blocked sites are writable
[08/01 12:55:48    144s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2830.2M, EPOCH TIME: 1754078148.083309
[08/01 12:55:48    144s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2830.2M, EPOCH TIME: 1754078148.086296
[08/01 12:55:48    144s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:55:48    144s] Atter site array init, number of instance map data is 0.
[08/01 12:55:48    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.008, MEM:2830.2M, EPOCH TIME: 1754078148.086761
[08/01 12:55:48    144s] 
[08/01 12:55:48    144s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:55:48    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2830.2M, EPOCH TIME: 1754078148.087319
[08/01 12:55:48    144s] All LLGs are deleted
[08/01 12:55:48    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:55:48    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:48    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2830.2M, EPOCH TIME: 1754078148.088396
[08/01 12:55:48    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2830.2M, EPOCH TIME: 1754078148.088430
[08/01 12:55:48    144s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/01 12:55:48    144s] Type 'man IMPEXT-3493' for more detail.
[08/01 12:55:48    144s] Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
[08/01 12:55:48    144s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 12:55:48    144s] RC Extraction called in multi-corner(1) mode.
[08/01 12:55:48    144s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:55:48    144s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:55:48    144s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 12:55:48    144s] * Layer Id             : 1 - M1
[08/01 12:55:48    144s]       Thickness        : 0.13
[08/01 12:55:48    144s]       Min Width        : 0.07
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 2 - M2
[08/01 12:55:48    144s]       Thickness        : 0.14
[08/01 12:55:48    144s]       Min Width        : 0.07
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 3 - M3
[08/01 12:55:48    144s]       Thickness        : 0.14
[08/01 12:55:48    144s]       Min Width        : 0.07
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 4 - M4
[08/01 12:55:48    144s]       Thickness        : 0.28
[08/01 12:55:48    144s]       Min Width        : 0.14
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 5 - M5
[08/01 12:55:48    144s]       Thickness        : 0.28
[08/01 12:55:48    144s]       Min Width        : 0.14
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 6 - M6
[08/01 12:55:48    144s]       Thickness        : 0.28
[08/01 12:55:48    144s]       Min Width        : 0.14
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 7 - M7
[08/01 12:55:48    144s]       Thickness        : 0.8
[08/01 12:55:48    144s]       Min Width        : 0.4
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 8 - M8
[08/01 12:55:48    144s]       Thickness        : 0.8
[08/01 12:55:48    144s]       Min Width        : 0.4
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 9 - M9
[08/01 12:55:48    144s]       Thickness        : 2
[08/01 12:55:48    144s]       Min Width        : 0.8
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] * Layer Id             : 10 - M10
[08/01 12:55:48    144s]       Thickness        : 2
[08/01 12:55:48    144s]       Min Width        : 0.8
[08/01 12:55:48    144s]       Layer Dielectric : 4.1
[08/01 12:55:48    144s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d -maxResLength 200  -basic
[08/01 12:55:48    144s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 12:55:48    144s]       RC Corner Indexes            0   
[08/01 12:55:48    144s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:55:48    144s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 12:55:48    144s] Resistance Scaling Factor    : 1.00000 
[08/01 12:55:48    144s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:55:48    144s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:55:48    144s] Shrink Factor                : 1.00000
[08/01 12:55:48    144s] 
[08/01 12:55:48    144s] Trim Metal Layers:
[08/01 12:55:48    144s] LayerId::1 widthSet size::1
[08/01 12:55:48    144s] LayerId::2 widthSet size::1
[08/01 12:55:48    144s] LayerId::3 widthSet size::1
[08/01 12:55:48    144s] LayerId::4 widthSet size::1
[08/01 12:55:48    144s] LayerId::5 widthSet size::1
[08/01 12:55:48    144s] LayerId::6 widthSet size::1
[08/01 12:55:48    144s] LayerId::7 widthSet size::1
[08/01 12:55:48    144s] LayerId::8 widthSet size::1
[08/01 12:55:48    144s] LayerId::9 widthSet size::1
[08/01 12:55:48    144s] LayerId::10 widthSet size::1
[08/01 12:55:48    144s] eee: pegSigSF::1.070000
[08/01 12:55:48    144s] Skipped RC grid update for preRoute extraction.
[08/01 12:55:48    144s] Initializing multi-corner resistance tables ...
[08/01 12:55:48    144s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:55:48    144s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:55:48    144s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:55:48    144s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:55:48    144s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:55:48    144s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:55:48    144s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:55:48    144s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:55:48    144s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:55:48    144s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:55:48    144s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:55:48    144s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2830.2M)
[08/01 12:55:48    144s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for storing RC.
[08/01 12:55:48    144s] Extracted 10.0023% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2870.2M)
[08/01 12:55:48    144s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2870.2M)
[08/01 12:55:48    144s] Number of Extracted Resistors     : 111814
[08/01 12:55:48    144s] Number of Extracted Ground Cap.   : 117238
[08/01 12:55:48    144s] Number of Extracted Coupling Cap. : 183468
[08/01 12:55:48    144s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2854.234M)
[08/01 12:55:48    144s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 12:55:48    144s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2854.2M)
[08/01 12:55:48    144s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb_Filter.rcdb.d' for storing RC.
[08/01 12:55:48    144s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 5634 access done (mem: 2858.234M)
[08/01 12:55:48    144s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2858.234M)
[08/01 12:55:48    144s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2858.234M)
[08/01 12:55:48    144s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d) for hinst (top) of cell (top);
[08/01 12:55:49    145s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 0 access done (mem: 2858.234M)
[08/01 12:55:49    145s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2858.234M)
[08/01 12:55:49    145s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2858.234M)
[08/01 12:55:49    145s] Starting delay calculation for Setup views
[08/01 12:55:49    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:55:49    145s] AAE DB initialization (MEM=2865.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/01 12:55:49    145s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 12:55:49    145s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 12:55:49    145s] #################################################################################
[08/01 12:55:49    145s] # Design Stage: PreRoute
[08/01 12:55:49    145s] # Design Name: top
[08/01 12:55:49    145s] # Design Mode: 45nm
[08/01 12:55:49    145s] # Analysis Mode: MMMC OCV 
[08/01 12:55:49    145s] # Parasitics Mode: SPEF/RCDB 
[08/01 12:55:49    145s] # Signoff Settings: SI On 
[08/01 12:55:49    145s] #################################################################################
[08/01 12:55:49    145s] AAE_INFO: 1 threads acquired from CTE.
[08/01 12:55:49    145s] Setting infinite Tws ...
[08/01 12:55:49    145s] First Iteration Infinite Tw... 
[08/01 12:55:49    145s] Calculate early delays in OCV mode...
[08/01 12:55:49    145s] Calculate late delays in OCV mode...
[08/01 12:55:49    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 2865.8M, InitMEM = 2865.8M)
[08/01 12:55:49    145s] Start delay calculation (fullDC) (1 T). (MEM=2865.77)
[08/01 12:55:49    145s] 
[08/01 12:55:49    145s] Trim Metal Layers:
[08/01 12:55:49    145s] LayerId::1 widthSet size::1
[08/01 12:55:49    145s] LayerId::2 widthSet size::1
[08/01 12:55:49    145s] LayerId::3 widthSet size::1
[08/01 12:55:49    145s] LayerId::4 widthSet size::1
[08/01 12:55:49    145s] LayerId::5 widthSet size::1
[08/01 12:55:49    145s] LayerId::6 widthSet size::1
[08/01 12:55:49    145s] LayerId::7 widthSet size::1
[08/01 12:55:49    145s] LayerId::8 widthSet size::1
[08/01 12:55:49    145s] LayerId::9 widthSet size::1
[08/01 12:55:49    145s] LayerId::10 widthSet size::1
[08/01 12:55:49    145s] eee: pegSigSF::1.070000
[08/01 12:55:49    145s] Skipped RC grid update for preRoute extraction.
[08/01 12:55:49    145s] Initializing multi-corner resistance tables ...
[08/01 12:55:49    145s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:55:49    145s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:55:49    145s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:55:49    145s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:55:49    145s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:55:49    145s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:55:49    145s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:55:49    145s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:55:49    145s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:55:49    145s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:55:49    145s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:55:49    145s] Start AAE Lib Loading. (MEM=2877.38)
[08/01 12:55:49    145s] End AAE Lib Loading. (MEM=2896.46 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 12:55:49    145s] End AAE Lib Interpolated Model. (MEM=2896.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:55:49    145s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2896.461M)
[08/01 12:55:49    145s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2896.5M)
[08/01 12:55:50    147s] Total number of fetched objects 5952
[08/01 12:55:50    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:55:50    147s] AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
[08/01 12:55:50    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:55:50    147s] End delay calculation. (MEM=2929.7 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 12:55:50    147s] End delay calculation (fullDC). (MEM=2929.7 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 12:55:50    147s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2929.7M) ***
[08/01 12:55:51    147s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2921.7M)
[08/01 12:55:51    147s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 12:55:51    147s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2921.7M)
[08/01 12:55:51    147s] Starting SI iteration 2
[08/01 12:55:51    147s] Calculate early delays in OCV mode...
[08/01 12:55:51    147s] Calculate late delays in OCV mode...
[08/01 12:55:51    147s] Start delay calculation (fullDC) (1 T). (MEM=2858.81)
[08/01 12:55:51    147s] End AAE Lib Interpolated Model. (MEM=2858.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:55:51    147s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 12:55:51    147s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 5952. 
[08/01 12:55:51    147s] Total number of fetched objects 5952
[08/01 12:55:51    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:55:51    147s] AAE_INFO-618: Total number of nets in the design is 5636,  2.3 percent of the nets selected for SI analysis
[08/01 12:55:51    147s] End delay calculation. (MEM=2903.5 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 12:55:51    147s] End delay calculation (fullDC). (MEM=2903.5 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 12:55:51    147s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2903.5M) ***
[08/01 12:55:51    147s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:27 mem=2903.5M)
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] ------------------------------------------------------------------
[08/01 12:55:52    147s]          time_design Summary
[08/01 12:55:52    147s] ------------------------------------------------------------------
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] Setup views included:
[08/01 12:55:52    147s]  nangate_view_setup 
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] +--------------------+---------+---------+---------+
[08/01 12:55:52    147s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:55:52    147s] +--------------------+---------+---------+---------+
[08/01 12:55:52    147s] |           WNS (ns):|  0.041  |  0.041  |  0.529  |
[08/01 12:55:52    147s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:55:52    147s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:55:52    147s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:55:52    147s] +--------------------+---------+---------+---------+
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] +----------------+-------------------------------+------------------+
[08/01 12:55:52    147s] |                |              Real             |       Total      |
[08/01 12:55:52    147s] |    DRVs        +------------------+------------+------------------|
[08/01 12:55:52    147s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:55:52    147s] +----------------+------------------+------------+------------------+
[08/01 12:55:52    147s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:55:52    147s] |   max_tran     |     1 (539)      |   -0.405   |     1 (539)      |
[08/01 12:55:52    147s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:55:52    147s] |   max_length   |      0 (0)       [08/01 12:55:52    147s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|     0      |      0 (0)       |
[08/01 12:55:52    147s] +----------------+------------------+------------+------------------+
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] All LLGs are deleted
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.748004
[08/01 12:55:52    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2877.8M, EPOCH TIME: 1754078152.748068
[08/01 12:55:52    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.748971
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2877.8M, EPOCH TIME: 1754078152.749166
[08/01 12:55:52    147s] Max number of tech site patterns supported in site array is 256.
[08/01 12:55:52    147s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:55:52    147s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2877.8M, EPOCH TIME: 1754078152.751617
[08/01 12:55:52    147s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:55:52    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:55:52    147s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2877.8M, EPOCH TIME: 1754078152.752966
[08/01 12:55:52    147s] Fast DP-INIT is on for default
[08/01 12:55:52    147s] Atter site array init, number of instance map data is 0.
[08/01 12:55:52    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2877.8M, EPOCH TIME: 1754078152.753825
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:55:52    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2877.8M, EPOCH TIME: 1754078152.754447
[08/01 12:55:52    147s] All LLGs are deleted
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.755706
[08/01 12:55:52    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2877.8M, EPOCH TIME: 1754078152.755742
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] Density: 70.736%
[08/01 12:55:52    147s] ------------------------------------------------------------------
[08/01 12:55:52    147s] All LLGs are deleted
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.757955
[08/01 12:55:52    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2877.8M, EPOCH TIME: 1754078152.757999
[08/01 12:55:52    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.758867
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2877.8M, EPOCH TIME: 1754078152.759009
[08/01 12:55:52    147s] Max number of tech site patterns supported in site array is 256.
[08/01 12:55:52    147s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:55:52    147s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2877.8M, EPOCH TIME: 1754078152.761260
[08/01 12:55:52    147s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:55:52    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:55:52    147s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2877.8M, EPOCH TIME: 1754078152.762000
[08/01 12:55:52    147s] Fast DP-INIT is on for default
[08/01 12:55:52    147s] Atter site array init, number of instance map data is 0.
[08/01 12:55:52    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2877.8M, EPOCH TIME: 1754078152.762842
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:55:52    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2877.8M, EPOCH TIME: 1754078152.763412
[08/01 12:55:52    147s] All LLGs are deleted
[08/01 12:55:52    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:55:52    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:55:52    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2877.8M, EPOCH TIME: 1754078152.764566
[08/01 12:55:52    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2877.8M, EPOCH TIME: 1754078152.764600
[08/01 12:55:52    147s] Reported timing to dir ./timingReports
[08/01 12:55:52    147s] Total CPU time: 3.82 sec
[08/01 12:55:52    147s] Total Real time: 5.0 sec
[08/01 12:55:52    147s] Total Memory Usage: 2877.835938 Mbytes
[08/01 12:55:52    147s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:55:52    147s] *** time_design #4 [finish] : cpu/real = 0:00:03.8/0:00:05.5 (0.7), totSession cpu/real = 0:02:27.7/0:10:39.0 (0.2), mem = 2877.8M
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] =============================================================================================
[08/01 12:55:52    147s]  Final TAT Report : time_design #4                                              21.18-s099_1
[08/01 12:55:52    147s] =============================================================================================
[08/01 12:55:52    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:55:52    147s] ---------------------------------------------------------------------------------------------
[08/01 12:55:52    147s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:55:52    147s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:04.7 /  0:00:03.1    0.7
[08/01 12:55:52    147s] [ DrvReport              ]      1   0:00:01.2  (  21.9 % )     0:00:01.2 /  0:00:00.1    0.1
[08/01 12:55:52    147s] [ ExtractRC              ]      2   0:00:01.8  (  32.4 % )     0:00:01.8 /  0:00:01.3    0.7
[08/01 12:55:52    147s] [ TimingUpdate           ]      1   0:00:00.4  (   8.1 % )     0:00:03.4 /  0:00:02.9    0.9
[08/01 12:55:52    147s] [ FullDelayCalc          ]      2   0:00:01.8  (  32.9 % )     0:00:01.8 /  0:00:01.8    1.0
[08/01 12:55:52    147s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 12:55:52    147s] [ GenerateReports        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:55:52    147s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:55:52    147s] ---------------------------------------------------------------------------------------------
[08/01 12:55:52    147s]  time_design #4 TOTAL               0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:03.8    0.7
[08/01 12:55:52    147s] ---------------------------------------------------------------------------------------------
[08/01 12:55:52    147s] 
[08/01 12:55:52    147s] 0
[08/01 12:55:52    147s] @innovus 34> time_design -post_route -hold 

[08/01 12:56:16    148s] *** time_design #5 [begin] : totSession cpu/real = 0:02:28.3/0:11:02.6 (0.2), mem = 2877.8M
[08/01 12:56:16    148s]  Reset EOS DB
[08/01 12:56:16    148s] Ignoring AAE DB Resetting ...
[08/01 12:56:16    148s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 5634 access done (mem: 2877.836M)
[08/01 12:56:16    148s] Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
[08/01 12:56:16    148s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 12:56:16    148s] RC Extraction called in multi-corner(1) mode.
[08/01 12:56:16    148s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:56:16    148s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:56:16    148s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 12:56:16    148s] * Layer Id             : 1 - M1
[08/01 12:56:16    148s]       Thickness        : 0.13
[08/01 12:56:16    148s]       Min Width        : 0.07
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 2 - M2
[08/01 12:56:16    148s]       Thickness        : 0.14
[08/01 12:56:16    148s]       Min Width        : 0.07
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 3 - M3
[08/01 12:56:16    148s]       Thickness        : 0.14
[08/01 12:56:16    148s]       Min Width        : 0.07
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 4 - M4
[08/01 12:56:16    148s]       Thickness        : 0.28
[08/01 12:56:16    148s]       Min Width        : 0.14
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 5 - M5
[08/01 12:56:16    148s]       Thickness        : 0.28
[08/01 12:56:16    148s]       Min Width        : 0.14
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 6 - M6
[08/01 12:56:16    148s]       Thickness        : 0.28
[08/01 12:56:16    148s]       Min Width        : 0.14
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 7 - M7
[08/01 12:56:16    148s]       Thickness        : 0.8
[08/01 12:56:16    148s]       Min Width        : 0.4
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 8 - M8
[08/01 12:56:16    148s]       Thickness        : 0.8
[08/01 12:56:16    148s]       Min Width        : 0.4
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 9 - M9
[08/01 12:56:16    148s]       Thickness        : 2
[08/01 12:56:16    148s]       Min Width        : 0.8
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] * Layer Id             : 10 - M10
[08/01 12:56:16    148s]       Thickness        : 2
[08/01 12:56:16    148s]       Min Width        : 0.8
[08/01 12:56:16    148s]       Layer Dielectric : 4.1
[08/01 12:56:16    148s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d -maxResLength 200  -basic
[08/01 12:56:16    148s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 12:56:16    148s]       RC Corner Indexes            0   
[08/01 12:56:16    148s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:56:16    148s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 12:56:16    148s] Resistance Scaling Factor    : 1.00000 
[08/01 12:56:16    148s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:56:16    148s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:56:16    148s] Shrink Factor                : 1.00000
[08/01 12:56:16    148s] 
[08/01 12:56:16    148s] Trim Metal Layers:
[08/01 12:56:16    148s] LayerId::1 widthSet size::1
[08/01 12:56:16    148s] LayerId::2 widthSet size::1
[08/01 12:56:16    148s] LayerId::3 widthSet size::1
[08/01 12:56:16    148s] LayerId::4 widthSet size::1
[08/01 12:56:16    148s] LayerId::5 widthSet size::1
[08/01 12:56:16    148s] LayerId::6 widthSet size::1
[08/01 12:56:16    148s] LayerId::7 widthSet size::1
[08/01 12:56:16    148s] LayerId::8 widthSet size::1
[08/01 12:56:16    148s] LayerId::9 widthSet size::1
[08/01 12:56:16    148s] LayerId::10 widthSet size::1
[08/01 12:56:16    148s] eee: pegSigSF::1.070000
[08/01 12:56:16    148s] Skipped RC grid update for preRoute extraction.
[08/01 12:56:16    148s] Initializing multi-corner resistance tables ...
[08/01 12:56:16    148s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:56:16    148s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:56:16    148s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:56:16    148s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:56:16    148s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:56:16    148s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:56:16    148s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:56:16    148s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:56:16    148s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:56:16    148s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:56:16    148s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:56:16    148s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2877.8M)
[08/01 12:56:16    148s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for storing RC.
[08/01 12:56:16    148s] Extracted 10.0023% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2941.8M)
[08/01 12:56:16    148s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2941.8M)
[08/01 12:56:16    148s] Number of Extracted Resistors     : 111814
[08/01 12:56:16    148s] Number of Extracted Ground Cap.   : 117238
[08/01 12:56:16    148s] Number of Extracted Coupling Cap. : 183468
[08/01 12:56:16    148s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2917.836M)
[08/01 12:56:16    148s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 12:56:16    148s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2917.8M)
[08/01 12:56:16    148s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb_Filter.rcdb.d' for storing RC.
[08/01 12:56:17    148s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 5634 access done (mem: 2917.836M)
[08/01 12:56:17    148s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2917.836M)
[08/01 12:56:17    148s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2917.836M)
[08/01 12:56:17    148s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d) for hinst (top) of cell (top);
[08/01 12:56:17    149s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 0 access done (mem: 2917.836M)
[08/01 12:56:17    149s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2917.836M)
[08/01 12:56:17    149s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2917.836M)
[08/01 12:56:17    149s] 
[08/01 12:56:17    149s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:56:17    149s] 
[08/01 12:56:17    149s] TimeStamp Deleting Cell Server End ...
[08/01 12:56:17    149s] Effort level <high> specified for reg2reg path_group
[08/01 12:56:17    149s] All LLGs are deleted
[08/01 12:56:17    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:17    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:17    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2872.6M, EPOCH TIME: 1754078177.580446
[08/01 12:56:17    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2872.6M, EPOCH TIME: 1754078177.580509
[08/01 12:56:17    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2872.6M, EPOCH TIME: 1754078177.581268
[08/01 12:56:17    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:17    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:17    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2872.6M, EPOCH TIME: 1754078177.581419
[08/01 12:56:17    149s] Max number of tech site patterns supported in site array is 256.
[08/01 12:56:17    149s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:56:17    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2872.6M, EPOCH TIME: 1754078177.583553
[08/01 12:56:17    149s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:56:17    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:56:17    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2872.6M, EPOCH TIME: 1754078177.584627
[08/01 12:56:17    149s] Fast DP-INIT is on for default
[08/01 12:56:17    149s] Atter site array init, number of instance map data is 0.
[08/01 12:56:17    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2872.6M, EPOCH TIME: 1754078177.585387
[08/01 12:56:17    149s] 
[08/01 12:56:17    149s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:56:17    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2872.6M, EPOCH TIME: 1754078177.585948
[08/01 12:56:17    149s] All LLGs are deleted
[08/01 12:56:17    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:56:17    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:17    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2872.6M, EPOCH TIME: 1754078177.587036
[08/01 12:56:17    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2872.6M, EPOCH TIME: 1754078177.587068
[08/01 12:56:17    149s] OPTC: user 20.0
[08/01 12:56:17    149s] Starting delay calculation for Hold views
[08/01 12:56:17    149s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:56:17    149s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 12:56:17    149s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 12:56:17    149s] #################################################################################
[08/01 12:56:17    149s] # Design Stage: PreRoute
[08/01 12:56:17    149s] # Design Name: top
[08/01 12:56:17    149s] # Design Mode: 45nm
[08/01 12:56:17    149s] # Analysis Mode: MMMC OCV 
[08/01 12:56:17    149s] # Parasitics Mode: SPEF/RCDB 
[08/01 12:56:17    149s] # Signoff Settings: SI On 
[08/01 12:56:17    149s] #################################################################################
[08/01 12:56:17    149s] AAE_INFO: 1 threads acquired from CTE.
[08/01 12:56:17    149s] Setting infinite Tws ...
[08/01 12:56:17    149s] First Iteration Infinite Tw... 
[08/01 12:56:17    149s] Calculate late delays in OCV mode...
[08/01 12:56:17    149s] Calculate early delays in OCV mode...
[08/01 12:56:17    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 2870.6M, InitMEM = 2870.6M)
[08/01 12:56:17    149s] Start delay calculation (fullDC) (1 T). (MEM=2870.64)
[08/01 12:56:17    149s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:56:17    149s] 
[08/01 12:56:17    149s] Trim Metal Layers:
[08/01 12:56:17    149s] LayerId::1 widthSet size::1
[08/01 12:56:17    149s] LayerId::2 widthSet size::1
[08/01 12:56:17    149s] LayerId::3 widthSet size::1
[08/01 12:56:17    149s] LayerId::4 widthSet size::1
[08/01 12:56:17    149s] LayerId::5 widthSet size::1
[08/01 12:56:17    149s] LayerId::6 widthSet size::1
[08/01 12:56:17    149s] LayerId::7 widthSet size::1
[08/01 12:56:17    149s] LayerId::8 widthSet size::1
[08/01 12:56:17    149s] LayerId::9 widthSet size::1
[08/01 12:56:17    149s] LayerId::10 widthSet size::1
[08/01 12:56:17    149s] eee: pegSigSF::1.070000
[08/01 12:56:17    149s] Skipped RC grid update for preRoute extraction.
[08/01 12:56:17    149s] Initializing multi-corner resistance tables ...
[08/01 12:56:17    149s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:56:17    149s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:56:17    149s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:56:17    149s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:56:17    149s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:56:17    149s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:56:17    149s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:56:17    149s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:56:17    149s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:56:17    149s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:56:17    149s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:56:17    149s] End AAE Lib Interpolated Model. (MEM=2882.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:56:17    149s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d' for reading (mem: 2882.250M)
[08/01 12:56:17    149s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2882.2M)
[08/01 12:56:19    150s] Total number of fetched objects 5952
[08/01 12:56:19    150s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:56:19    150s] AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
[08/01 12:56:19    150s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:56:19    150s] End delay calculation. (MEM=2897.95 CPU=0:00:01.4 REAL=0:00:02.0)
[08/01 12:56:19    150s] End delay calculation (fullDC). (MEM=2897.95 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 12:56:19    150s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2897.9M) ***
[08/01 12:56:19    151s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2897.9M)
[08/01 12:56:19    151s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 12:56:19    151s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2897.9M)
[08/01 12:56:19    151s] Starting SI iteration 2
[08/01 12:56:19    151s] Calculate late delays in OCV mode...
[08/01 12:56:19    151s] Calculate early delays in OCV mode...
[08/01 12:56:19    151s] Start delay calculation (fullDC) (1 T). (MEM=2863.06)
[08/01 12:56:19    151s] End AAE Lib Interpolated Model. (MEM=2863.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:56:19    151s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 12:56:19    151s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 5952. 
[08/01 12:56:19    151s] Total number of fetched objects 5952
[08/01 12:56:19    151s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:56:19    151s] AAE_INFO-618: Total number of nets in the design is 5636,  24.5 percent of the nets selected for SI analysis
[08/01 12:56:19    151s] End delay calculation. (MEM=2907.75 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:56:19    151s] End delay calculation (fullDC). (MEM=2907.75 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 12:56:19    151s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2907.8M) ***
[08/01 12:56:20    151s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:32 mem=2907.8M)
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] ------------------------------------------------------------------
[08/01 12:56:20    151s]          time_design Summary
[08/01 12:56:20    151s] ------------------------------------------------------------------
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] Hold views included:
[08/01 12:56:20    151s]  nangate_view_hold 
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] +--------------------+---------+---------+---------+
[08/01 12:56:20    151s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:56:20    151s] +--------------------+---------+---------+---------+
[08/01 12:56:20    151s] |           WNS (ns):| -0.547  | -0.043  | -0.547  |
[08/01 12:56:20    151s] |           TNS (ns):|-232.965 | -17.408 |-217.348 |
[08/01 12:56:20    151s] |    Violating Paths:|  1164   |   580   |   739   |
[08/01 12:56:20    151s] |          All Paths:|  1228   |   582   |   811   |
[08/01 12:56:20    151s] +--------------------+---------+---------+---------+
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 12:56:20    151s] All LLGs are deleted
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.142480
[08/01 12:56:20    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2867.8M, EPOCH TIME: 1754078180.142544
[08/01 12:56:20    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.143373
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2867.8M, EPOCH TIME: 1754078180.143548
[08/01 12:56:20    151s] Max number of tech site patterns supported in site array is 256.
[08/01 12:56:20    151s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:56:20    151s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2867.8M, EPOCH TIME: 1754078180.145834
[08/01 12:56:20    151s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:56:20    151s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:56:20    151s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2867.8M, EPOCH TIME: 1754078180.147142
[08/01 12:56:20    151s] Fast DP-INIT is on for default
[08/01 12:56:20    151s] Atter site array init, number of instance map data is 0.
[08/01 12:56:20    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2867.8M, EPOCH TIME: 1754078180.147953
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:56:20    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2867.8M, EPOCH TIME: 1754078180.148571
[08/01 12:56:20    151s] All LLGs are deleted
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.149753
[08/01 12:56:20    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2867.8M, EPOCH TIME: 1754078180.149788
[08/01 12:56:20    151s] Density: 70.736%
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] ------------------------------------------------------------------
[08/01 12:56:20    151s] All LLGs are deleted
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.152319
[08/01 12:56:20    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2867.8M, EPOCH TIME: 1754078180.152383
[08/01 12:56:20    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.153161
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2867.8M, EPOCH TIME: 1754078180.153295
[08/01 12:56:20    151s] Max number of tech site patterns supported in site array is 256.
[08/01 12:56:20    151s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:56:20    151s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2867.8M, EPOCH TIME: 1754078180.155379
[08/01 12:56:20    151s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:56:20    151s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:56:20    151s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2867.8M, EPOCH TIME: 1754078180.156083
[08/01 12:56:20    151s] Fast DP-INIT is on for default
[08/01 12:56:20    151s] Atter site array init, number of instance map data is 0.
[08/01 12:56:20    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2867.8M, EPOCH TIME: 1754078180.156873
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:56:20    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2867.8M, EPOCH TIME: 1754078180.157412
[08/01 12:56:20    151s] All LLGs are deleted
[08/01 12:56:20    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:56:20    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:56:20    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2867.8M, EPOCH TIME: 1754078180.158493
[08/01 12:56:20    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2867.8M, EPOCH TIME: 1754078180.158527
[08/01 12:56:20    151s] Reported timing to dir ./timingReports
[08/01 12:56:20    151s] Total CPU time: 3.46 sec
[08/01 12:56:20    151s] Total Real time: 4.0 sec
[08/01 12:56:20    151s] Total Memory Usage: 2837.046875 Mbytes
[08/01 12:56:20    151s] Reset AAE Options
[08/01 12:56:20    151s] *** time_design #5 [finish] : cpu/real = 0:00:03.5/0:00:03.8 (0.9), totSession cpu/real = 0:02:31.8/0:11:06.4 (0.2), mem = 2837.0M
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] =============================================================================================
[08/01 12:56:20    151s]  Final TAT Report : time_design #5                                              21.18-s099_1
[08/01 12:56:20    151s] =============================================================================================
[08/01 12:56:20    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:56:20    151s] ---------------------------------------------------------------------------------------------
[08/01 12:56:20    151s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:56:20    151s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 12:56:20    151s] [ ExtractRC              ]      1   0:00:01.1  (  28.0 % )     0:00:01.1 /  0:00:00.7    0.7
[08/01 12:56:20    151s] [ TimingUpdate           ]      1   0:00:00.4  (  11.7 % )     0:00:02.5 /  0:00:02.5    1.0
[08/01 12:56:20    151s] [ FullDelayCalc          ]      2   0:00:02.0  (  53.2 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 12:56:20    151s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:56:20    151s] [ GenerateReports        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:56:20    151s] [ MISC                   ]          0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:56:20    151s] ---------------------------------------------------------------------------------------------
[08/01 12:56:20    151s]  time_design #5 TOTAL               0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.5    0.9
[08/01 12:56:20    151s] ---------------------------------------------------------------------------------------------
[08/01 12:56:20    151s] 
[08/01 12:56:20    151s] 0
[08/01 12:56:20    151s] @innovus 35> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
[08/01 12:56:30    152s] @innovus 36> eval_legacy { setDelayCalMode -engine default -siAware true }
[08/01 12:56:30    152s] @innovus 37> opt_design -post_route -hold
[08/01 12:56:30    152s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2061.2M, totSessionCpu=0:02:32 **
[08/01 12:56:30    152s] **ERROR: (IMPOPT-608):	Design is not routed yet.
[08/01 12:56:30    152s] Design is preRoute state
[08/01 12:56:30    152s] @innovus 38> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
[08/01 12:56:35    152s] @innovus 39> eval_legacy { setDelayCalMode -engine default -siAware true }
[08/01 12:56:35    152s] @innovus 40> **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2061.2M, totSessionCpu=0:02:32 **
[08/01 12:56:35    152s] **ERROR: (IMPOPT-608):	Design is not routed yet.
[08/01 12:56:35    152s] Design is preRoute state

[08/01 12:57:24    153s] 
[08/01 12:57:24    153s] @innovus 40> 
[08/01 12:57:24    153s] @innovus 40> route_opt_design 

[08/01 12:57:30    153s] *** route_opt_design #3 [begin] : totSession cpu/real = 0:02:33.8/0:12:17.1 (0.2), mem = 2837.0M
[08/01 12:57:30    153s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:57:30    153s] GigaOpt running with 1 threads.
[08/01 12:57:30    153s] nangate_rc_typical has no qx tech file defined
[08/01 12:57:30    153s] **INFO: Running RouteOpt flow with FullDrOpt.
[08/01 12:57:30    153s] **INFO: User settings:
[08/01 12:57:37    159s] delaycal_enable_high_fanout                                    true
[08/01 12:57:37    159s] delaycal_enable_si                                             true
[08/01 12:57:37    159s] delaycal_ignore_net_load                                       false
[08/01 12:57:37    159s] delaycal_socv_accuracy_mode                                    low
[08/01 12:57:37    159s] setAnalysisMode -cts                                           postCTS
[08/01 12:57:37    159s] setAnalysisMode -skew                                          true
[08/01 12:57:37    159s] setDelayCalMode -engine                                        aae
[08/01 12:57:37    159s] design_process_node                                            45
[08/01 12:57:37    159s] extract_rc_cap_table_basic                                     true
[08/01 12:57:37    159s] extract_rc_cap_table_extended                                  false
[08/01 12:57:37    159s] extract_rc_coupled                                             true
[08/01 12:57:37    159s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:57:37    159s] extract_rc_engine                                              post_route
[08/01 12:57:37    159s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:57:37    159s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:57:37    159s] opt_drv_fix_max_cap                                            true
[08/01 12:57:37    159s] opt_drv_fix_max_tran                                           true
[08/01 12:57:37    159s] opt_drv_margin                                                 0.0
[08/01 12:57:37    159s] opt_fix_drv                                                    true
[08/01 12:57:37    159s] opt_fix_fanout_load                                            true
[08/01 12:57:37    159s] opt_preserve_all_sequential                                    false
[08/01 12:57:37    159s] opt_resize_flip_flops                                          true
[08/01 12:57:37    159s] opt_setup_target_slack                                         0.0
[08/01 12:57:37    159s] opt_useful_skew_eco_route                                      false
[08/01 12:57:37    159s] opt_view_pruning_hold_target_slack_auto_flow                   0
[08/01 12:57:37    159s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:57:37    159s] opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
[08/01 12:57:37    159s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:57:37    159s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:57:37    159s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:57:37    159s] route_design_bottom_routing_layer                              1
[08/01 12:57:37    159s] route_design_detail_end_iteration                              1
[08/01 12:57:37    159s] route_design_detail_use_multi_cut_via_effort                   medium
[08/01 12:57:37    159s] route_design_extract_third_party_compatible                    false
[08/01 12:57:37    159s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 12:57:37    159s] route_design_selected_net_only                                 true
[08/01 12:57:37    159s] route_design_top_routing_layer                                 10
[08/01 12:57:37    159s] route_design_with_eco                                          false
[08/01 12:57:37    159s] route_design_with_si_driven                                    true
[08/01 12:57:37    159s] route_design_with_timing_driven                                true
[08/01 12:57:37    159s] getAnalysisMode -cts                                           postCTS
[08/01 12:57:37    159s] getAnalysisMode -skew                                          true
[08/01 12:57:37    159s] getDelayCalMode -engine                                        aae
[08/01 12:57:37    159s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:57:37    159s] getAnalysisMode -cts                                           postCTS
[08/01 12:57:37    159s] getAnalysisMode -skew                                          true
[08/01 12:57:37    159s] RODC: v2.7s
[08/01 12:57:37    159s] nangate_rc_typical has no qx tech file defined
[08/01 12:57:37    159s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[08/01 12:57:37    159s] *** RouteDesign #1 [begin] (route_opt_design #3) : totSession cpu/real = 0:02:40.0/0:12:23.3 (0.2), mem = 2837.0M
[08/01 12:57:37    159s] ### Time Record (route_design) is installed.
[08/01 12:57:37    159s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.16 (MB), peak = 2317.05 (MB)
[08/01 12:57:37    159s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[08/01 12:57:37    160s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.16 (MB), peak = 2317.05 (MB)
[08/01 12:57:37    160s] ### Time Record (route_design) is uninstalled.
[08/01 12:57:37    160s] ### 
[08/01 12:57:37    160s] ###   Scalability Statistics
[08/01 12:57:37    160s] ### 
[08/01 12:57:37    160s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:57:37    160s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[08/01 12:57:37    160s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:57:37    160s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[08/01 12:57:37    160s] ### ------------------------+----------------+----------------+----------------+
[08/01 12:57:37    160s] ### 
[08/01 12:57:37    160s] *** RouteDesign #1 [finish] (route_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (2.9), totSession cpu/real = 0:02:40.0/0:12:23.3 (0.2), mem = 2837.0M
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] =============================================================================================
[08/01 12:57:37    160s]  Step TAT Report : RouteDesign #1 / route_opt_design #3                         21.18-s099_1
[08/01 12:57:37    160s] =============================================================================================
[08/01 12:57:37    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s]  RouteDesign #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d': 5634 access done (mem: 2837.047M)
[08/01 12:57:37    160s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/01 12:57:37    160s] Type 'man IMPEXT-3493' for more detail.
[08/01 12:57:37    160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:57:37    160s] UM:*                                                                   final
[08/01 12:57:37    160s] UM: Running design category ...
[08/01 12:57:37    160s] All LLGs are deleted
[08/01 12:57:37    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2837.0M, EPOCH TIME: 1754078257.191489
[08/01 12:57:37    160s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2837.0M, EPOCH TIME: 1754078257.191558
[08/01 12:57:37    160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2837.0M, EPOCH TIME: 1754078257.191648
[08/01 12:57:37    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2837.0M, EPOCH TIME: 1754078257.191858
[08/01 12:57:37    160s] Max number of tech site patterns supported in site array is 256.
[08/01 12:57:37    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:57:37    160s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2837.0M, EPOCH TIME: 1754078257.193964
[08/01 12:57:37    160s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:57:37    160s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:57:37    160s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2837.0M, EPOCH TIME: 1754078257.195387
[08/01 12:57:37    160s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:57:37    160s] SiteArray: use 319,488 bytes
[08/01 12:57:37    160s] SiteArray: current memory after site array memory allocation 2837.0M
[08/01 12:57:37    160s] SiteArray: FP blocked sites are writable
[08/01 12:57:37    160s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2837.0M, EPOCH TIME: 1754078257.196318
[08/01 12:57:37    160s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2837.0M, EPOCH TIME: 1754078257.199763
[08/01 12:57:37    160s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:57:37    160s] Atter site array init, number of instance map data is 0.
[08/01 12:57:37    160s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2837.0M, EPOCH TIME: 1754078257.200259
[08/01 12:57:37    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2837.0M, EPOCH TIME: 1754078257.200625
[08/01 12:57:37    160s] All LLGs are deleted
[08/01 12:57:37    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 12:57:37    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2837.0M, EPOCH TIME: 1754078257.202235
[08/01 12:57:37    160s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2837.0M, EPOCH TIME: 1754078257.202270
[08/01 12:57:37    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:57:37    160s] Summary for sequential cells identification: 
[08/01 12:57:37    160s]   Identified SBFF number: 16
[08/01 12:57:37    160s]   Identified MBFF number: 0
[08/01 12:57:37    160s]   Identified SB Latch number: 0
[08/01 12:57:37    160s]   Identified MB Latch number: 0
[08/01 12:57:37    160s]   Not identified SBFF number: 0
[08/01 12:57:37    160s]   Not identified MBFF number: 0
[08/01 12:57:37    160s]   Not identified SB Latch number: 0
[08/01 12:57:37    160s]   Not identified MB Latch number: 0
[08/01 12:57:37    160s]   Number of sequential cells which are not FFs: 13
[08/01 12:57:37    160s]  Visiting view : nangate_view_setup
[08/01 12:57:37    160s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:57:37    160s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:57:37    160s]  Visiting view : nangate_view_hold
[08/01 12:57:37    160s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:57:37    160s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:57:37    160s] TLC MultiMap info (StdDelay):
[08/01 12:57:37    160s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:57:37    160s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:57:37    160s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:57:37    160s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:57:37    160s]  Setting StdDelay to: 8.5ps
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] 	Current design flip-flop statistics
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] Single-Bit FF Count          :          582
[08/01 12:57:37    160s] Multi-Bit FF Count           :            0
[08/01 12:57:37    160s] Total Bit Count              :          582
[08/01 12:57:37    160s] Total FF Count               :          582
[08/01 12:57:37    160s] Bits Per Flop                :        1.000
[08/01 12:57:37    160s] Total Clock Pin Cap(FF)      :      521.890
[08/01 12:57:37    160s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s]             Multi-bit cell usage statistics
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] ============================================================
[08/01 12:57:37    160s] Sequential Multibit cells usage statistics
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] -FlipFlops              582                    0        0.00                    1.00
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] Total 0
[08/01 12:57:37    160s] ============================================================
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] Category            Num of Insts Rejected     Reasons
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s] ------------------------------------------------------------
[08/01 12:57:37    160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:57:37    160s] UM:          17.38            146                                      route_opt_design
[08/01 12:57:37    160s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:57:37    160s] *** route_opt_design #3 [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:02:40.3/0:12:23.7 (0.2), mem = 2853.0M
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] =============================================================================================
[08/01 12:57:37    160s]  Final TAT Report : route_opt_design #3                                         21.18-s099_1
[08/01 12:57:37    160s] =============================================================================================
[08/01 12:57:37    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:57:37    160s] [ RouteDesign            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:57:37    160s] [ MISC                   ]          0:00:06.5  (  99.9 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s]  route_opt_design #3 TOTAL          0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 12:57:37    160s] ---------------------------------------------------------------------------------------------
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] 
[08/01 12:57:37    160s] @innovus 41> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
1 true
[08/01 12:57:46    160s] @innovus 42> opt_design -post_route -hold

[08/01 12:58:01    160s] 1
[08/01 12:58:01    160s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2059.1M, totSessionCpu=0:02:41 **
[08/01 12:58:01    160s] **ERROR: (IMPOPT-608):	Design is not routed yet.
[08/01 12:58:01    160s] Design is preRoute state
[08/01 12:58:01    160s] 1
[08/01 12:58:01    160s] @innovus 43> set_db route_design_with_eco 1
[08/01 12:59:24    163s] @innovus 44> set_db route_design_selected_net_only 0
[08/01 12:59:24    163s] @innovus 45> set_db route_design_with_timing_driven true
[08/01 12:59:24    163s] @innovus 46> set_db route_design_with_si_driven true
[08/01 12:59:24    163s] @innovus 47> [08/01 12:59:24    163s] ### Time Record (route_design) is installed.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2059.58 (MB), peak = 2317.05 (MB)
[08/01 12:59:24    163s] #**INFO: setDesignMode -flowEffort standard
[08/01 12:59:24    163s] #**INFO: setDesignMode -powerEffort none
[08/01 12:59:24    163s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[08/01 12:59:24    163s] **INFO: User settings:
[08/01 12:59:30    169s] delaycal_enable_high_fanout                                  true
[08/01 12:59:30    169s] delaycal_enable_si                                           true
[08/01 12:59:30    169s] delaycal_ignore_net_load                                     false
[08/01 12:59:30    169s] delaycal_socv_accuracy_mode                                  low
[08/01 12:59:30    169s] setAnalysisMode -cts                                         postCTS
[08/01 12:59:30    169s] setAnalysisMode -skew                                        true
[08/01 12:59:30    169s] setDelayCalMode -engine                                      aae
[08/01 12:59:30    169s] design_process_node                                          45
[08/01 12:59:30    169s] extract_rc_cap_table_basic                                   true
[08/01 12:59:30    169s] extract_rc_cap_table_extended                                false
[08/01 12:59:30    169s] extract_rc_coupled                                           true
[08/01 12:59:30    169s] extract_rc_coupling_cap_threshold                            0.1
[08/01 12:59:30    169s] extract_rc_engine                                            post_route
[08/01 12:59:30    169s] extract_rc_relative_cap_threshold                            1.0
[08/01 12:59:30    169s] extract_rc_total_cap_threshold                               0.0
[08/01 12:59:30    169s] route_design_bottom_routing_layer                            1
[08/01 12:59:30    169s] route_design_detail_end_iteration                            1
[08/01 12:59:30    169s] route_design_detail_use_multi_cut_via_effort                 medium
[08/01 12:59:30    169s] route_design_extract_third_party_compatible                  false
[08/01 12:59:30    169s] route_design_global_exp_timing_driven_std_delay              8.5
[08/01 12:59:30    169s] route_design_selected_net_only                               false
[08/01 12:59:30    169s] route_design_top_routing_layer                               10
[08/01 12:59:30    169s] route_design_with_eco                                        true
[08/01 12:59:30    169s] route_design_with_si_driven                                  true
[08/01 12:59:30    169s] route_design_with_timing_driven                              true
[08/01 12:59:30    169s] setNanoRouteMode -drouteStartIteration                       0
[08/01 12:59:30    169s] getAnalysisMode -cts                                         postCTS
[08/01 12:59:30    169s] getAnalysisMode -skew                                        true
[08/01 12:59:30    169s] getDelayCalMode -engine                                      aae
[08/01 12:59:30    169s] get_power_analysis_mode -report_power_quiet                  false
[08/01 12:59:30    169s] getNanoRouteMode -drouteStartIteration                       0
[08/01 12:59:30    169s] getAnalysisMode -cts                                         postCTS
[08/01 12:59:30    169s] getAnalysisMode -skew                                        true
[08/01 12:59:30    169s] #nangate_rc_typical has no qx tech file defined
[08/01 12:59:30    169s] #No active RC corner or QRC tech file is missing.
[08/01 12:59:30    169s] #**INFO: multi-cut via swapping will not be performed after routing.
[08/01 12:59:30    169s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[08/01 12:59:30    169s] eval_legacy { checkPlace -ignoreOutOfcore -placeLegalityChecks -noHalo -preserveMaskShift -noHardfence }
[08/01 12:59:30    169s] OPERPROF: Starting checkPlace at level 1, MEM:2851.0M, EPOCH TIME: 1754078370.178479
[08/01 12:59:30    169s] Processing tracks to init pin-track alignment.
[08/01 12:59:30    169s] z: 2, totalTracks: 1
[08/01 12:59:30    169s] z: 4, totalTracks: 1
[08/01 12:59:30    169s] z: 6, totalTracks: 1
[08/01 12:59:30    169s] z: 8, totalTracks: 1
[08/01 12:59:30    169s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:59:30    169s] All LLGs are deleted
[08/01 12:59:30    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2851.0M, EPOCH TIME: 1754078370.180296
[08/01 12:59:30    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2851.0M, EPOCH TIME: 1754078370.180353
[08/01 12:59:30    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2851.0M, EPOCH TIME: 1754078370.180436
[08/01 12:59:30    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2851.0M, EPOCH TIME: 1754078370.180612
[08/01 12:59:30    169s] Max number of tech site patterns supported in site array is 256.
[08/01 12:59:30    169s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:59:30    169s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2851.0M, EPOCH TIME: 1754078370.180728
[08/01 12:59:30    169s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:59:30    169s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:59:30    169s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2851.0M, EPOCH TIME: 1754078370.181854
[08/01 12:59:30    169s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 12:59:30    169s] SiteArray: use 319,488 bytes
[08/01 12:59:30    169s] SiteArray: current memory after site array memory allocation 2851.0M
[08/01 12:59:30    169s] SiteArray: FP blocked sites are writable
[08/01 12:59:30    169s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 12:59:30    169s] Atter site array init, number of instance map data is 0.
[08/01 12:59:30    169s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.002, MEM:2851.0M, EPOCH TIME: 1754078370.182961
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:59:30    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2851.0M, EPOCH TIME: 1754078370.183197
[08/01 12:59:30    169s] Begin checking placement ... (start mem=2851.0M, init mem=2851.0M)
[08/01 12:59:30    169s] Begin checking exclusive groups violation ...
[08/01 12:59:30    169s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 12:59:30    169s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s] Running CheckPlace using 1 thread in normal mode...
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s] ...checkPlace normal is done!
[08/01 12:59:30    169s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2851.0M, EPOCH TIME: 1754078370.204774
[08/01 12:59:30    169s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2851.0M, EPOCH TIME: 1754078370.206320
[08/01 12:59:30    169s] *info: Placed = 4688           (Fixed = 7)
[08/01 12:59:30    169s] *info: Unplaced = 0           
[08/01 12:59:30    169s] Placement Density:70.74%(9620/13600)
[08/01 12:59:30    169s] Placement Density (including fixed std cells):70.74%(9620/13600)
[08/01 12:59:30    169s] All LLGs are deleted
[08/01 12:59:30    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4688).
[08/01 12:59:30    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2851.0M, EPOCH TIME: 1754078370.207182
[08/01 12:59:30    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2851.0M, EPOCH TIME: 1754078370.207228
[08/01 12:59:30    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:59:30    169s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2851.0M)
[08/01 12:59:30    169s] OPERPROF: Finished checkPlace at level 1, CPU:0.029, REAL:0.029, MEM:2851.0M, EPOCH TIME: 1754078370.207490
[08/01 12:59:30    169s] @innovus 48> 
[08/01 12:59:30    169s] changeUseClockNetStatus Option :  -noFixedNetWires 
[08/01 12:59:30    169s] *** Changed status on (7) nets in Clock.
[08/01 12:59:30    169s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2851.0M) ***
[08/01 12:59:30    169s] route_global_detail 
[08/01 12:59:30    169s] #% Begin route_global_detail (date=08/01 12:59:30, mem=2059.6M)
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s] route_global_detail
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s] #Start route_global_detail on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #WARNING (NRIF-78) The option route_design_with_eco combined with route_design_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[08/01 12:59:30    169s] #WARNING (NRIF-78) The option route_design_with_eco combined with route_design_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[08/01 12:59:30    169s] ### Time Record (route_global_detail) is installed.
[08/01 12:59:30    169s] ### Time Record (Pre Callback) is installed.
[08/01 12:59:30    169s] ### Time Record (Pre Callback) is uninstalled.
[08/01 12:59:30    169s] ### Time Record (DB Import) is installed.
[08/01 12:59:30    169s] ### Time Record (Timing Data Generation) is installed.
[08/01 12:59:30    169s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 12:59:30    169s] 
[08/01 12:59:30    169s] Trim Metal Layers:
[08/01 12:59:30    169s] LayerId::1 widthSet size::1
[08/01 12:59:30    169s] LayerId::2 widthSet size::1
[08/01 12:59:30    169s] LayerId::3 widthSet size::1
[08/01 12:59:30    169s] LayerId::4 widthSet size::1
[08/01 12:59:30    169s] LayerId::5 widthSet size::1
[08/01 12:59:30    169s] LayerId::6 widthSet size::1
[08/01 12:59:30    169s] LayerId::7 widthSet size::1
[08/01 12:59:30    169s] LayerId::8 widthSet size::1
[08/01 12:59:30    169s] LayerId::9 widthSet size::1
[08/01 12:59:30    169s] LayerId::10 widthSet size::1
[08/01 12:59:30    169s] eee: pegSigSF::1.070000
[08/01 12:59:30    169s] Skipped RC grid update for preRoute extraction.
[08/01 12:59:30    169s] Initializing multi-corner resistance tables ...
[08/01 12:59:30    169s] eee: l::1 avDens::0.077722 usedTrk::777.217715 availTrk::10000.000000 sigTrk::777.217715
[08/01 12:59:30    169s] eee: l::2 avDens::0.140253 usedTrk::971.438995 availTrk::6926.315789 sigTrk::971.438995
[08/01 12:59:30    169s] eee: l::3 avDens::0.155284 usedTrk::1444.138824 availTrk::9300.000000 sigTrk::1444.138824
[08/01 12:59:30    169s] eee: l::4 avDens::0.146468 usedTrk::666.429392 availTrk::4550.000000 sigTrk::666.429392
[08/01 12:59:30    169s] eee: l::5 avDens::0.035591 usedTrk::126.349249 availTrk::3550.000000 sigTrk::126.349249
[08/01 12:59:30    169s] eee: l::6 avDens::0.066831 usedTrk::230.568179 availTrk::3450.000000 sigTrk::230.568179
[08/01 12:59:30    169s] eee: l::7 avDens::0.004117 usedTrk::0.548929 availTrk::133.333333 sigTrk::0.548929
[08/01 12:59:30    169s] eee: l::8 avDens::0.024000 usedTrk::1.200000 availTrk::50.000000 sigTrk::1.200000
[08/01 12:59:30    169s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 12:59:30    169s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 12:59:30    169s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241127 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 12:59:30    169s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[08/01 12:59:30    169s] ### Net info: total nets: 5636
[08/01 12:59:30    169s] ### Net info: dirty nets: 51
[08/01 12:59:30    169s] ### Net info: marked as disconnected nets: 0
[08/01 12:59:30    169s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 137.18000 136.36000 ).
[08/01 12:59:30    169s] #WARNING (NRDB-856)   around ( 43.42000 59.82800 ) of NET clk on LAYER metal2 is off Y minimum feature grid (0.00500).
[08/01 12:59:30    169s] #WARNING (NRDB-856)   around ( 43.42000 59.82800 ) of NET clk on LAYER metal3 is off Y minimum feature grid (0.00500).
[08/01 12:59:30    169s] #WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal3 is off X and Y minimum feature grid (0.00500).
[08/01 12:59:30    169s] #WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal2 is off X and Y minimum feature grid (0.00500).
[08/01 12:59:30    169s] #WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal1 is off X and Y minimum feature grid (0.00500).
[08/01 12:59:30    169s] #num needed restored net=0
[08/01 12:59:30    169s] #need_extraction net=0 (total=5636)
[08/01 12:59:30    169s] ### Net info: fully routed nets: 8
[08/01 12:59:30    169s] ### Net info: trivial (< 2 pins) nets: 39
[08/01 12:59:30    169s] ### Net info: unrouted nets: 5589
[08/01 12:59:30    169s] ### Net info: re-extraction nets: 0
[08/01 12:59:30    169s] ### Net info: ignored nets: 0
[08/01 12:59:30    169s] ### Net info: skip routing nets: 0
[08/01 12:59:30    169s] ### import design signature (9): route=1165977345 fixed_route=694836516 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1812928236 dirty_area=0 del_dirty_area=0 cell=242555059 placement=1462623654 pin_access=1830939056 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 12:59:30    169s] ### Time Record (DB Import) is uninstalled.
[08/01 12:59:30    169s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 12:59:30    169s] #RTESIG:78da9592314fc330108599f91527b74390dae23bc7b1bd22b102aa80b532c44923258e94
[08/01 12:59:30    169s] #       3803ff1e23a6a210375eefd3f37bf76eb37d7f3c02233ca0de8fdc9813c2d39104575ced
[08/01 12:59:30    169s] #       d148794f788aa3b70776bbd93ebfbc2a0d956d4707d947dfb73b28bfbced9a4f285d65a7
[08/01 12:59:30    169s] #       36c0e842687c7df74b93308090353eb8da0d3b984637fc4104e76b14f342005f56547901
[08/01 12:59:30    169s] #       ac736533750cb2310c71340b9a3c5ff335721497fc8c26a2d01086e95a4d94621daed6e0
[08/01 12:59:30    169s] #       5215a00f92ff3cc8aab6b761de75c12f6dcc329aa7e32b83a9c623130b3a37f579b91ed4
[08/01 12:59:30    169s] #       86031b83f5a51dcac83a3f75ff9108ccf7de2d518424532123a3932109350126ae90d024
[08/01 12:59:30    169s] #       574ac4a3efe52d4486aed0594a76f30d140433e7
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Skip comparing routing design signature in db-snapshot flow
[08/01 12:59:30    169s] ### Time Record (Data Preparation) is installed.
[08/01 12:59:30    169s] #RTESIG:78da9592314fc330108599f91527b74390da7267c7b1bd22b102aa80b57289d3464a1c29
[08/01 12:59:30    169s] #       7106fe3d06a6a210375eefd3bbf7ee79b57e7fdc03e3b423bd1dd09803c1d39e0b54a8b6
[08/01 12:59:30    169s] #       64a4bce77488a3b70776bb5a3fbfbc2a0d956d0607d9b1eb9a0d949fdeb6f50794aeb263
[08/01 12:59:30    169s] #       13607021d4fe74f74b73618020ab7d7027d76f601c5cff0711884b14f34200ce2baabc00
[08/01 12:59:30    169s] #       d6bab21e5b06d910fa389a044d9e2f594d48e2929fd024121a423f5eab49522cc3d5125c
[08/01 12:59:30    169s] #       aa02f44ee2f783ac6a3a1ba65d1778696392d1988eaf0ca51a8f4c2ce85c9fcef3f59036
[08/01 12:59:30    169s] #       086c08d697b62f23ebfcd8fe471230df79374b192181fd24985fcc89cbd43522a393d7e0
[08/01 12:59:30    169s] #       a43950e2bbf2e82bb98d630c9870cd915fa13397ece60b85d0409d
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### Time Record (Data Preparation) is uninstalled.
[08/01 12:59:30    169s] ### Time Record (Global Routing) is installed.
[08/01 12:59:30    169s] ### Time Record (Global Routing) is uninstalled.
[08/01 12:59:30    169s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 12:59:30    169s] #Total number of routable nets = 5596.
[08/01 12:59:30    169s] #Total number of nets in the design = 5636.
[08/01 12:59:30    169s] #5589 routable nets do not have any wires.
[08/01 12:59:30    169s] #7 routable nets have routed wires.
[08/01 12:59:30    169s] #5589 nets will be global routed.
[08/01 12:59:30    169s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 12:59:30    169s] ### Time Record (Data Preparation) is installed.
[08/01 12:59:30    169s] #Start routing data preparation on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:30    169s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:30    169s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:30    169s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:30    169s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:30    169s] #Build and mark too close pins for the same net.
[08/01 12:59:30    169s] ### Time Record (Cell Pin Access) is installed.
[08/01 12:59:30    169s] #Rebuild pin access data for design.
[08/01 12:59:30    169s] #Initial pin access analysis.
[08/01 12:59:30    169s] #Detail pin access analysis.
[08/01 12:59:30    169s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 12:59:30    169s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 12:59:30    169s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 12:59:30    169s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 12:59:30    169s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:59:30    169s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:59:30    169s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:59:30    169s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:59:30    169s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:59:30    169s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 12:59:30    169s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 12:59:30    169s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 12:59:30    169s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 12:59:30    169s] #pin_access_rlayer=2(metal2)
[08/01 12:59:30    169s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 12:59:30    169s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 12:59:30    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2064.91 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #Regenerating Ggrids automatically.
[08/01 12:59:30    169s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 12:59:30    169s] #Using automatically generated G-grids.
[08/01 12:59:30    169s] #Done routing data preparation.
[08/01 12:59:30    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2068.97 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:30    169s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:30    169s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:30    169s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:30    169s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Finished routing data preparation on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Cpu time = 00:00:00
[08/01 12:59:30    169s] #Elapsed time = 00:00:00
[08/01 12:59:30    169s] ### Time Record (Data Preparation) is uninstalled.
[08/01 12:59:30    169s] #Increased memory = 8.17 (MB)
[08/01 12:59:30    169s] #Total memory = 2068.97 (MB)
[08/01 12:59:30    169s] #Peak memory = 2317.05 (MB)
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### Time Record (Global Routing) is installed.
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Start global routing on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Start global routing initialization on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Number of eco nets is 1
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Start global routing data preparation on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  1 12:59:30 2025 with memory = 2068.97 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] #Start routing resource analysis on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### init_is_bin_blocked starts on Fri Aug  1 12:59:30 2025 with memory = 2068.97 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  1 12:59:30 2025 with memory = 2070.05 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### adjust_flow_cap starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### set_via_blocked starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### copy_flow starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### report_flow_cap starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #Routing resource analysis is done on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #  Resource Analysis:
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/01 12:59:30    169s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/01 12:59:30    169s] #  --------------------------------------------------------------
[08/01 12:59:30    169s] #  metal1         H         266         708        4225    63.91%
[08/01 12:59:30    169s] #  metal2         V         613         109        4225     0.99%
[08/01 12:59:30    169s] #  metal3         H         928          46        4225     0.00%
[08/01 12:59:30    169s] #  metal4         V         410          79        4225     3.98%
[08/01 12:59:30    169s] #  metal5         H         453          33        4225     0.00%
[08/01 12:59:30    169s] #  metal6         V         417          72        4225     3.98%
[08/01 12:59:30    169s] #  metal7         H         129          32        4225     8.28%
[08/01 12:59:30    169s] #  metal8         V         117          45        4225    15.91%
[08/01 12:59:30    169s] #  metal9         H          35          29        4225    44.69%
[08/01 12:59:30    169s] #  metal10        V          38          28        4225    40.90%
[08/01 12:59:30    169s] #  --------------------------------------------------------------
[08/01 12:59:30    169s] #  Total                   3409      26.41%       42250    18.26%
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #  8 nets (0.14%) with 1 preferred extra spacing.
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### analyze_m2_tracks starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### report_initial_resource starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### mark_pg_pins_accessibility starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### set_net_region starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Global routing data preparation is done on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] ### prepare_level starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init level 1 starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### Level 1 hgrid = 65 X 65
[08/01 12:59:30    169s] ### init level 2 starts on Fri Aug  1 12:59:30 2025 with memory = 2070.30 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### Level 2 hgrid = 17 X 17  (large_net only)
[08/01 12:59:30    169s] ### prepare_level_flow starts on Fri Aug  1 12:59:30 2025 with memory = 2070.67 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_flow_edge starts on Fri Aug  1 12:59:30 2025 with memory = 2070.67 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### init_flow_edge starts on Fri Aug  1 12:59:30 2025 with memory = 2071.19 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #Global routing initialization is done on Fri Aug  1 12:59:30 2025
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #cpu time = 00:00:00, [08/01 12:59:30    169s] ### routing large nets 
elapsed time = 00:00:00, memory = 2071.19 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #start global routing iteration 1...
[08/01 12:59:30    169s] ### init_flow_edge starts on Fri Aug  1 12:59:30 2025 with memory = 2071.19 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### routing at level 2 (topmost level) iter 0
[08/01 12:59:30    169s] ### Uniform Hboxes (4x4)
[08/01 12:59:30    169s] ### routing at level 1 iter 0 for 0 hboxes
[08/01 12:59:30    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2081.27 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] #
[08/01 12:59:30    169s] #start global routing iteration 2...
[08/01 12:59:30    169s] ### init_flow_edge starts on Fri Aug  1 12:59:30 2025 with memory = 2081.27 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### cal_flow starts on Fri Aug  1 12:59:30 2025 with memory = 2081.17 (MB), peak = 2317.05 (MB)
[08/01 12:59:30    169s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:30    169s] ### routing at level 1 (topmost level) iter 0
[08/01 12:59:32    171s] ### measure_qor starts on Fri Aug  1 12:59:32 2025 with memory = 2088.64 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    171s] ### measure_congestion starts on Fri Aug  1 12:59:32 2025 with memory = 2088.64 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    171s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    171s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    171s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2083.53 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    171s] #
[08/01 12:59:32    171s] #start global routing iteration 3...
[08/01 12:59:32    171s] ### routing at level 1 (topmost level) iter 1
[08/01 12:59:32    172s] ### measure_qor starts on Fri Aug  1 12:59:32 2025 with memory = 2085.59 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### measure_congestion starts on Fri Aug  1 12:59:32 2025 with memory = 2085.59 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] ### route_end starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 12:59:32    172s] #Total number of routable nets = 5596.
[08/01 12:59:32    172s] #Total number of nets in the design = 5636.
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #5596 routable nets have routed wires.
[08/01 12:59:32    172s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #Routed nets constraints summary:
[08/01 12:59:32    172s] #-----------------------------
[08/01 12:59:32    172s] #        Rules   Unconstrained  
[08/01 12:59:32    172s] #-----------------------------
[08/01 12:59:32    172s] #      Default            5589  
[08/01 12:59:32    172s] #-----------------------------
[08/01 12:59:32    172s] #        Total            5589  
[08/01 12:59:32    172s] #-----------------------------
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #Routing constraints summary of the whole design:
[08/01 12:59:32    172s] #------------------------------------------------
[08/01 12:59:32    172s] #        Rules   Pref Extra Space   Unconstrained  
[08/01 12:59:32    172s] #------------------------------------------------
[08/01 12:59:32    172s] #      Default                  7            5589  
[08/01 12:59:32    172s] #------------------------------------------------
[08/01 12:59:32    172s] #        Total                  7            5589  
[08/01 12:59:32    172s] #------------------------------------------------
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_base_flow starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### init_flow_edge starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_flow starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### report_overcon starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #  Congestion Analysis:[08/01 12:59:32    172s]   Flow/Cap (blocked Gcells are excluded)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #                 OverCon       OverCon       OverCon       OverCon          
[08/01 12:59:32    172s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[08/01 12:59:32    172s] #     Layer         (1-2)--------------         (3-4)         (5-6)           (7)   OverCon
[08/01 12:59:32    172s] #  --------------------------------------------------------------------------
[08/01 12:59:32    172s] #  metal1       0.57        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.49  [08/01 12:59:32    172s] #  metal2      154(3.64%)     59(1.40%)      9(0.21%)      1(0.02%)   (5.28%)
     0.32  [08/01 12:59:32    172s] #  metal3        4(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
     0.34  [08/01 12:59:32    172s] #  metal4        7(0.17%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.17%)
     0.12  [08/01 12:59:32    172s] #  metal5        1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
     0.17  [08/01 12:59:32    172s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.18  [08/01 12:59:32    172s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.28  [08/01 12:59:32    172s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.27  [08/01 12:59:32    172s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.00  [08/01 12:59:32    172s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
--------------[08/01 12:59:32    172s] #  --------------------------------------------------------------------------
[08/01 12:59:32    172s] #     Total    166(0.44%)     59(0.16%)      9(0.02%)      1(0.00%)   (0.62%)
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[08/01 12:59:32    172s] #  Overflow after GR: 0.01% H + 0.61% V
[08/01 12:59:32    172s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_base_flow starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### init_flow_edge starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_flow starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### generate_cong_map_content starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### Sync with Inovus CongMap starts on Fri Aug  1 12:59:32 2025 with memory = 2083.92 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #Hotspot report including placement blocked areas
[08/01 12:59:32    172s] OPERPROF: Starting HotSpotCal at level 1, MEM:2867.2M, EPOCH TIME: 1754078372.873689
[08/01 12:59:32    172s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/01 12:59:32    172s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[08/01 12:59:32    172s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/01 12:59:32    172s] [hotspot] |   metal1(H)    |              1.00 |             11.00 |    44.80    16.80    50.40    22.39 |
[08/01 12:59:32    172s] [hotspot] |   metal2(V)    |              2.00 |             20.00 |    84.00    22.39    89.59    33.59 |
[08/01 12:59:32    172s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[08/01 12:59:32    172s] [hotspot] |   metal4(V)    |              1.00 |              2.00 |    84.00    56.00    89.59    61.59 |
[08/01 12:59:32    172s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[08/01 12:59:32    172s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[08/01 12:59:32    172s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[08/01 12:59:32    172s] [hotspot] |   metal8(V)    |             20.00 |             20.00 |   128.80    11.20   134.40   123.20 |
[08/01 12:59:32    172s] [hotspot] |   metal9(H)    |             20.00 |             20.00 |    44.80    11.20    50.40   123.20 |
[08/01 12:59:32    172s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[08/01 12:59:32    172s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/01 12:59:32    172s] [hotspot] |      worst     | (metal8)    20.00 | (metal2)    20.00 |                                     |
[08/01 12:59:32    172s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/01 12:59:32    172s] [hotspot] |   all layers   |              2.00 |              5.00 |                                     |
[08/01 12:59:32    172s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/01 12:59:32    172s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[08/01 12:59:32    172s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[08/01 12:59:32    172s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 2.00/5.00 (area is in unit of 4 std-cell row bins)
[08/01 12:59:32    172s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] Top 4 hotspots total area: 5.00
[08/01 12:59:32    172s] [hotspot] |  1  |   112.00    89.59   117.59   100.80 |        2.00   |
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] [hotspot] |  2  |    67.20    33.59    72.80    39.20 |        1.00   |
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] [hotspot] |  3  |    84.00    56.00    89.59    61.59 |        1.00   |
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] [hotspot] |  4  |   112.00    67.20   117.59    72.80 |        1.00   |
[08/01 12:59:32    172s] [hotspot] +-----+-------------------------------------+---------------+
[08/01 12:59:32    172s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2883.2M, EPOCH TIME: 1754078372.883979
[08/01 12:59:32    172s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### update starts on Fri Aug  1 12:59:32 2025 with memory = 2084.43 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #Complete Global Routing.
[08/01 12:59:32    172s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:59:32    172s] #Total wire length = 43822 um.
[08/01 12:59:32    172s] #Total half perimeter of net bounding box = 43155 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal1 = 84 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal2 = 11751 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal3 = 20023 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal4 = 8448 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal5 = 2168 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal6 = 1348 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:59:32    172s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:59:32    172s] #Total number of vias = 33859
[08/01 12:59:32    172s] #Up-Via Summary (total 33859):
[08/01 12:59:32    172s] #           
[08/01 12:59:32    172s] #-----------------------
[08/01 12:59:32    172s] # metal1          17728
[08/01 12:59:32    172s] # metal2          11464
[08/01 12:59:32    172s] # metal3           3594
[08/01 12:59:32    172s] # metal4            711
[08/01 12:59:32    172s] # metal5            362
[08/01 12:59:32    172s] #-----------------------
[08/01 12:59:32    172s] #                 33859 
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### report_overcon starts on Fri Aug  1 12:59:32 2025 with memory = 2084.64 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### report_overcon starts on Fri Aug  1 12:59:32 2025 with memory = 2084.64 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #Max overcon = 7 tracks.
[08/01 12:59:32    172s] #Total overcon = 0.62%.
[08/01 12:59:32    172s] #Worst layer Gcell overcon rate = 0.17%.
[08/01 12:59:32    172s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### global_route design signature (12): route=861283624 net_attr=889114334
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #Global routing statistics:
[08/01 12:59:32    172s] #Cpu time = 00:00:02
[08/01 12:59:32    172s] #Elapsed time = 00:00:02
[08/01 12:59:32    172s] #Increased memory = 15.68 (MB)
[08/01 12:59:32    172s] #Total memory = 2084.64 (MB)
[08/01 12:59:32    172s] #Peak memory = 2317.05 (MB)
[08/01 12:59:32    172s] ### Time Record (Global Routing) is uninstalled.
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #Finished global routing on Fri Aug  1 12:59:32 2025
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] #
[08/01 12:59:32    172s] ### Time Record (Data Preparation) is installed.
[08/01 12:59:32    172s] ### Time Record (Data Preparation) is uninstalled.
[08/01 12:59:32    172s] ### track-assign external-init starts on Fri Aug  1 12:59:32 2025 with memory = 2084.00 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### Time Record (Track Assignment) is installed.
[08/01 12:59:32    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:32    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:32    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:32    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:32    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:32    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:32    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:32    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:32    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:32    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:32    172s] ### Time Record (Track Assignment) is uninstalled.
[08/01 12:59:32    172s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2084.00 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### track-assign engine-init starts on Fri Aug  1 12:59:32 2025 with memory = 2084.00 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] ### Time Record (Track Assignment) is installed.
[08/01 12:59:32    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:32    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:32    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:32    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:32    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:32    172s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:32    172s] ### track-assign core-engine starts on Fri Aug  1 12:59:32 2025 with memory = 2084.00 (MB), peak = 2317.05 (MB)
[08/01 12:59:32    172s] #Start Track Assignment.
[08/01 12:59:33    172s] #Done with 7507 horizontal wires in 3 hboxes and 6725 vertical wires in 3 hboxes.
[08/01 12:59:33    172s] #Done with 1666 horizontal wires in 3 hboxes and 1354 vertical wires in 3 hboxes.
[08/01 12:59:33    172s] #Complete Track Assignment.
[08/01 12:59:33    172s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:59:33    172s] #Total wire length = 42470 um.
[08/01 12:59:33    172s] #Total half perimeter of net bounding box = 43155 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal1 = 83 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal2 = 11394 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal3 = 19417 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal4 = 8115 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal5 = 2129 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal6 = 1332 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:59:33    172s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:59:33    172s] #Total number of vias = 33859
[08/01 12:59:33    172s] #Up-Via Summary (total 33859):
[08/01 12:59:33    172s] #           
[08/01 12:59:33    172s] #-----------------------
[08/01 12:59:33    172s] # metal1          17728
[08/01 12:59:33    172s] # metal2          11464
[08/01 12:59:33    172s] # metal3           3594
[08/01 12:59:33    172s] # metal4            711
[08/01 12:59:33    172s] # metal5            362
[08/01 12:59:33    172s] #-----------------------
[08/01 12:59:33    172s] #                 33859 
[08/01 12:59:33    172s] #
[08/01 12:59:33    172s] ### track_assign design signature (15): route=1732820398
[08/01 12:59:33    172s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:33    172s] ### Time Record (Track Assignment) is uninstalled.
[08/01 12:59:33    172s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2084.05 (MB), peak = 2317.05 (MB)
[08/01 12:59:33    172s] #
[08/01 12:59:33    172s] #number of short segments in preferred routing layers
[08/01 12:59:33    172s] #	
[08/01 12:59:33    172s] #	
[08/01 12:59:33    172s] #
[08/01 12:59:33    172s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/01 12:59:33    172s] #Cpu time = 00:00:03
[08/01 12:59:33    172s] #Elapsed time = 00:00:03
[08/01 12:59:33    172s] #Increased memory = 23.25 (MB)
[08/01 12:59:33    172s] #Total memory = 2084.05 (MB)
[08/01 12:59:33    172s] #Peak memory = 2317.05 (MB)
[08/01 12:59:33    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:33    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:33    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:33    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:33    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:33    172s] ### Time Record (Detail Routing) is installed.
[08/01 12:59:33    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:33    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:33    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:33    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:33    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:33    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:33    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:33    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:33    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:33    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:33    172s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:33    172s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:33    172s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:33    172s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:33    172s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:33    172s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:59:33    172s] #
[08/01 12:59:33    172s] #Start Detail Routing..
[08/01 12:59:33    172s] #start initial detail routing ...
[08/01 12:59:33    172s] ### Design has 1 dirty net, 4415 dirty-areas)
[08/01 12:59:43    182s] # ECO: 0.00% of the total area was rechecked for DRC, and 99.17% required routing.
[08/01 12:59:43    182s] #   number of violations = 1
[08/01 12:59:43    182s] #
[08/01 12:59:43    182s] #    By Layer and Type :
[08/01 12:59:43    182s] #	          Short   Totals
[08/01 12:59:43    182s] #	metal1        0        0
[08/01 12:59:43    182s] #	metal2        0        0
[08/01 12:59:43    182s] #	metal3        0        0
[08/01 12:59:43    182s] #	metal4        0        0
[08/01 12:59:43    182s] #	metal5        1        1
[08/01 12:59:43    182s] #	Totals        1        1
[08/01 12:59:43    182s] #726 out of 4688 instances (15.5%) need to be verified(marked ipoed), dirty area = 5.2%.
[08/01 12:59:43    182s] #80.0% of the total area is being checked for drcs
[08/01 12:59:45    184s] #80.0% of the total area was checked
[08/01 12:59:45    184s] ### Gcell dirty-map stats: routing = 99.62%, dirty-area = 66.34%
[08/01 12:59:45    184s] #   number of violations = 1
[08/01 12:59:45    184s] #
[08/01 12:59:45    184s] #    By Layer and Type :
[08/01 12:59:45    184s] #	          Short   Totals
[08/01 12:59:45    184s] #	metal1        0        0
[08/01 12:59:45    184s] #	metal2        0        0
[08/01 12:59:45    184s] #	metal3        0        0
[08/01 12:59:45    184s] #	metal4        0        0
[08/01 12:59:45    184s] #	metal5        1        1
[08/01 12:59:45    184s] #	Totals        1        1
[08/01 12:59:45    184s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2086.14 (MB), peak = 2317.05 (MB)
[08/01 12:59:45    184s] #start 1st optimization iteration ...
[08/01 12:59:45    184s] ### Gcell dirty-map stats: routing = 99.62%, dirty-area = 66.34%
[08/01 12:59:45    184s] #   number of violations = 0
[08/01 12:59:45    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2085.36 (MB), peak = 2317.05 (MB)
[08/01 12:59:45    184s] #Complete Detail Routing.
[08/01 12:59:45    184s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:59:45    184s] #Total wire length = 46987 um.
[08/01 12:59:45    184s] #Total half perimeter of net bounding box = 43155 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal1 = 1987 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal2 = 19227 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal3 = 17543 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal4 = 6059 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal5 = 1327 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal6 = 844 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:59:45    184s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:59:45    184s] #Total number of vias = 32800
[08/01 12:59:45    184s] #Up-Via Summary (total 32800):
[08/01 12:59:45    184s] #           
[08/01 12:59:45    184s] #-----------------------
[08/01 12:59:45    184s] # metal1          18688
[08/01 12:59:45    184s] # metal2          11499
[08/01 12:59:45    184s] # metal3           2186
[08/01 12:59:45    184s] # metal4            289
[08/01 12:59:45    184s] # metal5            138
[08/01 12:59:45    184s] #-----------------------
[08/01 12:59:45    184s] #                 32800 
[08/01 12:59:45    184s] #
[08/01 12:59:45    184s] #Total number of DRC violations = 0
[08/01 12:59:45    184s] ### Time Record (Detail Routing) is uninstalled.
[08/01 12:59:45    184s] #Cpu time = 00:00:12
[08/01 12:59:45    184s] #Elapsed time = 00:00:12
[08/01 12:59:45    184s] #Increased memory = 1.31 (MB)
[08/01 12:59:45    184s] #Total memory = 2085.36 (MB)
[08/01 12:59:45    184s] #Peak memory = 2317.05 (MB)
[08/01 12:59:45    184s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:45    184s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:45    184s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:45    184s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:45    184s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:45    184s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:45    184s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:45    184s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:45    184s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:45    184s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:45    184s] ### Time Record (Post Route Wire Spreading) is installed.
[08/01 12:59:45    184s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:59:45    184s] #
[08/01 12:59:45    184s] #Start Post Route wire spreading..
[08/01 12:59:45    184s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:45    184s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:45    184s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:45    184s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:45    184s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:45    184s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:45    184s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:45    184s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:45    184s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:45    184s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:45    184s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:59:45    184s] #
[08/01 12:59:45    184s] #Start DRC checking..
[08/01 12:59:46    185s] #   number of violations = 0
[08/01 12:59:46    185s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2085.25 (MB), peak = 2317.05 (MB)
[08/01 12:59:46    185s] #CELL_VIEW top,init has no DRC violation.
[08/01 12:59:46    185s] #Total number of DRC violations = 0
[08/01 12:59:46    185s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:46    185s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:46    185s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:46    185s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:46    185s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:46    185s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:46    185s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:46    185s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:46    185s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:46    185s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Start data preparation for wire spreading...
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Data preparation is done on Fri Aug  1 12:59:46 2025
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] ### track-assign engine-init starts on Fri Aug  1 12:59:46 2025 with memory = 2085.25 (MB), peak = 2317.05 (MB)
[08/01 12:59:46    185s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:46    185s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:46    185s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:46    185s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:46    185s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:46    185s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Start Post Route Wire Spread.
[08/01 12:59:46    185s] #Done with 1505 horizontal wires in 5 hboxes and 964 vertical wires in 5 hboxes.
[08/01 12:59:46    185s] #Complete Post Route Wire Spread.
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:59:46    185s] #Total wire length = 47636 um.
[08/01 12:59:46    185s] #Total half perimeter of net bounding box = 43155 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal1 = 1990 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal2 = 19421 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal3 = 17901 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal4 = 6140 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal5 = 1333 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal6 = 851 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:59:46    185s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:59:46    185s] #Total number of vias = 32800
[08/01 12:59:46    185s] #Up-Via Summary (total 32800):
[08/01 12:59:46    185s] #           
[08/01 12:59:46    185s] #-----------------------
[08/01 12:59:46    185s] # metal1          18688
[08/01 12:59:46    185s] # metal2          11499
[08/01 12:59:46    185s] # metal3           2186
[08/01 12:59:46    185s] # metal4            289
[08/01 12:59:46    185s] # metal5            138
[08/01 12:59:46    185s] #-----------------------
[08/01 12:59:46    185s] #                 32800 
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:46    185s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:46    185s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:46    185s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:46    185s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:46    185s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:59:46    185s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:59:46    185s] #Voltage range [0.000 - 1.250] has 5634 nets.
[08/01 12:59:46    185s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:59:46    185s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:59:46    185s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:59:46    185s] #
[08/01 12:59:46    185s] #Start DRC checking..
[08/01 12:59:47    186s] #   number of violations = 0
[08/01 12:59:47    186s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2088.75 (MB), peak = 2317.05 (MB)
[08/01 12:59:47    186s] #CELL_VIEW top,init has no DRC violation.
[08/01 12:59:47    186s] #Total number of DRC violations = 0
[08/01 12:59:47    186s] #   number of violations = 0
[08/01 12:59:47    186s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2088.75 (MB), peak = 2317.05 (MB)
[08/01 12:59:47    186s] #CELL_VIEW top,init has no DRC violation.
[08/01 12:59:47    186s] #Total number of DRC violations = 0
[08/01 12:59:47    186s] #Post Route wire spread is done.
[08/01 12:59:47    186s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[08/01 12:59:47    186s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 12:59:47    186s] #Total wire length = 47636 um.
[08/01 12:59:47    186s] #Total half perimeter of net bounding box = 43155 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal1 = 1990 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal2 = 19421 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal3 = 17901 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal4 = 6140 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal5 = 1333 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal6 = 851 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:59:47    186s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:59:47    186s] #Total number of vias = 32800
[08/01 12:59:47    186s] #Up-Via Summary (total 32800):
[08/01 12:59:47    186s] #           
[08/01 12:59:47    186s] #-----------------------
[08/01 12:59:47    186s] # metal1          18688
[08/01 12:59:47    186s] # metal2          11499
[08/01 12:59:47    186s] # metal3           2186
[08/01 12:59:47    186s] # metal4            289
[08/01 12:59:47    186s] # metal5            138
[08/01 12:59:47    186s] #-----------------------
[08/01 12:59:47    186s] #                 32800 
[08/01 12:59:47    186s] #
[08/01 12:59:47    186s] #route_detail Statistics:
[08/01 12:59:47    186s] #Cpu time = 00:00:14
[08/01 12:59:47    186s] #Elapsed time = 00:00:14
[08/01 12:59:47    186s] #Increased memory = 4.70 (MB)
[08/01 12:59:47    186s] #Total memory = 2088.75 (MB)
[08/01 12:59:47    186s] #Peak memory = 2317.05 (MB)
[08/01 12:59:47    186s] #Skip updating routing design signature in db-snapshot flow
[08/01 12:59:47    186s] ### global_detail_route design signature (37): route=588491853 flt_obj=0 vio=1905142130 shield_wire=1
[08/01 12:59:47    186s] ### Time Record (DB Export) is installed.
[08/01 12:59:47    186s] ### export design design signature (38): route=588491853 fixed_route=694836516 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=795036523 dirty_area=0 del_dirty_area=0 cell=242555059 placement=1462623654 pin_access=1860642742 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 12:59:47    186s] ### Time Record (DB Export) is uninstalled.
[08/01 12:59:47    186s] ### Time Record (Post Callback) is installed.
[08/01 12:59:47    186s] ### Time Record (Post Callback) is uninstalled.
[08/01 12:59:47    186s] #
[08/01 12:59:47    186s] #route_global_detail statistics:
[08/01 12:59:47    186s] #Cpu time = 00:00:17
[08/01 12:59:47    186s] #Elapsed time = 00:00:17
[08/01 12:59:47    186s] #Increased memory = 21.81 (MB)
[08/01 12:59:47    186s] #Total memory = 2081.39 (MB)
[08/01 12:59:47    186s] #Peak memory = 2317.05 (MB)
[08/01 12:59:47    186s] #Number of warnings = 8
[08/01 12:59:47    186s] #Total number of warnings = 23
[08/01 12:59:47    186s] #Number of fails = 0
[08/01 12:59:47    186s] #Total number of fails = 0
[08/01 12:59:47    186s] #Complete route_global_detail on Fri Aug  1 12:59:47 2025
[08/01 12:59:47    186s] #
[08/01 12:59:47    186s] ### Time Record (route_global_detail) is uninstalled.
[08/01 12:59:47    186s] #% End route_global_detail (date=08/01 12:59:47, total cpu=0:00:17.5, real=0:00:17.0, peak res=2136.1M, current mem=2080.0M)
[08/01 12:59:47    186s] @innovus 49> eval_legacy { setDelayCalMode -quiet -engine aae }
[08/01 12:59:47    186s] @innovus 50> set_db delaycal_enable_si true
[08/01 12:59:47    186s] @innovus 51> reset_db delaycal_combine_mmmc
[08/01 12:59:47    186s] @innovus 52> set_db timing_analysis_check_type setup
[08/01 12:59:47    186s] @innovus 53> set_db timing_analysis_type ocv
[08/01 12:59:47    186s] @innovus 54> reset_db timing_analysis_cppr
[08/01 12:59:47    186s] @innovus 55> set_db extract_rc_engine post_route
[08/01 12:59:47    186s] @innovus 56> reset_db extract_rc_effort_level
[08/01 12:59:47    186s] @innovus 57> set_db extract_rc_coupled true
[08/01 12:59:47    186s] @innovus 58> set_db si_delay_separate_on_data true
[08/01 12:59:47    186s] @innovus 59> reset_db si_analysis_type
[08/01 12:59:47    186s] @innovus 60> #Default setup view is reset to nangate_view_setup.
[08/01 12:59:47    186s] eval_legacy { setDelayCalMode -quiet -engine aae }
[08/01 12:59:47    186s] @innovus 61> set_db delaycal_enable_si true
[08/01 12:59:47    186s] @innovus 62> reset_db delaycal_combine_mmmc
[08/01 12:59:47    186s] @innovus 63> set_db timing_analysis_check_type setup
[08/01 12:59:47    186s] @innovus 64> set_db timing_analysis_type ocv
[08/01 12:59:47    186s] @innovus 65> reset_db timing_analysis_cppr
[08/01 12:59:47    186s] @innovus 66> set_db extract_rc_engine post_route
[08/01 12:59:47    186s] @innovus 67> reset_db extract_rc_effort_level
[08/01 12:59:47    186s] @innovus 68> set_db extract_rc_coupled true
[08/01 12:59:47    186s] @innovus 69> set_db si_delay_separate_on_data true
[08/01 12:59:47    186s] @innovus 70> reset_db si_analysis_type
[08/01 12:59:47    186s] @innovus 71> #Default setup view is reset to nangate_view_setup.
[08/01 12:59:47    186s] AAE_INFO: Post Route call back at the end of routeDesign
[08/01 12:59:47    186s] #route_design: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2071.61 (MB), peak = 2317.05 (MB)
[08/01 12:59:47    186s] ### Time Record (route_design) is uninstalled.
[08/01 12:59:47    186s] ### 
[08/01 12:59:47    186s] ###   Scalability Statistics
[08/01 12:59:47    186s] ### 
[08/01 12:59:47    186s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:59:47    186s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[08/01 12:59:47    186s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:59:47    186s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/01 12:59:47    186s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[08/01 12:59:47    186s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[08/01 12:59:47    186s] ###   Detail Routing                |        00:00:12|        00:00:12|             1.0|
[08/01 12:59:47    186s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[08/01 12:59:47    186s] ###   Entire Command                |        00:00:24|        00:00:24|             1.0|
[08/01 12:59:47    186s] ### --------------------------------+----------------+----------------+----------------+
[08/01 12:59:47    186s] ### 

[08/01 13:00:29    188s] 
[08/01 13:00:29    188s] @innovus 71> 
[08/01 13:00:29    188s] @innovus 71> time_design -post_route -hold 

[08/01 13:00:39    188s] *** time_design #6 [begin] : totSession cpu/real = 0:03:08.8/0:15:25.4 (0.2), mem = 2832.7M
[08/01 13:00:39    188s]  Reset EOS DB
[08/01 13:00:39    188s] Ignoring AAE DB Resetting ...
[08/01 13:00:39    188s] Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:00:39    188s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:00:39    188s] RC Extraction called in multi-corner(1) mode.
[08/01 13:00:39    188s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:00:39    188s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:00:39    188s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:00:39    188s] * Layer Id             : 1 - M1
[08/01 13:00:39    188s]       Thickness        : 0.13
[08/01 13:00:39    188s]       Min Width        : 0.07
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 2 - M2
[08/01 13:00:39    188s]       Thickness        : 0.14
[08/01 13:00:39    188s]       Min Width        : 0.07
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 3 - M3
[08/01 13:00:39    188s]       Thickness        : 0.14
[08/01 13:00:39    188s]       Min Width        : 0.07
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 4 - M4
[08/01 13:00:39    188s]       Thickness        : 0.28
[08/01 13:00:39    188s]       Min Width        : 0.14
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 5 - M5
[08/01 13:00:39    188s]       Thickness        : 0.28
[08/01 13:00:39    188s]       Min Width        : 0.14
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 6 - M6
[08/01 13:00:39    188s]       Thickness        : 0.28
[08/01 13:00:39    188s]       Min Width        : 0.14
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 7 - M7
[08/01 13:00:39    188s]       Thickness        : 0.8
[08/01 13:00:39    188s]       Min Width        : 0.4
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 8 - M8
[08/01 13:00:39    188s]       Thickness        : 0.8
[08/01 13:00:39    188s]       Min Width        : 0.4
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 9 - M9
[08/01 13:00:39    188s]       Thickness        : 2
[08/01 13:00:39    188s]       Min Width        : 0.8
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] * Layer Id             : 10 - M10
[08/01 13:00:39    188s]       Thickness        : 2
[08/01 13:00:39    188s]       Min Width        : 0.8
[08/01 13:00:39    188s]       Layer Dielectric : 4.1
[08/01 13:00:39    188s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:00:39    188s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:00:39    188s]       RC Corner Indexes            0   
[08/01 13:00:39    188s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:00:39    188s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:00:39    188s] Resistance Scaling Factor    : 1.00000 
[08/01 13:00:39    188s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:00:39    188s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:00:39    188s] Shrink Factor                : 1.00000
[08/01 13:00:39    188s] Saved RC grid cleaned up.
[08/01 13:00:39    188s] 
[08/01 13:00:39    188s] Trim Metal Layers:
[08/01 13:00:39    188s] LayerId::1 widthSet size::1
[08/01 13:00:39    188s] LayerId::2 widthSet size::1
[08/01 13:00:39    188s] LayerId::3 widthSet size::1
[08/01 13:00:39    188s] LayerId::4 widthSet size::1
[08/01 13:00:39    188s] LayerId::5 widthSet size::1
[08/01 13:00:39    188s] LayerId::6 widthSet size::1
[08/01 13:00:39    188s] LayerId::7 widthSet size::1
[08/01 13:00:39    188s] LayerId::8 widthSet size::1
[08/01 13:00:39    188s] LayerId::9 widthSet size::1
[08/01 13:00:39    188s] LayerId::10 widthSet size::1
[08/01 13:00:39    188s] eee: pegSigSF::1.070000
[08/01 13:00:39    188s] Initializing multi-corner resistance tables ...
[08/01 13:00:39    188s] eee: l::1 avDens::0.092042 usedTrk::920.422859 availTrk::10000.000000 sigTrk::920.422859
[08/01 13:00:39    188s] eee: l::2 avDens::0.200452 usedTrk::1388.392497 availTrk::6926.315789 sigTrk::1388.392497
[08/01 13:00:39    188s] eee: l::3 avDens::0.145395 usedTrk::1279.478427 availTrk::8800.000000 sigTrk::1279.478427
[08/01 13:00:39    188s] eee: l::4 avDens::0.107080 usedTrk::439.028464 availTrk::4100.000000 sigTrk::439.028464
[08/01 13:00:39    188s] eee: l::5 avDens::0.036628 usedTrk::95.231607 availTrk::2600.000000 sigTrk::95.231607
[08/01 13:00:39    188s] eee: l::6 avDens::0.028270 usedTrk::60.779999 availTrk::2150.000000 sigTrk::60.779999
[08/01 13:00:39    188s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:00:39    188s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:00:39    188s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:00:39    188s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:00:39    188s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260209 uaWl=1.000000 uaWlH=0.163640 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:00:39    188s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2832.7M)
[08/01 13:00:39    188s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:00:39    188s] Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 20.0032% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 30.0038% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 50.003% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 60.0036% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 70.0022% (CPU Time= 0:00:00.1  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 80.0028% (CPU Time= 0:00:00.2  MEM= 2888.7M)
[08/01 13:00:39    188s] Extracted 90.0034% (CPU Time= 0:00:00.2  MEM= 2888.7M)
[08/01 13:00:39    189s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2888.7M)
[08/01 13:00:39    189s] Number of Extracted Resistors     : 82359
[08/01 13:00:39    189s] Number of Extracted Ground Cap.   : 87811
[08/01 13:00:39    189s] Number of Extracted Coupling Cap. : 142876
[08/01 13:00:39    189s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2864.664M)
[08/01 13:00:39    189s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:00:39    189s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2864.7M)
[08/01 13:00:39    189s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:00:39    189s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 5634 access done (mem: 2868.664M)
[08/01 13:00:39    189s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2868.664M)
[08/01 13:00:39    189s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2868.664M)
[08/01 13:00:39    189s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:00:40    189s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 2868.664M)
[08/01 13:00:40    189s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2868.664M)
[08/01 13:00:40    189s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2868.664M)
[08/01 13:00:40    189s] 
[08/01 13:00:40    189s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:00:40    189s] 
[08/01 13:00:40    189s] TimeStamp Deleting Cell Server End ...
[08/01 13:00:40    189s] Effort level <high> specified for reg2reg path_group
[08/01 13:00:40    189s] All LLGs are deleted
[08/01 13:00:40    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:40    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:40    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2858.2M, EPOCH TIME: 1754078440.322717
[08/01 13:00:40    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2858.2M, EPOCH TIME: 1754078440.322776
[08/01 13:00:40    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2858.2M, EPOCH TIME: 1754078440.323506
[08/01 13:00:40    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:40    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:40    189s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2858.2M, EPOCH TIME: 1754078440.323648
[08/01 13:00:40    189s] Max number of tech site patterns supported in site array is 256.
[08/01 13:00:40    189s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:00:40    189s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2858.2M, EPOCH TIME: 1754078440.325667
[08/01 13:00:40    189s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:00:40    189s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:00:40    189s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2858.2M, EPOCH TIME: 1754078440.326734
[08/01 13:00:40    189s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:00:40    189s] SiteArray: use 319,488 bytes
[08/01 13:00:40    189s] SiteArray: current memory after site array memory allocation 2858.2M
[08/01 13:00:40    189s] SiteArray: FP blocked sites are writable
[08/01 13:00:40    189s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2858.2M, EPOCH TIME: 1754078440.327509
[08/01 13:00:40    189s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2858.2M, EPOCH TIME: 1754078440.330521
[08/01 13:00:40    189s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:00:40    189s] Atter site array init, number of instance map data is 0.
[08/01 13:00:40    189s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2858.2M, EPOCH TIME: 1754078440.330977
[08/01 13:00:40    189s] 
[08/01 13:00:40    189s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:00:40    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2858.2M, EPOCH TIME: 1754078440.331549
[08/01 13:00:40    189s] All LLGs are deleted
[08/01 13:00:40    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:00:40    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:40    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2858.2M, EPOCH TIME: 1754078440.332624
[08/01 13:00:40    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2858.2M, EPOCH TIME: 1754078440.332661
[08/01 13:00:40    189s] OPTC: user 20.0
[08/01 13:00:40    189s] Starting delay calculation for Hold views
[08/01 13:00:40    189s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:00:40    189s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[08/01 13:00:40    189s] AAE DB initialization (MEM=2865.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/01 13:00:40    189s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:00:40    189s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:00:40    189s] #################################################################################
[08/01 13:00:40    189s] # Design Stage: PostRoute
[08/01 13:00:40    189s] # Design Name: top
[08/01 13:00:40    189s] # Design Mode: 45nm
[08/01 13:00:40    189s] # Analysis Mode: MMMC OCV 
[08/01 13:00:40    189s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:00:40    189s] # Signoff Settings: SI On 
[08/01 13:00:40    189s] #################################################################################
[08/01 13:00:40    189s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:00:40    189s] Setting infinite Tws ...
[08/01 13:00:40    189s] First Iteration Infinite Tw... 
[08/01 13:00:40    189s] Calculate late delays in OCV mode...
[08/01 13:00:40    189s] Calculate early delays in OCV mode...
[08/01 13:00:40    189s] Topological Sorting (REAL = 0:00:00.0, MEM = 2865.8M, InitMEM = 2865.8M)
[08/01 13:00:40    189s] Start delay calculation (fullDC) (1 T). (MEM=2865.77)
[08/01 13:00:40    189s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:00:40    189s] 
[08/01 13:00:40    189s] Trim Metal Layers:
[08/01 13:00:40    189s] LayerId::1 widthSet size::1
[08/01 13:00:40    189s] LayerId::2 widthSet size::1
[08/01 13:00:40    189s] LayerId::3 widthSet size::1
[08/01 13:00:40    189s] LayerId::4 widthSet size::1
[08/01 13:00:40    189s] LayerId::5 widthSet size::1
[08/01 13:00:40    189s] LayerId::6 widthSet size::1
[08/01 13:00:40    189s] LayerId::7 widthSet size::1
[08/01 13:00:40    189s] LayerId::8 widthSet size::1
[08/01 13:00:40    189s] LayerId::9 widthSet size::1
[08/01 13:00:40    189s] LayerId::10 widthSet size::1
[08/01 13:00:40    189s] eee: pegSigSF::1.070000
[08/01 13:00:40    189s] Initializing multi-corner resistance tables ...
[08/01 13:00:40    189s] eee: l::1 avDens::0.092042 usedTrk::920.422859 availTrk::10000.000000 sigTrk::920.422859
[08/01 13:00:40    189s] eee: l::2 avDens::0.200452 usedTrk::1388.392497 availTrk::6926.315789 sigTrk::1388.392497
[08/01 13:00:40    189s] eee: l::3 avDens::0.145395 usedTrk::1279.478427 availTrk::8800.000000 sigTrk::1279.478427
[08/01 13:00:40    189s] eee: l::4 avDens::0.107080 usedTrk::439.028464 availTrk::4100.000000 sigTrk::439.028464
[08/01 13:00:40    189s] eee: l::5 avDens::0.036628 usedTrk::95.231607 availTrk::2600.000000 sigTrk::95.231607
[08/01 13:00:40    189s] eee: l::6 avDens::0.028270 usedTrk::60.779999 availTrk::2150.000000 sigTrk::60.779999
[08/01 13:00:40    189s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:00:40    189s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:00:40    189s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:00:40    189s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:00:40    189s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260209 uaWl=1.000000 uaWlH=0.163640 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:00:40    189s] Start AAE Lib Loading. (MEM=2877.38)
[08/01 13:00:40    189s] End AAE Lib Loading. (MEM=2896.46 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 13:00:40    189s] End AAE Lib Interpolated Model. (MEM=2896.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:00:40    189s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2896.461M)
[08/01 13:00:40    189s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2896.5M)
[08/01 13:00:41    191s] Total number of fetched objects 5952
[08/01 13:00:41    191s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:00:41    191s] AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
[08/01 13:00:41    191s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:00:41    191s] End delay calculation. (MEM=2935.23 CPU=0:00:01.3 REAL=0:00:01.0)
[08/01 13:00:41    191s] End delay calculation (fullDC). (MEM=2935.23 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:00:41    191s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2935.2M) ***
[08/01 13:00:42    191s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2927.2M)
[08/01 13:00:42    191s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:00:42    191s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2927.2M)
[08/01 13:00:42    191s] Starting SI iteration 2
[08/01 13:00:42    191s] Calculate late delays in OCV mode...
[08/01 13:00:42    191s] Calculate early delays in OCV mode...
[08/01 13:00:42    191s] Start delay calculation (fullDC) (1 T). (MEM=2893.34)
[08/01 13:00:42    191s] End AAE Lib Interpolated Model. (MEM=2893.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:00:42    191s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:00:42    191s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 5952. 
[08/01 13:00:42    191s] Total number of fetched objects 5952
[08/01 13:00:42    191s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:00:42    191s] AAE_INFO-618: Total number of nets in the design is 5636,  19.4 percent of the nets selected for SI analysis
[08/01 13:00:42    191s] End delay calculation. (MEM=2938.04 CPU=0:00:00.3 REAL=0:00:00.0)
[08/01 13:00:42    191s] End delay calculation (fullDC). (MEM=2938.04 CPU=0:00:00.3 REAL=0:00:00.0)
[08/01 13:00:42    191s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2938.0M) ***
[08/01 13:00:42    191s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:03:12 mem=2938.0M)
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] ------------------------------------------------------------------
[08/01 13:00:42    191s]          time_design Summary
[08/01 13:00:42    191s] ------------------------------------------------------------------
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] Hold views included:
[08/01 13:00:42    191s]  nangate_view_hold 
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] +--------------------+---------+---------+---------+
[08/01 13:00:42    191s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:00:42    191s] +--------------------+---------+---------+---------+
[08/01 13:00:42    191s] |           WNS (ns):| -0.694  | -0.043  | -0.694  |
[08/01 13:00:42    191s] |           TNS (ns):|-273.008 | -17.910 |-258.277 |
[08/01 13:00:42    191s] |    Violating Paths:|  1164   |   580   |   747   |
[08/01 13:00:42    191s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:00:42    191s] +--------------------+---------+---------+---------+
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:00:42    191s] All LLGs are deleted
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.663270
[08/01 13:00:42    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2898.1M, EPOCH TIME: 1754078442.663328
[08/01 13:00:42    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.664075
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2898.1M, EPOCH TIME: 1754078442.664303
[08/01 13:00:42    191s] Max number of tech site patterns supported in site array is 256.
[08/01 13:00:42    191s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:00:42    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2898.1M, EPOCH TIME: 1754078442.666398
[08/01 13:00:42    191s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:00:42    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:00:42    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2898.1M, EPOCH TIME: 1754078442.667479
[08/01 13:00:42    191s] Fast DP-INIT is on for default
[08/01 13:00:42    191s] Atter site array init, number of instance map data is 0.
[08/01 13:00:42    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2898.1M, EPOCH TIME: 1754078442.668246
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:00:42    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2898.1M, EPOCH TIME: 1754078442.668817
[08/01 13:00:42    191s] All LLGs are deleted
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.669899
[08/01 13:00:42    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2898.1M, EPOCH TIME: 1754078442.669930
[08/01 13:00:42    191s] Density: 70.736%
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] ------------------------------------------------------------------
[08/01 13:00:42    191s] All LLGs are deleted
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.671813
[08/01 13:00:42    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2898.1M, EPOCH TIME: 1754078442.671856
[08/01 13:00:42    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.672629
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2898.1M, EPOCH TIME: 1754078442.672773
[08/01 13:00:42    191s] Max number of tech site patterns supported in site array is 256.
[08/01 13:00:42    191s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:00:42    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2898.1M, EPOCH TIME: 1754078442.674943
[08/01 13:00:42    191s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:00:42    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:00:42    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2898.1M, EPOCH TIME: 1754078442.675555
[08/01 13:00:42    191s] Fast DP-INIT is on for default
[08/01 13:00:42    191s] Atter site array init, number of instance map data is 0.
[08/01 13:00:42    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2898.1M, EPOCH TIME: 1754078442.676352
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:00:42    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2898.1M, EPOCH TIME: 1754078442.676896
[08/01 13:00:42    191s] All LLGs are deleted
[08/01 13:00:42    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:00:42    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:00:42    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.1M, EPOCH TIME: 1754078442.678009
[08/01 13:00:42    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2898.1M, EPOCH TIME: 1754078442.678041
[08/01 13:00:42    191s] Reported timing to dir ./timingReports
[08/01 13:00:42    191s] Total CPU time: 3.22 sec
[08/01 13:00:42    191s] Total Real time: 3.0 sec
[08/01 13:00:42    191s] Total Memory Usage: 2864.335938 Mbytes
[08/01 13:00:42    191s] Reset AAE Options
[08/01 13:00:42    191s] *** time_design #6 [finish] : cpu/real = 0:00:03.2/0:00:03.6 (0.9), totSession cpu/real = 0:03:12.0/0:15:28.9 (0.2), mem = 2864.3M
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] =============================================================================================
[08/01 13:00:42    191s]  Final TAT Report : time_design #6                                              21.18-s099_1
[08/01 13:00:42    191s] =============================================================================================
[08/01 13:00:42    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:00:42    191s] ---------------------------------------------------------------------------------------------
[08/01 13:00:42    191s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:00:42    191s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.4 /  0:00:02.3    1.0
[08/01 13:00:42    191s] [ ExtractRC              ]      1   0:00:01.0  (  28.1 % )     0:00:01.0 /  0:00:00.7    0.7
[08/01 13:00:42    191s] [ TimingUpdate           ]      1   0:00:00.5  (  13.1 % )     0:00:02.3 /  0:00:02.3    1.0
[08/01 13:00:42    191s] [ FullDelayCalc          ]      2   0:00:01.8  (  50.7 % )     0:00:01.8 /  0:00:01.8    1.0
[08/01 13:00:42    191s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:00:42    191s] [ GenerateReports        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:00:42    191s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:00:42    191s] ---------------------------------------------------------------------------------------------
[08/01 13:00:42    191s]  time_design #6 TOTAL               0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.2    0.9
[08/01 13:00:42    191s] ---------------------------------------------------------------------------------------------
[08/01 13:00:42    191s] 
[08/01 13:00:42    191s] 0
[08/01 13:00:42    191s] @innovus 72> [08/01 13:01:29    193s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:01:36    199s] 
[08/01 13:01:36    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:36    199s] Summary for sequential cells identification: 
[08/01 13:01:36    199s]   Identified SBFF number: 16
[08/01 13:01:36    199s]   Identified MBFF number: 0
[08/01 13:01:36    199s]   Identified SB Latch number: 0
[08/01 13:01:36    199s]   Identified MB Latch number: 0
[08/01 13:01:36    199s]   Not identified SBFF number: 0
[08/01 13:01:36    199s]   Not identified MBFF number: 0
[08/01 13:01:36    199s]   Not identified SB Latch number: 0
[08/01 13:01:36    199s]   Not identified MB Latch number: 0
[08/01 13:01:36    199s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:36    199s]  Visiting view : nangate_view_setup
[08/01 13:01:36    199s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:36    199s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:36    199s]  Visiting view : nangate_view_hold
[08/01 13:01:36    199s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:36    199s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:36    199s] TLC MultiMap info (StdDelay):
[08/01 13:01:36    199s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:36    199s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:36    199s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:36    199s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:36    199s]  Setting StdDelay to: 8.5ps
[08/01 13:01:36    199s] 
[08/01 13:01:36    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:36    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:2877.6M, EPOCH TIME: 1754078496.257329
[08/01 13:01:36    199s] Processing tracks to init pin-track alignment.
[08/01 13:01:36    199s] z: 2, totalTracks: 1
[08/01 13:01:36    199s] z: 4, totalTracks: 1
[08/01 13:01:36    199s] z: 6, totalTracks: 1
[08/01 13:01:36    199s] z: 8, totalTracks: 1
[08/01 13:01:36    199s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:01:36    199s] All LLGs are deleted
[08/01 13:01:36    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2877.6M, EPOCH TIME: 1754078496.258998
[08/01 13:01:36    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2877.6M, EPOCH TIME: 1754078496.259049
[08/01 13:01:36    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2877.6M, EPOCH TIME: 1754078496.259748
[08/01 13:01:36    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2877.6M, EPOCH TIME: 1754078496.259961
[08/01 13:01:36    199s] Max number of tech site patterns supported in site array is 256.
[08/01 13:01:36    199s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:01:36    199s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2877.6M, EPOCH TIME: 1754078496.261966
[08/01 13:01:36    199s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:01:36    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:01:36    199s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2877.6M, EPOCH TIME: 1754078496.263253
[08/01 13:01:36    199s] Fast DP-INIT is on for default
[08/01 13:01:36    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:01:36    199s] Atter site array init, number of instance map data is 0.
[08/01 13:01:36    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2877.6M, EPOCH TIME: 1754078496.264230
[08/01 13:01:36    199s] 
[08/01 13:01:36    199s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:36    199s] OPERPROF:     Starting CMU at level 3, MEM:2877.6M, EPOCH TIME: 1754078496.264661
[08/01 13:01:36    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2877.6M, EPOCH TIME: 1754078496.265139
[08/01 13:01:36    199s] 
[08/01 13:01:36    199s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:01:36    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2877.6M, EPOCH TIME: 1754078496.265417
[08/01 13:01:36    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2877.6M, EPOCH TIME: 1754078496.265435
[08/01 13:01:36    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2893.6M, EPOCH TIME: 1754078496.265994
[08/01 13:01:36    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2893.6MB).
[08/01 13:01:36    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2893.6M, EPOCH TIME: 1754078496.266981
[08/01 13:01:36    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2893.6M, EPOCH TIME: 1754078496.267014
[08/01 13:01:36    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:36    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:2891.6M, EPOCH TIME: 1754078496.281190
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] Creating Lib Analyzer ...
[08/01 13:01:36    200s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:01:36    200s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:01:36    200s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:01:36    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=2897.6M
[08/01 13:01:36    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=2897.6M
[08/01 13:01:36    200s] Creating Lib Analyzer, finished. 
[08/01 13:01:36    200s] OPERPROF: Starting checkPlace at level 1, MEM:2897.6M, EPOCH TIME: 1754078496.481770
[08/01 13:01:36    200s] Processing tracks to init pin-track alignment.
[08/01 13:01:36    200s] z: 2, totalTracks: 1
[08/01 13:01:36    200s] z: 4, totalTracks: 1
[08/01 13:01:36    200s] z: 6, totalTracks: 1
[08/01 13:01:36    200s] z: 8, totalTracks: 1
[08/01 13:01:36    200s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:01:36    200s] All LLGs are deleted
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2897.6M, EPOCH TIME: 1754078496.483326
[08/01 13:01:36    200s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2897.6M, EPOCH TIME: 1754078496.483370
[08/01 13:01:36    200s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2897.6M, EPOCH TIME: 1754078496.483390
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2897.6M, EPOCH TIME: 1754078496.483557
[08/01 13:01:36    200s] Max number of tech site patterns supported in site array is 256.
[08/01 13:01:36    200s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:01:36    200s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2897.6M, EPOCH TIME: 1754078496.485226
[08/01 13:01:36    200s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:01:36    200s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:01:36    200s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2897.6M, EPOCH TIME: 1754078496.486163
[08/01 13:01:36    200s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:01:36    200s] SiteArray: use 319,488 bytes
[08/01 13:01:36    200s] SiteArray: current memory after site array memory allocation 2897.6M
[08/01 13:01:36    200s] SiteArray: FP blocked sites are writable
[08/01 13:01:36    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:01:36    200s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2897.6M, EPOCH TIME: 1754078496.486996
[08/01 13:01:36    200s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:2897.6M, EPOCH TIME: 1754078496.489891
[08/01 13:01:36    200s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:01:36    200s] Atter site array init, number of instance map data is 0.
[08/01 13:01:36    200s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2897.6M, EPOCH TIME: 1754078496.490245
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:36    200s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2897.6M, EPOCH TIME: 1754078496.490605
[08/01 13:01:36    200s] Begin checking exclusive groups violation ...
[08/01 13:01:36    200s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:01:36    200s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] ...checkPlace normal is done!
[08/01 13:01:36    200s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2897.6M, EPOCH TIME: 1754078496.516960
[08/01 13:01:36    200s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2897.6M, EPOCH TIME: 1754078496.518502
[08/01 13:01:36    200s] All LLGs are deleted
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4688).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2897.6M, EPOCH TIME: 1754078496.519619
[08/01 13:01:36    200s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2897.6M, EPOCH TIME: 1754078496.519660
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF: Finished checkPlace at level 1, CPU:0.038, REAL:0.038, MEM:2897.6M, EPOCH TIME: 1754078496.519922
[08/01 13:01:36    200s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 5634 access done (mem: 2897.641M)
[08/01 13:01:36    200s] All LLGs are deleted
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2897.6M, EPOCH TIME: 1754078496.575439
[08/01 13:01:36    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2897.6M, EPOCH TIME: 1754078496.575494
[08/01 13:01:36    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2897.6M, EPOCH TIME: 1754078496.576231
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2897.6M, EPOCH TIME: 1754078496.576411
[08/01 13:01:36    200s] Max number of tech site patterns supported in site array is 256.
[08/01 13:01:36    200s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:01:36    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2897.6M, EPOCH TIME: 1754078496.578251
[08/01 13:01:36    200s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:01:36    200s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:01:36    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2897.6M, EPOCH TIME: 1754078496.579145
[08/01 13:01:36    200s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:01:36    200s] SiteArray: use 319,488 bytes
[08/01 13:01:36    200s] SiteArray: current memory after site array memory allocation 2897.6M
[08/01 13:01:36    200s] SiteArray: FP blocked sites are writable
[08/01 13:01:36    200s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2897.6M, EPOCH TIME: 1754078496.579871
[08/01 13:01:36    200s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2897.6M, EPOCH TIME: 1754078496.582688
[08/01 13:01:36    200s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:01:36    200s] Atter site array init, number of instance map data is 0.
[08/01 13:01:36    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.007, MEM:2897.6M, EPOCH TIME: 1754078496.583138
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:36    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.008, MEM:2897.6M, EPOCH TIME: 1754078496.583757
[08/01 13:01:36    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:36    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:01:36    200s] Deleting Lib Analyzer.
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Deleting Cell Server End ...
[08/01 13:01:36    200s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:36    200s] Summary for sequential cells identification: 
[08/01 13:01:36    200s]   Identified SBFF number: 16
[08/01 13:01:36    200s]   Identified MBFF number: 0
[08/01 13:01:36    200s]   Identified SB Latch number: 0
[08/01 13:01:36    200s]   Identified MB Latch number: 0
[08/01 13:01:36    200s]   Not identified SBFF number: 0
[08/01 13:01:36    200s]   Not identified MBFF number: 0
[08/01 13:01:36    200s]   Not identified SB Latch number: 0
[08/01 13:01:36    200s]   Not identified MB Latch number: 0
[08/01 13:01:36    200s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:36    200s]  Visiting view : nangate_view_setup
[08/01 13:01:36    200s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:36    200s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:36    200s]  Visiting view : nangate_view_hold
[08/01 13:01:36    200s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:36    200s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:36    200s] TLC MultiMap info (StdDelay):
[08/01 13:01:36    200s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:36    200s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:36    200s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:36    200s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:36    200s]  Setting StdDelay to: 8.5ps
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] TimeStamp Deleting Cell Server End ...
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] =============================================================================================
[08/01 13:01:36    200s]  Step TAT Report : InitOpt #1 / opt_design #2                                   21.18-s099_1
[08/01 13:01:36    200s] =============================================================================================
[08/01 13:01:36    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:01:36    200s] ---------------------------------------------------------------------------------------------
[08/01 13:01:36    200s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:36    200s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:01:36    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:36    200s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:36    200s] [ CheckPlace             ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:01:36    200s] [ MISC                   ]          0:00:06.9  (  97.1 % )     0:00:06.9 /  0:00:06.8    1.0
[08/01 13:01:36    200s] ---------------------------------------------------------------------------------------------
[08/01 13:01:36    200s]  InitOpt #1 TOTAL                   0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.0    1.0
[08/01 13:01:36    200s] ---------------------------------------------------------------------------------------------
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] 
[08/01 13:01:36    200s] Trim Metal Layers:
[08/01 13:01:36    200s] LayerId::1 widthSet size::1
[08/01 13:01:36    200s] LayerId::2 widthSet size::1
[08/01 13:01:36    200s] LayerId::3 widthSet size::1
[08/01 13:01:36    200s] LayerId::4 widthSet size::1
[08/01 13:01:36    200s] LayerId::5 widthSet size::1
[08/01 13:01:36    200s] LayerId::6 widthSet size::1
[08/01 13:01:36    200s] LayerId::7 widthSet size::1
[08/01 13:01:36    200s] LayerId::8 widthSet size::1
[08/01 13:01:36    200s] LayerId::9 widthSet size::1
[08/01 13:01:36    200s] LayerId::10 widthSet size::1
[08/01 13:01:36    200s] eee: pegSigSF::1.070000
[08/01 13:01:36    200s] eee: l::1 avDens::0.092042 usedTrk::920.422859 availTrk::10000.000000 sigTrk::920.422859
[08/01 13:01:36    200s] eee: l::2 avDens::0.200452 usedTrk::1388.392497 availTrk::6926.315789 sigTrk::1388.392497
[08/01 13:01:36    200s] eee: l::3 avDens::0.145395 usedTrk::1279.478427 availTrk::8800.000000 sigTrk::1279.478427
[08/01 13:01:36    200s] eee: l::4 avDens::0.107080 usedTrk::439.028464 availTrk::4100.000000 sigTrk::439.028464
[08/01 13:01:36    200s] eee: l::5 avDens::0.036628 usedTrk::95.231607 availTrk::2600.000000 sigTrk::95.231607
[08/01 13:01:36    200s] eee: l::6 avDens::0.028270 usedTrk::60.779999 availTrk::2150.000000 sigTrk::60.779999
[08/01 13:01:36    200s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:01:36    200s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:01:36    200s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:01:36    200s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:01:36    200s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260209 uaWl=1.000000 uaWlH=0.163640 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:01:36    200s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:01:37    200s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2937.641M)
[08/01 13:01:37    200s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:01:37    200s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 5634 access done (mem: 2937.641M)
[08/01 13:01:37    200s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2937.641M)
[08/01 13:01:37    200s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2937.641M)
[08/01 13:01:37    200s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:01:37    200s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 2937.641M)
[08/01 13:01:37    200s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2937.641M)
[08/01 13:01:37    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2937.6M, EPOCH TIME: 1754078497.633964
[08/01 13:01:37    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] 
[08/01 13:01:37    200s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:37    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2937.6M, EPOCH TIME: 1754078497.637621
[08/01 13:01:37    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:37    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2966.3M, EPOCH TIME: 1754078497.644362
[08/01 13:01:37    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] 
[08/01 13:01:37    200s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:37    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2966.3M, EPOCH TIME: 1754078497.647515
[08/01 13:01:37    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:37    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:37    200s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:01:37    200s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2966.258M)
[08/01 13:01:37    200s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2966.3M)
[08/01 13:01:37    200s] 
[08/01 13:01:37    200s] Trim Metal Layers:
[08/01 13:01:37    200s] LayerId::1 widthSet size::1
[08/01 13:01:37    200s] LayerId::2 widthSet size::1
[08/01 13:01:37    200s] LayerId::3 widthSet size::1
[08/01 13:01:37    200s] LayerId::4 widthSet size::1
[08/01 13:01:37    200s] LayerId::5 widthSet size::1
[08/01 13:01:37    200s] LayerId::6 widthSet size::1
[08/01 13:01:37    200s] LayerId::7 widthSet size::1
[08/01 13:01:37    200s] LayerId::8 widthSet size::1
[08/01 13:01:37    200s] LayerId::9 widthSet size::1
[08/01 13:01:37    200s] LayerId::10 widthSet size::1
[08/01 13:01:37    200s] eee: pegSigSF::1.070000
[08/01 13:01:37    200s] eee: l::1 avDens::0.092042 usedTrk::920.422859 availTrk::10000.000000 sigTrk::920.422859
[08/01 13:01:37    200s] eee: l::2 avDens::0.200452 usedTrk::1388.392497 availTrk::6926.315789 sigTrk::1388.392497
[08/01 13:01:37    200s] eee: l::3 avDens::0.145395 usedTrk::1279.478427 availTrk::8800.000000 sigTrk::1279.478427
[08/01 13:01:37    200s] eee: l::4 avDens::0.107080 usedTrk::439.028464 availTrk::4100.000000 sigTrk::439.028464
[08/01 13:01:37    200s] eee: l::5 avDens::0.036628 usedTrk::95.231607 availTrk::2600.000000 sigTrk::95.231607
[08/01 13:01:37    200s] eee: l::6 avDens::0.028270 usedTrk::60.779999 availTrk::2150.000000 sigTrk::60.779999
[08/01 13:01:37    200s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:01:37    200s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:01:37    200s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:01:37    200s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:01:37    201s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260209 uaWl=1.000000 uaWlH=0.163640 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:01:37    201s] End AAE Lib Interpolated Model. (MEM=2966.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] Creating Lib Analyzer ...
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:37    201s] Summary for sequential cells identification: 
[08/01 13:01:37    201s]   Identified SBFF number: 16
[08/01 13:01:37    201s]   Identified MBFF number: 0
[08/01 13:01:37    201s]   Identified SB Latch number: 0
[08/01 13:01:37    201s]   Identified MB Latch number: 0
[08/01 13:01:37    201s]   Not identified SBFF number: 0
[08/01 13:01:37    201s]   Not identified MBFF number: 0
[08/01 13:01:37    201s]   Not identified SB Latch number: 0
[08/01 13:01:37    201s]   Not identified MB Latch number: 0
[08/01 13:01:37    201s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:37    201s]  Visiting view : nangate_view_setup
[08/01 13:01:37    201s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:37    201s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:37    201s]  Visiting view : nangate_view_hold
[08/01 13:01:37    201s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:37    201s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:37    201s] TLC MultiMap info (StdDelay):
[08/01 13:01:37    201s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:37    201s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:37    201s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:37    201s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:37    201s]  Setting StdDelay to: 8.5ps
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:37    201s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:01:37    201s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:01:37    201s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:01:37    201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:21 mem=2966.3M
[08/01 13:01:37    201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:21 mem=2966.3M
[08/01 13:01:37    201s] Creating Lib Analyzer, finished. 
[08/01 13:01:37    201s] Effort level <high> specified for reg2reg path_group
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:01:37    201s] Deleting Lib Analyzer.
[08/01 13:01:37    201s] 
[08/01 13:01:37    201s] TimeStamp Deleting Cell Server End ...
[08/01 13:01:38    201s] Setting infinite Tws ...
[08/01 13:01:38    201s] First Iteration Infinite Tw... 
[08/01 13:01:38    201s] Calculate late delays in OCV mode...
[08/01 13:01:38    201s] Calculate early delays in OCV mode...
[08/01 13:01:38    201s] Topological Sorting (REAL = 0:00:00.0, MEM = 2964.3M, InitMEM = 2964.3M)
[08/01 13:01:38    201s] End AAE Lib Interpolated Model. (MEM=2975.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:39    203s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:39    203s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2991.6M) ***
[08/01 13:01:39    203s] Calculate late delays in OCV mode...
[08/01 13:01:39    203s] Calculate early delays in OCV mode...
[08/01 13:01:39    203s] End AAE Lib Interpolated Model. (MEM=2960.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:40    203s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2973.4M) ***
[08/01 13:01:41    204s] Setting infinite Tws ...
[08/01 13:01:41    204s] First Iteration Infinite Tw... 
[08/01 13:01:41    204s] Calculate early delays in OCV mode...
[08/01 13:01:41    204s] Calculate late delays in OCV mode...
[08/01 13:01:41    204s] Topological Sorting (REAL = 0:00:00.0, MEM = 2969.6M, InitMEM = 2969.6M)
[08/01 13:01:41    204s] End AAE Lib Interpolated Model. (MEM=2981.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:42    205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:42    205s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2970.8M) ***
[08/01 13:01:42    206s] Calculate early delays in OCV mode...
[08/01 13:01:42    206s] Calculate late delays in OCV mode...
[08/01 13:01:42    206s] End AAE Lib Interpolated Model. (MEM=2936.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:01:42    206s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2980.6M) ***
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] Creating Lib Analyzer ...
[08/01 13:01:43    206s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:43    206s] Summary for sequential cells identification: 
[08/01 13:01:43    206s]   Identified SBFF number: 16
[08/01 13:01:43    206s]   Identified MBFF number: 0
[08/01 13:01:43    206s]   Identified SB Latch number: 0
[08/01 13:01:43    206s]   Identified MB Latch number: 0
[08/01 13:01:43    206s]   Not identified SBFF number: 0
[08/01 13:01:43    206s]   Not identified MBFF number: 0
[08/01 13:01:43    206s]   Not identified SB Latch number: 0
[08/01 13:01:43    206s]   Not identified MB Latch number: 0
[08/01 13:01:43    206s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:43    206s]  Visiting view : nangate_view_setup
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:43    206s]  Visiting view : nangate_view_hold
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:43    206s] TLC MultiMap info (StdDelay):
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:43    206s]  Setting StdDelay to: 8.5ps
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:43    206s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:01:43    206s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:01:43    206s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:01:43    206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:26 mem=2996.6M
[08/01 13:01:43    206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:26 mem=2996.6M
[08/01 13:01:43    206s] Creating Lib Analyzer, finished. 
[08/01 13:01:43    206s] *info: category slack lower bound [L 0.0] default
[08/01 13:01:43    206s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:01:43    206s] --------------------------------------------------- 
[08/01 13:01:43    206s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:01:43    206s] --------------------------------------------------- 
[08/01 13:01:43    206s]          WNS    reg2regWNS
[08/01 13:01:43    206s]     0.054 ns      0.054 ns
[08/01 13:01:43    206s] --------------------------------------------------- 
[08/01 13:01:43    206s]   Timing/DRV Snapshot: (REF)
[08/01 13:01:43    206s]      Weighted WNS: 0.000
[08/01 13:01:43    206s]       All  PG WNS: 0.000
[08/01 13:01:43    206s]       High PG WNS: 0.000
[08/01 13:01:43    206s]       All  PG TNS: 0.000
[08/01 13:01:43    206s]       High PG TNS: 0.000
[08/01 13:01:43    206s]       Low  PG TNS: 0.000
[08/01 13:01:43    206s]          Tran DRV: 1 (1)
[08/01 13:01:43    206s]           Cap DRV: 0 (0)
[08/01 13:01:43    206s]        Fanout DRV: 0 (0)
[08/01 13:01:43    206s]            Glitch: 0 (0)
[08/01 13:01:43    206s]    Category Slack: { [L, 0.054] [H, 0.054] }
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:01:43    206s] Deleting Lib Analyzer.
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Deleting Cell Server End ...
[08/01 13:01:43    206s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:43    206s] Summary for sequential cells identification: 
[08/01 13:01:43    206s]   Identified SBFF number: 16
[08/01 13:01:43    206s]   Identified MBFF number: 0
[08/01 13:01:43    206s]   Identified SB Latch number: 0
[08/01 13:01:43    206s]   Identified MB Latch number: 0
[08/01 13:01:43    206s]   Not identified SBFF number: 0
[08/01 13:01:43    206s]   Not identified MBFF number: 0
[08/01 13:01:43    206s]   Not identified SB Latch number: 0
[08/01 13:01:43    206s]   Not identified MB Latch number: 0
[08/01 13:01:43    206s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:43    206s]  Visiting view : nangate_view_setup
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:43    206s]  Visiting view : nangate_view_hold
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:43    206s] TLC MultiMap info (StdDelay):
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:43    206s]  Setting StdDelay to: 8.5ps
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Deleting Cell Server End ...
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] Creating Lib Analyzer ...
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:01:43    206s] Summary for sequential cells identification: 
[08/01 13:01:43    206s]   Identified SBFF number: 16
[08/01 13:01:43    206s]   Identified MBFF number: 0
[08/01 13:01:43    206s]   Identified SB Latch number: 0
[08/01 13:01:43    206s]   Identified MB Latch number: 0
[08/01 13:01:43    206s]   Not identified SBFF number: 0
[08/01 13:01:43    206s]   Not identified MBFF number: 0
[08/01 13:01:43    206s]   Not identified SB Latch number: 0
[08/01 13:01:43    206s]   Not identified MB Latch number: 0
[08/01 13:01:43    206s]   Number of sequential cells which are not FFs: 13
[08/01 13:01:43    206s]  Visiting view : nangate_view_setup
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:01:43    206s]  Visiting view : nangate_view_hold
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:43    206s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:43    206s] TLC MultiMap info (StdDelay):
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:01:43    206s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:01:43    206s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:01:43    206s]  Setting StdDelay to: 8.5ps
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:01:43    206s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:01:43    206s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:01:43    206s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:01:43    206s] 
[08/01 13:01:43    206s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:01:43    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=3015.6M
[08/01 13:01:43    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=3015.6M
[08/01 13:01:43    207s] Creating Lib Analyzer, finished. 
[08/01 13:01:43    207s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:01:43    207s] =================================================================
[08/01 13:01:43    207s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:01:43    207s] ------------------------------------------------------------------
[08/01 13:01:43    207s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:01:43    207s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:01:43    207s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:01:43    207s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:01:43    207s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:01:43    207s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:01:43    207s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:01:43    207s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:01:43    207s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:01:43    207s] =================================================================
[08/01 13:01:43    207s] Hold Timer stdDelay =  6.0ps
[08/01 13:01:43    207s]  Visiting view : nangate_view_hold
[08/01 13:01:43    207s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:01:43    207s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:01:43    207s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:01:43    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3015.6M, EPOCH TIME: 1754078503.758969
[08/01 13:01:43    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:43    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3015.6M, EPOCH TIME: 1754078503.761917
[08/01 13:01:43    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:43    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3015.6M, EPOCH TIME: 1754078503.804492
[08/01 13:01:43    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:43    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3015.6M, EPOCH TIME: 1754078503.807325
[08/01 13:01:43    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:43    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s] =============================================================================================
[08/01 13:01:43    207s]  Step TAT Report : BuildHoldData #1 / opt_design #2                             21.18-s099_1
[08/01 13:01:43    207s] =============================================================================================
[08/01 13:01:43    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:01:43    207s] ---------------------------------------------------------------------------------------------
[08/01 13:01:43    207s] [ ViewPruning            ]      8   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:01:43    207s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[08/01 13:01:43    207s] [ DrvReport              ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:01:43    207s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:01:43    207s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:43    207s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.2
[08/01 13:01:43    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:43    207s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:01:43    207s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:43    207s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:01:43    207s] [ TimingUpdate           ]      6   0:00:01.3  (  21.6 % )     0:00:04.9 /  0:00:04.8    1.0
[08/01 13:01:43    207s] [ FullDelayCalc          ]      4   0:00:03.2  (  54.2 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 13:01:43    207s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:01:43    207s] [ MISC                   ]          0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:01:43    207s] ---------------------------------------------------------------------------------------------
[08/01 13:01:43    207s]  BuildHoldData #1 TOTAL             0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:05.9    1.0
[08/01 13:01:43    207s] ---------------------------------------------------------------------------------------------
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.25
[08/01 13:01:43    207s] #optDebug: Start CG creation (mem=2960.6M)
[08/01 13:01:43    207s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:01:43    207s] (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgPrt (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgEgp (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgPbk (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgNrb(cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgObs (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgCon (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s]  ...processing cgPdm (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3140.3M)
[08/01 13:01:43    207s] HoldSingleBuffer minRootGain=0.000
[08/01 13:01:43    207s] HoldSingleBuffer minRootGain=0.000
[08/01 13:01:43    207s] HoldSingleBuffer minRootGain=0.000
[08/01 13:01:43    207s] HoldSingleBuffer minRootGain=0.000
[08/01 13:01:43    207s] --------------------------------------------------- 
[08/01 13:01:43    207s]    Hold Timing Summary  - Initial 
[08/01 13:01:43    207s] --------------------------------------------------- 
[08/01 13:01:43    207s]  Target slack:       0.0000 ns
[08/01 13:01:43    207s]  View: nangate_view_hold 
[08/01 13:01:43    207s]    WNS:      -0.6942
[08/01 13:01:43    207s]    TNS:    -273.0075
[08/01 13:01:43    207s]    VP :         1164
[08/01 13:01:43    207s]    Worst hold path end point: result_reg_reg[3><3]/RN 
[08/01 13:01:43    207s] --------------------------------------------------- 
[08/01 13:01:43    207s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:01:43    207s] ### Creating PhyDesignMc. totSessionCpu=0:03:27 mem=3159.4M
[08/01 13:01:43    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:3159.4M, EPOCH TIME: 1754078503.909319
[08/01 13:01:43    207s] Processing tracks to init pin-track alignment.
[08/01 13:01:43    207s] z: 2, totalTracks: 1
[08/01 13:01:43    207s] z: 4, totalTracks: 1
[08/01 13:01:43    207s] z: 6, totalTracks: 1
[08/01 13:01:43    207s] z: 8, totalTracks: 1
[08/01 13:01:43    207s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:01:43    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3159.4M, EPOCH TIME: 1754078503.911590
[08/01 13:01:43    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:43    207s] 
[08/01 13:01:43    207s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:01:43    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3159.4M, EPOCH TIME: 1754078503.914774
[08/01 13:01:43    207s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3159.4M, EPOCH TIME: 1754078503.914824
[08/01 13:01:43    207s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3175.4M, EPOCH TIME: 1754078503.915459
[08/01 13:01:43    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3175.4MB).
[08/01 13:01:43    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:3175.4M, EPOCH TIME: 1754078503.915827
[08/01 13:01:43    207s] TotalInstCnt at PhyDesignMc Initialization: 4688
[08/01 13:01:43    207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=3175.4M
[08/01 13:01:43    207s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3175.4M, EPOCH TIME: 1754078503.929672
[08/01 13:01:43    207s] Found 0 hard placement blockage before merging.
[08/01 13:01:43    207s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3175.4M, EPOCH TIME: 1754078503.929761
[08/01 13:01:43    207s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:01:44    207s] ### Creating RouteCongInterface, started
[08/01 13:01:44    207s] {MMLU 0 8 5634}
[08/01 13:01:44    207s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=3175.4M
[08/01 13:01:44    207s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=3175.4M
[08/01 13:01:44    207s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
------------------------------------------------------------------
[08/01 13:01:44    207s] *info: Hold Batch Commit is enabled
[08/01 13:01:44    207s] *info: Levelized Batch Commit is enabled
[08/01 13:01:44    207s] Worst hold path end point:
[08/01 13:01:44    207s]   result_reg_reg[3><3]/RN
[08/01 13:01:44    207s]     net: rst_n (nrTerm=583)
[08/01 13:01:44    207s] Worst hold path end point:
[08/01 13:01:44    207s]   result_reg_reg[3><3]/RN
[08/01 13:01:44    207s]     net: rst_n (nrTerm=583)
[08/01 13:01:44    207s] 
[08/01 13:01:44    207s] Capturing REF for hold ...
[08/01 13:01:44    207s]    Hold Timing Snapshot: (REF)
[08/01 13:01:44    207s]              All PG WNS: -0.694
[08/01 13:01:44    207s]              All PG TNS: -273.007
[08/01 13:01:44    207s] Worst hold path end point:
[08/01 13:01:44    207s]   result_reg_reg[3><3]/RN
[08/01 13:01:44    207s]     net: rst_n (nrTerm=583)
[08/01 13:01:46    210s] Worst hold path end point:
[08/01 13:01:46    210s]   result_reg_reg[3><3]/RN
[08/01 13:01:46    210s]     net: rst_n (nrTerm=583)
[08/01 13:01:49    212s] Worst hold path end point:
[08/01 13:01:49    212s]   result_reg_reg[3><3]/RN
[08/01 13:01:49    212s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] Capturing REF for hold ...
[08/01 13:01:50    213s]    Hold Timing Snapshot: (REF)
[08/01 13:01:50    213s]              All PG WNS: -0.694
[08/01 13:01:50    213s]              All PG TNS: -253.368
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]    Hold Timing Summary  - Phase I 
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]  Target slack:       0.0000 ns
[08/01 13:01:50    213s]  View: nangate_view_hold 
[08/01 13:01:50    213s]    WNS:      -0.6942
[08/01 13:01:50    213s]    TNS:    -253.3680
[08/01 13:01:50    213s]    VP :          582
[08/01 13:01:50    213s]    Worst hold path end point: result_reg_reg[3><3]/RN 
[08/01 13:01:50    213s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.549%
------------------------------------------------------------------
[08/01 13:01:50    213s] *info: Hold Batch Commit is enabled
[08/01 13:01:50    213s] *info: Levelized Batch Commit is enabled
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] Capturing REF for hold ...
[08/01 13:01:50    213s]    Hold Timing Snapshot: (REF)
[08/01 13:01:50    213s]              All PG WNS: -0.694
[08/01 13:01:50    213s]              All PG TNS: -253.368
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]    Hold Timing Summary  - Phase II 
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]  Target slack:       0.0000 ns
[08/01 13:01:50    213s]  View: nangate_view_hold 
[08/01 13:01:50    213s]    WNS:      -0.6942
[08/01 13:01:50    213s]    TNS:    -253.3680
[08/01 13:01:50    213s]    VP :          582
[08/01 13:01:50    213s]    Worst hold path end point: result_reg_reg[3><3]/RN 
[08/01 13:01:50    213s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.549%
------------------------------------------------------------------
[08/01 13:01:50    213s] *info: Hold Batch Commit is enabled
[08/01 13:01:50    213s] *info: Levelized Batch Commit is enabled
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] Worst hold path end point:
[08/01 13:01:50    213s]   result_reg_reg[3><3]/RN
[08/01 13:01:50    213s]     net: rst_n (nrTerm=583)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] Capturing REF for hold ...
[08/01 13:01:50    213s]    Hold Timing Snapshot: (REF)
[08/01 13:01:50    213s]              All PG WNS: -0.694
[08/01 13:01:50    213s]              All PG TNS: -253.368
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]    Hold Timing Summary  - Phase III 
[08/01 13:01:50    213s] --------------------------------------------------- 
[08/01 13:01:50    213s]  Target slack:       0.0000 ns
[08/01 13:01:50    213s]  View: nangate_view_hold 
[08/01 13:01:50    213s]    WNS:      -0.6942
[08/01 13:01:50    213s]    TNS:    -253.3680
[08/01 13:01:50    213s]    VP :          582
[08/01 13:01:50    213s]    Worst hold path end point: result_reg_reg[3><3]/RN 
[08/01 13:01:50    213s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.549%
------------------------------------------------------------------
[08/01 13:01:50    213s] *info:          in which 997 termBuffering
[08/01 13:01:50    213s] *info:          in which 0 dummyBuffering
[08/01 13:01:50    213s]  (3.0, 	16.234) (4.0, 	8.115) (7.0, 	4.066) (3.0, 	23.843) (5.0, 	8.008)GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.25
[08/01 13:01:50    213s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:01:50    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3164.3M, EPOCH TIME: 1754078510.338398
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6140).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3080.3M, EPOCH TIME: 1754078510.354227
[08/01 13:01:50    213s] TotalInstCnt at PhyDesignMc Destruction: 6140
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] =============================================================================================
[08/01 13:01:50    213s]  Step TAT Report : HoldOpt #1 / opt_design #2                                   21.18-s099_1
[08/01 13:01:50    213s] =============================================================================================
[08/01 13:01:50    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:01:50    213s] ---------------------------------------------------------------------------------------------
[08/01 13:01:50    213s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:01:50    213s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:01:50    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:01:50    213s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 13:01:50    213s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:01:50    213s] [ OptimizationStep       ]      4   0:00:00.0  (   0.2 % )     0:00:06.1 /  0:00:06.1    1.0
[08/01 13:01:50    213s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.3 % )     0:00:06.1 /  0:00:06.1    1.0
[08/01 13:01:50    213s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ OptEval                ]      7   0:00:03.3  (  49.8 % )     0:00:03.3 /  0:00:03.2    1.0
[08/01 13:01:50    213s] [ OptCommit              ]      7   0:00:00.1  (   1.9 % )     0:00:02.7 /  0:00:02.6    1.0
[08/01 13:01:50    213s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   0.8 % )     0:00:00.6 /  0:00:00.5    1.0
[08/01 13:01:50    213s] [ IncrDelayCalc          ]     21   0:00:00.5  (   7.6 % )     0:00:00.5 /  0:00:00.5    0.9
[08/01 13:01:50    213s] [ HoldReEval             ]      6   0:00:01.6  (  24.3 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 13:01:50    213s] [ HoldCollectNode        ]     13   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:01:50    213s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ HoldBottleneckCount    ]      8   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 13:01:50    213s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.3
[08/01 13:01:50    213s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:01:50    213s] [ HoldDBCommit           ]      6   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:01:50    213s] [ HoldTimerCalcSummary   ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ TimingUpdate           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:01:50    213s] [ TimingReport           ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:01:50    213s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:01:50    213s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 13:01:50    213s] ---------------------------------------------------------------------------------------------
[08/01 13:01:50    213s]  HoldOpt #1 TOTAL                   0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 13:01:50    213s] ---------------------------------------------------------------------------------------------
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3080.3M, EPOCH TIME: 1754078510.357852
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:50    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3080.3M, EPOCH TIME: 1754078510.361209
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s]   DRV Snapshot: (TGT)
[08/01 13:01:50    213s]          Tran DRV: 1 (1)
[08/01 13:01:50    213s]           Cap DRV: 0 (0)
[08/01 13:01:50    213s]        Fanout DRV: 0 (0)
[08/01 13:01:50    213s]            Glitch: 0 (0)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] Recovery Manager:
[08/01 13:01:50    213s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:01:50    213s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:01:50    213s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:01:50    213s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]   DRV Snapshot: (REF)
[08/01 13:01:50    213s]          Tran DRV: 1 (1)
[08/01 13:01:50    213s]           Cap DRV: 0 (0)
[08/01 13:01:50    213s]        Fanout DRV: 0 (0)
[08/01 13:01:50    213s]            Glitch: 0 (0)
[08/01 13:01:50    213s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3118.7M, EPOCH TIME: 1754078510.458163
[08/01 13:01:50    213s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3118.7M, EPOCH TIME: 1754078510.458217
[08/01 13:01:50    213s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3118.7M, EPOCH TIME: 1754078510.458245
[08/01 13:01:50    213s] Processing tracks to init pin-track alignment.
[08/01 13:01:50    213s] z: 2, totalTracks: 1
[08/01 13:01:50    213s] z: 4, totalTracks: 1
[08/01 13:01:50    213s] z: 6, totalTracks: 1
[08/01 13:01:50    213s] z: 8, totalTracks: 1
[08/01 13:01:50    213s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:01:50    213s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3118.7M, EPOCH TIME: 1754078510.460887
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:01:50    213s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:3118.7M, EPOCH TIME: 1754078510.464039
[08/01 13:01:50    213s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3118.7M, EPOCH TIME: 1754078510.464077
[08/01 13:01:50    213s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1754078510.464420
[08/01 13:01:50    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3118.7MB).
[08/01 13:01:50    213s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:3118.7M, EPOCH TIME: 1754078510.464860
[08/01 13:01:50    213s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:3118.7M, EPOCH TIME: 1754078510.464875
[08/01 13:01:50    213s] TDRefine: refinePlace mode is spiral
[08/01 13:01:50    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.17
[08/01 13:01:50    213s] OPERPROF:   Starting RefinePlace at level 2, MEM:3118.7M, EPOCH TIME: 1754078510.464908
[08/01 13:01:50    213s] Total net bbox length = 5.347e+04 (2.672e+04 2.675e+04) (ext = 1.066e+04)
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:50    213s] (I)      Default pattern map key = top_default.
[08/01 13:01:50    213s] (I)      Default pattern map key = top_default.
[08/01 13:01:50    213s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3118.7M, EPOCH TIME: 1754078510.469093
[08/01 13:01:50    213s] Starting refinePlace ...
[08/01 13:01:50    213s] (I)      Default pattern map key = top_default.
[08/01 13:01:50    213s] One DDP V2 for no tweak run.
[08/01 13:01:50    213s] (I)      Default pattern map key = top_default.
[08/01 13:01:50    213s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3118.7M, EPOCH TIME: 1754078510.476034
[08/01 13:01:50    213s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:01:50    213s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3118.7M, EPOCH TIME: 1754078510.476081
[08/01 13:01:50    213s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1754078510.476137
[08/01 13:01:50    213s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3118.7M, EPOCH TIME: 1754078510.476153
[08/01 13:01:50    213s] DDP markSite nrRow 83 nrJob 83
[08/01 13:01:50    213s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1754078510.476260
[08/01 13:01:50    213s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1754078510.476279
[08/01 13:01:50    213s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:01:50    213s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3118.7MB) @(0:03:34 - 0:03:34).
[08/01 13:01:50    213s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:01:50    213s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:01:50    213s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:01:50    213s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:01:50    213s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:01:50    213s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:01:50    213s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:01:50    213s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3086.7MB) @(0:03:34 - 0:03:34).
[08/01 13:01:50    213s] Statistics of distance of Instance movement in refine placement:
[08/01 13:01:50    213s]   maximum (X+Y) =         0.00 um
[08/01 13:01:50    213s]   mean    (X+Y) =         0.00 um
[08/01 13:01:50    213s] Total instances moved : 0
[08/01 13:01:50    213s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.109, REAL:0.111, MEM:3086.7M, EPOCH TIME: 1754078510.579644
[08/01 13:01:50    213s] Total net bbox length = 5.347e+04 (2.672e+04 2.675e+04) (ext = 1.066e+04)
[08/01 13:01:50    213s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3086.7MB) @(0:03:34 - 0:03:34).
[08/01 13:01:50    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.17
[08/01 13:01:50    213s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.115, REAL:0.116, MEM:3086.7M, EPOCH TIME: 1754078510.580882
[08/01 13:01:50    213s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3086.7M, EPOCH TIME: 1754078510.580902
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6140).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.011, MEM:3048.7M, EPOCH TIME: 1754078510.591674
[08/01 13:01:50    213s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.132, REAL:0.134, MEM:3048.7M, EPOCH TIME: 1754078510.591719
[08/01 13:01:50    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3048.7M, EPOCH TIME: 1754078510.598365
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:50    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3048.7M, EPOCH TIME: 1754078510.601507
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3112.8M, EPOCH TIME: 1754078510.667480
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:01:50    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3112.8M, EPOCH TIME: 1754078510.670371
[08/01 13:01:50    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:01:50    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:01:50    213s] 
[08/01 13:01:50    213s] ### Time Record (route_global_detail) is installed.
[08/01 13:01:50    213s] ### Time Record (Pre Callback) is installed.
[08/01 13:01:50    214s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 6407 access done (mem: 3036.281M)
[08/01 13:01:50    214s] ### Time Record (Pre Callback) is uninstalled.
[08/01 13:01:50    214s] ### Time Record (DB Import) is installed.
[08/01 13:01:50    214s] ### Time Record (Timing Data Generation) is installed.
[08/01 13:01:50    214s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 13:01:50    214s] ### Net info: total nets: 7088
[08/01 13:01:50    214s] ### Net info: dirty nets: 0
[08/01 13:01:50    214s] ### Net info: marked as disconnected nets: 0
[08/01 13:01:50    214s] ### Net info: fully routed nets: 6051
[08/01 13:01:50    214s] ### Net info: trivial (< 2 pins) nets: 40
[08/01 13:01:50    214s] ### Net info: unrouted nets: 997
[08/01 13:01:50    214s] ### Net info: re-extraction nets: 0
[08/01 13:01:50    214s] ### Net info: ignored nets: 0
[08/01 13:01:50    214s] ### Net info: skip routing nets: 0
[08/01 13:01:50    214s] ### import design signature (39): route=1783477738 fixed_route=103624625 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1916840677 dirty_area=0 del_dirty_area=0 cell=242555059 placement=199839405 pin_access=1860642742 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:01:50    214s] ### Time Record (DB Import) is uninstalled.
[08/01 13:01:50    214s] #RTESIG:78da9591c14ec3300c8639ef29ac6c87226dc376da26b94ee20a6802ae5346d3a9529b4a
[08/01 13:01:50    214s] #       4d7ae0ed29e2345416eaab3f7dfa7f7bbd797f3c8260da93de0534e644f07464890ad58e
[08/01 13:01:50    214s] #       4c513c309da6d5db41acd69be79757a5a1b66d70909dfbbedd42f5e96dd77c40e56a3bb6
[08/01 13:01:50    214s] #       11828bb1f197fb1f9aa50182acf1d15ddcb08531b8e11722119718555e82e85cd58c9d80
[08/01 13:01:50    214s] #       2cc4615acd7a4d9e2ff11292bce6679c4452431cc6ff3aa990cb70b5042f54097a5fe0f7
[08/01 13:01:50    214s] #       4056b7bd8df3a94bbc8e31cb9049d72f35a6216528f573d2064184687d65876afaa3f363
[08/01 13:01:50    214s] #       f71749207cef5d82ca530d1999920cb14e1664d20c84b71b3299e4cd99f156eabb2f5ba0
[08/01 13:01:50    214s] #       1dd0
[08/01 13:01:50    214s] #
[08/01 13:01:50    214s] ### Time Record (Data Preparation) is installed.
[08/01 13:01:50    214s] #RTESIG:78da95923d4fc330108699f91527b74390da72774e627b45620554016b658853454a1c29
[08/01 13:01:50    214s] #       7606fe3d01a6a21013aff7e8f17b1f9bedebfd1104d381f43ea031278287234b54a8f664
[08/01 13:01:50    214s] #       8ae296e934955eeec4f566fbf8f4ac34d4b60d0eb2b7be6f77507d78db35ef50b9da8e6d
[08/01 13:01:50    214s] #       84e0626cfcf9e687666980206b7c746737ec600c6ef88548c435469597203a5735632720
[08/01 13:01:50    214s] #       0b71984ab35e93e76bbc84242ff9192791d41087f1bf4e2ae43a5cadc10b55823e14f8f5
[08/01 13:01:50    214s] #       20abdbdec6f9d4255ec69865c8a4db2f35a6216528b573d2064184687d65876adaa3f363
[08/01 13:01:50    214s] #       f71749207cef5d82ca931d1a5980f84ebf7c388c4c291913ebe424983403e1f22878ca95
[08/01 13:01:50    214s] #       fc8d71a9bdab4f2f542a86
[08/01 13:01:50    214s] #
[08/01 13:01:50    214s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:01:50    214s] ### Time Record (Global Routing) is installed.
[08/01 13:01:50    214s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:01:50    214s] ### Time Record (Data Preparation) is installed.
[08/01 13:01:50    214s] ### Time Record (Cell Pin Access) is installed.
[08/01 13:01:50    214s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 13:01:51    214s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:01:51    214s] ### Time Record (Global Routing) is installed.
[08/01 13:01:51    214s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  1 13:01:51 2025 with memory = 2259.10 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### init_is_bin_blocked starts on Fri Aug  1 13:01:51 2025 with memory = 2259.10 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### adjust_flow_cap starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### set_via_blocked starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### copy_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### report_flow_cap starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### analyze_m2_tracks starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### report_initial_resource starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### mark_pg_pins_accessibility starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### set_net_region starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### prepare_level starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init level 1 starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### Level 1 hgrid = 65 X 65
[08/01 13:01:51    214s] ### prepare_level_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### init_flow_edge starts on Fri Aug  1 13:01:51 2025 with memory = 2260.13 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### routing at level 1 (topmost level) iter 0
[08/01 13:01:51    214s] ### measure_qor starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### measure_congestion starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### routing at level 1 (topmost level) iter 1
[08/01 13:01:51    214s] ### measure_qor starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### measure_congestion starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### route_end starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_base_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_flow_edge starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### report_overcon starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s]   Flow/Cap--------------     0.45       0.61       0.33       0.30       0.09       0.16       0.18       0.28       0.27       0.00  --------------### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_base_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_flow_edge starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_flow starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### generate_cong_map_content starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### update starts on Fri Aug  1 13:01:51 2025 with memory = 2261.21 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### report_overcon starts on Fri Aug  1 13:01:51 2025 with memory = 2261.43 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### report_overcon starts on Fri Aug  1 13:01:51 2025 with memory = 2261.43 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### global_route design signature (42): route=376012168 net_attr=1944061896
[08/01 13:01:51    214s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:01:51    214s] ### Time Record (Data Preparation) is installed.
[08/01 13:01:51    214s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:01:51    214s] ### track-assign external-init starts on Fri Aug  1 13:01:51 2025 with memory = 2260.18 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### Time Record (Track Assignment) is installed.
[08/01 13:01:51    214s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:01:51    214s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### track-assign engine-init starts on Fri Aug  1 13:01:51 2025 with memory = 2260.18 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### Time Record (Track Assignment) is installed.
[08/01 13:01:51    214s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### track-assign core-engine starts on Fri Aug  1 13:01:51 2025 with memory = 2260.18 (MB), peak = 2317.05 (MB)
[08/01 13:01:51    214s] ### track_assign design signature (45): route=896858975
[08/01 13:01:51    214s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:01:51    214s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:01:51    215s] ### Time Record (Detail Routing) is installed.
[08/01 13:01:51    215s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 13:01:51    215s] ### Design has 0 dirty nets, 5205 dirty-areas)
[08/01 13:01:57    221s] ### Gcell dirty-map stats: routing = 90.13%, drc-check-only = 4.62%, dirty-area = 44.54%
[08/01 13:01:59    222s] ### Gcell dirty-map stats: routing = 90.27%, drc-check-only = 4.47%, dirty-area = 44.54%
[08/01 13:01:59    222s] ### Time Record (Detail Routing) is uninstalled.
[08/01 13:01:59    222s] ### Time Record (Post Route Wire Spreading) is installed.
[08/01 13:01:59    222s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 13:01:59    223s] ### track-assign engine-init starts on Fri Aug  1 13:01:59 2025 with memory = 2271.00 (MB), peak = 2317.05 (MB)
[08/01 13:01:59    223s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:02:00    223s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[08/01 13:02:00    223s] ### global_detail_route design signature (57): route=707970021 flt_obj=0 vio=1264910320 shield_wire=1
[08/01 13:02:00    223s] ### Time Record (DB Export) is installed.
[08/01 13:02:00    223s] ### export design design signature (58): route=707970021 fixed_route=103624625 flt_obj=0 vio=1264910320 swire=282492057 shield_wire=1 net_attr=2062386538 dirty_area=0 del_dirty_area=0 cell=242555059 placement=199839405 pin_access=1025884471 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:02:00    223s] ### Time Record (DB Export) is uninstalled.
[08/01 13:02:00    223s] ### Time Record (Post Callback) is installed.
[08/01 13:02:00    223s] ### Time Record (Post Callback) is uninstalled.
[08/01 13:02:00    223s] ### Time Record (route_global_detail) is uninstalled.
[08/01 13:02:00    223s] ### 
[08/01 13:02:00    223s] ###   Scalability Statistics
[08/01 13:02:00    223s] ### 
[08/01 13:02:00    223s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:02:00    223s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 13:02:00    223s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:02:00    223s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[08/01 13:02:00    223s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[08/01 13:02:00    223s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[08/01 13:02:00    223s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:02:00    223s] ### 
[08/01 13:02:00    223s] 
[08/01 13:02:00    223s] =============================================================================================
[08/01 13:02:00    223s]  Step TAT Report : EcoRoute #1 / opt_design #2                                  21.18-s099_1
[08/01 13:02:00    223s] =============================================================================================
[08/01 13:02:00    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:02:00    223s] ---------------------------------------------------------------------------------------------
[08/01 13:02:00    223s] [ GlobalRoute            ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.3    1.0
[08/01 13:02:00    223s] [ DetailRoute            ]      1   0:00:08.0  (  83.8 % )     0:00:08.0 /  0:00:08.0    1.0
[08/01 13:02:00    223s] [ MISC                   ]          0:00:01.2  (  12.5 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 13:02:00    223s] ---------------------------------------------------------------------------------------------
[08/01 13:02:00    223s]  EcoRoute #1 TOTAL                  0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.5    1.0
[08/01 13:02:00    223s] ---------------------------------------------------------------------------------------------
[08/01 13:02:00    223s] 
[08/01 13:02:00    223s] 
[08/01 13:02:00    223s] Trim Metal Layers:
[08/01 13:02:00    223s] LayerId::1 widthSet size::1
[08/01 13:02:00    223s] LayerId::2 widthSet size::1
[08/01 13:02:00    223s] LayerId::3 widthSet size::1
[08/01 13:02:00    223s] LayerId::4 widthSet size::1
[08/01 13:02:00    223s] LayerId::5 widthSet size::1
[08/01 13:02:00    223s] LayerId::6 widthSet size::1
[08/01 13:02:00    223s] LayerId::7 widthSet size::1
[08/01 13:02:00    223s] LayerId::8 widthSet size::1
[08/01 13:02:00    223s] LayerId::9 widthSet size::1
[08/01 13:02:00    223s] LayerId::10 widthSet size::1
[08/01 13:02:00    223s] eee: pegSigSF::1.070000
[08/01 13:02:00    223s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:02:00    223s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:02:00    223s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:02:00    223s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:02:00    223s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:02:00    223s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:02:00    223s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:02:00    223s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:02:00    223s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:02:00    223s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:02:00    223s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:02:00    223s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:02:00    223s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3062.000M)
[08/01 13:02:00    223s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:02:01    223s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7086 access done (mem: 3066.000M)
[08/01 13:02:01    223s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3066.000M)
[08/01 13:02:01    223s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3066.000M)
[08/01 13:02:01    223s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:02:01    224s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3066.000M)
[08/01 13:02:01    224s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3066.000M)
[08/01 13:02:01    224s] Setting infinite Tws ...
[08/01 13:02:01    224s] First Iteration Infinite Tw... 
[08/01 13:02:01    224s] Calculate early delays in OCV mode...
[08/01 13:02:01    224s] Calculate late delays in OCV mode...
[08/01 13:02:01    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 3043.5M, InitMEM = 3043.5M)
[08/01 13:02:01    224s] 
[08/01 13:02:01    224s] Trim Metal Layers:
[08/01 13:02:01    224s] LayerId::1 widthSet size::1
[08/01 13:02:01    224s] LayerId::2 widthSet size::1
[08/01 13:02:01    224s] LayerId::3 widthSet size::1
[08/01 13:02:01    224s] LayerId::4 widthSet size::1
[08/01 13:02:01    224s] LayerId::5 widthSet size::1
[08/01 13:02:01    224s] LayerId::6 widthSet size::1
[08/01 13:02:01    224s] LayerId::7 widthSet size::1
[08/01 13:02:01    224s] LayerId::8 widthSet size::1
[08/01 13:02:01    224s] LayerId::9 widthSet size::1
[08/01 13:02:01    224s] LayerId::10 widthSet size::1
[08/01 13:02:01    224s] eee: pegSigSF::1.070000
[08/01 13:02:01    224s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:02:01    224s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:02:01    224s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:02:01    224s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:02:01    224s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:02:01    224s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:02:01    224s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:02:01    224s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:02:01    224s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:02:01    224s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:02:01    224s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:02:01    224s] End AAE Lib Interpolated Model. (MEM=3055.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:01    224s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3055.133M)
[08/01 13:02:01    224s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3055.1M)
[08/01 13:02:03    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:03    226s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 3070.8M) ***
[08/01 13:02:03    226s] Calculate early delays in OCV mode...
[08/01 13:02:03    226s] Calculate late delays in OCV mode...
[08/01 13:02:03    226s] End AAE Lib Interpolated Model. (MEM=3035.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:03    226s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3078.6M) ***
[08/01 13:02:03    226s] End AAE Lib Interpolated Model. (MEM=3078.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:03    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3078.6M, EPOCH TIME: 1754078523.910325
[08/01 13:02:03    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] 
[08/01 13:02:03    226s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:03    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:3078.6M, EPOCH TIME: 1754078523.913835
[08/01 13:02:03    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:03    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3113.7M, EPOCH TIME: 1754078523.987204
[08/01 13:02:03    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] 
[08/01 13:02:03    226s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:03    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3113.7M, EPOCH TIME: 1754078523.990471
[08/01 13:02:03    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:03    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:03    226s] 
[08/01 13:02:04    226s]   Timing/DRV Snapshot: (TGT)
[08/01 13:02:04    226s]      Weighted WNS: 0.000
[08/01 13:02:04    226s]       All  PG WNS: 0.000
[08/01 13:02:04    226s]       High PG WNS: 0.000
[08/01 13:02:04    226s]       All  PG TNS: 0.000
[08/01 13:02:04    226s]       High PG TNS: 0.000
[08/01 13:02:04    226s]       Low  PG TNS: 0.000
[08/01 13:02:04    226s]          Tran DRV: 1 (1)
[08/01 13:02:04    226s]           Cap DRV: 0 (0)
[08/01 13:02:04    226s]        Fanout DRV: 0 (0)
[08/01 13:02:04    226s]            Glitch: 0 (0)
[08/01 13:02:04    226s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:02:04    226s] 
[08/01 13:02:04    226s] 
[08/01 13:02:04    226s] Recovery Manager:
[08/01 13:02:04    226s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:02:04    226s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:02:04    226s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/01 13:02:04    226s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/01 13:02:04    226s] 
[08/01 13:02:04    226s] 
[08/01 13:02:04    226s] Recovery Manager:
[08/01 13:02:04    226s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[08/01 13:02:04    226s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:02:04    226s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:02:04    226s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:02:04    226s] 
[08/01 13:02:04    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3052.9M, EPOCH TIME: 1754078524.274033
[08/01 13:02:04    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:04    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:04    227s] 
[08/01 13:02:04    227s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:04    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3052.9M, EPOCH TIME: 1754078524.277822
[08/01 13:02:04    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:04    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:04    227s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_sRyZU1
[08/01 13:02:04    227s] Disk Usage:
[08/01 13:02:04    227s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:02:04    227s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082996608 25897552896  14% /home/lunayang
[08/01 13:02:04    227s] Disk Usage:
[08/01 13:02:04    227s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:02:04    227s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082996608 25897552896  14% /home/lunayang
[08/01 13:02:04    227s] 
[08/01 13:02:04    227s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:02:04    227s] 
[08/01 13:02:04    227s] TimeStamp Deleting Cell Server End ...
[08/01 13:02:04    227s] Setting infinite Tws ...
[08/01 13:02:04    227s] First Iteration Infinite Tw... 
[08/01 13:02:04    227s] Calculate late delays in OCV mode...
[08/01 13:02:04    227s] Calculate early delays in OCV mode...
[08/01 13:02:04    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 3063.7M, InitMEM = 3063.7M)
[08/01 13:02:04    227s] End AAE Lib Interpolated Model. (MEM=3075.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:06    229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:06    229s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3078.4M) ***
[08/01 13:02:06    229s] Calculate late delays in OCV mode...
[08/01 13:02:06    229s] Calculate early delays in OCV mode...
[08/01 13:02:06    229s] End AAE Lib Interpolated Model. (MEM=3031.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:02:07    230s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3074.2M) ***
[08/01 13:02:09    231s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:02:09    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.291024
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:09    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3068.1M, EPOCH TIME: 1754078529.294906
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.299709
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:09    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3068.1M, EPOCH TIME: 1754078529.303024
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.307373
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:02:09    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3068.1M, EPOCH TIME: 1754078529.310476
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, MEM=3068.1M
[08/01 13:02:09    231s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7086 access done (mem: 3068.141M)
[08/01 13:02:09    231s] All LLGs are deleted
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.390219
[08/01 13:02:09    231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3068.1M, EPOCH TIME: 1754078529.390281
[08/01 13:02:09    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.390383
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3068.1M, EPOCH TIME: 1754078529.390560
[08/01 13:02:09    231s] Max number of tech site patterns supported in site array is 256.
[08/01 13:02:09    231s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:02:09    231s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3068.1M, EPOCH TIME: 1754078529.392621
[08/01 13:02:09    231s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:02:09    231s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:02:09    231s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3068.1M, EPOCH TIME: 1754078529.393878
[08/01 13:02:09    231s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:02:09    231s] SiteArray: use 319,488 bytes
[08/01 13:02:09    231s] SiteArray: current memory after site array memory allocation 3068.1M
[08/01 13:02:09    231s] SiteArray: FP blocked sites are writable
[08/01 13:02:09    231s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3068.1M, EPOCH TIME: 1754078529.394824
[08/01 13:02:09    231s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3068.1M, EPOCH TIME: 1754078529.398320
[08/01 13:02:09    231s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:02:09    231s] Atter site array init, number of instance map data is 0.
[08/01 13:02:09    231s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3068.1M, EPOCH TIME: 1754078529.398858
[08/01 13:02:09    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3068.1M, EPOCH TIME: 1754078529.399093
[08/01 13:02:09    231s] All LLGs are deleted
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.401017
[08/01 13:02:09    231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3068.1M, EPOCH TIME: 1754078529.401055
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:02:09    231s] Summary for sequential cells identification: 
[08/01 13:02:09    231s]   Identified SBFF number: 16
[08/01 13:02:09    231s]   Identified MBFF number: 0
[08/01 13:02:09    231s]   Identified SB Latch number: 0
[08/01 13:02:09    231s]   Identified MB Latch number: 0
[08/01 13:02:09    231s]   Not identified SBFF number: 0
[08/01 13:02:09    231s]   Not identified MBFF number: 0
[08/01 13:02:09    231s]   Not identified SB Latch number: 0
[08/01 13:02:09    231s]   Not identified MB Latch number: 0
[08/01 13:02:09    231s]   Number of sequential cells which are not FFs: 13
[08/01 13:02:09    231s]  Visiting view : nangate_view_setup
[08/01 13:02:09    231s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:02:09    231s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:02:09    231s]  Visiting view : nangate_view_hold
[08/01 13:02:09    231s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:02:09    231s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:02:09    231s] TLC MultiMap info (StdDelay):
[08/01 13:02:09    231s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:02:09    231s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:02:09    231s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:02:09    231s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:02:09    231s]  Setting StdDelay to: 8.5ps
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:02:09    231s] clean pInstBBox. size 0
[08/01 13:02:09    231s] All LLGs are deleted
[08/01 13:02:09    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:02:09    231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3068.1M, EPOCH TIME: 1754078529.769570
[08/01 13:02:09    231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3068.1M, EPOCH TIME: 1754078529.769623
[08/01 13:02:09    231s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] =============================================================================================
[08/01 13:02:09    231s]  Final TAT Report : opt_design #2                                               21.18-s099_1
[08/01 13:02:09    231s] =============================================================================================
[08/01 13:02:09    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:02:09    231s] ---------------------------------------------------------------------------------------------
[08/01 13:02:09    231s] [ InitOpt                ]      1   0:00:07.0  (  17.5 % )     0:00:07.1 /  0:00:07.0    1.0
[08/01 13:02:09    231s] [ HoldOpt                ]      1   0:00:06.4  (  16.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 13:02:09    231s] [ ViewPruning            ]     13   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.4    1.0
[08/01 13:02:09    231s] [ BuildHoldData          ]      1   0:00:01.0  (   2.4 % )     0:00:06.0 /  0:00:05.9    1.0
[08/01 13:02:09    231s] [ OptSummaryReport       ]      8   0:00:00.8  (   2.1 % )     0:00:05.4 /  0:00:04.2    0.8
[08/01 13:02:09    231s] [ DrvReport              ]      8   0:00:01.6  (   3.9 % )     0:00:01.6 /  0:00:00.4    0.3
[08/01 13:02:09    231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 13:02:09    231s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:02:09    231s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:02:09    231s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:02:09    231s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:02:09    231s] [ EcoRoute               ]      1   0:00:09.5  (  23.7 % )     0:00:09.5 /  0:00:09.5    1.0
[08/01 13:02:09    231s] [ ExtractRC              ]      2   0:00:02.1  (   5.3 % )     0:00:02.1 /  0:00:01.5    0.7
[08/01 13:02:09    231s] [ TimingUpdate           ]     23   0:00:02.8  (   6.9 % )     0:00:10.3 /  0:00:10.3    1.0
[08/01 13:02:09    231s] [ FullDelayCalc          ]      9   0:00:07.2  (  17.9 % )     0:00:07.2 /  0:00:07.2    1.0
[08/01 13:02:09    231s] [ TimingReport           ]     10   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:02:09    231s] [ GenerateReports        ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:02:09    231s] [ MISC                   ]          0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    0.9
[08/01 13:02:09    231s] ---------------------------------------------------------------------------------------------
[08/01 13:02:09    231s]  opt_design #2 TOTAL                0:00:40.3  ( 100.0 % )     0:00:40.3 /  0:00:38.2    0.9
[08/01 13:02:09    231s] ---------------------------------------------------------------------------------------------
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:02:09    231s] 
[08/01 13:02:09    231s] TimeStamp Deleting Cell Server End ...
time_design -post_route -hold 
*** time_design #7 [begin] : totSession cpu/real = 0:03:55.3/0:19:00.8 (0.2), mem = 3068.1M
[08/01 13:04:14    235s]  Reset EOS DB
[08/01 13:04:14    235s] Ignoring AAE DB Resetting ...
[08/01 13:04:14    235s] Extraction called for design 'top' of instances=6140 and nets=7088 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:04:14    235s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:04:14    235s] RC Extraction called in multi-corner(1) mode.
[08/01 13:04:14    235s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:04:14    235s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:04:14    235s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:04:14    235s] * Layer Id             : 1 - M1
[08/01 13:04:14    235s]       Thickness        : 0.13
[08/01 13:04:14    235s]       Min Width        : 0.07
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 2 - M2
[08/01 13:04:14    235s]       Thickness        : 0.14
[08/01 13:04:14    235s]       Min Width        : 0.07
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 3 - M3
[08/01 13:04:14    235s]       Thickness        : 0.14
[08/01 13:04:14    235s]       Min Width        : 0.07
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 4 - M4
[08/01 13:04:14    235s]       Thickness        : 0.28
[08/01 13:04:14    235s]       Min Width        : 0.14
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 5 - M5
[08/01 13:04:14    235s]       Thickness        : 0.28
[08/01 13:04:14    235s]       Min Width        : 0.14
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 6 - M6
[08/01 13:04:14    235s]       Thickness        : 0.28
[08/01 13:04:14    235s]       Min Width        : 0.14
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 7 - M7
[08/01 13:04:14    235s]       Thickness        : 0.8
[08/01 13:04:14    235s]       Min Width        : 0.4
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 8 - M8
[08/01 13:04:14    235s]       Thickness        : 0.8
[08/01 13:04:14    235s]       Min Width        : 0.4
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 9 - M9
[08/01 13:04:14    235s]       Thickness        : 2
[08/01 13:04:14    235s]       Min Width        : 0.8
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] * Layer Id             : 10 - M10
[08/01 13:04:14    235s]       Thickness        : 2
[08/01 13:04:14    235s]       Min Width        : 0.8
[08/01 13:04:14    235s]       Layer Dielectric : 4.1
[08/01 13:04:14    235s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:04:14    235s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:04:14    235s]       RC Corner Indexes            0   
[08/01 13:04:14    235s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:04:14    235s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:04:14    235s] Resistance Scaling Factor    : 1.00000 
[08/01 13:04:14    235s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:04:14    235s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:04:14    235s] Shrink Factor                : 1.00000
[08/01 13:04:14    235s] 
[08/01 13:04:14    235s] Trim Metal Layers:
[08/01 13:04:14    235s] LayerId::1 widthSet size::1
[08/01 13:04:14    235s] LayerId::2 widthSet size::1
[08/01 13:04:14    235s] LayerId::3 widthSet size::1
[08/01 13:04:14    235s] LayerId::4 widthSet size::1
[08/01 13:04:14    235s] LayerId::5 widthSet size::1
[08/01 13:04:14    235s] LayerId::6 widthSet size::1
[08/01 13:04:14    235s] LayerId::7 widthSet size::1
[08/01 13:04:14    235s] LayerId::8 widthSet size::1
[08/01 13:04:14    235s] LayerId::9 widthSet size::1
[08/01 13:04:14    235s] LayerId::10 widthSet size::1
[08/01 13:04:14    235s] eee: pegSigSF::1.070000
[08/01 13:04:14    235s] Initializing multi-corner resistance tables ...
[08/01 13:04:14    235s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:04:14    235s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:04:14    235s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:04:14    235s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:04:14    235s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:04:14    235s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:04:14    235s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:14    235s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:14    235s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:14    235s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:14    235s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:14    235s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3068.1M)
[08/01 13:04:14    235s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:04:14    235s] Extracted 10.0019% (CPU Time= 0:00:00.1  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 30.0022% (CPU Time= 0:00:00.1  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 60.0027% (CPU Time= 0:00:00.2  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 70.0029% (CPU Time= 0:00:00.2  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 80.0031% (CPU Time= 0:00:00.2  MEM= 3116.1M)
[08/01 13:04:14    235s] Extracted 90.0033% (CPU Time= 0:00:00.3  MEM= 3116.1M)
[08/01 13:04:15    235s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3116.1M)
[08/01 13:04:15    235s] Number of Extracted Resistors     : 98641
[08/01 13:04:15    235s] Number of Extracted Ground Cap.   : 105425
[08/01 13:04:15    235s] Number of Extracted Coupling Cap. : 171024
[08/01 13:04:15    235s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3084.141M)
[08/01 13:04:15    235s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:04:15    235s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3084.1M)
[08/01 13:04:15    235s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:04:15    235s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7086 access done (mem: 3084.141M)
[08/01 13:04:15    235s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3084.141M)
[08/01 13:04:15    235s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3084.141M)
[08/01 13:04:15    235s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:04:15    236s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3084.141M)
[08/01 13:04:15    236s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3084.141M)
[08/01 13:04:15    236s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3084.141M)
[08/01 13:04:15    236s] Effort level <high> specified for reg2reg path_group
[08/01 13:04:15    236s] All LLGs are deleted
[08/01 13:04:15    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:15    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:15    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2984.9M, EPOCH TIME: 1754078655.952293
[08/01 13:04:15    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2984.9M, EPOCH TIME: 1754078655.952355
[08/01 13:04:15    236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2984.9M, EPOCH TIME: 1754078655.953458
[08/01 13:04:15    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:15    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:15    236s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2984.9M, EPOCH TIME: 1754078655.953628
[08/01 13:04:15    236s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:15    236s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:15    236s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2984.9M, EPOCH TIME: 1754078655.955997
[08/01 13:04:15    236s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:04:15    236s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:04:15    236s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2984.9M, EPOCH TIME: 1754078655.957417
[08/01 13:04:15    236s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:04:15    236s] SiteArray: use 319,488 bytes
[08/01 13:04:15    236s] SiteArray: current memory after site array memory allocation 2984.9M
[08/01 13:04:15    236s] SiteArray: FP blocked sites are writable
[08/01 13:04:15    236s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2984.9M, EPOCH TIME: 1754078655.958321
[08/01 13:04:15    236s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2984.9M, EPOCH TIME: 1754078655.961669
[08/01 13:04:15    236s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:04:15    236s] Atter site array init, number of instance map data is 0.
[08/01 13:04:15    236s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.009, MEM:2984.9M, EPOCH TIME: 1754078655.962196
[08/01 13:04:15    236s] 
[08/01 13:04:15    236s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:15    236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2984.9M, EPOCH TIME: 1754078655.962908
[08/01 13:04:15    236s] All LLGs are deleted
[08/01 13:04:15    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:15    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:15    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2984.9M, EPOCH TIME: 1754078655.964318
[08/01 13:04:15    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2984.9M, EPOCH TIME: 1754078655.964349
[08/01 13:04:15    236s] OPTC: user 20.0
[08/01 13:04:15    236s] Starting delay calculation for Hold views
[08/01 13:04:16    236s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:04:16    236s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:04:16    236s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:04:16    236s] #################################################################################
[08/01 13:04:16    236s] # Design Stage: PostRoute
[08/01 13:04:16    236s] # Design Name: top
[08/01 13:04:16    236s] # Design Mode: 45nm
[08/01 13:04:16    236s] # Analysis Mode: MMMC OCV 
[08/01 13:04:16    236s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:04:16    236s] # Signoff Settings: SI On 
[08/01 13:04:16    236s] #################################################################################
[08/01 13:04:16    236s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:04:16    236s] Setting infinite Tws ...
[08/01 13:04:16    236s] First Iteration Infinite Tw... 
[08/01 13:04:16    236s] Calculate late delays in OCV mode...
[08/01 13:04:16    236s] Calculate early delays in OCV mode...
[08/01 13:04:16    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 2982.9M, InitMEM = 2982.9M)
[08/01 13:04:16    236s] Start delay calculation (fullDC) (1 T). (MEM=2982.95)
[08/01 13:04:16    236s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:04:16    236s] 
[08/01 13:04:16    236s] Trim Metal Layers:
[08/01 13:04:16    236s] LayerId::1 widthSet size::1
[08/01 13:04:16    236s] LayerId::2 widthSet size::1
[08/01 13:04:16    236s] LayerId::3 widthSet size::1
[08/01 13:04:16    236s] LayerId::4 widthSet size::1
[08/01 13:04:16    236s] LayerId::5 widthSet size::1
[08/01 13:04:16    236s] LayerId::6 widthSet size::1
[08/01 13:04:16    236s] LayerId::7 widthSet size::1
[08/01 13:04:16    236s] LayerId::8 widthSet size::1
[08/01 13:04:16    236s] LayerId::9 widthSet size::1
[08/01 13:04:16    236s] LayerId::10 widthSet size::1
[08/01 13:04:16    236s] eee: pegSigSF::1.070000
[08/01 13:04:16    236s] Initializing multi-corner resistance tables ...
[08/01 13:04:16    236s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:04:16    236s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:04:16    236s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:04:16    236s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:04:16    236s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:04:16    236s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:04:16    236s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:16    236s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:16    236s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:16    236s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:16    236s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:16    236s] End AAE Lib Interpolated Model. (MEM=2994.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:16    236s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2994.555M)
[08/01 13:04:16    236s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2994.6M)
[08/01 13:04:17    238s] Total number of fetched objects 7404
[08/01 13:04:17    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:17    238s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[08/01 13:04:17    238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:17    238s] End delay calculation. (MEM=3000.71 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:04:17    238s] End delay calculation (fullDC). (MEM=3000.71 CPU=0:00:01.7 REAL=0:00:01.0)
[08/01 13:04:17    238s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3000.7M) ***
[08/01 13:04:17    238s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3000.7M)
[08/01 13:04:17    238s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:04:17    238s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3000.7M)
[08/01 13:04:17    238s] Starting SI iteration 2
[08/01 13:04:18    238s] Calculate late delays in OCV mode...
[08/01 13:04:18    238s] Calculate early delays in OCV mode...
[08/01 13:04:18    238s] Start delay calculation (fullDC) (1 T). (MEM=2928.83)
[08/01 13:04:18    238s] End AAE Lib Interpolated Model. (MEM=2928.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:18    238s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:04:18    238s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7404. 
[08/01 13:04:18    238s] Total number of fetched objects 7404
[08/01 13:04:18    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:18    238s] AAE_INFO-618: Total number of nets in the design is 7088,  22.3 percent of the nets selected for SI analysis
[08/01 13:04:18    238s] End delay calculation. (MEM=2972.52 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:18    238s] End delay calculation (fullDC). (MEM=2972.52 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:18    238s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2972.5M) ***
[08/01 13:04:18    238s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:03:59 mem=2972.5M)
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s] ------------------------------------------------------------------
[08/01 13:04:18    238s]          time_design Summary
[08/01 13:04:18    238s] ------------------------------------------------------------------
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s] Hold views included:
[08/01 13:04:18    238s]  nangate_view_hold 
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s] +--------------------+---------+---------+---------+
[08/01 13:04:18    238s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:04:18    238s] +--------------------+---------+---------+---------+
[08/01 13:04:18    238s] |           WNS (ns):| -0.714  | -0.015  | -0.714  |
[08/01 13:04:18    238s] |           TNS (ns):|-258.876 | -0.077  |-258.800 |
[08/01 13:04:18    238s] |    Violating Paths:|   652   |   62    |   592   |
[08/01 13:04:18    238s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:18    238s] +--------------------+---------+---------+---------+
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:04:18    238s] All LLGs are deleted
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.616320
[08/01 13:04:18    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2932.5M, EPOCH TIME: 1754078658.616376
[08/01 13:04:18    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.617530
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2932.5M, EPOCH TIME: 1754078658.617756
[08/01 13:04:18    238s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:18    238s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:18    238s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2932.5M, EPOCH TIME: 1754078658.620230
[08/01 13:04:18    238s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:04:18    238s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:04:18    238s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2932.5M, EPOCH TIME: 1754078658.621661
[08/01 13:04:18    238s] Fast DP-INIT is on for default
[08/01 13:04:18    238s] Atter site array init, number of instance map data is 0.
[08/01 13:04:18    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2932.5M, EPOCH TIME: 1754078658.622597
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:18    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2932.5M, EPOCH TIME: 1754078658.623316
[08/01 13:04:18    238s] All LLGs are deleted
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.624794
[08/01 13:04:18    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2932.5M, EPOCH TIME: 1754078658.624829
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s] Density: 79.549%
[08/01 13:04:18    238s] ------------------------------------------------------------------
[08/01 13:04:18    238s] All LLGs are deleted
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.627346
[08/01 13:04:18    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2932.5M, EPOCH TIME: 1754078658.627389
[08/01 13:04:18    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.628457
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2932.5M, EPOCH TIME: 1754078658.628628
[08/01 13:04:18    238s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:18    238s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:18    238s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2932.5M, EPOCH TIME: 1754078658.630838
[08/01 13:04:18    238s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:04:18    238s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:04:18    238s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2932.5M, EPOCH TIME: 1754078658.631545
[08/01 13:04:18    238s] Fast DP-INIT is on for default
[08/01 13:04:18    238s] Atter site array init, number of instance map data is 0.
[08/01 13:04:18    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2932.5M, EPOCH TIME: 1754078658.632429
[08/01 13:04:18    238s] 
[08/01 13:04:18    238s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:18    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2932.5M, EPOCH TIME: 1754078658.633079
[08/01 13:04:18    238s] All LLGs are deleted
[08/01 13:04:18    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:18    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:18    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2932.5M, EPOCH TIME: 1754078658.634435
[08/01 13:04:18    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2932.5M, EPOCH TIME: 1754078658.634469
[08/01 13:04:18    239s] Reported timing to dir ./timingReports
[08/01 13:04:18    239s] Total CPU time: 3.71 sec
[08/01 13:04:18    239s] Total Real time: 4.0 sec
[08/01 13:04:18    239s] Total Memory Usage: 2901.8125 Mbytes
[08/01 13:04:18    239s] Reset AAE Options
[08/01 13:04:18    239s] *** time_design #7 [finish] : cpu/real = 0:00:03.7/0:00:04.1 (0.9), totSession cpu/real = 0:03:59.0/0:19:04.9 (0.2), mem = 2901.8M
[08/01 13:04:18    239s] 
[08/01 13:04:18    239s] =============================================================================================
[08/01 13:04:18    239s]  Final TAT Report : time_design #7                                              21.18-s099_1
[08/01 13:04:18    239s] =============================================================================================
[08/01 13:04:18    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:18    239s] ---------------------------------------------------------------------------------------------
[08/01 13:04:18    239s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:18    239s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.7 /  0:00:02.7    1.0
[08/01 13:04:18    239s] [ ExtractRC              ]      1   0:00:01.2  (  28.4 % )     0:00:01.2 /  0:00:00.8    0.7
[08/01 13:04:18    239s] [ TimingUpdate           ]      1   0:00:00.4  (  10.2 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 13:04:18    239s] [ FullDelayCalc          ]      2   0:00:02.2  (  53.3 % )     0:00:02.2 /  0:00:02.2    1.0
[08/01 13:04:18    239s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:04:18    239s] [ GenerateReports        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 13:04:18    239s] [ MISC                   ]          0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 13:04:18    239s] ---------------------------------------------------------------------------------------------
[08/01 13:04:18    239s]  time_design #7 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.7    0.9
[08/01 13:04:18    239s] ---------------------------------------------------------------------------------------------
[08/01 13:04:18    239s] 
[08/01 13:04:18    239s] 0
[08/01 13:04:18    239s] @innovus 171> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2108.0M, totSessionCpu=0:03:59 **
[08/01 13:04:25    239s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 13:04:25    239s] *** opt_design #3 [begin] : totSession cpu/real = 0:03:59.2/0:19:11.5 (0.2), mem = 2901.8M
[08/01 13:04:25    239s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:04:25    239s] GigaOpt running with 1 threads.
[08/01 13:04:25    239s] *** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:03:59.2/0:19:11.5 (0.2), mem = 2901.8M
[08/01 13:04:25    239s] **INFO: User settings:
[08/01 13:04:31    245s] delaycal_enable_high_fanout                                                                true
[08/01 13:04:31    245s] delaycal_enable_si                                                                         true
[08/01 13:04:31    245s] delaycal_ignore_net_load                                                                   false
[08/01 13:04:31    245s] delaycal_socv_accuracy_mode                                                                low
[08/01 13:04:31    245s] setAnalysisMode -cts                                                                       postCTS
[08/01 13:04:31    245s] setAnalysisMode -skew                                                                      true
[08/01 13:04:31    245s] setDelayCalMode -engine                                                                    aae
[08/01 13:04:31    245s] design_process_node                                                                        45
[08/01 13:04:31    245s] extract_rc_cap_table_basic                                                                 true
[08/01 13:04:31    245s] extract_rc_cap_table_extended                                                              false
[08/01 13:04:31    245s] extract_rc_coupled                                                                         true
[08/01 13:04:31    245s] extract_rc_coupling_cap_threshold                                                          0.1
[08/01 13:04:31    245s] extract_rc_engine                                                                          post_route
[08/01 13:04:31    245s] extract_rc_net_count_in_memory                                                             100000
[08/01 13:04:31    245s] extract_rc_post_route_no_clean_rcdb                                                        true
[08/01 13:04:31    245s] extract_rc_relative_cap_threshold                                                          1.0
[08/01 13:04:31    245s] extract_rc_total_cap_threshold                                                             0.0
[08/01 13:04:31    245s] opt_delete_insts                                                                           true
[08/01 13:04:31    245s] opt_drv_fix_max_cap                                                                        true
[08/01 13:04:31    245s] opt_drv_fix_max_tran                                                                       true
[08/01 13:04:31    245s] opt_drv_margin                                                                             0.0
[08/01 13:04:31    245s] opt_exp_buffer_tat_enhancement                                                             true
[08/01 13:04:31    245s] opt_exp_global_sizing_tat_fix                                                              true
[08/01 13:04:31    245s] opt_exp_pre_cts_new_standard_flow                                                          true
[08/01 13:04:31    245s] opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
[08/01 13:04:31    245s] opt_exp_view_pruning_timer_mode                                                            low
[08/01 13:04:31    245s] opt_fix_drv                                                                                true
[08/01 13:04:31    245s] opt_fix_fanout_load                                                                        true
[08/01 13:04:31    245s] opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
[08/01 13:04:31    245s] opt_hier_trial_route_honor_read_only                                                       false
[08/01 13:04:31    245s] opt_post_route_enable_si_attacker_sizing                                                   false
[08/01 13:04:31    245s] opt_preserve_all_sequential                                                                false
[08/01 13:04:31    245s] opt_resize_flip_flops                                                                      true
[08/01 13:04:31    245s] opt_setup_target_slack                                                                     0.0
[08/01 13:04:31    245s] opt_useful_skew_eco_route                                                                  false
[08/01 13:04:31    245s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[08/01 13:04:31    245s] opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
[08/01 13:04:31    245s] opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
[08/01 13:04:31    245s] opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
[08/01 13:04:31    245s] opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
[08/01 13:04:31    245s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
[08/01 13:04:31    245s] setHierMode -disableArt                                                                    false
[08/01 13:04:31    245s] setHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:04:31    245s] setOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:04:31    245s] route_design_bottom_routing_layer                                                          1
[08/01 13:04:31    245s] route_design_detail_antenna_factor                                                         1.0
[08/01 13:04:31    245s] route_design_detail_end_iteration                                                          1
[08/01 13:04:31    245s] route_design_detail_post_route_spread_wire                                                 auto
[08/01 13:04:31    245s] route_design_detail_use_multi_cut_via_effort                                               medium
[08/01 13:04:31    245s] route_design_extract_third_party_compatible                                                false
[08/01 13:04:31    245s] route_design_global_exp_timing_driven_std_delay                                            8.5
[08/01 13:04:31    245s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[08/01 13:04:31    245s] route_design_selected_net_only                                                             false
[08/01 13:04:31    245s] route_design_top_routing_layer                                                             10
[08/01 13:04:31    245s] route_design_with_eco                                                                      true
[08/01 13:04:31    245s] route_design_with_si_driven                                                                true
[08/01 13:04:31    245s] route_design_with_si_post_route_fix                                                        false
[08/01 13:04:31    245s] route_design_with_timing_driven                                                            true
[08/01 13:04:31    245s] setNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:04:31    245s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:04:31    245s] getAnalysisMode -skew                                                                      true
[08/01 13:04:31    245s] getDelayCalMode -engine                                                                    aae
[08/01 13:04:31    245s] getHierMode -disableArt                                                                    false
[08/01 13:04:31    245s] getHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:04:31    245s] getOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:04:31    245s] get_power_analysis_mode -report_power_quiet                                                false
[08/01 13:04:31    245s] getNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:04:31    245s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:04:31    245s] getAnalysisMode -skew                                                                      true
[08/01 13:04:31    245s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 13:04:31    245s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:31    245s] Summary for sequential cells identification: 
[08/01 13:04:31    245s]   Identified SBFF number: 16
[08/01 13:04:31    245s]   Identified MBFF number: 0
[08/01 13:04:31    245s]   Identified SB Latch number: 0
[08/01 13:04:31    245s]   Identified MB Latch number: 0
[08/01 13:04:31    245s]   Not identified SBFF number: 0
[08/01 13:04:31    245s]   Not identified MBFF number: 0
[08/01 13:04:31    245s]   Not identified SB Latch number: 0
[08/01 13:04:31    245s]   Not identified MB Latch number: 0
[08/01 13:04:31    245s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:31    245s]  Visiting view : nangate_view_setup
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:31    245s]  Visiting view : nangate_view_hold
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:31    245s] TLC MultiMap info (StdDelay):
[08/01 13:04:31    245s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:31    245s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:31    245s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:31    245s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:31    245s]  Setting StdDelay to: 8.5ps
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:31    245s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 13:04:31    245s] RODC: v2.7s
[08/01 13:04:31    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:2913.3M, EPOCH TIME: 1754078671.620374
[08/01 13:04:31    245s] Processing tracks to init pin-track alignment.
[08/01 13:04:31    245s] z: 2, totalTracks: 1
[08/01 13:04:31    245s] z: 4, totalTracks: 1
[08/01 13:04:31    245s] z: 6, totalTracks: 1
[08/01 13:04:31    245s] z: 8, totalTracks: 1
[08/01 13:04:31    245s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:04:31    245s] All LLGs are deleted
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2913.3M, EPOCH TIME: 1754078671.622184
[08/01 13:04:31    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2913.3M, EPOCH TIME: 1754078671.622238
[08/01 13:04:31    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2913.3M, EPOCH TIME: 1754078671.623195
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2913.3M, EPOCH TIME: 1754078671.623417
[08/01 13:04:31    245s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:31    245s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:31    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2913.3M, EPOCH TIME: 1754078671.625330
[08/01 13:04:31    245s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:04:31    245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:04:31    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2913.3M, EPOCH TIME: 1754078671.626771
[08/01 13:04:31    245s] Fast DP-INIT is on for default
[08/01 13:04:31    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:04:31    245s] Atter site array init, number of instance map data is 0.
[08/01 13:04:31    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2913.3M, EPOCH TIME: 1754078671.627876
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:31    245s] OPERPROF:     Starting CMU at level 3, MEM:2913.3M, EPOCH TIME: 1754078671.628385
[08/01 13:04:31    245s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2913.3M, EPOCH TIME: 1754078671.628919
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:04:31    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2913.3M, EPOCH TIME: 1754078671.629255
[08/01 13:04:31    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2913.3M, EPOCH TIME: 1754078671.629274
[08/01 13:04:31    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2929.3M, EPOCH TIME: 1754078671.629645
[08/01 13:04:31    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2929.3MB).
[08/01 13:04:31    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2929.3M, EPOCH TIME: 1754078671.630788
[08/01 13:04:31    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2929.3M, EPOCH TIME: 1754078671.630824
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:2927.3M, EPOCH TIME: 1754078671.647375
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] Creating Lib Analyzer ...
[08/01 13:04:31    245s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:04:31    245s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:04:31    245s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:04:31    245s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:06 mem=2933.4M
[08/01 13:04:31    245s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:06 mem=2933.4M
[08/01 13:04:31    245s] Creating Lib Analyzer, finished. 
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:04:31    245s] Type 'man IMPOPT-665' for more detail.
[08/01 13:04:31    245s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 13:04:31    245s] To increase the message display limit, refer to the product command reference manual.
[08/01 13:04:31    245s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[08/01 13:04:31    245s] **opt_design ... cpu = 0:00:07, real = 0:00:06, mem = 2135.6M, totSessionCpu=0:04:06 **
[08/01 13:04:31    245s] Existing Dirty Nets : 0
[08/01 13:04:31    245s] New Signature Flow (optDesignCheckOptions) ....
[08/01 13:04:31    245s] #Taking db snapshot
[08/01 13:04:31    245s] #Taking db snapshot ... done
[08/01 13:04:31    245s] OPERPROF: Starting checkPlace at level 1, MEM:2933.4M, EPOCH TIME: 1754078671.831606
[08/01 13:04:31    245s] Processing tracks to init pin-track alignment.
[08/01 13:04:31    245s] z: 2, totalTracks: 1
[08/01 13:04:31    245s] z: 4, totalTracks: 1
[08/01 13:04:31    245s] z: 6, totalTracks: 1
[08/01 13:04:31    245s] z: 8, totalTracks: 1
[08/01 13:04:31    245s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:04:31    245s] All LLGs are deleted
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2933.4M, EPOCH TIME: 1754078671.833224
[08/01 13:04:31    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2933.4M, EPOCH TIME: 1754078671.833269
[08/01 13:04:31    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2933.4M, EPOCH TIME: 1754078671.833289
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2933.4M, EPOCH TIME: 1754078671.833471
[08/01 13:04:31    245s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:31    245s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:31    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2933.4M, EPOCH TIME: 1754078671.835263
[08/01 13:04:31    245s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:04:31    245s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:04:31    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2933.4M, EPOCH TIME: 1754078671.836215
[08/01 13:04:31    245s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:04:31    245s] SiteArray: use 319,488 bytes
[08/01 13:04:31    245s] SiteArray: current memory after site array memory allocation 2933.4M
[08/01 13:04:31    245s] SiteArray: FP blocked sites are writable
[08/01 13:04:31    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:04:31    245s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2933.4M, EPOCH TIME: 1754078671.836991
[08/01 13:04:31    245s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:2933.4M, EPOCH TIME: 1754078671.839862
[08/01 13:04:31    245s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:04:31    245s] Atter site array init, number of instance map data is 0.
[08/01 13:04:31    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2933.4M, EPOCH TIME: 1754078671.840242
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:31    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.008, MEM:2933.4M, EPOCH TIME: 1754078671.841049
[08/01 13:04:31    245s] Begin checking placement ... (start mem=2933.4M, init mem=2933.4M)
[08/01 13:04:31    245s] Begin checking exclusive groups violation ...
[08/01 13:04:31    245s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:04:31    245s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] ...checkPlace normal is done!
[08/01 13:04:31    245s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2933.4M, EPOCH TIME: 1754078671.879456
[08/01 13:04:31    245s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2933.4M, EPOCH TIME: 1754078671.881386
[08/01 13:04:31    245s] *info: Placed = 6140           (Fixed = 7)
[08/01 13:04:31    245s] *info: Unplaced = 0           
[08/01 13:04:31    245s] Placement Density:79.55%(10819/13600)
[08/01 13:04:31    245s] Placement Density (including fixed std cells):79.55%(10819/13600)
[08/01 13:04:31    245s] All LLGs are deleted
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6140).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2933.4M, EPOCH TIME: 1754078671.882922
[08/01 13:04:31    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2933.4M, EPOCH TIME: 1754078671.882966
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2933.4M)
[08/01 13:04:31    245s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.052, MEM:2933.4M, EPOCH TIME: 1754078671.883224
[08/01 13:04:31    245s]  Initial DC engine is -> aae
[08/01 13:04:31    245s]  
[08/01 13:04:31    245s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:04:31    245s]  
[08/01 13:04:31    245s]  
[08/01 13:04:31    245s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:04:31    245s]  
[08/01 13:04:31    245s] Reset EOS DB
[08/01 13:04:31    245s] Ignoring AAE DB Resetting ...
[08/01 13:04:31    245s]  Set Options for AAE Based Opt flow 
[08/01 13:04:31    245s] *** opt_design -post_route ***
[08/01 13:04:31    245s] DRC Margin: user margin 0.0; extra margin 0
[08/01 13:04:31    245s] Setup Target Slack: user slack 0
[08/01 13:04:31    245s] Hold Target Slack: user slack 0
[08/01 13:04:31    245s] All LLGs are deleted
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2933.4M, EPOCH TIME: 1754078671.887126
[08/01 13:04:31    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2933.4M, EPOCH TIME: 1754078671.887178
[08/01 13:04:31    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2933.4M, EPOCH TIME: 1754078671.888119
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2933.4M, EPOCH TIME: 1754078671.888310
[08/01 13:04:31    245s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:31    245s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:31    245s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2933.4M, EPOCH TIME: 1754078671.890240
[08/01 13:04:31    245s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:04:31    245s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:04:31    245s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2933.4M, EPOCH TIME: 1754078671.891110
[08/01 13:04:31    245s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:04:31    245s] SiteArray: use 319,488 bytes
[08/01 13:04:31    245s] SiteArray: current memory after site array memory allocation 2933.4M
[08/01 13:04:31    245s] SiteArray: FP blocked sites are writable
[08/01 13:04:31    245s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2933.4M, EPOCH TIME: 1754078671.891923
[08/01 13:04:31    245s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2933.4M, EPOCH TIME: 1754078671.894747
[08/01 13:04:31    245s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:04:31    245s] Atter site array init, number of instance map data is 0.
[08/01 13:04:31    245s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2933.4M, EPOCH TIME: 1754078671.895217
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:31    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2933.4M, EPOCH TIME: 1754078671.895978
[08/01 13:04:31    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:31    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:31    245s] Deleting Lib Analyzer.
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:31    245s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:31    245s] Summary for sequential cells identification: 
[08/01 13:04:31    245s]   Identified SBFF number: 16
[08/01 13:04:31    245s]   Identified MBFF number: 0
[08/01 13:04:31    245s]   Identified SB Latch number: 0
[08/01 13:04:31    245s]   Identified MB Latch number: 0
[08/01 13:04:31    245s]   Not identified SBFF number: 0
[08/01 13:04:31    245s]   Not identified MBFF number: 0
[08/01 13:04:31    245s]   Not identified SB Latch number: 0
[08/01 13:04:31    245s]   Not identified MB Latch number: 0
[08/01 13:04:31    245s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:31    245s]  Visiting view : nangate_view_setup
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:31    245s]  Visiting view : nangate_view_hold
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:31    245s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:31    245s] TLC MultiMap info (StdDelay):
[08/01 13:04:31    245s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:31    245s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:31    245s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:31    245s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:31    245s]  Setting StdDelay to: 8.5ps
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:31    245s] *** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:04:05.8/0:19:18.1 (0.2), mem = 2933.4M
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] =============================================================================================
[08/01 13:04:31    245s]  Step TAT Report : InitOpt #1 / opt_design #3                                   21.18-s099_1
[08/01 13:04:31    245s] =============================================================================================
[08/01 13:04:31    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:31    245s] ---------------------------------------------------------------------------------------------
[08/01 13:04:31    245s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:31    245s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:31    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:31    245s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:31    245s] [ CheckPlace             ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:04:31    245s] [ MISC                   ]          0:00:06.4  (  96.8 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 13:04:31    245s] ---------------------------------------------------------------------------------------------
[08/01 13:04:31    245s]  InitOpt #1 TOTAL                   0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:04:31    245s] ---------------------------------------------------------------------------------------------
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] ** INFO : this run is activating 'postRoute' automaton
[08/01 13:04:31    245s] **INFO: flowCheckPoint #10 InitialSummary
[08/01 13:04:31    245s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7086 access done (mem: 2933.359M)
[08/01 13:04:31    245s] Extraction called for design 'top' of instances=6140 and nets=7088 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:04:31    245s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:04:31    245s] RC Extraction called in multi-corner(1) mode.
[08/01 13:04:31    245s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:04:31    245s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:04:31    245s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:04:31    245s] * Layer Id             : 1 - M1
[08/01 13:04:31    245s]       Thickness        : 0.13
[08/01 13:04:31    245s]       Min Width        : 0.07
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 2 - M2
[08/01 13:04:31    245s]       Thickness        : 0.14
[08/01 13:04:31    245s]       Min Width        : 0.07
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 3 - M3
[08/01 13:04:31    245s]       Thickness        : 0.14
[08/01 13:04:31    245s]       Min Width        : 0.07
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 4 - M4
[08/01 13:04:31    245s]       Thickness        : 0.28
[08/01 13:04:31    245s]       Min Width        : 0.14
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 5 - M5
[08/01 13:04:31    245s]       Thickness        : 0.28
[08/01 13:04:31    245s]       Min Width        : 0.14
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 6 - M6
[08/01 13:04:31    245s]       Thickness        : 0.28
[08/01 13:04:31    245s]       Min Width        : 0.14
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 7 - M7
[08/01 13:04:31    245s]       Thickness        : 0.8
[08/01 13:04:31    245s]       Min Width        : 0.4
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 8 - M8
[08/01 13:04:31    245s]       Thickness        : 0.8
[08/01 13:04:31    245s]       Min Width        : 0.4
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 9 - M9
[08/01 13:04:31    245s]       Thickness        : 2
[08/01 13:04:31    245s]       Min Width        : 0.8
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] * Layer Id             : 10 - M10
[08/01 13:04:31    245s]       Thickness        : 2
[08/01 13:04:31    245s]       Min Width        : 0.8
[08/01 13:04:31    245s]       Layer Dielectric : 4.1
[08/01 13:04:31    245s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:04:31    245s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:04:31    245s]       RC Corner Indexes            0   
[08/01 13:04:31    245s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:04:31    245s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:04:31    245s] Resistance Scaling Factor    : 1.00000 
[08/01 13:04:31    245s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:04:31    245s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:04:31    245s] Shrink Factor                : 1.00000
[08/01 13:04:31    245s] 
[08/01 13:04:31    245s] Trim Metal Layers:
[08/01 13:04:31    245s] LayerId::1 widthSet size::1
[08/01 13:04:31    245s] LayerId::2 widthSet size::1
[08/01 13:04:31    245s] LayerId::3 widthSet size::1
[08/01 13:04:31    245s] LayerId::4 widthSet size::1
[08/01 13:04:31    245s] LayerId::5 widthSet size::1
[08/01 13:04:31    245s] LayerId::6 widthSet size::1
[08/01 13:04:31    245s] LayerId::7 widthSet size::1
[08/01 13:04:31    245s] LayerId::8 widthSet size::1
[08/01 13:04:31    245s] LayerId::9 widthSet size::1
[08/01 13:04:31    245s] LayerId::10 widthSet size::1
[08/01 13:04:31    245s] eee: pegSigSF::1.070000
[08/01 13:04:31    245s] Initializing multi-corner resistance tables ...
[08/01 13:04:31    245s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:04:31    245s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:04:31    245s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:04:31    245s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:04:31    245s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:04:31    245s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:04:31    245s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:31    245s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:31    245s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:31    245s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:31    245s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:31    245s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2933.4M)
[08/01 13:04:32    245s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:04:32    245s] Extracted 10.0019% (CPU Time= 0:00:00.1  MEM= 2993.4M)
[08/01 13:04:32    245s] Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2993.4M)
[08/01 13:04:32    245s] Extracted 30.0022% (CPU Time= 0:00:00.1  MEM= 2993.4M)
[08/01 13:04:32    245s] Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 2993.4M)
[08/01 13:04:32    245s] Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 2993.4M)
[08/01 13:04:32    246s] Extracted 60.0027% (CPU Time= 0:00:00.2  MEM= 2993.4M)
[08/01 13:04:32    246s] Extracted 70.0029% (CPU Time= 0:00:00.2  MEM= 2993.4M)
[08/01 13:04:32    246s] Extracted 80.0031% (CPU Time= 0:00:00.2  MEM= 2993.4M)
[08/01 13:04:32    246s] Extracted 90.0033% (CPU Time= 0:00:00.2  MEM= 2993.4M)
[08/01 13:04:32    246s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2993.4M)
[08/01 13:04:32    246s] Number of Extracted Resistors     : 98641
[08/01 13:04:32    246s] Number of Extracted Ground Cap.   : 105425
[08/01 13:04:32    246s] Number of Extracted Coupling Cap. : 171024
[08/01 13:04:32    246s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2969.359M)
[08/01 13:04:32    246s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:04:32    246s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2969.4M)
[08/01 13:04:32    246s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:04:32    246s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7086 access done (mem: 2969.359M)
[08/01 13:04:32    246s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2969.359M)
[08/01 13:04:32    246s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2969.359M)
[08/01 13:04:32    246s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:04:33    246s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 2969.359M)
[08/01 13:04:33    246s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2969.359M)
[08/01 13:04:33    246s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 2969.359M)
[08/01 13:04:33    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2969.4M, EPOCH TIME: 1754078673.017755
[08/01 13:04:33    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:33    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2969.4M, EPOCH TIME: 1754078673.021558
[08/01 13:04:33    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:33    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] **INFO: flowCheckPoint #11 OptimizationHold
[08/01 13:04:33    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2998.0M, EPOCH TIME: 1754078673.028280
[08/01 13:04:33    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:33    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2998.0M, EPOCH TIME: 1754078673.031651
[08/01 13:04:33    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:33    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:33    246s] GigaOpt Hold Optimizer is used
[08/01 13:04:33    246s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:04:33    246s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:04:33    246s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 2997.977M)
[08/01 13:04:33    246s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2998.0M)
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] Trim Metal Layers:
[08/01 13:04:33    246s] LayerId::1 widthSet size::1
[08/01 13:04:33    246s] LayerId::2 widthSet size::1
[08/01 13:04:33    246s] LayerId::3 widthSet size::1
[08/01 13:04:33    246s] LayerId::4 widthSet size::1
[08/01 13:04:33    246s] LayerId::5 widthSet size::1
[08/01 13:04:33    246s] LayerId::6 widthSet size::1
[08/01 13:04:33    246s] LayerId::7 widthSet size::1
[08/01 13:04:33    246s] LayerId::8 widthSet size::1
[08/01 13:04:33    246s] LayerId::9 widthSet size::1
[08/01 13:04:33    246s] LayerId::10 widthSet size::1
[08/01 13:04:33    246s] eee: pegSigSF::1.070000
[08/01 13:04:33    246s] Initializing multi-corner resistance tables ...
[08/01 13:04:33    246s] eee: l::1 avDens::0.088350 usedTrk::883.495819 availTrk::10000.000000 sigTrk::883.495819
[08/01 13:04:33    246s] eee: l::2 avDens::0.211751 usedTrk::1466.653596 availTrk::6926.315789 sigTrk::1466.653596
[08/01 13:04:33    246s] eee: l::3 avDens::0.174743 usedTrk::1555.209145 availTrk::8900.000000 sigTrk::1555.209145
[08/01 13:04:33    246s] eee: l::4 avDens::0.130951 usedTrk::536.898464 availTrk::4100.000000 sigTrk::536.898464
[08/01 13:04:33    246s] eee: l::5 avDens::0.037145 usedTrk::100.291607 availTrk::2700.000000 sigTrk::100.291607
[08/01 13:04:33    246s] eee: l::6 avDens::0.028116 usedTrk::63.259999 availTrk::2250.000000 sigTrk::63.259999
[08/01 13:04:33    246s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:33    246s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:33    246s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:33    246s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:33    246s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265466 uaWl=1.000000 uaWlH=0.173465 aWlH=0.000000 lMod=0 pMax=0.827700 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:33    246s] End AAE Lib Interpolated Model. (MEM=2997.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] Creating Lib Analyzer ...
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:33    246s] Summary for sequential cells identification: 
[08/01 13:04:33    246s]   Identified SBFF number: 16
[08/01 13:04:33    246s]   Identified MBFF number: 0
[08/01 13:04:33    246s]   Identified SB Latch number: 0
[08/01 13:04:33    246s]   Identified MB Latch number: 0
[08/01 13:04:33    246s]   Not identified SBFF number: 0
[08/01 13:04:33    246s]   Not identified MBFF number: 0
[08/01 13:04:33    246s]   Not identified SB Latch number: 0
[08/01 13:04:33    246s]   Not identified MB Latch number: 0
[08/01 13:04:33    246s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:33    246s]  Visiting view : nangate_view_setup
[08/01 13:04:33    246s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:33    246s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:33    246s]  Visiting view : nangate_view_hold
[08/01 13:04:33    246s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:33    246s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:33    246s] TLC MultiMap info (StdDelay):
[08/01 13:04:33    246s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:33    246s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:33    246s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:33    246s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:33    246s]  Setting StdDelay to: 8.5ps
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:33    246s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:04:33    246s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:04:33    246s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:04:33    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=2998.0M
[08/01 13:04:33    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=2998.0M
[08/01 13:04:33    246s] Creating Lib Analyzer, finished. 
[08/01 13:04:33    246s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:07 mem=2998.0M ***
[08/01 13:04:33    246s] *** BuildHoldData #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:06.8/0:19:19.5 (0.2), mem = 2998.0M
[08/01 13:04:33    246s] Effort level <high> specified for reg2reg path_group
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:33    246s] Deleting Lib Analyzer.
[08/01 13:04:33    246s] OPTC: user 20.0
[08/01 13:04:33    246s] 
[08/01 13:04:33    246s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:33    247s] Starting delay calculation for Hold views
[08/01 13:04:33    247s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:04:33    247s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:04:33    247s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:04:33    247s] #################################################################################
[08/01 13:04:33    247s] # Design Stage: PostRoute
[08/01 13:04:33    247s] # Design Name: top
[08/01 13:04:33    247s] # Design Mode: 45nm
[08/01 13:04:33    247s] # Analysis Mode: MMMC OCV 
[08/01 13:04:33    247s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:04:33    247s] # Signoff Settings: SI On 
[08/01 13:04:33    247s] #################################################################################
[08/01 13:04:33    247s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:04:33    247s] Setting infinite Tws ...
[08/01 13:04:33    247s] First Iteration Infinite Tw... 
[08/01 13:04:33    247s] Calculate late delays in OCV mode...
[08/01 13:04:33    247s] Calculate early delays in OCV mode...
[08/01 13:04:33    247s] Topological Sorting (REAL = 0:00:00.0, MEM = 2996.0M, InitMEM = 2996.0M)
[08/01 13:04:33    247s] Start delay calculation (fullDC) (1 T). (MEM=2995.98)
[08/01 13:04:33    247s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:04:33    247s] End AAE Lib Interpolated Model. (MEM=3007.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:35    248s] Total number of fetched objects 7404
[08/01 13:04:35    248s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:35    248s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[08/01 13:04:35    248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:35    248s] End delay calculation. (MEM=3023.28 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:04:35    248s] End delay calculation (fullDC). (MEM=3023.28 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:04:35    248s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3023.3M) ***
[08/01 13:04:35    249s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.3M)
[08/01 13:04:35    249s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:04:35    249s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.3M)
[08/01 13:04:35    249s] 
[08/01 13:04:35    249s] Executing IPO callback for view pruning ..
[08/01 13:04:35    249s] 
[08/01 13:04:35    249s] Active hold views:
[08/01 13:04:35    249s]  nangate_view_hold
[08/01 13:04:35    249s]   Dominating endpoints: 0
[08/01 13:04:35    249s]   Dominating TNS: -0.000
[08/01 13:04:35    249s] 
[08/01 13:04:35    249s] Starting SI iteration 2
[08/01 13:04:35    249s] Calculate late delays in OCV mode...
[08/01 13:04:35    249s] Calculate early delays in OCV mode...
[08/01 13:04:35    249s] Start delay calculation (fullDC) (1 T). (MEM=3007.4)
[08/01 13:04:35    249s] End AAE Lib Interpolated Model. (MEM=3007.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:35    249s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:04:35    249s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7404. 
[08/01 13:04:35    249s] Total number of fetched objects 7404
[08/01 13:04:35    249s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:35    249s] AAE_INFO-618: Total number of nets in the design is 7088,  22.3 percent of the nets selected for SI analysis
[08/01 13:04:35    249s] End delay calculation. (MEM=3020.09 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:35    249s] End delay calculation (fullDC). (MEM=3020.09 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:35    249s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3020.1M) ***
[08/01 13:04:36    249s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:04:10 mem=3020.1M)
[08/01 13:04:36    249s] Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:10 mem=3020.1M ***
[08/01 13:04:36    249s] OPTC: user 20.0
[08/01 13:04:36    250s] Done building hold timer [19864 node(s), 27349 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:04:10 mem=3036.1M ***
[08/01 13:04:36    250s] Starting delay calculation for Setup views
[08/01 13:04:36    250s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:04:36    250s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:04:36    250s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:04:36    250s] #################################################################################
[08/01 13:04:36    250s] # Design Stage: PostRoute
[08/01 13:04:36    250s] # Design Name: top
[08/01 13:04:36    250s] # Design Mode: 45nm
[08/01 13:04:36    250s] # Analysis Mode: MMMC OCV 
[08/01 13:04:36    250s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:04:36    250s] # Signoff Settings: SI On 
[08/01 13:04:36    250s] #################################################################################
[08/01 13:04:36    250s] Setting infinite Tws ...
[08/01 13:04:36    250s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:04:36    250s] First Iteration Infinite Tw... 
[08/01 13:04:36    250s] Calculate early delays in OCV mode...
[08/01 13:04:36    250s] Calculate late delays in OCV mode...
[08/01 13:04:36    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 3016.4M, InitMEM = 3016.4M)
[08/01 13:04:36    250s] Start delay calculation (fullDC) (1 T). (MEM=3016.37)
[08/01 13:04:36    250s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:04:36    250s] End AAE Lib Interpolated Model. (MEM=3027.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:38    251s] Total number of fetched objects 7404
[08/01 13:04:38    251s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:38    251s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[08/01 13:04:38    251s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:38    251s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3031.1M) ***
[08/01 13:04:38    251s] End delay calculation. (MEM=3031.05 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:04:38    251s] End delay calculation (fullDC). (MEM=3031.05 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:04:38    252s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3031.1M)
[08/01 13:04:38    252s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:04:38    252s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3031.1M)
[08/01 13:04:38    252s] 
[08/01 13:04:38    252s] Executing IPO callback for view pruning ..
[08/01 13:04:38    252s] Starting SI iteration 2
[08/01 13:04:38    252s] Calculate early delays in OCV mode...
[08/01 13:04:38    252s] Calculate late delays in OCV mode...
[08/01 13:04:38    252s] Start delay calculation (fullDC) (1 T). (MEM=2987.17)
[08/01 13:04:38    252s] End AAE Lib Interpolated Model. (MEM=2987.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:38    252s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:04:38    252s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7404. 
[08/01 13:04:38    252s] Total number of fetched objects 7404
[08/01 13:04:38    252s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:38    252s] AAE_INFO-618: Total number of nets in the design is 7088,  0.7 percent of the nets selected for SI analysis
[08/01 13:04:38    252s] End delay calculation. (MEM=3031.87 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:04:38    252s] End delay calculation (fullDC). (MEM=3031.87 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:04:38    252s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3031.9M) ***
[08/01 13:04:38    252s] 
[08/01 13:04:38    252s] Creating Lib Analyzer ...
[08/01 13:04:38    252s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:04:38    252s] 
[08/01 13:04:38    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:38    252s] Summary for sequential cells identification: 
[08/01 13:04:38    252s]   Identified SBFF number: 16
[08/01 13:04:38    252s]   Identified MBFF number: 0
[08/01 13:04:38    252s]   Identified SB Latch number: 0
[08/01 13:04:38    252s]   Identified MB Latch number: 0
[08/01 13:04:38    252s]   Not identified SBFF number: 0
[08/01 13:04:38    252s]   Not identified MBFF number: 0
[08/01 13:04:38    252s]   Not identified SB Latch number: 0
[08/01 13:04:38    252s]   Not identified MB Latch number: 0
[08/01 13:04:38    252s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:38    252s]  Visiting view : nangate_view_setup
[08/01 13:04:38    252s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:38    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:38    252s]  Visiting view : nangate_view_hold
[08/01 13:04:38    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:38    252s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:38    252s] TLC MultiMap info (StdDelay):
[08/01 13:04:38    252s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:38    252s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:38    252s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:38    252s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:38    252s]  Setting StdDelay to: 8.5ps
[08/01 13:04:38    252s] 
[08/01 13:04:38    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:39    252s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:04:39    252s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:04:39    252s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:04:39    252s] 
[08/01 13:04:39    252s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:04:39    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=3047.9M
[08/01 13:04:39    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=3047.9M
[08/01 13:04:39    252s] Creating Lib Analyzer, finished. 
[08/01 13:04:39    252s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:04:13 mem=3047.9M)
[08/01 13:04:39    252s] Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:04:13 mem=3047.9M ***
[08/01 13:04:39    252s] *info: category slack lower bound [L 0.0] default
[08/01 13:04:39    252s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:04:39    252s] --------------------------------------------------- 
[08/01 13:04:39    252s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:04:39    252s] --------------------------------------------------- 
[08/01 13:04:39    252s]          WNS    reg2regWNS
[08/01 13:04:39    252s]     0.028 ns      0.028 ns
[08/01 13:04:39    252s] --------------------------------------------------- 
[08/01 13:04:39    252s]   Timing/DRV Snapshot: (REF)
[08/01 13:04:39    252s]      Weighted WNS: 0.000
[08/01 13:04:39    252s]       All  PG WNS: 0.000
[08/01 13:04:39    252s]       High PG WNS: 0.000
[08/01 13:04:39    252s]       All  PG TNS: 0.000
[08/01 13:04:39    252s]       High PG TNS: 0.000
[08/01 13:04:39    252s]       Low  PG TNS: 0.000
[08/01 13:04:39    252s]          Tran DRV: 1 (1)
[08/01 13:04:39    252s]           Cap DRV: 0 (0)
[08/01 13:04:39    252s]        Fanout DRV: 0 (0)
[08/01 13:04:39    252s]            Glitch: 0 (0)
[08/01 13:04:39    252s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:04:39    252s] 
[08/01 13:04:39    253s] OPTC: m4 20.0 50.0
[08/01 13:04:39    253s] OPTC: view 50.0
[08/01 13:04:39    253s] Setting latch borrow mode to budget during optimization.
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:39    253s] Deleting Lib Analyzer.
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:39    253s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:39    253s] Summary for sequential cells identification: 
[08/01 13:04:39    253s]   Identified SBFF number: 16
[08/01 13:04:39    253s]   Identified MBFF number: 0
[08/01 13:04:39    253s]   Identified SB Latch number: 0
[08/01 13:04:39    253s]   Identified MB Latch number: 0
[08/01 13:04:39    253s]   Not identified SBFF number: 0
[08/01 13:04:39    253s]   Not identified MBFF number: 0
[08/01 13:04:39    253s]   Not identified SB Latch number: 0
[08/01 13:04:39    253s]   Not identified MB Latch number: 0
[08/01 13:04:39    253s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:39    253s]  Visiting view : nangate_view_setup
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:39    253s]  Visiting view : nangate_view_hold
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:39    253s] TLC MultiMap info (StdDelay):
[08/01 13:04:39    253s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:39    253s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:39    253s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:39    253s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:39    253s]  Setting StdDelay to: 8.5ps
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] Creating Lib Analyzer ...
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:39    253s] Summary for sequential cells identification: 
[08/01 13:04:39    253s]   Identified SBFF number: 16
[08/01 13:04:39    253s]   Identified MBFF number: 0
[08/01 13:04:39    253s]   Identified SB Latch number: 0
[08/01 13:04:39    253s]   Identified MB Latch number: 0
[08/01 13:04:39    253s]   Not identified SBFF number: 0
[08/01 13:04:39    253s]   Not identified MBFF number: 0
[08/01 13:04:39    253s]   Not identified SB Latch number: 0
[08/01 13:04:39    253s]   Not identified MB Latch number: 0
[08/01 13:04:39    253s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:39    253s]  Visiting view : nangate_view_setup
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:39    253s]  Visiting view : nangate_view_hold
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:39    253s] TLC MultiMap info (StdDelay):
[08/01 13:04:39    253s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:39    253s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:39    253s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:39    253s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:39    253s]  Setting StdDelay to: 8.5ps
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:39    253s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:04:39    253s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:04:39    253s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:04:39    253s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=3066.9M
[08/01 13:04:39    253s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=3066.9M
[08/01 13:04:39    253s] Creating Lib Analyzer, finished. 
[08/01 13:04:39    253s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:04:39    253s] =================================================================
[08/01 13:04:39    253s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:04:39    253s] ------------------------------------------------------------------
[08/01 13:04:39    253s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:04:39    253s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:04:39    253s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:04:39    253s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:04:39    253s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:04:39    253s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:04:39    253s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:04:39    253s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:04:39    253s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:04:39    253s] =================================================================
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 13:04:39    253s] *Info: worst delay setup view: nangate_view_setup
[08/01 13:04:39    253s] Hold Timer stdDelay =  6.0ps
[08/01 13:04:39    253s]  Visiting view : nangate_view_hold
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:39    253s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:39    253s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:04:39    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3066.9M, EPOCH TIME: 1754078679.781199
[08/01 13:04:39    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:39    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3066.9M, EPOCH TIME: 1754078679.784326
[08/01 13:04:39    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:39    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] ------------------------------------------------------------------
[08/01 13:04:39    253s]      Hold Opt Initial Summary
[08/01 13:04:39    253s] ------------------------------------------------------------------
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] Setup views included:
[08/01 13:04:39    253s]  nangate_view_setup
[08/01 13:04:39    253s] Hold views included:
[08/01 13:04:39    253s]  nangate_view_hold
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] |           WNS (ns):|  0.028  |  0.028  |  0.170  |
[08/01 13:04:39    253s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:04:39    253s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:04:39    253s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] |           WNS (ns):| -0.714  | -0.015  | -0.714  |
[08/01 13:04:39    253s] |           TNS (ns):|-258.876 | -0.077  |-258.800 |
[08/01 13:04:39    253s] |    Violating Paths:|   652   |   62    |   592   |
[08/01 13:04:39    253s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:39    253s] +--------------------+---------+---------+---------+
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] +----------------+-------------------------------+------------------+
[08/01 13:04:39    253s] |                |              Real             |       Total      |
[08/01 13:04:39    253s] |    DRVs        +------------------+------------+------------------|
[08/01 13:04:39    253s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:04:39    253s] +----------------+------------------+------------+------------------+
[08/01 13:04:39    253s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:04:39    253s] |   max_tran     |     1 (467)      |   -0.644   |     1 (467)      |
[08/01 13:04:39    253s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:39    253s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:39    253s] +----------------+------------------+------------+------------------+
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3066.9M, EPOCH TIME: 1754078679.833315
[08/01 13:04:39    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:39    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3066.9M, EPOCH TIME: 1754078679.836356
[08/01 13:04:39    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:39    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] Density: 79.549%[08/01 13:04:39    253s] 

[08/01 13:04:39    253s] ------------------------------------------------------------------
[08/01 13:04:39    253s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 2195.6M, totSessionCpu=0:04:13 **
[08/01 13:04:39    253s] *** BuildHoldData #1 [finish] (opt_design #3) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:04:13.4/0:19:26.0 (0.2), mem = 3011.9M
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] =============================================================================================
[08/01 13:04:39    253s]  Step TAT Report : BuildHoldData #1 / opt_design #3                             21.18-s099_1
[08/01 13:04:39    253s] =============================================================================================
[08/01 13:04:39    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:39    253s] ---------------------------------------------------------------------------------------------
[08/01 13:04:39    253s] [ ViewPruning            ]      8   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:04:39    253s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:39    253s] [ DrvReport              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:04:39    253s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:04:39    253s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:39    253s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:39    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:39    253s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:39    253s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:39    253s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:39    253s] [ TimingUpdate           ]      6   0:00:01.3  (  19.2 % )     0:00:05.4 /  0:00:05.4    1.0
[08/01 13:04:39    253s] [ FullDelayCalc          ]      4   0:00:03.8  (  57.7 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 13:04:39    253s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:04:39    253s] [ MISC                   ]          0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.5    1.0
[08/01 13:04:39    253s] ---------------------------------------------------------------------------------------------
[08/01 13:04:39    253s]  BuildHoldData #1 TOTAL             0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:04:39    253s] ---------------------------------------------------------------------------------------------
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] *** HoldOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:13.4/0:19:26.0 (0.2), mem = 3011.9M
[08/01 13:04:39    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.26
[08/01 13:04:39    253s] #optDebug: Start CG creation (mem=3011.9M)
[08/01 13:04:39    253s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:04:39    253s] (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgPrt (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgEgp (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgPbk (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgNrb(cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgObs (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgCon (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s]  ...processing cgPdm (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3191.6M)
[08/01 13:04:39    253s] HoldSingleBuffer minRootGain=0.000
[08/01 13:04:39    253s] HoldSingleBuffer minRootGain=0.000
[08/01 13:04:39    253s] HoldSingleBuffer minRootGain=0.000
[08/01 13:04:39    253s] HoldSingleBuffer minRootGain=0.000
[08/01 13:04:39    253s] *info: Run opt_design holdfix with 1 thread.
[08/01 13:04:39    253s] Info: 8 clock nets excluded from IPO operation.
[08/01 13:04:39    253s] --------------------------------------------------- 
[08/01 13:04:39    253s]    Hold Timing Summary  - Initial 
[08/01 13:04:39    253s] --------------------------------------------------- 
[08/01 13:04:39    253s]  Target slack:       0.0000 ns
[08/01 13:04:39    253s]  View: nangate_view_hold 
[08/01 13:04:39    253s]    WNS:      -0.7138
[08/01 13:04:39    253s]    TNS:    -258.8742
[08/01 13:04:39    253s]    VP :          651
[08/01 13:04:39    253s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:04:39    253s] --------------------------------------------------- 
[08/01 13:04:39    253s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:04:39    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=3210.7M
[08/01 13:04:39    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.7M, EPOCH TIME: 1754078679.941963
[08/01 13:04:39    253s] Processing tracks to init pin-track alignment.
[08/01 13:04:39    253s] z: 2, totalTracks: 1
[08/01 13:04:39    253s] z: 4, totalTracks: 1
[08/01 13:04:39    253s] z: 6, totalTracks: 1
[08/01 13:04:39    253s] z: 8, totalTracks: 1
[08/01 13:04:39    253s] Info: Done creating the CCOpt slew target map.
[08/01 13:04:39    253s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:04:39    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.7M, EPOCH TIME: 1754078679.944846
[08/01 13:04:39    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:04:39    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3210.7M, EPOCH TIME: 1754078679.948082
[08/01 13:04:39    253s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3210.7M, EPOCH TIME: 1754078679.948119
[08/01 13:04:39    253s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3226.7M, EPOCH TIME: 1754078679.948853
[08/01 13:04:39    253s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3226.7MB).
[08/01 13:04:39    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:3226.7M, EPOCH TIME: 1754078679.949358
[08/01 13:04:39    253s] TotalInstCnt at PhyDesignMc Initialization: 6140
[08/01 13:04:39    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=3226.7M
[08/01 13:04:39    253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3226.7M, EPOCH TIME: 1754078679.967968
[08/01 13:04:39    253s] Found 0 hard placement blockage before merging.
[08/01 13:04:39    253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3226.7M, EPOCH TIME: 1754078679.968058
[08/01 13:04:39    253s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:04:39    253s] 
[08/01 13:04:39    253s] *** Starting Core Fixing (fixHold) cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:04:14 mem=3226.7M density=79.549% ***
[08/01 13:04:40    253s] ### Creating RouteCongInterface, started
[08/01 13:04:40    253s] {MMLU 0 8 7086}
[08/01 13:04:40    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=3226.7M
[08/01 13:04:40    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=3226.7M
[08/01 13:04:40    253s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.549%
------------------------------------------------------------------
[08/01 13:04:40    253s] *info: Hold Batch Commit is enabled
[08/01 13:04:40    253s] *info: Levelized Batch Commit is enabled
[08/01 13:04:40    253s] 
[08/01 13:04:40    253s] Phase I ......
[08/01 13:04:40    253s] Executing transform: ECO Safe Resize
[08/01 13:04:40    253s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    253s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:04:40    253s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    253s] Worst hold path end point:
[08/01 13:04:40    253s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    253s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    253s] |   0|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
[08/01 13:04:40    253s] Worst hold path end point:
[08/01 13:04:40    253s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    253s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    253s] 
[08/01 13:04:40    253s] Capturing REF for hold ...
[08/01 13:04:40    253s]    Hold Timing Snapshot: (REF)
[08/01 13:04:40    253s]              All PG WNS: -0.714
[08/01 13:04:40    253s]              All PG TNS: -258.874
[08/01 13:04:40    253s] |   1|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
[08/01 13:04:40    253s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    253s] Executing transform: AddBuffer + LegalResize
[08/01 13:04:40    253s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    253s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:04:40    253s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    253s] Worst hold path end point:
[08/01 13:04:40    253s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    253s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    253s] |   0|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   1|  -0.714|  -258.79|     583|         70|       1(     0)|   79.95%|   0:00:00.0|  3226.7M|
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   2|  -0.714|  -258.79|     582|          1|       0(     0)|   79.96%|   0:00:00.0|  3226.7M|
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   3|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Capturing REF for hold ...
[08/01 13:04:40    254s]    Hold Timing Snapshot: (REF)
[08/01 13:04:40    254s]              All PG WNS: -0.714
[08/01 13:04:40    254s]              All PG TNS: -258.790
|   0:00:00.0|  3226.7M|
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] *info:    Total 71 cells added for Phase I
[08/01 13:04:40    254s] *info:        in which 0 is ripple commits (0.000%)
[08/01 13:04:40    254s] *info:    Total 1 instances resized for Phase I
[08/01 13:04:40    254s] *info:        in which 0 FF resizing 
[08/01 13:04:40    254s] *info:        in which 0 ripple resizing (0.000%)
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]    Hold Timing Summary  - Phase I 
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]  Target slack:       0.0000 ns
[08/01 13:04:40    254s]  View: nangate_view_hold 
[08/01 13:04:40    254s]    WNS:      -0.7138
[08/01 13:04:40    254s]    TNS:    -258.7899
[08/01 13:04:40    254s]    VP :          582
[08/01 13:04:40    254s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:04:40    254s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.958%
------------------------------------------------------------------
[08/01 13:04:40    254s] *info: Hold Batch Commit is enabled
[08/01 13:04:40    254s] *info: Levelized Batch Commit is enabled
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Phase II ......
[08/01 13:04:40    254s] Executing transform: AddBuffer
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   0|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Capturing REF for hold ...
[08/01 13:04:40    254s]    Hold Timing Snapshot: (REF)
[08/01 13:04:40    254s]              All PG WNS: -0.714
[08/01 13:04:40    254s]              All PG TNS: -258.790
[08/01 13:04:40    254s] |   1|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]    Hold Timing Summary  - Phase II 
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]  Target slack:       0.0000 ns
[08/01 13:04:40    254s]  View: nangate_view_hold 
[08/01 13:04:40    254s]    WNS:      -0.7138
[08/01 13:04:40    254s]    TNS:    -258.7899
[08/01 13:04:40    254s]    VP :          582
[08/01 13:04:40    254s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:04:40    254s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.958%
------------------------------------------------------------------
[08/01 13:04:40    254s] *info: Hold Batch Commit is enabled
[08/01 13:04:40    254s] *info: Levelized Batch Commit is enabled
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Phase III ......
[08/01 13:04:40    254s] Executing transform: AddBuffer + LegalResize
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   0|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
[08/01 13:04:40    254s] Worst hold path end point:
[08/01 13:04:40    254s]   result_reg_reg[3><0]/RN
[08/01 13:04:40    254s]     net: rst_n (nrTerm=583)
[08/01 13:04:40    254s] |   1|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Capturing REF for hold ...
[08/01 13:04:40    254s]    Hold Timing Snapshot: (REF)
[08/01 13:04:40    254s]              All PG WNS: -0.714
[08/01 13:04:40    254s]              All PG TNS: -258.790
[08/01 13:04:40    254s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]    Hold Timing Summary  - Phase III 
[08/01 13:04:40    254s] --------------------------------------------------- 
[08/01 13:04:40    254s]  Target slack:       0.0000 ns
[08/01 13:04:40    254s]  View: nangate_view_hold 
[08/01 13:04:40    254s]    WNS:      -0.7138
[08/01 13:04:40    254s]    TNS:    -258.7899
[08/01 13:04:40    254s]    VP :          582
[08/01 13:04:40    254s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:04:40    254s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.958%
------------------------------------------------------------------
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] =======================================================================
[08/01 13:04:40    254s]                 Reasons for remaining hold violations
[08/01 13:04:40    254s] =======================================================================
[08/01 13:04:40    254s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Buffering failure reasons
[08/01 13:04:40    254s] ------------------------------------------------
[08/01 13:04:40    254s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Resizing failure reasons
[08/01 13:04:40    254s] ------------------------------------------------
[08/01 13:04:40    254s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] *** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:04:14 mem=3234.7M density=79.958% ***
[08/01 13:04:40    254s] *info:          in which 51 termBuffering
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] *info:
[08/01 13:04:40    254s] *info: Added a total of 71 cells to fix/reduce hold violation
[08/01 13:04:40    254s] *info:          in which 0 dummyBuffering
[08/01 13:04:40    254s] *info:
[08/01 13:04:40    254s] *info: Summary: 
[08/01 13:04:40    254s]  (3.0, 	16.234) (3.0, 	23.843)[08/01 13:04:40    254s] *info:           66 cells of type 'BUF_X1' used
[08/01 13:04:40    254s] *info:            5 cells of type 'CLKBUF_X1' used
[08/01 13:04:40    254s] *info:
[08/01 13:04:40    254s] *info: Total 1 instances resized
[08/01 13:04:40    254s] *info:       in which 0 FF resizing
[08/01 13:04:40    254s] *info:
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] *** Finish Post Route Hold Fixing (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:04:14 mem=3234.7M density=79.958%) ***
GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.26
[08/01 13:04:40    254s] **INFO: total 72 insts, 0 nets marked don't touch
[08/01 13:04:40    254s] **INFO: total 72 insts, 0 nets marked don't touch DB property
[08/01 13:04:40    254s] **INFO: total 72 insts, 0 nets unmarked don't touch
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:04:40    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3215.6M, EPOCH TIME: 1754078680.831012
[08/01 13:04:40    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6211).
[08/01 13:04:40    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.019, MEM:3127.6M, EPOCH TIME: 1754078680.849512
[08/01 13:04:40    254s] TotalInstCnt at PhyDesignMc Destruction: 6211
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] =============================================================================================
[08/01 13:04:40    254s]  Step TAT Report : HoldOpt #1 / opt_design #3                                   21.18-s099_1
[08/01 13:04:40    254s] =============================================================================================
[08/01 13:04:40    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:40    254s] ---------------------------------------------------------------------------------------------
[08/01 13:04:40    254s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:40    254s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 13:04:40    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 13:04:40    254s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 13:04:40    254s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:40    254s] [ OptimizationStep       ]      4   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 13:04:40    254s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 13:04:40    254s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ OptEval                ]      6   0:00:00.3  (  25.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:04:40    254s] [ OptCommit              ]      6   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:40    254s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:04:40    254s] [ IncrDelayCalc          ]     13   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.0    0.8
[08/01 13:04:40    254s] [ HoldReEval             ]      3   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:04:40    254s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldCollectNode        ]     12   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 13:04:40    254s] [ HoldSortNodeList       ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldBottleneckCount    ]      7   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:40    254s] [ HoldCacheNodeWeight    ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldBuildSlackGraph    ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ HoldDBCommit           ]      7   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 13:04:40    254s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ TimingUpdate           ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:40    254s] [ TimingReport           ]      4   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:04:40    254s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[08/01 13:04:40    254s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:04:40    254s] ---------------------------------------------------------------------------------------------
[08/01 13:04:40    254s]  HoldOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 13:04:40    254s] ---------------------------------------------------------------------------------------------
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] *** HoldOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:04:14.4/0:19:27.0 (0.2), mem = 3127.6M
[08/01 13:04:40    254s] **INFO: Skipping refine place as no non-legal commits were detected
[08/01 13:04:40    254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3127.6M, EPOCH TIME: 1754078680.853526
[08/01 13:04:40    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:40    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3127.6M, EPOCH TIME: 1754078680.857158
[08/01 13:04:40    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:40    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] Running postRoute recovery in preEcoRoute mode
[08/01 13:04:40    254s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2291.0M, totSessionCpu=0:04:14 **
[08/01 13:04:40    254s]   DRV Snapshot: (TGT)
[08/01 13:04:40    254s]          Tran DRV: 1 (1)
[08/01 13:04:40    254s]           Cap DRV: 0 (0)
[08/01 13:04:40    254s]        Fanout DRV: 0 (0)
[08/01 13:04:40    254s]            Glitch: 0 (0)
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Recovery Manager:
[08/01 13:04:40    254s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:04:40    254s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:04:40    254s] Checking DRV degradation...
[08/01 13:04:40    254s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:04:40    254s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:04:40    254s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3127.80M, totSessionCpu=0:04:14).
[08/01 13:04:40    254s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2291.1M, totSessionCpu=0:04:14 **
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s]   DRV Snapshot: (REF)
[08/01 13:04:40    254s]          Tran DRV: 1 (1)
[08/01 13:04:40    254s]           Cap DRV: 0 (0)
[08/01 13:04:40    254s]        Fanout DRV: 0 (0)
[08/01 13:04:40    254s]            Glitch: 0 (0)
[08/01 13:04:40    254s] Running refinePlace -preserveRouting true -hardFence false
[08/01 13:04:40    254s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3166.0M, EPOCH TIME: 1754078680.952943
[08/01 13:04:40    254s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3166.0M, EPOCH TIME: 1754078680.952991
[08/01 13:04:40    254s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3166.0M, EPOCH TIME: 1754078680.953021
[08/01 13:04:40    254s] Processing tracks to init pin-track alignment.
[08/01 13:04:40    254s] z: 2, totalTracks: 1
[08/01 13:04:40    254s] z: 4, totalTracks: 1
[08/01 13:04:40    254s] z: 6, totalTracks: 1
[08/01 13:04:40    254s] z: 8, totalTracks: 1
[08/01 13:04:40    254s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:04:40    254s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3166.0M, EPOCH TIME: 1754078680.955911
[08/01 13:04:40    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:04:40    254s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:3166.0M, EPOCH TIME: 1754078680.959337
[08/01 13:04:40    254s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3166.0M, EPOCH TIME: 1754078680.959376
[08/01 13:04:40    254s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3166.0M, EPOCH TIME: 1754078680.959720
[08/01 13:04:40    254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3166.0MB).
[08/01 13:04:40    254s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:3166.0M, EPOCH TIME: 1754078680.960204
[08/01 13:04:40    254s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:3166.0M, EPOCH TIME: 1754078680.960221
[08/01 13:04:40    254s] TDRefine: refinePlace mode is spiral
[08/01 13:04:40    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.18
[08/01 13:04:40    254s] OPERPROF:   Starting RefinePlace at level 2, MEM:3166.0M, EPOCH TIME: 1754078680.960258
[08/01 13:04:40    254s] *** Starting place_detail (0:04:14 mem=3166.0M) ***
[08/01 13:04:40    254s] Total net bbox length = 5.391e+04 (2.704e+04 2.687e+04) (ext = 1.066e+04)
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:40    254s] (I)      Default pattern map key = top_default.
[08/01 13:04:40    254s] (I)      Default pattern map key = top_default.
[08/01 13:04:40    254s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3166.0M, EPOCH TIME: 1754078680.964657
[08/01 13:04:40    254s] Starting refinePlace ...
[08/01 13:04:40    254s] (I)      Default pattern map key = top_default.
[08/01 13:04:40    254s] One DDP V2 for no tweak run.
[08/01 13:04:40    254s] (I)      Default pattern map key = top_default.
[08/01 13:04:40    254s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3166.0M, EPOCH TIME: 1754078680.972128
[08/01 13:04:40    254s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:04:40    254s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3166.0M, EPOCH TIME: 1754078680.972176
[08/01 13:04:40    254s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3166.0M, EPOCH TIME: 1754078680.972228
[08/01 13:04:40    254s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3166.0M, EPOCH TIME: 1754078680.972244
[08/01 13:04:40    254s] DDP markSite nrRow 83 nrJob 83
[08/01 13:04:40    254s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3166.0M, EPOCH TIME: 1754078680.972349
[08/01 13:04:40    254s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3166.0M, EPOCH TIME: 1754078680.972364
[08/01 13:04:40    254s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:04:40    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3166.0MB) @(0:04:14 - 0:04:14).
[08/01 13:04:40    254s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:04:40    254s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:04:40    254s] 
[08/01 13:04:40    254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:04:41    254s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:04:41    254s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:04:41    254s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:04:41    254s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/01 13:04:41    254s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:04:41    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3134.0MB) @(0:04:15 - 0:04:15).
[08/01 13:04:41    254s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:04:41    254s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3134.0MB
[08/01 13:04:41    254s] Statistics of distance of Instance movement in refine placement:
[08/01 13:04:41    254s]   maximum (X+Y) =         0.00 um
[08/01 13:04:41    254s]   mean    (X+Y) =         0.00 um
[08/01 13:04:41    254s] Total instances moved : 0
[08/01 13:04:41    254s] Summary Report:
[08/01 13:04:41    254s] Instances move: 0 (out of 6204 movable)
[08/01 13:04:41    254s] Instances flipped: 0
[08/01 13:04:41    254s] Mean displacement: 0.00 um
[08/01 13:04:41    254s] Max displacement: 0.00 um 
[08/01 13:04:41    254s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.108, REAL:0.109, MEM:3134.0M, EPOCH TIME: 1754078681.074098
[08/01 13:04:41    254s] Total net bbox length = 5.391e+04 (2.704e+04 2.687e+04) (ext = 1.066e+04)
[08/01 13:04:41    254s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3134.0MB
[08/01 13:04:41    254s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=3134.0MB) @(0:04:14 - 0:04:15).
[08/01 13:04:41    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.18
[08/01 13:04:41    254s] *** Finished place_detail (0:04:15 mem=3134.0M) ***
[08/01 13:04:41    254s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.113, REAL:0.115, MEM:3134.0M, EPOCH TIME: 1754078681.075342
[08/01 13:04:41    254s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3134.0M, EPOCH TIME: 1754078681.075365
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6211).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.013, MEM:3096.0M, EPOCH TIME: 1754078681.088428
[08/01 13:04:41    254s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.133, REAL:0.136, MEM:3096.0M, EPOCH TIME: 1754078681.088470
[08/01 13:04:41    254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3096.0M, EPOCH TIME: 1754078681.093912
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:41    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3096.0M, EPOCH TIME: 1754078681.096965
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] ------------------------------------------------------------------
[08/01 13:04:41    254s]         Pre-ecoRoute Summary
[08/01 13:04:41    254s] ------------------------------------------------------------------
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] Setup views included:
[08/01 13:04:41    254s]  nangate_view_setup 
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] +--------------------+---------+---------+---------+
[08/01 13:04:41    254s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:04:41    254s] +--------------------+---------+---------+---------+
[08/01 13:04:41    254s] |           WNS (ns):|  0.028  |  0.028  |  0.170  |
[08/01 13:04:41    254s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:04:41    254s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:04:41    254s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:41    254s] +--------------------+---------+---------+---------+
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] +----------------+-------------------------------+------------------+
[08/01 13:04:41    254s] |                |              Real             |       Total      |
[08/01 13:04:41    254s] |    DRVs        +------------------+------------+------------------|
[08/01 13:04:41    254s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:04:41    254s] +----------------+------------------+------------+------------------+
[08/01 13:04:41    254s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:04:41    254s] |   max_tran     |     1 (467)      |   -0.644   |     1 (467)      |
[08/01 13:04:41    254s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:41    254s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:41    254s] +----------------+------------------+------------+------------------+
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3160.1M, EPOCH TIME: 1754078681.164516
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:41    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3160.1M, EPOCH TIME: 1754078681.167836
[08/01 13:04:41    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:41    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:41    254s] Density: 79.958%
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] ------------------------------------------------------------------
[08/01 13:04:41    254s] **opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2291.0M, totSessionCpu=0:04:15 **
[08/01 13:04:41    254s] **INFO: flowCheckPoint #12 GlobalDetailRoute
[08/01 13:04:41    254s] -routeWithEco true                        # bool, default=false, user setting
[08/01 13:04:41    254s] -routeSelectedNetOnly false               # bool, default=false, user setting
[08/01 13:04:41    254s] -routeWithTimingDriven true               # bool, default=false, user setting
[08/01 13:04:41    254s] -routeWithSiDriven true                   # bool, default=false, user setting
[08/01 13:04:41    254s] Existing Dirty Nets : 142
[08/01 13:04:41    254s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[08/01 13:04:41    254s] Reset Dirty Nets : 142
[08/01 13:04:41    254s] *** EcoRoute #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:14.7/0:19:27.4 (0.2), mem = 3102.6M
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] route_global_detail
[08/01 13:04:41    254s] 
[08/01 13:04:41    254s] #Start route_global_detail on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    254s] #
[08/01 13:04:41    254s] ### Time Record (route_global_detail) is installed.
[08/01 13:04:41    254s] ### Time Record (Pre Callback) is installed.
[08/01 13:04:41    254s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7162 access done (mem: 3102.578M)
[08/01 13:04:41    254s] ### Time Record (Pre Callback) is uninstalled.
[08/01 13:04:41    254s] ### Time Record (DB Import) is installed.
[08/01 13:04:41    254s] ### Time Record (Timing Data Generation) is installed.
[08/01 13:04:41    254s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 13:04:41    254s] ### Net info: total nets: 7159
[08/01 13:04:41    254s] ### Net info: dirty nets: 0
[08/01 13:04:41    254s] ### Net info: marked as disconnected nets: 0
[08/01 13:04:41    254s] #num needed restored net=0
[08/01 13:04:41    254s] ### Net info: fully routed nets: 7068
[08/01 13:04:41    254s] ### Net info: trivial (< 2 pins) nets: 40
[08/01 13:04:41    254s] ### Net info: unrouted nets: 51
[08/01 13:04:41    254s] ### Net info: re-extraction nets: 0
[08/01 13:04:41    254s] ### Net info: ignored nets: 0
[08/01 13:04:41    254s] ### Net info: skip routing nets: 0
[08/01 13:04:41    254s] #need_extraction net=0 (total=7159)
[08/01 13:04:41    254s] ### import design signature (59): route=1180761087 fixed_route=1928672316 flt_obj=0 vio=801481614 swire=282492057 shield_wire=1 net_attr=1440132810 dirty_area=0 del_dirty_area=0 cell=242555059 placement=674043175 pin_access=1025884471 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:04:41    254s] ### Time Record (DB Import) is uninstalled.
[08/01 13:04:41    254s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 13:04:41    254s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a4add84edb245724ae8026e03a65349d2ab5a9
[08/01 13:04:41    254s] #       d42607de9e0a4e4365a1b9fa93e33fce66fbfe7800c19493de4f68cc91e0e9c01215aa3d
[08/01 13:04:41    254s] #       99b2bc673acea5b70771bbd93ebfbc2a0d8ded2607d96918ba1dd49fdef6ed07d4aeb1b1
[08/01 13:04:41    254s] #       0b30b9105a7fbefbd12415508edf07b2a61b6cd8419cdcf8cbb1344090b53eb8b31b1789
[08/01 13:04:41    254s] #       9c3bacb859a10161631804645318e7c262575554207a57b7b1bf0e4d51ac0a8e242ffd42
[08/01 13:04:41    254s] #       4f22a9218cf1bf3da994ebb85ac34b5581cecbe4aea8c2cb31160d9974fc4a631a2943a9
[08/01 13:04:41    254s] #       af41da208829585fdbb19ef7e87cecff9204c20fde2554914ac8c89434c43a1990493310
[08/01 13:04:41    254s] #       5e4fc864926fce8cd7a6bef902a7d23530
[08/01 13:04:41    254s] #
[08/01 13:04:41    254s] #Skip comparing routing design signature in db-snapshot flow
[08/01 13:04:41    254s] ### Time Record (Data Preparation) is installed.
[08/01 13:04:41    254s] #RTESIG:78da9592414fc3300c8539f32bac6c87226dc34e9a26b92271053401d729d074aad4a652
[08/01 13:04:41    254s] #       931cf8f754e334541aeaab3f3dbf677bb37d7f3c02e37420bd0f68cc89e0e9c8052a547b
[08/01 13:04:41    254s] #       3252de733a4dadb70776bbd93ebfbc2a0d8ded8283e26318ba1dd45fdef6ed27d4aeb1a9
[08/01 13:04:41    254s] #       8b105c8cad3fdffdd02414d0012f0545d30d36ee200537fee2b8304050b43ebab31b6711
[08/01 13:04:41    254s] #       3129ac98acd000b3290e0c8a10c7a931abaaca0a58efea36f5cba029cb55c191c4353fa3
[08/01 13:04:41    254s] #       492434c431fd5793a45887ab35b85415e883ccde8a2abcb631cb90c9c7af34e6216528f7
[08/01 13:04:41    254s] #       1aa40d020bd1fada8ef57447e753ff1749c0fce05d862ab3098d90c02eee971f8723a79c
[08/01 13:04:41    254s] #       1827aeb39be0a439102eaf824fbeb2d3382ec5bbf9063a2241e6
[08/01 13:04:41    254s] #
[08/01 13:04:41    254s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:04:41    254s] ### Time Record (Global Routing) is installed.
[08/01 13:04:41    254s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:04:41    254s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 13:04:41    254s] #Total number of routable nets = 7119.
[08/01 13:04:41    254s] #Total number of nets in the design = 7159.
[08/01 13:04:41    254s] #143 routable nets do not have any wires.
[08/01 13:04:41    254s] #6976 routable nets have routed wires.
[08/01 13:04:41    254s] #143 nets will be global routed.
[08/01 13:04:41    254s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 13:04:41    254s] ### Time Record (Data Preparation) is installed.
[08/01 13:04:41    254s] #Start routing data preparation on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    254s] #
[08/01 13:04:41    254s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:41    254s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:41    254s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:41    254s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:41    254s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:41    254s] #Build and mark too close pins for the same net.
[08/01 13:04:41    254s] ### Time Record (Cell Pin Access) is installed.
[08/01 13:04:41    254s] #Initial pin access analysis.
[08/01 13:04:41    254s] #Detail pin access analysis.
[08/01 13:04:41    254s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 13:04:41    254s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 13:04:41    254s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 13:04:41    254s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 13:04:41    254s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:04:41    254s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:04:41    254s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:04:41    254s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 13:04:41    254s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 13:04:41    254s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 13:04:41    254s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 13:04:41    254s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 13:04:41    254s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 13:04:41    254s] #pin_access_rlayer=2(metal2)
[08/01 13:04:41    254s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 13:04:41    254s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 13:04:41    254s] #Processed 72/0 dirty instances, 69/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(72 insts marked dirty, reset pre-exisiting dirty flag on 72 insts, 0 nets marked need extraction)
[08/01 13:04:41    254s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2288.38 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    254s] #Regenerating Ggrids automatically.
[08/01 13:04:41    254s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 13:04:41    254s] #Using automatically generated G-grids.
[08/01 13:04:41    255s] #Done routing data preparation.
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2292.44 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:41    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:41    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:41    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:41    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:41    255s] #Found 0 nets for post-route si or timing fixing.
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Finished routing data preparation on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Cpu time = 00:00:00
[08/01 13:04:41    255s] #Elapsed time = 00:00:00
[08/01 13:04:41    255s] #Increased memory = 8.21 (MB)
[08/01 13:04:41    255s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:04:41    255s] #Total memory = 2292.44 (MB)
[08/01 13:04:41    255s] #Peak memory = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### Time Record (Global Routing) is installed.
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Start global routing on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Start global routing initialization on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Number of eco nets is 92
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Start global routing data preparation on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  1 13:04:41 2025 with memory = 2292.44 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #Start routing resource analysis on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### init_is_bin_blocked starts on Fri Aug  1 13:04:41 2025 with memory = 2292.44 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### adjust_flow_cap starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### set_via_blocked starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### copy_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### report_flow_cap starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #Routing resource analysis is done on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #  Resource Analysis:
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/01 13:04:41    255s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/01 13:04:41    255s] #  --------------------------------------------------------------
[08/01 13:04:41    255s] #  metal1         H         255         719        4225    68.38%
[08/01 13:04:41    255s] #  metal2         V         268         454        4225     0.99%
[08/01 13:04:41    255s] #  metal3         H         622         352        4225     0.00%
[08/01 13:04:41    255s] #  metal4         V         334         155        4225     3.98%
[08/01 13:04:41    255s] #  metal5         H         439          47        4225     0.00%
[08/01 13:04:41    255s] #  metal6         V         409          80        4225     3.98%
[08/01 13:04:41    255s] #  metal7         H         129          32        4225     8.28%
[08/01 13:04:41    255s] #  metal8         V         117          45        4225    15.91%
[08/01 13:04:41    255s] #  metal9         H          35          29        4225    44.69%
[08/01 13:04:41    255s] #  metal10        V          38          28        4225    40.90%
[08/01 13:04:41    255s] #  --------------------------------------------------------------
[08/01 13:04:41    255s] #  Total                   2649      36.46%       42250    18.71%
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #  8 nets (0.11%) with 1 preferred extra spacing.
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### analyze_m2_tracks starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### report_initial_resource starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### mark_pg_pins_accessibility starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### set_net_region starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Global routing data preparation is done on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### prepare_level starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init level 1 starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### Level 1 hgrid = 65 X 65
[08/01 13:04:41    255s] ### prepare_level_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Global routing initialization is done on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #start global routing iteration 1...
[08/01 13:04:41    255s] ### init_flow_edge starts on Fri Aug  1 13:04:41 2025 with memory = 2293.47 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### routing at level 1 (topmost level) iter 0
[08/01 13:04:41    255s] ### measure_qor starts on Fri Aug  1 13:04:41 2025 with memory = 2294.50 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### measure_congestion starts on Fri Aug  1 13:04:41 2025 with memory = 2294.50 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.50 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #start global routing iteration 2...
[08/01 13:04:41    255s] ### routing at level 1 (topmost level) iter 1
[08/01 13:04:41    255s] ### measure_qor starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### measure_congestion starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### route_end starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 13:04:41    255s] #Total number of routable nets = 7119.
[08/01 13:04:41    255s] #Total number of nets in the design = 7159.
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #7119 routable nets have routed wires.
[08/01 13:04:41    255s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Routed nets constraints summary:
[08/01 13:04:41    255s] #-----------------------------
[08/01 13:04:41    255s] #        Rules   Unconstrained  
[08/01 13:04:41    255s] #-----------------------------
[08/01 13:04:41    255s] #      Default             143  
[08/01 13:04:41    255s] #-----------------------------
[08/01 13:04:41    255s] #        Total             143  
[08/01 13:04:41    255s] #-----------------------------
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Routing constraints summary of the whole design:
[08/01 13:04:41    255s] #------------------------------------------------
[08/01 13:04:41    255s] #        Rules   Pref Extra Space   Unconstrained  
[08/01 13:04:41    255s] #------------------------------------------------
[08/01 13:04:41    255s] #      Default                  7            7112  
[08/01 13:04:41    255s] #------------------------------------------------
[08/01 13:04:41    255s] #        Total                  7            7112  
[08/01 13:04:41    255s] #------------------------------------------------
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_base_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_flow_edge starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### report_overcon starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s]   Flow/Cap[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #                 OverCon--------------       OverCon          
[08/01 13:04:41    255s] #                  #Gcell        #Gcell    %Gcell
[08/01 13:04:41    255s] #     Layer           (1)           (2)   OverCon
[08/01 13:04:41    255s] #  ------------------------------------     0.45  ----------
[08/01 13:04:41    255s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)
     0.63  [08/01 13:04:41    255s] #  metal2       33(0.78%)      4(0.09%)   (0.88%)     0.36  
[08/01 13:04:41    255s] #  metal3        0(0.00%)      0(0.00%)     0.32     (0.00%)
[08/01 13:04:41    255s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)
     0.10       0.16  [08/01 13:04:41    255s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)
     0.18  [08/01 13:04:41    255s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)
[08/01 13:04:41    255s] #  metal7        0(0.00%)      0(0.00%)   (0.00%)     0.28  
[08/01 13:04:41    255s] #  metal8        0(0.00%)      0(0.00%)   (0.00%)     0.27  
[08/01 13:04:41    255s] #  metal9        0(0.00%)      0(0.00%)   (0.00%)     0.00  --------------
[08/01 13:04:41    255s] #  metal10       0(0.00%)      0(0.00%)   (0.00%)
[08/01 13:04:41    255s] #  ----------------------------------------------
[08/01 13:04:41    255s] #     Total     33(0.09%)      4(0.01%)   (0.10%)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[08/01 13:04:41    255s] #  Overflow after GR: 0.00% H + 0.10% V
[08/01 13:04:41    255s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_base_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_flow_edge starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_flow starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### generate_cong_map_content starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### update starts on Fri Aug  1 13:04:41 2025 with memory = 2294.76 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #Complete Global Routing.
[08/01 13:04:41    255s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:04:41    255s] #Total wire length = 53981 um.
[08/01 13:04:41    255s] #Total half perimeter of net bounding box = 50277 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal1 = 1471 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal2 = 20554 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal3 = 22021 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal4 = 7577 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal5 = 1473 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal6 = 886 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:04:41    255s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:04:41    255s] #Total number of vias = 40334
[08/01 13:04:41    255s] #Up-Via Summary (total 40334):
[08/01 13:04:41    255s] #           
[08/01 13:04:41    255s] #-----------------------
[08/01 13:04:41    255s] # metal1          21493
[08/01 13:04:41    255s] # metal2          15146
[08/01 13:04:41    255s] # metal3           3185
[08/01 13:04:41    255s] # metal4            356
[08/01 13:04:41    255s] # metal5            154
[08/01 13:04:41    255s] #-----------------------
[08/01 13:04:41    255s] #                 40334 
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### report_overcon starts on Fri Aug  1 13:04:41 2025 with memory = 2295.00 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### report_overcon starts on Fri Aug  1 13:04:41 2025 with memory = 2295.00 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #Max overcon = 2 tracks.
[08/01 13:04:41    255s] #Total overcon = 0.10%.
[08/01 13:04:41    255s] #Worst layer Gcell overcon rate = 0.00%.
[08/01 13:04:41    255s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### global_route design signature (62): route=1186496999 net_attr=1504882647
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Global routing statistics:
[08/01 13:04:41    255s] #Cpu time = 00:00:00
[08/01 13:04:41    255s] #Elapsed time = 00:00:00
[08/01 13:04:41    255s] #Increased memory = 2.57 (MB)
[08/01 13:04:41    255s] #Total memory = 2295.00 (MB)
[08/01 13:04:41    255s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:04:41    255s] #Peak memory = 2339.06 (MB)
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #Finished global routing on Fri Aug  1 13:04:41 2025
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] #
[08/01 13:04:41    255s] ### Time Record (Data Preparation) is installed.
[08/01 13:04:41    255s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:04:41    255s] ### track-assign external-init starts on Fri Aug  1 13:04:41 2025 with memory = 2293.86 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### Time Record (Track Assignment) is installed.
[08/01 13:04:41    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:41    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:41    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:41    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:41    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:41    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:41    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:41    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:41    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:41    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:41    255s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:04:41    255s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### track-assign engine-init starts on Fri Aug  1 13:04:41 2025 with memory = 2293.86 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] ### Time Record (Track Assignment) is installed.
[08/01 13:04:41    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:41    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:41    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:41    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:41    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:41    255s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:41    255s] ### track-assign core-engine starts on Fri Aug  1 13:04:41 2025 with memory = 2293.86 (MB), peak = 2339.06 (MB)
[08/01 13:04:41    255s] #Start Track Assignment.
[08/01 13:04:41    255s] #Done with 90 horizontal wires in 3 hboxes and 49 vertical wires in 3 hboxes.
[08/01 13:04:41    255s] #Done with 8 horizontal wires in 3 hboxes and 8 vertical wires in 3 hboxes.
[08/01 13:04:41    255s] #Complete Track Assignment.
[08/01 13:04:42    255s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:04:42    255s] #Total wire length = 53980 um.
[08/01 13:04:42    255s] #Total half perimeter of net bounding box = 50277 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal1 = 1471 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal2 = 20557 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal3 = 22022 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal4 = 7570 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal5 = 1475 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal6 = 886 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:04:42    255s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:04:42    255s] #Total number of vias = 40334
[08/01 13:04:42    255s] #Up-Via Summary (total 40334):
[08/01 13:04:42    255s] #           
[08/01 13:04:42    255s] #-----------------------
[08/01 13:04:42    255s] # metal1          21493
[08/01 13:04:42    255s] # metal2          15146
[08/01 13:04:42    255s] # metal3           3185
[08/01 13:04:42    255s] # metal4            356
[08/01 13:04:42    255s] # metal5            154
[08/01 13:04:42    255s] #-----------------------
[08/01 13:04:42    255s] #                 40334 
[08/01 13:04:42    255s] #
[08/01 13:04:42    255s] ### track_assign design signature (65): route=1714132850
[08/01 13:04:42    255s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[08/01 13:04:42    255s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:04:42    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.25 (MB), peak = 2339.06 (MB)
[08/01 13:04:42    255s] #
[08/01 13:04:42    255s] #number of short segments in preferred routing layers
[08/01 13:04:42    255s] #	
[08/01 13:04:42    255s] #	
[08/01 13:04:42    255s] #
[08/01 13:04:42    255s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/01 13:04:42    255s] #Cpu time = 00:00:01
[08/01 13:04:42    255s] #Elapsed time = 00:00:01
[08/01 13:04:42    255s] #Increased memory = 10.02 (MB)
[08/01 13:04:42    255s] #Total memory = 2294.25 (MB)
[08/01 13:04:42    255s] #Peak memory = 2339.06 (MB)
[08/01 13:04:42    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:42    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:42    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:42    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:42    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:42    255s] ### Time Record (Detail Routing) is installed.
[08/01 13:04:42    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:42    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:42    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:42    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:42    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:42    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:42    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:42    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:42    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:42    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:42    255s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:04:42    255s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:04:42    255s] #Voltage range [0.000 - 1.250] has 7157 nets.
[08/01 13:04:42    255s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:04:42    255s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:04:42    255s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 13:04:42    255s] #
[08/01 13:04:42    255s] #Start Detail Routing..
[08/01 13:04:42    255s] #start initial detail routing ...
[08/01 13:04:42    255s] ### Design has 0 dirty nets, 454 dirty-areas)
[08/01 13:04:44    257s] # ECO: 4.13% of the total area was rechecked for DRC, and 48.76% required routing.
[08/01 13:04:44    257s] #   number of violations = 23
[08/01 13:04:44    257s] #
[08/01 13:04:44    257s] #    By Layer and Type :
[08/01 13:04:44    257s] #	         MetSpc    Short   Totals
[08/01 13:04:44    257s] #	metal1        1        4        5
[08/01 13:04:44    257s] #	metal2        3       11       14
[08/01 13:04:44    257s] #	metal3        0        3        3
[08/01 13:04:44    257s] #	metal4        0        0        0
[08/01 13:04:44    257s] #	metal5        0        1        1
[08/01 13:04:44    257s] #	Totals        4       19       23
[08/01 13:04:44    257s] #72 out of 6211 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.3%.
[08/01 13:04:44    257s] #0.0% of the total area is being checked for drcs
[08/01 13:04:44    257s] #0.0% of the total area was checked
[08/01 13:04:44    257s] ### Gcell dirty-map stats: routing = 56.21%, drc-check-only = 3.50%, dirty-area = 7.43%
[08/01 13:04:44    257s] #   number of violations = 23
[08/01 13:04:44    257s] #
[08/01 13:04:44    257s] #    By Layer and Type :
[08/01 13:04:44    257s] #	         MetSpc    Short   Totals
[08/01 13:04:44    257s] #	metal1        1        4        5
[08/01 13:04:44    257s] #	metal2        3       11       14
[08/01 13:04:44    257s] #	metal3        0        3        3
[08/01 13:04:44    257s] #	metal4        0        0        0
[08/01 13:04:44    257s] #	metal5        0        1        1
[08/01 13:04:44    257s] #	Totals        4       19       23
[08/01 13:04:44    257s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2302.72 (MB), peak = 2339.06 (MB)
[08/01 13:04:44    257s] #start 1st optimization iteration ...
[08/01 13:04:44    258s] ### Gcell dirty-map stats: routing = 56.50%, drc-check-only = 3.36%, dirty-area = 7.43%
[08/01 13:04:44    258s] #   number of violations = 2
[08/01 13:04:44    258s] #
[08/01 13:04:44    258s] #    By Layer and Type :
[08/01 13:04:44    258s] #	         MetSpc    Short   Totals
[08/01 13:04:44    258s] #	metal1        0        0        0
[08/01 13:04:44    258s] #	metal2        1        1        2
[08/01 13:04:44    258s] #	Totals        1        1        2
[08/01 13:04:44    258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2300.29 (MB), peak = 2339.06 (MB)
[08/01 13:04:44    258s] #Complete Detail Routing.
[08/01 13:04:44    258s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:04:44    258s] #Total wire length = 54028 um.
[08/01 13:04:44    258s] #Total half perimeter of net bounding box = 50277 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal1 = 1455 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal2 = 20558 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal3 = 22056 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal4 = 7591 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal5 = 1474 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal6 = 893 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:04:44    258s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:04:44    258s] #Total number of vias = 40478
[08/01 13:04:44    258s] #Up-Via Summary (total 40478):
[08/01 13:04:44    258s] #           
[08/01 13:04:44    258s] #-----------------------
[08/01 13:04:44    258s] # metal1          21524
[08/01 13:04:44    258s] # metal2          15226
[08/01 13:04:44    258s] # metal3           3204
[08/01 13:04:44    258s] # metal4            365
[08/01 13:04:44    258s] # metal5            159
[08/01 13:04:44    258s] #-----------------------
[08/01 13:04:44    258s] #                 40478 
[08/01 13:04:44    258s] #
[08/01 13:04:44    258s] #Total number of DRC violations = 2
[08/01 13:04:44    258s] #Total number of violations on LAYER metal1 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal2 = 2
[08/01 13:04:44    258s] #Total number of violations on LAYER metal3 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal4 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal5 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal6 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal7 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal8 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal9 = 0
[08/01 13:04:44    258s] #Total number of violations on LAYER metal10 = 0
[08/01 13:04:44    258s] ### Time Record (Detail Routing) is uninstalled.
[08/01 13:04:44    258s] #Cpu time = 00:00:03
[08/01 13:04:44    258s] #Elapsed time = 00:00:03
[08/01 13:04:44    258s] #Increased memory = 6.05 (MB)
[08/01 13:04:44    258s] #Total memory = 2300.29 (MB)
[08/01 13:04:44    258s] #Peak memory = 2339.06 (MB)
[08/01 13:04:44    258s] #route_detail Statistics:
[08/01 13:04:44    258s] #Cpu time = 00:00:03
[08/01 13:04:44    258s] #Elapsed time = 00:00:03
[08/01 13:04:44    258s] #Increased memory = 6.05 (MB)
[08/01 13:04:44    258s] #Total memory = 2300.29 (MB)
[08/01 13:04:44    258s] #Peak memory = 2339.06 (MB)
[08/01 13:04:44    258s] #Skip updating routing design signature in db-snapshot flow
[08/01 13:04:44    258s] ### global_detail_route design signature (73): route=1169872958 flt_obj=0 vio=6891919 shield_wire=1
[08/01 13:04:44    258s] ### Time Record (DB Export) is installed.
[08/01 13:04:44    258s] ### export design design signature (74): route=1169872958 fixed_route=1928672316 flt_obj=0 vio=6891919 swire=282492057 shield_wire=1 net_attr=1150515156 dirty_area=0 del_dirty_area=0 cell=242555059 placement=674043175 pin_access=1025884471 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:04:44    258s] ### Time Record (DB Export) is uninstalled.
[08/01 13:04:44    258s] ### Time Record (Post Callback) is installed.
[08/01 13:04:44    258s] ### Time Record (Post Callback) is uninstalled.
[08/01 13:04:44    258s] #
[08/01 13:04:44    258s] #route_global_detail statistics:
[08/01 13:04:44    258s] #Cpu time = 00:00:04
[08/01 13:04:44    258s] #Elapsed time = 00:00:04
[08/01 13:04:44    258s] #Increased memory = -46.89 (MB)
[08/01 13:04:44    258s] #Total memory = 2244.10 (MB)
[08/01 13:04:44    258s] #Peak memory = 2339.06 (MB)
[08/01 13:04:44    258s] #Number of warnings = 0
[08/01 13:04:44    258s] #Total number of warnings = 23
[08/01 13:04:44    258s] #Number of fails = 0
[08/01 13:04:44    258s] #Total number of fails = 0
[08/01 13:04:44    258s] #Complete route_global_detail on Fri Aug  1 13:04:44 2025
[08/01 13:04:44    258s] #
[08/01 13:04:44    258s] ### Time Record (route_global_detail) is uninstalled.
[08/01 13:04:44    258s] ### 
[08/01 13:04:44    258s] ###   Scalability Statistics
[08/01 13:04:44    258s] ### 
[08/01 13:04:44    258s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:04:44    258s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 13:04:44    258s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:04:44    258s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[08/01 13:04:44    258s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[08/01 13:04:44    258s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[08/01 13:04:44    258s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:04:44    258s] ### 
[08/01 13:04:44    258s] *** EcoRoute #1 [finish] (opt_design #3) : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:04:18.3/0:19:31.0 (0.2), mem = 3072.2M
[08/01 13:04:44    258s] 
[08/01 13:04:44    258s] =============================================================================================
[08/01 13:04:44    258s]  Step TAT Report : EcoRoute #1 / opt_design #3                                  21.18-s099_1
[08/01 13:04:44    258s] =============================================================================================
[08/01 13:04:44    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:44    258s] ---------------------------------------------------------------------------------------------
[08/01 13:04:44    258s] [ GlobalRoute            ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:44    258s] [ DetailRoute            ]      1   0:00:02.6  (  72.1 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 13:04:44    258s] [ MISC                   ]          0:00:00.8  (  21.5 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:04:44    258s] ---------------------------------------------------------------------------------------------
[08/01 13:04:44    258s]  EcoRoute #1 TOTAL                  0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 13:04:44    258s] ---------------------------------------------------------------------------------------------
[08/01 13:04:44    258s] 
[08/01 13:04:44    258s] **opt_design ... cpu = 0:00:19, real = 0:00:19, mem = 2243.7M, totSessionCpu=0:04:18 **
[08/01 13:04:44    258s] New Signature Flow (restoreNanoRouteOptions) ....
[08/01 13:04:44    258s] **INFO: flowCheckPoint #13 PostEcoSummary
[08/01 13:04:44    258s] Extraction called for design 'top' of instances=6211 and nets=7159 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:04:44    258s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:04:44    258s] RC Extraction called in multi-corner(1) mode.
[08/01 13:04:44    258s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:04:44    258s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:04:44    258s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:04:44    258s] * Layer Id             : 1 - M1
[08/01 13:04:44    258s]       Thickness        : 0.13
[08/01 13:04:44    258s]       Min Width        : 0.07
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 2 - M2
[08/01 13:04:44    258s]       Thickness        : 0.14
[08/01 13:04:44    258s]       Min Width        : 0.07
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 3 - M3
[08/01 13:04:44    258s]       Thickness        : 0.14
[08/01 13:04:44    258s]       Min Width        : 0.07
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 4 - M4
[08/01 13:04:44    258s]       Thickness        : 0.28
[08/01 13:04:44    258s]       Min Width        : 0.14
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 5 - M5
[08/01 13:04:44    258s]       Thickness        : 0.28
[08/01 13:04:44    258s]       Min Width        : 0.14
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 6 - M6
[08/01 13:04:44    258s]       Thickness        : 0.28
[08/01 13:04:44    258s]       Min Width        : 0.14
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 7 - M7
[08/01 13:04:44    258s]       Thickness        : 0.8
[08/01 13:04:44    258s]       Min Width        : 0.4
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 8 - M8
[08/01 13:04:44    258s]       Thickness        : 0.8
[08/01 13:04:44    258s]       Min Width        : 0.4
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 9 - M9
[08/01 13:04:44    258s]       Thickness        : 2
[08/01 13:04:44    258s]       Min Width        : 0.8
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] * Layer Id             : 10 - M10
[08/01 13:04:44    258s]       Thickness        : 2
[08/01 13:04:44    258s]       Min Width        : 0.8
[08/01 13:04:44    258s]       Layer Dielectric : 4.1
[08/01 13:04:44    258s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:04:44    258s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:04:44    258s]       RC Corner Indexes            0   
[08/01 13:04:44    258s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:04:44    258s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:04:44    258s] Resistance Scaling Factor    : 1.00000 
[08/01 13:04:44    258s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:04:44    258s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:04:44    258s] Shrink Factor                : 1.00000
[08/01 13:04:44    258s] 
[08/01 13:04:44    258s] Trim Metal Layers:
[08/01 13:04:44    258s] LayerId::1 widthSet size::1
[08/01 13:04:44    258s] LayerId::2 widthSet size::1
[08/01 13:04:44    258s] LayerId::3 widthSet size::1
[08/01 13:04:44    258s] LayerId::4 widthSet size::1
[08/01 13:04:44    258s] LayerId::5 widthSet size::1
[08/01 13:04:44    258s] LayerId::6 widthSet size::1
[08/01 13:04:44    258s] LayerId::7 widthSet size::1
[08/01 13:04:44    258s] LayerId::8 widthSet size::1
[08/01 13:04:44    258s] LayerId::9 widthSet size::1
[08/01 13:04:44    258s] LayerId::10 widthSet size::1
[08/01 13:04:44    258s] eee: pegSigSF::1.070000
[08/01 13:04:44    258s] Initializing multi-corner resistance tables ...
[08/01 13:04:44    258s] eee: l::1 avDens::0.088224 usedTrk::882.235995 availTrk::10000.000000 sigTrk::882.235995
[08/01 13:04:44    258s] eee: l::2 avDens::0.209983 usedTrk::1469.882066 availTrk::7000.000000 sigTrk::1469.882066
[08/01 13:04:44    258s] eee: l::3 avDens::0.177122 usedTrk::1576.383277 availTrk::8900.000000 sigTrk::1576.383277
[08/01 13:04:44    258s] eee: l::4 avDens::0.132358 usedTrk::542.668467 availTrk::4100.000000 sigTrk::542.668467
[08/01 13:04:44    258s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:04:44    258s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:04:44    258s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:44    258s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:44    258s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:44    258s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:44    258s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174904 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:44    258s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3072.2M)
[08/01 13:04:44    258s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:04:44    258s] Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 3128.2M)
[08/01 13:04:44    258s] Extracted 20.0024% (CPU Time= 0:00:00.1  MEM= 3128.2M)
[08/01 13:04:44    258s] Extracted 30.0019% (CPU Time= 0:00:00.1  MEM= 3128.2M)
[08/01 13:04:44    258s] Extracted 40.0031% (CPU Time= 0:00:00.1  MEM= 3128.2M)
[08/01 13:04:44    258s] Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3128.2M)
[08/01 13:04:45    258s] Extracted 60.0021% (CPU Time= 0:00:00.2  MEM= 3128.2M)
[08/01 13:04:45    258s] Extracted 70.0033% (CPU Time= 0:00:00.2  MEM= 3128.2M)
[08/01 13:04:45    258s] Extracted 80.0027% (CPU Time= 0:00:00.2  MEM= 3128.2M)
[08/01 13:04:45    258s] Extracted 90.0022% (CPU Time= 0:00:00.3  MEM= 3128.2M)
[08/01 13:04:45    258s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3128.2M)
[08/01 13:04:45    258s] Number of Extracted Resistors     : 98985
[08/01 13:04:45    258s] Number of Extracted Ground Cap.   : 105846
[08/01 13:04:45    258s] Number of Extracted Coupling Cap. : 171404
[08/01 13:04:45    258s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3104.227M)
[08/01 13:04:45    258s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:04:45    258s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3104.2M)
[08/01 13:04:45    258s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:04:45    258s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7157 access done (mem: 3108.227M)
[08/01 13:04:45    258s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3108.227M)
[08/01 13:04:45    258s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3108.227M)
[08/01 13:04:45    258s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:04:45    259s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3108.227M)
[08/01 13:04:45    259s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3108.227M)
[08/01 13:04:45    259s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3108.227M)
[08/01 13:04:45    259s] **opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2246.5M, totSessionCpu=0:04:19 **
[08/01 13:04:45    259s] Starting delay calculation for Setup views
[08/01 13:04:46    259s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:04:46    259s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:04:46    259s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:04:46    259s] #################################################################################
[08/01 13:04:46    259s] # Design Stage: PostRoute
[08/01 13:04:46    259s] # Design Name: top
[08/01 13:04:46    259s] # Design Mode: 45nm
[08/01 13:04:46    259s] # Analysis Mode: MMMC OCV 
[08/01 13:04:46    259s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:04:46    259s] # Signoff Settings: SI On 
[08/01 13:04:46    259s] #################################################################################
[08/01 13:04:46    259s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:04:46    259s] Setting infinite Tws ...
[08/01 13:04:46    259s] First Iteration Infinite Tw... 
[08/01 13:04:46    259s] Calculate early delays in OCV mode...
[08/01 13:04:46    259s] Calculate late delays in OCV mode...
[08/01 13:04:46    259s] Topological Sorting (REAL = 0:00:00.0, MEM = 3087.8M, InitMEM = 3087.8M)
[08/01 13:04:46    259s] Start delay calculation (fullDC) (1 T). (MEM=3087.76)
[08/01 13:04:46    259s] 
[08/01 13:04:46    259s] Trim Metal Layers:
[08/01 13:04:46    259s] LayerId::1 widthSet size::1
[08/01 13:04:46    259s] LayerId::2 widthSet size::1
[08/01 13:04:46    259s] LayerId::3 widthSet size::1
[08/01 13:04:46    259s] LayerId::4 widthSet size::1
[08/01 13:04:46    259s] LayerId::5 widthSet size::1
[08/01 13:04:46    259s] LayerId::6 widthSet size::1
[08/01 13:04:46    259s] LayerId::7 widthSet size::1
[08/01 13:04:46    259s] LayerId::8 widthSet size::1
[08/01 13:04:46    259s] LayerId::9 widthSet size::1
[08/01 13:04:46    259s] LayerId::10 widthSet size::1
[08/01 13:04:46    259s] eee: pegSigSF::1.070000
[08/01 13:04:46    259s] Initializing multi-corner resistance tables ...
[08/01 13:04:46    259s] eee: l::1 avDens::0.088224 usedTrk::882.235995 availTrk::10000.000000 sigTrk::882.235995
[08/01 13:04:46    259s] eee: l::2 avDens::0.209983 usedTrk::1469.882066 availTrk::7000.000000 sigTrk::1469.882066
[08/01 13:04:46    259s] eee: l::3 avDens::0.177122 usedTrk::1576.383277 availTrk::8900.000000 sigTrk::1576.383277
[08/01 13:04:46    259s] eee: l::4 avDens::0.132358 usedTrk::542.668467 availTrk::4100.000000 sigTrk::542.668467
[08/01 13:04:46    259s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:04:46    259s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:04:46    259s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:46    259s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:04:46    259s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:04:46    259s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:04:46    259s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174904 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:04:46    259s] End AAE Lib Interpolated Model. (MEM=3099.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:46    259s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3099.367M)
[08/01 13:04:46    259s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3099.4M)
[08/01 13:04:47    260s] Total number of fetched objects 7475
[08/01 13:04:47    260s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:47    260s] AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
[08/01 13:04:47    260s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:47    260s] End delay calculation. (MEM=3115.06 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:04:47    260s] End delay calculation (fullDC). (MEM=3115.06 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:04:47    260s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3115.1M) ***
[08/01 13:04:48    261s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3115.1M)
[08/01 13:04:48    261s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:04:48    261s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3115.1M)
[08/01 13:04:48    261s] Starting SI iteration 2
[08/01 13:04:48    261s] Calculate early delays in OCV mode...
[08/01 13:04:48    261s] Calculate late delays in OCV mode...
[08/01 13:04:48    261s] Start delay calculation (fullDC) (1 T). (MEM=3081.18)
[08/01 13:04:48    261s] End AAE Lib Interpolated Model. (MEM=3081.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:48    261s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:04:48    261s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7475. 
[08/01 13:04:48    261s] Total number of fetched objects 7475
[08/01 13:04:48    261s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:48    261s] AAE_INFO-618: Total number of nets in the design is 7159,  1.0 percent of the nets selected for SI analysis
[08/01 13:04:48    261s] End delay calculation. (MEM=3123.86 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:04:48    261s] End delay calculation (fullDC). (MEM=3123.86 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:04:48    261s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3123.9M) ***
[08/01 13:04:48    261s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:22 mem=3123.9M)
[08/01 13:04:48    261s] End AAE Lib Interpolated Model. (MEM=3123.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:48    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3123.9M, EPOCH TIME: 1754078688.381857
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:48    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:3123.9M, EPOCH TIME: 1754078688.385465
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] ------------------------------------------------------------------
[08/01 13:04:48    261s]        Post-ecoRoute Summary
[08/01 13:04:48    261s] ------------------------------------------------------------------
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] Setup views included:
[08/01 13:04:48    261s]  nangate_view_setup 
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] +--------------------+---------+---------+---------+
[08/01 13:04:48    261s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:04:48    261s] +--------------------+---------+---------+---------+
[08/01 13:04:48    261s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:04:48    261s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:04:48    261s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:04:48    261s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:48    261s] +--------------------+---------+---------+---------+
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] +----------------+-------------------------------+------------------+
[08/01 13:04:48    261s] |                |              Real             |       Total      |
[08/01 13:04:48    261s] |    DRVs        +------------------+------------+------------------|
[08/01 13:04:48    261s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:04:48    261s] +----------------+------------------+------------+------------------+
[08/01 13:04:48    261s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:04:48    261s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:04:48    261s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:48    261s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:48    261s] +----------------+------------------+------------+------------------+
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3158.9M, EPOCH TIME: 1754078688.459453
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:48    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3158.9M, EPOCH TIME: 1754078688.462580
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] Density: 79.958%
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] ------------------------------------------------------------------
[08/01 13:04:48    261s] **opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.2M, totSessionCpu=0:04:22 **
[08/01 13:04:48    261s] Executing marking Critical Nets1
[08/01 13:04:48    261s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[08/01 13:04:48    261s] **INFO: flowCheckPoint #14 OptimizationRecovery
[08/01 13:04:48    261s] Running postRoute recovery in postEcoRoute mode
[08/01 13:04:48    261s] **opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.2M, totSessionCpu=0:04:22 **
[08/01 13:04:48    261s]   Timing/DRV Snapshot: (TGT)
[08/01 13:04:48    261s]      Weighted WNS: 0.000
[08/01 13:04:48    261s]       All  PG WNS: 0.000
[08/01 13:04:48    261s]       High PG WNS: 0.000
[08/01 13:04:48    261s]       All  PG TNS: 0.000
[08/01 13:04:48    261s]       High PG TNS: 0.000
[08/01 13:04:48    261s]       Low  PG TNS: 0.000
[08/01 13:04:48    261s]          Tran DRV: 1 (1)
[08/01 13:04:48    261s]           Cap DRV: 0 (0)
[08/01 13:04:48    261s]        Fanout DRV: 0 (0)
[08/01 13:04:48    261s]            Glitch: 0 (0)
[08/01 13:04:48    261s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] Recovery Manager:
[08/01 13:04:48    261s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:04:48    261s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:04:48    261s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/01 13:04:48    261s] Checking setup slack degradation ...
[08/01 13:04:48    261s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] Recovery Manager:
[08/01 13:04:48    261s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[08/01 13:04:48    261s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:04:48    261s] Checking DRV degradation...
[08/01 13:04:48    261s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:04:48    261s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:04:48    261s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3097.17M, totSessionCpu=0:04:22).
[08/01 13:04:48    261s] **opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.4M, totSessionCpu=0:04:22 **
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s] Latch borrow mode reset to max_borrow
[08/01 13:04:48    261s] **INFO: flowCheckPoint #15 FinalSummary
[08/01 13:04:48    261s] OPTC: user 20.0
[08/01 13:04:48    261s] Reported timing to dir ./timingReports
[08/01 13:04:48    261s] **opt_design ... cpu = 0:00:23, real = 0:00:23, mem = 2295.4M, totSessionCpu=0:04:22 **
[08/01 13:04:48    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.2M, EPOCH TIME: 1754078688.731133
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] 
[08/01 13:04:48    261s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:48    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3097.2M, EPOCH TIME: 1754078688.734517
[08/01 13:04:48    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:48    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:48    261s] Saving timing graph ...
[08/01 13:04:48    261s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_pjGzim
[08/01 13:04:48    261s] Disk Usage:
[08/01 13:04:48    261s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:04:48    261s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082996864 25897552640  14% /home/lunayang
[08/01 13:04:48    262s] Done save timing graph
[08/01 13:04:48    262s] Disk Usage:
[08/01 13:04:48    262s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:04:48    262s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082996864 25897552640  14% /home/lunayang
[08/01 13:04:48    262s] 
[08/01 13:04:48    262s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:48    262s] 
[08/01 13:04:48    262s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:49    262s] Starting delay calculation for Hold views
[08/01 13:04:49    262s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:04:49    262s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:04:49    262s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:04:49    262s] #################################################################################
[08/01 13:04:49    262s] # Design Stage: PostRoute
[08/01 13:04:49    262s] # Design Name: top
[08/01 13:04:49    262s] # Design Mode: 45nm
[08/01 13:04:49    262s] # Analysis Mode: MMMC OCV 
[08/01 13:04:49    262s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:04:49    262s] # Signoff Settings: SI On 
[08/01 13:04:49    262s] #################################################################################
[08/01 13:04:49    262s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:04:49    262s] Setting infinite Tws ...
[08/01 13:04:49    262s] First Iteration Infinite Tw... 
[08/01 13:04:49    262s] Calculate late delays in OCV mode...
[08/01 13:04:49    262s] Calculate early delays in OCV mode...
[08/01 13:04:49    262s] Topological Sorting (REAL = 0:00:00.0, MEM = 3108.0M, InitMEM = 3108.0M)
[08/01 13:04:49    262s] Start delay calculation (fullDC) (1 T). (MEM=3107.97)
[08/01 13:04:49    262s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:04:49    262s] End AAE Lib Interpolated Model. (MEM=3119.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:50    263s] Total number of fetched objects 7475
[08/01 13:04:50    263s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:50    263s] AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
[08/01 13:04:50    263s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:50    263s] End delay calculation. (MEM=3122.66 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:04:50    263s] End delay calculation (fullDC). (MEM=3122.66 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:04:50    263s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3122.7M) ***
[08/01 13:04:51    264s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3122.7M)
[08/01 13:04:51    264s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:04:51    264s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3122.7M)
[08/01 13:04:51    264s] Starting SI iteration 2
[08/01 13:04:51    264s] Calculate late delays in OCV mode...
[08/01 13:04:51    264s] Calculate early delays in OCV mode...
[08/01 13:04:51    264s] Start delay calculation (fullDC) (1 T). (MEM=3076.77)
[08/01 13:04:51    264s] End AAE Lib Interpolated Model. (MEM=3076.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:04:51    264s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:04:51    264s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7475. 
[08/01 13:04:51    264s] Total number of fetched objects 7475
[08/01 13:04:51    264s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:04:51    264s] AAE_INFO-618: Total number of nets in the design is 7159,  22.8 percent of the nets selected for SI analysis
[08/01 13:04:51    264s] End delay calculation. (MEM=3121.46 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:51    264s] End delay calculation (fullDC). (MEM=3121.46 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:04:51    264s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3121.5M) ***
[08/01 13:04:51    264s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:04:25 mem=3121.5M)
[08/01 13:04:51    265s] Restoring timing graph ...
[08/01 13:04:52    265s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[08/01 13:04:52    265s] Done restore timing graph
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] ------------------------------------------------------------------
[08/01 13:04:53    265s]      opt_design Final SI Timing Summary
[08/01 13:04:53    265s] ------------------------------------------------------------------
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] Setup views included:
[08/01 13:04:53    265s]  nangate_view_setup 
[08/01 13:04:53    265s] Hold views included:
[08/01 13:04:53    265s]  nangate_view_hold
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:04:53    265s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:04:53    265s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:04:53    265s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] |           WNS (ns):| -0.714  | -0.014  | -0.714  |
[08/01 13:04:53    265s] |           TNS (ns):|-258.999 | -0.036  |-258.963 |
[08/01 13:04:53    265s] |    Violating Paths:|   586   |    4    |   582   |
[08/01 13:04:53    265s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:04:53    265s] +--------------------+---------+---------+---------+
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] +----------------+-------------------------------+------------------+
[08/01 13:04:53    265s] |                |              Real             |       Total      |
[08/01 13:04:53    265s] |    DRVs        +------------------+------------+------------------|
[08/01 13:04:53    265s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:04:53    265s] +----------------+------------------+------------+------------------+
[08/01 13:04:53    265s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:04:53    265s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:04:53    265s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:53    265s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:04:53    265s] +----------------+------------------+------------+------------------+
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:04:53    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.639091
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:53    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3125.9M, EPOCH TIME: 1754078693.643202
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] Density: 79.958%
[08/01 13:04:53    265s] ------------------------------------------------------------------
[08/01 13:04:53    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.648310
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:53    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3125.9M, EPOCH TIME: 1754078693.651724
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.656288
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:04:53    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3125.9M, EPOCH TIME: 1754078693.659510
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:05.0, MEM=3125.9M
[08/01 13:04:53    265s] **opt_design ... cpu = 0:00:26, real = 0:00:28, mem = 2322.1M, totSessionCpu=0:04:26 **
[08/01 13:04:53    265s]  ReSet Options after AAE Based Opt flow 
[08/01 13:04:53    265s] *** Finished opt_design ***
[08/01 13:04:53    265s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:04:53    265s] UM:*                                       0.000 ns          0.028 ns  final
[08/01 13:04:53    265s] UM: Running design category ...
[08/01 13:04:53    265s] All LLGs are deleted
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.711107
[08/01 13:04:53    265s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3125.9M, EPOCH TIME: 1754078693.711171
[08/01 13:04:53    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.711277
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3125.9M, EPOCH TIME: 1754078693.711466
[08/01 13:04:53    265s] Max number of tech site patterns supported in site array is 256.
[08/01 13:04:53    265s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:04:53    265s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3125.9M, EPOCH TIME: 1754078693.713479
[08/01 13:04:53    265s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:04:53    265s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:04:53    265s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3125.9M, EPOCH TIME: 1754078693.714916
[08/01 13:04:53    265s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:04:53    265s] SiteArray: use 319,488 bytes
[08/01 13:04:53    265s] SiteArray: current memory after site array memory allocation 3125.9M
[08/01 13:04:53    265s] SiteArray: FP blocked sites are writable
[08/01 13:04:53    265s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3125.9M, EPOCH TIME: 1754078693.715696
[08/01 13:04:53    265s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3125.9M, EPOCH TIME: 1754078693.718776
[08/01 13:04:53    265s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:04:53    265s] Atter site array init, number of instance map data is 0.
[08/01 13:04:53    265s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3125.9M, EPOCH TIME: 1754078693.719256
[08/01 13:04:53    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3125.9M, EPOCH TIME: 1754078693.719469
[08/01 13:04:53    265s] All LLGs are deleted
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3125.9M, EPOCH TIME: 1754078693.720802
[08/01 13:04:53    265s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3125.9M, EPOCH TIME: 1754078693.720833
[08/01 13:04:53    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:04:53    265s] Summary for sequential cells identification: 
[08/01 13:04:53    265s]   Identified SBFF number: 16
[08/01 13:04:53    265s]   Identified MBFF number: 0
[08/01 13:04:53    265s]   Identified SB Latch number: 0
[08/01 13:04:53    265s]   Identified MB Latch number: 0
[08/01 13:04:53    265s]   Not identified SBFF number: 0
[08/01 13:04:53    265s]   Not identified MBFF number: 0
[08/01 13:04:53    265s]   Not identified SB Latch number: 0
[08/01 13:04:53    265s]   Not identified MB Latch number: 0
[08/01 13:04:53    265s]   Number of sequential cells which are not FFs: 13
[08/01 13:04:53    265s]  Visiting view : nangate_view_setup
[08/01 13:04:53    265s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:04:53    265s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:04:53    265s]  Visiting view : nangate_view_hold
[08/01 13:04:53    265s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:04:53    265s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:04:53    265s] TLC MultiMap info (StdDelay):
[08/01 13:04:53    265s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:04:53    265s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:04:53    265s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:04:53    265s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:04:53    265s]  Setting StdDelay to: 8.5ps
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] 	Current design flip-flop statistics
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] Single-Bit FF Count          :          582
[08/01 13:04:53    265s] Multi-Bit FF Count           :            0
[08/01 13:04:53    265s] Total Bit Count              :          582
[08/01 13:04:53    265s] Total FF Count               :          582
[08/01 13:04:53    265s] Bits Per Flop                :        1.000
[08/01 13:04:53    265s] Total Clock Pin Cap(FF)      :      521.890
[08/01 13:04:53    265s] Multibit Conversion Ratio(%) :         0.00
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s]             Multi-bit cell usage statistics
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] ============================================================
[08/01 13:04:53    265s] Sequential Multibit cells usage statistics
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] -FlipFlops              582                    0        0.00                    1.00
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] 
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] Seq_Mbit libcell              Bitwidth        Count
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] Total 0
[08/01 13:04:53    265s] ============================================================
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] Category            Num of Insts Rejected     Reasons
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:53    265s] ------------------------------------------------------------
[08/01 13:04:54    265s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:04:54    265s] UM:          34.57            164          0.000 ns          0.028 ns  opt_design_postroute_hold
[08/01 13:04:54    265s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3127.9M)
[08/01 13:04:54    265s] Info: Destroy the CCOpt slew target map.
[08/01 13:04:54    265s] clean pInstBBox. size 0
[08/01 13:04:54    266s] All LLGs are deleted
[08/01 13:04:54    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:54    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:04:54    266s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3127.9M, EPOCH TIME: 1754078694.063392
[08/01 13:04:54    266s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3127.9M, EPOCH TIME: 1754078694.063440
[08/01 13:04:54    266s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:04:54    266s] *** opt_design #3 [finish] : cpu/real = 0:00:26.8/0:00:28.8 (0.9), totSession cpu/real = 0:04:26.0/0:19:40.3 (0.2), mem = 3127.9M
[08/01 13:04:54    266s] 
[08/01 13:04:54    266s] =============================================================================================
[08/01 13:04:54    266s]  Final TAT Report : opt_design #3                                               21.18-s099_1
[08/01 13:04:54    266s] =============================================================================================
[08/01 13:04:54    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:04:54    266s] ---------------------------------------------------------------------------------------------
[08/01 13:04:54    266s] [ InitOpt                ]      1   0:00:06.6  (  22.8 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:04:54    266s] [ HoldOpt                ]      1   0:00:00.9  (   3.2 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 13:04:54    266s] [ ViewPruning            ]     13   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:04:54    266s] [ BuildHoldData          ]      1   0:00:01.0  (   3.5 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:04:54    266s] [ OptSummaryReport       ]      8   0:00:00.8  (   2.9 % )     0:00:05.3 /  0:00:04.1    0.8
[08/01 13:04:54    266s] [ DrvReport              ]      8   0:00:01.6  (   5.4 % )     0:00:01.6 /  0:00:00.4    0.3
[08/01 13:04:54    266s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:04:54    266s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:04:54    266s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:04:54    266s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:04:54    266s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:04:54    266s] [ EcoRoute               ]      1   0:00:03.6  (  12.6 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 13:04:54    266s] [ ExtractRC              ]      2   0:00:02.2  (   7.8 % )     0:00:02.2 /  0:00:01.5    0.7
[08/01 13:04:54    266s] [ TimingUpdate           ]     23   0:00:02.6  (   9.2 % )     0:00:10.7 /  0:00:10.7    1.0
[08/01 13:04:54    266s] [ FullDelayCalc          ]      9   0:00:07.7  (  26.9 % )     0:00:07.7 /  0:00:07.7    1.0
[08/01 13:04:54    266s] [ TimingReport           ]     10   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 13:04:54    266s] [ GenerateReports        ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:04:54    266s] [ MISC                   ]          0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:04:54    266s] ---------------------------------------------------------------------------------------------
[08/01 13:04:54    266s]  opt_design #3 TOTAL                0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:00:26.8    0.9
[08/01 13:04:54    266s] ---------------------------------------------------------------------------------------------
[08/01 13:04:54    266s] 
[08/01 13:04:54    266s] 
[08/01 13:04:54    266s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:04:54    266s] 
[08/01 13:04:54    266s] TimeStamp Deleting Cell Server End ...
[08/01 13:04:54    266s] 0
[08/01 13:04:54    266s] @innovus 172> set_db opt_all_end_points true
1 true
[08/01 13:07:22    270s] @innovus 173> set_db design_power_effort high
1 high
[08/01 13:09:32    273s] @innovus 174> set_db design_flow_effort high

[08/01 13:11:02    275s] **ERROR: (IMPDBTCL-259):	Invalid value 'high' is provided for attribute 'design_flow_effort'. The value must be a 'enum' type. The legal enum values are 'express standard extreme'.
[08/01 13:11:02    275s] 
[08/01 13:11:02    275s] 
[08/01 13:11:02    275s] @innovus 175> set_db design_flow_effort -help 
**ERROR: (IMPDBTCL-259):	Invalid value '-help' is provided for attribute 'design_flow_effort'. The value must be a 'enum' type. The legal enum values are 'express standard extreme'.
[08/01 13:11:12    276s] 
[08/01 13:11:12    276s] 
[08/01 13:11:12    276s] @innovus 176> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2227.1M, totSessionCpu=0:04:37 **
[08/01 13:11:34    276s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 13:11:34    276s] *** opt_design #4 [begin] : totSession cpu/real = 0:04:36.8/0:26:20.5 (0.2), mem = 3045.9M
[08/01 13:11:34    276s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:11:34    276s] GigaOpt running with 1 threads.
[08/01 13:11:34    276s] *** InitOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:36.8/0:26:20.5 (0.2), mem = 3045.9M
[08/01 13:11:34    276s] **INFO: User settings:
[08/01 13:11:40    282s] delaycal_enable_high_fanout                                                                true
[08/01 13:11:40    282s] delaycal_enable_si                                                                         true
[08/01 13:11:40    282s] delaycal_ignore_net_load                                                                   false
[08/01 13:11:40    282s] delaycal_socv_accuracy_mode                                                                low
[08/01 13:11:40    282s] setAnalysisMode -cts                                                                       postCTS
[08/01 13:11:40    282s] setAnalysisMode -skew                                                                      true
[08/01 13:11:40    282s] setDelayCalMode -engine                                                                    aae
[08/01 13:11:40    282s] design_power_effort                                                                        high
[08/01 13:11:40    282s] design_process_node                                                                        45
[08/01 13:11:40    282s] extract_rc_cap_table_basic                                                                 true
[08/01 13:11:40    282s] extract_rc_cap_table_extended                                                              false
[08/01 13:11:40    282s] extract_rc_coupled                                                                         true
[08/01 13:11:40    282s] extract_rc_coupling_cap_threshold                                                          0.1
[08/01 13:11:40    282s] extract_rc_engine                                                                          post_route
[08/01 13:11:40    282s] extract_rc_net_count_in_memory                                                             100000
[08/01 13:11:40    282s] extract_rc_post_route_no_clean_rcdb                                                        true
[08/01 13:11:40    282s] extract_rc_relative_cap_threshold                                                          1.0
[08/01 13:11:40    282s] extract_rc_total_cap_threshold                                                             0.0
[08/01 13:11:40    282s] opt_all_end_points                                                                         true
[08/01 13:11:40    282s] opt_delete_insts                                                                           true
[08/01 13:11:40    282s] opt_drv_fix_max_cap                                                                        true
[08/01 13:11:40    282s] opt_drv_fix_max_tran                                                                       true
[08/01 13:11:40    282s] opt_drv_margin                                                                             0.0
[08/01 13:11:40    282s] opt_exp_buffer_tat_enhancement                                                             true
[08/01 13:11:40    282s] opt_exp_global_sizing_tat_fix                                                              true
[08/01 13:11:40    282s] opt_exp_pre_cts_new_standard_flow                                                          true
[08/01 13:11:40    282s] opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
[08/01 13:11:40    282s] opt_exp_view_pruning_timer_mode                                                            low
[08/01 13:11:40    282s] opt_fix_drv                                                                                true
[08/01 13:11:40    282s] opt_fix_fanout_load                                                                        true
[08/01 13:11:40    282s] opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
[08/01 13:11:40    282s] opt_hier_trial_route_honor_read_only                                                       false
[08/01 13:11:40    282s] opt_post_route_enable_si_attacker_sizing                                                   false
[08/01 13:11:40    282s] opt_preserve_all_sequential                                                                false
[08/01 13:11:40    282s] opt_resize_flip_flops                                                                      true
[08/01 13:11:40    282s] opt_setup_target_slack                                                                     0.0
[08/01 13:11:40    282s] opt_useful_skew_eco_route                                                                  false
[08/01 13:11:40    282s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[08/01 13:11:40    282s] opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
[08/01 13:11:40    282s] opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
[08/01 13:11:40    282s] opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
[08/01 13:11:40    282s] opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
[08/01 13:11:40    282s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
[08/01 13:11:40    282s] setHierMode -disableArt                                                                    false
[08/01 13:11:40    282s] setHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:11:40    282s] setOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:11:40    282s] route_design_bottom_routing_layer                                                          1
[08/01 13:11:40    282s] route_design_detail_antenna_factor                                                         1.0
[08/01 13:11:40    282s] route_design_detail_end_iteration                                                          1
[08/01 13:11:40    282s] route_design_detail_post_route_spread_wire                                                 auto
[08/01 13:11:40    282s] route_design_detail_use_multi_cut_via_effort                                               medium
[08/01 13:11:40    282s] route_design_extract_third_party_compatible                                                false
[08/01 13:11:40    282s] route_design_global_exp_timing_driven_std_delay                                            8.5
[08/01 13:11:40    282s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[08/01 13:11:40    282s] route_design_selected_net_only                                                             false
[08/01 13:11:40    282s] route_design_top_routing_layer                                                             10
[08/01 13:11:40    282s] route_design_with_eco                                                                      true
[08/01 13:11:40    282s] route_design_with_si_driven                                                                true
[08/01 13:11:40    282s] route_design_with_si_post_route_fix                                                        false
[08/01 13:11:40    282s] route_design_with_timing_driven                                                            true
[08/01 13:11:40    282s] setNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:11:40    282s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:11:40    282s] getAnalysisMode -skew                                                                      true
[08/01 13:11:40    282s] getDelayCalMode -engine                                                                    aae
[08/01 13:11:40    282s] getHierMode -disableArt                                                                    false
[08/01 13:11:40    282s] getHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:11:40    282s] getOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:11:40    282s] get_power_analysis_mode -report_power_quiet                                                false
[08/01 13:11:40    282s] getNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:11:40    282s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:11:40    282s] getAnalysisMode -skew                                                                      true
[08/01 13:11:40    282s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:11:40    282s] Summary for sequential cells identification: 
[08/01 13:11:40    282s]   Identified SBFF number: 16
[08/01 13:11:40    282s]   Identified MBFF number: 0
[08/01 13:11:40    282s]   Identified SB Latch number: 0
[08/01 13:11:40    282s]   Identified MB Latch number: 0
[08/01 13:11:40    282s]   Not identified SBFF number: 0
[08/01 13:11:40    282s]   Not identified MBFF number: 0
[08/01 13:11:40    282s]   Not identified SB Latch number: 0
[08/01 13:11:40    282s]   Not identified MB Latch number: 0
[08/01 13:11:40    282s]   Number of sequential cells which are not FFs: 13
[08/01 13:11:40    282s]  Visiting view : nangate_view_setup
[08/01 13:11:40    282s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:11:40    282s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:11:40    282s]  Visiting view : nangate_view_hold
[08/01 13:11:40    282s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:11:40    282s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:11:40    282s] TLC MultiMap info (StdDelay):
[08/01 13:11:40    282s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:11:40    282s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:11:40    282s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:11:40    282s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:11:40    282s]  Setting StdDelay to: 8.5ps
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:11:40    282s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[08/01 13:11:40    282s] RODC: v2.7s
[08/01 13:11:40    282s] OPERPROF: Starting DPlace-Init at level 1, MEM:3045.9M, EPOCH TIME: 1754079100.507552
[08/01 13:11:40    282s] Processing tracks to init pin-track alignment.
[08/01 13:11:40    282s] z: 2, totalTracks: 1
[08/01 13:11:40    282s] z: 4, totalTracks: 1
[08/01 13:11:40    282s] z: 6, totalTracks: 1
[08/01 13:11:40    282s] z: 8, totalTracks: 1
[08/01 13:11:40    282s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:11:40    282s] All LLGs are deleted
[08/01 13:11:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3045.9M, EPOCH TIME: 1754079100.509407
[08/01 13:11:40    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3045.9M, EPOCH TIME: 1754079100.509457
[08/01 13:11:40    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3045.9M, EPOCH TIME: 1754079100.510378
[08/01 13:11:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3045.9M, EPOCH TIME: 1754079100.510612
[08/01 13:11:40    282s] Max number of tech site patterns supported in site array is 256.
[08/01 13:11:40    282s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:11:40    282s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3045.9M, EPOCH TIME: 1754079100.512524
[08/01 13:11:40    282s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    282s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    282s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:3045.9M, EPOCH TIME: 1754079100.514169
[08/01 13:11:40    282s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:11:40    282s] SiteArray: use 319,488 bytes
[08/01 13:11:40    282s] SiteArray: current memory after site array memory allocation 3045.9M
[08/01 13:11:40    282s] SiteArray: FP blocked sites are writable
[08/01 13:11:40    282s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:11:40    282s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3045.9M, EPOCH TIME: 1754079100.515102
[08/01 13:11:40    282s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3045.9M, EPOCH TIME: 1754079100.518218
[08/01 13:11:40    282s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:11:40    282s] Atter site array init, number of instance map data is 0.
[08/01 13:11:40    282s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3045.9M, EPOCH TIME: 1754079100.518703
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:40    282s] OPERPROF:     Starting CMU at level 3, MEM:3045.9M, EPOCH TIME: 1754079100.519208
[08/01 13:11:40    282s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3045.9M, EPOCH TIME: 1754079100.519654
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:11:40    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.010, MEM:3045.9M, EPOCH TIME: 1754079100.519980
[08/01 13:11:40    282s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3045.9M, EPOCH TIME: 1754079100.519999
[08/01 13:11:40    282s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3045.9M, EPOCH TIME: 1754079100.520370
[08/01 13:11:40    282s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3045.9MB).
[08/01 13:11:40    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.014, MEM:3045.9M, EPOCH TIME: 1754079100.521510
[08/01 13:11:40    282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3045.9M, EPOCH TIME: 1754079100.521544
[08/01 13:11:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.018, MEM:3000.9M, EPOCH TIME: 1754079100.539055
[08/01 13:11:40    282s] 
[08/01 13:11:40    282s] Creating Lib Analyzer ...
[08/01 13:11:40    283s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:11:40    283s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:11:40    283s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:11:40    283s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:43 mem=3006.9M
[08/01 13:11:40    283s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:43 mem=3006.9M
[08/01 13:11:40    283s] Creating Lib Analyzer, finished. 
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:11:40    283s] Type 'man IMPOPT-665' for more detail.
[08/01 13:11:40    283s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 13:11:40    283s] To increase the message display limit, refer to the product command reference manual.
[08/01 13:11:40    283s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[08/01 13:11:40    283s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2231.6M, totSessionCpu=0:04:43 **
[08/01 13:11:40    283s] Existing Dirty Nets : 0
[08/01 13:11:40    283s] New Signature Flow (optDesignCheckOptions) ....
[08/01 13:11:40    283s] #Taking db snapshot
[08/01 13:11:40    283s] #Taking db snapshot ... done
[08/01 13:11:40    283s] OPERPROF: Starting checkPlace at level 1, MEM:3043.5M, EPOCH TIME: 1754079100.804407
[08/01 13:11:40    283s] Processing tracks to init pin-track alignment.
[08/01 13:11:40    283s] z: 2, totalTracks: 1
[08/01 13:11:40    283s] z: 4, totalTracks: 1
[08/01 13:11:40    283s] z: 6, totalTracks: 1
[08/01 13:11:40    283s] z: 8, totalTracks: 1
[08/01 13:11:40    283s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:11:40    283s] All LLGs are deleted
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3043.5M, EPOCH TIME: 1754079100.806450
[08/01 13:11:40    283s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3043.5M, EPOCH TIME: 1754079100.806502
[08/01 13:11:40    283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3043.5M, EPOCH TIME: 1754079100.806525
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3043.5M, EPOCH TIME: 1754079100.806734
[08/01 13:11:40    283s] Max number of tech site patterns supported in site array is 256.
[08/01 13:11:40    283s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:11:40    283s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3043.5M, EPOCH TIME: 1754079100.808645
[08/01 13:11:40    283s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    283s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    283s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:3043.5M, EPOCH TIME: 1754079100.810477
[08/01 13:11:40    283s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:11:40    283s] SiteArray: use 319,488 bytes
[08/01 13:11:40    283s] SiteArray: current memory after site array memory allocation 3043.5M
[08/01 13:11:40    283s] SiteArray: FP blocked sites are writable
[08/01 13:11:40    283s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:11:40    283s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3043.5M, EPOCH TIME: 1754079100.811438
[08/01 13:11:40    283s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3043.5M, EPOCH TIME: 1754079100.814270
[08/01 13:11:40    283s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:11:40    283s] Atter site array init, number of instance map data is 0.
[08/01 13:11:40    283s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3043.5M, EPOCH TIME: 1754079100.814622
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:40    283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.009, MEM:3043.5M, EPOCH TIME: 1754079100.815059
[08/01 13:11:40    283s] Begin checking placement ... (start mem=3043.5M, init mem=3043.5M)
[08/01 13:11:40    283s] Begin checking exclusive groups violation ...
[08/01 13:11:40    283s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:11:40    283s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] ...checkPlace normal is done!
[08/01 13:11:40    283s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3043.5M, EPOCH TIME: 1754079100.851749
[08/01 13:11:40    283s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3043.5M, EPOCH TIME: 1754079100.853908
[08/01 13:11:40    283s] *info: Placed = 6211           (Fixed = 7)
[08/01 13:11:40    283s] *info: Unplaced = 0           
[08/01 13:11:40    283s] Placement Density:79.96%(10874/13600)
[08/01 13:11:40    283s] Placement Density (including fixed std cells):79.96%(10874/13600)
[08/01 13:11:40    283s] All LLGs are deleted
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6211).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3043.5M, EPOCH TIME: 1754079100.855433
[08/01 13:11:40    283s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3043.5M, EPOCH TIME: 1754079100.855480
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3043.5M)
[08/01 13:11:40    283s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.051, MEM:3043.5M, EPOCH TIME: 1754079100.855754
[08/01 13:11:40    283s]  Initial DC engine is -> aae
[08/01 13:11:40    283s]  
[08/01 13:11:40    283s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:11:40    283s]  
[08/01 13:11:40    283s]  
[08/01 13:11:40    283s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:11:40    283s]  
[08/01 13:11:40    283s] Reset EOS DB
[08/01 13:11:40    283s] Ignoring AAE DB Resetting ...
[08/01 13:11:40    283s]  Set Options for AAE Based Opt flow 
[08/01 13:11:40    283s] *** opt_design -post_route ***
[08/01 13:11:40    283s] DRC Margin: user margin 0.0; extra margin 0
[08/01 13:11:40    283s] Setup Target Slack: user slack 0
[08/01 13:11:40    283s] Hold Target Slack: user slack 0
[08/01 13:11:40    283s] All LLGs are deleted
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3043.5M, EPOCH TIME: 1754079100.859619
[08/01 13:11:40    283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3043.5M, EPOCH TIME: 1754079100.859673
[08/01 13:11:40    283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3043.5M, EPOCH TIME: 1754079100.860598
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3043.5M, EPOCH TIME: 1754079100.860792
[08/01 13:11:40    283s] Max number of tech site patterns supported in site array is 256.
[08/01 13:11:40    283s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:11:40    283s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3043.5M, EPOCH TIME: 1754079100.862760
[08/01 13:11:40    283s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    283s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:11:40    283s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3043.5M, EPOCH TIME: 1754079100.863665
[08/01 13:11:40    283s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:11:40    283s] SiteArray: use 319,488 bytes
[08/01 13:11:40    283s] SiteArray: current memory after site array memory allocation 3043.5M
[08/01 13:11:40    283s] SiteArray: FP blocked sites are writable
[08/01 13:11:40    283s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3043.5M, EPOCH TIME: 1754079100.864442
[08/01 13:11:40    283s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3043.5M, EPOCH TIME: 1754079100.867305
[08/01 13:11:40    283s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:11:40    283s] Atter site array init, number of instance map data is 0.
[08/01 13:11:40    283s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3043.5M, EPOCH TIME: 1754079100.867781
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:40    283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3043.5M, EPOCH TIME: 1754079100.868518
[08/01 13:11:40    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:40    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:40    283s] *** InitOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:06.5/0:00:06.6 (1.0), totSession cpu/real = 0:04:43.3/0:26:27.1 (0.2), mem = 3043.5M
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] =============================================================================================
[08/01 13:11:40    283s]  Step TAT Report : InitOpt #1 / opt_design #4                                   21.18-s099_1
[08/01 13:11:40    283s] =============================================================================================
[08/01 13:11:40    283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:11:40    283s] ---------------------------------------------------------------------------------------------
[08/01 13:11:40    283s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:40    283s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:11:40    283s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:40    283s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:40    283s] [ CheckPlace             ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    1.0
[08/01 13:11:40    283s] [ MISC                   ]          0:00:06.3  (  96.7 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 13:11:40    283s] ---------------------------------------------------------------------------------------------
[08/01 13:11:40    283s]  InitOpt #1 TOTAL                   0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.5    1.0
[08/01 13:11:40    283s] ---------------------------------------------------------------------------------------------
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] ** INFO : this run is activating 'postRoute' automaton
[08/01 13:11:40    283s] **INFO: flowCheckPoint #16 InitialSummary
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] Power view               = nangate_view_setup
[08/01 13:11:40    283s] Number of VT partitions  = 0
[08/01 13:11:40    283s] Standard cells in design = 134
[08/01 13:11:40    283s] Instances in design      = 6211
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] Instance distribution across the VT partitions:
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] Reporting took 0 sec
[08/01 13:11:40    283s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7157 access done (mem: 3043.531M)
[08/01 13:11:40    283s] Extraction called for design 'top' of instances=6211 and nets=7159 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:11:40    283s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:11:40    283s] RC Extraction called in multi-corner(1) mode.
[08/01 13:11:40    283s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:11:40    283s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:11:40    283s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:11:40    283s] * Layer Id             : 1 - M1
[08/01 13:11:40    283s]       Thickness        : 0.13
[08/01 13:11:40    283s]       Min Width        : 0.07
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 2 - M2
[08/01 13:11:40    283s]       Thickness        : 0.14
[08/01 13:11:40    283s]       Min Width        : 0.07
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 3 - M3
[08/01 13:11:40    283s]       Thickness        : 0.14
[08/01 13:11:40    283s]       Min Width        : 0.07
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 4 - M4
[08/01 13:11:40    283s]       Thickness        : 0.28
[08/01 13:11:40    283s]       Min Width        : 0.14
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 5 - M5
[08/01 13:11:40    283s]       Thickness        : 0.28
[08/01 13:11:40    283s]       Min Width        : 0.14
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 6 - M6
[08/01 13:11:40    283s]       Thickness        : 0.28
[08/01 13:11:40    283s]       Min Width        : 0.14
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 7 - M7
[08/01 13:11:40    283s]       Thickness        : 0.8
[08/01 13:11:40    283s]       Min Width        : 0.4
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 8 - M8
[08/01 13:11:40    283s]       Thickness        : 0.8
[08/01 13:11:40    283s]       Min Width        : 0.4
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 9 - M9
[08/01 13:11:40    283s]       Thickness        : 2
[08/01 13:11:40    283s]       Min Width        : 0.8
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] * Layer Id             : 10 - M10
[08/01 13:11:40    283s]       Thickness        : 2
[08/01 13:11:40    283s]       Min Width        : 0.8
[08/01 13:11:40    283s]       Layer Dielectric : 4.1
[08/01 13:11:40    283s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:11:40    283s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:11:40    283s]       RC Corner Indexes            0   
[08/01 13:11:40    283s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:11:40    283s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:11:40    283s] Resistance Scaling Factor    : 1.00000 
[08/01 13:11:40    283s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:11:40    283s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:11:40    283s] Shrink Factor                : 1.00000
[08/01 13:11:40    283s] 
[08/01 13:11:40    283s] Trim Metal Layers:
[08/01 13:11:40    283s] LayerId::1 widthSet size::1
[08/01 13:11:40    283s] LayerId::2 widthSet size::1
[08/01 13:11:40    283s] LayerId::3 widthSet size::1
[08/01 13:11:40    283s] LayerId::4 widthSet size::1
[08/01 13:11:40    283s] LayerId::5 widthSet size::1
[08/01 13:11:40    283s] LayerId::6 widthSet size::1
[08/01 13:11:40    283s] LayerId::7 widthSet size::1
[08/01 13:11:40    283s] LayerId::8 widthSet size::1
[08/01 13:11:40    283s] LayerId::9 widthSet size::1
[08/01 13:11:40    283s] LayerId::10 widthSet size::1
[08/01 13:11:40    283s] eee: pegSigSF::1.070000
[08/01 13:11:40    283s] Initializing multi-corner resistance tables ...
[08/01 13:11:40    283s] eee: l::1 avDens::0.088224 usedTrk::882.235995 availTrk::10000.000000 sigTrk::882.235995
[08/01 13:11:40    283s] eee: l::2 avDens::0.209983 usedTrk::1469.882066 availTrk::7000.000000 sigTrk::1469.882066
[08/01 13:11:40    283s] eee: l::3 avDens::0.177122 usedTrk::1576.383277 availTrk::8900.000000 sigTrk::1576.383277
[08/01 13:11:40    283s] eee: l::4 avDens::0.132358 usedTrk::542.668467 availTrk::4100.000000 sigTrk::542.668467
[08/01 13:11:40    283s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:11:40    283s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:11:40    283s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:40    283s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:40    283s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:11:40    283s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:11:40    283s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174904 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:11:40    283s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3043.5M)
[08/01 13:11:41    283s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:11:41    283s] Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 20.0024% (CPU Time= 0:00:00.1  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 30.0019% (CPU Time= 0:00:00.1  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 40.0031% (CPU Time= 0:00:00.1  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 60.0021% (CPU Time= 0:00:00.2  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 70.0033% (CPU Time= 0:00:00.2  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 80.0027% (CPU Time= 0:00:00.2  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 90.0022% (CPU Time= 0:00:00.2  MEM= 3107.5M)
[08/01 13:11:41    283s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3107.5M)
[08/01 13:11:41    283s] Number of Extracted Resistors     : 98985
[08/01 13:11:41    283s] Number of Extracted Ground Cap.   : 105846
[08/01 13:11:41    283s] Number of Extracted Coupling Cap. : 171404
[08/01 13:11:41    283s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3083.531M)
[08/01 13:11:41    283s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:11:41    283s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3083.5M)
[08/01 13:11:41    283s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:11:41    283s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7157 access done (mem: 3083.531M)
[08/01 13:11:41    283s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3083.531M)
[08/01 13:11:41    283s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3083.531M)
[08/01 13:11:41    283s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:11:42    284s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3083.531M)
[08/01 13:11:42    284s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=3083.531M)
[08/01 13:11:42    284s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 3083.531M)
[08/01 13:11:42    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3065.8M, EPOCH TIME: 1754079102.038254
[08/01 13:11:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:42    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3065.8M, EPOCH TIME: 1754079102.041467
[08/01 13:11:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] **INFO: flowCheckPoint #17 OptimizationHold
[08/01 13:11:42    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3094.4M, EPOCH TIME: 1754079102.047076
[08/01 13:11:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:42    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3094.4M, EPOCH TIME: 1754079102.049979
[08/01 13:11:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:42    284s] GigaOpt Hold Optimizer is used
[08/01 13:11:42    284s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:11:42    284s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:11:42    284s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[08/01 13:11:42    284s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:11:42    284s] optDesignOneStep: Power Flow
[08/01 13:11:42    284s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:11:42    284s] Deleting Lib Analyzer.
[08/01 13:11:42    284s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3094.422M)
[08/01 13:11:42    284s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3094.4M)
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s] Trim Metal Layers:
[08/01 13:11:42    284s] LayerId::1 widthSet size::1
[08/01 13:11:42    284s] LayerId::2 widthSet size::1
[08/01 13:11:42    284s] LayerId::3 widthSet size::1
[08/01 13:11:42    284s] LayerId::4 widthSet size::1
[08/01 13:11:42    284s] LayerId::5 widthSet size::1
[08/01 13:11:42    284s] LayerId::6 widthSet size::1
[08/01 13:11:42    284s] LayerId::7 widthSet size::1
[08/01 13:11:42    284s] LayerId::8 widthSet size::1
[08/01 13:11:42    284s] LayerId::9 widthSet size::1
[08/01 13:11:42    284s] LayerId::10 widthSet size::1
[08/01 13:11:42    284s] eee: pegSigSF::1.070000
[08/01 13:11:42    284s] Initializing multi-corner resistance tables ...
[08/01 13:11:42    284s] eee: l::1 avDens::0.088224 usedTrk::882.235995 availTrk::10000.000000 sigTrk::882.235995
[08/01 13:11:42    284s] eee: l::2 avDens::0.209983 usedTrk::1469.882066 availTrk::7000.000000 sigTrk::1469.882066
[08/01 13:11:42    284s] eee: l::3 avDens::0.177122 usedTrk::1576.383277 availTrk::8900.000000 sigTrk::1576.383277
[08/01 13:11:42    284s] eee: l::4 avDens::0.132358 usedTrk::542.668467 availTrk::4100.000000 sigTrk::542.668467
[08/01 13:11:42    284s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:11:42    284s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:11:42    284s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:42    284s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:42    284s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:11:42    284s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:11:42    284s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174904 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:11:42    284s] End AAE Lib Interpolated Model. (MEM=3094.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s] Creating Lib Analyzer ...
[08/01 13:11:42    284s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:11:42    284s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:11:42    284s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:11:42    284s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:44 mem=3094.4M
[08/01 13:11:42    284s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:44 mem=3094.4M
[08/01 13:11:42    284s] Creating Lib Analyzer, finished. 
[08/01 13:11:42    284s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:44 mem=3094.4M ***
[08/01 13:11:42    284s] *** BuildHoldData #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:44.3/0:26:28.4 (0.2), mem = 3094.4M
[08/01 13:11:42    284s] Effort level <high> specified for reg2reg path_group
[08/01 13:11:42    284s] OPTC: user 20.0
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:11:42    284s] Deleting Lib Analyzer.
[08/01 13:11:42    284s] 
[08/01 13:11:42    284s] TimeStamp Deleting Cell Server End ...
[08/01 13:11:42    284s] Starting delay calculation for Hold views
[08/01 13:11:42    284s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:11:42    284s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:11:42    284s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:11:42    284s] #################################################################################
[08/01 13:11:42    284s] # Design Stage: PostRoute
[08/01 13:11:42    284s] # Design Name: top
[08/01 13:11:42    284s] # Design Mode: 45nm
[08/01 13:11:42    284s] # Analysis Mode: MMMC OCV 
[08/01 13:11:42    284s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:11:42    284s] # Signoff Settings: SI On 
[08/01 13:11:42    284s] #################################################################################
[08/01 13:11:42    284s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:11:42    284s] Setting infinite Tws ...
[08/01 13:11:42    284s] First Iteration Infinite Tw... 
[08/01 13:11:42    284s] Calculate late delays in OCV mode...
[08/01 13:11:42    284s] Calculate early delays in OCV mode...
[08/01 13:11:42    284s] Topological Sorting (REAL = 0:00:00.0, MEM = 3092.4M, InitMEM = 3092.4M)
[08/01 13:11:42    284s] Start delay calculation (fullDC) (1 T). (MEM=3092.42)
[08/01 13:11:42    284s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:11:42    284s] End AAE Lib Interpolated Model. (MEM=3104.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:44    286s] Total number of fetched objects 7475
[08/01 13:11:44    286s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:44    286s] AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
[08/01 13:11:44    286s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:44    286s] End delay calculation. (MEM=3119.73 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:11:44    286s] End delay calculation (fullDC). (MEM=3119.73 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:11:44    286s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3119.7M) ***
[08/01 13:11:44    286s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3119.7M)
[08/01 13:11:44    286s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:11:44    286s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3119.7M)
[08/01 13:11:44    286s] 
[08/01 13:11:44    286s] Executing IPO callback for view pruning ..
[08/01 13:11:44    286s] 
[08/01 13:11:44    286s] Active hold views:
[08/01 13:11:44    286s]  nangate_view_hold
[08/01 13:11:44    286s]   Dominating endpoints: 0
[08/01 13:11:44    286s]   Dominating TNS: -0.000
[08/01 13:11:44    286s] 
[08/01 13:11:44    286s] Starting SI iteration 2
[08/01 13:11:44    286s] Calculate late delays in OCV mode...
[08/01 13:11:44    286s] Calculate early delays in OCV mode...
[08/01 13:11:44    286s] Start delay calculation (fullDC) (1 T). (MEM=3086.84)
[08/01 13:11:44    286s] End AAE Lib Interpolated Model. (MEM=3086.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:45    287s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3100.5M) ***
[08/01 13:11:45    287s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:11:45    287s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7475. 
[08/01 13:11:45    287s] Total number of fetched objects 7475
[08/01 13:11:45    287s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:45    287s] AAE_INFO-618: Total number of nets in the design is 7159,  22.8 percent of the nets selected for SI analysis
[08/01 13:11:45    287s] End delay calculation. (MEM=3100.54 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 13:11:45    287s] End delay calculation (fullDC). (MEM=3100.54 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 13:11:45    287s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:04:47 mem=3100.5M)
[08/01 13:11:45    287s] Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:04:47 mem=3100.5M ***
[08/01 13:11:45    287s] OPTC: user 20.0
[08/01 13:11:45    287s] Done building hold timer [20012 node(s), 27504 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:04:48 mem=3116.5M ***
[08/01 13:11:45    287s] Starting delay calculation for Setup views
[08/01 13:11:45    287s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:11:45    287s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:11:45    287s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:11:45    287s] #################################################################################
[08/01 13:11:45    287s] # Design Stage: PostRoute
[08/01 13:11:45    287s] # Design Name: top
[08/01 13:11:45    287s] # Design Mode: 45nm
[08/01 13:11:45    287s] # Analysis Mode: MMMC OCV 
[08/01 13:11:45    287s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:11:45    287s] # Signoff Settings: SI On 
[08/01 13:11:45    287s] #################################################################################
[08/01 13:11:45    287s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:11:45    287s] Setting infinite Tws ...
[08/01 13:11:45    287s] First Iteration Infinite Tw... 
[08/01 13:11:45    287s] Calculate early delays in OCV mode...
[08/01 13:11:45    287s] Calculate late delays in OCV mode...
[08/01 13:11:45    287s] Topological Sorting (REAL = 0:00:00.0, MEM = 3096.8M, InitMEM = 3096.8M)
[08/01 13:11:45    287s] Start delay calculation (fullDC) (1 T). (MEM=3096.81)
[08/01 13:11:45    287s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:11:45    287s] End AAE Lib Interpolated Model. (MEM=3108.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:47    289s] Total number of fetched objects 7475
[08/01 13:11:47    289s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:47    289s] AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
[08/01 13:11:47    289s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:47    289s] End delay calculation. (MEM=3111.5 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:11:47    289s] End delay calculation (fullDC). (MEM=3111.5 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:11:47    289s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3111.5M) ***
[08/01 13:11:47    289s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3111.5M)
[08/01 13:11:47    289s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:11:47    289s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3111.5M)
[08/01 13:11:47    289s] 
[08/01 13:11:47    289s] Executing IPO callback for view pruning ..
[08/01 13:11:47    289s] Starting SI iteration 2
[08/01 13:11:47    289s] Calculate early delays in OCV mode...
[08/01 13:11:47    289s] Calculate late delays in OCV mode...
[08/01 13:11:47    289s] Start delay calculation (fullDC) (1 T). (MEM=3071.62)
[08/01 13:11:47    289s] End AAE Lib Interpolated Model. (MEM=3071.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:47    289s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:11:47    289s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7475. 
[08/01 13:11:47    289s] Total number of fetched objects 7475
[08/01 13:11:47    289s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:47    289s] AAE_INFO-618: Total number of nets in the design is 7159,  1.0 percent of the nets selected for SI analysis
[08/01 13:11:47    289s] End delay calculation. (MEM=3115.3 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:11:47    289s] End delay calculation (fullDC). (MEM=3115.3 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:11:47    289s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3115.3M) ***
[08/01 13:11:47    290s] 
[08/01 13:11:47    290s] Creating Lib Analyzer ...
[08/01 13:11:47    290s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:11:47    290s] 
[08/01 13:11:47    290s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:11:47    290s] Summary for sequential cells identification: 
[08/01 13:11:47    290s]   Identified SBFF number: 16
[08/01 13:11:47    290s]   Identified MBFF number: 0
[08/01 13:11:47    290s]   Identified SB Latch number: 0
[08/01 13:11:47    290s]   Identified MB Latch number: 0
[08/01 13:11:47    290s]   Not identified SBFF number: 0
[08/01 13:11:47    290s]   Not identified MBFF number: 0
[08/01 13:11:47    290s]   Not identified SB Latch number: 0
[08/01 13:11:47    290s]   Not identified MB Latch number: 0
[08/01 13:11:47    290s]   Number of sequential cells which are not FFs: 13
[08/01 13:11:47    290s]  Visiting view : nangate_view_setup
[08/01 13:11:47    290s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:11:47    290s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:11:47    290s]  Visiting view : nangate_view_hold
[08/01 13:11:47    290s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:11:47    290s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:11:47    290s] TLC MultiMap info (StdDelay):
[08/01 13:11:47    290s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:11:47    290s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:11:47    290s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:11:47    290s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:11:47    290s]  Setting StdDelay to: 8.5ps
[08/01 13:11:47    290s] 
[08/01 13:11:47    290s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:11:47    290s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:11:47    290s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:11:47    290s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:11:47    290s] 
[08/01 13:11:47    290s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:11:48    290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:50 mem=3131.3M
[08/01 13:11:48    290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:50 mem=3131.3M
[08/01 13:11:48    290s] Creating Lib Analyzer, finished. 
[08/01 13:11:48    290s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:04:50 mem=3131.3M)
[08/01 13:11:48    290s] Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:04:50 mem=3131.3M ***
[08/01 13:11:48    290s] *info: category slack lower bound [L 0.0] default
[08/01 13:11:48    290s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s]          WNS    reg2regWNS
[08/01 13:11:48    290s]     0.028 ns      0.028 ns
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s]   Timing/DRV Snapshot: (REF)
[08/01 13:11:48    290s]      Weighted WNS: 0.000
[08/01 13:11:48    290s]       All  PG WNS: 0.000
[08/01 13:11:48    290s]       High PG WNS: 0.000
[08/01 13:11:48    290s]       All  PG TNS: 0.000
[08/01 13:11:48    290s]       High PG TNS: 0.000
[08/01 13:11:48    290s]       Low  PG TNS: 0.000
[08/01 13:11:48    290s]          Tran DRV: 1 (1)
[08/01 13:11:48    290s]           Cap DRV: 0 (0)
[08/01 13:11:48    290s]        Fanout DRV: 0 (0)
[08/01 13:11:48    290s]            Glitch: 0 (0)
[08/01 13:11:48    290s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] OPTC: m4 20.0 50.0
[08/01 13:11:48    290s] OPTC: view 50.0
[08/01 13:11:48    290s] Setting latch borrow mode to budget during optimization.
[08/01 13:11:48    290s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:11:48    290s] =================================================================
[08/01 13:11:48    290s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:11:48    290s] ------------------------------------------------------------------
[08/01 13:11:48    290s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:11:48    290s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:11:48    290s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:11:48    290s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:11:48    290s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:11:48    290s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:11:48    290s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:11:48    290s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:11:48    290s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:11:48    290s] =================================================================
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 13:11:48    290s] *Info: worst delay setup view: nangate_view_setup
[08/01 13:11:48    290s] Hold Timer stdDelay =  6.0ps
[08/01 13:11:48    290s]  Visiting view : nangate_view_hold
[08/01 13:11:48    290s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:11:48    290s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:11:48    290s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:11:48    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3150.4M, EPOCH TIME: 1754079108.585324
[08/01 13:11:48    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:48    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3150.4M, EPOCH TIME: 1754079108.588806
[08/01 13:11:48    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:48    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] ------------------------------------------------------------------
[08/01 13:11:48    290s]      Hold Opt Initial Summary
[08/01 13:11:48    290s] ------------------------------------------------------------------
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] Setup views included:
[08/01 13:11:48    290s]  nangate_view_setup
[08/01 13:11:48    290s] Hold views included:
[08/01 13:11:48    290s]  nangate_view_hold
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:11:48    290s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:11:48    290s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:11:48    290s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] |           WNS (ns):| -0.714  | -0.014  | -0.714  |
[08/01 13:11:48    290s] |           TNS (ns):|-258.999 | -0.036  |-258.963 |
[08/01 13:11:48    290s] |    Violating Paths:|   586   |    4    |   582   |
[08/01 13:11:48    290s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:48    290s] +--------------------+---------+---------+---------+
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] +----------------+-------------------------------+------------------+
[08/01 13:11:48    290s] |                |              Real             |       Total      |
[08/01 13:11:48    290s] |    DRVs        +------------------+------------+------------------|
[08/01 13:11:48    290s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:11:48    290s] +----------------+------------------+------------+------------------+
[08/01 13:11:48    290s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:11:48    290s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:11:48    290s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:48    290s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:48    290s] +----------------+------------------+------------+------------------+
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3150.4M, EPOCH TIME: 1754079108.644100
[08/01 13:11:48    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:48    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:3150.4M, EPOCH TIME: 1754079108.647611
[08/01 13:11:48    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:48    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] Density: 79.958%
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] ------------------------------------------------------------------
[08/01 13:11:48    290s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 2258.1M, totSessionCpu=0:04:51 **
[08/01 13:11:48    290s] *** BuildHoldData #1 [finish] (opt_design #4) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:04:50.7/0:26:34.8 (0.2), mem = 3095.4M
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] =============================================================================================
[08/01 13:11:48    290s]  Step TAT Report : BuildHoldData #1 / opt_design #4                             21.18-s099_1
[08/01 13:11:48    290s] =============================================================================================
[08/01 13:11:48    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:11:48    290s] ---------------------------------------------------------------------------------------------
[08/01 13:11:48    290s] [ ViewPruning            ]      8   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:11:48    290s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:48    290s] [ DrvReport              ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:48    290s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:48    290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:48    290s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:11:48    290s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:48    290s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:48    290s] [ TimingUpdate           ]      6   0:00:01.2  (  18.7 % )     0:00:05.3 /  0:00:05.3    1.0
[08/01 13:11:48    290s] [ FullDelayCalc          ]      4   0:00:03.8  (  59.4 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 13:11:48    290s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[08/01 13:11:48    290s] [ MISC                   ]          0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:11:48    290s] ---------------------------------------------------------------------------------------------
[08/01 13:11:48    290s]  BuildHoldData #1 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 13:11:48    290s] ---------------------------------------------------------------------------------------------
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] *** HoldOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:50.7/0:26:34.8 (0.2), mem = 3095.4M
[08/01 13:11:48    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.27
[08/01 13:11:48    290s] clk(704.225MHz) CK: assigning clock clk to net clk
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] Starting Levelizing
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 10%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 20%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 30%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 40%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 50%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 60%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 70%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 80%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 90%
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] Finished Levelizing
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] Starting Activity Propagation
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 10%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 20%
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 30%
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s] Finished Activity Propagation
[08/01 13:11:48    290s] 2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
[08/01 13:11:48    290s] Processing average sequential pin duty cycle 
[08/01 13:11:48    290s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482857, 0.0482857
[08/01 13:11:48    290s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:11:48    290s] #optDebug: Start CG creation (mem=3132.0M)
[08/01 13:11:48    290s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:11:48    290s] (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgPrt (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgEgp (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgPbk (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgNrb(cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgObs (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgCon (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s]  ...processing cgPdm (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3311.7M)
[08/01 13:11:48    290s] HoldSingleBuffer minRootGain=0.000
[08/01 13:11:48    290s] HoldSingleBuffer minRootGain=0.000
[08/01 13:11:48    290s] HoldSingleBuffer minRootGain=0.000
[08/01 13:11:48    290s] HoldSingleBuffer minRootGain=0.000
[08/01 13:11:48    290s] *info: Run opt_design holdfix with 1 thread.
[08/01 13:11:48    290s] Info: 8 clock nets excluded from IPO operation.
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s]    Hold Timing Summary  - Initial 
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s]  Target slack:       0.0000 ns
[08/01 13:11:48    290s]  View: nangate_view_hold 
[08/01 13:11:48    290s]    WNS:      -0.7145
[08/01 13:11:48    290s]    TNS:    -258.9968
[08/01 13:11:48    290s]    VP :          586
[08/01 13:11:48    290s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:11:48    290s] --------------------------------------------------- 
[08/01 13:11:48    290s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:11:48    290s] ### Creating PhyDesignMc. totSessionCpu=0:04:51 mem=3330.8M
[08/01 13:11:48    290s] OPERPROF: Starting DPlace-Init at level 1, MEM:3330.8M, EPOCH TIME: 1754079108.958096
[08/01 13:11:48    290s] Processing tracks to init pin-track alignment.
[08/01 13:11:48    290s] z: 2, totalTracks: 1
[08/01 13:11:48    290s] z: 4, totalTracks: 1
[08/01 13:11:48    290s] z: 6, totalTracks: 1
[08/01 13:11:48    290s] z: 8, totalTracks: 1
[08/01 13:11:48    290s] Info: Done creating the CCOpt slew target map.
[08/01 13:11:48    290s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:11:48    290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3330.8M, EPOCH TIME: 1754079108.961517
[08/01 13:11:48    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:48    290s] 
[08/01 13:11:48    290s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:11:48    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:3330.8M, EPOCH TIME: 1754079108.965040
[08/01 13:11:48    290s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3330.8M, EPOCH TIME: 1754079108.965079
[08/01 13:11:48    290s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3346.8M, EPOCH TIME: 1754079108.965528
[08/01 13:11:48    290s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3346.8MB).
[08/01 13:11:48    290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:3346.8M, EPOCH TIME: 1754079108.966008
[08/01 13:11:48    291s] TotalInstCnt at PhyDesignMc Initialization: 6211
[08/01 13:11:48    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:51 mem=3346.8M
[08/01 13:11:48    291s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3346.8M, EPOCH TIME: 1754079108.985204
[08/01 13:11:48    291s] Found 0 hard placement blockage before merging.
[08/01 13:11:48    291s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3346.8M, EPOCH TIME: 1754079108.985297
[08/01 13:11:48    291s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:11:48    291s] 
[08/01 13:11:48    291s] *** Starting Core Fixing (fixHold) cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:04:51 mem=3346.8M density=79.958% ***
[08/01 13:11:49    291s] ### Creating RouteCongInterface, started
[08/01 13:11:49    291s] {MMLU 0 8 7157}
[08/01 13:11:49    291s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=3346.8M
[08/01 13:11:49    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=3346.8M
[08/01 13:11:49    291s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.958%
------------------------------------------------------------------
[08/01 13:11:49    291s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482857, 0.0482857
[08/01 13:11:49    291s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:11:49    291s] *info: Hold Batch Commit is enabled
[08/01 13:11:49    291s] *info: Levelized Batch Commit is enabled
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Phase I ......
[08/01 13:11:49    291s] Executing transform: ECO Safe Resize
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   0|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   1|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%[08/01 13:11:49    291s] 
|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Capturing REF for hold ...
[08/01 13:11:49    291s]    Hold Timing Snapshot: (REF)
[08/01 13:11:49    291s]              All PG WNS: -0.715
[08/01 13:11:49    291s]              All PG TNS: -258.997
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] Executing transform: AddBuffer + LegalResize
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   0|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   1|  -0.715|  -258.96|     582|          2|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   2|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Capturing REF for hold ...
|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s]    Hold Timing Snapshot: (REF)
[08/01 13:11:49    291s]              All PG WNS: -0.715
[08/01 13:11:49    291s]              All PG TNS: -258.961
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] *info:    Total 2 cells added for Phase I
[08/01 13:11:49    291s] *info:        in which 0 is ripple commits (0.000%)
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]    Hold Timing Summary  - Phase I 
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]  Target slack:       0.0000 ns
[08/01 13:11:49    291s]  View: nangate_view_hold 
[08/01 13:11:49    291s]    WNS:      -0.7145
[08/01 13:11:49    291s]    TNS:    -258.9605
[08/01 13:11:49    291s]    VP :          582
[08/01 13:11:49    291s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:11:49    291s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:11:49    291s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482895, 0.0482895
[08/01 13:11:49    291s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:11:49    291s] *info: Hold Batch Commit is enabled
[08/01 13:11:49    291s] *info: Levelized Batch Commit is enabled
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Phase II ......
[08/01 13:11:49    291s] Executing transform: AddBuffer
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   0|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   1|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Capturing REF for hold ...
[08/01 13:11:49    291s]    Hold Timing Snapshot: (REF)
[08/01 13:11:49    291s]              All PG WNS: -0.715
[08/01 13:11:49    291s]              All PG TNS: -258.961
|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]    Hold Timing Summary  - Phase II 
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]  Target slack:       0.0000 ns
[08/01 13:11:49    291s]  View: nangate_view_hold 
[08/01 13:11:49    291s]    WNS:      -0.7145
[08/01 13:11:49    291s]    TNS:    -258.9605
[08/01 13:11:49    291s]    VP :          582
[08/01 13:11:49    291s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:11:49    291s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:11:49    291s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482895, 0.0482895
[08/01 13:11:49    291s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:11:49    291s] *info: Hold Batch Commit is enabled
[08/01 13:11:49    291s] *info: Levelized Batch Commit is enabled
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Phase III ......
[08/01 13:11:49    291s] Executing transform: AddBuffer + LegalResize
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] |   0|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] Worst hold path end point:
[08/01 13:11:49    291s]   result_reg_reg[3><0]/RN
[08/01 13:11:49    291s]     net: rst_n (nrTerm=583)
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Capturing REF for hold ...
[08/01 13:11:49    291s] |   1|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%[08/01 13:11:49    291s]    Hold Timing Snapshot: (REF)
[08/01 13:11:49    291s]              All PG WNS: -0.715
[08/01 13:11:49    291s]              All PG TNS: -258.961
|   0:00:00.0|  3346.8M|
[08/01 13:11:49    291s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]    Hold Timing Summary  - Phase III 
[08/01 13:11:49    291s] --------------------------------------------------- 
[08/01 13:11:49    291s]  Target slack:       0.0000 ns
[08/01 13:11:49    291s]  View: nangate_view_hold 
[08/01 13:11:49    291s]    WNS:      -0.7145
[08/01 13:11:49    291s]    TNS:    -258.9605
[08/01 13:11:49    291s]    VP :          582
[08/01 13:11:49    291s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:11:49    291s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:11:49    291s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482895, 0.0482895
[08/01 13:11:49    291s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] =======================================================================
[08/01 13:11:49    291s]                 Reasons for remaining hold violations
[08/01 13:11:49    291s] =======================================================================
[08/01 13:11:49    291s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Buffering failure reasons
[08/01 13:11:49    291s] ------------------------------------------------
[08/01 13:11:49    291s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Resizing failure reasons
[08/01 13:11:49    291s] ------------------------------------------------
[08/01 13:11:49    291s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] *** Finished Core Fixing (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:04:52 mem=3346.8M density=79.970% ***
[08/01 13:11:49    291s] *info:          in which 1 termBuffering
[08/01 13:11:49    291s] *info:          in which 0 dummyBuffering
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] *info:
[08/01 13:11:49    291s] *info: Added a total of 2 cells to fix/reduce hold violation
[08/01 13:11:49    291s] *info:
[08/01 13:11:49    291s] *info: Summary: 
[08/01 13:11:49    291s]  (3.0, 	23.843)[08/01 13:11:49    291s] *info:            2 cells of type 'CLKBUF_X1' used
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] *** Finish Post Route Hold Fixing (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:04:52 mem=3346.8M density=79.970%) ***
[08/01 13:11:49    291s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482895, 0.0482895
[08/01 13:11:49    291s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.27
[08/01 13:11:49    291s] **INFO: total 2 insts, 0 nets marked don't touch
[08/01 13:11:49    291s] **INFO: total 2 insts, 0 nets marked don't touch DB property
[08/01 13:11:49    291s] **INFO: total 2 insts, 0 nets unmarked don't touch
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:11:49    291s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3327.7M, EPOCH TIME: 1754079109.506321
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:3247.7M, EPOCH TIME: 1754079109.523793
[08/01 13:11:49    291s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:11:49    291s] *** HoldOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:51.5/0:26:35.7 (0.2), mem = 3247.7M
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] =============================================================================================
[08/01 13:11:49    291s]  Step TAT Report : HoldOpt #1 / opt_design #4                                   21.18-s099_1
[08/01 13:11:49    291s] =============================================================================================
[08/01 13:11:49    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:11:49    291s] ---------------------------------------------------------------------------------------------
[08/01 13:11:49    291s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:11:49    291s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 13:11:49    291s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:11:49    291s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ OptEval                ]      5   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 13:11:49    291s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:11:49    291s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[08/01 13:11:49    291s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.6
[08/01 13:11:49    291s] [ HoldReEval             ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ HoldCollectNode        ]     11   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ HoldBottleneckCount    ]      6   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:11:49    291s] [ HoldCacheNodeWeight    ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ HoldBuildSlackGraph    ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ TimingUpdate           ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ TimingReport           ]      4   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:11:49    291s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:11:49    291s] [ PropagateActivity      ]      1   0:00:00.2  (  18.4 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 13:11:49    291s] [ MISC                   ]          0:00:00.2  (  28.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:11:49    291s] ---------------------------------------------------------------------------------------------
[08/01 13:11:49    291s]  HoldOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 13:11:49    291s] ---------------------------------------------------------------------------------------------
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] **INFO: Skipping refine place as no non-legal commits were detected
[08/01 13:11:49    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3247.7M, EPOCH TIME: 1754079109.527489
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:49    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3247.7M, EPOCH TIME: 1754079109.530953
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] Running postRoute recovery in preEcoRoute mode
[08/01 13:11:49    291s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2401.0M, totSessionCpu=0:04:52 **
[08/01 13:11:49    291s]   DRV Snapshot: (TGT)
[08/01 13:11:49    291s]          Tran DRV: 1 (1)
[08/01 13:11:49    291s]           Cap DRV: 0 (0)
[08/01 13:11:49    291s]        Fanout DRV: 0 (0)
[08/01 13:11:49    291s]            Glitch: 0 (0)
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Recovery Manager:
[08/01 13:11:49    291s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:11:49    291s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:11:49    291s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:11:49    291s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Checking DRV degradation...
[08/01 13:11:49    291s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:11:49    291s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3247.85M, totSessionCpu=0:04:52).
[08/01 13:11:49    291s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2401.0M, totSessionCpu=0:04:52 **
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]   DRV Snapshot: (REF)
[08/01 13:11:49    291s]          Tran DRV: 1 (1)
[08/01 13:11:49    291s]           Cap DRV: 0 (0)
[08/01 13:11:49    291s]        Fanout DRV: 0 (0)
[08/01 13:11:49    291s]            Glitch: 0 (0)
[08/01 13:11:49    291s] Running refinePlace -preserveRouting true -hardFence false
[08/01 13:11:49    291s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3286.0M, EPOCH TIME: 1754079109.626336
[08/01 13:11:49    291s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3286.0M, EPOCH TIME: 1754079109.626379
[08/01 13:11:49    291s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3286.0M, EPOCH TIME: 1754079109.626408
[08/01 13:11:49    291s] Processing tracks to init pin-track alignment.
[08/01 13:11:49    291s] z: 2, totalTracks: 1
[08/01 13:11:49    291s] z: 4, totalTracks: 1
[08/01 13:11:49    291s] z: 6, totalTracks: 1
[08/01 13:11:49    291s] z: 8, totalTracks: 1
[08/01 13:11:49    291s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:11:49    291s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3286.0M, EPOCH TIME: 1754079109.629381
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:11:49    291s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:3286.0M, EPOCH TIME: 1754079109.633072
[08/01 13:11:49    291s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3286.0M, EPOCH TIME: 1754079109.633117
[08/01 13:11:49    291s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3286.0M, EPOCH TIME: 1754079109.633473
[08/01 13:11:49    291s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3286.0MB).
[08/01 13:11:49    291s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.008, MEM:3286.0M, EPOCH TIME: 1754079109.633975
[08/01 13:11:49    291s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.008, MEM:3286.0M, EPOCH TIME: 1754079109.633992
[08/01 13:11:49    291s] TDRefine: refinePlace mode is spiral
[08/01 13:11:49    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.19
[08/01 13:11:49    291s] OPERPROF:   Starting RefinePlace at level 2, MEM:3286.0M, EPOCH TIME: 1754079109.634028
[08/01 13:11:49    291s] *** Starting place_detail (0:04:52 mem=3286.0M) ***
[08/01 13:11:49    291s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:49    291s] (I)      Default pattern map key = top_default.
[08/01 13:11:49    291s] (I)      Default pattern map key = top_default.
[08/01 13:11:49    291s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3286.0M, EPOCH TIME: 1754079109.638712
[08/01 13:11:49    291s] Starting refinePlace ...
[08/01 13:11:49    291s] (I)      Default pattern map key = top_default.
[08/01 13:11:49    291s] One DDP V2 for no tweak run.
[08/01 13:11:49    291s] (I)      Default pattern map key = top_default.
[08/01 13:11:49    291s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3286.0M, EPOCH TIME: 1754079109.646478
[08/01 13:11:49    291s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:11:49    291s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3286.0M, EPOCH TIME: 1754079109.646529
[08/01 13:11:49    291s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3286.0M, EPOCH TIME: 1754079109.646586
[08/01 13:11:49    291s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3286.0M, EPOCH TIME: 1754079109.646604
[08/01 13:11:49    291s] DDP markSite nrRow 83 nrJob 83
[08/01 13:11:49    291s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3286.0M, EPOCH TIME: 1754079109.646722
[08/01 13:11:49    291s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3286.0M, EPOCH TIME: 1754079109.646740
[08/01 13:11:49    291s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:11:49    291s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3286.0MB) @(0:04:52 - 0:04:52).
[08/01 13:11:49    291s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:11:49    291s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:11:49    291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:11:49    291s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:11:49    291s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:11:49    291s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:11:49    291s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:11:49    291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3254.0MB) @(0:04:52 - 0:04:52).
[08/01 13:11:49    291s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:11:49    291s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3254.0MB
[08/01 13:11:49    291s] Statistics of distance of Instance movement in refine placement:
[08/01 13:11:49    291s]   maximum (X+Y) =         0.00 um
[08/01 13:11:49    291s]   mean    (X+Y) =         0.00 um
[08/01 13:11:49    291s] Total instances moved : 0
[08/01 13:11:49    291s] Summary Report:
[08/01 13:11:49    291s] Instances move: 0 (out of 6206 movable)
[08/01 13:11:49    291s] Instances flipped: 0
[08/01 13:11:49    291s] Mean displacement: 0.00 um
[08/01 13:11:49    291s] Max displacement: 0.00 um 
[08/01 13:11:49    291s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.110, REAL:0.111, MEM:3254.0M, EPOCH TIME: 1754079109.749769
[08/01 13:11:49    291s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:11:49    291s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3254.0MB
[08/01 13:11:49    291s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3254.0MB) @(0:04:52 - 0:04:52).
[08/01 13:11:49    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.19
[08/01 13:11:49    291s] *** Finished place_detail (0:04:52 mem=3254.0M) ***
[08/01 13:11:49    291s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.116, REAL:0.117, MEM:3254.0M, EPOCH TIME: 1754079109.751009
[08/01 13:11:49    291s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3254.0M, EPOCH TIME: 1754079109.751031
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.014, REAL:0.014, MEM:3216.0M, EPOCH TIME: 1754079109.765483
[08/01 13:11:49    291s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.138, REAL:0.139, MEM:3216.0M, EPOCH TIME: 1754079109.765524
[08/01 13:11:49    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3216.0M, EPOCH TIME: 1754079109.770481
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:49    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3216.0M, EPOCH TIME: 1754079109.773545
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] ------------------------------------------------------------------
[08/01 13:11:49    291s]         Pre-ecoRoute Summary
[08/01 13:11:49    291s] ------------------------------------------------------------------
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] Setup views included:
[08/01 13:11:49    291s]  nangate_view_setup 
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] +--------------------+---------+---------+---------+
[08/01 13:11:49    291s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:11:49    291s] +--------------------+---------+---------+---------+
[08/01 13:11:49    291s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:11:49    291s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:11:49    291s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:11:49    291s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:49    291s] +--------------------+---------+---------+---------+
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] +----------------+-------------------------------+------------------+
[08/01 13:11:49    291s] |                |              Real             |       Total      |
[08/01 13:11:49    291s] |    DRVs        +------------------+------------+------------------|
[08/01 13:11:49    291s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:11:49    291s] +----------------+------------------+------------+------------------+
[08/01 13:11:49    291s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:11:49    291s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:11:49    291s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:49    291s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:49    291s] +----------------+------------------+------------+------------------+
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3280.2M, EPOCH TIME: 1754079109.840416
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:49    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3280.2M, EPOCH TIME: 1754079109.843518
[08/01 13:11:49    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:49    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:49    291s] Density: 79.970%
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] ------------------------------------------------------------------
[08/01 13:11:49    291s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2399.0M, totSessionCpu=0:04:52 **
[08/01 13:11:49    291s] **INFO: flowCheckPoint #18 GlobalDetailRoute
[08/01 13:11:49    291s] -routeWithEco true                        # bool, default=false, user setting
[08/01 13:11:49    291s] -routeSelectedNetOnly false               # bool, default=false, user setting
[08/01 13:11:49    291s] -routeWithTimingDriven true               # bool, default=false, user setting
[08/01 13:11:49    291s] -routeWithSiDriven true                   # bool, default=false, user setting
[08/01 13:11:49    291s] Existing Dirty Nets : 4
[08/01 13:11:49    291s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[08/01 13:11:49    291s] Reset Dirty Nets : 4
[08/01 13:11:49    291s] *** EcoRoute #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:51.9/0:26:36.1 (0.2), mem = 3222.6M
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] route_global_detail
[08/01 13:11:49    291s] 
[08/01 13:11:49    291s] #Start route_global_detail on Fri Aug  1 13:11:49 2025
[08/01 13:11:49    291s] #
[08/01 13:11:49    291s] ### Time Record (route_global_detail) is installed.
[08/01 13:11:49    291s] ### Time Record (Pre Callback) is installed.
[08/01 13:11:49    291s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3222.633M)
[08/01 13:11:49    291s] ### Time Record (Pre Callback) is uninstalled.
[08/01 13:11:49    291s] ### Time Record (DB Import) is installed.
[08/01 13:11:49    291s] ### Time Record (Timing Data Generation) is installed.
[08/01 13:11:49    291s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 13:11:49    291s] ### Net info: total nets: 7161
[08/01 13:11:49    291s] ### Net info: dirty nets: 0
[08/01 13:11:49    291s] ### Net info: marked as disconnected nets: 0
[08/01 13:11:49    291s] #num needed restored net=0
[08/01 13:11:49    291s] #need_extraction net=0 (total=7161)
[08/01 13:11:49    291s] ### Net info: fully routed nets: 7120
[08/01 13:11:49    291s] ### Net info: trivial (< 2 pins) nets: 40
[08/01 13:11:49    291s] ### Net info: unrouted nets: 1
[08/01 13:11:49    291s] ### Net info: re-extraction nets: 0
[08/01 13:11:49    291s] ### Net info: ignored nets: 0
[08/01 13:11:49    291s] ### Net info: skip routing nets: 0
[08/01 13:11:49    292s] ### import design signature (75): route=1277595557 fixed_route=1072894862 flt_obj=0 vio=1713018540 swire=282492057 shield_wire=1 net_attr=2071347858 dirty_area=0 del_dirty_area=0 cell=242555059 placement=1843494336 pin_access=1025884471 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:11:49    292s] ### Time Record (DB Import) is uninstalled.
[08/01 13:11:49    292s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 13:11:49    292s] #RTESIG:78da95d24d4fc3300c0660cefc0a2bdba1485bb19db649ae485c014dc075ca68da55ea87
[08/01 13:11:49    292s] #       d42607fe3d159c86ca4273f523c76f9ccdf6fdf100822925bd9fd09823c1d381252a547b
[08/01 13:11:49    292s] #       32797ecf749c4b6f0fe276b37d7e79551a2adb4e0e92d330b43b283f7bdb351f50baca86
[08/01 13:11:49    292s] #       d6c3e4bc6ffafaee47935440297e1f48aa76b07e076172e32fc7d20041d2f4ded56e5c24
[08/01 13:11:49    292s] #       72eeb0e2668506840d7e10904c7e9c0b8b5d555680e85cd984ee3a3459b62a3892bcf40b
[08/01 13:11:49    292s] #       3d89a4063f86fff6a45caee36a0dcf55013acda3bba2022fc7583464e2f10b8d71a40cc5
[08/01 13:11:49    292s] #       be06698320266ffbd28ee5bc47d787ee2f4920ce4d7d8ea82c969091296a887534209366
[08/01 13:11:49    292s] #       20bc9e90c944df9c19af4d7df305987d3520
[08/01 13:11:49    292s] #
[08/01 13:11:49    292s] #Skip comparing routing design signature in db-snapshot flow
[08/01 13:11:49    292s] ### Time Record (Data Preparation) is installed.
[08/01 13:11:49    292s] #RTESIG:78da95924f4fc3300cc539f329ac6c87226d23769a26b92271053401d729d0b4abd43f52
[08/01 13:11:49    292s] #       931cf8f654e334541aeaab7f7a7ecff666fbfe7804467840bdf7dc9813c2d39104575ced
[08/01 13:11:49    292s] #       d148794f789a5a6f0fec76b37d7e79551a2adb7a07d9c730b43b28bf7adb359f50bacac6
[08/01 13:11:49    292s] #       36807721347d7df743a35080077e29c8aa76b06107d1bbf11747c20042d6f4c1d56e9c45
[08/01 13:11:49    292s] #       c4a4b062b2e206988d616090f9304e8d59559517c03a5736b15b064d9eaf0ace515cf333
[08/01 13:11:49    292s] #       9a88424318e37f35518a75b85a834b55803ec8e4adb0e0d736661934e9f885e66948194c
[08/01 13:11:49    292s] #       bd066ac381f960fbd28ee57447d7c7ee2f12819d9bfa9ca0f264422324b08bfbe5c7214e
[08/01 13:11:49    292s] #       981223249ddc04a12640bebc0a9a7c25a7115f8a77f30d283d41d6
[08/01 13:11:49    292s] #
[08/01 13:11:49    292s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:11:49    292s] ### Time Record (Global Routing) is installed.
[08/01 13:11:49    292s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:11:50    292s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 13:11:50    292s] #Total number of routable nets = 7121.
[08/01 13:11:50    292s] #Total number of nets in the design = 7161.
[08/01 13:11:50    292s] #4 routable nets do not have any wires.
[08/01 13:11:50    292s] #7117 routable nets have routed wires.
[08/01 13:11:50    292s] #4 nets will be global routed.
[08/01 13:11:50    292s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 13:11:50    292s] ### Time Record (Data Preparation) is installed.
[08/01 13:11:50    292s] #Start routing data preparation on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] #Build and mark too close pins for the same net.
[08/01 13:11:50    292s] ### Time Record (Cell Pin Access) is installed.
[08/01 13:11:50    292s] #Initial pin access analysis.
[08/01 13:11:50    292s] #Detail pin access analysis.
[08/01 13:11:50    292s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 13:11:50    292s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 13:11:50    292s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 13:11:50    292s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 13:11:50    292s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:11:50    292s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:11:50    292s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 13:11:50    292s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 13:11:50    292s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 13:11:50    292s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 13:11:50    292s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 13:11:50    292s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 13:11:50    292s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 13:11:50    292s] #pin_access_rlayer=2(metal2)
[08/01 13:11:50    292s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 13:11:50    292s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 13:11:50    292s] #Processed 2/0 dirty instances, 3/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2401.14 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Regenerating Ggrids automatically.
[08/01 13:11:50    292s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 13:11:50    292s] #Using automatically generated G-grids.
[08/01 13:11:50    292s] #Done routing data preparation.
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2405.20 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] #Found 0 nets for post-route si or timing fixing.
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Finished routing data preparation on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Cpu time = 00:00:00
[08/01 13:11:50    292s] #Elapsed time = 00:00:00
[08/01 13:11:50    292s] #Increased memory = 8.72 (MB)
[08/01 13:11:50    292s] #Total memory = 2405.20 (MB)
[08/01 13:11:50    292s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:11:50    292s] #Peak memory = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### Time Record (Global Routing) is installed.
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Start global routing on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Start global routing initialization on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Number of eco nets is 3
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Start global routing data preparation on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  1 13:11:50 2025 with memory = 2405.20 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] #Start routing resource analysis on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### init_is_bin_blocked starts on Fri Aug  1 13:11:50 2025 with memory = 2405.20 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### adjust_flow_cap starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### set_via_blocked starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### copy_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### report_flow_cap starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Routing resource analysis is done on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #  Resource Analysis:
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/01 13:11:50    292s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/01 13:11:50    292s] #  --------------------------------------------------------------
[08/01 13:11:50    292s] #  metal1         H         255         719        4225    68.38%
[08/01 13:11:50    292s] #  metal2         V         266         456        4225     0.99%
[08/01 13:11:50    292s] #  metal3         H         616         358        4225     0.00%
[08/01 13:11:50    292s] #  metal4         V         332         157        4225     3.98%
[08/01 13:11:50    292s] #  metal5         H         438          48        4225     0.00%
[08/01 13:11:50    292s] #  metal6         V         409          80        4225     3.98%
[08/01 13:11:50    292s] #  metal7         H         129          32        4225     8.28%
[08/01 13:11:50    292s] #  metal8         V         117          45        4225    15.91%
[08/01 13:11:50    292s] #  metal9         H          35          29        4225    44.69%
[08/01 13:11:50    292s] #  metal10        V          38          28        4225    40.90%
[08/01 13:11:50    292s] #  --------------------------------------------------------------
[08/01 13:11:50    292s] #  Total                   2638      36.61%       42250    18.71%
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### analyze_m2_tracks starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### report_initial_resource starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #  8 nets (0.11%) with 1 preferred extra spacing.
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### mark_pg_pins_accessibility starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### set_net_region starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Global routing data preparation is done on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### prepare_level starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init level 1 starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### Level 1 hgrid = 65 X 65
[08/01 13:11:50    292s] ### prepare_level_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Global routing initialization is done on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #start global routing iteration 1...
[08/01 13:11:50    292s] ### init_flow_edge starts on Fri Aug  1 13:11:50 2025 with memory = 2406.23 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### routing at level 1 (topmost level) iter 0
[08/01 13:11:50    292s] ### measure_qor starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### measure_congestion starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #start global routing iteration 2...
[08/01 13:11:50    292s] ### routing at level 1 (topmost level) iter 1
[08/01 13:11:50    292s] ### measure_qor starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### measure_congestion starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### route_end starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[08/01 13:11:50    292s] #Total number of routable nets = 7121.
[08/01 13:11:50    292s] #Total number of nets in the design = 7161.
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #7121 routable nets have routed wires.
[08/01 13:11:50    292s] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Routed nets constraints summary:
[08/01 13:11:50    292s] #-----------------------------
[08/01 13:11:50    292s] #        Rules   Unconstrained  
[08/01 13:11:50    292s] #-----------------------------
[08/01 13:11:50    292s] #      Default               4  
[08/01 13:11:50    292s] #-----------------------------
[08/01 13:11:50    292s] #        Total               4  
[08/01 13:11:50    292s] #-----------------------------
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Routing constraints summary of the whole design:
[08/01 13:11:50    292s] #------------------------------------------------
[08/01 13:11:50    292s] #        Rules   Pref Extra Space   Unconstrained  
[08/01 13:11:50    292s] #------------------------------------------------
[08/01 13:11:50    292s] #      Default                  7            7114  
[08/01 13:11:50    292s] #------------------------------------------------
[08/01 13:11:50    292s] #        Total                  7            7114  
[08/01 13:11:50    292s] #------------------------------------------------
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### adjust_flow_per_partial_route_obs starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_base_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_flow_edge starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### report_overcon starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s]   Flow/Cap--------------[08/01 13:11:50    292s] #                 OverCon          
[08/01 13:11:50    292s] #                  #Gcell    %Gcell
[08/01 13:11:50    292s] #     Layer           (1)   OverCon     0.45  
[08/01 13:11:50    292s] #  --------------------------------
[08/01 13:11:50    292s] #  metal1        0(0.00%)   (0.00%)
     0.63  [08/01 13:11:50    292s] #  metal2        1(0.02%)   (0.02%)     0.37       0.32       0.10  
[08/01 13:11:50    292s] #  metal3        0(0.00%)   (0.00%)
     0.16  [08/01 13:11:50    292s] #  metal4        0(0.00%)   (0.00%)
[08/01 13:11:50    292s] #  metal5        0(0.00%)   (0.00%)
     0.18  [08/01 13:11:50    292s] #  metal6        0(0.00%)   (0.00%)
[08/01 13:11:50    292s] #  metal7        0(0.00%)   (0.00%)     0.28       0.27       0.00  
[08/01 13:11:50    292s] #  metal8        0(0.00%)   (0.00%)
--------------[08/01 13:11:50    292s] #  metal9        0(0.00%)   (0.00%)
[08/01 13:11:50    292s] #  metal10       0(0.00%)   (0.00%)
[08/01 13:11:50    292s] #  --------------------------------
[08/01 13:11:50    292s] #     Total      1(0.00%)   (0.00%)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[08/01 13:11:50    292s] #  Overflow after GR: 0.00% H + 0.00% V
[08/01 13:11:50    292s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_base_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_flow_edge starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_flow starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### generate_cong_map_content starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### update starts on Fri Aug  1 13:11:50 2025 with memory = 2407.39 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Complete Global Routing.
[08/01 13:11:50    292s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:11:50    292s] #Total wire length = 54046 um.
[08/01 13:11:50    292s] #Total half perimeter of net bounding box = 50300 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal1 = 1455 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal2 = 20557 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal3 = 22073 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal4 = 7593 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal5 = 1474 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal6 = 893 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:11:50    292s] #Total number of vias = 40485
[08/01 13:11:50    292s] #Up-Via Summary (total 40485):
[08/01 13:11:50    292s] #           
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] # metal1          21525
[08/01 13:11:50    292s] # metal2          15230
[08/01 13:11:50    292s] # metal3           3206
[08/01 13:11:50    292s] # metal4            365
[08/01 13:11:50    292s] # metal5            159
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] #                 40485 
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### report_overcon starts on Fri Aug  1 13:11:50 2025 with memory = 2407.41 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### report_overcon starts on Fri Aug  1 13:11:50 2025 with memory = 2407.41 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Max overcon = 1 tracks.
[08/01 13:11:50    292s] #Total overcon = 0.00%.
[08/01 13:11:50    292s] #Worst layer Gcell overcon rate = 0.00%.
[08/01 13:11:50    292s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### global_route design signature (78): route=2048688076 net_attr=1462658181
[08/01 13:11:50    292s] ### Time Record (Global Routing) is uninstalled.
[08/01 13:11:50    292s] ### Time Record (Data Preparation) is installed.
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Global routing statistics:
[08/01 13:11:50    292s] #Cpu time = 00:00:00
[08/01 13:11:50    292s] #Elapsed time = 00:00:00
[08/01 13:11:50    292s] #Increased memory = 2.21 (MB)
[08/01 13:11:50    292s] #Total memory = 2407.41 (MB)
[08/01 13:11:50    292s] #Peak memory = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Finished global routing on Fri Aug  1 13:11:50 2025
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### Time Record (Data Preparation) is uninstalled.
[08/01 13:11:50    292s] ### track-assign external-init starts on Fri Aug  1 13:11:50 2025 with memory = 2406.27 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### Time Record (Track Assignment) is installed.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:11:50    292s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.27 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### track-assign engine-init starts on Fri Aug  1 13:11:50 2025 with memory = 2406.27 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] ### Time Record (Track Assignment) is installed.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### track-assign core-engine starts on Fri Aug  1 13:11:50 2025 with memory = 2406.27 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #Start Track Assignment.
[08/01 13:11:50    292s] #Done with 4 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
[08/01 13:11:50    292s] #Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[08/01 13:11:50    292s] #Complete Track Assignment.
[08/01 13:11:50    292s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:11:50    292s] #Total wire length = 54047 um.
[08/01 13:11:50    292s] #Total half perimeter of net bounding box = 50300 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal1 = 1455 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal2 = 20558 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal3 = 22073 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal4 = 7593 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal5 = 1474 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal6 = 893 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:11:50    292s] #Total number of vias = 40485
[08/01 13:11:50    292s] #Up-Via Summary (total 40485):
[08/01 13:11:50    292s] #           
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] # metal1          21525
[08/01 13:11:50    292s] # metal2          15230
[08/01 13:11:50    292s] # metal3           3206
[08/01 13:11:50    292s] # metal4            365
[08/01 13:11:50    292s] # metal5            159
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] #                 40485 
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] ### track_assign design signature (81): route=857914414
[08/01 13:11:50    292s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB
[08/01 13:11:50    292s] ### Time Record (Track Assignment) is uninstalled.
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.14 (MB), peak = 2425.61 (MB)
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #number of short segments in preferred routing layers
[08/01 13:11:50    292s] #	
[08/01 13:11:50    292s] #	
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/01 13:11:50    292s] #Cpu time = 00:00:01
[08/01 13:11:50    292s] #Elapsed time = 00:00:01
[08/01 13:11:50    292s] #Increased memory = 9.66 (MB)
[08/01 13:11:50    292s] #Total memory = 2406.14 (MB)
[08/01 13:11:50    292s] #Peak memory = 2425.61 (MB)
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] ### Time Record (Detail Routing) is installed.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] #Minimum voltage of a net in the design = 0.000.
[08/01 13:11:50    292s] #Maximum voltage of a net in the design = 1.250.
[08/01 13:11:50    292s] #Voltage range [0.000 - 1.250] has 7159 nets.
[08/01 13:11:50    292s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 13:11:50    292s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 13:11:50    292s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Start Detail Routing..
[08/01 13:11:50    292s] #start initial detail routing ...
[08/01 13:11:50    292s] ### Design has 0 dirty nets, 17 dirty-areas)
[08/01 13:11:50    292s] # ECO: 0.00% of the total area was rechecked for DRC, and 2.48% required routing.
[08/01 13:11:50    292s] #   number of violations = 2
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #    By Layer and Type :
[08/01 13:11:50    292s] #	         MetSpc    Short   Totals
[08/01 13:11:50    292s] #	metal1        0        0        0
[08/01 13:11:50    292s] #	metal2        1        1        2
[08/01 13:11:50    292s] #	Totals        1        1        2
[08/01 13:11:50    292s] #2 out of 6213 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[08/01 13:11:50    292s] #0.0% of the total area is being checked for drcs
[08/01 13:11:50    292s] #0.0% of the total area was checked
[08/01 13:11:50    292s] ### Gcell dirty-map stats: routing = 3.31%, dirty-area = 0.24%
[08/01 13:11:50    292s] #   number of violations = 2
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #    By Layer and Type :
[08/01 13:11:50    292s] #	         MetSpc    Short   Totals
[08/01 13:11:50    292s] #	metal1        0        0        0
[08/01 13:11:50    292s] #	metal2        1        1        2
[08/01 13:11:50    292s] #	Totals        1        1        2
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2410.84 (MB), peak = 2430.66 (MB)
[08/01 13:11:50    292s] #start 1st optimization iteration ...
[08/01 13:11:50    292s] ### Gcell dirty-map stats: routing = 3.74%, dirty-area = 0.24%
[08/01 13:11:50    292s] #   number of violations = 2
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #    By Layer and Type :
[08/01 13:11:50    292s] #	         MetSpc    Short   Totals
[08/01 13:11:50    292s] #	metal1        0        0        0
[08/01 13:11:50    292s] #	metal2        1        1        2
[08/01 13:11:50    292s] #	Totals        1        1        2
[08/01 13:11:50    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2410.25 (MB), peak = 2430.66 (MB)
[08/01 13:11:50    292s] #Complete Detail Routing.
[08/01 13:11:50    292s] #Total number of nets with non-default rule or having extra spacing = 8
[08/01 13:11:50    292s] #Total wire length = 54049 um.
[08/01 13:11:50    292s] #Total half perimeter of net bounding box = 50300 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal1 = 1455 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal2 = 20560 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal3 = 22074 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal4 = 7592 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal5 = 1474 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal6 = 893 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal7 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal8 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal9 = 0 um.
[08/01 13:11:50    292s] #Total wire length on LAYER metal10 = 0 um.
[08/01 13:11:50    292s] #Total number of vias = 40496
[08/01 13:11:50    292s] #Up-Via Summary (total 40496):
[08/01 13:11:50    292s] #           
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] # metal1          21528
[08/01 13:11:50    292s] # metal2          15238
[08/01 13:11:50    292s] # metal3           3206
[08/01 13:11:50    292s] # metal4            365
[08/01 13:11:50    292s] # metal5            159
[08/01 13:11:50    292s] #-----------------------
[08/01 13:11:50    292s] #                 40496 
[08/01 13:11:50    292s] #
[08/01 13:11:50    292s] #Total number of DRC violations = 2
[08/01 13:11:50    292s] #Total number of violations on LAYER metal1 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal2 = 2
[08/01 13:11:50    292s] #Total number of violations on LAYER metal3 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal4 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal5 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal6 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal7 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal8 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal9 = 0
[08/01 13:11:50    292s] #Total number of violations on LAYER metal10 = 0
[08/01 13:11:50    292s] ### Time Record (Detail Routing) is uninstalled.
[08/01 13:11:50    292s] #Cpu time = 00:00:00
[08/01 13:11:50    292s] #Elapsed time = 00:00:00
[08/01 13:11:50    292s] #Increased memory = 4.11 (MB)
[08/01 13:11:50    292s] #Total memory = 2410.25 (MB)
[08/01 13:11:50    292s] #Peak memory = 2430.66 (MB)
[08/01 13:11:50    292s] #route_detail Statistics:
[08/01 13:11:50    292s] #Cpu time = 00:00:00
[08/01 13:11:50    292s] #Elapsed time = 00:00:00
[08/01 13:11:50    292s] #Increased memory = 4.11 (MB)
[08/01 13:11:50    292s] #Total memory = 2410.25 (MB)
[08/01 13:11:50    292s] #Peak memory = 2430.66 (MB)
[08/01 13:11:50    292s] #Skip updating routing design signature in db-snapshot flow
[08/01 13:11:50    292s] ### global_detail_route design signature (89): route=1812607253 flt_obj=0 vio=1840844613 shield_wire=1
[08/01 13:11:50    292s] ### Time Record (DB Export) is installed.
[08/01 13:11:50    292s] ### export design design signature (90): route=1812607253 fixed_route=1072894862 flt_obj=0 vio=1840844613 swire=282492057 shield_wire=1 net_attr=2086046561 dirty_area=0 del_dirty_area=0 cell=242555059 placement=1843494336 pin_access=1025884471 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 13:11:51    293s] ### Time Record (DB Export) is uninstalled.
[08/01 13:11:51    293s] ### Time Record (Post Callback) is installed.
[08/01 13:11:51    293s] ### Time Record (Post Callback) is uninstalled.
[08/01 13:11:51    293s] #
[08/01 13:11:51    293s] #route_global_detail statistics:
[08/01 13:11:51    293s] #Cpu time = 00:00:01
[08/01 13:11:51    293s] #Elapsed time = 00:00:01
[08/01 13:11:51    293s] #Increased memory = -44.12 (MB)
[08/01 13:11:51    293s] #Total memory = 2354.88 (MB)
[08/01 13:11:51    293s] #Peak memory = 2430.66 (MB)
[08/01 13:11:51    293s] #Number of warnings = 0
[08/01 13:11:51    293s] #Total number of warnings = 23
[08/01 13:11:51    293s] #Number of fails = 0
[08/01 13:11:51    293s] #Total number of fails = 0
[08/01 13:11:51    293s] #Complete route_global_detail on Fri Aug  1 13:11:51 2025
[08/01 13:11:51    293s] #
[08/01 13:11:51    293s] ### Time Record (route_global_detail) is uninstalled.
[08/01 13:11:51    293s] ### 
[08/01 13:11:51    293s] ###   Scalability Statistics
[08/01 13:11:51    293s] ### 
[08/01 13:11:51    293s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:11:51    293s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 13:11:51    293s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:11:51    293s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[08/01 13:11:51    293s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[08/01 13:11:51    293s] ### --------------------------------+----------------+----------------+----------------+
[08/01 13:11:51    293s] ### 
[08/01 13:11:51    293s] *** EcoRoute #1 [finish] (opt_design #4) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:04:53.1/0:26:37.3 (0.2), mem = 3193.1M
[08/01 13:11:51    293s] 
[08/01 13:11:51    293s] =============================================================================================
[08/01 13:11:51    293s]  Step TAT Report : EcoRoute #1 / opt_design #4                                  21.18-s099_1
[08/01 13:11:51    293s] =============================================================================================
[08/01 13:11:51    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:11:51    293s] ---------------------------------------------------------------------------------------------
[08/01 13:11:51    293s] [ GlobalRoute            ]      1   0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:11:51    293s] [ DetailRoute            ]      1   0:00:00.3  (  26.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:11:51    293s] [ MISC                   ]          0:00:00.7  (  55.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 13:11:51    293s] ---------------------------------------------------------------------------------------------
[08/01 13:11:51    293s]  EcoRoute #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 13:11:51    293s] ---------------------------------------------------------------------------------------------
[08/01 13:11:51    293s] 
[08/01 13:11:51    293s] **opt_design ... cpu = 0:00:16, real = 0:00:17, mem = 2354.7M, totSessionCpu=0:04:53 **
[08/01 13:11:51    293s] New Signature Flow (restoreNanoRouteOptions) ....
[08/01 13:11:51    293s] **INFO: flowCheckPoint #19 PostEcoSummary
[08/01 13:11:51    293s] Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:11:51    293s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:11:51    293s] RC Extraction called in multi-corner(1) mode.
[08/01 13:11:51    293s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:11:51    293s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:11:51    293s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:11:51    293s] * Layer Id             : 1 - M1
[08/01 13:11:51    293s]       Thickness        : 0.13
[08/01 13:11:51    293s]       Min Width        : 0.07
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 2 - M2
[08/01 13:11:51    293s]       Thickness        : 0.14
[08/01 13:11:51    293s]       Min Width        : 0.07
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 3 - M3
[08/01 13:11:51    293s]       Thickness        : 0.14
[08/01 13:11:51    293s]       Min Width        : 0.07
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 4 - M4
[08/01 13:11:51    293s]       Thickness        : 0.28
[08/01 13:11:51    293s]       Min Width        : 0.14
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 5 - M5
[08/01 13:11:51    293s]       Thickness        : 0.28
[08/01 13:11:51    293s]       Min Width        : 0.14
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 6 - M6
[08/01 13:11:51    293s]       Thickness        : 0.28
[08/01 13:11:51    293s]       Min Width        : 0.14
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 7 - M7
[08/01 13:11:51    293s]       Thickness        : 0.8
[08/01 13:11:51    293s]       Min Width        : 0.4
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 8 - M8
[08/01 13:11:51    293s]       Thickness        : 0.8
[08/01 13:11:51    293s]       Min Width        : 0.4
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 9 - M9
[08/01 13:11:51    293s]       Thickness        : 2
[08/01 13:11:51    293s]       Min Width        : 0.8
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] * Layer Id             : 10 - M10
[08/01 13:11:51    293s]       Thickness        : 2
[08/01 13:11:51    293s]       Min Width        : 0.8
[08/01 13:11:51    293s]       Layer Dielectric : 4.1
[08/01 13:11:51    293s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:11:51    293s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:11:51    293s]       RC Corner Indexes            0   
[08/01 13:11:51    293s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:11:51    293s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:11:51    293s] Resistance Scaling Factor    : 1.00000 
[08/01 13:11:51    293s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:11:51    293s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:11:51    293s] Shrink Factor                : 1.00000
[08/01 13:11:51    293s] 
[08/01 13:11:51    293s] Trim Metal Layers:
[08/01 13:11:51    293s] LayerId::1 widthSet size::1
[08/01 13:11:51    293s] LayerId::2 widthSet size::1
[08/01 13:11:51    293s] LayerId::3 widthSet size::1
[08/01 13:11:51    293s] LayerId::4 widthSet size::1
[08/01 13:11:51    293s] LayerId::5 widthSet size::1
[08/01 13:11:51    293s] LayerId::6 widthSet size::1
[08/01 13:11:51    293s] LayerId::7 widthSet size::1
[08/01 13:11:51    293s] LayerId::8 widthSet size::1
[08/01 13:11:51    293s] LayerId::9 widthSet size::1
[08/01 13:11:51    293s] LayerId::10 widthSet size::1
[08/01 13:11:51    293s] eee: pegSigSF::1.070000
[08/01 13:11:51    293s] Initializing multi-corner resistance tables ...
[08/01 13:11:51    293s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:11:51    293s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:11:51    293s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:11:51    293s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:11:51    293s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:11:51    293s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:11:51    293s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:51    293s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:51    293s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:11:51    293s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:11:51    293s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:11:51    293s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3193.1M)
[08/01 13:11:51    293s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:11:51    293s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 60.0024% (CPU Time= 0:00:00.1  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3249.1M)
[08/01 13:11:51    293s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3249.1M)
[08/01 13:11:51    293s] Number of Extracted Resistors     : 99016
[08/01 13:11:51    293s] Number of Extracted Ground Cap.   : 105880
[08/01 13:11:51    293s] Number of Extracted Coupling Cap. : 171484
[08/01 13:11:51    293s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3225.062M)
[08/01 13:11:51    293s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:11:51    293s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3225.1M)
[08/01 13:11:51    293s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:11:51    293s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3229.062M)
[08/01 13:11:51    293s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3229.062M)
[08/01 13:11:51    293s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3229.062M)
[08/01 13:11:51    293s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:11:52    293s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3229.062M)
[08/01 13:11:52    293s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=3229.062M)
[08/01 13:11:52    293s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3229.062M)
[08/01 13:11:52    293s] **opt_design ... cpu = 0:00:17, real = 0:00:18, mem = 2357.7M, totSessionCpu=0:04:54 **
[08/01 13:11:52    293s] Starting delay calculation for Setup views
[08/01 13:11:52    293s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:11:52    293s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:11:52    293s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:11:52    293s] #################################################################################
[08/01 13:11:52    293s] # Design Stage: PostRoute
[08/01 13:11:52    293s] # Design Name: top
[08/01 13:11:52    293s] # Design Mode: 45nm
[08/01 13:11:52    293s] # Analysis Mode: MMMC OCV 
[08/01 13:11:52    293s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:11:52    293s] # Signoff Settings: SI On 
[08/01 13:11:52    293s] #################################################################################
[08/01 13:11:52    294s] Setting infinite Tws ...
[08/01 13:11:52    294s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:11:52    294s] First Iteration Infinite Tw... 
[08/01 13:11:52    294s] Calculate early delays in OCV mode...
[08/01 13:11:52    294s] Calculate late delays in OCV mode...
[08/01 13:11:52    294s] Topological Sorting (REAL = 0:00:00.0, MEM = 3208.6M, InitMEM = 3208.6M)
[08/01 13:11:52    294s] Start delay calculation (fullDC) (1 T). (MEM=3208.59)
[08/01 13:11:52    294s] 
[08/01 13:11:52    294s] Trim Metal Layers:
[08/01 13:11:52    294s] LayerId::1 widthSet size::1
[08/01 13:11:52    294s] LayerId::2 widthSet size::1
[08/01 13:11:52    294s] LayerId::3 widthSet size::1
[08/01 13:11:52    294s] LayerId::4 widthSet size::1
[08/01 13:11:52    294s] LayerId::5 widthSet size::1
[08/01 13:11:52    294s] LayerId::6 widthSet size::1
[08/01 13:11:52    294s] LayerId::7 widthSet size::1
[08/01 13:11:52    294s] LayerId::8 widthSet size::1
[08/01 13:11:52    294s] LayerId::9 widthSet size::1
[08/01 13:11:52    294s] LayerId::10 widthSet size::1
[08/01 13:11:52    294s] eee: pegSigSF::1.070000
[08/01 13:11:52    294s] Initializing multi-corner resistance tables ...
[08/01 13:11:52    294s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:11:52    294s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:11:52    294s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:11:52    294s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:11:52    294s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:11:52    294s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:11:52    294s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:52    294s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:11:52    294s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:11:52    294s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:11:52    294s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:11:52    294s] End AAE Lib Interpolated Model. (MEM=3220.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:52    294s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3220.203M)
[08/01 13:11:52    294s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3220.2M)
[08/01 13:11:54    295s] Total number of fetched objects 7477
[08/01 13:11:54    295s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:54    295s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:11:54    295s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:54    295s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 3235.9M) ***
[08/01 13:11:54    295s] End delay calculation. (MEM=3235.9 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:11:54    295s] End delay calculation (fullDC). (MEM=3235.9 CPU=0:00:01.7 REAL=0:00:02.0)
[08/01 13:11:54    295s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3235.9M)
[08/01 13:11:54    295s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:11:54    296s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3235.9M)
[08/01 13:11:54    296s] Starting SI iteration 2
[08/01 13:11:54    296s] Calculate early delays in OCV mode...
[08/01 13:11:54    296s] Calculate late delays in OCV mode...
[08/01 13:11:54    296s] Start delay calculation (fullDC) (1 T). (MEM=3202.02)
[08/01 13:11:54    296s] End AAE Lib Interpolated Model. (MEM=3202.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:54    296s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3246.7M) ***
[08/01 13:11:54    296s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:11:54    296s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
[08/01 13:11:54    296s] Total number of fetched objects 7477
[08/01 13:11:54    296s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:54    296s] AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
[08/01 13:11:54    296s] End delay calculation. (MEM=3246.7 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:11:54    296s] End delay calculation (fullDC). (MEM=3246.7 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:11:54    296s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:04:56 mem=3246.7M)
[08/01 13:11:54    296s] End AAE Lib Interpolated Model. (MEM=3246.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:54    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3246.7M, EPOCH TIME: 1754079114.723463
[08/01 13:11:54    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:54    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3246.7M, EPOCH TIME: 1754079114.726829
[08/01 13:11:54    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:54    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] ------------------------------------------------------------------
[08/01 13:11:54    296s]        Post-ecoRoute Summary
[08/01 13:11:54    296s] ------------------------------------------------------------------
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] Setup views included:
[08/01 13:11:54    296s]  nangate_view_setup 
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] +--------------------+---------+---------+---------+
[08/01 13:11:54    296s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:11:54    296s] +--------------------+---------+---------+---------+
[08/01 13:11:54    296s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:11:54    296s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:11:54    296s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:11:54    296s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:54    296s] +--------------------+---------+---------+---------+
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] +----------------+-------------------------------+------------------+
[08/01 13:11:54    296s] |                |              Real             |       Total      |
[08/01 13:11:54    296s] |    DRVs        +------------------+------------+------------------|
[08/01 13:11:54    296s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:11:54    296s] +----------------+------------------+------------+------------------+
[08/01 13:11:54    296s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:11:54    296s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:11:54    296s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:54    296s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:54    296s] +----------------+------------------+------------+------------------+
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3281.8M, EPOCH TIME: 1754079114.800446
[08/01 13:11:54    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:54    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3281.8M, EPOCH TIME: 1754079114.803688
[08/01 13:11:54    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:54    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:54    296s] Density: 79.970%
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] ------------------------------------------------------------------
[08/01 13:11:54    296s] **opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.7M, totSessionCpu=0:04:56 **
[08/01 13:11:54    296s] Executing marking Critical Nets1
[08/01 13:11:54    296s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[08/01 13:11:54    296s] **INFO: flowCheckPoint #20 OptimizationRecovery
[08/01 13:11:54    296s] Running postRoute recovery in postEcoRoute mode
[08/01 13:11:54    296s] **opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.7M, totSessionCpu=0:04:56 **
[08/01 13:11:54    296s]   Timing/DRV Snapshot: (TGT)
[08/01 13:11:54    296s]      Weighted WNS: 0.000
[08/01 13:11:54    296s]       All  PG WNS: 0.000
[08/01 13:11:54    296s]       High PG WNS: 0.000
[08/01 13:11:54    296s]       All  PG TNS: 0.000
[08/01 13:11:54    296s]       High PG TNS: 0.000
[08/01 13:11:54    296s]       Low  PG TNS: 0.000
[08/01 13:11:54    296s]          Tran DRV: 1 (1)
[08/01 13:11:54    296s]           Cap DRV: 0 (0)
[08/01 13:11:54    296s]        Fanout DRV: 0 (0)
[08/01 13:11:54    296s]            Glitch: 0 (0)
[08/01 13:11:54    296s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] Recovery Manager:
[08/01 13:11:54    296s] Checking setup slack degradation ...
[08/01 13:11:54    296s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:11:54    296s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[08/01 13:11:54    296s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/01 13:11:54    296s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] Recovery Manager:
[08/01 13:11:54    296s] Checking DRV degradation...
[08/01 13:11:54    296s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[08/01 13:11:54    296s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:11:54    296s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:11:54    296s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:11:54    296s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3221.02M, totSessionCpu=0:04:57).
[08/01 13:11:54    296s] **opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.8M, totSessionCpu=0:04:57 **
[08/01 13:11:54    296s] 
[08/01 13:11:54    296s] Latch borrow mode reset to max_borrow
[08/01 13:11:55    296s] **INFO: flowCheckPoint #21 FinalSummary
[08/01 13:11:55    296s] <optDesign CMD> Restore Using all VT Cells
[08/01 13:11:55    296s] OPTC: user 20.0
[08/01 13:11:55    296s] Reported timing to dir ./timingReports
[08/01 13:11:55    296s] **opt_design ... cpu = 0:00:20, real = 0:00:21, mem = 2407.5M, totSessionCpu=0:04:57 **
[08/01 13:11:55    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3221.0M, EPOCH TIME: 1754079115.075764
[08/01 13:11:55    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:55    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:55    296s] 
[08/01 13:11:55    296s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:55    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3221.0M, EPOCH TIME: 1754079115.079196
[08/01 13:11:55    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:11:55    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:55    296s] Saving timing graph ...
[08/01 13:11:55    296s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_llXNzO
[08/01 13:11:55    296s] Disk Usage:
[08/01 13:11:55    296s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:11:55    296s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997120 25897552384  14% /home/lunayang
[08/01 13:11:55    296s] Done save timing graph
[08/01 13:11:55    296s] Disk Usage:
[08/01 13:11:55    296s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:11:55    296s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997120 25897552384  14% /home/lunayang
[08/01 13:11:55    296s] 
[08/01 13:11:55    296s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:11:55    296s] 
[08/01 13:11:55    296s] TimeStamp Deleting Cell Server End ...
[08/01 13:11:55    297s] Starting delay calculation for Hold views
[08/01 13:11:55    297s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:11:55    297s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:11:55    297s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:11:55    297s] #################################################################################
[08/01 13:11:55    297s] # Design Stage: PostRoute
[08/01 13:11:55    297s] # Design Name: top
[08/01 13:11:55    297s] # Design Mode: 45nm
[08/01 13:11:55    297s] # Analysis Mode: MMMC OCV 
[08/01 13:11:55    297s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:11:55    297s] # Signoff Settings: SI On 
[08/01 13:11:55    297s] #################################################################################
[08/01 13:11:55    297s] Setting infinite Tws ...
[08/01 13:11:55    297s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:11:55    297s] First Iteration Infinite Tw... 
[08/01 13:11:55    297s] Calculate late delays in OCV mode...
[08/01 13:11:55    297s] Calculate early delays in OCV mode...
[08/01 13:11:55    297s] Topological Sorting (REAL = 0:00:00.0, MEM = 3231.8M, InitMEM = 3231.8M)
[08/01 13:11:55    297s] Start delay calculation (fullDC) (1 T). (MEM=3231.81)
[08/01 13:11:55    297s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:11:55    297s] End AAE Lib Interpolated Model. (MEM=3243.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:57    298s] Total number of fetched objects 7477
[08/01 13:11:57    298s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:57    298s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:11:57    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:57    298s] End delay calculation. (MEM=3246.5 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:11:57    298s] End delay calculation (fullDC). (MEM=3246.5 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:11:57    298s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3246.5M) ***
[08/01 13:11:57    298s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3246.5M)
[08/01 13:11:57    298s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:11:57    298s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3246.5M)
[08/01 13:11:57    298s] Starting SI iteration 2
[08/01 13:11:57    299s] Calculate late delays in OCV mode...
[08/01 13:11:57    299s] Calculate early delays in OCV mode...
[08/01 13:11:57    299s] Start delay calculation (fullDC) (1 T). (MEM=3200.62)
[08/01 13:11:57    299s] End AAE Lib Interpolated Model. (MEM=3200.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:11:57    299s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3245.3M) ***
[08/01 13:11:57    299s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:11:57    299s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:11:57    299s] Total number of fetched objects 7477
[08/01 13:11:57    299s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:11:57    299s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:11:57    299s] End delay calculation. (MEM=3245.3 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:11:57    299s] End delay calculation (fullDC). (MEM=3245.3 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:11:58    299s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:05:00 mem=3245.3M)
[08/01 13:11:58    299s] Restoring timing graph ...
[08/01 13:11:58    300s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[08/01 13:11:58    300s] Done restore timing graph
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] ------------------------------------------------------------------
[08/01 13:11:59    300s]      opt_design Final SI Timing Summary
[08/01 13:11:59    300s] ------------------------------------------------------------------
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] Setup views included:
[08/01 13:11:59    300s]  nangate_view_setup 
[08/01 13:11:59    300s] Hold views included:
[08/01 13:11:59    300s]  nangate_view_hold
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:11:59    300s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:11:59    300s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:11:59    300s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:11:59    300s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:11:59    300s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:11:59    300s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:11:59    300s] +--------------------+---------+---------+---------+
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] +----------------+-------------------------------+------------------+
[08/01 13:11:59    300s] |                |              Real             |       Total      |
[08/01 13:11:59    300s] |    DRVs        +------------------+------------+------------------|
[08/01 13:11:59    300s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:11:59    300s] +----------------+------------------+------------+------------------+
[08/01 13:11:59    300s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:11:59    300s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:11:59    300s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:59    300s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:11:59    300s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:11:59    300s] +----------------+------------------+------------+------------------+
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3267.2M, EPOCH TIME: 1754079119.995084
[08/01 13:11:59    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:59    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:11:59    300s] 
[08/01 13:11:59    300s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:11:59    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3267.2M, EPOCH TIME: 1754079119.998899
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] Density: 79.970%
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] ------------------------------------------------------------------
[08/01 13:12:00    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3267.2M, EPOCH TIME: 1754079120.003667
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:12:00    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3267.2M, EPOCH TIME: 1754079120.006954
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3267.2M, EPOCH TIME: 1754079120.011398
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:12:00    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3267.2M, EPOCH TIME: 1754079120.014642
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] *** Final Summary (holdfix) CPU=0:00:03.7, REAL=0:00:05.0, MEM=3267.2M
[08/01 13:12:00    300s] **opt_design ... cpu = 0:00:24, real = 0:00:26, mem = 2434.3M, totSessionCpu=0:05:00 **
[08/01 13:12:00    300s]  ReSet Options after AAE Based Opt flow 
[08/01 13:12:00    300s] *** Finished opt_design ***
[08/01 13:12:00    300s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:12:00    300s] UM:*                                       0.000 ns          0.028 ns  final
[08/01 13:12:00    300s] UM: Running design category ...
[08/01 13:12:00    300s] All LLGs are deleted
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3267.2M, EPOCH TIME: 1754079120.065515
[08/01 13:12:00    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3267.2M, EPOCH TIME: 1754079120.065576
[08/01 13:12:00    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3267.2M, EPOCH TIME: 1754079120.065670
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3267.2M, EPOCH TIME: 1754079120.065847
[08/01 13:12:00    300s] Max number of tech site patterns supported in site array is 256.
[08/01 13:12:00    300s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:12:00    300s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3267.2M, EPOCH TIME: 1754079120.067684
[08/01 13:12:00    300s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:12:00    300s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:12:00    300s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3267.2M, EPOCH TIME: 1754079120.068933
[08/01 13:12:00    300s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:12:00    300s] SiteArray: use 319,488 bytes
[08/01 13:12:00    300s] SiteArray: current memory after site array memory allocation 3267.2M
[08/01 13:12:00    300s] SiteArray: FP blocked sites are writable
[08/01 13:12:00    300s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3267.2M, EPOCH TIME: 1754079120.069653
[08/01 13:12:00    300s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3267.2M, EPOCH TIME: 1754079120.072545
[08/01 13:12:00    300s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:12:00    300s] Atter site array init, number of instance map data is 0.
[08/01 13:12:00    300s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3267.2M, EPOCH TIME: 1754079120.073021
[08/01 13:12:00    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3267.2M, EPOCH TIME: 1754079120.073263
[08/01 13:12:00    300s] All LLGs are deleted
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3267.2M, EPOCH TIME: 1754079120.075181
[08/01 13:12:00    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3267.2M, EPOCH TIME: 1754079120.075217
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:12:00    300s] Summary for sequential cells identification: 
[08/01 13:12:00    300s]   Identified SBFF number: 16
[08/01 13:12:00    300s]   Identified MBFF number: 0
[08/01 13:12:00    300s]   Identified SB Latch number: 0
[08/01 13:12:00    300s]   Identified MB Latch number: 0
[08/01 13:12:00    300s]   Not identified SBFF number: 0
[08/01 13:12:00    300s]   Not identified MBFF number: 0
[08/01 13:12:00    300s]   Not identified SB Latch number: 0
[08/01 13:12:00    300s]   Not identified MB Latch number: 0
[08/01 13:12:00    300s]   Number of sequential cells which are not FFs: 13
[08/01 13:12:00    300s]  Visiting view : nangate_view_setup
[08/01 13:12:00    300s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:12:00    300s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:12:00    300s]  Visiting view : nangate_view_hold
[08/01 13:12:00    300s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:12:00    300s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:12:00    300s] TLC MultiMap info (StdDelay):
[08/01 13:12:00    300s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:12:00    300s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:12:00    300s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:12:00    300s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:12:00    300s]  Setting StdDelay to: 8.5ps
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] 	Current design flip-flop statistics
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] Single-Bit FF Count          :          582
[08/01 13:12:00    300s] Multi-Bit FF Count           :            0
[08/01 13:12:00    300s] Total Bit Count              :          582
[08/01 13:12:00    300s] Total FF Count               :          582
[08/01 13:12:00    300s] Bits Per Flop                :        1.000
[08/01 13:12:00    300s] Total Clock Pin Cap(FF)      :      521.890
[08/01 13:12:00    300s] Multibit Conversion Ratio(%) :         0.00
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s]             Multi-bit cell usage statistics
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] ============================================================
[08/01 13:12:00    300s] Sequential Multibit cells usage statistics
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] -FlipFlops              582                    0        0.00                    1.00
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] Seq_Mbit libcell              Bitwidth        Count
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] Total 0
[08/01 13:12:00    300s] ============================================================
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] Category            Num of Insts Rejected     Reasons
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s] ------------------------------------------------------------
[08/01 13:12:00    300s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:12:00    300s] UM:          34.81            426          0.000 ns          0.028 ns  opt_design_postroute_hold
[08/01 13:12:00    300s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3269.2M)
[08/01 13:12:00    300s] clean pInstBBox. size 0
[08/01 13:12:00    300s] Info: Destroy the CCOpt slew target map.
[08/01 13:12:00    300s] All LLGs are deleted
[08/01 13:12:00    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:12:00    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3269.2M, EPOCH TIME: 1754079120.422247
[08/01 13:12:00    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3269.2M, EPOCH TIME: 1754079120.422292
[08/01 13:12:00    300s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] =============================================================================================
[08/01 13:12:00    300s]  Final TAT Report : opt_design #4                                               21.18-s099_1
[08/01 13:12:00    300s] =============================================================================================
[08/01 13:12:00    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:12:00    300s] ---------------------------------------------------------------------------------------------
[08/01 13:12:00    300s] [ InitOpt                ]      1   0:00:06.5  (  24.9 % )     0:00:06.6 /  0:00:06.5    1.0
[08/01 13:12:00    300s] [ HoldOpt                ]      1   0:00:00.6  (   2.4 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 13:12:00    300s] [ ViewPruning            ]     13   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:12:00    300s] [ BuildHoldData          ]      1   0:00:00.9  (   3.4 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 13:12:00    300s] [ OptSummaryReport       ]      8   0:00:00.9  (   3.3 % )     0:00:05.3 /  0:00:04.1    0.8
[08/01 13:12:00    300s] [ DrvReport              ]      8   0:00:01.6  (   6.1 % )     0:00:01.6 /  0:00:00.4    0.3
[08/01 13:12:00    300s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 13:12:00    300s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:12:00    300s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:12:00    300s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[08/01 13:12:00    300s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:12:00    300s] [ EcoRoute               ]      1   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 13:12:00    300s] [ ExtractRC              ]      2   0:00:02.3  (   8.6 % )     0:00:02.3 /  0:00:01.5    0.7
[08/01 13:12:00    300s] [ TimingUpdate           ]     23   0:00:02.6  (   9.8 % )     0:00:10.7 /  0:00:10.6    1.0
[08/01 13:12:00    300s] [ FullDelayCalc          ]      9   0:00:07.8  (  29.7 % )     0:00:07.8 /  0:00:07.7    1.0
[08/01 13:12:00    300s] [ TimingReport           ]     10   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:12:00    300s] [ GenerateReports        ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:12:00    300s] [ PropagateActivity      ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 13:12:00    300s] [ MISC                   ]          0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.5    0.9
[08/01 13:12:00    300s] ---------------------------------------------------------------------------------------------
[08/01 13:12:00    300s]  opt_design #4 TOTAL                0:00:26.1  ( 100.0 % )     0:00:26.1 /  0:00:24.1    0.9
[08/01 13:12:00    300s] ---------------------------------------------------------------------------------------------
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:12:00    300s] 
[08/01 13:12:00    300s] TimeStamp Deleting Cell Server End ...
[08/01 13:12:00    300s] *** opt_design #4 [finish] : cpu/real = 0:00:24.1/0:00:26.1 (0.9), totSession cpu/real = 0:05:00.8/0:26:46.6 (0.2), mem = 3269.2M
[08/01 13:12:00    300s] 0
[08/01 13:12:00    300s] @innovus 177> set_db design_flow_effort extreme

[08/01 13:12:18    301s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -expExtremeHighEffOpt true'
[08/01 13:12:18    301s] **ERROR: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/01 13:12:18    301s] 1 extreme
[08/01 13:12:18    301s] @innovus 178> [08/01 13:14:43    305s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:14:50    312s] Summary for sequential cells identification: 
[08/01 13:14:50    312s]   Identified SBFF number: 16
[08/01 13:14:50    312s]   Identified MBFF number: 0
[08/01 13:14:50    312s]   Identified SB Latch number: 0
[08/01 13:14:50    312s]   Identified MB Latch number: 0
[08/01 13:14:50    312s]   Not identified SBFF number: 0
[08/01 13:14:50    312s]   Not identified MBFF number: 0
[08/01 13:14:50    312s]   Not identified SB Latch number: 0
[08/01 13:14:50    312s]   Not identified MB Latch number: 0
[08/01 13:14:50    312s]   Number of sequential cells which are not FFs: 13
[08/01 13:14:50    312s]  Visiting view : nangate_view_setup
[08/01 13:14:50    312s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:14:50    312s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:14:50    312s]  Visiting view : nangate_view_hold
[08/01 13:14:50    312s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:14:50    312s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:14:50    312s] TLC MultiMap info (StdDelay):
[08/01 13:14:50    312s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:14:50    312s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:14:50    312s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:14:50    312s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:14:50    312s]  Setting StdDelay to: 8.5ps
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:14:50    312s] OPERPROF: Starting DPlace-Init at level 1, MEM:3192.2M, EPOCH TIME: 1754079290.552629
[08/01 13:14:50    312s] Processing tracks to init pin-track alignment.
[08/01 13:14:50    312s] z: 2, totalTracks: 1
[08/01 13:14:50    312s] z: 4, totalTracks: 1
[08/01 13:14:50    312s] z: 6, totalTracks: 1
[08/01 13:14:50    312s] z: 8, totalTracks: 1
[08/01 13:14:50    312s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:14:50    312s] All LLGs are deleted
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3192.2M, EPOCH TIME: 1754079290.554628
[08/01 13:14:50    312s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3192.2M, EPOCH TIME: 1754079290.554689
[08/01 13:14:50    312s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3192.2M, EPOCH TIME: 1754079290.555665
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3192.2M, EPOCH TIME: 1754079290.555944
[08/01 13:14:50    312s] Max number of tech site patterns supported in site array is 256.
[08/01 13:14:50    312s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:14:50    312s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3192.2M, EPOCH TIME: 1754079290.558019
[08/01 13:14:50    312s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:3192.2M, EPOCH TIME: 1754079290.559727
[08/01 13:14:50    312s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:14:50    312s] SiteArray: use 319,488 bytes
[08/01 13:14:50    312s] SiteArray: current memory after site array memory allocation 3192.2M
[08/01 13:14:50    312s] SiteArray: FP blocked sites are writable
[08/01 13:14:50    312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:14:50    312s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3192.2M, EPOCH TIME: 1754079290.560651
[08/01 13:14:50    312s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3192.2M, EPOCH TIME: 1754079290.563785
[08/01 13:14:50    312s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:14:50    312s] Atter site array init, number of instance map data is 0.
[08/01 13:14:50    312s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3192.2M, EPOCH TIME: 1754079290.564265
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:50    312s] OPERPROF:     Starting CMU at level 3, MEM:3192.2M, EPOCH TIME: 1754079290.564785
[08/01 13:14:50    312s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3192.2M, EPOCH TIME: 1754079290.565198
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:14:50    312s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3192.2M, EPOCH TIME: 1754079290.565515
[08/01 13:14:50    312s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3192.2M, EPOCH TIME: 1754079290.565534
[08/01 13:14:50    312s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3192.2M, EPOCH TIME: 1754079290.566003
[08/01 13:14:50    312s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3192.2MB).
[08/01 13:14:50    312s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:3192.2M, EPOCH TIME: 1754079290.567238
[08/01 13:14:50    312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3192.2M, EPOCH TIME: 1754079290.567274
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:3147.2M, EPOCH TIME: 1754079290.585411
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] Creating Lib Analyzer ...
[08/01 13:14:50    312s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:14:50    312s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:14:50    312s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:14:50    312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:13 mem=3153.3M
[08/01 13:14:50    312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:13 mem=3153.3M
[08/01 13:14:50    312s] Creating Lib Analyzer, finished. 
[08/01 13:14:50    312s] OPERPROF: Starting checkPlace at level 1, MEM:3189.9M, EPOCH TIME: 1754079290.821551
[08/01 13:14:50    312s] Processing tracks to init pin-track alignment.
[08/01 13:14:50    312s] z: 2, totalTracks: 1
[08/01 13:14:50    312s] z: 4, totalTracks: 1
[08/01 13:14:50    312s] z: 6, totalTracks: 1
[08/01 13:14:50    312s] z: 8, totalTracks: 1
[08/01 13:14:50    312s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:14:50    312s] All LLGs are deleted
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3189.9M, EPOCH TIME: 1754079290.823547
[08/01 13:14:50    312s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3189.9M, EPOCH TIME: 1754079290.823598
[08/01 13:14:50    312s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3189.9M, EPOCH TIME: 1754079290.823621
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3189.9M, EPOCH TIME: 1754079290.823837
[08/01 13:14:50    312s] Max number of tech site patterns supported in site array is 256.
[08/01 13:14:50    312s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:14:50    312s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3189.9M, EPOCH TIME: 1754079290.825842
[08/01 13:14:50    312s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3189.9M, EPOCH TIME: 1754079290.827340
[08/01 13:14:50    312s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:14:50    312s] SiteArray: use 319,488 bytes
[08/01 13:14:50    312s] SiteArray: current memory after site array memory allocation 3189.9M
[08/01 13:14:50    312s] SiteArray: FP blocked sites are writable
[08/01 13:14:50    312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:14:50    312s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3189.9M, EPOCH TIME: 1754079290.828306
[08/01 13:14:50    312s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3189.9M, EPOCH TIME: 1754079290.831308
[08/01 13:14:50    312s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:14:50    312s] Atter site array init, number of instance map data is 0.
[08/01 13:14:50    312s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3189.9M, EPOCH TIME: 1754079290.831704
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:50    312s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.009, MEM:3189.9M, EPOCH TIME: 1754079290.832160
[08/01 13:14:50    312s] Begin checking exclusive groups violation ...
[08/01 13:14:50    312s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:14:50    312s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] ...checkPlace normal is done!
[08/01 13:14:50    312s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3189.9M, EPOCH TIME: 1754079290.871680
[08/01 13:14:50    312s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3189.9M, EPOCH TIME: 1754079290.873787
[08/01 13:14:50    312s] All LLGs are deleted
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3189.9M, EPOCH TIME: 1754079290.875065
[08/01 13:14:50    312s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3189.9M, EPOCH TIME: 1754079290.875106
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF: Finished checkPlace at level 1, CPU:0.054, REAL:0.054, MEM:3189.9M, EPOCH TIME: 1754079290.875381
[08/01 13:14:50    312s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3189.883M)
[08/01 13:14:50    312s] All LLGs are deleted
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3189.9M, EPOCH TIME: 1754079290.886839
[08/01 13:14:50    312s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3189.9M, EPOCH TIME: 1754079290.886893
[08/01 13:14:50    312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3189.9M, EPOCH TIME: 1754079290.887778
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3189.9M, EPOCH TIME: 1754079290.887970
[08/01 13:14:50    312s] Max number of tech site patterns supported in site array is 256.
[08/01 13:14:50    312s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:14:50    312s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3189.9M, EPOCH TIME: 1754079290.889873
[08/01 13:14:50    312s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:14:50    312s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3189.9M, EPOCH TIME: 1754079290.890625
[08/01 13:14:50    312s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:14:50    312s] SiteArray: use 319,488 bytes
[08/01 13:14:50    312s] SiteArray: current memory after site array memory allocation 3189.9M
[08/01 13:14:50    312s] SiteArray: FP blocked sites are writable
[08/01 13:14:50    312s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3189.9M, EPOCH TIME: 1754079290.891450
[08/01 13:14:50    312s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3189.9M, EPOCH TIME: 1754079290.894377
[08/01 13:14:50    312s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:14:50    312s] Atter site array init, number of instance map data is 0.
[08/01 13:14:50    312s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3189.9M, EPOCH TIME: 1754079290.894856
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:50    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3189.9M, EPOCH TIME: 1754079290.895567
[08/01 13:14:50    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:50    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] =============================================================================================
[08/01 13:14:50    312s]  Step TAT Report : InitOpt #1 / opt_design #5                                   21.18-s099_1
[08/01 13:14:50    312s] =============================================================================================
[08/01 13:14:50    312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:14:50    312s] ---------------------------------------------------------------------------------------------
[08/01 13:14:50    312s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:50    312s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:14:50    312s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:50    312s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:50    312s] [ CheckPlace             ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.9
[08/01 13:14:50    312s] [ MISC                   ]          0:00:06.9  (  96.9 % )     0:00:06.9 /  0:00:06.9    1.0
[08/01 13:14:50    312s] ---------------------------------------------------------------------------------------------
[08/01 13:14:50    312s]  InitOpt #1 TOTAL                   0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.1    1.0
[08/01 13:14:50    312s] ---------------------------------------------------------------------------------------------
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] 
[08/01 13:14:50    312s] Trim Metal Layers:
[08/01 13:14:50    312s] LayerId::1 widthSet size::1
[08/01 13:14:50    312s] LayerId::2 widthSet size::1
[08/01 13:14:50    312s] LayerId::3 widthSet size::1
[08/01 13:14:50    312s] LayerId::4 widthSet size::1
[08/01 13:14:50    312s] LayerId::5 widthSet size::1
[08/01 13:14:50    312s] LayerId::6 widthSet size::1
[08/01 13:14:50    312s] LayerId::7 widthSet size::1
[08/01 13:14:50    312s] LayerId::8 widthSet size::1
[08/01 13:14:50    312s] LayerId::9 widthSet size::1
[08/01 13:14:50    312s] LayerId::10 widthSet size::1
[08/01 13:14:50    312s] eee: pegSigSF::1.070000
[08/01 13:14:50    312s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:14:50    312s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:14:50    312s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:14:50    312s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:14:50    312s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:14:50    312s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:14:50    312s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:14:50    312s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:14:50    312s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:14:50    312s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:14:50    312s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:14:51    312s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:14:51    313s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3229.883M)
[08/01 13:14:51    313s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:14:51    313s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3229.883M)
[08/01 13:14:51    313s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3229.883M)
[08/01 13:14:51    313s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3229.883M)
[08/01 13:14:51    313s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:14:52    313s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3229.883M)
[08/01 13:14:52    313s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=3229.883M)
[08/01 13:14:52    313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3212.2M, EPOCH TIME: 1754079292.074194
[08/01 13:14:52    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:52    313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3212.2M, EPOCH TIME: 1754079292.077775
[08/01 13:14:52    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:52    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3240.8M, EPOCH TIME: 1754079292.083927
[08/01 13:14:52    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:52    313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3240.8M, EPOCH TIME: 1754079292.086991
[08/01 13:14:52    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:52    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:52    313s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:14:52    313s] Deleting Lib Analyzer.
[08/01 13:14:52    313s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3240.773M)
[08/01 13:14:52    313s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3240.8M)
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s] Trim Metal Layers:
[08/01 13:14:52    313s] LayerId::1 widthSet size::1
[08/01 13:14:52    313s] LayerId::2 widthSet size::1
[08/01 13:14:52    313s] LayerId::3 widthSet size::1
[08/01 13:14:52    313s] LayerId::4 widthSet size::1
[08/01 13:14:52    313s] LayerId::5 widthSet size::1
[08/01 13:14:52    313s] LayerId::6 widthSet size::1
[08/01 13:14:52    313s] LayerId::7 widthSet size::1
[08/01 13:14:52    313s] LayerId::8 widthSet size::1
[08/01 13:14:52    313s] LayerId::9 widthSet size::1
[08/01 13:14:52    313s] LayerId::10 widthSet size::1
[08/01 13:14:52    313s] eee: pegSigSF::1.070000
[08/01 13:14:52    313s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:14:52    313s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:14:52    313s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:14:52    313s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:14:52    313s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:14:52    313s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:14:52    313s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:14:52    313s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:14:52    313s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:14:52    313s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:14:52    313s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:14:52    313s] End AAE Lib Interpolated Model. (MEM=3240.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s] Creating Lib Analyzer ...
[08/01 13:14:52    313s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:14:52    313s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:14:52    313s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:14:52    313s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:14 mem=3240.8M
[08/01 13:14:52    313s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:14 mem=3240.8M
[08/01 13:14:52    313s] Creating Lib Analyzer, finished. 
[08/01 13:14:52    313s] Effort level <high> specified for reg2reg path_group
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:14:52    313s] Deleting Lib Analyzer.
[08/01 13:14:52    313s] 
[08/01 13:14:52    313s] TimeStamp Deleting Cell Server End ...
[08/01 13:14:52    314s] Setting infinite Tws ...
[08/01 13:14:52    314s] First Iteration Infinite Tw... 
[08/01 13:14:52    314s] Calculate late delays in OCV mode...
[08/01 13:14:52    314s] Calculate early delays in OCV mode...
[08/01 13:14:52    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 3238.8M, InitMEM = 3238.8M)
[08/01 13:14:52    314s] End AAE Lib Interpolated Model. (MEM=3250.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:54    315s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:54    315s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3266.1M) ***
[08/01 13:14:54    316s] Calculate late delays in OCV mode...
[08/01 13:14:54    316s] Calculate early delays in OCV mode...
[08/01 13:14:54    316s] End AAE Lib Interpolated Model. (MEM=3231.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:55    316s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3241.9M) ***
[08/01 13:14:55    317s] Setting infinite Tws ...
[08/01 13:14:55    317s] First Iteration Infinite Tw... 
[08/01 13:14:55    317s] Calculate early delays in OCV mode...
[08/01 13:14:55    317s] Calculate late delays in OCV mode...
[08/01 13:14:55    317s] Topological Sorting (REAL = 0:00:00.0, MEM = 3238.1M, InitMEM = 3238.1M)
[08/01 13:14:55    317s] End AAE Lib Interpolated Model. (MEM=3249.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:57    318s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:57    318s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3233.8M) ***
[08/01 13:14:57    319s] Calculate early delays in OCV mode...
[08/01 13:14:57    319s] Calculate late delays in OCV mode...
[08/01 13:14:57    319s] End AAE Lib Interpolated Model. (MEM=3197.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:14:57    319s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3240.6M) ***
[08/01 13:14:57    319s] 
[08/01 13:14:57    319s] Creating Lib Analyzer ...
[08/01 13:14:57    319s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:14:57    319s] 
[08/01 13:14:57    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:14:57    319s] Summary for sequential cells identification: 
[08/01 13:14:57    319s]   Identified SBFF number: 16
[08/01 13:14:57    319s]   Identified MBFF number: 0
[08/01 13:14:57    319s]   Identified SB Latch number: 0
[08/01 13:14:57    319s]   Identified MB Latch number: 0
[08/01 13:14:57    319s]   Not identified SBFF number: 0
[08/01 13:14:57    319s]   Not identified MBFF number: 0
[08/01 13:14:57    319s]   Not identified SB Latch number: 0
[08/01 13:14:57    319s]   Not identified MB Latch number: 0
[08/01 13:14:57    319s]   Number of sequential cells which are not FFs: 13
[08/01 13:14:57    319s]  Visiting view : nangate_view_setup
[08/01 13:14:57    319s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:14:57    319s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:14:57    319s]  Visiting view : nangate_view_hold
[08/01 13:14:57    319s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:14:57    319s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:14:57    319s] TLC MultiMap info (StdDelay):
[08/01 13:14:57    319s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:14:57    319s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:14:57    319s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:14:57    319s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:14:57    319s]  Setting StdDelay to: 8.5ps
[08/01 13:14:57    319s] 
[08/01 13:14:57    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:14:57    319s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:14:57    319s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:14:57    319s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:14:57    319s] 
[08/01 13:14:57    319s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:14:58    319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:20 mem=3256.6M
[08/01 13:14:58    319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:20 mem=3256.6M
[08/01 13:14:58    319s] Creating Lib Analyzer, finished. 
[08/01 13:14:58    319s] *info: category slack lower bound [L 0.0] default
[08/01 13:14:58    319s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:14:58    319s] --------------------------------------------------- 
[08/01 13:14:58    319s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:14:58    319s] --------------------------------------------------- 
[08/01 13:14:58    319s]          WNS    reg2regWNS
[08/01 13:14:58    319s]     0.028 ns      0.028 ns
[08/01 13:14:58    319s] --------------------------------------------------- 
[08/01 13:14:58    319s]   Timing/DRV Snapshot: (REF)
[08/01 13:14:58    319s]      Weighted WNS: 0.000
[08/01 13:14:58    319s]       All  PG WNS: 0.000
[08/01 13:14:58    319s]       High PG WNS: 0.000
[08/01 13:14:58    319s]       All  PG TNS: 0.000
[08/01 13:14:58    319s]       High PG TNS: 0.000
[08/01 13:14:58    319s]       Low  PG TNS: 0.000
[08/01 13:14:58    319s]          Tran DRV: 1 (1)
[08/01 13:14:58    319s]           Cap DRV: 0 (0)
[08/01 13:14:58    319s]        Fanout DRV: 0 (0)
[08/01 13:14:58    319s]            Glitch: 0 (0)
[08/01 13:14:58    319s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:14:58    319s] 
[08/01 13:14:58    319s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:14:58    319s] =================================================================
[08/01 13:14:58    319s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:14:58    319s] ------------------------------------------------------------------
[08/01 13:14:58    319s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:14:58    319s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:14:58    319s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:14:58    319s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:14:58    319s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:14:58    319s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:14:58    319s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:14:58    319s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:14:58    319s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:14:58    319s] =================================================================
[08/01 13:14:58    319s] Hold Timer stdDelay =  6.0ps
[08/01 13:14:58    319s]  Visiting view : nangate_view_hold
[08/01 13:14:58    319s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:14:58    319s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:14:58    319s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:14:58    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3275.6M, EPOCH TIME: 1754079298.584851
[08/01 13:14:58    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    319s] 
[08/01 13:14:58    319s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:58    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3275.6M, EPOCH TIME: 1754079298.588046
[08/01 13:14:58    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:58    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3275.6M, EPOCH TIME: 1754079298.638567
[08/01 13:14:58    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:58    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3275.6M, EPOCH TIME: 1754079298.641726
[08/01 13:14:58    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:58    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s] =============================================================================================
[08/01 13:14:58    320s]  Step TAT Report : BuildHoldData #1 / opt_design #5                             21.18-s099_1
[08/01 13:14:58    320s] =============================================================================================
[08/01 13:14:58    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:14:58    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:58    320s] [ ViewPruning            ]      8   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:14:58    320s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:14:58    320s] [ DrvReport              ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:14:58    320s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:14:58    320s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:58    320s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:14:58    320s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:58    320s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:14:58    320s] [ TimingUpdate           ]      6   0:00:01.1  (  17.6 % )     0:00:05.3 /  0:00:05.2    1.0
[08/01 13:14:58    320s] [ FullDelayCalc          ]      4   0:00:03.8  (  60.2 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 13:14:58    320s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[08/01 13:14:58    320s] [ MISC                   ]          0:00:00.5  (   8.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:14:58    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:58    320s]  BuildHoldData #1 TOTAL             0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 13:14:58    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.28
[08/01 13:14:58    320s] Processing average sequential pin duty cycle 
[08/01 13:14:58    320s] #optDebug: Start CG creation (mem=3257.3M)
[08/01 13:14:58    320s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:14:58    320s] (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgPrt (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgEgp (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgPbk (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgNrb(cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgObs (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgCon (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s]  ...processing cgPdm (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3432.3M)
[08/01 13:14:58    320s] HoldSingleBuffer minRootGain=0.000
[08/01 13:14:58    320s] HoldSingleBuffer minRootGain=0.000
[08/01 13:14:58    320s] HoldSingleBuffer minRootGain=0.000
[08/01 13:14:58    320s] HoldSingleBuffer minRootGain=0.000
[08/01 13:14:58    320s] --------------------------------------------------- 
[08/01 13:14:58    320s]    Hold Timing Summary  - Initial 
[08/01 13:14:58    320s] --------------------------------------------------- 
[08/01 13:14:58    320s]  Target slack:       0.0000 ns
[08/01 13:14:58    320s]  View: nangate_view_hold 
[08/01 13:14:58    320s]    WNS:      -0.7145
[08/01 13:14:58    320s]    TNS:    -258.9889
[08/01 13:14:58    320s]    VP :          582
[08/01 13:14:58    320s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:14:58    320s] --------------------------------------------------- 
[08/01 13:14:58    320s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:14:58    320s] ### Creating PhyDesignMc. totSessionCpu=0:05:20 mem=3451.3M
[08/01 13:14:58    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:3451.3M, EPOCH TIME: 1754079298.960246
[08/01 13:14:58    320s] Processing tracks to init pin-track alignment.
[08/01 13:14:58    320s] z: 2, totalTracks: 1
[08/01 13:14:58    320s] z: 4, totalTracks: 1
[08/01 13:14:58    320s] z: 6, totalTracks: 1
[08/01 13:14:58    320s] z: 8, totalTracks: 1
[08/01 13:14:58    320s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:14:58    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3451.3M, EPOCH TIME: 1754079298.963457
[08/01 13:14:58    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:58    320s] 
[08/01 13:14:58    320s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:14:58    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3451.3M, EPOCH TIME: 1754079298.966913
[08/01 13:14:58    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3451.3M, EPOCH TIME: 1754079298.966950
[08/01 13:14:58    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3467.3M, EPOCH TIME: 1754079298.967278
[08/01 13:14:58    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3467.3MB).
[08/01 13:14:58    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:3467.3M, EPOCH TIME: 1754079298.967702
[08/01 13:14:58    320s] TotalInstCnt at PhyDesignMc Initialization: 6213
[08/01 13:14:58    320s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:20 mem=3467.3M
[08/01 13:14:58    320s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3467.3M, EPOCH TIME: 1754079298.986739
[08/01 13:14:58    320s] Found 0 hard placement blockage before merging.
[08/01 13:14:58    320s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3467.3M, EPOCH TIME: 1754079298.986836
[08/01 13:14:58    320s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:14:59    320s] ### Creating RouteCongInterface, started
[08/01 13:14:59    320s] {MMLU 0 8 7159}
[08/01 13:14:59    320s] ### Creating LA Mngr. totSessionCpu=0:05:20 mem=3467.3M
[08/01 13:14:59    320s] ### Creating LA Mngr, finished. totSessionCpu=0:05:20 mem=3467.3M
[08/01 13:14:59    320s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:14:59    320s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:14:59    320s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:14:59    320s] *info: Hold Batch Commit is enabled
[08/01 13:14:59    320s] *info: Levelized Batch Commit is enabled
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Capturing REF for hold ...
[08/01 13:14:59    320s]    Hold Timing Snapshot: (REF)
[08/01 13:14:59    320s]              All PG WNS: -0.715
[08/01 13:14:59    320s]              All PG TNS: -258.989
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Capturing REF for hold ...
[08/01 13:14:59    320s]    Hold Timing Snapshot: (REF)
[08/01 13:14:59    320s]              All PG WNS: -0.715
[08/01 13:14:59    320s]              All PG TNS: -258.989
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]    Hold Timing Summary  - Phase I 
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]  Target slack:       0.0000 ns
[08/01 13:14:59    320s]  View: nangate_view_hold 
[08/01 13:14:59    320s]    WNS:      -0.7145
[08/01 13:14:59    320s]    TNS:    -258.9889
[08/01 13:14:59    320s]    VP :          582
[08/01 13:14:59    320s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:14:59    320s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:14:59    320s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:14:59    320s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:14:59    320s] *info: Hold Batch Commit is enabled
[08/01 13:14:59    320s] *info: Levelized Batch Commit is enabled
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Capturing REF for hold ...
[08/01 13:14:59    320s]    Hold Timing Snapshot: (REF)
[08/01 13:14:59    320s]              All PG WNS: -0.715
[08/01 13:14:59    320s]              All PG TNS: -258.989
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]    Hold Timing Summary  - Phase II 
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]  Target slack:       0.0000 ns
[08/01 13:14:59    320s]  View: nangate_view_hold 
[08/01 13:14:59    320s]    WNS:      -0.7145
[08/01 13:14:59    320s]    TNS:    -258.9889
[08/01 13:14:59    320s]    VP :          582
[08/01 13:14:59    320s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:14:59    320s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:14:59    320s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:14:59    320s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:14:59    320s] *info: Hold Batch Commit is enabled
[08/01 13:14:59    320s] *info: Levelized Batch Commit is enabled
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] Worst hold path end point:
[08/01 13:14:59    320s]   result_reg_reg[3><0]/RN
[08/01 13:14:59    320s]     net: rst_n (nrTerm=583)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Capturing REF for hold ...
[08/01 13:14:59    320s]    Hold Timing Snapshot: (REF)
[08/01 13:14:59    320s]              All PG WNS: -0.715
[08/01 13:14:59    320s]              All PG TNS: -258.989
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]    Hold Timing Summary  - Phase III 
[08/01 13:14:59    320s] --------------------------------------------------- 
[08/01 13:14:59    320s]  Target slack:       0.0000 ns
[08/01 13:14:59    320s]  View: nangate_view_hold 
[08/01 13:14:59    320s]    WNS:      -0.7145
[08/01 13:14:59    320s]    TNS:    -258.9889
[08/01 13:14:59    320s]    VP :          582
[08/01 13:14:59    320s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:14:59    320s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:14:59    320s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:14:59    320s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:14:59    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.28
[08/01 13:14:59    320s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:14:59    320s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3448.3M, EPOCH TIME: 1754079299.441960
[08/01 13:14:59    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:14:59    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    320s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3363.3M, EPOCH TIME: 1754079299.458188
[08/01 13:14:59    320s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] =============================================================================================
[08/01 13:14:59    320s]  Step TAT Report : HoldOpt #1 / opt_design #5                                   21.18-s099_1
[08/01 13:14:59    320s] =============================================================================================
[08/01 13:14:59    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:14:59    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:59    320s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:14:59    320s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:14:59    320s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:14:59    320s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 13:14:59    320s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:14:59    320s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:14:59    320s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:14:59    320s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ OptEval                ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ HoldCollectNode        ]     10   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.0    0.8
[08/01 13:14:59    320s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ HoldBottleneckCount    ]      5   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:14:59    320s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ TimingUpdate           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ TimingReport           ]      4   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:14:59    320s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:14:59    320s] [ PropagateActivity      ]      1   0:00:00.2  (  20.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:14:59    320s] [ MISC                   ]          0:00:00.2  (  29.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:14:59    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:59    320s]  HoldOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:14:59    320s] ---------------------------------------------------------------------------------------------
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s]   DRV Snapshot: (TGT)
[08/01 13:14:59    320s]          Tran DRV: 1 (1)
[08/01 13:14:59    320s]           Cap DRV: 0 (0)
[08/01 13:14:59    320s]        Fanout DRV: 0 (0)
[08/01 13:14:59    320s]            Glitch: 0 (0)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Recovery Manager:
[08/01 13:14:59    320s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:14:59    320s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:14:59    320s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:14:59    320s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s]   DRV Snapshot: (REF)
[08/01 13:14:59    320s]          Tran DRV: 1 (1)
[08/01 13:14:59    320s]           Cap DRV: 0 (0)
[08/01 13:14:59    320s]        Fanout DRV: 0 (0)
[08/01 13:14:59    320s]            Glitch: 0 (0)
[08/01 13:14:59    320s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3401.6M, EPOCH TIME: 1754079299.547231
[08/01 13:14:59    320s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3401.6M, EPOCH TIME: 1754079299.547285
[08/01 13:14:59    320s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3401.6M, EPOCH TIME: 1754079299.547313
[08/01 13:14:59    320s] Processing tracks to init pin-track alignment.
[08/01 13:14:59    320s] z: 2, totalTracks: 1
[08/01 13:14:59    320s] z: 4, totalTracks: 1
[08/01 13:14:59    320s] z: 6, totalTracks: 1
[08/01 13:14:59    320s] z: 8, totalTracks: 1
[08/01 13:14:59    320s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:14:59    320s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3401.6M, EPOCH TIME: 1754079299.550123
[08/01 13:14:59    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:14:59    320s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:3401.6M, EPOCH TIME: 1754079299.553432
[08/01 13:14:59    320s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3401.6M, EPOCH TIME: 1754079299.553470
[08/01 13:14:59    320s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3401.6M, EPOCH TIME: 1754079299.553801
[08/01 13:14:59    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3401.6MB).
[08/01 13:14:59    320s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:3401.6M, EPOCH TIME: 1754079299.554255
[08/01 13:14:59    320s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:3401.6M, EPOCH TIME: 1754079299.554272
[08/01 13:14:59    320s] TDRefine: refinePlace mode is spiral
[08/01 13:14:59    320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.20
[08/01 13:14:59    320s] OPERPROF:   Starting RefinePlace at level 2, MEM:3401.6M, EPOCH TIME: 1754079299.554308
[08/01 13:14:59    320s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:59    320s] (I)      Default pattern map key = top_default.
[08/01 13:14:59    320s] (I)      Default pattern map key = top_default.
[08/01 13:14:59    320s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3401.6M, EPOCH TIME: 1754079299.558580
[08/01 13:14:59    320s] Starting refinePlace ...
[08/01 13:14:59    320s] (I)      Default pattern map key = top_default.
[08/01 13:14:59    320s] One DDP V2 for no tweak run.
[08/01 13:14:59    320s] (I)      Default pattern map key = top_default.
[08/01 13:14:59    320s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3401.6M, EPOCH TIME: 1754079299.565476
[08/01 13:14:59    320s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:14:59    320s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3401.6M, EPOCH TIME: 1754079299.565520
[08/01 13:14:59    320s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3401.6M, EPOCH TIME: 1754079299.565572
[08/01 13:14:59    320s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3401.6M, EPOCH TIME: 1754079299.565587
[08/01 13:14:59    320s] DDP markSite nrRow 83 nrJob 83
[08/01 13:14:59    320s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3401.6M, EPOCH TIME: 1754079299.565680
[08/01 13:14:59    320s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3401.6M, EPOCH TIME: 1754079299.565694
[08/01 13:14:59    320s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:14:59    320s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3401.6MB) @(0:05:21 - 0:05:21).
[08/01 13:14:59    320s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:14:59    320s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:14:59    320s] 
[08/01 13:14:59    320s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:14:59    321s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:14:59    321s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:14:59    321s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:14:59    321s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/01 13:14:59    321s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:14:59    321s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3369.6MB) @(0:05:21 - 0:05:21).
[08/01 13:14:59    321s] Statistics of distance of Instance movement in refine placement:
[08/01 13:14:59    321s]   maximum (X+Y) =         0.00 um
[08/01 13:14:59    321s]   mean    (X+Y) =         0.00 um
[08/01 13:14:59    321s] Total instances moved : 0
[08/01 13:14:59    321s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.106, REAL:0.108, MEM:3369.6M, EPOCH TIME: 1754079299.666212
[08/01 13:14:59    321s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:14:59    321s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3369.6MB) @(0:05:21 - 0:05:21).
[08/01 13:14:59    321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.20
[08/01 13:14:59    321s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.112, REAL:0.113, MEM:3369.6M, EPOCH TIME: 1754079299.667521
[08/01 13:14:59    321s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3369.6M, EPOCH TIME: 1754079299.667541
[08/01 13:14:59    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:14:59    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.013, MEM:3330.6M, EPOCH TIME: 1754079299.680188
[08/01 13:14:59    321s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.132, REAL:0.133, MEM:3330.6M, EPOCH TIME: 1754079299.680232
[08/01 13:14:59    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3330.6M, EPOCH TIME: 1754079299.890870
[08/01 13:14:59    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] 
[08/01 13:14:59    321s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:14:59    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3330.6M, EPOCH TIME: 1754079299.894280
[08/01 13:14:59    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:14:59    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:14:59    321s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_cnb2Fb
[08/01 13:14:59    321s] Disk Usage:
[08/01 13:14:59    321s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:14:59    321s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997504 25897552000  14% /home/lunayang
[08/01 13:15:00    321s] Disk Usage:
[08/01 13:15:00    321s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:15:00    321s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997504 25897552000  14% /home/lunayang
[08/01 13:15:00    321s] 
[08/01 13:15:00    321s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:15:00    321s] 
[08/01 13:15:00    321s] TimeStamp Deleting Cell Server End ...
[08/01 13:15:00    321s] Setting infinite Tws ...
[08/01 13:15:00    321s] First Iteration Infinite Tw... 
[08/01 13:15:00    321s] Calculate late delays in OCV mode...
[08/01 13:15:00    321s] Calculate early delays in OCV mode...
[08/01 13:15:00    321s] Topological Sorting (REAL = 0:00:00.0, MEM = 3341.4M, InitMEM = 3341.4M)
[08/01 13:15:00    321s] End AAE Lib Interpolated Model. (MEM=3352.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:02    323s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:02    323s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3372.1M) ***
[08/01 13:15:02    323s] Calculate late delays in OCV mode...
[08/01 13:15:02    323s] Calculate early delays in OCV mode...
[08/01 13:15:02    323s] End AAE Lib Interpolated Model. (MEM=3327.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:02    324s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3371.9M) ***
[08/01 13:15:04    325s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:15:04    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.821928
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] 
[08/01 13:15:04    325s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:04    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3392.6M, EPOCH TIME: 1754079304.826105
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] 
[08/01 13:15:04    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.831261
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] 
[08/01 13:15:04    325s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:04    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3392.6M, EPOCH TIME: 1754079304.835093
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.839998
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] 
[08/01 13:15:04    325s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:04    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3392.6M, EPOCH TIME: 1754079304.843259
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:05.0, MEM=3392.6M
[08/01 13:15:04    325s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3392.633M)
[08/01 13:15:04    325s] All LLGs are deleted
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.926835
[08/01 13:15:04    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3392.6M, EPOCH TIME: 1754079304.926902
[08/01 13:15:04    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.927019
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3392.6M, EPOCH TIME: 1754079304.927223
[08/01 13:15:04    325s] Max number of tech site patterns supported in site array is 256.
[08/01 13:15:04    325s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:15:04    325s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3392.6M, EPOCH TIME: 1754079304.929440
[08/01 13:15:04    325s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:15:04    325s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:15:04    325s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3392.6M, EPOCH TIME: 1754079304.930806
[08/01 13:15:04    325s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:15:04    325s] SiteArray: use 319,488 bytes
[08/01 13:15:04    325s] SiteArray: current memory after site array memory allocation 3392.6M
[08/01 13:15:04    325s] SiteArray: FP blocked sites are writable
[08/01 13:15:04    325s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3392.6M, EPOCH TIME: 1754079304.931828
[08/01 13:15:04    325s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3392.6M, EPOCH TIME: 1754079304.934843
[08/01 13:15:04    325s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:15:04    325s] Atter site array init, number of instance map data is 0.
[08/01 13:15:04    325s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3392.6M, EPOCH TIME: 1754079304.935321
[08/01 13:15:04    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.009, MEM:3392.6M, EPOCH TIME: 1754079304.935536
[08/01 13:15:04    325s] All LLGs are deleted
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3392.6M, EPOCH TIME: 1754079304.937257
[08/01 13:15:04    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3392.6M, EPOCH TIME: 1754079304.937290
[08/01 13:15:04    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:04    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:15:05    325s] Summary for sequential cells identification: 
[08/01 13:15:05    325s]   Identified SBFF number: 16
[08/01 13:15:05    325s]   Identified MBFF number: 0
[08/01 13:15:05    325s]   Identified SB Latch number: 0
[08/01 13:15:05    325s]   Identified MB Latch number: 0
[08/01 13:15:05    325s]   Not identified SBFF number: 0
[08/01 13:15:05    325s]   Not identified MBFF number: 0
[08/01 13:15:05    325s]   Not identified SB Latch number: 0
[08/01 13:15:05    325s]   Not identified MB Latch number: 0
[08/01 13:15:05    325s]   Number of sequential cells which are not FFs: 13
[08/01 13:15:05    325s]  Visiting view : nangate_view_setup
[08/01 13:15:05    325s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:15:05    325s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:15:05    325s]  Visiting view : nangate_view_hold
[08/01 13:15:05    325s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:15:05    325s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:15:05    325s] TLC MultiMap info (StdDelay):
[08/01 13:15:05    325s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:15:05    325s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:15:05    325s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:15:05    325s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:15:05    325s]  Setting StdDelay to: 8.5ps
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:15:05    325s] clean pInstBBox. size 0
[08/01 13:15:05    325s] All LLGs are deleted
[08/01 13:15:05    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:05    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:05    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3392.6M, EPOCH TIME: 1754079305.305017
[08/01 13:15:05    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3392.6M, EPOCH TIME: 1754079305.305069
[08/01 13:15:05    325s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] =============================================================================================
[08/01 13:15:05    325s]  Final TAT Report : opt_design #5                                               21.18-s099_1
[08/01 13:15:05    325s] =============================================================================================
[08/01 13:15:05    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:15:05    325s] ---------------------------------------------------------------------------------------------
[08/01 13:15:05    325s] [ InitOpt                ]      1   0:00:07.0  (  32.7 % )     0:00:07.1 /  0:00:07.1    1.0
[08/01 13:15:05    325s] [ HoldOpt                ]      1   0:00:00.6  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:15:05    325s] [ ViewPruning            ]     12   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:15:05    325s] [ BuildHoldData          ]      1   0:00:00.9  (   4.2 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 13:15:05    325s] [ OptSummaryReport       ]      6   0:00:00.8  (   3.9 % )     0:00:05.1 /  0:00:04.0    0.8
[08/01 13:15:05    325s] [ DrvReport              ]      5   0:00:01.4  (   6.5 % )     0:00:01.4 /  0:00:00.3    0.2
[08/01 13:15:05    325s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:05    325s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:05    325s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[08/01 13:15:05    325s] [ RefinePlace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:05    325s] [ ExtractRC              ]      1   0:00:01.2  (   5.4 % )     0:00:01.2 /  0:00:00.8    0.7
[08/01 13:15:05    325s] [ TimingUpdate           ]     19   0:00:01.9  (   8.8 % )     0:00:08.1 /  0:00:08.1    1.0
[08/01 13:15:05    325s] [ FullDelayCalc          ]      7   0:00:05.9  (  27.4 % )     0:00:05.9 /  0:00:05.8    1.0
[08/01 13:15:05    325s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:05    325s] [ GenerateReports        ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:15:05    325s] [ PropagateActivity      ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:15:05    325s] [ MISC                   ]          0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.5    1.0
[08/01 13:15:05    325s] ---------------------------------------------------------------------------------------------
[08/01 13:15:05    325s]  opt_design #5 TOTAL                0:00:21.5  ( 100.0 % )     0:00:21.5 /  0:00:19.9    0.9
[08/01 13:15:05    325s] ---------------------------------------------------------------------------------------------
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:15:05    325s] 
[08/01 13:15:05    325s] TimeStamp Deleting Cell Server End ...
[08/01 13:15:05    326s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:15:12    332s] Summary for sequential cells identification: 
[08/01 13:15:12    332s]   Identified SBFF number: 16
[08/01 13:15:12    332s]   Identified MBFF number: 0
[08/01 13:15:12    332s]   Identified SB Latch number: 0
[08/01 13:15:12    332s]   Identified MB Latch number: 0
[08/01 13:15:12    332s]   Not identified SBFF number: 0
[08/01 13:15:12    332s]   Not identified MBFF number: 0
[08/01 13:15:12    332s]   Not identified SB Latch number: 0
[08/01 13:15:12    332s]   Not identified MB Latch number: 0
[08/01 13:15:12    332s]   Number of sequential cells which are not FFs: 13
[08/01 13:15:12    332s]  Visiting view : nangate_view_setup
[08/01 13:15:12    332s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:15:12    332s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:15:12    332s]  Visiting view : nangate_view_hold
[08/01 13:15:12    332s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:15:12    332s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:15:12    332s] TLC MultiMap info (StdDelay):
[08/01 13:15:12    332s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:15:12    332s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:15:12    332s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:15:12    332s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:15:12    332s]  Setting StdDelay to: 8.5ps
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:15:12    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:3317.6M, EPOCH TIME: 1754079312.236172
[08/01 13:15:12    332s] Processing tracks to init pin-track alignment.
[08/01 13:15:12    332s] z: 2, totalTracks: 1
[08/01 13:15:12    332s] z: 4, totalTracks: 1
[08/01 13:15:12    332s] z: 6, totalTracks: 1
[08/01 13:15:12    332s] z: 8, totalTracks: 1
[08/01 13:15:12    332s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:15:12    332s] All LLGs are deleted
[08/01 13:15:12    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3317.6M, EPOCH TIME: 1754079312.238201
[08/01 13:15:12    332s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3317.6M, EPOCH TIME: 1754079312.238261
[08/01 13:15:12    332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3317.6M, EPOCH TIME: 1754079312.239251
[08/01 13:15:12    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3317.6M, EPOCH TIME: 1754079312.239503
[08/01 13:15:12    332s] Max number of tech site patterns supported in site array is 256.
[08/01 13:15:12    332s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:15:12    332s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3317.6M, EPOCH TIME: 1754079312.241602
[08/01 13:15:12    332s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    332s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    332s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3317.6M, EPOCH TIME: 1754079312.242854
[08/01 13:15:12    332s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:15:12    332s] SiteArray: use 319,488 bytes
[08/01 13:15:12    332s] SiteArray: current memory after site array memory allocation 3317.6M
[08/01 13:15:12    332s] SiteArray: FP blocked sites are writable
[08/01 13:15:12    332s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:15:12    332s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3317.6M, EPOCH TIME: 1754079312.244018
[08/01 13:15:12    332s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3317.6M, EPOCH TIME: 1754079312.247211
[08/01 13:15:12    332s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:15:12    332s] Atter site array init, number of instance map data is 0.
[08/01 13:15:12    332s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3317.6M, EPOCH TIME: 1754079312.247708
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:12    332s] OPERPROF:     Starting CMU at level 3, MEM:3317.6M, EPOCH TIME: 1754079312.248216
[08/01 13:15:12    332s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3317.6M, EPOCH TIME: 1754079312.248659
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:15:12    332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3317.6M, EPOCH TIME: 1754079312.248983
[08/01 13:15:12    332s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3317.6M, EPOCH TIME: 1754079312.249002
[08/01 13:15:12    332s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3317.6M, EPOCH TIME: 1754079312.249366
[08/01 13:15:12    332s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3317.6MB).
[08/01 13:15:12    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:3317.6M, EPOCH TIME: 1754079312.250488
[08/01 13:15:12    332s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3317.6M, EPOCH TIME: 1754079312.250524
[08/01 13:15:12    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:12    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    332s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:3272.6M, EPOCH TIME: 1754079312.268829
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s] Creating Lib Analyzer ...
[08/01 13:15:12    332s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:15:12    332s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:15:12    332s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:15:12    332s] 
[08/01 13:15:12    332s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:15:12    333s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:33 mem=3278.6M
[08/01 13:15:12    333s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:33 mem=3278.6M
[08/01 13:15:12    333s] Creating Lib Analyzer, finished. 
[08/01 13:15:12    333s] OPERPROF: Starting checkPlace at level 1, MEM:3315.3M, EPOCH TIME: 1754079312.498878
[08/01 13:15:12    333s] Processing tracks to init pin-track alignment.
[08/01 13:15:12    333s] z: 2, totalTracks: 1
[08/01 13:15:12    333s] z: 4, totalTracks: 1
[08/01 13:15:12    333s] z: 6, totalTracks: 1
[08/01 13:15:12    333s] z: 8, totalTracks: 1
[08/01 13:15:12    333s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:15:12    333s] All LLGs are deleted
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3315.3M, EPOCH TIME: 1754079312.500761
[08/01 13:15:12    333s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3315.3M, EPOCH TIME: 1754079312.500811
[08/01 13:15:12    333s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3315.3M, EPOCH TIME: 1754079312.500833
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3315.3M, EPOCH TIME: 1754079312.501042
[08/01 13:15:12    333s] Max number of tech site patterns supported in site array is 256.
[08/01 13:15:12    333s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:15:12    333s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3315.3M, EPOCH TIME: 1754079312.502911
[08/01 13:15:12    333s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    333s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    333s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3315.3M, EPOCH TIME: 1754079312.504256
[08/01 13:15:12    333s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:15:12    333s] SiteArray: use 319,488 bytes
[08/01 13:15:12    333s] SiteArray: current memory after site array memory allocation 3315.3M
[08/01 13:15:12    333s] SiteArray: FP blocked sites are writable
[08/01 13:15:12    333s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:15:12    333s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3315.3M, EPOCH TIME: 1754079312.505190
[08/01 13:15:12    333s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3315.3M, EPOCH TIME: 1754079312.508190
[08/01 13:15:12    333s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:15:12    333s] Atter site array init, number of instance map data is 0.
[08/01 13:15:12    333s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.008, MEM:3315.3M, EPOCH TIME: 1754079312.508569
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:12    333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3315.3M, EPOCH TIME: 1754079312.509014
[08/01 13:15:12    333s] Begin checking exclusive groups violation ...
[08/01 13:15:12    333s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:15:12    333s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s] ...checkPlace normal is done!
[08/01 13:15:12    333s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3315.3M, EPOCH TIME: 1754079312.546040
[08/01 13:15:12    333s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3315.3M, EPOCH TIME: 1754079312.547956
[08/01 13:15:12    333s] All LLGs are deleted
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3315.3M, EPOCH TIME: 1754079312.549216
[08/01 13:15:12    333s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3315.3M, EPOCH TIME: 1754079312.549257
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.051, MEM:3315.3M, EPOCH TIME: 1754079312.549517
[08/01 13:15:12    333s] All LLGs are deleted
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3315.3M, EPOCH TIME: 1754079312.556920
[08/01 13:15:12    333s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3315.3M, EPOCH TIME: 1754079312.556979
[08/01 13:15:12    333s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3315.3M, EPOCH TIME: 1754079312.557891
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3315.3M, EPOCH TIME: 1754079312.558081
[08/01 13:15:12    333s] Max number of tech site patterns supported in site array is 256.
[08/01 13:15:12    333s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:15:12    333s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3315.3M, EPOCH TIME: 1754079312.559966
[08/01 13:15:12    333s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    333s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:15:12    333s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3315.3M, EPOCH TIME: 1754079312.560617
[08/01 13:15:12    333s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:15:12    333s] SiteArray: use 319,488 bytes
[08/01 13:15:12    333s] SiteArray: current memory after site array memory allocation 3315.3M
[08/01 13:15:12    333s] SiteArray: FP blocked sites are writable
[08/01 13:15:12    333s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3315.3M, EPOCH TIME: 1754079312.561434
[08/01 13:15:12    333s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3315.3M, EPOCH TIME: 1754079312.564271
[08/01 13:15:12    333s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:15:12    333s] Atter site array init, number of instance map data is 0.
[08/01 13:15:12    333s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3315.3M, EPOCH TIME: 1754079312.564748
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:12    333s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3315.3M, EPOCH TIME: 1754079312.565456
[08/01 13:15:12    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:12    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s] =============================================================================================
[08/01 13:15:12    333s]  Step TAT Report : InitOpt #1 / opt_design #6                                   21.18-s099_1
[08/01 13:15:12    333s] =============================================================================================
[08/01 13:15:12    333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:15:12    333s] ---------------------------------------------------------------------------------------------
[08/01 13:15:12    333s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:12    333s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:12    333s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:12    333s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:12    333s] [ CheckPlace             ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:12    333s] [ MISC                   ]          0:00:07.0  (  97.0 % )     0:00:07.0 /  0:00:06.9    1.0
[08/01 13:15:12    333s] ---------------------------------------------------------------------------------------------
[08/01 13:15:12    333s]  InitOpt #1 TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[08/01 13:15:12    333s] ---------------------------------------------------------------------------------------------
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s] 
[08/01 13:15:12    333s] Trim Metal Layers:
[08/01 13:15:12    333s] LayerId::1 widthSet size::1
[08/01 13:15:12    333s] LayerId::2 widthSet size::1
[08/01 13:15:12    333s] LayerId::3 widthSet size::1
[08/01 13:15:12    333s] LayerId::4 widthSet size::1
[08/01 13:15:12    333s] LayerId::5 widthSet size::1
[08/01 13:15:12    333s] LayerId::6 widthSet size::1
[08/01 13:15:12    333s] LayerId::7 widthSet size::1
[08/01 13:15:12    333s] LayerId::8 widthSet size::1
[08/01 13:15:12    333s] LayerId::9 widthSet size::1
[08/01 13:15:12    333s] LayerId::10 widthSet size::1
[08/01 13:15:12    333s] eee: pegSigSF::1.070000
[08/01 13:15:12    333s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:15:12    333s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:15:12    333s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:15:12    333s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:15:12    333s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:15:12    333s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:15:12    333s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:15:12    333s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:15:12    333s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:15:12    333s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:15:12    333s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:15:12    333s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:15:13    333s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3355.273M)
[08/01 13:15:13    333s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:15:13    333s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3359.273M)
[08/01 13:15:13    333s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3359.273M)
[08/01 13:15:13    333s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3359.273M)
[08/01 13:15:13    333s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:15:13    333s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3359.273M)
[08/01 13:15:13    333s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3359.273M)
[08/01 13:15:13    333s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.5M, EPOCH TIME: 1754079313.676222
[08/01 13:15:13    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    334s] 
[08/01 13:15:13    334s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:13    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3341.5M, EPOCH TIME: 1754079313.679609
[08/01 13:15:13    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:13    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.5M, EPOCH TIME: 1754079313.685032
[08/01 13:15:13    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    334s] 
[08/01 13:15:13    334s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:13    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3341.5M, EPOCH TIME: 1754079313.687965
[08/01 13:15:13    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:13    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:13    334s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:15:13    334s] Deleting Lib Analyzer.
[08/01 13:15:13    334s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3341.547M)
[08/01 13:15:13    334s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3341.5M)
[08/01 13:15:13    334s] 
[08/01 13:15:13    334s] Trim Metal Layers:
[08/01 13:15:13    334s] LayerId::1 widthSet size::1
[08/01 13:15:13    334s] LayerId::2 widthSet size::1
[08/01 13:15:13    334s] LayerId::3 widthSet size::1
[08/01 13:15:13    334s] LayerId::4 widthSet size::1
[08/01 13:15:13    334s] LayerId::5 widthSet size::1
[08/01 13:15:13    334s] LayerId::6 widthSet size::1
[08/01 13:15:13    334s] LayerId::7 widthSet size::1
[08/01 13:15:13    334s] LayerId::8 widthSet size::1
[08/01 13:15:13    334s] LayerId::9 widthSet size::1
[08/01 13:15:13    334s] LayerId::10 widthSet size::1
[08/01 13:15:13    334s] eee: pegSigSF::1.070000
[08/01 13:15:13    334s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:15:13    334s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:15:13    334s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:15:13    334s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:15:13    334s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:15:13    334s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:15:13    334s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:15:13    334s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:15:13    334s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:15:13    334s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:15:13    334s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:15:13    334s] End AAE Lib Interpolated Model. (MEM=3341.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:13    334s] 
[08/01 13:15:13    334s] Creating Lib Analyzer ...
[08/01 13:15:13    334s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:15:13    334s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:15:13    334s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:15:13    334s] 
[08/01 13:15:13    334s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:15:13    334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=3341.5M
[08/01 13:15:13    334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=3341.5M
[08/01 13:15:13    334s] Creating Lib Analyzer, finished. 
[08/01 13:15:13    334s] Effort level <high> specified for reg2reg path_group
[08/01 13:15:14    334s] 
[08/01 13:15:14    334s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:15:14    334s] Deleting Lib Analyzer.
[08/01 13:15:14    334s] 
[08/01 13:15:14    334s] TimeStamp Deleting Cell Server End ...
[08/01 13:15:14    334s] Setting infinite Tws ...
[08/01 13:15:14    334s] First Iteration Infinite Tw... 
[08/01 13:15:14    334s] Calculate late delays in OCV mode...
[08/01 13:15:14    334s] Calculate early delays in OCV mode...
[08/01 13:15:14    334s] Topological Sorting (REAL = 0:00:00.0, MEM = 3339.5M, InitMEM = 3339.5M)
[08/01 13:15:14    334s] End AAE Lib Interpolated Model. (MEM=3351.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:15    336s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:15    336s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3366.9M) ***
[08/01 13:15:16    336s] Calculate late delays in OCV mode...
[08/01 13:15:16    336s] Calculate early delays in OCV mode...
[08/01 13:15:16    336s] End AAE Lib Interpolated Model. (MEM=3327.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:16    337s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3338.6M) ***
[08/01 13:15:17    337s] Setting infinite Tws ...
[08/01 13:15:17    337s] First Iteration Infinite Tw... 
[08/01 13:15:17    337s] Calculate early delays in OCV mode...
[08/01 13:15:17    337s] Calculate late delays in OCV mode...
[08/01 13:15:17    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 3334.9M, InitMEM = 3334.9M)
[08/01 13:15:17    337s] End AAE Lib Interpolated Model. (MEM=3346.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:19    339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:19    339s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3335.1M) ***
[08/01 13:15:19    339s] Calculate early delays in OCV mode...
[08/01 13:15:19    339s] Calculate late delays in OCV mode...
[08/01 13:15:19    339s] End AAE Lib Interpolated Model. (MEM=3299.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:19    339s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3344.9M) ***
[08/01 13:15:19    339s] 
[08/01 13:15:19    339s] Creating Lib Analyzer ...
[08/01 13:15:19    339s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:15:19    339s] 
[08/01 13:15:19    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:15:19    339s] Summary for sequential cells identification: 
[08/01 13:15:19    339s]   Identified SBFF number: 16
[08/01 13:15:19    339s]   Identified MBFF number: 0
[08/01 13:15:19    339s]   Identified SB Latch number: 0
[08/01 13:15:19    339s]   Identified MB Latch number: 0
[08/01 13:15:19    339s]   Not identified SBFF number: 0
[08/01 13:15:19    339s]   Not identified MBFF number: 0
[08/01 13:15:19    339s]   Not identified SB Latch number: 0
[08/01 13:15:19    339s]   Not identified MB Latch number: 0
[08/01 13:15:19    339s]   Number of sequential cells which are not FFs: 13
[08/01 13:15:19    339s]  Visiting view : nangate_view_setup
[08/01 13:15:19    339s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:15:19    339s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:15:19    339s]  Visiting view : nangate_view_hold
[08/01 13:15:19    339s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:15:19    339s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:15:19    339s] TLC MultiMap info (StdDelay):
[08/01 13:15:19    339s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:15:19    339s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:15:19    339s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:15:19    339s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:15:19    339s]  Setting StdDelay to: 8.5ps
[08/01 13:15:19    339s] 
[08/01 13:15:19    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:15:19    339s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:15:19    339s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:15:19    339s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:15:19    339s] 
[08/01 13:15:19    339s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:15:19    340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:40 mem=3360.9M
[08/01 13:15:19    340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=3360.9M
[08/01 13:15:19    340s] Creating Lib Analyzer, finished. 
[08/01 13:15:19    340s] *info: category slack lower bound [L 0.0] default
[08/01 13:15:19    340s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:15:19    340s] --------------------------------------------------- 
[08/01 13:15:19    340s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:15:19    340s] --------------------------------------------------- 
[08/01 13:15:19    340s]          WNS    reg2regWNS
[08/01 13:15:19    340s]     0.028 ns      0.028 ns
[08/01 13:15:19    340s] --------------------------------------------------- 
[08/01 13:15:20    340s]   Timing/DRV Snapshot: (REF)
[08/01 13:15:20    340s]      Weighted WNS: 0.000
[08/01 13:15:20    340s]       All  PG WNS: 0.000
[08/01 13:15:20    340s]       High PG WNS: 0.000
[08/01 13:15:20    340s]       All  PG TNS: 0.000
[08/01 13:15:20    340s]       High PG TNS: 0.000
[08/01 13:15:20    340s]       Low  PG TNS: 0.000
[08/01 13:15:20    340s]          Tran DRV: 1 (1)
[08/01 13:15:20    340s]           Cap DRV: 0 (0)
[08/01 13:15:20    340s]        Fanout DRV: 0 (0)
[08/01 13:15:20    340s]            Glitch: 0 (0)
[08/01 13:15:20    340s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:15:20    340s] =================================================================
[08/01 13:15:20    340s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:15:20    340s] ------------------------------------------------------------------
[08/01 13:15:20    340s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:15:20    340s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:15:20    340s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:15:20    340s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:15:20    340s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:15:20    340s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:15:20    340s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:15:20    340s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:15:20    340s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:15:20    340s] =================================================================
[08/01 13:15:20    340s] Hold Timer stdDelay =  6.0ps
[08/01 13:15:20    340s]  Visiting view : nangate_view_hold
[08/01 13:15:20    340s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:15:20    340s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:15:20    340s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:15:20    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3379.9M, EPOCH TIME: 1754079320.207724
[08/01 13:15:20    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:20    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3379.9M, EPOCH TIME: 1754079320.210872
[08/01 13:15:20    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:20    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3379.9M, EPOCH TIME: 1754079320.261770
[08/01 13:15:20    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:20    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3379.9M, EPOCH TIME: 1754079320.264996
[08/01 13:15:20    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:20    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s] =============================================================================================
[08/01 13:15:20    340s]  Step TAT Report : BuildHoldData #1 / opt_design #6                             21.18-s099_1
[08/01 13:15:20    340s] =============================================================================================
[08/01 13:15:20    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:15:20    340s] ---------------------------------------------------------------------------------------------
[08/01 13:15:20    340s] [ ViewPruning            ]      8   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:15:20    340s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:20    340s] [ DrvReport              ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 13:15:20    340s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:20    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:20    340s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:20    340s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:20    340s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:20    340s] [ TimingUpdate           ]      6   0:00:01.1  (  17.5 % )     0:00:05.3 /  0:00:05.3    1.0
[08/01 13:15:20    340s] [ FullDelayCalc          ]      4   0:00:03.8  (  60.4 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 13:15:20    340s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:15:20    340s] [ MISC                   ]          0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:15:20    340s] ---------------------------------------------------------------------------------------------
[08/01 13:15:20    340s]  BuildHoldData #1 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 13:15:20    340s] ---------------------------------------------------------------------------------------------
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.29
[08/01 13:15:20    340s] Processing average sequential pin duty cycle 
[08/01 13:15:20    340s] #optDebug: Start CG creation (mem=3361.6M)
[08/01 13:15:20    340s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:15:20    340s] (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgPrt (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgEgp (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgPbk (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgNrb(cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgObs (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgCon (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s]  ...processing cgPdm (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3541.3M)
[08/01 13:15:20    340s] HoldSingleBuffer minRootGain=0.000
[08/01 13:15:20    340s] HoldSingleBuffer minRootGain=0.000
[08/01 13:15:20    340s] HoldSingleBuffer minRootGain=0.000
[08/01 13:15:20    340s] HoldSingleBuffer minRootGain=0.000
[08/01 13:15:20    340s] --------------------------------------------------- 
[08/01 13:15:20    340s]    Hold Timing Summary  - Initial 
[08/01 13:15:20    340s] --------------------------------------------------- 
[08/01 13:15:20    340s]  Target slack:       0.0000 ns
[08/01 13:15:20    340s]  View: nangate_view_hold 
[08/01 13:15:20    340s]    WNS:      -0.7145
[08/01 13:15:20    340s]    TNS:    -258.9889
[08/01 13:15:20    340s]    VP :          582
[08/01 13:15:20    340s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:15:20    340s] --------------------------------------------------- 
[08/01 13:15:20    340s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:15:20    340s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=3560.3M
[08/01 13:15:20    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:3560.3M, EPOCH TIME: 1754079320.570058
[08/01 13:15:20    340s] Processing tracks to init pin-track alignment.
[08/01 13:15:20    340s] z: 2, totalTracks: 1
[08/01 13:15:20    340s] z: 4, totalTracks: 1
[08/01 13:15:20    340s] z: 6, totalTracks: 1
[08/01 13:15:20    340s] z: 8, totalTracks: 1
[08/01 13:15:20    340s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:15:20    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3560.3M, EPOCH TIME: 1754079320.573298
[08/01 13:15:20    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:20    340s] 
[08/01 13:15:20    340s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:15:20    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:3560.3M, EPOCH TIME: 1754079320.576856
[08/01 13:15:20    340s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3560.3M, EPOCH TIME: 1754079320.576894
[08/01 13:15:20    340s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3576.3M, EPOCH TIME: 1754079320.577290
[08/01 13:15:20    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3576.3MB).
[08/01 13:15:20    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:3576.3M, EPOCH TIME: 1754079320.577747
[08/01 13:15:20    340s] TotalInstCnt at PhyDesignMc Initialization: 6213
[08/01 13:15:20    340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=3576.3M
[08/01 13:15:20    340s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3576.3M, EPOCH TIME: 1754079320.596006
[08/01 13:15:20    340s] Found 0 hard placement blockage before merging.
[08/01 13:15:20    340s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3576.3M, EPOCH TIME: 1754079320.596102
[08/01 13:15:20    340s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:15:20    341s] ### Creating RouteCongInterface, started
[08/01 13:15:20    341s] {MMLU 0 8 7159}
[08/01 13:15:20    341s] ### Creating LA Mngr. totSessionCpu=0:05:41 mem=3576.3M
[08/01 13:15:20    341s] ### Creating LA Mngr, finished. totSessionCpu=0:05:41 mem=3576.3M
[08/01 13:15:20    341s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:15:20    341s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:15:20    341s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:15:20    341s] *info: Hold Batch Commit is enabled
[08/01 13:15:20    341s] *info: Levelized Batch Commit is enabled
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] 
[08/01 13:15:20    341s] Capturing REF for hold ...
[08/01 13:15:20    341s]    Hold Timing Snapshot: (REF)
[08/01 13:15:20    341s]              All PG WNS: -0.715
[08/01 13:15:20    341s]              All PG TNS: -258.989
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] 
[08/01 13:15:20    341s] Capturing REF for hold ...
[08/01 13:15:20    341s]    Hold Timing Snapshot: (REF)
[08/01 13:15:20    341s]              All PG WNS: -0.715
[08/01 13:15:20    341s]              All PG TNS: -258.989
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]    Hold Timing Summary  - Phase I 
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]  Target slack:       0.0000 ns
[08/01 13:15:20    341s]  View: nangate_view_hold 
[08/01 13:15:20    341s]    WNS:      -0.7145
[08/01 13:15:20    341s]    TNS:    -258.9889
[08/01 13:15:20    341s]    VP :          582
[08/01 13:15:20    341s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:15:20    341s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:15:20    341s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:15:20    341s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:15:20    341s] *info: Hold Batch Commit is enabled
[08/01 13:15:20    341s] *info: Levelized Batch Commit is enabled
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] 
[08/01 13:15:20    341s] Capturing REF for hold ...
[08/01 13:15:20    341s]    Hold Timing Snapshot: (REF)
[08/01 13:15:20    341s]              All PG WNS: -0.715
[08/01 13:15:20    341s]              All PG TNS: -258.989
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]    Hold Timing Summary  - Phase II 
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]  Target slack:       0.0000 ns
[08/01 13:15:20    341s]  View: nangate_view_hold 
[08/01 13:15:20    341s]    WNS:      -0.7145
[08/01 13:15:20    341s]    TNS:    -258.9889
[08/01 13:15:20    341s]    VP :          582
[08/01 13:15:20    341s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:15:20    341s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:15:20    341s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:15:20    341s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:15:20    341s] *info: Hold Batch Commit is enabled
[08/01 13:15:20    341s] *info: Levelized Batch Commit is enabled
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] Worst hold path end point:
[08/01 13:15:20    341s]   result_reg_reg[3><0]/RN
[08/01 13:15:20    341s]     net: rst_n (nrTerm=583)
[08/01 13:15:20    341s] 
[08/01 13:15:20    341s] Capturing REF for hold ...
[08/01 13:15:20    341s]    Hold Timing Snapshot: (REF)
[08/01 13:15:20    341s]              All PG WNS: -0.715
[08/01 13:15:20    341s]              All PG TNS: -258.989
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]    Hold Timing Summary  - Phase III 
[08/01 13:15:20    341s] --------------------------------------------------- 
[08/01 13:15:20    341s]  Target slack:       0.0000 ns
[08/01 13:15:20    341s]  View: nangate_view_hold 
[08/01 13:15:20    341s]    WNS:      -0.7145
[08/01 13:15:20    341s]    TNS:    -258.9889
[08/01 13:15:20    341s]    VP :          582
[08/01 13:15:20    341s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:15:20    341s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:15:21    341s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:15:21    341s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:15:21    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.29
[08/01 13:15:21    341s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:15:21    341s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3557.3M, EPOCH TIME: 1754079321.063397
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3472.3M, EPOCH TIME: 1754079321.079840
[08/01 13:15:21    341s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s] =============================================================================================
[08/01 13:15:21    341s]  Step TAT Report : HoldOpt #1 / opt_design #6                                   21.18-s099_1
[08/01 13:15:21    341s] =============================================================================================
[08/01 13:15:21    341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:15:21    341s] ---------------------------------------------------------------------------------------------
[08/01 13:15:21    341s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:21    341s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:15:21    341s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 13:15:21    341s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 13:15:21    341s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:21    341s] [ OptimizationStep       ]      4   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:15:21    341s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:21    341s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ OptEval                ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ HoldCollectNode        ]     10   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:15:21    341s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ HoldBottleneckCount    ]      5   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:21    341s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ TimingUpdate           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ TimingReport           ]      4   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:15:21    341s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:21    341s] [ PropagateActivity      ]      1   0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:21    341s] [ MISC                   ]          0:00:00.2  (  29.4 % )     0:00:00.2 /  0:00:00.3    1.1
[08/01 13:15:21    341s] ---------------------------------------------------------------------------------------------
[08/01 13:15:21    341s]  HoldOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:15:21    341s] ---------------------------------------------------------------------------------------------
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]   DRV Snapshot: (TGT)
[08/01 13:15:21    341s]          Tran DRV: 1 (1)
[08/01 13:15:21    341s]           Cap DRV: 0 (0)
[08/01 13:15:21    341s]        Fanout DRV: 0 (0)
[08/01 13:15:21    341s]            Glitch: 0 (0)
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s] Recovery Manager:
[08/01 13:15:21    341s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:15:21    341s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:15:21    341s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:15:21    341s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]   DRV Snapshot: (REF)
[08/01 13:15:21    341s]          Tran DRV: 1 (1)
[08/01 13:15:21    341s]           Cap DRV: 0 (0)
[08/01 13:15:21    341s]        Fanout DRV: 0 (0)
[08/01 13:15:21    341s]            Glitch: 0 (0)
[08/01 13:15:21    341s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3509.6M, EPOCH TIME: 1754079321.182171
[08/01 13:15:21    341s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3509.6M, EPOCH TIME: 1754079321.182231
[08/01 13:15:21    341s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3509.6M, EPOCH TIME: 1754079321.182263
[08/01 13:15:21    341s] Processing tracks to init pin-track alignment.
[08/01 13:15:21    341s] z: 2, totalTracks: 1
[08/01 13:15:21    341s] z: 4, totalTracks: 1
[08/01 13:15:21    341s] z: 6, totalTracks: 1
[08/01 13:15:21    341s] z: 8, totalTracks: 1
[08/01 13:15:21    341s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:15:21    341s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3509.6M, EPOCH TIME: 1754079321.185412
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:15:21    341s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:3509.6M, EPOCH TIME: 1754079321.189214
[08/01 13:15:21    341s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3509.6M, EPOCH TIME: 1754079321.189254
[08/01 13:15:21    341s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3509.6M, EPOCH TIME: 1754079321.189471
[08/01 13:15:21    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3509.6MB).
[08/01 13:15:21    341s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:3509.6M, EPOCH TIME: 1754079321.189987
[08/01 13:15:21    341s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:3509.6M, EPOCH TIME: 1754079321.190004
[08/01 13:15:21    341s] TDRefine: refinePlace mode is spiral
[08/01 13:15:21    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.21
[08/01 13:15:21    341s] OPERPROF:   Starting RefinePlace at level 2, MEM:3509.6M, EPOCH TIME: 1754079321.190041
[08/01 13:15:21    341s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:21    341s] (I)      Default pattern map key = top_default.
[08/01 13:15:21    341s] (I)      Default pattern map key = top_default.
[08/01 13:15:21    341s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3509.6M, EPOCH TIME: 1754079321.194775
[08/01 13:15:21    341s] Starting refinePlace ...
[08/01 13:15:21    341s] (I)      Default pattern map key = top_default.
[08/01 13:15:21    341s] One DDP V2 for no tweak run.
[08/01 13:15:21    341s] (I)      Default pattern map key = top_default.
[08/01 13:15:21    341s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3509.6M, EPOCH TIME: 1754079321.202232
[08/01 13:15:21    341s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:15:21    341s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3509.6M, EPOCH TIME: 1754079321.202280
[08/01 13:15:21    341s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3509.6M, EPOCH TIME: 1754079321.202339
[08/01 13:15:21    341s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3509.6M, EPOCH TIME: 1754079321.202355
[08/01 13:15:21    341s] DDP markSite nrRow 83 nrJob 83
[08/01 13:15:21    341s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3509.6M, EPOCH TIME: 1754079321.202471
[08/01 13:15:21    341s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3509.6M, EPOCH TIME: 1754079321.202485
[08/01 13:15:21    341s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:15:21    341s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3509.6MB) @(0:05:42 - 0:05:42).
[08/01 13:15:21    341s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:15:21    341s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:15:21    341s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:15:21    341s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:15:21    341s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:15:21    341s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:15:21    341s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:15:21    341s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3477.6MB) @(0:05:42 - 0:05:42).
[08/01 13:15:21    341s] Statistics of distance of Instance movement in refine placement:
[08/01 13:15:21    341s]   maximum (X+Y) =         0.00 um
[08/01 13:15:21    341s]   mean    (X+Y) =         0.00 um
[08/01 13:15:21    341s] Total instances moved : 0
[08/01 13:15:21    341s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.112, REAL:0.113, MEM:3477.6M, EPOCH TIME: 1754079321.307366
[08/01 13:15:21    341s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:15:21    341s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3477.6MB) @(0:05:42 - 0:05:42).
[08/01 13:15:21    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.21
[08/01 13:15:21    341s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.118, REAL:0.119, MEM:3477.6M, EPOCH TIME: 1754079321.308618
[08/01 13:15:21    341s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3477.6M, EPOCH TIME: 1754079321.308638
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.014, MEM:3439.6M, EPOCH TIME: 1754079321.322168
[08/01 13:15:21    341s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.139, REAL:0.140, MEM:3439.6M, EPOCH TIME: 1754079321.322211
[08/01 13:15:21    341s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3439.6M, EPOCH TIME: 1754079321.532433
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] 
[08/01 13:15:21    341s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:21    341s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3439.6M, EPOCH TIME: 1754079321.536232
[08/01 13:15:21    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:21    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:21    341s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_LOWbg3
[08/01 13:15:21    341s] Disk Usage:
[08/01 13:15:21    341s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:15:21    341s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997632 25897551872  14% /home/lunayang
[08/01 13:15:21    342s] Disk Usage:
[08/01 13:15:21    342s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:15:21    342s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082997632 25897551872  14% /home/lunayang
[08/01 13:15:21    342s] 
[08/01 13:15:21    342s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:15:21    342s] 
[08/01 13:15:21    342s] TimeStamp Deleting Cell Server End ...
[08/01 13:15:22    342s] Setting infinite Tws ...
[08/01 13:15:22    342s] First Iteration Infinite Tw... 
[08/01 13:15:22    342s] Calculate late delays in OCV mode...
[08/01 13:15:22    342s] Calculate early delays in OCV mode...
[08/01 13:15:22    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 3450.4M, InitMEM = 3450.4M)
[08/01 13:15:22    342s] End AAE Lib Interpolated Model. (MEM=3461.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:23    344s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:23    344s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3481.1M) ***
[08/01 13:15:23    344s] Calculate late delays in OCV mode...
[08/01 13:15:23    344s] Calculate early delays in OCV mode...
[08/01 13:15:23    344s] End AAE Lib Interpolated Model. (MEM=3433.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:15:24    344s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3478.9M) ***
[08/01 13:15:26    345s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:15:26    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.510532
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:26    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3495.6M, EPOCH TIME: 1754079326.514312
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.519099
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:26    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3495.6M, EPOCH TIME: 1754079326.522428
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.526903
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:15:26    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3495.6M, EPOCH TIME: 1754079326.530137
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:05.0, MEM=3495.6M
[08/01 13:15:26    345s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3495.641M)
[08/01 13:15:26    345s] All LLGs are deleted
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.612368
[08/01 13:15:26    345s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3495.6M, EPOCH TIME: 1754079326.612435
[08/01 13:15:26    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.612553
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3495.6M, EPOCH TIME: 1754079326.612761
[08/01 13:15:26    345s] Max number of tech site patterns supported in site array is 256.
[08/01 13:15:26    345s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:15:26    345s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3495.6M, EPOCH TIME: 1754079326.614906
[08/01 13:15:26    345s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:15:26    345s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:15:26    345s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:3495.6M, EPOCH TIME: 1754079326.616668
[08/01 13:15:26    345s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:15:26    345s] SiteArray: use 319,488 bytes
[08/01 13:15:26    345s] SiteArray: current memory after site array memory allocation 3495.6M
[08/01 13:15:26    345s] SiteArray: FP blocked sites are writable
[08/01 13:15:26    345s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3495.6M, EPOCH TIME: 1754079326.617784
[08/01 13:15:26    345s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3495.6M, EPOCH TIME: 1754079326.621264
[08/01 13:15:26    345s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:15:26    345s] Atter site array init, number of instance map data is 0.
[08/01 13:15:26    345s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3495.6M, EPOCH TIME: 1754079326.621797
[08/01 13:15:26    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3495.6M, EPOCH TIME: 1754079326.622039
[08/01 13:15:26    345s] All LLGs are deleted
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3495.6M, EPOCH TIME: 1754079326.623948
[08/01 13:15:26    345s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3495.6M, EPOCH TIME: 1754079326.623983
[08/01 13:15:26    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:15:26    345s] Summary for sequential cells identification: 
[08/01 13:15:26    345s]   Identified SBFF number: 16
[08/01 13:15:26    345s]   Identified MBFF number: 0
[08/01 13:15:26    345s]   Identified SB Latch number: 0
[08/01 13:15:26    345s]   Identified MB Latch number: 0
[08/01 13:15:26    345s]   Not identified SBFF number: 0
[08/01 13:15:26    345s]   Not identified MBFF number: 0
[08/01 13:15:26    345s]   Not identified SB Latch number: 0
[08/01 13:15:26    345s]   Not identified MB Latch number: 0
[08/01 13:15:26    345s]   Number of sequential cells which are not FFs: 13
[08/01 13:15:26    345s]  Visiting view : nangate_view_setup
[08/01 13:15:26    345s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:15:26    345s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:15:26    345s]  Visiting view : nangate_view_hold
[08/01 13:15:26    345s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:15:26    345s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:15:26    345s] TLC MultiMap info (StdDelay):
[08/01 13:15:26    345s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:15:26    345s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:15:26    345s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:15:26    345s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:15:26    345s]  Setting StdDelay to: 8.5ps
[08/01 13:15:26    345s] 
[08/01 13:15:26    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:15:26    346s] clean pInstBBox. size 0
[08/01 13:15:27    346s] All LLGs are deleted
[08/01 13:15:27    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:27    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:15:27    346s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3495.6M, EPOCH TIME: 1754079327.004820
[08/01 13:15:27    346s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3495.6M, EPOCH TIME: 1754079327.004876
[08/01 13:15:27    346s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:15:27    346s] 
[08/01 13:15:27    346s] =============================================================================================
[08/01 13:15:27    346s]  Final TAT Report : opt_design #6                                               21.18-s099_1
[08/01 13:15:27    346s] =============================================================================================
[08/01 13:15:27    346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:15:27    346s] ---------------------------------------------------------------------------------------------
[08/01 13:15:27    346s] [ InitOpt                ]      1   0:00:07.1  (  33.0 % )     0:00:07.2 /  0:00:07.2    1.0
[08/01 13:15:27    346s] [ HoldOpt                ]      1   0:00:00.6  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:15:27    346s] [ ViewPruning            ]     12   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:15:27    346s] [ BuildHoldData          ]      1   0:00:00.9  (   4.1 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 13:15:27    346s] [ OptSummaryReport       ]      6   0:00:00.8  (   3.9 % )     0:00:05.2 /  0:00:04.0    0.8
[08/01 13:15:27    346s] [ DrvReport              ]      5   0:00:01.4  (   6.7 % )     0:00:01.4 /  0:00:00.3    0.2
[08/01 13:15:27    346s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:15:27    346s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:27    346s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:27    346s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:27    346s] [ ExtractRC              ]      1   0:00:01.1  (   5.1 % )     0:00:01.1 /  0:00:00.8    0.7
[08/01 13:15:27    346s] [ TimingUpdate           ]     19   0:00:01.9  (   8.7 % )     0:00:08.2 /  0:00:08.2    1.0
[08/01 13:15:27    346s] [ FullDelayCalc          ]      7   0:00:05.9  (  27.5 % )     0:00:05.9 /  0:00:05.9    1.0
[08/01 13:15:27    346s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:15:27    346s] [ GenerateReports        ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:15:27    346s] [ PropagateActivity      ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:15:27    346s] [ MISC                   ]          0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.5    1.0
[08/01 13:15:27    346s] ---------------------------------------------------------------------------------------------
[08/01 13:15:27    346s]  opt_design #6 TOTAL                0:00:21.6  ( 100.0 % )     0:00:21.6 /  0:00:20.1    0.9
[08/01 13:15:27    346s] ---------------------------------------------------------------------------------------------
[08/01 13:15:27    346s] 
[08/01 13:15:27    346s] 
[08/01 13:15:27    346s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:15:27    346s] 
[08/01 13:15:27    346s] TimeStamp Deleting Cell Server End ...

@innovus 345> time_design -post_route -hold 
*** time_design #8 [begin] : totSession cpu/real = 0:05:56.8/0:36:50.4 (0.2), mem = 3495.6M
[08/01 13:22:04    356s]  Reset EOS DB
[08/01 13:22:04    356s] Ignoring AAE DB Resetting ...
[08/01 13:22:04    356s] Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:22:04    356s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:22:04    356s] RC Extraction called in multi-corner(1) mode.
[08/01 13:22:04    356s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:22:04    356s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:22:04    356s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:22:04    356s] * Layer Id             : 1 - M1
[08/01 13:22:04    356s]       Thickness        : 0.13
[08/01 13:22:04    356s]       Min Width        : 0.07
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 2 - M2
[08/01 13:22:04    356s]       Thickness        : 0.14
[08/01 13:22:04    356s]       Min Width        : 0.07
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 3 - M3
[08/01 13:22:04    356s]       Thickness        : 0.14
[08/01 13:22:04    356s]       Min Width        : 0.07
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 4 - M4
[08/01 13:22:04    356s]       Thickness        : 0.28
[08/01 13:22:04    356s]       Min Width        : 0.14
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 5 - M5
[08/01 13:22:04    356s]       Thickness        : 0.28
[08/01 13:22:04    356s]       Min Width        : 0.14
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 6 - M6
[08/01 13:22:04    356s]       Thickness        : 0.28
[08/01 13:22:04    356s]       Min Width        : 0.14
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 7 - M7
[08/01 13:22:04    356s]       Thickness        : 0.8
[08/01 13:22:04    356s]       Min Width        : 0.4
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 8 - M8
[08/01 13:22:04    356s]       Thickness        : 0.8
[08/01 13:22:04    356s]       Min Width        : 0.4
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 9 - M9
[08/01 13:22:04    356s]       Thickness        : 2
[08/01 13:22:04    356s]       Min Width        : 0.8
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] * Layer Id             : 10 - M10
[08/01 13:22:04    356s]       Thickness        : 2
[08/01 13:22:04    356s]       Min Width        : 0.8
[08/01 13:22:04    356s]       Layer Dielectric : 4.1
[08/01 13:22:04    356s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:22:04    356s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:22:04    356s]       RC Corner Indexes            0   
[08/01 13:22:04    356s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:22:04    356s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:22:04    356s] Resistance Scaling Factor    : 1.00000 
[08/01 13:22:04    356s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:22:04    356s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:22:04    356s] Shrink Factor                : 1.00000
[08/01 13:22:04    356s] 
[08/01 13:22:04    356s] Trim Metal Layers:
[08/01 13:22:04    356s] LayerId::1 widthSet size::1
[08/01 13:22:04    356s] LayerId::2 widthSet size::1
[08/01 13:22:04    356s] LayerId::3 widthSet size::1
[08/01 13:22:04    356s] LayerId::4 widthSet size::1
[08/01 13:22:04    356s] LayerId::5 widthSet size::1
[08/01 13:22:04    356s] LayerId::6 widthSet size::1
[08/01 13:22:04    356s] LayerId::7 widthSet size::1
[08/01 13:22:04    356s] LayerId::8 widthSet size::1
[08/01 13:22:04    356s] LayerId::9 widthSet size::1
[08/01 13:22:04    356s] LayerId::10 widthSet size::1
[08/01 13:22:04    356s] eee: pegSigSF::1.070000
[08/01 13:22:04    356s] Initializing multi-corner resistance tables ...
[08/01 13:22:04    356s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:22:04    356s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:22:04    356s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:22:04    356s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:22:04    356s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:22:04    356s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:22:04    356s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:22:04    356s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:22:04    356s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:22:04    356s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:22:04    356s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:22:04    356s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3495.6M)
[08/01 13:22:04    356s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:22:04    356s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3543.6M)
[08/01 13:22:04    356s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3543.6M)
[08/01 13:22:04    356s] Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3543.6M)
[08/01 13:22:04    356s] Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3543.6M)
[08/01 13:22:04    356s] Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3543.6M)
[08/01 13:22:04    357s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3543.6M)
[08/01 13:22:04    357s] Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3543.6M)
[08/01 13:22:04    357s] Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3543.6M)
[08/01 13:22:04    357s] Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3543.6M)
[08/01 13:22:04    357s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3543.6M)
[08/01 13:22:04    357s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3511.641M)
[08/01 13:22:04    357s] Number of Extracted Resistors     : 99016
[08/01 13:22:04    357s] Number of Extracted Ground Cap.   : 105880
[08/01 13:22:04    357s] Number of Extracted Coupling Cap. : 171484
[08/01 13:22:04    357s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:22:04    357s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3511.6M)
[08/01 13:22:04    357s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:22:04    357s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3511.641M)
[08/01 13:22:04    357s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3511.641M)
[08/01 13:22:04    357s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3511.641M)
[08/01 13:22:04    357s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:22:05    357s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3511.641M)
[08/01 13:22:05    357s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=3511.641M)
[08/01 13:22:05    357s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3511.641M)
[08/01 13:22:05    357s] Effort level <high> specified for reg2reg path_group
[08/01 13:22:05    357s] All LLGs are deleted
[08/01 13:22:05    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:05    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:05    357s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3408.4M, EPOCH TIME: 1754079725.476476
[08/01 13:22:05    357s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3408.4M, EPOCH TIME: 1754079725.476538
[08/01 13:22:05    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3408.4M, EPOCH TIME: 1754079725.477538
[08/01 13:22:05    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:05    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:05    357s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3408.4M, EPOCH TIME: 1754079725.477713
[08/01 13:22:05    357s] Max number of tech site patterns supported in site array is 256.
[08/01 13:22:05    357s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:22:05    357s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3408.4M, EPOCH TIME: 1754079725.480023
[08/01 13:22:05    357s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:22:05    357s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:22:05    357s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3408.4M, EPOCH TIME: 1754079725.481282
[08/01 13:22:05    357s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:22:05    357s] SiteArray: use 319,488 bytes
[08/01 13:22:05    357s] SiteArray: current memory after site array memory allocation 3408.4M
[08/01 13:22:05    357s] SiteArray: FP blocked sites are writable
[08/01 13:22:05    357s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3408.4M, EPOCH TIME: 1754079725.482164
[08/01 13:22:05    357s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3408.4M, EPOCH TIME: 1754079725.485517
[08/01 13:22:05    357s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:22:05    357s] Atter site array init, number of instance map data is 0.
[08/01 13:22:05    357s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3408.4M, EPOCH TIME: 1754079725.486041
[08/01 13:22:05    357s] 
[08/01 13:22:05    357s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:22:05    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3408.4M, EPOCH TIME: 1754079725.486776
[08/01 13:22:05    357s] All LLGs are deleted
[08/01 13:22:05    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:22:05    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:05    357s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3408.4M, EPOCH TIME: 1754079725.488185
[08/01 13:22:05    357s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3408.4M, EPOCH TIME: 1754079725.488220
[08/01 13:22:05    357s] OPTC: user 20.0
[08/01 13:22:05    357s] Starting delay calculation for Hold views
[08/01 13:22:05    357s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:22:05    357s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:22:05    357s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:22:05    357s] #################################################################################
[08/01 13:22:05    357s] # Design Stage: PostRoute
[08/01 13:22:05    357s] # Design Name: top
[08/01 13:22:05    357s] # Design Mode: 45nm
[08/01 13:22:05    357s] # Analysis Mode: MMMC OCV 
[08/01 13:22:05    357s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:22:05    357s] # Signoff Settings: SI On 
[08/01 13:22:05    357s] #################################################################################
[08/01 13:22:05    357s] Setting infinite Tws ...
[08/01 13:22:05    357s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:22:05    357s] First Iteration Infinite Tw... 
[08/01 13:22:05    357s] Calculate late delays in OCV mode...
[08/01 13:22:05    357s] Calculate early delays in OCV mode...
[08/01 13:22:05    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 3406.4M, InitMEM = 3406.4M)
[08/01 13:22:05    357s] Start delay calculation (fullDC) (1 T). (MEM=3406.45)
[08/01 13:22:05    357s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:22:05    357s] 
[08/01 13:22:05    357s] Trim Metal Layers:
[08/01 13:22:05    357s] LayerId::1 widthSet size::1
[08/01 13:22:05    357s] LayerId::2 widthSet size::1
[08/01 13:22:05    357s] LayerId::3 widthSet size::1
[08/01 13:22:05    357s] LayerId::4 widthSet size::1
[08/01 13:22:05    357s] LayerId::5 widthSet size::1
[08/01 13:22:05    357s] LayerId::6 widthSet size::1
[08/01 13:22:05    357s] LayerId::7 widthSet size::1
[08/01 13:22:05    357s] LayerId::8 widthSet size::1
[08/01 13:22:05    357s] LayerId::9 widthSet size::1
[08/01 13:22:05    357s] LayerId::10 widthSet size::1
[08/01 13:22:05    357s] eee: pegSigSF::1.070000
[08/01 13:22:05    357s] Initializing multi-corner resistance tables ...
[08/01 13:22:05    357s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:22:05    357s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:22:05    357s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:22:05    357s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:22:05    357s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:22:05    357s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:22:05    357s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:22:05    357s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:22:05    357s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:22:05    357s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:22:05    357s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:22:05    357s] End AAE Lib Interpolated Model. (MEM=3418.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:05    357s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3418.055M)
[08/01 13:22:05    357s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3418.1M)
[08/01 13:22:07    359s] Total number of fetched objects 7477
[08/01 13:22:07    359s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:22:07    359s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:22:07    359s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:07    359s] End delay calculation. (MEM=3424.21 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:22:07    359s] End delay calculation (fullDC). (MEM=3424.21 CPU=0:00:01.7 REAL=0:00:02.0)
[08/01 13:22:07    359s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3424.2M) ***
[08/01 13:22:07    359s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3424.2M)
[08/01 13:22:07    359s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:22:07    359s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3424.2M)
[08/01 13:22:07    359s] Starting SI iteration 2
[08/01 13:22:07    359s] Calculate late delays in OCV mode...
[08/01 13:22:07    359s] Calculate early delays in OCV mode...
[08/01 13:22:07    359s] Start delay calculation (fullDC) (1 T). (MEM=3352.33)
[08/01 13:22:07    359s] End AAE Lib Interpolated Model. (MEM=3352.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:07    360s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:22:07    360s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:22:07    360s] Total number of fetched objects 7477
[08/01 13:22:07    360s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:22:07    360s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:22:07    360s] End delay calculation. (MEM=3395.01 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:22:07    360s] End delay calculation (fullDC). (MEM=3395.01 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:22:07    360s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3395.0M) ***
[08/01 13:22:08    360s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:06:00 mem=3395.0M)
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] ------------------------------------------------------------------
[08/01 13:22:08    360s]          time_design Summary
[08/01 13:22:08    360s] ------------------------------------------------------------------
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] Hold views included:
[08/01 13:22:08    360s]  nangate_view_hold 
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] +--------------------+---------+---------+---------+
[08/01 13:22:08    360s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:22:08    360s] +--------------------+---------+---------+---------+
[08/01 13:22:08    360s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:22:08    360s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:22:08    360s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:22:08    360s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:22:08    360s] +--------------------+---------+---------+---------+
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:22:08    360s] All LLGs are deleted
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.154353
[08/01 13:22:08    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3355.0M, EPOCH TIME: 1754079728.154410
[08/01 13:22:08    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.155447
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3355.0M, EPOCH TIME: 1754079728.155625
[08/01 13:22:08    360s] Max number of tech site patterns supported in site array is 256.
[08/01 13:22:08    360s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:22:08    360s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3355.0M, EPOCH TIME: 1754079728.157959
[08/01 13:22:08    360s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:22:08    360s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:22:08    360s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3355.0M, EPOCH TIME: 1754079728.159277
[08/01 13:22:08    360s] Fast DP-INIT is on for default
[08/01 13:22:08    360s] Atter site array init, number of instance map data is 0.
[08/01 13:22:08    360s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:3355.0M, EPOCH TIME: 1754079728.160320
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:22:08    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:3355.0M, EPOCH TIME: 1754079728.161049
[08/01 13:22:08    360s] All LLGs are deleted
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.162523
[08/01 13:22:08    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3355.0M, EPOCH TIME: 1754079728.162558
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] Density: 79.970%
[08/01 13:22:08    360s] ------------------------------------------------------------------
[08/01 13:22:08    360s] All LLGs are deleted
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.164958
[08/01 13:22:08    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3355.0M, EPOCH TIME: 1754079728.165002
[08/01 13:22:08    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.166075
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3355.0M, EPOCH TIME: 1754079728.166224
[08/01 13:22:08    360s] Max number of tech site patterns supported in site array is 256.
[08/01 13:22:08    360s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:22:08    360s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3355.0M, EPOCH TIME: 1754079728.168343
[08/01 13:22:08    360s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:22:08    360s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:22:08    360s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3355.0M, EPOCH TIME: 1754079728.169313
[08/01 13:22:08    360s] Fast DP-INIT is on for default
[08/01 13:22:08    360s] Atter site array init, number of instance map data is 0.
[08/01 13:22:08    360s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:3355.0M, EPOCH TIME: 1754079728.170184
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:22:08    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:3355.0M, EPOCH TIME: 1754079728.170799
[08/01 13:22:08    360s] All LLGs are deleted
[08/01 13:22:08    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:22:08    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:22:08    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3355.0M, EPOCH TIME: 1754079728.172029
[08/01 13:22:08    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3355.0M, EPOCH TIME: 1754079728.172060
[08/01 13:22:08    360s] Reported timing to dir ./timingReports
[08/01 13:22:08    360s] Total CPU time: 3.67 sec
[08/01 13:22:08    360s] Total Real time: 4.0 sec
[08/01 13:22:08    360s] Total Memory Usage: 3324.304688 Mbytes
[08/01 13:22:08    360s] Reset AAE Options
[08/01 13:22:08    360s] *** time_design #8 [finish] : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:06:00.5/0:36:54.4 (0.2), mem = 3324.3M
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] =============================================================================================
[08/01 13:22:08    360s]  Final TAT Report : time_design #8                                              21.18-s099_1
[08/01 13:22:08    360s] =============================================================================================
[08/01 13:22:08    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:22:08    360s] ---------------------------------------------------------------------------------------------
[08/01 13:22:08    360s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:22:08    360s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.7 /  0:00:02.7    1.0
[08/01 13:22:08    360s] [ ExtractRC              ]      1   0:00:01.1  (  27.7 % )     0:00:01.1 /  0:00:00.8    0.7
[08/01 13:22:08    360s] [ TimingUpdate           ]      1   0:00:00.5  (  11.5 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 13:22:08    360s] [ FullDelayCalc          ]      2   0:00:02.1  (  52.7 % )     0:00:02.1 /  0:00:02.1    1.0
[08/01 13:22:08    360s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 13:22:08    360s] [ GenerateReports        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 13:22:08    360s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 13:22:08    360s] ---------------------------------------------------------------------------------------------
[08/01 13:22:08    360s]  time_design #8 TOTAL               0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.7    0.9
[08/01 13:22:08    360s] ---------------------------------------------------------------------------------------------
[08/01 13:22:08    360s] 
[08/01 13:22:08    360s] 0
[08/01 13:22:08    360s] @innovus 346> report_timing -output_format gtd -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.btarpt
[08/01 13:22:21    360s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:22:21    360s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:22:21    360s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:22:21    361s] #################################################################################
[08/01 13:22:21    361s] # Design Stage: PostRoute
[08/01 13:22:21    361s] # Design Name: top
[08/01 13:22:21    361s] # Design Mode: 45nm
[08/01 13:22:21    361s] # Analysis Mode: MMMC OCV 
[08/01 13:22:21    361s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:22:21    361s] # Signoff Settings: SI On 
[08/01 13:22:21    361s] #################################################################################
[08/01 13:22:21    361s] Setting infinite Tws ...
[08/01 13:22:21    361s] First Iteration Infinite Tw... 
[08/01 13:22:21    361s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:22:21    361s] Calculate late delays in OCV mode...
[08/01 13:22:21    361s] Calculate early delays in OCV mode...
[08/01 13:22:21    361s] Topological Sorting (REAL = 0:00:00.0, MEM = 3331.8M, InitMEM = 3331.8M)
[08/01 13:22:21    361s] Start delay calculation (fullDC) (1 T). (MEM=3331.84)
[08/01 13:22:21    361s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:22:21    361s] End AAE Lib Interpolated Model. (MEM=3343.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:23    362s] Total number of fetched objects 7477
[08/01 13:22:23    362s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:22:23    362s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:22:23    362s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:23    362s] End delay calculation. (MEM=3391.14 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:22:23    362s] End delay calculation (fullDC). (MEM=3391.14 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:22:23    362s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3391.1M) ***
[08/01 13:22:23    362s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3391.1M)
[08/01 13:22:23    362s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:22:23    362s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3391.1M)
[08/01 13:22:23    362s] Starting SI iteration 2
[08/01 13:22:23    362s] Calculate late delays in OCV mode...
[08/01 13:22:23    362s] Calculate early delays in OCV mode...
[08/01 13:22:23    362s] Start delay calculation (fullDC) (1 T). (MEM=3354.26)
[08/01 13:22:23    362s] End AAE Lib Interpolated Model. (MEM=3354.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:22:23    363s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:22:23    363s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:22:23    363s] Total number of fetched objects 7477
[08/01 13:22:23    363s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:22:23    363s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:22:23    363s] End delay calculation. (MEM=3396.94 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:22:23    363s] End delay calculation (fullDC). (MEM=3396.94 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:22:23    363s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3396.9M) ***
[08/01 13:22:24    363s] @innovus 347> read_timing_debug_report -name default_report top.btarpt -max_path_num 10000 -update_category 0
[08/01 13:22:24    363s] Parsing file top.btarpt...
[08/01 13:22:24    363s] @innovus 348> @innovus 348> [08/01 13:22:44    369s] 
[08/01 13:22:44    369s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:22:44    369s] Summary for sequential cells identification: 
[08/01 13:22:44    369s]   Identified SBFF number: 16
[08/01 13:22:44    369s]   Identified MBFF number: 0
[08/01 13:22:44    369s]   Identified SB Latch number: 0
[08/01 13:22:44    369s]   Identified MB Latch number: 0
[08/01 13:22:44    369s]   Not identified SBFF number: 0
[08/01 13:22:44    369s]   Not identified MBFF number: 0
[08/01 13:22:44    369s]   Not identified SB Latch number: 0
[08/01 13:22:44    369s]   Not identified MB Latch number: 0
[08/01 13:22:44    369s]   Number of sequential cells which are not FFs: 13
[08/01 13:22:44    369s]  Visiting view : nangate_view_setup
[08/01 13:22:44    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:22:44    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:22:44    369s]  Visiting view : nangate_view_hold
[08/01 13:22:44    369s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:22:44    369s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:22:44    369s] TLC MultiMap info (StdDelay):
[08/01 13:22:44    369s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:22:44    369s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:22:44    369s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:22:44    369s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:22:44    369s]  Setting StdDelay to: 8.5ps
[08/01 13:22:44    369s] 
[08/01 13:22:44    369s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2518.1M, totSessionCpu=0:06:19 **
[08/01 13:27:58    378s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 13:27:58    378s] *** opt_design #7 [begin] : totSession cpu/real = 0:06:18.6/0:42:45.1 (0.1), mem = 3368.9M
[08/01 13:27:58    378s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:27:58    378s] GigaOpt running with 1 threads.
[08/01 13:27:58    378s] *** InitOpt #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:18.6/0:42:45.1 (0.1), mem = 3368.9M
[08/01 13:27:58    378s] **INFO: User settings:
[08/01 13:28:05    384s] delaycal_enable_high_fanout                                                                true
[08/01 13:28:05    384s] delaycal_enable_si                                                                         true
[08/01 13:28:05    384s] delaycal_ignore_net_load                                                                   false
[08/01 13:28:05    384s] delaycal_socv_accuracy_mode                                                                low
[08/01 13:28:05    384s] setAnalysisMode -cts                                                                       postCTS
[08/01 13:28:05    384s] setAnalysisMode -skew                                                                      true
[08/01 13:28:05    384s] setDelayCalMode -engine                                                                    aae
[08/01 13:28:05    384s] design_flow_effort                                                                         extreme
[08/01 13:28:05    384s] design_power_effort                                                                        high
[08/01 13:28:05    384s] design_process_node                                                                        45
[08/01 13:28:05    384s] extract_rc_cap_table_basic                                                                 true
[08/01 13:28:05    384s] extract_rc_cap_table_extended                                                              false
[08/01 13:28:05    384s] extract_rc_coupled                                                                         true
[08/01 13:28:05    384s] extract_rc_coupling_cap_threshold                                                          0.1
[08/01 13:28:05    384s] extract_rc_engine                                                                          post_route
[08/01 13:28:05    384s] extract_rc_net_count_in_memory                                                             100000
[08/01 13:28:05    384s] extract_rc_post_route_no_clean_rcdb                                                        true
[08/01 13:28:05    384s] extract_rc_relative_cap_threshold                                                          1.0
[08/01 13:28:05    384s] extract_rc_total_cap_threshold                                                             0.0
[08/01 13:28:05    384s] opt_all_end_points                                                                         true
[08/01 13:28:05    384s] opt_area_recovery                                                                          true
[08/01 13:28:05    384s] opt_delete_insts                                                                           true
[08/01 13:28:05    384s] opt_drv_fix_max_cap                                                                        true
[08/01 13:28:05    384s] opt_drv_fix_max_tran                                                                       true
[08/01 13:28:05    384s] opt_drv_margin                                                                             0.0
[08/01 13:28:05    384s] opt_exp_buffer_tat_enhancement                                                             true
[08/01 13:28:05    384s] opt_exp_flow_effort_extreme                                                                true
[08/01 13:28:05    384s] opt_exp_global_sizing_tat_fix                                                              true
[08/01 13:28:05    384s] opt_exp_pre_cts_new_extreme_flow                                                           true
[08/01 13:28:05    384s] opt_exp_pre_cts_new_standard_flow                                                          true
[08/01 13:28:05    384s] opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
[08/01 13:28:05    384s] opt_exp_view_pruning_timer_mode                                                            low
[08/01 13:28:05    384s] opt_fix_drv                                                                                true
[08/01 13:28:05    384s] opt_fix_fanout_load                                                                        true
[08/01 13:28:05    384s] opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
[08/01 13:28:05    384s] opt_hier_trial_route_honor_read_only                                                       false
[08/01 13:28:05    384s] opt_post_route_enable_si_attacker_sizing                                                   false
[08/01 13:28:05    384s] opt_power_effort                                                                           high
[08/01 13:28:05    384s] opt_preserve_all_sequential                                                                false
[08/01 13:28:05    384s] opt_reclaim_area_restructuring_effort                                                      high
[08/01 13:28:05    384s] opt_resize_flip_flops                                                                      true
[08/01 13:28:05    384s] opt_setup_target_slack                                                                     0.0
[08/01 13:28:05    384s] opt_useful_skew_eco_route                                                                  false
[08/01 13:28:05    384s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[08/01 13:28:05    384s] opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
[08/01 13:28:05    384s] opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
[08/01 13:28:05    384s] opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
[08/01 13:28:05    384s] opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
[08/01 13:28:05    384s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
[08/01 13:28:05    384s] setHierMode -disableArt                                                                    false
[08/01 13:28:05    384s] setHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:28:05    384s] setOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:28:05    384s] route_design_bottom_routing_layer                                                          1
[08/01 13:28:05    384s] route_design_detail_antenna_factor                                                         1.0
[08/01 13:28:05    384s] route_design_detail_end_iteration                                                          1
[08/01 13:28:05    384s] route_design_detail_post_route_spread_wire                                                 auto
[08/01 13:28:05    384s] route_design_detail_use_multi_cut_via_effort                                               medium
[08/01 13:28:05    384s] route_design_extract_third_party_compatible                                                false
[08/01 13:28:05    384s] route_design_global_exp_timing_driven_std_delay                                            8.5
[08/01 13:28:05    384s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[08/01 13:28:05    384s] route_design_selected_net_only                                                             false
[08/01 13:28:05    384s] route_design_top_routing_layer                                                             10
[08/01 13:28:05    384s] route_design_with_eco                                                                      true
[08/01 13:28:05    384s] route_design_with_si_driven                                                                true
[08/01 13:28:05    384s] route_design_with_si_post_route_fix                                                        false
[08/01 13:28:05    384s] route_design_with_timing_driven                                                            true
[08/01 13:28:05    384s] setNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:28:05    384s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:28:05    384s] getAnalysisMode -skew                                                                      true
[08/01 13:28:05    384s] getDelayCalMode -engine                                                                    aae
[08/01 13:28:05    384s] getHierMode -disableArt                                                                    false
[08/01 13:28:05    384s] getHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:28:05    384s] getOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:28:05    384s] get_power_analysis_mode -report_power_quiet                                                true
[08/01 13:28:05    384s] getNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:28:05    384s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:28:05    384s] getAnalysisMode -skew                                                                      true
[08/01 13:28:05    384s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/01 13:28:05    384s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 13:28:05    384s] RODC: v2.7e
[08/01 13:28:05    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:3368.9M, EPOCH TIME: 1754080085.180752
[08/01 13:28:05    384s] Processing tracks to init pin-track alignment.
[08/01 13:28:05    384s] z: 2, totalTracks: 1
[08/01 13:28:05    384s] z: 4, totalTracks: 1
[08/01 13:28:05    384s] z: 6, totalTracks: 1
[08/01 13:28:05    384s] z: 8, totalTracks: 1
[08/01 13:28:05    384s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:28:05    384s] All LLGs are deleted
[08/01 13:28:05    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3368.9M, EPOCH TIME: 1754080085.182600
[08/01 13:28:05    384s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3368.9M, EPOCH TIME: 1754080085.182656
[08/01 13:28:05    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3368.9M, EPOCH TIME: 1754080085.183581
[08/01 13:28:05    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3368.9M, EPOCH TIME: 1754080085.183865
[08/01 13:28:05    384s] Max number of tech site patterns supported in site array is 256.
[08/01 13:28:05    384s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:28:05    384s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3368.9M, EPOCH TIME: 1754080085.185816
[08/01 13:28:05    384s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 13:28:05    384s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 13:28:05    384s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3368.9M, EPOCH TIME: 1754080085.187050
[08/01 13:28:05    384s] Fast DP-INIT is on for default
[08/01 13:28:05    384s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:28:05    384s] Atter site array init, number of instance map data is 0.
[08/01 13:28:05    384s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:3368.9M, EPOCH TIME: 1754080085.188055
[08/01 13:28:05    384s] 
[08/01 13:28:05    384s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:05    384s] OPERPROF:     Starting CMU at level 3, MEM:3368.9M, EPOCH TIME: 1754080085.188641
[08/01 13:28:05    384s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3368.9M, EPOCH TIME: 1754080085.189165
[08/01 13:28:05    384s] 
[08/01 13:28:05    384s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:28:05    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:3368.9M, EPOCH TIME: 1754080085.189500
[08/01 13:28:05    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3368.9M, EPOCH TIME: 1754080085.189517
[08/01 13:28:05    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3384.9M, EPOCH TIME: 1754080085.190050
[08/01 13:28:05    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3384.9MB).
[08/01 13:28:05    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3384.9M, EPOCH TIME: 1754080085.191184
[08/01 13:28:05    384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3384.9M, EPOCH TIME: 1754080085.191222
[08/01 13:28:05    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:05    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:3384.9M, EPOCH TIME: 1754080085.209054
[08/01 13:28:05    384s] 
[08/01 13:28:05    384s] Creating Lib Analyzer ...
[08/01 13:28:05    384s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:28:05    384s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:28:05    384s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:28:05    384s] 
[08/01 13:28:05    384s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:28:05    385s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:25 mem=3391.0M
[08/01 13:28:05    385s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:25 mem=3391.0M
[08/01 13:28:05    385s] Creating Lib Analyzer, finished. 
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:28:05    385s] Type 'man IMPOPT-665' for more detail.
[08/01 13:28:05    385s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 13:28:05    385s] To increase the message display limit, refer to the product command reference manual.
[08/01 13:28:05    385s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[08/01 13:28:05    385s] Skipping power interface initialization as leakage power view is not an active view
[08/01 13:28:05    385s] **opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2566.0M, totSessionCpu=0:06:25 **
[08/01 13:28:05    385s] Existing Dirty Nets : 0
[08/01 13:28:05    385s] New Signature Flow (optDesignCheckOptions) ....
[08/01 13:28:05    385s] #Taking db snapshot
[08/01 13:28:05    385s] #Taking db snapshot ... done
[08/01 13:28:05    385s] OPERPROF: Starting checkPlace at level 1, MEM:3429.6M, EPOCH TIME: 1754080085.423549
[08/01 13:28:05    385s] Processing tracks to init pin-track alignment.
[08/01 13:28:05    385s] z: 2, totalTracks: 1
[08/01 13:28:05    385s] z: 4, totalTracks: 1
[08/01 13:28:05    385s] z: 6, totalTracks: 1
[08/01 13:28:05    385s] z: 8, totalTracks: 1
[08/01 13:28:05    385s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:28:05    385s] All LLGs are deleted
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3429.6M, EPOCH TIME: 1754080085.425271
[08/01 13:28:05    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3429.6M, EPOCH TIME: 1754080085.425318
[08/01 13:28:05    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3429.6M, EPOCH TIME: 1754080085.425340
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3429.6M, EPOCH TIME: 1754080085.425520
[08/01 13:28:05    385s] Max number of tech site patterns supported in site array is 256.
[08/01 13:28:05    385s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:28:05    385s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3429.6M, EPOCH TIME: 1754080085.427291
[08/01 13:28:05    385s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:28:05    385s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:28:05    385s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3429.6M, EPOCH TIME: 1754080085.428366
[08/01 13:28:05    385s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:28:05    385s] SiteArray: use 319,488 bytes
[08/01 13:28:05    385s] SiteArray: current memory after site array memory allocation 3429.6M
[08/01 13:28:05    385s] SiteArray: FP blocked sites are writable
[08/01 13:28:05    385s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:28:05    385s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3429.6M, EPOCH TIME: 1754080085.429121
[08/01 13:28:05    385s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3429.6M, EPOCH TIME: 1754080085.432009
[08/01 13:28:05    385s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:28:05    385s] Atter site array init, number of instance map data is 0.
[08/01 13:28:05    385s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:3429.6M, EPOCH TIME: 1754080085.432390
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:05    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3429.6M, EPOCH TIME: 1754080085.433087
[08/01 13:28:05    385s] Begin checking placement ... (start mem=3429.6M, init mem=3429.6M)
[08/01 13:28:05    385s] Begin checking exclusive groups violation ...
[08/01 13:28:05    385s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 13:28:05    385s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] Running CheckPlace using 1 thread in normal mode...
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] ...checkPlace normal is done!
[08/01 13:28:05    385s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3429.6M, EPOCH TIME: 1754080085.471563
[08/01 13:28:05    385s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3429.6M, EPOCH TIME: 1754080085.473663
[08/01 13:28:05    385s] *info: Placed = 6213           (Fixed = 7)
[08/01 13:28:05    385s] *info: Unplaced = 0           
[08/01 13:28:05    385s] Placement Density:79.97%(10876/13600)
[08/01 13:28:05    385s] Placement Density (including fixed std cells):79.97%(10876/13600)
[08/01 13:28:05    385s] All LLGs are deleted
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3429.6M, EPOCH TIME: 1754080085.474940
[08/01 13:28:05    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3429.6M, EPOCH TIME: 1754080085.474979
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3429.6M)
[08/01 13:28:05    385s] OPERPROF: Finished checkPlace at level 1, CPU:0.052, REAL:0.052, MEM:3429.6M, EPOCH TIME: 1754080085.475241
[08/01 13:28:05    385s]  Initial DC engine is -> aae
[08/01 13:28:05    385s]  
[08/01 13:28:05    385s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:28:05    385s]  
[08/01 13:28:05    385s]  
[08/01 13:28:05    385s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:28:05    385s]  
[08/01 13:28:05    385s] Reset EOS DB
[08/01 13:28:05    385s] Ignoring AAE DB Resetting ...
[08/01 13:28:05    385s]  Set Options for AAE Based Opt flow 
[08/01 13:28:05    385s] *** opt_design -post_route ***
[08/01 13:28:05    385s] DRC Margin: user margin 0.0; extra margin 0
[08/01 13:28:05    385s] Setup Target Slack: user slack 0
[08/01 13:28:05    385s] Hold Target Slack: user slack 0
[08/01 13:28:05    385s] All LLGs are deleted
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3429.6M, EPOCH TIME: 1754080085.479254
[08/01 13:28:05    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3429.6M, EPOCH TIME: 1754080085.479307
[08/01 13:28:05    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3429.6M, EPOCH TIME: 1754080085.480229
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3429.6M, EPOCH TIME: 1754080085.480420
[08/01 13:28:05    385s] Max number of tech site patterns supported in site array is 256.
[08/01 13:28:05    385s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:28:05    385s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3429.6M, EPOCH TIME: 1754080085.482320
[08/01 13:28:05    385s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:28:05    385s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:28:05    385s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3429.6M, EPOCH TIME: 1754080085.483137
[08/01 13:28:05    385s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:28:05    385s] SiteArray: use 319,488 bytes
[08/01 13:28:05    385s] SiteArray: current memory after site array memory allocation 3429.6M
[08/01 13:28:05    385s] SiteArray: FP blocked sites are writable
[08/01 13:28:05    385s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3429.6M, EPOCH TIME: 1754080085.483998
[08/01 13:28:05    385s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3429.6M, EPOCH TIME: 1754080085.486832
[08/01 13:28:05    385s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:28:05    385s] Atter site array init, number of instance map data is 0.
[08/01 13:28:05    385s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3429.6M, EPOCH TIME: 1754080085.487301
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:05    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3429.6M, EPOCH TIME: 1754080085.488019
[08/01 13:28:05    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:05    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:05    385s] *** InitOpt #1 [finish] (opt_design #7) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:06:25.2/0:42:51.7 (0.1), mem = 3429.6M
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] =============================================================================================
[08/01 13:28:05    385s]  Step TAT Report : InitOpt #1 / opt_design #7                                   21.18-s099_1
[08/01 13:28:05    385s] =============================================================================================
[08/01 13:28:05    385s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:28:05    385s] ---------------------------------------------------------------------------------------------
[08/01 13:28:05    385s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:28:05    385s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:05    385s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:05    385s] [ CheckPlace             ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:05    385s] [ MISC                   ]          0:00:06.4  (  96.8 % )     0:00:06.4 /  0:00:06.3    1.0
[08/01 13:28:05    385s] ---------------------------------------------------------------------------------------------
[08/01 13:28:05    385s]  InitOpt #1 TOTAL                   0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:28:05    385s] ---------------------------------------------------------------------------------------------
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] ** INFO : this run is activating 'postRoute' automaton
[08/01 13:28:05    385s] **INFO: flowCheckPoint #28 InitialSummary
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] Power view               = nangate_view_setup
[08/01 13:28:05    385s] Number of VT partitions  = 0
[08/01 13:28:05    385s] Standard cells in design = 134
[08/01 13:28:05    385s] Instances in design      = 6213
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] Instance distribution across the VT partitions:
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] Reporting took 0 sec
[08/01 13:28:05    385s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3429.578M)
[08/01 13:28:05    385s] Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:28:05    385s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:28:05    385s] RC Extraction called in multi-corner(1) mode.
[08/01 13:28:05    385s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:28:05    385s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:28:05    385s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:28:05    385s] * Layer Id             : 1 - M1
[08/01 13:28:05    385s]       Thickness        : 0.13
[08/01 13:28:05    385s]       Min Width        : 0.07
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 2 - M2
[08/01 13:28:05    385s]       Thickness        : 0.14
[08/01 13:28:05    385s]       Min Width        : 0.07
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 3 - M3
[08/01 13:28:05    385s]       Thickness        : 0.14
[08/01 13:28:05    385s]       Min Width        : 0.07
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 4 - M4
[08/01 13:28:05    385s]       Thickness        : 0.28
[08/01 13:28:05    385s]       Min Width        : 0.14
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 5 - M5
[08/01 13:28:05    385s]       Thickness        : 0.28
[08/01 13:28:05    385s]       Min Width        : 0.14
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 6 - M6
[08/01 13:28:05    385s]       Thickness        : 0.28
[08/01 13:28:05    385s]       Min Width        : 0.14
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 7 - M7
[08/01 13:28:05    385s]       Thickness        : 0.8
[08/01 13:28:05    385s]       Min Width        : 0.4
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 8 - M8
[08/01 13:28:05    385s]       Thickness        : 0.8
[08/01 13:28:05    385s]       Min Width        : 0.4
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 9 - M9
[08/01 13:28:05    385s]       Thickness        : 2
[08/01 13:28:05    385s]       Min Width        : 0.8
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] * Layer Id             : 10 - M10
[08/01 13:28:05    385s]       Thickness        : 2
[08/01 13:28:05    385s]       Min Width        : 0.8
[08/01 13:28:05    385s]       Layer Dielectric : 4.1
[08/01 13:28:05    385s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:28:05    385s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:28:05    385s]       RC Corner Indexes            0   
[08/01 13:28:05    385s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:28:05    385s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:28:05    385s] Resistance Scaling Factor    : 1.00000 
[08/01 13:28:05    385s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:28:05    385s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:28:05    385s] Shrink Factor                : 1.00000
[08/01 13:28:05    385s] 
[08/01 13:28:05    385s] Trim Metal Layers:
[08/01 13:28:05    385s] LayerId::1 widthSet size::1
[08/01 13:28:05    385s] LayerId::2 widthSet size::1
[08/01 13:28:05    385s] LayerId::3 widthSet size::1
[08/01 13:28:05    385s] LayerId::4 widthSet size::1
[08/01 13:28:05    385s] LayerId::5 widthSet size::1
[08/01 13:28:05    385s] LayerId::6 widthSet size::1
[08/01 13:28:05    385s] LayerId::7 widthSet size::1
[08/01 13:28:05    385s] LayerId::8 widthSet size::1
[08/01 13:28:05    385s] LayerId::9 widthSet size::1
[08/01 13:28:05    385s] LayerId::10 widthSet size::1
[08/01 13:28:05    385s] eee: pegSigSF::1.070000
[08/01 13:28:05    385s] Initializing multi-corner resistance tables ...
[08/01 13:28:05    385s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:28:05    385s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:28:05    385s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:28:05    385s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:28:05    385s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:28:05    385s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:28:05    385s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:28:05    385s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:28:05    385s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:28:05    385s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:28:05    385s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:28:05    385s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3429.6M)
[08/01 13:28:05    385s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:28:05    385s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3493.6M)
[08/01 13:28:05    385s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3493.6M)
[08/01 13:28:06    385s] Number of Extracted Resistors     : 99016
[08/01 13:28:06    385s] Number of Extracted Ground Cap.   : 105880
[08/01 13:28:06    385s] Number of Extracted Coupling Cap. : 171484
[08/01 13:28:06    385s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3469.578M)
[08/01 13:28:06    385s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:28:06    385s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3469.6M)
[08/01 13:28:06    385s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:28:06    385s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3473.578M)
[08/01 13:28:06    385s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3473.578M)
[08/01 13:28:06    385s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3473.578M)
[08/01 13:28:06    385s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:28:06    385s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3473.578M)
[08/01 13:28:06    385s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3473.578M)
[08/01 13:28:06    385s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3473.578M)
[08/01 13:28:06    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3455.9M, EPOCH TIME: 1754080086.656771
[08/01 13:28:06    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    385s] 
[08/01 13:28:06    385s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:06    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3455.9M, EPOCH TIME: 1754080086.660327
[08/01 13:28:06    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:06    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    385s] **INFO: flowCheckPoint #29 OptimizationHold
[08/01 13:28:06    386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3455.9M, EPOCH TIME: 1754080086.666781
[08/01 13:28:06    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    386s] 
[08/01 13:28:06    386s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:06    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3455.9M, EPOCH TIME: 1754080086.670101
[08/01 13:28:06    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:06    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:06    386s] GigaOpt Hold Optimizer is used
[08/01 13:28:06    386s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:28:06    386s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:28:06    386s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[08/01 13:28:06    386s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:28:06    386s] optDesignOneStep: Power Flow
[08/01 13:28:06    386s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:28:06    386s] Deleting Lib Analyzer.
[08/01 13:28:06    386s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3455.852M)
[08/01 13:28:06    386s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3455.9M)
[08/01 13:28:06    386s] 
[08/01 13:28:06    386s] Trim Metal Layers:
[08/01 13:28:06    386s] LayerId::1 widthSet size::1
[08/01 13:28:06    386s] LayerId::2 widthSet size::1
[08/01 13:28:06    386s] LayerId::3 widthSet size::1
[08/01 13:28:06    386s] LayerId::4 widthSet size::1
[08/01 13:28:06    386s] LayerId::5 widthSet size::1
[08/01 13:28:06    386s] LayerId::6 widthSet size::1
[08/01 13:28:06    386s] LayerId::7 widthSet size::1
[08/01 13:28:06    386s] LayerId::8 widthSet size::1
[08/01 13:28:06    386s] LayerId::9 widthSet size::1
[08/01 13:28:06    386s] LayerId::10 widthSet size::1
[08/01 13:28:06    386s] eee: pegSigSF::1.070000
[08/01 13:28:06    386s] Initializing multi-corner resistance tables ...
[08/01 13:28:06    386s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:28:06    386s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:28:06    386s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:28:06    386s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:28:06    386s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:28:06    386s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:28:06    386s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:28:06    386s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:28:06    386s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:28:06    386s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:28:06    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:28:06    386s] End AAE Lib Interpolated Model. (MEM=3455.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:06    386s] 
[08/01 13:28:06    386s] Creating Lib Analyzer ...
[08/01 13:28:06    386s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:28:06    386s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:28:06    386s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:28:06    386s] 
[08/01 13:28:06    386s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:28:06    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=3455.9M
[08/01 13:28:06    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=3455.9M
[08/01 13:28:06    386s] Creating Lib Analyzer, finished. 
[08/01 13:28:06    386s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:26 mem=3455.9M ***
[08/01 13:28:06    386s] *** BuildHoldData #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:26.2/0:42:53.1 (0.2), mem = 3455.9M
[08/01 13:28:06    386s] Skipping power interface initialization as leakage power view is not an active view
[08/01 13:28:06    386s] Effort level <high> specified for reg2reg path_group
[08/01 13:28:07    386s] OPTC: user 20.0
[08/01 13:28:07    386s] 
[08/01 13:28:07    386s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:28:07    386s] Deleting Lib Analyzer.
[08/01 13:28:07    386s] 
[08/01 13:28:07    386s] TimeStamp Deleting Cell Server End ...
[08/01 13:28:07    386s] Starting delay calculation for Hold views
[08/01 13:28:07    386s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:28:07    386s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:28:07    386s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:28:07    386s] #################################################################################
[08/01 13:28:07    386s] # Design Stage: PostRoute
[08/01 13:28:07    386s] # Design Name: top
[08/01 13:28:07    386s] # Design Mode: 45nm
[08/01 13:28:07    386s] # Analysis Mode: MMMC OCV 
[08/01 13:28:07    386s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:28:07    386s] # Signoff Settings: SI On 
[08/01 13:28:07    386s] #################################################################################
[08/01 13:28:07    386s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:28:07    386s] Setting infinite Tws ...
[08/01 13:28:07    386s] First Iteration Infinite Tw... 
[08/01 13:28:07    386s] Calculate late delays in OCV mode...
[08/01 13:28:07    386s] Calculate early delays in OCV mode...
[08/01 13:28:07    386s] Topological Sorting (REAL = 0:00:00.0, MEM = 3453.9M, InitMEM = 3453.9M)
[08/01 13:28:07    386s] Start delay calculation (fullDC) (1 T). (MEM=3453.85)
[08/01 13:28:07    386s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:28:07    386s] End AAE Lib Interpolated Model. (MEM=3465.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:08    388s] Total number of fetched objects 7477
[08/01 13:28:08    388s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:08    388s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:28:08    388s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:08    388s] End delay calculation. (MEM=3481.16 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:28:08    388s] End delay calculation (fullDC). (MEM=3481.16 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:28:08    388s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3481.2M) ***
[08/01 13:28:08    388s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.2M)
[08/01 13:28:08    388s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:28:08    388s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.2M)
[08/01 13:28:08    388s] 
[08/01 13:28:08    388s] Executing IPO callback for view pruning ..
[08/01 13:28:09    388s] 
[08/01 13:28:09    388s] Active hold views:
[08/01 13:28:09    388s]  nangate_view_hold
[08/01 13:28:09    388s]   Dominating endpoints: 0
[08/01 13:28:09    388s]   Dominating TNS: -0.000
[08/01 13:28:09    388s] 
[08/01 13:28:09    388s] Starting SI iteration 2
[08/01 13:28:09    388s] Calculate late delays in OCV mode...
[08/01 13:28:09    388s] Calculate early delays in OCV mode...
[08/01 13:28:09    388s] Start delay calculation (fullDC) (1 T). (MEM=3455.27)
[08/01 13:28:09    388s] End AAE Lib Interpolated Model. (MEM=3455.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:09    388s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:28:09    388s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:28:09    388s] Total number of fetched objects 7477
[08/01 13:28:09    388s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:09    388s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:28:09    388s] End delay calculation. (MEM=3466.96 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:28:09    388s] End delay calculation (fullDC). (MEM=3466.96 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:28:09    388s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3467.0M) ***
[08/01 13:28:09    389s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:06:29 mem=3467.0M)
[08/01 13:28:09    389s] Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:06:29 mem=3467.0M ***
[08/01 13:28:09    389s] OPTC: user 20.0
[08/01 13:28:10    389s] Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:06:29 mem=3485.0M ***
[08/01 13:28:10    389s] Starting delay calculation for Setup views
[08/01 13:28:10    389s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:28:10    389s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:28:10    389s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:28:10    389s] #################################################################################
[08/01 13:28:10    389s] # Design Stage: PostRoute
[08/01 13:28:10    389s] # Design Name: top
[08/01 13:28:10    389s] # Design Mode: 45nm
[08/01 13:28:10    389s] # Analysis Mode: MMMC OCV 
[08/01 13:28:10    389s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:28:10    389s] # Signoff Settings: SI On 
[08/01 13:28:10    389s] #################################################################################
[08/01 13:28:10    389s] Setting infinite Tws ...
[08/01 13:28:10    389s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:28:10    389s] First Iteration Infinite Tw... 
[08/01 13:28:10    389s] Calculate early delays in OCV mode...
[08/01 13:28:10    389s] Calculate late delays in OCV mode...
[08/01 13:28:10    389s] Topological Sorting (REAL = 0:00:00.0, MEM = 3465.2M, InitMEM = 3465.2M)
[08/01 13:28:10    389s] Start delay calculation (fullDC) (1 T). (MEM=3465.23)
[08/01 13:28:10    389s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:28:10    389s] End AAE Lib Interpolated Model. (MEM=3476.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:12    391s] Total number of fetched objects 7477
[08/01 13:28:12    391s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:12    391s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:28:12    391s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:12    391s] End delay calculation. (MEM=3479.92 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:28:12    391s] End delay calculation (fullDC). (MEM=3479.92 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:28:12    391s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3479.9M) ***
[08/01 13:28:12    391s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3479.9M)
[08/01 13:28:12    391s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:28:12    391s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3479.9M)
[08/01 13:28:12    391s] 
[08/01 13:28:12    391s] Executing IPO callback for view pruning ..
[08/01 13:28:12    391s] Starting SI iteration 2
[08/01 13:28:12    391s] Calculate early delays in OCV mode...
[08/01 13:28:12    391s] Calculate late delays in OCV mode...
[08/01 13:28:12    391s] Start delay calculation (fullDC) (1 T). (MEM=3438.04)
[08/01 13:28:12    391s] End AAE Lib Interpolated Model. (MEM=3438.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:12    391s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3482.7M) ***
[08/01 13:28:12    391s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:28:12    391s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
[08/01 13:28:12    391s] Total number of fetched objects 7477
[08/01 13:28:12    391s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:12    391s] AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
[08/01 13:28:12    391s] End delay calculation. (MEM=3482.73 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:28:12    391s] End delay calculation (fullDC). (MEM=3482.73 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:28:12    391s] 
[08/01 13:28:12    391s] Creating Lib Analyzer ...
[08/01 13:28:12    391s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:28:12    391s] 
[08/01 13:28:12    391s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:28:12    391s] Summary for sequential cells identification: 
[08/01 13:28:12    391s]   Identified SBFF number: 16
[08/01 13:28:12    391s]   Identified MBFF number: 0
[08/01 13:28:12    391s]   Identified SB Latch number: 0
[08/01 13:28:12    391s]   Identified MB Latch number: 0
[08/01 13:28:12    391s]   Not identified SBFF number: 0
[08/01 13:28:12    391s]   Not identified MBFF number: 0
[08/01 13:28:12    391s]   Not identified SB Latch number: 0
[08/01 13:28:12    391s]   Not identified MB Latch number: 0
[08/01 13:28:12    391s]   Number of sequential cells which are not FFs: 13
[08/01 13:28:12    391s]  Visiting view : nangate_view_setup
[08/01 13:28:12    391s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:28:12    391s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:28:12    391s]  Visiting view : nangate_view_hold
[08/01 13:28:12    391s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:28:12    391s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:28:12    391s] TLC MultiMap info (StdDelay):
[08/01 13:28:12    391s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:28:12    391s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:28:12    391s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:28:12    391s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:28:12    391s]  Setting StdDelay to: 8.5ps
[08/01 13:28:12    391s] 
[08/01 13:28:12    391s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:28:12    391s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:28:12    391s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:28:12    391s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:28:12    391s] 
[08/01 13:28:12    391s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:28:12    392s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:32 mem=3498.7M
[08/01 13:28:12    392s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:32 mem=3498.7M
[08/01 13:28:12    392s] Creating Lib Analyzer, finished. 
[08/01 13:28:12    392s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:06:32 mem=3498.7M)
[08/01 13:28:12    392s] Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:06:32 mem=3498.7M ***
[08/01 13:28:12    392s] *info: category slack lower bound [L 0.0] default
[08/01 13:28:12    392s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:28:12    392s] --------------------------------------------------- 
[08/01 13:28:12    392s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:28:12    392s] --------------------------------------------------- 
[08/01 13:28:12    392s]          WNS    reg2regWNS
[08/01 13:28:12    392s]     0.028 ns      0.028 ns
[08/01 13:28:12    392s] --------------------------------------------------- 
[08/01 13:28:13    392s]   Timing/DRV Snapshot: (REF)
[08/01 13:28:13    392s]      Weighted WNS: 0.000
[08/01 13:28:13    392s]       All  PG WNS: 0.000
[08/01 13:28:13    392s]       High PG WNS: 0.000
[08/01 13:28:13    392s]       All  PG TNS: 0.000
[08/01 13:28:13    392s]       High PG TNS: 0.000
[08/01 13:28:13    392s]       Low  PG TNS: 0.000
[08/01 13:28:13    392s]          Tran DRV: 1 (1)
[08/01 13:28:13    392s]           Cap DRV: 0 (0)
[08/01 13:28:13    392s]        Fanout DRV: 0 (0)
[08/01 13:28:13    392s]            Glitch: 0 (0)
[08/01 13:28:13    392s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] OPTC: m4 20.0 50.0
[08/01 13:28:13    392s] OPTC: view 50.0
[08/01 13:28:13    392s] Setting latch borrow mode to budget during optimization.
[08/01 13:28:13    392s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:28:13    392s] =================================================================
[08/01 13:28:13    392s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:28:13    392s] ------------------------------------------------------------------
[08/01 13:28:13    392s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:28:13    392s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:28:13    392s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:28:13    392s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:28:13    392s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:28:13    392s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:28:13    392s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:28:13    392s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:28:13    392s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:28:13    392s] =================================================================
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 13:28:13    392s] *Info: worst delay setup view: nangate_view_setup
[08/01 13:28:13    392s] Hold Timer stdDelay =  6.0ps
[08/01 13:28:13    392s]  Visiting view : nangate_view_hold
[08/01 13:28:13    392s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:28:13    392s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:28:13    392s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:28:13    392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3517.8M, EPOCH TIME: 1754080093.149029
[08/01 13:28:13    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:13    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3517.8M, EPOCH TIME: 1754080093.152387
[08/01 13:28:13    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:13    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] ------------------------------------------------------------------
[08/01 13:28:13    392s]      Hold Opt Initial Summary
[08/01 13:28:13    392s] ------------------------------------------------------------------
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] Setup views included:
[08/01 13:28:13    392s]  nangate_view_setup
[08/01 13:28:13    392s] Hold views included:
[08/01 13:28:13    392s]  nangate_view_hold
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:28:13    392s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:28:13    392s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:28:13    392s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:28:13    392s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:28:13    392s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:28:13    392s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:28:13    392s] +--------------------+---------+---------+---------+
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] +----------------+-------------------------------+------------------+
[08/01 13:28:13    392s] |                |              Real             |       Total      |
[08/01 13:28:13    392s] |    DRVs        +------------------+------------+------------------|
[08/01 13:28:13    392s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:28:13    392s] +----------------+------------------+------------+------------------+
[08/01 13:28:13    392s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:28:13    392s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:28:13    392s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:28:13    392s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:28:13    392s] +----------------+------------------+------------+------------------+
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3517.8M, EPOCH TIME: 1754080093.202369
[08/01 13:28:13    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:13    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3517.8M, EPOCH TIME: 1754080093.205421
[08/01 13:28:13    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:13    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] Density: 79.970%
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] ------------------------------------------------------------------
[08/01 13:28:13    392s] **opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 2602.9M, totSessionCpu=0:06:33 **
[08/01 13:28:13    392s] *** BuildHoldData #1 [finish] (opt_design #7) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:06:32.5/0:42:59.4 (0.2), mem = 3462.8M
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] =============================================================================================
[08/01 13:28:13    392s]  Step TAT Report : BuildHoldData #1 / opt_design #7                             21.18-s099_1
[08/01 13:28:13    392s] =============================================================================================
[08/01 13:28:13    392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:28:13    392s] ---------------------------------------------------------------------------------------------
[08/01 13:28:13    392s] [ ViewPruning            ]      8   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:28:13    392s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:13    392s] [ DrvReport              ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:13    392s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:13    392s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:13    392s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:28:13    392s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:13    392s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:28:13    392s] [ TimingUpdate           ]      6   0:00:01.1  (  17.7 % )     0:00:05.4 /  0:00:05.3    1.0
[08/01 13:28:13    392s] [ FullDelayCalc          ]      4   0:00:03.9  (  61.3 % )     0:00:03.9 /  0:00:03.9    1.0
[08/01 13:28:13    392s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:28:13    392s] [ MISC                   ]          0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:28:13    392s] ---------------------------------------------------------------------------------------------
[08/01 13:28:13    392s]  BuildHoldData #1 TOTAL             0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 13:28:13    392s] ---------------------------------------------------------------------------------------------
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] *** HoldOpt #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:32.5/0:42:59.4 (0.2), mem = 3462.8M
[08/01 13:28:13    392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.30
[08/01 13:28:13    392s] clk(704.225MHz) CK: assigning clock clk to net clk
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] Starting Levelizing
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 10%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 20%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 30%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 40%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 50%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 60%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 70%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 80%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 90%
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] Finished Levelizing
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] Starting Activity Propagation
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 10%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 20%
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 30%
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] Finished Activity Propagation
[08/01 13:28:13    392s] 2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
[08/01 13:28:13    392s] Processing average sequential pin duty cycle 
[08/01 13:28:13    392s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:13    392s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:13    392s] #optDebug: Start CG creation (mem=3499.4M)
[08/01 13:28:13    392s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:28:13    392s] (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgPrt (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgEgp (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgPbk (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgNrb(cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgObs (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgCon (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s]  ...processing cgPdm (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3679.1M)
[08/01 13:28:13    392s] HoldSingleBuffer minRootGain=0.000
[08/01 13:28:13    392s] HoldSingleBuffer minRootGain=0.000
[08/01 13:28:13    392s] HoldSingleBuffer minRootGain=0.000
[08/01 13:28:13    392s] HoldSingleBuffer minRootGain=0.000
[08/01 13:28:13    392s] *info: Run opt_design holdfix with 1 thread.
[08/01 13:28:13    392s] Info: 8 clock nets excluded from IPO operation.
[08/01 13:28:13    392s] --------------------------------------------------- 
[08/01 13:28:13    392s]    Hold Timing Summary  - Initial 
[08/01 13:28:13    392s] --------------------------------------------------- 
[08/01 13:28:13    392s]  Target slack:       0.0000 ns
[08/01 13:28:13    392s]  View: nangate_view_hold 
[08/01 13:28:13    392s]    WNS:      -0.7145
[08/01 13:28:13    392s]    TNS:    -258.9889
[08/01 13:28:13    392s]    VP :          582
[08/01 13:28:13    392s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:28:13    392s] --------------------------------------------------- 
[08/01 13:28:13    392s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:28:13    392s] ### Creating PhyDesignMc. totSessionCpu=0:06:33 mem=3698.2M
[08/01 13:28:13    392s] OPERPROF: Starting DPlace-Init at level 1, MEM:3698.2M, EPOCH TIME: 1754080093.510754
[08/01 13:28:13    392s] Processing tracks to init pin-track alignment.
[08/01 13:28:13    392s] z: 2, totalTracks: 1
[08/01 13:28:13    392s] z: 4, totalTracks: 1
[08/01 13:28:13    392s] z: 6, totalTracks: 1
[08/01 13:28:13    392s] z: 8, totalTracks: 1
[08/01 13:28:13    392s] Info: Done creating the CCOpt slew target map.
[08/01 13:28:13    392s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:28:13    392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3698.2M, EPOCH TIME: 1754080093.513953
[08/01 13:28:13    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:28:13    392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:3698.2M, EPOCH TIME: 1754080093.517560
[08/01 13:28:13    392s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3698.2M, EPOCH TIME: 1754080093.517598
[08/01 13:28:13    392s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3714.2M, EPOCH TIME: 1754080093.517997
[08/01 13:28:13    392s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3714.2MB).
[08/01 13:28:13    392s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:3714.2M, EPOCH TIME: 1754080093.518480
[08/01 13:28:13    392s] TotalInstCnt at PhyDesignMc Initialization: 6213
[08/01 13:28:13    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:33 mem=3714.2M
[08/01 13:28:13    392s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3714.2M, EPOCH TIME: 1754080093.537539
[08/01 13:28:13    392s] Found 0 hard placement blockage before merging.
[08/01 13:28:13    392s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3714.2M, EPOCH TIME: 1754080093.537645
[08/01 13:28:13    392s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:28:13    392s] 
[08/01 13:28:13    392s] *** Starting Core Fixing (fixHold) cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970% ***
[08/01 13:28:13    392s] ### Creating RouteCongInterface, started
[08/01 13:28:13    392s] {MMLU 0 8 7159}
[08/01 13:28:13    392s] ### Creating LA Mngr. totSessionCpu=0:06:33 mem=3714.2M
[08/01 13:28:13    392s] ### Creating LA Mngr, finished. totSessionCpu=0:06:33 mem=3714.2M
[08/01 13:28:13    392s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:28:13    393s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:13    393s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:13    393s] *info: Hold Batch Commit is enabled
[08/01 13:28:13    393s] *info: Levelized Batch Commit is enabled
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Phase I ......
[08/01 13:28:13    393s] Executing transform: ECO Safe Resize
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Capturing REF for hold ...
[08/01 13:28:13    393s]    Hold Timing Snapshot: (REF)
[08/01 13:28:13    393s]              All PG WNS: -0.715
[08/01 13:28:13    393s]              All PG TNS: -258.989
[08/01 13:28:13    393s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] Executing transform: AddBuffer + LegalResize
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Capturing REF for hold ...
[08/01 13:28:13    393s]    Hold Timing Snapshot: (REF)
[08/01 13:28:13    393s]              All PG WNS: -0.715
[08/01 13:28:13    393s]              All PG TNS: -258.989
[08/01 13:28:13    393s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]    Hold Timing Summary  - Phase I 
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]  Target slack:       0.0000 ns
[08/01 13:28:13    393s]  View: nangate_view_hold 
[08/01 13:28:13    393s]    WNS:      -0.7145
[08/01 13:28:13    393s]    TNS:    -258.9889
[08/01 13:28:13    393s]    VP :          582
[08/01 13:28:13    393s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:28:13    393s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:28:13    393s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:13    393s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:13    393s] *info: Hold Batch Commit is enabled
[08/01 13:28:13    393s] *info: Levelized Batch Commit is enabled
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Phase II ......
[08/01 13:28:13    393s] Executing transform: AddBuffer
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Capturing REF for hold ...
[08/01 13:28:13    393s]    Hold Timing Snapshot: (REF)
[08/01 13:28:13    393s]              All PG WNS: -0.715
[08/01 13:28:13    393s]              All PG TNS: -258.989
[08/01 13:28:13    393s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]    Hold Timing Summary  - Phase II 
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]  Target slack:       0.0000 ns
[08/01 13:28:13    393s]  View: nangate_view_hold 
[08/01 13:28:13    393s]    WNS:      -0.7145
[08/01 13:28:13    393s]    TNS:    -258.9889
[08/01 13:28:13    393s]    VP :          582
[08/01 13:28:13    393s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:28:13    393s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:28:13    393s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:13    393s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:13    393s] *info: Hold Batch Commit is enabled
[08/01 13:28:13    393s] *info: Levelized Batch Commit is enabled
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Phase III ......
[08/01 13:28:13    393s] Executing transform: AddBuffer + LegalResize
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] Worst hold path end point:
[08/01 13:28:13    393s]   result_reg_reg[3><0]/RN
[08/01 13:28:13    393s]     net: rst_n (nrTerm=583)
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Capturing REF for hold ...
[08/01 13:28:13    393s]    Hold Timing Snapshot: (REF)
[08/01 13:28:13    393s]              All PG WNS: -0.715
[08/01 13:28:13    393s]              All PG TNS: -258.989
[08/01 13:28:13    393s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
[08/01 13:28:13    393s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]    Hold Timing Summary  - Phase III 
[08/01 13:28:13    393s] --------------------------------------------------- 
[08/01 13:28:13    393s]  Target slack:       0.0000 ns
[08/01 13:28:13    393s]  View: nangate_view_hold 
[08/01 13:28:13    393s]    WNS:      -0.7145
[08/01 13:28:13    393s]    TNS:    -258.9889
[08/01 13:28:13    393s]    VP :          582
[08/01 13:28:13    393s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:28:13    393s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:28:13    393s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:13    393s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] =======================================================================
[08/01 13:28:13    393s]                 Reasons for remaining hold violations
[08/01 13:28:13    393s] =======================================================================
[08/01 13:28:13    393s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Buffering failure reasons
[08/01 13:28:13    393s] ------------------------------------------------
[08/01 13:28:13    393s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] Resizing failure reasons
[08/01 13:28:13    393s] ------------------------------------------------
[08/01 13:28:13    393s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] *** Finished Core Fixing (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970% ***
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] 
[08/01 13:28:13    393s] *** Finish Post Route Hold Fixing (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970%) ***
[08/01 13:28:14    393s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:28:14    393s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:28:14    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.30
[08/01 13:28:14    393s] **INFO: total 0 insts, 0 nets marked don't touch
[08/01 13:28:14    393s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[08/01 13:28:14    393s] **INFO: total 0 insts, 0 nets unmarked don't touch
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:28:14    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3695.1M, EPOCH TIME: 1754080094.009711
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3608.1M, EPOCH TIME: 1754080094.025798
[08/01 13:28:14    393s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] =============================================================================================
[08/01 13:28:14    393s]  Step TAT Report : HoldOpt #1 / opt_design #7                                   21.18-s099_1
[08/01 13:28:14    393s] =============================================================================================
[08/01 13:28:14    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:28:14    393s] ---------------------------------------------------------------------------------------------
[08/01 13:28:14    393s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:28:14    393s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 13:28:14    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:28:14    393s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:28:14    393s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:14    393s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:14    393s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:14    393s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ OptEval                ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ HoldCollectNode        ]     10   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:28:14    393s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ HoldBottleneckCount    ]      5   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:28:14    393s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ TimingUpdate           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ TimingReport           ]      4   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:28:14    393s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:14    393s] [ PropagateActivity      ]      1   0:00:00.2  (  19.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:28:14    393s] [ MISC                   ]          0:00:00.2  (  29.0 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:28:14    393s] ---------------------------------------------------------------------------------------------
[08/01 13:28:14    393s]  HoldOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:28:14    393s] ---------------------------------------------------------------------------------------------
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] *** HoldOpt #1 [finish] (opt_design #7) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:33.3/0:43:00.2 (0.2), mem = 3608.1M
[08/01 13:28:14    393s] Running postRoute recovery in preEcoRoute mode
[08/01 13:28:14    393s] **opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2734.4M, totSessionCpu=0:06:33 **
[08/01 13:28:14    393s]   DRV Snapshot: (TGT)
[08/01 13:28:14    393s]          Tran DRV: 1 (1)
[08/01 13:28:14    393s]           Cap DRV: 0 (0)
[08/01 13:28:14    393s]        Fanout DRV: 0 (0)
[08/01 13:28:14    393s]            Glitch: 0 (0)
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] Recovery Manager:
[08/01 13:28:14    393s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:28:14    393s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:28:14    393s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:28:14    393s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] Checking DRV degradation...
[08/01 13:28:14    393s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:28:14    393s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3608.28M, totSessionCpu=0:06:33).
[08/01 13:28:14    393s] **opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2734.4M, totSessionCpu=0:06:33 **
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s]   DRV Snapshot: (REF)
[08/01 13:28:14    393s]          Tran DRV: 1 (1)
[08/01 13:28:14    393s]           Cap DRV: 0 (0)
[08/01 13:28:14    393s]        Fanout DRV: 0 (0)
[08/01 13:28:14    393s]            Glitch: 0 (0)
[08/01 13:28:14    393s] Running refinePlace -preserveRouting true -hardFence false
[08/01 13:28:14    393s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3646.4M, EPOCH TIME: 1754080094.113862
[08/01 13:28:14    393s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3646.4M, EPOCH TIME: 1754080094.113902
[08/01 13:28:14    393s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3646.4M, EPOCH TIME: 1754080094.113929
[08/01 13:28:14    393s] Processing tracks to init pin-track alignment.
[08/01 13:28:14    393s] z: 2, totalTracks: 1
[08/01 13:28:14    393s] z: 4, totalTracks: 1
[08/01 13:28:14    393s] z: 6, totalTracks: 1
[08/01 13:28:14    393s] z: 8, totalTracks: 1
[08/01 13:28:14    393s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:28:14    393s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3646.4M, EPOCH TIME: 1754080094.117023
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:28:14    393s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:3646.4M, EPOCH TIME: 1754080094.120331
[08/01 13:28:14    393s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3646.4M, EPOCH TIME: 1754080094.120369
[08/01 13:28:14    393s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1754080094.120536
[08/01 13:28:14    393s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3646.4MB).
[08/01 13:28:14    393s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:3646.4M, EPOCH TIME: 1754080094.121002
[08/01 13:28:14    393s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:3646.4M, EPOCH TIME: 1754080094.121019
[08/01 13:28:14    393s] TDRefine: refinePlace mode is spiral
[08/01 13:28:14    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.22
[08/01 13:28:14    393s] OPERPROF:   Starting RefinePlace at level 2, MEM:3646.4M, EPOCH TIME: 1754080094.121055
[08/01 13:28:14    393s] *** Starting place_detail (0:06:33 mem=3646.4M) ***
[08/01 13:28:14    393s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:14    393s] (I)      Default pattern map key = top_default.
[08/01 13:28:14    393s] (I)      Default pattern map key = top_default.
[08/01 13:28:14    393s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3646.4M, EPOCH TIME: 1754080094.125364
[08/01 13:28:14    393s] Starting refinePlace ...
[08/01 13:28:14    393s] (I)      Default pattern map key = top_default.
[08/01 13:28:14    393s] One DDP V2 for no tweak run.
[08/01 13:28:14    393s] (I)      Default pattern map key = top_default.
[08/01 13:28:14    393s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3646.4M, EPOCH TIME: 1754080094.132298
[08/01 13:28:14    393s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:28:14    393s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3646.4M, EPOCH TIME: 1754080094.132345
[08/01 13:28:14    393s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1754080094.132402
[08/01 13:28:14    393s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3646.4M, EPOCH TIME: 1754080094.132418
[08/01 13:28:14    393s] DDP markSite nrRow 83 nrJob 83
[08/01 13:28:14    393s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1754080094.132527
[08/01 13:28:14    393s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1754080094.132541
[08/01 13:28:14    393s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:28:14    393s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3646.4MB) @(0:06:33 - 0:06:33).
[08/01 13:28:14    393s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:28:14    393s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:28:14    393s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:28:14    393s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:28:14    393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:28:14    393s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/01 13:28:14    393s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:28:14    393s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3614.4MB) @(0:06:33 - 0:06:34).
[08/01 13:28:14    393s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:28:14    393s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3614.4MB
[08/01 13:28:14    393s] Statistics of distance of Instance movement in refine placement:
[08/01 13:28:14    393s]   maximum (X+Y) =         0.00 um
[08/01 13:28:14    393s]   mean    (X+Y) =         0.00 um
[08/01 13:28:14    393s] Total instances moved : 0
[08/01 13:28:14    393s] Summary Report:
[08/01 13:28:14    393s] Instances move: 0 (out of 6206 movable)
[08/01 13:28:14    393s] Instances flipped: 0
[08/01 13:28:14    393s] Mean displacement: 0.00 um
[08/01 13:28:14    393s] Max displacement: 0.00 um 
[08/01 13:28:14    393s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.109, REAL:0.110, MEM:3614.4M, EPOCH TIME: 1754080094.235430
[08/01 13:28:14    393s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:28:14    393s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3614.4MB) @(0:06:33 - 0:06:34).
[08/01 13:28:14    393s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3614.4MB
[08/01 13:28:14    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.22
[08/01 13:28:14    393s] *** Finished place_detail (0:06:34 mem=3614.4M) ***
[08/01 13:28:14    393s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.114, REAL:0.116, MEM:3614.4M, EPOCH TIME: 1754080094.236809
[08/01 13:28:14    393s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3614.4M, EPOCH TIME: 1754080094.236832
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.013, MEM:3576.4M, EPOCH TIME: 1754080094.249605
[08/01 13:28:14    393s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.134, REAL:0.136, MEM:3576.4M, EPOCH TIME: 1754080094.249646
[08/01 13:28:14    393s] Latch borrow mode reset to max_borrow
[08/01 13:28:14    393s] **INFO: flowCheckPoint #30 FinalSummary
[08/01 13:28:14    393s] <optDesign CMD> Restore Using all VT Cells
[08/01 13:28:14    393s] OPTC: user 20.0
[08/01 13:28:14    393s] Reported timing to dir ./timingReports
[08/01 13:28:14    393s] **opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2732.1M, totSessionCpu=0:06:34 **
[08/01 13:28:14    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3576.4M, EPOCH TIME: 1754080094.453050
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] 
[08/01 13:28:14    393s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:14    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3576.4M, EPOCH TIME: 1754080094.456790
[08/01 13:28:14    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:14    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:14    393s] Saving timing graph ...
[08/01 13:28:14    393s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_GbcoX9
[08/01 13:28:14    393s] Disk Usage:
[08/01 13:28:14    393s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:28:14    393s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082998912 25897550592  14% /home/lunayang
[08/01 13:28:14    394s] Done save timing graph
[08/01 13:28:14    394s] Disk Usage:
[08/01 13:28:14    394s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:28:14    394s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082998912 25897550592  14% /home/lunayang
[08/01 13:28:14    394s] 
[08/01 13:28:14    394s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:28:14    394s] 
[08/01 13:28:14    394s] TimeStamp Deleting Cell Server End ...
[08/01 13:28:14    394s] Starting delay calculation for Hold views
[08/01 13:28:14    394s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:28:14    394s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:28:14    394s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:28:15    394s] #################################################################################
[08/01 13:28:15    394s] # Design Stage: PostRoute
[08/01 13:28:15    394s] # Design Name: top
[08/01 13:28:15    394s] # Design Mode: 45nm
[08/01 13:28:15    394s] # Analysis Mode: MMMC OCV 
[08/01 13:28:15    394s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:28:15    394s] # Signoff Settings: SI On 
[08/01 13:28:15    394s] #################################################################################
[08/01 13:28:15    394s] Setting infinite Tws ...
[08/01 13:28:15    394s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:28:15    394s] First Iteration Infinite Tw... 
[08/01 13:28:15    394s] Calculate late delays in OCV mode...
[08/01 13:28:15    394s] Calculate early delays in OCV mode...
[08/01 13:28:15    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 3587.2M, InitMEM = 3587.2M)
[08/01 13:28:15    394s] Start delay calculation (fullDC) (1 T). (MEM=3587.23)
[08/01 13:28:15    394s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:28:15    394s] End AAE Lib Interpolated Model. (MEM=3598.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:16    395s] Total number of fetched objects 7477
[08/01 13:28:16    395s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:16    395s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:28:16    396s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:16    396s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3617.9M) ***
[08/01 13:28:16    396s] End delay calculation. (MEM=3617.92 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:28:16    396s] End delay calculation (fullDC). (MEM=3617.92 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:28:16    396s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3617.9M)
[08/01 13:28:16    396s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:28:16    396s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3617.9M)
[08/01 13:28:16    396s] Starting SI iteration 2
[08/01 13:28:16    396s] Calculate late delays in OCV mode...
[08/01 13:28:16    396s] Calculate early delays in OCV mode...
[08/01 13:28:16    396s] Start delay calculation (fullDC) (1 T). (MEM=3572.04)
[08/01 13:28:16    396s] End AAE Lib Interpolated Model. (MEM=3572.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:28:17    396s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3616.7M) ***
[08/01 13:28:17    396s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:28:17    396s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:28:17    396s] Total number of fetched objects 7477
[08/01 13:28:17    396s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:28:17    396s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:28:17    396s] End delay calculation. (MEM=3616.73 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 13:28:17    396s] End delay calculation (fullDC). (MEM=3616.73 CPU=0:00:00.4 REAL=0:00:01.0)
[08/01 13:28:17    396s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:06:37 mem=3616.7M)
[08/01 13:28:17    397s] Restoring timing graph ...
[08/01 13:28:18    397s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[08/01 13:28:18    397s] Done restore timing graph
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] ------------------------------------------------------------------
[08/01 13:28:19    397s]      opt_design Final SI Timing Summary
[08/01 13:28:19    397s] ------------------------------------------------------------------
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] Setup views included:
[08/01 13:28:19    397s]  nangate_view_setup 
[08/01 13:28:19    397s] Hold views included:
[08/01 13:28:19    397s]  nangate_view_hold
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:28:19    397s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:28:19    397s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:28:19    397s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:28:19    397s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:28:19    397s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:28:19    397s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:28:19    397s] +--------------------+---------+---------+---------+
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:28:19    397s] +----------------+-------------------------------+------------------+
[08/01 13:28:19    397s] |                |              Real             |       Total      |
[08/01 13:28:19    397s] |    DRVs        +------------------+------------+------------------|
[08/01 13:28:19    397s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:28:19    397s] +----------------+------------------+------------+------------------+
[08/01 13:28:19    397s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:28:19    397s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:28:19    397s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:28:19    397s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:28:19    397s] +----------------+------------------+------------+------------------+
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.441220
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:19    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3635.5M, EPOCH TIME: 1754080099.445168
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] Density: 79.970%
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] ------------------------------------------------------------------
[08/01 13:28:19    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.450272
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:19    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3635.5M, EPOCH TIME: 1754080099.453956
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.458814
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:28:19    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3635.5M, EPOCH TIME: 1754080099.462113
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, MEM=3635.5M
[08/01 13:28:19    397s] **opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 2758.0M, totSessionCpu=0:06:38 **
[08/01 13:28:19    397s]  ReSet Options after AAE Based Opt flow 
[08/01 13:28:19    397s] *** Finished opt_design ***
[08/01 13:28:19    397s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:28:19    397s] UM:*                                       0.000 ns          0.028 ns  final
[08/01 13:28:19    397s] UM: Running design category ...
[08/01 13:28:19    397s] All LLGs are deleted
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.517768
[08/01 13:28:19    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3635.5M, EPOCH TIME: 1754080099.517827
[08/01 13:28:19    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.517922
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3635.5M, EPOCH TIME: 1754080099.518094
[08/01 13:28:19    397s] Max number of tech site patterns supported in site array is 256.
[08/01 13:28:19    397s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:28:19    397s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3635.5M, EPOCH TIME: 1754080099.519956
[08/01 13:28:19    397s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:28:19    397s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:28:19    397s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3635.5M, EPOCH TIME: 1754080099.521183
[08/01 13:28:19    397s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:28:19    397s] SiteArray: use 319,488 bytes
[08/01 13:28:19    397s] SiteArray: current memory after site array memory allocation 3635.5M
[08/01 13:28:19    397s] SiteArray: FP blocked sites are writable
[08/01 13:28:19    397s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3635.5M, EPOCH TIME: 1754080099.521931
[08/01 13:28:19    397s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3635.5M, EPOCH TIME: 1754080099.524920
[08/01 13:28:19    397s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:28:19    397s] Atter site array init, number of instance map data is 0.
[08/01 13:28:19    397s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:3635.5M, EPOCH TIME: 1754080099.525394
[08/01 13:28:19    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3635.5M, EPOCH TIME: 1754080099.525650
[08/01 13:28:19    397s] All LLGs are deleted
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3635.5M, EPOCH TIME: 1754080099.527472
[08/01 13:28:19    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3635.5M, EPOCH TIME: 1754080099.527507
[08/01 13:28:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:28:19    397s] Summary for sequential cells identification: 
[08/01 13:28:19    397s]   Identified SBFF number: 16
[08/01 13:28:19    397s]   Identified MBFF number: 0
[08/01 13:28:19    397s]   Identified SB Latch number: 0
[08/01 13:28:19    397s]   Identified MB Latch number: 0
[08/01 13:28:19    397s]   Not identified SBFF number: 0
[08/01 13:28:19    397s]   Not identified MBFF number: 0
[08/01 13:28:19    397s]   Not identified SB Latch number: 0
[08/01 13:28:19    397s]   Not identified MB Latch number: 0
[08/01 13:28:19    397s]   Number of sequential cells which are not FFs: 13
[08/01 13:28:19    397s]  Visiting view : nangate_view_setup
[08/01 13:28:19    397s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:28:19    397s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:28:19    397s]  Visiting view : nangate_view_hold
[08/01 13:28:19    397s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:28:19    397s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:28:19    397s] TLC MultiMap info (StdDelay):
[08/01 13:28:19    397s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:28:19    397s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:28:19    397s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:28:19    397s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:28:19    397s]  Setting StdDelay to: 8.5ps
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] 	Current design flip-flop statistics
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] Single-Bit FF Count          :          582
[08/01 13:28:19    397s] Multi-Bit FF Count           :            0
[08/01 13:28:19    397s] Total Bit Count              :          582
[08/01 13:28:19    397s] Total FF Count               :          582
[08/01 13:28:19    397s] Bits Per Flop                :        1.000
[08/01 13:28:19    397s] Total Clock Pin Cap(FF)      :      521.890
[08/01 13:28:19    397s] Multibit Conversion Ratio(%) :         0.00
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s]             Multi-bit cell usage statistics
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] ============================================================
[08/01 13:28:19    397s] Sequential Multibit cells usage statistics
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] -FlipFlops              582                    0        0.00                    1.00
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] 
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] Seq_Mbit libcell              Bitwidth        Count
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] Total 0
[08/01 13:28:19    397s] ============================================================
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] Category            Num of Insts Rejected     Reasons
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    397s] ------------------------------------------------------------
[08/01 13:28:19    398s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:28:19    398s] UM:          51.94            773          0.000 ns          0.028 ns  opt_design_postroute_hold
[08/01 13:28:19    398s] Info: Summary of CRR changes:
[08/01 13:28:19    398s]       - Timing transform commits:       0
[08/01 13:28:19    398s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3637.5M)
[08/01 13:28:19    398s] clean pInstBBox. size 0
[08/01 13:28:19    398s] Info: Destroy the CCOpt slew target map.
[08/01 13:28:19    398s] All LLGs are deleted
[08/01 13:28:19    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:28:19    398s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3637.5M, EPOCH TIME: 1754080099.873931
[08/01 13:28:19    398s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3637.5M, EPOCH TIME: 1754080099.873975
[08/01 13:28:19    398s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:28:19    398s] *** opt_design #7 [finish] : cpu/real = 0:00:19.4/0:00:20.9 (0.9), totSession cpu/real = 0:06:38.1/0:43:06.1 (0.2), mem = 3637.5M
[08/01 13:28:19    398s] 
[08/01 13:28:19    398s] =============================================================================================
[08/01 13:28:19    398s]  Final TAT Report : opt_design #7                                               21.18-s099_1
[08/01 13:28:19    398s] =============================================================================================
[08/01 13:28:19    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:28:19    398s] ---------------------------------------------------------------------------------------------
[08/01 13:28:19    398s] [ InitOpt                ]      1   0:00:06.5  (  31.1 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 13:28:19    398s] [ HoldOpt                ]      1   0:00:00.6  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:28:19    398s] [ ViewPruning            ]     12   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 13:28:19    398s] [ BuildHoldData          ]      1   0:00:00.8  (   3.9 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 13:28:19    398s] [ OptSummaryReport       ]      6   0:00:00.9  (   4.2 % )     0:00:05.2 /  0:00:04.1    0.8
[08/01 13:28:19    398s] [ DrvReport              ]      5   0:00:01.4  (   6.7 % )     0:00:01.4 /  0:00:00.3    0.2
[08/01 13:28:19    398s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:28:19    398s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:28:19    398s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:28:19    398s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:28:19    398s] [ ExtractRC              ]      1   0:00:01.2  (   5.5 % )     0:00:01.2 /  0:00:00.8    0.7
[08/01 13:28:19    398s] [ TimingUpdate           ]     19   0:00:01.9  (   9.1 % )     0:00:08.3 /  0:00:08.2    1.0
[08/01 13:28:19    398s] [ FullDelayCalc          ]      7   0:00:06.0  (  28.6 % )     0:00:06.0 /  0:00:06.0    1.0
[08/01 13:28:19    398s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.1
[08/01 13:28:19    398s] [ GenerateReports        ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:28:19    398s] [ PropagateActivity      ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:28:19    398s] [ MISC                   ]          0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:28:19    398s] ---------------------------------------------------------------------------------------------
[08/01 13:28:19    398s]  opt_design #7 TOTAL                0:00:20.9  ( 100.0 % )     0:00:20.9 /  0:00:19.4    0.9
[08/01 13:28:19    398s] ---------------------------------------------------------------------------------------------
[08/01 13:28:19    398s] 
[08/01 13:28:19    398s] 
[08/01 13:28:19    398s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:28:19    398s] 
[08/01 13:28:19    398s] TimeStamp Deleting Cell Server End ...
[08/01 13:28:19    398s] 0
[08/01 13:28:19    398s] @innovus 349> group_path -name failing 

[08/01 13:29:23    400s] **ERROR: (TCLCMD-1120):	Mandatory option '-from|-to|-through|-clock_from|-clock_to' not specified for command 'group_path'.
[08/01 13:29:23    400s] 
[08/01 13:29:23    400s] 
[08/01 13:29:23    400s] @innovus 350> set db route_selected_net_only false
[08/01 13:33:15    416s] wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
[08/01 13:33:15    416s] @innovus 352> set_db route_selected_net_only false
**ERROR: (IMPDBTCL-247):	'route_selected_net_only' is not a recognized object or root attribute. Run 'help root:' to get a list of all root attributes, or 'man get_db' for more information about accessing objects and attributes.
[08/01 13:33:26    417s] 
[08/01 13:33:26    417s] 
[08/01 13:33:26    417s] @innovus 353> set_db timing_analysis_type ocv
1 ocv
[08/01 13:33:56    417s] @innovus 354> set_db route_design_detail_use_multi_cut_via_effort medium

[08/01 13:34:14    418s] 1 medium
[08/01 13:34:14    418s] @innovus 355> set_path_group_options -effort_level high

[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] Usage: set_path_group_options [-help] <path_group_name> [-early]
[08/01 13:35:20    420s]                               [-effort_level {low high}] [-late]
[08/01 13:35:20    420s]                               [-skewing_slack_constraint <float>]
[08/01 13:35:20    420s]                               [-slack_adjustment <float>]
[08/01 13:35:20    420s]                               [-slack_adjustment_priority <integer>]
[08/01 13:35:20    420s]                               [-target_slack <float>] [-view <string>]
[08/01 13:35:20    420s]                               [-weight <integer>]
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] **ERROR: (IMPTCM-46):	Argument "<path_group_name>" is required for command "set_path_group_options", either this option is not specified or an option prior to it is not specified correctly.
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] Command: set_path_group_options:
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] Usage: set_path_group_options [-help] <path_group_name> [-early]
[08/01 13:35:20    420s]                               [-effort_level {low high}] [-late]
[08/01 13:35:20    420s]                               [-skewing_slack_constraint <float>]
[08/01 13:35:20    420s]                               [-slack_adjustment <float>]
[08/01 13:35:20    420s]                               [-slack_adjustment_priority <integer>]
[08/01 13:35:20    420s]                               [-target_slack <float>] [-view <string>]
[08/01 13:35:20    420s]                               [-weight <integer>]
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] -help                                  # Prints out the command usage
[08/01 13:35:20    420s] <path_group_name>                      # pathgroup name (string, required)
[08/01 13:35:20    420s] -early                                 # early mode only  (bool, optional)
[08/01 13:35:20    420s] -effort_level {low high}               # effort level option  (enum, optional)
[08/01 13:35:20    420s] -late                                  # late mode only  (bool, optional)
[08/01 13:35:20    420s] -skewing_slack_constraint <float>      # slack constraint when skewing
[08/01 13:35:20    420s]                                        # (float, optional)
[08/01 13:35:20    420s] -slack_adjustment <float>              # slack adjustment  (float, optional)
[08/01 13:35:20    420s] -slack_adjustment_priority <integer>   # slack adjustment priority 
[08/01 13:35:20    420s]                                        # (uint, optional)
[08/01 13:35:20    420s] -target_slack <float>                  # target slack option  (float, optional)
[08/01 13:35:20    420s] -view <string>                         # views (string, optional)
[08/01 13:35:20    420s] -weight <integer>                      # optimization priority 
[08/01 13:35:20    420s]                                        # (uint, optional)
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'set_path_group_options'.
[08/01 13:35:20    420s] Type 'man IMPSYC-194' for more detail.
[08/01 13:35:20    420s] 
[08/01 13:35:20    420s] @innovus 356> group_path -name failing -to result_reg_reg[3><0]/RN

[08/01 13:36:24    423s] invalid command name "3><0"
[08/01 13:36:24    423s] invalid command name "3><0"
[08/01 13:36:24    423s] @innovus 359> group_path -name failing -to result_reg_reg[3]/RN
[4C
[08/01 13:36:37    423s] @innovus 360> set_path_group_options failing -effort_level high
**WARN: (IMPOPT-3602):	The specified path group name failing is not defined.
[08/01 13:36:49    423s] Type 'man IMPOPT-3602' for more detail.
[08/01 13:36:49    423s] Effort level <high> specified for failing path_group
[08/01 13:36:49    423s] @innovus 361> group_path -name failing -to result_reg_reg[3]
@innovus 362> set_path_group_options failing -effort_level high
Effort level <high> specified for failing path_group
[08/01 13:37:15    424s] @innovus 363> route_opt_design -opt -hold

[08/01 13:37:39    425s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:37:39    425s] *** route_opt_design #4 [begin] : totSession cpu/real = 0:07:05.2/0:52:26.1 (0.1), mem = 3637.5M
[08/01 13:37:39    425s] GigaOpt running with 1 threads.
[08/01 13:37:39    425s] **INFO: Running RouteOpt Opt flow.
[08/01 13:37:39    425s] **INFO: User settings:
[08/01 13:37:46    431s] delaycal_enable_high_fanout                                                                true
[08/01 13:37:46    431s] delaycal_enable_si                                                                         true
[08/01 13:37:46    431s] delaycal_ignore_net_load                                                                   false
[08/01 13:37:46    431s] delaycal_socv_accuracy_mode                                                                low
[08/01 13:37:46    431s] setAnalysisMode -cts                                                                       postCTS
[08/01 13:37:46    431s] setAnalysisMode -skew                                                                      true
[08/01 13:37:46    431s] setDelayCalMode -engine                                                                    aae
[08/01 13:37:46    431s] design_flow_effort                                                                         extreme
[08/01 13:37:46    431s] design_power_effort                                                                        high
[08/01 13:37:46    431s] design_process_node                                                                        45
[08/01 13:37:46    431s] extract_rc_cap_table_basic                                                                 true
[08/01 13:37:46    431s] extract_rc_cap_table_extended                                                              false
[08/01 13:37:46    431s] extract_rc_coupled                                                                         true
[08/01 13:37:46    431s] extract_rc_coupling_cap_threshold                                                          0.1
[08/01 13:37:46    431s] extract_rc_engine                                                                          post_route
[08/01 13:37:46    431s] extract_rc_net_count_in_memory                                                             100000
[08/01 13:37:46    431s] extract_rc_post_route_no_clean_rcdb                                                        true
[08/01 13:37:46    431s] extract_rc_relative_cap_threshold                                                          1.0
[08/01 13:37:46    431s] extract_rc_total_cap_threshold                                                             0.0
[08/01 13:37:46    431s] opt_all_end_points                                                                         true
[08/01 13:37:46    431s] opt_area_recovery                                                                          true
[08/01 13:37:46    431s] opt_delete_insts                                                                           true
[08/01 13:37:46    431s] opt_drv_fix_max_cap                                                                        true
[08/01 13:37:46    431s] opt_drv_fix_max_tran                                                                       true
[08/01 13:37:46    431s] opt_drv_margin                                                                             0.0
[08/01 13:37:46    431s] opt_exp_buffer_tat_enhancement                                                             true
[08/01 13:37:46    431s] opt_exp_flow_effort_extreme                                                                true
[08/01 13:37:46    431s] opt_exp_global_sizing_tat_fix                                                              true
[08/01 13:37:46    431s] opt_exp_pre_cts_new_extreme_flow                                                           true
[08/01 13:37:46    431s] opt_exp_pre_cts_new_standard_flow                                                          true
[08/01 13:37:46    431s] opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
[08/01 13:37:46    431s] opt_exp_view_pruning_timer_mode                                                            low
[08/01 13:37:46    431s] opt_fix_drv                                                                                true
[08/01 13:37:46    431s] opt_fix_fanout_load                                                                        true
[08/01 13:37:46    431s] opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
[08/01 13:37:46    431s] opt_hier_trial_route_honor_read_only                                                       false
[08/01 13:37:46    431s] opt_post_route_enable_si_attacker_sizing                                                   false
[08/01 13:37:46    431s] opt_power_effort                                                                           high
[08/01 13:37:46    431s] opt_preserve_all_sequential                                                                false
[08/01 13:37:46    431s] opt_reclaim_area_restructuring_effort                                                      high
[08/01 13:37:46    431s] opt_resize_flip_flops                                                                      true
[08/01 13:37:46    431s] opt_setup_target_slack                                                                     0.0
[08/01 13:37:46    431s] opt_useful_skew_eco_route                                                                  false
[08/01 13:37:46    431s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[08/01 13:37:46    431s] opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
[08/01 13:37:46    431s] opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
[08/01 13:37:46    431s] opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
[08/01 13:37:46    431s] opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
[08/01 13:37:46    431s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
[08/01 13:37:46    431s] setHierMode -disableArt                                                                    false
[08/01 13:37:46    431s] setHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:37:46    431s] setOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:37:46    431s] route_design_bottom_routing_layer                                                          1
[08/01 13:37:46    431s] route_design_detail_antenna_factor                                                         1.0
[08/01 13:37:46    431s] route_design_detail_end_iteration                                                          1
[08/01 13:37:46    431s] route_design_detail_post_route_spread_wire                                                 auto
[08/01 13:37:46    431s] route_design_detail_use_multi_cut_via_effort                                               medium
[08/01 13:37:46    431s] route_design_extract_third_party_compatible                                                false
[08/01 13:37:46    431s] route_design_global_exp_timing_driven_std_delay                                            8.5
[08/01 13:37:46    431s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[08/01 13:37:46    431s] route_design_selected_net_only                                                             false
[08/01 13:37:46    431s] route_design_top_routing_layer                                                             10
[08/01 13:37:46    431s] route_design_with_eco                                                                      true
[08/01 13:37:46    431s] route_design_with_si_driven                                                                true
[08/01 13:37:46    431s] route_design_with_si_post_route_fix                                                        false
[08/01 13:37:46    431s] route_design_with_timing_driven                                                            true
[08/01 13:37:46    431s] setNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:37:46    431s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:37:46    431s] getAnalysisMode -skew                                                                      true
[08/01 13:37:46    431s] getDelayCalMode -engine                                                                    aae
[08/01 13:37:46    431s] getHierMode -disableArt                                                                    false
[08/01 13:37:46    431s] getHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:37:46    431s] getOptMode -expRoiFlowTatEnhancements                                                      true
[08/01 13:37:46    431s] get_power_analysis_mode -report_power_quiet                                                true
[08/01 13:37:46    431s] getNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:37:46    431s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:37:46    431s] getAnalysisMode -skew                                                                      true
[08/01 13:37:46    431s] RODC: v2.7e
[08/01 13:37:46    431s] nangate_rc_typical has no qx tech file defined
[08/01 13:37:46    431s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2671.9M, totSessionCpu=0:07:11 **
[08/01 13:37:46    431s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 13:37:46    431s] *** InitOpt #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:11.4/0:52:32.3 (0.1), mem = 3561.5M
[08/01 13:37:46    431s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:37:46    431s] Summary for sequential cells identification: 
[08/01 13:37:46    431s]   Identified SBFF number: 16
[08/01 13:37:46    431s]   Identified MBFF number: 0
[08/01 13:37:46    431s]   Identified SB Latch number: 0
[08/01 13:37:46    431s]   Identified MB Latch number: 0
[08/01 13:37:46    431s]   Not identified SBFF number: 0
[08/01 13:37:46    431s]   Not identified MBFF number: 0
[08/01 13:37:46    431s]   Not identified SB Latch number: 0
[08/01 13:37:46    431s]   Not identified MB Latch number: 0
[08/01 13:37:46    431s]   Number of sequential cells which are not FFs: 13
[08/01 13:37:46    431s]  Visiting view : nangate_view_setup
[08/01 13:37:46    431s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:37:46    431s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:37:46    431s]  Visiting view : nangate_view_hold
[08/01 13:37:46    431s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:37:46    431s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:37:46    431s] TLC MultiMap info (StdDelay):
[08/01 13:37:46    431s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:37:46    431s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:37:46    431s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:37:46    431s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:37:46    431s]  Setting StdDelay to: 8.5ps
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:37:46    431s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 13:37:46    431s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.5M, EPOCH TIME: 1754080666.179017
[08/01 13:37:46    431s] Processing tracks to init pin-track alignment.
[08/01 13:37:46    431s] z: 2, totalTracks: 1
[08/01 13:37:46    431s] z: 4, totalTracks: 1
[08/01 13:37:46    431s] z: 6, totalTracks: 1
[08/01 13:37:46    431s] z: 8, totalTracks: 1
[08/01 13:37:46    431s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:37:46    431s] All LLGs are deleted
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3561.5M, EPOCH TIME: 1754080666.180852
[08/01 13:37:46    431s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3561.5M, EPOCH TIME: 1754080666.180901
[08/01 13:37:46    431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.5M, EPOCH TIME: 1754080666.181783
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3561.5M, EPOCH TIME: 1754080666.182017
[08/01 13:37:46    431s] Max number of tech site patterns supported in site array is 256.
[08/01 13:37:46    431s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:37:46    431s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3561.5M, EPOCH TIME: 1754080666.183941
[08/01 13:37:46    431s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:37:46    431s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:37:46    431s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3561.5M, EPOCH TIME: 1754080666.185329
[08/01 13:37:46    431s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:37:46    431s] SiteArray: use 319,488 bytes
[08/01 13:37:46    431s] SiteArray: current memory after site array memory allocation 3561.5M
[08/01 13:37:46    431s] SiteArray: FP blocked sites are writable
[08/01 13:37:46    431s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:37:46    431s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3561.5M, EPOCH TIME: 1754080666.186425
[08/01 13:37:46    431s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3561.5M, EPOCH TIME: 1754080666.189848
[08/01 13:37:46    431s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:37:46    431s] Atter site array init, number of instance map data is 0.
[08/01 13:37:46    431s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3561.5M, EPOCH TIME: 1754080666.190379
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:46    431s] OPERPROF:     Starting CMU at level 3, MEM:3561.5M, EPOCH TIME: 1754080666.190948
[08/01 13:37:46    431s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3561.5M, EPOCH TIME: 1754080666.191471
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:37:46    431s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3561.5M, EPOCH TIME: 1754080666.191828
[08/01 13:37:46    431s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3561.5M, EPOCH TIME: 1754080666.191849
[08/01 13:37:46    431s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3561.5M, EPOCH TIME: 1754080666.192284
[08/01 13:37:46    431s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3561.5MB).
[08/01 13:37:46    431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:3561.5M, EPOCH TIME: 1754080666.193503
[08/01 13:37:46    431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3561.5M, EPOCH TIME: 1754080666.193539
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:3516.5M, EPOCH TIME: 1754080666.212829
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Creating Lib Analyzer ...
[08/01 13:37:46    431s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:37:46    431s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:37:46    431s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:37:46    431s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:12 mem=3522.5M
[08/01 13:37:46    431s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:12 mem=3522.5M
[08/01 13:37:46    431s] Creating Lib Analyzer, finished. 
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:37:46    431s] Type 'man IMPOPT-665' for more detail.
[08/01 13:37:46    431s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 13:37:46    431s] To increase the message display limit, refer to the product command reference manual.
[08/01 13:37:46    431s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[08/01 13:37:46    431s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2673.5M, totSessionCpu=0:07:12 **
[08/01 13:37:46    431s] Existing Dirty Nets : 0
[08/01 13:37:46    431s] New Signature Flow (optDesignCheckOptions) ....
[08/01 13:37:46    431s] #Taking db snapshot
[08/01 13:37:46    431s] #Taking db snapshot ... done
[08/01 13:37:46    431s]  Initial DC engine is -> aae
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s] Reset EOS DB
[08/01 13:37:46    431s] Ignoring AAE DB Resetting ...
[08/01 13:37:46    431s]  Set Options for AAE Based Opt flow 
[08/01 13:37:46    431s] *** opt_design -post_route ***
[08/01 13:37:46    431s] DRC Margin: user margin 0.0; extra margin 0
[08/01 13:37:46    431s] Setup Target Slack: user slack 0
[08/01 13:37:46    431s] Hold Target Slack: user slack 0
[08/01 13:37:46    431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3559.1M, EPOCH TIME: 1754080666.441453
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:46    431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3559.1M, EPOCH TIME: 1754080666.444897
[08/01 13:37:46    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:46    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:46    431s] *** InitOpt #1 [finish] (route_opt_design #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:11.7/0:52:32.6 (0.1), mem = 3559.1M
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] =============================================================================================
[08/01 13:37:46    431s]  Step TAT Report : InitOpt #1 / route_opt_design #4                             21.18-s099_1
[08/01 13:37:46    431s] =============================================================================================
[08/01 13:37:46    431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:37:46    431s] ---------------------------------------------------------------------------------------------
[08/01 13:37:46    431s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:46    431s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  49.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:37:46    431s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:46    431s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:46    431s] [ MISC                   ]          0:00:00.2  (  49.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:37:46    431s] ---------------------------------------------------------------------------------------------
[08/01 13:37:46    431s]  InitOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:37:46    431s] ---------------------------------------------------------------------------------------------
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] ** INFO : this run is activating 'postRoute' automaton
[08/01 13:37:46    431s]  ReSet Options after AAE Based Opt flow 
[08/01 13:37:46    431s]  Initial DC engine is -> aae
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:37:46    431s]  
[08/01 13:37:46    431s] Reset EOS DB
[08/01 13:37:46    431s] Ignoring AAE DB Resetting ...
[08/01 13:37:46    431s]  Set Options for AAE Based Opt flow 
[08/01 13:37:46    431s] **INFO: flowCheckPoint #31 InitialSummary
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Power view               = nangate_view_setup
[08/01 13:37:46    431s] Number of VT partitions  = 0
[08/01 13:37:46    431s] Standard cells in design = 134
[08/01 13:37:46    431s] Instances in design      = 6213
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Instance distribution across the VT partitions:
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Reporting took 0 sec
[08/01 13:37:46    431s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3559.141M)
[08/01 13:37:46    431s] Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:37:46    431s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:37:46    431s] RC Extraction called in multi-corner(1) mode.
[08/01 13:37:46    431s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:37:46    431s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:37:46    431s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:37:46    431s] * Layer Id             : 1 - M1
[08/01 13:37:46    431s]       Thickness        : 0.13
[08/01 13:37:46    431s]       Min Width        : 0.07
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 2 - M2
[08/01 13:37:46    431s]       Thickness        : 0.14
[08/01 13:37:46    431s]       Min Width        : 0.07
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 3 - M3
[08/01 13:37:46    431s]       Thickness        : 0.14
[08/01 13:37:46    431s]       Min Width        : 0.07
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 4 - M4
[08/01 13:37:46    431s]       Thickness        : 0.28
[08/01 13:37:46    431s]       Min Width        : 0.14
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 5 - M5
[08/01 13:37:46    431s]       Thickness        : 0.28
[08/01 13:37:46    431s]       Min Width        : 0.14
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 6 - M6
[08/01 13:37:46    431s]       Thickness        : 0.28
[08/01 13:37:46    431s]       Min Width        : 0.14
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 7 - M7
[08/01 13:37:46    431s]       Thickness        : 0.8
[08/01 13:37:46    431s]       Min Width        : 0.4
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 8 - M8
[08/01 13:37:46    431s]       Thickness        : 0.8
[08/01 13:37:46    431s]       Min Width        : 0.4
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 9 - M9
[08/01 13:37:46    431s]       Thickness        : 2
[08/01 13:37:46    431s]       Min Width        : 0.8
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] * Layer Id             : 10 - M10
[08/01 13:37:46    431s]       Thickness        : 2
[08/01 13:37:46    431s]       Min Width        : 0.8
[08/01 13:37:46    431s]       Layer Dielectric : 4.1
[08/01 13:37:46    431s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:37:46    431s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:37:46    431s]       RC Corner Indexes            0   
[08/01 13:37:46    431s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:37:46    431s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:37:46    431s] Resistance Scaling Factor    : 1.00000 
[08/01 13:37:46    431s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:37:46    431s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:37:46    431s] Shrink Factor                : 1.00000
[08/01 13:37:46    431s] 
[08/01 13:37:46    431s] Trim Metal Layers:
[08/01 13:37:46    431s] LayerId::1 widthSet size::1
[08/01 13:37:46    431s] LayerId::2 widthSet size::1
[08/01 13:37:46    431s] LayerId::3 widthSet size::1
[08/01 13:37:46    431s] LayerId::4 widthSet size::1
[08/01 13:37:46    431s] LayerId::5 widthSet size::1
[08/01 13:37:46    431s] LayerId::6 widthSet size::1
[08/01 13:37:46    431s] LayerId::7 widthSet size::1
[08/01 13:37:46    431s] LayerId::8 widthSet size::1
[08/01 13:37:46    431s] LayerId::9 widthSet size::1
[08/01 13:37:46    431s] LayerId::10 widthSet size::1
[08/01 13:37:46    431s] eee: pegSigSF::1.070000
[08/01 13:37:46    431s] Initializing multi-corner resistance tables ...
[08/01 13:37:46    431s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:37:46    431s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:37:46    431s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:37:46    431s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:37:46    431s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:37:46    431s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:37:46    431s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:37:46    431s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:37:46    431s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:37:46    431s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:37:46    431s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:37:46    431s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3559.1M)
[08/01 13:37:46    431s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:37:46    431s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3623.1M)
[08/01 13:37:46    431s] Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3623.1M)
[08/01 13:37:46    432s] Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3623.1M)
[08/01 13:37:46    432s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3623.1M)
[08/01 13:37:46    432s] Number of Extracted Resistors     : 99016
[08/01 13:37:46    432s] Number of Extracted Ground Cap.   : 105880
[08/01 13:37:46    432s] Number of Extracted Coupling Cap. : 171484
[08/01 13:37:46    432s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3599.141M)
[08/01 13:37:46    432s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:37:46    432s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3599.1M)
[08/01 13:37:46    432s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:37:47    432s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3599.141M)
[08/01 13:37:47    432s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3599.141M)
[08/01 13:37:47    432s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3599.141M)
[08/01 13:37:47    432s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:37:47    432s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3599.141M)
[08/01 13:37:47    432s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3599.141M)
[08/01 13:37:47    432s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3599.141M)
[08/01 13:37:47    432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3581.4M, EPOCH TIME: 1754080667.619609
[08/01 13:37:47    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:47    432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:3581.4M, EPOCH TIME: 1754080667.623192
[08/01 13:37:47    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:47    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] **INFO: flowCheckPoint #32 OptimizationHold
[08/01 13:37:47    432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3581.4M, EPOCH TIME: 1754080667.629445
[08/01 13:37:47    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:47    432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3581.4M, EPOCH TIME: 1754080667.632781
[08/01 13:37:47    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:47    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:47    432s] GigaOpt Hold Optimizer is used
[08/01 13:37:47    432s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:37:47    432s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:37:47    432s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[08/01 13:37:47    432s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:37:47    432s] optDesignOneStep: Power Flow
[08/01 13:37:47    432s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:37:47    432s] Deleting Lib Analyzer.
[08/01 13:37:47    432s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3581.414M)
[08/01 13:37:47    432s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3581.4M)
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s] Trim Metal Layers:
[08/01 13:37:47    432s] LayerId::1 widthSet size::1
[08/01 13:37:47    432s] LayerId::2 widthSet size::1
[08/01 13:37:47    432s] LayerId::3 widthSet size::1
[08/01 13:37:47    432s] LayerId::4 widthSet size::1
[08/01 13:37:47    432s] LayerId::5 widthSet size::1
[08/01 13:37:47    432s] LayerId::6 widthSet size::1
[08/01 13:37:47    432s] LayerId::7 widthSet size::1
[08/01 13:37:47    432s] LayerId::8 widthSet size::1
[08/01 13:37:47    432s] LayerId::9 widthSet size::1
[08/01 13:37:47    432s] LayerId::10 widthSet size::1
[08/01 13:37:47    432s] eee: pegSigSF::1.070000
[08/01 13:37:47    432s] Initializing multi-corner resistance tables ...
[08/01 13:37:47    432s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:37:47    432s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:37:47    432s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:37:47    432s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:37:47    432s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:37:47    432s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:37:47    432s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:37:47    432s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:37:47    432s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:37:47    432s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:37:47    432s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:37:47    432s] End AAE Lib Interpolated Model. (MEM=3581.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s] Creating Lib Analyzer ...
[08/01 13:37:47    432s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:37:47    432s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:37:47    432s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:37:47    432s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:13 mem=3581.4M
[08/01 13:37:47    432s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:13 mem=3581.4M
[08/01 13:37:47    432s] Creating Lib Analyzer, finished. 
[08/01 13:37:47    432s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:13 mem=3581.4M ***
[08/01 13:37:47    432s] *** BuildHoldData #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:12.8/0:52:34.0 (0.1), mem = 3581.4M
[08/01 13:37:47    432s] Effort level <high> specified for reg2reg path_group
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:37:47    432s] Deleting Lib Analyzer.
[08/01 13:37:47    432s] OPTC: user 20.0
[08/01 13:37:47    432s] 
[08/01 13:37:47    432s] TimeStamp Deleting Cell Server End ...
[08/01 13:37:48    433s] Starting delay calculation for Hold views
[08/01 13:37:48    433s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:37:48    433s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:37:48    433s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:37:48    433s] #################################################################################
[08/01 13:37:48    433s] # Design Stage: PostRoute
[08/01 13:37:48    433s] # Design Name: top
[08/01 13:37:48    433s] # Design Mode: 45nm
[08/01 13:37:48    433s] # Analysis Mode: MMMC OCV 
[08/01 13:37:48    433s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:37:48    433s] # Signoff Settings: SI On 
[08/01 13:37:48    433s] #################################################################################
[08/01 13:37:48    433s] Setting infinite Tws ...
[08/01 13:37:48    433s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:37:48    433s] First Iteration Infinite Tw... 
[08/01 13:37:48    433s] Calculate late delays in OCV mode...
[08/01 13:37:48    433s] Calculate early delays in OCV mode...
[08/01 13:37:48    433s] Topological Sorting (REAL = 0:00:00.0, MEM = 3579.4M, InitMEM = 3579.4M)
[08/01 13:37:48    433s] Start delay calculation (fullDC) (1 T). (MEM=3579.41)
[08/01 13:37:48    433s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:37:48    433s] End AAE Lib Interpolated Model. (MEM=3591.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:49    434s] Total number of fetched objects 7477
[08/01 13:37:49    434s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:49    434s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:37:50    434s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[08/01 13:37:50    434s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3606.7M) ***
[08/01 13:37:50    434s] End delay calculation. (MEM=3606.72 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:37:50    434s] End delay calculation (fullDC). (MEM=3606.72 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:37:50    435s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3606.7M)
[08/01 13:37:50    435s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:37:50    435s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3606.7M)
[08/01 13:37:50    435s] 
[08/01 13:37:50    435s] Executing IPO callback for view pruning ..
[08/01 13:37:50    435s] 
[08/01 13:37:50    435s] Active hold views:
[08/01 13:37:50    435s]  nangate_view_hold
[08/01 13:37:50    435s]   Dominating endpoints: 0
[08/01 13:37:50    435s]   Dominating TNS: -0.000
[08/01 13:37:50    435s] 
[08/01 13:37:50    435s] Starting SI iteration 2
[08/01 13:37:50    435s] Calculate late delays in OCV mode...
[08/01 13:37:50    435s] Calculate early delays in OCV mode...
[08/01 13:37:50    435s] Start delay calculation (fullDC) (1 T). (MEM=3569.84)
[08/01 13:37:50    435s] End AAE Lib Interpolated Model. (MEM=3569.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:50    435s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:37:50    435s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:37:50    435s] Total number of fetched objects 7477
[08/01 13:37:50    435s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:50    435s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:37:50    435s] End delay calculation. (MEM=3580.52 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:37:50    435s] End delay calculation (fullDC). (MEM=3580.52 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:37:50    435s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3580.5M) ***
[08/01 13:37:50    435s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:16 mem=3580.5M)
[08/01 13:37:50    435s] Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:07:16 mem=3580.5M ***
[08/01 13:37:50    435s] OPTC: user 20.0
[08/01 13:37:51    436s] Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:07:16 mem=3596.5M ***
[08/01 13:37:51    436s] Starting delay calculation for Setup views
[08/01 13:37:51    436s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:37:51    436s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:37:51    436s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:37:51    436s] #################################################################################
[08/01 13:37:51    436s] # Design Stage: PostRoute
[08/01 13:37:51    436s] # Design Name: top
[08/01 13:37:51    436s] # Design Mode: 45nm
[08/01 13:37:51    436s] # Analysis Mode: MMMC OCV 
[08/01 13:37:51    436s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:37:51    436s] # Signoff Settings: SI On 
[08/01 13:37:51    436s] #################################################################################
[08/01 13:37:51    436s] Setting infinite Tws ...
[08/01 13:37:51    436s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:37:51    436s] First Iteration Infinite Tw... 
[08/01 13:37:51    436s] Calculate early delays in OCV mode...
[08/01 13:37:51    436s] Calculate late delays in OCV mode...
[08/01 13:37:51    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 3576.8M, InitMEM = 3576.8M)
[08/01 13:37:51    436s] Start delay calculation (fullDC) (1 T). (MEM=3576.79)
[08/01 13:37:51    436s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:37:51    436s] End AAE Lib Interpolated Model. (MEM=3588.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:53    438s] Total number of fetched objects 7477
[08/01 13:37:53    438s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:53    438s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:37:53    438s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:53    438s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3572.4M) ***
[08/01 13:37:53    438s] End delay calculation. (MEM=3572.4 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:37:53    438s] End delay calculation (fullDC). (MEM=3572.4 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:37:53    438s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3572.4M)
[08/01 13:37:53    438s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:37:53    438s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3572.4M)
[08/01 13:37:53    438s] 
[08/01 13:37:53    438s] Executing IPO callback for view pruning ..
[08/01 13:37:53    438s] Starting SI iteration 2
[08/01 13:37:53    438s] Calculate early delays in OCV mode...
[08/01 13:37:53    438s] Calculate late delays in OCV mode...
[08/01 13:37:53    438s] Start delay calculation (fullDC) (1 T). (MEM=3538.52)
[08/01 13:37:53    438s] End AAE Lib Interpolated Model. (MEM=3538.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:53    438s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3582.2M) ***
[08/01 13:37:53    438s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:37:53    438s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
[08/01 13:37:53    438s] Total number of fetched objects 7477
[08/01 13:37:53    438s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:53    438s] AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
[08/01 13:37:53    438s] End delay calculation. (MEM=3582.2 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:37:53    438s] End delay calculation (fullDC). (MEM=3582.2 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:37:53    438s] 
[08/01 13:37:53    438s] Creating Lib Analyzer ...
[08/01 13:37:53    438s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:37:53    438s] 
[08/01 13:37:53    438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:37:53    438s] Summary for sequential cells identification: 
[08/01 13:37:53    438s]   Identified SBFF number: 16
[08/01 13:37:53    438s]   Identified MBFF number: 0
[08/01 13:37:53    438s]   Identified SB Latch number: 0
[08/01 13:37:53    438s]   Identified MB Latch number: 0
[08/01 13:37:53    438s]   Not identified SBFF number: 0
[08/01 13:37:53    438s]   Not identified MBFF number: 0
[08/01 13:37:53    438s]   Not identified SB Latch number: 0
[08/01 13:37:53    438s]   Not identified MB Latch number: 0
[08/01 13:37:53    438s]   Number of sequential cells which are not FFs: 13
[08/01 13:37:53    438s]  Visiting view : nangate_view_setup
[08/01 13:37:53    438s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:37:53    438s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:37:53    438s]  Visiting view : nangate_view_hold
[08/01 13:37:53    438s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:37:53    438s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:37:53    438s] TLC MultiMap info (StdDelay):
[08/01 13:37:53    438s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:37:53    438s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:37:53    438s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:37:53    438s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:37:53    438s]  Setting StdDelay to: 8.5ps
[08/01 13:37:53    438s] 
[08/01 13:37:53    438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:37:53    438s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:37:53    438s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:37:53    438s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:37:53    438s] 
[08/01 13:37:53    438s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:37:53    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:19 mem=3598.2M
[08/01 13:37:53    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:19 mem=3598.2M
[08/01 13:37:53    438s] Creating Lib Analyzer, finished. 
[08/01 13:37:54    438s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:07:19 mem=3598.2M)
[08/01 13:37:54    438s] Done building cte setup timing graph (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:07:19 mem=3598.2M ***
[08/01 13:37:54    438s] *info: category slack lower bound [L 0.0] default
[08/01 13:37:54    438s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:37:54    438s] --------------------------------------------------- 
[08/01 13:37:54    438s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:37:54    438s] --------------------------------------------------- 
[08/01 13:37:54    438s]          WNS    reg2regWNS
[08/01 13:37:54    438s]     0.028 ns      0.028 ns
[08/01 13:37:54    438s] --------------------------------------------------- 
[08/01 13:37:54    439s]   Timing/DRV Snapshot: (REF)
[08/01 13:37:54    439s]      Weighted WNS: 0.000
[08/01 13:37:54    439s]       All  PG WNS: 0.000
[08/01 13:37:54    439s]       High PG WNS: 0.000
[08/01 13:37:54    439s]       All  PG TNS: 0.000
[08/01 13:37:54    439s]       High PG TNS: 0.000
[08/01 13:37:54    439s]       Low  PG TNS: 0.000
[08/01 13:37:54    439s]          Tran DRV: 1 (1)
[08/01 13:37:54    439s]           Cap DRV: 0 (0)
[08/01 13:37:54    439s]        Fanout DRV: 0 (0)
[08/01 13:37:54    439s]            Glitch: 0 (0)
[08/01 13:37:54    439s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] OPTC: m4 20.0 50.0
[08/01 13:37:54    439s] OPTC: view 50.0
[08/01 13:37:54    439s] Setting latch borrow mode to budget during optimization.
[08/01 13:37:54    439s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:37:54    439s] =================================================================
[08/01 13:37:54    439s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:37:54    439s] ------------------------------------------------------------------
[08/01 13:37:54    439s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:37:54    439s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:37:54    439s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:37:54    439s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:37:54    439s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:37:54    439s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:37:54    439s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:37:54    439s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:37:54    439s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:37:54    439s] =================================================================
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 13:37:54    439s] *Info: worst delay setup view: nangate_view_setup
[08/01 13:37:54    439s] Hold Timer stdDelay =  6.0ps
[08/01 13:37:54    439s]  Visiting view : nangate_view_hold
[08/01 13:37:54    439s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:37:54    439s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:37:54    439s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:37:54    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3617.3M, EPOCH TIME: 1754080674.336576
[08/01 13:37:54    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:54    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3617.3M, EPOCH TIME: 1754080674.339803
[08/01 13:37:54    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:54    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] ------------------------------------------------------------------
[08/01 13:37:54    439s]      Hold Opt Initial Summary
[08/01 13:37:54    439s] ------------------------------------------------------------------
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Setup views included:
[08/01 13:37:54    439s]  nangate_view_setup
[08/01 13:37:54    439s] Hold views included:
[08/01 13:37:54    439s]  nangate_view_hold
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:37:54    439s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:37:54    439s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:37:54    439s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:37:54    439s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:37:54    439s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:37:54    439s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:37:54    439s] +--------------------+---------+---------+---------+
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] +----------------+-------------------------------+------------------+
[08/01 13:37:54    439s] |                |              Real             |       Total      |
[08/01 13:37:54    439s] |    DRVs        +------------------+------------+------------------|
[08/01 13:37:54    439s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:37:54    439s] +----------------+------------------+------------+------------------+
[08/01 13:37:54    439s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:37:54    439s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:37:54    439s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:37:54    439s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:37:54    439s] +----------------+------------------+------------+------------------+
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3617.3M, EPOCH TIME: 1754080674.390894
[08/01 13:37:54    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:54    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3617.3M, EPOCH TIME: 1754080674.393927
[08/01 13:37:54    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:54    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] Density: 79.970%
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] ------------------------------------------------------------------
[08/01 13:37:54    439s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2696.1M, totSessionCpu=0:07:19 **
[08/01 13:37:54    439s] *** BuildHoldData #1 [finish] (route_opt_design #4) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:07:19.3/0:52:40.6 (0.1), mem = 3562.3M
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] =============================================================================================
[08/01 13:37:54    439s]  Step TAT Report : BuildHoldData #1 / route_opt_design #4                       21.18-s099_1
[08/01 13:37:54    439s] =============================================================================================
[08/01 13:37:54    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:37:54    439s] ---------------------------------------------------------------------------------------------
[08/01 13:37:54    439s] [ ViewPruning            ]      8   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:37:54    439s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:37:54    439s] [ DrvReport              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:37:54    439s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:37:54    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:54    439s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:37:54    439s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:54    439s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:37:54    439s] [ TimingUpdate           ]      6   0:00:01.3  (  19.3 % )     0:00:05.5 /  0:00:05.4    1.0
[08/01 13:37:54    439s] [ FullDelayCalc          ]      4   0:00:03.9  (  59.2 % )     0:00:03.9 /  0:00:03.8    1.0
[08/01 13:37:54    439s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.3
[08/01 13:37:54    439s] [ MISC                   ]          0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:37:54    439s] ---------------------------------------------------------------------------------------------
[08/01 13:37:54    439s]  BuildHoldData #1 TOTAL             0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 13:37:54    439s] ---------------------------------------------------------------------------------------------
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] *** HoldOpt #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:19.3/0:52:40.6 (0.1), mem = 3562.3M
[08/01 13:37:54    439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.31
[08/01 13:37:54    439s] clk(704.225MHz) CK: assigning clock clk to net clk
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Starting Levelizing
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 10%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 20%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 30%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 40%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 50%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 60%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 70%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 80%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 90%
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Finished Levelizing
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Starting Activity Propagation
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 10%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 20%
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 30%
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Finished Activity Propagation
[08/01 13:37:54    439s] 2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
[08/01 13:37:54    439s] Processing average sequential pin duty cycle 
[08/01 13:37:54    439s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:54    439s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:54    439s] #optDebug: Start CG creation (mem=3598.9M)
[08/01 13:37:54    439s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:37:54    439s] (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgPrt (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgEgp (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgPbk (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgNrb(cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgObs (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgCon (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s]  ...processing cgPdm (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3778.6M)
[08/01 13:37:54    439s] HoldSingleBuffer minRootGain=0.000
[08/01 13:37:54    439s] HoldSingleBuffer minRootGain=0.000
[08/01 13:37:54    439s] HoldSingleBuffer minRootGain=0.000
[08/01 13:37:54    439s] HoldSingleBuffer minRootGain=0.000
[08/01 13:37:54    439s] *info: Run opt_design holdfix with 1 thread.
[08/01 13:37:54    439s] Info: 8 clock nets excluded from IPO operation.
[08/01 13:37:54    439s] --------------------------------------------------- 
[08/01 13:37:54    439s]    Hold Timing Summary  - Initial 
[08/01 13:37:54    439s] --------------------------------------------------- 
[08/01 13:37:54    439s]  Target slack:       0.0000 ns
[08/01 13:37:54    439s]  View: nangate_view_hold 
[08/01 13:37:54    439s]    WNS:      -0.7145
[08/01 13:37:54    439s]    TNS:    -258.9889
[08/01 13:37:54    439s]    VP :          582
[08/01 13:37:54    439s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:37:54    439s] --------------------------------------------------- 
[08/01 13:37:54    439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:37:54    439s] ### Creating PhyDesignMc. totSessionCpu=0:07:20 mem=3797.7M
[08/01 13:37:54    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:3797.7M, EPOCH TIME: 1754080674.696239
[08/01 13:37:54    439s] Processing tracks to init pin-track alignment.
[08/01 13:37:54    439s] z: 2, totalTracks: 1
[08/01 13:37:54    439s] z: 4, totalTracks: 1
[08/01 13:37:54    439s] z: 6, totalTracks: 1
[08/01 13:37:54    439s] z: 8, totalTracks: 1
[08/01 13:37:54    439s] Info: Done creating the CCOpt slew target map.
[08/01 13:37:54    439s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:37:54    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3797.7M, EPOCH TIME: 1754080674.699129
[08/01 13:37:54    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:37:54    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:3797.7M, EPOCH TIME: 1754080674.702236
[08/01 13:37:54    439s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3797.7M, EPOCH TIME: 1754080674.702276
[08/01 13:37:54    439s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3813.7M, EPOCH TIME: 1754080674.702760
[08/01 13:37:54    439s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3813.7MB).
[08/01 13:37:54    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:3813.7M, EPOCH TIME: 1754080674.703188
[08/01 13:37:54    439s] TotalInstCnt at PhyDesignMc Initialization: 6213
[08/01 13:37:54    439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=3813.7M
[08/01 13:37:54    439s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3813.7M, EPOCH TIME: 1754080674.721034
[08/01 13:37:54    439s] Found 0 hard placement blockage before merging.
[08/01 13:37:54    439s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3813.7M, EPOCH TIME: 1754080674.721104
[08/01 13:37:54    439s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] *** Starting Core Fixing (fixHold) cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970% ***
[08/01 13:37:54    439s] ### Creating RouteCongInterface, started
[08/01 13:37:54    439s] {MMLU 0 8 7159}
[08/01 13:37:54    439s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=3813.7M
[08/01 13:37:54    439s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=3813.7M
[08/01 13:37:54    439s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:37:54    439s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:54    439s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:54    439s] *info: Hold Batch Commit is enabled
[08/01 13:37:54    439s] *info: Levelized Batch Commit is enabled
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Phase I ......
[08/01 13:37:54    439s] Executing transform: ECO Safe Resize
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] Worst hold path end point:
[08/01 13:37:54    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:54    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:54    439s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:54    439s] Worst hold path end point:
[08/01 13:37:54    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:54    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Capturing REF for hold ...
[08/01 13:37:54    439s]    Hold Timing Snapshot: (REF)
[08/01 13:37:54    439s]              All PG WNS: -0.715
[08/01 13:37:54    439s]              All PG TNS: -258.989
[08/01 13:37:54    439s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] Executing transform: AddBuffer + LegalResize
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] Worst hold path end point:
[08/01 13:37:54    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:54    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:54    439s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:54    439s] Worst hold path end point:
[08/01 13:37:54    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:54    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Capturing REF for hold ...
[08/01 13:37:54    439s]    Hold Timing Snapshot: (REF)
[08/01 13:37:54    439s]              All PG WNS: -0.715
[08/01 13:37:54    439s]              All PG TNS: -258.989
[08/01 13:37:54    439s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] --------------------------------------------------- 
[08/01 13:37:54    439s]    Hold Timing Summary  - Phase I 
[08/01 13:37:54    439s] --------------------------------------------------- 
[08/01 13:37:54    439s]  Target slack:       0.0000 ns
[08/01 13:37:54    439s]  View: nangate_view_hold 
[08/01 13:37:54    439s]    WNS:      -0.7145
[08/01 13:37:54    439s]    TNS:    -258.9889
[08/01 13:37:54    439s]    VP :          582
[08/01 13:37:54    439s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:37:54    439s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:37:54    439s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:54    439s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:54    439s] *info: Hold Batch Commit is enabled
[08/01 13:37:54    439s] *info: Levelized Batch Commit is enabled
[08/01 13:37:54    439s] 
[08/01 13:37:54    439s] Phase II ......
[08/01 13:37:54    439s] Executing transform: AddBuffer
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:54    439s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:37:54    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:55    439s] Worst hold path end point:
[08/01 13:37:55    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:55    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:55    439s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:55    439s] Worst hold path end point:
[08/01 13:37:55    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:55    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:55    439s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%[08/01 13:37:55    439s] 
|   0:00:01.0|  3813.7M|
[08/01 13:37:55    439s] Capturing REF for hold ...
[08/01 13:37:55    439s]    Hold Timing Snapshot: (REF)
[08/01 13:37:55    439s]              All PG WNS: -0.715
[08/01 13:37:55    439s]              All PG TNS: -258.989
[08/01 13:37:55    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:55    439s] --------------------------------------------------- 
[08/01 13:37:55    439s]    Hold Timing Summary  - Phase II 
[08/01 13:37:55    439s] --------------------------------------------------- 
[08/01 13:37:55    439s]  Target slack:       0.0000 ns
[08/01 13:37:55    439s]  View: nangate_view_hold 
[08/01 13:37:55    439s]    WNS:      -0.7145
[08/01 13:37:55    439s]    TNS:    -258.9889
[08/01 13:37:55    439s]    VP :          582
[08/01 13:37:55    439s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:37:55    439s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:37:55    439s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:55    439s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:55    439s] *info: Hold Batch Commit is enabled
[08/01 13:37:55    439s] *info: Levelized Batch Commit is enabled
[08/01 13:37:55    439s] 
[08/01 13:37:55    439s] Phase III ......
[08/01 13:37:55    439s] Executing transform: AddBuffer + LegalResize
[08/01 13:37:55    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:55    439s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:37:55    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:55    439s] Worst hold path end point:
[08/01 13:37:55    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:55    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:55    439s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
[08/01 13:37:55    439s] Worst hold path end point:
[08/01 13:37:55    439s]   result_reg_reg[3><0]/RN
[08/01 13:37:55    439s]     net: rst_n (nrTerm=583)
[08/01 13:37:55    439s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%[08/01 13:37:55    439s] 
[08/01 13:37:55    439s] Capturing REF for hold ...
|   0:00:00.0|  3813.7M|
[08/01 13:37:55    439s]    Hold Timing Snapshot: (REF)
[08/01 13:37:55    439s]              All PG WNS: -0.715
[08/01 13:37:55    439s]              All PG TNS: -258.989
[08/01 13:37:55    439s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:37:55    439s] --------------------------------------------------- 
[08/01 13:37:55    439s]    Hold Timing Summary  - Phase III 
[08/01 13:37:55    439s] --------------------------------------------------- 
[08/01 13:37:55    439s]  Target slack:       0.0000 ns
[08/01 13:37:55    439s]  View: nangate_view_hold 
[08/01 13:37:55    439s]    WNS:      -0.7145
[08/01 13:37:55    439s]    TNS:    -258.9889
[08/01 13:37:55    439s]    VP :          582
[08/01 13:37:55    439s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:37:55    439s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:37:55    440s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:55    440s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] =======================================================================
[08/01 13:37:55    440s]                 Reasons for remaining hold violations
[08/01 13:37:55    440s] =======================================================================
[08/01 13:37:55    440s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Buffering failure reasons
[08/01 13:37:55    440s] ------------------------------------------------
[08/01 13:37:55    440s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Resizing failure reasons
[08/01 13:37:55    440s] ------------------------------------------------
[08/01 13:37:55    440s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] *** Finished Core Fixing (fixHold) cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970% ***
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] *** Finish Post Route Hold Fixing (cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970%) ***
[08/01 13:37:55    440s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:37:55    440s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:37:55    440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.31
[08/01 13:37:55    440s] **INFO: total 0 insts, 0 nets marked don't touch
[08/01 13:37:55    440s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[08/01 13:37:55    440s] **INFO: total 0 insts, 0 nets unmarked don't touch
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:37:55    440s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3794.6M, EPOCH TIME: 1754080675.181737
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3709.6M, EPOCH TIME: 1754080675.196449
[08/01 13:37:55    440s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:37:55    440s] *** HoldOpt #1 [finish] (route_opt_design #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:20.1/0:52:41.4 (0.1), mem = 3709.6M
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] =============================================================================================
[08/01 13:37:55    440s]  Step TAT Report : HoldOpt #1 / route_opt_design #4                             21.18-s099_1
[08/01 13:37:55    440s] =============================================================================================
[08/01 13:37:55    440s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:37:55    440s] ---------------------------------------------------------------------------------------------
[08/01 13:37:55    440s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:37:55    440s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:37:55    440s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 13:37:55    440s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 13:37:55    440s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:37:55    440s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:37:55    440s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:37:55    440s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ OptEval                ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ HoldCollectNode        ]     10   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.4
[08/01 13:37:55    440s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ HoldBottleneckCount    ]      5   0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.1    1.3
[08/01 13:37:55    440s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ TimingUpdate           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ TimingReport           ]      4   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:37:55    440s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:37:55    440s] [ PropagateActivity      ]      1   0:00:00.2  (  19.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:37:55    440s] [ MISC                   ]          0:00:00.2  (  28.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:37:55    440s] ---------------------------------------------------------------------------------------------
[08/01 13:37:55    440s]  HoldOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:37:55    440s] ---------------------------------------------------------------------------------------------
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Running postRoute recovery in preEcoRoute mode
[08/01 13:37:55    440s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2829.6M, totSessionCpu=0:07:20 **
[08/01 13:37:55    440s]   DRV Snapshot: (TGT)
[08/01 13:37:55    440s]          Tran DRV: 1 (1)
[08/01 13:37:55    440s]           Cap DRV: 0 (0)
[08/01 13:37:55    440s]        Fanout DRV: 0 (0)
[08/01 13:37:55    440s]            Glitch: 0 (0)
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Recovery Manager:
[08/01 13:37:55    440s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:37:55    440s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:37:55    440s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:37:55    440s] Checking DRV degradation...
[08/01 13:37:55    440s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:37:55    440s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3709.74M, totSessionCpu=0:07:20).
[08/01 13:37:55    440s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2829.8M, totSessionCpu=0:07:20 **
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s]   DRV Snapshot: (REF)
[08/01 13:37:55    440s]          Tran DRV: 1 (1)
[08/01 13:37:55    440s]           Cap DRV: 0 (0)
[08/01 13:37:55    440s]        Fanout DRV: 0 (0)
[08/01 13:37:55    440s]            Glitch: 0 (0)
[08/01 13:37:55    440s] Running refinePlace -preserveRouting true -hardFence false
[08/01 13:37:55    440s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3747.9M, EPOCH TIME: 1754080675.294496
[08/01 13:37:55    440s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3747.9M, EPOCH TIME: 1754080675.294538
[08/01 13:37:55    440s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3747.9M, EPOCH TIME: 1754080675.294566
[08/01 13:37:55    440s] Processing tracks to init pin-track alignment.
[08/01 13:37:55    440s] z: 2, totalTracks: 1
[08/01 13:37:55    440s] z: 4, totalTracks: 1
[08/01 13:37:55    440s] z: 6, totalTracks: 1
[08/01 13:37:55    440s] z: 8, totalTracks: 1
[08/01 13:37:55    440s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:37:55    440s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3747.9M, EPOCH TIME: 1754080675.297628
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:37:55    440s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:3747.9M, EPOCH TIME: 1754080675.301273
[08/01 13:37:55    440s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3747.9M, EPOCH TIME: 1754080675.301311
[08/01 13:37:55    440s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3747.9M, EPOCH TIME: 1754080675.301637
[08/01 13:37:55    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3747.9MB).
[08/01 13:37:55    440s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:3747.9M, EPOCH TIME: 1754080675.302143
[08/01 13:37:55    440s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:3747.9M, EPOCH TIME: 1754080675.302160
[08/01 13:37:55    440s] TDRefine: refinePlace mode is spiral
[08/01 13:37:55    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.23
[08/01 13:37:55    440s] OPERPROF:   Starting RefinePlace at level 2, MEM:3747.9M, EPOCH TIME: 1754080675.302197
[08/01 13:37:55    440s] *** Starting place_detail (0:07:20 mem=3747.9M) ***
[08/01 13:37:55    440s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:55    440s] (I)      Default pattern map key = top_default.
[08/01 13:37:55    440s] (I)      Default pattern map key = top_default.
[08/01 13:37:55    440s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3747.9M, EPOCH TIME: 1754080675.306964
[08/01 13:37:55    440s] Starting refinePlace ...
[08/01 13:37:55    440s] (I)      Default pattern map key = top_default.
[08/01 13:37:55    440s] One DDP V2 for no tweak run.
[08/01 13:37:55    440s] (I)      Default pattern map key = top_default.
[08/01 13:37:55    440s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3747.9M, EPOCH TIME: 1754080675.314724
[08/01 13:37:55    440s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:37:55    440s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3747.9M, EPOCH TIME: 1754080675.314774
[08/01 13:37:55    440s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3747.9M, EPOCH TIME: 1754080675.314834
[08/01 13:37:55    440s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3747.9M, EPOCH TIME: 1754080675.314855
[08/01 13:37:55    440s] DDP markSite nrRow 83 nrJob 83
[08/01 13:37:55    440s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3747.9M, EPOCH TIME: 1754080675.314976
[08/01 13:37:55    440s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3747.9M, EPOCH TIME: 1754080675.314993
[08/01 13:37:55    440s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:37:55    440s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3747.9MB) @(0:07:20 - 0:07:20).
[08/01 13:37:55    440s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:37:55    440s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:37:55    440s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:37:55    440s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:37:55    440s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:37:55    440s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:37:55    440s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:37:55    440s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3715.9MB) @(0:07:20 - 0:07:20).
[08/01 13:37:55    440s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:37:55    440s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3715.9MB
[08/01 13:37:55    440s] Statistics of distance of Instance movement in refine placement:
[08/01 13:37:55    440s]   maximum (X+Y) =         0.00 um
[08/01 13:37:55    440s]   mean    (X+Y) =         0.00 um
[08/01 13:37:55    440s] Total instances moved : 0
[08/01 13:37:55    440s] Summary Report:
[08/01 13:37:55    440s] Instances move: 0 (out of 6206 movable)
[08/01 13:37:55    440s] Instances flipped: 0
[08/01 13:37:55    440s] Mean displacement: 0.00 um
[08/01 13:37:55    440s] Max displacement: 0.00 um 
[08/01 13:37:55    440s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.112, REAL:0.113, MEM:3715.9M, EPOCH TIME: 1754080675.419571
[08/01 13:37:55    440s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:37:55    440s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3715.9MB
[08/01 13:37:55    440s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3715.9MB) @(0:07:20 - 0:07:20).
[08/01 13:37:55    440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.23
[08/01 13:37:55    440s] *** Finished place_detail (0:07:20 mem=3715.9M) ***
[08/01 13:37:55    440s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.118, REAL:0.119, MEM:3715.9M, EPOCH TIME: 1754080675.420806
[08/01 13:37:55    440s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3715.9M, EPOCH TIME: 1754080675.420831
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.013, MEM:3677.9M, EPOCH TIME: 1754080675.434034
[08/01 13:37:55    440s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.138, REAL:0.140, MEM:3677.9M, EPOCH TIME: 1754080675.434073
[08/01 13:37:55    440s] Latch borrow mode reset to max_borrow
[08/01 13:37:55    440s] **INFO: flowCheckPoint #33 FinalSummary
[08/01 13:37:55    440s] <optDesign CMD> Restore Using all VT Cells
[08/01 13:37:55    440s] OPTC: user 20.0
[08/01 13:37:55    440s] Reported timing to dir ./timingReports
[08/01 13:37:55    440s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2827.5M, totSessionCpu=0:07:20 **
[08/01 13:37:55    440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3677.9M, EPOCH TIME: 1754080675.641119
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:37:55    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3677.9M, EPOCH TIME: 1754080675.644890
[08/01 13:37:55    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:37:55    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:37:55    440s] Saving timing graph ...
[08/01 13:37:55    440s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_0UOGu4
[08/01 13:37:55    440s] Disk Usage:
[08/01 13:37:55    440s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:37:55    440s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082999168 25897550336  14% /home/lunayang
[08/01 13:37:55    440s] Done save timing graph
[08/01 13:37:55    440s] Disk Usage:
[08/01 13:37:55    440s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:37:55    440s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082999168 25897550336  14% /home/lunayang
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:37:55    440s] 
[08/01 13:37:55    440s] TimeStamp Deleting Cell Server End ...
[08/01 13:37:56    440s] Starting delay calculation for Hold views
[08/01 13:37:56    440s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:37:56    440s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:37:56    441s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:37:56    441s] #################################################################################
[08/01 13:37:56    441s] # Design Stage: PostRoute
[08/01 13:37:56    441s] # Design Name: top
[08/01 13:37:56    441s] # Design Mode: 45nm
[08/01 13:37:56    441s] # Analysis Mode: MMMC OCV 
[08/01 13:37:56    441s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:37:56    441s] # Signoff Settings: SI On 
[08/01 13:37:56    441s] #################################################################################
[08/01 13:37:56    441s] Setting infinite Tws ...
[08/01 13:37:56    441s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:37:56    441s] First Iteration Infinite Tw... 
[08/01 13:37:56    441s] Calculate late delays in OCV mode...
[08/01 13:37:56    441s] Calculate early delays in OCV mode...
[08/01 13:37:56    441s] Topological Sorting (REAL = 0:00:00.0, MEM = 3688.7M, InitMEM = 3688.7M)
[08/01 13:37:56    441s] Start delay calculation (fullDC) (1 T). (MEM=3688.7)
[08/01 13:37:56    441s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:37:56    441s] End AAE Lib Interpolated Model. (MEM=3700.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:57    442s] Total number of fetched objects 7477
[08/01 13:37:57    442s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:57    442s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:37:57    442s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:57    442s] End delay calculation. (MEM=3719.38 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:37:57    442s] End delay calculation (fullDC). (MEM=3719.38 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:37:57    442s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3719.4M) ***
[08/01 13:37:58    442s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.4M)
[08/01 13:37:58    442s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:37:58    442s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.4M)
[08/01 13:37:58    442s] Starting SI iteration 2
[08/01 13:37:58    442s] Calculate late delays in OCV mode...
[08/01 13:37:58    442s] Calculate early delays in OCV mode...
[08/01 13:37:58    442s] Start delay calculation (fullDC) (1 T). (MEM=3676.5)
[08/01 13:37:58    442s] End AAE Lib Interpolated Model. (MEM=3676.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:37:58    443s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:37:58    443s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:37:58    443s] Total number of fetched objects 7477
[08/01 13:37:58    443s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:37:58    443s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:37:58    443s] End delay calculation. (MEM=3721.2 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:37:58    443s] End delay calculation (fullDC). (MEM=3721.2 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 13:37:58    443s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3721.2M) ***
[08/01 13:37:58    443s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:24 mem=3721.2M)
[08/01 13:37:59    443s] Restoring timing graph ...
[08/01 13:37:59    444s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[08/01 13:37:59    444s] Done restore timing graph
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] ------------------------------------------------------------------
[08/01 13:38:00    444s]      opt_design Final SI Timing Summary
[08/01 13:38:00    444s] ------------------------------------------------------------------
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] Setup views included:
[08/01 13:38:00    444s]  nangate_view_setup 
[08/01 13:38:00    444s] Hold views included:
[08/01 13:38:00    444s]  nangate_view_hold
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:38:00    444s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:38:00    444s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:38:00    444s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:38:00    444s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:38:00    444s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:38:00    444s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:00    444s] +--------------------+---------+---------+---------+
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] +----------------+-------------------------------+------------------+
[08/01 13:38:00    444s] |                |              Real             |       Total      |
[08/01 13:38:00    444s] |    DRVs        +------------------+------------+------------------|
[08/01 13:38:00    444s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:38:00    444s] +----------------+------------------+------------+------------------+
[08/01 13:38:00    444s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:38:00    444s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:38:00    444s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:00    444s] |   max_length   [08/01 13:38:00    444s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:00    444s] +----------------+------------------+------------+------------------+
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.748531
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:00    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3743.0M, EPOCH TIME: 1754080680.752669
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] Density: 79.970%
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] ------------------------------------------------------------------
[08/01 13:38:00    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.757864
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:00    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3743.0M, EPOCH TIME: 1754080680.761402
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.766207
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:00    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3743.0M, EPOCH TIME: 1754080680.769706
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, MEM=3743.0M
[08/01 13:38:00    444s] **opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 2862.4M, totSessionCpu=0:07:24 **
[08/01 13:38:00    444s]  ReSet Options after AAE Based Opt flow 
[08/01 13:38:00    444s] *** Finished opt_design ***
[08/01 13:38:00    444s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3743.0M)
[08/01 13:38:00    444s] Info: Destroy the CCOpt slew target map.
[08/01 13:38:00    444s] clean pInstBBox. size 0
[08/01 13:38:00    444s] All LLGs are deleted
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.796630
[08/01 13:38:00    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3743.0M, EPOCH TIME: 1754080680.796676
[08/01 13:38:00    444s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:38:00    444s] UM:*                                       0.000 ns          0.028 ns  final
[08/01 13:38:00    444s] UM: Running design category ...
[08/01 13:38:00    444s] All LLGs are deleted
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.884451
[08/01 13:38:00    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3743.0M, EPOCH TIME: 1754080680.884517
[08/01 13:38:00    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.884636
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3743.0M, EPOCH TIME: 1754080680.884857
[08/01 13:38:00    444s] Max number of tech site patterns supported in site array is 256.
[08/01 13:38:00    444s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:38:00    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3743.0M, EPOCH TIME: 1754080680.887117
[08/01 13:38:00    444s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:38:00    444s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:38:00    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3743.0M, EPOCH TIME: 1754080680.888513
[08/01 13:38:00    444s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:38:00    444s] SiteArray: use 319,488 bytes
[08/01 13:38:00    444s] SiteArray: current memory after site array memory allocation 3743.0M
[08/01 13:38:00    444s] SiteArray: FP blocked sites are writable
[08/01 13:38:00    444s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3743.0M, EPOCH TIME: 1754080680.889666
[08/01 13:38:00    444s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3743.0M, EPOCH TIME: 1754080680.893039
[08/01 13:38:00    444s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:38:00    444s] Atter site array init, number of instance map data is 0.
[08/01 13:38:00    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3743.0M, EPOCH TIME: 1754080680.893529
[08/01 13:38:00    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3743.0M, EPOCH TIME: 1754080680.893762
[08/01 13:38:00    444s] All LLGs are deleted
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3743.0M, EPOCH TIME: 1754080680.895578
[08/01 13:38:00    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3743.0M, EPOCH TIME: 1754080680.895613
[08/01 13:38:00    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:38:00    444s] Summary for sequential cells identification: 
[08/01 13:38:00    444s]   Identified SBFF number: 16
[08/01 13:38:00    444s]   Identified MBFF number: 0
[08/01 13:38:00    444s]   Identified SB Latch number: 0
[08/01 13:38:00    444s]   Identified MB Latch number: 0
[08/01 13:38:00    444s]   Not identified SBFF number: 0
[08/01 13:38:00    444s]   Not identified MBFF number: 0
[08/01 13:38:00    444s]   Not identified SB Latch number: 0
[08/01 13:38:00    444s]   Not identified MB Latch number: 0
[08/01 13:38:00    444s]   Number of sequential cells which are not FFs: 13
[08/01 13:38:00    444s]  Visiting view : nangate_view_setup
[08/01 13:38:00    444s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:38:00    444s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:38:00    444s]  Visiting view : nangate_view_hold
[08/01 13:38:00    444s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:38:00    444s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:38:00    444s] TLC MultiMap info (StdDelay):
[08/01 13:38:00    444s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:38:00    444s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:38:00    444s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:38:00    444s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:38:00    444s]  Setting StdDelay to: 8.5ps
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] 	Current design flip-flop statistics
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] Single-Bit FF Count          :          582
[08/01 13:38:00    444s] Multi-Bit FF Count           :            0
[08/01 13:38:00    444s] Total Bit Count              :          582
[08/01 13:38:00    444s] Total FF Count               :          582
[08/01 13:38:00    444s] Bits Per Flop                :        1.000
[08/01 13:38:00    444s] Total Clock Pin Cap(FF)      :      521.890
[08/01 13:38:00    444s] Multibit Conversion Ratio(%) :         0.00
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s]             Multi-bit cell usage statistics
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] ============================================================
[08/01 13:38:00    444s] Sequential Multibit cells usage statistics
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] -FlipFlops              582                    0        0.00                    1.00
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] 
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] Seq_Mbit libcell              Bitwidth        Count
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] Total 0
[08/01 13:38:00    444s] ============================================================
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] Category            Num of Insts Rejected     Reasons
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:00    444s] ------------------------------------------------------------
[08/01 13:38:01    444s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:38:01    444s] UM:           46.8            582          0.000 ns          0.028 ns  route_opt_design
[08/01 13:38:01    444s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:38:01    444s] *** route_opt_design #4 [finish] : cpu/real = 0:00:19.6/0:00:21.3 (0.9), totSession cpu/real = 0:07:24.8/0:52:47.4 (0.1), mem = 3743.0M
[08/01 13:38:01    444s] 
[08/01 13:38:01    444s] =============================================================================================
[08/01 13:38:01    444s]  Final TAT Report : route_opt_design #4                                         21.18-s099_1
[08/01 13:38:01    444s] =============================================================================================
[08/01 13:38:01    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:38:01    444s] ---------------------------------------------------------------------------------------------
[08/01 13:38:01    444s] [ InitOpt                ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:38:01    444s] [ HoldOpt                ]      1   0:00:00.6  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:38:01    444s] [ ViewPruning            ]     12   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:38:01    444s] [ BuildHoldData          ]      1   0:00:00.9  (   4.2 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 13:38:01    444s] [ OptSummaryReport       ]      6   0:00:00.8  (   4.0 % )     0:00:05.3 /  0:00:04.0    0.8
[08/01 13:38:01    444s] [ DrvReport              ]      5   0:00:01.5  (   7.1 % )     0:00:01.5 /  0:00:00.3    0.2
[08/01 13:38:01    444s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:01    444s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:01    444s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:38:01    444s] [ ExtractRC              ]      1   0:00:01.2  (   5.5 % )     0:00:01.2 /  0:00:00.8    0.7
[08/01 13:38:01    444s] [ TimingUpdate           ]     19   0:00:02.1  (   9.9 % )     0:00:08.4 /  0:00:08.4    1.0
[08/01 13:38:01    444s] [ FullDelayCalc          ]      7   0:00:06.0  (  28.1 % )     0:00:06.0 /  0:00:06.0    1.0
[08/01 13:38:01    444s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:01    444s] [ GenerateReports        ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:01    444s] [ PropagateActivity      ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:01    444s] [ MISC                   ]          0:00:06.7  (  31.6 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 13:38:01    444s] ---------------------------------------------------------------------------------------------
[08/01 13:38:01    444s]  route_opt_design #4 TOTAL          0:00:21.3  ( 100.0 % )     0:00:21.3 /  0:00:19.6    0.9
[08/01 13:38:01    444s] ---------------------------------------------------------------------------------------------
[08/01 13:38:01    444s] 
[08/01 13:38:01    444s] @innovus 364> @innovus 364> route_opt_design -opt -hold

[08/01 13:38:32    445s] *** route_opt_design #5 [begin] : totSession cpu/real = 0:07:25.6/0:53:19.0 (0.1), mem = 3743.0M
[08/01 13:38:32    445s] Info: 1 threads available for lower-level modules during optimization.
[08/01 13:38:32    445s] GigaOpt running with 1 threads.
[08/01 13:38:32    445s] **INFO: Running RouteOpt Opt flow.
[08/01 13:38:32    445s] **INFO: User settings:
[08/01 13:38:39    451s] delaycal_enable_high_fanout                                                                true
[08/01 13:38:39    451s] delaycal_enable_si                                                                         true
[08/01 13:38:39    451s] delaycal_ignore_net_load                                                                   false
[08/01 13:38:39    451s] delaycal_socv_accuracy_mode                                                                low
[08/01 13:38:39    451s] setAnalysisMode -cts                                                                       postCTS
[08/01 13:38:39    451s] setAnalysisMode -skew                                                                      true
[08/01 13:38:39    451s] setDelayCalMode -engine                                                                    aae
[08/01 13:38:39    451s] design_flow_effort                                                                         extreme
[08/01 13:38:39    451s] design_power_effort                                                                        high
[08/01 13:38:39    451s] design_process_node                                                                        45
[08/01 13:38:39    451s] extract_rc_cap_table_basic                                                                 true
[08/01 13:38:39    451s] extract_rc_cap_table_extended                                                              false
[08/01 13:38:39    451s] extract_rc_coupled                                                                         true
[08/01 13:38:39    451s] extract_rc_coupling_cap_threshold                                                          0.1
[08/01 13:38:39    451s] extract_rc_engine                                                                          post_route
[08/01 13:38:39    451s] extract_rc_net_count_in_memory                                                             100000
[08/01 13:38:39    451s] extract_rc_post_route_no_clean_rcdb                                                        true
[08/01 13:38:39    451s] extract_rc_relative_cap_threshold                                                          1.0
[08/01 13:38:39    451s] extract_rc_total_cap_threshold                                                             0.0
[08/01 13:38:39    451s] opt_all_end_points                                                                         true
[08/01 13:38:39    451s] opt_area_recovery                                                                          true
[08/01 13:38:39    451s] opt_delete_insts                                                                           true
[08/01 13:38:39    451s] opt_drv_fix_max_cap                                                                        true
[08/01 13:38:39    451s] opt_drv_fix_max_tran                                                                       true
[08/01 13:38:39    451s] opt_drv_margin                                                                             0.0
[08/01 13:38:39    451s] opt_exp_flow_effort_extreme                                                                true
[08/01 13:38:39    451s] opt_fix_drv                                                                                true
[08/01 13:38:39    451s] opt_fix_fanout_load                                                                        true
[08/01 13:38:39    451s] opt_hier_trial_route_honor_read_only                                                       false
[08/01 13:38:39    451s] opt_power_effort                                                                           high
[08/01 13:38:39    451s] opt_preserve_all_sequential                                                                false
[08/01 13:38:39    451s] opt_reclaim_area_restructuring_effort                                                      high
[08/01 13:38:39    451s] opt_resize_flip_flops                                                                      true
[08/01 13:38:39    451s] opt_setup_target_slack                                                                     0.0
[08/01 13:38:39    451s] opt_useful_skew_eco_route                                                                  false
[08/01 13:38:39    451s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[08/01 13:38:39    451s] opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
[08/01 13:38:39    451s] opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
[08/01 13:38:39    451s] opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
[08/01 13:38:39    451s] opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
[08/01 13:38:39    451s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
[08/01 13:38:39    451s] setHierMode -disableArt                                                                    false
[08/01 13:38:39    451s] setHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:38:39    451s] route_design_bottom_routing_layer                                                          1
[08/01 13:38:39    451s] route_design_detail_antenna_factor                                                         1.0
[08/01 13:38:39    451s] route_design_detail_end_iteration                                                          1
[08/01 13:38:39    451s] route_design_detail_post_route_spread_wire                                                 auto
[08/01 13:38:39    451s] route_design_detail_use_multi_cut_via_effort                                               medium
[08/01 13:38:39    451s] route_design_extract_third_party_compatible                                                false
[08/01 13:38:39    451s] route_design_global_exp_timing_driven_std_delay                                            8.5
[08/01 13:38:39    451s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[08/01 13:38:39    451s] route_design_selected_net_only                                                             false
[08/01 13:38:39    451s] route_design_top_routing_layer                                                             10
[08/01 13:38:39    451s] route_design_with_eco                                                                      true
[08/01 13:38:39    451s] route_design_with_si_driven                                                                true
[08/01 13:38:39    451s] route_design_with_si_post_route_fix                                                        false
[08/01 13:38:39    451s] route_design_with_timing_driven                                                            true
[08/01 13:38:39    451s] setNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:38:39    451s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:38:39    451s] getAnalysisMode -skew                                                                      true
[08/01 13:38:39    451s] getDelayCalMode -engine                                                                    aae
[08/01 13:38:39    451s] getHierMode -disableArt                                                                    false
[08/01 13:38:39    451s] getHierMode -reportPostRouteArtTiming                                                      false
[08/01 13:38:39    451s] get_power_analysis_mode -report_power_quiet                                                true
[08/01 13:38:39    451s] getNanoRouteMode -drouteStartIteration                                                     0
[08/01 13:38:39    451s] getAnalysisMode -cts                                                                       postCTS
[08/01 13:38:39    451s] getAnalysisMode -skew                                                                      true
[08/01 13:38:39    451s] RODC: v2.7e
[08/01 13:38:39    451s] nangate_rc_typical has no qx tech file defined
[08/01 13:38:39    451s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2767.8M, totSessionCpu=0:07:32 **
[08/01 13:38:39    451s] **WARN: (IMPOPT-576):	112 nets have unplaced terms. 
[08/01 13:38:39    451s] *** InitOpt #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:31.8/0:53:25.2 (0.1), mem = 3669.0M
[08/01 13:38:39    451s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/01 13:38:39    451s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 13:38:39    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:3669.0M, EPOCH TIME: 1754080719.079816
[08/01 13:38:39    451s] Processing tracks to init pin-track alignment.
[08/01 13:38:39    451s] z: 2, totalTracks: 1
[08/01 13:38:39    451s] z: 4, totalTracks: 1
[08/01 13:38:39    451s] z: 6, totalTracks: 1
[08/01 13:38:39    451s] z: 8, totalTracks: 1
[08/01 13:38:39    451s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:38:39    451s] All LLGs are deleted
[08/01 13:38:39    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3669.0M, EPOCH TIME: 1754080719.081674
[08/01 13:38:39    451s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3669.0M, EPOCH TIME: 1754080719.081735
[08/01 13:38:39    451s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3669.0M, EPOCH TIME: 1754080719.082658
[08/01 13:38:39    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3669.0M, EPOCH TIME: 1754080719.082890
[08/01 13:38:39    451s] Max number of tech site patterns supported in site array is 256.
[08/01 13:38:39    451s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:38:39    451s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3669.0M, EPOCH TIME: 1754080719.084841
[08/01 13:38:39    451s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:38:39    451s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:38:39    451s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:3669.0M, EPOCH TIME: 1754080719.086113
[08/01 13:38:39    451s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:38:39    451s] SiteArray: use 319,488 bytes
[08/01 13:38:39    451s] SiteArray: current memory after site array memory allocation 3669.0M
[08/01 13:38:39    451s] SiteArray: FP blocked sites are writable
[08/01 13:38:39    451s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 13:38:39    451s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3669.0M, EPOCH TIME: 1754080719.087131
[08/01 13:38:39    451s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:3669.0M, EPOCH TIME: 1754080719.090226
[08/01 13:38:39    451s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:38:39    451s] Atter site array init, number of instance map data is 0.
[08/01 13:38:39    451s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3669.0M, EPOCH TIME: 1754080719.090735
[08/01 13:38:39    451s] 
[08/01 13:38:39    451s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:39    451s] OPERPROF:     Starting CMU at level 3, MEM:3669.0M, EPOCH TIME: 1754080719.091284
[08/01 13:38:39    451s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3669.0M, EPOCH TIME: 1754080719.091750
[08/01 13:38:39    451s] 
[08/01 13:38:39    451s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 13:38:39    451s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3669.0M, EPOCH TIME: 1754080719.092073
[08/01 13:38:39    451s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3669.0M, EPOCH TIME: 1754080719.092092
[08/01 13:38:39    451s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3669.0M, EPOCH TIME: 1754080719.092467
[08/01 13:38:39    451s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3669.0MB).
[08/01 13:38:39    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:3669.0M, EPOCH TIME: 1754080719.093630
[08/01 13:38:39    451s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3669.0M, EPOCH TIME: 1754080719.093666
[08/01 13:38:39    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:39    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    451s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:3624.0M, EPOCH TIME: 1754080719.111755
[08/01 13:38:39    451s] 
[08/01 13:38:39    451s] Creating Lib Analyzer ...
[08/01 13:38:39    451s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:38:39    451s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:38:39    451s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:38:39    451s] 
[08/01 13:38:39    451s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:38:39    452s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:32 mem=3630.0M
[08/01 13:38:39    452s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:32 mem=3630.0M
[08/01 13:38:39    452s] Creating Lib Analyzer, finished. 
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 13:38:39    452s] Type 'man IMPOPT-665' for more detail.
[08/01 13:38:39    452s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 13:38:39    452s] To increase the message display limit, refer to the product command reference manual.
[08/01 13:38:39    452s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[08/01 13:38:39    452s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2769.6M, totSessionCpu=0:07:32 **
[08/01 13:38:39    452s] Existing Dirty Nets : 0
[08/01 13:38:39    452s] New Signature Flow (optDesignCheckOptions) ....
[08/01 13:38:39    452s] #Taking db snapshot
[08/01 13:38:39    452s] #Taking db snapshot ... done
[08/01 13:38:39    452s]  Initial DC engine is -> aae
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s] Reset EOS DB
[08/01 13:38:39    452s] Ignoring AAE DB Resetting ...
[08/01 13:38:39    452s]  Set Options for AAE Based Opt flow 
[08/01 13:38:39    452s] *** opt_design -post_route ***
[08/01 13:38:39    452s] DRC Margin: user margin 0.0; extra margin 0
[08/01 13:38:39    452s] Setup Target Slack: user slack 0
[08/01 13:38:39    452s] Hold Target Slack: user slack 0
[08/01 13:38:39    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3666.6M, EPOCH TIME: 1754080719.336621
[08/01 13:38:39    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:39    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3666.6M, EPOCH TIME: 1754080719.339990
[08/01 13:38:39    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:39    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:39    452s] *** InitOpt #1 [finish] (route_opt_design #5) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:32.1/0:53:25.5 (0.1), mem = 3666.6M
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] =============================================================================================
[08/01 13:38:39    452s]  Step TAT Report : InitOpt #1 / route_opt_design #5                             21.18-s099_1
[08/01 13:38:39    452s] =============================================================================================
[08/01 13:38:39    452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:38:39    452s] ---------------------------------------------------------------------------------------------
[08/01 13:38:39    452s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  49.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:39    452s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:39    452s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:39    452s] [ MISC                   ]          0:00:00.2  (  50.0 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:38:39    452s] ---------------------------------------------------------------------------------------------
[08/01 13:38:39    452s]  InitOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:38:39    452s] ---------------------------------------------------------------------------------------------
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] ** INFO : this run is activating 'postRoute' automaton
[08/01 13:38:39    452s]  ReSet Options after AAE Based Opt flow 
[08/01 13:38:39    452s]  Initial DC engine is -> aae
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/01 13:38:39    452s]  
[08/01 13:38:39    452s] Reset EOS DB
[08/01 13:38:39    452s] Ignoring AAE DB Resetting ...
[08/01 13:38:39    452s]  Set Options for AAE Based Opt flow 
[08/01 13:38:39    452s] **INFO: flowCheckPoint #34 InitialSummary
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] Power view               = nangate_view_setup
[08/01 13:38:39    452s] Number of VT partitions  = 0
[08/01 13:38:39    452s] Standard cells in design = 134
[08/01 13:38:39    452s] Instances in design      = 6213
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] Instance distribution across the VT partitions:
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] Reporting took 0 sec
[08/01 13:38:39    452s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3666.609M)
[08/01 13:38:39    452s] Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
[08/01 13:38:39    452s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[08/01 13:38:39    452s] RC Extraction called in multi-corner(1) mode.
[08/01 13:38:39    452s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 13:38:39    452s] Type 'man IMPEXT-6197' for more detail.
[08/01 13:38:39    452s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[08/01 13:38:39    452s] * Layer Id             : 1 - M1
[08/01 13:38:39    452s]       Thickness        : 0.13
[08/01 13:38:39    452s]       Min Width        : 0.07
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 2 - M2
[08/01 13:38:39    452s]       Thickness        : 0.14
[08/01 13:38:39    452s]       Min Width        : 0.07
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 3 - M3
[08/01 13:38:39    452s]       Thickness        : 0.14
[08/01 13:38:39    452s]       Min Width        : 0.07
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 4 - M4
[08/01 13:38:39    452s]       Thickness        : 0.28
[08/01 13:38:39    452s]       Min Width        : 0.14
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 5 - M5
[08/01 13:38:39    452s]       Thickness        : 0.28
[08/01 13:38:39    452s]       Min Width        : 0.14
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 6 - M6
[08/01 13:38:39    452s]       Thickness        : 0.28
[08/01 13:38:39    452s]       Min Width        : 0.14
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 7 - M7
[08/01 13:38:39    452s]       Thickness        : 0.8
[08/01 13:38:39    452s]       Min Width        : 0.4
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 8 - M8
[08/01 13:38:39    452s]       Thickness        : 0.8
[08/01 13:38:39    452s]       Min Width        : 0.4
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 9 - M9
[08/01 13:38:39    452s]       Thickness        : 2
[08/01 13:38:39    452s]       Min Width        : 0.8
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] * Layer Id             : 10 - M10
[08/01 13:38:39    452s]       Thickness        : 2
[08/01 13:38:39    452s]       Min Width        : 0.8
[08/01 13:38:39    452s]       Layer Dielectric : 4.1
[08/01 13:38:39    452s] extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
[08/01 13:38:39    452s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[08/01 13:38:39    452s]       RC Corner Indexes            0   
[08/01 13:38:39    452s] Capacitance Scaling Factor   : 1.00000 
[08/01 13:38:39    452s] Coupling Cap. Scaling Factor : 1.00000 
[08/01 13:38:39    452s] Resistance Scaling Factor    : 1.00000 
[08/01 13:38:39    452s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 13:38:39    452s] Clock Res. Scaling Factor    : 1.00000 
[08/01 13:38:39    452s] Shrink Factor                : 1.00000
[08/01 13:38:39    452s] 
[08/01 13:38:39    452s] Trim Metal Layers:
[08/01 13:38:39    452s] LayerId::1 widthSet size::1
[08/01 13:38:39    452s] LayerId::2 widthSet size::1
[08/01 13:38:39    452s] LayerId::3 widthSet size::1
[08/01 13:38:39    452s] LayerId::4 widthSet size::1
[08/01 13:38:39    452s] LayerId::5 widthSet size::1
[08/01 13:38:39    452s] LayerId::6 widthSet size::1
[08/01 13:38:39    452s] LayerId::7 widthSet size::1
[08/01 13:38:39    452s] LayerId::8 widthSet size::1
[08/01 13:38:39    452s] LayerId::9 widthSet size::1
[08/01 13:38:39    452s] LayerId::10 widthSet size::1
[08/01 13:38:39    452s] eee: pegSigSF::1.070000
[08/01 13:38:39    452s] Initializing multi-corner resistance tables ...
[08/01 13:38:39    452s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:38:39    452s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:38:39    452s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:38:39    452s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:38:39    452s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:38:39    452s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:38:39    452s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:38:39    452s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:38:39    452s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:38:39    452s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:38:39    452s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:38:39    452s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3666.6M)
[08/01 13:38:39    452s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for storing RC.
[08/01 13:38:39    452s] Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3730.6M)
[08/01 13:38:39    452s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 3730.6M)
[08/01 13:38:39    452s] Number of Extracted Resistors     : 99016
[08/01 13:38:39    452s] Number of Extracted Ground Cap.   : 105880
[08/01 13:38:39    452s] Number of Extracted Coupling Cap. : 171484
[08/01 13:38:39    452s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3706.609M)
[08/01 13:38:39    452s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[08/01 13:38:39    452s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3706.6M)
[08/01 13:38:39    452s] Creating parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb_Filter.rcdb.d' for storing RC.
[08/01 13:38:40    452s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 7159 access done (mem: 3706.609M)
[08/01 13:38:40    452s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3706.609M)
[08/01 13:38:40    452s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3706.609M)
[08/01 13:38:40    452s] processing rcdb (/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d) for hinst (top) of cell (top);
[08/01 13:38:40    452s] Closing parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d': 0 access done (mem: 3706.609M)
[08/01 13:38:40    452s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3706.609M)
[08/01 13:38:40    452s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3706.609M)
[08/01 13:38:40    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3688.9M, EPOCH TIME: 1754080720.513191
[08/01 13:38:40    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] 
[08/01 13:38:40    452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:40    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3688.9M, EPOCH TIME: 1754080720.516898
[08/01 13:38:40    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:40    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] **INFO: flowCheckPoint #35 OptimizationHold
[08/01 13:38:40    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3688.9M, EPOCH TIME: 1754080720.523227
[08/01 13:38:40    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] 
[08/01 13:38:40    452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:40    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3688.9M, EPOCH TIME: 1754080720.526381
[08/01 13:38:40    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:40    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:40    452s] GigaOpt Hold Optimizer is used
[08/01 13:38:40    452s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:38:40    452s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 13:38:40    452s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[08/01 13:38:40    452s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:38:40    452s] optDesignOneStep: Power Flow
[08/01 13:38:40    452s] #InfoCS: Num dontuse cells 9, Num usable cells 126
[08/01 13:38:40    452s] Deleting Lib Analyzer.
[08/01 13:38:40    452s] Opening parasitic data file '/tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d' for reading (mem: 3688.883M)
[08/01 13:38:40    452s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3688.9M)
[08/01 13:38:40    452s] 
[08/01 13:38:40    452s] Trim Metal Layers:
[08/01 13:38:40    452s] LayerId::1 widthSet size::1
[08/01 13:38:40    452s] LayerId::2 widthSet size::1
[08/01 13:38:40    452s] LayerId::3 widthSet size::1
[08/01 13:38:40    452s] LayerId::4 widthSet size::1
[08/01 13:38:40    452s] LayerId::5 widthSet size::1
[08/01 13:38:40    452s] LayerId::6 widthSet size::1
[08/01 13:38:40    452s] LayerId::7 widthSet size::1
[08/01 13:38:40    452s] LayerId::8 widthSet size::1
[08/01 13:38:40    452s] LayerId::9 widthSet size::1
[08/01 13:38:40    452s] LayerId::10 widthSet size::1
[08/01 13:38:40    452s] eee: pegSigSF::1.070000
[08/01 13:38:40    452s] Initializing multi-corner resistance tables ...
[08/01 13:38:40    452s] eee: l::1 avDens::0.088220 usedTrk::882.200281 availTrk::10000.000000 sigTrk::882.200281
[08/01 13:38:40    452s] eee: l::2 avDens::0.210011 usedTrk::1470.078494 availTrk::7000.000000 sigTrk::1470.078494
[08/01 13:38:40    452s] eee: l::3 avDens::0.177264 usedTrk::1577.646491 availTrk::8900.000000 sigTrk::1577.646491
[08/01 13:38:40    452s] eee: l::4 avDens::0.132378 usedTrk::542.748468 availTrk::4100.000000 sigTrk::542.748468
[08/01 13:38:40    452s] eee: l::5 avDens::0.038295 usedTrk::105.311608 availTrk::2750.000000 sigTrk::105.311608
[08/01 13:38:40    452s] eee: l::6 avDens::0.028356 usedTrk::63.800000 availTrk::2250.000000 sigTrk::63.800000
[08/01 13:38:40    452s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:38:40    452s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 13:38:40    452s] eee: l::9 avDens::0.240353 usedTrk::42.061714 availTrk::175.000000 sigTrk::42.061714
[08/01 13:38:40    452s] eee: l::10 avDens::0.200668 usedTrk::150.501107 availTrk::750.000000 sigTrk::150.501107
[08/01 13:38:40    452s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268246 uaWl=1.000000 uaWlH=0.174855 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 13:38:40    452s] End AAE Lib Interpolated Model. (MEM=3688.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:40    452s] 
[08/01 13:38:40    452s] Creating Lib Analyzer ...
[08/01 13:38:40    452s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:38:40    452s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:38:40    452s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:38:40    452s] 
[08/01 13:38:40    452s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:38:40    453s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:33 mem=3688.9M
[08/01 13:38:40    453s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:33 mem=3688.9M
[08/01 13:38:40    453s] Creating Lib Analyzer, finished. 
[08/01 13:38:40    453s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:33 mem=3688.9M ***
[08/01 13:38:40    453s] *** BuildHoldData #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:33.1/0:53:26.9 (0.1), mem = 3688.9M
[08/01 13:38:40    453s] Effort level <high> specified for reg2reg path_group
[08/01 13:38:40    453s] 
[08/01 13:38:40    453s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:38:40    453s] OPTC: user 20.0
[08/01 13:38:40    453s] Deleting Lib Analyzer.
[08/01 13:38:40    453s] 
[08/01 13:38:40    453s] TimeStamp Deleting Cell Server End ...
[08/01 13:38:41    453s] Starting delay calculation for Hold views
[08/01 13:38:41    453s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:38:41    453s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:38:41    453s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:38:41    453s] #################################################################################
[08/01 13:38:41    453s] # Design Stage: PostRoute
[08/01 13:38:41    453s] # Design Name: top
[08/01 13:38:41    453s] # Design Mode: 45nm
[08/01 13:38:41    453s] # Analysis Mode: MMMC OCV 
[08/01 13:38:41    453s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:38:41    453s] # Signoff Settings: SI On 
[08/01 13:38:41    453s] #################################################################################
[08/01 13:38:41    453s] Setting infinite Tws ...
[08/01 13:38:41    453s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:38:41    453s] First Iteration Infinite Tw... 
[08/01 13:38:41    453s] Calculate late delays in OCV mode...
[08/01 13:38:41    453s] Calculate early delays in OCV mode...
[08/01 13:38:41    453s] Topological Sorting (REAL = 0:00:00.0, MEM = 3686.9M, InitMEM = 3686.9M)
[08/01 13:38:41    453s] Start delay calculation (fullDC) (1 T). (MEM=3686.88)
[08/01 13:38:41    453s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:38:41    453s] End AAE Lib Interpolated Model. (MEM=3698.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:42    455s] Total number of fetched objects 7477
[08/01 13:38:42    455s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:42    455s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:38:42    455s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:42    455s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3714.2M) ***
[08/01 13:38:42    455s] End delay calculation. (MEM=3714.19 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:38:42    455s] End delay calculation (fullDC). (MEM=3714.19 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:38:43    455s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3714.2M)
[08/01 13:38:43    455s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:38:43    455s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3714.2M)
[08/01 13:38:43    455s] 
[08/01 13:38:43    455s] Executing IPO callback for view pruning ..
[08/01 13:38:43    455s] 
[08/01 13:38:43    455s] Active hold views:
[08/01 13:38:43    455s]  nangate_view_hold
[08/01 13:38:43    455s]   Dominating endpoints: 0
[08/01 13:38:43    455s]   Dominating TNS: -0.000
[08/01 13:38:43    455s] 
[08/01 13:38:43    455s] Starting SI iteration 2
[08/01 13:38:43    455s] Calculate late delays in OCV mode...
[08/01 13:38:43    455s] Calculate early delays in OCV mode...
[08/01 13:38:43    455s] Start delay calculation (fullDC) (1 T). (MEM=3675.3)
[08/01 13:38:43    455s] End AAE Lib Interpolated Model. (MEM=3675.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:43    456s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:38:43    456s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:38:43    456s] Total number of fetched objects 7477
[08/01 13:38:43    456s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:43    456s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:38:43    456s] End delay calculation. (MEM=3685.98 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:38:43    456s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3686.0M) ***
[08/01 13:38:43    456s] End delay calculation (fullDC). (MEM=3685.98 CPU=0:00:00.5 REAL=0:00:00.0)
[08/01 13:38:43    456s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:07:36 mem=3686.0M)
[08/01 13:38:43    456s] Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:07:36 mem=3686.0M ***
[08/01 13:38:43    456s] OPTC: user 20.0
[08/01 13:38:44    456s] Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:07:37 mem=3702.0M ***
[08/01 13:38:44    456s] Starting delay calculation for Setup views
[08/01 13:38:44    456s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:38:44    456s] AAE_INFO: resetNetProps viewIdx 0 
[08/01 13:38:44    456s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:38:44    456s] #################################################################################
[08/01 13:38:44    456s] # Design Stage: PostRoute
[08/01 13:38:44    456s] # Design Name: top
[08/01 13:38:44    456s] # Design Mode: 45nm
[08/01 13:38:44    456s] # Analysis Mode: MMMC OCV 
[08/01 13:38:44    456s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:38:44    456s] # Signoff Settings: SI On 
[08/01 13:38:44    456s] #################################################################################
[08/01 13:38:44    456s] Setting infinite Tws ...
[08/01 13:38:44    456s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:38:44    456s] First Iteration Infinite Tw... 
[08/01 13:38:44    456s] Calculate early delays in OCV mode...
[08/01 13:38:44    456s] Calculate late delays in OCV mode...
[08/01 13:38:44    456s] Topological Sorting (REAL = 0:00:00.0, MEM = 3682.3M, InitMEM = 3682.3M)
[08/01 13:38:44    456s] Start delay calculation (fullDC) (1 T). (MEM=3682.26)
[08/01 13:38:44    456s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 13:38:44    456s] End AAE Lib Interpolated Model. (MEM=3693.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:46    458s] Total number of fetched objects 7477
[08/01 13:38:46    458s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:46    458s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:38:46    458s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:46    458s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 3677.9M) ***
[08/01 13:38:46    458s] End delay calculation. (MEM=3677.87 CPU=0:00:01.5 REAL=0:00:02.0)
[08/01 13:38:46    458s] End delay calculation (fullDC). (MEM=3677.87 CPU=0:00:01.6 REAL=0:00:02.0)
[08/01 13:38:46    458s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3677.9M)
[08/01 13:38:46    458s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:38:46    458s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3677.9M)
[08/01 13:38:46    458s] 
[08/01 13:38:46    458s] Executing IPO callback for view pruning ..
[08/01 13:38:46    458s] Starting SI iteration 2
[08/01 13:38:46    458s] Calculate early delays in OCV mode...
[08/01 13:38:46    458s] Calculate late delays in OCV mode...
[08/01 13:38:46    458s] Start delay calculation (fullDC) (1 T). (MEM=3642.98)
[08/01 13:38:46    458s] End AAE Lib Interpolated Model. (MEM=3642.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:46    458s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3685.7M) ***
[08/01 13:38:46    458s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
[08/01 13:38:46    458s] Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
[08/01 13:38:46    458s] Total number of fetched objects 7477
[08/01 13:38:46    458s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:46    458s] AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
[08/01 13:38:46    458s] End delay calculation. (MEM=3685.66 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:38:46    458s] End delay calculation (fullDC). (MEM=3685.66 CPU=0:00:00.1 REAL=0:00:00.0)
[08/01 13:38:46    459s] 
[08/01 13:38:46    459s] Creating Lib Analyzer ...
[08/01 13:38:46    459s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 13:38:46    459s] 
[08/01 13:38:46    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:38:46    459s] Summary for sequential cells identification: 
[08/01 13:38:46    459s]   Identified SBFF number: 16
[08/01 13:38:46    459s]   Identified MBFF number: 0
[08/01 13:38:46    459s]   Identified SB Latch number: 0
[08/01 13:38:46    459s]   Identified MB Latch number: 0
[08/01 13:38:46    459s]   Not identified SBFF number: 0
[08/01 13:38:46    459s]   Not identified MBFF number: 0
[08/01 13:38:46    459s]   Not identified SB Latch number: 0
[08/01 13:38:46    459s]   Not identified MB Latch number: 0
[08/01 13:38:46    459s]   Number of sequential cells which are not FFs: 13
[08/01 13:38:46    459s]  Visiting view : nangate_view_setup
[08/01 13:38:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:38:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:38:46    459s]  Visiting view : nangate_view_hold
[08/01 13:38:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:38:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:38:46    459s] TLC MultiMap info (StdDelay):
[08/01 13:38:46    459s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:38:46    459s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:38:46    459s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:38:46    459s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:38:46    459s]  Setting StdDelay to: 8.5ps
[08/01 13:38:46    459s] 
[08/01 13:38:46    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:38:46    459s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 13:38:46    459s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 13:38:46    459s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 13:38:46    459s] 
[08/01 13:38:46    459s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 13:38:46    459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:39 mem=3701.7M
[08/01 13:38:46    459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:39 mem=3701.7M
[08/01 13:38:46    459s] Creating Lib Analyzer, finished. 
[08/01 13:38:47    459s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:39 mem=3701.7M)
[08/01 13:38:47    459s] Done building cte setup timing graph (fixHold) cpu=0:00:06.3 real=0:00:07.0 totSessionCpu=0:07:39 mem=3701.7M ***
[08/01 13:38:47    459s] *info: category slack lower bound [L 0.0] default
[08/01 13:38:47    459s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 13:38:47    459s] --------------------------------------------------- 
[08/01 13:38:47    459s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 13:38:47    459s] --------------------------------------------------- 
[08/01 13:38:47    459s]          WNS    reg2regWNS
[08/01 13:38:47    459s]     0.028 ns      0.028 ns
[08/01 13:38:47    459s] --------------------------------------------------- 
[08/01 13:38:47    459s]   Timing/DRV Snapshot: (REF)
[08/01 13:38:47    459s]      Weighted WNS: 0.000
[08/01 13:38:47    459s]       All  PG WNS: 0.000
[08/01 13:38:47    459s]       High PG WNS: 0.000
[08/01 13:38:47    459s]       All  PG TNS: 0.000
[08/01 13:38:47    459s]       High PG TNS: 0.000
[08/01 13:38:47    459s]       Low  PG TNS: 0.000
[08/01 13:38:47    459s]          Tran DRV: 1 (1)
[08/01 13:38:47    459s]           Cap DRV: 0 (0)
[08/01 13:38:47    459s]        Fanout DRV: 0 (0)
[08/01 13:38:47    459s]            Glitch: 0 (0)
[08/01 13:38:47    459s]    Category Slack: { [L, 0.028] [H, 0.028] }
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] OPTC: m4 20.0 50.0
[08/01 13:38:47    459s] OPTC: view 50.0
[08/01 13:38:47    459s] Setting latch borrow mode to budget during optimization.
[08/01 13:38:47    459s] Footprint list for hold buffering (delay unit: ps)
[08/01 13:38:47    459s] =================================================================
[08/01 13:38:47    459s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 13:38:47    459s] ------------------------------------------------------------------
[08/01 13:38:47    459s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 13:38:47    459s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 13:38:47    459s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 13:38:47    459s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 13:38:47    459s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 13:38:47    459s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 13:38:47    459s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 13:38:47    459s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 13:38:47    459s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 13:38:47    459s] =================================================================
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 13:38:47    459s] *Info: worst delay setup view: nangate_view_setup
[08/01 13:38:47    459s] Hold Timer stdDelay =  6.0ps
[08/01 13:38:47    459s]  Visiting view : nangate_view_hold
[08/01 13:38:47    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:38:47    459s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:38:47    459s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 13:38:47    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3720.7M, EPOCH TIME: 1754080727.382439
[08/01 13:38:47    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:47    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:3720.7M, EPOCH TIME: 1754080727.386033
[08/01 13:38:47    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:47    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] ------------------------------------------------------------------
[08/01 13:38:47    459s]      Hold Opt Initial Summary
[08/01 13:38:47    459s] ------------------------------------------------------------------
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] Setup views included:
[08/01 13:38:47    459s]  nangate_view_setup
[08/01 13:38:47    459s] Hold views included:
[08/01 13:38:47    459s]  nangate_view_hold
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:38:47    459s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:38:47    459s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:38:47    459s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:38:47    459s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:38:47    459s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:38:47    459s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:47    459s] +--------------------+---------+---------+---------+
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] +----------------+-------------------------------+------------------+
[08/01 13:38:47    459s] |                |              Real             |       Total      |
[08/01 13:38:47    459s] |    DRVs        +------------------+------------+------------------|
[08/01 13:38:47    459s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:38:47    459s] +----------------+------------------+------------+------------------+
[08/01 13:38:47    459s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:38:47    459s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:38:47    459s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:47    459s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:47    459s] +----------------+------------------+------------+------------------+
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3720.7M, EPOCH TIME: 1754080727.438678
[08/01 13:38:47    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:47    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3720.7M, EPOCH TIME: 1754080727.442178
[08/01 13:38:47    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:47    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    459s] Density: 79.970%
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] ------------------------------------------------------------------
[08/01 13:38:47    459s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2783.9M, totSessionCpu=0:07:40 **
[08/01 13:38:47    459s] *** BuildHoldData #1 [finish] (route_opt_design #5) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:07:39.8/0:53:33.6 (0.1), mem = 3665.7M
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] =============================================================================================
[08/01 13:38:47    459s]  Step TAT Report : BuildHoldData #1 / route_opt_design #5                       21.18-s099_1
[08/01 13:38:47    459s] =============================================================================================
[08/01 13:38:47    459s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:38:47    459s] ---------------------------------------------------------------------------------------------
[08/01 13:38:47    459s] [ ViewPruning            ]      8   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.3    1.0
[08/01 13:38:47    459s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:47    459s] [ DrvReport              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:47    459s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:47    459s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:47    459s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:47    459s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:47    459s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:38:47    459s] [ TimingUpdate           ]      6   0:00:01.4  (  20.8 % )     0:00:05.6 /  0:00:05.6    1.0
[08/01 13:38:47    459s] [ FullDelayCalc          ]      4   0:00:03.9  (  58.1 % )     0:00:03.9 /  0:00:03.9    1.0
[08/01 13:38:47    459s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 13:38:47    459s] [ MISC                   ]          0:00:00.5  (   7.6 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 13:38:47    459s] ---------------------------------------------------------------------------------------------
[08/01 13:38:47    459s]  BuildHoldData #1 TOTAL             0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 13:38:47    459s] ---------------------------------------------------------------------------------------------
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] *** HoldOpt #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:39.8/0:53:33.6 (0.1), mem = 3665.7M
[08/01 13:38:47    459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2527177.32
[08/01 13:38:47    459s] clk(704.225MHz) CK: assigning clock clk to net clk
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] Starting Levelizing
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 10%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 20%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 30%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 40%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 50%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 60%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 70%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 80%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 90%
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] Finished Levelizing
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] Starting Activity Propagation
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 10%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 20%
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 30%
[08/01 13:38:47    459s] 
[08/01 13:38:47    459s] Finished Activity Propagation
[08/01 13:38:47    459s] 2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
[08/01 13:38:47    459s] Processing average sequential pin duty cycle 
[08/01 13:38:47    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:47    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:47    460s] #optDebug: Start CG creation (mem=3702.4M)
[08/01 13:38:47    460s]  ...initializing CG  maxDriveDist 305.242500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.524000 
[08/01 13:38:47    460s] (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgPrt (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgEgp (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgPbk (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgNrb(cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgObs (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgCon (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s]  ...processing cgPdm (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3880.5M)
[08/01 13:38:47    460s] HoldSingleBuffer minRootGain=0.000
[08/01 13:38:47    460s] HoldSingleBuffer minRootGain=0.000
[08/01 13:38:47    460s] HoldSingleBuffer minRootGain=0.000
[08/01 13:38:47    460s] HoldSingleBuffer minRootGain=0.000
[08/01 13:38:47    460s] *info: Run opt_design holdfix with 1 thread.
[08/01 13:38:47    460s] Info: 8 clock nets excluded from IPO operation.
[08/01 13:38:47    460s] --------------------------------------------------- 
[08/01 13:38:47    460s]    Hold Timing Summary  - Initial 
[08/01 13:38:47    460s] --------------------------------------------------- 
[08/01 13:38:47    460s]  Target slack:       0.0000 ns
[08/01 13:38:47    460s]  View: nangate_view_hold 
[08/01 13:38:47    460s]    WNS:      -0.7145
[08/01 13:38:47    460s]    TNS:    -258.9889
[08/01 13:38:47    460s]    VP :          582
[08/01 13:38:47    460s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:38:47    460s] --------------------------------------------------- 
[08/01 13:38:47    460s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 13:38:47    460s] ### Creating PhyDesignMc. totSessionCpu=0:07:40 mem=3899.6M
[08/01 13:38:47    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:3899.6M, EPOCH TIME: 1754080727.743299
[08/01 13:38:47    460s] Processing tracks to init pin-track alignment.
[08/01 13:38:47    460s] Info: Done creating the CCOpt slew target map.
[08/01 13:38:47    460s] z: 2, totalTracks: 1
[08/01 13:38:47    460s] z: 4, totalTracks: 1
[08/01 13:38:47    460s] z: 6, totalTracks: 1
[08/01 13:38:47    460s] z: 8, totalTracks: 1
[08/01 13:38:47    460s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:38:47    460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3899.6M, EPOCH TIME: 1754080727.746567
[08/01 13:38:47    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:38:47    460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:3899.6M, EPOCH TIME: 1754080727.750153
[08/01 13:38:47    460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3899.6M, EPOCH TIME: 1754080727.750192
[08/01 13:38:47    460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3915.6M, EPOCH TIME: 1754080727.750743
[08/01 13:38:47    460s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3915.6MB).
[08/01 13:38:47    460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:3915.6M, EPOCH TIME: 1754080727.751283
[08/01 13:38:47    460s] TotalInstCnt at PhyDesignMc Initialization: 6213
[08/01 13:38:47    460s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:40 mem=3915.6M
[08/01 13:38:47    460s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3915.6M, EPOCH TIME: 1754080727.770596
[08/01 13:38:47    460s] Found 0 hard placement blockage before merging.
[08/01 13:38:47    460s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3915.6M, EPOCH TIME: 1754080727.770694
[08/01 13:38:47    460s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s] *** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:07:40 mem=3915.6M density=79.970% ***
[08/01 13:38:47    460s] ### Creating RouteCongInterface, started
[08/01 13:38:47    460s] {MMLU 0 8 7159}
[08/01 13:38:47    460s] ### Creating LA Mngr. totSessionCpu=0:07:40 mem=3915.6M
[08/01 13:38:47    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:40 mem=3915.6M
[08/01 13:38:47    460s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:38:47    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:47    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:47    460s] *info: Hold Batch Commit is enabled
[08/01 13:38:47    460s] *info: Levelized Batch Commit is enabled
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s] Phase I ......
[08/01 13:38:47    460s] Executing transform: ECO Safe Resize
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:47    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:47    460s] Worst hold path end point:
[08/01 13:38:47    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:47    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:47    460s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:47    460s] Worst hold path end point:
[08/01 13:38:47    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:47    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s] Capturing REF for hold ...
[08/01 13:38:47    460s]    Hold Timing Snapshot: (REF)
[08/01 13:38:47    460s]              All PG WNS: -0.715
[08/01 13:38:47    460s]              All PG TNS: -258.989
[08/01 13:38:47    460s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:47    460s] Executing transform: AddBuffer + LegalResize
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:47    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:47    460s] Worst hold path end point:
[08/01 13:38:47    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:47    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:47    460s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:47    460s] Worst hold path end point:
[08/01 13:38:47    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:47    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:47    460s] 
[08/01 13:38:47    460s] Capturing REF for hold ...
[08/01 13:38:47    460s]    Hold Timing Snapshot: (REF)
[08/01 13:38:47    460s]              All PG WNS: -0.715
[08/01 13:38:47    460s]              All PG TNS: -258.989
[08/01 13:38:47    460s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:47    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]    Hold Timing Summary  - Phase I 
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]  Target slack:       0.0000 ns
[08/01 13:38:48    460s]  View: nangate_view_hold 
[08/01 13:38:48    460s]    WNS:      -0.7145
[08/01 13:38:48    460s]    TNS:    -258.9889
[08/01 13:38:48    460s]    VP :          582
[08/01 13:38:48    460s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:38:48    460s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:38:48    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:48    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:48    460s] *info: Hold Batch Commit is enabled
[08/01 13:38:48    460s] *info: Levelized Batch Commit is enabled
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Phase II ......
[08/01 13:38:48    460s] Executing transform: AddBuffer
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] Worst hold path end point:
[08/01 13:38:48    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:48    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:48    460s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:48    460s] Worst hold path end point:
[08/01 13:38:48    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:48    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:48    460s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%[08/01 13:38:48    460s] 
|   0:00:00.0|  3915.6M|
[08/01 13:38:48    460s] Capturing REF for hold ...
[08/01 13:38:48    460s]    Hold Timing Snapshot: (REF)
[08/01 13:38:48    460s]              All PG WNS: -0.715
[08/01 13:38:48    460s]              All PG TNS: -258.989
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]    Hold Timing Summary  - Phase II 
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]  Target slack:       0.0000 ns
[08/01 13:38:48    460s]  View: nangate_view_hold 
[08/01 13:38:48    460s]    WNS:      -0.7145
[08/01 13:38:48    460s]    TNS:    -258.9889
[08/01 13:38:48    460s]    VP :          582
[08/01 13:38:48    460s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:38:48    460s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:38:48    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:48    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:48    460s] *info: Hold Batch Commit is enabled
[08/01 13:38:48    460s] *info: Levelized Batch Commit is enabled
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Phase III ......
[08/01 13:38:48    460s] Executing transform: AddBuffer + LegalResize
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] Worst hold path end point:
[08/01 13:38:48    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:48    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:48    460s] |   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:48    460s] Worst hold path end point:
[08/01 13:38:48    460s]   result_reg_reg[3><0]/RN
[08/01 13:38:48    460s]     net: rst_n (nrTerm=583)
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Capturing REF for hold ...
[08/01 13:38:48    460s]    Hold Timing Snapshot: (REF)
[08/01 13:38:48    460s]              All PG WNS: -0.715
[08/01 13:38:48    460s]              All PG TNS: -258.989
[08/01 13:38:48    460s] |   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
[08/01 13:38:48    460s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]    Hold Timing Summary  - Phase III 
[08/01 13:38:48    460s] --------------------------------------------------- 
[08/01 13:38:48    460s]  Target slack:       0.0000 ns
[08/01 13:38:48    460s]  View: nangate_view_hold 
[08/01 13:38:48    460s]    WNS:      -0.7145
[08/01 13:38:48    460s]    TNS:    -258.9889
[08/01 13:38:48    460s]    VP :          582
[08/01 13:38:48    460s]    Worst hold path end point: result_reg_reg[3><0]/RN 
[08/01 13:38:48    460s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
[08/01 13:38:48    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:48    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] =======================================================================
[08/01 13:38:48    460s]                 Reasons for remaining hold violations
[08/01 13:38:48    460s] =======================================================================
[08/01 13:38:48    460s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Buffering failure reasons
[08/01 13:38:48    460s] ------------------------------------------------
[08/01 13:38:48    460s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Resizing failure reasons
[08/01 13:38:48    460s] ------------------------------------------------
[08/01 13:38:48    460s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] *** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:07:41 mem=3915.6M density=79.970% ***
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] *** Finish Post Route Hold Fixing (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:07:41 mem=3915.6M density=79.970%) ***
[08/01 13:38:48    460s] (I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
[08/01 13:38:48    460s] (I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
[08/01 13:38:48    460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2527177.32
[08/01 13:38:48    460s] **INFO: total 0 insts, 0 nets marked don't touch
[08/01 13:38:48    460s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[08/01 13:38:48    460s] **INFO: total 0 insts, 0 nets unmarked don't touch
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Deleting 0 temporary hard placement blockage(s).
[08/01 13:38:48    460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3896.5M, EPOCH TIME: 1754080728.242833
[08/01 13:38:48    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:38:48    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3812.5M, EPOCH TIME: 1754080728.255815
[08/01 13:38:48    460s] TotalInstCnt at PhyDesignMc Destruction: 6213
[08/01 13:38:48    460s] *** HoldOpt #1 [finish] (route_opt_design #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:40.6/0:53:34.5 (0.1), mem = 3812.5M
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] =============================================================================================
[08/01 13:38:48    460s]  Step TAT Report : HoldOpt #1 / route_opt_design #5                             21.18-s099_1
[08/01 13:38:48    460s] =============================================================================================
[08/01 13:38:48    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:38:48    460s] ---------------------------------------------------------------------------------------------
[08/01 13:38:48    460s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:48    460s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 13:38:48    460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 13:38:48    460s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.6
[08/01 13:38:48    460s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:38:48    460s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 13:38:48    460s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:38:48    460s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ OptEval                ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.9
[08/01 13:38:48    460s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ HoldCollectNode        ]     10   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    0.8
[08/01 13:38:48    460s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ HoldBottleneckCount    ]      5   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:38:48    460s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ TimingUpdate           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ TimingReport           ]      4   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 13:38:48    460s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:48    460s] [ PropagateActivity      ]      1   0:00:00.2  (  19.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:48    460s] [ MISC                   ]          0:00:00.2  (  28.6 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 13:38:48    460s] ---------------------------------------------------------------------------------------------
[08/01 13:38:48    460s]  HoldOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:38:48    460s] ---------------------------------------------------------------------------------------------
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Running postRoute recovery in preEcoRoute mode
[08/01 13:38:48    460s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2918.3M, totSessionCpu=0:07:41 **
[08/01 13:38:48    460s]   DRV Snapshot: (TGT)
[08/01 13:38:48    460s]          Tran DRV: 1 (1)
[08/01 13:38:48    460s]           Cap DRV: 0 (0)
[08/01 13:38:48    460s]        Fanout DRV: 0 (0)
[08/01 13:38:48    460s]            Glitch: 0 (0)
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Recovery Manager:
[08/01 13:38:48    460s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[08/01 13:38:48    460s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:38:48    460s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:38:48    460s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Checking DRV degradation...
[08/01 13:38:48    460s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/01 13:38:48    460s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3812.65M, totSessionCpu=0:07:41).
[08/01 13:38:48    460s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2918.3M, totSessionCpu=0:07:41 **
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s]   DRV Snapshot: (REF)
[08/01 13:38:48    460s]          Tran DRV: 1 (1)
[08/01 13:38:48    460s]           Cap DRV: 0 (0)
[08/01 13:38:48    460s]        Fanout DRV: 0 (0)
[08/01 13:38:48    460s]            Glitch: 0 (0)
[08/01 13:38:48    460s] Running refinePlace -preserveRouting true -hardFence false
[08/01 13:38:48    460s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3850.8M, EPOCH TIME: 1754080728.352789
[08/01 13:38:48    460s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3850.8M, EPOCH TIME: 1754080728.352831
[08/01 13:38:48    460s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3850.8M, EPOCH TIME: 1754080728.352861
[08/01 13:38:48    460s] Processing tracks to init pin-track alignment.
[08/01 13:38:48    460s] z: 2, totalTracks: 1
[08/01 13:38:48    460s] z: 4, totalTracks: 1
[08/01 13:38:48    460s] z: 6, totalTracks: 1
[08/01 13:38:48    460s] z: 8, totalTracks: 1
[08/01 13:38:48    460s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 13:38:48    460s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3850.8M, EPOCH TIME: 1754080728.356006
[08/01 13:38:48    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 13:38:48    460s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:3850.8M, EPOCH TIME: 1754080728.359682
[08/01 13:38:48    460s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3850.8M, EPOCH TIME: 1754080728.359725
[08/01 13:38:48    460s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3850.8M, EPOCH TIME: 1754080728.359923
[08/01 13:38:48    460s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3850.8MB).
[08/01 13:38:48    460s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.008, MEM:3850.8M, EPOCH TIME: 1754080728.360410
[08/01 13:38:48    460s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:3850.8M, EPOCH TIME: 1754080728.360428
[08/01 13:38:48    460s] TDRefine: refinePlace mode is spiral
[08/01 13:38:48    460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2527177.24
[08/01 13:38:48    460s] OPERPROF:   Starting RefinePlace at level 2, MEM:3850.8M, EPOCH TIME: 1754080728.360464
[08/01 13:38:48    460s] *** Starting place_detail (0:07:41 mem=3850.8M) ***
[08/01 13:38:48    460s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:48    460s] (I)      Default pattern map key = top_default.
[08/01 13:38:48    460s] (I)      Default pattern map key = top_default.
[08/01 13:38:48    460s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3850.8M, EPOCH TIME: 1754080728.365214
[08/01 13:38:48    460s] Starting refinePlace ...
[08/01 13:38:48    460s] (I)      Default pattern map key = top_default.
[08/01 13:38:48    460s] One DDP V2 for no tweak run.
[08/01 13:38:48    460s] (I)      Default pattern map key = top_default.
[08/01 13:38:48    460s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3850.8M, EPOCH TIME: 1754080728.373150
[08/01 13:38:48    460s] DDP initSite1 nrRow 83 nrJob 83
[08/01 13:38:48    460s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3850.8M, EPOCH TIME: 1754080728.373200
[08/01 13:38:48    460s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3850.8M, EPOCH TIME: 1754080728.373257
[08/01 13:38:48    460s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3850.8M, EPOCH TIME: 1754080728.373275
[08/01 13:38:48    460s] DDP markSite nrRow 83 nrJob 83
[08/01 13:38:48    460s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3850.8M, EPOCH TIME: 1754080728.373389
[08/01 13:38:48    460s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3850.8M, EPOCH TIME: 1754080728.373406
[08/01 13:38:48    460s]   Spread Effort: high, post-route mode, useDDP on.
[08/01 13:38:48    460s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3850.8MB) @(0:07:41 - 0:07:41).
[08/01 13:38:48    460s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:38:48    460s] wireLenOptFixPriorityInst 582 inst fixed
[08/01 13:38:48    460s] 
[08/01 13:38:48    460s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[08/01 13:38:48    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fc215fba790.
[08/01 13:38:48    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 13:38:48    460s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 13:38:48    460s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:38:48    460s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 13:38:48    460s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3818.8MB) @(0:07:41 - 0:07:41).
[08/01 13:38:48    460s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 13:38:48    460s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3818.8MB
[08/01 13:38:48    460s] Statistics of distance of Instance movement in refine placement:
[08/01 13:38:48    460s]   maximum (X+Y) =         0.00 um
[08/01 13:38:48    460s]   mean    (X+Y) =         0.00 um
[08/01 13:38:48    460s] Total instances moved : 0
[08/01 13:38:48    460s] Summary Report:
[08/01 13:38:48    460s] Instances move: 0 (out of 6206 movable)
[08/01 13:38:48    460s] Instances flipped: 0
[08/01 13:38:48    460s] Mean displacement: 0.00 um
[08/01 13:38:48    460s] Max displacement: 0.00 um 
[08/01 13:38:48    460s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.111, REAL:0.111, MEM:3818.8M, EPOCH TIME: 1754080728.476453
[08/01 13:38:48    460s] Total net bbox length = 5.393e+04 (2.705e+04 2.688e+04) (ext = 1.066e+04)
[08/01 13:38:48    460s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3818.8MB
[08/01 13:38:48    460s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3818.8MB) @(0:07:41 - 0:07:41).
[08/01 13:38:48    460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2527177.24
[08/01 13:38:48    460s] *** Finished place_detail (0:07:41 mem=3818.8M) ***
[08/01 13:38:48    460s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.117, REAL:0.117, MEM:3818.8M, EPOCH TIME: 1754080728.477726
[08/01 13:38:48    460s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3818.8M, EPOCH TIME: 1754080728.477747
[08/01 13:38:48    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6213).
[08/01 13:38:48    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    460s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.014, REAL:0.014, MEM:3780.8M, EPOCH TIME: 1754080728.491445
[08/01 13:38:48    460s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.138, REAL:0.139, MEM:3780.8M, EPOCH TIME: 1754080728.491490
[08/01 13:38:48    460s] Latch borrow mode reset to max_borrow
[08/01 13:38:48    461s] **INFO: flowCheckPoint #36 FinalSummary
[08/01 13:38:48    461s] <optDesign CMD> Restore Using all VT Cells
[08/01 13:38:48    461s] OPTC: user 20.0
[08/01 13:38:48    461s] Reported timing to dir ./timingReports
[08/01 13:38:48    461s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2915.6M, totSessionCpu=0:07:41 **
[08/01 13:38:48    461s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3780.8M, EPOCH TIME: 1754080728.698886
[08/01 13:38:48    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    461s] 
[08/01 13:38:48    461s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:48    461s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3780.8M, EPOCH TIME: 1754080728.702556
[08/01 13:38:48    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:48    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:48    461s] Saving timing graph ...
[08/01 13:38:48    461s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/opt_timing_graph_gxYvsg
[08/01 13:38:48    461s] Disk Usage:
[08/01 13:38:48    461s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:38:48    461s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082999424 25897550080  14% /home/lunayang
[08/01 13:38:48    461s] Done save timing graph
[08/01 13:38:48    461s] Disk Usage:
[08/01 13:38:48    461s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/01 13:38:48    461s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4082999424 25897550080  14% /home/lunayang
[08/01 13:38:48    461s] 
[08/01 13:38:48    461s] TimeStamp Deleting Cell Server Begin ...
[08/01 13:38:48    461s] 
[08/01 13:38:48    461s] TimeStamp Deleting Cell Server End ...
[08/01 13:38:49    461s] Starting delay calculation for Hold views
[08/01 13:38:49    461s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/01 13:38:49    461s] AAE_INFO: resetNetProps viewIdx 1 
[08/01 13:38:49    461s] Starting SI iteration 1 using Infinite Timing Windows
[08/01 13:38:49    461s] #################################################################################
[08/01 13:38:49    461s] # Design Stage: PostRoute
[08/01 13:38:49    461s] # Design Name: top
[08/01 13:38:49    461s] # Design Mode: 45nm
[08/01 13:38:49    461s] # Analysis Mode: MMMC OCV 
[08/01 13:38:49    461s] # Parasitics Mode: SPEF/RCDB 
[08/01 13:38:49    461s] # Signoff Settings: SI On 
[08/01 13:38:49    461s] #################################################################################
[08/01 13:38:49    461s] Setting infinite Tws ...
[08/01 13:38:49    461s] AAE_INFO: 1 threads acquired from CTE.
[08/01 13:38:49    461s] First Iteration Infinite Tw... 
[08/01 13:38:49    461s] Calculate late delays in OCV mode...
[08/01 13:38:49    461s] Calculate early delays in OCV mode...
[08/01 13:38:49    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 3791.6M, InitMEM = 3791.6M)
[08/01 13:38:49    461s] Start delay calculation (fullDC) (1 T). (MEM=3791.6)
[08/01 13:38:49    461s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 13:38:49    461s] End AAE Lib Interpolated Model. (MEM=3803.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:50    463s] Total number of fetched objects 7477
[08/01 13:38:50    463s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:50    463s] AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
[08/01 13:38:50    463s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:50    463s] End delay calculation. (MEM=3831.83 CPU=0:00:01.5 REAL=0:00:01.0)
[08/01 13:38:50    463s] End delay calculation (fullDC). (MEM=3831.83 CPU=0:00:01.6 REAL=0:00:01.0)
[08/01 13:38:50    463s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3831.8M) ***
[08/01 13:38:51    463s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.8M)
[08/01 13:38:51    463s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/01 13:38:51    463s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.8M)
[08/01 13:38:51    463s] Starting SI iteration 2
[08/01 13:38:51    463s] Calculate late delays in OCV mode...
[08/01 13:38:51    463s] Calculate early delays in OCV mode...
[08/01 13:38:51    463s] Start delay calculation (fullDC) (1 T). (MEM=3786.95)
[08/01 13:38:51    463s] End AAE Lib Interpolated Model. (MEM=3786.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 13:38:51    463s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3831.6M) ***
[08/01 13:38:51    463s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
[08/01 13:38:51    463s] Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
[08/01 13:38:51    463s] Total number of fetched objects 7477
[08/01 13:38:51    463s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 13:38:51    463s] AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
[08/01 13:38:51    463s] End delay calculation. (MEM=3831.64 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:38:51    463s] End delay calculation (fullDC). (MEM=3831.64 CPU=0:00:00.4 REAL=0:00:00.0)
[08/01 13:38:51    464s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:44 mem=3831.6M)
[08/01 13:38:52    464s] Restoring timing graph ...
[08/01 13:38:52    464s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[08/01 13:38:52    464s] Done restore timing graph
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] ------------------------------------------------------------------
[08/01 13:38:53    464s]      opt_design Final SI Timing Summary
[08/01 13:38:53    464s] ------------------------------------------------------------------
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] Setup views included:
[08/01 13:38:53    464s]  nangate_view_setup 
[08/01 13:38:53    464s] Hold views included:
[08/01 13:38:53    464s]  nangate_view_hold
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] |     Setup mode     |   all   | reg2reg | default |
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] |           WNS (ns):|  0.028  |  0.028  |  0.169  |
[08/01 13:38:53    464s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 13:38:53    464s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 13:38:53    464s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] |     Hold mode      |   all   | reg2reg | default |
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] |           WNS (ns):| -0.714  |  0.000  | -0.714  |
[08/01 13:38:53    464s] |           TNS (ns):|-258.989 |  0.000  |-258.989 |
[08/01 13:38:53    464s] |    Violating Paths:|   582   |    0    |   582   |
[08/01 13:38:53    464s] |          All Paths:|  1228   |   582   |   811   |
[08/01 13:38:53    464s] +--------------------+---------+---------+---------+
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] +----------------+-------------------------------+------------------+
[08/01 13:38:53    464s] |                |              Real             |       Total      |
[08/01 13:38:53    464s] |    DRVs        +------------------+------------+------------------|
[08/01 13:38:53    464s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 13:38:53    464s] +----------------+------------------+------------+------------------+
[08/01 13:38:53    464s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 13:38:53    464s] |   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
[08/01 13:38:53    464s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:53    464s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 13:38:53    464s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 13:38:53    464s] +----------------+------------------+------------+------------------+
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.721787
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:53    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:3853.4M, EPOCH TIME: 1754080733.725379
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] Density: 79.970%
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s] ------------------------------------------------------------------
[08/01 13:38:53    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.729789
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:53    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3853.4M, EPOCH TIME: 1754080733.733191
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.737125
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] 
[08/01 13:38:53    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 13:38:53    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:3853.4M, EPOCH TIME: 1754080733.740462
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] *** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, MEM=3853.4M
[08/01 13:38:53    464s] **opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 2947.1M, totSessionCpu=0:07:45 **
[08/01 13:38:53    464s]  ReSet Options after AAE Based Opt flow 
[08/01 13:38:53    464s] *** Finished opt_design ***
[08/01 13:38:53    464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3853.4M)
[08/01 13:38:53    464s] Info: Destroy the CCOpt slew target map.
[08/01 13:38:53    464s] clean pInstBBox. size 0
[08/01 13:38:53    464s] All LLGs are deleted
[08/01 13:38:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.764376
[08/01 13:38:53    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3853.4M, EPOCH TIME: 1754080733.764431
[08/01 13:38:53    465s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:38:53    465s] UM:*                                       0.000 ns          0.028 ns  final
[08/01 13:38:53    465s] UM: Running design category ...
[08/01 13:38:53    465s] All LLGs are deleted
[08/01 13:38:53    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.853950
[08/01 13:38:53    465s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3853.4M, EPOCH TIME: 1754080733.854017
[08/01 13:38:53    465s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.854129
[08/01 13:38:53    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3853.4M, EPOCH TIME: 1754080733.854328
[08/01 13:38:53    465s] Max number of tech site patterns supported in site array is 256.
[08/01 13:38:53    465s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 13:38:53    465s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3853.4M, EPOCH TIME: 1754080733.856499
[08/01 13:38:53    465s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 13:38:53    465s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 13:38:53    465s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:3853.4M, EPOCH TIME: 1754080733.857870
[08/01 13:38:53    465s] SiteArray: non-trimmed site array dimensions = 83 x 616
[08/01 13:38:53    465s] SiteArray: use 319,488 bytes
[08/01 13:38:53    465s] SiteArray: current memory after site array memory allocation 3853.4M
[08/01 13:38:53    465s] SiteArray: FP blocked sites are writable
[08/01 13:38:53    465s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3853.4M, EPOCH TIME: 1754080733.858922
[08/01 13:38:53    465s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:3853.4M, EPOCH TIME: 1754080733.862089
[08/01 13:38:53    465s] SiteArray: number of non floorplan blocked sites for llg default is 51128
[08/01 13:38:53    465s] Atter site array init, number of instance map data is 0.
[08/01 13:38:53    465s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3853.4M, EPOCH TIME: 1754080733.862577
[08/01 13:38:53    465s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3853.4M, EPOCH TIME: 1754080733.862804
[08/01 13:38:53    465s] All LLGs are deleted
[08/01 13:38:53    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[08/01 13:38:53    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3853.4M, EPOCH TIME: 1754080733.864702
[08/01 13:38:53    465s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3853.4M, EPOCH TIME: 1754080733.864735
[08/01 13:38:53    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 13:38:53    465s] 
[08/01 13:38:53    465s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 13:38:53    465s] Summary for sequential cells identification: 
[08/01 13:38:53    465s]   Identified SBFF number: 16
[08/01 13:38:53    465s]   Identified MBFF number: 0
[08/01 13:38:53    465s]   Identified SB Latch number: 0
[08/01 13:38:53    465s]   Identified MB Latch number: 0
[08/01 13:38:53    465s]   Not identified SBFF number: 0
[08/01 13:38:53    465s]   Not identified MBFF number: 0
[08/01 13:38:53    465s]   Not identified SB Latch number: 0
[08/01 13:38:53    465s]   Not identified MB Latch number: 0
[08/01 13:38:53    465s]   Number of sequential cells which are not FFs: 13
[08/01 13:38:53    465s]  Visiting view : nangate_view_setup
[08/01 13:38:53    465s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 13:38:53    465s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 13:38:53    465s]  Visiting view : nangate_view_hold
[08/01 13:38:53    465s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 13:38:53    465s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 13:38:53    465s] TLC MultiMap info (StdDelay):
[08/01 13:38:53    465s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 13:38:53    465s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 13:38:53    465s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 13:38:53    465s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 13:38:53    465s]  Setting StdDelay to: 8.5ps
[08/01 13:38:53    465s] 
[08/01 13:38:53    465s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] 	Current design flip-flop statistics
[08/01 13:38:53    465s] 
[08/01 13:38:53    465s] Single-Bit FF Count          :          582
[08/01 13:38:53    465s] Multi-Bit FF Count           :            0
[08/01 13:38:53    465s] Total Bit Count              :          582
[08/01 13:38:53    465s] Total FF Count               :          582
[08/01 13:38:53    465s] Bits Per Flop                :        1.000
[08/01 13:38:53    465s] Total Clock Pin Cap(FF)      :      521.890
[08/01 13:38:53    465s] Multibit Conversion Ratio(%) :         0.00
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s]             Multi-bit cell usage statistics
[08/01 13:38:53    465s] 
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] ============================================================
[08/01 13:38:53    465s] Sequential Multibit cells usage statistics
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] -FlipFlops              582                    0        0.00                    1.00
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] 
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] Seq_Mbit libcell              Bitwidth        Count
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] Total 0
[08/01 13:38:53    465s] ============================================================
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] Category            Num of Insts Rejected     Reasons
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:53    465s] ------------------------------------------------------------
[08/01 13:38:54    465s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 13:38:54    465s] UM:          20.56             53          0.000 ns          0.028 ns  route_opt_design
[08/01 13:38:54    465s] Info: pop threads available for lower-level modules during optimization.
[08/01 13:38:54    465s] *** route_opt_design #5 [finish] : cpu/real = 0:00:19.8/0:00:21.3 (0.9), totSession cpu/real = 0:07:45.4/0:53:40.4 (0.1), mem = 3853.4M
[08/01 13:38:54    465s] 
[08/01 13:38:54    465s] =============================================================================================
[08/01 13:38:54    465s]  Final TAT Report : route_opt_design #5                                         21.18-s099_1
[08/01 13:38:54    465s] =============================================================================================
[08/01 13:38:54    465s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 13:38:54    465s] ---------------------------------------------------------------------------------------------
[08/01 13:38:54    465s] [ InitOpt                ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 13:38:54    465s] [ HoldOpt                ]      1   0:00:00.6  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 13:38:54    465s] [ ViewPruning            ]     12   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.3    1.0
[08/01 13:38:54    465s] [ BuildHoldData          ]      1   0:00:00.9  (   4.3 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 13:38:54    465s] [ OptSummaryReport       ]      6   0:00:00.9  (   4.0 % )     0:00:05.2 /  0:00:04.1    0.8
[08/01 13:38:54    465s] [ DrvReport              ]      5   0:00:01.4  (   6.6 % )     0:00:01.4 /  0:00:00.3    0.2
[08/01 13:38:54    465s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 13:38:54    465s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:54    465s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 13:38:54    465s] [ ExtractRC              ]      1   0:00:01.2  (   5.5 % )     0:00:01.2 /  0:00:00.8    0.7
[08/01 13:38:54    465s] [ TimingUpdate           ]     19   0:00:02.2  (  10.5 % )     0:00:08.6 /  0:00:08.5    1.0
[08/01 13:38:54    465s] [ FullDelayCalc          ]      7   0:00:06.0  (  28.1 % )     0:00:06.0 /  0:00:06.0    1.0
[08/01 13:38:54    465s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.0
[08/01 13:38:54    465s] [ GenerateReports        ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 13:38:54    465s] [ PropagateActivity      ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 13:38:54    465s] [ MISC                   ]          0:00:06.7  (  31.4 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 13:38:54    465s] ---------------------------------------------------------------------------------------------
[08/01 13:38:54    465s]  route_opt_design #5 TOTAL          0:00:21.3  ( 100.0 % )     0:00:21.3 /  0:00:19.8    0.9
[08/01 13:38:54    465s] ---------------------------------------------------------------------------------------------
[08/01 13:38:54    465s] 
[08/01 13:38:54    465s] @innovus 365> @innovus 365> gui_deselect -all 
[08/15 13:02:18  30636s] @innovus 366> exit

[08/15 13:02:49  30637s] *** Memory Usage v#1 (Current mem = 3781.414M, initial mem = 503.000M) ***
[08/15 13:02:49  30637s] 
[08/15 13:02:49  30637s] *** Summary of all messages that are not suppressed in this session:
[08/15 13:02:49  30637s] Severity  ID               Count  Summary                                  
[08/15 13:02:49  30637s] ERROR     IMPSE-110            2  File '%s' line %s: %s.                   
[08/15 13:02:49  30637s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[08/15 13:02:49  30637s] ERROR     IMPDBTCL-259         2  Invalid value '%s' is provided for attri...
[08/15 13:02:49  30637s] ERROR     IMPDBTCL-247         1  '%s' is not a recognized object or root ...
[08/15 13:02:49  30637s] WARNING   IMPEXT-6197         30  The Cap table file is not specified. Thi...
[08/15 13:02:49  30637s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[08/15 13:02:49  30637s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[08/15 13:02:49  30637s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[08/15 13:02:49  30637s] WARNING   IMPEXT-3493          8  The design extraction status has been re...
[08/15 13:02:49  30637s] WARNING   IMPEXT-3032         17  Because the cap table file was not provi...
[08/15 13:02:49  30637s] ERROR     IMPSYC-194           1  Incorrect usage for command '%s'.        
[08/15 13:02:49  30637s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[08/15 13:02:49  30637s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[08/15 13:02:49  30637s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[08/15 13:02:49  30637s] WARNING   IMPOPT-576          12  %d nets have unplaced terms.             
[08/15 13:02:49  30637s] ERROR     IMPOPT-608           3  Design is not routed yet.                
[08/15 13:02:49  30637s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/15 13:02:49  30637s] WARNING   IMPOPT-665        1344  %s : Net has unplaced terms or is connec...
[08/15 13:02:49  30637s] WARNING   IMPOPT-7320          8  Glitch fixing is enabled but glitch repo...
[08/15 13:02:49  30637s] ERROR     IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/15 13:02:49  30637s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/15 13:02:49  30637s] WARNING   IMPOPT-7139          1  'set_db extract_rc_coupled false' has be...
[08/15 13:02:49  30637s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[08/15 13:02:49  30637s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[08/15 13:02:49  30637s] WARNING   NRDB-665             1  NET %s has a %s routed segment whose one...
[08/15 13:02:49  30637s] WARNING   NRDB-856             5  %s around %s of %s %s on %s %s is off %s...
[08/15 13:02:49  30637s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[08/15 13:02:49  30637s] WARNING   NRIF-78              1  The option route_design_with_eco combine...
[08/15 13:02:49  30637s] WARNING   NRIF-89              7  Option -select(ed) or setNanoRouteMode -...
[08/15 13:02:49  30637s] WARNING   NRIF-90              3  Option set_db route_design_bottom_routin...
[08/15 13:02:49  30637s] WARNING   NRIF-91              3  Option set_db route_design_top_routing_l...
[08/15 13:02:49  30637s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[08/15 13:02:49  30637s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[08/15 13:02:49  30637s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[08/15 13:02:49  30637s] ERROR     TCLCMD-1120          1  Mandatory option '%s' not specified for ...
[08/15 13:02:49  30637s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[08/15 13:02:49  30637s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[08/15 13:02:49  30637s] *** Message Summary: 1508 warning(s), 12 error(s)
[08/15 13:02:49  30637s] 
[08/15 13:02:49  30637s] --- Ending "Innovus" (totcpu=8:30:38, real=336:17:37, mem=3781.4M) ---
