<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v</a>
defines: 
time_elapsed: 0.103s
ram usage: 11128 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v</a>
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:19:14: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                       : ... In instance bsg_arb_round_robin.fi2.scan
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:20:20: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                       : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:49:28: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                       : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:51:9: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                      : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:96:19: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                       : ... In instance bsg_arb_round_robin.fi2.scan
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:96:51: Size-changing cast to zero or negative size
                                                                                           : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:96:41: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                   : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:110:17: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates -2 bits.
                                                                                                    : ... In instance bsg_arb_round_robin.fi2.scan
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:24</a>:19: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:25</a>:19: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:36</a>:13: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-46" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:46</a>:12: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-46" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:46</a>:67: Extracting 4 bits from only 3 bit number
                                                                                                      : ... In instance bsg_arb_round_robin
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-46" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:46</a>:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 8 bits.
                                                                                                              : ... In instance bsg_arb_round_robin
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:47</a>:12: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-59" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:59</a>:12: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
                                                                                                                  : ... In instance bsg_arb_round_robin
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:62</a>:36: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                      : ... In instance bsg_arb_round_robin
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:62</a>:59: Operator OR expects 3 bits on the LHS, but LHS&#39;s SEL generates -1 bits.
                                                                                                              : ... In instance bsg_arb_round_robin
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:67</a>:35: Width of :+ or :- is &lt; 0: 32&#39;hfffffffe
                                                                                                      : ... In instance bsg_arb_round_robin
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:67</a>:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates -2 bits.
                                                                                                              : ... In instance bsg_arb_round_robin
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v.html#l-66" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_arb_round_robin.v:66</a>:23: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                      : ... In instance bsg_arb_round_robin
%Error: Exiting due to 5 error(s)
+ exit 1

</pre>
</body>