/* tw2968.c
 *
 * Copyright (c) 2009 Hisilicon Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program;
 *
 * 2010-02-12  Modify value of SHARPNESS Control Register[0x03] from 0x19 to 0x11, Hisilicon BVT MPP.
 * 2010-03-01  Modify value of Vertical Delay Register to 0x17, And add some interface, Hisilicon BVT MPP.
 * 2010-04-16  Output ranges are limited to 16~235 for Y and 16~239 for CbCr,to fit Hi3520/Hi3515 VIU. Hisilicon BVT MPP.
 * 2010-07-23  Add function for setting audio format. Hisilicon BVT MPP.
 */


#include <linux/kernel.h>
#include <linux/version.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/errno.h>
#include <linux/fcntl.h>
#include <linux/mm.h>
#include <linux/miscdevice.h>
#include <linux/proc_fs.h>

#include <linux/fs.h>
#include <linux/slab.h>
#include <linux/init.h>
#include <asm/uaccess.h>
//#include <asm/hardware.h>
#include <asm/io.h>
#include <asm/system.h>
#include <linux/interrupt.h>
#include <linux/ioport.h>
#include <linux/string.h>
#include <linux/list.h>
//#include <asm/semaphore.h>
#include <asm/delay.h>
#include <linux/timer.h>
#include <linux/delay.h>
#include <linux/proc_fs.h>
#include <linux/poll.h>
//#include <asm/hardware.h>
#include <asm/bitops.h>
#include <asm/uaccess.h>
#include <asm/irq.h>
#include <linux/moduleparam.h>
#include <linux/ioport.h>
#include <linux/interrupt.h>


#include <linux/i2c.h>
#include <linux/i2c-dev.h>

#include "tw2968_def.h"
#include "tw2968.h"


static int norm = TW2968_PAL;

static int chips = 1;

#define TW2968A_I2C_ADDR 	0x50
#define TW2968B_I2C_ADDR 	0x54
#define TW2968C_I2C_ADDR 	0x52
#define TW2968D_I2C_ADDR 	0x56

#ifdef hi3515
unsigned char tw2968_i2c_addr[] = {0x50, 0x52};
#else
unsigned char tw2968_i2c_addr[] = { TW2968A_I2C_ADDR,
                                    TW2968B_I2C_ADDR,
                                    TW2968C_I2C_ADDR,
                                    TW2968D_I2C_ADDR};
#endif


#define TW2968_I2C_ADDR(chip_id)    (tw2968_i2c_addr[chip_id])

#define TW2968_INVALID_CHIPID(ChnNo) ((ChnNo) >= chips)





static struct i2c_board_info hi_info =
{
    I2C_BOARD_INFO("tw2968", 0x50),
};

static struct i2c_client* tw2968_client;

void __I2CWriteByte8(unsigned char chip_addr, unsigned char reg_addr, unsigned char value)
{
    int ret;
    unsigned char buf[2];
    struct i2c_client* client = tw2968_client;

    tw2968_client->addr = chip_addr;

    buf[0] = reg_addr;
    buf[1] = value;

    ret = i2c_master_send(client, buf, 2);
	udelay(300);
    //return ret;
}

unsigned char __I2CReadByte8(unsigned char chip_addr, unsigned char reg_addr)
{
    int ret_data = 0xFF;
    int ret;
    struct i2c_client* client = tw2968_client;
    unsigned char buf[2];

    tw2968_client->addr = chip_addr;

    buf[0] = reg_addr;
    ret = i2c_master_recv(client, buf, 1);
    if (ret >= 0)
    {
        ret_data = buf[0];
    }
    return ret_data;
}



static int i2c_client_init(void)
{
    struct i2c_adapter* i2c_adap;

    // use i2c2
    //i2c_adap = i2c_get_adapter(2);
    i2c_adap = i2c_get_adapter(0);
    tw2968_client = i2c_new_device(i2c_adap, &hi_info);
    i2c_put_adapter(i2c_adap);

    return 0;
}

static void i2c_client_exit(void)
{
    i2c_unregister_device(tw2968_client);
}

static unsigned char tw2968_byte_write(unsigned char chip_addr,
										     unsigned char addr     ,
										     unsigned char data     )
{

#if 0

#ifndef HI_FPGA
    gpio_i2c_write(chip_addr,addr,data);
#else

    if (TW2968A_I2C_ADDR == chip_addr || TW2968B_I2C_ADDR == chip_addr)
    {
        gpio_i2c_write(chip_addr,addr,data);
    }
    else
    {
        gpio_i2c1_write(chip_addr,addr,data);
    }

#endif
#else
    //gpio_i2c_write(chip_addr,addr,data);
    I2CWriteByte(chip_addr,addr,data);
#endif


	return 0;
}

static unsigned char tw2968_byte_read(unsigned char chip_addr, unsigned char addr)
{

#if 0
#ifndef HI_FPGA
    return gpio_i2c_read(chip_addr,addr);
#else
    if (TW2968A_I2C_ADDR == chip_addr || TW2968B_I2C_ADDR == chip_addr)
    {
        return gpio_i2c_read(chip_addr,addr);
    }
    else
    {
        return gpio_i2c1_read(chip_addr,addr);
    }
#endif

#else
    return I2CReadByte(chip_addr,addr);//gpio_i2c_read(chip_addr,addr);
#endif
}


static void tw2968_write_table(unsigned char chip_addr,
		unsigned char addr, unsigned char *tbl_ptr, unsigned char tbl_cnt)
{
	unsigned char i = 0;

	for(i = 0; i < tbl_cnt; i ++)
	{
		tw2968_byte_write(chip_addr, (addr + i), *(tbl_ptr + i));
	}
}


#if 0
static void tw2968_read_table(unsigned char chip_addr,
						unsigned char addr, unsigned char reg_num)
{
	unsigned char i = 0, temp = 0;

	for(i = 0; i < reg_num; i++ )
	{
		temp = tw2968_byte_read(chip_addr, addr + i);
		printk("reg 0x%02x=0x%02x,", addr + i, temp);
		if(((i + 1) % 4) == 0)
		{
			printk("\n");
		}
	}
}
#endif


int tw2968_open(struct inode * inode, struct file * file)
{
	return 0;
}

int tw2968_close(struct inode * inode, struct file * file)
{
	return 0;
}

static int tw2968_set_work_mode_1d1(unsigned chip_addr, unsigned char ch)
{
    /* Video Channel Output Control*/
    /* One Channel ITU0R BT.656 */
    tw2968_byte_write(chip_addr, 0xe7, 0x00);

    /* Output Enable Control and Clock Output Control */
    /* CLKN O1 27M */
    tw2968_byte_write(chip_addr, 0xfa, 0x40);
    //printk("tw2968 0x%x set to 1d1 mode ok\n", chip_addr);
    return 0;
}

static int tw2968_set_work_mode_4d1(unsigned chip_addr, unsigned char ch)
{
    /* Video Channel Output Control*/
    /* Four Channel ITU0R BT.656 Time-multiplexed format output*/
    tw2968_byte_write(chip_addr, 0xe7, 0xaa);

    /* Output Enable Control and Clock Output Control */
    /* 144MHz clock output*/
    tw2968_byte_write(chip_addr, 0xfa, 0x4a);
    printk("tw2968 0x%x set to 4d1 mode ok\n", chip_addr);

    return 0;
}

static int tw2968_set_work_mode_2d1(unsigned chip_addr, unsigned char ch)
{
    /* Video Channel Output Control*/
    /* Two Channel ITU0R BT.656 Time-multiplexed format output*/
    tw2968_byte_write(chip_addr, 0xe7, 0x55); /* 0xE7 for TW2968 */

    /* Output Enable Control and Clock Output Control */
    /* 72MHz clock output*/
    tw2968_byte_write(chip_addr, 0xfa, 0x45);/* CLKNO1 pin/CLKPO1 pin */
    printk("tw2968 0x%x set to 2d1 mode ok\n", chip_addr);

    return 0;
}


static int tw2968_set_video_norm(unsigned char addr, unsigned char mode)
{
    int i;

    udelay(50);
	
    if (TW2968_PAL == mode) //For WD1 only
	{
        for (i=0; i<4; i++)
        {
           tw2968_byte_write(addr, 0x0e + 0x10*i, 0x01);/* PAL (B,D,G,H,I) */
	       //modify_frank
	//     tw2968_byte_write(addr, 0x0e + 0x10*i, 0x07);/* Auto detection */
	     
// 						tw2968_byte_write(addr, 0x07 + 0x10*i, 0x13);/* Cropping Register,			High */	/* D1 PAL:0x12 */
//            tw2968_byte_write(addr, 0x08 + 0x10*i, 0x18);/* Vertical Delay Register   , Low  */
//            tw2968_byte_write(addr, 0x09 + 0x10*i, 0x20);/* Vertical Active Register  , Low  */
//            tw2968_byte_write(addr, 0x0a + 0x10*i, 0x08);/* Horizontal Delay Register , Low  */
//            tw2968_byte_write(addr, 0x0b + 0x10*i, 0xc0);/* Horizontal Active Register, Low  */
            
             tw2968_byte_write(addr, 0x07 + 0x10*i, 0x13);/* Cropping Register,			High */	/* D1 PAL:0x12 */
            tw2968_byte_write(addr, 0x08 + 0x10*i, 0x18);/* Vertical Delay Register   , Low  */
            tw2968_byte_write(addr, 0x09 + 0x10*i, 0x20);/* Vertical Active Register  , Low  */
            tw2968_byte_write(addr, 0x0a + 0x10*i, 0x12);/* Horizontal Delay Register , Low  *///02-----c4±È½ÏºÃ
            tw2968_byte_write(addr, 0x0b + 0x10*i, 0xc4);/* Horizontal Active Register, Low  */
        }

        printk("tw2968 0x%x set to PAL mode ok!!!!! \n", addr);

	}
	else if (TW2968_NTSC == mode)
	{
        for (i=0; i<4; i++)
        {
            //tw2968_byte_write(addr, 0x0e + 0x10*i, 0x00);/* NTSC(M) */
            tw2968_byte_write(addr, 0x0e + 0x10*i, 0x07);/* Auto detection */

            tw2968_byte_write(addr, 0x07 + 0x10*i, 0x03);/* Cropping Register,			High */	/* D1 NTSC:0x02 */
            tw2968_byte_write(addr, 0x08 + 0x10*i, 0x12);/* Vertical Delay Register, Low  */
            tw2968_byte_write(addr, 0x09 + 0x10*i, 0xf0);/* Vertical Active Register, Low */
            tw2968_byte_write(addr, 0x0a + 0x10*i, 0x08);/* Horizontal Delay Register, Low */
            tw2968_byte_write(addr, 0x0b + 0x10*i, 0xc0);/* Horizontal Active Register,	Low  */	/* D1 NTSC:0xC0 */
        }

        printk("tw2968 0x%x set to NTSC mode ok! \n", addr);
	}
    else
    {
        printk("tw2968 not support this video norm : %d\n", addr);
        return -1;
    }
    udelay(50);
    return 0;
}

//static int tw2968_set_audio_samplerate(tw2968_audio_samplerate samplerate)
int tw2968_set_audio_samplerate(tw2968_audio_samplerate samplerate)
{
    int temp, val;

    switch (samplerate)
    {
        case TW2968_SAMPLE_RATE_8000:
            val = 0x00;
            break;
        case TW2968_SAMPLE_RATE_16000:
            val = 0x01;
            break;
        case TW2968_SAMPLE_RATE_32000:
            val = 0x02;
            break;
        case TW2968_SAMPLE_RATE_44100:
            val = 0x03;
            break;
        case TW2968_SAMPLE_RATE_48000:
            val = 0x04;
            break;
        default:
            printk("not support this samplerate:%d \n", samplerate);
            return -1;
    }

    /* NOTES:320xfs mode: AIN5MD=1,AFS384=0. 44.1kHz/48kHz are not supported */

    /* ACKI control is automatically set up by AFMD register values [3] */
    temp = tw2968_byte_read(TW2968A_I2C_ADDR, 0x70);
    temp &= ~0x08;
    temp |= 0x1<<3;
    tw2968_byte_write(TW2968A_I2C_ADDR,  0x70, temp);

    /* AFAUTO control mode 0x70 [2:0] */
    temp = tw2968_byte_read(TW2968A_I2C_ADDR, 0x70);
    temp &= ~0x07;
    temp |= val;
    tw2968_byte_write(TW2968A_I2C_ADDR,  0x70, temp);

    if (TW2968_SAMPLE_RATE_8000 == samplerate)
    {
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE1, 0xc0);
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE2, 0xaa);
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE3, 0xaa);
    }
    else
    {
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE1, 0xe0);
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE2, 0xbb);
        tw2968_byte_write(TW2968A_I2C_ADDR, 0xE3, 0xbb);
    }

    //printk("tw2968 audio samplerate set to %d ok\n", val);
    return 0;
}
EXPORT_SYMBOL(tw2968_set_audio_samplerate);

//static int tw2968_set_audio_format(tw2968_audio_format audio_format)
int tw2968_set_audio_format(tw2968_audio_format audio_format)
{
    int i;
    unsigned char i2c_addr, temp;

    for (i = 0; i < chips; i ++)
	{
        i2c_addr = tw2968_i2c_addr[i];

        /* Define the digital serial audio data format for record
            and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.*/
        temp = tw2968_byte_read(i2c_addr, 0xd2);
        temp &= 0xbf;/* [6]*/
        temp |= (0==audio_format.format) ? 0 : 0x40;/* 0:I2S format 1:DSP format */
        tw2968_byte_write(i2c_addr, 0xd2, temp);

        /* Define the digital serial audio data format for
            playback audio on the ACLKP, ASYNP and ADATP pin.*/
        temp = tw2968_byte_read(i2c_addr, 0xdb);
        temp &= 0xf7;/* [3]*/
        temp |= (0==audio_format.format) ? 0x0 : 0x8; /* 0:I2S format 1:DSP format */
        tw2968_byte_write(i2c_addr, 0xdb, temp);
    }

    return 0;
}
EXPORT_SYMBOL(tw2968_set_audio_format);

//int tw2968_ioctl(struct inode *inode, struct file *file, unsigned int cmd, unsigned long arg)
long tw2968_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
{
    unsigned int __user *argp = (unsigned int __user *)arg;
    int i2c_addr;
    int tmp     ;
    int ret = 0 ;
	tw2968_image_adjust    analog_cfg;
    tw2968_video_norm      video_norm;
    tw2968_work_mode       work_mode ;
    tw2968_video_loss      video_loss;
    tw2968_audio_playback  audio_playback ;
    tw2968_audio_da_volume audio_da_volume;

	switch (_IOC_NR(cmd))
	{
        case _IOC_NR(TW2968_SET_WORK_MODE):
        {
            if (copy_from_user(&work_mode, argp, sizeof(tw2968_work_mode)))
    			return -1;

            i2c_addr = TW2968_I2C_ADDR(work_mode.chip);

            if (TW2968_2D1_MODE == work_mode.mode)
            {
                ret = tw2968_set_work_mode_2d1(i2c_addr, 0);
            }
            else if (TW2968_4D1_MODE == work_mode.mode)
            {
                ret = tw2968_set_work_mode_4d1(i2c_addr, 0);
            }
            else if(TW2968_1D1_MODE == work_mode.mode)
            {
                ret = tw2968_set_work_mode_1d1(i2c_addr, 0);
            }
            else
            {
                printk("now not support this work mode:%d\n", work_mode.mode);
                return -1;
            }
            break;
        }

        case _IOC_NR(TW2968_SET_VIDEO_NORM):
        {
            if (copy_from_user(&video_norm, argp, sizeof(tw2968_video_norm)))
    			return -1;
    	    if ((video_norm.mode != TW2968_NTSC) && (video_norm.mode != TW2968_PAL))
    	    {
    			printk("invalid video mode %d \n ",video_norm.mode);
    			return -1;
    	    }
            if (TW2968_INVALID_CHIPID(video_norm.chip))
            {
                printk("invalid chip id %d \n ",video_norm.chip);
    			return -1;
            }
            i2c_addr = TW2968_I2C_ADDR(video_norm.chip);
    	    ret = tw2968_set_video_norm(i2c_addr, video_norm.mode);
    	    break;
        }


        case _IOC_NR(TW2968_GET_VIDEO_NORM):
        {
            if (copy_from_user(&video_norm, argp, sizeof(tw2968_video_norm)))
    			return -1;
            i2c_addr = TW2968_I2C_ADDR(video_norm.chip);

            tmp = tw2968_byte_read(i2c_addr, 0x0e);
            tmp = (tmp >> 6) & 0x7; /* [6:4]*/

            if (0==tmp || 3==tmp)
            {
                video_norm.mode = TW2968_NTSC;
            }
            else if (1==tmp || 4==tmp || 5==tmp || 6==tmp)
            {
                video_norm.mode = TW2968_PAL;
            }
            else
            {
                video_norm.mode = TW2968_INVALID_MODE;
            }
            if (copy_to_user(argp, &video_norm, sizeof(tw2968_video_norm)))
                return -1;
    	    break;
        }

        case _IOC_NR(TW2968_GET_VIDEO_LOSS):/*get video loss state */
        {
            if (copy_from_user(&video_loss, argp, sizeof(video_loss)))
    			return -1;
            if (TW2968_INVALID_CHIPID(video_loss.chip))
            {
                printk("invalid chip id %d \n ",video_loss.chip);
    			return -1;
            }
            i2c_addr = TW2968_I2C_ADDR(video_loss.chip);

            tmp = tw2968_byte_read(i2c_addr, 0x00+video_loss.ch*0x10);
            video_loss.is_lost = (tmp >> 7) & 0x01;   /* [7] */

			if (copy_to_user(argp, &video_loss, sizeof(video_loss)))
                return -1;
			break;
		}

		case _IOC_NR(TW2968_SET_IMAGE_ADJUST):
        {
			if (copy_from_user(&analog_cfg, argp, sizeof(analog_cfg)))
			{
				return -1;
			}
			if (TW2968_INVALID_CHIPID(analog_cfg.chip))
			{
				return -1;
			}
            i2c_addr = TW2968_I2C_ADDR(analog_cfg.chip);
			if (analog_cfg.item_sel & TW2968_SET_HUE)//hue
			{
				tw2968_byte_write(i2c_addr, 0x06+analog_cfg.chn*0x10, analog_cfg.hue);
			}
			if (analog_cfg.item_sel & TW2968_SET_CONTRAST)//contrast
			{
                tw2968_byte_write(i2c_addr, 0x02+analog_cfg.chn*0x10, analog_cfg.contrast);
			}
			if (analog_cfg.item_sel & TW2968_SET_BRIGHT)//brightness
			{
                tw2968_byte_write(i2c_addr, 0x01+analog_cfg.chn*0x10, analog_cfg.brightness);
			}
			if (analog_cfg.item_sel & TW2968_SET_SATURATION)//saturation
			{
                tw2968_byte_write(i2c_addr, 0x04+analog_cfg.chn*0x10, analog_cfg.saturation);
                tw2968_byte_write(i2c_addr, 0x05+analog_cfg.chn*0x10, analog_cfg.saturation);
			}
			break;
		}

		case _IOC_NR(TW2968_GET_IMAGE_ADJUST):
        {
			if (copy_from_user(&analog_cfg, argp, sizeof(analog_cfg)))
				return -1;
			if(TW2968_INVALID_CHIPID(analog_cfg.chip))
			{
				return -1;
			}
            i2c_addr = TW2968_I2C_ADDR(analog_cfg.chip);
			if(analog_cfg.item_sel & TW2968_SET_HUE)//hue
			{
				analog_cfg.hue = tw2968_byte_read(i2c_addr, 0x06+analog_cfg.chn*0x10);
			}
			if(analog_cfg.item_sel & TW2968_SET_CONTRAST)//contrast
			{
				analog_cfg.contrast = tw2968_byte_read(i2c_addr, 0x02+analog_cfg.chn*0x10);
			}
			if(analog_cfg.item_sel & TW2968_SET_BRIGHT)//brightness
			{
				analog_cfg.brightness = tw2968_byte_read(i2c_addr, 0x01+analog_cfg.chn*0x10);
			}
			if(analog_cfg.item_sel & TW2968_SET_SATURATION)//saturation
			{
				analog_cfg.saturation = tw2968_byte_read(i2c_addr, 0x04+analog_cfg.chn*0x10);
			}
			if (copy_to_user(argp, &analog_cfg, sizeof(analog_cfg)))
                return -1;
			break;
		}
        case _IOC_NR(TW2968_SET_SAMPLE_RATE):
        {
            tw2968_audio_samplerate samplerate;

            if (copy_from_user(&samplerate, argp, sizeof(samplerate)))
		        return -1;
            ret = tw2968_set_audio_samplerate(samplerate);
            break;
        }

        case _IOC_NR(TW2968_SET_AUDIO_PLAYBACK):
        {
            if (copy_from_user(&audio_playback, argp, sizeof(tw2968_audio_playback)))
		        return -1;
		    if(TW2968_INVALID_CHIPID(audio_playback.chip))
				return -1;
            if(audio_playback.chn > 24 || audio_playback.chn < 0)
			    return -1;

            i2c_addr = TW2968_I2C_ADDR(audio_playback.chip);
            tmp = tw2968_byte_read(i2c_addr, 0xe0);
            tmp &= 0xe0;
            tmp |= audio_playback.chn;
            tw2968_byte_write(i2c_addr, 0xe0, tmp);

            break;
        }
        case _IOC_NR(TW2968_SET_AUDIO_DA_VOLUME):
        {
            if (copy_from_user(&audio_da_volume, argp, sizeof(tw2968_audio_da_volume)))
		        return -1;
		    if(TW2968_INVALID_CHIPID(audio_da_volume.chip))
				return -1;
			if(audio_da_volume.volume > 15 || audio_da_volume.volume < 0)
			    return -1;

			i2c_addr = TW2968_I2C_ADDR(audio_da_volume.chip);
            tmp = tw2968_byte_read(i2c_addr, 0xdf);
            tmp &= 0x0f;
            tmp |= (audio_da_volume.volume << 4);
            tw2968_byte_write(i2c_addr, 0xdf, tmp);

            break;
        }
        case _IOC_NR(TW2968_SET_AUDIO_FORMAT):
        {
            tw2968_audio_format audio_format;
            if (copy_from_user(&audio_format, argp, sizeof(tw2968_audio_format)))
		        return -1;
            if (audio_format.format != 0 && audio_format.format != 1)
            {
                printk("invalid audio_format:%d\n", audio_format.format);
                return -1;
            }
            tw2968_set_audio_format(audio_format);
            break;
        }
        case _IOC_NR(TW2968_READ_REG_VAL):
        {
            tw2968_reg_val reg_val;
            if (copy_from_user(&reg_val, argp, sizeof(tw2968_reg_val)))
		        return -1;

            unsigned char regAddr=((reg_val.RegVal>>8)&0xff);
            unsigned char temp  = tw2968_byte_read(tw2968_i2c_addr[0], regAddr);
            printk("cmd[0x%04x]; read reg[0x%02x] val: 0x%02x\n",reg_val.RegVal, regAddr,temp);
            reg_val.RegVal &= 0xff00;
            reg_val.RegVal |= temp;
            copy_to_user(argp, &reg_val, sizeof(tw2968_reg_val));
            break;
        }
        case _IOC_NR(TW2968_WRITE_REG_VAL):
        {
            tw2968_reg_val reg_val;
            if (copy_from_user(&reg_val, argp, sizeof(tw2968_reg_val)))
		        return -1;

            unsigned char regAddr=((reg_val.RegVal>>8)&0xff);
            unsigned char val  = reg_val.RegVal & 0xff;
            tw2968_byte_write(tw2968_i2c_addr[0], regAddr, val);
            printk("set reg[0x%02x] val: 0x%02x\n", regAddr,val);
            break;
        }
        case  _IOC_NR(TW2968_CHIP_INFO):
        {
            tw2968_Chip_Info chip;
            chip.chipNum = chips;
            copy_to_user(argp, &chip, sizeof(tw2968_Chip_Info));

            break;
        }
		default:
        {
            printk("invalid tw2968 ioctl cmd\n");
            ret = -1;
			break;
		}
	}

	return ret;
}

static void tw2968_audio_init(unsigned char chip_addr)
{
    /* Analog Power Down Control */
    //tw2968_byte_write(chip_addr, 0xCE, 0x40 );

    /* 0xD0, 0xD1, 0x7F - Analog Audio Input Gain */
    tw2968_byte_write(chip_addr, 0x7f, 0x88);/* [7:4] AIGAIN5 [3:0] MIXRATIO5 */
    tw2968_byte_write(chip_addr, 0xD0, 0x88);/* [7:4] AIGAIN2 [3:0] AIGAIN1 */
    tw2968_byte_write(chip_addr, 0xD1, 0x88);/* [7:4] AIGAIN4 [3:0] AIGAIN3 */

    /* Number of Audio to be Recorded */
    tw2968_byte_write(chip_addr, 0xD2, 0x03);/* recode: I2S format, 16 audios */


    /* playback: I2S, master, 16bit, ACLKR pin is output */
    tw2968_byte_write(chip_addr, 0xDB, 0xE1);

    /* u-Law/A-Law Output and Mix Mute Control */
    tw2968_byte_write(chip_addr, 0xDC, 0x00);/* PCM output */

    /* Mix Output Selection */
    tw2968_byte_write(chip_addr, 0xE0, 0x10);/* Select playback audio of the first stage chips*/

    /* Audio Detection Threshold, 16K typical setting value */
    tw2968_set_audio_samplerate(TW2968_SAMPLE_RATE_16000);

#if 0 // automatically set up by AFMD register values,here noNeed set
    /* Audio Clock Increment, ACKI[21:0]: 09B583h for fs = 8kHz is default. */
    tw2968_byte_write(chip_addr, 0xF0, 0x23);//0x23 0x91);/* ACKI[7:0] */
    tw2968_byte_write(chip_addr, 0xF1, 0x48);///* 0x48 0x8B ACKI[15:8] */
    tw2968_byte_write(chip_addr, 0xF2, 0x07);//0x07 0x30);/* ACKI[21:16] */
#endif
    /* [3] ACKI control is automatically set up by AFMD register values */
    /* [2:0] AFAUTO control mode. 0: 8kHz setting(default). */
	tw2968_byte_write(chip_addr, 0x70, 0x09);/* [2:0] 0:8k, 1:16k, 2:32k, 3:44.1k 4:48k */
	//tw2968_byte_write(chip_addr, 0x71, 0x60);

    /* Audio Clock Control */
    tw2968_byte_write(chip_addr, 0xF8, 0xc4);/* bit2: Loop open in ACKG block */

    /* Enable state register updating and interrupt request of audio AIN5 detection for each input*/
	tw2968_byte_write(chip_addr, 0x73, 0x00);

    /* ADATM I2S Output Select (default value)*/ /* Âó¿ËÂ¼ÒôÅäÖÃ */
    tw2968_byte_write(chip_addr, 0x7E, 0xC3);/*ÅäÖÃADATMÊä³öAIN51ÓëAIN52µÄÉùÒô¶ÔÓ¦Âß¼­Í¨µÀ0ºÍ9*/
    tw2968_byte_write(chip_addr, 0x7B, 0x15);/* Select record audio of channel 51(AIN51)*/
    tw2968_byte_write(chip_addr, 0x7C, 0x16);/* Select record audio of channel 52(AIN52)*/

    /* Audio Fs Mode Control */
    tw2968_byte_write(chip_addr, 0x89, 0x04);/* AIN5MD=1, AFS384=0 */
}

//¼¶Áª¿ØÖÆ-Ä¿Ç°Ã»ÓÐÊ¹ÓÃ¼¶Áª
static void tw2968_audio_cascade(int chip_num)
{
    int i;
    unsigned char temp;

    /* cascade */
    for (i=0; i<chip_num; i++)
    {
        tw2968_byte_write(tw2968_i2c_addr[i], 0x82, 0x00);
    }

    for (i=0; i<chip_num; i++)
    {
        /* the number of audio for record on the ADATR pin */
        temp = tw2968_byte_read(tw2968_i2c_addr[i], 0xd2);
        printk("in tw2968_audio_cascade, reg[0xd2]: 0x%02x\n", temp);
        temp &= 0xfc;/* [1:0]*/
        temp |= 0x3 ;/* 0x3 16chn */
        tw2968_byte_write(tw2968_i2c_addr[i], 0xd2, temp);

        /* SMD = b'01 */
        //temp  = tw2968_byte_read(tw2968_i2c_addr[i], 0xcf);
        //printk("in tw2968_audio_cascade, reg[0xcf]: 0x%02x\n", temp);
        //temp &= 0x3f;/* [7:6]*/
        //temp |= 0x80;/* 0x10 */ /* not 0x01*/
        //tw2968_byte_write(tw2968_i2c_addr[i], 0xcf, temp);

        /* set PB_MASTER ???? */
        temp = tw2968_byte_read(tw2968_i2c_addr[i], 0xdb);
        printk("in tw2968_audio_cascade, reg[0xdb]: 0x%02x\n", temp);
        temp &= 0xfc;
        temp |= 0x01;
        tw2968_byte_write(tw2968_i2c_addr[i], 0xdb, temp);
    }

    for (i=0; i<chip_num; i++)
    {
        /* Sequence of Audio to be Recorded */
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD3, 0x10);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD4, 0x32);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD5, 0x54);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD6, 0x76);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD7, 0x98);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD8, 0xBA);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xD9, 0xDC);
        tw2968_byte_write(tw2968_i2c_addr[i], 0xDA, 0xFE);

        /*the amplifier gain for analog audio output, default 0x80*/
        tw2968_byte_write(tw2968_i2c_addr[i], 0xDF, 0x80);

        /* Mix Ratio Value */
        //tw2968_byte_write(tw2968_i2c_addr[i], 0xDD, 0x33);
        //tw2968_byte_write(tw2968_i2c_addr[i], 0xDE, 0x33);
        //tw2968_byte_write(tw2968_i2c_addr[i], 0xDF, 0x33);
    }
}

static void tw2968_video_para(unsigned char addr)
{
	int i;
	for (i=0; i<4; i++)
	{
		 		tw2968_byte_write(addr, 0x10 * i + 0x1, 0x00);
        tw2968_byte_write(addr, 0x10 * i + 0x2, 0x64);
        tw2968_byte_write(addr, 0x10 * i + 0x3, 0x11);
        tw2968_byte_write(addr, 0x10 * i + 0x4, 0x80);
        tw2968_byte_write(addr, 0x10 * i + 0x5, 0x80);
        tw2968_byte_write(addr, 0x10 * i + 0x6, 0x00);
	}
}

static void tw2968_video_init(unsigned char addr, unsigned char mode)
{
//page 1 addr
    tw2968_set_video_norm(addr, mode);
    tw2968_video_para(addr);
//page 1 addr
		tw2968_byte_write(addr, 0x40, 0x01);
		tw2968_video_para(addr);
		tw2968_set_video_norm(addr, mode);
		tw2968_byte_write(addr, 0x40, 0x00);
	/* CLKPO,CLKPN, 4*/
    /* Output Enable Control and Clock Output Control */
//	tw2968_byte_write(addr, 0xfa, 0x40);/* CLKN O1 36M */
	tw2968_byte_write(addr, 0xfa, 0x4a);/* CLKN O1 144M */

	/* CHID*/
	//tw2968_byte_write(addr, 0x9e, 0x72);//72
    tw2968_byte_write(addr, 0x9e, 0x52);//

	/* Video Channel Output Control */
	//tw2968ÖÐÊÇccÓëcd¿ØÖÆ--wd1-960H
    tw2968_byte_write(addr, 0xcc, 0xFF);
    tw2968_byte_write(addr, 0xcd, 0xFF);
//	tw2968_byte_write(addr, 0xca, 0xaa);/* Four Channel ITU0R BT.656 Time-multiplexed */

    /* Video AGC Control */
    tw2968_byte_write(addr, 0xaa, 0x00);/* */

    /* Enable Video and Audio Detection*/
    //tw2968_byte_write(addr, 0x73, 0x01);
    tw2968_byte_write(addr, 0xFC, 0x01);

    /* Video Miscellaneous Function Control*/
    tw2968_byte_write(addr, 0xf9, 0x03);/* limit output ranges */

    /* 0xD0, 0xD1, 0x7F - Analog Audio Input Gain */
    tw2968_byte_write(addr, 0x7f, 0x80);

    /* Miscellaneous Control II */
    //tw2968_byte_write(addr, 0x96, 0xe6);/* Blue color, else set to 0xe0 */

    /*2011.8.10 l00181524, Modify 0xaf value (0x22 -> 0x0), to close vertical peaking*/
    tw2968_byte_write(addr, 0xaf, 0x0);
    tw2968_byte_write(addr, 0xb0, 0x0);


#if 1
	if (mode == TW2968_PAL)
	{
		tw2968_write_table(addr, 0xf0, tbl_pal_tw2968_8KHz, 6);
	}
	else
	{
		tw2968_write_table(addr, 0xf0, tbl_ntsc_tw2968_8KHz, 6);
	}
#endif
}


static void tw2968_comm_init(unsigned char addr)
{
    unsigned char id = 0;

    id = tw2968_byte_read(addr, 0xff);
    if (0xff == id || 0x00 == id)
    {
        chips = 0;
        printk("warning: tw2968 0x%x i2c_read err, val:0x%x!!!\n", addr, id);
        return;
    }

    printk("Info: tw chip id: 0x%02x\n",id);
    /*page0 access mode.page0 registers can be read/written.*/
    tw2968_byte_write(addr, 0x40, 0x00);
    /* Software Reset*/
    tw2968_byte_write(addr, 0x80, 0x3f);

    /* Clock PLL Control */
    /* 4x XTI input frequency.36MHz clock input mode */
    //tw2968_byte_write(addr, 0x60, 0x15);

    /* 144MHz Clock Select*/
    /* Analog Clock PLL 144MHz output is used for all  system clock source*/
    tw2968_byte_write(addr, 0x61, 0x1B);// 13


    //********************************************************
    //ÅäÖÃÊä³öÉè±¸ÓëÍ¨µÀµÄ¹ØÏµ
    tw2968_byte_write(addr, 0xE7, 0xAA);
    tw2968_byte_write(addr, 0xE8, 0x10);
    tw2968_byte_write(addr, 0xE9, 0x32);
    tw2968_byte_write(addr, 0xEA, 0x54);
    tw2968_byte_write(addr, 0xEB, 0x76);


    tw2968_byte_write(addr, 0x6F, 0xF0);
    /* Enable Video and Audio Detection*/
    tw2968_byte_write(addr, 0x40, 0x01);
    tw2968_byte_write(addr, 0xFC, 0xFF);
    tw2968_byte_write(addr, 0x40, 0x00);
    
}


static struct file_operations tw2968_fops = {
	.owner      = THIS_MODULE,
    //.ioctl      = tw2968_ioctl,
    .unlocked_ioctl  = tw2968_ioctl,
	.open       = tw2968_open,
	.release    = tw2968_close
};

static struct miscdevice tw2968_dev = {
	.minor		= MISC_DYNAMIC_MINOR,
	.name		= "tw2968dev",
	.fops  		= &tw2968_fops,
};


module_param(norm, uint, S_IRUGO);
module_param(chips, uint, S_IRUGO);


static int __init tw2968_module_init(void)
{
	int ret = 0, i = 0;
    unsigned char i2c_addr;

	/* first check the parameters*/
	if ((norm != TW2968_PAL) && (norm != TW2968_NTSC))
	{
		printk("module param norm must be PAL(%d) or NTSC(%d)\n", TW2968_PAL ,TW2968_NTSC);
		return -1;
	}
    if (chips <= 0 || chips > 4)
    {
        printk("module param chip invalid value:%d\n", chips);
		return -1;
    }

	/* register misc device*/
	ret = misc_register(&tw2968_dev);
	if (ret)
	{
		printk("ERROR: could not register tw2968 devices\n");
		return ret;
	}

    i2c_client_init();
	/* initize each tw2968*/
	for (i = 0; i < chips; i ++)
	{
        i2c_addr = tw2968_i2c_addr[0];

		tw2968_comm_init(i2c_addr);
       	//frank--
        	tw2968_video_init(i2c_addr, norm);

        	tw2968_audio_init(i2c_addr);
	}

   	 /* audio cascade */
    tw2968_audio_cascade(chips);

	printk("tw2968 driver init successful!\n");
	

	return 0;
}



static void __exit tw2968_module_exit(void)
{
	misc_deregister(&tw2968_dev);
    i2c_client_exit();
}

module_init(tw2968_module_init);
module_exit(tw2968_module_exit);

#ifdef MODULE
//#include <linux/compile.h>
#endif
MODULE_LICENSE("GPL");

