INFO:sim:172 - Generating IP...
Resolving generics for 'Bird_Down_ip'...
Applying external generics to 'Bird_Down_ip'...
Delivering associated files for 'Bird_Down_ip'...
Delivering EJava files for 'Bird_Down_ip'...
Generating implementation netlist for 'Bird_Down_ip'...
INFO:sim - Pre-processing HDL files for 'Bird_Down_ip'...
Running synthesis for 'Bird_Down_ip'
Running ngcbuild...
Writing VEO instantiation template for 'Bird_Down_ip'...
Writing Verilog behavioral simulation model for 'Bird_Down_ip'...
WARNING:sim - Overwriting existing file H:/Digital
   Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp
   /_cg/Bird_Down_ip/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Bird_Down_ip'...
Generating metadata file...
Generating ISE project file for 'Bird_Down_ip'...
Generating ISE project...
XCO file found: Bird_Down_ip.xco
XMDF file found: Bird_Down_ip_xmdf.tcl
Adding H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.asy -view all -origin_type imported
Adding H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.ngc -view all -origin_type created
Checking file "H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.ngc" for project device match ...
File "H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.ngc" device information matches project device.
Adding H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.sym -view all -origin_type imported
Adding H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "H:/Digital
   Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp
   /_cg/Bird_Down_ip.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding H:/Digital
Logic/Dino1_6/Digital_logic_design-Chrome_Dino-master/Dinosaur/ipcore_dir/tmp/_c
g/Bird_Down_ip.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Bird_Down_ip"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Bird_Down_ip'.
