// Seed: 1861562438
module module_0 (
    output wire id_0,
    output wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input supply1 id_9
);
  assign id_5 = 1;
  assign id_0 = id_7 !=? 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_3 = 1 < 1;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_3, id_6, id_3, id_5, id_3, id_5, id_1, id_3, id_0
  );
endmodule
