// Seed: 3733982771
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd57,
    parameter id_19 = 32'd44
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2 = id_1;
  logic [-1 'b0 : 1 'b0] id_3 = id_1;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  assign id_2 = id_1.id_1;
  always @(negedge -1 ^ id_1 or posedge id_1 ^ (-1 + 1 < 1) ^ id_1 ~^ !id_3) begin : LABEL_0
    disable id_4;
  end
  always @(posedge -1) begin : LABEL_1
    if (-1'b0 && ~1) begin : LABEL_2
      $unsigned(63);
      ;
    end
    id_3 = 1'b0 == 1;
  end
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  logic [7:0][1 'b0 ==  -1 : -1] id_17;
  wor id_18 = 1;
  localparam id_19 = ~1, id_20 = id_3 ^ 1, id_21 = id_16 - id_7;
  assign id_14#(
          .id_17(id_20),
          .id_16(id_20),
          .id_6 (1),
          .id_21(id_20),
          .id_21(id_19 - id_19),
          .id_6 (-1 & -1),
          .id_20(-1)
      ) = {
        !id_20, id_17[~id_19] - id_6, id_12
      };
endmodule
