#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 22 14:47:29 2020
# Process ID: 29357
# Current directory: /home/twinborn/Data/FPGA/PYNQ/Gitupload/pynq-z1/xadc_pjt
# Command line: vivado xadc_pjt.xpr
# Log file: /home/twinborn/Data/FPGA/PYNQ/Gitupload/pynq-z1/xadc_pjt/vivado.log
# Journal file: /home/twinborn/Data/FPGA/PYNQ/Gitupload/pynq-z1/xadc_pjt/vivado.jou
#-----------------------------------------------------------
start_gui
open_project xadc_pjt.xpr
INFO: [Project 1-313] Project file moved from '/home/twinborn/Data/FPGA/PYNQ/xadc_pjt' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6462.766 ; gain = 151.477 ; free physical = 5526 ; free virtual = 13537
update_compile_order -fileset sources_1
open_bd_design {/home/twinborn/Data/FPGA/PYNQ/Gitupload/pynq-z1/xadc_pjt/xadc_pjt.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <system> from BD file </home/twinborn/Data/FPGA/PYNQ/Gitupload/pynq-z1/xadc_pjt/xadc_pjt.srcs/sources_1/bd/system/system.bd>
