\hypertarget{struct_d_b_g_m_c_u___type_def}{}\doxysection{DBGMCU\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}{RESERVED4}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}{APB3\+FZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}{APB1\+LFZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}{APB1\+HFZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}{APB2\+FZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}{APB4\+FZ1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00523}{523}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}\label{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1HFZ1@{APB1HFZ1}}
\index{APB1HFZ1@{APB1HFZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1HFZ1}{APB1HFZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+HFZ1}

Debug MCU APB1\+LFZ1 freeze register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00532}{532}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}\label{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1LFZ1@{APB1LFZ1}}
\index{APB1LFZ1@{APB1LFZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1LFZ1}{APB1LFZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+LFZ1}

Debug MCU APB1\+LFZ1 freeze register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00530}{530}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}\label{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ1@{APB2FZ1}}
\index{APB2FZ1@{APB2FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZ1}{APB2FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+FZ1}

Debug MCU APB2\+FZ1 freeze register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}\label{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB3FZ1@{APB3FZ1}}
\index{APB3FZ1@{APB3FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB3FZ1}{APB3FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB3\+FZ1}

Debug MCU APB3\+FZ1 freeze register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00528}{528}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}\label{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB4FZ1@{APB4FZ1}}
\index{APB4FZ1@{APB4FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB4FZ1}{APB4FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB4\+FZ1}

Debug MCU APB4\+FZ1 freeze register, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00536}{536}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug MCU configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00526}{526}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00525}{525}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}\label{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}11\mbox{]}}

Reserved, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00527}{527}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00529}{529}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}\label{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}

Reserved, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00531}{531}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}

Reserved, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00533}{533}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}\label{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}

Reserved, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00535}{535}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
