TimeQuest Timing Analyzer report for top
Wed Oct 08 18:05:45 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 85C Model Setup Summary
  8. Slow 1000mV 85C Model Hold Summary
  9. Slow 1000mV 85C Model Recovery Summary
 10. Slow 1000mV 85C Model Removal Summary
 11. Slow 1000mV 85C Model Minimum Pulse Width Summary
 12. Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1000mV 85C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1000mV 85C Model Metastability Report
 18. Slow 1000mV 0C Model Fmax Summary
 19. Slow 1000mV 0C Model Setup Summary
 20. Slow 1000mV 0C Model Hold Summary
 21. Slow 1000mV 0C Model Recovery Summary
 22. Slow 1000mV 0C Model Removal Summary
 23. Slow 1000mV 0C Model Minimum Pulse Width Summary
 24. Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 25. Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 26. Slow 1000mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1000mV 0C Model Metastability Report
 30. Fast 1000mV 0C Model Setup Summary
 31. Fast 1000mV 0C Model Hold Summary
 32. Fast 1000mV 0C Model Recovery Summary
 33. Fast 1000mV 0C Model Removal Summary
 34. Fast 1000mV 0C Model Minimum Pulse Width Summary
 35. Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 36. Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 37. Fast 1000mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1000mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Signal Integrity Metrics (Slow 1000mv 0c Model)
 47. Signal Integrity Metrics (Slow 1000mv 85c Model)
 48. Signal Integrity Metrics (Fast 1000mv 0c Model)
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8L                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow 1000mV 85C Model Fmax Summary                 ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 233.54 MHz ; 233.54 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1000mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.282 ; -80.850       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.511 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1000mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1000mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; -3.000 ; -68.231                   ;
+--------------+--------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.282 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 4.179      ;
; -3.120 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 4.017      ;
; -3.099 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.508      ;
; -3.066 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.472      ;
; -3.066 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.472      ;
; -3.066 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.472      ;
; -3.018 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.597     ; 3.426      ;
; -3.009 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.927      ;
; -3.009 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.927      ;
; -3.009 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.927      ;
; -3.003 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.900      ;
; -3.001 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.410      ;
; -2.995 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.913      ;
; -2.994 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.912      ;
; -2.994 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.912      ;
; -2.988 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.885      ;
; -2.988 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.906      ;
; -2.988 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.906      ;
; -2.988 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.906      ;
; -2.987 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.884      ;
; -2.983 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.901      ;
; -2.982 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.900      ;
; -2.982 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.900      ;
; -2.969 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.376      ;
; -2.969 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.376      ;
; -2.969 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.376      ;
; -2.967 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.885      ;
; -2.966 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.884      ;
; -2.966 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.884      ;
; -2.965 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.372      ;
; -2.965 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.372      ;
; -2.965 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.372      ;
; -2.957 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.875      ;
; -2.957 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.875      ;
; -2.957 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.875      ;
; -2.939 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.857      ;
; -2.939 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.857      ;
; -2.939 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.857      ;
; -2.937 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.346      ;
; -2.934 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.343      ;
; -2.848 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.257      ;
; -2.843 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.250      ;
; -2.843 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.250      ;
; -2.843 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.250      ;
; -2.839 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.248      ;
; -2.835 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.755      ;
; -2.830 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.748      ;
; -2.830 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.748      ;
; -2.830 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.748      ;
; -2.830 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.750      ;
; -2.820 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.229      ;
; -2.815 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.224      ;
; -2.815 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.221      ;
; -2.815 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.221      ;
; -2.815 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.221      ;
; -2.809 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.727      ;
; -2.809 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.727      ;
; -2.809 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.727      ;
; -2.805 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.214      ;
; -2.804 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.213      ;
; -2.780 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.187      ;
; -2.779 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.188      ;
; -2.779 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.186      ;
; -2.779 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.186      ;
; -2.772 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.181      ;
; -2.771 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.668      ;
; -2.757 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.164      ;
; -2.757 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.164      ;
; -2.757 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.598     ; 3.164      ;
; -2.725 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.089     ; 3.641      ;
; -2.725 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.089     ; 3.641      ;
; -2.725 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.089     ; 3.641      ;
; -2.709 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.118      ;
; -2.707 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.116      ;
; -2.706 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.115      ;
; -2.705 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.114      ;
; -2.705 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.623      ;
; -2.705 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.623      ;
; -2.705 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.623      ;
; -2.686 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.095      ;
; -2.681 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.090      ;
; -2.679 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[25] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.576      ;
; -2.670 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.590      ;
; -2.665 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.071      ;
; -2.665 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.071      ;
; -2.665 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 3.071      ;
; -2.664 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.584      ;
; -2.655 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.064      ;
; -2.649 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.058      ;
; -2.640 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.049      ;
; -2.639 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.048      ;
; -2.629 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.526      ;
; -2.624 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.542      ;
; -2.623 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.541      ;
; -2.623 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.541      ;
; -2.619 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.028      ;
; -2.617 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.404      ; 4.026      ;
; -2.592 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 2.998      ;
; -2.592 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 2.998      ;
; -2.592 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.599     ; 2.998      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                       ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.511 ; clock_generator:tim_1Hz|clock_signal    ; clock_generator:tim_1Hz|clock_signal    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.108      ; 0.863      ;
; 0.525 ; clock_generator:tim_1Hz|counter[25]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.876      ;
; 0.532 ; clock_generator:tim_100kHz|clock_signal ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 0.863      ;
; 0.598 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.949      ;
; 0.720 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.537      ;
; 0.731 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.548      ;
; 0.768 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.119      ;
; 0.784 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.115      ;
; 0.786 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.786 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.786 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.118      ;
; 0.786 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.787 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.119      ;
; 0.787 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.790 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.121      ;
; 0.874 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.691      ;
; 0.879 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.696      ;
; 1.027 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.844      ;
; 1.031 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.848      ;
; 1.103 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 1.945      ;
; 1.143 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 1.984      ;
; 1.163 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.514      ;
; 1.168 ; clock_generator:tim_1Hz|counter[14]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.519      ;
; 1.181 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.378     ; 1.047      ;
; 1.182 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.999      ;
; 1.185 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.516      ;
; 1.188 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.519      ;
; 1.189 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.006      ;
; 1.192 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.523      ;
; 1.196 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.527      ;
; 1.196 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.527      ;
; 1.200 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.531      ;
; 1.200 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.531      ;
; 1.201 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.532      ;
; 1.202 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.202 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.202 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.203 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.534      ;
; 1.206 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.537      ;
; 1.208 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.539      ;
; 1.208 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.539      ;
; 1.212 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.543      ;
; 1.213 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.544      ;
; 1.215 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.546      ;
; 1.241 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.083      ;
; 1.247 ; clock_generator:tim_1Hz|counter[13]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.596      ; 2.087      ;
; 1.249 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.091      ;
; 1.296 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 2.137      ;
; 1.297 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 2.138      ;
; 1.322 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.673      ;
; 1.325 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.676      ;
; 1.326 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.677      ;
; 1.334 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.665      ;
; 1.335 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.666      ;
; 1.338 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.689      ;
; 1.340 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.205      ;
; 1.340 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.205      ;
; 1.340 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.205      ;
; 1.343 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.675      ;
; 1.343 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.674      ;
; 1.344 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[12]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.346 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.211      ;
; 1.347 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.212      ;
; 1.347 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.212      ;
; 1.347 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.379     ; 1.212      ;
; 1.350 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.681      ;
; 1.350 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.681      ;
; 1.350 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.681      ;
; 1.351 ; clock_generator:tim_1Hz|counter[24]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.702      ;
; 1.354 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.685      ;
; 1.354 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.685      ;
; 1.356 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.089      ; 1.689      ;
; 1.356 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.356 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.356 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.357 ; clock_generator:tim_1Hz|counter[22]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.708      ;
; 1.357 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.688      ;
; 1.366 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.697      ;
; 1.366 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.697      ;
; 1.369 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.700      ;
; 1.371 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.702      ;
; 1.381 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.712      ;
; 1.385 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 2.226      ;
; 1.392 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[18]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.234      ;
; 1.395 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 2.236      ;
; 1.397 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.239      ;
; 1.403 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.245      ;
; 1.408 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.599      ; 2.251      ;
; 1.429 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.761      ;
; 1.450 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.597      ; 2.291      ;
; 1.463 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.598      ; 2.305      ;
; 1.466 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.798      ;
; 1.475 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[6]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.806      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                       ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                            ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; 0.262  ; 0.478        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.526 ; 7.531 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.938 ; 4.941 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.938 ; 4.941 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.199 ; 7.203 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 9.534 ; 9.455 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.534 ; 9.455 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 4.938 ; 4.941 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.938 ; 4.941 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1000mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Slow 1000mV 0C Model Fmax Summary                  ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 243.37 MHz ; 243.37 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.109 ; -76.751       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.494 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -68.231                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.109 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 4.018      ;
; -2.956 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.865      ;
; -2.940 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.332      ;
; -2.929 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.375      ;
; -2.929 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.375      ;
; -2.928 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.374      ;
; -2.860 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.307      ;
; -2.856 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.785      ;
; -2.856 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.785      ;
; -2.855 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.784      ;
; -2.852 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.781      ;
; -2.852 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.781      ;
; -2.851 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.780      ;
; -2.844 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.236      ;
; -2.843 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.752      ;
; -2.843 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.772      ;
; -2.843 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.772      ;
; -2.842 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.771      ;
; -2.832 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.741      ;
; -2.830 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.739      ;
; -2.829 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.758      ;
; -2.829 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.758      ;
; -2.829 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.758      ;
; -2.818 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.747      ;
; -2.818 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.747      ;
; -2.818 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.747      ;
; -2.810 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.257      ;
; -2.810 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.257      ;
; -2.809 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.256      ;
; -2.804 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.251      ;
; -2.804 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.251      ;
; -2.803 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.250      ;
; -2.802 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.731      ;
; -2.802 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.731      ;
; -2.801 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.730      ;
; -2.787 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.179      ;
; -2.787 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.179      ;
; -2.784 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.713      ;
; -2.784 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.713      ;
; -2.783 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.712      ;
; -2.705 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.097      ;
; -2.696 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.143      ;
; -2.696 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.143      ;
; -2.695 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.142      ;
; -2.691 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.621      ;
; -2.691 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.083      ;
; -2.684 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.130      ;
; -2.684 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.130      ;
; -2.683 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 3.129      ;
; -2.674 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.066      ;
; -2.673 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.603      ;
; -2.671 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.600      ;
; -2.671 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.600      ;
; -2.670 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.599      ;
; -2.663 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.055      ;
; -2.661 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.053      ;
; -2.656 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.048      ;
; -2.650 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.579      ;
; -2.650 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.579      ;
; -2.649 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.578      ;
; -2.640 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.032      ;
; -2.636 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.083      ;
; -2.636 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.083      ;
; -2.636 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.083      ;
; -2.634 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 4.026      ;
; -2.612 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.521      ;
; -2.605 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.052      ;
; -2.605 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.052      ;
; -2.604 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.565     ; 3.051      ;
; -2.585 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.514      ;
; -2.585 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.514      ;
; -2.585 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.514      ;
; -2.571 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.963      ;
; -2.571 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.500      ;
; -2.571 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.500      ;
; -2.571 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.500      ;
; -2.567 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.959      ;
; -2.565 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.957      ;
; -2.559 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.951      ;
; -2.552 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.944      ;
; -2.544 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.936      ;
; -2.538 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.468      ;
; -2.533 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.979      ;
; -2.533 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.979      ;
; -2.532 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.978      ;
; -2.521 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.913      ;
; -2.516 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.446      ;
; -2.515 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[25] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.424      ;
; -2.510 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.902      ;
; -2.508 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.900      ;
; -2.499 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.891      ;
; -2.495 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.103     ; 3.404      ;
; -2.492 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.421      ;
; -2.492 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.421      ;
; -2.492 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.421      ;
; -2.490 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.882      ;
; -2.487 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.380      ; 3.879      ;
; -2.474 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.920      ;
; -2.474 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.920      ;
; -2.473 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.566     ; 2.919      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.494 ; clock_generator:tim_1Hz|clock_signal    ; clock_generator:tim_1Hz|clock_signal    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 0.852      ;
; 0.504 ; clock_generator:tim_1Hz|counter[25]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 0.861      ;
; 0.515 ; clock_generator:tim_100kHz|clock_signal ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 0.852      ;
; 0.583 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 0.939      ;
; 0.725 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.518      ;
; 0.734 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.527      ;
; 0.745 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.102      ;
; 0.760 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.098      ;
; 0.761 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.761 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.761 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.763 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.100      ;
; 0.764 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.102      ;
; 0.767 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.105      ;
; 0.870 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.663      ;
; 0.874 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.667      ;
; 1.012 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.805      ;
; 1.013 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.806      ;
; 1.090 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 1.910      ;
; 1.105 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 1.925      ;
; 1.125 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.025      ;
; 1.126 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.483      ;
; 1.130 ; clock_generator:tim_1Hz|counter[14]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.487      ;
; 1.146 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.483      ;
; 1.151 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.489      ;
; 1.151 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.489      ;
; 1.151 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.488      ;
; 1.156 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.493      ;
; 1.157 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.495      ;
; 1.158 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.496      ;
; 1.161 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.499      ;
; 1.162 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.955      ;
; 1.162 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.538      ; 1.955      ;
; 1.175 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.513      ;
; 1.178 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.516      ;
; 1.178 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.516      ;
; 1.181 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.181 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.181 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.185 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.523      ;
; 1.186 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.523      ;
; 1.186 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.523      ;
; 1.188 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.526      ;
; 1.223 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.043      ;
; 1.224 ; clock_generator:tim_1Hz|counter[13]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.564      ; 2.043      ;
; 1.226 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.566      ; 2.047      ;
; 1.248 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.068      ;
; 1.249 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.069      ;
; 1.277 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.634      ;
; 1.280 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.637      ;
; 1.284 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.641      ;
; 1.286 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.643      ;
; 1.290 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.190      ;
; 1.290 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.190      ;
; 1.290 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.190      ;
; 1.292 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.630      ;
; 1.295 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.633      ;
; 1.295 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.632      ;
; 1.295 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.632      ;
; 1.295 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.632      ;
; 1.296 ; clock_generator:tim_1Hz|counter[24]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.653      ;
; 1.296 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.196      ;
; 1.296 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.633      ;
; 1.296 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.196      ;
; 1.297 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.197      ;
; 1.297 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.355     ; 1.197      ;
; 1.298 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.301 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.639      ;
; 1.302 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.640      ;
; 1.305 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.643      ;
; 1.306 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[12]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.644      ;
; 1.306 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.644      ;
; 1.306 ; clock_generator:tim_1Hz|counter[22]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.663      ;
; 1.318 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.655      ;
; 1.325 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.328 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.666      ;
; 1.329 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.667      ;
; 1.332 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.670      ;
; 1.340 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.677      ;
; 1.342 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.162      ;
; 1.367 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.187      ;
; 1.370 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.190      ;
; 1.376 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[18]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.566      ; 2.197      ;
; 1.376 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.196      ;
; 1.376 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.713      ;
; 1.378 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.566      ; 2.199      ;
; 1.392 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.212      ;
; 1.400 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.565      ; 2.220      ;
; 1.418 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.755      ;
; 1.419 ; clock_generator:tim_1Hz|counter[16]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.777      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                        ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                            ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; 0.377  ; 0.561        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.459 ; 9.324 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.819 ; 4.857 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.119 ; 7.135 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 9.459 ; 9.324 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.459 ; 9.324 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 4.819 ; 4.857 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.819 ; 4.857 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.634 ; 4.670 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.634 ; 4.670 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 6.834 ; 6.849 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 9.079 ; 8.949 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.079 ; 8.949 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 4.634 ; 4.670 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 4.634 ; 4.670 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1000mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -1.426 ; -29.064       ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.275 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -68.231                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.426 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.358      ;
; -1.330 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.262      ;
; -1.316 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.527      ;
; -1.289 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.232      ;
; -1.288 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.231      ;
; -1.288 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.231      ;
; -1.281 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.945      ;
; -1.280 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.944      ;
; -1.280 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.944      ;
; -1.269 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.201      ;
; -1.264 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.328     ; 1.929      ;
; -1.262 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.473      ;
; -1.248 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.180      ;
; -1.248 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.912      ;
; -1.247 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.911      ;
; -1.247 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.911      ;
; -1.245 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.176      ;
; -1.245 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.909      ;
; -1.244 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.908      ;
; -1.244 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.908      ;
; -1.238 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.181      ;
; -1.238 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.181      ;
; -1.237 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.180      ;
; -1.232 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.175      ;
; -1.231 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.174      ;
; -1.231 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.174      ;
; -1.220 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.431      ;
; -1.220 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.431      ;
; -1.218 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.161      ;
; -1.217 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.160      ;
; -1.217 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.160      ;
; -1.212 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.155      ;
; -1.212 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.155      ;
; -1.211 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.154      ;
; -1.211 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.154      ;
; -1.211 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.154      ;
; -1.211 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.154      ;
; -1.198 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.141      ;
; -1.197 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.140      ;
; -1.197 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.140      ;
; -1.195 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.138      ;
; -1.194 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.137      ;
; -1.194 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.137      ;
; -1.171 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.382      ;
; -1.166 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.377      ;
; -1.159 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.370      ;
; -1.154 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.049     ; 2.098      ;
; -1.151 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.815      ;
; -1.150 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.814      ;
; -1.150 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.814      ;
; -1.145 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.809      ;
; -1.144 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.808      ;
; -1.144 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.808      ;
; -1.143 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.086      ;
; -1.142 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.073      ;
; -1.142 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.085      ;
; -1.142 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.085      ;
; -1.138 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.349      ;
; -1.138 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.802      ;
; -1.137 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.801      ;
; -1.137 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.801      ;
; -1.135 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.217      ; 2.345      ;
; -1.134 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.345      ;
; -1.132 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.343      ;
; -1.129 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.049     ; 2.073      ;
; -1.124 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.335      ;
; -1.120 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.331      ;
; -1.118 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.782      ;
; -1.117 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.781      ;
; -1.117 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.781      ;
; -1.095 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.306      ;
; -1.093 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[25] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.024      ;
; -1.092 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.034      ;
; -1.091 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.033      ;
; -1.091 ; clock_generator:tim_1Hz|counter[15] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.033      ;
; -1.089 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.032      ;
; -1.088 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.031      ;
; -1.088 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.031      ;
; -1.084 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.295      ;
; -1.081 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.217      ; 2.291      ;
; -1.078 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.289      ;
; -1.075 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.286      ;
; -1.067 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.731      ;
; -1.066 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.730      ;
; -1.066 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.730      ;
; -1.063 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.274      ;
; -1.058 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.049     ; 2.002      ;
; -1.048 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.980      ;
; -1.042 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.253      ;
; -1.040 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.251      ;
; -1.040 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.251      ;
; -1.039 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.217      ; 2.249      ;
; -1.036 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.247      ;
; -1.035 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.049     ; 1.979      ;
; -1.032 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.217      ; 2.242      ;
; -1.029 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 1.971      ;
; -1.028 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 1.970      ;
; -1.028 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 1.970      ;
; -1.024 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.218      ; 2.235      ;
; -1.018 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.329     ; 1.682      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.275 ; clock_generator:tim_1Hz|clock_signal    ; clock_generator:tim_1Hz|clock_signal    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.463      ;
; 0.285 ; clock_generator:tim_1Hz|counter[25]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.474      ;
; 0.286 ; clock_generator:tim_100kHz|clock_signal ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.463      ;
; 0.327 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.515      ;
; 0.391 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 0.836      ;
; 0.402 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 0.847      ;
; 0.418 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.607      ;
; 0.427 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.604      ;
; 0.428 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.605      ;
; 0.428 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.605      ;
; 0.428 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.606      ;
; 0.428 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.605      ;
; 0.429 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.607      ;
; 0.429 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.430 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.607      ;
; 0.479 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 0.924      ;
; 0.485 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 0.930      ;
; 0.566 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 1.011      ;
; 0.571 ; clock_generator:tim_100kHz|counter[2]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 1.016      ;
; 0.606 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.062      ;
; 0.633 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.822      ;
; 0.634 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.090      ;
; 0.637 ; clock_generator:tim_1Hz|counter[14]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.826      ;
; 0.642 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.206     ; 0.563      ;
; 0.645 ; clock_generator:tim_100kHz|counter[4]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.822      ;
; 0.648 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.825      ;
; 0.650 ; clock_generator:tim_100kHz|counter[6]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.827      ;
; 0.654 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.831      ;
; 0.655 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 1.100      ;
; 0.658 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.835      ;
; 0.658 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.835      ;
; 0.659 ; clock_generator:tim_100kHz|counter[1]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.836      ;
; 0.662 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.839      ;
; 0.662 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.839      ;
; 0.662 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.839      ;
; 0.662 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.318      ; 1.107      ;
; 0.665 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[2]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.842      ;
; 0.666 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.843      ;
; 0.669 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.846      ;
; 0.673 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.129      ;
; 0.675 ; clock_generator:tim_1Hz|counter[13]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.328      ; 1.130      ;
; 0.687 ; clock_generator:tim_1Hz|counter[10]     ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.143      ;
; 0.721 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.910      ;
; 0.721 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.177      ;
; 0.722 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.178      ;
; 0.725 ; clock_generator:tim_1Hz|counter[23]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.914      ;
; 0.727 ; clock_generator:tim_1Hz|counter[21]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.916      ;
; 0.729 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.906      ;
; 0.730 ; clock_generator:tim_100kHz|counter[7]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.907      ;
; 0.734 ; clock_generator:tim_1Hz|counter[24]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.922      ;
; 0.734 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.654      ;
; 0.734 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.654      ;
; 0.734 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.654      ;
; 0.735 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[12]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.912      ;
; 0.735 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[17]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.913      ;
; 0.735 ; clock_generator:tim_1Hz|counter[3]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.912      ;
; 0.736 ; clock_generator:tim_1Hz|counter[22]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.924      ;
; 0.736 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.738 ; clock_generator:tim_1Hz|counter[20]     ; clock_generator:tim_1Hz|counter[23]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.927      ;
; 0.742 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.662      ;
; 0.742 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.662      ;
; 0.742 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.662      ;
; 0.742 ; clock_generator:tim_100kHz|counter[8]   ; clock_generator:tim_100kHz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; -0.207     ; 0.662      ;
; 0.743 ; clock_generator:tim_1Hz|counter[1]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[7]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[5]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[2]      ; clock_generator:tim_1Hz|counter[5]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.746 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[3]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.923      ;
; 0.746 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[7]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.923      ;
; 0.747 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.924      ;
; 0.749 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[15]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.927      ;
; 0.750 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[9]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.927      ;
; 0.753 ; clock_generator:tim_1Hz|counter[0]      ; clock_generator:tim_1Hz|counter[4]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.930      ;
; 0.753 ; clock_generator:tim_1Hz|counter[4]      ; clock_generator:tim_1Hz|counter[8]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.930      ;
; 0.755 ; clock_generator:tim_100kHz|counter[0]   ; clock_generator:tim_100kHz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.932      ;
; 0.757 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[18]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.213      ;
; 0.757 ; clock_generator:tim_1Hz|counter[6]      ; clock_generator:tim_1Hz|counter[10]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.934      ;
; 0.760 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[21]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.216      ;
; 0.764 ; clock_generator:tim_1Hz|counter[17]     ; clock_generator:tim_1Hz|counter[20]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.220      ;
; 0.768 ; clock_generator:tim_1Hz|counter[9]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.224      ;
; 0.775 ; clock_generator:tim_1Hz|counter[12]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.231      ;
; 0.775 ; clock_generator:tim_1Hz|counter[8]      ; clock_generator:tim_1Hz|counter[14]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.231      ;
; 0.775 ; clock_generator:tim_100kHz|counter[3]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.953      ;
; 0.796 ; clock_generator:tim_100kHz|counter[5]   ; clock_generator:tim_100kHz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.974      ;
; 0.799 ; clock_generator:tim_1Hz|counter[16]     ; clock_generator:tim_1Hz|counter[16]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.987      ;
; 0.809 ; clock_generator:tim_1Hz|counter[22]     ; clock_generator:tim_1Hz|counter[22]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.997      ;
; 0.809 ; clock_generator:tim_1Hz|counter[15]     ; clock_generator:tim_1Hz|counter[25]     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.329      ; 1.265      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                            ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal    ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]     ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]     ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]     ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]     ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]     ;
; 0.034  ; 0.218        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]     ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]     ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]     ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]     ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]     ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]     ;
; 0.040  ; 0.224        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[8]   ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]     ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[0]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[1]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[2]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[3]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[4]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[5]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[6]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|counter[7]   ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]     ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]     ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_100kHz|clock_signal ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]     ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]     ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]      ;
; 0.063  ; 0.247        ; 0.184          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]      ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|clock_signal|clk                ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[11]|clk                 ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[16]|clk                 ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[18]|clk                 ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[19]|clk                 ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[22]|clk                 ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[24]|clk                 ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[14]|clk                 ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[20]|clk                 ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[21]|clk                 ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[23]|clk                 ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[25]|clk                 ;
; 0.222  ; 0.222        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[8]|clk               ;
; 0.233  ; 0.233        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~input|o                    ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[13]|clk                 ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[0]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[1]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[2]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[3]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[4]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[5]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[6]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_100kHz|counter[7]|clk               ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[15]|clk                 ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[17]|clk                 ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 5.836 ; 5.979 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 3.104 ; 3.357 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.443 ; 4.529 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 5.836 ; 5.979 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 5.836 ; 5.979 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 3.104 ; 3.357 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 3.104 ; 3.357 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.247 ; 4.330 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 5.585 ; 5.723 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 5.585 ; 5.723 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1000mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.282  ; 0.275 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_CLK1_50    ; -3.282  ; 0.275 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -80.85  ; 0.0   ; 0.0      ; 0.0     ; -68.231             ;
;  FPGA_CLK1_50    ; -80.850 ; 0.000 ; N/A      ; N/A     ; -68.231             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 7.526 ; 7.531 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.958 ; 9.877 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 5.159 ; 5.163 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Rise       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Rise       ; FPGA_CLK1_50    ;
;  LED[1]   ; FPGA_CLK1_50 ; 4.247 ; 4.330 ; Rise       ; FPGA_CLK1_50    ;
;  LED[2]   ; FPGA_CLK1_50 ; 5.585 ; 5.723 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 5.585 ; 5.723 ; Rise       ; FPGA_CLK1_50    ;
; LED[*]    ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Fall       ; FPGA_CLK1_50    ;
;  LED[0]   ; FPGA_CLK1_50 ; 2.969 ; 3.223 ; Fall       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK1_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.11e-09 V                   ; 2.38 V              ; -0.0267 V           ; 0.219 V                              ; 0.05 V                               ; 3.06e-10 s                  ; 3.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.11e-09 V                  ; 2.38 V             ; -0.0267 V          ; 0.219 V                             ; 0.05 V                              ; 3.06e-10 s                 ; 3.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-09 V                   ; 2.38 V              ; -0.041 V            ; 0.148 V                              ; 0.093 V                              ; 2.82e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-09 V                  ; 2.38 V             ; -0.041 V           ; 0.148 V                             ; 0.093 V                             ; 2.82e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.58e-09 V                   ; 2.38 V              ; -0.0197 V           ; 0.141 V                              ; 0.044 V                              ; 4.69e-10 s                  ; 6.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.58e-09 V                  ; 2.38 V             ; -0.0197 V          ; 0.141 V                             ; 0.044 V                             ; 4.69e-10 s                 ; 6.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.0278 V           ; 0.106 V                              ; 0.12 V                               ; 4.49e-10 s                  ; 4.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.0278 V          ; 0.106 V                             ; 0.12 V                              ; 4.49e-10 s                 ; 4.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0252 V           ; 0.074 V                              ; 0.045 V                              ; 4e-10 s                     ; 3.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0252 V          ; 0.074 V                             ; 0.045 V                             ; 4e-10 s                    ; 3.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.0165 V           ; 0.2 V                                ; 0.105 V                              ; 5.32e-10 s                  ; 7.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.0165 V          ; 0.2 V                               ; 0.105 V                             ; 5.32e-10 s                 ; 7.76e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.21e-08 V                   ; 2.74 V              ; -0.0824 V           ; 0.159 V                              ; 0.115 V                              ; 2.7e-10 s                   ; 2.18e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.21e-08 V                  ; 2.74 V             ; -0.0824 V          ; 0.159 V                             ; 0.115 V                             ; 2.7e-10 s                  ; 2.18e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.55e-08 V                   ; 2.7 V               ; -0.0204 V           ; 0.273 V                              ; 0.058 V                              ; 3.2e-10 s                   ; 5.11e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.55e-08 V                  ; 2.7 V              ; -0.0204 V          ; 0.273 V                             ; 0.058 V                             ; 3.2e-10 s                  ; 5.11e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 834      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 834      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Oct 08 18:05:39 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.0V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.282             -80.850 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.511               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -68.231 FPGA_CLK1_50 
Info: Analyzing Slow 1000mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.109             -76.751 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -68.231 FPGA_CLK1_50 
Info: Analyzing Fast 1000mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.426             -29.064 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -68.231 FPGA_CLK1_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4633 megabytes
    Info: Processing ended: Wed Oct 08 18:05:44 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


