

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 17:34:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.338 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         4|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%br_ln29 = br void" [mmWaveBramWriter.cpp:29]   --->   Operation 16 'br' 'br_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln29, void %.split2, i6 0, void" [mmWaveBramWriter.cpp:29]   --->   Operation 17 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%n_points_1 = phi i32 %n_points, void %.split2, i32 32, void"   --->   Operation 18 'phi' 'n_points_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %i_2, i6 1" [mmWaveBramWriter.cpp:29]   --->   Operation 19 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_2, i6 32" [mmWaveBramWriter.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [mmWaveBramWriter.cpp:29]   --->   Operation 24 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast"   --->   Operation 25 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 26 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:27]   --->   Operation 27 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 28 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 29 [1/1] (1.46ns)   --->   "%icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0"   --->   Operation 29 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln29)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32" [mmWaveBramWriter.cpp:31]   --->   Operation 30 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 31 'and' 'and_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%trunc_ln31 = trunc i6 %i_2" [mmWaveBramWriter.cpp:31]   --->   Operation 32 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%zext_ln31 = zext i5 %trunc_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 33 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.52ns) (out node of the LUT)   --->   "%n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1" [mmWaveBramWriter.cpp:31]   --->   Operation 34 'select' 'n_points' <Predicate = (!icmp_ln29)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0" [mmWaveBramWriter.cpp:53]   --->   Operation 36 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.35ns)   --->   "%store_ln53 = store i32 %n_points_1, i8 %buffer_out_addr" [mmWaveBramWriter.cpp:53]   --->   Operation 37 'store' 'store_ln53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_4 : Operation 38 [1/1] (0.48ns)   --->   "%br_ln55 = br void" [mmWaveBramWriter.cpp:55]   --->   Operation 38 'br' 'br_ln55' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 2.46>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln55, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:55]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.20ns)   --->   "%add_ln55 = add i32 %i, i32 1" [mmWaveBramWriter.cpp:55]   --->   Operation 40 'add' 'add_ln55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %i" [mmWaveBramWriter.cpp:55]   --->   Operation 41 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.11ns)   --->   "%icmp_ln55 = icmp_eq  i32 %i, i32 %n_points_1" [mmWaveBramWriter.cpp:55]   --->   Operation 42 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit" [mmWaveBramWriter.cpp:55]   --->   Operation 43 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %i" [mmWaveBramWriter.cpp:61]   --->   Operation 44 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln61, i2 0" [mmWaveBramWriter.cpp:61]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln58 = or i8 %shl_ln, i8 1" [mmWaveBramWriter.cpp:58]   --->   Operation 46 'or' 'or_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %or_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 47 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 48 'getelementptr' 'buffer_out_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i8 %buffer_out_addr_1" [mmWaveBramWriter.cpp:58]   --->   Operation 49 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i29 %buffer_r, i64 0, i64 %zext_ln55" [mmWaveBramWriter.cpp:61]   --->   Operation 50 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (0.79ns)   --->   "%lhs_V = load i5 %buffer_addr" [mmWaveBramWriter.cpp:61]   --->   Operation 51 'load' 'lhs_V' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [mmWaveBramWriter.cpp:23]   --->   Operation 52 'ret' 'ret_ln23' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln59 = or i8 %shl_ln, i8 2" [mmWaveBramWriter.cpp:59]   --->   Operation 53 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %or_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 54 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 55 'getelementptr' 'buffer_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.35ns)   --->   "%store_ln59 = store i32 0, i8 %buffer_out_addr_2" [mmWaveBramWriter.cpp:59]   --->   Operation 56 'store' 'store_ln59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 57 [1/2] (0.79ns)   --->   "%lhs_V = load i5 %buffer_addr" [mmWaveBramWriter.cpp:61]   --->   Operation 57 'load' 'lhs_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln60 = or i8 %shl_ln, i8 3" [mmWaveBramWriter.cpp:60]   --->   Operation 58 'or' 'or_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %or_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 59 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 60 'getelementptr' 'buffer_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln60 = store i32 0, i8 %buffer_out_addr_3" [mmWaveBramWriter.cpp:60]   --->   Operation 61 'store' 'store_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>

State 8 <SV = 6> <Delay = 2.25>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:55]   --->   Operation 62 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i29 %lhs_V"   --->   Operation 63 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i31 %sext_ln1348"   --->   Operation 64 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.90ns)   --->   "%add_ln61 = add i8 %shl_ln, i8 4" [mmWaveBramWriter.cpp:61]   --->   Operation 65 'add' 'add_ln61' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %add_ln61" [mmWaveBramWriter.cpp:61]   --->   Operation 66 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln61" [mmWaveBramWriter.cpp:61]   --->   Operation 67 'getelementptr' 'buffer_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.35ns)   --->   "%store_ln61 = store i32 %zext_ln1348, i8 %buffer_out_addr_4" [mmWaveBramWriter.cpp:61]   --->   Operation 68 'store' 'store_ln61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', mmWaveBramWriter.cpp:29) with incoming values : ('add_ln29', mmWaveBramWriter.cpp:29) [14]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', mmWaveBramWriter.cpp:29) with incoming values : ('add_ln29', mmWaveBramWriter.cpp:29) [14]  (0 ns)
	'getelementptr' operation ('buffer_in_addr') [24]  (0 ns)
	'load' operation ('buffer_in_load') on array 'buffer_in' [25]  (1.35 ns)

 <State 3>: 3.34ns
The critical path consists of the following:
	'load' operation ('buffer_in_load') on array 'buffer_in' [25]  (1.35 ns)
	'icmp' operation ('icmp_ln870') [26]  (1.46 ns)
	'and' operation ('and_ln31', mmWaveBramWriter.cpp:31) [28]  (0 ns)
	'select' operation ('n_points', mmWaveBramWriter.cpp:31) [31]  (0.525 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('buffer_out_addr', mmWaveBramWriter.cpp:53) [34]  (0 ns)
	'store' operation ('store_ln53', mmWaveBramWriter.cpp:53) of variable 'n_points' on array 'buffer_out' [35]  (1.35 ns)

 <State 5>: 2.46ns
The critical path consists of the following:
	'phi' operation ('i', mmWaveBramWriter.cpp:55) with incoming values : ('add_ln55', mmWaveBramWriter.cpp:55) [38]  (0 ns)
	'or' operation ('or_ln58', mmWaveBramWriter.cpp:58) [47]  (0 ns)
	'getelementptr' operation ('buffer_out_addr_1', mmWaveBramWriter.cpp:58) [49]  (0 ns)
	'store' operation ('store_ln58', mmWaveBramWriter.cpp:58) of constant 0 on array 'buffer_out' [50]  (1.35 ns)
	blocking operation 1.11 ns on control path)

 <State 6>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln59', mmWaveBramWriter.cpp:59) [51]  (0 ns)
	'getelementptr' operation ('buffer_out_addr_2', mmWaveBramWriter.cpp:59) [53]  (0 ns)
	'store' operation ('store_ln59', mmWaveBramWriter.cpp:59) of constant 0 on array 'buffer_out' [54]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln60', mmWaveBramWriter.cpp:60) [55]  (0 ns)
	'getelementptr' operation ('buffer_out_addr_3', mmWaveBramWriter.cpp:60) [57]  (0 ns)
	'store' operation ('store_ln60', mmWaveBramWriter.cpp:60) of constant 0 on array 'buffer_out' [58]  (1.35 ns)

 <State 8>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln61', mmWaveBramWriter.cpp:61) [63]  (0.907 ns)
	'getelementptr' operation ('buffer_out_addr_4', mmWaveBramWriter.cpp:61) [65]  (0 ns)
	'store' operation ('store_ln61', mmWaveBramWriter.cpp:61) of variable 'zext_ln1348' on array 'buffer_out' [66]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
