read_verilog ../top.v
prep -run begin:check
synth -top top

