{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706508014197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706508014198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 11:30:13 2024 " "Processing started: Mon Jan 29 11:30:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706508014198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706508014198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RIPPLECOUNTER -c RIPPLECOUNTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off RIPPLECOUNTER -c RIPPLECOUNTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706508014198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706508014828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or \"(\" RIPPLECOUNTER.v(20) " "Verilog HDL syntax error at RIPPLECOUNTER.v(20) near text \"module\";  expecting \".\", or \"(\"" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1706508014911 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" RIPPLECOUNTER.v(20) " "Verilog HDL syntax error at RIPPLECOUNTER.v(20) near text \")\";  expecting \";\"" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1706508014911 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "q RIPPLECOUNTER.v(21) " "Verilog HDL Module Declaration error at RIPPLECOUNTER.v(21): port \"q\" is declared more than once" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 21 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1706508014912 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "clk RIPPLECOUNTER.v(22) " "Verilog HDL Module Declaration error at RIPPLECOUNTER.v(22): port \"clk\" is declared more than once" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 22 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1706508014912 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "reset RIPPLECOUNTER.v(22) " "Verilog HDL Module Declaration error at RIPPLECOUNTER.v(22): port \"reset\" is declared more than once" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 22 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1706508014912 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "T_FF RIPPLECOUNTER.v(12) " "Ignored design unit \"T_FF\" at RIPPLECOUNTER.v(12) due to previous errors" {  } { { "RIPPLECOUNTER.v" "" { Text "E:/Quartus II/RIPPLECOUNTER/RIPPLECOUNTER.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1706508014913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecounter.v 0 0 " "Found 0 design units, including 0 entities, in source file ripplecounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706508014914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706508015004 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 11:30:15 2024 " "Processing ended: Mon Jan 29 11:30:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706508015004 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706508015004 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706508015004 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706508015004 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706508015657 ""}
