
*** Running vivado
    with args -log lab10monocycle.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab10monocycle.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab10monocycle.tcl -notrace
Command: link_design -top lab10monocycle -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1601.480 ; gain = 0.000 ; free physical = 6770 ; free virtual = 14059
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab10monocycle/lab10monocycle.xdc]
Finished Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab10monocycle/lab10monocycle.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.977 ; gain = 0.000 ; free physical = 6655 ; free virtual = 13944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1850.758 ; gain = 89.781 ; free physical = 6623 ; free virtual = 13912

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef43f683

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2323.617 ; gain = 472.859 ; free physical = 6196 ; free virtual = 13485

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef43f683

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2606.539 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ef43f683

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2606.539 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 829b4fd4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2606.539 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 829b4fd4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2638.555 ; gain = 32.016 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 5eade22d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2638.555 ; gain = 32.016 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5eade22d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2638.555 ; gain = 32.016 ; free physical = 5933 ; free virtual = 13222
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.555 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
Ending Logic Optimization Task | Checksum: 5eade22d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2638.555 ; gain = 32.016 ; free physical = 5933 ; free virtual = 13222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5eade22d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.555 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5eade22d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.555 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.555 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
Ending Netlist Obfuscation Task | Checksum: 5eade22d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.555 ; gain = 0.000 ; free physical = 5933 ; free virtual = 13222
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.555 ; gain = 877.578 ; free physical = 5933 ; free virtual = 13222
INFO: [runtcl-4] Executing : report_drc -file lab10monocycle_drc_opted.rpt -pb lab10monocycle_drc_opted.pb -rpx lab10monocycle_drc_opted.rpx
Command: report_drc -file lab10monocycle_drc_opted.rpt -pb lab10monocycle_drc_opted.pb -rpx lab10monocycle_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5923 ; free virtual = 13213
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5922 ; free virtual = 13211
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19cc3826

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5922 ; free virtual = 13211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5922 ; free virtual = 13211

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100576688

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5914 ; free virtual = 13203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113453e5d

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5914 ; free virtual = 13203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113453e5d

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5914 ; free virtual = 13203
Phase 1 Placer Initialization | Checksum: 113453e5d

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5914 ; free virtual = 13203

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16d2d61db

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5896 ; free virtual = 13185

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12e4df731

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5899 ; free virtual = 13188

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12e4df731

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5899 ; free virtual = 13188

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e6f2cf32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5929 ; free virtual = 13218

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 0 LUT, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell rightFilter/acc__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell leftFilter/acc__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell rightFilter/acc0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell leftFilter/acc0. 16 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell rightFilter/acc__0. No change.
INFO: [Physopt 32-666] Processed cell leftFilter/acc__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5930 ; free virtual = 13219
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5925 ; free virtual = 13214

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           64  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |              9  |                    13  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cc0f3093

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5924 ; free virtual = 13214
Phase 2.4 Global Placement Core | Checksum: 1d2c46466

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5924 ; free virtual = 13214
Phase 2 Global Placement | Checksum: 1d2c46466

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5924 ; free virtual = 13214

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 282717edd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5925 ; free virtual = 13214

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1521ef03d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5925 ; free virtual = 13214

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154294be3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5925 ; free virtual = 13214

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1faf21a53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5925 ; free virtual = 13214

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d860a380

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5923 ; free virtual = 13212

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e91a235f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13203

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e35301fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13203

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f293b74c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 273fb3092

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202
Phase 3 Detail Placement | Checksum: 273fb3092

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ae9d114d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.366 | TNS=-230.909 |
Phase 1 Physical Synthesis Initialization | Checksum: 20fdd163d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20fdd163d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ae9d114d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5913 ; free virtual = 13202

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.168. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2677645e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
Phase 4.1 Post Commit Optimization | Checksum: 2677645e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2677645e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2677645e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
Phase 4.3 Placer Reporting | Checksum: 2677645e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a5bf84ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
Ending Placer Task | Checksum: 1f6f777b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
INFO: [runtcl-4] Executing : report_io -file lab10monocycle_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
INFO: [runtcl-4] Executing : report_utilization -file lab10monocycle_utilization_placed.rpt -pb lab10monocycle_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab10monocycle_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5918 ; free virtual = 13207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5916 ; free virtual = 13206
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5900 ; free virtual = 13190
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.16s |  WALL: 0.09s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5900 ; free virtual = 13190

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.168 | TNS=-225.260 |
Phase 1 Physical Synthesis Initialization | Checksum: 19354dd71

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5900 ; free virtual = 13190
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.168 | TNS=-225.260 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19354dd71

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5900 ; free virtual = 13190

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.168 | TNS=-225.260 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc0_n_76. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[6].  Re-placed instance leftFilter/outSampleShifter.sample[15]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-225.170 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[9]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.149 | TNS=-225.091 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[19]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.111 | TNS=-225.058 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[22]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.097 | TNS=-225.031 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[19]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[19]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.083 | TNS=-224.588 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[10].  Re-placed instance leftFilter/outSampleShifter.sample[19]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.079 | TNS=-224.562 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[10]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.079 | TNS=-224.533 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[14]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.065 | TNS=-224.495 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[22]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[22]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.059 | TNS=-224.080 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[9]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[9]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.057 | TNS=-223.975 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[18]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.032 | TNS=-223.951 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftFilter/acc0_n_76. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[13]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.031 | TNS=-223.910 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[10]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[10]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.022 | TNS=-223.602 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[14]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[14]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.021 | TNS=-223.201 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[20]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.018 | TNS=-223.154 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[16]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.016 | TNS=-223.129 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[15]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.014 | TNS=-223.061 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[18]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[18]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.011 | TNS=-223.030 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[17]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.011 | TNS=-223.030 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[17]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[17]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.011 | TNS=-222.627 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg[23]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[23]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[23]_i_2_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.011 | TNS=-222.536 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[21]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.005 | TNS=-222.508 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[11]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.983 | TNS=-222.480 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[10].  Re-placed instance leftFilter/outSampleShifter.sample[19]_i_2_comp_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.977 | TNS=-222.285 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[11]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[11]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.969 | TNS=-221.909 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[12].  Re-placed instance leftFilter/outSampleShifter.sample[21]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.967 | TNS=-221.907 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[5].  Re-placed instance leftFilter/outSampleShifter.sample[14]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.967 | TNS=-221.886 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.964 | TNS=-221.730 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[16]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[16]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.964 | TNS=-221.441 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[13].  Re-placed instance leftFilter/outSampleShifter.sample[22]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.954 | TNS=-221.414 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[0].  Re-placed instance leftFilter/outSampleShifter.sample[9]_i_2_comp
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.948 | TNS=-221.345 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[15]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[15]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.946 | TNS=-221.315 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[13]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[13]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.944 | TNS=-220.844 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[4].  Re-placed instance leftFilter/outSampleShifter.sample[13]_i_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.939 | TNS=-220.839 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[12]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.937 | TNS=-220.759 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[21]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[21]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.920 | TNS=-220.591 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[23]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[23]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.918 | TNS=-220.450 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[7].  Re-placed instance leftFilter/outSampleShifter.sample[16]_i_2_comp_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.885 | TNS=-220.232 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.859 | TNS=-219.745 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[12]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[12]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.818 | TNS=-219.704 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[12]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.811 | TNS=-219.652 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[20]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[20]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.788 | TNS=-219.516 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[18]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.779 | TNS=-219.404 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[15].  Re-placed instance leftFilter/outSampleShifter.sample[23]_i_5_comp
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.769 | TNS=-219.388 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[13].  Re-placed instance leftFilter/outSampleShifter.sample[22]_i_2_comp_1
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.766 | TNS=-219.362 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[3].  Re-placed instance leftFilter/outSampleShifter.sample[12]_i_2_comp_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.763 | TNS=-219.310 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[23]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[23]_i_2_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.743 | TNS=-219.200 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[21]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.723 | TNS=-219.085 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.714 | TNS=-218.995 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[12]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[12]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.711 | TNS=-218.992 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[3].  Re-placed instance leftFilter/outSampleShifter.sample[12]_i_2_comp_3
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.700 | TNS=-218.872 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[15]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-218.752 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[10].  Re-placed instance leftFilter/outSampleShifter.sample[19]_i_2_comp_3
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.675 | TNS=-218.749 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[8].  Re-placed instance leftFilter/outSampleShifter.sample[17]_i_2_comp_1
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.675 | TNS=-218.746 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.673 | TNS=-218.466 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.672 | TNS=-218.315 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.653 | TNS=-218.191 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[15].  Re-placed instance leftFilter/outSampleShifter.sample[23]_i_5_comp_1
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.650 | TNS=-218.188 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[23]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[23]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.635 | TNS=-218.141 |
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[11]_repN.  Re-placed instance leftFilter/outSampleShifter.sample[20]_i_2_comp
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.633 | TNS=-218.138 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.632 | TNS=-218.110 |
INFO: [Physopt 32-710] Processed net codecInterface/p_2_in[19]. Critical path length was reduced through logic transformation on cell codecInterface/outSampleShifter.sample[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.628 | TNS=-217.993 |
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.626 | TNS=-217.706 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[13]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.605 | TNS=-217.647 |
INFO: [Physopt 32-702] Processed net codecInterface/p_2_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc0_n_76. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftFilter/p_0_in[1].  Re-placed instance leftFilter/outSampleShifter.sample[10]_i_2_comp_2
INFO: [Physopt 32-735] Processed net leftFilter/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.603 | TNS=-217.568 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg[23]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net codecInterface/p_2_in[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.602 | TNS=-217.329 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net codecInterface/p_2_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.602 | TNS=-217.329 |
Phase 3 Critical Path Optimization | Checksum: 1bf743c0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.602 | TNS=-217.329 |
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc0_n_76. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net codecInterface/p_2_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net codecInterface/outSampleShifter.sample_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/acc0_n_76. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftFilter/p_0_in[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net codecInterface/p_2_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rightFilter/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.602 | TNS=-217.329 |
Phase 4 Critical Path Optimization | Checksum: 1bf743c0b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.602 | TNS=-217.329 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.566  |          7.931  |            0  |              0  |                    66  |           0  |           2  |  00:00:06  |
|  Total          |          0.566  |          7.931  |            0  |              0  |                    66  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173
Ending Physical Synthesis Task | Checksum: 12b567da9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173
INFO: [Common 17-83] Releasing license: Implementation
347 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5883 ; free virtual = 13173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.594 ; gain = 0.000 ; free physical = 5868 ; free virtual = 13160
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b1a54970 ConstDB: 0 ShapeSum: 45e6037f RouteDB: 0
Post Restoration Checksum: NetGraph: 55f56d | NumContArr: 102e35df | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 298e80f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2796.164 ; gain = 45.957 ; free physical = 5749 ; free virtual = 13040

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 298e80f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2796.164 ; gain = 45.957 ; free physical = 5749 ; free virtual = 13040

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 298e80f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2796.164 ; gain = 45.957 ; free physical = 5749 ; free virtual = 13040
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a9951732

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.164 ; gain = 57.957 ; free physical = 5741 ; free virtual = 13032
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.606 | TNS=-218.181| WHS=-0.152 | THS=-9.284 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 635
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 635
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21cf9d416

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5733 ; free virtual = 13024

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21cf9d416

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5733 ; free virtual = 13024
Phase 3 Initial Routing | Checksum: 26eb3f4b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5733 ; free virtual = 13023
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| sysClk             | sysClk            | codecInterface/outSampleShifter.sample_reg[17]/D |
| sysClk             | sysClk            | codecInterface/outSampleShifter.sample_reg[14]/D |
| sysClk             | sysClk            | codecInterface/outSampleShifter.sample_reg[22]/D |
| sysClk             | sysClk            | codecInterface/outSampleShifter.sample_reg[16]/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.826 | TNS=-233.230| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 153fadd7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-233.264| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20f3dbebb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025
Phase 4 Rip-up And Reroute | Checksum: 20f3dbebb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a7cb7adc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.736 | TNS=-225.762| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1303bed6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1303bed6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025
Phase 5 Delay and Skew Optimization | Checksum: 1303bed6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10e6a1b73

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.649 | TNS=-221.984| WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10e6a1b73

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025
Phase 6 Post Hold Fix | Checksum: 10e6a1b73

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.187914 %
  Global Horizontal Routing Utilization  = 0.116736 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e433f39b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5734 ; free virtual = 13025

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e433f39b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5733 ; free virtual = 13023

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16c6f59aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5733 ; free virtual = 13023

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.649 | TNS=-221.984| WHS=0.112  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16c6f59aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5735 ; free virtual = 13026
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e23517cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5735 ; free virtual = 13026

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 59.957 ; free physical = 5735 ; free virtual = 13026

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
366 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2810.164 ; gain = 91.570 ; free physical = 5735 ; free virtual = 13026
INFO: [runtcl-4] Executing : report_drc -file lab10monocycle_drc_routed.rpt -pb lab10monocycle_drc_routed.pb -rpx lab10monocycle_drc_routed.rpx
Command: report_drc -file lab10monocycle_drc_routed.rpt -pb lab10monocycle_drc_routed.pb -rpx lab10monocycle_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab10monocycle_methodology_drc_routed.rpt -pb lab10monocycle_methodology_drc_routed.pb -rpx lab10monocycle_methodology_drc_routed.rpx
Command: report_methodology -file lab10monocycle_methodology_drc_routed.rpt -pb lab10monocycle_methodology_drc_routed.pb -rpx lab10monocycle_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab10monocycle_power_routed.rpt -pb lab10monocycle_power_summary_routed.pb -rpx lab10monocycle_power_routed.rpx
Command: report_power -file lab10monocycle_power_routed.rpt -pb lab10monocycle_power_summary_routed.pb -rpx lab10monocycle_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
376 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab10monocycle_route_status.rpt -pb lab10monocycle_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab10monocycle_timing_summary_routed.rpt -pb lab10monocycle_timing_summary_routed.pb -rpx lab10monocycle_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab10monocycle_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab10monocycle_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab10monocycle_bus_skew_routed.rpt -pb lab10monocycle_bus_skew_routed.pb -rpx lab10monocycle_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2927.957 ; gain = 0.000 ; free physical = 5677 ; free virtual = 12970
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab10monocycle/lab10monocycle.runs/impl_1/lab10monocycle_routed.dcp' has been generated.
Command: write_bitstream -force lab10monocycle.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP leftFilter/acc input leftFilter/acc/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP leftFilter/acc__0 input leftFilter/acc__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rightFilter/acc input rightFilter/acc/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rightFilter/acc__0 input rightFilter/acc__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP leftFilter/acc0 output leftFilter/acc0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP leftFilter/acc__2 output leftFilter/acc__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rightFilter/acc0 output rightFilter/acc0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rightFilter/acc__2 output rightFilter/acc__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP leftFilter/acc0 multiplier stage leftFilter/acc0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP leftFilter/acc__2 multiplier stage leftFilter/acc__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rightFilter/acc0 multiplier stage rightFilter/acc0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rightFilter/acc__2 multiplier stage rightFilter/acc__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab10monocycle.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3206.293 ; gain = 278.336 ; free physical = 5344 ; free virtual = 12638
INFO: [Common 17-206] Exiting Vivado at Fri May 10 13:35:22 2024...
