# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
# Date created = 16:05:42  September 10, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SDRAM_TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY SDRAM_TEST
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:05:42  SEPTEMBER 10, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_76 -to SDRAM_ADDR[0]
set_location_assignment PIN_77 -to SDRAM_ADDR[1]
set_location_assignment PIN_80 -to SDRAM_ADDR[2]
set_location_assignment PIN_83 -to SDRAM_ADDR[3]
set_location_assignment PIN_68 -to SDRAM_ADDR[4]
set_location_assignment PIN_67 -to SDRAM_ADDR[5]
set_location_assignment PIN_66 -to SDRAM_ADDR[6]
set_location_assignment PIN_65 -to SDRAM_ADDR[7]
set_location_assignment PIN_64 -to SDRAM_ADDR[8]
set_location_assignment PIN_60 -to SDRAM_ADDR[9]
set_location_assignment PIN_75 -to SDRAM_ADDR[10]
set_location_assignment PIN_59 -to SDRAM_ADDR[11]
set_location_assignment PIN_73 -to SDRAM_BA[0]
set_location_assignment PIN_74 -to SDRAM_BA[1]
set_location_assignment PIN_70 -to SDRAM_CAS
set_location_assignment PIN_58 -to SDRAM_CKE
set_location_assignment PIN_43 -to SDRAM_CLK
set_location_assignment PIN_72 -to SDRAM_CS
set_location_assignment PIN_28 -to SDRAM_DATA[0]
set_location_assignment PIN_30 -to SDRAM_DATA[1]
set_location_assignment PIN_31 -to SDRAM_DATA[2]
set_location_assignment PIN_32 -to SDRAM_DATA[3]
set_location_assignment PIN_33 -to SDRAM_DATA[4]
set_location_assignment PIN_34 -to SDRAM_DATA[5]
set_location_assignment PIN_38 -to SDRAM_DATA[6]
set_location_assignment PIN_39 -to SDRAM_DATA[7]
set_location_assignment PIN_54 -to SDRAM_DATA[8]
set_location_assignment PIN_53 -to SDRAM_DATA[9]
set_location_assignment PIN_52 -to SDRAM_DATA[10]
set_location_assignment PIN_51 -to SDRAM_DATA[11]
set_location_assignment PIN_50 -to SDRAM_DATA[12]
set_location_assignment PIN_49 -to SDRAM_DATA[13]
set_location_assignment PIN_46 -to SDRAM_DATA[14]
set_location_assignment PIN_44 -to SDRAM_DATA[15]
set_location_assignment PIN_42 -to SDRAM_LDQM
set_location_assignment PIN_71 -to SDRAM_RAS
set_location_assignment PIN_55 -to SDRAM_UDQM
set_location_assignment PIN_69 -to SDRAM_WE
set_location_assignment PIN_23 -to SYSCLK
set_location_assignment PIN_2 -to UART_TX
set_location_assignment PIN_25 -to RST_N
set_global_assignment -name SDC_FILE sdr_test.sdc
set_global_assignment -name VERILOG_FILE uart_tx.v
set_global_assignment -name VERILOG_FILE uart_speed_select.v
set_global_assignment -name VERILOG_FILE uart_ctrl.v
set_global_assignment -name VERILOG_FILE SDRAM_WR_DATA.v
set_global_assignment -name VERILOG_FILE SDRAM_TOP.v
set_global_assignment -name VERILOG_FILE SDRAM_TEST.v
set_global_assignment -name VERILOG_FILE SDRAM_CTRL.v
set_global_assignment -name VERILOG_FILE SDRAM_CMD.v
set_global_assignment -name VERILOG_FILE SDFIFO_CTL.v
set_global_assignment -name VERILOG_FILE PLL.v
set_global_assignment -name VERILOG_FILE DATA_GEN.v
set_global_assignment -name QIP_FILE PLL_CTL.qip
set_global_assignment -name QIP_FILE WR_FIFO.qip
set_global_assignment -name QIP_FILE RD_FIFO.qip
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top