{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:40:54 2022 " "Info: Processing started: Mon Mar 14 20:40:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_16 -c counter_16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_16 -c counter_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Info: Found entity 1: counter_16" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_16 " "Info: Elaborating entity \"counter_16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~latch " "Warning (13310): Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst2~latch " "Warning (13310): Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst2~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst2~latch " "Warning (13310): Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst2~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst2~latch " "Warning (13310): Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst2~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:40:54 2022 " "Info: Processing ended: Mon Mar 14 20:40:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:40:55 2022 " "Info: Processing started: Mon Mar 14 20:40:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter_16 -c counter_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter_16 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"counter_16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "Warning: No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q2 } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 400 1200 1376 416 "Q2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q1 } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 416 1200 1376 432 "Q1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q0 } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 432 1200 1376 448 "Q0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q3 } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 384 1200 1376 400 "Q3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRN " "Info: Pin PRN not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { PRN } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLRN " "Info: Pin CLRN not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CLRN } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CP } } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst2~clear_lut  " "Info: Automatically promoted node inst2~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~clear_lut } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Info: Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.946 ns register register " "Info: Estimated most critical path is register to register delay of 3.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LAB_X1_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.615 ns) 1.936 ns inst3~head_lut 2 COMB LAB_X3_Y8 2 " "Info: 2: + IC(1.321 ns) + CELL(0.615 ns) = 1.936 ns; Loc. = LAB_X3_Y8; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.650 ns) 3.838 ns inst3~data_lut 3 COMB LAB_X1_Y9 1 " "Info: 3: + IC(1.252 ns) + CELL(0.650 ns) = 3.838 ns; Loc. = LAB_X1_Y9; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.946 ns inst3~_emulated 4 REG LAB_X1_Y9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.946 ns; Loc. = LAB_X1_Y9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 34.79 % ) " "Info: Total cell delay = 1.373 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 65.21 % ) " "Info: Total interconnect delay = 2.573 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:40:57 2022 " "Info: Processing ended: Mon Mar 14 20:40:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:40:58 2022 " "Info: Processing started: Mon Mar 14 20:40:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter_16 -c counter_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:40:59 2022 " "Info: Processing ended: Mon Mar 14 20:40:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:40:59 2022 " "Info: Processing started: Mon Mar 14 20:40:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PRN " "Info: Assuming node \"PRN\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PRN register inst3~_emulated register inst3~_emulated 138.26 MHz 7.233 ns Internal " "Info: Clock \"PRN\" has Internal fmax of 138.26 MHz between source register \"inst3~_emulated\" and destination register \"inst3~_emulated\" (period= 7.233 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.342 ns + Longest register register " "Info: + Longest register to register delay is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X1_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 1.667 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(1.461 ns) + CELL(0.206 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 3.234 ns inst3~data_lut 3 COMB LCCOMB_X1_Y9_N18 1 " "Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 3.234 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.342 ns inst3~_emulated 4 REG LCFF_X1_Y9_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.342 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.56 % ) " "Info: Total cell delay = 0.520 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.44 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.627 ns - Smallest " "Info: - Smallest clock skew is -3.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 4.996 ns + Shortest register " "Info: + Shortest clock path from clock \"PRN\" to destination register is 4.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.624 ns) 2.983 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(1.374 ns) + CELL(0.624 ns) = 2.983 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 4.996 ns inst3~_emulated 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(1.347 ns) + CELL(0.666 ns) = 4.996 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 45.54 % ) " "Info: Total cell delay = 2.275 ns ( 45.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 54.46 % ) " "Info: Total interconnect delay = 2.721 ns ( 54.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.374ns 1.347ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 8.623 ns - Longest register " "Info: - Longest clock path from clock \"PRN\" to source register is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.206 ns) 2.561 ns inst~head_lut 2 COMB LCCOMB_X3_Y8_N0 3 " "Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 3.866 ns inst1~_emulated 3 REG LCFF_X3_Y8_N29 1 " "Info: 3: + IC(0.335 ns) + CELL(0.970 ns) = 3.866 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 4.501 ns inst1~head_lut 4 COMB LCCOMB_X3_Y8_N22 3 " "Info: 4: + IC(0.429 ns) + CELL(0.206 ns) = 4.501 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 5.805 ns inst2~_emulated 5 REG LCFF_X3_Y8_N9 1 " "Info: 5: + IC(0.334 ns) + CELL(0.970 ns) = 5.805 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 6.610 ns inst2~head_lut 6 COMB LCCOMB_X3_Y8_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 6.610 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 8.623 ns inst3~_emulated 7 REG LCFF_X1_Y9_N19 1 " "Info: 7: + IC(1.347 ns) + CELL(0.666 ns) = 8.623 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.373 ns ( 50.71 % ) " "Info: Total cell delay = 4.373 ns ( 50.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.250 ns ( 49.29 % ) " "Info: Total interconnect delay = 4.250 ns ( 49.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.374ns 1.347ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.374ns 1.347ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register inst3~_emulated register inst3~_emulated 277.32 MHz 3.606 ns Internal " "Info: Clock \"CP\" has Internal fmax of 277.32 MHz between source register \"inst3~_emulated\" and destination register \"inst3~_emulated\" (period= 3.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.342 ns + Longest register register " "Info: + Longest register to register delay is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X1_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 1.667 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(1.461 ns) + CELL(0.206 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 3.234 ns inst3~data_lut 3 COMB LCCOMB_X1_Y9_N18 1 " "Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 3.234 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.342 ns inst3~_emulated 4 REG LCFF_X1_Y9_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.342 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.56 % ) " "Info: Total cell delay = 0.520 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.44 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 11.079 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 11.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CP 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.572 ns inst~_emulated 2 REG LCFF_X1_Y9_N17 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.370 ns) 5.017 ns inst~head_lut 3 COMB LCCOMB_X3_Y8_N0 3 " "Info: 3: + IC(1.075 ns) + CELL(0.370 ns) = 5.017 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 6.322 ns inst1~_emulated 4 REG LCFF_X3_Y8_N29 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 6.322 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 6.957 ns inst1~head_lut 5 COMB LCCOMB_X3_Y8_N22 3 " "Info: 5: + IC(0.429 ns) + CELL(0.206 ns) = 6.957 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 8.261 ns inst2~_emulated 6 REG LCFF_X3_Y8_N9 1 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 8.261 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 9.066 ns inst2~head_lut 7 COMB LCCOMB_X3_Y8_N26 3 " "Info: 7: + IC(0.435 ns) + CELL(0.370 ns) = 9.066 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 11.079 ns inst3~_emulated 8 REG LCFF_X1_Y9_N19 1 " "Info: 8: + IC(1.347 ns) + CELL(0.666 ns) = 11.079 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.527 ns ( 49.89 % ) " "Info: Total cell delay = 5.527 ns ( 49.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.552 ns ( 50.11 % ) " "Info: Total interconnect delay = 5.552 ns ( 50.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.079 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 11.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CP 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.572 ns inst~_emulated 2 REG LCFF_X1_Y9_N17 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.370 ns) 5.017 ns inst~head_lut 3 COMB LCCOMB_X3_Y8_N0 3 " "Info: 3: + IC(1.075 ns) + CELL(0.370 ns) = 5.017 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 6.322 ns inst1~_emulated 4 REG LCFF_X3_Y8_N29 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 6.322 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 6.957 ns inst1~head_lut 5 COMB LCCOMB_X3_Y8_N22 3 " "Info: 5: + IC(0.429 ns) + CELL(0.206 ns) = 6.957 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 8.261 ns inst2~_emulated 6 REG LCFF_X3_Y8_N9 1 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 8.261 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 9.066 ns inst2~head_lut 7 COMB LCCOMB_X3_Y8_N26 3 " "Info: 7: + IC(0.435 ns) + CELL(0.370 ns) = 9.066 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 11.079 ns inst3~_emulated 8 REG LCFF_X1_Y9_N19 1 " "Info: 8: + IC(1.347 ns) + CELL(0.666 ns) = 11.079 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.527 ns ( 49.89 % ) " "Info: Total cell delay = 5.527 ns ( 49.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.552 ns ( 50.11 % ) " "Info: Total interconnect delay = 5.552 ns ( 50.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register inst3~_emulated register inst3~_emulated 124.21 MHz 8.051 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 124.21 MHz between source register \"inst3~_emulated\" and destination register \"inst3~_emulated\" (period= 8.051 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.342 ns + Longest register register " "Info: + Longest register to register delay is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X1_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 1.667 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(1.461 ns) + CELL(0.206 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 3.234 ns inst3~data_lut 3 COMB LCCOMB_X1_Y9_N18 1 " "Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 3.234 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.342 ns inst3~_emulated 4 REG LCFF_X1_Y9_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.342 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.56 % ) " "Info: Total cell delay = 0.520 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.44 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.445 ns - Smallest " "Info: - Smallest clock skew is -4.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 5.088 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.206 ns) 3.075 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(1.865 ns) + CELL(0.206 ns) = 3.075 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { CLRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 5.088 ns inst3~_emulated 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(1.347 ns) + CELL(0.666 ns) = 5.088 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 36.87 % ) " "Info: Total cell delay = 1.876 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 63.13 % ) " "Info: Total interconnect delay = 3.212 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 9.533 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 9.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.589 ns) 3.471 ns inst~head_lut 2 COMB LCCOMB_X3_Y8_N0 3 " "Info: 2: + IC(1.878 ns) + CELL(0.589 ns) = 3.471 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 4.776 ns inst1~_emulated 3 REG LCFF_X3_Y8_N29 1 " "Info: 3: + IC(0.335 ns) + CELL(0.970 ns) = 4.776 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 5.411 ns inst1~head_lut 4 COMB LCCOMB_X3_Y8_N22 3 " "Info: 4: + IC(0.429 ns) + CELL(0.206 ns) = 5.411 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 6.715 ns inst2~_emulated 5 REG LCFF_X3_Y8_N9 1 " "Info: 5: + IC(0.334 ns) + CELL(0.970 ns) = 6.715 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 7.520 ns inst2~head_lut 6 COMB LCCOMB_X3_Y8_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 7.520 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 9.533 ns inst3~_emulated 7 REG LCFF_X1_Y9_N19 1 " "Info: 7: + IC(1.347 ns) + CELL(0.666 ns) = 9.533 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.775 ns ( 50.09 % ) " "Info: Total cell delay = 4.775 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.758 ns ( 49.91 % ) " "Info: Total interconnect delay = 4.758 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"PRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2~_emulated inst2~_emulated PRN 328 ps " "Info: Found hold time violation between source  pin or register \"inst2~_emulated\" and destination pin or register \"inst2~_emulated\" for clock \"PRN\" (Hold time is 328 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.823 ns + Largest " "Info: + Largest clock skew is 1.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 5.501 ns + Longest register " "Info: + Longest clock path from clock \"PRN\" to destination register is 5.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.206 ns) 2.561 ns inst~head_lut 2 COMB LCCOMB_X3_Y8_N0 3 " "Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 3.866 ns inst1~_emulated 3 REG LCFF_X3_Y8_N29 1 " "Info: 3: + IC(0.335 ns) + CELL(0.970 ns) = 3.866 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 4.501 ns inst1~head_lut 4 COMB LCCOMB_X3_Y8_N22 3 " "Info: 4: + IC(0.429 ns) + CELL(0.206 ns) = 4.501 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 5.501 ns inst2~_emulated 5 REG LCFF_X3_Y8_N9 1 " "Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 5.501 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 55.14 % ) " "Info: Total cell delay = 3.033 ns ( 55.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 44.86 % ) " "Info: Total interconnect delay = 2.468 ns ( 44.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 3.678 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to source register is 3.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.370 ns) 2.678 ns inst1~head_lut 2 COMB LCCOMB_X3_Y8_N22 3 " "Info: 2: + IC(1.323 ns) + CELL(0.370 ns) = 2.678 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { PRN inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 3.678 ns inst2~_emulated 3 REG LCFF_X3_Y8_N9 1 " "Info: 3: + IC(0.334 ns) + CELL(0.666 ns) = 3.678 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 54.95 % ) " "Info: Total cell delay = 2.021 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.657 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.323ns 0.334ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.323ns 0.334ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.497 ns - Shortest register register " "Info: - Shortest register to register delay is 1.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X3_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 0.805 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(0.435 ns) + CELL(0.370 ns) = 0.805 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 1.389 ns inst2~data_lut 3 COMB LCCOMB_X3_Y8_N8 1 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 1.389 ns; Loc. = LCCOMB_X3_Y8_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.497 ns inst2~_emulated 4 REG LCFF_X3_Y8_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.497 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.69 % ) " "Info: Total cell delay = 0.684 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 54.31 % ) " "Info: Total interconnect delay = 0.813 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.435ns 0.378ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.370ns 0.335ns 0.429ns 0.334ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { PRN inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { PRN {} PRN~combout {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.323ns 0.334ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.435ns 0.378ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst3~_emulated inst3~_emulated CLRN 1.105 ns " "Info: Found hold time violation between source  pin or register \"inst3~_emulated\" and destination pin or register \"inst3~_emulated\" for clock \"CLRN\" (Hold time is 1.105 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.445 ns + Largest " "Info: + Largest clock skew is 4.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 9.533 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 9.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.589 ns) 3.471 ns inst~head_lut 2 COMB LCCOMB_X3_Y8_N0 3 " "Info: 2: + IC(1.878 ns) + CELL(0.589 ns) = 3.471 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 4.776 ns inst1~_emulated 3 REG LCFF_X3_Y8_N29 1 " "Info: 3: + IC(0.335 ns) + CELL(0.970 ns) = 4.776 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 5.411 ns inst1~head_lut 4 COMB LCCOMB_X3_Y8_N22 3 " "Info: 4: + IC(0.429 ns) + CELL(0.206 ns) = 5.411 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 6.715 ns inst2~_emulated 5 REG LCFF_X3_Y8_N9 1 " "Info: 5: + IC(0.334 ns) + CELL(0.970 ns) = 6.715 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 7.520 ns inst2~head_lut 6 COMB LCCOMB_X3_Y8_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 7.520 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 9.533 ns inst3~_emulated 7 REG LCFF_X1_Y9_N19 1 " "Info: 7: + IC(1.347 ns) + CELL(0.666 ns) = 9.533 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.775 ns ( 50.09 % ) " "Info: Total cell delay = 4.775 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.758 ns ( 49.91 % ) " "Info: Total interconnect delay = 4.758 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 5.088 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.206 ns) 3.075 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(1.865 ns) + CELL(0.206 ns) = 3.075 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { CLRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 5.088 ns inst3~_emulated 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(1.347 ns) + CELL(0.666 ns) = 5.088 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 36.87 % ) " "Info: Total cell delay = 1.876 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 63.13 % ) " "Info: Total interconnect delay = 3.212 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.342 ns - Shortest register register " "Info: - Shortest register to register delay is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X1_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 1.667 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(1.461 ns) + CELL(0.206 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 3.234 ns inst3~data_lut 3 COMB LCCOMB_X1_Y9_N18 1 " "Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 3.234 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.342 ns inst3~_emulated 4 REG LCFF_X1_Y9_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.342 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.56 % ) " "Info: Total cell delay = 0.520 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.44 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.533 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.533 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.878ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.004ns 0.589ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.865ns 1.347ns } { 0.000ns 1.004ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.342 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.461ns 1.361ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst3~_emulated CLRN PRN 4.209 ns register " "Info: tsu for register \"inst3~_emulated\" (data pin = \"CLRN\", clock pin = \"PRN\") is 4.209 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.245 ns + Longest pin register " "Info: + Longest pin to register delay is 9.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.370 ns) 7.570 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(6.196 ns) + CELL(0.370 ns) = 7.570 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { CLRN inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 9.137 ns inst3~data_lut 3 COMB LCCOMB_X1_Y9_N18 1 " "Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 9.137 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.245 ns inst3~_emulated 4 REG LCFF_X1_Y9_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.245 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 18.26 % ) " "Info: Total cell delay = 1.688 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.557 ns ( 81.74 % ) " "Info: Total interconnect delay = 7.557 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.245 ns" { CLRN inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.245 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 6.196ns 1.361ns 0.000ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 4.996 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to destination register is 4.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.624 ns) 2.983 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(1.374 ns) + CELL(0.624 ns) = 2.983 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 4.996 ns inst3~_emulated 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(1.347 ns) + CELL(0.666 ns) = 4.996 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 45.54 % ) " "Info: Total cell delay = 2.275 ns ( 45.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 54.46 % ) " "Info: Total interconnect delay = 2.721 ns ( 54.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.374ns 1.347ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.245 ns" { CLRN inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.245 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 6.196ns 1.361ns 0.000ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.374ns 1.347ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q3 inst3~_emulated 18.188 ns register " "Info: tco from clock \"CP\" to destination pin \"Q3\" through register \"inst3~_emulated\" is 18.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.079 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 11.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CP 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.572 ns inst~_emulated 2 REG LCFF_X1_Y9_N17 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.370 ns) 5.017 ns inst~head_lut 3 COMB LCCOMB_X3_Y8_N0 3 " "Info: 3: + IC(1.075 ns) + CELL(0.370 ns) = 5.017 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 6.322 ns inst1~_emulated 4 REG LCFF_X3_Y8_N29 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 6.322 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 6.957 ns inst1~head_lut 5 COMB LCCOMB_X3_Y8_N22 3 " "Info: 5: + IC(0.429 ns) + CELL(0.206 ns) = 6.957 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 8.261 ns inst2~_emulated 6 REG LCFF_X3_Y8_N9 1 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 8.261 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 9.066 ns inst2~head_lut 7 COMB LCCOMB_X3_Y8_N26 3 " "Info: 7: + IC(0.435 ns) + CELL(0.370 ns) = 9.066 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.666 ns) 11.079 ns inst3~_emulated 8 REG LCFF_X1_Y9_N19 1 " "Info: 8: + IC(1.347 ns) + CELL(0.666 ns) = 11.079 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.527 ns ( 49.89 % ) " "Info: Total cell delay = 5.527 ns ( 49.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.552 ns ( 50.11 % ) " "Info: Total interconnect delay = 5.552 ns ( 50.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.805 ns + Longest register pin " "Info: + Longest register to pin delay is 6.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X1_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 1.667 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(1.461 ns) + CELL(0.206 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(3.086 ns) 6.805 ns Q3 3 PIN PIN_10 0 " "Info: 3: + IC(2.052 ns) + CELL(3.086 ns) = 6.805 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { inst3~head_lut Q3 } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 384 1200 1376 400 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.292 ns ( 48.38 % ) " "Info: Total cell delay = 3.292 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.513 ns ( 51.62 % ) " "Info: Total interconnect delay = 3.513 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { inst3~_emulated inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.805 ns" { inst3~_emulated {} inst3~head_lut {} Q3 {} } { 0.000ns 1.461ns 2.052ns } { 0.000ns 0.206ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns 0.435ns 1.347ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { inst3~_emulated inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.805 ns" { inst3~_emulated {} inst3~head_lut {} Q3 {} } { 0.000ns 1.461ns 2.052ns } { 0.000ns 0.206ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLRN Q3 12.708 ns Longest " "Info: Longest tpd from source pin \"CLRN\" to destination pin \"Q3\" is 12.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLRN 1 CLK PIN_58 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.370 ns) 7.570 ns inst3~head_lut 2 COMB LCCOMB_X3_Y8_N10 2 " "Info: 2: + IC(6.196 ns) + CELL(0.370 ns) = 7.570 ns; Loc. = LCCOMB_X3_Y8_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { CLRN inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(3.086 ns) 12.708 ns Q3 3 PIN PIN_10 0 " "Info: 3: + IC(2.052 ns) + CELL(3.086 ns) = 12.708 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { inst3~head_lut Q3 } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 384 1200 1376 400 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.460 ns ( 35.10 % ) " "Info: Total cell delay = 4.460 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.248 ns ( 64.90 % ) " "Info: Total interconnect delay = 8.248 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "12.708 ns" { CLRN inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "12.708 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} Q3 {} } { 0.000ns 0.000ns 6.196ns 2.052ns } { 0.000ns 1.004ns 0.370ns 3.086ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated PRN CP 4.588 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"PRN\", clock pin = \"CP\") is 4.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.957 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 7.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CP 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.572 ns inst~_emulated 2 REG LCFF_X1_Y9_N17 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.370 ns) 5.017 ns inst~head_lut 3 COMB LCCOMB_X3_Y8_N0 3 " "Info: 3: + IC(1.075 ns) + CELL(0.370 ns) = 5.017 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 6.322 ns inst1~_emulated 4 REG LCFF_X3_Y8_N29 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 6.322 ns; Loc. = LCFF_X3_Y8_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 6.957 ns inst1~head_lut 5 COMB LCCOMB_X3_Y8_N22 3 " "Info: 5: + IC(0.429 ns) + CELL(0.206 ns) = 6.957 ns; Loc. = LCCOMB_X3_Y8_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 7.957 ns inst2~_emulated 6 REG LCFF_X3_Y8_N9 1 " "Info: 6: + IC(0.334 ns) + CELL(0.666 ns) = 7.957 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.187 ns ( 52.62 % ) " "Info: Total cell delay = 4.187 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.770 ns ( 47.38 % ) " "Info: Total interconnect delay = 3.770 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.675 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.624 ns) 2.983 ns inst2~head_lut 2 COMB LCCOMB_X3_Y8_N26 3 " "Info: 2: + IC(1.374 ns) + CELL(0.624 ns) = 2.983 ns; Loc. = LCCOMB_X3_Y8_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.567 ns inst2~data_lut 3 COMB LCCOMB_X3_Y8_N8 1 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 3.567 ns; Loc. = LCCOMB_X3_Y8_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.675 ns inst2~_emulated 4 REG LCFF_X3_Y8_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.675 ns; Loc. = LCFF_X3_Y8_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 52.33 % ) " "Info: Total cell delay = 1.923 ns ( 52.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 47.67 % ) " "Info: Total interconnect delay = 1.752 ns ( 47.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.374ns 0.378ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.597ns 1.075ns 0.335ns 0.429ns 0.334ns } { 0.000ns 1.005ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.675 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.374ns 0.378ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:41:00 2022 " "Info: Processing ended: Mon Mar 14 20:41:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:41:01 2022 " "Info: Processing started: Mon Mar 14 20:41:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off counter_16 -c counter_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "counter_16.vho counter_16_vhd.sdo D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/simulation/modelsim/ simulation " "Info: Generated files \"counter_16.vho\" and \"counter_16_vhd.sdo\" in directory \"D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:41:01 2022 " "Info: Processing ended: Mon Mar 14 20:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
