Version 3.2 HI-TECH Software Intermediate Code
[s S1144 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1144 . AMP SEC FREQ ARCFORCEON TWOT FOURT SPOT CYCLE ]
[u S1143 `uc 1 `S1144 1 ]
[n S1143 uled_group1 all bitsize ]
[s S1146 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1146 . PREFLOW START_CUR UPSLOPE I1_MAIN I2_CYCLE BASE_CUR PEAK_CUR PULSE_FREQ ]
[u S1145 `uc 1 `S1146 1 ]
[n S1145 uled_group2 all bitsize ]
[s S1148 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1148 . DUTY DOWNLSLOPE END_CUR POSTFLOW n1 n2 n3 n4 ]
[u S1147 `uc 1 `S1148 1 ]
[n S1147 uled_group3 all bitsize ]
[s S1150 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1150 . MMA TIGHF LIFTARC PULSE NORMAL n1 n2 n3 ]
[u S1149 `uc 1 `S1150 1 ]
[n S1149 uled_group4 all bitsize ]
[s S1152 `ui 1 ]
[n S1152 . time ]
[s S1153 `ui 1 ]
[n S1153 . amp ]
[s S1154 `ui 1 ]
[n S1154 . time ]
[s S1155 `ui 1 `ui 1 `ui 1 `ui 1 `ui 1 `ui 1 ]
[n S1155 . I1 I2 base peak freq duty ]
[s S1156 `ui 1 ]
[n S1156 . time ]
[s S1157 `ui 1 ]
[n S1157 . amp ]
[s S1158 `ui 1 ]
[n S1158 . time ]
[s S1151 `ui 1 `S1152 1 `S1153 1 `S1154 1 `S1155 1 `S1156 1 `S1157 1 `S1158 1 `ui 1 `uc 1 `uc 1 `uc 1 `uc 1 `ui 1 `ui 1 `ui 1 `uc 1 ]
[n S1151 para_s dummy preflow start upslope weld dnslope end postflow spottime ledgp1 ledgp2 ledgp3 ledgp4 pwmslope arcforce mmacurrent dummyvar ]
[u S1159 `S1151 1 `ui -> 20 `i ]
[n S1159 para_u paras arrayu ]
[c E8079 0 1 2 3 4 5 6 7 .. ]
[n E8079 . pre start1 upslope weld downslope end1 postflow exit1  ]
[s S479 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S479 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
[s S480 :1 `uc 1 ]
[n S480 . LB0 ]
[s S481 :1 `uc 1 :1 `uc 1 ]
[n S481 . . LB1 ]
[s S482 :2 `uc 1 :1 `uc 1 ]
[n S482 . . LB2 ]
[s S483 :3 `uc 1 :1 `uc 1 ]
[n S483 . . LB3 ]
[s S484 :4 `uc 1 :1 `uc 1 ]
[n S484 . . LB4 ]
[s S485 :5 `uc 1 :1 `uc 1 ]
[n S485 . . LB5 ]
[s S486 :6 `uc 1 :1 `uc 1 ]
[n S486 . . LB6 ]
[s S487 :7 `uc 1 :1 `uc 1 ]
[n S487 . . LB7 ]
[u S478 `S479 1 `S480 1 `S481 1 `S482 1 `S483 1 `S484 1 `S485 1 `S486 1 `S487 1 ]
[n S478 . . . . . . . . . . ]
"7951 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _LATBbits `VS478 ~T0 @X0 0 e@3978 ]
[s S469 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S469 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
[s S470 :1 `uc 1 ]
[n S470 . LA0 ]
[s S471 :1 `uc 1 :1 `uc 1 ]
[n S471 . . LA1 ]
[s S472 :2 `uc 1 :1 `uc 1 ]
[n S472 . . LA2 ]
[s S473 :3 `uc 1 :1 `uc 1 ]
[n S473 . . LA3 ]
[s S474 :4 `uc 1 :1 `uc 1 ]
[n S474 . . LA4 ]
[s S475 :5 `uc 1 :1 `uc 1 ]
[n S475 . . LA5 ]
[s S476 :6 `uc 1 :1 `uc 1 ]
[n S476 . . LA6 ]
[s S477 :7 `uc 1 :1 `uc 1 ]
[n S477 . . LA7 ]
[u S468 `S469 1 `S470 1 `S471 1 `S472 1 `S473 1 `S474 1 `S475 1 `S476 1 `S477 1 ]
[n S468 . . . . . . . . . . ]
"7819
[v _LATAbits `VS468 ~T0 @X0 0 e@3977 ]
[s S509 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S509 . LATE0 LATE1 LATE2 ]
[s S510 :1 `uc 1 ]
[n S510 . LE0 ]
[s S511 :1 `uc 1 :1 `uc 1 ]
[n S511 . . LE1 ]
[s S512 :2 `uc 1 :1 `uc 1 ]
[n S512 . . LE2 ]
[s S513 :3 `uc 1 :1 `uc 1 ]
[n S513 . . LE3 ]
[s S514 :4 `uc 1 :1 `uc 1 ]
[n S514 . . LE4 ]
[s S515 :5 `uc 1 :1 `uc 1 ]
[n S515 . . LE5 ]
[s S516 :6 `uc 1 :1 `uc 1 ]
[n S516 . . LE6 ]
[s S517 :7 `uc 1 :1 `uc 1 ]
[n S517 . . LE7 ]
[u S508 `S509 1 `S510 1 `S511 1 `S512 1 `S513 1 `S514 1 `S515 1 `S516 1 `S517 1 ]
[n S508 . . . . . . . . . . ]
"8342
[v _LATEbits `VS508 ~T0 @X0 0 e@3981 ]
"29 function.c
[v _latchdata `(v ~T0 @X0 0 ef1`uc ]
"30
[v _clear_all `(v ~T0 @X0 0 ef ]
[s S489 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S489 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
[s S490 :1 `uc 1 ]
[n S490 . LC0 ]
[s S491 :1 `uc 1 :1 `uc 1 ]
[n S491 . . LC1 ]
[s S492 :2 `uc 1 :1 `uc 1 ]
[n S492 . . LC2 ]
[s S493 :3 `uc 1 :1 `uc 1 ]
[n S493 . . LC3 ]
[s S494 :4 `uc 1 :1 `uc 1 ]
[n S494 . . LC4 ]
[s S495 :5 `uc 1 :1 `uc 1 ]
[n S495 . . LC5 ]
[s S496 :6 `uc 1 :1 `uc 1 ]
[n S496 . . LC6 ]
[s S497 :7 `uc 1 :1 `uc 1 ]
[n S497 . . LC7 ]
[u S488 `S489 1 `S490 1 `S491 1 `S492 1 `S493 1 `S494 1 `S495 1 `S496 1 `S497 1 ]
[n S488 . . . . . . . . . . ]
"8083 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _LATCbits `VS488 ~T0 @X0 0 e@3979 ]
"9064
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
[s S434 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
[s S435 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S435 . . P2B P2C P2D P1B P1C P1D ]
[s S436 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . . CCP4 . TX2 RX2 ]
[s S437 :3 `uc 1 :1 `uc 1 ]
[n S437 . . NOT_SS2 ]
[s S438 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S438 . SCK2 SDI2 . nSS2 SDO2 . CK2 DT2 ]
[s S439 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S439 . SCL2 SDA2 . SS2 ]
[s S440 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S440 . AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 ]
[u S433 `S434 1 `S435 1 `S436 1 `S437 1 `S438 1 `S439 1 `S440 1 ]
[n S433 . . . . . . . . ]
"7292
[v _PORTDbits `VS433 ~T0 @X0 0 e@3971 ]
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
[s S418 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S418 . AN12 AN10 AN8 AN9 AN11 AN13 PGC PGD ]
[s S419 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S419 . FLT0 C12IN3M . C12IN2M T5G T1G ]
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . SRI C12IN3N . C12IN2N . CCP3 ]
[s S421 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S421 . . CTED1 CTED2 . T3CKI ]
[s S422 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S422 . . P2A . P3A ]
[s S423 :3 `uc 1 :1 `uc 1 ]
[n S423 . . CCP2_PA2 ]
[u S415 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 `S422 1 `S423 1 ]
[n S415 . . . . . . . . . ]
"6721
[v _PORTBbits `VS415 ~T0 @X0 0 e@3969 ]
[s S425 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S425 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
[s S426 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S426 . T1OSO T1OSI T5CKI SCK SDI SDO TX RX ]
[s S427 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S427 . P2B P2A P1A SCL SDA . CK DT ]
[s S428 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . T1CKI CCP2 CCP1 SCK1 SDI1 SDO1 TX1 RX1 ]
[s S429 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S429 . T3CKI . CTPLS SCL1 SDA1 . CK1 DT1 ]
[s S430 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S430 . T3G . AN14 AN15 AN16 AN17 AN18 AN19 ]
[s S431 :2 `uc 1 :1 `uc 1 ]
[n S431 . . PA1 ]
[s S432 :1 `uc 1 :1 `uc 1 ]
[n S432 . . PA2 ]
[u S424 `S425 1 `S426 1 `S427 1 `S428 1 `S429 1 `S430 1 `S431 1 `S432 1 ]
[n S424 . . . . . . . . . ]
"6995
[v _PORTCbits `VS424 ~T0 @X0 0 e@3970 ]
[s S499 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S499 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
[s S500 :1 `uc 1 ]
[n S500 . LD0 ]
[s S501 :1 `uc 1 :1 `uc 1 ]
[n S501 . . LD1 ]
[s S502 :2 `uc 1 :1 `uc 1 ]
[n S502 . . LD2 ]
[s S503 :3 `uc 1 :1 `uc 1 ]
[n S503 . . LD3 ]
[s S504 :4 `uc 1 :1 `uc 1 ]
[n S504 . . LD4 ]
[s S505 :5 `uc 1 :1 `uc 1 ]
[n S505 . . LD5 ]
[s S506 :6 `uc 1 :1 `uc 1 ]
[n S506 . . LD6 ]
[s S507 :7 `uc 1 :1 `uc 1 ]
[n S507 . . LD7 ]
[u S498 `S499 1 `S500 1 `S501 1 `S502 1 `S503 1 `S504 1 `S505 1 `S506 1 `S507 1 ]
[n S498 . . . . . . . . . . ]
"8215
[v _LATDbits `VS498 ~T0 @X0 0 e@3980 ]
"38 function.c
[v _preflow `(v ~T0 @X0 0 ef ]
"10
[v _Update_PWM `(v ~T0 @X0 0 ef1`ui ]
[s S401 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S401 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . AN0 AN1 AN2 AN3 . AN4 ]
[s S403 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S403 . C12IN0M C12IN1M C2INP C1INP C1OUT C2OUT ]
[s S404 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S404 . C12IN0N C12IN1N VREFM VREFP T0CKI SS ]
[s S405 :5 `uc 1 :1 `uc 1 ]
[n S405 . . NOT_SS ]
[s S406 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S406 . . VREFN . SRQ nSS ]
[s S407 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S407 . . CVREF . LVDIN ]
[s S408 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S408 . . DACOUT . HLVDIN ]
[s S409 :5 `uc 1 :1 `uc 1 ]
[n S409 . . SS1 ]
[s S410 :5 `uc 1 :1 `uc 1 ]
[n S410 . . NOT_SS1 ]
[s S411 :5 `uc 1 :1 `uc 1 ]
[n S411 . . nSS1 ]
[s S412 :5 `uc 1 :1 `uc 1 ]
[n S412 . . SRNQ ]
[s S413 :7 `uc 1 :1 `uc 1 ]
[n S413 . . RJPU ]
[s S414 :1 `uc 1 ]
[n S414 . ULPWUIN ]
[u S400 `S401 1 `S402 1 `S403 1 `S404 1 `S405 1 `S406 1 `S407 1 `S408 1 `S409 1 `S410 1 `S411 1 `S412 1 `S413 1 `S414 1 ]
[n S400 . . . . . . . . . . . . . . . ]
"6452 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _PORTAbits `VS400 ~T0 @X0 0 e@3968 ]
"13904
[v _CCPR1L `Vuc ~T0 @X0 0 e@4030 ]
[s S820 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S820 . CCP1M DC1B P1M ]
[s S821 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S821 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[u S819 `S820 1 `S821 1 ]
[n S819 . . . ]
"13839
[v _CCP1CONbits `VS819 ~T0 @X0 0 e@4029 ]
"39 function.c
[v _display_error `(v ~T0 @X0 0 ef ]
"36
[v _exitprocess `(v ~T0 @X0 0 ef ]
"37
[v _exitwriteprocess `(v ~T0 @X0 0 ef ]
"12
[v _intochar_volt `(v ~T0 @X0 0 ef1`ui ]
"15
[v _delay `(v ~T0 @X0 0 ef ]
"24
[v _writemem `(v ~T0 @X0 0 ef ]
"33
[v _Update_Data `(ui ~T0 @X0 0 ef4`ui`ui`ui`uc ]
"11
[v _inttochar `(v ~T0 @X0 0 ef1`ui ]
"34
[v _Fast_Update_Data `(ui ~T0 @X0 0 ef4`ui`ui`ui`uc ]
"42
[v _scanencoder `(uc ~T0 @X0 0 ef ]
"45
[v _Update_MMA_Parameters `(v ~T0 @X0 0 ef1`uc ]
"26
[v _write `(v ~T0 @X0 0 ef2`uc`uc ]
"20
[v _keydetect `(v ~T0 @X0 0 ef ]
[s S830 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S830 . NVCFG PVCFG . TRIGSEL ]
[s S831 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S831 . NVCFG0 NVCFG1 PVCFG0 PVCFG1 ]
[s S832 :3 `uc 1 :1 `uc 1 ]
[n S832 . . CHSN3 ]
[u S829 `S830 1 `S831 1 `S832 1 ]
[n S829 . . . . ]
"14035 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _ADCON1bits `VS829 ~T0 @X0 0 e@4033 ]
"6365
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
[s S1113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1113 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
[s S1114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1114 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S1115 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1115 . . GIEL GIEH ]
[s S1116 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1116 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S1117 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1117 . . GIEL GIEH ]
[u S1112 `S1113 1 `S1114 1 `S1115 1 `S1116 1 `S1117 1 ]
[n S1112 . . . . . . ]
"17678
[v _INTCONbits `VS1112 ~T0 @X0 0 e@4082 ]
"16928
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
[s S562 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S562 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
[s S563 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S563 . . SSPIE TXIE RCIE ]
[u S561 `S562 1 `S563 1 ]
[n S561 . . . ]
"9770
[v _PIE1bits `VS561 ~T0 @X0 0 e@3997 ]
[s S565 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S565 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
[s S566 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S566 . . SSPIF TXIF RCIF ]
[u S564 `S565 1 `S566 1 ]
[n S564 . . . ]
"9846
[v _PIR1bits `VS564 ~T0 @X0 0 e@3998 ]
"16518
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
[s S543 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S543 . TRISE0 TRISE1 TRISE2 . WPUE3 ]
[s S544 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S544 . RE0 RE1 RE2 ]
[u S542 `S543 1 `S544 1 ]
[n S542 . . . ]
"9309
[v _TRISEbits `VS542 ~T0 @X0 0 e@3990 ]
[s S442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S442 . RE0 RE1 RE2 RE3 ]
[s S443 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S443 . AN5 AN6 AN7 MCLR ]
[s S444 :3 `uc 1 :1 `uc 1 ]
[n S444 . . NOT_MCLR ]
[s S445 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S445 . P3A P3B CCP5 nMCLR ]
[s S446 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S446 . CCP3 . VPP ]
[s S447 :2 `uc 1 :1 `uc 1 ]
[n S447 . . CCP10 ]
[s S448 :7 `uc 1 :1 `uc 1 ]
[n S448 . . CCP2E ]
[s S449 :6 `uc 1 :1 `uc 1 ]
[n S449 . . CCP6E ]
[s S450 :5 `uc 1 :1 `uc 1 ]
[n S450 . . CCP7E ]
[s S451 :4 `uc 1 :1 `uc 1 ]
[n S451 . . CCP8E ]
[s S452 :3 `uc 1 :1 `uc 1 ]
[n S452 . . CCP9E ]
[s S453 :2 `uc 1 :1 `uc 1 ]
[n S453 . . CS ]
[s S454 :7 `uc 1 :1 `uc 1 ]
[n S454 . . PA2E ]
[s S455 :6 `uc 1 :1 `uc 1 ]
[n S455 . . PB1E ]
[s S456 :2 `uc 1 :1 `uc 1 ]
[n S456 . . PB2 ]
[s S457 :4 `uc 1 :1 `uc 1 ]
[n S457 . . PB3E ]
[s S458 :5 `uc 1 :1 `uc 1 ]
[n S458 . . PC1E ]
[s S459 :1 `uc 1 :1 `uc 1 ]
[n S459 . . PC2 ]
[s S460 :3 `uc 1 :1 `uc 1 ]
[n S460 . . PC3E ]
[s S461 :1 `uc 1 ]
[n S461 . PD2 ]
[s S462 :1 `uc 1 ]
[n S462 . RDE ]
[s S463 :4 `uc 1 :1 `uc 1 ]
[n S463 . . RE4 ]
[s S464 :5 `uc 1 :1 `uc 1 ]
[n S464 . . RE5 ]
[s S465 :6 `uc 1 :1 `uc 1 ]
[n S465 . . RE6 ]
[s S466 :7 `uc 1 :1 `uc 1 ]
[n S466 . . RE7 ]
[s S467 :1 `uc 1 :1 `uc 1 ]
[n S467 . . WRE ]
[u S441 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 `S451 1 `S452 1 `S453 1 `S454 1 `S455 1 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 `S464 1 `S465 1 `S466 1 `S467 1 ]
[n S441 . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"7587
[v _PORTEbits `VS441 ~T0 @X0 0 e@3972 ]
[s S834 :1 `uc 1 :1 `uc 1 ]
[n S834 . . GO_NOT_DONE ]
[s S835 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S835 . ADON GO_nDONE CHS ]
[s S836 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S836 . . GO CHS0 CHS1 CHS2 CHS3 CHS4 ]
[s S837 :1 `uc 1 :1 `uc 1 ]
[n S837 . . DONE ]
[s S838 :1 `uc 1 :1 `uc 1 ]
[n S838 . . NOT_DONE ]
[s S839 :1 `uc 1 :1 `uc 1 ]
[n S839 . . nDONE ]
[s S840 :1 `uc 1 :1 `uc 1 ]
[n S840 . . GO_DONE ]
[s S841 :1 `uc 1 :1 `uc 1 ]
[n S841 . . GODONE ]
[u S833 `S834 1 `S835 1 `S836 1 `S837 1 `S838 1 `S839 1 `S840 1 `S841 1 ]
[n S833 . . . . . . . . . ]
"14124
[v _ADCON0bits `VS833 ~T0 @X0 0 e@4034 ]
"11635
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
[s S613 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S613 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S614 :3 `uc 1 :1 `uc 1 ]
[n S614 . . ADEN ]
[s S615 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S615 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
[s S616 :6 `uc 1 :1 `uc 1 ]
[n S616 . . RC8_9 ]
[s S617 :6 `uc 1 :1 `uc 1 ]
[n S617 . . RC9 ]
[s S618 :1 `uc 1 ]
[n S618 . RCD8 ]
[s S619 :5 `uc 1 :1 `uc 1 ]
[n S619 . . SRENA ]
[u S612 `S613 1 `S614 1 `S615 1 `S616 1 `S617 1 `S618 1 `S619 1 ]
[n S612 . . . . . . . . ]
"10772
[v _RCSTA1bits `VS612 ~T0 @X0 0 e@4011 ]
[p mainexit ]
"1 function.c
[v _system_init `(v ~T0 @X0 0 ef ]
"17
[v _powerontest `(v ~T0 @X0 0 ef ]
"23
[v _readmem `(v ~T0 @X0 0 ef ]
"18
[v _Read_Model `(v ~T0 @X0 0 ef ]
"22
[v _resetmem `(v ~T0 @X0 0 ef ]
"25
[v _test_gas_hf `(uc ~T0 @X0 0 ef ]
"19
[v F8199 `(v ~T0 @X0 1 tf ]
[v _chk_data_remote `TF8199 ~T0 @X0 0 e ]
"9
[v _Read_ADC `(v ~T0 @X0 0 ef ]
"2
[v _oscillator_init `(v ~T0 @X0 0 ef ]
"3
[v _portpin_init `(v ~T0 @X0 0 ef ]
"4
[v _Timer0_init `(v ~T0 @X0 0 ef ]
"5
[v _Timer1_init `(v ~T0 @X0 0 ef ]
"6
[v _uart_init `(v ~T0 @X0 0 ef ]
"7
[v _adc_init `(v ~T0 @X0 0 ef ]
"8
[v _PWM_init `(v ~T0 @X0 0 ef ]
"16777 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
[s S549 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S549 . TUN PLLEN INTSRC ]
[s S550 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S550 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
[u S548 `S549 1 `S550 1 ]
[n S548 . . . ]
"9420
[v _OSCTUNEbits `VS548 ~T0 @X0 0 e@3995 ]
[s S1050 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1050 . SCS HFIOFS OSTS IRCF IDLEN ]
[s S1051 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1051 . SCS0 SCS1 IOFS . IRCF0 IRCF1 IRCF2 ]
[u S1049 `S1050 1 `S1051 1 ]
[n S1049 . . . ]
"16800
[v _OSCCONbits `VS1049 ~T0 @X0 0 e@4051 ]
"8401
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"44
[v _ANSELA `Vuc ~T0 @X0 0 e@3896 ]
"8622
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"6651
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"88
[v _ANSELB `Vuc ~T0 @X0 0 e@3897 ]
"8843
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"6920
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"137
[v _ANSELC `Vuc ~T0 @X0 0 e@3898 ]
"187
[v _ANSELD `Vuc ~T0 @X0 0 e@3899 ]
"7229
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"9285
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"7471
[v _PORTE `Vuc ~T0 @X0 0 e@3972 ]
"248
[v _ANSELE `Vuc ~T0 @X0 0 e@3900 ]
[s S1053 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1053 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
[s S1054 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1054 . T0PS0 T0PS1 T0PS2 ]
[u S1052 `S1053 1 `S1054 1 ]
[n S1052 . . . ]
"16879
[v _T0CONbits `VS1052 ~T0 @X0 0 e@4053 ]
[s S1028 :2 `uc 1 :1 `uc 1 ]
[n S1028 . . NOT_T1SYNC ]
[s S1029 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1029 . TMR1ON T1RD16 nT1SYNC T1SOSCEN T1CKPS TMR1CS ]
[s S1030 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1030 . . RD16 T1SYNC T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
[s S1031 :3 `uc 1 :1 `uc 1 ]
[n S1031 . . SOSCEN ]
[u S1027 `S1028 1 `S1029 1 `S1030 1 `S1031 1 ]
[n S1027 . . . . . ]
"16439
[v _T1CONbits `VS1027 ~T0 @X0 0 e@4045 ]
[s S1023 :3 `uc 1 :1 `uc 1 ]
[n S1023 . . T1GGO_NOT_DONE ]
[s S1024 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1024 . T1GSS T1GVAL T1GGO_nDONE T1GSPM T1GTM T1GPOL TMR1GE ]
[s S1025 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1025 . T1GSS0 T1GSS1 . T1G_DONE ]
[s S1026 :3 `uc 1 :1 `uc 1 ]
[n S1026 . . T1GGO ]
[u S1022 `S1023 1 `S1024 1 `S1025 1 `S1026 1 ]
[n S1022 . . . . . ]
"16342
[v _T1GCONbits `VS1022 ~T0 @X0 0 e@4044 ]
[s S531 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S531 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
[s S532 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S532 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
[u S530 `S531 1 `S532 1 ]
[n S530 . . . ]
"8875
[v _TRISCbits `VS530 ~T0 @X0 0 e@3988 ]
[s S637 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S637 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S638 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S638 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[s S639 :6 `uc 1 :1 `uc 1 ]
[n S639 . . TX8_9 ]
[s S640 :1 `uc 1 ]
[n S640 . TXD8 ]
[u S636 `S637 1 `S638 1 `S639 1 `S640 1 ]
[n S636 . . . . . ]
"11221
[v _TXSTA1bits `VS636 ~T0 @X0 0 e@4012 ]
[s S727 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S727 . ABDEN WUE . BRG16 CKTXP DTRXP RCIDL ABDOVF ]
[s S728 :4 `uc 1 :1 `uc 1 ]
[n S728 . . SCKP ]
[s S729 :1 `uc 1 ]
[n S729 . ABDEN1 ]
[s S730 :7 `uc 1 :1 `uc 1 ]
[n S730 . . ABDOVF1 ]
[s S731 :3 `uc 1 :1 `uc 1 ]
[n S731 . . BRG161 ]
[s S732 :5 `uc 1 :1 `uc 1 ]
[n S732 . . DTRXP1 ]
[s S733 :6 `uc 1 :1 `uc 1 ]
[n S733 . . RCIDL1 ]
[s S734 :6 `uc 1 :1 `uc 1 ]
[n S734 . . RCMT ]
[s S735 :6 `uc 1 :1 `uc 1 ]
[n S735 . . RCMT1 ]
[s S736 :5 `uc 1 :1 `uc 1 ]
[n S736 . . RXDTP ]
[s S737 :5 `uc 1 :1 `uc 1 ]
[n S737 . . RXDTP1 ]
[s S738 :4 `uc 1 :1 `uc 1 ]
[n S738 . . SCKP1 ]
[s S739 :4 `uc 1 :1 `uc 1 ]
[n S739 . . TXCKP ]
[s S740 :4 `uc 1 :1 `uc 1 ]
[n S740 . . TXCKP1 ]
[s S741 :1 `uc 1 :1 `uc 1 ]
[n S741 . . WUE1 ]
[s S742 :5 `uc 1 :1 `uc 1 ]
[n S742 . . RXCKP ]
[s S743 :1 `uc 1 :1 `uc 1 ]
[n S743 . . W4E ]
[u S726 `S727 1 `S728 1 `S729 1 `S730 1 `S731 1 `S732 1 `S733 1 `S734 1 `S735 1 `S736 1 `S737 1 `S738 1 `S739 1 `S740 1 `S741 1 `S742 1 `S743 1 ]
[n S726 . . . . . . . . . . . . . . . . . . ]
"12840
[v _BAUDCON1bits `VS726 ~T0 @X0 0 e@4024 ]
"11712
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
[s S827 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S827 . ADCS ACQT . ADFM ]
[s S828 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S828 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
[u S826 `S827 1 `S828 1 ]
[n S826 . . . ]
"13963
[v _ADCON2bits `VS826 ~T0 @X0 0 e@4032 ]
"13779
[v _PR2 `Vuc ~T0 @X0 0 e@4027 ]
[s S813 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S813 . T2CKPS TMR2ON T2OUTPS ]
[s S814 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S814 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
[u S812 `S813 1 `S814 1 ]
[n S812 . . . ]
"13730
[v _T2CONbits `VS812 ~T0 @X0 0 e@4026 ]
"14209
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"14228
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"14203
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
[s S642 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S642 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S643 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S643 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[s S644 :6 `uc 1 :1 `uc 1 ]
[n S644 . . TX8_9 ]
[s S645 :1 `uc 1 ]
[n S645 . TXD8 ]
[u S641 `S642 1 `S643 1 `S644 1 `S645 1 ]
[n S641 . . . . . ]
"11343
[v _TXSTAbits `VS641 ~T0 @X0 0 e@4012 ]
"11563
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"22 C:\Program Files (x86)\Microchip\xc8\v1.12\include\string.h
[v _memcpy `(*v ~T0 @X0 0 ef3`*v`*Cv`ui ]
"27 function.c
[v _Read `(uc ~T0 @X0 0 ef1`uc ]
"10615 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"10596
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
[s S600 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S600 . RD WR WREN WRERR FREE . CFGS EEPGD ]
[s S601 :6 `uc 1 :1 `uc 1 ]
[n S601 . . EEFS ]
[u S599 `S600 1 `S601 1 ]
[n S599 . . . ]
"10533
[v _EECON1bits `VS599 ~T0 @X0 0 e@4006 ]
"10577
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
[; ;pic18f46k22.h: 44: extern volatile unsigned char ANSELA @ 0xF38;
"46 C:\Program Files (x86)\Microchip\xc8\v1.12\include\pic18f46k22.h
[; ;pic18f46k22.h: 46: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f46k22.h: 49: typedef union {
[; ;pic18f46k22.h: 50: struct {
[; ;pic18f46k22.h: 51: unsigned ANSA0 :1;
[; ;pic18f46k22.h: 52: unsigned ANSA1 :1;
[; ;pic18f46k22.h: 53: unsigned ANSA2 :1;
[; ;pic18f46k22.h: 54: unsigned ANSA3 :1;
[; ;pic18f46k22.h: 55: unsigned :1;
[; ;pic18f46k22.h: 56: unsigned ANSA5 :1;
[; ;pic18f46k22.h: 57: };
[; ;pic18f46k22.h: 58: } ANSELAbits_t;
[; ;pic18f46k22.h: 59: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f46k22.h: 88: extern volatile unsigned char ANSELB @ 0xF39;
"90
[; ;pic18f46k22.h: 90: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f46k22.h: 93: typedef union {
[; ;pic18f46k22.h: 94: struct {
[; ;pic18f46k22.h: 95: unsigned ANSB0 :1;
[; ;pic18f46k22.h: 96: unsigned ANSB1 :1;
[; ;pic18f46k22.h: 97: unsigned ANSB2 :1;
[; ;pic18f46k22.h: 98: unsigned ANSB3 :1;
[; ;pic18f46k22.h: 99: unsigned ANSB4 :1;
[; ;pic18f46k22.h: 100: unsigned ANSB5 :1;
[; ;pic18f46k22.h: 101: };
[; ;pic18f46k22.h: 102: } ANSELBbits_t;
[; ;pic18f46k22.h: 103: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f46k22.h: 137: extern volatile unsigned char ANSELC @ 0xF3A;
"139
[; ;pic18f46k22.h: 139: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f46k22.h: 142: typedef union {
[; ;pic18f46k22.h: 143: struct {
[; ;pic18f46k22.h: 144: unsigned :2;
[; ;pic18f46k22.h: 145: unsigned ANSC2 :1;
[; ;pic18f46k22.h: 146: unsigned ANSC3 :1;
[; ;pic18f46k22.h: 147: unsigned ANSC4 :1;
[; ;pic18f46k22.h: 148: unsigned ANSC5 :1;
[; ;pic18f46k22.h: 149: unsigned ANSC6 :1;
[; ;pic18f46k22.h: 150: unsigned ANSC7 :1;
[; ;pic18f46k22.h: 151: };
[; ;pic18f46k22.h: 152: } ANSELCbits_t;
[; ;pic18f46k22.h: 153: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f46k22.h: 187: extern volatile unsigned char ANSELD @ 0xF3B;
"189
[; ;pic18f46k22.h: 189: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18f46k22.h: 192: typedef union {
[; ;pic18f46k22.h: 193: struct {
[; ;pic18f46k22.h: 194: unsigned ANSD0 :1;
[; ;pic18f46k22.h: 195: unsigned ANSD1 :1;
[; ;pic18f46k22.h: 196: unsigned ANSD2 :1;
[; ;pic18f46k22.h: 197: unsigned ANSD3 :1;
[; ;pic18f46k22.h: 198: unsigned ANSD4 :1;
[; ;pic18f46k22.h: 199: unsigned ANSD5 :1;
[; ;pic18f46k22.h: 200: unsigned ANSD6 :1;
[; ;pic18f46k22.h: 201: unsigned ANSD7 :1;
[; ;pic18f46k22.h: 202: };
[; ;pic18f46k22.h: 203: } ANSELDbits_t;
[; ;pic18f46k22.h: 204: extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
[; ;pic18f46k22.h: 248: extern volatile unsigned char ANSELE @ 0xF3C;
"250
[; ;pic18f46k22.h: 250: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18f46k22.h: 253: typedef union {
[; ;pic18f46k22.h: 254: struct {
[; ;pic18f46k22.h: 255: unsigned ANSE0 :1;
[; ;pic18f46k22.h: 256: unsigned ANSE1 :1;
[; ;pic18f46k22.h: 257: unsigned ANSE2 :1;
[; ;pic18f46k22.h: 258: };
[; ;pic18f46k22.h: 259: } ANSELEbits_t;
[; ;pic18f46k22.h: 260: extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
[; ;pic18f46k22.h: 279: extern volatile unsigned char PMD2 @ 0xF3D;
"281
[; ;pic18f46k22.h: 281: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f46k22.h: 284: typedef union {
[; ;pic18f46k22.h: 285: struct {
[; ;pic18f46k22.h: 286: unsigned ADCMD :1;
[; ;pic18f46k22.h: 287: unsigned CMP1MD :1;
[; ;pic18f46k22.h: 288: unsigned CMP2MD :1;
[; ;pic18f46k22.h: 289: unsigned CTMUMD :1;
[; ;pic18f46k22.h: 290: };
[; ;pic18f46k22.h: 291: } PMD2bits_t;
[; ;pic18f46k22.h: 292: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f46k22.h: 316: extern volatile unsigned char PMD1 @ 0xF3E;
"318
[; ;pic18f46k22.h: 318: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f46k22.h: 321: typedef union {
[; ;pic18f46k22.h: 322: struct {
[; ;pic18f46k22.h: 323: unsigned CCP1MD :1;
[; ;pic18f46k22.h: 324: unsigned CCP2MD :1;
[; ;pic18f46k22.h: 325: unsigned CCP3MD :1;
[; ;pic18f46k22.h: 326: unsigned CCP4MD :1;
[; ;pic18f46k22.h: 327: unsigned CCP5MD :1;
[; ;pic18f46k22.h: 328: unsigned :1;
[; ;pic18f46k22.h: 329: unsigned MSSP1MD :1;
[; ;pic18f46k22.h: 330: unsigned MSSP2MD :1;
[; ;pic18f46k22.h: 331: };
[; ;pic18f46k22.h: 332: struct {
[; ;pic18f46k22.h: 333: unsigned EMBMD :1;
[; ;pic18f46k22.h: 334: };
[; ;pic18f46k22.h: 335: } PMD1bits_t;
[; ;pic18f46k22.h: 336: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f46k22.h: 380: extern volatile unsigned char PMD0 @ 0xF3F;
"382
[; ;pic18f46k22.h: 382: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f46k22.h: 385: typedef union {
[; ;pic18f46k22.h: 386: struct {
[; ;pic18f46k22.h: 387: unsigned TMR1MD :1;
[; ;pic18f46k22.h: 388: unsigned TMR2MD :1;
[; ;pic18f46k22.h: 389: unsigned TMR3MD :1;
[; ;pic18f46k22.h: 390: unsigned TMR4MD :1;
[; ;pic18f46k22.h: 391: unsigned TMR5MD :1;
[; ;pic18f46k22.h: 392: unsigned TMR6MD :1;
[; ;pic18f46k22.h: 393: unsigned UART1MD :1;
[; ;pic18f46k22.h: 394: unsigned UART2MD :1;
[; ;pic18f46k22.h: 395: };
[; ;pic18f46k22.h: 396: struct {
[; ;pic18f46k22.h: 397: unsigned :1;
[; ;pic18f46k22.h: 398: unsigned SPI1MD :1;
[; ;pic18f46k22.h: 399: };
[; ;pic18f46k22.h: 400: struct {
[; ;pic18f46k22.h: 401: unsigned :2;
[; ;pic18f46k22.h: 402: unsigned SPI2MD :1;
[; ;pic18f46k22.h: 403: };
[; ;pic18f46k22.h: 404: } PMD0bits_t;
[; ;pic18f46k22.h: 405: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f46k22.h: 459: extern volatile unsigned char VREFCON2 @ 0xF40;
"461
[; ;pic18f46k22.h: 461: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f46k22.h: 464: extern volatile unsigned char DACCON1 @ 0xF40;
"466
[; ;pic18f46k22.h: 466: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f46k22.h: 469: typedef union {
[; ;pic18f46k22.h: 470: struct {
[; ;pic18f46k22.h: 471: unsigned DACR :5;
[; ;pic18f46k22.h: 472: };
[; ;pic18f46k22.h: 473: struct {
[; ;pic18f46k22.h: 474: unsigned DACR0 :1;
[; ;pic18f46k22.h: 475: unsigned DACR1 :1;
[; ;pic18f46k22.h: 476: unsigned DACR2 :1;
[; ;pic18f46k22.h: 477: unsigned DACR3 :1;
[; ;pic18f46k22.h: 478: unsigned DACR4 :1;
[; ;pic18f46k22.h: 479: };
[; ;pic18f46k22.h: 480: } VREFCON2bits_t;
[; ;pic18f46k22.h: 481: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f46k22.h: 514: typedef union {
[; ;pic18f46k22.h: 515: struct {
[; ;pic18f46k22.h: 516: unsigned DACR :5;
[; ;pic18f46k22.h: 517: };
[; ;pic18f46k22.h: 518: struct {
[; ;pic18f46k22.h: 519: unsigned DACR0 :1;
[; ;pic18f46k22.h: 520: unsigned DACR1 :1;
[; ;pic18f46k22.h: 521: unsigned DACR2 :1;
[; ;pic18f46k22.h: 522: unsigned DACR3 :1;
[; ;pic18f46k22.h: 523: unsigned DACR4 :1;
[; ;pic18f46k22.h: 524: };
[; ;pic18f46k22.h: 525: } DACCON1bits_t;
[; ;pic18f46k22.h: 526: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f46k22.h: 560: extern volatile unsigned char VREFCON1 @ 0xF41;
"562
[; ;pic18f46k22.h: 562: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f46k22.h: 565: extern volatile unsigned char DACCON0 @ 0xF41;
"567
[; ;pic18f46k22.h: 567: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f46k22.h: 570: typedef union {
[; ;pic18f46k22.h: 571: struct {
[; ;pic18f46k22.h: 572: unsigned DACNSS :1;
[; ;pic18f46k22.h: 573: unsigned :1;
[; ;pic18f46k22.h: 574: unsigned DACPSS :2;
[; ;pic18f46k22.h: 575: unsigned :1;
[; ;pic18f46k22.h: 576: unsigned DACOE :1;
[; ;pic18f46k22.h: 577: unsigned DACLPS :1;
[; ;pic18f46k22.h: 578: unsigned DACEN :1;
[; ;pic18f46k22.h: 579: };
[; ;pic18f46k22.h: 580: struct {
[; ;pic18f46k22.h: 581: unsigned :2;
[; ;pic18f46k22.h: 582: unsigned DACPSS0 :1;
[; ;pic18f46k22.h: 583: unsigned DACPSS1 :1;
[; ;pic18f46k22.h: 584: };
[; ;pic18f46k22.h: 585: } VREFCON1bits_t;
[; ;pic18f46k22.h: 586: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f46k22.h: 624: typedef union {
[; ;pic18f46k22.h: 625: struct {
[; ;pic18f46k22.h: 626: unsigned DACNSS :1;
[; ;pic18f46k22.h: 627: unsigned :1;
[; ;pic18f46k22.h: 628: unsigned DACPSS :2;
[; ;pic18f46k22.h: 629: unsigned :1;
[; ;pic18f46k22.h: 630: unsigned DACOE :1;
[; ;pic18f46k22.h: 631: unsigned DACLPS :1;
[; ;pic18f46k22.h: 632: unsigned DACEN :1;
[; ;pic18f46k22.h: 633: };
[; ;pic18f46k22.h: 634: struct {
[; ;pic18f46k22.h: 635: unsigned :2;
[; ;pic18f46k22.h: 636: unsigned DACPSS0 :1;
[; ;pic18f46k22.h: 637: unsigned DACPSS1 :1;
[; ;pic18f46k22.h: 638: };
[; ;pic18f46k22.h: 639: } DACCON0bits_t;
[; ;pic18f46k22.h: 640: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f46k22.h: 679: extern volatile unsigned char VREFCON0 @ 0xF42;
"681
[; ;pic18f46k22.h: 681: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f46k22.h: 684: extern volatile unsigned char FVRCON @ 0xF42;
"686
[; ;pic18f46k22.h: 686: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f46k22.h: 689: typedef union {
[; ;pic18f46k22.h: 690: struct {
[; ;pic18f46k22.h: 691: unsigned :4;
[; ;pic18f46k22.h: 692: unsigned FVRS :2;
[; ;pic18f46k22.h: 693: unsigned FVRST :1;
[; ;pic18f46k22.h: 694: unsigned FVREN :1;
[; ;pic18f46k22.h: 695: };
[; ;pic18f46k22.h: 696: struct {
[; ;pic18f46k22.h: 697: unsigned :4;
[; ;pic18f46k22.h: 698: unsigned FVRS0 :1;
[; ;pic18f46k22.h: 699: unsigned FVRS1 :1;
[; ;pic18f46k22.h: 700: };
[; ;pic18f46k22.h: 701: } VREFCON0bits_t;
[; ;pic18f46k22.h: 702: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f46k22.h: 730: typedef union {
[; ;pic18f46k22.h: 731: struct {
[; ;pic18f46k22.h: 732: unsigned :4;
[; ;pic18f46k22.h: 733: unsigned FVRS :2;
[; ;pic18f46k22.h: 734: unsigned FVRST :1;
[; ;pic18f46k22.h: 735: unsigned FVREN :1;
[; ;pic18f46k22.h: 736: };
[; ;pic18f46k22.h: 737: struct {
[; ;pic18f46k22.h: 738: unsigned :4;
[; ;pic18f46k22.h: 739: unsigned FVRS0 :1;
[; ;pic18f46k22.h: 740: unsigned FVRS1 :1;
[; ;pic18f46k22.h: 741: };
[; ;pic18f46k22.h: 742: } FVRCONbits_t;
[; ;pic18f46k22.h: 743: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f46k22.h: 772: extern volatile unsigned char CTMUICON @ 0xF43;
"774
[; ;pic18f46k22.h: 774: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f46k22.h: 777: extern volatile unsigned char CTMUICONH @ 0xF43;
"779
[; ;pic18f46k22.h: 779: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f46k22.h: 782: typedef union {
[; ;pic18f46k22.h: 783: struct {
[; ;pic18f46k22.h: 784: unsigned IRNG :2;
[; ;pic18f46k22.h: 785: unsigned ITRIM :6;
[; ;pic18f46k22.h: 786: };
[; ;pic18f46k22.h: 787: struct {
[; ;pic18f46k22.h: 788: unsigned IRNG0 :1;
[; ;pic18f46k22.h: 789: unsigned IRNG1 :1;
[; ;pic18f46k22.h: 790: unsigned ITRIM0 :1;
[; ;pic18f46k22.h: 791: unsigned ITRIM1 :1;
[; ;pic18f46k22.h: 792: unsigned ITRIM2 :1;
[; ;pic18f46k22.h: 793: unsigned ITRIM3 :1;
[; ;pic18f46k22.h: 794: unsigned ITRIM4 :1;
[; ;pic18f46k22.h: 795: unsigned ITRIM5 :1;
[; ;pic18f46k22.h: 796: };
[; ;pic18f46k22.h: 797: } CTMUICONbits_t;
[; ;pic18f46k22.h: 798: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f46k22.h: 851: typedef union {
[; ;pic18f46k22.h: 852: struct {
[; ;pic18f46k22.h: 853: unsigned IRNG :2;
[; ;pic18f46k22.h: 854: unsigned ITRIM :6;
[; ;pic18f46k22.h: 855: };
[; ;pic18f46k22.h: 856: struct {
[; ;pic18f46k22.h: 857: unsigned IRNG0 :1;
[; ;pic18f46k22.h: 858: unsigned IRNG1 :1;
[; ;pic18f46k22.h: 859: unsigned ITRIM0 :1;
[; ;pic18f46k22.h: 860: unsigned ITRIM1 :1;
[; ;pic18f46k22.h: 861: unsigned ITRIM2 :1;
[; ;pic18f46k22.h: 862: unsigned ITRIM3 :1;
[; ;pic18f46k22.h: 863: unsigned ITRIM4 :1;
[; ;pic18f46k22.h: 864: unsigned ITRIM5 :1;
[; ;pic18f46k22.h: 865: };
[; ;pic18f46k22.h: 866: } CTMUICONHbits_t;
[; ;pic18f46k22.h: 867: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f46k22.h: 921: extern volatile unsigned char CTMUCONL @ 0xF44;
"923
[; ;pic18f46k22.h: 923: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f46k22.h: 926: extern volatile unsigned char CTMUCON1 @ 0xF44;
"928
[; ;pic18f46k22.h: 928: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f46k22.h: 931: typedef union {
[; ;pic18f46k22.h: 932: struct {
[; ;pic18f46k22.h: 933: unsigned EDG1STAT :1;
[; ;pic18f46k22.h: 934: unsigned EDG2STAT :1;
[; ;pic18f46k22.h: 935: unsigned EDG1SEL :2;
[; ;pic18f46k22.h: 936: unsigned EDG1POL :1;
[; ;pic18f46k22.h: 937: unsigned EDG2SEL :2;
[; ;pic18f46k22.h: 938: unsigned EDG2POL :1;
[; ;pic18f46k22.h: 939: };
[; ;pic18f46k22.h: 940: struct {
[; ;pic18f46k22.h: 941: unsigned :2;
[; ;pic18f46k22.h: 942: unsigned EDG1SEL0 :1;
[; ;pic18f46k22.h: 943: unsigned EDG1SEL1 :1;
[; ;pic18f46k22.h: 944: unsigned :1;
[; ;pic18f46k22.h: 945: unsigned EDG2SEL0 :1;
[; ;pic18f46k22.h: 946: unsigned EDG2SEL1 :1;
[; ;pic18f46k22.h: 947: };
[; ;pic18f46k22.h: 948: } CTMUCONLbits_t;
[; ;pic18f46k22.h: 949: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f46k22.h: 1002: typedef union {
[; ;pic18f46k22.h: 1003: struct {
[; ;pic18f46k22.h: 1004: unsigned EDG1STAT :1;
[; ;pic18f46k22.h: 1005: unsigned EDG2STAT :1;
[; ;pic18f46k22.h: 1006: unsigned EDG1SEL :2;
[; ;pic18f46k22.h: 1007: unsigned EDG1POL :1;
[; ;pic18f46k22.h: 1008: unsigned EDG2SEL :2;
[; ;pic18f46k22.h: 1009: unsigned EDG2POL :1;
[; ;pic18f46k22.h: 1010: };
[; ;pic18f46k22.h: 1011: struct {
[; ;pic18f46k22.h: 1012: unsigned :2;
[; ;pic18f46k22.h: 1013: unsigned EDG1SEL0 :1;
[; ;pic18f46k22.h: 1014: unsigned EDG1SEL1 :1;
[; ;pic18f46k22.h: 1015: unsigned :1;
[; ;pic18f46k22.h: 1016: unsigned EDG2SEL0 :1;
[; ;pic18f46k22.h: 1017: unsigned EDG2SEL1 :1;
[; ;pic18f46k22.h: 1018: };
[; ;pic18f46k22.h: 1019: } CTMUCON1bits_t;
[; ;pic18f46k22.h: 1020: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f46k22.h: 1074: extern volatile unsigned char CTMUCONH @ 0xF45;
"1076
[; ;pic18f46k22.h: 1076: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f46k22.h: 1079: extern volatile unsigned char CTMUCON0 @ 0xF45;
"1081
[; ;pic18f46k22.h: 1081: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f46k22.h: 1084: typedef union {
[; ;pic18f46k22.h: 1085: struct {
[; ;pic18f46k22.h: 1086: unsigned CTTRIG :1;
[; ;pic18f46k22.h: 1087: unsigned IDISSEN :1;
[; ;pic18f46k22.h: 1088: unsigned EDGSEQEN :1;
[; ;pic18f46k22.h: 1089: unsigned EDGEN :1;
[; ;pic18f46k22.h: 1090: unsigned TGEN :1;
[; ;pic18f46k22.h: 1091: unsigned CTMUSIDL :1;
[; ;pic18f46k22.h: 1092: unsigned :1;
[; ;pic18f46k22.h: 1093: unsigned CTMUEN :1;
[; ;pic18f46k22.h: 1094: };
[; ;pic18f46k22.h: 1095: } CTMUCONHbits_t;
[; ;pic18f46k22.h: 1096: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f46k22.h: 1134: typedef union {
[; ;pic18f46k22.h: 1135: struct {
[; ;pic18f46k22.h: 1136: unsigned CTTRIG :1;
[; ;pic18f46k22.h: 1137: unsigned IDISSEN :1;
[; ;pic18f46k22.h: 1138: unsigned EDGSEQEN :1;
[; ;pic18f46k22.h: 1139: unsigned EDGEN :1;
[; ;pic18f46k22.h: 1140: unsigned TGEN :1;
[; ;pic18f46k22.h: 1141: unsigned CTMUSIDL :1;
[; ;pic18f46k22.h: 1142: unsigned :1;
[; ;pic18f46k22.h: 1143: unsigned CTMUEN :1;
[; ;pic18f46k22.h: 1144: };
[; ;pic18f46k22.h: 1145: } CTMUCON0bits_t;
[; ;pic18f46k22.h: 1146: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f46k22.h: 1185: extern volatile unsigned char SRCON1 @ 0xF46;
"1187
[; ;pic18f46k22.h: 1187: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f46k22.h: 1190: typedef union {
[; ;pic18f46k22.h: 1191: struct {
[; ;pic18f46k22.h: 1192: unsigned SRRC1E :1;
[; ;pic18f46k22.h: 1193: unsigned SRRC2E :1;
[; ;pic18f46k22.h: 1194: unsigned SRRCKE :1;
[; ;pic18f46k22.h: 1195: unsigned SRRPE :1;
[; ;pic18f46k22.h: 1196: unsigned SRSC1E :1;
[; ;pic18f46k22.h: 1197: unsigned SRSC2E :1;
[; ;pic18f46k22.h: 1198: unsigned SRSCKE :1;
[; ;pic18f46k22.h: 1199: unsigned SRSPE :1;
[; ;pic18f46k22.h: 1200: };
[; ;pic18f46k22.h: 1201: } SRCON1bits_t;
[; ;pic18f46k22.h: 1202: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f46k22.h: 1246: extern volatile unsigned char SRCON0 @ 0xF47;
"1248
[; ;pic18f46k22.h: 1248: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f46k22.h: 1251: typedef union {
[; ;pic18f46k22.h: 1252: struct {
[; ;pic18f46k22.h: 1253: unsigned SRPR :1;
[; ;pic18f46k22.h: 1254: unsigned SRPS :1;
[; ;pic18f46k22.h: 1255: unsigned SRNQEN :1;
[; ;pic18f46k22.h: 1256: unsigned SRQEN :1;
[; ;pic18f46k22.h: 1257: unsigned SRCLK :3;
[; ;pic18f46k22.h: 1258: unsigned SRLEN :1;
[; ;pic18f46k22.h: 1259: };
[; ;pic18f46k22.h: 1260: struct {
[; ;pic18f46k22.h: 1261: unsigned :4;
[; ;pic18f46k22.h: 1262: unsigned SRCLK0 :1;
[; ;pic18f46k22.h: 1263: unsigned SRCLK1 :1;
[; ;pic18f46k22.h: 1264: unsigned SRCLK2 :1;
[; ;pic18f46k22.h: 1265: };
[; ;pic18f46k22.h: 1266: } SRCON0bits_t;
[; ;pic18f46k22.h: 1267: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f46k22.h: 1316: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1318
[; ;pic18f46k22.h: 1318: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f46k22.h: 1321: typedef union {
[; ;pic18f46k22.h: 1322: struct {
[; ;pic18f46k22.h: 1323: unsigned C4TSEL :2;
[; ;pic18f46k22.h: 1324: unsigned C5TSEL :2;
[; ;pic18f46k22.h: 1325: };
[; ;pic18f46k22.h: 1326: struct {
[; ;pic18f46k22.h: 1327: unsigned C4TSEL0 :1;
[; ;pic18f46k22.h: 1328: unsigned C4TSEL1 :1;
[; ;pic18f46k22.h: 1329: unsigned C5TSEL0 :1;
[; ;pic18f46k22.h: 1330: unsigned C5TSEL1 :1;
[; ;pic18f46k22.h: 1331: };
[; ;pic18f46k22.h: 1332: } CCPTMRS1bits_t;
[; ;pic18f46k22.h: 1333: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f46k22.h: 1367: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1369
[; ;pic18f46k22.h: 1369: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f46k22.h: 1372: typedef union {
[; ;pic18f46k22.h: 1373: struct {
[; ;pic18f46k22.h: 1374: unsigned C1TSEL :2;
[; ;pic18f46k22.h: 1375: unsigned :1;
[; ;pic18f46k22.h: 1376: unsigned C2TSEL :2;
[; ;pic18f46k22.h: 1377: unsigned :1;
[; ;pic18f46k22.h: 1378: unsigned C3TSEL :2;
[; ;pic18f46k22.h: 1379: };
[; ;pic18f46k22.h: 1380: struct {
[; ;pic18f46k22.h: 1381: unsigned C1TSEL0 :1;
[; ;pic18f46k22.h: 1382: unsigned C1TSEL1 :1;
[; ;pic18f46k22.h: 1383: unsigned :1;
[; ;pic18f46k22.h: 1384: unsigned C2TSEL0 :1;
[; ;pic18f46k22.h: 1385: unsigned C2TSEL1 :1;
[; ;pic18f46k22.h: 1386: unsigned :1;
[; ;pic18f46k22.h: 1387: unsigned C3TSEL0 :1;
[; ;pic18f46k22.h: 1388: unsigned C3TSEL1 :1;
[; ;pic18f46k22.h: 1389: };
[; ;pic18f46k22.h: 1390: } CCPTMRS0bits_t;
[; ;pic18f46k22.h: 1391: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f46k22.h: 1440: extern volatile unsigned char T6CON @ 0xF4A;
"1442
[; ;pic18f46k22.h: 1442: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f46k22.h: 1445: typedef union {
[; ;pic18f46k22.h: 1446: struct {
[; ;pic18f46k22.h: 1447: unsigned T6CKPS :2;
[; ;pic18f46k22.h: 1448: unsigned TMR6ON :1;
[; ;pic18f46k22.h: 1449: unsigned T6OUTPS :4;
[; ;pic18f46k22.h: 1450: };
[; ;pic18f46k22.h: 1451: struct {
[; ;pic18f46k22.h: 1452: unsigned T6CKPS0 :1;
[; ;pic18f46k22.h: 1453: unsigned T6CKPS1 :1;
[; ;pic18f46k22.h: 1454: unsigned :1;
[; ;pic18f46k22.h: 1455: unsigned T6OUTPS0 :1;
[; ;pic18f46k22.h: 1456: unsigned T6OUTPS1 :1;
[; ;pic18f46k22.h: 1457: unsigned T6OUTPS2 :1;
[; ;pic18f46k22.h: 1458: unsigned T6OUTPS3 :1;
[; ;pic18f46k22.h: 1459: };
[; ;pic18f46k22.h: 1460: } T6CONbits_t;
[; ;pic18f46k22.h: 1461: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f46k22.h: 1510: extern volatile unsigned char PR6 @ 0xF4B;
"1512
[; ;pic18f46k22.h: 1512: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f46k22.h: 1515: typedef union {
[; ;pic18f46k22.h: 1516: struct {
[; ;pic18f46k22.h: 1517: unsigned PR6 :8;
[; ;pic18f46k22.h: 1518: };
[; ;pic18f46k22.h: 1519: } PR6bits_t;
[; ;pic18f46k22.h: 1520: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f46k22.h: 1529: extern volatile unsigned char TMR6 @ 0xF4C;
"1531
[; ;pic18f46k22.h: 1531: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f46k22.h: 1534: typedef union {
[; ;pic18f46k22.h: 1535: struct {
[; ;pic18f46k22.h: 1536: unsigned TMR6 :8;
[; ;pic18f46k22.h: 1537: };
[; ;pic18f46k22.h: 1538: } TMR6bits_t;
[; ;pic18f46k22.h: 1539: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f46k22.h: 1548: extern volatile unsigned char T5GCON @ 0xF4D;
"1550
[; ;pic18f46k22.h: 1550: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f46k22.h: 1553: typedef union {
[; ;pic18f46k22.h: 1554: struct {
[; ;pic18f46k22.h: 1555: unsigned :3;
[; ;pic18f46k22.h: 1556: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f46k22.h: 1557: };
[; ;pic18f46k22.h: 1558: struct {
[; ;pic18f46k22.h: 1559: unsigned T5GSS :2;
[; ;pic18f46k22.h: 1560: unsigned T5GVAL :1;
[; ;pic18f46k22.h: 1561: unsigned T5GGO_nDONE :1;
[; ;pic18f46k22.h: 1562: unsigned T5GSPM :1;
[; ;pic18f46k22.h: 1563: unsigned T5GTM :1;
[; ;pic18f46k22.h: 1564: unsigned T5GPOL :1;
[; ;pic18f46k22.h: 1565: unsigned TMR5GE :1;
[; ;pic18f46k22.h: 1566: };
[; ;pic18f46k22.h: 1567: struct {
[; ;pic18f46k22.h: 1568: unsigned T5GSS0 :1;
[; ;pic18f46k22.h: 1569: unsigned T5GSS1 :1;
[; ;pic18f46k22.h: 1570: unsigned :1;
[; ;pic18f46k22.h: 1571: unsigned T5GGO :1;
[; ;pic18f46k22.h: 1572: };
[; ;pic18f46k22.h: 1573: struct {
[; ;pic18f46k22.h: 1574: unsigned :3;
[; ;pic18f46k22.h: 1575: unsigned T5G_DONE :1;
[; ;pic18f46k22.h: 1576: };
[; ;pic18f46k22.h: 1577: } T5GCONbits_t;
[; ;pic18f46k22.h: 1578: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f46k22.h: 1642: extern volatile unsigned char T5CON @ 0xF4E;
"1644
[; ;pic18f46k22.h: 1644: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f46k22.h: 1647: typedef union {
[; ;pic18f46k22.h: 1648: struct {
[; ;pic18f46k22.h: 1649: unsigned :2;
[; ;pic18f46k22.h: 1650: unsigned NOT_T5SYNC :1;
[; ;pic18f46k22.h: 1651: };
[; ;pic18f46k22.h: 1652: struct {
[; ;pic18f46k22.h: 1653: unsigned TMR5ON :1;
[; ;pic18f46k22.h: 1654: unsigned T5RD16 :1;
[; ;pic18f46k22.h: 1655: unsigned nT5SYNC :1;
[; ;pic18f46k22.h: 1656: unsigned T5SOSCEN :1;
[; ;pic18f46k22.h: 1657: unsigned T5CKPS :2;
[; ;pic18f46k22.h: 1658: unsigned TMR5CS :2;
[; ;pic18f46k22.h: 1659: };
[; ;pic18f46k22.h: 1660: struct {
[; ;pic18f46k22.h: 1661: unsigned :2;
[; ;pic18f46k22.h: 1662: unsigned T5SYNC :1;
[; ;pic18f46k22.h: 1663: unsigned :1;
[; ;pic18f46k22.h: 1664: unsigned T5CKPS0 :1;
[; ;pic18f46k22.h: 1665: unsigned T5CKPS1 :1;
[; ;pic18f46k22.h: 1666: unsigned TMR5CS0 :1;
[; ;pic18f46k22.h: 1667: unsigned TMR5CS1 :1;
[; ;pic18f46k22.h: 1668: };
[; ;pic18f46k22.h: 1669: struct {
[; ;pic18f46k22.h: 1670: unsigned :1;
[; ;pic18f46k22.h: 1671: unsigned RD165 :1;
[; ;pic18f46k22.h: 1672: };
[; ;pic18f46k22.h: 1673: struct {
[; ;pic18f46k22.h: 1674: unsigned :3;
[; ;pic18f46k22.h: 1675: unsigned SOSCEN5 :1;
[; ;pic18f46k22.h: 1676: };
[; ;pic18f46k22.h: 1677: } T5CONbits_t;
[; ;pic18f46k22.h: 1678: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f46k22.h: 1752: extern volatile unsigned short TMR5 @ 0xF4F;
"1754
[; ;pic18f46k22.h: 1754: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f46k22.h: 1758: extern volatile unsigned char TMR5L @ 0xF4F;
"1760
[; ;pic18f46k22.h: 1760: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f46k22.h: 1763: typedef union {
[; ;pic18f46k22.h: 1764: struct {
[; ;pic18f46k22.h: 1765: unsigned TMR5L :8;
[; ;pic18f46k22.h: 1766: };
[; ;pic18f46k22.h: 1767: } TMR5Lbits_t;
[; ;pic18f46k22.h: 1768: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f46k22.h: 1777: extern volatile unsigned char TMR5H @ 0xF50;
"1779
[; ;pic18f46k22.h: 1779: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f46k22.h: 1782: typedef union {
[; ;pic18f46k22.h: 1783: struct {
[; ;pic18f46k22.h: 1784: unsigned TMR5H :8;
[; ;pic18f46k22.h: 1785: };
[; ;pic18f46k22.h: 1786: } TMR5Hbits_t;
[; ;pic18f46k22.h: 1787: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f46k22.h: 1796: extern volatile unsigned char T4CON @ 0xF51;
"1798
[; ;pic18f46k22.h: 1798: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f46k22.h: 1801: typedef union {
[; ;pic18f46k22.h: 1802: struct {
[; ;pic18f46k22.h: 1803: unsigned T4CKPS :2;
[; ;pic18f46k22.h: 1804: unsigned TMR4ON :1;
[; ;pic18f46k22.h: 1805: unsigned T4OUTPS :4;
[; ;pic18f46k22.h: 1806: };
[; ;pic18f46k22.h: 1807: struct {
[; ;pic18f46k22.h: 1808: unsigned T4CKPS0 :1;
[; ;pic18f46k22.h: 1809: unsigned T4CKPS1 :1;
[; ;pic18f46k22.h: 1810: unsigned :1;
[; ;pic18f46k22.h: 1811: unsigned T4OUTPS0 :1;
[; ;pic18f46k22.h: 1812: unsigned T4OUTPS1 :1;
[; ;pic18f46k22.h: 1813: unsigned T4OUTPS2 :1;
[; ;pic18f46k22.h: 1814: unsigned T4OUTPS3 :1;
[; ;pic18f46k22.h: 1815: };
[; ;pic18f46k22.h: 1816: } T4CONbits_t;
[; ;pic18f46k22.h: 1817: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f46k22.h: 1866: extern volatile unsigned char PR4 @ 0xF52;
"1868
[; ;pic18f46k22.h: 1868: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f46k22.h: 1871: typedef union {
[; ;pic18f46k22.h: 1872: struct {
[; ;pic18f46k22.h: 1873: unsigned PR4 :8;
[; ;pic18f46k22.h: 1874: };
[; ;pic18f46k22.h: 1875: } PR4bits_t;
[; ;pic18f46k22.h: 1876: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f46k22.h: 1885: extern volatile unsigned char TMR4 @ 0xF53;
"1887
[; ;pic18f46k22.h: 1887: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f46k22.h: 1890: typedef union {
[; ;pic18f46k22.h: 1891: struct {
[; ;pic18f46k22.h: 1892: unsigned TMR4 :8;
[; ;pic18f46k22.h: 1893: };
[; ;pic18f46k22.h: 1894: } TMR4bits_t;
[; ;pic18f46k22.h: 1895: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f46k22.h: 1904: extern volatile unsigned char CCP5CON @ 0xF54;
"1906
[; ;pic18f46k22.h: 1906: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f46k22.h: 1909: typedef union {
[; ;pic18f46k22.h: 1910: struct {
[; ;pic18f46k22.h: 1911: unsigned CCP5M :4;
[; ;pic18f46k22.h: 1912: unsigned DC5B :2;
[; ;pic18f46k22.h: 1913: };
[; ;pic18f46k22.h: 1914: struct {
[; ;pic18f46k22.h: 1915: unsigned CCP5M0 :1;
[; ;pic18f46k22.h: 1916: unsigned CCP5M1 :1;
[; ;pic18f46k22.h: 1917: unsigned CCP5M2 :1;
[; ;pic18f46k22.h: 1918: unsigned CCP5M3 :1;
[; ;pic18f46k22.h: 1919: unsigned DC5B0 :1;
[; ;pic18f46k22.h: 1920: unsigned DC5B1 :1;
[; ;pic18f46k22.h: 1921: };
[; ;pic18f46k22.h: 1922: } CCP5CONbits_t;
[; ;pic18f46k22.h: 1923: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f46k22.h: 1967: extern volatile unsigned short CCPR5 @ 0xF55;
"1969
[; ;pic18f46k22.h: 1969: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f46k22.h: 1973: extern volatile unsigned char CCPR5L @ 0xF55;
"1975
[; ;pic18f46k22.h: 1975: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f46k22.h: 1978: typedef union {
[; ;pic18f46k22.h: 1979: struct {
[; ;pic18f46k22.h: 1980: unsigned CCPR5L :8;
[; ;pic18f46k22.h: 1981: };
[; ;pic18f46k22.h: 1982: } CCPR5Lbits_t;
[; ;pic18f46k22.h: 1983: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f46k22.h: 1992: extern volatile unsigned char CCPR5H @ 0xF56;
"1994
[; ;pic18f46k22.h: 1994: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f46k22.h: 1997: typedef union {
[; ;pic18f46k22.h: 1998: struct {
[; ;pic18f46k22.h: 1999: unsigned CCPR5H :8;
[; ;pic18f46k22.h: 2000: };
[; ;pic18f46k22.h: 2001: } CCPR5Hbits_t;
[; ;pic18f46k22.h: 2002: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f46k22.h: 2011: extern volatile unsigned char CCP4CON @ 0xF57;
"2013
[; ;pic18f46k22.h: 2013: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f46k22.h: 2016: typedef union {
[; ;pic18f46k22.h: 2017: struct {
[; ;pic18f46k22.h: 2018: unsigned CCP4M :4;
[; ;pic18f46k22.h: 2019: unsigned DC4B :2;
[; ;pic18f46k22.h: 2020: };
[; ;pic18f46k22.h: 2021: struct {
[; ;pic18f46k22.h: 2022: unsigned CCP4M0 :1;
[; ;pic18f46k22.h: 2023: unsigned CCP4M1 :1;
[; ;pic18f46k22.h: 2024: unsigned CCP4M2 :1;
[; ;pic18f46k22.h: 2025: unsigned CCP4M3 :1;
[; ;pic18f46k22.h: 2026: unsigned DC4B0 :1;
[; ;pic18f46k22.h: 2027: unsigned DC4B1 :1;
[; ;pic18f46k22.h: 2028: };
[; ;pic18f46k22.h: 2029: } CCP4CONbits_t;
[; ;pic18f46k22.h: 2030: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f46k22.h: 2074: extern volatile unsigned short CCPR4 @ 0xF58;
"2076
[; ;pic18f46k22.h: 2076: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f46k22.h: 2080: extern volatile unsigned char CCPR4L @ 0xF58;
"2082
[; ;pic18f46k22.h: 2082: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f46k22.h: 2085: typedef union {
[; ;pic18f46k22.h: 2086: struct {
[; ;pic18f46k22.h: 2087: unsigned CCPR4L :8;
[; ;pic18f46k22.h: 2088: };
[; ;pic18f46k22.h: 2089: } CCPR4Lbits_t;
[; ;pic18f46k22.h: 2090: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f46k22.h: 2099: extern volatile unsigned char CCPR4H @ 0xF59;
"2101
[; ;pic18f46k22.h: 2101: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f46k22.h: 2104: typedef union {
[; ;pic18f46k22.h: 2105: struct {
[; ;pic18f46k22.h: 2106: unsigned CCPR4H :8;
[; ;pic18f46k22.h: 2107: };
[; ;pic18f46k22.h: 2108: } CCPR4Hbits_t;
[; ;pic18f46k22.h: 2109: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f46k22.h: 2118: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2120
[; ;pic18f46k22.h: 2120: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f46k22.h: 2123: typedef union {
[; ;pic18f46k22.h: 2124: struct {
[; ;pic18f46k22.h: 2125: unsigned STR3A :1;
[; ;pic18f46k22.h: 2126: unsigned STR3B :1;
[; ;pic18f46k22.h: 2127: unsigned STR3C :1;
[; ;pic18f46k22.h: 2128: unsigned STR3D :1;
[; ;pic18f46k22.h: 2129: unsigned STR3SYNC :1;
[; ;pic18f46k22.h: 2130: };
[; ;pic18f46k22.h: 2131: struct {
[; ;pic18f46k22.h: 2132: unsigned STRA3 :1;
[; ;pic18f46k22.h: 2133: };
[; ;pic18f46k22.h: 2134: struct {
[; ;pic18f46k22.h: 2135: unsigned :1;
[; ;pic18f46k22.h: 2136: unsigned STRB3 :1;
[; ;pic18f46k22.h: 2137: };
[; ;pic18f46k22.h: 2138: struct {
[; ;pic18f46k22.h: 2139: unsigned :2;
[; ;pic18f46k22.h: 2140: unsigned STRC3 :1;
[; ;pic18f46k22.h: 2141: };
[; ;pic18f46k22.h: 2142: struct {
[; ;pic18f46k22.h: 2143: unsigned :3;
[; ;pic18f46k22.h: 2144: unsigned STRD3 :1;
[; ;pic18f46k22.h: 2145: };
[; ;pic18f46k22.h: 2146: struct {
[; ;pic18f46k22.h: 2147: unsigned :4;
[; ;pic18f46k22.h: 2148: unsigned STRSYNC3 :1;
[; ;pic18f46k22.h: 2149: };
[; ;pic18f46k22.h: 2150: } PSTR3CONbits_t;
[; ;pic18f46k22.h: 2151: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f46k22.h: 2205: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2207
[; ;pic18f46k22.h: 2207: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f46k22.h: 2210: extern volatile unsigned char CCP3AS @ 0xF5B;
"2212
[; ;pic18f46k22.h: 2212: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f46k22.h: 2215: typedef union {
[; ;pic18f46k22.h: 2216: struct {
[; ;pic18f46k22.h: 2217: unsigned P3SSBD :2;
[; ;pic18f46k22.h: 2218: unsigned P3SSAC :2;
[; ;pic18f46k22.h: 2219: unsigned CCP3AS :3;
[; ;pic18f46k22.h: 2220: unsigned CCP3ASE :1;
[; ;pic18f46k22.h: 2221: };
[; ;pic18f46k22.h: 2222: struct {
[; ;pic18f46k22.h: 2223: unsigned P3SSBD0 :1;
[; ;pic18f46k22.h: 2224: unsigned P3SSBD1 :1;
[; ;pic18f46k22.h: 2225: unsigned P3SSAC0 :1;
[; ;pic18f46k22.h: 2226: unsigned P3SSAC1 :1;
[; ;pic18f46k22.h: 2227: unsigned CCP3AS0 :1;
[; ;pic18f46k22.h: 2228: unsigned CCP3AS1 :1;
[; ;pic18f46k22.h: 2229: unsigned CCP3AS2 :1;
[; ;pic18f46k22.h: 2230: };
[; ;pic18f46k22.h: 2231: struct {
[; ;pic18f46k22.h: 2232: unsigned PSS3BD :2;
[; ;pic18f46k22.h: 2233: unsigned PSS3AC :2;
[; ;pic18f46k22.h: 2234: };
[; ;pic18f46k22.h: 2235: struct {
[; ;pic18f46k22.h: 2236: unsigned PSS3BD0 :1;
[; ;pic18f46k22.h: 2237: unsigned PSS3BD1 :1;
[; ;pic18f46k22.h: 2238: unsigned PSS3AC0 :1;
[; ;pic18f46k22.h: 2239: unsigned PSS3AC1 :1;
[; ;pic18f46k22.h: 2240: };
[; ;pic18f46k22.h: 2241: } ECCP3ASbits_t;
[; ;pic18f46k22.h: 2242: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f46k22.h: 2330: typedef union {
[; ;pic18f46k22.h: 2331: struct {
[; ;pic18f46k22.h: 2332: unsigned P3SSBD :2;
[; ;pic18f46k22.h: 2333: unsigned P3SSAC :2;
[; ;pic18f46k22.h: 2334: unsigned CCP3AS :3;
[; ;pic18f46k22.h: 2335: unsigned CCP3ASE :1;
[; ;pic18f46k22.h: 2336: };
[; ;pic18f46k22.h: 2337: struct {
[; ;pic18f46k22.h: 2338: unsigned P3SSBD0 :1;
[; ;pic18f46k22.h: 2339: unsigned P3SSBD1 :1;
[; ;pic18f46k22.h: 2340: unsigned P3SSAC0 :1;
[; ;pic18f46k22.h: 2341: unsigned P3SSAC1 :1;
[; ;pic18f46k22.h: 2342: unsigned CCP3AS0 :1;
[; ;pic18f46k22.h: 2343: unsigned CCP3AS1 :1;
[; ;pic18f46k22.h: 2344: unsigned CCP3AS2 :1;
[; ;pic18f46k22.h: 2345: };
[; ;pic18f46k22.h: 2346: struct {
[; ;pic18f46k22.h: 2347: unsigned PSS3BD :2;
[; ;pic18f46k22.h: 2348: unsigned PSS3AC :2;
[; ;pic18f46k22.h: 2349: };
[; ;pic18f46k22.h: 2350: struct {
[; ;pic18f46k22.h: 2351: unsigned PSS3BD0 :1;
[; ;pic18f46k22.h: 2352: unsigned PSS3BD1 :1;
[; ;pic18f46k22.h: 2353: unsigned PSS3AC0 :1;
[; ;pic18f46k22.h: 2354: unsigned PSS3AC1 :1;
[; ;pic18f46k22.h: 2355: };
[; ;pic18f46k22.h: 2356: } CCP3ASbits_t;
[; ;pic18f46k22.h: 2357: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f46k22.h: 2446: extern volatile unsigned char PWM3CON @ 0xF5C;
"2448
[; ;pic18f46k22.h: 2448: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f46k22.h: 2451: typedef union {
[; ;pic18f46k22.h: 2452: struct {
[; ;pic18f46k22.h: 2453: unsigned P3DC :7;
[; ;pic18f46k22.h: 2454: unsigned P3RSEN :1;
[; ;pic18f46k22.h: 2455: };
[; ;pic18f46k22.h: 2456: struct {
[; ;pic18f46k22.h: 2457: unsigned P3DC0 :1;
[; ;pic18f46k22.h: 2458: unsigned P3DC1 :1;
[; ;pic18f46k22.h: 2459: unsigned P3DC2 :1;
[; ;pic18f46k22.h: 2460: unsigned P3DC3 :1;
[; ;pic18f46k22.h: 2461: unsigned P3DC4 :1;
[; ;pic18f46k22.h: 2462: unsigned P3DC5 :1;
[; ;pic18f46k22.h: 2463: unsigned P3DC6 :1;
[; ;pic18f46k22.h: 2464: };
[; ;pic18f46k22.h: 2465: } PWM3CONbits_t;
[; ;pic18f46k22.h: 2466: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f46k22.h: 2515: extern volatile unsigned char CCP3CON @ 0xF5D;
"2517
[; ;pic18f46k22.h: 2517: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f46k22.h: 2520: typedef union {
[; ;pic18f46k22.h: 2521: struct {
[; ;pic18f46k22.h: 2522: unsigned CCP3M :4;
[; ;pic18f46k22.h: 2523: unsigned DC3B :2;
[; ;pic18f46k22.h: 2524: unsigned P3M :2;
[; ;pic18f46k22.h: 2525: };
[; ;pic18f46k22.h: 2526: struct {
[; ;pic18f46k22.h: 2527: unsigned CCP3M0 :1;
[; ;pic18f46k22.h: 2528: unsigned CCP3M1 :1;
[; ;pic18f46k22.h: 2529: unsigned CCP3M2 :1;
[; ;pic18f46k22.h: 2530: unsigned CCP3M3 :1;
[; ;pic18f46k22.h: 2531: unsigned DC3B0 :1;
[; ;pic18f46k22.h: 2532: unsigned DC3B1 :1;
[; ;pic18f46k22.h: 2533: unsigned P3M0 :1;
[; ;pic18f46k22.h: 2534: unsigned P3M1 :1;
[; ;pic18f46k22.h: 2535: };
[; ;pic18f46k22.h: 2536: } CCP3CONbits_t;
[; ;pic18f46k22.h: 2537: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f46k22.h: 2596: extern volatile unsigned short CCPR3 @ 0xF5E;
"2598
[; ;pic18f46k22.h: 2598: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f46k22.h: 2602: extern volatile unsigned char CCPR3L @ 0xF5E;
"2604
[; ;pic18f46k22.h: 2604: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f46k22.h: 2607: typedef union {
[; ;pic18f46k22.h: 2608: struct {
[; ;pic18f46k22.h: 2609: unsigned CCPR3L :8;
[; ;pic18f46k22.h: 2610: };
[; ;pic18f46k22.h: 2611: } CCPR3Lbits_t;
[; ;pic18f46k22.h: 2612: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f46k22.h: 2621: extern volatile unsigned char CCPR3H @ 0xF5F;
"2623
[; ;pic18f46k22.h: 2623: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f46k22.h: 2626: typedef union {
[; ;pic18f46k22.h: 2627: struct {
[; ;pic18f46k22.h: 2628: unsigned CCPR3H :8;
[; ;pic18f46k22.h: 2629: };
[; ;pic18f46k22.h: 2630: } CCPR3Hbits_t;
[; ;pic18f46k22.h: 2631: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f46k22.h: 2640: extern volatile unsigned char SLRCON @ 0xF60;
"2642
[; ;pic18f46k22.h: 2642: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f46k22.h: 2645: typedef union {
[; ;pic18f46k22.h: 2646: struct {
[; ;pic18f46k22.h: 2647: unsigned SLRA :1;
[; ;pic18f46k22.h: 2648: unsigned SLRB :1;
[; ;pic18f46k22.h: 2649: unsigned SLRC :1;
[; ;pic18f46k22.h: 2650: unsigned SLRD :1;
[; ;pic18f46k22.h: 2651: unsigned SLRE :1;
[; ;pic18f46k22.h: 2652: };
[; ;pic18f46k22.h: 2653: } SLRCONbits_t;
[; ;pic18f46k22.h: 2654: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f46k22.h: 2683: extern volatile unsigned char WPUB @ 0xF61;
"2685
[; ;pic18f46k22.h: 2685: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f46k22.h: 2688: typedef union {
[; ;pic18f46k22.h: 2689: struct {
[; ;pic18f46k22.h: 2690: unsigned WPUB0 :1;
[; ;pic18f46k22.h: 2691: unsigned WPUB1 :1;
[; ;pic18f46k22.h: 2692: unsigned WPUB2 :1;
[; ;pic18f46k22.h: 2693: unsigned WPUB3 :1;
[; ;pic18f46k22.h: 2694: unsigned WPUB4 :1;
[; ;pic18f46k22.h: 2695: unsigned WPUB5 :1;
[; ;pic18f46k22.h: 2696: unsigned WPUB6 :1;
[; ;pic18f46k22.h: 2697: unsigned WPUB7 :1;
[; ;pic18f46k22.h: 2698: };
[; ;pic18f46k22.h: 2699: } WPUBbits_t;
[; ;pic18f46k22.h: 2700: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f46k22.h: 2744: extern volatile unsigned char IOCB @ 0xF62;
"2746
[; ;pic18f46k22.h: 2746: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f46k22.h: 2749: typedef union {
[; ;pic18f46k22.h: 2750: struct {
[; ;pic18f46k22.h: 2751: unsigned :4;
[; ;pic18f46k22.h: 2752: unsigned IOCB4 :1;
[; ;pic18f46k22.h: 2753: unsigned IOCB5 :1;
[; ;pic18f46k22.h: 2754: unsigned IOCB6 :1;
[; ;pic18f46k22.h: 2755: unsigned IOCB7 :1;
[; ;pic18f46k22.h: 2756: };
[; ;pic18f46k22.h: 2757: } IOCBbits_t;
[; ;pic18f46k22.h: 2758: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f46k22.h: 2782: extern volatile unsigned char PSTR2CON @ 0xF63;
"2784
[; ;pic18f46k22.h: 2784: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f46k22.h: 2787: typedef union {
[; ;pic18f46k22.h: 2788: struct {
[; ;pic18f46k22.h: 2789: unsigned STR2A :1;
[; ;pic18f46k22.h: 2790: unsigned STR2B :1;
[; ;pic18f46k22.h: 2791: unsigned STR2C :1;
[; ;pic18f46k22.h: 2792: unsigned STR2D :1;
[; ;pic18f46k22.h: 2793: unsigned STR2SYNC :1;
[; ;pic18f46k22.h: 2794: };
[; ;pic18f46k22.h: 2795: struct {
[; ;pic18f46k22.h: 2796: unsigned P2DC02 :1;
[; ;pic18f46k22.h: 2797: };
[; ;pic18f46k22.h: 2798: struct {
[; ;pic18f46k22.h: 2799: unsigned P2DC0CON :1;
[; ;pic18f46k22.h: 2800: };
[; ;pic18f46k22.h: 2801: struct {
[; ;pic18f46k22.h: 2802: unsigned :1;
[; ;pic18f46k22.h: 2803: unsigned P2DC12 :1;
[; ;pic18f46k22.h: 2804: };
[; ;pic18f46k22.h: 2805: struct {
[; ;pic18f46k22.h: 2806: unsigned :1;
[; ;pic18f46k22.h: 2807: unsigned P2DC1CON :1;
[; ;pic18f46k22.h: 2808: };
[; ;pic18f46k22.h: 2809: struct {
[; ;pic18f46k22.h: 2810: unsigned :2;
[; ;pic18f46k22.h: 2811: unsigned P2DC22 :1;
[; ;pic18f46k22.h: 2812: };
[; ;pic18f46k22.h: 2813: struct {
[; ;pic18f46k22.h: 2814: unsigned :2;
[; ;pic18f46k22.h: 2815: unsigned P2DC2CON :1;
[; ;pic18f46k22.h: 2816: };
[; ;pic18f46k22.h: 2817: struct {
[; ;pic18f46k22.h: 2818: unsigned :3;
[; ;pic18f46k22.h: 2819: unsigned P2DC32 :1;
[; ;pic18f46k22.h: 2820: };
[; ;pic18f46k22.h: 2821: struct {
[; ;pic18f46k22.h: 2822: unsigned :3;
[; ;pic18f46k22.h: 2823: unsigned P2DC3CON :1;
[; ;pic18f46k22.h: 2824: };
[; ;pic18f46k22.h: 2825: struct {
[; ;pic18f46k22.h: 2826: unsigned :4;
[; ;pic18f46k22.h: 2827: unsigned P2DC42 :1;
[; ;pic18f46k22.h: 2828: };
[; ;pic18f46k22.h: 2829: struct {
[; ;pic18f46k22.h: 2830: unsigned :4;
[; ;pic18f46k22.h: 2831: unsigned P2DC4CON :1;
[; ;pic18f46k22.h: 2832: };
[; ;pic18f46k22.h: 2833: struct {
[; ;pic18f46k22.h: 2834: unsigned STRA2 :1;
[; ;pic18f46k22.h: 2835: };
[; ;pic18f46k22.h: 2836: struct {
[; ;pic18f46k22.h: 2837: unsigned :1;
[; ;pic18f46k22.h: 2838: unsigned STRB2 :1;
[; ;pic18f46k22.h: 2839: };
[; ;pic18f46k22.h: 2840: struct {
[; ;pic18f46k22.h: 2841: unsigned :2;
[; ;pic18f46k22.h: 2842: unsigned STRC2 :1;
[; ;pic18f46k22.h: 2843: };
[; ;pic18f46k22.h: 2844: struct {
[; ;pic18f46k22.h: 2845: unsigned :3;
[; ;pic18f46k22.h: 2846: unsigned STRD2 :1;
[; ;pic18f46k22.h: 2847: };
[; ;pic18f46k22.h: 2848: struct {
[; ;pic18f46k22.h: 2849: unsigned :4;
[; ;pic18f46k22.h: 2850: unsigned STRSYNC2 :1;
[; ;pic18f46k22.h: 2851: };
[; ;pic18f46k22.h: 2852: } PSTR2CONbits_t;
[; ;pic18f46k22.h: 2853: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f46k22.h: 2957: extern volatile unsigned char ECCP2AS @ 0xF64;
"2959
[; ;pic18f46k22.h: 2959: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f46k22.h: 2962: extern volatile unsigned char CCP2AS @ 0xF64;
"2964
[; ;pic18f46k22.h: 2964: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f46k22.h: 2967: typedef union {
[; ;pic18f46k22.h: 2968: struct {
[; ;pic18f46k22.h: 2969: unsigned P2SSBD :2;
[; ;pic18f46k22.h: 2970: unsigned P2SSAC :2;
[; ;pic18f46k22.h: 2971: unsigned CCP2AS :3;
[; ;pic18f46k22.h: 2972: unsigned CCP2ASE :1;
[; ;pic18f46k22.h: 2973: };
[; ;pic18f46k22.h: 2974: struct {
[; ;pic18f46k22.h: 2975: unsigned P2SSBD0 :1;
[; ;pic18f46k22.h: 2976: unsigned P2SSBD1 :1;
[; ;pic18f46k22.h: 2977: unsigned P2SSAC0 :1;
[; ;pic18f46k22.h: 2978: unsigned P2SSAC1 :1;
[; ;pic18f46k22.h: 2979: unsigned CCP2AS0 :1;
[; ;pic18f46k22.h: 2980: unsigned CCP2AS1 :1;
[; ;pic18f46k22.h: 2981: unsigned CCP2AS2 :1;
[; ;pic18f46k22.h: 2982: };
[; ;pic18f46k22.h: 2983: struct {
[; ;pic18f46k22.h: 2984: unsigned PSS2BD :2;
[; ;pic18f46k22.h: 2985: unsigned PSS2AC :2;
[; ;pic18f46k22.h: 2986: };
[; ;pic18f46k22.h: 2987: struct {
[; ;pic18f46k22.h: 2988: unsigned PSS2BD0 :1;
[; ;pic18f46k22.h: 2989: unsigned PSS2BD1 :1;
[; ;pic18f46k22.h: 2990: unsigned PSS2AC0 :1;
[; ;pic18f46k22.h: 2991: unsigned PSS2AC1 :1;
[; ;pic18f46k22.h: 2992: };
[; ;pic18f46k22.h: 2993: } ECCP2ASbits_t;
[; ;pic18f46k22.h: 2994: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f46k22.h: 3082: typedef union {
[; ;pic18f46k22.h: 3083: struct {
[; ;pic18f46k22.h: 3084: unsigned P2SSBD :2;
[; ;pic18f46k22.h: 3085: unsigned P2SSAC :2;
[; ;pic18f46k22.h: 3086: unsigned CCP2AS :3;
[; ;pic18f46k22.h: 3087: unsigned CCP2ASE :1;
[; ;pic18f46k22.h: 3088: };
[; ;pic18f46k22.h: 3089: struct {
[; ;pic18f46k22.h: 3090: unsigned P2SSBD0 :1;
[; ;pic18f46k22.h: 3091: unsigned P2SSBD1 :1;
[; ;pic18f46k22.h: 3092: unsigned P2SSAC0 :1;
[; ;pic18f46k22.h: 3093: unsigned P2SSAC1 :1;
[; ;pic18f46k22.h: 3094: unsigned CCP2AS0 :1;
[; ;pic18f46k22.h: 3095: unsigned CCP2AS1 :1;
[; ;pic18f46k22.h: 3096: unsigned CCP2AS2 :1;
[; ;pic18f46k22.h: 3097: };
[; ;pic18f46k22.h: 3098: struct {
[; ;pic18f46k22.h: 3099: unsigned PSS2BD :2;
[; ;pic18f46k22.h: 3100: unsigned PSS2AC :2;
[; ;pic18f46k22.h: 3101: };
[; ;pic18f46k22.h: 3102: struct {
[; ;pic18f46k22.h: 3103: unsigned PSS2BD0 :1;
[; ;pic18f46k22.h: 3104: unsigned PSS2BD1 :1;
[; ;pic18f46k22.h: 3105: unsigned PSS2AC0 :1;
[; ;pic18f46k22.h: 3106: unsigned PSS2AC1 :1;
[; ;pic18f46k22.h: 3107: };
[; ;pic18f46k22.h: 3108: } CCP2ASbits_t;
[; ;pic18f46k22.h: 3109: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f46k22.h: 3198: extern volatile unsigned char PWM2CON @ 0xF65;
"3200
[; ;pic18f46k22.h: 3200: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f46k22.h: 3203: typedef union {
[; ;pic18f46k22.h: 3204: struct {
[; ;pic18f46k22.h: 3205: unsigned P2DC :7;
[; ;pic18f46k22.h: 3206: unsigned P2RSEN :1;
[; ;pic18f46k22.h: 3207: };
[; ;pic18f46k22.h: 3208: struct {
[; ;pic18f46k22.h: 3209: unsigned P2DC0 :1;
[; ;pic18f46k22.h: 3210: unsigned P2DC1 :1;
[; ;pic18f46k22.h: 3211: unsigned P2DC2 :1;
[; ;pic18f46k22.h: 3212: unsigned P2DC3 :1;
[; ;pic18f46k22.h: 3213: unsigned P2DC4 :1;
[; ;pic18f46k22.h: 3214: unsigned P2DC5 :1;
[; ;pic18f46k22.h: 3215: unsigned P2DC6 :1;
[; ;pic18f46k22.h: 3216: };
[; ;pic18f46k22.h: 3217: } PWM2CONbits_t;
[; ;pic18f46k22.h: 3218: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f46k22.h: 3267: extern volatile unsigned char CCP2CON @ 0xF66;
"3269
[; ;pic18f46k22.h: 3269: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f46k22.h: 3272: typedef union {
[; ;pic18f46k22.h: 3273: struct {
[; ;pic18f46k22.h: 3274: unsigned CCP2M :4;
[; ;pic18f46k22.h: 3275: unsigned DC2B :2;
[; ;pic18f46k22.h: 3276: unsigned P2M :2;
[; ;pic18f46k22.h: 3277: };
[; ;pic18f46k22.h: 3278: struct {
[; ;pic18f46k22.h: 3279: unsigned CCP2M0 :1;
[; ;pic18f46k22.h: 3280: unsigned CCP2M1 :1;
[; ;pic18f46k22.h: 3281: unsigned CCP2M2 :1;
[; ;pic18f46k22.h: 3282: unsigned CCP2M3 :1;
[; ;pic18f46k22.h: 3283: unsigned DC2B0 :1;
[; ;pic18f46k22.h: 3284: unsigned DC2B1 :1;
[; ;pic18f46k22.h: 3285: unsigned P2M0 :1;
[; ;pic18f46k22.h: 3286: unsigned P2M1 :1;
[; ;pic18f46k22.h: 3287: };
[; ;pic18f46k22.h: 3288: } CCP2CONbits_t;
[; ;pic18f46k22.h: 3289: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f46k22.h: 3348: extern volatile unsigned short CCPR2 @ 0xF67;
"3350
[; ;pic18f46k22.h: 3350: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f46k22.h: 3354: extern volatile unsigned char CCPR2L @ 0xF67;
"3356
[; ;pic18f46k22.h: 3356: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f46k22.h: 3359: typedef union {
[; ;pic18f46k22.h: 3360: struct {
[; ;pic18f46k22.h: 3361: unsigned CCPR2L :8;
[; ;pic18f46k22.h: 3362: };
[; ;pic18f46k22.h: 3363: } CCPR2Lbits_t;
[; ;pic18f46k22.h: 3364: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f46k22.h: 3373: extern volatile unsigned char CCPR2H @ 0xF68;
"3375
[; ;pic18f46k22.h: 3375: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f46k22.h: 3378: typedef union {
[; ;pic18f46k22.h: 3379: struct {
[; ;pic18f46k22.h: 3380: unsigned CCPR2H :8;
[; ;pic18f46k22.h: 3381: };
[; ;pic18f46k22.h: 3382: } CCPR2Hbits_t;
[; ;pic18f46k22.h: 3383: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f46k22.h: 3392: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3394
[; ;pic18f46k22.h: 3394: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f46k22.h: 3397: typedef union {
[; ;pic18f46k22.h: 3398: struct {
[; ;pic18f46k22.h: 3399: unsigned DHEN :1;
[; ;pic18f46k22.h: 3400: unsigned AHEN :1;
[; ;pic18f46k22.h: 3401: unsigned SBCDE :1;
[; ;pic18f46k22.h: 3402: unsigned SDAHT :1;
[; ;pic18f46k22.h: 3403: unsigned BOEN :1;
[; ;pic18f46k22.h: 3404: unsigned SCIE :1;
[; ;pic18f46k22.h: 3405: unsigned PCIE :1;
[; ;pic18f46k22.h: 3406: unsigned ACKTIM :1;
[; ;pic18f46k22.h: 3407: };
[; ;pic18f46k22.h: 3408: } SSP2CON3bits_t;
[; ;pic18f46k22.h: 3409: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f46k22.h: 3453: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3455
[; ;pic18f46k22.h: 3455: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f46k22.h: 3458: typedef union {
[; ;pic18f46k22.h: 3459: struct {
[; ;pic18f46k22.h: 3460: unsigned MSK0 :1;
[; ;pic18f46k22.h: 3461: unsigned MSK1 :1;
[; ;pic18f46k22.h: 3462: unsigned MSK2 :1;
[; ;pic18f46k22.h: 3463: unsigned MSK3 :1;
[; ;pic18f46k22.h: 3464: unsigned MSK4 :1;
[; ;pic18f46k22.h: 3465: unsigned MSK5 :1;
[; ;pic18f46k22.h: 3466: unsigned MSK6 :1;
[; ;pic18f46k22.h: 3467: unsigned MSK7 :1;
[; ;pic18f46k22.h: 3468: };
[; ;pic18f46k22.h: 3469: } SSP2MSKbits_t;
[; ;pic18f46k22.h: 3470: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f46k22.h: 3514: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3516
[; ;pic18f46k22.h: 3516: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f46k22.h: 3519: typedef union {
[; ;pic18f46k22.h: 3520: struct {
[; ;pic18f46k22.h: 3521: unsigned SEN :1;
[; ;pic18f46k22.h: 3522: unsigned RSEN :1;
[; ;pic18f46k22.h: 3523: unsigned PEN :1;
[; ;pic18f46k22.h: 3524: unsigned RCEN :1;
[; ;pic18f46k22.h: 3525: unsigned ACKEN :1;
[; ;pic18f46k22.h: 3526: unsigned ACKDT :1;
[; ;pic18f46k22.h: 3527: unsigned ACKSTAT :1;
[; ;pic18f46k22.h: 3528: unsigned GCEN :1;
[; ;pic18f46k22.h: 3529: };
[; ;pic18f46k22.h: 3530: struct {
[; ;pic18f46k22.h: 3531: unsigned :5;
[; ;pic18f46k22.h: 3532: unsigned ACKDT2 :1;
[; ;pic18f46k22.h: 3533: };
[; ;pic18f46k22.h: 3534: struct {
[; ;pic18f46k22.h: 3535: unsigned :4;
[; ;pic18f46k22.h: 3536: unsigned ACKEN2 :1;
[; ;pic18f46k22.h: 3537: };
[; ;pic18f46k22.h: 3538: struct {
[; ;pic18f46k22.h: 3539: unsigned :6;
[; ;pic18f46k22.h: 3540: unsigned ACKSTAT2 :1;
[; ;pic18f46k22.h: 3541: };
[; ;pic18f46k22.h: 3542: struct {
[; ;pic18f46k22.h: 3543: unsigned :1;
[; ;pic18f46k22.h: 3544: unsigned ADMSK12 :1;
[; ;pic18f46k22.h: 3545: };
[; ;pic18f46k22.h: 3546: struct {
[; ;pic18f46k22.h: 3547: unsigned :2;
[; ;pic18f46k22.h: 3548: unsigned ADMSK22 :1;
[; ;pic18f46k22.h: 3549: };
[; ;pic18f46k22.h: 3550: struct {
[; ;pic18f46k22.h: 3551: unsigned :3;
[; ;pic18f46k22.h: 3552: unsigned ADMSK32 :1;
[; ;pic18f46k22.h: 3553: };
[; ;pic18f46k22.h: 3554: struct {
[; ;pic18f46k22.h: 3555: unsigned :4;
[; ;pic18f46k22.h: 3556: unsigned ADMSK42 :1;
[; ;pic18f46k22.h: 3557: };
[; ;pic18f46k22.h: 3558: struct {
[; ;pic18f46k22.h: 3559: unsigned :5;
[; ;pic18f46k22.h: 3560: unsigned ADMSK52 :1;
[; ;pic18f46k22.h: 3561: };
[; ;pic18f46k22.h: 3562: struct {
[; ;pic18f46k22.h: 3563: unsigned :7;
[; ;pic18f46k22.h: 3564: unsigned GCEN2 :1;
[; ;pic18f46k22.h: 3565: };
[; ;pic18f46k22.h: 3566: struct {
[; ;pic18f46k22.h: 3567: unsigned :2;
[; ;pic18f46k22.h: 3568: unsigned PEN2 :1;
[; ;pic18f46k22.h: 3569: };
[; ;pic18f46k22.h: 3570: struct {
[; ;pic18f46k22.h: 3571: unsigned :3;
[; ;pic18f46k22.h: 3572: unsigned RCEN2 :1;
[; ;pic18f46k22.h: 3573: };
[; ;pic18f46k22.h: 3574: struct {
[; ;pic18f46k22.h: 3575: unsigned :1;
[; ;pic18f46k22.h: 3576: unsigned RSEN2 :1;
[; ;pic18f46k22.h: 3577: };
[; ;pic18f46k22.h: 3578: struct {
[; ;pic18f46k22.h: 3579: unsigned SEN2 :1;
[; ;pic18f46k22.h: 3580: };
[; ;pic18f46k22.h: 3581: } SSP2CON2bits_t;
[; ;pic18f46k22.h: 3582: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f46k22.h: 3691: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3693
[; ;pic18f46k22.h: 3693: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f46k22.h: 3696: typedef union {
[; ;pic18f46k22.h: 3697: struct {
[; ;pic18f46k22.h: 3698: unsigned SSPM :4;
[; ;pic18f46k22.h: 3699: unsigned CKP :1;
[; ;pic18f46k22.h: 3700: unsigned SSPEN :1;
[; ;pic18f46k22.h: 3701: unsigned SSPOV :1;
[; ;pic18f46k22.h: 3702: unsigned WCOL :1;
[; ;pic18f46k22.h: 3703: };
[; ;pic18f46k22.h: 3704: struct {
[; ;pic18f46k22.h: 3705: unsigned SSPM0 :1;
[; ;pic18f46k22.h: 3706: unsigned SSPM1 :1;
[; ;pic18f46k22.h: 3707: unsigned SSPM2 :1;
[; ;pic18f46k22.h: 3708: unsigned SSPM3 :1;
[; ;pic18f46k22.h: 3709: };
[; ;pic18f46k22.h: 3710: struct {
[; ;pic18f46k22.h: 3711: unsigned :4;
[; ;pic18f46k22.h: 3712: unsigned CKP2 :1;
[; ;pic18f46k22.h: 3713: };
[; ;pic18f46k22.h: 3714: struct {
[; ;pic18f46k22.h: 3715: unsigned :5;
[; ;pic18f46k22.h: 3716: unsigned SSPEN2 :1;
[; ;pic18f46k22.h: 3717: };
[; ;pic18f46k22.h: 3718: struct {
[; ;pic18f46k22.h: 3719: unsigned SSPM02 :1;
[; ;pic18f46k22.h: 3720: };
[; ;pic18f46k22.h: 3721: struct {
[; ;pic18f46k22.h: 3722: unsigned :1;
[; ;pic18f46k22.h: 3723: unsigned SSPM12 :1;
[; ;pic18f46k22.h: 3724: };
[; ;pic18f46k22.h: 3725: struct {
[; ;pic18f46k22.h: 3726: unsigned :2;
[; ;pic18f46k22.h: 3727: unsigned SSPM22 :1;
[; ;pic18f46k22.h: 3728: };
[; ;pic18f46k22.h: 3729: struct {
[; ;pic18f46k22.h: 3730: unsigned :3;
[; ;pic18f46k22.h: 3731: unsigned SSPM32 :1;
[; ;pic18f46k22.h: 3732: };
[; ;pic18f46k22.h: 3733: struct {
[; ;pic18f46k22.h: 3734: unsigned :6;
[; ;pic18f46k22.h: 3735: unsigned SSPOV2 :1;
[; ;pic18f46k22.h: 3736: };
[; ;pic18f46k22.h: 3737: struct {
[; ;pic18f46k22.h: 3738: unsigned :7;
[; ;pic18f46k22.h: 3739: unsigned WCOL2 :1;
[; ;pic18f46k22.h: 3740: };
[; ;pic18f46k22.h: 3741: } SSP2CON1bits_t;
[; ;pic18f46k22.h: 3742: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f46k22.h: 3831: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3833
[; ;pic18f46k22.h: 3833: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f46k22.h: 3836: typedef union {
[; ;pic18f46k22.h: 3837: struct {
[; ;pic18f46k22.h: 3838: unsigned :2;
[; ;pic18f46k22.h: 3839: unsigned R_NOT_W :1;
[; ;pic18f46k22.h: 3840: };
[; ;pic18f46k22.h: 3841: struct {
[; ;pic18f46k22.h: 3842: unsigned :5;
[; ;pic18f46k22.h: 3843: unsigned D_NOT_A :1;
[; ;pic18f46k22.h: 3844: };
[; ;pic18f46k22.h: 3845: struct {
[; ;pic18f46k22.h: 3846: unsigned BF :1;
[; ;pic18f46k22.h: 3847: unsigned UA :1;
[; ;pic18f46k22.h: 3848: unsigned R_nW :1;
[; ;pic18f46k22.h: 3849: unsigned S :1;
[; ;pic18f46k22.h: 3850: unsigned P :1;
[; ;pic18f46k22.h: 3851: unsigned D_nA :1;
[; ;pic18f46k22.h: 3852: unsigned CKE :1;
[; ;pic18f46k22.h: 3853: unsigned SMP :1;
[; ;pic18f46k22.h: 3854: };
[; ;pic18f46k22.h: 3855: struct {
[; ;pic18f46k22.h: 3856: unsigned :2;
[; ;pic18f46k22.h: 3857: unsigned R :1;
[; ;pic18f46k22.h: 3858: unsigned :2;
[; ;pic18f46k22.h: 3859: unsigned D :1;
[; ;pic18f46k22.h: 3860: };
[; ;pic18f46k22.h: 3861: struct {
[; ;pic18f46k22.h: 3862: unsigned :2;
[; ;pic18f46k22.h: 3863: unsigned W :1;
[; ;pic18f46k22.h: 3864: unsigned :2;
[; ;pic18f46k22.h: 3865: unsigned A :1;
[; ;pic18f46k22.h: 3866: };
[; ;pic18f46k22.h: 3867: struct {
[; ;pic18f46k22.h: 3868: unsigned :2;
[; ;pic18f46k22.h: 3869: unsigned nW :1;
[; ;pic18f46k22.h: 3870: unsigned :2;
[; ;pic18f46k22.h: 3871: unsigned nA :1;
[; ;pic18f46k22.h: 3872: };
[; ;pic18f46k22.h: 3873: struct {
[; ;pic18f46k22.h: 3874: unsigned :2;
[; ;pic18f46k22.h: 3875: unsigned R_W :1;
[; ;pic18f46k22.h: 3876: unsigned :2;
[; ;pic18f46k22.h: 3877: unsigned D_A :1;
[; ;pic18f46k22.h: 3878: };
[; ;pic18f46k22.h: 3879: struct {
[; ;pic18f46k22.h: 3880: unsigned :2;
[; ;pic18f46k22.h: 3881: unsigned NOT_WRITE :1;
[; ;pic18f46k22.h: 3882: };
[; ;pic18f46k22.h: 3883: struct {
[; ;pic18f46k22.h: 3884: unsigned :5;
[; ;pic18f46k22.h: 3885: unsigned NOT_ADDRESS :1;
[; ;pic18f46k22.h: 3886: };
[; ;pic18f46k22.h: 3887: struct {
[; ;pic18f46k22.h: 3888: unsigned :2;
[; ;pic18f46k22.h: 3889: unsigned nWRITE :1;
[; ;pic18f46k22.h: 3890: unsigned :2;
[; ;pic18f46k22.h: 3891: unsigned nADDRESS :1;
[; ;pic18f46k22.h: 3892: };
[; ;pic18f46k22.h: 3893: struct {
[; ;pic18f46k22.h: 3894: unsigned BF2 :1;
[; ;pic18f46k22.h: 3895: };
[; ;pic18f46k22.h: 3896: struct {
[; ;pic18f46k22.h: 3897: unsigned :6;
[; ;pic18f46k22.h: 3898: unsigned CKE2 :1;
[; ;pic18f46k22.h: 3899: };
[; ;pic18f46k22.h: 3900: struct {
[; ;pic18f46k22.h: 3901: unsigned :5;
[; ;pic18f46k22.h: 3902: unsigned DA2 :1;
[; ;pic18f46k22.h: 3903: };
[; ;pic18f46k22.h: 3904: struct {
[; ;pic18f46k22.h: 3905: unsigned :5;
[; ;pic18f46k22.h: 3906: unsigned DATA_ADDRESS2 :1;
[; ;pic18f46k22.h: 3907: };
[; ;pic18f46k22.h: 3908: struct {
[; ;pic18f46k22.h: 3909: unsigned :5;
[; ;pic18f46k22.h: 3910: unsigned D_A2 :1;
[; ;pic18f46k22.h: 3911: };
[; ;pic18f46k22.h: 3912: struct {
[; ;pic18f46k22.h: 3913: unsigned :5;
[; ;pic18f46k22.h: 3914: unsigned D_nA2 :1;
[; ;pic18f46k22.h: 3915: };
[; ;pic18f46k22.h: 3916: struct {
[; ;pic18f46k22.h: 3917: unsigned :5;
[; ;pic18f46k22.h: 3918: unsigned I2C_DAT2 :1;
[; ;pic18f46k22.h: 3919: };
[; ;pic18f46k22.h: 3920: struct {
[; ;pic18f46k22.h: 3921: unsigned :2;
[; ;pic18f46k22.h: 3922: unsigned I2C_READ2 :1;
[; ;pic18f46k22.h: 3923: };
[; ;pic18f46k22.h: 3924: struct {
[; ;pic18f46k22.h: 3925: unsigned :3;
[; ;pic18f46k22.h: 3926: unsigned I2C_START2 :1;
[; ;pic18f46k22.h: 3927: };
[; ;pic18f46k22.h: 3928: struct {
[; ;pic18f46k22.h: 3929: unsigned :4;
[; ;pic18f46k22.h: 3930: unsigned I2C_STOP2 :1;
[; ;pic18f46k22.h: 3931: };
[; ;pic18f46k22.h: 3932: struct {
[; ;pic18f46k22.h: 3933: unsigned :4;
[; ;pic18f46k22.h: 3934: unsigned P2 :1;
[; ;pic18f46k22.h: 3935: };
[; ;pic18f46k22.h: 3936: struct {
[; ;pic18f46k22.h: 3937: unsigned :2;
[; ;pic18f46k22.h: 3938: unsigned READ_WRITE2 :1;
[; ;pic18f46k22.h: 3939: };
[; ;pic18f46k22.h: 3940: struct {
[; ;pic18f46k22.h: 3941: unsigned :2;
[; ;pic18f46k22.h: 3942: unsigned RW2 :1;
[; ;pic18f46k22.h: 3943: };
[; ;pic18f46k22.h: 3944: struct {
[; ;pic18f46k22.h: 3945: unsigned :2;
[; ;pic18f46k22.h: 3946: unsigned R_W2 :1;
[; ;pic18f46k22.h: 3947: };
[; ;pic18f46k22.h: 3948: struct {
[; ;pic18f46k22.h: 3949: unsigned :2;
[; ;pic18f46k22.h: 3950: unsigned R_nW2 :1;
[; ;pic18f46k22.h: 3951: };
[; ;pic18f46k22.h: 3952: struct {
[; ;pic18f46k22.h: 3953: unsigned :3;
[; ;pic18f46k22.h: 3954: unsigned S2 :1;
[; ;pic18f46k22.h: 3955: };
[; ;pic18f46k22.h: 3956: struct {
[; ;pic18f46k22.h: 3957: unsigned :7;
[; ;pic18f46k22.h: 3958: unsigned SMP2 :1;
[; ;pic18f46k22.h: 3959: };
[; ;pic18f46k22.h: 3960: struct {
[; ;pic18f46k22.h: 3961: unsigned :3;
[; ;pic18f46k22.h: 3962: unsigned START2 :1;
[; ;pic18f46k22.h: 3963: };
[; ;pic18f46k22.h: 3964: struct {
[; ;pic18f46k22.h: 3965: unsigned :4;
[; ;pic18f46k22.h: 3966: unsigned STOP2 :1;
[; ;pic18f46k22.h: 3967: };
[; ;pic18f46k22.h: 3968: struct {
[; ;pic18f46k22.h: 3969: unsigned :1;
[; ;pic18f46k22.h: 3970: unsigned UA2 :1;
[; ;pic18f46k22.h: 3971: };
[; ;pic18f46k22.h: 3972: struct {
[; ;pic18f46k22.h: 3973: unsigned :5;
[; ;pic18f46k22.h: 3974: unsigned nA2 :1;
[; ;pic18f46k22.h: 3975: };
[; ;pic18f46k22.h: 3976: struct {
[; ;pic18f46k22.h: 3977: unsigned :5;
[; ;pic18f46k22.h: 3978: unsigned nADDRESS2 :1;
[; ;pic18f46k22.h: 3979: };
[; ;pic18f46k22.h: 3980: struct {
[; ;pic18f46k22.h: 3981: unsigned :2;
[; ;pic18f46k22.h: 3982: unsigned nW2 :1;
[; ;pic18f46k22.h: 3983: };
[; ;pic18f46k22.h: 3984: struct {
[; ;pic18f46k22.h: 3985: unsigned :2;
[; ;pic18f46k22.h: 3986: unsigned nWRITE2 :1;
[; ;pic18f46k22.h: 3987: };
[; ;pic18f46k22.h: 3988: } SSP2STATbits_t;
[; ;pic18f46k22.h: 3989: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f46k22.h: 4223: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4225
[; ;pic18f46k22.h: 4225: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f46k22.h: 4228: typedef union {
[; ;pic18f46k22.h: 4229: struct {
[; ;pic18f46k22.h: 4230: unsigned SSPADD :8;
[; ;pic18f46k22.h: 4231: };
[; ;pic18f46k22.h: 4232: struct {
[; ;pic18f46k22.h: 4233: unsigned MSK02 :1;
[; ;pic18f46k22.h: 4234: };
[; ;pic18f46k22.h: 4235: struct {
[; ;pic18f46k22.h: 4236: unsigned :1;
[; ;pic18f46k22.h: 4237: unsigned MSK12 :1;
[; ;pic18f46k22.h: 4238: };
[; ;pic18f46k22.h: 4239: struct {
[; ;pic18f46k22.h: 4240: unsigned :2;
[; ;pic18f46k22.h: 4241: unsigned MSK22 :1;
[; ;pic18f46k22.h: 4242: };
[; ;pic18f46k22.h: 4243: struct {
[; ;pic18f46k22.h: 4244: unsigned :3;
[; ;pic18f46k22.h: 4245: unsigned MSK32 :1;
[; ;pic18f46k22.h: 4246: };
[; ;pic18f46k22.h: 4247: struct {
[; ;pic18f46k22.h: 4248: unsigned :4;
[; ;pic18f46k22.h: 4249: unsigned MSK42 :1;
[; ;pic18f46k22.h: 4250: };
[; ;pic18f46k22.h: 4251: struct {
[; ;pic18f46k22.h: 4252: unsigned :5;
[; ;pic18f46k22.h: 4253: unsigned MSK52 :1;
[; ;pic18f46k22.h: 4254: };
[; ;pic18f46k22.h: 4255: struct {
[; ;pic18f46k22.h: 4256: unsigned :6;
[; ;pic18f46k22.h: 4257: unsigned MSK62 :1;
[; ;pic18f46k22.h: 4258: };
[; ;pic18f46k22.h: 4259: struct {
[; ;pic18f46k22.h: 4260: unsigned :7;
[; ;pic18f46k22.h: 4261: unsigned MSK72 :1;
[; ;pic18f46k22.h: 4262: };
[; ;pic18f46k22.h: 4263: } SSP2ADDbits_t;
[; ;pic18f46k22.h: 4264: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f46k22.h: 4313: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4315
[; ;pic18f46k22.h: 4315: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f46k22.h: 4318: typedef union {
[; ;pic18f46k22.h: 4319: struct {
[; ;pic18f46k22.h: 4320: unsigned SSPBUF :8;
[; ;pic18f46k22.h: 4321: };
[; ;pic18f46k22.h: 4322: } SSP2BUFbits_t;
[; ;pic18f46k22.h: 4323: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f46k22.h: 4332: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4334
[; ;pic18f46k22.h: 4334: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f46k22.h: 4337: extern volatile unsigned char BAUD2CON @ 0xF70;
"4339
[; ;pic18f46k22.h: 4339: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f46k22.h: 4342: typedef union {
[; ;pic18f46k22.h: 4343: struct {
[; ;pic18f46k22.h: 4344: unsigned ABDEN :1;
[; ;pic18f46k22.h: 4345: unsigned WUE :1;
[; ;pic18f46k22.h: 4346: unsigned :1;
[; ;pic18f46k22.h: 4347: unsigned BRG16 :1;
[; ;pic18f46k22.h: 4348: unsigned CKTXP :1;
[; ;pic18f46k22.h: 4349: unsigned DTRXP :1;
[; ;pic18f46k22.h: 4350: unsigned RCIDL :1;
[; ;pic18f46k22.h: 4351: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 4352: };
[; ;pic18f46k22.h: 4353: struct {
[; ;pic18f46k22.h: 4354: unsigned :4;
[; ;pic18f46k22.h: 4355: unsigned SCKP :1;
[; ;pic18f46k22.h: 4356: };
[; ;pic18f46k22.h: 4357: struct {
[; ;pic18f46k22.h: 4358: unsigned ABDEN2 :1;
[; ;pic18f46k22.h: 4359: };
[; ;pic18f46k22.h: 4360: struct {
[; ;pic18f46k22.h: 4361: unsigned :7;
[; ;pic18f46k22.h: 4362: unsigned ABDOVF2 :1;
[; ;pic18f46k22.h: 4363: };
[; ;pic18f46k22.h: 4364: struct {
[; ;pic18f46k22.h: 4365: unsigned :3;
[; ;pic18f46k22.h: 4366: unsigned BRG162 :1;
[; ;pic18f46k22.h: 4367: };
[; ;pic18f46k22.h: 4368: struct {
[; ;pic18f46k22.h: 4369: unsigned :5;
[; ;pic18f46k22.h: 4370: unsigned DTRXP2 :1;
[; ;pic18f46k22.h: 4371: };
[; ;pic18f46k22.h: 4372: struct {
[; ;pic18f46k22.h: 4373: unsigned :6;
[; ;pic18f46k22.h: 4374: unsigned RCIDL2 :1;
[; ;pic18f46k22.h: 4375: };
[; ;pic18f46k22.h: 4376: struct {
[; ;pic18f46k22.h: 4377: unsigned :6;
[; ;pic18f46k22.h: 4378: unsigned RCMT2 :1;
[; ;pic18f46k22.h: 4379: };
[; ;pic18f46k22.h: 4380: struct {
[; ;pic18f46k22.h: 4381: unsigned :5;
[; ;pic18f46k22.h: 4382: unsigned RXDTP2 :1;
[; ;pic18f46k22.h: 4383: };
[; ;pic18f46k22.h: 4384: struct {
[; ;pic18f46k22.h: 4385: unsigned :4;
[; ;pic18f46k22.h: 4386: unsigned SCKP2 :1;
[; ;pic18f46k22.h: 4387: };
[; ;pic18f46k22.h: 4388: struct {
[; ;pic18f46k22.h: 4389: unsigned :4;
[; ;pic18f46k22.h: 4390: unsigned TXCKP2 :1;
[; ;pic18f46k22.h: 4391: };
[; ;pic18f46k22.h: 4392: struct {
[; ;pic18f46k22.h: 4393: unsigned :1;
[; ;pic18f46k22.h: 4394: unsigned WUE2 :1;
[; ;pic18f46k22.h: 4395: };
[; ;pic18f46k22.h: 4396: } BAUDCON2bits_t;
[; ;pic18f46k22.h: 4397: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f46k22.h: 4490: typedef union {
[; ;pic18f46k22.h: 4491: struct {
[; ;pic18f46k22.h: 4492: unsigned ABDEN :1;
[; ;pic18f46k22.h: 4493: unsigned WUE :1;
[; ;pic18f46k22.h: 4494: unsigned :1;
[; ;pic18f46k22.h: 4495: unsigned BRG16 :1;
[; ;pic18f46k22.h: 4496: unsigned CKTXP :1;
[; ;pic18f46k22.h: 4497: unsigned DTRXP :1;
[; ;pic18f46k22.h: 4498: unsigned RCIDL :1;
[; ;pic18f46k22.h: 4499: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 4500: };
[; ;pic18f46k22.h: 4501: struct {
[; ;pic18f46k22.h: 4502: unsigned :4;
[; ;pic18f46k22.h: 4503: unsigned SCKP :1;
[; ;pic18f46k22.h: 4504: };
[; ;pic18f46k22.h: 4505: struct {
[; ;pic18f46k22.h: 4506: unsigned ABDEN2 :1;
[; ;pic18f46k22.h: 4507: };
[; ;pic18f46k22.h: 4508: struct {
[; ;pic18f46k22.h: 4509: unsigned :7;
[; ;pic18f46k22.h: 4510: unsigned ABDOVF2 :1;
[; ;pic18f46k22.h: 4511: };
[; ;pic18f46k22.h: 4512: struct {
[; ;pic18f46k22.h: 4513: unsigned :3;
[; ;pic18f46k22.h: 4514: unsigned BRG162 :1;
[; ;pic18f46k22.h: 4515: };
[; ;pic18f46k22.h: 4516: struct {
[; ;pic18f46k22.h: 4517: unsigned :5;
[; ;pic18f46k22.h: 4518: unsigned DTRXP2 :1;
[; ;pic18f46k22.h: 4519: };
[; ;pic18f46k22.h: 4520: struct {
[; ;pic18f46k22.h: 4521: unsigned :6;
[; ;pic18f46k22.h: 4522: unsigned RCIDL2 :1;
[; ;pic18f46k22.h: 4523: };
[; ;pic18f46k22.h: 4524: struct {
[; ;pic18f46k22.h: 4525: unsigned :6;
[; ;pic18f46k22.h: 4526: unsigned RCMT2 :1;
[; ;pic18f46k22.h: 4527: };
[; ;pic18f46k22.h: 4528: struct {
[; ;pic18f46k22.h: 4529: unsigned :5;
[; ;pic18f46k22.h: 4530: unsigned RXDTP2 :1;
[; ;pic18f46k22.h: 4531: };
[; ;pic18f46k22.h: 4532: struct {
[; ;pic18f46k22.h: 4533: unsigned :4;
[; ;pic18f46k22.h: 4534: unsigned SCKP2 :1;
[; ;pic18f46k22.h: 4535: };
[; ;pic18f46k22.h: 4536: struct {
[; ;pic18f46k22.h: 4537: unsigned :4;
[; ;pic18f46k22.h: 4538: unsigned TXCKP2 :1;
[; ;pic18f46k22.h: 4539: };
[; ;pic18f46k22.h: 4540: struct {
[; ;pic18f46k22.h: 4541: unsigned :1;
[; ;pic18f46k22.h: 4542: unsigned WUE2 :1;
[; ;pic18f46k22.h: 4543: };
[; ;pic18f46k22.h: 4544: } BAUD2CONbits_t;
[; ;pic18f46k22.h: 4545: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f46k22.h: 4639: extern volatile unsigned char RCSTA2 @ 0xF71;
"4641
[; ;pic18f46k22.h: 4641: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f46k22.h: 4644: extern volatile unsigned char RC2STA @ 0xF71;
"4646
[; ;pic18f46k22.h: 4646: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f46k22.h: 4649: typedef union {
[; ;pic18f46k22.h: 4650: struct {
[; ;pic18f46k22.h: 4651: unsigned RX9D :1;
[; ;pic18f46k22.h: 4652: unsigned OERR :1;
[; ;pic18f46k22.h: 4653: unsigned FERR :1;
[; ;pic18f46k22.h: 4654: unsigned ADDEN :1;
[; ;pic18f46k22.h: 4655: unsigned CREN :1;
[; ;pic18f46k22.h: 4656: unsigned SREN :1;
[; ;pic18f46k22.h: 4657: unsigned RX9 :1;
[; ;pic18f46k22.h: 4658: unsigned SPEN :1;
[; ;pic18f46k22.h: 4659: };
[; ;pic18f46k22.h: 4660: struct {
[; ;pic18f46k22.h: 4661: unsigned :3;
[; ;pic18f46k22.h: 4662: unsigned ADEN :1;
[; ;pic18f46k22.h: 4663: };
[; ;pic18f46k22.h: 4664: struct {
[; ;pic18f46k22.h: 4665: unsigned RX9D2 :1;
[; ;pic18f46k22.h: 4666: unsigned OERR2 :1;
[; ;pic18f46k22.h: 4667: unsigned FERR2 :1;
[; ;pic18f46k22.h: 4668: unsigned ADDEN2 :1;
[; ;pic18f46k22.h: 4669: unsigned CREN2 :1;
[; ;pic18f46k22.h: 4670: unsigned SREN2 :1;
[; ;pic18f46k22.h: 4671: unsigned RX92 :1;
[; ;pic18f46k22.h: 4672: unsigned SPEN2 :1;
[; ;pic18f46k22.h: 4673: };
[; ;pic18f46k22.h: 4674: struct {
[; ;pic18f46k22.h: 4675: unsigned :6;
[; ;pic18f46k22.h: 4676: unsigned RC8_92 :1;
[; ;pic18f46k22.h: 4677: };
[; ;pic18f46k22.h: 4678: struct {
[; ;pic18f46k22.h: 4679: unsigned :6;
[; ;pic18f46k22.h: 4680: unsigned RC92 :1;
[; ;pic18f46k22.h: 4681: };
[; ;pic18f46k22.h: 4682: struct {
[; ;pic18f46k22.h: 4683: unsigned RCD82 :1;
[; ;pic18f46k22.h: 4684: };
[; ;pic18f46k22.h: 4685: } RCSTA2bits_t;
[; ;pic18f46k22.h: 4686: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f46k22.h: 4789: typedef union {
[; ;pic18f46k22.h: 4790: struct {
[; ;pic18f46k22.h: 4791: unsigned RX9D :1;
[; ;pic18f46k22.h: 4792: unsigned OERR :1;
[; ;pic18f46k22.h: 4793: unsigned FERR :1;
[; ;pic18f46k22.h: 4794: unsigned ADDEN :1;
[; ;pic18f46k22.h: 4795: unsigned CREN :1;
[; ;pic18f46k22.h: 4796: unsigned SREN :1;
[; ;pic18f46k22.h: 4797: unsigned RX9 :1;
[; ;pic18f46k22.h: 4798: unsigned SPEN :1;
[; ;pic18f46k22.h: 4799: };
[; ;pic18f46k22.h: 4800: struct {
[; ;pic18f46k22.h: 4801: unsigned :3;
[; ;pic18f46k22.h: 4802: unsigned ADEN :1;
[; ;pic18f46k22.h: 4803: };
[; ;pic18f46k22.h: 4804: struct {
[; ;pic18f46k22.h: 4805: unsigned RX9D2 :1;
[; ;pic18f46k22.h: 4806: unsigned OERR2 :1;
[; ;pic18f46k22.h: 4807: unsigned FERR2 :1;
[; ;pic18f46k22.h: 4808: unsigned ADDEN2 :1;
[; ;pic18f46k22.h: 4809: unsigned CREN2 :1;
[; ;pic18f46k22.h: 4810: unsigned SREN2 :1;
[; ;pic18f46k22.h: 4811: unsigned RX92 :1;
[; ;pic18f46k22.h: 4812: unsigned SPEN2 :1;
[; ;pic18f46k22.h: 4813: };
[; ;pic18f46k22.h: 4814: struct {
[; ;pic18f46k22.h: 4815: unsigned :6;
[; ;pic18f46k22.h: 4816: unsigned RC8_92 :1;
[; ;pic18f46k22.h: 4817: };
[; ;pic18f46k22.h: 4818: struct {
[; ;pic18f46k22.h: 4819: unsigned :6;
[; ;pic18f46k22.h: 4820: unsigned RC92 :1;
[; ;pic18f46k22.h: 4821: };
[; ;pic18f46k22.h: 4822: struct {
[; ;pic18f46k22.h: 4823: unsigned RCD82 :1;
[; ;pic18f46k22.h: 4824: };
[; ;pic18f46k22.h: 4825: } RC2STAbits_t;
[; ;pic18f46k22.h: 4826: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f46k22.h: 4930: extern volatile unsigned char TXSTA2 @ 0xF72;
"4932
[; ;pic18f46k22.h: 4932: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f46k22.h: 4935: extern volatile unsigned char TX2STA @ 0xF72;
"4937
[; ;pic18f46k22.h: 4937: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f46k22.h: 4940: typedef union {
[; ;pic18f46k22.h: 4941: struct {
[; ;pic18f46k22.h: 4942: unsigned TX9D :1;
[; ;pic18f46k22.h: 4943: unsigned TRMT :1;
[; ;pic18f46k22.h: 4944: unsigned BRGH :1;
[; ;pic18f46k22.h: 4945: unsigned SENDB :1;
[; ;pic18f46k22.h: 4946: unsigned SYNC :1;
[; ;pic18f46k22.h: 4947: unsigned TXEN :1;
[; ;pic18f46k22.h: 4948: unsigned TX9 :1;
[; ;pic18f46k22.h: 4949: unsigned CSRC :1;
[; ;pic18f46k22.h: 4950: };
[; ;pic18f46k22.h: 4951: struct {
[; ;pic18f46k22.h: 4952: unsigned TX9D2 :1;
[; ;pic18f46k22.h: 4953: unsigned TRMT2 :1;
[; ;pic18f46k22.h: 4954: unsigned BRGH2 :1;
[; ;pic18f46k22.h: 4955: unsigned SENDB2 :1;
[; ;pic18f46k22.h: 4956: unsigned SYNC2 :1;
[; ;pic18f46k22.h: 4957: unsigned TXEN2 :1;
[; ;pic18f46k22.h: 4958: unsigned TX92 :1;
[; ;pic18f46k22.h: 4959: unsigned CSRC2 :1;
[; ;pic18f46k22.h: 4960: };
[; ;pic18f46k22.h: 4961: struct {
[; ;pic18f46k22.h: 4962: unsigned :6;
[; ;pic18f46k22.h: 4963: unsigned TX8_92 :1;
[; ;pic18f46k22.h: 4964: };
[; ;pic18f46k22.h: 4965: struct {
[; ;pic18f46k22.h: 4966: unsigned TXD82 :1;
[; ;pic18f46k22.h: 4967: };
[; ;pic18f46k22.h: 4968: } TXSTA2bits_t;
[; ;pic18f46k22.h: 4969: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f46k22.h: 5062: typedef union {
[; ;pic18f46k22.h: 5063: struct {
[; ;pic18f46k22.h: 5064: unsigned TX9D :1;
[; ;pic18f46k22.h: 5065: unsigned TRMT :1;
[; ;pic18f46k22.h: 5066: unsigned BRGH :1;
[; ;pic18f46k22.h: 5067: unsigned SENDB :1;
[; ;pic18f46k22.h: 5068: unsigned SYNC :1;
[; ;pic18f46k22.h: 5069: unsigned TXEN :1;
[; ;pic18f46k22.h: 5070: unsigned TX9 :1;
[; ;pic18f46k22.h: 5071: unsigned CSRC :1;
[; ;pic18f46k22.h: 5072: };
[; ;pic18f46k22.h: 5073: struct {
[; ;pic18f46k22.h: 5074: unsigned TX9D2 :1;
[; ;pic18f46k22.h: 5075: unsigned TRMT2 :1;
[; ;pic18f46k22.h: 5076: unsigned BRGH2 :1;
[; ;pic18f46k22.h: 5077: unsigned SENDB2 :1;
[; ;pic18f46k22.h: 5078: unsigned SYNC2 :1;
[; ;pic18f46k22.h: 5079: unsigned TXEN2 :1;
[; ;pic18f46k22.h: 5080: unsigned TX92 :1;
[; ;pic18f46k22.h: 5081: unsigned CSRC2 :1;
[; ;pic18f46k22.h: 5082: };
[; ;pic18f46k22.h: 5083: struct {
[; ;pic18f46k22.h: 5084: unsigned :6;
[; ;pic18f46k22.h: 5085: unsigned TX8_92 :1;
[; ;pic18f46k22.h: 5086: };
[; ;pic18f46k22.h: 5087: struct {
[; ;pic18f46k22.h: 5088: unsigned TXD82 :1;
[; ;pic18f46k22.h: 5089: };
[; ;pic18f46k22.h: 5090: } TX2STAbits_t;
[; ;pic18f46k22.h: 5091: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f46k22.h: 5185: extern volatile unsigned char TXREG2 @ 0xF73;
"5187
[; ;pic18f46k22.h: 5187: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f46k22.h: 5190: extern volatile unsigned char TX2REG @ 0xF73;
"5192
[; ;pic18f46k22.h: 5192: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f46k22.h: 5195: typedef union {
[; ;pic18f46k22.h: 5196: struct {
[; ;pic18f46k22.h: 5197: unsigned TX2REG :8;
[; ;pic18f46k22.h: 5198: };
[; ;pic18f46k22.h: 5199: } TXREG2bits_t;
[; ;pic18f46k22.h: 5200: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f46k22.h: 5208: typedef union {
[; ;pic18f46k22.h: 5209: struct {
[; ;pic18f46k22.h: 5210: unsigned TX2REG :8;
[; ;pic18f46k22.h: 5211: };
[; ;pic18f46k22.h: 5212: } TX2REGbits_t;
[; ;pic18f46k22.h: 5213: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f46k22.h: 5222: extern volatile unsigned char RCREG2 @ 0xF74;
"5224
[; ;pic18f46k22.h: 5224: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f46k22.h: 5227: extern volatile unsigned char RC2REG @ 0xF74;
"5229
[; ;pic18f46k22.h: 5229: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f46k22.h: 5232: typedef union {
[; ;pic18f46k22.h: 5233: struct {
[; ;pic18f46k22.h: 5234: unsigned RC2REG :8;
[; ;pic18f46k22.h: 5235: };
[; ;pic18f46k22.h: 5236: } RCREG2bits_t;
[; ;pic18f46k22.h: 5237: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f46k22.h: 5245: typedef union {
[; ;pic18f46k22.h: 5246: struct {
[; ;pic18f46k22.h: 5247: unsigned RC2REG :8;
[; ;pic18f46k22.h: 5248: };
[; ;pic18f46k22.h: 5249: } RC2REGbits_t;
[; ;pic18f46k22.h: 5250: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f46k22.h: 5259: extern volatile unsigned char SPBRG2 @ 0xF75;
"5261
[; ;pic18f46k22.h: 5261: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f46k22.h: 5264: extern volatile unsigned char SP2BRG @ 0xF75;
"5266
[; ;pic18f46k22.h: 5266: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f46k22.h: 5269: typedef union {
[; ;pic18f46k22.h: 5270: struct {
[; ;pic18f46k22.h: 5271: unsigned SP2BRG :8;
[; ;pic18f46k22.h: 5272: };
[; ;pic18f46k22.h: 5273: } SPBRG2bits_t;
[; ;pic18f46k22.h: 5274: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f46k22.h: 5282: typedef union {
[; ;pic18f46k22.h: 5283: struct {
[; ;pic18f46k22.h: 5284: unsigned SP2BRG :8;
[; ;pic18f46k22.h: 5285: };
[; ;pic18f46k22.h: 5286: } SP2BRGbits_t;
[; ;pic18f46k22.h: 5287: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f46k22.h: 5296: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5298
[; ;pic18f46k22.h: 5298: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f46k22.h: 5301: extern volatile unsigned char SP2BRGH @ 0xF76;
"5303
[; ;pic18f46k22.h: 5303: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f46k22.h: 5306: typedef union {
[; ;pic18f46k22.h: 5307: struct {
[; ;pic18f46k22.h: 5308: unsigned SP2BRGH :8;
[; ;pic18f46k22.h: 5309: };
[; ;pic18f46k22.h: 5310: } SPBRGH2bits_t;
[; ;pic18f46k22.h: 5311: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f46k22.h: 5319: typedef union {
[; ;pic18f46k22.h: 5320: struct {
[; ;pic18f46k22.h: 5321: unsigned SP2BRGH :8;
[; ;pic18f46k22.h: 5322: };
[; ;pic18f46k22.h: 5323: } SP2BRGHbits_t;
[; ;pic18f46k22.h: 5324: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f46k22.h: 5333: extern volatile unsigned char CM2CON1 @ 0xF77;
"5335
[; ;pic18f46k22.h: 5335: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f46k22.h: 5338: extern volatile unsigned char CM12CON @ 0xF77;
"5340
[; ;pic18f46k22.h: 5340: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f46k22.h: 5343: typedef union {
[; ;pic18f46k22.h: 5344: struct {
[; ;pic18f46k22.h: 5345: unsigned C2SYNC :1;
[; ;pic18f46k22.h: 5346: unsigned C1SYNC :1;
[; ;pic18f46k22.h: 5347: unsigned C2HYS :1;
[; ;pic18f46k22.h: 5348: unsigned C1HYS :1;
[; ;pic18f46k22.h: 5349: unsigned C2RSEL :1;
[; ;pic18f46k22.h: 5350: unsigned C1RSEL :1;
[; ;pic18f46k22.h: 5351: unsigned MC2OUT :1;
[; ;pic18f46k22.h: 5352: unsigned MC1OUT :1;
[; ;pic18f46k22.h: 5353: };
[; ;pic18f46k22.h: 5354: } CM2CON1bits_t;
[; ;pic18f46k22.h: 5355: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f46k22.h: 5398: typedef union {
[; ;pic18f46k22.h: 5399: struct {
[; ;pic18f46k22.h: 5400: unsigned C2SYNC :1;
[; ;pic18f46k22.h: 5401: unsigned C1SYNC :1;
[; ;pic18f46k22.h: 5402: unsigned C2HYS :1;
[; ;pic18f46k22.h: 5403: unsigned C1HYS :1;
[; ;pic18f46k22.h: 5404: unsigned C2RSEL :1;
[; ;pic18f46k22.h: 5405: unsigned C1RSEL :1;
[; ;pic18f46k22.h: 5406: unsigned MC2OUT :1;
[; ;pic18f46k22.h: 5407: unsigned MC1OUT :1;
[; ;pic18f46k22.h: 5408: };
[; ;pic18f46k22.h: 5409: } CM12CONbits_t;
[; ;pic18f46k22.h: 5410: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f46k22.h: 5454: extern volatile unsigned char CM2CON0 @ 0xF78;
"5456
[; ;pic18f46k22.h: 5456: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f46k22.h: 5459: extern volatile unsigned char CM2CON @ 0xF78;
"5461
[; ;pic18f46k22.h: 5461: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f46k22.h: 5464: typedef union {
[; ;pic18f46k22.h: 5465: struct {
[; ;pic18f46k22.h: 5466: unsigned C2CH :2;
[; ;pic18f46k22.h: 5467: unsigned C2R :1;
[; ;pic18f46k22.h: 5468: unsigned C2SP :1;
[; ;pic18f46k22.h: 5469: unsigned C2POL :1;
[; ;pic18f46k22.h: 5470: unsigned C2OE :1;
[; ;pic18f46k22.h: 5471: unsigned C2OUT :1;
[; ;pic18f46k22.h: 5472: unsigned C2ON :1;
[; ;pic18f46k22.h: 5473: };
[; ;pic18f46k22.h: 5474: struct {
[; ;pic18f46k22.h: 5475: unsigned C2CH0 :1;
[; ;pic18f46k22.h: 5476: unsigned C2CH1 :1;
[; ;pic18f46k22.h: 5477: };
[; ;pic18f46k22.h: 5478: struct {
[; ;pic18f46k22.h: 5479: unsigned CCH02 :1;
[; ;pic18f46k22.h: 5480: };
[; ;pic18f46k22.h: 5481: struct {
[; ;pic18f46k22.h: 5482: unsigned :1;
[; ;pic18f46k22.h: 5483: unsigned CCH12 :1;
[; ;pic18f46k22.h: 5484: };
[; ;pic18f46k22.h: 5485: struct {
[; ;pic18f46k22.h: 5486: unsigned :6;
[; ;pic18f46k22.h: 5487: unsigned COE2 :1;
[; ;pic18f46k22.h: 5488: };
[; ;pic18f46k22.h: 5489: struct {
[; ;pic18f46k22.h: 5490: unsigned :7;
[; ;pic18f46k22.h: 5491: unsigned CON2 :1;
[; ;pic18f46k22.h: 5492: };
[; ;pic18f46k22.h: 5493: struct {
[; ;pic18f46k22.h: 5494: unsigned :5;
[; ;pic18f46k22.h: 5495: unsigned CPOL2 :1;
[; ;pic18f46k22.h: 5496: };
[; ;pic18f46k22.h: 5497: struct {
[; ;pic18f46k22.h: 5498: unsigned :2;
[; ;pic18f46k22.h: 5499: unsigned CREF2 :1;
[; ;pic18f46k22.h: 5500: };
[; ;pic18f46k22.h: 5501: struct {
[; ;pic18f46k22.h: 5502: unsigned :3;
[; ;pic18f46k22.h: 5503: unsigned EVPOL02 :1;
[; ;pic18f46k22.h: 5504: };
[; ;pic18f46k22.h: 5505: struct {
[; ;pic18f46k22.h: 5506: unsigned :4;
[; ;pic18f46k22.h: 5507: unsigned EVPOL12 :1;
[; ;pic18f46k22.h: 5508: };
[; ;pic18f46k22.h: 5509: } CM2CON0bits_t;
[; ;pic18f46k22.h: 5510: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f46k22.h: 5598: typedef union {
[; ;pic18f46k22.h: 5599: struct {
[; ;pic18f46k22.h: 5600: unsigned C2CH :2;
[; ;pic18f46k22.h: 5601: unsigned C2R :1;
[; ;pic18f46k22.h: 5602: unsigned C2SP :1;
[; ;pic18f46k22.h: 5603: unsigned C2POL :1;
[; ;pic18f46k22.h: 5604: unsigned C2OE :1;
[; ;pic18f46k22.h: 5605: unsigned C2OUT :1;
[; ;pic18f46k22.h: 5606: unsigned C2ON :1;
[; ;pic18f46k22.h: 5607: };
[; ;pic18f46k22.h: 5608: struct {
[; ;pic18f46k22.h: 5609: unsigned C2CH0 :1;
[; ;pic18f46k22.h: 5610: unsigned C2CH1 :1;
[; ;pic18f46k22.h: 5611: };
[; ;pic18f46k22.h: 5612: struct {
[; ;pic18f46k22.h: 5613: unsigned CCH02 :1;
[; ;pic18f46k22.h: 5614: };
[; ;pic18f46k22.h: 5615: struct {
[; ;pic18f46k22.h: 5616: unsigned :1;
[; ;pic18f46k22.h: 5617: unsigned CCH12 :1;
[; ;pic18f46k22.h: 5618: };
[; ;pic18f46k22.h: 5619: struct {
[; ;pic18f46k22.h: 5620: unsigned :6;
[; ;pic18f46k22.h: 5621: unsigned COE2 :1;
[; ;pic18f46k22.h: 5622: };
[; ;pic18f46k22.h: 5623: struct {
[; ;pic18f46k22.h: 5624: unsigned :7;
[; ;pic18f46k22.h: 5625: unsigned CON2 :1;
[; ;pic18f46k22.h: 5626: };
[; ;pic18f46k22.h: 5627: struct {
[; ;pic18f46k22.h: 5628: unsigned :5;
[; ;pic18f46k22.h: 5629: unsigned CPOL2 :1;
[; ;pic18f46k22.h: 5630: };
[; ;pic18f46k22.h: 5631: struct {
[; ;pic18f46k22.h: 5632: unsigned :2;
[; ;pic18f46k22.h: 5633: unsigned CREF2 :1;
[; ;pic18f46k22.h: 5634: };
[; ;pic18f46k22.h: 5635: struct {
[; ;pic18f46k22.h: 5636: unsigned :3;
[; ;pic18f46k22.h: 5637: unsigned EVPOL02 :1;
[; ;pic18f46k22.h: 5638: };
[; ;pic18f46k22.h: 5639: struct {
[; ;pic18f46k22.h: 5640: unsigned :4;
[; ;pic18f46k22.h: 5641: unsigned EVPOL12 :1;
[; ;pic18f46k22.h: 5642: };
[; ;pic18f46k22.h: 5643: } CM2CONbits_t;
[; ;pic18f46k22.h: 5644: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f46k22.h: 5733: extern volatile unsigned char CM1CON0 @ 0xF79;
"5735
[; ;pic18f46k22.h: 5735: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f46k22.h: 5738: extern volatile unsigned char CM1CON @ 0xF79;
"5740
[; ;pic18f46k22.h: 5740: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f46k22.h: 5743: typedef union {
[; ;pic18f46k22.h: 5744: struct {
[; ;pic18f46k22.h: 5745: unsigned C1CH :2;
[; ;pic18f46k22.h: 5746: unsigned C1R :1;
[; ;pic18f46k22.h: 5747: unsigned C1SP :1;
[; ;pic18f46k22.h: 5748: unsigned C1POL :1;
[; ;pic18f46k22.h: 5749: unsigned C1OE :1;
[; ;pic18f46k22.h: 5750: unsigned C1OUT :1;
[; ;pic18f46k22.h: 5751: unsigned C1ON :1;
[; ;pic18f46k22.h: 5752: };
[; ;pic18f46k22.h: 5753: struct {
[; ;pic18f46k22.h: 5754: unsigned C1CH0 :1;
[; ;pic18f46k22.h: 5755: unsigned C1CH1 :1;
[; ;pic18f46k22.h: 5756: };
[; ;pic18f46k22.h: 5757: struct {
[; ;pic18f46k22.h: 5758: unsigned CCH0 :1;
[; ;pic18f46k22.h: 5759: };
[; ;pic18f46k22.h: 5760: struct {
[; ;pic18f46k22.h: 5761: unsigned CCH01 :1;
[; ;pic18f46k22.h: 5762: };
[; ;pic18f46k22.h: 5763: struct {
[; ;pic18f46k22.h: 5764: unsigned :1;
[; ;pic18f46k22.h: 5765: unsigned CCH1 :1;
[; ;pic18f46k22.h: 5766: };
[; ;pic18f46k22.h: 5767: struct {
[; ;pic18f46k22.h: 5768: unsigned :1;
[; ;pic18f46k22.h: 5769: unsigned CCH11 :1;
[; ;pic18f46k22.h: 5770: };
[; ;pic18f46k22.h: 5771: struct {
[; ;pic18f46k22.h: 5772: unsigned :6;
[; ;pic18f46k22.h: 5773: unsigned COE :1;
[; ;pic18f46k22.h: 5774: };
[; ;pic18f46k22.h: 5775: struct {
[; ;pic18f46k22.h: 5776: unsigned :6;
[; ;pic18f46k22.h: 5777: unsigned COE1 :1;
[; ;pic18f46k22.h: 5778: };
[; ;pic18f46k22.h: 5779: struct {
[; ;pic18f46k22.h: 5780: unsigned :7;
[; ;pic18f46k22.h: 5781: unsigned CON :1;
[; ;pic18f46k22.h: 5782: };
[; ;pic18f46k22.h: 5783: struct {
[; ;pic18f46k22.h: 5784: unsigned :7;
[; ;pic18f46k22.h: 5785: unsigned CON1 :1;
[; ;pic18f46k22.h: 5786: };
[; ;pic18f46k22.h: 5787: struct {
[; ;pic18f46k22.h: 5788: unsigned :5;
[; ;pic18f46k22.h: 5789: unsigned CPOL :1;
[; ;pic18f46k22.h: 5790: };
[; ;pic18f46k22.h: 5791: struct {
[; ;pic18f46k22.h: 5792: unsigned :5;
[; ;pic18f46k22.h: 5793: unsigned CPOL1 :1;
[; ;pic18f46k22.h: 5794: };
[; ;pic18f46k22.h: 5795: struct {
[; ;pic18f46k22.h: 5796: unsigned :2;
[; ;pic18f46k22.h: 5797: unsigned CREF :1;
[; ;pic18f46k22.h: 5798: };
[; ;pic18f46k22.h: 5799: struct {
[; ;pic18f46k22.h: 5800: unsigned :2;
[; ;pic18f46k22.h: 5801: unsigned CREF1 :1;
[; ;pic18f46k22.h: 5802: };
[; ;pic18f46k22.h: 5803: struct {
[; ;pic18f46k22.h: 5804: unsigned :3;
[; ;pic18f46k22.h: 5805: unsigned EVPOL0 :1;
[; ;pic18f46k22.h: 5806: };
[; ;pic18f46k22.h: 5807: struct {
[; ;pic18f46k22.h: 5808: unsigned :3;
[; ;pic18f46k22.h: 5809: unsigned EVPOL01 :1;
[; ;pic18f46k22.h: 5810: };
[; ;pic18f46k22.h: 5811: struct {
[; ;pic18f46k22.h: 5812: unsigned :4;
[; ;pic18f46k22.h: 5813: unsigned EVPOL1 :1;
[; ;pic18f46k22.h: 5814: };
[; ;pic18f46k22.h: 5815: struct {
[; ;pic18f46k22.h: 5816: unsigned :4;
[; ;pic18f46k22.h: 5817: unsigned EVPOL11 :1;
[; ;pic18f46k22.h: 5818: };
[; ;pic18f46k22.h: 5819: } CM1CON0bits_t;
[; ;pic18f46k22.h: 5820: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f46k22.h: 5948: typedef union {
[; ;pic18f46k22.h: 5949: struct {
[; ;pic18f46k22.h: 5950: unsigned C1CH :2;
[; ;pic18f46k22.h: 5951: unsigned C1R :1;
[; ;pic18f46k22.h: 5952: unsigned C1SP :1;
[; ;pic18f46k22.h: 5953: unsigned C1POL :1;
[; ;pic18f46k22.h: 5954: unsigned C1OE :1;
[; ;pic18f46k22.h: 5955: unsigned C1OUT :1;
[; ;pic18f46k22.h: 5956: unsigned C1ON :1;
[; ;pic18f46k22.h: 5957: };
[; ;pic18f46k22.h: 5958: struct {
[; ;pic18f46k22.h: 5959: unsigned C1CH0 :1;
[; ;pic18f46k22.h: 5960: unsigned C1CH1 :1;
[; ;pic18f46k22.h: 5961: };
[; ;pic18f46k22.h: 5962: struct {
[; ;pic18f46k22.h: 5963: unsigned CCH0 :1;
[; ;pic18f46k22.h: 5964: };
[; ;pic18f46k22.h: 5965: struct {
[; ;pic18f46k22.h: 5966: unsigned CCH01 :1;
[; ;pic18f46k22.h: 5967: };
[; ;pic18f46k22.h: 5968: struct {
[; ;pic18f46k22.h: 5969: unsigned :1;
[; ;pic18f46k22.h: 5970: unsigned CCH1 :1;
[; ;pic18f46k22.h: 5971: };
[; ;pic18f46k22.h: 5972: struct {
[; ;pic18f46k22.h: 5973: unsigned :1;
[; ;pic18f46k22.h: 5974: unsigned CCH11 :1;
[; ;pic18f46k22.h: 5975: };
[; ;pic18f46k22.h: 5976: struct {
[; ;pic18f46k22.h: 5977: unsigned :6;
[; ;pic18f46k22.h: 5978: unsigned COE :1;
[; ;pic18f46k22.h: 5979: };
[; ;pic18f46k22.h: 5980: struct {
[; ;pic18f46k22.h: 5981: unsigned :6;
[; ;pic18f46k22.h: 5982: unsigned COE1 :1;
[; ;pic18f46k22.h: 5983: };
[; ;pic18f46k22.h: 5984: struct {
[; ;pic18f46k22.h: 5985: unsigned :7;
[; ;pic18f46k22.h: 5986: unsigned CON :1;
[; ;pic18f46k22.h: 5987: };
[; ;pic18f46k22.h: 5988: struct {
[; ;pic18f46k22.h: 5989: unsigned :7;
[; ;pic18f46k22.h: 5990: unsigned CON1 :1;
[; ;pic18f46k22.h: 5991: };
[; ;pic18f46k22.h: 5992: struct {
[; ;pic18f46k22.h: 5993: unsigned :5;
[; ;pic18f46k22.h: 5994: unsigned CPOL :1;
[; ;pic18f46k22.h: 5995: };
[; ;pic18f46k22.h: 5996: struct {
[; ;pic18f46k22.h: 5997: unsigned :5;
[; ;pic18f46k22.h: 5998: unsigned CPOL1 :1;
[; ;pic18f46k22.h: 5999: };
[; ;pic18f46k22.h: 6000: struct {
[; ;pic18f46k22.h: 6001: unsigned :2;
[; ;pic18f46k22.h: 6002: unsigned CREF :1;
[; ;pic18f46k22.h: 6003: };
[; ;pic18f46k22.h: 6004: struct {
[; ;pic18f46k22.h: 6005: unsigned :2;
[; ;pic18f46k22.h: 6006: unsigned CREF1 :1;
[; ;pic18f46k22.h: 6007: };
[; ;pic18f46k22.h: 6008: struct {
[; ;pic18f46k22.h: 6009: unsigned :3;
[; ;pic18f46k22.h: 6010: unsigned EVPOL0 :1;
[; ;pic18f46k22.h: 6011: };
[; ;pic18f46k22.h: 6012: struct {
[; ;pic18f46k22.h: 6013: unsigned :3;
[; ;pic18f46k22.h: 6014: unsigned EVPOL01 :1;
[; ;pic18f46k22.h: 6015: };
[; ;pic18f46k22.h: 6016: struct {
[; ;pic18f46k22.h: 6017: unsigned :4;
[; ;pic18f46k22.h: 6018: unsigned EVPOL1 :1;
[; ;pic18f46k22.h: 6019: };
[; ;pic18f46k22.h: 6020: struct {
[; ;pic18f46k22.h: 6021: unsigned :4;
[; ;pic18f46k22.h: 6022: unsigned EVPOL11 :1;
[; ;pic18f46k22.h: 6023: };
[; ;pic18f46k22.h: 6024: } CM1CONbits_t;
[; ;pic18f46k22.h: 6025: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f46k22.h: 6154: extern volatile unsigned char PIE4 @ 0xF7A;
"6156
[; ;pic18f46k22.h: 6156: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f46k22.h: 6159: typedef union {
[; ;pic18f46k22.h: 6160: struct {
[; ;pic18f46k22.h: 6161: unsigned CCP3IE :1;
[; ;pic18f46k22.h: 6162: unsigned CCP4IE :1;
[; ;pic18f46k22.h: 6163: unsigned CCP5IE :1;
[; ;pic18f46k22.h: 6164: };
[; ;pic18f46k22.h: 6165: } PIE4bits_t;
[; ;pic18f46k22.h: 6166: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f46k22.h: 6185: extern volatile unsigned char PIR4 @ 0xF7B;
"6187
[; ;pic18f46k22.h: 6187: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f46k22.h: 6190: typedef union {
[; ;pic18f46k22.h: 6191: struct {
[; ;pic18f46k22.h: 6192: unsigned CCP3IF :1;
[; ;pic18f46k22.h: 6193: unsigned CCP4IF :1;
[; ;pic18f46k22.h: 6194: unsigned CCP5IF :1;
[; ;pic18f46k22.h: 6195: };
[; ;pic18f46k22.h: 6196: } PIR4bits_t;
[; ;pic18f46k22.h: 6197: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f46k22.h: 6216: extern volatile unsigned char IPR4 @ 0xF7C;
"6218
[; ;pic18f46k22.h: 6218: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f46k22.h: 6221: typedef union {
[; ;pic18f46k22.h: 6222: struct {
[; ;pic18f46k22.h: 6223: unsigned CCP3IP :1;
[; ;pic18f46k22.h: 6224: unsigned CCP4IP :1;
[; ;pic18f46k22.h: 6225: unsigned CCP5IP :1;
[; ;pic18f46k22.h: 6226: };
[; ;pic18f46k22.h: 6227: struct {
[; ;pic18f46k22.h: 6228: unsigned CCIP3IP :1;
[; ;pic18f46k22.h: 6229: };
[; ;pic18f46k22.h: 6230: } IPR4bits_t;
[; ;pic18f46k22.h: 6231: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f46k22.h: 6255: extern volatile unsigned char PIE5 @ 0xF7D;
"6257
[; ;pic18f46k22.h: 6257: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f46k22.h: 6260: typedef union {
[; ;pic18f46k22.h: 6261: struct {
[; ;pic18f46k22.h: 6262: unsigned TMR4IE :1;
[; ;pic18f46k22.h: 6263: unsigned TMR5IE :1;
[; ;pic18f46k22.h: 6264: unsigned TMR6IE :1;
[; ;pic18f46k22.h: 6265: };
[; ;pic18f46k22.h: 6266: } PIE5bits_t;
[; ;pic18f46k22.h: 6267: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f46k22.h: 6286: extern volatile unsigned char PIR5 @ 0xF7E;
"6288
[; ;pic18f46k22.h: 6288: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f46k22.h: 6291: typedef union {
[; ;pic18f46k22.h: 6292: struct {
[; ;pic18f46k22.h: 6293: unsigned TMR4IF :1;
[; ;pic18f46k22.h: 6294: unsigned TMR5IF :1;
[; ;pic18f46k22.h: 6295: unsigned TMR6IF :1;
[; ;pic18f46k22.h: 6296: };
[; ;pic18f46k22.h: 6297: } PIR5bits_t;
[; ;pic18f46k22.h: 6298: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f46k22.h: 6317: extern volatile unsigned char IPR5 @ 0xF7F;
"6319
[; ;pic18f46k22.h: 6319: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f46k22.h: 6322: typedef union {
[; ;pic18f46k22.h: 6323: struct {
[; ;pic18f46k22.h: 6324: unsigned TMR4IP :1;
[; ;pic18f46k22.h: 6325: unsigned TMR5IP :1;
[; ;pic18f46k22.h: 6326: unsigned TMR6IP :1;
[; ;pic18f46k22.h: 6327: };
[; ;pic18f46k22.h: 6328: struct {
[; ;pic18f46k22.h: 6329: unsigned CCH05 :1;
[; ;pic18f46k22.h: 6330: };
[; ;pic18f46k22.h: 6331: struct {
[; ;pic18f46k22.h: 6332: unsigned :1;
[; ;pic18f46k22.h: 6333: unsigned CCH15 :1;
[; ;pic18f46k22.h: 6334: };
[; ;pic18f46k22.h: 6335: } IPR5bits_t;
[; ;pic18f46k22.h: 6336: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f46k22.h: 6365: extern volatile unsigned char PORTA @ 0xF80;
"6367
[; ;pic18f46k22.h: 6367: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f46k22.h: 6370: typedef union {
[; ;pic18f46k22.h: 6371: struct {
[; ;pic18f46k22.h: 6372: unsigned RA0 :1;
[; ;pic18f46k22.h: 6373: unsigned RA1 :1;
[; ;pic18f46k22.h: 6374: unsigned RA2 :1;
[; ;pic18f46k22.h: 6375: unsigned RA3 :1;
[; ;pic18f46k22.h: 6376: unsigned RA4 :1;
[; ;pic18f46k22.h: 6377: unsigned RA5 :1;
[; ;pic18f46k22.h: 6378: unsigned RA6 :1;
[; ;pic18f46k22.h: 6379: unsigned RA7 :1;
[; ;pic18f46k22.h: 6380: };
[; ;pic18f46k22.h: 6381: struct {
[; ;pic18f46k22.h: 6382: unsigned AN0 :1;
[; ;pic18f46k22.h: 6383: unsigned AN1 :1;
[; ;pic18f46k22.h: 6384: unsigned AN2 :1;
[; ;pic18f46k22.h: 6385: unsigned AN3 :1;
[; ;pic18f46k22.h: 6386: unsigned :1;
[; ;pic18f46k22.h: 6387: unsigned AN4 :1;
[; ;pic18f46k22.h: 6388: };
[; ;pic18f46k22.h: 6389: struct {
[; ;pic18f46k22.h: 6390: unsigned C12IN0M :1;
[; ;pic18f46k22.h: 6391: unsigned C12IN1M :1;
[; ;pic18f46k22.h: 6392: unsigned C2INP :1;
[; ;pic18f46k22.h: 6393: unsigned C1INP :1;
[; ;pic18f46k22.h: 6394: unsigned C1OUT :1;
[; ;pic18f46k22.h: 6395: unsigned C2OUT :1;
[; ;pic18f46k22.h: 6396: };
[; ;pic18f46k22.h: 6397: struct {
[; ;pic18f46k22.h: 6398: unsigned C12IN0N :1;
[; ;pic18f46k22.h: 6399: unsigned C12IN1N :1;
[; ;pic18f46k22.h: 6400: unsigned VREFM :1;
[; ;pic18f46k22.h: 6401: unsigned VREFP :1;
[; ;pic18f46k22.h: 6402: unsigned T0CKI :1;
[; ;pic18f46k22.h: 6403: unsigned SS :1;
[; ;pic18f46k22.h: 6404: };
[; ;pic18f46k22.h: 6405: struct {
[; ;pic18f46k22.h: 6406: unsigned :5;
[; ;pic18f46k22.h: 6407: unsigned NOT_SS :1;
[; ;pic18f46k22.h: 6408: };
[; ;pic18f46k22.h: 6409: struct {
[; ;pic18f46k22.h: 6410: unsigned :2;
[; ;pic18f46k22.h: 6411: unsigned VREFN :1;
[; ;pic18f46k22.h: 6412: unsigned :1;
[; ;pic18f46k22.h: 6413: unsigned SRQ :1;
[; ;pic18f46k22.h: 6414: unsigned nSS :1;
[; ;pic18f46k22.h: 6415: };
[; ;pic18f46k22.h: 6416: struct {
[; ;pic18f46k22.h: 6417: unsigned :2;
[; ;pic18f46k22.h: 6418: unsigned CVREF :1;
[; ;pic18f46k22.h: 6419: unsigned :2;
[; ;pic18f46k22.h: 6420: unsigned LVDIN :1;
[; ;pic18f46k22.h: 6421: };
[; ;pic18f46k22.h: 6422: struct {
[; ;pic18f46k22.h: 6423: unsigned :2;
[; ;pic18f46k22.h: 6424: unsigned DACOUT :1;
[; ;pic18f46k22.h: 6425: unsigned :2;
[; ;pic18f46k22.h: 6426: unsigned HLVDIN :1;
[; ;pic18f46k22.h: 6427: };
[; ;pic18f46k22.h: 6428: struct {
[; ;pic18f46k22.h: 6429: unsigned :5;
[; ;pic18f46k22.h: 6430: unsigned SS1 :1;
[; ;pic18f46k22.h: 6431: };
[; ;pic18f46k22.h: 6432: struct {
[; ;pic18f46k22.h: 6433: unsigned :5;
[; ;pic18f46k22.h: 6434: unsigned NOT_SS1 :1;
[; ;pic18f46k22.h: 6435: };
[; ;pic18f46k22.h: 6436: struct {
[; ;pic18f46k22.h: 6437: unsigned :5;
[; ;pic18f46k22.h: 6438: unsigned nSS1 :1;
[; ;pic18f46k22.h: 6439: };
[; ;pic18f46k22.h: 6440: struct {
[; ;pic18f46k22.h: 6441: unsigned :5;
[; ;pic18f46k22.h: 6442: unsigned SRNQ :1;
[; ;pic18f46k22.h: 6443: };
[; ;pic18f46k22.h: 6444: struct {
[; ;pic18f46k22.h: 6445: unsigned :7;
[; ;pic18f46k22.h: 6446: unsigned RJPU :1;
[; ;pic18f46k22.h: 6447: };
[; ;pic18f46k22.h: 6448: struct {
[; ;pic18f46k22.h: 6449: unsigned ULPWUIN :1;
[; ;pic18f46k22.h: 6450: };
[; ;pic18f46k22.h: 6451: } PORTAbits_t;
[; ;pic18f46k22.h: 6452: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f46k22.h: 6651: extern volatile unsigned char PORTB @ 0xF81;
"6653
[; ;pic18f46k22.h: 6653: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f46k22.h: 6656: typedef union {
[; ;pic18f46k22.h: 6657: struct {
[; ;pic18f46k22.h: 6658: unsigned RB0 :1;
[; ;pic18f46k22.h: 6659: unsigned RB1 :1;
[; ;pic18f46k22.h: 6660: unsigned RB2 :1;
[; ;pic18f46k22.h: 6661: unsigned RB3 :1;
[; ;pic18f46k22.h: 6662: unsigned RB4 :1;
[; ;pic18f46k22.h: 6663: unsigned RB5 :1;
[; ;pic18f46k22.h: 6664: unsigned RB6 :1;
[; ;pic18f46k22.h: 6665: unsigned RB7 :1;
[; ;pic18f46k22.h: 6666: };
[; ;pic18f46k22.h: 6667: struct {
[; ;pic18f46k22.h: 6668: unsigned INT0 :1;
[; ;pic18f46k22.h: 6669: unsigned INT1 :1;
[; ;pic18f46k22.h: 6670: unsigned INT2 :1;
[; ;pic18f46k22.h: 6671: unsigned CCP2 :1;
[; ;pic18f46k22.h: 6672: unsigned KBI0 :1;
[; ;pic18f46k22.h: 6673: unsigned KBI1 :1;
[; ;pic18f46k22.h: 6674: unsigned KBI2 :1;
[; ;pic18f46k22.h: 6675: unsigned KBI3 :1;
[; ;pic18f46k22.h: 6676: };
[; ;pic18f46k22.h: 6677: struct {
[; ;pic18f46k22.h: 6678: unsigned AN12 :1;
[; ;pic18f46k22.h: 6679: unsigned AN10 :1;
[; ;pic18f46k22.h: 6680: unsigned AN8 :1;
[; ;pic18f46k22.h: 6681: unsigned AN9 :1;
[; ;pic18f46k22.h: 6682: unsigned AN11 :1;
[; ;pic18f46k22.h: 6683: unsigned AN13 :1;
[; ;pic18f46k22.h: 6684: unsigned PGC :1;
[; ;pic18f46k22.h: 6685: unsigned PGD :1;
[; ;pic18f46k22.h: 6686: };
[; ;pic18f46k22.h: 6687: struct {
[; ;pic18f46k22.h: 6688: unsigned FLT0 :1;
[; ;pic18f46k22.h: 6689: unsigned C12IN3M :1;
[; ;pic18f46k22.h: 6690: unsigned :1;
[; ;pic18f46k22.h: 6691: unsigned C12IN2M :1;
[; ;pic18f46k22.h: 6692: unsigned T5G :1;
[; ;pic18f46k22.h: 6693: unsigned T1G :1;
[; ;pic18f46k22.h: 6694: };
[; ;pic18f46k22.h: 6695: struct {
[; ;pic18f46k22.h: 6696: unsigned SRI :1;
[; ;pic18f46k22.h: 6697: unsigned C12IN3N :1;
[; ;pic18f46k22.h: 6698: unsigned :1;
[; ;pic18f46k22.h: 6699: unsigned C12IN2N :1;
[; ;pic18f46k22.h: 6700: unsigned :1;
[; ;pic18f46k22.h: 6701: unsigned CCP3 :1;
[; ;pic18f46k22.h: 6702: };
[; ;pic18f46k22.h: 6703: struct {
[; ;pic18f46k22.h: 6704: unsigned :2;
[; ;pic18f46k22.h: 6705: unsigned CTED1 :1;
[; ;pic18f46k22.h: 6706: unsigned CTED2 :1;
[; ;pic18f46k22.h: 6707: unsigned :1;
[; ;pic18f46k22.h: 6708: unsigned T3CKI :1;
[; ;pic18f46k22.h: 6709: };
[; ;pic18f46k22.h: 6710: struct {
[; ;pic18f46k22.h: 6711: unsigned :3;
[; ;pic18f46k22.h: 6712: unsigned P2A :1;
[; ;pic18f46k22.h: 6713: unsigned :1;
[; ;pic18f46k22.h: 6714: unsigned P3A :1;
[; ;pic18f46k22.h: 6715: };
[; ;pic18f46k22.h: 6716: struct {
[; ;pic18f46k22.h: 6717: unsigned :3;
[; ;pic18f46k22.h: 6718: unsigned CCP2_PA2 :1;
[; ;pic18f46k22.h: 6719: };
[; ;pic18f46k22.h: 6720: } PORTBbits_t;
[; ;pic18f46k22.h: 6721: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f46k22.h: 6920: extern volatile unsigned char PORTC @ 0xF82;
"6922
[; ;pic18f46k22.h: 6922: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f46k22.h: 6925: typedef union {
[; ;pic18f46k22.h: 6926: struct {
[; ;pic18f46k22.h: 6927: unsigned RC0 :1;
[; ;pic18f46k22.h: 6928: unsigned RC1 :1;
[; ;pic18f46k22.h: 6929: unsigned RC2 :1;
[; ;pic18f46k22.h: 6930: unsigned RC3 :1;
[; ;pic18f46k22.h: 6931: unsigned RC4 :1;
[; ;pic18f46k22.h: 6932: unsigned RC5 :1;
[; ;pic18f46k22.h: 6933: unsigned RC6 :1;
[; ;pic18f46k22.h: 6934: unsigned RC7 :1;
[; ;pic18f46k22.h: 6935: };
[; ;pic18f46k22.h: 6936: struct {
[; ;pic18f46k22.h: 6937: unsigned T1OSO :1;
[; ;pic18f46k22.h: 6938: unsigned T1OSI :1;
[; ;pic18f46k22.h: 6939: unsigned T5CKI :1;
[; ;pic18f46k22.h: 6940: unsigned SCK :1;
[; ;pic18f46k22.h: 6941: unsigned SDI :1;
[; ;pic18f46k22.h: 6942: unsigned SDO :1;
[; ;pic18f46k22.h: 6943: unsigned TX :1;
[; ;pic18f46k22.h: 6944: unsigned RX :1;
[; ;pic18f46k22.h: 6945: };
[; ;pic18f46k22.h: 6946: struct {
[; ;pic18f46k22.h: 6947: unsigned P2B :1;
[; ;pic18f46k22.h: 6948: unsigned P2A :1;
[; ;pic18f46k22.h: 6949: unsigned P1A :1;
[; ;pic18f46k22.h: 6950: unsigned SCL :1;
[; ;pic18f46k22.h: 6951: unsigned SDA :1;
[; ;pic18f46k22.h: 6952: unsigned :1;
[; ;pic18f46k22.h: 6953: unsigned CK :1;
[; ;pic18f46k22.h: 6954: unsigned DT :1;
[; ;pic18f46k22.h: 6955: };
[; ;pic18f46k22.h: 6956: struct {
[; ;pic18f46k22.h: 6957: unsigned T1CKI :1;
[; ;pic18f46k22.h: 6958: unsigned CCP2 :1;
[; ;pic18f46k22.h: 6959: unsigned CCP1 :1;
[; ;pic18f46k22.h: 6960: unsigned SCK1 :1;
[; ;pic18f46k22.h: 6961: unsigned SDI1 :1;
[; ;pic18f46k22.h: 6962: unsigned SDO1 :1;
[; ;pic18f46k22.h: 6963: unsigned TX1 :1;
[; ;pic18f46k22.h: 6964: unsigned RX1 :1;
[; ;pic18f46k22.h: 6965: };
[; ;pic18f46k22.h: 6966: struct {
[; ;pic18f46k22.h: 6967: unsigned T3CKI :1;
[; ;pic18f46k22.h: 6968: unsigned :1;
[; ;pic18f46k22.h: 6969: unsigned CTPLS :1;
[; ;pic18f46k22.h: 6970: unsigned SCL1 :1;
[; ;pic18f46k22.h: 6971: unsigned SDA1 :1;
[; ;pic18f46k22.h: 6972: unsigned :1;
[; ;pic18f46k22.h: 6973: unsigned CK1 :1;
[; ;pic18f46k22.h: 6974: unsigned DT1 :1;
[; ;pic18f46k22.h: 6975: };
[; ;pic18f46k22.h: 6976: struct {
[; ;pic18f46k22.h: 6977: unsigned T3G :1;
[; ;pic18f46k22.h: 6978: unsigned :1;
[; ;pic18f46k22.h: 6979: unsigned AN14 :1;
[; ;pic18f46k22.h: 6980: unsigned AN15 :1;
[; ;pic18f46k22.h: 6981: unsigned AN16 :1;
[; ;pic18f46k22.h: 6982: unsigned AN17 :1;
[; ;pic18f46k22.h: 6983: unsigned AN18 :1;
[; ;pic18f46k22.h: 6984: unsigned AN19 :1;
[; ;pic18f46k22.h: 6985: };
[; ;pic18f46k22.h: 6986: struct {
[; ;pic18f46k22.h: 6987: unsigned :2;
[; ;pic18f46k22.h: 6988: unsigned PA1 :1;
[; ;pic18f46k22.h: 6989: };
[; ;pic18f46k22.h: 6990: struct {
[; ;pic18f46k22.h: 6991: unsigned :1;
[; ;pic18f46k22.h: 6992: unsigned PA2 :1;
[; ;pic18f46k22.h: 6993: };
[; ;pic18f46k22.h: 6994: } PORTCbits_t;
[; ;pic18f46k22.h: 6995: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f46k22.h: 7229: extern volatile unsigned char PORTD @ 0xF83;
"7231
[; ;pic18f46k22.h: 7231: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f46k22.h: 7234: typedef union {
[; ;pic18f46k22.h: 7235: struct {
[; ;pic18f46k22.h: 7236: unsigned RD0 :1;
[; ;pic18f46k22.h: 7237: unsigned RD1 :1;
[; ;pic18f46k22.h: 7238: unsigned RD2 :1;
[; ;pic18f46k22.h: 7239: unsigned RD3 :1;
[; ;pic18f46k22.h: 7240: unsigned RD4 :1;
[; ;pic18f46k22.h: 7241: unsigned RD5 :1;
[; ;pic18f46k22.h: 7242: unsigned RD6 :1;
[; ;pic18f46k22.h: 7243: unsigned RD7 :1;
[; ;pic18f46k22.h: 7244: };
[; ;pic18f46k22.h: 7245: struct {
[; ;pic18f46k22.h: 7246: unsigned :2;
[; ;pic18f46k22.h: 7247: unsigned P2B :1;
[; ;pic18f46k22.h: 7248: unsigned P2C :1;
[; ;pic18f46k22.h: 7249: unsigned P2D :1;
[; ;pic18f46k22.h: 7250: unsigned P1B :1;
[; ;pic18f46k22.h: 7251: unsigned P1C :1;
[; ;pic18f46k22.h: 7252: unsigned P1D :1;
[; ;pic18f46k22.h: 7253: };
[; ;pic18f46k22.h: 7254: struct {
[; ;pic18f46k22.h: 7255: unsigned :1;
[; ;pic18f46k22.h: 7256: unsigned CCP4 :1;
[; ;pic18f46k22.h: 7257: unsigned :4;
[; ;pic18f46k22.h: 7258: unsigned TX2 :1;
[; ;pic18f46k22.h: 7259: unsigned RX2 :1;
[; ;pic18f46k22.h: 7260: };
[; ;pic18f46k22.h: 7261: struct {
[; ;pic18f46k22.h: 7262: unsigned :3;
[; ;pic18f46k22.h: 7263: unsigned NOT_SS2 :1;
[; ;pic18f46k22.h: 7264: };
[; ;pic18f46k22.h: 7265: struct {
[; ;pic18f46k22.h: 7266: unsigned SCK2 :1;
[; ;pic18f46k22.h: 7267: unsigned SDI2 :1;
[; ;pic18f46k22.h: 7268: unsigned :1;
[; ;pic18f46k22.h: 7269: unsigned nSS2 :1;
[; ;pic18f46k22.h: 7270: unsigned SDO2 :1;
[; ;pic18f46k22.h: 7271: unsigned :1;
[; ;pic18f46k22.h: 7272: unsigned CK2 :1;
[; ;pic18f46k22.h: 7273: unsigned DT2 :1;
[; ;pic18f46k22.h: 7274: };
[; ;pic18f46k22.h: 7275: struct {
[; ;pic18f46k22.h: 7276: unsigned SCL2 :1;
[; ;pic18f46k22.h: 7277: unsigned SDA2 :1;
[; ;pic18f46k22.h: 7278: unsigned :1;
[; ;pic18f46k22.h: 7279: unsigned SS2 :1;
[; ;pic18f46k22.h: 7280: };
[; ;pic18f46k22.h: 7281: struct {
[; ;pic18f46k22.h: 7282: unsigned AN20 :1;
[; ;pic18f46k22.h: 7283: unsigned AN21 :1;
[; ;pic18f46k22.h: 7284: unsigned AN22 :1;
[; ;pic18f46k22.h: 7285: unsigned AN23 :1;
[; ;pic18f46k22.h: 7286: unsigned AN24 :1;
[; ;pic18f46k22.h: 7287: unsigned AN25 :1;
[; ;pic18f46k22.h: 7288: unsigned AN26 :1;
[; ;pic18f46k22.h: 7289: unsigned AN27 :1;
[; ;pic18f46k22.h: 7290: };
[; ;pic18f46k22.h: 7291: } PORTDbits_t;
[; ;pic18f46k22.h: 7292: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f46k22.h: 7471: extern volatile unsigned char PORTE @ 0xF84;
"7473
[; ;pic18f46k22.h: 7473: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f46k22.h: 7476: typedef union {
[; ;pic18f46k22.h: 7477: struct {
[; ;pic18f46k22.h: 7478: unsigned RE0 :1;
[; ;pic18f46k22.h: 7479: unsigned RE1 :1;
[; ;pic18f46k22.h: 7480: unsigned RE2 :1;
[; ;pic18f46k22.h: 7481: unsigned RE3 :1;
[; ;pic18f46k22.h: 7482: };
[; ;pic18f46k22.h: 7483: struct {
[; ;pic18f46k22.h: 7484: unsigned AN5 :1;
[; ;pic18f46k22.h: 7485: unsigned AN6 :1;
[; ;pic18f46k22.h: 7486: unsigned AN7 :1;
[; ;pic18f46k22.h: 7487: unsigned MCLR :1;
[; ;pic18f46k22.h: 7488: };
[; ;pic18f46k22.h: 7489: struct {
[; ;pic18f46k22.h: 7490: unsigned :3;
[; ;pic18f46k22.h: 7491: unsigned NOT_MCLR :1;
[; ;pic18f46k22.h: 7492: };
[; ;pic18f46k22.h: 7493: struct {
[; ;pic18f46k22.h: 7494: unsigned P3A :1;
[; ;pic18f46k22.h: 7495: unsigned P3B :1;
[; ;pic18f46k22.h: 7496: unsigned CCP5 :1;
[; ;pic18f46k22.h: 7497: unsigned nMCLR :1;
[; ;pic18f46k22.h: 7498: };
[; ;pic18f46k22.h: 7499: struct {
[; ;pic18f46k22.h: 7500: unsigned CCP3 :1;
[; ;pic18f46k22.h: 7501: unsigned :2;
[; ;pic18f46k22.h: 7502: unsigned VPP :1;
[; ;pic18f46k22.h: 7503: };
[; ;pic18f46k22.h: 7504: struct {
[; ;pic18f46k22.h: 7505: unsigned :2;
[; ;pic18f46k22.h: 7506: unsigned CCP10 :1;
[; ;pic18f46k22.h: 7507: };
[; ;pic18f46k22.h: 7508: struct {
[; ;pic18f46k22.h: 7509: unsigned :7;
[; ;pic18f46k22.h: 7510: unsigned CCP2E :1;
[; ;pic18f46k22.h: 7511: };
[; ;pic18f46k22.h: 7512: struct {
[; ;pic18f46k22.h: 7513: unsigned :6;
[; ;pic18f46k22.h: 7514: unsigned CCP6E :1;
[; ;pic18f46k22.h: 7515: };
[; ;pic18f46k22.h: 7516: struct {
[; ;pic18f46k22.h: 7517: unsigned :5;
[; ;pic18f46k22.h: 7518: unsigned CCP7E :1;
[; ;pic18f46k22.h: 7519: };
[; ;pic18f46k22.h: 7520: struct {
[; ;pic18f46k22.h: 7521: unsigned :4;
[; ;pic18f46k22.h: 7522: unsigned CCP8E :1;
[; ;pic18f46k22.h: 7523: };
[; ;pic18f46k22.h: 7524: struct {
[; ;pic18f46k22.h: 7525: unsigned :3;
[; ;pic18f46k22.h: 7526: unsigned CCP9E :1;
[; ;pic18f46k22.h: 7527: };
[; ;pic18f46k22.h: 7528: struct {
[; ;pic18f46k22.h: 7529: unsigned :2;
[; ;pic18f46k22.h: 7530: unsigned CS :1;
[; ;pic18f46k22.h: 7531: };
[; ;pic18f46k22.h: 7532: struct {
[; ;pic18f46k22.h: 7533: unsigned :7;
[; ;pic18f46k22.h: 7534: unsigned PA2E :1;
[; ;pic18f46k22.h: 7535: };
[; ;pic18f46k22.h: 7536: struct {
[; ;pic18f46k22.h: 7537: unsigned :6;
[; ;pic18f46k22.h: 7538: unsigned PB1E :1;
[; ;pic18f46k22.h: 7539: };
[; ;pic18f46k22.h: 7540: struct {
[; ;pic18f46k22.h: 7541: unsigned :2;
[; ;pic18f46k22.h: 7542: unsigned PB2 :1;
[; ;pic18f46k22.h: 7543: };
[; ;pic18f46k22.h: 7544: struct {
[; ;pic18f46k22.h: 7545: unsigned :4;
[; ;pic18f46k22.h: 7546: unsigned PB3E :1;
[; ;pic18f46k22.h: 7547: };
[; ;pic18f46k22.h: 7548: struct {
[; ;pic18f46k22.h: 7549: unsigned :5;
[; ;pic18f46k22.h: 7550: unsigned PC1E :1;
[; ;pic18f46k22.h: 7551: };
[; ;pic18f46k22.h: 7552: struct {
[; ;pic18f46k22.h: 7553: unsigned :1;
[; ;pic18f46k22.h: 7554: unsigned PC2 :1;
[; ;pic18f46k22.h: 7555: };
[; ;pic18f46k22.h: 7556: struct {
[; ;pic18f46k22.h: 7557: unsigned :3;
[; ;pic18f46k22.h: 7558: unsigned PC3E :1;
[; ;pic18f46k22.h: 7559: };
[; ;pic18f46k22.h: 7560: struct {
[; ;pic18f46k22.h: 7561: unsigned PD2 :1;
[; ;pic18f46k22.h: 7562: };
[; ;pic18f46k22.h: 7563: struct {
[; ;pic18f46k22.h: 7564: unsigned RDE :1;
[; ;pic18f46k22.h: 7565: };
[; ;pic18f46k22.h: 7566: struct {
[; ;pic18f46k22.h: 7567: unsigned :4;
[; ;pic18f46k22.h: 7568: unsigned RE4 :1;
[; ;pic18f46k22.h: 7569: };
[; ;pic18f46k22.h: 7570: struct {
[; ;pic18f46k22.h: 7571: unsigned :5;
[; ;pic18f46k22.h: 7572: unsigned RE5 :1;
[; ;pic18f46k22.h: 7573: };
[; ;pic18f46k22.h: 7574: struct {
[; ;pic18f46k22.h: 7575: unsigned :6;
[; ;pic18f46k22.h: 7576: unsigned RE6 :1;
[; ;pic18f46k22.h: 7577: };
[; ;pic18f46k22.h: 7578: struct {
[; ;pic18f46k22.h: 7579: unsigned :7;
[; ;pic18f46k22.h: 7580: unsigned RE7 :1;
[; ;pic18f46k22.h: 7581: };
[; ;pic18f46k22.h: 7582: struct {
[; ;pic18f46k22.h: 7583: unsigned :1;
[; ;pic18f46k22.h: 7584: unsigned WRE :1;
[; ;pic18f46k22.h: 7585: };
[; ;pic18f46k22.h: 7586: } PORTEbits_t;
[; ;pic18f46k22.h: 7587: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f46k22.h: 7771: extern volatile unsigned char LATA @ 0xF89;
"7773
[; ;pic18f46k22.h: 7773: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f46k22.h: 7776: typedef union {
[; ;pic18f46k22.h: 7777: struct {
[; ;pic18f46k22.h: 7778: unsigned LATA0 :1;
[; ;pic18f46k22.h: 7779: unsigned LATA1 :1;
[; ;pic18f46k22.h: 7780: unsigned LATA2 :1;
[; ;pic18f46k22.h: 7781: unsigned LATA3 :1;
[; ;pic18f46k22.h: 7782: unsigned LATA4 :1;
[; ;pic18f46k22.h: 7783: unsigned LATA5 :1;
[; ;pic18f46k22.h: 7784: unsigned LATA6 :1;
[; ;pic18f46k22.h: 7785: unsigned LATA7 :1;
[; ;pic18f46k22.h: 7786: };
[; ;pic18f46k22.h: 7787: struct {
[; ;pic18f46k22.h: 7788: unsigned LA0 :1;
[; ;pic18f46k22.h: 7789: };
[; ;pic18f46k22.h: 7790: struct {
[; ;pic18f46k22.h: 7791: unsigned :1;
[; ;pic18f46k22.h: 7792: unsigned LA1 :1;
[; ;pic18f46k22.h: 7793: };
[; ;pic18f46k22.h: 7794: struct {
[; ;pic18f46k22.h: 7795: unsigned :2;
[; ;pic18f46k22.h: 7796: unsigned LA2 :1;
[; ;pic18f46k22.h: 7797: };
[; ;pic18f46k22.h: 7798: struct {
[; ;pic18f46k22.h: 7799: unsigned :3;
[; ;pic18f46k22.h: 7800: unsigned LA3 :1;
[; ;pic18f46k22.h: 7801: };
[; ;pic18f46k22.h: 7802: struct {
[; ;pic18f46k22.h: 7803: unsigned :4;
[; ;pic18f46k22.h: 7804: unsigned LA4 :1;
[; ;pic18f46k22.h: 7805: };
[; ;pic18f46k22.h: 7806: struct {
[; ;pic18f46k22.h: 7807: unsigned :5;
[; ;pic18f46k22.h: 7808: unsigned LA5 :1;
[; ;pic18f46k22.h: 7809: };
[; ;pic18f46k22.h: 7810: struct {
[; ;pic18f46k22.h: 7811: unsigned :6;
[; ;pic18f46k22.h: 7812: unsigned LA6 :1;
[; ;pic18f46k22.h: 7813: };
[; ;pic18f46k22.h: 7814: struct {
[; ;pic18f46k22.h: 7815: unsigned :7;
[; ;pic18f46k22.h: 7816: unsigned LA7 :1;
[; ;pic18f46k22.h: 7817: };
[; ;pic18f46k22.h: 7818: } LATAbits_t;
[; ;pic18f46k22.h: 7819: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f46k22.h: 7903: extern volatile unsigned char LATB @ 0xF8A;
"7905
[; ;pic18f46k22.h: 7905: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f46k22.h: 7908: typedef union {
[; ;pic18f46k22.h: 7909: struct {
[; ;pic18f46k22.h: 7910: unsigned LATB0 :1;
[; ;pic18f46k22.h: 7911: unsigned LATB1 :1;
[; ;pic18f46k22.h: 7912: unsigned LATB2 :1;
[; ;pic18f46k22.h: 7913: unsigned LATB3 :1;
[; ;pic18f46k22.h: 7914: unsigned LATB4 :1;
[; ;pic18f46k22.h: 7915: unsigned LATB5 :1;
[; ;pic18f46k22.h: 7916: unsigned LATB6 :1;
[; ;pic18f46k22.h: 7917: unsigned LATB7 :1;
[; ;pic18f46k22.h: 7918: };
[; ;pic18f46k22.h: 7919: struct {
[; ;pic18f46k22.h: 7920: unsigned LB0 :1;
[; ;pic18f46k22.h: 7921: };
[; ;pic18f46k22.h: 7922: struct {
[; ;pic18f46k22.h: 7923: unsigned :1;
[; ;pic18f46k22.h: 7924: unsigned LB1 :1;
[; ;pic18f46k22.h: 7925: };
[; ;pic18f46k22.h: 7926: struct {
[; ;pic18f46k22.h: 7927: unsigned :2;
[; ;pic18f46k22.h: 7928: unsigned LB2 :1;
[; ;pic18f46k22.h: 7929: };
[; ;pic18f46k22.h: 7930: struct {
[; ;pic18f46k22.h: 7931: unsigned :3;
[; ;pic18f46k22.h: 7932: unsigned LB3 :1;
[; ;pic18f46k22.h: 7933: };
[; ;pic18f46k22.h: 7934: struct {
[; ;pic18f46k22.h: 7935: unsigned :4;
[; ;pic18f46k22.h: 7936: unsigned LB4 :1;
[; ;pic18f46k22.h: 7937: };
[; ;pic18f46k22.h: 7938: struct {
[; ;pic18f46k22.h: 7939: unsigned :5;
[; ;pic18f46k22.h: 7940: unsigned LB5 :1;
[; ;pic18f46k22.h: 7941: };
[; ;pic18f46k22.h: 7942: struct {
[; ;pic18f46k22.h: 7943: unsigned :6;
[; ;pic18f46k22.h: 7944: unsigned LB6 :1;
[; ;pic18f46k22.h: 7945: };
[; ;pic18f46k22.h: 7946: struct {
[; ;pic18f46k22.h: 7947: unsigned :7;
[; ;pic18f46k22.h: 7948: unsigned LB7 :1;
[; ;pic18f46k22.h: 7949: };
[; ;pic18f46k22.h: 7950: } LATBbits_t;
[; ;pic18f46k22.h: 7951: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f46k22.h: 8035: extern volatile unsigned char LATC @ 0xF8B;
"8037
[; ;pic18f46k22.h: 8037: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f46k22.h: 8040: typedef union {
[; ;pic18f46k22.h: 8041: struct {
[; ;pic18f46k22.h: 8042: unsigned LATC0 :1;
[; ;pic18f46k22.h: 8043: unsigned LATC1 :1;
[; ;pic18f46k22.h: 8044: unsigned LATC2 :1;
[; ;pic18f46k22.h: 8045: unsigned LATC3 :1;
[; ;pic18f46k22.h: 8046: unsigned LATC4 :1;
[; ;pic18f46k22.h: 8047: unsigned LATC5 :1;
[; ;pic18f46k22.h: 8048: unsigned LATC6 :1;
[; ;pic18f46k22.h: 8049: unsigned LATC7 :1;
[; ;pic18f46k22.h: 8050: };
[; ;pic18f46k22.h: 8051: struct {
[; ;pic18f46k22.h: 8052: unsigned LC0 :1;
[; ;pic18f46k22.h: 8053: };
[; ;pic18f46k22.h: 8054: struct {
[; ;pic18f46k22.h: 8055: unsigned :1;
[; ;pic18f46k22.h: 8056: unsigned LC1 :1;
[; ;pic18f46k22.h: 8057: };
[; ;pic18f46k22.h: 8058: struct {
[; ;pic18f46k22.h: 8059: unsigned :2;
[; ;pic18f46k22.h: 8060: unsigned LC2 :1;
[; ;pic18f46k22.h: 8061: };
[; ;pic18f46k22.h: 8062: struct {
[; ;pic18f46k22.h: 8063: unsigned :3;
[; ;pic18f46k22.h: 8064: unsigned LC3 :1;
[; ;pic18f46k22.h: 8065: };
[; ;pic18f46k22.h: 8066: struct {
[; ;pic18f46k22.h: 8067: unsigned :4;
[; ;pic18f46k22.h: 8068: unsigned LC4 :1;
[; ;pic18f46k22.h: 8069: };
[; ;pic18f46k22.h: 8070: struct {
[; ;pic18f46k22.h: 8071: unsigned :5;
[; ;pic18f46k22.h: 8072: unsigned LC5 :1;
[; ;pic18f46k22.h: 8073: };
[; ;pic18f46k22.h: 8074: struct {
[; ;pic18f46k22.h: 8075: unsigned :6;
[; ;pic18f46k22.h: 8076: unsigned LC6 :1;
[; ;pic18f46k22.h: 8077: };
[; ;pic18f46k22.h: 8078: struct {
[; ;pic18f46k22.h: 8079: unsigned :7;
[; ;pic18f46k22.h: 8080: unsigned LC7 :1;
[; ;pic18f46k22.h: 8081: };
[; ;pic18f46k22.h: 8082: } LATCbits_t;
[; ;pic18f46k22.h: 8083: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f46k22.h: 8167: extern volatile unsigned char LATD @ 0xF8C;
"8169
[; ;pic18f46k22.h: 8169: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f46k22.h: 8172: typedef union {
[; ;pic18f46k22.h: 8173: struct {
[; ;pic18f46k22.h: 8174: unsigned LATD0 :1;
[; ;pic18f46k22.h: 8175: unsigned LATD1 :1;
[; ;pic18f46k22.h: 8176: unsigned LATD2 :1;
[; ;pic18f46k22.h: 8177: unsigned LATD3 :1;
[; ;pic18f46k22.h: 8178: unsigned LATD4 :1;
[; ;pic18f46k22.h: 8179: unsigned LATD5 :1;
[; ;pic18f46k22.h: 8180: unsigned LATD6 :1;
[; ;pic18f46k22.h: 8181: unsigned LATD7 :1;
[; ;pic18f46k22.h: 8182: };
[; ;pic18f46k22.h: 8183: struct {
[; ;pic18f46k22.h: 8184: unsigned LD0 :1;
[; ;pic18f46k22.h: 8185: };
[; ;pic18f46k22.h: 8186: struct {
[; ;pic18f46k22.h: 8187: unsigned :1;
[; ;pic18f46k22.h: 8188: unsigned LD1 :1;
[; ;pic18f46k22.h: 8189: };
[; ;pic18f46k22.h: 8190: struct {
[; ;pic18f46k22.h: 8191: unsigned :2;
[; ;pic18f46k22.h: 8192: unsigned LD2 :1;
[; ;pic18f46k22.h: 8193: };
[; ;pic18f46k22.h: 8194: struct {
[; ;pic18f46k22.h: 8195: unsigned :3;
[; ;pic18f46k22.h: 8196: unsigned LD3 :1;
[; ;pic18f46k22.h: 8197: };
[; ;pic18f46k22.h: 8198: struct {
[; ;pic18f46k22.h: 8199: unsigned :4;
[; ;pic18f46k22.h: 8200: unsigned LD4 :1;
[; ;pic18f46k22.h: 8201: };
[; ;pic18f46k22.h: 8202: struct {
[; ;pic18f46k22.h: 8203: unsigned :5;
[; ;pic18f46k22.h: 8204: unsigned LD5 :1;
[; ;pic18f46k22.h: 8205: };
[; ;pic18f46k22.h: 8206: struct {
[; ;pic18f46k22.h: 8207: unsigned :6;
[; ;pic18f46k22.h: 8208: unsigned LD6 :1;
[; ;pic18f46k22.h: 8209: };
[; ;pic18f46k22.h: 8210: struct {
[; ;pic18f46k22.h: 8211: unsigned :7;
[; ;pic18f46k22.h: 8212: unsigned LD7 :1;
[; ;pic18f46k22.h: 8213: };
[; ;pic18f46k22.h: 8214: } LATDbits_t;
[; ;pic18f46k22.h: 8215: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f46k22.h: 8299: extern volatile unsigned char LATE @ 0xF8D;
"8301
[; ;pic18f46k22.h: 8301: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f46k22.h: 8304: typedef union {
[; ;pic18f46k22.h: 8305: struct {
[; ;pic18f46k22.h: 8306: unsigned LATE0 :1;
[; ;pic18f46k22.h: 8307: unsigned LATE1 :1;
[; ;pic18f46k22.h: 8308: unsigned LATE2 :1;
[; ;pic18f46k22.h: 8309: };
[; ;pic18f46k22.h: 8310: struct {
[; ;pic18f46k22.h: 8311: unsigned LE0 :1;
[; ;pic18f46k22.h: 8312: };
[; ;pic18f46k22.h: 8313: struct {
[; ;pic18f46k22.h: 8314: unsigned :1;
[; ;pic18f46k22.h: 8315: unsigned LE1 :1;
[; ;pic18f46k22.h: 8316: };
[; ;pic18f46k22.h: 8317: struct {
[; ;pic18f46k22.h: 8318: unsigned :2;
[; ;pic18f46k22.h: 8319: unsigned LE2 :1;
[; ;pic18f46k22.h: 8320: };
[; ;pic18f46k22.h: 8321: struct {
[; ;pic18f46k22.h: 8322: unsigned :3;
[; ;pic18f46k22.h: 8323: unsigned LE3 :1;
[; ;pic18f46k22.h: 8324: };
[; ;pic18f46k22.h: 8325: struct {
[; ;pic18f46k22.h: 8326: unsigned :4;
[; ;pic18f46k22.h: 8327: unsigned LE4 :1;
[; ;pic18f46k22.h: 8328: };
[; ;pic18f46k22.h: 8329: struct {
[; ;pic18f46k22.h: 8330: unsigned :5;
[; ;pic18f46k22.h: 8331: unsigned LE5 :1;
[; ;pic18f46k22.h: 8332: };
[; ;pic18f46k22.h: 8333: struct {
[; ;pic18f46k22.h: 8334: unsigned :6;
[; ;pic18f46k22.h: 8335: unsigned LE6 :1;
[; ;pic18f46k22.h: 8336: };
[; ;pic18f46k22.h: 8337: struct {
[; ;pic18f46k22.h: 8338: unsigned :7;
[; ;pic18f46k22.h: 8339: unsigned LE7 :1;
[; ;pic18f46k22.h: 8340: };
[; ;pic18f46k22.h: 8341: } LATEbits_t;
[; ;pic18f46k22.h: 8342: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f46k22.h: 8401: extern volatile unsigned char TRISA @ 0xF92;
"8403
[; ;pic18f46k22.h: 8403: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f46k22.h: 8406: extern volatile unsigned char DDRA @ 0xF92;
"8408
[; ;pic18f46k22.h: 8408: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f46k22.h: 8411: typedef union {
[; ;pic18f46k22.h: 8412: struct {
[; ;pic18f46k22.h: 8413: unsigned TRISA0 :1;
[; ;pic18f46k22.h: 8414: unsigned TRISA1 :1;
[; ;pic18f46k22.h: 8415: unsigned TRISA2 :1;
[; ;pic18f46k22.h: 8416: unsigned TRISA3 :1;
[; ;pic18f46k22.h: 8417: unsigned TRISA4 :1;
[; ;pic18f46k22.h: 8418: unsigned TRISA5 :1;
[; ;pic18f46k22.h: 8419: unsigned TRISA6 :1;
[; ;pic18f46k22.h: 8420: unsigned TRISA7 :1;
[; ;pic18f46k22.h: 8421: };
[; ;pic18f46k22.h: 8422: struct {
[; ;pic18f46k22.h: 8423: unsigned RA0 :1;
[; ;pic18f46k22.h: 8424: unsigned RA1 :1;
[; ;pic18f46k22.h: 8425: unsigned RA2 :1;
[; ;pic18f46k22.h: 8426: unsigned RA3 :1;
[; ;pic18f46k22.h: 8427: unsigned RA4 :1;
[; ;pic18f46k22.h: 8428: unsigned RA5 :1;
[; ;pic18f46k22.h: 8429: unsigned RA6 :1;
[; ;pic18f46k22.h: 8430: unsigned RA7 :1;
[; ;pic18f46k22.h: 8431: };
[; ;pic18f46k22.h: 8432: } TRISAbits_t;
[; ;pic18f46k22.h: 8433: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f46k22.h: 8516: typedef union {
[; ;pic18f46k22.h: 8517: struct {
[; ;pic18f46k22.h: 8518: unsigned TRISA0 :1;
[; ;pic18f46k22.h: 8519: unsigned TRISA1 :1;
[; ;pic18f46k22.h: 8520: unsigned TRISA2 :1;
[; ;pic18f46k22.h: 8521: unsigned TRISA3 :1;
[; ;pic18f46k22.h: 8522: unsigned TRISA4 :1;
[; ;pic18f46k22.h: 8523: unsigned TRISA5 :1;
[; ;pic18f46k22.h: 8524: unsigned TRISA6 :1;
[; ;pic18f46k22.h: 8525: unsigned TRISA7 :1;
[; ;pic18f46k22.h: 8526: };
[; ;pic18f46k22.h: 8527: struct {
[; ;pic18f46k22.h: 8528: unsigned RA0 :1;
[; ;pic18f46k22.h: 8529: unsigned RA1 :1;
[; ;pic18f46k22.h: 8530: unsigned RA2 :1;
[; ;pic18f46k22.h: 8531: unsigned RA3 :1;
[; ;pic18f46k22.h: 8532: unsigned RA4 :1;
[; ;pic18f46k22.h: 8533: unsigned RA5 :1;
[; ;pic18f46k22.h: 8534: unsigned RA6 :1;
[; ;pic18f46k22.h: 8535: unsigned RA7 :1;
[; ;pic18f46k22.h: 8536: };
[; ;pic18f46k22.h: 8537: } DDRAbits_t;
[; ;pic18f46k22.h: 8538: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f46k22.h: 8622: extern volatile unsigned char TRISB @ 0xF93;
"8624
[; ;pic18f46k22.h: 8624: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f46k22.h: 8627: extern volatile unsigned char DDRB @ 0xF93;
"8629
[; ;pic18f46k22.h: 8629: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f46k22.h: 8632: typedef union {
[; ;pic18f46k22.h: 8633: struct {
[; ;pic18f46k22.h: 8634: unsigned TRISB0 :1;
[; ;pic18f46k22.h: 8635: unsigned TRISB1 :1;
[; ;pic18f46k22.h: 8636: unsigned TRISB2 :1;
[; ;pic18f46k22.h: 8637: unsigned TRISB3 :1;
[; ;pic18f46k22.h: 8638: unsigned TRISB4 :1;
[; ;pic18f46k22.h: 8639: unsigned TRISB5 :1;
[; ;pic18f46k22.h: 8640: unsigned TRISB6 :1;
[; ;pic18f46k22.h: 8641: unsigned TRISB7 :1;
[; ;pic18f46k22.h: 8642: };
[; ;pic18f46k22.h: 8643: struct {
[; ;pic18f46k22.h: 8644: unsigned RB0 :1;
[; ;pic18f46k22.h: 8645: unsigned RB1 :1;
[; ;pic18f46k22.h: 8646: unsigned RB2 :1;
[; ;pic18f46k22.h: 8647: unsigned RB3 :1;
[; ;pic18f46k22.h: 8648: unsigned RB4 :1;
[; ;pic18f46k22.h: 8649: unsigned RB5 :1;
[; ;pic18f46k22.h: 8650: unsigned RB6 :1;
[; ;pic18f46k22.h: 8651: unsigned RB7 :1;
[; ;pic18f46k22.h: 8652: };
[; ;pic18f46k22.h: 8653: } TRISBbits_t;
[; ;pic18f46k22.h: 8654: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f46k22.h: 8737: typedef union {
[; ;pic18f46k22.h: 8738: struct {
[; ;pic18f46k22.h: 8739: unsigned TRISB0 :1;
[; ;pic18f46k22.h: 8740: unsigned TRISB1 :1;
[; ;pic18f46k22.h: 8741: unsigned TRISB2 :1;
[; ;pic18f46k22.h: 8742: unsigned TRISB3 :1;
[; ;pic18f46k22.h: 8743: unsigned TRISB4 :1;
[; ;pic18f46k22.h: 8744: unsigned TRISB5 :1;
[; ;pic18f46k22.h: 8745: unsigned TRISB6 :1;
[; ;pic18f46k22.h: 8746: unsigned TRISB7 :1;
[; ;pic18f46k22.h: 8747: };
[; ;pic18f46k22.h: 8748: struct {
[; ;pic18f46k22.h: 8749: unsigned RB0 :1;
[; ;pic18f46k22.h: 8750: unsigned RB1 :1;
[; ;pic18f46k22.h: 8751: unsigned RB2 :1;
[; ;pic18f46k22.h: 8752: unsigned RB3 :1;
[; ;pic18f46k22.h: 8753: unsigned RB4 :1;
[; ;pic18f46k22.h: 8754: unsigned RB5 :1;
[; ;pic18f46k22.h: 8755: unsigned RB6 :1;
[; ;pic18f46k22.h: 8756: unsigned RB7 :1;
[; ;pic18f46k22.h: 8757: };
[; ;pic18f46k22.h: 8758: } DDRBbits_t;
[; ;pic18f46k22.h: 8759: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f46k22.h: 8843: extern volatile unsigned char TRISC @ 0xF94;
"8845
[; ;pic18f46k22.h: 8845: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f46k22.h: 8848: extern volatile unsigned char DDRC @ 0xF94;
"8850
[; ;pic18f46k22.h: 8850: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f46k22.h: 8853: typedef union {
[; ;pic18f46k22.h: 8854: struct {
[; ;pic18f46k22.h: 8855: unsigned TRISC0 :1;
[; ;pic18f46k22.h: 8856: unsigned TRISC1 :1;
[; ;pic18f46k22.h: 8857: unsigned TRISC2 :1;
[; ;pic18f46k22.h: 8858: unsigned TRISC3 :1;
[; ;pic18f46k22.h: 8859: unsigned TRISC4 :1;
[; ;pic18f46k22.h: 8860: unsigned TRISC5 :1;
[; ;pic18f46k22.h: 8861: unsigned TRISC6 :1;
[; ;pic18f46k22.h: 8862: unsigned TRISC7 :1;
[; ;pic18f46k22.h: 8863: };
[; ;pic18f46k22.h: 8864: struct {
[; ;pic18f46k22.h: 8865: unsigned RC0 :1;
[; ;pic18f46k22.h: 8866: unsigned RC1 :1;
[; ;pic18f46k22.h: 8867: unsigned RC2 :1;
[; ;pic18f46k22.h: 8868: unsigned RC3 :1;
[; ;pic18f46k22.h: 8869: unsigned RC4 :1;
[; ;pic18f46k22.h: 8870: unsigned RC5 :1;
[; ;pic18f46k22.h: 8871: unsigned RC6 :1;
[; ;pic18f46k22.h: 8872: unsigned RC7 :1;
[; ;pic18f46k22.h: 8873: };
[; ;pic18f46k22.h: 8874: } TRISCbits_t;
[; ;pic18f46k22.h: 8875: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f46k22.h: 8958: typedef union {
[; ;pic18f46k22.h: 8959: struct {
[; ;pic18f46k22.h: 8960: unsigned TRISC0 :1;
[; ;pic18f46k22.h: 8961: unsigned TRISC1 :1;
[; ;pic18f46k22.h: 8962: unsigned TRISC2 :1;
[; ;pic18f46k22.h: 8963: unsigned TRISC3 :1;
[; ;pic18f46k22.h: 8964: unsigned TRISC4 :1;
[; ;pic18f46k22.h: 8965: unsigned TRISC5 :1;
[; ;pic18f46k22.h: 8966: unsigned TRISC6 :1;
[; ;pic18f46k22.h: 8967: unsigned TRISC7 :1;
[; ;pic18f46k22.h: 8968: };
[; ;pic18f46k22.h: 8969: struct {
[; ;pic18f46k22.h: 8970: unsigned RC0 :1;
[; ;pic18f46k22.h: 8971: unsigned RC1 :1;
[; ;pic18f46k22.h: 8972: unsigned RC2 :1;
[; ;pic18f46k22.h: 8973: unsigned RC3 :1;
[; ;pic18f46k22.h: 8974: unsigned RC4 :1;
[; ;pic18f46k22.h: 8975: unsigned RC5 :1;
[; ;pic18f46k22.h: 8976: unsigned RC6 :1;
[; ;pic18f46k22.h: 8977: unsigned RC7 :1;
[; ;pic18f46k22.h: 8978: };
[; ;pic18f46k22.h: 8979: } DDRCbits_t;
[; ;pic18f46k22.h: 8980: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f46k22.h: 9064: extern volatile unsigned char TRISD @ 0xF95;
"9066
[; ;pic18f46k22.h: 9066: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f46k22.h: 9069: extern volatile unsigned char DDRD @ 0xF95;
"9071
[; ;pic18f46k22.h: 9071: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f46k22.h: 9074: typedef union {
[; ;pic18f46k22.h: 9075: struct {
[; ;pic18f46k22.h: 9076: unsigned TRISD0 :1;
[; ;pic18f46k22.h: 9077: unsigned TRISD1 :1;
[; ;pic18f46k22.h: 9078: unsigned TRISD2 :1;
[; ;pic18f46k22.h: 9079: unsigned TRISD3 :1;
[; ;pic18f46k22.h: 9080: unsigned TRISD4 :1;
[; ;pic18f46k22.h: 9081: unsigned TRISD5 :1;
[; ;pic18f46k22.h: 9082: unsigned TRISD6 :1;
[; ;pic18f46k22.h: 9083: unsigned TRISD7 :1;
[; ;pic18f46k22.h: 9084: };
[; ;pic18f46k22.h: 9085: struct {
[; ;pic18f46k22.h: 9086: unsigned RD0 :1;
[; ;pic18f46k22.h: 9087: unsigned RD1 :1;
[; ;pic18f46k22.h: 9088: unsigned RD2 :1;
[; ;pic18f46k22.h: 9089: unsigned RD3 :1;
[; ;pic18f46k22.h: 9090: unsigned RD4 :1;
[; ;pic18f46k22.h: 9091: unsigned RD5 :1;
[; ;pic18f46k22.h: 9092: unsigned RD6 :1;
[; ;pic18f46k22.h: 9093: unsigned RD7 :1;
[; ;pic18f46k22.h: 9094: };
[; ;pic18f46k22.h: 9095: } TRISDbits_t;
[; ;pic18f46k22.h: 9096: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f46k22.h: 9179: typedef union {
[; ;pic18f46k22.h: 9180: struct {
[; ;pic18f46k22.h: 9181: unsigned TRISD0 :1;
[; ;pic18f46k22.h: 9182: unsigned TRISD1 :1;
[; ;pic18f46k22.h: 9183: unsigned TRISD2 :1;
[; ;pic18f46k22.h: 9184: unsigned TRISD3 :1;
[; ;pic18f46k22.h: 9185: unsigned TRISD4 :1;
[; ;pic18f46k22.h: 9186: unsigned TRISD5 :1;
[; ;pic18f46k22.h: 9187: unsigned TRISD6 :1;
[; ;pic18f46k22.h: 9188: unsigned TRISD7 :1;
[; ;pic18f46k22.h: 9189: };
[; ;pic18f46k22.h: 9190: struct {
[; ;pic18f46k22.h: 9191: unsigned RD0 :1;
[; ;pic18f46k22.h: 9192: unsigned RD1 :1;
[; ;pic18f46k22.h: 9193: unsigned RD2 :1;
[; ;pic18f46k22.h: 9194: unsigned RD3 :1;
[; ;pic18f46k22.h: 9195: unsigned RD4 :1;
[; ;pic18f46k22.h: 9196: unsigned RD5 :1;
[; ;pic18f46k22.h: 9197: unsigned RD6 :1;
[; ;pic18f46k22.h: 9198: unsigned RD7 :1;
[; ;pic18f46k22.h: 9199: };
[; ;pic18f46k22.h: 9200: } DDRDbits_t;
[; ;pic18f46k22.h: 9201: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f46k22.h: 9285: extern volatile unsigned char TRISE @ 0xF96;
"9287
[; ;pic18f46k22.h: 9287: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f46k22.h: 9290: extern volatile unsigned char DDRE @ 0xF96;
"9292
[; ;pic18f46k22.h: 9292: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f46k22.h: 9295: typedef union {
[; ;pic18f46k22.h: 9296: struct {
[; ;pic18f46k22.h: 9297: unsigned TRISE0 :1;
[; ;pic18f46k22.h: 9298: unsigned TRISE1 :1;
[; ;pic18f46k22.h: 9299: unsigned TRISE2 :1;
[; ;pic18f46k22.h: 9300: unsigned :4;
[; ;pic18f46k22.h: 9301: unsigned WPUE3 :1;
[; ;pic18f46k22.h: 9302: };
[; ;pic18f46k22.h: 9303: struct {
[; ;pic18f46k22.h: 9304: unsigned RE0 :1;
[; ;pic18f46k22.h: 9305: unsigned RE1 :1;
[; ;pic18f46k22.h: 9306: unsigned RE2 :1;
[; ;pic18f46k22.h: 9307: };
[; ;pic18f46k22.h: 9308: } TRISEbits_t;
[; ;pic18f46k22.h: 9309: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f46k22.h: 9347: typedef union {
[; ;pic18f46k22.h: 9348: struct {
[; ;pic18f46k22.h: 9349: unsigned TRISE0 :1;
[; ;pic18f46k22.h: 9350: unsigned TRISE1 :1;
[; ;pic18f46k22.h: 9351: unsigned TRISE2 :1;
[; ;pic18f46k22.h: 9352: unsigned :4;
[; ;pic18f46k22.h: 9353: unsigned WPUE3 :1;
[; ;pic18f46k22.h: 9354: };
[; ;pic18f46k22.h: 9355: struct {
[; ;pic18f46k22.h: 9356: unsigned RE0 :1;
[; ;pic18f46k22.h: 9357: unsigned RE1 :1;
[; ;pic18f46k22.h: 9358: unsigned RE2 :1;
[; ;pic18f46k22.h: 9359: };
[; ;pic18f46k22.h: 9360: } DDREbits_t;
[; ;pic18f46k22.h: 9361: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f46k22.h: 9400: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9402
[; ;pic18f46k22.h: 9402: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f46k22.h: 9405: typedef union {
[; ;pic18f46k22.h: 9406: struct {
[; ;pic18f46k22.h: 9407: unsigned TUN :6;
[; ;pic18f46k22.h: 9408: unsigned PLLEN :1;
[; ;pic18f46k22.h: 9409: unsigned INTSRC :1;
[; ;pic18f46k22.h: 9410: };
[; ;pic18f46k22.h: 9411: struct {
[; ;pic18f46k22.h: 9412: unsigned TUN0 :1;
[; ;pic18f46k22.h: 9413: unsigned TUN1 :1;
[; ;pic18f46k22.h: 9414: unsigned TUN2 :1;
[; ;pic18f46k22.h: 9415: unsigned TUN3 :1;
[; ;pic18f46k22.h: 9416: unsigned TUN4 :1;
[; ;pic18f46k22.h: 9417: unsigned TUN5 :1;
[; ;pic18f46k22.h: 9418: };
[; ;pic18f46k22.h: 9419: } OSCTUNEbits_t;
[; ;pic18f46k22.h: 9420: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f46k22.h: 9469: extern volatile unsigned char HLVDCON @ 0xF9C;
"9471
[; ;pic18f46k22.h: 9471: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f46k22.h: 9474: extern volatile unsigned char LVDCON @ 0xF9C;
"9476
[; ;pic18f46k22.h: 9476: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f46k22.h: 9479: typedef union {
[; ;pic18f46k22.h: 9480: struct {
[; ;pic18f46k22.h: 9481: unsigned HLVDL :4;
[; ;pic18f46k22.h: 9482: unsigned HLVDEN :1;
[; ;pic18f46k22.h: 9483: unsigned IRVST :1;
[; ;pic18f46k22.h: 9484: unsigned BGVST :1;
[; ;pic18f46k22.h: 9485: unsigned VDIRMAG :1;
[; ;pic18f46k22.h: 9486: };
[; ;pic18f46k22.h: 9487: struct {
[; ;pic18f46k22.h: 9488: unsigned HLVDL0 :1;
[; ;pic18f46k22.h: 9489: unsigned HLVDL1 :1;
[; ;pic18f46k22.h: 9490: unsigned HLVDL2 :1;
[; ;pic18f46k22.h: 9491: unsigned HLVDL3 :1;
[; ;pic18f46k22.h: 9492: };
[; ;pic18f46k22.h: 9493: struct {
[; ;pic18f46k22.h: 9494: unsigned LVDL0 :1;
[; ;pic18f46k22.h: 9495: unsigned LVDL1 :1;
[; ;pic18f46k22.h: 9496: unsigned LVDL2 :1;
[; ;pic18f46k22.h: 9497: unsigned LVDL3 :1;
[; ;pic18f46k22.h: 9498: unsigned LVDEN :1;
[; ;pic18f46k22.h: 9499: unsigned IVRST :1;
[; ;pic18f46k22.h: 9500: };
[; ;pic18f46k22.h: 9501: struct {
[; ;pic18f46k22.h: 9502: unsigned LVV0 :1;
[; ;pic18f46k22.h: 9503: unsigned LVV1 :1;
[; ;pic18f46k22.h: 9504: unsigned LVV2 :1;
[; ;pic18f46k22.h: 9505: unsigned LVV3 :1;
[; ;pic18f46k22.h: 9506: unsigned :1;
[; ;pic18f46k22.h: 9507: unsigned BGST :1;
[; ;pic18f46k22.h: 9508: };
[; ;pic18f46k22.h: 9509: } HLVDCONbits_t;
[; ;pic18f46k22.h: 9510: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f46k22.h: 9613: typedef union {
[; ;pic18f46k22.h: 9614: struct {
[; ;pic18f46k22.h: 9615: unsigned HLVDL :4;
[; ;pic18f46k22.h: 9616: unsigned HLVDEN :1;
[; ;pic18f46k22.h: 9617: unsigned IRVST :1;
[; ;pic18f46k22.h: 9618: unsigned BGVST :1;
[; ;pic18f46k22.h: 9619: unsigned VDIRMAG :1;
[; ;pic18f46k22.h: 9620: };
[; ;pic18f46k22.h: 9621: struct {
[; ;pic18f46k22.h: 9622: unsigned HLVDL0 :1;
[; ;pic18f46k22.h: 9623: unsigned HLVDL1 :1;
[; ;pic18f46k22.h: 9624: unsigned HLVDL2 :1;
[; ;pic18f46k22.h: 9625: unsigned HLVDL3 :1;
[; ;pic18f46k22.h: 9626: };
[; ;pic18f46k22.h: 9627: struct {
[; ;pic18f46k22.h: 9628: unsigned LVDL0 :1;
[; ;pic18f46k22.h: 9629: unsigned LVDL1 :1;
[; ;pic18f46k22.h: 9630: unsigned LVDL2 :1;
[; ;pic18f46k22.h: 9631: unsigned LVDL3 :1;
[; ;pic18f46k22.h: 9632: unsigned LVDEN :1;
[; ;pic18f46k22.h: 9633: unsigned IVRST :1;
[; ;pic18f46k22.h: 9634: };
[; ;pic18f46k22.h: 9635: struct {
[; ;pic18f46k22.h: 9636: unsigned LVV0 :1;
[; ;pic18f46k22.h: 9637: unsigned LVV1 :1;
[; ;pic18f46k22.h: 9638: unsigned LVV2 :1;
[; ;pic18f46k22.h: 9639: unsigned LVV3 :1;
[; ;pic18f46k22.h: 9640: unsigned :1;
[; ;pic18f46k22.h: 9641: unsigned BGST :1;
[; ;pic18f46k22.h: 9642: };
[; ;pic18f46k22.h: 9643: } LVDCONbits_t;
[; ;pic18f46k22.h: 9644: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f46k22.h: 9748: extern volatile unsigned char PIE1 @ 0xF9D;
"9750
[; ;pic18f46k22.h: 9750: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f46k22.h: 9753: typedef union {
[; ;pic18f46k22.h: 9754: struct {
[; ;pic18f46k22.h: 9755: unsigned TMR1IE :1;
[; ;pic18f46k22.h: 9756: unsigned TMR2IE :1;
[; ;pic18f46k22.h: 9757: unsigned CCP1IE :1;
[; ;pic18f46k22.h: 9758: unsigned SSP1IE :1;
[; ;pic18f46k22.h: 9759: unsigned TX1IE :1;
[; ;pic18f46k22.h: 9760: unsigned RC1IE :1;
[; ;pic18f46k22.h: 9761: unsigned ADIE :1;
[; ;pic18f46k22.h: 9762: };
[; ;pic18f46k22.h: 9763: struct {
[; ;pic18f46k22.h: 9764: unsigned :3;
[; ;pic18f46k22.h: 9765: unsigned SSPIE :1;
[; ;pic18f46k22.h: 9766: unsigned TXIE :1;
[; ;pic18f46k22.h: 9767: unsigned RCIE :1;
[; ;pic18f46k22.h: 9768: };
[; ;pic18f46k22.h: 9769: } PIE1bits_t;
[; ;pic18f46k22.h: 9770: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f46k22.h: 9824: extern volatile unsigned char PIR1 @ 0xF9E;
"9826
[; ;pic18f46k22.h: 9826: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f46k22.h: 9829: typedef union {
[; ;pic18f46k22.h: 9830: struct {
[; ;pic18f46k22.h: 9831: unsigned TMR1IF :1;
[; ;pic18f46k22.h: 9832: unsigned TMR2IF :1;
[; ;pic18f46k22.h: 9833: unsigned CCP1IF :1;
[; ;pic18f46k22.h: 9834: unsigned SSP1IF :1;
[; ;pic18f46k22.h: 9835: unsigned TX1IF :1;
[; ;pic18f46k22.h: 9836: unsigned RC1IF :1;
[; ;pic18f46k22.h: 9837: unsigned ADIF :1;
[; ;pic18f46k22.h: 9838: };
[; ;pic18f46k22.h: 9839: struct {
[; ;pic18f46k22.h: 9840: unsigned :3;
[; ;pic18f46k22.h: 9841: unsigned SSPIF :1;
[; ;pic18f46k22.h: 9842: unsigned TXIF :1;
[; ;pic18f46k22.h: 9843: unsigned RCIF :1;
[; ;pic18f46k22.h: 9844: };
[; ;pic18f46k22.h: 9845: } PIR1bits_t;
[; ;pic18f46k22.h: 9846: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f46k22.h: 9900: extern volatile unsigned char IPR1 @ 0xF9F;
"9902
[; ;pic18f46k22.h: 9902: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f46k22.h: 9905: typedef union {
[; ;pic18f46k22.h: 9906: struct {
[; ;pic18f46k22.h: 9907: unsigned TMR1IP :1;
[; ;pic18f46k22.h: 9908: unsigned TMR2IP :1;
[; ;pic18f46k22.h: 9909: unsigned CCP1IP :1;
[; ;pic18f46k22.h: 9910: unsigned SSP1IP :1;
[; ;pic18f46k22.h: 9911: unsigned TX1IP :1;
[; ;pic18f46k22.h: 9912: unsigned RC1IP :1;
[; ;pic18f46k22.h: 9913: unsigned ADIP :1;
[; ;pic18f46k22.h: 9914: };
[; ;pic18f46k22.h: 9915: struct {
[; ;pic18f46k22.h: 9916: unsigned :3;
[; ;pic18f46k22.h: 9917: unsigned SSPIP :1;
[; ;pic18f46k22.h: 9918: unsigned TXIP :1;
[; ;pic18f46k22.h: 9919: unsigned RCIP :1;
[; ;pic18f46k22.h: 9920: };
[; ;pic18f46k22.h: 9921: } IPR1bits_t;
[; ;pic18f46k22.h: 9922: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f46k22.h: 9976: extern volatile unsigned char PIE2 @ 0xFA0;
"9978
[; ;pic18f46k22.h: 9978: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f46k22.h: 9981: typedef union {
[; ;pic18f46k22.h: 9982: struct {
[; ;pic18f46k22.h: 9983: unsigned CCP2IE :1;
[; ;pic18f46k22.h: 9984: unsigned TMR3IE :1;
[; ;pic18f46k22.h: 9985: unsigned HLVDIE :1;
[; ;pic18f46k22.h: 9986: unsigned BCL1IE :1;
[; ;pic18f46k22.h: 9987: unsigned EEIE :1;
[; ;pic18f46k22.h: 9988: unsigned C2IE :1;
[; ;pic18f46k22.h: 9989: unsigned C1IE :1;
[; ;pic18f46k22.h: 9990: unsigned OSCFIE :1;
[; ;pic18f46k22.h: 9991: };
[; ;pic18f46k22.h: 9992: struct {
[; ;pic18f46k22.h: 9993: unsigned :2;
[; ;pic18f46k22.h: 9994: unsigned LVDIE :1;
[; ;pic18f46k22.h: 9995: unsigned BCLIE :1;
[; ;pic18f46k22.h: 9996: };
[; ;pic18f46k22.h: 9997: struct {
[; ;pic18f46k22.h: 9998: unsigned :6;
[; ;pic18f46k22.h: 9999: unsigned CMIE :1;
[; ;pic18f46k22.h: 10000: };
[; ;pic18f46k22.h: 10001: } PIE2bits_t;
[; ;pic18f46k22.h: 10002: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f46k22.h: 10061: extern volatile unsigned char PIR2 @ 0xFA1;
"10063
[; ;pic18f46k22.h: 10063: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f46k22.h: 10066: typedef union {
[; ;pic18f46k22.h: 10067: struct {
[; ;pic18f46k22.h: 10068: unsigned CCP2IF :1;
[; ;pic18f46k22.h: 10069: unsigned TMR3IF :1;
[; ;pic18f46k22.h: 10070: unsigned HLVDIF :1;
[; ;pic18f46k22.h: 10071: unsigned BCL1IF :1;
[; ;pic18f46k22.h: 10072: unsigned EEIF :1;
[; ;pic18f46k22.h: 10073: unsigned C2IF :1;
[; ;pic18f46k22.h: 10074: unsigned C1IF :1;
[; ;pic18f46k22.h: 10075: unsigned OSCFIF :1;
[; ;pic18f46k22.h: 10076: };
[; ;pic18f46k22.h: 10077: struct {
[; ;pic18f46k22.h: 10078: unsigned :2;
[; ;pic18f46k22.h: 10079: unsigned LVDIF :1;
[; ;pic18f46k22.h: 10080: unsigned BCLIF :1;
[; ;pic18f46k22.h: 10081: };
[; ;pic18f46k22.h: 10082: struct {
[; ;pic18f46k22.h: 10083: unsigned :6;
[; ;pic18f46k22.h: 10084: unsigned CMIF :1;
[; ;pic18f46k22.h: 10085: };
[; ;pic18f46k22.h: 10086: } PIR2bits_t;
[; ;pic18f46k22.h: 10087: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f46k22.h: 10146: extern volatile unsigned char IPR2 @ 0xFA2;
"10148
[; ;pic18f46k22.h: 10148: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f46k22.h: 10151: typedef union {
[; ;pic18f46k22.h: 10152: struct {
[; ;pic18f46k22.h: 10153: unsigned CCP2IP :1;
[; ;pic18f46k22.h: 10154: unsigned TMR3IP :1;
[; ;pic18f46k22.h: 10155: unsigned HLVDIP :1;
[; ;pic18f46k22.h: 10156: unsigned BCL1IP :1;
[; ;pic18f46k22.h: 10157: unsigned EEIP :1;
[; ;pic18f46k22.h: 10158: unsigned C2IP :1;
[; ;pic18f46k22.h: 10159: unsigned C1IP :1;
[; ;pic18f46k22.h: 10160: unsigned OSCFIP :1;
[; ;pic18f46k22.h: 10161: };
[; ;pic18f46k22.h: 10162: struct {
[; ;pic18f46k22.h: 10163: unsigned :2;
[; ;pic18f46k22.h: 10164: unsigned LVDIP :1;
[; ;pic18f46k22.h: 10165: unsigned BCLIP :1;
[; ;pic18f46k22.h: 10166: };
[; ;pic18f46k22.h: 10167: struct {
[; ;pic18f46k22.h: 10168: unsigned :6;
[; ;pic18f46k22.h: 10169: unsigned CMIP :1;
[; ;pic18f46k22.h: 10170: };
[; ;pic18f46k22.h: 10171: } IPR2bits_t;
[; ;pic18f46k22.h: 10172: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f46k22.h: 10231: extern volatile unsigned char PIE3 @ 0xFA3;
"10233
[; ;pic18f46k22.h: 10233: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f46k22.h: 10236: typedef union {
[; ;pic18f46k22.h: 10237: struct {
[; ;pic18f46k22.h: 10238: unsigned TMR1GIE :1;
[; ;pic18f46k22.h: 10239: unsigned TMR3GIE :1;
[; ;pic18f46k22.h: 10240: unsigned TMR5GIE :1;
[; ;pic18f46k22.h: 10241: unsigned CTMUIE :1;
[; ;pic18f46k22.h: 10242: unsigned TX2IE :1;
[; ;pic18f46k22.h: 10243: unsigned RC2IE :1;
[; ;pic18f46k22.h: 10244: unsigned BCL2IE :1;
[; ;pic18f46k22.h: 10245: unsigned SSP2IE :1;
[; ;pic18f46k22.h: 10246: };
[; ;pic18f46k22.h: 10247: struct {
[; ;pic18f46k22.h: 10248: unsigned RXB0IE :1;
[; ;pic18f46k22.h: 10249: };
[; ;pic18f46k22.h: 10250: struct {
[; ;pic18f46k22.h: 10251: unsigned :1;
[; ;pic18f46k22.h: 10252: unsigned RXB1IE :1;
[; ;pic18f46k22.h: 10253: };
[; ;pic18f46k22.h: 10254: struct {
[; ;pic18f46k22.h: 10255: unsigned :1;
[; ;pic18f46k22.h: 10256: unsigned RXBNIE :1;
[; ;pic18f46k22.h: 10257: };
[; ;pic18f46k22.h: 10258: struct {
[; ;pic18f46k22.h: 10259: unsigned :2;
[; ;pic18f46k22.h: 10260: unsigned TXB0IE :1;
[; ;pic18f46k22.h: 10261: };
[; ;pic18f46k22.h: 10262: struct {
[; ;pic18f46k22.h: 10263: unsigned :3;
[; ;pic18f46k22.h: 10264: unsigned TXB1IE :1;
[; ;pic18f46k22.h: 10265: };
[; ;pic18f46k22.h: 10266: struct {
[; ;pic18f46k22.h: 10267: unsigned :4;
[; ;pic18f46k22.h: 10268: unsigned TXB2IE :1;
[; ;pic18f46k22.h: 10269: };
[; ;pic18f46k22.h: 10270: struct {
[; ;pic18f46k22.h: 10271: unsigned :4;
[; ;pic18f46k22.h: 10272: unsigned TXBNIE :1;
[; ;pic18f46k22.h: 10273: };
[; ;pic18f46k22.h: 10274: } PIE3bits_t;
[; ;pic18f46k22.h: 10275: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f46k22.h: 10354: extern volatile unsigned char PIR3 @ 0xFA4;
"10356
[; ;pic18f46k22.h: 10356: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f46k22.h: 10359: typedef union {
[; ;pic18f46k22.h: 10360: struct {
[; ;pic18f46k22.h: 10361: unsigned TMR1GIF :1;
[; ;pic18f46k22.h: 10362: unsigned TMR3GIF :1;
[; ;pic18f46k22.h: 10363: unsigned TMR5GIF :1;
[; ;pic18f46k22.h: 10364: unsigned CTMUIF :1;
[; ;pic18f46k22.h: 10365: unsigned TX2IF :1;
[; ;pic18f46k22.h: 10366: unsigned RC2IF :1;
[; ;pic18f46k22.h: 10367: unsigned BCL2IF :1;
[; ;pic18f46k22.h: 10368: unsigned SSP2IF :1;
[; ;pic18f46k22.h: 10369: };
[; ;pic18f46k22.h: 10370: struct {
[; ;pic18f46k22.h: 10371: unsigned :1;
[; ;pic18f46k22.h: 10372: unsigned RXBNIF :1;
[; ;pic18f46k22.h: 10373: };
[; ;pic18f46k22.h: 10374: struct {
[; ;pic18f46k22.h: 10375: unsigned :4;
[; ;pic18f46k22.h: 10376: unsigned TXBNIF :1;
[; ;pic18f46k22.h: 10377: };
[; ;pic18f46k22.h: 10378: } PIR3bits_t;
[; ;pic18f46k22.h: 10379: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f46k22.h: 10433: extern volatile unsigned char IPR3 @ 0xFA5;
"10435
[; ;pic18f46k22.h: 10435: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f46k22.h: 10438: typedef union {
[; ;pic18f46k22.h: 10439: struct {
[; ;pic18f46k22.h: 10440: unsigned TMR1GIP :1;
[; ;pic18f46k22.h: 10441: unsigned TMR3GIP :1;
[; ;pic18f46k22.h: 10442: unsigned TMR5GIP :1;
[; ;pic18f46k22.h: 10443: unsigned CTMUIP :1;
[; ;pic18f46k22.h: 10444: unsigned TX2IP :1;
[; ;pic18f46k22.h: 10445: unsigned RC2IP :1;
[; ;pic18f46k22.h: 10446: unsigned BCL2IP :1;
[; ;pic18f46k22.h: 10447: unsigned SSP2IP :1;
[; ;pic18f46k22.h: 10448: };
[; ;pic18f46k22.h: 10449: struct {
[; ;pic18f46k22.h: 10450: unsigned :1;
[; ;pic18f46k22.h: 10451: unsigned RXBNIP :1;
[; ;pic18f46k22.h: 10452: };
[; ;pic18f46k22.h: 10453: struct {
[; ;pic18f46k22.h: 10454: unsigned :4;
[; ;pic18f46k22.h: 10455: unsigned TXBNIP :1;
[; ;pic18f46k22.h: 10456: };
[; ;pic18f46k22.h: 10457: } IPR3bits_t;
[; ;pic18f46k22.h: 10458: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f46k22.h: 10512: extern volatile unsigned char EECON1 @ 0xFA6;
"10514
[; ;pic18f46k22.h: 10514: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f46k22.h: 10517: typedef union {
[; ;pic18f46k22.h: 10518: struct {
[; ;pic18f46k22.h: 10519: unsigned RD :1;
[; ;pic18f46k22.h: 10520: unsigned WR :1;
[; ;pic18f46k22.h: 10521: unsigned WREN :1;
[; ;pic18f46k22.h: 10522: unsigned WRERR :1;
[; ;pic18f46k22.h: 10523: unsigned FREE :1;
[; ;pic18f46k22.h: 10524: unsigned :1;
[; ;pic18f46k22.h: 10525: unsigned CFGS :1;
[; ;pic18f46k22.h: 10526: unsigned EEPGD :1;
[; ;pic18f46k22.h: 10527: };
[; ;pic18f46k22.h: 10528: struct {
[; ;pic18f46k22.h: 10529: unsigned :6;
[; ;pic18f46k22.h: 10530: unsigned EEFS :1;
[; ;pic18f46k22.h: 10531: };
[; ;pic18f46k22.h: 10532: } EECON1bits_t;
[; ;pic18f46k22.h: 10533: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f46k22.h: 10577: extern volatile unsigned char EECON2 @ 0xFA7;
"10579
[; ;pic18f46k22.h: 10579: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f46k22.h: 10582: typedef union {
[; ;pic18f46k22.h: 10583: struct {
[; ;pic18f46k22.h: 10584: unsigned EECON2 :8;
[; ;pic18f46k22.h: 10585: };
[; ;pic18f46k22.h: 10586: } EECON2bits_t;
[; ;pic18f46k22.h: 10587: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f46k22.h: 10596: extern volatile unsigned char EEDATA @ 0xFA8;
"10598
[; ;pic18f46k22.h: 10598: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f46k22.h: 10601: typedef union {
[; ;pic18f46k22.h: 10602: struct {
[; ;pic18f46k22.h: 10603: unsigned EEDATA :8;
[; ;pic18f46k22.h: 10604: };
[; ;pic18f46k22.h: 10605: } EEDATAbits_t;
[; ;pic18f46k22.h: 10606: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f46k22.h: 10615: extern volatile unsigned char EEADR @ 0xFA9;
"10617
[; ;pic18f46k22.h: 10617: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f46k22.h: 10620: typedef union {
[; ;pic18f46k22.h: 10621: struct {
[; ;pic18f46k22.h: 10622: unsigned EEADR :8;
[; ;pic18f46k22.h: 10623: };
[; ;pic18f46k22.h: 10624: struct {
[; ;pic18f46k22.h: 10625: unsigned EEADR0 :1;
[; ;pic18f46k22.h: 10626: unsigned EEADR1 :1;
[; ;pic18f46k22.h: 10627: unsigned EEADR2 :1;
[; ;pic18f46k22.h: 10628: unsigned EEADR3 :1;
[; ;pic18f46k22.h: 10629: unsigned EEADR4 :1;
[; ;pic18f46k22.h: 10630: unsigned EEADR5 :1;
[; ;pic18f46k22.h: 10631: unsigned EEADR6 :1;
[; ;pic18f46k22.h: 10632: unsigned EEADR7 :1;
[; ;pic18f46k22.h: 10633: };
[; ;pic18f46k22.h: 10634: } EEADRbits_t;
[; ;pic18f46k22.h: 10635: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f46k22.h: 10684: extern volatile unsigned char EEADRH @ 0xFAA;
"10686
[; ;pic18f46k22.h: 10686: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f46k22.h: 10689: typedef union {
[; ;pic18f46k22.h: 10690: struct {
[; ;pic18f46k22.h: 10691: unsigned EEADRH :2;
[; ;pic18f46k22.h: 10692: };
[; ;pic18f46k22.h: 10693: struct {
[; ;pic18f46k22.h: 10694: unsigned EEADR8 :1;
[; ;pic18f46k22.h: 10695: unsigned EEADR9 :1;
[; ;pic18f46k22.h: 10696: };
[; ;pic18f46k22.h: 10697: } EEADRHbits_t;
[; ;pic18f46k22.h: 10698: extern volatile EEADRHbits_t EEADRHbits @ 0xFAA;
[; ;pic18f46k22.h: 10717: extern volatile unsigned char RCSTA1 @ 0xFAB;
"10719
[; ;pic18f46k22.h: 10719: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f46k22.h: 10722: extern volatile unsigned char RCSTA @ 0xFAB;
"10724
[; ;pic18f46k22.h: 10724: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f46k22.h: 10726: extern volatile unsigned char RC1STA @ 0xFAB;
"10728
[; ;pic18f46k22.h: 10728: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f46k22.h: 10731: typedef union {
[; ;pic18f46k22.h: 10732: struct {
[; ;pic18f46k22.h: 10733: unsigned RX9D :1;
[; ;pic18f46k22.h: 10734: unsigned OERR :1;
[; ;pic18f46k22.h: 10735: unsigned FERR :1;
[; ;pic18f46k22.h: 10736: unsigned ADDEN :1;
[; ;pic18f46k22.h: 10737: unsigned CREN :1;
[; ;pic18f46k22.h: 10738: unsigned SREN :1;
[; ;pic18f46k22.h: 10739: unsigned RX9 :1;
[; ;pic18f46k22.h: 10740: unsigned SPEN :1;
[; ;pic18f46k22.h: 10741: };
[; ;pic18f46k22.h: 10742: struct {
[; ;pic18f46k22.h: 10743: unsigned :3;
[; ;pic18f46k22.h: 10744: unsigned ADEN :1;
[; ;pic18f46k22.h: 10745: };
[; ;pic18f46k22.h: 10746: struct {
[; ;pic18f46k22.h: 10747: unsigned RX9D1 :1;
[; ;pic18f46k22.h: 10748: unsigned OERR1 :1;
[; ;pic18f46k22.h: 10749: unsigned FERR1 :1;
[; ;pic18f46k22.h: 10750: unsigned ADDEN1 :1;
[; ;pic18f46k22.h: 10751: unsigned CREN1 :1;
[; ;pic18f46k22.h: 10752: unsigned SREN1 :1;
[; ;pic18f46k22.h: 10753: unsigned RX91 :1;
[; ;pic18f46k22.h: 10754: unsigned SPEN1 :1;
[; ;pic18f46k22.h: 10755: };
[; ;pic18f46k22.h: 10756: struct {
[; ;pic18f46k22.h: 10757: unsigned :6;
[; ;pic18f46k22.h: 10758: unsigned RC8_9 :1;
[; ;pic18f46k22.h: 10759: };
[; ;pic18f46k22.h: 10760: struct {
[; ;pic18f46k22.h: 10761: unsigned :6;
[; ;pic18f46k22.h: 10762: unsigned RC9 :1;
[; ;pic18f46k22.h: 10763: };
[; ;pic18f46k22.h: 10764: struct {
[; ;pic18f46k22.h: 10765: unsigned RCD8 :1;
[; ;pic18f46k22.h: 10766: };
[; ;pic18f46k22.h: 10767: struct {
[; ;pic18f46k22.h: 10768: unsigned :5;
[; ;pic18f46k22.h: 10769: unsigned SRENA :1;
[; ;pic18f46k22.h: 10770: };
[; ;pic18f46k22.h: 10771: } RCSTA1bits_t;
[; ;pic18f46k22.h: 10772: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f46k22.h: 10880: typedef union {
[; ;pic18f46k22.h: 10881: struct {
[; ;pic18f46k22.h: 10882: unsigned RX9D :1;
[; ;pic18f46k22.h: 10883: unsigned OERR :1;
[; ;pic18f46k22.h: 10884: unsigned FERR :1;
[; ;pic18f46k22.h: 10885: unsigned ADDEN :1;
[; ;pic18f46k22.h: 10886: unsigned CREN :1;
[; ;pic18f46k22.h: 10887: unsigned SREN :1;
[; ;pic18f46k22.h: 10888: unsigned RX9 :1;
[; ;pic18f46k22.h: 10889: unsigned SPEN :1;
[; ;pic18f46k22.h: 10890: };
[; ;pic18f46k22.h: 10891: struct {
[; ;pic18f46k22.h: 10892: unsigned :3;
[; ;pic18f46k22.h: 10893: unsigned ADEN :1;
[; ;pic18f46k22.h: 10894: };
[; ;pic18f46k22.h: 10895: struct {
[; ;pic18f46k22.h: 10896: unsigned RX9D1 :1;
[; ;pic18f46k22.h: 10897: unsigned OERR1 :1;
[; ;pic18f46k22.h: 10898: unsigned FERR1 :1;
[; ;pic18f46k22.h: 10899: unsigned ADDEN1 :1;
[; ;pic18f46k22.h: 10900: unsigned CREN1 :1;
[; ;pic18f46k22.h: 10901: unsigned SREN1 :1;
[; ;pic18f46k22.h: 10902: unsigned RX91 :1;
[; ;pic18f46k22.h: 10903: unsigned SPEN1 :1;
[; ;pic18f46k22.h: 10904: };
[; ;pic18f46k22.h: 10905: struct {
[; ;pic18f46k22.h: 10906: unsigned :6;
[; ;pic18f46k22.h: 10907: unsigned RC8_9 :1;
[; ;pic18f46k22.h: 10908: };
[; ;pic18f46k22.h: 10909: struct {
[; ;pic18f46k22.h: 10910: unsigned :6;
[; ;pic18f46k22.h: 10911: unsigned RC9 :1;
[; ;pic18f46k22.h: 10912: };
[; ;pic18f46k22.h: 10913: struct {
[; ;pic18f46k22.h: 10914: unsigned RCD8 :1;
[; ;pic18f46k22.h: 10915: };
[; ;pic18f46k22.h: 10916: struct {
[; ;pic18f46k22.h: 10917: unsigned :5;
[; ;pic18f46k22.h: 10918: unsigned SRENA :1;
[; ;pic18f46k22.h: 10919: };
[; ;pic18f46k22.h: 10920: } RCSTAbits_t;
[; ;pic18f46k22.h: 10921: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f46k22.h: 11028: typedef union {
[; ;pic18f46k22.h: 11029: struct {
[; ;pic18f46k22.h: 11030: unsigned RX9D :1;
[; ;pic18f46k22.h: 11031: unsigned OERR :1;
[; ;pic18f46k22.h: 11032: unsigned FERR :1;
[; ;pic18f46k22.h: 11033: unsigned ADDEN :1;
[; ;pic18f46k22.h: 11034: unsigned CREN :1;
[; ;pic18f46k22.h: 11035: unsigned SREN :1;
[; ;pic18f46k22.h: 11036: unsigned RX9 :1;
[; ;pic18f46k22.h: 11037: unsigned SPEN :1;
[; ;pic18f46k22.h: 11038: };
[; ;pic18f46k22.h: 11039: struct {
[; ;pic18f46k22.h: 11040: unsigned :3;
[; ;pic18f46k22.h: 11041: unsigned ADEN :1;
[; ;pic18f46k22.h: 11042: };
[; ;pic18f46k22.h: 11043: struct {
[; ;pic18f46k22.h: 11044: unsigned RX9D1 :1;
[; ;pic18f46k22.h: 11045: unsigned OERR1 :1;
[; ;pic18f46k22.h: 11046: unsigned FERR1 :1;
[; ;pic18f46k22.h: 11047: unsigned ADDEN1 :1;
[; ;pic18f46k22.h: 11048: unsigned CREN1 :1;
[; ;pic18f46k22.h: 11049: unsigned SREN1 :1;
[; ;pic18f46k22.h: 11050: unsigned RX91 :1;
[; ;pic18f46k22.h: 11051: unsigned SPEN1 :1;
[; ;pic18f46k22.h: 11052: };
[; ;pic18f46k22.h: 11053: struct {
[; ;pic18f46k22.h: 11054: unsigned :6;
[; ;pic18f46k22.h: 11055: unsigned RC8_9 :1;
[; ;pic18f46k22.h: 11056: };
[; ;pic18f46k22.h: 11057: struct {
[; ;pic18f46k22.h: 11058: unsigned :6;
[; ;pic18f46k22.h: 11059: unsigned RC9 :1;
[; ;pic18f46k22.h: 11060: };
[; ;pic18f46k22.h: 11061: struct {
[; ;pic18f46k22.h: 11062: unsigned RCD8 :1;
[; ;pic18f46k22.h: 11063: };
[; ;pic18f46k22.h: 11064: struct {
[; ;pic18f46k22.h: 11065: unsigned :5;
[; ;pic18f46k22.h: 11066: unsigned SRENA :1;
[; ;pic18f46k22.h: 11067: };
[; ;pic18f46k22.h: 11068: } RC1STAbits_t;
[; ;pic18f46k22.h: 11069: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f46k22.h: 11178: extern volatile unsigned char TXSTA1 @ 0xFAC;
"11180
[; ;pic18f46k22.h: 11180: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f46k22.h: 11183: extern volatile unsigned char TXSTA @ 0xFAC;
"11185
[; ;pic18f46k22.h: 11185: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f46k22.h: 11187: extern volatile unsigned char TX1STA @ 0xFAC;
"11189
[; ;pic18f46k22.h: 11189: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f46k22.h: 11192: typedef union {
[; ;pic18f46k22.h: 11193: struct {
[; ;pic18f46k22.h: 11194: unsigned TX9D :1;
[; ;pic18f46k22.h: 11195: unsigned TRMT :1;
[; ;pic18f46k22.h: 11196: unsigned BRGH :1;
[; ;pic18f46k22.h: 11197: unsigned SENDB :1;
[; ;pic18f46k22.h: 11198: unsigned SYNC :1;
[; ;pic18f46k22.h: 11199: unsigned TXEN :1;
[; ;pic18f46k22.h: 11200: unsigned TX9 :1;
[; ;pic18f46k22.h: 11201: unsigned CSRC :1;
[; ;pic18f46k22.h: 11202: };
[; ;pic18f46k22.h: 11203: struct {
[; ;pic18f46k22.h: 11204: unsigned TX9D1 :1;
[; ;pic18f46k22.h: 11205: unsigned TRMT1 :1;
[; ;pic18f46k22.h: 11206: unsigned BRGH1 :1;
[; ;pic18f46k22.h: 11207: unsigned SENDB1 :1;
[; ;pic18f46k22.h: 11208: unsigned SYNC1 :1;
[; ;pic18f46k22.h: 11209: unsigned TXEN1 :1;
[; ;pic18f46k22.h: 11210: unsigned TX91 :1;
[; ;pic18f46k22.h: 11211: unsigned CSRC1 :1;
[; ;pic18f46k22.h: 11212: };
[; ;pic18f46k22.h: 11213: struct {
[; ;pic18f46k22.h: 11214: unsigned :6;
[; ;pic18f46k22.h: 11215: unsigned TX8_9 :1;
[; ;pic18f46k22.h: 11216: };
[; ;pic18f46k22.h: 11217: struct {
[; ;pic18f46k22.h: 11218: unsigned TXD8 :1;
[; ;pic18f46k22.h: 11219: };
[; ;pic18f46k22.h: 11220: } TXSTA1bits_t;
[; ;pic18f46k22.h: 11221: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f46k22.h: 11314: typedef union {
[; ;pic18f46k22.h: 11315: struct {
[; ;pic18f46k22.h: 11316: unsigned TX9D :1;
[; ;pic18f46k22.h: 11317: unsigned TRMT :1;
[; ;pic18f46k22.h: 11318: unsigned BRGH :1;
[; ;pic18f46k22.h: 11319: unsigned SENDB :1;
[; ;pic18f46k22.h: 11320: unsigned SYNC :1;
[; ;pic18f46k22.h: 11321: unsigned TXEN :1;
[; ;pic18f46k22.h: 11322: unsigned TX9 :1;
[; ;pic18f46k22.h: 11323: unsigned CSRC :1;
[; ;pic18f46k22.h: 11324: };
[; ;pic18f46k22.h: 11325: struct {
[; ;pic18f46k22.h: 11326: unsigned TX9D1 :1;
[; ;pic18f46k22.h: 11327: unsigned TRMT1 :1;
[; ;pic18f46k22.h: 11328: unsigned BRGH1 :1;
[; ;pic18f46k22.h: 11329: unsigned SENDB1 :1;
[; ;pic18f46k22.h: 11330: unsigned SYNC1 :1;
[; ;pic18f46k22.h: 11331: unsigned TXEN1 :1;
[; ;pic18f46k22.h: 11332: unsigned TX91 :1;
[; ;pic18f46k22.h: 11333: unsigned CSRC1 :1;
[; ;pic18f46k22.h: 11334: };
[; ;pic18f46k22.h: 11335: struct {
[; ;pic18f46k22.h: 11336: unsigned :6;
[; ;pic18f46k22.h: 11337: unsigned TX8_9 :1;
[; ;pic18f46k22.h: 11338: };
[; ;pic18f46k22.h: 11339: struct {
[; ;pic18f46k22.h: 11340: unsigned TXD8 :1;
[; ;pic18f46k22.h: 11341: };
[; ;pic18f46k22.h: 11342: } TXSTAbits_t;
[; ;pic18f46k22.h: 11343: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f46k22.h: 11435: typedef union {
[; ;pic18f46k22.h: 11436: struct {
[; ;pic18f46k22.h: 11437: unsigned TX9D :1;
[; ;pic18f46k22.h: 11438: unsigned TRMT :1;
[; ;pic18f46k22.h: 11439: unsigned BRGH :1;
[; ;pic18f46k22.h: 11440: unsigned SENDB :1;
[; ;pic18f46k22.h: 11441: unsigned SYNC :1;
[; ;pic18f46k22.h: 11442: unsigned TXEN :1;
[; ;pic18f46k22.h: 11443: unsigned TX9 :1;
[; ;pic18f46k22.h: 11444: unsigned CSRC :1;
[; ;pic18f46k22.h: 11445: };
[; ;pic18f46k22.h: 11446: struct {
[; ;pic18f46k22.h: 11447: unsigned TX9D1 :1;
[; ;pic18f46k22.h: 11448: unsigned TRMT1 :1;
[; ;pic18f46k22.h: 11449: unsigned BRGH1 :1;
[; ;pic18f46k22.h: 11450: unsigned SENDB1 :1;
[; ;pic18f46k22.h: 11451: unsigned SYNC1 :1;
[; ;pic18f46k22.h: 11452: unsigned TXEN1 :1;
[; ;pic18f46k22.h: 11453: unsigned TX91 :1;
[; ;pic18f46k22.h: 11454: unsigned CSRC1 :1;
[; ;pic18f46k22.h: 11455: };
[; ;pic18f46k22.h: 11456: struct {
[; ;pic18f46k22.h: 11457: unsigned :6;
[; ;pic18f46k22.h: 11458: unsigned TX8_9 :1;
[; ;pic18f46k22.h: 11459: };
[; ;pic18f46k22.h: 11460: struct {
[; ;pic18f46k22.h: 11461: unsigned TXD8 :1;
[; ;pic18f46k22.h: 11462: };
[; ;pic18f46k22.h: 11463: } TX1STAbits_t;
[; ;pic18f46k22.h: 11464: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f46k22.h: 11558: extern volatile unsigned char TXREG1 @ 0xFAD;
"11560
[; ;pic18f46k22.h: 11560: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f46k22.h: 11563: extern volatile unsigned char TXREG @ 0xFAD;
"11565
[; ;pic18f46k22.h: 11565: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f46k22.h: 11567: extern volatile unsigned char TX1REG @ 0xFAD;
"11569
[; ;pic18f46k22.h: 11569: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f46k22.h: 11572: typedef union {
[; ;pic18f46k22.h: 11573: struct {
[; ;pic18f46k22.h: 11574: unsigned TX1REG :8;
[; ;pic18f46k22.h: 11575: };
[; ;pic18f46k22.h: 11576: struct {
[; ;pic18f46k22.h: 11577: unsigned TXREG :8;
[; ;pic18f46k22.h: 11578: };
[; ;pic18f46k22.h: 11579: } TXREG1bits_t;
[; ;pic18f46k22.h: 11580: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f46k22.h: 11593: typedef union {
[; ;pic18f46k22.h: 11594: struct {
[; ;pic18f46k22.h: 11595: unsigned TX1REG :8;
[; ;pic18f46k22.h: 11596: };
[; ;pic18f46k22.h: 11597: struct {
[; ;pic18f46k22.h: 11598: unsigned TXREG :8;
[; ;pic18f46k22.h: 11599: };
[; ;pic18f46k22.h: 11600: } TXREGbits_t;
[; ;pic18f46k22.h: 11601: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f46k22.h: 11613: typedef union {
[; ;pic18f46k22.h: 11614: struct {
[; ;pic18f46k22.h: 11615: unsigned TX1REG :8;
[; ;pic18f46k22.h: 11616: };
[; ;pic18f46k22.h: 11617: struct {
[; ;pic18f46k22.h: 11618: unsigned TXREG :8;
[; ;pic18f46k22.h: 11619: };
[; ;pic18f46k22.h: 11620: } TX1REGbits_t;
[; ;pic18f46k22.h: 11621: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f46k22.h: 11635: extern volatile unsigned char RCREG1 @ 0xFAE;
"11637
[; ;pic18f46k22.h: 11637: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f46k22.h: 11640: extern volatile unsigned char RCREG @ 0xFAE;
"11642
[; ;pic18f46k22.h: 11642: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f46k22.h: 11644: extern volatile unsigned char RC1REG @ 0xFAE;
"11646
[; ;pic18f46k22.h: 11646: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f46k22.h: 11649: typedef union {
[; ;pic18f46k22.h: 11650: struct {
[; ;pic18f46k22.h: 11651: unsigned RC1REG :8;
[; ;pic18f46k22.h: 11652: };
[; ;pic18f46k22.h: 11653: struct {
[; ;pic18f46k22.h: 11654: unsigned RCREG :8;
[; ;pic18f46k22.h: 11655: };
[; ;pic18f46k22.h: 11656: } RCREG1bits_t;
[; ;pic18f46k22.h: 11657: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f46k22.h: 11670: typedef union {
[; ;pic18f46k22.h: 11671: struct {
[; ;pic18f46k22.h: 11672: unsigned RC1REG :8;
[; ;pic18f46k22.h: 11673: };
[; ;pic18f46k22.h: 11674: struct {
[; ;pic18f46k22.h: 11675: unsigned RCREG :8;
[; ;pic18f46k22.h: 11676: };
[; ;pic18f46k22.h: 11677: } RCREGbits_t;
[; ;pic18f46k22.h: 11678: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f46k22.h: 11690: typedef union {
[; ;pic18f46k22.h: 11691: struct {
[; ;pic18f46k22.h: 11692: unsigned RC1REG :8;
[; ;pic18f46k22.h: 11693: };
[; ;pic18f46k22.h: 11694: struct {
[; ;pic18f46k22.h: 11695: unsigned RCREG :8;
[; ;pic18f46k22.h: 11696: };
[; ;pic18f46k22.h: 11697: } RC1REGbits_t;
[; ;pic18f46k22.h: 11698: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f46k22.h: 11712: extern volatile unsigned char SPBRG1 @ 0xFAF;
"11714
[; ;pic18f46k22.h: 11714: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f46k22.h: 11717: extern volatile unsigned char SPBRG @ 0xFAF;
"11719
[; ;pic18f46k22.h: 11719: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f46k22.h: 11721: extern volatile unsigned char SP1BRG @ 0xFAF;
"11723
[; ;pic18f46k22.h: 11723: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f46k22.h: 11726: typedef union {
[; ;pic18f46k22.h: 11727: struct {
[; ;pic18f46k22.h: 11728: unsigned SP1BRG :8;
[; ;pic18f46k22.h: 11729: };
[; ;pic18f46k22.h: 11730: struct {
[; ;pic18f46k22.h: 11731: unsigned SPBRG :8;
[; ;pic18f46k22.h: 11732: };
[; ;pic18f46k22.h: 11733: } SPBRG1bits_t;
[; ;pic18f46k22.h: 11734: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f46k22.h: 11747: typedef union {
[; ;pic18f46k22.h: 11748: struct {
[; ;pic18f46k22.h: 11749: unsigned SP1BRG :8;
[; ;pic18f46k22.h: 11750: };
[; ;pic18f46k22.h: 11751: struct {
[; ;pic18f46k22.h: 11752: unsigned SPBRG :8;
[; ;pic18f46k22.h: 11753: };
[; ;pic18f46k22.h: 11754: } SPBRGbits_t;
[; ;pic18f46k22.h: 11755: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f46k22.h: 11767: typedef union {
[; ;pic18f46k22.h: 11768: struct {
[; ;pic18f46k22.h: 11769: unsigned SP1BRG :8;
[; ;pic18f46k22.h: 11770: };
[; ;pic18f46k22.h: 11771: struct {
[; ;pic18f46k22.h: 11772: unsigned SPBRG :8;
[; ;pic18f46k22.h: 11773: };
[; ;pic18f46k22.h: 11774: } SP1BRGbits_t;
[; ;pic18f46k22.h: 11775: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f46k22.h: 11789: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"11791
[; ;pic18f46k22.h: 11791: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f46k22.h: 11794: extern volatile unsigned char SPBRGH @ 0xFB0;
"11796
[; ;pic18f46k22.h: 11796: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f46k22.h: 11798: extern volatile unsigned char SP1BRGH @ 0xFB0;
"11800
[; ;pic18f46k22.h: 11800: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f46k22.h: 11803: typedef union {
[; ;pic18f46k22.h: 11804: struct {
[; ;pic18f46k22.h: 11805: unsigned SP1BRGH :8;
[; ;pic18f46k22.h: 11806: };
[; ;pic18f46k22.h: 11807: struct {
[; ;pic18f46k22.h: 11808: unsigned SPBRGH :8;
[; ;pic18f46k22.h: 11809: };
[; ;pic18f46k22.h: 11810: } SPBRGH1bits_t;
[; ;pic18f46k22.h: 11811: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f46k22.h: 11824: typedef union {
[; ;pic18f46k22.h: 11825: struct {
[; ;pic18f46k22.h: 11826: unsigned SP1BRGH :8;
[; ;pic18f46k22.h: 11827: };
[; ;pic18f46k22.h: 11828: struct {
[; ;pic18f46k22.h: 11829: unsigned SPBRGH :8;
[; ;pic18f46k22.h: 11830: };
[; ;pic18f46k22.h: 11831: } SPBRGHbits_t;
[; ;pic18f46k22.h: 11832: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f46k22.h: 11844: typedef union {
[; ;pic18f46k22.h: 11845: struct {
[; ;pic18f46k22.h: 11846: unsigned SP1BRGH :8;
[; ;pic18f46k22.h: 11847: };
[; ;pic18f46k22.h: 11848: struct {
[; ;pic18f46k22.h: 11849: unsigned SPBRGH :8;
[; ;pic18f46k22.h: 11850: };
[; ;pic18f46k22.h: 11851: } SP1BRGHbits_t;
[; ;pic18f46k22.h: 11852: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f46k22.h: 11866: extern volatile unsigned char T3CON @ 0xFB1;
"11868
[; ;pic18f46k22.h: 11868: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f46k22.h: 11871: typedef union {
[; ;pic18f46k22.h: 11872: struct {
[; ;pic18f46k22.h: 11873: unsigned :2;
[; ;pic18f46k22.h: 11874: unsigned NOT_T3SYNC :1;
[; ;pic18f46k22.h: 11875: };
[; ;pic18f46k22.h: 11876: struct {
[; ;pic18f46k22.h: 11877: unsigned TMR3ON :1;
[; ;pic18f46k22.h: 11878: unsigned T3RD16 :1;
[; ;pic18f46k22.h: 11879: unsigned nT3SYNC :1;
[; ;pic18f46k22.h: 11880: unsigned T3SOSCEN :1;
[; ;pic18f46k22.h: 11881: unsigned T3CKPS :2;
[; ;pic18f46k22.h: 11882: unsigned TMR3CS :2;
[; ;pic18f46k22.h: 11883: };
[; ;pic18f46k22.h: 11884: struct {
[; ;pic18f46k22.h: 11885: unsigned :3;
[; ;pic18f46k22.h: 11886: unsigned T3OSCEN :1;
[; ;pic18f46k22.h: 11887: unsigned T3CKPS0 :1;
[; ;pic18f46k22.h: 11888: unsigned T3CKPS1 :1;
[; ;pic18f46k22.h: 11889: unsigned TMR3CS0 :1;
[; ;pic18f46k22.h: 11890: unsigned TMR3CS1 :1;
[; ;pic18f46k22.h: 11891: };
[; ;pic18f46k22.h: 11892: struct {
[; ;pic18f46k22.h: 11893: unsigned :7;
[; ;pic18f46k22.h: 11894: unsigned RD163 :1;
[; ;pic18f46k22.h: 11895: };
[; ;pic18f46k22.h: 11896: struct {
[; ;pic18f46k22.h: 11897: unsigned :3;
[; ;pic18f46k22.h: 11898: unsigned SOSCEN3 :1;
[; ;pic18f46k22.h: 11899: };
[; ;pic18f46k22.h: 11900: } T3CONbits_t;
[; ;pic18f46k22.h: 11901: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f46k22.h: 11975: extern volatile unsigned short TMR3 @ 0xFB2;
"11977
[; ;pic18f46k22.h: 11977: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f46k22.h: 11981: extern volatile unsigned char TMR3L @ 0xFB2;
"11983
[; ;pic18f46k22.h: 11983: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f46k22.h: 11986: typedef union {
[; ;pic18f46k22.h: 11987: struct {
[; ;pic18f46k22.h: 11988: unsigned TMR3L :8;
[; ;pic18f46k22.h: 11989: };
[; ;pic18f46k22.h: 11990: } TMR3Lbits_t;
[; ;pic18f46k22.h: 11991: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f46k22.h: 12000: extern volatile unsigned char TMR3H @ 0xFB3;
"12002
[; ;pic18f46k22.h: 12002: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f46k22.h: 12005: typedef union {
[; ;pic18f46k22.h: 12006: struct {
[; ;pic18f46k22.h: 12007: unsigned TMR3H :8;
[; ;pic18f46k22.h: 12008: };
[; ;pic18f46k22.h: 12009: } TMR3Hbits_t;
[; ;pic18f46k22.h: 12010: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f46k22.h: 12019: extern volatile unsigned char T3GCON @ 0xFB4;
"12021
[; ;pic18f46k22.h: 12021: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f46k22.h: 12024: typedef union {
[; ;pic18f46k22.h: 12025: struct {
[; ;pic18f46k22.h: 12026: unsigned :3;
[; ;pic18f46k22.h: 12027: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f46k22.h: 12028: };
[; ;pic18f46k22.h: 12029: struct {
[; ;pic18f46k22.h: 12030: unsigned T3GSS :2;
[; ;pic18f46k22.h: 12031: unsigned T3GVAL :1;
[; ;pic18f46k22.h: 12032: unsigned T3GGO_nDONE :1;
[; ;pic18f46k22.h: 12033: unsigned T3GSPM :1;
[; ;pic18f46k22.h: 12034: unsigned T3GTM :1;
[; ;pic18f46k22.h: 12035: unsigned T3GPOL :1;
[; ;pic18f46k22.h: 12036: unsigned TMR3GE :1;
[; ;pic18f46k22.h: 12037: };
[; ;pic18f46k22.h: 12038: struct {
[; ;pic18f46k22.h: 12039: unsigned T3GSS0 :1;
[; ;pic18f46k22.h: 12040: unsigned T3GSS1 :1;
[; ;pic18f46k22.h: 12041: unsigned :1;
[; ;pic18f46k22.h: 12042: unsigned T3G_DONE :1;
[; ;pic18f46k22.h: 12043: };
[; ;pic18f46k22.h: 12044: struct {
[; ;pic18f46k22.h: 12045: unsigned :3;
[; ;pic18f46k22.h: 12046: unsigned T3GGO :1;
[; ;pic18f46k22.h: 12047: };
[; ;pic18f46k22.h: 12048: } T3GCONbits_t;
[; ;pic18f46k22.h: 12049: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f46k22.h: 12113: extern volatile unsigned char ECCP1AS @ 0xFB6;
"12115
[; ;pic18f46k22.h: 12115: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f46k22.h: 12118: extern volatile unsigned char ECCPAS @ 0xFB6;
"12120
[; ;pic18f46k22.h: 12120: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f46k22.h: 12123: typedef union {
[; ;pic18f46k22.h: 12124: struct {
[; ;pic18f46k22.h: 12125: unsigned P1SSBD :2;
[; ;pic18f46k22.h: 12126: unsigned P1SSAC :2;
[; ;pic18f46k22.h: 12127: unsigned CCP1AS :3;
[; ;pic18f46k22.h: 12128: unsigned CCP1ASE :1;
[; ;pic18f46k22.h: 12129: };
[; ;pic18f46k22.h: 12130: struct {
[; ;pic18f46k22.h: 12131: unsigned P1SSBD0 :1;
[; ;pic18f46k22.h: 12132: unsigned P1SSBD1 :1;
[; ;pic18f46k22.h: 12133: unsigned P1SSAC0 :1;
[; ;pic18f46k22.h: 12134: unsigned P1SSAC1 :1;
[; ;pic18f46k22.h: 12135: unsigned CCP1AS0 :1;
[; ;pic18f46k22.h: 12136: unsigned CCP1AS1 :1;
[; ;pic18f46k22.h: 12137: unsigned CCP1AS2 :1;
[; ;pic18f46k22.h: 12138: };
[; ;pic18f46k22.h: 12139: struct {
[; ;pic18f46k22.h: 12140: unsigned PSS1BD :2;
[; ;pic18f46k22.h: 12141: unsigned PSS1AC :2;
[; ;pic18f46k22.h: 12142: };
[; ;pic18f46k22.h: 12143: struct {
[; ;pic18f46k22.h: 12144: unsigned PSS1BD0 :1;
[; ;pic18f46k22.h: 12145: unsigned PSS1BD1 :1;
[; ;pic18f46k22.h: 12146: unsigned PSS1AC0 :1;
[; ;pic18f46k22.h: 12147: unsigned PSS1AC1 :1;
[; ;pic18f46k22.h: 12148: };
[; ;pic18f46k22.h: 12149: struct {
[; ;pic18f46k22.h: 12150: unsigned PSSBD :2;
[; ;pic18f46k22.h: 12151: unsigned PSSAC :2;
[; ;pic18f46k22.h: 12152: unsigned ECCPAS :3;
[; ;pic18f46k22.h: 12153: unsigned ECCPASE :1;
[; ;pic18f46k22.h: 12154: };
[; ;pic18f46k22.h: 12155: struct {
[; ;pic18f46k22.h: 12156: unsigned PSSBD0 :1;
[; ;pic18f46k22.h: 12157: unsigned PSSBD1 :1;
[; ;pic18f46k22.h: 12158: unsigned PSSAC0 :1;
[; ;pic18f46k22.h: 12159: unsigned PSSAC1 :1;
[; ;pic18f46k22.h: 12160: unsigned ECCPAS0 :1;
[; ;pic18f46k22.h: 12161: unsigned ECCPAS1 :1;
[; ;pic18f46k22.h: 12162: unsigned ECCPAS2 :1;
[; ;pic18f46k22.h: 12163: };
[; ;pic18f46k22.h: 12164: } ECCP1ASbits_t;
[; ;pic18f46k22.h: 12165: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f46k22.h: 12308: typedef union {
[; ;pic18f46k22.h: 12309: struct {
[; ;pic18f46k22.h: 12310: unsigned P1SSBD :2;
[; ;pic18f46k22.h: 12311: unsigned P1SSAC :2;
[; ;pic18f46k22.h: 12312: unsigned CCP1AS :3;
[; ;pic18f46k22.h: 12313: unsigned CCP1ASE :1;
[; ;pic18f46k22.h: 12314: };
[; ;pic18f46k22.h: 12315: struct {
[; ;pic18f46k22.h: 12316: unsigned P1SSBD0 :1;
[; ;pic18f46k22.h: 12317: unsigned P1SSBD1 :1;
[; ;pic18f46k22.h: 12318: unsigned P1SSAC0 :1;
[; ;pic18f46k22.h: 12319: unsigned P1SSAC1 :1;
[; ;pic18f46k22.h: 12320: unsigned CCP1AS0 :1;
[; ;pic18f46k22.h: 12321: unsigned CCP1AS1 :1;
[; ;pic18f46k22.h: 12322: unsigned CCP1AS2 :1;
[; ;pic18f46k22.h: 12323: };
[; ;pic18f46k22.h: 12324: struct {
[; ;pic18f46k22.h: 12325: unsigned PSS1BD :2;
[; ;pic18f46k22.h: 12326: unsigned PSS1AC :2;
[; ;pic18f46k22.h: 12327: };
[; ;pic18f46k22.h: 12328: struct {
[; ;pic18f46k22.h: 12329: unsigned PSS1BD0 :1;
[; ;pic18f46k22.h: 12330: unsigned PSS1BD1 :1;
[; ;pic18f46k22.h: 12331: unsigned PSS1AC0 :1;
[; ;pic18f46k22.h: 12332: unsigned PSS1AC1 :1;
[; ;pic18f46k22.h: 12333: };
[; ;pic18f46k22.h: 12334: struct {
[; ;pic18f46k22.h: 12335: unsigned PSSBD :2;
[; ;pic18f46k22.h: 12336: unsigned PSSAC :2;
[; ;pic18f46k22.h: 12337: unsigned ECCPAS :3;
[; ;pic18f46k22.h: 12338: unsigned ECCPASE :1;
[; ;pic18f46k22.h: 12339: };
[; ;pic18f46k22.h: 12340: struct {
[; ;pic18f46k22.h: 12341: unsigned PSSBD0 :1;
[; ;pic18f46k22.h: 12342: unsigned PSSBD1 :1;
[; ;pic18f46k22.h: 12343: unsigned PSSAC0 :1;
[; ;pic18f46k22.h: 12344: unsigned PSSAC1 :1;
[; ;pic18f46k22.h: 12345: unsigned ECCPAS0 :1;
[; ;pic18f46k22.h: 12346: unsigned ECCPAS1 :1;
[; ;pic18f46k22.h: 12347: unsigned ECCPAS2 :1;
[; ;pic18f46k22.h: 12348: };
[; ;pic18f46k22.h: 12349: } ECCPASbits_t;
[; ;pic18f46k22.h: 12350: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f46k22.h: 12494: extern volatile unsigned char PWM1CON @ 0xFB7;
"12496
[; ;pic18f46k22.h: 12496: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f46k22.h: 12499: extern volatile unsigned char PWMCON @ 0xFB7;
"12501
[; ;pic18f46k22.h: 12501: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f46k22.h: 12504: typedef union {
[; ;pic18f46k22.h: 12505: struct {
[; ;pic18f46k22.h: 12506: unsigned P1DC :7;
[; ;pic18f46k22.h: 12507: unsigned P1RSEN :1;
[; ;pic18f46k22.h: 12508: };
[; ;pic18f46k22.h: 12509: struct {
[; ;pic18f46k22.h: 12510: unsigned P1DC0 :1;
[; ;pic18f46k22.h: 12511: unsigned P1DC1 :1;
[; ;pic18f46k22.h: 12512: unsigned P1DC2 :1;
[; ;pic18f46k22.h: 12513: unsigned P1DC3 :1;
[; ;pic18f46k22.h: 12514: unsigned P1DC4 :1;
[; ;pic18f46k22.h: 12515: unsigned P1DC5 :1;
[; ;pic18f46k22.h: 12516: unsigned P1DC6 :1;
[; ;pic18f46k22.h: 12517: };
[; ;pic18f46k22.h: 12518: struct {
[; ;pic18f46k22.h: 12519: unsigned PDC :7;
[; ;pic18f46k22.h: 12520: unsigned PRSEN :1;
[; ;pic18f46k22.h: 12521: };
[; ;pic18f46k22.h: 12522: struct {
[; ;pic18f46k22.h: 12523: unsigned PDC0 :1;
[; ;pic18f46k22.h: 12524: unsigned PDC1 :1;
[; ;pic18f46k22.h: 12525: unsigned PDC2 :1;
[; ;pic18f46k22.h: 12526: unsigned PDC3 :1;
[; ;pic18f46k22.h: 12527: unsigned PDC4 :1;
[; ;pic18f46k22.h: 12528: unsigned PDC5 :1;
[; ;pic18f46k22.h: 12529: unsigned PDC6 :1;
[; ;pic18f46k22.h: 12530: };
[; ;pic18f46k22.h: 12531: } PWM1CONbits_t;
[; ;pic18f46k22.h: 12532: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f46k22.h: 12625: typedef union {
[; ;pic18f46k22.h: 12626: struct {
[; ;pic18f46k22.h: 12627: unsigned P1DC :7;
[; ;pic18f46k22.h: 12628: unsigned P1RSEN :1;
[; ;pic18f46k22.h: 12629: };
[; ;pic18f46k22.h: 12630: struct {
[; ;pic18f46k22.h: 12631: unsigned P1DC0 :1;
[; ;pic18f46k22.h: 12632: unsigned P1DC1 :1;
[; ;pic18f46k22.h: 12633: unsigned P1DC2 :1;
[; ;pic18f46k22.h: 12634: unsigned P1DC3 :1;
[; ;pic18f46k22.h: 12635: unsigned P1DC4 :1;
[; ;pic18f46k22.h: 12636: unsigned P1DC5 :1;
[; ;pic18f46k22.h: 12637: unsigned P1DC6 :1;
[; ;pic18f46k22.h: 12638: };
[; ;pic18f46k22.h: 12639: struct {
[; ;pic18f46k22.h: 12640: unsigned PDC :7;
[; ;pic18f46k22.h: 12641: unsigned PRSEN :1;
[; ;pic18f46k22.h: 12642: };
[; ;pic18f46k22.h: 12643: struct {
[; ;pic18f46k22.h: 12644: unsigned PDC0 :1;
[; ;pic18f46k22.h: 12645: unsigned PDC1 :1;
[; ;pic18f46k22.h: 12646: unsigned PDC2 :1;
[; ;pic18f46k22.h: 12647: unsigned PDC3 :1;
[; ;pic18f46k22.h: 12648: unsigned PDC4 :1;
[; ;pic18f46k22.h: 12649: unsigned PDC5 :1;
[; ;pic18f46k22.h: 12650: unsigned PDC6 :1;
[; ;pic18f46k22.h: 12651: };
[; ;pic18f46k22.h: 12652: } PWMCONbits_t;
[; ;pic18f46k22.h: 12653: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f46k22.h: 12747: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"12749
[; ;pic18f46k22.h: 12749: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f46k22.h: 12752: extern volatile unsigned char BAUDCON @ 0xFB8;
"12754
[; ;pic18f46k22.h: 12754: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f46k22.h: 12756: extern volatile unsigned char BAUDCTL @ 0xFB8;
"12758
[; ;pic18f46k22.h: 12758: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f46k22.h: 12760: extern volatile unsigned char BAUD1CON @ 0xFB8;
"12762
[; ;pic18f46k22.h: 12762: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f46k22.h: 12765: typedef union {
[; ;pic18f46k22.h: 12766: struct {
[; ;pic18f46k22.h: 12767: unsigned ABDEN :1;
[; ;pic18f46k22.h: 12768: unsigned WUE :1;
[; ;pic18f46k22.h: 12769: unsigned :1;
[; ;pic18f46k22.h: 12770: unsigned BRG16 :1;
[; ;pic18f46k22.h: 12771: unsigned CKTXP :1;
[; ;pic18f46k22.h: 12772: unsigned DTRXP :1;
[; ;pic18f46k22.h: 12773: unsigned RCIDL :1;
[; ;pic18f46k22.h: 12774: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 12775: };
[; ;pic18f46k22.h: 12776: struct {
[; ;pic18f46k22.h: 12777: unsigned :4;
[; ;pic18f46k22.h: 12778: unsigned SCKP :1;
[; ;pic18f46k22.h: 12779: };
[; ;pic18f46k22.h: 12780: struct {
[; ;pic18f46k22.h: 12781: unsigned ABDEN1 :1;
[; ;pic18f46k22.h: 12782: };
[; ;pic18f46k22.h: 12783: struct {
[; ;pic18f46k22.h: 12784: unsigned :7;
[; ;pic18f46k22.h: 12785: unsigned ABDOVF1 :1;
[; ;pic18f46k22.h: 12786: };
[; ;pic18f46k22.h: 12787: struct {
[; ;pic18f46k22.h: 12788: unsigned :3;
[; ;pic18f46k22.h: 12789: unsigned BRG161 :1;
[; ;pic18f46k22.h: 12790: };
[; ;pic18f46k22.h: 12791: struct {
[; ;pic18f46k22.h: 12792: unsigned :5;
[; ;pic18f46k22.h: 12793: unsigned DTRXP1 :1;
[; ;pic18f46k22.h: 12794: };
[; ;pic18f46k22.h: 12795: struct {
[; ;pic18f46k22.h: 12796: unsigned :6;
[; ;pic18f46k22.h: 12797: unsigned RCIDL1 :1;
[; ;pic18f46k22.h: 12798: };
[; ;pic18f46k22.h: 12799: struct {
[; ;pic18f46k22.h: 12800: unsigned :6;
[; ;pic18f46k22.h: 12801: unsigned RCMT :1;
[; ;pic18f46k22.h: 12802: };
[; ;pic18f46k22.h: 12803: struct {
[; ;pic18f46k22.h: 12804: unsigned :6;
[; ;pic18f46k22.h: 12805: unsigned RCMT1 :1;
[; ;pic18f46k22.h: 12806: };
[; ;pic18f46k22.h: 12807: struct {
[; ;pic18f46k22.h: 12808: unsigned :5;
[; ;pic18f46k22.h: 12809: unsigned RXDTP :1;
[; ;pic18f46k22.h: 12810: };
[; ;pic18f46k22.h: 12811: struct {
[; ;pic18f46k22.h: 12812: unsigned :5;
[; ;pic18f46k22.h: 12813: unsigned RXDTP1 :1;
[; ;pic18f46k22.h: 12814: };
[; ;pic18f46k22.h: 12815: struct {
[; ;pic18f46k22.h: 12816: unsigned :4;
[; ;pic18f46k22.h: 12817: unsigned SCKP1 :1;
[; ;pic18f46k22.h: 12818: };
[; ;pic18f46k22.h: 12819: struct {
[; ;pic18f46k22.h: 12820: unsigned :4;
[; ;pic18f46k22.h: 12821: unsigned TXCKP :1;
[; ;pic18f46k22.h: 12822: };
[; ;pic18f46k22.h: 12823: struct {
[; ;pic18f46k22.h: 12824: unsigned :4;
[; ;pic18f46k22.h: 12825: unsigned TXCKP1 :1;
[; ;pic18f46k22.h: 12826: };
[; ;pic18f46k22.h: 12827: struct {
[; ;pic18f46k22.h: 12828: unsigned :1;
[; ;pic18f46k22.h: 12829: unsigned WUE1 :1;
[; ;pic18f46k22.h: 12830: };
[; ;pic18f46k22.h: 12831: struct {
[; ;pic18f46k22.h: 12832: unsigned :5;
[; ;pic18f46k22.h: 12833: unsigned RXCKP :1;
[; ;pic18f46k22.h: 12834: };
[; ;pic18f46k22.h: 12835: struct {
[; ;pic18f46k22.h: 12836: unsigned :1;
[; ;pic18f46k22.h: 12837: unsigned W4E :1;
[; ;pic18f46k22.h: 12838: };
[; ;pic18f46k22.h: 12839: } BAUDCON1bits_t;
[; ;pic18f46k22.h: 12840: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f46k22.h: 12958: typedef union {
[; ;pic18f46k22.h: 12959: struct {
[; ;pic18f46k22.h: 12960: unsigned ABDEN :1;
[; ;pic18f46k22.h: 12961: unsigned WUE :1;
[; ;pic18f46k22.h: 12962: unsigned :1;
[; ;pic18f46k22.h: 12963: unsigned BRG16 :1;
[; ;pic18f46k22.h: 12964: unsigned CKTXP :1;
[; ;pic18f46k22.h: 12965: unsigned DTRXP :1;
[; ;pic18f46k22.h: 12966: unsigned RCIDL :1;
[; ;pic18f46k22.h: 12967: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 12968: };
[; ;pic18f46k22.h: 12969: struct {
[; ;pic18f46k22.h: 12970: unsigned :4;
[; ;pic18f46k22.h: 12971: unsigned SCKP :1;
[; ;pic18f46k22.h: 12972: };
[; ;pic18f46k22.h: 12973: struct {
[; ;pic18f46k22.h: 12974: unsigned ABDEN1 :1;
[; ;pic18f46k22.h: 12975: };
[; ;pic18f46k22.h: 12976: struct {
[; ;pic18f46k22.h: 12977: unsigned :7;
[; ;pic18f46k22.h: 12978: unsigned ABDOVF1 :1;
[; ;pic18f46k22.h: 12979: };
[; ;pic18f46k22.h: 12980: struct {
[; ;pic18f46k22.h: 12981: unsigned :3;
[; ;pic18f46k22.h: 12982: unsigned BRG161 :1;
[; ;pic18f46k22.h: 12983: };
[; ;pic18f46k22.h: 12984: struct {
[; ;pic18f46k22.h: 12985: unsigned :5;
[; ;pic18f46k22.h: 12986: unsigned DTRXP1 :1;
[; ;pic18f46k22.h: 12987: };
[; ;pic18f46k22.h: 12988: struct {
[; ;pic18f46k22.h: 12989: unsigned :6;
[; ;pic18f46k22.h: 12990: unsigned RCIDL1 :1;
[; ;pic18f46k22.h: 12991: };
[; ;pic18f46k22.h: 12992: struct {
[; ;pic18f46k22.h: 12993: unsigned :6;
[; ;pic18f46k22.h: 12994: unsigned RCMT :1;
[; ;pic18f46k22.h: 12995: };
[; ;pic18f46k22.h: 12996: struct {
[; ;pic18f46k22.h: 12997: unsigned :6;
[; ;pic18f46k22.h: 12998: unsigned RCMT1 :1;
[; ;pic18f46k22.h: 12999: };
[; ;pic18f46k22.h: 13000: struct {
[; ;pic18f46k22.h: 13001: unsigned :5;
[; ;pic18f46k22.h: 13002: unsigned RXDTP :1;
[; ;pic18f46k22.h: 13003: };
[; ;pic18f46k22.h: 13004: struct {
[; ;pic18f46k22.h: 13005: unsigned :5;
[; ;pic18f46k22.h: 13006: unsigned RXDTP1 :1;
[; ;pic18f46k22.h: 13007: };
[; ;pic18f46k22.h: 13008: struct {
[; ;pic18f46k22.h: 13009: unsigned :4;
[; ;pic18f46k22.h: 13010: unsigned SCKP1 :1;
[; ;pic18f46k22.h: 13011: };
[; ;pic18f46k22.h: 13012: struct {
[; ;pic18f46k22.h: 13013: unsigned :4;
[; ;pic18f46k22.h: 13014: unsigned TXCKP :1;
[; ;pic18f46k22.h: 13015: };
[; ;pic18f46k22.h: 13016: struct {
[; ;pic18f46k22.h: 13017: unsigned :4;
[; ;pic18f46k22.h: 13018: unsigned TXCKP1 :1;
[; ;pic18f46k22.h: 13019: };
[; ;pic18f46k22.h: 13020: struct {
[; ;pic18f46k22.h: 13021: unsigned :1;
[; ;pic18f46k22.h: 13022: unsigned WUE1 :1;
[; ;pic18f46k22.h: 13023: };
[; ;pic18f46k22.h: 13024: struct {
[; ;pic18f46k22.h: 13025: unsigned :5;
[; ;pic18f46k22.h: 13026: unsigned RXCKP :1;
[; ;pic18f46k22.h: 13027: };
[; ;pic18f46k22.h: 13028: struct {
[; ;pic18f46k22.h: 13029: unsigned :1;
[; ;pic18f46k22.h: 13030: unsigned W4E :1;
[; ;pic18f46k22.h: 13031: };
[; ;pic18f46k22.h: 13032: } BAUDCONbits_t;
[; ;pic18f46k22.h: 13033: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f46k22.h: 13150: typedef union {
[; ;pic18f46k22.h: 13151: struct {
[; ;pic18f46k22.h: 13152: unsigned ABDEN :1;
[; ;pic18f46k22.h: 13153: unsigned WUE :1;
[; ;pic18f46k22.h: 13154: unsigned :1;
[; ;pic18f46k22.h: 13155: unsigned BRG16 :1;
[; ;pic18f46k22.h: 13156: unsigned CKTXP :1;
[; ;pic18f46k22.h: 13157: unsigned DTRXP :1;
[; ;pic18f46k22.h: 13158: unsigned RCIDL :1;
[; ;pic18f46k22.h: 13159: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 13160: };
[; ;pic18f46k22.h: 13161: struct {
[; ;pic18f46k22.h: 13162: unsigned :4;
[; ;pic18f46k22.h: 13163: unsigned SCKP :1;
[; ;pic18f46k22.h: 13164: };
[; ;pic18f46k22.h: 13165: struct {
[; ;pic18f46k22.h: 13166: unsigned ABDEN1 :1;
[; ;pic18f46k22.h: 13167: };
[; ;pic18f46k22.h: 13168: struct {
[; ;pic18f46k22.h: 13169: unsigned :7;
[; ;pic18f46k22.h: 13170: unsigned ABDOVF1 :1;
[; ;pic18f46k22.h: 13171: };
[; ;pic18f46k22.h: 13172: struct {
[; ;pic18f46k22.h: 13173: unsigned :3;
[; ;pic18f46k22.h: 13174: unsigned BRG161 :1;
[; ;pic18f46k22.h: 13175: };
[; ;pic18f46k22.h: 13176: struct {
[; ;pic18f46k22.h: 13177: unsigned :5;
[; ;pic18f46k22.h: 13178: unsigned DTRXP1 :1;
[; ;pic18f46k22.h: 13179: };
[; ;pic18f46k22.h: 13180: struct {
[; ;pic18f46k22.h: 13181: unsigned :6;
[; ;pic18f46k22.h: 13182: unsigned RCIDL1 :1;
[; ;pic18f46k22.h: 13183: };
[; ;pic18f46k22.h: 13184: struct {
[; ;pic18f46k22.h: 13185: unsigned :6;
[; ;pic18f46k22.h: 13186: unsigned RCMT :1;
[; ;pic18f46k22.h: 13187: };
[; ;pic18f46k22.h: 13188: struct {
[; ;pic18f46k22.h: 13189: unsigned :6;
[; ;pic18f46k22.h: 13190: unsigned RCMT1 :1;
[; ;pic18f46k22.h: 13191: };
[; ;pic18f46k22.h: 13192: struct {
[; ;pic18f46k22.h: 13193: unsigned :5;
[; ;pic18f46k22.h: 13194: unsigned RXDTP :1;
[; ;pic18f46k22.h: 13195: };
[; ;pic18f46k22.h: 13196: struct {
[; ;pic18f46k22.h: 13197: unsigned :5;
[; ;pic18f46k22.h: 13198: unsigned RXDTP1 :1;
[; ;pic18f46k22.h: 13199: };
[; ;pic18f46k22.h: 13200: struct {
[; ;pic18f46k22.h: 13201: unsigned :4;
[; ;pic18f46k22.h: 13202: unsigned SCKP1 :1;
[; ;pic18f46k22.h: 13203: };
[; ;pic18f46k22.h: 13204: struct {
[; ;pic18f46k22.h: 13205: unsigned :4;
[; ;pic18f46k22.h: 13206: unsigned TXCKP :1;
[; ;pic18f46k22.h: 13207: };
[; ;pic18f46k22.h: 13208: struct {
[; ;pic18f46k22.h: 13209: unsigned :4;
[; ;pic18f46k22.h: 13210: unsigned TXCKP1 :1;
[; ;pic18f46k22.h: 13211: };
[; ;pic18f46k22.h: 13212: struct {
[; ;pic18f46k22.h: 13213: unsigned :1;
[; ;pic18f46k22.h: 13214: unsigned WUE1 :1;
[; ;pic18f46k22.h: 13215: };
[; ;pic18f46k22.h: 13216: struct {
[; ;pic18f46k22.h: 13217: unsigned :5;
[; ;pic18f46k22.h: 13218: unsigned RXCKP :1;
[; ;pic18f46k22.h: 13219: };
[; ;pic18f46k22.h: 13220: struct {
[; ;pic18f46k22.h: 13221: unsigned :1;
[; ;pic18f46k22.h: 13222: unsigned W4E :1;
[; ;pic18f46k22.h: 13223: };
[; ;pic18f46k22.h: 13224: } BAUDCTLbits_t;
[; ;pic18f46k22.h: 13225: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f46k22.h: 13342: typedef union {
[; ;pic18f46k22.h: 13343: struct {
[; ;pic18f46k22.h: 13344: unsigned ABDEN :1;
[; ;pic18f46k22.h: 13345: unsigned WUE :1;
[; ;pic18f46k22.h: 13346: unsigned :1;
[; ;pic18f46k22.h: 13347: unsigned BRG16 :1;
[; ;pic18f46k22.h: 13348: unsigned CKTXP :1;
[; ;pic18f46k22.h: 13349: unsigned DTRXP :1;
[; ;pic18f46k22.h: 13350: unsigned RCIDL :1;
[; ;pic18f46k22.h: 13351: unsigned ABDOVF :1;
[; ;pic18f46k22.h: 13352: };
[; ;pic18f46k22.h: 13353: struct {
[; ;pic18f46k22.h: 13354: unsigned :4;
[; ;pic18f46k22.h: 13355: unsigned SCKP :1;
[; ;pic18f46k22.h: 13356: };
[; ;pic18f46k22.h: 13357: struct {
[; ;pic18f46k22.h: 13358: unsigned ABDEN1 :1;
[; ;pic18f46k22.h: 13359: };
[; ;pic18f46k22.h: 13360: struct {
[; ;pic18f46k22.h: 13361: unsigned :7;
[; ;pic18f46k22.h: 13362: unsigned ABDOVF1 :1;
[; ;pic18f46k22.h: 13363: };
[; ;pic18f46k22.h: 13364: struct {
[; ;pic18f46k22.h: 13365: unsigned :3;
[; ;pic18f46k22.h: 13366: unsigned BRG161 :1;
[; ;pic18f46k22.h: 13367: };
[; ;pic18f46k22.h: 13368: struct {
[; ;pic18f46k22.h: 13369: unsigned :5;
[; ;pic18f46k22.h: 13370: unsigned DTRXP1 :1;
[; ;pic18f46k22.h: 13371: };
[; ;pic18f46k22.h: 13372: struct {
[; ;pic18f46k22.h: 13373: unsigned :6;
[; ;pic18f46k22.h: 13374: unsigned RCIDL1 :1;
[; ;pic18f46k22.h: 13375: };
[; ;pic18f46k22.h: 13376: struct {
[; ;pic18f46k22.h: 13377: unsigned :6;
[; ;pic18f46k22.h: 13378: unsigned RCMT :1;
[; ;pic18f46k22.h: 13379: };
[; ;pic18f46k22.h: 13380: struct {
[; ;pic18f46k22.h: 13381: unsigned :6;
[; ;pic18f46k22.h: 13382: unsigned RCMT1 :1;
[; ;pic18f46k22.h: 13383: };
[; ;pic18f46k22.h: 13384: struct {
[; ;pic18f46k22.h: 13385: unsigned :5;
[; ;pic18f46k22.h: 13386: unsigned RXDTP :1;
[; ;pic18f46k22.h: 13387: };
[; ;pic18f46k22.h: 13388: struct {
[; ;pic18f46k22.h: 13389: unsigned :5;
[; ;pic18f46k22.h: 13390: unsigned RXDTP1 :1;
[; ;pic18f46k22.h: 13391: };
[; ;pic18f46k22.h: 13392: struct {
[; ;pic18f46k22.h: 13393: unsigned :4;
[; ;pic18f46k22.h: 13394: unsigned SCKP1 :1;
[; ;pic18f46k22.h: 13395: };
[; ;pic18f46k22.h: 13396: struct {
[; ;pic18f46k22.h: 13397: unsigned :4;
[; ;pic18f46k22.h: 13398: unsigned TXCKP :1;
[; ;pic18f46k22.h: 13399: };
[; ;pic18f46k22.h: 13400: struct {
[; ;pic18f46k22.h: 13401: unsigned :4;
[; ;pic18f46k22.h: 13402: unsigned TXCKP1 :1;
[; ;pic18f46k22.h: 13403: };
[; ;pic18f46k22.h: 13404: struct {
[; ;pic18f46k22.h: 13405: unsigned :1;
[; ;pic18f46k22.h: 13406: unsigned WUE1 :1;
[; ;pic18f46k22.h: 13407: };
[; ;pic18f46k22.h: 13408: struct {
[; ;pic18f46k22.h: 13409: unsigned :5;
[; ;pic18f46k22.h: 13410: unsigned RXCKP :1;
[; ;pic18f46k22.h: 13411: };
[; ;pic18f46k22.h: 13412: struct {
[; ;pic18f46k22.h: 13413: unsigned :1;
[; ;pic18f46k22.h: 13414: unsigned W4E :1;
[; ;pic18f46k22.h: 13415: };
[; ;pic18f46k22.h: 13416: } BAUD1CONbits_t;
[; ;pic18f46k22.h: 13417: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f46k22.h: 13536: extern volatile unsigned char PSTR1CON @ 0xFB9;
"13538
[; ;pic18f46k22.h: 13538: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f46k22.h: 13541: extern volatile unsigned char PSTRCON @ 0xFB9;
"13543
[; ;pic18f46k22.h: 13543: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f46k22.h: 13546: typedef union {
[; ;pic18f46k22.h: 13547: struct {
[; ;pic18f46k22.h: 13548: unsigned STR1A :1;
[; ;pic18f46k22.h: 13549: unsigned STR1B :1;
[; ;pic18f46k22.h: 13550: unsigned STR1C :1;
[; ;pic18f46k22.h: 13551: unsigned STR1D :1;
[; ;pic18f46k22.h: 13552: unsigned STR1SYNC :1;
[; ;pic18f46k22.h: 13553: };
[; ;pic18f46k22.h: 13554: struct {
[; ;pic18f46k22.h: 13555: unsigned STRA :1;
[; ;pic18f46k22.h: 13556: };
[; ;pic18f46k22.h: 13557: struct {
[; ;pic18f46k22.h: 13558: unsigned :1;
[; ;pic18f46k22.h: 13559: unsigned STRB :1;
[; ;pic18f46k22.h: 13560: };
[; ;pic18f46k22.h: 13561: struct {
[; ;pic18f46k22.h: 13562: unsigned :2;
[; ;pic18f46k22.h: 13563: unsigned STRC :1;
[; ;pic18f46k22.h: 13564: };
[; ;pic18f46k22.h: 13565: struct {
[; ;pic18f46k22.h: 13566: unsigned :3;
[; ;pic18f46k22.h: 13567: unsigned STRD :1;
[; ;pic18f46k22.h: 13568: };
[; ;pic18f46k22.h: 13569: struct {
[; ;pic18f46k22.h: 13570: unsigned :4;
[; ;pic18f46k22.h: 13571: unsigned STRSYNC :1;
[; ;pic18f46k22.h: 13572: };
[; ;pic18f46k22.h: 13573: } PSTR1CONbits_t;
[; ;pic18f46k22.h: 13574: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f46k22.h: 13627: typedef union {
[; ;pic18f46k22.h: 13628: struct {
[; ;pic18f46k22.h: 13629: unsigned STR1A :1;
[; ;pic18f46k22.h: 13630: unsigned STR1B :1;
[; ;pic18f46k22.h: 13631: unsigned STR1C :1;
[; ;pic18f46k22.h: 13632: unsigned STR1D :1;
[; ;pic18f46k22.h: 13633: unsigned STR1SYNC :1;
[; ;pic18f46k22.h: 13634: };
[; ;pic18f46k22.h: 13635: struct {
[; ;pic18f46k22.h: 13636: unsigned STRA :1;
[; ;pic18f46k22.h: 13637: };
[; ;pic18f46k22.h: 13638: struct {
[; ;pic18f46k22.h: 13639: unsigned :1;
[; ;pic18f46k22.h: 13640: unsigned STRB :1;
[; ;pic18f46k22.h: 13641: };
[; ;pic18f46k22.h: 13642: struct {
[; ;pic18f46k22.h: 13643: unsigned :2;
[; ;pic18f46k22.h: 13644: unsigned STRC :1;
[; ;pic18f46k22.h: 13645: };
[; ;pic18f46k22.h: 13646: struct {
[; ;pic18f46k22.h: 13647: unsigned :3;
[; ;pic18f46k22.h: 13648: unsigned STRD :1;
[; ;pic18f46k22.h: 13649: };
[; ;pic18f46k22.h: 13650: struct {
[; ;pic18f46k22.h: 13651: unsigned :4;
[; ;pic18f46k22.h: 13652: unsigned STRSYNC :1;
[; ;pic18f46k22.h: 13653: };
[; ;pic18f46k22.h: 13654: } PSTRCONbits_t;
[; ;pic18f46k22.h: 13655: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f46k22.h: 13709: extern volatile unsigned char T2CON @ 0xFBA;
"13711
[; ;pic18f46k22.h: 13711: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f46k22.h: 13714: typedef union {
[; ;pic18f46k22.h: 13715: struct {
[; ;pic18f46k22.h: 13716: unsigned T2CKPS :2;
[; ;pic18f46k22.h: 13717: unsigned TMR2ON :1;
[; ;pic18f46k22.h: 13718: unsigned T2OUTPS :4;
[; ;pic18f46k22.h: 13719: };
[; ;pic18f46k22.h: 13720: struct {
[; ;pic18f46k22.h: 13721: unsigned T2CKPS0 :1;
[; ;pic18f46k22.h: 13722: unsigned T2CKPS1 :1;
[; ;pic18f46k22.h: 13723: unsigned :1;
[; ;pic18f46k22.h: 13724: unsigned T2OUTPS0 :1;
[; ;pic18f46k22.h: 13725: unsigned T2OUTPS1 :1;
[; ;pic18f46k22.h: 13726: unsigned T2OUTPS2 :1;
[; ;pic18f46k22.h: 13727: unsigned T2OUTPS3 :1;
[; ;pic18f46k22.h: 13728: };
[; ;pic18f46k22.h: 13729: } T2CONbits_t;
[; ;pic18f46k22.h: 13730: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f46k22.h: 13779: extern volatile unsigned char PR2 @ 0xFBB;
"13781
[; ;pic18f46k22.h: 13781: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f46k22.h: 13784: typedef union {
[; ;pic18f46k22.h: 13785: struct {
[; ;pic18f46k22.h: 13786: unsigned PR2 :8;
[; ;pic18f46k22.h: 13787: };
[; ;pic18f46k22.h: 13788: } PR2bits_t;
[; ;pic18f46k22.h: 13789: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f46k22.h: 13798: extern volatile unsigned char TMR2 @ 0xFBC;
"13800
[; ;pic18f46k22.h: 13800: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f46k22.h: 13803: typedef union {
[; ;pic18f46k22.h: 13804: struct {
[; ;pic18f46k22.h: 13805: unsigned TMR2 :8;
[; ;pic18f46k22.h: 13806: };
[; ;pic18f46k22.h: 13807: } TMR2bits_t;
[; ;pic18f46k22.h: 13808: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f46k22.h: 13817: extern volatile unsigned char CCP1CON @ 0xFBD;
"13819
[; ;pic18f46k22.h: 13819: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f46k22.h: 13822: typedef union {
[; ;pic18f46k22.h: 13823: struct {
[; ;pic18f46k22.h: 13824: unsigned CCP1M :4;
[; ;pic18f46k22.h: 13825: unsigned DC1B :2;
[; ;pic18f46k22.h: 13826: unsigned P1M :2;
[; ;pic18f46k22.h: 13827: };
[; ;pic18f46k22.h: 13828: struct {
[; ;pic18f46k22.h: 13829: unsigned CCP1M0 :1;
[; ;pic18f46k22.h: 13830: unsigned CCP1M1 :1;
[; ;pic18f46k22.h: 13831: unsigned CCP1M2 :1;
[; ;pic18f46k22.h: 13832: unsigned CCP1M3 :1;
[; ;pic18f46k22.h: 13833: unsigned DC1B0 :1;
[; ;pic18f46k22.h: 13834: unsigned DC1B1 :1;
[; ;pic18f46k22.h: 13835: unsigned P1M0 :1;
[; ;pic18f46k22.h: 13836: unsigned P1M1 :1;
[; ;pic18f46k22.h: 13837: };
[; ;pic18f46k22.h: 13838: } CCP1CONbits_t;
[; ;pic18f46k22.h: 13839: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f46k22.h: 13898: extern volatile unsigned short CCPR1 @ 0xFBE;
"13900
[; ;pic18f46k22.h: 13900: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f46k22.h: 13904: extern volatile unsigned char CCPR1L @ 0xFBE;
"13906
[; ;pic18f46k22.h: 13906: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f46k22.h: 13909: typedef union {
[; ;pic18f46k22.h: 13910: struct {
[; ;pic18f46k22.h: 13911: unsigned CCPR1L :8;
[; ;pic18f46k22.h: 13912: };
[; ;pic18f46k22.h: 13913: } CCPR1Lbits_t;
[; ;pic18f46k22.h: 13914: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f46k22.h: 13923: extern volatile unsigned char CCPR1H @ 0xFBF;
"13925
[; ;pic18f46k22.h: 13925: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f46k22.h: 13928: typedef union {
[; ;pic18f46k22.h: 13929: struct {
[; ;pic18f46k22.h: 13930: unsigned CCPR1H :8;
[; ;pic18f46k22.h: 13931: };
[; ;pic18f46k22.h: 13932: } CCPR1Hbits_t;
[; ;pic18f46k22.h: 13933: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f46k22.h: 13942: extern volatile unsigned char ADCON2 @ 0xFC0;
"13944
[; ;pic18f46k22.h: 13944: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f46k22.h: 13947: typedef union {
[; ;pic18f46k22.h: 13948: struct {
[; ;pic18f46k22.h: 13949: unsigned ADCS :3;
[; ;pic18f46k22.h: 13950: unsigned ACQT :3;
[; ;pic18f46k22.h: 13951: unsigned :1;
[; ;pic18f46k22.h: 13952: unsigned ADFM :1;
[; ;pic18f46k22.h: 13953: };
[; ;pic18f46k22.h: 13954: struct {
[; ;pic18f46k22.h: 13955: unsigned ADCS0 :1;
[; ;pic18f46k22.h: 13956: unsigned ADCS1 :1;
[; ;pic18f46k22.h: 13957: unsigned ADCS2 :1;
[; ;pic18f46k22.h: 13958: unsigned ACQT0 :1;
[; ;pic18f46k22.h: 13959: unsigned ACQT1 :1;
[; ;pic18f46k22.h: 13960: unsigned ACQT2 :1;
[; ;pic18f46k22.h: 13961: };
[; ;pic18f46k22.h: 13962: } ADCON2bits_t;
[; ;pic18f46k22.h: 13963: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f46k22.h: 14012: extern volatile unsigned char ADCON1 @ 0xFC1;
"14014
[; ;pic18f46k22.h: 14014: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f46k22.h: 14017: typedef union {
[; ;pic18f46k22.h: 14018: struct {
[; ;pic18f46k22.h: 14019: unsigned NVCFG :2;
[; ;pic18f46k22.h: 14020: unsigned PVCFG :2;
[; ;pic18f46k22.h: 14021: unsigned :3;
[; ;pic18f46k22.h: 14022: unsigned TRIGSEL :1;
[; ;pic18f46k22.h: 14023: };
[; ;pic18f46k22.h: 14024: struct {
[; ;pic18f46k22.h: 14025: unsigned NVCFG0 :1;
[; ;pic18f46k22.h: 14026: unsigned NVCFG1 :1;
[; ;pic18f46k22.h: 14027: unsigned PVCFG0 :1;
[; ;pic18f46k22.h: 14028: unsigned PVCFG1 :1;
[; ;pic18f46k22.h: 14029: };
[; ;pic18f46k22.h: 14030: struct {
[; ;pic18f46k22.h: 14031: unsigned :3;
[; ;pic18f46k22.h: 14032: unsigned CHSN3 :1;
[; ;pic18f46k22.h: 14033: };
[; ;pic18f46k22.h: 14034: } ADCON1bits_t;
[; ;pic18f46k22.h: 14035: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f46k22.h: 14079: extern volatile unsigned char ADCON0 @ 0xFC2;
"14081
[; ;pic18f46k22.h: 14081: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f46k22.h: 14084: typedef union {
[; ;pic18f46k22.h: 14085: struct {
[; ;pic18f46k22.h: 14086: unsigned :1;
[; ;pic18f46k22.h: 14087: unsigned GO_NOT_DONE :1;
[; ;pic18f46k22.h: 14088: };
[; ;pic18f46k22.h: 14089: struct {
[; ;pic18f46k22.h: 14090: unsigned ADON :1;
[; ;pic18f46k22.h: 14091: unsigned GO_nDONE :1;
[; ;pic18f46k22.h: 14092: unsigned CHS :5;
[; ;pic18f46k22.h: 14093: };
[; ;pic18f46k22.h: 14094: struct {
[; ;pic18f46k22.h: 14095: unsigned :1;
[; ;pic18f46k22.h: 14096: unsigned GO :1;
[; ;pic18f46k22.h: 14097: unsigned CHS0 :1;
[; ;pic18f46k22.h: 14098: unsigned CHS1 :1;
[; ;pic18f46k22.h: 14099: unsigned CHS2 :1;
[; ;pic18f46k22.h: 14100: unsigned CHS3 :1;
[; ;pic18f46k22.h: 14101: unsigned CHS4 :1;
[; ;pic18f46k22.h: 14102: };
[; ;pic18f46k22.h: 14103: struct {
[; ;pic18f46k22.h: 14104: unsigned :1;
[; ;pic18f46k22.h: 14105: unsigned DONE :1;
[; ;pic18f46k22.h: 14106: };
[; ;pic18f46k22.h: 14107: struct {
[; ;pic18f46k22.h: 14108: unsigned :1;
[; ;pic18f46k22.h: 14109: unsigned NOT_DONE :1;
[; ;pic18f46k22.h: 14110: };
[; ;pic18f46k22.h: 14111: struct {
[; ;pic18f46k22.h: 14112: unsigned :1;
[; ;pic18f46k22.h: 14113: unsigned nDONE :1;
[; ;pic18f46k22.h: 14114: };
[; ;pic18f46k22.h: 14115: struct {
[; ;pic18f46k22.h: 14116: unsigned :1;
[; ;pic18f46k22.h: 14117: unsigned GO_DONE :1;
[; ;pic18f46k22.h: 14118: };
[; ;pic18f46k22.h: 14119: struct {
[; ;pic18f46k22.h: 14120: unsigned :1;
[; ;pic18f46k22.h: 14121: unsigned GODONE :1;
[; ;pic18f46k22.h: 14122: };
[; ;pic18f46k22.h: 14123: } ADCON0bits_t;
[; ;pic18f46k22.h: 14124: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f46k22.h: 14203: extern volatile unsigned short ADRES @ 0xFC3;
"14205
[; ;pic18f46k22.h: 14205: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f46k22.h: 14209: extern volatile unsigned char ADRESL @ 0xFC3;
"14211
[; ;pic18f46k22.h: 14211: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f46k22.h: 14214: typedef union {
[; ;pic18f46k22.h: 14215: struct {
[; ;pic18f46k22.h: 14216: unsigned ADRESL :8;
[; ;pic18f46k22.h: 14217: };
[; ;pic18f46k22.h: 14218: } ADRESLbits_t;
[; ;pic18f46k22.h: 14219: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f46k22.h: 14228: extern volatile unsigned char ADRESH @ 0xFC4;
"14230
[; ;pic18f46k22.h: 14230: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f46k22.h: 14233: typedef union {
[; ;pic18f46k22.h: 14234: struct {
[; ;pic18f46k22.h: 14235: unsigned ADRESH :8;
[; ;pic18f46k22.h: 14236: };
[; ;pic18f46k22.h: 14237: } ADRESHbits_t;
[; ;pic18f46k22.h: 14238: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f46k22.h: 14247: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"14249
[; ;pic18f46k22.h: 14249: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f46k22.h: 14252: extern volatile unsigned char SSPCON2 @ 0xFC5;
"14254
[; ;pic18f46k22.h: 14254: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f46k22.h: 14257: typedef union {
[; ;pic18f46k22.h: 14258: struct {
[; ;pic18f46k22.h: 14259: unsigned SEN :1;
[; ;pic18f46k22.h: 14260: unsigned RSEN :1;
[; ;pic18f46k22.h: 14261: unsigned PEN :1;
[; ;pic18f46k22.h: 14262: unsigned RCEN :1;
[; ;pic18f46k22.h: 14263: unsigned ACKEN :1;
[; ;pic18f46k22.h: 14264: unsigned ACKDT :1;
[; ;pic18f46k22.h: 14265: unsigned ACKSTAT :1;
[; ;pic18f46k22.h: 14266: unsigned GCEN :1;
[; ;pic18f46k22.h: 14267: };
[; ;pic18f46k22.h: 14268: struct {
[; ;pic18f46k22.h: 14269: unsigned :5;
[; ;pic18f46k22.h: 14270: unsigned ACKDT1 :1;
[; ;pic18f46k22.h: 14271: };
[; ;pic18f46k22.h: 14272: struct {
[; ;pic18f46k22.h: 14273: unsigned :4;
[; ;pic18f46k22.h: 14274: unsigned ACKEN1 :1;
[; ;pic18f46k22.h: 14275: };
[; ;pic18f46k22.h: 14276: struct {
[; ;pic18f46k22.h: 14277: unsigned :6;
[; ;pic18f46k22.h: 14278: unsigned ACKSTAT1 :1;
[; ;pic18f46k22.h: 14279: };
[; ;pic18f46k22.h: 14280: struct {
[; ;pic18f46k22.h: 14281: unsigned :1;
[; ;pic18f46k22.h: 14282: unsigned ADMSK1 :1;
[; ;pic18f46k22.h: 14283: };
[; ;pic18f46k22.h: 14284: struct {
[; ;pic18f46k22.h: 14285: unsigned :1;
[; ;pic18f46k22.h: 14286: unsigned ADMSK11 :1;
[; ;pic18f46k22.h: 14287: };
[; ;pic18f46k22.h: 14288: struct {
[; ;pic18f46k22.h: 14289: unsigned :2;
[; ;pic18f46k22.h: 14290: unsigned ADMSK2 :1;
[; ;pic18f46k22.h: 14291: };
[; ;pic18f46k22.h: 14292: struct {
[; ;pic18f46k22.h: 14293: unsigned :2;
[; ;pic18f46k22.h: 14294: unsigned ADMSK21 :1;
[; ;pic18f46k22.h: 14295: };
[; ;pic18f46k22.h: 14296: struct {
[; ;pic18f46k22.h: 14297: unsigned :3;
[; ;pic18f46k22.h: 14298: unsigned ADMSK3 :1;
[; ;pic18f46k22.h: 14299: };
[; ;pic18f46k22.h: 14300: struct {
[; ;pic18f46k22.h: 14301: unsigned :3;
[; ;pic18f46k22.h: 14302: unsigned ADMSK31 :1;
[; ;pic18f46k22.h: 14303: };
[; ;pic18f46k22.h: 14304: struct {
[; ;pic18f46k22.h: 14305: unsigned :4;
[; ;pic18f46k22.h: 14306: unsigned ADMSK4 :1;
[; ;pic18f46k22.h: 14307: };
[; ;pic18f46k22.h: 14308: struct {
[; ;pic18f46k22.h: 14309: unsigned :4;
[; ;pic18f46k22.h: 14310: unsigned ADMSK41 :1;
[; ;pic18f46k22.h: 14311: };
[; ;pic18f46k22.h: 14312: struct {
[; ;pic18f46k22.h: 14313: unsigned :5;
[; ;pic18f46k22.h: 14314: unsigned ADMSK5 :1;
[; ;pic18f46k22.h: 14315: };
[; ;pic18f46k22.h: 14316: struct {
[; ;pic18f46k22.h: 14317: unsigned :5;
[; ;pic18f46k22.h: 14318: unsigned ADMSK51 :1;
[; ;pic18f46k22.h: 14319: };
[; ;pic18f46k22.h: 14320: struct {
[; ;pic18f46k22.h: 14321: unsigned :7;
[; ;pic18f46k22.h: 14322: unsigned GCEN1 :1;
[; ;pic18f46k22.h: 14323: };
[; ;pic18f46k22.h: 14324: struct {
[; ;pic18f46k22.h: 14325: unsigned :2;
[; ;pic18f46k22.h: 14326: unsigned PEN1 :1;
[; ;pic18f46k22.h: 14327: };
[; ;pic18f46k22.h: 14328: struct {
[; ;pic18f46k22.h: 14329: unsigned :3;
[; ;pic18f46k22.h: 14330: unsigned RCEN1 :1;
[; ;pic18f46k22.h: 14331: };
[; ;pic18f46k22.h: 14332: struct {
[; ;pic18f46k22.h: 14333: unsigned :1;
[; ;pic18f46k22.h: 14334: unsigned RSEN1 :1;
[; ;pic18f46k22.h: 14335: };
[; ;pic18f46k22.h: 14336: struct {
[; ;pic18f46k22.h: 14337: unsigned SEN1 :1;
[; ;pic18f46k22.h: 14338: };
[; ;pic18f46k22.h: 14339: } SSP1CON2bits_t;
[; ;pic18f46k22.h: 14340: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f46k22.h: 14473: typedef union {
[; ;pic18f46k22.h: 14474: struct {
[; ;pic18f46k22.h: 14475: unsigned SEN :1;
[; ;pic18f46k22.h: 14476: unsigned RSEN :1;
[; ;pic18f46k22.h: 14477: unsigned PEN :1;
[; ;pic18f46k22.h: 14478: unsigned RCEN :1;
[; ;pic18f46k22.h: 14479: unsigned ACKEN :1;
[; ;pic18f46k22.h: 14480: unsigned ACKDT :1;
[; ;pic18f46k22.h: 14481: unsigned ACKSTAT :1;
[; ;pic18f46k22.h: 14482: unsigned GCEN :1;
[; ;pic18f46k22.h: 14483: };
[; ;pic18f46k22.h: 14484: struct {
[; ;pic18f46k22.h: 14485: unsigned :5;
[; ;pic18f46k22.h: 14486: unsigned ACKDT1 :1;
[; ;pic18f46k22.h: 14487: };
[; ;pic18f46k22.h: 14488: struct {
[; ;pic18f46k22.h: 14489: unsigned :4;
[; ;pic18f46k22.h: 14490: unsigned ACKEN1 :1;
[; ;pic18f46k22.h: 14491: };
[; ;pic18f46k22.h: 14492: struct {
[; ;pic18f46k22.h: 14493: unsigned :6;
[; ;pic18f46k22.h: 14494: unsigned ACKSTAT1 :1;
[; ;pic18f46k22.h: 14495: };
[; ;pic18f46k22.h: 14496: struct {
[; ;pic18f46k22.h: 14497: unsigned :1;
[; ;pic18f46k22.h: 14498: unsigned ADMSK1 :1;
[; ;pic18f46k22.h: 14499: };
[; ;pic18f46k22.h: 14500: struct {
[; ;pic18f46k22.h: 14501: unsigned :1;
[; ;pic18f46k22.h: 14502: unsigned ADMSK11 :1;
[; ;pic18f46k22.h: 14503: };
[; ;pic18f46k22.h: 14504: struct {
[; ;pic18f46k22.h: 14505: unsigned :2;
[; ;pic18f46k22.h: 14506: unsigned ADMSK2 :1;
[; ;pic18f46k22.h: 14507: };
[; ;pic18f46k22.h: 14508: struct {
[; ;pic18f46k22.h: 14509: unsigned :2;
[; ;pic18f46k22.h: 14510: unsigned ADMSK21 :1;
[; ;pic18f46k22.h: 14511: };
[; ;pic18f46k22.h: 14512: struct {
[; ;pic18f46k22.h: 14513: unsigned :3;
[; ;pic18f46k22.h: 14514: unsigned ADMSK3 :1;
[; ;pic18f46k22.h: 14515: };
[; ;pic18f46k22.h: 14516: struct {
[; ;pic18f46k22.h: 14517: unsigned :3;
[; ;pic18f46k22.h: 14518: unsigned ADMSK31 :1;
[; ;pic18f46k22.h: 14519: };
[; ;pic18f46k22.h: 14520: struct {
[; ;pic18f46k22.h: 14521: unsigned :4;
[; ;pic18f46k22.h: 14522: unsigned ADMSK4 :1;
[; ;pic18f46k22.h: 14523: };
[; ;pic18f46k22.h: 14524: struct {
[; ;pic18f46k22.h: 14525: unsigned :4;
[; ;pic18f46k22.h: 14526: unsigned ADMSK41 :1;
[; ;pic18f46k22.h: 14527: };
[; ;pic18f46k22.h: 14528: struct {
[; ;pic18f46k22.h: 14529: unsigned :5;
[; ;pic18f46k22.h: 14530: unsigned ADMSK5 :1;
[; ;pic18f46k22.h: 14531: };
[; ;pic18f46k22.h: 14532: struct {
[; ;pic18f46k22.h: 14533: unsigned :5;
[; ;pic18f46k22.h: 14534: unsigned ADMSK51 :1;
[; ;pic18f46k22.h: 14535: };
[; ;pic18f46k22.h: 14536: struct {
[; ;pic18f46k22.h: 14537: unsigned :7;
[; ;pic18f46k22.h: 14538: unsigned GCEN1 :1;
[; ;pic18f46k22.h: 14539: };
[; ;pic18f46k22.h: 14540: struct {
[; ;pic18f46k22.h: 14541: unsigned :2;
[; ;pic18f46k22.h: 14542: unsigned PEN1 :1;
[; ;pic18f46k22.h: 14543: };
[; ;pic18f46k22.h: 14544: struct {
[; ;pic18f46k22.h: 14545: unsigned :3;
[; ;pic18f46k22.h: 14546: unsigned RCEN1 :1;
[; ;pic18f46k22.h: 14547: };
[; ;pic18f46k22.h: 14548: struct {
[; ;pic18f46k22.h: 14549: unsigned :1;
[; ;pic18f46k22.h: 14550: unsigned RSEN1 :1;
[; ;pic18f46k22.h: 14551: };
[; ;pic18f46k22.h: 14552: struct {
[; ;pic18f46k22.h: 14553: unsigned SEN1 :1;
[; ;pic18f46k22.h: 14554: };
[; ;pic18f46k22.h: 14555: } SSPCON2bits_t;
[; ;pic18f46k22.h: 14556: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f46k22.h: 14690: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14692
[; ;pic18f46k22.h: 14692: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f46k22.h: 14695: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14697
[; ;pic18f46k22.h: 14697: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f46k22.h: 14700: typedef union {
[; ;pic18f46k22.h: 14701: struct {
[; ;pic18f46k22.h: 14702: unsigned SSPM :4;
[; ;pic18f46k22.h: 14703: unsigned CKP :1;
[; ;pic18f46k22.h: 14704: unsigned SSPEN :1;
[; ;pic18f46k22.h: 14705: unsigned SSPOV :1;
[; ;pic18f46k22.h: 14706: unsigned WCOL :1;
[; ;pic18f46k22.h: 14707: };
[; ;pic18f46k22.h: 14708: struct {
[; ;pic18f46k22.h: 14709: unsigned SSPM0 :1;
[; ;pic18f46k22.h: 14710: unsigned SSPM1 :1;
[; ;pic18f46k22.h: 14711: unsigned SSPM2 :1;
[; ;pic18f46k22.h: 14712: unsigned SSPM3 :1;
[; ;pic18f46k22.h: 14713: };
[; ;pic18f46k22.h: 14714: struct {
[; ;pic18f46k22.h: 14715: unsigned :4;
[; ;pic18f46k22.h: 14716: unsigned CKP1 :1;
[; ;pic18f46k22.h: 14717: };
[; ;pic18f46k22.h: 14718: struct {
[; ;pic18f46k22.h: 14719: unsigned :5;
[; ;pic18f46k22.h: 14720: unsigned SSPEN1 :1;
[; ;pic18f46k22.h: 14721: };
[; ;pic18f46k22.h: 14722: struct {
[; ;pic18f46k22.h: 14723: unsigned SSPM01 :1;
[; ;pic18f46k22.h: 14724: };
[; ;pic18f46k22.h: 14725: struct {
[; ;pic18f46k22.h: 14726: unsigned :1;
[; ;pic18f46k22.h: 14727: unsigned SSPM11 :1;
[; ;pic18f46k22.h: 14728: };
[; ;pic18f46k22.h: 14729: struct {
[; ;pic18f46k22.h: 14730: unsigned :2;
[; ;pic18f46k22.h: 14731: unsigned SSPM21 :1;
[; ;pic18f46k22.h: 14732: };
[; ;pic18f46k22.h: 14733: struct {
[; ;pic18f46k22.h: 14734: unsigned :3;
[; ;pic18f46k22.h: 14735: unsigned SSPM31 :1;
[; ;pic18f46k22.h: 14736: };
[; ;pic18f46k22.h: 14737: struct {
[; ;pic18f46k22.h: 14738: unsigned :6;
[; ;pic18f46k22.h: 14739: unsigned SSPOV1 :1;
[; ;pic18f46k22.h: 14740: };
[; ;pic18f46k22.h: 14741: struct {
[; ;pic18f46k22.h: 14742: unsigned :7;
[; ;pic18f46k22.h: 14743: unsigned WCOL1 :1;
[; ;pic18f46k22.h: 14744: };
[; ;pic18f46k22.h: 14745: } SSP1CON1bits_t;
[; ;pic18f46k22.h: 14746: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f46k22.h: 14834: typedef union {
[; ;pic18f46k22.h: 14835: struct {
[; ;pic18f46k22.h: 14836: unsigned SSPM :4;
[; ;pic18f46k22.h: 14837: unsigned CKP :1;
[; ;pic18f46k22.h: 14838: unsigned SSPEN :1;
[; ;pic18f46k22.h: 14839: unsigned SSPOV :1;
[; ;pic18f46k22.h: 14840: unsigned WCOL :1;
[; ;pic18f46k22.h: 14841: };
[; ;pic18f46k22.h: 14842: struct {
[; ;pic18f46k22.h: 14843: unsigned SSPM0 :1;
[; ;pic18f46k22.h: 14844: unsigned SSPM1 :1;
[; ;pic18f46k22.h: 14845: unsigned SSPM2 :1;
[; ;pic18f46k22.h: 14846: unsigned SSPM3 :1;
[; ;pic18f46k22.h: 14847: };
[; ;pic18f46k22.h: 14848: struct {
[; ;pic18f46k22.h: 14849: unsigned :4;
[; ;pic18f46k22.h: 14850: unsigned CKP1 :1;
[; ;pic18f46k22.h: 14851: };
[; ;pic18f46k22.h: 14852: struct {
[; ;pic18f46k22.h: 14853: unsigned :5;
[; ;pic18f46k22.h: 14854: unsigned SSPEN1 :1;
[; ;pic18f46k22.h: 14855: };
[; ;pic18f46k22.h: 14856: struct {
[; ;pic18f46k22.h: 14857: unsigned SSPM01 :1;
[; ;pic18f46k22.h: 14858: };
[; ;pic18f46k22.h: 14859: struct {
[; ;pic18f46k22.h: 14860: unsigned :1;
[; ;pic18f46k22.h: 14861: unsigned SSPM11 :1;
[; ;pic18f46k22.h: 14862: };
[; ;pic18f46k22.h: 14863: struct {
[; ;pic18f46k22.h: 14864: unsigned :2;
[; ;pic18f46k22.h: 14865: unsigned SSPM21 :1;
[; ;pic18f46k22.h: 14866: };
[; ;pic18f46k22.h: 14867: struct {
[; ;pic18f46k22.h: 14868: unsigned :3;
[; ;pic18f46k22.h: 14869: unsigned SSPM31 :1;
[; ;pic18f46k22.h: 14870: };
[; ;pic18f46k22.h: 14871: struct {
[; ;pic18f46k22.h: 14872: unsigned :6;
[; ;pic18f46k22.h: 14873: unsigned SSPOV1 :1;
[; ;pic18f46k22.h: 14874: };
[; ;pic18f46k22.h: 14875: struct {
[; ;pic18f46k22.h: 14876: unsigned :7;
[; ;pic18f46k22.h: 14877: unsigned WCOL1 :1;
[; ;pic18f46k22.h: 14878: };
[; ;pic18f46k22.h: 14879: } SSPCON1bits_t;
[; ;pic18f46k22.h: 14880: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f46k22.h: 14969: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14971
[; ;pic18f46k22.h: 14971: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f46k22.h: 14974: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14976
[; ;pic18f46k22.h: 14976: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f46k22.h: 14979: typedef union {
[; ;pic18f46k22.h: 14980: struct {
[; ;pic18f46k22.h: 14981: unsigned :2;
[; ;pic18f46k22.h: 14982: unsigned R_NOT_W :1;
[; ;pic18f46k22.h: 14983: };
[; ;pic18f46k22.h: 14984: struct {
[; ;pic18f46k22.h: 14985: unsigned :5;
[; ;pic18f46k22.h: 14986: unsigned D_NOT_A :1;
[; ;pic18f46k22.h: 14987: };
[; ;pic18f46k22.h: 14988: struct {
[; ;pic18f46k22.h: 14989: unsigned BF :1;
[; ;pic18f46k22.h: 14990: unsigned UA :1;
[; ;pic18f46k22.h: 14991: unsigned R_nW :1;
[; ;pic18f46k22.h: 14992: unsigned S :1;
[; ;pic18f46k22.h: 14993: unsigned P :1;
[; ;pic18f46k22.h: 14994: unsigned D_nA :1;
[; ;pic18f46k22.h: 14995: unsigned CKE :1;
[; ;pic18f46k22.h: 14996: unsigned SMP :1;
[; ;pic18f46k22.h: 14997: };
[; ;pic18f46k22.h: 14998: struct {
[; ;pic18f46k22.h: 14999: unsigned :2;
[; ;pic18f46k22.h: 15000: unsigned R :1;
[; ;pic18f46k22.h: 15001: unsigned :2;
[; ;pic18f46k22.h: 15002: unsigned D :1;
[; ;pic18f46k22.h: 15003: };
[; ;pic18f46k22.h: 15004: struct {
[; ;pic18f46k22.h: 15005: unsigned :2;
[; ;pic18f46k22.h: 15006: unsigned W :1;
[; ;pic18f46k22.h: 15007: unsigned :2;
[; ;pic18f46k22.h: 15008: unsigned A :1;
[; ;pic18f46k22.h: 15009: };
[; ;pic18f46k22.h: 15010: struct {
[; ;pic18f46k22.h: 15011: unsigned :2;
[; ;pic18f46k22.h: 15012: unsigned nW :1;
[; ;pic18f46k22.h: 15013: unsigned :2;
[; ;pic18f46k22.h: 15014: unsigned nA :1;
[; ;pic18f46k22.h: 15015: };
[; ;pic18f46k22.h: 15016: struct {
[; ;pic18f46k22.h: 15017: unsigned :2;
[; ;pic18f46k22.h: 15018: unsigned R_W :1;
[; ;pic18f46k22.h: 15019: unsigned :2;
[; ;pic18f46k22.h: 15020: unsigned D_A :1;
[; ;pic18f46k22.h: 15021: };
[; ;pic18f46k22.h: 15022: struct {
[; ;pic18f46k22.h: 15023: unsigned :2;
[; ;pic18f46k22.h: 15024: unsigned NOT_WRITE :1;
[; ;pic18f46k22.h: 15025: };
[; ;pic18f46k22.h: 15026: struct {
[; ;pic18f46k22.h: 15027: unsigned :5;
[; ;pic18f46k22.h: 15028: unsigned NOT_ADDRESS :1;
[; ;pic18f46k22.h: 15029: };
[; ;pic18f46k22.h: 15030: struct {
[; ;pic18f46k22.h: 15031: unsigned :2;
[; ;pic18f46k22.h: 15032: unsigned nWRITE :1;
[; ;pic18f46k22.h: 15033: unsigned :2;
[; ;pic18f46k22.h: 15034: unsigned nADDRESS :1;
[; ;pic18f46k22.h: 15035: };
[; ;pic18f46k22.h: 15036: struct {
[; ;pic18f46k22.h: 15037: unsigned BF1 :1;
[; ;pic18f46k22.h: 15038: };
[; ;pic18f46k22.h: 15039: struct {
[; ;pic18f46k22.h: 15040: unsigned :6;
[; ;pic18f46k22.h: 15041: unsigned CKE1 :1;
[; ;pic18f46k22.h: 15042: };
[; ;pic18f46k22.h: 15043: struct {
[; ;pic18f46k22.h: 15044: unsigned :5;
[; ;pic18f46k22.h: 15045: unsigned DA :1;
[; ;pic18f46k22.h: 15046: };
[; ;pic18f46k22.h: 15047: struct {
[; ;pic18f46k22.h: 15048: unsigned :5;
[; ;pic18f46k22.h: 15049: unsigned DA1 :1;
[; ;pic18f46k22.h: 15050: };
[; ;pic18f46k22.h: 15051: struct {
[; ;pic18f46k22.h: 15052: unsigned :5;
[; ;pic18f46k22.h: 15053: unsigned DATA_ADDRESS :1;
[; ;pic18f46k22.h: 15054: };
[; ;pic18f46k22.h: 15055: struct {
[; ;pic18f46k22.h: 15056: unsigned :5;
[; ;pic18f46k22.h: 15057: unsigned I2C_DAT :1;
[; ;pic18f46k22.h: 15058: };
[; ;pic18f46k22.h: 15059: struct {
[; ;pic18f46k22.h: 15060: unsigned :2;
[; ;pic18f46k22.h: 15061: unsigned I2C_READ :1;
[; ;pic18f46k22.h: 15062: };
[; ;pic18f46k22.h: 15063: struct {
[; ;pic18f46k22.h: 15064: unsigned :3;
[; ;pic18f46k22.h: 15065: unsigned I2C_START :1;
[; ;pic18f46k22.h: 15066: };
[; ;pic18f46k22.h: 15067: struct {
[; ;pic18f46k22.h: 15068: unsigned :4;
[; ;pic18f46k22.h: 15069: unsigned I2C_STOP :1;
[; ;pic18f46k22.h: 15070: };
[; ;pic18f46k22.h: 15071: struct {
[; ;pic18f46k22.h: 15072: unsigned :2;
[; ;pic18f46k22.h: 15073: unsigned READ_WRITE :1;
[; ;pic18f46k22.h: 15074: };
[; ;pic18f46k22.h: 15075: struct {
[; ;pic18f46k22.h: 15076: unsigned :2;
[; ;pic18f46k22.h: 15077: unsigned RW :1;
[; ;pic18f46k22.h: 15078: };
[; ;pic18f46k22.h: 15079: struct {
[; ;pic18f46k22.h: 15080: unsigned :2;
[; ;pic18f46k22.h: 15081: unsigned RW1 :1;
[; ;pic18f46k22.h: 15082: };
[; ;pic18f46k22.h: 15083: struct {
[; ;pic18f46k22.h: 15084: unsigned :7;
[; ;pic18f46k22.h: 15085: unsigned SMP1 :1;
[; ;pic18f46k22.h: 15086: };
[; ;pic18f46k22.h: 15087: struct {
[; ;pic18f46k22.h: 15088: unsigned :3;
[; ;pic18f46k22.h: 15089: unsigned START :1;
[; ;pic18f46k22.h: 15090: };
[; ;pic18f46k22.h: 15091: struct {
[; ;pic18f46k22.h: 15092: unsigned :3;
[; ;pic18f46k22.h: 15093: unsigned START1 :1;
[; ;pic18f46k22.h: 15094: };
[; ;pic18f46k22.h: 15095: struct {
[; ;pic18f46k22.h: 15096: unsigned :4;
[; ;pic18f46k22.h: 15097: unsigned STOP :1;
[; ;pic18f46k22.h: 15098: };
[; ;pic18f46k22.h: 15099: struct {
[; ;pic18f46k22.h: 15100: unsigned :4;
[; ;pic18f46k22.h: 15101: unsigned STOP1 :1;
[; ;pic18f46k22.h: 15102: };
[; ;pic18f46k22.h: 15103: struct {
[; ;pic18f46k22.h: 15104: unsigned :1;
[; ;pic18f46k22.h: 15105: unsigned UA1 :1;
[; ;pic18f46k22.h: 15106: };
[; ;pic18f46k22.h: 15107: struct {
[; ;pic18f46k22.h: 15108: unsigned :2;
[; ;pic18f46k22.h: 15109: unsigned NOT_W :1;
[; ;pic18f46k22.h: 15110: };
[; ;pic18f46k22.h: 15111: struct {
[; ;pic18f46k22.h: 15112: unsigned :5;
[; ;pic18f46k22.h: 15113: unsigned NOT_A :1;
[; ;pic18f46k22.h: 15114: };
[; ;pic18f46k22.h: 15115: } SSP1STATbits_t;
[; ;pic18f46k22.h: 15116: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f46k22.h: 15329: typedef union {
[; ;pic18f46k22.h: 15330: struct {
[; ;pic18f46k22.h: 15331: unsigned :2;
[; ;pic18f46k22.h: 15332: unsigned R_NOT_W :1;
[; ;pic18f46k22.h: 15333: };
[; ;pic18f46k22.h: 15334: struct {
[; ;pic18f46k22.h: 15335: unsigned :5;
[; ;pic18f46k22.h: 15336: unsigned D_NOT_A :1;
[; ;pic18f46k22.h: 15337: };
[; ;pic18f46k22.h: 15338: struct {
[; ;pic18f46k22.h: 15339: unsigned BF :1;
[; ;pic18f46k22.h: 15340: unsigned UA :1;
[; ;pic18f46k22.h: 15341: unsigned R_nW :1;
[; ;pic18f46k22.h: 15342: unsigned S :1;
[; ;pic18f46k22.h: 15343: unsigned P :1;
[; ;pic18f46k22.h: 15344: unsigned D_nA :1;
[; ;pic18f46k22.h: 15345: unsigned CKE :1;
[; ;pic18f46k22.h: 15346: unsigned SMP :1;
[; ;pic18f46k22.h: 15347: };
[; ;pic18f46k22.h: 15348: struct {
[; ;pic18f46k22.h: 15349: unsigned :2;
[; ;pic18f46k22.h: 15350: unsigned R :1;
[; ;pic18f46k22.h: 15351: unsigned :2;
[; ;pic18f46k22.h: 15352: unsigned D :1;
[; ;pic18f46k22.h: 15353: };
[; ;pic18f46k22.h: 15354: struct {
[; ;pic18f46k22.h: 15355: unsigned :2;
[; ;pic18f46k22.h: 15356: unsigned W :1;
[; ;pic18f46k22.h: 15357: unsigned :2;
[; ;pic18f46k22.h: 15358: unsigned A :1;
[; ;pic18f46k22.h: 15359: };
[; ;pic18f46k22.h: 15360: struct {
[; ;pic18f46k22.h: 15361: unsigned :2;
[; ;pic18f46k22.h: 15362: unsigned nW :1;
[; ;pic18f46k22.h: 15363: unsigned :2;
[; ;pic18f46k22.h: 15364: unsigned nA :1;
[; ;pic18f46k22.h: 15365: };
[; ;pic18f46k22.h: 15366: struct {
[; ;pic18f46k22.h: 15367: unsigned :2;
[; ;pic18f46k22.h: 15368: unsigned R_W :1;
[; ;pic18f46k22.h: 15369: unsigned :2;
[; ;pic18f46k22.h: 15370: unsigned D_A :1;
[; ;pic18f46k22.h: 15371: };
[; ;pic18f46k22.h: 15372: struct {
[; ;pic18f46k22.h: 15373: unsigned :2;
[; ;pic18f46k22.h: 15374: unsigned NOT_WRITE :1;
[; ;pic18f46k22.h: 15375: };
[; ;pic18f46k22.h: 15376: struct {
[; ;pic18f46k22.h: 15377: unsigned :5;
[; ;pic18f46k22.h: 15378: unsigned NOT_ADDRESS :1;
[; ;pic18f46k22.h: 15379: };
[; ;pic18f46k22.h: 15380: struct {
[; ;pic18f46k22.h: 15381: unsigned :2;
[; ;pic18f46k22.h: 15382: unsigned nWRITE :1;
[; ;pic18f46k22.h: 15383: unsigned :2;
[; ;pic18f46k22.h: 15384: unsigned nADDRESS :1;
[; ;pic18f46k22.h: 15385: };
[; ;pic18f46k22.h: 15386: struct {
[; ;pic18f46k22.h: 15387: unsigned BF1 :1;
[; ;pic18f46k22.h: 15388: };
[; ;pic18f46k22.h: 15389: struct {
[; ;pic18f46k22.h: 15390: unsigned :6;
[; ;pic18f46k22.h: 15391: unsigned CKE1 :1;
[; ;pic18f46k22.h: 15392: };
[; ;pic18f46k22.h: 15393: struct {
[; ;pic18f46k22.h: 15394: unsigned :5;
[; ;pic18f46k22.h: 15395: unsigned DA :1;
[; ;pic18f46k22.h: 15396: };
[; ;pic18f46k22.h: 15397: struct {
[; ;pic18f46k22.h: 15398: unsigned :5;
[; ;pic18f46k22.h: 15399: unsigned DA1 :1;
[; ;pic18f46k22.h: 15400: };
[; ;pic18f46k22.h: 15401: struct {
[; ;pic18f46k22.h: 15402: unsigned :5;
[; ;pic18f46k22.h: 15403: unsigned DATA_ADDRESS :1;
[; ;pic18f46k22.h: 15404: };
[; ;pic18f46k22.h: 15405: struct {
[; ;pic18f46k22.h: 15406: unsigned :5;
[; ;pic18f46k22.h: 15407: unsigned I2C_DAT :1;
[; ;pic18f46k22.h: 15408: };
[; ;pic18f46k22.h: 15409: struct {
[; ;pic18f46k22.h: 15410: unsigned :2;
[; ;pic18f46k22.h: 15411: unsigned I2C_READ :1;
[; ;pic18f46k22.h: 15412: };
[; ;pic18f46k22.h: 15413: struct {
[; ;pic18f46k22.h: 15414: unsigned :3;
[; ;pic18f46k22.h: 15415: unsigned I2C_START :1;
[; ;pic18f46k22.h: 15416: };
[; ;pic18f46k22.h: 15417: struct {
[; ;pic18f46k22.h: 15418: unsigned :4;
[; ;pic18f46k22.h: 15419: unsigned I2C_STOP :1;
[; ;pic18f46k22.h: 15420: };
[; ;pic18f46k22.h: 15421: struct {
[; ;pic18f46k22.h: 15422: unsigned :2;
[; ;pic18f46k22.h: 15423: unsigned READ_WRITE :1;
[; ;pic18f46k22.h: 15424: };
[; ;pic18f46k22.h: 15425: struct {
[; ;pic18f46k22.h: 15426: unsigned :2;
[; ;pic18f46k22.h: 15427: unsigned RW :1;
[; ;pic18f46k22.h: 15428: };
[; ;pic18f46k22.h: 15429: struct {
[; ;pic18f46k22.h: 15430: unsigned :2;
[; ;pic18f46k22.h: 15431: unsigned RW1 :1;
[; ;pic18f46k22.h: 15432: };
[; ;pic18f46k22.h: 15433: struct {
[; ;pic18f46k22.h: 15434: unsigned :7;
[; ;pic18f46k22.h: 15435: unsigned SMP1 :1;
[; ;pic18f46k22.h: 15436: };
[; ;pic18f46k22.h: 15437: struct {
[; ;pic18f46k22.h: 15438: unsigned :3;
[; ;pic18f46k22.h: 15439: unsigned START :1;
[; ;pic18f46k22.h: 15440: };
[; ;pic18f46k22.h: 15441: struct {
[; ;pic18f46k22.h: 15442: unsigned :3;
[; ;pic18f46k22.h: 15443: unsigned START1 :1;
[; ;pic18f46k22.h: 15444: };
[; ;pic18f46k22.h: 15445: struct {
[; ;pic18f46k22.h: 15446: unsigned :4;
[; ;pic18f46k22.h: 15447: unsigned STOP :1;
[; ;pic18f46k22.h: 15448: };
[; ;pic18f46k22.h: 15449: struct {
[; ;pic18f46k22.h: 15450: unsigned :4;
[; ;pic18f46k22.h: 15451: unsigned STOP1 :1;
[; ;pic18f46k22.h: 15452: };
[; ;pic18f46k22.h: 15453: struct {
[; ;pic18f46k22.h: 15454: unsigned :1;
[; ;pic18f46k22.h: 15455: unsigned UA1 :1;
[; ;pic18f46k22.h: 15456: };
[; ;pic18f46k22.h: 15457: struct {
[; ;pic18f46k22.h: 15458: unsigned :2;
[; ;pic18f46k22.h: 15459: unsigned NOT_W :1;
[; ;pic18f46k22.h: 15460: };
[; ;pic18f46k22.h: 15461: struct {
[; ;pic18f46k22.h: 15462: unsigned :5;
[; ;pic18f46k22.h: 15463: unsigned NOT_A :1;
[; ;pic18f46k22.h: 15464: };
[; ;pic18f46k22.h: 15465: } SSPSTATbits_t;
[; ;pic18f46k22.h: 15466: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f46k22.h: 15680: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15682
[; ;pic18f46k22.h: 15682: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f46k22.h: 15685: extern volatile unsigned char SSPADD @ 0xFC8;
"15687
[; ;pic18f46k22.h: 15687: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f46k22.h: 15690: typedef union {
[; ;pic18f46k22.h: 15691: struct {
[; ;pic18f46k22.h: 15692: unsigned SSPADD :8;
[; ;pic18f46k22.h: 15693: };
[; ;pic18f46k22.h: 15694: struct {
[; ;pic18f46k22.h: 15695: unsigned SSP1ADD :8;
[; ;pic18f46k22.h: 15696: };
[; ;pic18f46k22.h: 15697: struct {
[; ;pic18f46k22.h: 15698: unsigned MSK0 :1;
[; ;pic18f46k22.h: 15699: };
[; ;pic18f46k22.h: 15700: struct {
[; ;pic18f46k22.h: 15701: unsigned MSK01 :1;
[; ;pic18f46k22.h: 15702: };
[; ;pic18f46k22.h: 15703: struct {
[; ;pic18f46k22.h: 15704: unsigned :1;
[; ;pic18f46k22.h: 15705: unsigned MSK1 :1;
[; ;pic18f46k22.h: 15706: };
[; ;pic18f46k22.h: 15707: struct {
[; ;pic18f46k22.h: 15708: unsigned :1;
[; ;pic18f46k22.h: 15709: unsigned MSK11 :1;
[; ;pic18f46k22.h: 15710: };
[; ;pic18f46k22.h: 15711: struct {
[; ;pic18f46k22.h: 15712: unsigned :2;
[; ;pic18f46k22.h: 15713: unsigned MSK2 :1;
[; ;pic18f46k22.h: 15714: };
[; ;pic18f46k22.h: 15715: struct {
[; ;pic18f46k22.h: 15716: unsigned :2;
[; ;pic18f46k22.h: 15717: unsigned MSK21 :1;
[; ;pic18f46k22.h: 15718: };
[; ;pic18f46k22.h: 15719: struct {
[; ;pic18f46k22.h: 15720: unsigned :3;
[; ;pic18f46k22.h: 15721: unsigned MSK3 :1;
[; ;pic18f46k22.h: 15722: };
[; ;pic18f46k22.h: 15723: struct {
[; ;pic18f46k22.h: 15724: unsigned :3;
[; ;pic18f46k22.h: 15725: unsigned MSK31 :1;
[; ;pic18f46k22.h: 15726: };
[; ;pic18f46k22.h: 15727: struct {
[; ;pic18f46k22.h: 15728: unsigned :4;
[; ;pic18f46k22.h: 15729: unsigned MSK4 :1;
[; ;pic18f46k22.h: 15730: };
[; ;pic18f46k22.h: 15731: struct {
[; ;pic18f46k22.h: 15732: unsigned :4;
[; ;pic18f46k22.h: 15733: unsigned MSK41 :1;
[; ;pic18f46k22.h: 15734: };
[; ;pic18f46k22.h: 15735: struct {
[; ;pic18f46k22.h: 15736: unsigned :5;
[; ;pic18f46k22.h: 15737: unsigned MSK5 :1;
[; ;pic18f46k22.h: 15738: };
[; ;pic18f46k22.h: 15739: struct {
[; ;pic18f46k22.h: 15740: unsigned :5;
[; ;pic18f46k22.h: 15741: unsigned MSK51 :1;
[; ;pic18f46k22.h: 15742: };
[; ;pic18f46k22.h: 15743: struct {
[; ;pic18f46k22.h: 15744: unsigned :6;
[; ;pic18f46k22.h: 15745: unsigned MSK6 :1;
[; ;pic18f46k22.h: 15746: };
[; ;pic18f46k22.h: 15747: struct {
[; ;pic18f46k22.h: 15748: unsigned :6;
[; ;pic18f46k22.h: 15749: unsigned MSK61 :1;
[; ;pic18f46k22.h: 15750: };
[; ;pic18f46k22.h: 15751: struct {
[; ;pic18f46k22.h: 15752: unsigned :7;
[; ;pic18f46k22.h: 15753: unsigned MSK7 :1;
[; ;pic18f46k22.h: 15754: };
[; ;pic18f46k22.h: 15755: struct {
[; ;pic18f46k22.h: 15756: unsigned :7;
[; ;pic18f46k22.h: 15757: unsigned MSK71 :1;
[; ;pic18f46k22.h: 15758: };
[; ;pic18f46k22.h: 15759: } SSP1ADDbits_t;
[; ;pic18f46k22.h: 15760: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f46k22.h: 15853: typedef union {
[; ;pic18f46k22.h: 15854: struct {
[; ;pic18f46k22.h: 15855: unsigned SSPADD :8;
[; ;pic18f46k22.h: 15856: };
[; ;pic18f46k22.h: 15857: struct {
[; ;pic18f46k22.h: 15858: unsigned SSP1ADD :8;
[; ;pic18f46k22.h: 15859: };
[; ;pic18f46k22.h: 15860: struct {
[; ;pic18f46k22.h: 15861: unsigned MSK0 :1;
[; ;pic18f46k22.h: 15862: };
[; ;pic18f46k22.h: 15863: struct {
[; ;pic18f46k22.h: 15864: unsigned MSK01 :1;
[; ;pic18f46k22.h: 15865: };
[; ;pic18f46k22.h: 15866: struct {
[; ;pic18f46k22.h: 15867: unsigned :1;
[; ;pic18f46k22.h: 15868: unsigned MSK1 :1;
[; ;pic18f46k22.h: 15869: };
[; ;pic18f46k22.h: 15870: struct {
[; ;pic18f46k22.h: 15871: unsigned :1;
[; ;pic18f46k22.h: 15872: unsigned MSK11 :1;
[; ;pic18f46k22.h: 15873: };
[; ;pic18f46k22.h: 15874: struct {
[; ;pic18f46k22.h: 15875: unsigned :2;
[; ;pic18f46k22.h: 15876: unsigned MSK2 :1;
[; ;pic18f46k22.h: 15877: };
[; ;pic18f46k22.h: 15878: struct {
[; ;pic18f46k22.h: 15879: unsigned :2;
[; ;pic18f46k22.h: 15880: unsigned MSK21 :1;
[; ;pic18f46k22.h: 15881: };
[; ;pic18f46k22.h: 15882: struct {
[; ;pic18f46k22.h: 15883: unsigned :3;
[; ;pic18f46k22.h: 15884: unsigned MSK3 :1;
[; ;pic18f46k22.h: 15885: };
[; ;pic18f46k22.h: 15886: struct {
[; ;pic18f46k22.h: 15887: unsigned :3;
[; ;pic18f46k22.h: 15888: unsigned MSK31 :1;
[; ;pic18f46k22.h: 15889: };
[; ;pic18f46k22.h: 15890: struct {
[; ;pic18f46k22.h: 15891: unsigned :4;
[; ;pic18f46k22.h: 15892: unsigned MSK4 :1;
[; ;pic18f46k22.h: 15893: };
[; ;pic18f46k22.h: 15894: struct {
[; ;pic18f46k22.h: 15895: unsigned :4;
[; ;pic18f46k22.h: 15896: unsigned MSK41 :1;
[; ;pic18f46k22.h: 15897: };
[; ;pic18f46k22.h: 15898: struct {
[; ;pic18f46k22.h: 15899: unsigned :5;
[; ;pic18f46k22.h: 15900: unsigned MSK5 :1;
[; ;pic18f46k22.h: 15901: };
[; ;pic18f46k22.h: 15902: struct {
[; ;pic18f46k22.h: 15903: unsigned :5;
[; ;pic18f46k22.h: 15904: unsigned MSK51 :1;
[; ;pic18f46k22.h: 15905: };
[; ;pic18f46k22.h: 15906: struct {
[; ;pic18f46k22.h: 15907: unsigned :6;
[; ;pic18f46k22.h: 15908: unsigned MSK6 :1;
[; ;pic18f46k22.h: 15909: };
[; ;pic18f46k22.h: 15910: struct {
[; ;pic18f46k22.h: 15911: unsigned :6;
[; ;pic18f46k22.h: 15912: unsigned MSK61 :1;
[; ;pic18f46k22.h: 15913: };
[; ;pic18f46k22.h: 15914: struct {
[; ;pic18f46k22.h: 15915: unsigned :7;
[; ;pic18f46k22.h: 15916: unsigned MSK7 :1;
[; ;pic18f46k22.h: 15917: };
[; ;pic18f46k22.h: 15918: struct {
[; ;pic18f46k22.h: 15919: unsigned :7;
[; ;pic18f46k22.h: 15920: unsigned MSK71 :1;
[; ;pic18f46k22.h: 15921: };
[; ;pic18f46k22.h: 15922: } SSPADDbits_t;
[; ;pic18f46k22.h: 15923: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f46k22.h: 16017: extern volatile unsigned char SSP1BUF @ 0xFC9;
"16019
[; ;pic18f46k22.h: 16019: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f46k22.h: 16022: extern volatile unsigned char SSPBUF @ 0xFC9;
"16024
[; ;pic18f46k22.h: 16024: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f46k22.h: 16027: typedef union {
[; ;pic18f46k22.h: 16028: struct {
[; ;pic18f46k22.h: 16029: unsigned SSPBUF :8;
[; ;pic18f46k22.h: 16030: };
[; ;pic18f46k22.h: 16031: struct {
[; ;pic18f46k22.h: 16032: unsigned SSP1BUF :8;
[; ;pic18f46k22.h: 16033: };
[; ;pic18f46k22.h: 16034: } SSP1BUFbits_t;
[; ;pic18f46k22.h: 16035: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f46k22.h: 16048: typedef union {
[; ;pic18f46k22.h: 16049: struct {
[; ;pic18f46k22.h: 16050: unsigned SSPBUF :8;
[; ;pic18f46k22.h: 16051: };
[; ;pic18f46k22.h: 16052: struct {
[; ;pic18f46k22.h: 16053: unsigned SSP1BUF :8;
[; ;pic18f46k22.h: 16054: };
[; ;pic18f46k22.h: 16055: } SSPBUFbits_t;
[; ;pic18f46k22.h: 16056: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f46k22.h: 16070: extern volatile unsigned char SSP1MSK @ 0xFCA;
"16072
[; ;pic18f46k22.h: 16072: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f46k22.h: 16075: extern volatile unsigned char SSPMSK @ 0xFCA;
"16077
[; ;pic18f46k22.h: 16077: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f46k22.h: 16080: typedef union {
[; ;pic18f46k22.h: 16081: struct {
[; ;pic18f46k22.h: 16082: unsigned MSK0 :1;
[; ;pic18f46k22.h: 16083: unsigned MSK1 :1;
[; ;pic18f46k22.h: 16084: unsigned MSK2 :1;
[; ;pic18f46k22.h: 16085: unsigned MSK3 :1;
[; ;pic18f46k22.h: 16086: unsigned MSK4 :1;
[; ;pic18f46k22.h: 16087: unsigned MSK5 :1;
[; ;pic18f46k22.h: 16088: unsigned MSK6 :1;
[; ;pic18f46k22.h: 16089: unsigned MSK7 :1;
[; ;pic18f46k22.h: 16090: };
[; ;pic18f46k22.h: 16091: } SSP1MSKbits_t;
[; ;pic18f46k22.h: 16092: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f46k22.h: 16135: typedef union {
[; ;pic18f46k22.h: 16136: struct {
[; ;pic18f46k22.h: 16137: unsigned MSK0 :1;
[; ;pic18f46k22.h: 16138: unsigned MSK1 :1;
[; ;pic18f46k22.h: 16139: unsigned MSK2 :1;
[; ;pic18f46k22.h: 16140: unsigned MSK3 :1;
[; ;pic18f46k22.h: 16141: unsigned MSK4 :1;
[; ;pic18f46k22.h: 16142: unsigned MSK5 :1;
[; ;pic18f46k22.h: 16143: unsigned MSK6 :1;
[; ;pic18f46k22.h: 16144: unsigned MSK7 :1;
[; ;pic18f46k22.h: 16145: };
[; ;pic18f46k22.h: 16146: } SSPMSKbits_t;
[; ;pic18f46k22.h: 16147: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f46k22.h: 16191: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"16193
[; ;pic18f46k22.h: 16193: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f46k22.h: 16196: extern volatile unsigned char SSPCON3 @ 0xFCB;
"16198
[; ;pic18f46k22.h: 16198: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f46k22.h: 16201: typedef union {
[; ;pic18f46k22.h: 16202: struct {
[; ;pic18f46k22.h: 16203: unsigned DHEN :1;
[; ;pic18f46k22.h: 16204: unsigned AHEN :1;
[; ;pic18f46k22.h: 16205: unsigned SBCDE :1;
[; ;pic18f46k22.h: 16206: unsigned SDAHT :1;
[; ;pic18f46k22.h: 16207: unsigned BOEN :1;
[; ;pic18f46k22.h: 16208: unsigned SCIE :1;
[; ;pic18f46k22.h: 16209: unsigned PCIE :1;
[; ;pic18f46k22.h: 16210: unsigned ACKTIM :1;
[; ;pic18f46k22.h: 16211: };
[; ;pic18f46k22.h: 16212: } SSP1CON3bits_t;
[; ;pic18f46k22.h: 16213: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f46k22.h: 16256: typedef union {
[; ;pic18f46k22.h: 16257: struct {
[; ;pic18f46k22.h: 16258: unsigned DHEN :1;
[; ;pic18f46k22.h: 16259: unsigned AHEN :1;
[; ;pic18f46k22.h: 16260: unsigned SBCDE :1;
[; ;pic18f46k22.h: 16261: unsigned SDAHT :1;
[; ;pic18f46k22.h: 16262: unsigned BOEN :1;
[; ;pic18f46k22.h: 16263: unsigned SCIE :1;
[; ;pic18f46k22.h: 16264: unsigned PCIE :1;
[; ;pic18f46k22.h: 16265: unsigned ACKTIM :1;
[; ;pic18f46k22.h: 16266: };
[; ;pic18f46k22.h: 16267: } SSPCON3bits_t;
[; ;pic18f46k22.h: 16268: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f46k22.h: 16312: extern volatile unsigned char T1GCON @ 0xFCC;
"16314
[; ;pic18f46k22.h: 16314: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f46k22.h: 16317: typedef union {
[; ;pic18f46k22.h: 16318: struct {
[; ;pic18f46k22.h: 16319: unsigned :3;
[; ;pic18f46k22.h: 16320: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f46k22.h: 16321: };
[; ;pic18f46k22.h: 16322: struct {
[; ;pic18f46k22.h: 16323: unsigned T1GSS :2;
[; ;pic18f46k22.h: 16324: unsigned T1GVAL :1;
[; ;pic18f46k22.h: 16325: unsigned T1GGO_nDONE :1;
[; ;pic18f46k22.h: 16326: unsigned T1GSPM :1;
[; ;pic18f46k22.h: 16327: unsigned T1GTM :1;
[; ;pic18f46k22.h: 16328: unsigned T1GPOL :1;
[; ;pic18f46k22.h: 16329: unsigned TMR1GE :1;
[; ;pic18f46k22.h: 16330: };
[; ;pic18f46k22.h: 16331: struct {
[; ;pic18f46k22.h: 16332: unsigned T1GSS0 :1;
[; ;pic18f46k22.h: 16333: unsigned T1GSS1 :1;
[; ;pic18f46k22.h: 16334: unsigned :1;
[; ;pic18f46k22.h: 16335: unsigned T1G_DONE :1;
[; ;pic18f46k22.h: 16336: };
[; ;pic18f46k22.h: 16337: struct {
[; ;pic18f46k22.h: 16338: unsigned :3;
[; ;pic18f46k22.h: 16339: unsigned T1GGO :1;
[; ;pic18f46k22.h: 16340: };
[; ;pic18f46k22.h: 16341: } T1GCONbits_t;
[; ;pic18f46k22.h: 16342: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f46k22.h: 16406: extern volatile unsigned char T1CON @ 0xFCD;
"16408
[; ;pic18f46k22.h: 16408: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f46k22.h: 16411: typedef union {
[; ;pic18f46k22.h: 16412: struct {
[; ;pic18f46k22.h: 16413: unsigned :2;
[; ;pic18f46k22.h: 16414: unsigned NOT_T1SYNC :1;
[; ;pic18f46k22.h: 16415: };
[; ;pic18f46k22.h: 16416: struct {
[; ;pic18f46k22.h: 16417: unsigned TMR1ON :1;
[; ;pic18f46k22.h: 16418: unsigned T1RD16 :1;
[; ;pic18f46k22.h: 16419: unsigned nT1SYNC :1;
[; ;pic18f46k22.h: 16420: unsigned T1SOSCEN :1;
[; ;pic18f46k22.h: 16421: unsigned T1CKPS :2;
[; ;pic18f46k22.h: 16422: unsigned TMR1CS :2;
[; ;pic18f46k22.h: 16423: };
[; ;pic18f46k22.h: 16424: struct {
[; ;pic18f46k22.h: 16425: unsigned :1;
[; ;pic18f46k22.h: 16426: unsigned RD16 :1;
[; ;pic18f46k22.h: 16427: unsigned T1SYNC :1;
[; ;pic18f46k22.h: 16428: unsigned T1OSCEN :1;
[; ;pic18f46k22.h: 16429: unsigned T1CKPS0 :1;
[; ;pic18f46k22.h: 16430: unsigned T1CKPS1 :1;
[; ;pic18f46k22.h: 16431: unsigned TMR1CS0 :1;
[; ;pic18f46k22.h: 16432: unsigned TMR1CS1 :1;
[; ;pic18f46k22.h: 16433: };
[; ;pic18f46k22.h: 16434: struct {
[; ;pic18f46k22.h: 16435: unsigned :3;
[; ;pic18f46k22.h: 16436: unsigned SOSCEN :1;
[; ;pic18f46k22.h: 16437: };
[; ;pic18f46k22.h: 16438: } T1CONbits_t;
[; ;pic18f46k22.h: 16439: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f46k22.h: 16518: extern volatile unsigned short TMR1 @ 0xFCE;
"16520
[; ;pic18f46k22.h: 16520: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f46k22.h: 16524: extern volatile unsigned char TMR1L @ 0xFCE;
"16526
[; ;pic18f46k22.h: 16526: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f46k22.h: 16529: typedef union {
[; ;pic18f46k22.h: 16530: struct {
[; ;pic18f46k22.h: 16531: unsigned TMR1L :8;
[; ;pic18f46k22.h: 16532: };
[; ;pic18f46k22.h: 16533: } TMR1Lbits_t;
[; ;pic18f46k22.h: 16534: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f46k22.h: 16543: extern volatile unsigned char TMR1H @ 0xFCF;
"16545
[; ;pic18f46k22.h: 16545: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f46k22.h: 16548: typedef union {
[; ;pic18f46k22.h: 16549: struct {
[; ;pic18f46k22.h: 16550: unsigned TMR1H :8;
[; ;pic18f46k22.h: 16551: };
[; ;pic18f46k22.h: 16552: } TMR1Hbits_t;
[; ;pic18f46k22.h: 16553: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f46k22.h: 16562: extern volatile unsigned char RCON @ 0xFD0;
"16564
[; ;pic18f46k22.h: 16564: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f46k22.h: 16567: typedef union {
[; ;pic18f46k22.h: 16568: struct {
[; ;pic18f46k22.h: 16569: unsigned NOT_BOR :1;
[; ;pic18f46k22.h: 16570: };
[; ;pic18f46k22.h: 16571: struct {
[; ;pic18f46k22.h: 16572: unsigned :1;
[; ;pic18f46k22.h: 16573: unsigned NOT_POR :1;
[; ;pic18f46k22.h: 16574: };
[; ;pic18f46k22.h: 16575: struct {
[; ;pic18f46k22.h: 16576: unsigned :2;
[; ;pic18f46k22.h: 16577: unsigned NOT_PD :1;
[; ;pic18f46k22.h: 16578: };
[; ;pic18f46k22.h: 16579: struct {
[; ;pic18f46k22.h: 16580: unsigned :3;
[; ;pic18f46k22.h: 16581: unsigned NOT_TO :1;
[; ;pic18f46k22.h: 16582: };
[; ;pic18f46k22.h: 16583: struct {
[; ;pic18f46k22.h: 16584: unsigned :4;
[; ;pic18f46k22.h: 16585: unsigned NOT_RI :1;
[; ;pic18f46k22.h: 16586: };
[; ;pic18f46k22.h: 16587: struct {
[; ;pic18f46k22.h: 16588: unsigned nBOR :1;
[; ;pic18f46k22.h: 16589: unsigned nPOR :1;
[; ;pic18f46k22.h: 16590: unsigned nPD :1;
[; ;pic18f46k22.h: 16591: unsigned nTO :1;
[; ;pic18f46k22.h: 16592: unsigned nRI :1;
[; ;pic18f46k22.h: 16593: unsigned :1;
[; ;pic18f46k22.h: 16594: unsigned SBOREN :1;
[; ;pic18f46k22.h: 16595: unsigned IPEN :1;
[; ;pic18f46k22.h: 16596: };
[; ;pic18f46k22.h: 16597: struct {
[; ;pic18f46k22.h: 16598: unsigned BOR :1;
[; ;pic18f46k22.h: 16599: unsigned POR :1;
[; ;pic18f46k22.h: 16600: unsigned PD :1;
[; ;pic18f46k22.h: 16601: unsigned TO :1;
[; ;pic18f46k22.h: 16602: unsigned RI :1;
[; ;pic18f46k22.h: 16603: };
[; ;pic18f46k22.h: 16604: } RCONbits_t;
[; ;pic18f46k22.h: 16605: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f46k22.h: 16694: extern volatile unsigned char WDTCON @ 0xFD1;
"16696
[; ;pic18f46k22.h: 16696: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f46k22.h: 16699: typedef union {
[; ;pic18f46k22.h: 16700: struct {
[; ;pic18f46k22.h: 16701: unsigned SWDTEN :1;
[; ;pic18f46k22.h: 16702: };
[; ;pic18f46k22.h: 16703: struct {
[; ;pic18f46k22.h: 16704: unsigned SWDTE :1;
[; ;pic18f46k22.h: 16705: };
[; ;pic18f46k22.h: 16706: } WDTCONbits_t;
[; ;pic18f46k22.h: 16707: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f46k22.h: 16721: extern volatile unsigned char OSCCON2 @ 0xFD2;
"16723
[; ;pic18f46k22.h: 16723: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f46k22.h: 16726: typedef union {
[; ;pic18f46k22.h: 16727: struct {
[; ;pic18f46k22.h: 16728: unsigned LFIOFS :1;
[; ;pic18f46k22.h: 16729: unsigned MFIOFS :1;
[; ;pic18f46k22.h: 16730: unsigned PRISD :1;
[; ;pic18f46k22.h: 16731: unsigned SOSCGO :1;
[; ;pic18f46k22.h: 16732: unsigned MFIOSEL :1;
[; ;pic18f46k22.h: 16733: unsigned :1;
[; ;pic18f46k22.h: 16734: unsigned SOSCRUN :1;
[; ;pic18f46k22.h: 16735: unsigned PLLRDY :1;
[; ;pic18f46k22.h: 16736: };
[; ;pic18f46k22.h: 16737: } OSCCON2bits_t;
[; ;pic18f46k22.h: 16738: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f46k22.h: 16777: extern volatile unsigned char OSCCON @ 0xFD3;
"16779
[; ;pic18f46k22.h: 16779: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f46k22.h: 16782: typedef union {
[; ;pic18f46k22.h: 16783: struct {
[; ;pic18f46k22.h: 16784: unsigned SCS :2;
[; ;pic18f46k22.h: 16785: unsigned HFIOFS :1;
[; ;pic18f46k22.h: 16786: unsigned OSTS :1;
[; ;pic18f46k22.h: 16787: unsigned IRCF :3;
[; ;pic18f46k22.h: 16788: unsigned IDLEN :1;
[; ;pic18f46k22.h: 16789: };
[; ;pic18f46k22.h: 16790: struct {
[; ;pic18f46k22.h: 16791: unsigned SCS0 :1;
[; ;pic18f46k22.h: 16792: unsigned SCS1 :1;
[; ;pic18f46k22.h: 16793: unsigned IOFS :1;
[; ;pic18f46k22.h: 16794: unsigned :1;
[; ;pic18f46k22.h: 16795: unsigned IRCF0 :1;
[; ;pic18f46k22.h: 16796: unsigned IRCF1 :1;
[; ;pic18f46k22.h: 16797: unsigned IRCF2 :1;
[; ;pic18f46k22.h: 16798: };
[; ;pic18f46k22.h: 16799: } OSCCONbits_t;
[; ;pic18f46k22.h: 16800: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f46k22.h: 16859: extern volatile unsigned char T0CON @ 0xFD5;
"16861
[; ;pic18f46k22.h: 16861: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f46k22.h: 16864: typedef union {
[; ;pic18f46k22.h: 16865: struct {
[; ;pic18f46k22.h: 16866: unsigned T0PS :3;
[; ;pic18f46k22.h: 16867: unsigned PSA :1;
[; ;pic18f46k22.h: 16868: unsigned T0SE :1;
[; ;pic18f46k22.h: 16869: unsigned T0CS :1;
[; ;pic18f46k22.h: 16870: unsigned T08BIT :1;
[; ;pic18f46k22.h: 16871: unsigned TMR0ON :1;
[; ;pic18f46k22.h: 16872: };
[; ;pic18f46k22.h: 16873: struct {
[; ;pic18f46k22.h: 16874: unsigned T0PS0 :1;
[; ;pic18f46k22.h: 16875: unsigned T0PS1 :1;
[; ;pic18f46k22.h: 16876: unsigned T0PS2 :1;
[; ;pic18f46k22.h: 16877: };
[; ;pic18f46k22.h: 16878: } T0CONbits_t;
[; ;pic18f46k22.h: 16879: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f46k22.h: 16928: extern volatile unsigned short TMR0 @ 0xFD6;
"16930
[; ;pic18f46k22.h: 16930: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f46k22.h: 16934: extern volatile unsigned char TMR0L @ 0xFD6;
"16936
[; ;pic18f46k22.h: 16936: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f46k22.h: 16939: typedef union {
[; ;pic18f46k22.h: 16940: struct {
[; ;pic18f46k22.h: 16941: unsigned TMR0L :8;
[; ;pic18f46k22.h: 16942: };
[; ;pic18f46k22.h: 16943: } TMR0Lbits_t;
[; ;pic18f46k22.h: 16944: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f46k22.h: 16953: extern volatile unsigned char TMR0H @ 0xFD7;
"16955
[; ;pic18f46k22.h: 16955: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f46k22.h: 16958: typedef union {
[; ;pic18f46k22.h: 16959: struct {
[; ;pic18f46k22.h: 16960: unsigned TMR0H :8;
[; ;pic18f46k22.h: 16961: };
[; ;pic18f46k22.h: 16962: } TMR0Hbits_t;
[; ;pic18f46k22.h: 16963: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f46k22.h: 16972: extern volatile unsigned char STATUS @ 0xFD8;
"16974
[; ;pic18f46k22.h: 16974: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f46k22.h: 16977: typedef union {
[; ;pic18f46k22.h: 16978: struct {
[; ;pic18f46k22.h: 16979: unsigned C :1;
[; ;pic18f46k22.h: 16980: unsigned DC :1;
[; ;pic18f46k22.h: 16981: unsigned Z :1;
[; ;pic18f46k22.h: 16982: unsigned OV :1;
[; ;pic18f46k22.h: 16983: unsigned N :1;
[; ;pic18f46k22.h: 16984: };
[; ;pic18f46k22.h: 16985: struct {
[; ;pic18f46k22.h: 16986: unsigned CARRY :1;
[; ;pic18f46k22.h: 16987: };
[; ;pic18f46k22.h: 16988: struct {
[; ;pic18f46k22.h: 16989: unsigned :4;
[; ;pic18f46k22.h: 16990: unsigned NEGATIVE :1;
[; ;pic18f46k22.h: 16991: };
[; ;pic18f46k22.h: 16992: struct {
[; ;pic18f46k22.h: 16993: unsigned :3;
[; ;pic18f46k22.h: 16994: unsigned OVERFLOW :1;
[; ;pic18f46k22.h: 16995: };
[; ;pic18f46k22.h: 16996: struct {
[; ;pic18f46k22.h: 16997: unsigned :2;
[; ;pic18f46k22.h: 16998: unsigned ZERO :1;
[; ;pic18f46k22.h: 16999: };
[; ;pic18f46k22.h: 17000: } STATUSbits_t;
[; ;pic18f46k22.h: 17001: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f46k22.h: 17050: extern volatile unsigned short FSR2 @ 0xFD9;
"17052
[; ;pic18f46k22.h: 17052: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f46k22.h: 17056: extern volatile unsigned char FSR2L @ 0xFD9;
"17058
[; ;pic18f46k22.h: 17058: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f46k22.h: 17061: typedef union {
[; ;pic18f46k22.h: 17062: struct {
[; ;pic18f46k22.h: 17063: unsigned FSR2L :8;
[; ;pic18f46k22.h: 17064: };
[; ;pic18f46k22.h: 17065: } FSR2Lbits_t;
[; ;pic18f46k22.h: 17066: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f46k22.h: 17075: extern volatile unsigned char FSR2H @ 0xFDA;
"17077
[; ;pic18f46k22.h: 17077: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f46k22.h: 17081: extern volatile unsigned char PLUSW2 @ 0xFDB;
"17083
[; ;pic18f46k22.h: 17083: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f46k22.h: 17086: typedef union {
[; ;pic18f46k22.h: 17087: struct {
[; ;pic18f46k22.h: 17088: unsigned PLUSW2 :8;
[; ;pic18f46k22.h: 17089: };
[; ;pic18f46k22.h: 17090: } PLUSW2bits_t;
[; ;pic18f46k22.h: 17091: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f46k22.h: 17100: extern volatile unsigned char PREINC2 @ 0xFDC;
"17102
[; ;pic18f46k22.h: 17102: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f46k22.h: 17105: typedef union {
[; ;pic18f46k22.h: 17106: struct {
[; ;pic18f46k22.h: 17107: unsigned PREINC2 :8;
[; ;pic18f46k22.h: 17108: };
[; ;pic18f46k22.h: 17109: } PREINC2bits_t;
[; ;pic18f46k22.h: 17110: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f46k22.h: 17119: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"17121
[; ;pic18f46k22.h: 17121: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f46k22.h: 17124: typedef union {
[; ;pic18f46k22.h: 17125: struct {
[; ;pic18f46k22.h: 17126: unsigned POSTDEC2 :8;
[; ;pic18f46k22.h: 17127: };
[; ;pic18f46k22.h: 17128: } POSTDEC2bits_t;
[; ;pic18f46k22.h: 17129: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f46k22.h: 17138: extern volatile unsigned char POSTINC2 @ 0xFDE;
"17140
[; ;pic18f46k22.h: 17140: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f46k22.h: 17143: typedef union {
[; ;pic18f46k22.h: 17144: struct {
[; ;pic18f46k22.h: 17145: unsigned POSTINC2 :8;
[; ;pic18f46k22.h: 17146: };
[; ;pic18f46k22.h: 17147: } POSTINC2bits_t;
[; ;pic18f46k22.h: 17148: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f46k22.h: 17157: extern volatile unsigned char INDF2 @ 0xFDF;
"17159
[; ;pic18f46k22.h: 17159: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f46k22.h: 17162: typedef union {
[; ;pic18f46k22.h: 17163: struct {
[; ;pic18f46k22.h: 17164: unsigned INDF2 :8;
[; ;pic18f46k22.h: 17165: };
[; ;pic18f46k22.h: 17166: } INDF2bits_t;
[; ;pic18f46k22.h: 17167: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f46k22.h: 17176: extern volatile unsigned char BSR @ 0xFE0;
"17178
[; ;pic18f46k22.h: 17178: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f46k22.h: 17182: extern volatile unsigned short FSR1 @ 0xFE1;
"17184
[; ;pic18f46k22.h: 17184: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f46k22.h: 17188: extern volatile unsigned char FSR1L @ 0xFE1;
"17190
[; ;pic18f46k22.h: 17190: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f46k22.h: 17193: typedef union {
[; ;pic18f46k22.h: 17194: struct {
[; ;pic18f46k22.h: 17195: unsigned FSR1L :8;
[; ;pic18f46k22.h: 17196: };
[; ;pic18f46k22.h: 17197: } FSR1Lbits_t;
[; ;pic18f46k22.h: 17198: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f46k22.h: 17207: extern volatile unsigned char FSR1H @ 0xFE2;
"17209
[; ;pic18f46k22.h: 17209: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f46k22.h: 17213: extern volatile unsigned char PLUSW1 @ 0xFE3;
"17215
[; ;pic18f46k22.h: 17215: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f46k22.h: 17218: typedef union {
[; ;pic18f46k22.h: 17219: struct {
[; ;pic18f46k22.h: 17220: unsigned PLUSW1 :8;
[; ;pic18f46k22.h: 17221: };
[; ;pic18f46k22.h: 17222: } PLUSW1bits_t;
[; ;pic18f46k22.h: 17223: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f46k22.h: 17232: extern volatile unsigned char PREINC1 @ 0xFE4;
"17234
[; ;pic18f46k22.h: 17234: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f46k22.h: 17237: typedef union {
[; ;pic18f46k22.h: 17238: struct {
[; ;pic18f46k22.h: 17239: unsigned PREINC1 :8;
[; ;pic18f46k22.h: 17240: };
[; ;pic18f46k22.h: 17241: } PREINC1bits_t;
[; ;pic18f46k22.h: 17242: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f46k22.h: 17251: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17253
[; ;pic18f46k22.h: 17253: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f46k22.h: 17256: typedef union {
[; ;pic18f46k22.h: 17257: struct {
[; ;pic18f46k22.h: 17258: unsigned POSTDEC1 :8;
[; ;pic18f46k22.h: 17259: };
[; ;pic18f46k22.h: 17260: } POSTDEC1bits_t;
[; ;pic18f46k22.h: 17261: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f46k22.h: 17270: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17272
[; ;pic18f46k22.h: 17272: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f46k22.h: 17275: typedef union {
[; ;pic18f46k22.h: 17276: struct {
[; ;pic18f46k22.h: 17277: unsigned POSTINC1 :8;
[; ;pic18f46k22.h: 17278: };
[; ;pic18f46k22.h: 17279: } POSTINC1bits_t;
[; ;pic18f46k22.h: 17280: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f46k22.h: 17289: extern volatile unsigned char INDF1 @ 0xFE7;
"17291
[; ;pic18f46k22.h: 17291: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f46k22.h: 17294: typedef union {
[; ;pic18f46k22.h: 17295: struct {
[; ;pic18f46k22.h: 17296: unsigned INDF1 :8;
[; ;pic18f46k22.h: 17297: };
[; ;pic18f46k22.h: 17298: } INDF1bits_t;
[; ;pic18f46k22.h: 17299: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f46k22.h: 17308: extern volatile unsigned char WREG @ 0xFE8;
"17310
[; ;pic18f46k22.h: 17310: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f46k22.h: 17318: typedef union {
[; ;pic18f46k22.h: 17319: struct {
[; ;pic18f46k22.h: 17320: unsigned WREG :8;
[; ;pic18f46k22.h: 17321: };
[; ;pic18f46k22.h: 17322: } WREGbits_t;
[; ;pic18f46k22.h: 17323: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f46k22.h: 17331: typedef union {
[; ;pic18f46k22.h: 17332: struct {
[; ;pic18f46k22.h: 17333: unsigned WREG :8;
[; ;pic18f46k22.h: 17334: };
[; ;pic18f46k22.h: 17335: } Wbits_t;
[; ;pic18f46k22.h: 17336: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f46k22.h: 17345: extern volatile unsigned short FSR0 @ 0xFE9;
"17347
[; ;pic18f46k22.h: 17347: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f46k22.h: 17351: extern volatile unsigned char FSR0L @ 0xFE9;
"17353
[; ;pic18f46k22.h: 17353: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f46k22.h: 17356: typedef union {
[; ;pic18f46k22.h: 17357: struct {
[; ;pic18f46k22.h: 17358: unsigned FSR0L :8;
[; ;pic18f46k22.h: 17359: };
[; ;pic18f46k22.h: 17360: } FSR0Lbits_t;
[; ;pic18f46k22.h: 17361: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f46k22.h: 17370: extern volatile unsigned char FSR0H @ 0xFEA;
"17372
[; ;pic18f46k22.h: 17372: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f46k22.h: 17376: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17378
[; ;pic18f46k22.h: 17378: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f46k22.h: 17381: typedef union {
[; ;pic18f46k22.h: 17382: struct {
[; ;pic18f46k22.h: 17383: unsigned PLUSW0 :8;
[; ;pic18f46k22.h: 17384: };
[; ;pic18f46k22.h: 17385: } PLUSW0bits_t;
[; ;pic18f46k22.h: 17386: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f46k22.h: 17395: extern volatile unsigned char PREINC0 @ 0xFEC;
"17397
[; ;pic18f46k22.h: 17397: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f46k22.h: 17400: typedef union {
[; ;pic18f46k22.h: 17401: struct {
[; ;pic18f46k22.h: 17402: unsigned PREINC0 :8;
[; ;pic18f46k22.h: 17403: };
[; ;pic18f46k22.h: 17404: } PREINC0bits_t;
[; ;pic18f46k22.h: 17405: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f46k22.h: 17414: extern volatile unsigned char POSTDEC0 @ 0xFED;
"17416
[; ;pic18f46k22.h: 17416: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f46k22.h: 17419: typedef union {
[; ;pic18f46k22.h: 17420: struct {
[; ;pic18f46k22.h: 17421: unsigned POSTDEC0 :8;
[; ;pic18f46k22.h: 17422: };
[; ;pic18f46k22.h: 17423: } POSTDEC0bits_t;
[; ;pic18f46k22.h: 17424: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f46k22.h: 17433: extern volatile unsigned char POSTINC0 @ 0xFEE;
"17435
[; ;pic18f46k22.h: 17435: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f46k22.h: 17438: typedef union {
[; ;pic18f46k22.h: 17439: struct {
[; ;pic18f46k22.h: 17440: unsigned POSTINC0 :8;
[; ;pic18f46k22.h: 17441: };
[; ;pic18f46k22.h: 17442: } POSTINC0bits_t;
[; ;pic18f46k22.h: 17443: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f46k22.h: 17452: extern volatile unsigned char INDF0 @ 0xFEF;
"17454
[; ;pic18f46k22.h: 17454: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f46k22.h: 17457: typedef union {
[; ;pic18f46k22.h: 17458: struct {
[; ;pic18f46k22.h: 17459: unsigned INDF0 :8;
[; ;pic18f46k22.h: 17460: };
[; ;pic18f46k22.h: 17461: } INDF0bits_t;
[; ;pic18f46k22.h: 17462: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f46k22.h: 17471: extern volatile unsigned char INTCON3 @ 0xFF0;
"17473
[; ;pic18f46k22.h: 17473: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f46k22.h: 17476: typedef union {
[; ;pic18f46k22.h: 17477: struct {
[; ;pic18f46k22.h: 17478: unsigned INT1IF :1;
[; ;pic18f46k22.h: 17479: unsigned INT2IF :1;
[; ;pic18f46k22.h: 17480: unsigned :1;
[; ;pic18f46k22.h: 17481: unsigned INT1IE :1;
[; ;pic18f46k22.h: 17482: unsigned INT2IE :1;
[; ;pic18f46k22.h: 17483: unsigned :1;
[; ;pic18f46k22.h: 17484: unsigned INT1IP :1;
[; ;pic18f46k22.h: 17485: unsigned INT2IP :1;
[; ;pic18f46k22.h: 17486: };
[; ;pic18f46k22.h: 17487: struct {
[; ;pic18f46k22.h: 17488: unsigned INT1F :1;
[; ;pic18f46k22.h: 17489: unsigned INT2F :1;
[; ;pic18f46k22.h: 17490: unsigned :1;
[; ;pic18f46k22.h: 17491: unsigned INT1E :1;
[; ;pic18f46k22.h: 17492: unsigned INT2E :1;
[; ;pic18f46k22.h: 17493: unsigned :1;
[; ;pic18f46k22.h: 17494: unsigned INT1P :1;
[; ;pic18f46k22.h: 17495: unsigned INT2P :1;
[; ;pic18f46k22.h: 17496: };
[; ;pic18f46k22.h: 17497: } INTCON3bits_t;
[; ;pic18f46k22.h: 17498: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f46k22.h: 17562: extern volatile unsigned char INTCON2 @ 0xFF1;
"17564
[; ;pic18f46k22.h: 17564: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f46k22.h: 17567: typedef union {
[; ;pic18f46k22.h: 17568: struct {
[; ;pic18f46k22.h: 17569: unsigned :7;
[; ;pic18f46k22.h: 17570: unsigned NOT_RBPU :1;
[; ;pic18f46k22.h: 17571: };
[; ;pic18f46k22.h: 17572: struct {
[; ;pic18f46k22.h: 17573: unsigned RBIP :1;
[; ;pic18f46k22.h: 17574: unsigned :1;
[; ;pic18f46k22.h: 17575: unsigned TMR0IP :1;
[; ;pic18f46k22.h: 17576: unsigned :1;
[; ;pic18f46k22.h: 17577: unsigned INTEDG2 :1;
[; ;pic18f46k22.h: 17578: unsigned INTEDG1 :1;
[; ;pic18f46k22.h: 17579: unsigned INTEDG0 :1;
[; ;pic18f46k22.h: 17580: unsigned nRBPU :1;
[; ;pic18f46k22.h: 17581: };
[; ;pic18f46k22.h: 17582: struct {
[; ;pic18f46k22.h: 17583: unsigned :7;
[; ;pic18f46k22.h: 17584: unsigned RBPU :1;
[; ;pic18f46k22.h: 17585: };
[; ;pic18f46k22.h: 17586: } INTCON2bits_t;
[; ;pic18f46k22.h: 17587: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f46k22.h: 17631: extern volatile unsigned char INTCON @ 0xFF2;
"17633
[; ;pic18f46k22.h: 17633: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f46k22.h: 17636: typedef union {
[; ;pic18f46k22.h: 17637: struct {
[; ;pic18f46k22.h: 17638: unsigned RBIF :1;
[; ;pic18f46k22.h: 17639: unsigned INT0IF :1;
[; ;pic18f46k22.h: 17640: unsigned TMR0IF :1;
[; ;pic18f46k22.h: 17641: unsigned RBIE :1;
[; ;pic18f46k22.h: 17642: unsigned INT0IE :1;
[; ;pic18f46k22.h: 17643: unsigned TMR0IE :1;
[; ;pic18f46k22.h: 17644: unsigned PEIE_GIEL :1;
[; ;pic18f46k22.h: 17645: unsigned GIE_GIEH :1;
[; ;pic18f46k22.h: 17646: };
[; ;pic18f46k22.h: 17647: struct {
[; ;pic18f46k22.h: 17648: unsigned :1;
[; ;pic18f46k22.h: 17649: unsigned INT0F :1;
[; ;pic18f46k22.h: 17650: unsigned T0IF :1;
[; ;pic18f46k22.h: 17651: unsigned :1;
[; ;pic18f46k22.h: 17652: unsigned INT0E :1;
[; ;pic18f46k22.h: 17653: unsigned T0IE :1;
[; ;pic18f46k22.h: 17654: unsigned PEIE :1;
[; ;pic18f46k22.h: 17655: unsigned GIE :1;
[; ;pic18f46k22.h: 17656: };
[; ;pic18f46k22.h: 17657: struct {
[; ;pic18f46k22.h: 17658: unsigned :6;
[; ;pic18f46k22.h: 17659: unsigned GIEL :1;
[; ;pic18f46k22.h: 17660: unsigned GIEH :1;
[; ;pic18f46k22.h: 17661: };
[; ;pic18f46k22.h: 17662: struct {
[; ;pic18f46k22.h: 17663: unsigned :1;
[; ;pic18f46k22.h: 17664: unsigned INT0F :1;
[; ;pic18f46k22.h: 17665: unsigned T0IF :1;
[; ;pic18f46k22.h: 17666: unsigned :1;
[; ;pic18f46k22.h: 17667: unsigned INT0E :1;
[; ;pic18f46k22.h: 17668: unsigned T0IE :1;
[; ;pic18f46k22.h: 17669: unsigned PEIE :1;
[; ;pic18f46k22.h: 17670: unsigned GIE :1;
[; ;pic18f46k22.h: 17671: };
[; ;pic18f46k22.h: 17672: struct {
[; ;pic18f46k22.h: 17673: unsigned :6;
[; ;pic18f46k22.h: 17674: unsigned GIEL :1;
[; ;pic18f46k22.h: 17675: unsigned GIEH :1;
[; ;pic18f46k22.h: 17676: };
[; ;pic18f46k22.h: 17677: } INTCONbits_t;
[; ;pic18f46k22.h: 17678: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f46k22.h: 17762: extern volatile unsigned short PROD @ 0xFF3;
"17764
[; ;pic18f46k22.h: 17764: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f46k22.h: 17768: extern volatile unsigned char PRODL @ 0xFF3;
"17770
[; ;pic18f46k22.h: 17770: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f46k22.h: 17773: typedef union {
[; ;pic18f46k22.h: 17774: struct {
[; ;pic18f46k22.h: 17775: unsigned PRODL :8;
[; ;pic18f46k22.h: 17776: };
[; ;pic18f46k22.h: 17777: } PRODLbits_t;
[; ;pic18f46k22.h: 17778: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f46k22.h: 17787: extern volatile unsigned char PRODH @ 0xFF4;
"17789
[; ;pic18f46k22.h: 17789: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f46k22.h: 17792: typedef union {
[; ;pic18f46k22.h: 17793: struct {
[; ;pic18f46k22.h: 17794: unsigned PRODH :8;
[; ;pic18f46k22.h: 17795: };
[; ;pic18f46k22.h: 17796: } PRODHbits_t;
[; ;pic18f46k22.h: 17797: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f46k22.h: 17806: extern volatile unsigned char TABLAT @ 0xFF5;
"17808
[; ;pic18f46k22.h: 17808: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f46k22.h: 17811: typedef union {
[; ;pic18f46k22.h: 17812: struct {
[; ;pic18f46k22.h: 17813: unsigned TABLAT :8;
[; ;pic18f46k22.h: 17814: };
[; ;pic18f46k22.h: 17815: } TABLATbits_t;
[; ;pic18f46k22.h: 17816: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f46k22.h: 17826: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17829
[; ;pic18f46k22.h: 17829: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f46k22.h: 17833: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17835
[; ;pic18f46k22.h: 17835: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f46k22.h: 17838: typedef union {
[; ;pic18f46k22.h: 17839: struct {
[; ;pic18f46k22.h: 17840: unsigned TBLPTRL :8;
[; ;pic18f46k22.h: 17841: };
[; ;pic18f46k22.h: 17842: } TBLPTRLbits_t;
[; ;pic18f46k22.h: 17843: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f46k22.h: 17852: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17854
[; ;pic18f46k22.h: 17854: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f46k22.h: 17857: typedef union {
[; ;pic18f46k22.h: 17858: struct {
[; ;pic18f46k22.h: 17859: unsigned TBLPTRH :8;
[; ;pic18f46k22.h: 17860: };
[; ;pic18f46k22.h: 17861: } TBLPTRHbits_t;
[; ;pic18f46k22.h: 17862: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f46k22.h: 17871: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17873
[; ;pic18f46k22.h: 17873: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f46k22.h: 17876: typedef union {
[; ;pic18f46k22.h: 17877: struct {
[; ;pic18f46k22.h: 17878: unsigned TBLPTRU :6;
[; ;pic18f46k22.h: 17879: };
[; ;pic18f46k22.h: 17880: struct {
[; ;pic18f46k22.h: 17881: unsigned :5;
[; ;pic18f46k22.h: 17882: unsigned ACSS :1;
[; ;pic18f46k22.h: 17883: };
[; ;pic18f46k22.h: 17884: } TBLPTRUbits_t;
[; ;pic18f46k22.h: 17885: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f46k22.h: 17900: extern volatile unsigned short long PCLAT @ 0xFF9;
"17903
[; ;pic18f46k22.h: 17903: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f46k22.h: 17907: extern volatile unsigned short long PC @ 0xFF9;
"17910
[; ;pic18f46k22.h: 17910: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f46k22.h: 17914: extern volatile unsigned char PCL @ 0xFF9;
"17916
[; ;pic18f46k22.h: 17916: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f46k22.h: 17919: typedef union {
[; ;pic18f46k22.h: 17920: struct {
[; ;pic18f46k22.h: 17921: unsigned PCL :8;
[; ;pic18f46k22.h: 17922: };
[; ;pic18f46k22.h: 17923: } PCLbits_t;
[; ;pic18f46k22.h: 17924: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f46k22.h: 17933: extern volatile unsigned char PCLATH @ 0xFFA;
"17935
[; ;pic18f46k22.h: 17935: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f46k22.h: 17938: typedef union {
[; ;pic18f46k22.h: 17939: struct {
[; ;pic18f46k22.h: 17940: unsigned PCH :8;
[; ;pic18f46k22.h: 17941: };
[; ;pic18f46k22.h: 17942: } PCLATHbits_t;
[; ;pic18f46k22.h: 17943: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f46k22.h: 17952: extern volatile unsigned char PCLATU @ 0xFFB;
"17954
[; ;pic18f46k22.h: 17954: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f46k22.h: 17958: extern volatile unsigned char STKPTR @ 0xFFC;
"17960
[; ;pic18f46k22.h: 17960: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f46k22.h: 17963: typedef union {
[; ;pic18f46k22.h: 17964: struct {
[; ;pic18f46k22.h: 17965: unsigned STKPTR :5;
[; ;pic18f46k22.h: 17966: unsigned :1;
[; ;pic18f46k22.h: 17967: unsigned STKUNF :1;
[; ;pic18f46k22.h: 17968: unsigned STKFUL :1;
[; ;pic18f46k22.h: 17969: };
[; ;pic18f46k22.h: 17970: struct {
[; ;pic18f46k22.h: 17971: unsigned STKPTR0 :1;
[; ;pic18f46k22.h: 17972: unsigned STKPTR1 :1;
[; ;pic18f46k22.h: 17973: unsigned STKPTR2 :1;
[; ;pic18f46k22.h: 17974: unsigned STKPTR3 :1;
[; ;pic18f46k22.h: 17975: unsigned STKPTR4 :1;
[; ;pic18f46k22.h: 17976: unsigned :2;
[; ;pic18f46k22.h: 17977: unsigned STKOVF :1;
[; ;pic18f46k22.h: 17978: };
[; ;pic18f46k22.h: 17979: struct {
[; ;pic18f46k22.h: 17980: unsigned SP0 :1;
[; ;pic18f46k22.h: 17981: unsigned SP1 :1;
[; ;pic18f46k22.h: 17982: unsigned SP2 :1;
[; ;pic18f46k22.h: 17983: unsigned SP3 :1;
[; ;pic18f46k22.h: 17984: unsigned SP4 :1;
[; ;pic18f46k22.h: 17985: };
[; ;pic18f46k22.h: 17986: } STKPTRbits_t;
[; ;pic18f46k22.h: 17987: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f46k22.h: 18062: extern volatile unsigned short long TOS @ 0xFFD;
"18065
[; ;pic18f46k22.h: 18065: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f46k22.h: 18069: extern volatile unsigned char TOSL @ 0xFFD;
"18071
[; ;pic18f46k22.h: 18071: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f46k22.h: 18074: typedef union {
[; ;pic18f46k22.h: 18075: struct {
[; ;pic18f46k22.h: 18076: unsigned TOSL :8;
[; ;pic18f46k22.h: 18077: };
[; ;pic18f46k22.h: 18078: } TOSLbits_t;
[; ;pic18f46k22.h: 18079: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f46k22.h: 18088: extern volatile unsigned char TOSH @ 0xFFE;
"18090
[; ;pic18f46k22.h: 18090: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f46k22.h: 18093: typedef union {
[; ;pic18f46k22.h: 18094: struct {
[; ;pic18f46k22.h: 18095: unsigned TOSH :8;
[; ;pic18f46k22.h: 18096: };
[; ;pic18f46k22.h: 18097: } TOSHbits_t;
[; ;pic18f46k22.h: 18098: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f46k22.h: 18107: extern volatile unsigned char TOSU @ 0xFFF;
"18109
[; ;pic18f46k22.h: 18109: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f46k22.h: 18119: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f46k22.h: 18121: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f46k22.h: 18123: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f46k22.h: 18125: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f46k22.h: 18127: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46k22.h: 18129: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46k22.h: 18131: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46k22.h: 18133: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46k22.h: 18135: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f46k22.h: 18137: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f46k22.h: 18139: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f46k22.h: 18141: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f46k22.h: 18143: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f46k22.h: 18145: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f46k22.h: 18147: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f46k22.h: 18149: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f46k22.h: 18151: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f46k22.h: 18153: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f46k22.h: 18155: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46k22.h: 18157: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f46k22.h: 18159: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f46k22.h: 18161: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f46k22.h: 18163: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f46k22.h: 18165: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f46k22.h: 18167: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46k22.h: 18169: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46k22.h: 18171: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46k22.h: 18173: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46k22.h: 18175: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46k22.h: 18177: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46k22.h: 18179: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46k22.h: 18181: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46k22.h: 18183: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46k22.h: 18185: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46k22.h: 18187: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46k22.h: 18189: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46k22.h: 18191: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46k22.h: 18193: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46k22.h: 18195: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46k22.h: 18197: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f46k22.h: 18199: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46k22.h: 18201: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46k22.h: 18203: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46k22.h: 18205: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46k22.h: 18207: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46k22.h: 18209: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46k22.h: 18211: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 18213: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46k22.h: 18215: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46k22.h: 18217: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46k22.h: 18219: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46k22.h: 18221: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46k22.h: 18223: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 18225: extern volatile __bit AN20 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46k22.h: 18227: extern volatile __bit AN21 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46k22.h: 18229: extern volatile __bit AN22 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46k22.h: 18231: extern volatile __bit AN23 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46k22.h: 18233: extern volatile __bit AN24 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46k22.h: 18235: extern volatile __bit AN25 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46k22.h: 18237: extern volatile __bit AN26 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46k22.h: 18239: extern volatile __bit AN27 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46k22.h: 18241: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46k22.h: 18243: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 18245: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46k22.h: 18247: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46k22.h: 18249: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46k22.h: 18251: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46k22.h: 18253: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46k22.h: 18255: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f46k22.h: 18257: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f46k22.h: 18259: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f46k22.h: 18261: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f46k22.h: 18263: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f46k22.h: 18265: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f46k22.h: 18267: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f46k22.h: 18269: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f46k22.h: 18271: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f46k22.h: 18273: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f46k22.h: 18275: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f46k22.h: 18277: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f46k22.h: 18279: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f46k22.h: 18281: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f46k22.h: 18283: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f46k22.h: 18285: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f46k22.h: 18287: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f46k22.h: 18289: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f46k22.h: 18291: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f46k22.h: 18293: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f46k22.h: 18295: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f46k22.h: 18297: extern volatile __bit ANSD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f46k22.h: 18299: extern volatile __bit ANSD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f46k22.h: 18301: extern volatile __bit ANSD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f46k22.h: 18303: extern volatile __bit ANSD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f46k22.h: 18305: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f46k22.h: 18307: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f46k22.h: 18309: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f46k22.h: 18311: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46k22.h: 18313: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46k22.h: 18315: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46k22.h: 18317: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f46k22.h: 18319: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f46k22.h: 18321: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f46k22.h: 18323: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46k22.h: 18325: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46k22.h: 18327: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46k22.h: 18329: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f46k22.h: 18331: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f46k22.h: 18333: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46k22.h: 18335: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f46k22.h: 18337: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46k22.h: 18339: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f46k22.h: 18341: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f46k22.h: 18343: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f46k22.h: 18345: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f46k22.h: 18347: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46k22.h: 18349: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46k22.h: 18351: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46k22.h: 18353: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46k22.h: 18355: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46k22.h: 18357: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46k22.h: 18359: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46k22.h: 18361: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46k22.h: 18363: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f46k22.h: 18365: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f46k22.h: 18367: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f46k22.h: 18369: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46k22.h: 18371: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46k22.h: 18373: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46k22.h: 18375: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46k22.h: 18377: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f46k22.h: 18379: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f46k22.h: 18381: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f46k22.h: 18383: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f46k22.h: 18385: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f46k22.h: 18387: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f46k22.h: 18389: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f46k22.h: 18391: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f46k22.h: 18393: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f46k22.h: 18395: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f46k22.h: 18397: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f46k22.h: 18399: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f46k22.h: 18401: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f46k22.h: 18403: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f46k22.h: 18405: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 18407: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f46k22.h: 18409: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f46k22.h: 18411: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f46k22.h: 18413: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f46k22.h: 18415: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f46k22.h: 18417: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f46k22.h: 18419: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f46k22.h: 18421: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f46k22.h: 18423: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f46k22.h: 18425: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f46k22.h: 18427: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f46k22.h: 18429: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f46k22.h: 18431: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f46k22.h: 18433: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f46k22.h: 18435: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f46k22.h: 18437: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f46k22.h: 18439: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f46k22.h: 18441: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f46k22.h: 18443: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f46k22.h: 18445: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f46k22.h: 18447: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46k22.h: 18449: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f46k22.h: 18451: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f46k22.h: 18453: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f46k22.h: 18455: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46k22.h: 18457: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46k22.h: 18459: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 18461: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46k22.h: 18463: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f46k22.h: 18465: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f46k22.h: 18467: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f46k22.h: 18469: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f46k22.h: 18471: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f46k22.h: 18473: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f46k22.h: 18475: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f46k22.h: 18477: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f46k22.h: 18479: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f46k22.h: 18481: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f46k22.h: 18483: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f46k22.h: 18485: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f46k22.h: 18487: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f46k22.h: 18489: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f46k22.h: 18491: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f46k22.h: 18493: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f46k22.h: 18495: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46k22.h: 18497: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f46k22.h: 18499: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f46k22.h: 18501: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f46k22.h: 18503: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f46k22.h: 18505: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f46k22.h: 18507: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f46k22.h: 18509: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f46k22.h: 18511: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f46k22.h: 18513: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46k22.h: 18515: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f46k22.h: 18517: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f46k22.h: 18519: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f46k22.h: 18521: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f46k22.h: 18523: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f46k22.h: 18525: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f46k22.h: 18527: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46k22.h: 18529: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f46k22.h: 18531: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f46k22.h: 18533: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f46k22.h: 18535: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f46k22.h: 18537: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f46k22.h: 18539: extern volatile __bit CCP4 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46k22.h: 18541: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f46k22.h: 18543: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f46k22.h: 18545: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f46k22.h: 18547: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f46k22.h: 18549: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f46k22.h: 18551: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f46k22.h: 18553: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f46k22.h: 18555: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f46k22.h: 18557: extern volatile __bit CCP5 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46k22.h: 18559: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f46k22.h: 18561: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f46k22.h: 18563: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f46k22.h: 18565: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f46k22.h: 18567: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f46k22.h: 18569: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f46k22.h: 18571: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f46k22.h: 18573: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f46k22.h: 18575: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46k22.h: 18577: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f46k22.h: 18579: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f46k22.h: 18581: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 18583: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f46k22.h: 18585: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f46k22.h: 18587: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f46k22.h: 18589: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f46k22.h: 18591: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f46k22.h: 18593: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f46k22.h: 18595: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46k22.h: 18597: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46k22.h: 18599: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46k22.h: 18601: extern volatile __bit CK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46k22.h: 18603: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f46k22.h: 18605: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f46k22.h: 18607: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f46k22.h: 18609: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f46k22.h: 18611: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46k22.h: 18613: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46k22.h: 18615: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46k22.h: 18617: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f46k22.h: 18619: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f46k22.h: 18621: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f46k22.h: 18623: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f46k22.h: 18625: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f46k22.h: 18627: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f46k22.h: 18629: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f46k22.h: 18631: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f46k22.h: 18633: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f46k22.h: 18635: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f46k22.h: 18637: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f46k22.h: 18639: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f46k22.h: 18641: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f46k22.h: 18643: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f46k22.h: 18645: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f46k22.h: 18647: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f46k22.h: 18649: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46k22.h: 18651: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f46k22.h: 18653: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f46k22.h: 18655: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46k22.h: 18657: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46k22.h: 18659: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f46k22.h: 18661: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46k22.h: 18663: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f46k22.h: 18665: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f46k22.h: 18667: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f46k22.h: 18669: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f46k22.h: 18671: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 18673: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f46k22.h: 18675: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 18677: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46k22.h: 18679: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46k22.h: 18681: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 18683: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f46k22.h: 18685: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f46k22.h: 18687: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f46k22.h: 18689: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f46k22.h: 18691: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 18693: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f46k22.h: 18695: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f46k22.h: 18697: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f46k22.h: 18699: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f46k22.h: 18701: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f46k22.h: 18703: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f46k22.h: 18705: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f46k22.h: 18707: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46k22.h: 18709: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 18711: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f46k22.h: 18713: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46k22.h: 18715: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46k22.h: 18717: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46k22.h: 18719: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46k22.h: 18721: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f46k22.h: 18723: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f46k22.h: 18725: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f46k22.h: 18727: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f46k22.h: 18729: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f46k22.h: 18731: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f46k22.h: 18733: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18735: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46k22.h: 18737: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46k22.h: 18739: extern volatile __bit DT2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46k22.h: 18741: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46k22.h: 18743: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46k22.h: 18745: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 18747: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 18749: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f46k22.h: 18751: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f46k22.h: 18753: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f46k22.h: 18755: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f46k22.h: 18757: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f46k22.h: 18759: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f46k22.h: 18761: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f46k22.h: 18763: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f46k22.h: 18765: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f46k22.h: 18767: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f46k22.h: 18769: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f46k22.h: 18771: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f46k22.h: 18773: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f46k22.h: 18775: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f46k22.h: 18777: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f46k22.h: 18779: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f46k22.h: 18781: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f46k22.h: 18783: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f46k22.h: 18785: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f46k22.h: 18787: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f46k22.h: 18789: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f46k22.h: 18791: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f46k22.h: 18793: extern volatile __bit EEADR8 @ (((unsigned) &EEADRH)*8) + 0;
[; ;pic18f46k22.h: 18795: extern volatile __bit EEADR9 @ (((unsigned) &EEADRH)*8) + 1;
[; ;pic18f46k22.h: 18797: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f46k22.h: 18799: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f46k22.h: 18801: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f46k22.h: 18803: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f46k22.h: 18805: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f46k22.h: 18807: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f46k22.h: 18809: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f46k22.h: 18811: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f46k22.h: 18813: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f46k22.h: 18815: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f46k22.h: 18817: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f46k22.h: 18819: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f46k22.h: 18821: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f46k22.h: 18823: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f46k22.h: 18825: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46k22.h: 18827: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f46k22.h: 18829: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f46k22.h: 18831: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f46k22.h: 18833: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f46k22.h: 18835: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f46k22.h: 18837: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f46k22.h: 18839: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f46k22.h: 18841: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46k22.h: 18843: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46k22.h: 18845: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46k22.h: 18847: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46k22.h: 18849: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18851: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18853: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18855: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18857: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 18859: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f46k22.h: 18861: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f46k22.h: 18863: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46k22.h: 18865: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46k22.h: 18867: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 18869: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46k22.h: 18871: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46k22.h: 18873: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46k22.h: 18875: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46k22.h: 18877: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46k22.h: 18879: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46k22.h: 18881: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 18883: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46k22.h: 18885: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 18887: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46k22.h: 18889: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46k22.h: 18891: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46k22.h: 18893: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46k22.h: 18895: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f46k22.h: 18897: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f46k22.h: 18899: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46k22.h: 18901: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46k22.h: 18903: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46k22.h: 18905: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46k22.h: 18907: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46k22.h: 18909: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46k22.h: 18911: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46k22.h: 18913: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46k22.h: 18915: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46k22.h: 18917: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46k22.h: 18919: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46k22.h: 18921: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46k22.h: 18923: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46k22.h: 18925: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46k22.h: 18927: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46k22.h: 18929: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46k22.h: 18931: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46k22.h: 18933: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46k22.h: 18935: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46k22.h: 18937: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f46k22.h: 18939: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f46k22.h: 18941: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f46k22.h: 18943: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f46k22.h: 18945: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f46k22.h: 18947: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f46k22.h: 18949: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f46k22.h: 18951: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f46k22.h: 18953: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f46k22.h: 18955: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f46k22.h: 18957: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f46k22.h: 18959: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f46k22.h: 18961: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f46k22.h: 18963: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f46k22.h: 18965: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f46k22.h: 18967: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46k22.h: 18969: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f46k22.h: 18971: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f46k22.h: 18973: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f46k22.h: 18975: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f46k22.h: 18977: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f46k22.h: 18979: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f46k22.h: 18981: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46k22.h: 18983: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46k22.h: 18985: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46k22.h: 18987: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46k22.h: 18989: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46k22.h: 18991: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46k22.h: 18993: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46k22.h: 18995: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46k22.h: 18997: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46k22.h: 18999: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f46k22.h: 19001: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46k22.h: 19003: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46k22.h: 19005: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46k22.h: 19007: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46k22.h: 19009: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46k22.h: 19011: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46k22.h: 19013: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46k22.h: 19015: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f46k22.h: 19017: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46k22.h: 19019: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46k22.h: 19021: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46k22.h: 19023: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46k22.h: 19025: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46k22.h: 19027: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46k22.h: 19029: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46k22.h: 19031: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46k22.h: 19033: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46k22.h: 19035: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46k22.h: 19037: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46k22.h: 19039: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46k22.h: 19041: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46k22.h: 19043: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46k22.h: 19045: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46k22.h: 19047: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46k22.h: 19049: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46k22.h: 19051: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46k22.h: 19053: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46k22.h: 19055: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46k22.h: 19057: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46k22.h: 19059: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46k22.h: 19061: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46k22.h: 19063: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46k22.h: 19065: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46k22.h: 19067: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46k22.h: 19069: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46k22.h: 19071: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46k22.h: 19073: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46k22.h: 19075: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46k22.h: 19077: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46k22.h: 19079: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46k22.h: 19081: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46k22.h: 19083: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46k22.h: 19085: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46k22.h: 19087: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46k22.h: 19089: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46k22.h: 19091: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46k22.h: 19093: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46k22.h: 19095: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46k22.h: 19097: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46k22.h: 19099: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46k22.h: 19101: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46k22.h: 19103: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46k22.h: 19105: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46k22.h: 19107: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46k22.h: 19109: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46k22.h: 19111: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46k22.h: 19113: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46k22.h: 19115: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46k22.h: 19117: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46k22.h: 19119: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46k22.h: 19121: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46k22.h: 19123: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46k22.h: 19125: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46k22.h: 19127: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46k22.h: 19129: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46k22.h: 19131: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f46k22.h: 19133: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f46k22.h: 19135: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f46k22.h: 19137: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f46k22.h: 19139: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f46k22.h: 19141: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f46k22.h: 19143: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f46k22.h: 19145: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46k22.h: 19147: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46k22.h: 19149: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19151: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46k22.h: 19153: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46k22.h: 19155: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46k22.h: 19157: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46k22.h: 19159: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46k22.h: 19161: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46k22.h: 19163: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46k22.h: 19165: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46k22.h: 19167: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46k22.h: 19169: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f46k22.h: 19171: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f46k22.h: 19173: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 19175: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f46k22.h: 19177: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f46k22.h: 19179: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f46k22.h: 19181: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f46k22.h: 19183: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f46k22.h: 19185: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f46k22.h: 19187: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f46k22.h: 19189: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f46k22.h: 19191: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f46k22.h: 19193: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f46k22.h: 19195: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f46k22.h: 19197: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f46k22.h: 19199: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f46k22.h: 19201: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f46k22.h: 19203: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f46k22.h: 19205: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f46k22.h: 19207: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f46k22.h: 19209: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f46k22.h: 19211: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f46k22.h: 19213: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f46k22.h: 19215: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f46k22.h: 19217: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46k22.h: 19219: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46k22.h: 19221: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 19223: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 19225: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46k22.h: 19227: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46k22.h: 19229: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46k22.h: 19231: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46k22.h: 19233: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19235: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19237: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46k22.h: 19239: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46k22.h: 19241: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46k22.h: 19243: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46k22.h: 19245: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46k22.h: 19247: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46k22.h: 19249: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f46k22.h: 19251: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f46k22.h: 19253: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f46k22.h: 19255: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f46k22.h: 19257: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f46k22.h: 19259: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f46k22.h: 19261: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f46k22.h: 19263: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f46k22.h: 19265: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46k22.h: 19267: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46k22.h: 19269: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 19271: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46k22.h: 19273: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46k22.h: 19275: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46k22.h: 19277: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f46k22.h: 19279: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f46k22.h: 19281: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f46k22.h: 19283: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f46k22.h: 19285: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f46k22.h: 19287: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f46k22.h: 19289: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f46k22.h: 19291: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f46k22.h: 19293: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f46k22.h: 19295: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f46k22.h: 19297: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46k22.h: 19299: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46k22.h: 19301: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46k22.h: 19303: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46k22.h: 19305: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46k22.h: 19307: extern volatile __bit P2C @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46k22.h: 19309: extern volatile __bit P2D @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46k22.h: 19311: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f46k22.h: 19313: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46k22.h: 19315: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46k22.h: 19317: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f46k22.h: 19319: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46k22.h: 19321: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46k22.h: 19323: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f46k22.h: 19325: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46k22.h: 19327: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46k22.h: 19329: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f46k22.h: 19331: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46k22.h: 19333: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46k22.h: 19335: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f46k22.h: 19337: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46k22.h: 19339: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46k22.h: 19341: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f46k22.h: 19343: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f46k22.h: 19345: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f46k22.h: 19347: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f46k22.h: 19349: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f46k22.h: 19351: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f46k22.h: 19353: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f46k22.h: 19355: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f46k22.h: 19357: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f46k22.h: 19359: extern volatile __bit P3B @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46k22.h: 19361: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f46k22.h: 19363: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f46k22.h: 19365: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f46k22.h: 19367: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f46k22.h: 19369: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f46k22.h: 19371: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f46k22.h: 19373: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f46k22.h: 19375: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f46k22.h: 19377: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f46k22.h: 19379: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f46k22.h: 19381: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f46k22.h: 19383: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f46k22.h: 19385: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f46k22.h: 19387: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f46k22.h: 19389: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 19391: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46k22.h: 19393: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46k22.h: 19395: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46k22.h: 19397: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46k22.h: 19399: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f46k22.h: 19401: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f46k22.h: 19403: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46k22.h: 19405: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 19407: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46k22.h: 19409: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46k22.h: 19411: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f46k22.h: 19413: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f46k22.h: 19415: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f46k22.h: 19417: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f46k22.h: 19419: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f46k22.h: 19421: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f46k22.h: 19423: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f46k22.h: 19425: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46k22.h: 19427: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46k22.h: 19429: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46k22.h: 19431: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46k22.h: 19433: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46k22.h: 19435: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46k22.h: 19437: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f46k22.h: 19439: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f46k22.h: 19441: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46k22.h: 19443: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f46k22.h: 19445: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f46k22.h: 19447: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f46k22.h: 19449: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46k22.h: 19451: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46k22.h: 19453: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46k22.h: 19455: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46k22.h: 19457: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f46k22.h: 19459: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f46k22.h: 19461: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f46k22.h: 19463: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f46k22.h: 19465: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f46k22.h: 19467: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f46k22.h: 19469: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f46k22.h: 19471: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f46k22.h: 19473: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46k22.h: 19475: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46k22.h: 19477: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46k22.h: 19479: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46k22.h: 19481: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f46k22.h: 19483: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46k22.h: 19485: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f46k22.h: 19487: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f46k22.h: 19489: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f46k22.h: 19491: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46k22.h: 19493: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46k22.h: 19495: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46k22.h: 19497: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46k22.h: 19499: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f46k22.h: 19501: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f46k22.h: 19503: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f46k22.h: 19505: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46k22.h: 19507: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46k22.h: 19509: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46k22.h: 19511: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46k22.h: 19513: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46k22.h: 19515: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46k22.h: 19517: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46k22.h: 19519: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46k22.h: 19521: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46k22.h: 19523: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46k22.h: 19525: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46k22.h: 19527: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46k22.h: 19529: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46k22.h: 19531: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46k22.h: 19533: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46k22.h: 19535: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46k22.h: 19537: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f46k22.h: 19539: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f46k22.h: 19541: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46k22.h: 19543: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f46k22.h: 19545: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46k22.h: 19547: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 19549: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f46k22.h: 19551: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f46k22.h: 19553: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46k22.h: 19555: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46k22.h: 19557: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46k22.h: 19559: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 19561: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46k22.h: 19563: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46k22.h: 19565: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46k22.h: 19567: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46k22.h: 19569: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46k22.h: 19571: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46k22.h: 19573: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 19575: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46k22.h: 19577: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46k22.h: 19579: extern volatile __bit RX2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46k22.h: 19581: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46k22.h: 19583: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46k22.h: 19585: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46k22.h: 19587: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46k22.h: 19589: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46k22.h: 19591: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46k22.h: 19593: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46k22.h: 19595: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46k22.h: 19597: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46k22.h: 19599: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46k22.h: 19601: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46k22.h: 19603: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46k22.h: 19605: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46k22.h: 19607: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 19609: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 19611: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46k22.h: 19613: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f46k22.h: 19615: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46k22.h: 19617: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46k22.h: 19619: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46k22.h: 19621: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46k22.h: 19623: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46k22.h: 19625: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46k22.h: 19627: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46k22.h: 19629: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46k22.h: 19631: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f46k22.h: 19633: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f46k22.h: 19635: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46k22.h: 19637: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46k22.h: 19639: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46k22.h: 19641: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46k22.h: 19643: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46k22.h: 19645: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46k22.h: 19647: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46k22.h: 19649: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46k22.h: 19651: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46k22.h: 19653: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f46k22.h: 19655: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f46k22.h: 19657: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f46k22.h: 19659: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f46k22.h: 19661: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f46k22.h: 19663: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f46k22.h: 19665: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f46k22.h: 19667: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18f46k22.h: 19669: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18f46k22.h: 19671: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f46k22.h: 19673: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f46k22.h: 19675: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46k22.h: 19677: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46k22.h: 19679: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46k22.h: 19681: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f46k22.h: 19683: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f46k22.h: 19685: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f46k22.h: 19687: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f46k22.h: 19689: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f46k22.h: 19691: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f46k22.h: 19693: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f46k22.h: 19695: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f46k22.h: 19697: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f46k22.h: 19699: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f46k22.h: 19701: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f46k22.h: 19703: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f46k22.h: 19705: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f46k22.h: 19707: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f46k22.h: 19709: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46k22.h: 19711: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f46k22.h: 19713: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46k22.h: 19715: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46k22.h: 19717: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f46k22.h: 19719: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19721: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f46k22.h: 19723: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f46k22.h: 19725: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f46k22.h: 19727: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f46k22.h: 19729: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f46k22.h: 19731: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f46k22.h: 19733: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f46k22.h: 19735: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f46k22.h: 19737: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f46k22.h: 19739: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f46k22.h: 19741: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f46k22.h: 19743: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f46k22.h: 19745: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f46k22.h: 19747: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19749: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 19751: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46k22.h: 19753: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46k22.h: 19755: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46k22.h: 19757: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46k22.h: 19759: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f46k22.h: 19761: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f46k22.h: 19763: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f46k22.h: 19765: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f46k22.h: 19767: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f46k22.h: 19769: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46k22.h: 19771: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46k22.h: 19773: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46k22.h: 19775: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f46k22.h: 19777: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f46k22.h: 19779: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f46k22.h: 19781: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f46k22.h: 19783: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f46k22.h: 19785: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f46k22.h: 19787: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f46k22.h: 19789: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f46k22.h: 19791: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f46k22.h: 19793: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f46k22.h: 19795: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46k22.h: 19797: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46k22.h: 19799: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46k22.h: 19801: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46k22.h: 19803: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46k22.h: 19805: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f46k22.h: 19807: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f46k22.h: 19809: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f46k22.h: 19811: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f46k22.h: 19813: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f46k22.h: 19815: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f46k22.h: 19817: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46k22.h: 19819: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46k22.h: 19821: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46k22.h: 19823: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f46k22.h: 19825: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f46k22.h: 19827: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f46k22.h: 19829: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f46k22.h: 19831: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f46k22.h: 19833: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46k22.h: 19835: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46k22.h: 19837: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46k22.h: 19839: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46k22.h: 19841: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46k22.h: 19843: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f46k22.h: 19845: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f46k22.h: 19847: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f46k22.h: 19849: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f46k22.h: 19851: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f46k22.h: 19853: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f46k22.h: 19855: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46k22.h: 19857: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f46k22.h: 19859: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f46k22.h: 19861: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46k22.h: 19863: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f46k22.h: 19865: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f46k22.h: 19867: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46k22.h: 19869: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f46k22.h: 19871: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f46k22.h: 19873: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46k22.h: 19875: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f46k22.h: 19877: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f46k22.h: 19879: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46k22.h: 19881: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f46k22.h: 19883: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46k22.h: 19885: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46k22.h: 19887: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f46k22.h: 19889: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f46k22.h: 19891: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f46k22.h: 19893: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f46k22.h: 19895: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f46k22.h: 19897: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46k22.h: 19899: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46k22.h: 19901: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f46k22.h: 19903: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f46k22.h: 19905: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f46k22.h: 19907: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f46k22.h: 19909: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46k22.h: 19911: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f46k22.h: 19913: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f46k22.h: 19915: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46k22.h: 19917: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46k22.h: 19919: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46k22.h: 19921: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46k22.h: 19923: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f46k22.h: 19925: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f46k22.h: 19927: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f46k22.h: 19929: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f46k22.h: 19931: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f46k22.h: 19933: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f46k22.h: 19935: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46k22.h: 19937: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46k22.h: 19939: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46k22.h: 19941: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46k22.h: 19943: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f46k22.h: 19945: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46k22.h: 19947: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46k22.h: 19949: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f46k22.h: 19951: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f46k22.h: 19953: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f46k22.h: 19955: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f46k22.h: 19957: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f46k22.h: 19959: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f46k22.h: 19961: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f46k22.h: 19963: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f46k22.h: 19965: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46k22.h: 19967: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46k22.h: 19969: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46k22.h: 19971: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46k22.h: 19973: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f46k22.h: 19975: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f46k22.h: 19977: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f46k22.h: 19979: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f46k22.h: 19981: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f46k22.h: 19983: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f46k22.h: 19985: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46k22.h: 19987: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46k22.h: 19989: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f46k22.h: 19991: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46k22.h: 19993: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f46k22.h: 19995: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f46k22.h: 19997: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f46k22.h: 19999: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f46k22.h: 20001: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f46k22.h: 20003: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f46k22.h: 20005: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46k22.h: 20007: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f46k22.h: 20009: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f46k22.h: 20011: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46k22.h: 20013: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46k22.h: 20015: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46k22.h: 20017: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46k22.h: 20019: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f46k22.h: 20021: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f46k22.h: 20023: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f46k22.h: 20025: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f46k22.h: 20027: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f46k22.h: 20029: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f46k22.h: 20031: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46k22.h: 20033: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f46k22.h: 20035: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46k22.h: 20037: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46k22.h: 20039: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f46k22.h: 20041: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f46k22.h: 20043: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f46k22.h: 20045: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f46k22.h: 20047: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f46k22.h: 20049: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f46k22.h: 20051: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f46k22.h: 20053: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46k22.h: 20055: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46k22.h: 20057: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46k22.h: 20059: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f46k22.h: 20061: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f46k22.h: 20063: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46k22.h: 20065: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f46k22.h: 20067: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46k22.h: 20069: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f46k22.h: 20071: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f46k22.h: 20073: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f46k22.h: 20075: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f46k22.h: 20077: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f46k22.h: 20079: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f46k22.h: 20081: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f46k22.h: 20083: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f46k22.h: 20085: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f46k22.h: 20087: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f46k22.h: 20089: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f46k22.h: 20091: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f46k22.h: 20093: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f46k22.h: 20095: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46k22.h: 20097: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f46k22.h: 20099: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46k22.h: 20101: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46k22.h: 20103: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46k22.h: 20105: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f46k22.h: 20107: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f46k22.h: 20109: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f46k22.h: 20111: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f46k22.h: 20113: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f46k22.h: 20115: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f46k22.h: 20117: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f46k22.h: 20119: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46k22.h: 20121: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f46k22.h: 20123: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f46k22.h: 20125: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f46k22.h: 20127: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f46k22.h: 20129: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f46k22.h: 20131: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46k22.h: 20133: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f46k22.h: 20135: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f46k22.h: 20137: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f46k22.h: 20139: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f46k22.h: 20141: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46k22.h: 20143: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f46k22.h: 20145: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f46k22.h: 20147: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f46k22.h: 20149: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f46k22.h: 20151: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f46k22.h: 20153: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f46k22.h: 20155: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f46k22.h: 20157: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46k22.h: 20159: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f46k22.h: 20161: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f46k22.h: 20163: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f46k22.h: 20165: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f46k22.h: 20167: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f46k22.h: 20169: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f46k22.h: 20171: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f46k22.h: 20173: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f46k22.h: 20175: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f46k22.h: 20177: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f46k22.h: 20179: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f46k22.h: 20181: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f46k22.h: 20183: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f46k22.h: 20185: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f46k22.h: 20187: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f46k22.h: 20189: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f46k22.h: 20191: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f46k22.h: 20193: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f46k22.h: 20195: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f46k22.h: 20197: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f46k22.h: 20199: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f46k22.h: 20201: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f46k22.h: 20203: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f46k22.h: 20205: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f46k22.h: 20207: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f46k22.h: 20209: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f46k22.h: 20211: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f46k22.h: 20213: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f46k22.h: 20215: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f46k22.h: 20217: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f46k22.h: 20219: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f46k22.h: 20221: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f46k22.h: 20223: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f46k22.h: 20225: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f46k22.h: 20227: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f46k22.h: 20229: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f46k22.h: 20231: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f46k22.h: 20233: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f46k22.h: 20235: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f46k22.h: 20237: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f46k22.h: 20239: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f46k22.h: 20241: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f46k22.h: 20243: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f46k22.h: 20245: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f46k22.h: 20247: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46k22.h: 20249: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46k22.h: 20251: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46k22.h: 20253: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46k22.h: 20255: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46k22.h: 20257: extern volatile __bit TX2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46k22.h: 20259: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46k22.h: 20261: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46k22.h: 20263: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46k22.h: 20265: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46k22.h: 20267: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46k22.h: 20269: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46k22.h: 20271: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46k22.h: 20273: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46k22.h: 20275: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46k22.h: 20277: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46k22.h: 20279: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46k22.h: 20281: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46k22.h: 20283: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46k22.h: 20285: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46k22.h: 20287: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46k22.h: 20289: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46k22.h: 20291: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46k22.h: 20293: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46k22.h: 20295: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46k22.h: 20297: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46k22.h: 20299: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f46k22.h: 20301: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f46k22.h: 20303: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46k22.h: 20305: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46k22.h: 20307: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46k22.h: 20309: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f46k22.h: 20311: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f46k22.h: 20313: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f46k22.h: 20315: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f46k22.h: 20317: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46k22.h: 20319: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f46k22.h: 20321: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 20323: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 20325: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46k22.h: 20327: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46k22.h: 20329: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46k22.h: 20331: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f46k22.h: 20333: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f46k22.h: 20335: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f46k22.h: 20337: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f46k22.h: 20339: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f46k22.h: 20341: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f46k22.h: 20343: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f46k22.h: 20345: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f46k22.h: 20347: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f46k22.h: 20349: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f46k22.h: 20351: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f46k22.h: 20353: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f46k22.h: 20355: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46k22.h: 20357: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f46k22.h: 20359: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f46k22.h: 20361: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46k22.h: 20363: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f46k22.h: 20365: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f46k22.h: 20367: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 20369: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46k22.h: 20371: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46k22.h: 20373: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46k22.h: 20375: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f46k22.h: 20377: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46k22.h: 20379: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46k22.h: 20381: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46k22.h: 20383: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46k22.h: 20385: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 20387: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46k22.h: 20389: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46k22.h: 20391: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46k22.h: 20393: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46k22.h: 20395: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46k22.h: 20397: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46k22.h: 20399: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46k22.h: 20401: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 144: extern void _delay(unsigned long);
[; ;pic18.h: 146: extern void _delaywdt(unsigned long);
[; ;pic18.h: 148: extern void _delay3(unsigned char);
[; ;variables.c: 1: union uled_group1
[; ;variables.c: 2: {
[; ;variables.c: 3: unsigned char all;
[; ;variables.c: 4: struct
[; ;variables.c: 5: {
[; ;variables.c: 6: unsigned char AMP :1;
[; ;variables.c: 7: unsigned char SEC :1;
[; ;variables.c: 8: unsigned char FREQ :1;
[; ;variables.c: 9: unsigned char ARCFORCEON :1;
[; ;variables.c: 10: unsigned char TWOT :1;
[; ;variables.c: 11: unsigned char FOURT :1;
[; ;variables.c: 12: unsigned char SPOT :1;
[; ;variables.c: 13: unsigned char CYCLE :1;
[; ;variables.c: 14: }bitsize;
[; ;variables.c: 15: };
"16 variables.c
[v _led_group1 `S1143 ~T0 @X0 1 e ]
[; ;variables.c: 16: union uled_group1 led_group1;
[; ;variables.c: 18: union uled_group2
[; ;variables.c: 19: {
[; ;variables.c: 20: unsigned char all;
[; ;variables.c: 21: struct
[; ;variables.c: 22: {
[; ;variables.c: 23: unsigned char PREFLOW :1;
[; ;variables.c: 24: unsigned char START_CUR :1;
[; ;variables.c: 25: unsigned char UPSLOPE :1;
[; ;variables.c: 26: unsigned char I1_MAIN :1;
[; ;variables.c: 27: unsigned char I2_CYCLE :1;
[; ;variables.c: 28: unsigned char BASE_CUR :1;
[; ;variables.c: 29: unsigned char PEAK_CUR :1;
[; ;variables.c: 30: unsigned char PULSE_FREQ :1;
[; ;variables.c: 31: }bitsize;
[; ;variables.c: 32: };
"33
[v _led_group2 `S1145 ~T0 @X0 1 e ]
[; ;variables.c: 33: union uled_group2 led_group2;
[; ;variables.c: 35: union uled_group3
[; ;variables.c: 36: {
[; ;variables.c: 37: unsigned char all;
[; ;variables.c: 38: struct
[; ;variables.c: 39: {
[; ;variables.c: 40: unsigned char DUTY :1;
[; ;variables.c: 41: unsigned char DOWNLSLOPE :1;
[; ;variables.c: 42: unsigned char END_CUR :1;
[; ;variables.c: 43: unsigned char POSTFLOW :1;
[; ;variables.c: 44: unsigned char n1 :1;
[; ;variables.c: 45: unsigned char n2 :1;
[; ;variables.c: 46: unsigned char n3 :1;
[; ;variables.c: 47: unsigned char n4 :1;
[; ;variables.c: 48: }bitsize;
[; ;variables.c: 49: };
"50
[v _led_group3 `S1147 ~T0 @X0 1 e ]
[; ;variables.c: 50: union uled_group3 led_group3;
[; ;variables.c: 52: union uled_group4
[; ;variables.c: 53: {
[; ;variables.c: 54: unsigned char all;
[; ;variables.c: 55: struct
[; ;variables.c: 56: {
[; ;variables.c: 57: unsigned char MMA :1;
[; ;variables.c: 58: unsigned char TIGHF :1;
[; ;variables.c: 59: unsigned char LIFTARC :1;
[; ;variables.c: 60: unsigned char PULSE :1;
[; ;variables.c: 61: unsigned char NORMAL :1;
[; ;variables.c: 62: unsigned char n1 :1;
[; ;variables.c: 63: unsigned char n2 :1;
[; ;variables.c: 64: unsigned char n3 :1;
[; ;variables.c: 65: }bitsize;
[; ;variables.c: 66: };
"67
[v _led_group4 `S1149 ~T0 @X0 1 e ]
[; ;variables.c: 67: union uled_group4 led_group4;
"69
[v _maxcurrent `ui ~T0 @X0 1 e ]
[i _maxcurrent
-> -> 0 `i `ui
]
[; ;variables.c: 69: unsigned int maxcurrent=0;
[; ;variables.c: 71: struct para_s
[; ;variables.c: 72: {
[; ;variables.c: 73: unsigned int dummy;
[; ;variables.c: 74: struct
[; ;variables.c: 75: {
[; ;variables.c: 76: unsigned int time;
[; ;variables.c: 77: }
[; ;variables.c: 78: preflow;
[; ;variables.c: 79: struct
[; ;variables.c: 80: {
[; ;variables.c: 81: unsigned int amp;
[; ;variables.c: 82: }
[; ;variables.c: 83: start;
[; ;variables.c: 84: struct
[; ;variables.c: 85: {
[; ;variables.c: 86: unsigned int time;
[; ;variables.c: 87: }
[; ;variables.c: 88: upslope;
[; ;variables.c: 89: struct
[; ;variables.c: 90: {
[; ;variables.c: 91: unsigned int I1;
[; ;variables.c: 92: unsigned int I2;
[; ;variables.c: 93: unsigned int base;
[; ;variables.c: 94: unsigned int peak;
[; ;variables.c: 95: unsigned int freq;
[; ;variables.c: 96: unsigned int duty;
[; ;variables.c: 97: }
[; ;variables.c: 98: weld;
[; ;variables.c: 99: struct
[; ;variables.c: 100: {
[; ;variables.c: 101: unsigned int time;
[; ;variables.c: 102: }
[; ;variables.c: 103: dnslope;
[; ;variables.c: 104: struct
[; ;variables.c: 105: {
[; ;variables.c: 106: unsigned int amp;
[; ;variables.c: 107: }
[; ;variables.c: 108: end;
[; ;variables.c: 109: struct
[; ;variables.c: 110: {
[; ;variables.c: 111: unsigned int time;
[; ;variables.c: 112: }
[; ;variables.c: 113: postflow;
[; ;variables.c: 114: unsigned int spottime;
[; ;variables.c: 115: unsigned char ledgp1;
[; ;variables.c: 116: unsigned char ledgp2;
[; ;variables.c: 117: unsigned char ledgp3;
[; ;variables.c: 118: unsigned char ledgp4;
[; ;variables.c: 119: unsigned int pwmslope;
[; ;variables.c: 120: unsigned int arcforce;
[; ;variables.c: 121: unsigned int mmacurrent;
[; ;variables.c: 122: unsigned char dummyvar;
[; ;variables.c: 123: };
[; ;variables.c: 124: union para_u
[; ;variables.c: 125: {
[; ;variables.c: 126: struct para_s paras;
[; ;variables.c: 127: unsigned int arrayu[20];
[; ;variables.c: 128: };
"129
[v _parau `S1159 ~T0 @X0 1 e ]
[; ;variables.c: 129: union para_u parau;
"133
[v _prvledgp1 `Vuc ~T0 @X0 1 e ]
[i _prvledgp1
-> -> 0 `i `uc
]
[v _prvledgp2 `Vuc ~T0 @X0 1 e ]
[i _prvledgp2
-> -> 0 `i `uc
]
[v _prvledgp3 `Vuc ~T0 @X0 1 e ]
[i _prvledgp3
-> -> 0 `i `uc
]
[v _prvledgp4 `Vuc ~T0 @X0 1 e ]
[i _prvledgp4
-> -> 0 `i `uc
]
[v _normaldispupdatf `Vuc ~T0 @X0 1 e ]
[i _normaldispupdatf
-> -> 0 `i `uc
]
[v _updatedisptig `Vuc ~T0 @X0 1 e ]
[i _updatedisptig
-> -> 0 `i `uc
]
[v _mincurrent `Vuc ~T0 @X0 1 e ]
[i _mincurrent
-> -> 0 `i `uc
]
[v _footswitchf `Vuc ~T0 @X0 1 e ]
[i _footswitchf
-> -> 0 `i `uc
]
[; ;variables.c: 133: volatile volatile unsigned char prvledgp1=0,prvledgp2=0,prvledgp3=0,prvledgp4=0,normaldispupdatf=0,updatedisptig=0,mincurrent=0,footswitchf=0;
"134
[v _Disp_mesgf `Vuc ~T0 @X0 1 e ]
[i _Disp_mesgf
-> -> 0 `i `uc
]
[v _Update_dispf `Vuc ~T0 @X0 1 e ]
[i _Update_dispf
-> -> 0 `i `uc
]
[v _Time_100ms `Vuc ~T0 @X0 1 e ]
[i _Time_100ms
-> -> 0 `i `uc
]
[v _Read_Torchf `Vuc ~T0 @X0 1 e ]
[i _Read_Torchf
-> -> 0 `i `uc
]
[v _msec10 `Vuc ~T0 @X0 1 e ]
[i _msec10
-> -> 0 `i `uc
]
[v _Time_ms `Vuc ~T0 @X0 1 e ]
[i _Time_ms
-> -> 0 `i `uc
]
[v _delay_flag `Vuc ~T0 @X0 1 e ]
[i _delay_flag
-> -> 0 `i `uc
]
[v _delay_over_flag `Vuc ~T0 @X0 1 e ]
[i _delay_over_flag
-> -> 0 `i `uc
]
[; ;variables.c: 134: volatile volatile unsigned char Disp_mesgf=0,Update_dispf=0,Time_100ms=0,Read_Torchf=0,msec10=0,Time_ms=0,delay_flag=0,delay_over_flag=0;
"135
[v _new `Vuc ~T0 @X0 1 e ]
[v _old `Vuc ~T0 @X0 1 e ]
[v _temp `Vuc ~T0 @X0 1 e ]
[v _Read_adc_flag `Vuc ~T0 @X0 1 e ]
[i _Read_adc_flag
-> -> 0 `i `uc
]
[v _RLon `Vuc ~T0 @X0 1 e ]
[i _RLon
-> -> 0 `i `uc
]
[v _dp_on_flag `Vuc ~T0 @X0 1 e ]
[i _dp_on_flag
-> -> 0 `i `uc
]
[v _dp_on_flag1 `Vuc ~T0 @X0 1 e ]
[i _dp_on_flag1
-> -> 0 `i `uc
]
[v _weld_flag `Vuc ~T0 @X0 1 e ]
[i _weld_flag
-> -> 0 `i `uc
]
[v _dflag `Vuc ~T0 @X0 1 e ]
[i _dflag
-> -> 0 `i `uc
]
[v _modelselectflag `Vuc ~T0 @X0 1 e ]
[i _modelselectflag
-> -> 0 `i `uc
]
[v _modelflag `Vuc ~T0 @X0 1 e ]
[i _modelflag
-> -> 0 `i `uc
]
"136
[v _savemodelflag `Vuc ~T0 @X0 1 e ]
[i _savemodelflag
-> -> 0 `i `uc
]
[; ;variables.c: 135: volatile volatile unsigned char new,old,temp,Read_adc_flag=0,RLon=0,dp_on_flag=0,dp_on_flag1=0,weld_flag=0,dflag=0,modelselectflag=0,modelflag=0,
[; ;variables.c: 136: savemodelflag=0;
"137
[v _fpulse `Vuc ~T0 @X0 1 e ]
[i _fpulse
-> -> 0 `i `uc
]
[v _spulse `Vuc ~T0 @X0 1 e ]
[i _spulse
-> -> 0 `i `uc
]
[v _plus `Vuc ~T0 @X0 1 e ]
[i _plus
-> -> 0 `i `uc
]
[v _minus `Vuc ~T0 @X0 1 e ]
[i _minus
-> -> 0 `i `uc
]
[v _enc_result `Vuc ~T0 @X0 1 e ]
[i _enc_result
-> -> 0 `i `uc
]
[v _scan_enc_flag `Vuc ~T0 @X0 1 e ]
[i _scan_enc_flag
-> -> 0 `i `uc
]
[v _seg_count `Vuc ~T0 @X0 1 e ]
[i _seg_count
-> -> 0 `i `uc
]
[v _porta `Vuc ~T0 @X0 1 e ]
[i _porta
-> -> 0 `i `uc
]
[v _modelcount `Vuc ~T0 @X0 1 e ]
[i _modelcount
-> -> 0 `i `uc
]
[; ;variables.c: 137: volatile volatile unsigned char fpulse=0,spulse=0,plus=0,minus=0,enc_result=0,scan_enc_flag=0,seg_count=0,porta=0,modelcount=0x00;
"140
[v _TORCH_SW `Vuc ~T0 @X0 1 e ]
[v _msone `Vuc ~T0 @X0 1 e ]
[i _msone
-> -> 0 `i `uc
]
[v _flag_fg `Vuc ~T0 @X0 1 e ]
[; ;variables.c: 140: volatile volatile unsigned char TORCH_SW,msone=0,flag_fg;
"141
[v _PREV_PROG_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_ENC_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_TIG_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_MENU_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_MODE_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_REMOTE_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_NOR_FOOT_SW `Vuc ~T0 @X0 1 e ]
"142
[v _PREV_GASWATER_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_PRESSURE_SW `Vuc ~T0 @X0 1 e ]
[v _PREV_TORCH_SW `Vuc ~T0 @X0 1 e ]
[v _ARC_FORCE_SW `Vuc ~T0 @X0 1 e ]
[i _ARC_FORCE_SW
-> -> 0 `i `uc
]
[v _PREV_ARC_FORCE_SW `Vuc ~T0 @X0 1 e ]
[; ;variables.c: 141: volatile volatile unsigned char PREV_PROG_SW,PREV_ENC_SW,PREV_TIG_SW,PREV_MENU_SW,PREV_MODE_SW,PREV_REMOTE_SW,PREV_NOR_FOOT_SW,
[; ;variables.c: 142: PREV_GASWATER_SW,PREV_PRESSURE_SW,PREV_TORCH_SW,ARC_FORCE_SW=0,PREV_ARC_FORCE_SW;
"144
[v _KEYCODE `Vuc ~T0 @X0 1 e ]
[i _KEYCODE
-> -> 0 `i `uc
]
[v _PREV_KEYCODE `Vuc ~T0 @X0 1 e ]
[i _PREV_KEYCODE
-> -> 0 `i `uc
]
[v _channel `Vuc ~T0 @X0 1 e ]
[i _channel
-> -> 0 `i `uc
]
[v _Cyclestart `Vuc ~T0 @X0 1 e ]
[i _Cyclestart
-> -> 0 `i `uc
]
[v _TORCH `Vuc ~T0 @X0 1 e ]
[i _TORCH
-> -> 0 `i `uc
]
[v _upslopef `Vuc ~T0 @X0 1 e ]
[i _upslopef
-> -> 0 `i `uc
]
[v _downslopef `Vuc ~T0 @X0 1 e ]
[i _downslopef
-> -> 0 `i `uc
]
[v _cyclemodef `Vuc ~T0 @X0 1 e ]
[i _cyclemodef
-> -> 0 `i `uc
]
[; ;variables.c: 144: volatile volatile unsigned char KEYCODE=0,PREV_KEYCODE=0,channel=0,Cyclestart=0,TORCH=0,upslopef=0,downslopef=0,cyclemodef=0;
"145
[v _ADC_Volt `Vui ~T0 @X0 1 e ]
[v _ADC_Volt1 `Vui ~T0 @X0 1 e ]
[v _ADC_Current `Vui ~T0 @X0 1 e ]
[v _ADC_Footsw `Vui ~T0 @X0 1 e ]
[v _Disp_mesg_cntr `Vui ~T0 @X0 1 e ]
[i _Disp_mesg_cntr
-> -> 0 `i `ui
]
[; ;variables.c: 145: volatile volatile unsigned int ADC_Volt,ADC_Volt1,ADC_Current,ADC_Footsw,Disp_mesg_cntr=0;
"146
[v _prev_current `Vui ~T0 @X0 1 e ]
[i _prev_current
-> -> 0 `i `ui
]
[v _current `Vui ~T0 @X0 1 e ]
[i _current
-> -> 0 `i `ui
]
[v _msec1 `Vui ~T0 @X0 1 e ]
[i _msec1
-> -> 0 `i `ui
]
[v _msec100 `Vui ~T0 @X0 1 e ]
[i _msec100
-> -> 0 `i `ui
]
[v _msec200 `Vui ~T0 @X0 1 e ]
[i _msec200
-> -> 0 `i `ui
]
[v _prev_enc_result `Vui ~T0 @X0 1 e ]
[i _prev_enc_result
-> -> 0 `i `ui
]
[v _encoder `Vui ~T0 @X0 1 e ]
[i _encoder
-> -> 0 `i `ui
]
[v _pluscount `Vui ~T0 @X0 1 e ]
[i _pluscount
-> -> 0 `i `ui
]
[v _minuscount `Vui ~T0 @X0 1 e ]
[i _minuscount
-> -> 0 `i `ui
]
[v _plusoperator `Vui ~T0 @X0 1 e ]
[i _plusoperator
-> -> 1 `i `ui
]
"147
[v _minusoperator `Vui ~T0 @X0 1 e ]
[i _minusoperator
-> -> 1 `i `ui
]
[v _display_sec `Vui ~T0 @X0 1 e ]
[i _display_sec
-> -> 0 `i `ui
]
[; ;variables.c: 146: volatile volatile unsigned int prev_current=0,current=0,msec1=0,msec100=0,msec200=0,prev_enc_result=0,encoder=0,pluscount=0,minuscount=0,plusoperator=1,
[; ;variables.c: 147: minusoperator=1,display_sec=0;
"148
[v _kpressread `Vuc ~T0 @X0 1 e ]
[i _kpressread
-> -> 0 `i `uc
]
[v _torchstatus1 `Vuc ~T0 @X0 1 e ]
[i _torchstatus1
-> -> 0 `i `uc
]
[v _torchstatus2 `Vuc ~T0 @X0 1 e ]
[i _torchstatus2
-> -> 0 `i `uc
]
[v _tans `Vuc ~T0 @X0 1 e ]
[i _tans
-> -> 0 `i `uc
]
[v _torchdelms `Vuc ~T0 @X0 1 e ]
[i _torchdelms
-> -> 0 `i `uc
]
[; ;variables.c: 148: volatile volatile unsigned char kpressread=0,torchstatus1=0,torchstatus2=0,tans=0,torchdelms=0;
"152
[v _iii `Vui ~T0 @X0 1 e ]
[i _iii
-> -> 0 `i `ui
]
[v _Duty `Vui ~T0 @X0 1 e ]
[i _Duty
-> -> 0 `i `ui
]
[v _ddd `Vui ~T0 @X0 1 e ]
[i _ddd
-> -> 0 `i `ui
]
[v _eee `Vui ~T0 @X0 1 e ]
[i _eee
-> -> 0 `i `ui
]
[v _pwmresult `Vui ~T0 @X0 1 e ]
[i _pwmresult
-> -> 0 `i `ui
]
[v _footrefadc `Vui ~T0 @X0 1 e ]
[i _footrefadc
-> -> 0 `i `ui
]
[v _fminoffset1 `Vui ~T0 @X0 1 e ]
[i _fminoffset1
-> -> 0 `i `ui
]
[v _fmaxoffset1 `Vui ~T0 @X0 1 e ]
[i _fmaxoffset1
-> -> 0 `i `ui
]
[; ;variables.c: 152: volatile unsigned int iii=0,Duty=0,ddd=0,eee=0,pwmresult=0,footrefadc=0,fminoffset1=0,fmaxoffset1=0;
"153
[v _Total_ADC_Volt `Vui ~T0 @X0 1 e ]
[i _Total_ADC_Volt
-> -> 0 `i `ui
]
[v _Total_ADC_Volt1 `Vui ~T0 @X0 1 e ]
[i _Total_ADC_Volt1
-> -> 0 `i `ui
]
[v _Total_ADC_Current `Vui ~T0 @X0 1 e ]
[i _Total_ADC_Current
-> -> 0 `i `ui
]
[v _Total_ADC_Footsw `Vui ~T0 @X0 1 e ]
[i _Total_ADC_Footsw
-> -> 0 `i `ui
]
[; ;variables.c: 153: volatile unsigned int Total_ADC_Volt=0,Total_ADC_Volt1=0,Total_ADC_Current=0,Total_ADC_Footsw=0;
"154
[v _avgcnt0 `Vuc ~T0 @X0 1 e ]
[i _avgcnt0
-> -> 0 `i `uc
]
[v _avgcnt1 `Vuc ~T0 @X0 1 e ]
[i _avgcnt1
-> -> 0 `i `uc
]
[v _avgcnt2 `Vuc ~T0 @X0 1 e ]
[i _avgcnt2
-> -> 0 `i `uc
]
[v _avgVRDcnt `Vuc ~T0 @X0 1 e ]
[i _avgVRDcnt
-> -> 0 `i `uc
]
[v _OCVONf `Vuc ~T0 @X0 1 e ]
[i _OCVONf
-> -> 0 `i `uc
]
[v _dutyon `Vuc ~T0 @X0 1 e ]
[i _dutyon
-> -> 0 `i `uc
]
[v _pulsef `Vuc ~T0 @X0 1 e ]
[i _pulsef
-> -> 0 `i `uc
]
[v _torchpresd `Vuc ~T0 @X0 1 e ]
[i _torchpresd
-> -> 0 `i `uc
]
[v _cyclecurf `Vuc ~T0 @X0 1 e ]
[i _cyclecurf
-> -> 0 `i `uc
]
[v _tigwelding `Vuc ~T0 @X0 1 e ]
[i _tigwelding
-> -> 0 `i `uc
]
[; ;variables.c: 154: volatile unsigned char avgcnt0=0,avgcnt1=0,avgcnt2=0,avgVRDcnt=0,OCVONf=0,dutyon=0,pulsef=0,torchpresd=0,cyclecurf=0,tigwelding=0;
"155
[v _Actual_Volt `Vui ~T0 @X0 1 e ]
[i _Actual_Volt
-> -> 4 `i `ui
]
[v _Avg_Footsw `Vui ~T0 @X0 1 e ]
[i _Avg_Footsw
-> -> 0 `i `ui
]
[v _Upslope_cntr `Vui ~T0 @X0 1 e ]
[i _Upslope_cntr
-> -> 0 `i `ui
]
[v _Downslope_cntr `Vui ~T0 @X0 1 e ]
[i _Downslope_cntr
-> -> 0 `i `ui
]
[v _msec10_cntr `Vui ~T0 @X0 1 e ]
[i _msec10_cntr
-> -> 0 `i `ui
]
[v _Avg_Current `Vui ~T0 @X0 1 e ]
[i _Avg_Current
-> -> 0 `i `ui
]
[v _fmaxoffset `Vui ~T0 @X0 1 e ]
[; ;variables.c: 155: volatile unsigned int Actual_Volt=4,Avg_Footsw=0,Upslope_cntr=0,Downslope_cntr=0,msec10_cntr=0,Avg_Current=0,fmaxoffset;
"156
[v _Actual_Current `Vui ~T0 @X0 1 e ]
[i _Actual_Current
-> -> 0 `i `ui
]
[v _Actual_Footsw `Vui ~T0 @X0 1 e ]
[i _Actual_Footsw
-> -> 0 `i `ui
]
[; ;variables.c: 156: volatile unsigned int Actual_Current=0,Actual_Footsw=0;
"157
[v _UP_Step `Vf ~T0 @X0 1 e ]
[i _UP_Step
-> .0.0 `f
]
[v _Down_Step `Vf ~T0 @X0 1 e ]
[i _Down_Step
-> .0.0 `f
]
[v _Upcurrent `Vf ~T0 @X0 1 e ]
[i _Upcurrent
-> -> 0 `i `f
]
[v _Downcurrent `Vf ~T0 @X0 1 e ]
[i _Downcurrent
-> -> 0 `i `f
]
[; ;variables.c: 157: volatile float UP_Step=0.0,Down_Step=0.0,Upcurrent=0,Downcurrent=0;
"158
[v _fpulse_period `Vf ~T0 @X0 1 e ]
[i _fpulse_period
-> .0.0 `f
]
[v _fpulse_duty_on `Vf ~T0 @X0 1 e ]
[i _fpulse_duty_on
-> .0.0 `f
]
[v _fpulse_duty_off `Vf ~T0 @X0 1 e ]
[i _fpulse_duty_off
-> .0.0 `f
]
[; ;variables.c: 158: volatile float fpulse_period=0.0,fpulse_duty_on=0.0,fpulse_duty_off=0.0;
"159
[v _pulse_duty_on `Vui ~T0 @X0 1 e ]
[i _pulse_duty_on
-> -> 0 `i `ui
]
[v _pulse_duty_off `Vui ~T0 @X0 1 e ]
[i _pulse_duty_off
-> -> 0 `i `ui
]
[v _countp `Vui ~T0 @X0 1 e ]
[i _countp
-> -> 0 `i `ui
]
[v _cyle_mode_current `Vui ~T0 @X0 1 e ]
[i _cyle_mode_current
-> -> 0 `i `ui
]
[v _data1 `Vui ~T0 @X0 1 e ]
[i _data1
-> -> 0 `i `ui
]
[v _EE_Data `Vui ~T0 @X0 1 e ]
[i _EE_Data
-> -> 0 `i `ui
]
[v _fminoffset `Vui ~T0 @X0 1 e ]
[i _fminoffset
-> -> 0 `i `ui
]
[; ;variables.c: 159: volatile volatile unsigned int pulse_duty_on=0,pulse_duty_off=0,countp=0,cyle_mode_current=0,data1=0,EE_Data=0,fminoffset=0;
"160
[v _lowbyte `Vuc ~T0 @X0 1 e ]
[i _lowbyte
-> -> 0 `i `uc
]
[v _hibyte `Vuc ~T0 @X0 1 e ]
[i _hibyte
-> -> 0 `i `uc
]
[v _EE_Addr `Vuc ~T0 @X0 1 e ]
[i _EE_Addr
-> -> 0 `i `uc
]
[v _tempcnt `Vuc ~T0 @X0 1 e ]
[i _tempcnt
-> -> 0 `i `uc
]
[v _uartdata `Vuc ~T0 @X0 1 e ]
[i _uartdata
-> -> 0 `i `uc
]
[v _footsetupf `Vuc ~T0 @X0 1 e ]
[i _footsetupf
-> -> 0 `i `uc
]
[v _dispmesgf `Vuc ~T0 @X0 1 e ]
[i _dispmesgf
-> -> 0 `i `uc
]
[v _saveoffsetf `Vuc ~T0 @X0 1 e ]
[i _saveoffsetf
-> -> 0 `i `uc
]
"161
[v _setmaxcntf `Vuc ~T0 @X0 1 e ]
[i _setmaxcntf
-> -> 0 `i `uc
]
[v _Fsetmax `Vuc ~T0 @X0 1 e ]
[i _Fsetmax
-> -> 0 `i `uc
]
[v _mmaweldon `Vuc ~T0 @X0 1 e ]
[i _mmaweldon
-> -> 0 `i `uc
]
[v _fminoff `Vuc ~T0 @X0 1 e ]
[i _fminoff
-> -> 0 `i `uc
]
[; ;variables.c: 160: volatile volatile unsigned char lowbyte=0,hibyte=0,EE_Addr=0,tempcnt=0,uartdata=0,footsetupf=0,dispmesgf=0,saveoffsetf=0,
[; ;variables.c: 161: setmaxcntf=0,Fsetmax=0,mmaweldon=0,fminoff=0;
"163
[v _slope `Vf ~T0 @X0 1 e ]
[i _slope
-> .0.6 `f
]
[; ;variables.c: 163: volatile float slope=0.6;
"164
[v _torchpresd_spot `Vuc ~T0 @X0 1 e ]
[i _torchpresd_spot
-> -> 0 `i `uc
]
[v _torchreleased_spot `Vuc ~T0 @X0 1 e ]
[i _torchreleased_spot
-> -> 0 `i `uc
]
[v _torchreleased `Vuc ~T0 @X0 1 e ]
[i _torchreleased
-> -> 0 `i `uc
]
[; ;variables.c: 164: volatile volatile unsigned char torchpresd_spot=0,torchreleased_spot=0,torchreleased=0;
"165
[v _i `Vui ~T0 @X0 1 e ]
[i _i
-> -> 0 `i `ui
]
[v _porthigh `Vui ~T0 @X0 1 e ]
[i _porthigh
-> -> 0 `i `ui
]
[v _tempvar `Vui ~T0 @X0 1 e ]
[i _tempvar
-> -> 0 `i `ui
]
[v _arcf_current `Vui ~T0 @X0 1 e ]
[i _arcf_current
-> -> 0 `i `ui
]
[v _Dutycnt `Vui ~T0 @X0 1 e ]
[i _Dutycnt
-> -> 0 `i `ui
]
[v _count_10ms `Vui ~T0 @X0 1 e ]
[i _count_10ms
-> -> 0 `i `ui
]
[v _fbcuroff `Vui ~T0 @X0 1 e ]
[i _fbcuroff
-> -> 0 `i `ui
]
[v _mmacurrent `Vui ~T0 @X0 1 e ]
[i _mmacurrent
-> -> 0 `i `ui
]
[; ;variables.c: 165: volatile volatile unsigned int i=0,porthigh=0,tempvar=0,arcf_current=0,Dutycnt=0,count_10ms=0,fbcuroff=0,mmacurrent=0;
"166
[v _peakcurrent `Vui ~T0 @X0 1 e ]
[i _peakcurrent
-> -> 0 `i `ui
]
[v _basecurrent `Vui ~T0 @X0 1 e ]
[i _basecurrent
-> -> 0 `i `ui
]
[v _lsb `Vui ~T0 @X0 1 e ]
[i _lsb
-> -> 0 `i `ui
]
[v _msb `Vui ~T0 @X0 1 e ]
[i _msb
-> -> 0 `i `ui
]
[v _prevpeakcurrent `Vui ~T0 @X0 1 e ]
[i _prevpeakcurrent
-> -> 0 `i `ui
]
[v _prevbasecurrent `Vui ~T0 @X0 1 e ]
[i _prevbasecurrent
-> -> 0 `i `ui
]
[v _min_current `Vui ~T0 @X0 1 e ]
[i _min_current
-> -> 15 `i `ui
]
[; ;variables.c: 166: volatile volatile unsigned int peakcurrent=0,basecurrent=0,lsb=0,msb=0,prevpeakcurrent=0,prevbasecurrent=0,min_current=15;
"167
[v _oper `E8079 ~T0 @X0 1 e ]
[; ;variables.c: 167: enum {pre,start1,upslope,weld,downslope,end1,postflow,exit1}oper;
"168
[v _calibrationmode `Vuc ~T0 @X0 1 e ]
[i _calibrationmode
-> -> 0 `i `uc
]
[v _calibration `Vuc ~T0 @X0 1 e ]
[i _calibration
-> -> 0 `i `uc
]
[v _gaswatersw `Vuc ~T0 @X0 1 e ]
[i _gaswatersw
-> -> 0 `i `uc
]
[v _pressure `Vuc ~T0 @X0 1 e ]
[i _pressure
-> -> 0 `i `uc
]
[v _pressurerr `Vuc ~T0 @X0 1 e ]
[i _pressurerr
-> -> 0 `i `uc
]
[v _tempflag `Vuc ~T0 @X0 1 e ]
[i _tempflag
-> -> 0 `i `uc
]
"169
[v _blink_timer `Vuc ~T0 @X0 1 e ]
[i _blink_timer
-> -> 0 `i `uc
]
[v _blink `Vuc ~T0 @X0 1 e ]
[i _blink
-> -> 0 `i `uc
]
[v _blink_count `Vuc ~T0 @X0 1 e ]
[i _blink_count
-> -> 0 `i `uc
]
[v _MODEL `Vuc ~T0 @X0 1 e ]
[i _MODEL
-> -> 0 `i `uc
]
[v _startptr `Vuc ~T0 @X0 1 e ]
[i _startptr
-> -> 0 `i `uc
]
[v _reccnt `Vuc ~T0 @X0 1 e ]
[i _reccnt
-> -> 0 `i `uc
]
[v _checksum `Vuc ~T0 @X0 1 e ]
[i _checksum
-> -> 0 `i `uc
]
[v _donottrans `Vuc ~T0 @X0 1 e ]
[i _donottrans
-> -> 0 `i `uc
]
"170
[v _string_recvd `Vuc ~T0 @X0 1 e ]
[i _string_recvd
-> -> 0 `i `uc
]
[v _recdata `Vuc ~T0 @X0 -> 7 `i e ]
[v _offsetf `Vuc ~T0 @X0 1 e ]
[i _offsetf
-> -> 0 `i `uc
]
[v _offcnt `Vuc ~T0 @X0 1 e ]
[i _offcnt
-> -> 0 `i `uc
]
[v _memsavecnt `Vuc ~T0 @X0 1 e ]
[i _memsavecnt
-> -> 0 `i `uc
]
[v _curerrf `Vuc ~T0 @X0 1 e ]
[i _curerrf
-> -> 0 `i `uc
]
[v _dispcurrentf `Vuc ~T0 @X0 1 e ]
[i _dispcurrentf
-> -> 0 `i `uc
]
[v _dispvtgf `Vuc ~T0 @X0 1 e ]
[i _dispvtgf
-> -> 0 `i `uc
]
[; ;variables.c: 168: volatile unsigned char calibrationmode=0,calibration=0,gaswatersw=0,pressure=0,pressurerr=0,tempflag=0,
[; ;variables.c: 169: blink_timer=0,blink=0,blink_count=0,MODEL=0,startptr=0,reccnt=0,checksum=0,donottrans=0,
[; ;variables.c: 170: string_recvd=0,recdata[7],offsetf=0,offcnt=0,memsavecnt=0,curerrf=0,dispcurrentf=0,dispvtgf=0;
"171
[v _hftigmemarr `Vui ~T0 @X0 -> 20 `i e ]
[v _lifttigmemarr `Vui ~T0 @X0 -> 20 `i e ]
[v _hftigprevmemarr `Vui ~T0 @X0 -> 20 `i e ]
[v _lifttigprevmemarr `Vui ~T0 @X0 -> 20 `i e ]
[v _Rpeakcurrent `Vui ~T0 @X0 1 e ]
[i _Rpeakcurrent
-> -> 0 `i `ui
]
[v _Rbasecurrent `Vui ~T0 @X0 1 e ]
[i _Rbasecurrent
-> -> 0 `i `ui
]
[; ;variables.c: 171: volatile unsigned int hftigmemarr[20],lifttigmemarr[20],hftigprevmemarr[20],lifttigprevmemarr[20],Rpeakcurrent=0,Rbasecurrent=0;
"172
[v _tighfledgp1 `Vuc ~T0 @X0 1 e ]
[v _tighfledgp2 `Vuc ~T0 @X0 1 e ]
[v _tighfledgp3 `Vuc ~T0 @X0 1 e ]
[v _tighfledgp4 `Vuc ~T0 @X0 1 e ]
[v _tigarcledgp1 `Vuc ~T0 @X0 1 e ]
[v _tigarcledgp2 `Vuc ~T0 @X0 1 e ]
[v _tigarcledgp3 `Vuc ~T0 @X0 1 e ]
[v _tigarcledgp4 `Vuc ~T0 @X0 1 e ]
[; ;variables.c: 172: volatile unsigned char tighfledgp1,tighfledgp2,tighfledgp3,tighfledgp4,tigarcledgp1,tigarcledgp2,tigarcledgp3,tigarcledgp4;
"173
[v _maxmmacurrent `Vui ~T0 @X0 1 e ]
[i _maxmmacurrent
-> -> 0 `i `ui
]
[v _prevmacurrent `Vui ~T0 @X0 1 e ]
[i _prevmacurrent
-> -> 0 `i `ui
]
[v _mmacurrent1 `Vui ~T0 @X0 1 e ]
[i _mmacurrent1
-> -> 0 `i `ui
]
[v _hotstarttime `Vui ~T0 @X0 1 e ]
[i _hotstarttime
-> -> 0 `i `ui
]
[v _resetcntf `Vui ~T0 @X0 1 e ]
[i _resetcntf
-> -> 0 `i `ui
]
[v _resettime `Vui ~T0 @X0 1 e ]
[i _resettime
-> -> 0 `i `ui
]
[v _modelselecttime `Vui ~T0 @X0 1 e ]
[i _modelselecttime
-> -> 0 `i `ui
]
[; ;variables.c: 173: volatile unsigned int maxmmacurrent=0,prevmacurrent=0,mmacurrent1=0,hotstarttime=0,resetcntf=0,resettime=0,modelselecttime=0;
"174
[v _revstring `Vuc ~T0 @X0 1 e ]
[i _revstring
-> -> 0 `i `uc
]
[v _recvedrevstrg `Vuc ~T0 @X0 1 e ]
[i _recvedrevstrg
-> -> 0 `i `uc
]
[v _recrev `Vuc ~T0 @X0 -> 7 `i e ]
[v _writememf `Vuc ~T0 @X0 1 e ]
[i _writememf
-> -> 0 `i `uc
]
[v _hotstartonf `Vuc ~T0 @X0 1 e ]
[i _hotstartonf
-> -> 0 `i `uc
]
[v _donotwrite `Vuc ~T0 @X0 1 e ]
[i _donotwrite
-> -> 0 `i `uc
]
[; ;variables.c: 174: volatile unsigned char revstring=0,recvedrevstrg=0,recrev[7],writememf=0,hotstartonf=0,donotwrite=0;
"175
[v _updatecurcnt `Vuc ~T0 @X0 1 e ]
[i _updatecurcnt
-> -> 0 `i `uc
]
[v _writememcnt `Vuc ~T0 @X0 1 e ]
[i _writememcnt
-> -> 0 `i `uc
]
[v _time_10msec `Vuc ~T0 @X0 1 e ]
[i _time_10msec
-> -> 0 `i `uc
]
[; ;variables.c: 175: volatile unsigned char updatecurcnt=0,writememcnt=0,time_10msec=0;
"176
[v _arc_detection_count `Vui ~T0 @X0 1 e ]
[i _arc_detection_count
-> -> 0 `i `ui
]
[v _test_time `Vui ~T0 @X0 1 e ]
[i _test_time
-> -> 0 `i `ui
]
[; ;variables.c: 176: volatile unsigned int arc_detection_count=0,test_time=0;
"177
[v _ARC_DETEC_FLAG `Vuc ~T0 @X0 1 e ]
[i _ARC_DETEC_FLAG
-> -> 1 `i `uc
]
[v _ARC_ON_FLAG `Vuc ~T0 @X0 1 e ]
[i _ARC_ON_FLAG
-> -> 0 `i `uc
]
[; ;variables.c: 177: volatile unsigned char ARC_DETEC_FLAG=1,ARC_ON_FLAG=0;
"178
[v _Error_no `Vuc ~T0 @X0 1 e ]
[i _Error_no
-> -> 0 `i `uc
]
[v _test_time_f `Vuc ~T0 @X0 1 e ]
[i _test_time_f
-> -> 0 `i `uc
]
[v _arc_strike_current `Vuc ~T0 @X0 1 e ]
[i _arc_strike_current
-> -> 0 `i `uc
]
[; ;variables.c: 178: volatile unsigned char Error_no=0,test_time_f=0,arc_strike_current=0;
"179
[v _cWeld4TLatchfg `uc ~T0 @X0 1 e ]
[; ;variables.c: 179: unsigned char cWeld4TLatchfg;
"182
[v _cseg_data `Vuc ~T0 @X0 -> 8 `i e ]
[; ;variables.c: 182: volatile unsigned char cseg_data[8];
"183
[v _seg_data `Vuc ~T0 @X0 1 e ]
[v _PROG_SW `Vuc ~T0 @X0 1 e ]
[i _PROG_SW
-> -> 0 `i `uc
]
[v _ENCODER_SW `Vuc ~T0 @X0 1 e ]
[i _ENCODER_SW
-> -> 0 `i `uc
]
[v _TIG_SW `Vuc ~T0 @X0 1 e ]
[i _TIG_SW
-> -> 0 `i `uc
]
[v _MENU_SW `Vuc ~T0 @X0 1 e ]
[i _MENU_SW
-> -> 0 `i `uc
]
[v _MODE_SW `Vuc ~T0 @X0 1 e ]
[i _MODE_SW
-> -> 0 `i `uc
]
[v _FOOT_SW `Vuc ~T0 @X0 1 e ]
[v _GAS_WATER_SW `Vuc ~T0 @X0 1 e ]
[i _GAS_WATER_SW
-> -> 0 `i `uc
]
[v _WATER_PRESSURE_SW `Vuc ~T0 @X0 1 e ]
[i _WATER_PRESSURE_SW
-> -> 0 `i `uc
]
"184
[v _REMOTE_SW `Vuc ~T0 @X0 1 e ]
[i _REMOTE_SW
-> -> 0 `i `uc
]
[v _led_display `Vuc ~T0 @X0 1 e ]
[; ;variables.c: 183: volatile unsigned char seg_data,PROG_SW=0,ENCODER_SW=0,TIG_SW=0,MENU_SW=0, MODE_SW=0,FOOT_SW,GAS_WATER_SW=0,WATER_PRESSURE_SW=0,
[; ;variables.c: 184: REMOTE_SW=0, led_display;
"185
[v _time_100ms `Vui ~T0 @X0 1 e ]
[i _time_100ms
-> -> 0 `i `ui
]
[v _j1 `Vui ~T0 @X0 1 e ]
[i _j1
-> -> 0 `i `ui
]
[v _j2 `Vui ~T0 @X0 1 e ]
[i _j2
-> -> 0 `i `ui
]
[; ;variables.c: 185: volatile unsigned int time_100ms=0,j1=0,j2=0;
"186
[v _one_ms `Vui ~T0 @X0 1 e ]
[i _one_ms
-> -> 0 `i `ui
]
[; ;variables.c: 186: volatile unsigned int one_ms=0;
"187
[v _one_sec_ovr `Vuc ~T0 @X0 1 e ]
[i _one_sec_ovr
-> -> 0 `i `uc
]
[; ;variables.c: 187: volatile unsigned char one_sec_ovr=0;
"188
[v _arr `uc ~T0 @X0 -> 8 `i e ]
[; ;variables.c: 188: unsigned char arr[8];
"190
[v _iActualVRDvtgON `ui ~T0 @X0 1 e ]
[i _iActualVRDvtgON
-> -> 0 `i `ui
]
[v _iSampleVRDvtgcnt `ui ~T0 @X0 1 e ]
[i _iSampleVRDvtgcnt
-> -> 0 `i `ui
]
[v _VRDTimecnt_2s `ui ~T0 @X0 1 e ]
[i _VRDTimecnt_2s
-> -> 0 `i `ui
]
[; ;variables.c: 190: unsigned int iActualVRDvtgON=0,iSampleVRDvtgcnt=0,VRDTimecnt_2s=0;
"191
[v _iActualvolt1 `ui ~T0 @X0 1 e ]
[; ;variables.c: 191: unsigned int iActualvolt1;
"192
[v _cVRD_fg `uc ~T0 @X0 1 e ]
[v _cRecordVRDONvtg `uc ~T0 @X0 1 e ]
[; ;variables.c: 192: unsigned char cVRD_fg,cRecordVRDONvtg;
"193
[v _weldonfg `uc ~T0 @X0 1 e ]
[i _weldonfg
-> -> 0 `i `uc
]
[; ;variables.c: 193: unsigned char weldonfg=0;
"195
[v _lookup_table `uc ~T0 @X0 -> 60 `i e ]
[i _lookup_table
:U ..
"199
-> -> 252 `i `uc
"200
-> -> 96 `i `uc
"201
-> -> 218 `i `uc
"202
-> -> 242 `i `uc
"203
-> -> 102 `i `uc
"204
-> -> 182 `i `uc
"205
-> -> 190 `i `uc
"206
-> -> 224 `i `uc
"207
-> -> 254 `i `uc
"208
-> -> 246 `i `uc
"209
-> -> 252 `i `uc
"210
-> -> 96 `i `uc
"211
-> -> 218 `i `uc
"212
-> -> 242 `i `uc
"213
-> -> 102 `i `uc
"214
-> -> 182 `i `uc
"215
-> -> 190 `i `uc
"216
-> -> 238 `i `uc
"217
-> -> 62 `i `uc
"218
-> -> 156 `i `uc
"219
-> -> 122 `i `uc
"220
-> -> 158 `i `uc
"221
-> -> 142 `i `uc
"222
-> -> 188 `i `uc
"223
-> -> 110 `i `uc
"224
-> -> 96 `i `uc
"225
-> -> 120 `i `uc
"226
-> -> 14 `i `uc
"227
-> -> 28 `i `uc
"228
-> -> 170 `i `uc
"229
-> -> 42 `i `uc
"230
-> -> 58 `i `uc
"231
-> -> 206 `i `uc
"232
-> -> 230 `i `uc
"233
-> -> 10 `i `uc
"234
-> -> 182 `i `uc
"235
-> -> 30 `i `uc
"236
-> -> 124 `i `uc
"237
-> -> 56 `i `uc
"238
-> -> 86 `i `uc
"239
-> -> 32 `i `uc
"240
-> -> 118 `i `uc
"241
-> -> 146 `i `uc
..
]
[; ;variables.c: 195: unsigned char lookup_table[60]=
[; ;variables.c: 196: {
[; ;variables.c: 199: 0b11111100,
[; ;variables.c: 200: 0b01100000,
[; ;variables.c: 201: 0b11011010,
[; ;variables.c: 202: 0b11110010,
[; ;variables.c: 203: 0b01100110,
[; ;variables.c: 204: 0b10110110,
[; ;variables.c: 205: 0b10111110,
[; ;variables.c: 206: 0b11100000,
[; ;variables.c: 207: 0b11111110,
[; ;variables.c: 208: 0b11110110,
[; ;variables.c: 209: 0b11111100,
[; ;variables.c: 210: 0b01100000,
[; ;variables.c: 211: 0b11011010,
[; ;variables.c: 212: 0b11110010,
[; ;variables.c: 213: 0b01100110,
[; ;variables.c: 214: 0b10110110,
[; ;variables.c: 215: 0b10111110,
[; ;variables.c: 216: 0b11101110,
[; ;variables.c: 217: 0b00111110,
[; ;variables.c: 218: 0b10011100,
[; ;variables.c: 219: 0b01111010,
[; ;variables.c: 220: 0b10011110,
[; ;variables.c: 221: 0b10001110,
[; ;variables.c: 222: 0b10111100,
[; ;variables.c: 223: 0b01101110,
[; ;variables.c: 224: 0b01100000,
[; ;variables.c: 225: 0b01111000,
[; ;variables.c: 226: 0b00001110,
[; ;variables.c: 227: 0b00011100,
[; ;variables.c: 228: 0b10101010,
[; ;variables.c: 229: 0b00101010,
[; ;variables.c: 230: 0b00111010,
[; ;variables.c: 231: 0b11001110,
[; ;variables.c: 232: 0b11100110,
[; ;variables.c: 233: 0b00001010,
[; ;variables.c: 234: 0b10110110,
[; ;variables.c: 235: 0b00011110,
[; ;variables.c: 236: 0b01111100,
[; ;variables.c: 237: 0b00111000,
[; ;variables.c: 238: 0b01010110,
[; ;variables.c: 239: 0b00100000,
[; ;variables.c: 240: 0b01110110,
[; ;variables.c: 241: 0b10010010,
[; ;variables.c: 242: };
[; ;function.c: 1: void system_init();
[; ;function.c: 2: void oscillator_init();
[; ;function.c: 3: void portpin_init();
[; ;function.c: 4: void Timer0_init();
[; ;function.c: 5: void Timer1_init();
[; ;function.c: 6: void uart_init();
[; ;function.c: 7: void adc_init();
[; ;function.c: 8: void PWM_init();
[; ;function.c: 9: void Read_ADC();
[; ;function.c: 10: void Update_PWM(unsigned int Current);
[; ;function.c: 11: void inttochar(unsigned int parameter);
[; ;function.c: 12: void intochar_volt(unsigned int parameter);
[; ;function.c: 13: void Send_Byte(unsigned char transbyte);
[; ;function.c: 14: void Send_Integer(unsigned int data);
[; ;function.c: 15: void delay();
[; ;function.c: 16: void delay1();
[; ;function.c: 17: void powerontest();
[; ;function.c: 18: void Read_Model();
[; ;function.c: 19: inline void chk_data_remote();
[; ;function.c: 20: void keydetect();
[; ;function.c: 21: void default_value();
[; ;function.c: 22: void resetmem();
[; ;function.c: 23: void readmem();
[; ;function.c: 24: void writemem();
[; ;function.c: 25: char test_gas_hf();
[; ;function.c: 26: void write(unsigned char addr,unsigned char data);
[; ;function.c: 27: unsigned char Read( unsigned char addr );
[; ;function.c: 28: void refresh_disp();
[; ;function.c: 29: void latchdata(unsigned char);
[; ;function.c: 30: void clear_all();
[; ;function.c: 32: void TIG_Weld_Process();
[; ;function.c: 33: unsigned int Update_Data(unsigned int operator,unsigned int mini,unsigned int maxi,unsigned char sign);
[; ;function.c: 34: unsigned int Fast_Update_Data(unsigned int,unsigned int,unsigned int,unsigned char );
[; ;function.c: 35: void Update_TIG_Parameters(unsigned char enc_result1);
[; ;function.c: 36: void exitprocess();
[; ;function.c: 37: void exitwriteprocess();
[; ;function.c: 38: void preflow();
[; ;function.c: 39: void display_error();
[; ;function.c: 41: unsigned char encoder_port(void);
[; ;function.c: 42: unsigned char scanencoder(void);
[; ;function.c: 44: void weld_mma_process();
[; ;function.c: 45: void Update_MMA_Parameters(unsigned char);
"2 newdisplay.c
[v _refresh_disp1 `(v ~T0 @X0 1 ef ]
{
[; ;newdisplay.c: 1: void refresh_disp1()
[; ;newdisplay.c: 2: {
[e :U _refresh_disp1 ]
[f ]
[; ;newdisplay.c: 3: seg_count=9;
"3
[e = _seg_count -> -> 9 `i `uc ]
[; ;newdisplay.c: 5: if(seg_count==9)
"5
[e $ ! == -> _seg_count `i -> 9 `i 1161  ]
[; ;newdisplay.c: 6: {
"6
{
[; ;newdisplay.c: 8: LATBbits.LATB4=0;
"8
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 9: LATAbits.LATA6=0;
"9
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 10: LATAbits.LATA7=0;
"10
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 11: LATEbits.LATE0=0;
"11
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 12: LATBbits.LATB5=1;
"12
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 13: LATBbits.LATB6=1;
"13
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 14: LATBbits.LATB7=0;
"14
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 15: LATBbits.LATB4=1;
"15
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 17: latchdata(led_group3.all);
"17
[e ( _latchdata (1 . _led_group3 0 ]
[; ;newdisplay.c: 19: seg_count++;
"19
[e ++ _seg_count -> -> 1 `i `uc ]
"20
}
[e :U 1161 ]
[; ;newdisplay.c: 20: }
[; ;newdisplay.c: 21: }
"21
[e :UE 1160 ]
}
"25
[v _refresh_disp `(v ~T0 @X0 1 ef ]
{
[; ;newdisplay.c: 24: void refresh_disp()
[; ;newdisplay.c: 25: {
[e :U _refresh_disp ]
[f ]
[; ;newdisplay.c: 28: if(seg_count==0)
"28
[e $ ! == -> _seg_count `i -> 0 `i 1163  ]
[; ;newdisplay.c: 29: {
"29
{
[; ;newdisplay.c: 30: LATBbits.LATB4=0;
"30
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 31: clear_all();
"31
[e ( _clear_all ..  ]
[; ;newdisplay.c: 32: LATAbits.LATA6=0;
"32
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 33: LATAbits.LATA7=0;
"33
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 34: LATEbits.LATE0=0;
"34
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 35: LATCbits.LATC5=0;
"35
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 36: LATBbits.LATB5=0;
"36
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 37: LATBbits.LATB6=0;
"37
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 38: LATBbits.LATB7=0;
"38
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 39: latchdata(cseg_data[3]);
"39
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 40: LATBbits.LATB4=1;
"40
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 41: seg_count++;
"41
[e ++ _seg_count -> -> 1 `i `uc ]
"44
}
[; ;newdisplay.c: 44: }
[e $U 1164  ]
"45
[e :U 1163 ]
[; ;newdisplay.c: 45: else if(seg_count==1)
[e $ ! == -> _seg_count `i -> 1 `i 1165  ]
[; ;newdisplay.c: 46: {
"46
{
[; ;newdisplay.c: 47: LATBbits.LATB4=0;
"47
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 48: clear_all();
"48
[e ( _clear_all ..  ]
[; ;newdisplay.c: 49: LATAbits.LATA6=0;
"49
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 50: LATAbits.LATA7=0;
"50
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 51: LATEbits.LATE0=0;
"51
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 52: LATCbits.LATC5=0;
"52
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 53: LATBbits.LATB5=0;
"53
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 54: LATBbits.LATB6=0;
"54
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 55: LATBbits.LATB7=1;
"55
[e = . . _LATBbits 0 7 -> -> 1 `i `uc ]
[; ;newdisplay.c: 56: latchdata(cseg_data[4]);
"56
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 57: LATBbits.LATB4=1;
"57
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 58: seg_count++;
"58
[e ++ _seg_count -> -> 1 `i `uc ]
"59
}
[; ;newdisplay.c: 59: }
[e $U 1166  ]
"60
[e :U 1165 ]
[; ;newdisplay.c: 60: else if(seg_count==2)
[e $ ! == -> _seg_count `i -> 2 `i 1167  ]
[; ;newdisplay.c: 61: {
"61
{
[; ;newdisplay.c: 62: LATBbits.LATB4=0;
"62
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 63: clear_all();
"63
[e ( _clear_all ..  ]
[; ;newdisplay.c: 64: LATAbits.LATA6=0;
"64
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 65: LATAbits.LATA7=0;
"65
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 66: LATEbits.LATE0=0;
"66
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 67: LATCbits.LATC5=0;
"67
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 68: LATBbits.LATB5=0;
"68
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 69: LATBbits.LATB6=1;
"69
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 70: LATBbits.LATB7=0;
"70
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 71: if(dp_on_flag==1)
"71
[e $ ! == -> _dp_on_flag `i -> 1 `i 1168  ]
[; ;newdisplay.c: 72: {
"72
{
[; ;newdisplay.c: 73: arr[7]=1;
"73
[e = *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux -> -> 1 `i `uc ]
"75
}
[e :U 1168 ]
[; ;newdisplay.c: 75: }
[; ;newdisplay.c: 76: latchdata(cseg_data[5]);
"76
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 77: LATBbits.LATB4=1;
"77
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 78: seg_count++;
"78
[e ++ _seg_count -> -> 1 `i `uc ]
[; ;newdisplay.c: 79: arr[7]=0;
"79
[e = *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux -> -> 0 `i `uc ]
"81
}
[; ;newdisplay.c: 81: }
[e $U 1169  ]
"82
[e :U 1167 ]
[; ;newdisplay.c: 82: else if(seg_count==3)
[e $ ! == -> _seg_count `i -> 3 `i 1170  ]
[; ;newdisplay.c: 83: {
"83
{
[; ;newdisplay.c: 84: LATBbits.LATB4=0;
"84
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 85: clear_all();
"85
[e ( _clear_all ..  ]
[; ;newdisplay.c: 86: LATAbits.LATA6=0;
"86
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 87: LATAbits.LATA7=0;
"87
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 88: LATEbits.LATE0=0;
"88
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 89: LATCbits.LATC5=0;
"89
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 90: LATBbits.LATB5=0;
"90
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 91: LATBbits.LATB6=1;
"91
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 92: LATBbits.LATB7=1;
"92
[e = . . _LATBbits 0 7 -> -> 1 `i `uc ]
[; ;newdisplay.c: 93: latchdata(cseg_data[6]);
"93
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 94: LATBbits.LATB4=1;
"94
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 95: seg_count++;
"95
[e ++ _seg_count -> -> 1 `i `uc ]
"98
}
[; ;newdisplay.c: 98: }
[e $U 1171  ]
"99
[e :U 1170 ]
[; ;newdisplay.c: 99: else if(seg_count==4)
[e $ ! == -> _seg_count `i -> 4 `i 1172  ]
[; ;newdisplay.c: 100: {
"100
{
[; ;newdisplay.c: 102: LATBbits.LATB4=0;
"102
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 103: clear_all();
"103
[e ( _clear_all ..  ]
[; ;newdisplay.c: 104: LATAbits.LATA6=0;
"104
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 105: LATAbits.LATA7=1;
"105
[e = . . _LATAbits 0 7 -> -> 1 `i `uc ]
[; ;newdisplay.c: 106: LATEbits.LATE0=0;
"106
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 107: LATCbits.LATC5=0;
"107
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 112: latchdata(cseg_data[0]);
"112
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 116: seg_count++;
"116
[e ++ _seg_count -> -> 1 `i `uc ]
"117
}
[; ;newdisplay.c: 117: }
[e $U 1173  ]
"118
[e :U 1172 ]
[; ;newdisplay.c: 118: else if(seg_count==5)
[e $ ! == -> _seg_count `i -> 5 `i 1174  ]
[; ;newdisplay.c: 119: {
"119
{
[; ;newdisplay.c: 120: LATBbits.LATB4=0;
"120
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 121: clear_all();
"121
[e ( _clear_all ..  ]
[; ;newdisplay.c: 122: LATAbits.LATA7=0;
"122
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 123: LATEbits.LATE0=0;
"123
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 124: LATCbits.LATC5=0;
"124
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 125: LATAbits.LATA6=1;
"125
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 130: if(dp_on_flag1==1)
"130
[e $ ! == -> _dp_on_flag1 `i -> 1 `i 1175  ]
[; ;newdisplay.c: 131: {
"131
{
[; ;newdisplay.c: 132: arr[7]=1;
"132
[e = *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux -> -> 1 `i `uc ]
"134
}
[; ;newdisplay.c: 134: }
[e $U 1176  ]
"135
[e :U 1175 ]
[; ;newdisplay.c: 135: else
[; ;newdisplay.c: 136: {
"136
{
[; ;newdisplay.c: 137: arr[7]=0;
"137
[e = *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux -> -> 0 `i `uc ]
"138
}
[e :U 1176 ]
[; ;newdisplay.c: 138: }
[; ;newdisplay.c: 139: latchdata(cseg_data[1]);
"139
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 141: seg_count++;
"141
[e ++ _seg_count -> -> 1 `i `uc ]
[; ;newdisplay.c: 142: arr[7]=0;
"142
[e = *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux -> -> 0 `i `uc ]
"146
}
[; ;newdisplay.c: 146: }
[e $U 1177  ]
"147
[e :U 1174 ]
[; ;newdisplay.c: 147: else if(seg_count==6)
[e $ ! == -> _seg_count `i -> 6 `i 1178  ]
[; ;newdisplay.c: 148: {
"148
{
[; ;newdisplay.c: 149: LATBbits.LATB4=0;
"149
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 150: clear_all();
"150
[e ( _clear_all ..  ]
[; ;newdisplay.c: 151: LATAbits.LATA6=0;
"151
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 152: LATAbits.LATA7=0;
"152
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 153: LATCbits.LATC5=0;
"153
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 154: LATEbits.LATE0=1;
"154
[e = . . _LATEbits 0 0 -> -> 1 `i `uc ]
[; ;newdisplay.c: 159: latchdata(cseg_data[2]);
"159
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 161: seg_count++;
"161
[e ++ _seg_count -> -> 1 `i `uc ]
"163
}
[; ;newdisplay.c: 163: }
[e $U 1179  ]
"164
[e :U 1178 ]
[; ;newdisplay.c: 164: else if(seg_count==7)
[e $ ! == -> _seg_count `i -> 7 `i 1180  ]
[; ;newdisplay.c: 165: {
"165
{
[; ;newdisplay.c: 166: LATBbits.LATB4=0;
"166
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 167: clear_all();
"167
[e ( _clear_all ..  ]
[; ;newdisplay.c: 168: LATEbits.LATE0=0;
"168
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 169: LATAbits.LATA7=0;
"169
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 170: LATAbits.LATA6=0;
"170
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 171: LATCbits.LATC5=1;
"171
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 176: latchdata(cseg_data[7]);
"176
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
[; ;newdisplay.c: 178: seg_count++;
"178
[e ++ _seg_count -> -> 1 `i `uc ]
"180
}
[; ;newdisplay.c: 180: }
[e $U 1181  ]
"181
[e :U 1180 ]
[; ;newdisplay.c: 181: else if(seg_count==8)
[e $ ! == -> _seg_count `i -> 8 `i 1182  ]
[; ;newdisplay.c: 182: {
"182
{
[; ;newdisplay.c: 183: LATBbits.LATB4=0;
"183
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 184: clear_all();
"184
[e ( _clear_all ..  ]
[; ;newdisplay.c: 185: LATAbits.LATA6=0;
"185
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 186: LATAbits.LATA7=0;
"186
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 187: LATEbits.LATE0=0;
"187
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 188: LATCbits.LATC5=0;
"188
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 189: LATBbits.LATB5=1;
"189
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 190: LATBbits.LATB6=0;
"190
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 191: LATBbits.LATB7=0;
"191
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 192: latchdata(led_group1.all);
"192
[e ( _latchdata (1 . _led_group1 0 ]
[; ;newdisplay.c: 193: LATBbits.LATB4=1;
"193
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 194: seg_count++;
"194
[e ++ _seg_count -> -> 1 `i `uc ]
"195
}
[; ;newdisplay.c: 195: }
[e $U 1183  ]
"196
[e :U 1182 ]
[; ;newdisplay.c: 196: else if(seg_count==9)
[e $ ! == -> _seg_count `i -> 9 `i 1184  ]
[; ;newdisplay.c: 197: {
"197
{
[; ;newdisplay.c: 198: LATBbits.LATB4=0;
"198
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 199: clear_all();
"199
[e ( _clear_all ..  ]
[; ;newdisplay.c: 200: LATAbits.LATA6=0;
"200
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 201: LATAbits.LATA7=0;
"201
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 202: LATEbits.LATE0=0;
"202
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 203: LATCbits.LATC5=0;
"203
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 204: LATBbits.LATB5=1;
"204
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 205: LATBbits.LATB6=0;
"205
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 206: LATBbits.LATB7=1;
"206
[e = . . _LATBbits 0 7 -> -> 1 `i `uc ]
[; ;newdisplay.c: 207: latchdata(led_group2.all);
"207
[e ( _latchdata (1 . _led_group2 0 ]
[; ;newdisplay.c: 208: LATBbits.LATB4=1;
"208
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 209: seg_count++;
"209
[e ++ _seg_count -> -> 1 `i `uc ]
"210
}
[; ;newdisplay.c: 210: }
[e $U 1185  ]
"212
[e :U 1184 ]
[; ;newdisplay.c: 212: else if(seg_count==10)
[e $ ! == -> _seg_count `i -> 10 `i 1186  ]
[; ;newdisplay.c: 213: {
"213
{
[; ;newdisplay.c: 214: LATBbits.LATB4=0;
"214
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 215: clear_all();
"215
[e ( _clear_all ..  ]
[; ;newdisplay.c: 216: LATAbits.LATA6=0;
"216
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 217: LATAbits.LATA7=0;
"217
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 218: LATEbits.LATE0=0;
"218
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 219: LATCbits.LATC5=0;
"219
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 220: LATBbits.LATB5=1;
"220
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 221: LATBbits.LATB6=1;
"221
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 222: LATBbits.LATB7=0;
"222
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 223: latchdata(led_group3.all);
"223
[e ( _latchdata (1 . _led_group3 0 ]
[; ;newdisplay.c: 224: LATBbits.LATB4=1;
"224
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 225: seg_count++;
"225
[e ++ _seg_count -> -> 1 `i `uc ]
"226
}
[; ;newdisplay.c: 226: }
[e $U 1187  ]
"228
[e :U 1186 ]
[; ;newdisplay.c: 228: else if(seg_count==11)
[e $ ! == -> _seg_count `i -> 11 `i 1188  ]
[; ;newdisplay.c: 229: {
"229
{
[; ;newdisplay.c: 230: LATBbits.LATB4=0;
"230
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 231: clear_all();
"231
[e ( _clear_all ..  ]
[; ;newdisplay.c: 232: LATAbits.LATA6=0;
"232
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 233: LATAbits.LATA7=0;
"233
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 234: LATEbits.LATE0=0;
"234
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;newdisplay.c: 235: LATCbits.LATC5=0;
"235
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 236: LATBbits.LATB5=1;
"236
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 237: LATBbits.LATB6=1;
"237
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
[; ;newdisplay.c: 238: LATBbits.LATB7=1;
"238
[e = . . _LATBbits 0 7 -> -> 1 `i `uc ]
[; ;newdisplay.c: 239: latchdata(led_group4.all);
"239
[e ( _latchdata (1 . _led_group4 0 ]
[; ;newdisplay.c: 240: LATBbits.LATB4=1;
"240
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;newdisplay.c: 241: seg_count++;
"241
[e ++ _seg_count -> -> 1 `i `uc ]
"242
}
[; ;newdisplay.c: 242: }
[e $U 1189  ]
"243
[e :U 1188 ]
[; ;newdisplay.c: 243: else if(seg_count==12)
[e $ ! == -> _seg_count `i -> 12 `i 1190  ]
[; ;newdisplay.c: 244: {
"244
{
[; ;newdisplay.c: 245: LATBbits.LATB5=0;
"245
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;newdisplay.c: 246: LATBbits.LATB6=0;
"246
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;newdisplay.c: 247: LATBbits.LATB7=0;
"247
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;newdisplay.c: 248: LATBbits.LATB4=0;
"248
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;newdisplay.c: 249: TRISD=0x01;
"249
[e = _TRISD -> -> 1 `i `uc ]
[; ;newdisplay.c: 250: for(j2=0;j2<5;j2++);
"250
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1191  ]
[e $U 1192  ]
[e :U 1191 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1191  ]
[e :U 1192 ]
}
[; ;newdisplay.c: 251: if(PORTDbits.RD0==1)
"251
[e $ ! == -> . . _PORTDbits 0 0 `i -> 1 `i 1194  ]
[; ;newdisplay.c: 252: {
"252
{
[; ;newdisplay.c: 253: for(j2=0;j2<40;j2++);
"253
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1195  ]
[e $U 1196  ]
[e :U 1195 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1195  ]
[e :U 1196 ]
}
[; ;newdisplay.c: 254: if(PORTDbits.RD0==1)
"254
[e $ ! == -> . . _PORTDbits 0 0 `i -> 1 `i 1198  ]
[; ;newdisplay.c: 255: {
"255
{
[; ;newdisplay.c: 256: PROG_SW=1;
"256
[e = _PROG_SW -> -> 1 `i `uc ]
"257
}
[; ;newdisplay.c: 257: }
[e $U 1199  ]
"258
[e :U 1198 ]
[; ;newdisplay.c: 258: else
[; ;newdisplay.c: 259: {
"259
{
[; ;newdisplay.c: 260: PROG_SW=0;
"260
[e = _PROG_SW -> -> 0 `i `uc ]
"261
}
[e :U 1199 ]
"262
}
[; ;newdisplay.c: 261: }
[; ;newdisplay.c: 262: }
[e $U 1200  ]
"263
[e :U 1194 ]
[; ;newdisplay.c: 263: else
[; ;newdisplay.c: 264: {
"264
{
[; ;newdisplay.c: 265: PROG_SW=0;
"265
[e = _PROG_SW -> -> 0 `i `uc ]
"266
}
[e :U 1200 ]
[; ;newdisplay.c: 266: }
[; ;newdisplay.c: 268: seg_count++;
"268
[e ++ _seg_count -> -> 1 `i `uc ]
"269
}
[; ;newdisplay.c: 269: }
[e $U 1201  ]
"270
[e :U 1190 ]
[; ;newdisplay.c: 270: else if(seg_count == 13)
[e $ ! == -> _seg_count `i -> 13 `i 1202  ]
[; ;newdisplay.c: 271: {
"271
{
[; ;newdisplay.c: 272: TRISD=0x02;
"272
[e = _TRISD -> -> 2 `i `uc ]
[; ;newdisplay.c: 273: for(j2=0;j2<5;j2++);
"273
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1203  ]
[e $U 1204  ]
[e :U 1203 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1203  ]
[e :U 1204 ]
}
[; ;newdisplay.c: 274: if(PORTDbits.RD1==1)
"274
[e $ ! == -> . . _PORTDbits 0 1 `i -> 1 `i 1206  ]
[; ;newdisplay.c: 275: {
"275
{
[; ;newdisplay.c: 276: for(j2=0;j2<40;j2++);
"276
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1207  ]
[e $U 1208  ]
[e :U 1207 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1207  ]
[e :U 1208 ]
}
[; ;newdisplay.c: 277: if(PORTDbits.RD1==1)
"277
[e $ ! == -> . . _PORTDbits 0 1 `i -> 1 `i 1210  ]
[; ;newdisplay.c: 278: ENCODER_SW=1;
"278
[e = _ENCODER_SW -> -> 1 `i `uc ]
[e $U 1211  ]
"279
[e :U 1210 ]
[; ;newdisplay.c: 279: else
[; ;newdisplay.c: 280: ENCODER_SW=0;
"280
[e = _ENCODER_SW -> -> 0 `i `uc ]
[e :U 1211 ]
"281
}
[; ;newdisplay.c: 281: }
[e $U 1212  ]
"282
[e :U 1206 ]
[; ;newdisplay.c: 282: else
[; ;newdisplay.c: 283: ENCODER_SW=0;
"283
[e = _ENCODER_SW -> -> 0 `i `uc ]
[e :U 1212 ]
[; ;newdisplay.c: 285: seg_count++;
"285
[e ++ _seg_count -> -> 1 `i `uc ]
"287
}
[; ;newdisplay.c: 287: }
[e $U 1213  ]
"288
[e :U 1202 ]
[; ;newdisplay.c: 288: else if(seg_count == 14)
[e $ ! == -> _seg_count `i -> 14 `i 1214  ]
[; ;newdisplay.c: 289: {
"289
{
[; ;newdisplay.c: 290: TRISD=0x04;
"290
[e = _TRISD -> -> 4 `i `uc ]
[; ;newdisplay.c: 291: for(j2=0;j2<5;j2++);
"291
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1215  ]
[e $U 1216  ]
[e :U 1215 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1215  ]
[e :U 1216 ]
}
[; ;newdisplay.c: 292: if(PORTDbits.RD2==1)
"292
[e $ ! == -> . . _PORTDbits 0 2 `i -> 1 `i 1218  ]
[; ;newdisplay.c: 293: {
"293
{
[; ;newdisplay.c: 294: for(j2=0;j2<40;j2++);
"294
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1219  ]
[e $U 1220  ]
[e :U 1219 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1219  ]
[e :U 1220 ]
}
[; ;newdisplay.c: 295: if(PORTDbits.RD2==1)
"295
[e $ ! == -> . . _PORTDbits 0 2 `i -> 1 `i 1222  ]
[; ;newdisplay.c: 296: TIG_SW=1;
"296
[e = _TIG_SW -> -> 1 `i `uc ]
[e $U 1223  ]
"297
[e :U 1222 ]
[; ;newdisplay.c: 297: else
[; ;newdisplay.c: 298: TIG_SW=0;
"298
[e = _TIG_SW -> -> 0 `i `uc ]
[e :U 1223 ]
"299
}
[; ;newdisplay.c: 299: }
[e $U 1224  ]
"300
[e :U 1218 ]
[; ;newdisplay.c: 300: else
[; ;newdisplay.c: 301: TIG_SW=0;
"301
[e = _TIG_SW -> -> 0 `i `uc ]
[e :U 1224 ]
[; ;newdisplay.c: 303: seg_count++;
"303
[e ++ _seg_count -> -> 1 `i `uc ]
"304
}
[; ;newdisplay.c: 304: }
[e $U 1225  ]
"305
[e :U 1214 ]
[; ;newdisplay.c: 305: else if(seg_count == 15)
[e $ ! == -> _seg_count `i -> 15 `i 1226  ]
[; ;newdisplay.c: 306: {
"306
{
[; ;newdisplay.c: 307: TRISD=0x08;
"307
[e = _TRISD -> -> 8 `i `uc ]
[; ;newdisplay.c: 308: for(j2=0;j2<5;j2++);
"308
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1227  ]
[e $U 1228  ]
[e :U 1227 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1227  ]
[e :U 1228 ]
}
[; ;newdisplay.c: 309: if(PORTDbits.RD3==1)
"309
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 1230  ]
[; ;newdisplay.c: 310: {
"310
{
[; ;newdisplay.c: 311: for(j2=0;j2<40;j2++);
"311
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1231  ]
[e $U 1232  ]
[e :U 1231 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1231  ]
[e :U 1232 ]
}
[; ;newdisplay.c: 312: if(PORTDbits.RD3==1)
"312
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 1234  ]
[; ;newdisplay.c: 313: MENU_SW=1;
"313
[e = _MENU_SW -> -> 1 `i `uc ]
[e $U 1235  ]
"314
[e :U 1234 ]
[; ;newdisplay.c: 314: else
[; ;newdisplay.c: 315: MENU_SW=0;
"315
[e = _MENU_SW -> -> 0 `i `uc ]
[e :U 1235 ]
"316
}
[; ;newdisplay.c: 316: }
[e $U 1236  ]
"317
[e :U 1230 ]
[; ;newdisplay.c: 317: else
[; ;newdisplay.c: 318: MENU_SW=0;
"318
[e = _MENU_SW -> -> 0 `i `uc ]
[e :U 1236 ]
[; ;newdisplay.c: 321: seg_count++;
"321
[e ++ _seg_count -> -> 1 `i `uc ]
"322
}
[; ;newdisplay.c: 322: }
[e $U 1237  ]
"323
[e :U 1226 ]
[; ;newdisplay.c: 323: else if(seg_count == 16)
[e $ ! == -> _seg_count `i -> 16 `i 1238  ]
[; ;newdisplay.c: 324: {
"324
{
[; ;newdisplay.c: 325: TRISD=0x10;
"325
[e = _TRISD -> -> 16 `i `uc ]
[; ;newdisplay.c: 326: for(j2=0;j2<5;j2++);
"326
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1239  ]
[e $U 1240  ]
[e :U 1239 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1239  ]
[e :U 1240 ]
}
[; ;newdisplay.c: 327: if(PORTDbits.RD4==1)
"327
[e $ ! == -> . . _PORTDbits 0 4 `i -> 1 `i 1242  ]
[; ;newdisplay.c: 328: {
"328
{
[; ;newdisplay.c: 329: for(j2=0;j2<40;j2++);
"329
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1243  ]
[e $U 1244  ]
[e :U 1243 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1243  ]
[e :U 1244 ]
}
[; ;newdisplay.c: 330: if(PORTDbits.RD4==1)
"330
[e $ ! == -> . . _PORTDbits 0 4 `i -> 1 `i 1246  ]
[; ;newdisplay.c: 331: MODE_SW=1;
"331
[e = _MODE_SW -> -> 1 `i `uc ]
[e $U 1247  ]
"332
[e :U 1246 ]
[; ;newdisplay.c: 332: else
[; ;newdisplay.c: 333: MODE_SW=0;
"333
[e = _MODE_SW -> -> 0 `i `uc ]
[e :U 1247 ]
"334
}
[; ;newdisplay.c: 334: }
[e $U 1248  ]
"335
[e :U 1242 ]
[; ;newdisplay.c: 335: else
[; ;newdisplay.c: 336: MODE_SW=0;
"336
[e = _MODE_SW -> -> 0 `i `uc ]
[e :U 1248 ]
[; ;newdisplay.c: 339: seg_count++;
"339
[e ++ _seg_count -> -> 1 `i `uc ]
"340
}
[; ;newdisplay.c: 340: }
[e $U 1249  ]
"341
[e :U 1238 ]
[; ;newdisplay.c: 341: else if(seg_count == 17)
[e $ ! == -> _seg_count `i -> 17 `i 1250  ]
[; ;newdisplay.c: 342: {
"342
{
[; ;newdisplay.c: 344: if(PORTBbits.RB0==1)
"344
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 1251  ]
[; ;newdisplay.c: 345: {
"345
{
[; ;newdisplay.c: 346: for(j2=0;j2<40;j2++);
"346
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1252  ]
[e $U 1253  ]
[e :U 1252 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1252  ]
[e :U 1253 ]
}
[; ;newdisplay.c: 347: if(PORTBbits.RB0==1)
"347
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 1255  ]
[; ;newdisplay.c: 348: FOOT_SW=0;
"348
[e = _FOOT_SW -> -> 0 `i `uc ]
[e $U 1256  ]
"349
[e :U 1255 ]
[; ;newdisplay.c: 349: else
[; ;newdisplay.c: 350: FOOT_SW=1;
"350
[e = _FOOT_SW -> -> 1 `i `uc ]
[e :U 1256 ]
"351
}
[; ;newdisplay.c: 351: }
[e $U 1257  ]
"352
[e :U 1251 ]
[; ;newdisplay.c: 352: else
[; ;newdisplay.c: 353: FOOT_SW=1;
"353
[e = _FOOT_SW -> -> 1 `i `uc ]
[e :U 1257 ]
[; ;newdisplay.c: 356: seg_count++;
"356
[e ++ _seg_count -> -> 1 `i `uc ]
"357
}
[; ;newdisplay.c: 357: }
[e $U 1258  ]
"358
[e :U 1250 ]
[; ;newdisplay.c: 358: else if(seg_count == 18)
[e $ ! == -> _seg_count `i -> 18 `i 1259  ]
[; ;newdisplay.c: 359: {
"359
{
[; ;newdisplay.c: 360: for(j2=0;j2<5;j2++);
"360
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1260  ]
[e $U 1261  ]
[e :U 1260 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 5 `i `ui 1260  ]
[e :U 1261 ]
}
[; ;newdisplay.c: 361: if(PORTCbits.RC3==1)
"361
[e $ ! == -> . . _PORTCbits 0 3 `i -> 1 `i 1263  ]
[; ;newdisplay.c: 362: {
"362
{
[; ;newdisplay.c: 363: for(j2=0;j2<40;j2++);
"363
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1264  ]
[e $U 1265  ]
[e :U 1264 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1264  ]
[e :U 1265 ]
}
[; ;newdisplay.c: 364: if(PORTCbits.RC3==1)
"364
[e $ ! == -> . . _PORTCbits 0 3 `i -> 1 `i 1267  ]
[; ;newdisplay.c: 365: GAS_WATER_SW=1;
"365
[e = _GAS_WATER_SW -> -> 1 `i `uc ]
[e $U 1268  ]
"366
[e :U 1267 ]
[; ;newdisplay.c: 366: else
[; ;newdisplay.c: 367: GAS_WATER_SW=0;
"367
[e = _GAS_WATER_SW -> -> 0 `i `uc ]
[e :U 1268 ]
"368
}
[; ;newdisplay.c: 368: }
[e $U 1269  ]
"369
[e :U 1263 ]
[; ;newdisplay.c: 369: else
[; ;newdisplay.c: 370: GAS_WATER_SW=0;
"370
[e = _GAS_WATER_SW -> -> 0 `i `uc ]
[e :U 1269 ]
[; ;newdisplay.c: 373: seg_count++;
"373
[e ++ _seg_count -> -> 1 `i `uc ]
"374
}
[; ;newdisplay.c: 374: }
[e $U 1270  ]
"375
[e :U 1259 ]
[; ;newdisplay.c: 375: else if(seg_count == 19)
[e $ ! == -> _seg_count `i -> 19 `i 1271  ]
[; ;newdisplay.c: 376: {
"376
{
[; ;newdisplay.c: 378: if(PORTCbits.RC0==1)
"378
[e $ ! == -> . . _PORTCbits 0 0 `i -> 1 `i 1272  ]
[; ;newdisplay.c: 379: {
"379
{
[; ;newdisplay.c: 380: for(j2=0;j2<40;j2++);
"380
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1273  ]
[e $U 1274  ]
[e :U 1273 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 40 `i `ui 1273  ]
[e :U 1274 ]
}
[; ;newdisplay.c: 381: if(PORTCbits.RC0==1)
"381
[e $ ! == -> . . _PORTCbits 0 0 `i -> 1 `i 1276  ]
[; ;newdisplay.c: 382: WATER_PRESSURE_SW=1;
"382
[e = _WATER_PRESSURE_SW -> -> 1 `i `uc ]
[e $U 1277  ]
"383
[e :U 1276 ]
[; ;newdisplay.c: 383: else
[; ;newdisplay.c: 384: WATER_PRESSURE_SW=0;
"384
[e = _WATER_PRESSURE_SW -> -> 0 `i `uc ]
[e :U 1277 ]
"385
}
[; ;newdisplay.c: 385: }
[e $U 1278  ]
"386
[e :U 1272 ]
[; ;newdisplay.c: 386: else
[; ;newdisplay.c: 387: WATER_PRESSURE_SW=0;
"387
[e = _WATER_PRESSURE_SW -> -> 0 `i `uc ]
[e :U 1278 ]
[; ;newdisplay.c: 388: TRISD=0x00;
"388
[e = _TRISD -> -> 0 `i `uc ]
[; ;newdisplay.c: 391: seg_count++;
"391
[e ++ _seg_count -> -> 1 `i `uc ]
[; ;newdisplay.c: 392: seg_count=0;
"392
[e = _seg_count -> -> 0 `i `uc ]
"393
}
[e :U 1271 ]
"414
[e :U 1270 ]
[e :U 1258 ]
[e :U 1249 ]
[e :U 1237 ]
[e :U 1225 ]
[e :U 1213 ]
[e :U 1201 ]
[e :U 1189 ]
[e :U 1187 ]
[e :U 1185 ]
[e :U 1183 ]
[e :U 1181 ]
[e :U 1179 ]
[e :U 1177 ]
[e :U 1173 ]
[e :U 1171 ]
[e :U 1169 ]
[e :U 1166 ]
[e :U 1164 ]
[; ;newdisplay.c: 393: }
[; ;newdisplay.c: 414: if(seg_count>=20)
[e $ ! >= -> _seg_count `i -> 20 `i 1279  ]
[; ;newdisplay.c: 415: {
"415
{
[; ;newdisplay.c: 416: seg_count=0;
"416
[e = _seg_count -> -> 0 `i `uc ]
"417
}
[e :U 1279 ]
[; ;newdisplay.c: 417: }
[; ;newdisplay.c: 418: }
"418
[e :UE 1162 ]
}
"421
[v _refresh_disp2 `(v ~T0 @X0 1 ef ]
{
[; ;newdisplay.c: 420: void refresh_disp2()
[; ;newdisplay.c: 421: {
[e :U _refresh_disp2 ]
[f ]
[; ;newdisplay.c: 423: {
"423
{
[; ;newdisplay.c: 424: LATCbits.LATC5=1;
"424
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;newdisplay.c: 427: latchdata(cseg_data[7]);
"427
[e ( _latchdata (1 *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux ]
"428
}
[; ;newdisplay.c: 428: }
[; ;newdisplay.c: 431: }
"431
[e :UE 1280 ]
}
"436
[v _latchdata `(v ~T0 @X0 1 ef1`uc ]
{
[; ;newdisplay.c: 435: void latchdata(unsigned char seg_data)
[; ;newdisplay.c: 436: {
[e :U _latchdata ]
[v _seg_data `uc ~T0 @X0 1 r1 ]
[f ]
"437
[v _temp1 `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
[; ;newdisplay.c: 437: unsigned char temp1,j;
[; ;newdisplay.c: 438: temp1=seg_data;
"438
[e = _temp1 _seg_data ]
[; ;newdisplay.c: 440: if(seg_count<8)
"440
[e $ ! < -> _seg_count `i -> 8 `i 1282  ]
[; ;newdisplay.c: 441: {
"441
{
[; ;newdisplay.c: 443: {
"443
{
[; ;newdisplay.c: 446: arr[6]=(lookup_table[seg_data]&(0x01<<1))>>1;
"446
[e = *U + &U _arr * -> -> -> 6 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 1 `i -> 1 `i `uc ]
[; ;newdisplay.c: 447: arr[5]=(lookup_table[seg_data]&(0x01<<2))>>2;
"447
[e = *U + &U _arr * -> -> -> 5 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 2 `i -> 2 `i `uc ]
[; ;newdisplay.c: 448: arr[4]=(lookup_table[seg_data]&(0x01<<3))>>3;
"448
[e = *U + &U _arr * -> -> -> 4 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 3 `i -> 3 `i `uc ]
[; ;newdisplay.c: 450: arr[3]=(lookup_table[seg_data]&(0x01<<4))>>4;
"450
[e = *U + &U _arr * -> -> -> 3 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 4 `i -> 4 `i `uc ]
[; ;newdisplay.c: 451: arr[2]=(lookup_table[seg_data]&(0x01<<5))>>5;
"451
[e = *U + &U _arr * -> -> -> 2 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 5 `i -> 5 `i `uc ]
[; ;newdisplay.c: 452: arr[1]=(lookup_table[seg_data]&(0x01<<6))>>6;
"452
[e = *U + &U _arr * -> -> -> 1 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 6 `i -> 6 `i `uc ]
[; ;newdisplay.c: 453: arr[0]=(lookup_table[seg_data]&(0x01<<7))>>7;
"453
[e = *U + &U _arr * -> -> -> 0 `i `ui `ux -> -> # *U &U _arr `ui `ux -> >> & -> *U + &U _lookup_table * -> _seg_data `ux -> -> # *U &U _lookup_table `ui `ux `i << -> 1 `i -> 7 `i -> 7 `i `uc ]
"455
}
"457
}
[; ;newdisplay.c: 455: }
[; ;newdisplay.c: 457: }
[e $U 1283  ]
"458
[e :U 1282 ]
[; ;newdisplay.c: 458: else
[; ;newdisplay.c: 459: {
"459
{
[; ;newdisplay.c: 460: for(j=0;j<8;j++)
"460
{
[e = _j -> -> 0 `i `uc ]
[e $ < -> _j `i -> 8 `i 1284  ]
[e $U 1285  ]
"461
[e :U 1284 ]
[; ;newdisplay.c: 461: {
{
[; ;newdisplay.c: 462: temp1=seg_data;
"462
[e = _temp1 _seg_data ]
[; ;newdisplay.c: 463: temp1=(temp1 >> j);
"463
[e = _temp1 -> >> -> _temp1 `i _j `uc ]
[; ;newdisplay.c: 464: temp1= (temp1 & 0X01);
"464
[e = _temp1 -> & -> _temp1 `i -> 1 `i `uc ]
[; ;newdisplay.c: 466: if(temp1==0)
"466
[e $ ! == -> _temp1 `i -> 0 `i 1287  ]
[; ;newdisplay.c: 467: {
"467
{
[; ;newdisplay.c: 468: temp1=0;
"468
[e = _temp1 -> -> 0 `i `uc ]
"469
}
[; ;newdisplay.c: 469: }
[e $U 1288  ]
"470
[e :U 1287 ]
[; ;newdisplay.c: 470: else if(temp1==1)
[e $ ! == -> _temp1 `i -> 1 `i 1289  ]
[; ;newdisplay.c: 471: {
"471
{
[; ;newdisplay.c: 472: temp1=1;
"472
[e = _temp1 -> -> 1 `i `uc ]
"473
}
[e :U 1289 ]
"474
[e :U 1288 ]
[; ;newdisplay.c: 473: }
[; ;newdisplay.c: 474: arr[j]=temp1;
[e = *U + &U _arr * -> _j `ux -> -> # *U &U _arr `ui `ux _temp1 ]
"475
}
"460
[e ++ _j -> -> 1 `i `uc ]
[e $ < -> _j `i -> 8 `i 1284  ]
[e :U 1285 ]
"475
}
"477
}
[e :U 1283 ]
[; ;newdisplay.c: 475: }
[; ;newdisplay.c: 477: }
[; ;newdisplay.c: 478: LATDbits.LATD0=arr[0];
"478
[e = . . _LATDbits 0 0 *U + &U _arr * -> -> -> 0 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 479: LATDbits.LATD1=arr[1];
"479
[e = . . _LATDbits 0 1 *U + &U _arr * -> -> -> 1 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 480: LATDbits.LATD2=arr[2];
"480
[e = . . _LATDbits 0 2 *U + &U _arr * -> -> -> 2 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 481: LATDbits.LATD3=arr[3];
"481
[e = . . _LATDbits 0 3 *U + &U _arr * -> -> -> 3 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 482: LATDbits.LATD4=arr[4];
"482
[e = . . _LATDbits 0 4 *U + &U _arr * -> -> -> 4 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 483: LATDbits.LATD5=arr[5];
"483
[e = . . _LATDbits 0 5 *U + &U _arr * -> -> -> 5 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 484: LATBbits.LATB2=arr[6];
"484
[e = . . _LATBbits 0 2 *U + &U _arr * -> -> -> 6 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 485: LATBbits.LATB3=arr[7];
"485
[e = . . _LATBbits 0 3 *U + &U _arr * -> -> -> 7 `i `ui `ux -> -> # *U &U _arr `ui `ux ]
[; ;newdisplay.c: 487: }
"487
[e :UE 1281 ]
}
"2 TIG_new1.c
[v _TIG_Weld_Process `(v ~T0 @X0 1 ef ]
{
[; ;TIG_new1.c: 1: void TIG_Weld_Process()
[; ;TIG_new1.c: 2: {
[e :U _TIG_Weld_Process ]
[f ]
[; ;TIG_new1.c: 6: if(Cyclestart==0)
"6
[e $ ! == -> _Cyclestart `i -> 0 `i 1291  ]
[; ;TIG_new1.c: 7: {
"7
{
[; ;TIG_new1.c: 8: oper=pre;
"8
[e = _oper -> . `E8079 0 `E8079 ]
"9
}
[e :U 1291 ]
[; ;TIG_new1.c: 9: }
[; ;TIG_new1.c: 12: if(led_group1.bitsize.TWOT==1 && led_group4.bitsize.NORMAL==1 && (FOOT_SW==0))
"12
[e $ ! && && == -> . . _led_group1 1 4 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i == -> _FOOT_SW `i -> 0 `i 1292  ]
[; ;TIG_new1.c: 13: {
"13
{
[; ;TIG_new1.c: 14: switch(oper)
"14
[e $U 1294  ]
[; ;TIG_new1.c: 15: {
"15
{
[; ;TIG_new1.c: 16: case pre:
"16
[e :U 1295 ]
[; ;TIG_new1.c: 17: {
"17
{
[; ;TIG_new1.c: 18: if(Cyclestart==0)
"18
[e $ ! == -> _Cyclestart `i -> 0 `i 1296  ]
[; ;TIG_new1.c: 19: {
"19
{
[; ;TIG_new1.c: 21: preflow();
"21
[e ( _preflow ..  ]
"22
}
[e :U 1296 ]
[; ;TIG_new1.c: 22: }
[; ;TIG_new1.c: 23: if((Time_100ms >=parau.paras.preflow.time) && OCVONf==0)
"23
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1297  ]
[; ;TIG_new1.c: 24: {
"24
{
[; ;TIG_new1.c: 26: Update_PWM(min_current);
"26
[e ( _Update_PWM (1 _min_current ]
[; ;TIG_new1.c: 30: Update_PWM(min_current);
"30
[e ( _Update_PWM (1 _min_current ]
[; ;TIG_new1.c: 31: OCVONf=0;
"31
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 32: Time_100ms=0;
"32
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 33: msec1=0;
"33
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 35: if(led_group4.bitsize.TIGHF==1)
"35
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1298  ]
[; ;TIG_new1.c: 36: PORTAbits.RA2=1;
"36
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1298 ]
[; ;TIG_new1.c: 38: oper=start1;
"38
[e = _oper -> . `E8079 1 `E8079 ]
"39
}
[e :U 1297 ]
[; ;TIG_new1.c: 39: }
[; ;TIG_new1.c: 41: if(TORCH==0)
"41
[e $ ! == -> _TORCH `i -> 0 `i 1299  ]
[; ;TIG_new1.c: 42: {
"42
{
[; ;TIG_new1.c: 43: oper=exit1;
"43
[e = _oper -> . `E8079 7 `E8079 ]
"44
}
[e :U 1299 ]
[; ;TIG_new1.c: 44: }
[; ;TIG_new1.c: 45: break;
"45
[e $U 1293  ]
"46
}
[; ;TIG_new1.c: 46: }
[; ;TIG_new1.c: 49: case start1:
"49
[e :U 1300 ]
[; ;TIG_new1.c: 50: {
"50
{
[; ;TIG_new1.c: 51: if(Actual_Current > 2)
"51
[e $ ! > _Actual_Current -> -> 2 `i `ui 1301  ]
[; ;TIG_new1.c: 52: {
"52
{
[; ;TIG_new1.c: 53: if(Time_ms>=2 && Actual_Current > 2)
"53
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1302  ]
[; ;TIG_new1.c: 54: {
"54
{
[; ;TIG_new1.c: 55: PORTAbits.RA2=0;
"55
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 57: Time_100ms=0;
"57
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 58: msec1=0;
"58
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 59: Time_ms=0;
"59
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 60: led_group2.all=0x00;
"60
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 61: led_group3.all=0x00;
"61
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 62: led_group2.bitsize.I1_MAIN=1;
"62
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 64: Update_PWM(Actual_Footsw);
"64
[e ( _Update_PWM (1 _Actual_Footsw ]
[; ;TIG_new1.c: 65: oper=weld;
"65
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 66: dispcurrentf=1;
"66
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 67: dispvtgf=1;
"67
[e = _dispvtgf -> -> 1 `i `uc ]
"68
}
[e :U 1302 ]
"69
}
[; ;TIG_new1.c: 68: }
[; ;TIG_new1.c: 69: }
[e $U 1303  ]
"70
[e :U 1301 ]
[; ;TIG_new1.c: 70: else if(Time_100ms >= 20)
[e $ ! >= -> _Time_100ms `i -> 20 `i 1304  ]
[; ;TIG_new1.c: 71: {
"71
{
[; ;TIG_new1.c: 72: PORTAbits.RA2=0;
"72
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 73: Time_100ms=0;
"73
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 74: msec1=0;
"74
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 75: curerrf=1;
"75
[e = _curerrf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 76: Error_no=4;
"76
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 77: oper=exit1;
"77
[e = _oper -> . `E8079 7 `E8079 ]
"78
}
[e :U 1304 ]
"80
[e :U 1303 ]
[; ;TIG_new1.c: 78: }
[; ;TIG_new1.c: 80: if(TORCH==0)
[e $ ! == -> _TORCH `i -> 0 `i 1305  ]
[; ;TIG_new1.c: 81: {
"81
{
[; ;TIG_new1.c: 82: oper=exit1;
"82
[e = _oper -> . `E8079 7 `E8079 ]
"83
}
[e :U 1305 ]
[; ;TIG_new1.c: 83: }
[; ;TIG_new1.c: 84: break;
"84
[e $U 1293  ]
"85
}
[; ;TIG_new1.c: 85: }
[; ;TIG_new1.c: 86: case weld:
"86
[e :U 1306 ]
[; ;TIG_new1.c: 87: {
"87
{
[; ;TIG_new1.c: 88: weld_flag=1;
"88
[e = _weld_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 89: if(ARC_DETEC_FLAG==0)
"89
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1307  ]
[; ;TIG_new1.c: 90: {
"90
{
[; ;TIG_new1.c: 91: oper=postflow;
"91
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 92: Error_no=4;
"92
[e = _Error_no -> -> 4 `i `uc ]
"93
}
[e :U 1307 ]
[; ;TIG_new1.c: 93: }
[; ;TIG_new1.c: 96: if(TORCH==0 || Error_no!=0)
"96
[e $ ! || == -> _TORCH `i -> 0 `i != -> _Error_no `i -> 0 `i 1308  ]
[; ;TIG_new1.c: 97: {
"97
{
[; ;TIG_new1.c: 99: if(TORCH==0)
"99
[e $ ! == -> _TORCH `i -> 0 `i 1309  ]
[; ;TIG_new1.c: 100: torchreleased=1;
"100
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1309 ]
[; ;TIG_new1.c: 103: led_group2.all=0x00;
"103
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 104: led_group3.all=0x00;
"104
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 105: led_group3.bitsize.POSTFLOW=1;
"105
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 106: Time_100ms=0;
"106
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 107: msec1=0;
"107
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 109: CCPR1L=0;
"109
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 110: CCP1CONbits.DC1B=0;
"110
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 111: LATCbits.LATC1=1;
"111
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 113: oper=postflow;
"113
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 114: dispcurrentf=0;
"114
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 115: dispvtgf=0;
"115
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 116: cseg_data[3] ='P'- 0x30;
"116
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 117: cseg_data[4] ='S'- 0x30;
"117
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 118: cseg_data[5] ='T'- 0x30;
"118
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 119: cseg_data[6] ='F'- 0x30;
"119
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 120: Disp_mesgf=1;
"120
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 121: Disp_mesg_cntr=0;
"121
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 122: dp_on_flag=0;
"122
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 123: dp_on_flag1=0;
"123
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"124
}
[; ;TIG_new1.c: 124: }
[e $U 1310  ]
"125
[e :U 1308 ]
[; ;TIG_new1.c: 125: else
[; ;TIG_new1.c: 126: {
"126
{
[; ;TIG_new1.c: 128: led_group2.all=0x00;
"128
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 129: led_group3.all=0x00;
"129
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 130: led_group2.bitsize.I1_MAIN=1;
"130
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 131: Update_PWM(Actual_Footsw);
"131
[e ( _Update_PWM (1 _Actual_Footsw ]
"132
}
[e :U 1310 ]
[; ;TIG_new1.c: 132: }
[; ;TIG_new1.c: 133: break;
"133
[e $U 1293  ]
"134
}
[; ;TIG_new1.c: 134: }
[; ;TIG_new1.c: 135: case postflow:
"135
[e :U 1311 ]
[; ;TIG_new1.c: 136: {
"136
{
[; ;TIG_new1.c: 137: weld_flag=0;
"137
[e = _weld_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 138: if(TORCH==0)
"138
[e $ ! == -> _TORCH `i -> 0 `i 1312  ]
[; ;TIG_new1.c: 139: torchreleased=1;
"139
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1312 ]
[; ;TIG_new1.c: 142: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased==1) )
"142
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1313  ]
[; ;TIG_new1.c: 143: {
"143
{
[; ;TIG_new1.c: 144: Time_100ms=0;
"144
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 145: msec1=0;
"145
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 146: oper=exit1;
"146
[e = _oper -> . `E8079 7 `E8079 ]
"147
}
[; ;TIG_new1.c: 147: }
[e $U 1314  ]
"148
[e :U 1313 ]
[; ;TIG_new1.c: 148: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1315  ]
[; ;TIG_new1.c: 149: {
"149
{
[; ;TIG_new1.c: 150: Time_100ms = parau.paras.postflow.time;
"150
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 151: CCPR1L=0;
"151
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 152: CCP1CONbits.DC1B=0;
"152
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 153: PORTAbits.RA3=0;
"153
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 154: PORTAbits.RA2=0;
"154
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 155: if(Error_no!=0)
"155
[e $ ! != -> _Error_no `i -> 0 `i 1316  ]
[; ;TIG_new1.c: 156: display_error();
"156
[e ( _display_error ..  ]
[e :U 1316 ]
"157
}
[e :U 1315 ]
"158
[e :U 1314 ]
[; ;TIG_new1.c: 157: }
[; ;TIG_new1.c: 158: break;
[e $U 1293  ]
"159
}
[; ;TIG_new1.c: 159: }
[; ;TIG_new1.c: 160: case exit1:
"160
[e :U 1317 ]
[; ;TIG_new1.c: 161: {
"161
{
[; ;TIG_new1.c: 163: if(curerrf!=0)
"163
[e $ ! != -> _curerrf `i -> 0 `i 1318  ]
[; ;TIG_new1.c: 164: display_error();
"164
[e ( _display_error ..  ]
[e :U 1318 ]
[; ;TIG_new1.c: 166: exitprocess();
"166
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 175: if(TORCH==1 && curerrf==0)
"175
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1319  ]
[; ;TIG_new1.c: 176: {
"176
{
[; ;TIG_new1.c: 177: oper=pre;
"177
[e = _oper -> . `E8079 0 `E8079 ]
"179
}
[e :U 1319 ]
[; ;TIG_new1.c: 179: }
[; ;TIG_new1.c: 180: if(TORCH==1 && curerrf!=0)
"180
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1320  ]
[; ;TIG_new1.c: 181: {
"181
{
[; ;TIG_new1.c: 182: oper=exit1;
"182
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 183: display_error();
"183
[e ( _display_error ..  ]
[; ;TIG_new1.c: 184: break;
"184
[e $U 1293  ]
"185
}
[e :U 1320 ]
[; ;TIG_new1.c: 185: }
[; ;TIG_new1.c: 187: Error_no=0;
"187
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 188: curerrf=0;
"188
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 189: exitwriteprocess();
"189
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 190: updatedisptig=1;
"190
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 191: break;
"191
[e $U 1293  ]
"193
}
"194
}
[; ;TIG_new1.c: 193: }
[; ;TIG_new1.c: 194: }
[e $U 1293  ]
"14
[e :U 1294 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1295
 , $ -> . `E8079 1 `E8079 1300
 , $ -> . `E8079 3 `E8079 1306
 , $ -> . `E8079 6 `E8079 1311
 , $ -> . `E8079 7 `E8079 1317
 1293 ]
"194
[e :U 1293 ]
"195
}
[; ;TIG_new1.c: 195: }
[e $U 1321  ]
"199
[e :U 1292 ]
[; ;TIG_new1.c: 199: else if(led_group1.bitsize.TWOT==1 && (led_group4.bitsize.NORMAL==1 || led_group4.bitsize.PULSE==1) && (FOOT_SW==1))
[e $ ! && && == -> . . _led_group1 1 4 `i -> 1 `i || == -> . . _led_group4 1 4 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i == -> _FOOT_SW `i -> 1 `i 1322  ]
[; ;TIG_new1.c: 200: {
"200
{
[; ;TIG_new1.c: 201: switch(oper)
"201
[e $U 1324  ]
[; ;TIG_new1.c: 202: {
"202
{
[; ;TIG_new1.c: 203: case pre:
"203
[e :U 1325 ]
[; ;TIG_new1.c: 204: {
"204
{
[; ;TIG_new1.c: 205: if(Cyclestart==0)
"205
[e $ ! == -> _Cyclestart `i -> 0 `i 1326  ]
[; ;TIG_new1.c: 206: {
"206
{
[; ;TIG_new1.c: 207: if(parau.paras.weld.base >= parau.paras.weld.I1 && led_group4.bitsize.PULSE==1)
"207
[e $ ! && >= . . . _parau 0 4 2 . . . _parau 0 4 0 == -> . . _led_group4 1 3 `i -> 1 `i 1327  ]
[; ;TIG_new1.c: 208: {
"208
{
[; ;TIG_new1.c: 209: parau.paras.weld.base = parau.paras.weld.I1;
"209
[e = . . . _parau 0 4 2 . . . _parau 0 4 0 ]
"210
}
[e :U 1327 ]
[; ;TIG_new1.c: 210: }
[; ;TIG_new1.c: 212: preflow();
"212
[e ( _preflow ..  ]
"213
}
[e :U 1326 ]
[; ;TIG_new1.c: 213: }
[; ;TIG_new1.c: 215: if((Time_100ms >=parau.paras.preflow.time) && OCVONf==0)
"215
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1328  ]
[; ;TIG_new1.c: 216: {
"216
{
[; ;TIG_new1.c: 217: if( (parau.paras.upslope.time>0))
"217
[e $ ! > . . . _parau 0 3 0 -> -> 0 `i `ui 1329  ]
[; ;TIG_new1.c: 218: {
"218
{
[; ;TIG_new1.c: 219: arc_strike_current=min_current;
"219
[e = _arc_strike_current -> _min_current `uc ]
[; ;TIG_new1.c: 220: Update_PWM(arc_strike_current);
"220
[e ( _Update_PWM (1 -> _arc_strike_current `ui ]
"221
}
[; ;TIG_new1.c: 221: }
[e $U 1330  ]
"222
[e :U 1329 ]
[; ;TIG_new1.c: 222: else
[; ;TIG_new1.c: 223: {
"223
{
[; ;TIG_new1.c: 224: arc_strike_current=parau.paras.weld.I1;
"224
[e = _arc_strike_current -> . . . _parau 0 4 0 `uc ]
[; ;TIG_new1.c: 225: Update_PWM(parau.paras.weld.I1);
"225
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"226
}
[e :U 1330 ]
[; ;TIG_new1.c: 226: }
[; ;TIG_new1.c: 228: OCVONf=0;
"228
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 229: Time_100ms=0;
"229
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 230: Time_ms=0;
"230
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 231: msec1=0;
"231
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 237: if(led_group4.bitsize.TIGHF==1)
"237
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1331  ]
[; ;TIG_new1.c: 238: PORTAbits.RA2=1;
"238
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1331 ]
[; ;TIG_new1.c: 240: oper=start1;
"240
[e = _oper -> . `E8079 1 `E8079 ]
"241
}
[e :U 1328 ]
[; ;TIG_new1.c: 241: }
[; ;TIG_new1.c: 243: if(TORCH==0)
"243
[e $ ! == -> _TORCH `i -> 0 `i 1332  ]
[; ;TIG_new1.c: 244: {
"244
{
[; ;TIG_new1.c: 245: oper=exit1;
"245
[e = _oper -> . `E8079 7 `E8079 ]
"247
}
[e :U 1332 ]
[; ;TIG_new1.c: 247: }
[; ;TIG_new1.c: 248: break;
"248
[e $U 1323  ]
"249
}
[; ;TIG_new1.c: 249: }
[; ;TIG_new1.c: 250: case start1:
"250
[e :U 1333 ]
[; ;TIG_new1.c: 251: {
"251
{
[; ;TIG_new1.c: 253: if(Actual_Current > 2)
"253
[e $ ! > _Actual_Current -> -> 2 `i `ui 1334  ]
[; ;TIG_new1.c: 254: {
"254
{
[; ;TIG_new1.c: 255: if(Time_ms>=2 && Actual_Current >2)
"255
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1335  ]
[; ;TIG_new1.c: 256: {
"256
{
[; ;TIG_new1.c: 257: PORTAbits.RA2=0;
"257
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 259: arc_detection_count=0;
"259
[e = _arc_detection_count -> -> 0 `i `ui ]
[; ;TIG_new1.c: 260: ARC_DETEC_FLAG=1;
"260
[e = _ARC_DETEC_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 262: Time_100ms=0;
"262
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 263: msec1=0;
"263
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 264: Time_ms=0;
"264
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 266: if(parau.paras.upslope.time>0)
"266
[e $ ! > . . . _parau 0 3 0 -> -> 0 `i `ui 1336  ]
[; ;TIG_new1.c: 267: {
"267
{
[; ;TIG_new1.c: 268: led_group2.all=0x00;
"268
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 269: led_group3.all=0x00;
"269
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 270: led_group2.bitsize.UPSLOPE=1;
"270
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 275: if(parau.paras.weld.I1<arc_strike_current)
"275
[e $ ! < . . . _parau 0 4 0 -> _arc_strike_current `ui 1337  ]
[; ;TIG_new1.c: 276: {
"276
{
[; ;TIG_new1.c: 277: UP_Step=(float)((parau.paras.weld.I1 - mincurrent)/(parau.paras.upslope.time*10.0));
"277
[e = _UP_Step -> / -> - . . . _parau 0 4 0 -> _mincurrent `ui `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 278: Upslope_cntr=parau.paras.upslope.time*10;
"278
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 279: Upcurrent=mincurrent;
"279
[e = _Upcurrent -> _mincurrent `f ]
"280
}
[; ;TIG_new1.c: 280: }
[e $U 1338  ]
"281
[e :U 1337 ]
[; ;TIG_new1.c: 281: else
[; ;TIG_new1.c: 282: {
"282
{
[; ;TIG_new1.c: 283: UP_Step=(float)((parau.paras.weld.I1 - arc_strike_current)/(parau.paras.upslope.time*10.0));
"283
[e = _UP_Step -> / -> - . . . _parau 0 4 0 -> _arc_strike_current `ui `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 284: Upslope_cntr=parau.paras.upslope.time*10;
"284
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 285: Upcurrent=arc_strike_current;
"285
[e = _Upcurrent -> _arc_strike_current `f ]
"286
}
[e :U 1338 ]
[; ;TIG_new1.c: 286: }
[; ;TIG_new1.c: 288: msec10_cntr=0;
"288
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 289: upslopef=1;
"289
[e = _upslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 290: oper=upslope;
"290
[e = _oper -> . `E8079 2 `E8079 ]
[; ;TIG_new1.c: 291: cseg_data[3] ='U'- 0x30;
"291
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 292: cseg_data[4] ='P'- 0x30;
"292
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 293: cseg_data[5] ='S'- 0x30;
"293
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 294: cseg_data[6] ='P'- 0x30;
"294
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 295: Disp_mesgf=1;
"295
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 296: Disp_mesg_cntr=0;
"296
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 297: dp_on_flag=0;
"297
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 298: dp_on_flag1=0;
"298
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"299
}
[; ;TIG_new1.c: 299: }
[e $U 1339  ]
"300
[e :U 1336 ]
[; ;TIG_new1.c: 300: else
[; ;TIG_new1.c: 301: {
"301
{
[; ;TIG_new1.c: 302: led_group2.all=0x00;
"302
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 303: led_group3.all=0x00;
"303
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 304: led_group2.bitsize.I1_MAIN=1;
"304
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 305: Update_PWM(parau.paras.weld.I1);
"305
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 306: oper=weld;
"306
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 307: dispcurrentf=1;
"307
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 308: dispvtgf=1;
"308
[e = _dispvtgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 309: if(led_group4.bitsize.PULSE==1)
"309
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1340  ]
[; ;TIG_new1.c: 310: {
"310
{
[; ;TIG_new1.c: 311: pulsef=1;
"311
[e = _pulsef -> -> 1 `i `uc ]
"312
}
[e :U 1340 ]
"313
}
[e :U 1339 ]
"315
}
[e :U 1335 ]
"316
}
[; ;TIG_new1.c: 312: }
[; ;TIG_new1.c: 313: }
[; ;TIG_new1.c: 315: }
[; ;TIG_new1.c: 316: }
[e $U 1341  ]
"317
[e :U 1334 ]
[; ;TIG_new1.c: 317: else if(Time_100ms >= 20)
[e $ ! >= -> _Time_100ms `i -> 20 `i 1342  ]
[; ;TIG_new1.c: 318: {
"318
{
[; ;TIG_new1.c: 319: PORTAbits.RA2=0;
"319
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 320: Time_100ms=0;
"320
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 321: msec1=0;
"321
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 322: curerrf=1;
"322
[e = _curerrf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 323: Error_no=4;
"323
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 324: oper=exit1;
"324
[e = _oper -> . `E8079 7 `E8079 ]
"325
}
[e :U 1342 ]
"327
[e :U 1341 ]
[; ;TIG_new1.c: 325: }
[; ;TIG_new1.c: 327: if(TORCH==0)
[e $ ! == -> _TORCH `i -> 0 `i 1343  ]
[; ;TIG_new1.c: 328: {
"328
{
[; ;TIG_new1.c: 329: oper=exit1;
"329
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 330: torchreleased=1;
"330
[e = _torchreleased -> -> 1 `i `uc ]
"331
}
[e :U 1343 ]
[; ;TIG_new1.c: 331: }
[; ;TIG_new1.c: 332: break;
"332
[e $U 1323  ]
"333
}
[; ;TIG_new1.c: 333: }
[; ;TIG_new1.c: 334: case upslope:
"334
[e :U 1344 ]
[; ;TIG_new1.c: 335: {
"335
{
[; ;TIG_new1.c: 336: if(upslopef==1)
"336
[e $ ! == -> _upslopef `i -> 1 `i 1345  ]
[; ;TIG_new1.c: 337: {
"337
{
[; ;TIG_new1.c: 338: led_group2.all=0x00;
"338
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 339: led_group3.all=0x00;
"339
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 340: led_group2.bitsize.UPSLOPE=1;
"340
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 341: if(led_group4.bitsize.PULSE==1)
"341
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1346  ]
[; ;TIG_new1.c: 342: {
"342
{
[; ;TIG_new1.c: 343: pulsef=1;
"343
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 344: if(pwmresult>=parau.paras.weld.base)
"344
[e $ ! >= _pwmresult . . . _parau 0 4 2 1347  ]
[; ;TIG_new1.c: 345: {
"345
{
[; ;TIG_new1.c: 346: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"346
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"347
}
[; ;TIG_new1.c: 347: }
[e $U 1348  ]
"348
[e :U 1347 ]
[; ;TIG_new1.c: 348: else
[; ;TIG_new1.c: 349: {
"349
{
[; ;TIG_new1.c: 350: Update_PWM(pwmresult);
"350
[e ( _Update_PWM (1 _pwmresult ]
"351
}
[e :U 1348 ]
"352
}
[; ;TIG_new1.c: 351: }
[; ;TIG_new1.c: 352: }
[e $U 1349  ]
"353
[e :U 1346 ]
[; ;TIG_new1.c: 353: else
[; ;TIG_new1.c: 354: {
"354
{
[; ;TIG_new1.c: 355: Update_PWM(pwmresult);
"355
[e ( _Update_PWM (1 _pwmresult ]
"356
}
[e :U 1349 ]
[; ;TIG_new1.c: 356: }
[; ;TIG_new1.c: 357: oper=upslope;
"357
[e = _oper -> . `E8079 2 `E8079 ]
"359
}
[; ;TIG_new1.c: 359: }
[e $U 1350  ]
"360
[e :U 1345 ]
[; ;TIG_new1.c: 360: else
[; ;TIG_new1.c: 361: {
"361
{
[; ;TIG_new1.c: 362: led_group2.all=0x00;
"362
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 363: led_group3.all=0x00;
"363
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 364: led_group2.bitsize.I1_MAIN=1;
"364
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 365: Update_PWM(parau.paras.weld.I1);
"365
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 367: arc_detection_count=0;
"367
[e = _arc_detection_count -> -> 0 `i `ui ]
[; ;TIG_new1.c: 368: ARC_DETEC_FLAG=1;
"368
[e = _ARC_DETEC_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 370: oper=weld;
"370
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 371: dispcurrentf=1;
"371
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 372: dispvtgf=1;
"372
[e = _dispvtgf -> -> 1 `i `uc ]
"373
}
[e :U 1350 ]
[; ;TIG_new1.c: 373: }
[; ;TIG_new1.c: 375: if(ARC_DETEC_FLAG==0)
"375
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1351  ]
[; ;TIG_new1.c: 376: {
"376
{
[; ;TIG_new1.c: 377: oper=exit1;
"377
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 378: Error_no=4;
"378
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 379: curerrf=1;
"379
[e = _curerrf -> -> 1 `i `uc ]
"381
}
[e :U 1351 ]
[; ;TIG_new1.c: 381: }
[; ;TIG_new1.c: 383: if(TORCH==0)
"383
[e $ ! == -> _TORCH `i -> 0 `i 1352  ]
[; ;TIG_new1.c: 384: {
"384
{
[; ;TIG_new1.c: 385: oper=exit1;
"385
[e = _oper -> . `E8079 7 `E8079 ]
"386
}
[e :U 1352 ]
[; ;TIG_new1.c: 386: }
[; ;TIG_new1.c: 391: break;
"391
[e $U 1323  ]
"392
}
[; ;TIG_new1.c: 392: }
[; ;TIG_new1.c: 393: case weld:
"393
[e :U 1353 ]
[; ;TIG_new1.c: 394: {
"394
{
[; ;TIG_new1.c: 396: if(TORCH==0)
"396
[e $ ! == -> _TORCH `i -> 0 `i 1354  ]
[; ;TIG_new1.c: 397: {
"397
{
[; ;TIG_new1.c: 398: if(TORCH==0)
"398
[e $ ! == -> _TORCH `i -> 0 `i 1355  ]
[; ;TIG_new1.c: 399: torchreleased =1;
"399
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1355 ]
[; ;TIG_new1.c: 401: led_group2.all=0x00;
"401
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 402: led_group3.all=0x00;
"402
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 403: led_group3.bitsize.DOWNLSLOPE=1;
"403
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 404: Down_Step=(float)((parau.paras.weld.I1 - 5)/(parau.paras.dnslope.time*10.0));
"404
[e = _Down_Step -> / -> - . . . _parau 0 4 0 -> -> 5 `i `ui `d * -> . . . _parau 0 5 0 `d .10.0 `f ]
[; ;TIG_new1.c: 405: Downslope_cntr=parau.paras.dnslope.time*10;
"405
[e = _Downslope_cntr * . . . _parau 0 5 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 408: pwmresult=parau.paras.weld.I1;
"408
[e = _pwmresult . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 409: Downcurrent=parau.paras.weld.I1;
"409
[e = _Downcurrent -> . . . _parau 0 4 0 `f ]
[; ;TIG_new1.c: 410: oper=downslope;
"410
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 411: msec10_cntr=0;
"411
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 412: downslopef=1;
"412
[e = _downslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 413: dispcurrentf=0;
"413
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 414: dispvtgf=0;
"414
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 415: cseg_data[3] ='D'- 0x30;
"415
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 416: cseg_data[4] ='W'- 0x30;
"416
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 417: cseg_data[5] ='S'- 0x30;
"417
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 418: cseg_data[6] ='P'- 0x30;
"418
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 419: Disp_mesgf=1;
"419
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 420: Disp_mesg_cntr=0;
"420
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 421: dp_on_flag=0;
"421
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 422: dp_on_flag1=0;
"422
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"423
}
[; ;TIG_new1.c: 423: }
[e $U 1356  ]
"424
[e :U 1354 ]
[; ;TIG_new1.c: 424: else
[; ;TIG_new1.c: 425: {
"425
{
[; ;TIG_new1.c: 426: if(led_group4.bitsize.PULSE==1)
"426
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1357  ]
[; ;TIG_new1.c: 427: {
"427
{
[; ;TIG_new1.c: 428: if(dutyon==1)
"428
[e $ ! == -> _dutyon `i -> 1 `i 1358  ]
[; ;TIG_new1.c: 429: {
"429
{
[; ;TIG_new1.c: 430: led_group2.all=0x00;
"430
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 431: led_group3.all=0x00;
"431
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 432: led_group2.bitsize.BASE_CUR=1;
"432
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 433: Update_PWM(parau.paras.weld.base);
"433
[e ( _Update_PWM (1 . . . _parau 0 4 2 ]
"434
}
[; ;TIG_new1.c: 434: }
[e $U 1359  ]
"435
[e :U 1358 ]
[; ;TIG_new1.c: 435: else
[; ;TIG_new1.c: 436: {
"436
{
[; ;TIG_new1.c: 437: led_group2.all=0x00;
"437
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 438: led_group3.all=0x00;
"438
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 439: led_group2.bitsize.I1_MAIN=1;
"439
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 440: Update_PWM(parau.paras.weld.I1);
"440
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"441
}
[e :U 1359 ]
"442
}
[; ;TIG_new1.c: 441: }
[; ;TIG_new1.c: 442: }
[e $U 1360  ]
"443
[e :U 1357 ]
[; ;TIG_new1.c: 443: else
[; ;TIG_new1.c: 444: {
"444
{
[; ;TIG_new1.c: 445: led_group2.all=0x00;
"445
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 446: led_group3.all=0x00;
"446
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 447: led_group2.bitsize.I1_MAIN=1;
"447
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 448: Update_PWM(parau.paras.weld.I1);
"448
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"449
}
[e :U 1360 ]
"450
}
[e :U 1356 ]
[; ;TIG_new1.c: 449: }
[; ;TIG_new1.c: 450: }
[; ;TIG_new1.c: 452: if(ARC_DETEC_FLAG==0)
"452
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1361  ]
[; ;TIG_new1.c: 453: {
"453
{
[; ;TIG_new1.c: 454: oper=downslope;
"454
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 455: Error_no=4;
"455
[e = _Error_no -> -> 4 `i `uc ]
"456
}
[e :U 1361 ]
[; ;TIG_new1.c: 456: }
[; ;TIG_new1.c: 457: break;
"457
[e $U 1323  ]
"458
}
[; ;TIG_new1.c: 458: }
[; ;TIG_new1.c: 459: case downslope:
"459
[e :U 1362 ]
[; ;TIG_new1.c: 460: {
"460
{
[; ;TIG_new1.c: 461: if(TORCH==0)
"461
[e $ ! == -> _TORCH `i -> 0 `i 1363  ]
[; ;TIG_new1.c: 462: torchreleased=1;
"462
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1363 ]
[; ;TIG_new1.c: 463: if((TORCH==1) && (torchreleased==1) )
"463
[e $ ! && == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1364  ]
[; ;TIG_new1.c: 464: {
"464
{
[; ;TIG_new1.c: 467: led_group2.all=0x00;
"467
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 468: led_group3.all=0x00;
"468
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 469: led_group2.bitsize.I1_MAIN=1;
"469
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 470: Update_PWM(parau.paras.weld.I1);
"470
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 471: arc_detection_count=0;
"471
[e = _arc_detection_count -> -> 0 `i `ui ]
[; ;TIG_new1.c: 472: ARC_DETEC_FLAG=1;
"472
[e = _ARC_DETEC_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 473: oper=weld;
"473
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 474: dispcurrentf=1;
"474
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 475: dispvtgf=1;
"475
[e = _dispvtgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 476: msec1=0;
"476
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 477: Disp_mesgf=1;
"477
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 478: Disp_mesg_cntr=0;
"478
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 479: dp_on_flag=0;
"479
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 480: dp_on_flag1=0;
"480
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"482
}
[; ;TIG_new1.c: 482: }
[e $U 1365  ]
"483
[e :U 1364 ]
[; ;TIG_new1.c: 483: else if(downslopef==1 && ARC_DETEC_FLAG==1)
[e $ ! && == -> _downslopef `i -> 1 `i == -> _ARC_DETEC_FLAG `i -> 1 `i 1366  ]
[; ;TIG_new1.c: 484: {
"484
{
[; ;TIG_new1.c: 485: led_group2.all=0x00;
"485
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 486: led_group3.all=0x00;
"486
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 487: led_group3.bitsize.DOWNLSLOPE=1;
"487
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 489: if(led_group4.bitsize.PULSE==1)
"489
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1367  ]
[; ;TIG_new1.c: 490: {
"490
{
[; ;TIG_new1.c: 491: pulsef=1;
"491
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 492: if(pwmresult>=parau.paras.weld.base)
"492
[e $ ! >= _pwmresult . . . _parau 0 4 2 1368  ]
[; ;TIG_new1.c: 493: {
"493
{
[; ;TIG_new1.c: 494: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"494
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"495
}
[; ;TIG_new1.c: 495: }
[e $U 1369  ]
"496
[e :U 1368 ]
[; ;TIG_new1.c: 496: else
[; ;TIG_new1.c: 497: {
"497
{
[; ;TIG_new1.c: 498: Update_PWM(pwmresult);
"498
[e ( _Update_PWM (1 _pwmresult ]
"499
}
[e :U 1369 ]
"500
}
[; ;TIG_new1.c: 499: }
[; ;TIG_new1.c: 500: }
[e $U 1370  ]
"501
[e :U 1367 ]
[; ;TIG_new1.c: 501: else
[; ;TIG_new1.c: 502: {
"502
{
[; ;TIG_new1.c: 503: Update_PWM(pwmresult);
"503
[e ( _Update_PWM (1 _pwmresult ]
"504
}
[e :U 1370 ]
[; ;TIG_new1.c: 504: }
[; ;TIG_new1.c: 505: oper=downslope;
"505
[e = _oper -> . `E8079 4 `E8079 ]
"506
}
[; ;TIG_new1.c: 506: }
[e $U 1371  ]
"507
[e :U 1366 ]
[; ;TIG_new1.c: 507: else if (TORCH==0 || ARC_DETEC_FLAG==0 || TORCH==1)
[e $ ! || || == -> _TORCH `i -> 0 `i == -> _ARC_DETEC_FLAG `i -> 0 `i == -> _TORCH `i -> 1 `i 1372  ]
[; ;TIG_new1.c: 508: {
"508
{
[; ;TIG_new1.c: 509: if(TORCH==0)
"509
[e $ ! == -> _TORCH `i -> 0 `i 1373  ]
[; ;TIG_new1.c: 510: torchreleased=1;
"510
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1373 ]
[; ;TIG_new1.c: 512: downslopef=0;
"512
[e = _downslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 513: led_group2.all=0x00;
"513
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 514: led_group3.all=0x00;
"514
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 515: led_group3.bitsize.POSTFLOW=1;
"515
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 516: Time_100ms=0;
"516
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 517: msec1=0;
"517
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 518: CCPR1L=0;
"518
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 519: CCP1CONbits.DC1B=0;
"519
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 521: oper=postflow;
"521
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 523: LATCbits.LATC1=1;
"523
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 524: PORTAbits.RA2=0;
"524
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 527: dispcurrentf=0;
"527
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 528: dispvtgf=0;
"528
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 529: cseg_data[3] ='P'- 0x30;
"529
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 530: cseg_data[4] ='S'- 0x30;
"530
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 531: cseg_data[5] ='T'- 0x30;
"531
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 532: cseg_data[6] ='F'- 0x30;
"532
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 533: Disp_mesgf=1;
"533
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 534: Disp_mesg_cntr=0;
"534
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 535: dp_on_flag=0;
"535
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 536: dp_on_flag1=0;
"536
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"537
}
[e :U 1372 ]
"538
[e :U 1371 ]
[e :U 1365 ]
[; ;TIG_new1.c: 537: }
[; ;TIG_new1.c: 538: break;
[e $U 1323  ]
"539
}
[; ;TIG_new1.c: 539: }
[; ;TIG_new1.c: 540: case end1:
"540
[e :U 1374 ]
[; ;TIG_new1.c: 541: {
"541
{
[; ;TIG_new1.c: 544: break;
"544
[e $U 1323  ]
"545
}
[; ;TIG_new1.c: 545: }
[; ;TIG_new1.c: 546: case postflow:
"546
[e :U 1375 ]
[; ;TIG_new1.c: 547: {
"547
{
[; ;TIG_new1.c: 549: if(TORCH==0)
"549
[e $ ! == -> _TORCH `i -> 0 `i 1376  ]
[; ;TIG_new1.c: 550: torchreleased=1;
"550
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1376 ]
[; ;TIG_new1.c: 553: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased==1) )
"553
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1377  ]
[; ;TIG_new1.c: 554: {
"554
{
[; ;TIG_new1.c: 555: Time_100ms=0;
"555
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 556: msec1=0;
"556
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 557: oper=exit1;
"557
[e = _oper -> . `E8079 7 `E8079 ]
"558
}
[; ;TIG_new1.c: 558: }
[e $U 1378  ]
"559
[e :U 1377 ]
[; ;TIG_new1.c: 559: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1379  ]
[; ;TIG_new1.c: 560: {
"560
{
[; ;TIG_new1.c: 561: Time_100ms = parau.paras.postflow.time;
"561
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 562: CCPR1L=0;
"562
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 563: CCP1CONbits.DC1B=0;
"563
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 564: PORTAbits.RA3=0;
"564
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 565: PORTAbits.RA2=0;
"565
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 566: if(Error_no!=0)
"566
[e $ ! != -> _Error_no `i -> 0 `i 1380  ]
[; ;TIG_new1.c: 567: display_error();
"567
[e ( _display_error ..  ]
[e :U 1380 ]
"568
}
[e :U 1379 ]
"573
[e :U 1378 ]
[; ;TIG_new1.c: 568: }
[; ;TIG_new1.c: 573: break;
[e $U 1323  ]
"574
}
[; ;TIG_new1.c: 574: }
[; ;TIG_new1.c: 575: case exit1:
"575
[e :U 1381 ]
[; ;TIG_new1.c: 576: {
"576
{
[; ;TIG_new1.c: 581: dp_on_flag1=1;
"581
[e = _dp_on_flag1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 583: intochar_volt(Actual_Volt);
"583
[e ( _intochar_volt (1 _Actual_Volt ]
[; ;TIG_new1.c: 586: if(curerrf!=0)
"586
[e $ ! != -> _curerrf `i -> 0 `i 1382  ]
[; ;TIG_new1.c: 587: display_error();
"587
[e ( _display_error ..  ]
[e :U 1382 ]
[; ;TIG_new1.c: 589: exitprocess();
"589
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 598: if(TORCH==1 && curerrf==0)
"598
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1383  ]
[; ;TIG_new1.c: 599: {
"599
{
[; ;TIG_new1.c: 600: oper=pre;
"600
[e = _oper -> . `E8079 0 `E8079 ]
"602
}
[e :U 1383 ]
[; ;TIG_new1.c: 602: }
[; ;TIG_new1.c: 603: if(TORCH==1 && curerrf!=0)
"603
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1384  ]
[; ;TIG_new1.c: 604: {
"604
{
[; ;TIG_new1.c: 605: oper=exit1;
"605
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 606: display_error();
"606
[e ( _display_error ..  ]
[; ;TIG_new1.c: 607: break;
"607
[e $U 1323  ]
"608
}
[e :U 1384 ]
[; ;TIG_new1.c: 608: }
[; ;TIG_new1.c: 610: Error_no=0;
"610
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 611: curerrf=0;
"611
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 612: exitwriteprocess();
"612
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 613: updatedisptig=1;
"613
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 614: break;
"614
[e $U 1323  ]
"615
}
"622
}
[; ;TIG_new1.c: 615: }
[; ;TIG_new1.c: 622: }
[e $U 1323  ]
"201
[e :U 1324 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1325
 , $ -> . `E8079 1 `E8079 1333
 , $ -> . `E8079 2 `E8079 1344
 , $ -> . `E8079 3 `E8079 1353
 , $ -> . `E8079 4 `E8079 1362
 , $ -> . `E8079 5 `E8079 1374
 , $ -> . `E8079 6 `E8079 1375
 , $ -> . `E8079 7 `E8079 1381
 1323 ]
"622
[e :U 1323 ]
"623
}
[; ;TIG_new1.c: 623: }
[e $U 1385  ]
"626
[e :U 1322 ]
[; ;TIG_new1.c: 626: else if(led_group1.bitsize.FOURT==1 && (led_group4.bitsize.NORMAL==1 || led_group4.bitsize.PULSE==1 ))
[e $ ! && == -> . . _led_group1 1 5 `i -> 1 `i || == -> . . _led_group4 1 4 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i 1386  ]
[; ;TIG_new1.c: 627: {
"627
{
[; ;TIG_new1.c: 628: switch(oper)
"628
[e $U 1388  ]
[; ;TIG_new1.c: 629: {
"629
{
[; ;TIG_new1.c: 630: case pre:
"630
[e :U 1389 ]
[; ;TIG_new1.c: 631: {
"631
{
[; ;TIG_new1.c: 632: if(Cyclestart==0)
"632
[e $ ! == -> _Cyclestart `i -> 0 `i 1390  ]
[; ;TIG_new1.c: 633: {
"633
{
[; ;TIG_new1.c: 634: if(parau.paras.weld.base >= parau.paras.weld.I1 && led_group4.bitsize.PULSE==1)
"634
[e $ ! && >= . . . _parau 0 4 2 . . . _parau 0 4 0 == -> . . _led_group4 1 3 `i -> 1 `i 1391  ]
[; ;TIG_new1.c: 635: {
"635
{
[; ;TIG_new1.c: 636: parau.paras.weld.base = parau.paras.weld.I1;
"636
[e = . . . _parau 0 4 2 . . . _parau 0 4 0 ]
"637
}
[e :U 1391 ]
[; ;TIG_new1.c: 637: }
[; ;TIG_new1.c: 639: preflow();
"639
[e ( _preflow ..  ]
"640
}
[e :U 1390 ]
[; ;TIG_new1.c: 640: }
[; ;TIG_new1.c: 642: if(Time_100ms >=parau.paras.preflow.time && OCVONf==0)
"642
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1392  ]
[; ;TIG_new1.c: 643: {
"643
{
[; ;TIG_new1.c: 644: Update_PWM(parau.paras.start.amp);
"644
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 645: OCVONf=0;
"645
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 646: Time_100ms=0;
"646
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 647: msec1=0;
"647
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 648: Time_ms=0;
"648
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 649: led_group2.all=0x00;
"649
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 650: led_group3.all=0x00;
"650
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 651: led_group2.bitsize.START_CUR=1;
"651
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 653: if(led_group4.bitsize.TIGHF==1)
"653
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1393  ]
[; ;TIG_new1.c: 654: PORTAbits.RA2=1;
"654
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1393 ]
[; ;TIG_new1.c: 657: cseg_data[3] ='S'- 0x30;
"657
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 658: cseg_data[4] ='T'- 0x30;
"658
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 659: cseg_data[5] ='R'- 0x30;
"659
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 660: cseg_data[6] ='T'- 0x30;
"660
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 661: Disp_mesgf=1;
"661
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 662: Disp_mesg_cntr=0;
"662
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 663: dp_on_flag=0;
"663
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 664: dp_on_flag1=0;
"664
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 666: oper=start1;
"666
[e = _oper -> . `E8079 1 `E8079 ]
"668
}
[e :U 1392 ]
[; ;TIG_new1.c: 668: }
[; ;TIG_new1.c: 687: break;
"687
[e $U 1387  ]
"688
}
[; ;TIG_new1.c: 688: }
[; ;TIG_new1.c: 689: case start1:
"689
[e :U 1394 ]
[; ;TIG_new1.c: 690: {
"690
{
[; ;TIG_new1.c: 691: if(Actual_Current >2)
"691
[e $ ! > _Actual_Current -> -> 2 `i `ui 1395  ]
[; ;TIG_new1.c: 692: {
"692
{
[; ;TIG_new1.c: 693: if(Time_ms>=2 && Actual_Current > 2)
"693
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1396  ]
[; ;TIG_new1.c: 694: {
"694
{
[; ;TIG_new1.c: 695: PORTAbits.RA2=0;
"695
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 696: Time_100ms=0;
"696
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 697: msec1=0;
"697
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 698: Update_PWM(parau.paras.start.amp);
"698
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 699: oper=start1;
"699
[e = _oper -> . `E8079 1 `E8079 ]
[; ;TIG_new1.c: 700: ARC_ON_FLAG=1;
"700
[e = _ARC_ON_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 701: pwmresult=parau.paras.start.amp;
"701
[e = _pwmresult . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 702: if(TORCH==0)
"702
[e $ ! == -> _TORCH `i -> 0 `i 1397  ]
[; ;TIG_new1.c: 703: {
"703
{
[; ;TIG_new1.c: 704: Time_100ms=0;
"704
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 705: msec1=0;
"705
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 706: Time_ms=0;
"706
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 707: led_group2.all=0x00;
"707
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 708: led_group3.all=0x00;
"708
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 709: led_group2.bitsize.UPSLOPE=1;
"709
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 710: Update_PWM(parau.paras.start.amp);
"710
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 716: if(parau.paras.weld.I1>=parau.paras.start.amp && parau.paras.upslope.time>0)
"716
[e $ ! && >= . . . _parau 0 4 0 . . . _parau 0 2 0 > . . . _parau 0 3 0 -> -> 0 `i `ui 1398  ]
[; ;TIG_new1.c: 717: {
"717
{
[; ;TIG_new1.c: 718: UP_Step=(float)((parau.paras.weld.I1 - parau.paras.start.amp)/(parau.paras.upslope.time*10.0));
"718
[e = _UP_Step -> / -> - . . . _parau 0 4 0 . . . _parau 0 2 0 `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 719: Upslope_cntr=parau.paras.upslope.time*10;
"719
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 720: Upcurrent=parau.paras.start.amp;
"720
[e = _Upcurrent -> . . . _parau 0 2 0 `f ]
"721
}
[; ;TIG_new1.c: 721: }
[e $U 1399  ]
"722
[e :U 1398 ]
[; ;TIG_new1.c: 722: else
[; ;TIG_new1.c: 723: {
"723
{
[; ;TIG_new1.c: 724: UP_Step=0;
"724
[e = _UP_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 725: Upcurrent=parau.paras.weld.I1;
"725
[e = _Upcurrent -> . . . _parau 0 4 0 `f ]
[; ;TIG_new1.c: 726: Upslope_cntr=0;
"726
[e = _Upslope_cntr -> -> 0 `i `ui ]
"727
}
[e :U 1399 ]
[; ;TIG_new1.c: 727: }
[; ;TIG_new1.c: 731: msec10_cntr=0;
"731
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 732: upslopef=1;
"732
[e = _upslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 733: oper=upslope;
"733
[e = _oper -> . `E8079 2 `E8079 ]
[; ;TIG_new1.c: 734: cseg_data[3] ='U'- 0x30;
"734
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 735: cseg_data[4] ='P'- 0x30;
"735
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 736: cseg_data[5] ='S'- 0x30;
"736
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 737: cseg_data[6] ='P'- 0x30;
"737
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 738: Disp_mesgf=1;
"738
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 739: Disp_mesg_cntr=0;
"739
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 740: dp_on_flag=0;
"740
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 741: dp_on_flag1=0;
"741
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"742
}
[e :U 1397 ]
"743
}
[e :U 1396 ]
"744
}
[e :U 1395 ]
[; ;TIG_new1.c: 742: }
[; ;TIG_new1.c: 743: }
[; ;TIG_new1.c: 744: }
[; ;TIG_new1.c: 746: if(Time_100ms >= 20 && ARC_ON_FLAG==0)
"746
[e $ ! && >= -> _Time_100ms `i -> 20 `i == -> _ARC_ON_FLAG `i -> 0 `i 1400  ]
[; ;TIG_new1.c: 747: {
"747
{
[; ;TIG_new1.c: 748: PORTAbits.RA2=0;
"748
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 749: Time_100ms=0;
"749
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 750: msec1=0;
"750
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 751: curerrf=1;
"751
[e = _curerrf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 752: oper=exit1;
"752
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 753: Error_no=4;
"753
[e = _Error_no -> -> 4 `i `uc ]
"754
}
[e :U 1400 ]
[; ;TIG_new1.c: 754: }
[; ;TIG_new1.c: 756: if(ARC_DETEC_FLAG==0 && ARC_ON_FLAG==1)
"756
[e $ ! && == -> _ARC_DETEC_FLAG `i -> 0 `i == -> _ARC_ON_FLAG `i -> 1 `i 1401  ]
[; ;TIG_new1.c: 757: {
"757
{
[; ;TIG_new1.c: 758: oper= end1;
"758
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 759: Error_no=4;
"759
[e = _Error_no -> -> 4 `i `uc ]
"760
}
[e :U 1401 ]
[; ;TIG_new1.c: 760: }
[; ;TIG_new1.c: 762: break;
"762
[e $U 1387  ]
"763
}
[; ;TIG_new1.c: 763: }
[; ;TIG_new1.c: 764: case upslope:
"764
[e :U 1402 ]
[; ;TIG_new1.c: 765: {
"765
{
[; ;TIG_new1.c: 766: if(upslopef==1)
"766
[e $ ! == -> _upslopef `i -> 1 `i 1403  ]
[; ;TIG_new1.c: 767: {
"767
{
[; ;TIG_new1.c: 768: led_group2.all=0x00;
"768
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 769: led_group3.all=0x00;
"769
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 770: led_group2.bitsize.UPSLOPE=1;
"770
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 771: if(led_group4.bitsize.PULSE==1)
"771
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1404  ]
[; ;TIG_new1.c: 772: {
"772
{
[; ;TIG_new1.c: 773: pulsef=1;
"773
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 774: if(pwmresult>=parau.paras.weld.base)
"774
[e $ ! >= _pwmresult . . . _parau 0 4 2 1405  ]
[; ;TIG_new1.c: 775: {
"775
{
[; ;TIG_new1.c: 776: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"776
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"777
}
[; ;TIG_new1.c: 777: }
[e $U 1406  ]
"778
[e :U 1405 ]
[; ;TIG_new1.c: 778: else
[; ;TIG_new1.c: 779: {
"779
{
[; ;TIG_new1.c: 780: Update_PWM(pwmresult);
"780
[e ( _Update_PWM (1 _pwmresult ]
"781
}
[e :U 1406 ]
"782
}
[; ;TIG_new1.c: 781: }
[; ;TIG_new1.c: 782: }
[e $U 1407  ]
"783
[e :U 1404 ]
[; ;TIG_new1.c: 783: else
[; ;TIG_new1.c: 784: {
"784
{
[; ;TIG_new1.c: 785: Update_PWM(pwmresult);
"785
[e ( _Update_PWM (1 _pwmresult ]
"786
}
[e :U 1407 ]
[; ;TIG_new1.c: 786: }
[; ;TIG_new1.c: 787: oper=upslope;
"787
[e = _oper -> . `E8079 2 `E8079 ]
"788
}
[; ;TIG_new1.c: 788: }
[e $U 1408  ]
"789
[e :U 1403 ]
[; ;TIG_new1.c: 789: else
[; ;TIG_new1.c: 790: {
"790
{
[; ;TIG_new1.c: 791: led_group2.all=0x00;
"791
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 792: led_group3.all=0x00;
"792
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 795: oper=weld;
"795
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 796: dispcurrentf=1;
"796
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 797: dispvtgf=1;
"797
[e = _dispvtgf -> -> 1 `i `uc ]
"798
}
[e :U 1408 ]
[; ;TIG_new1.c: 798: }
[; ;TIG_new1.c: 800: if(ARC_DETEC_FLAG==0)
"800
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1409  ]
[; ;TIG_new1.c: 801: {
"801
{
[; ;TIG_new1.c: 802: upslopef=0;
"802
[e = _upslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 803: oper= end1;
"803
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 804: Error_no=4;
"804
[e = _Error_no -> -> 4 `i `uc ]
"805
}
[e :U 1409 ]
[; ;TIG_new1.c: 805: }
[; ;TIG_new1.c: 806: break;
"806
[e $U 1387  ]
"807
}
[; ;TIG_new1.c: 807: }
[; ;TIG_new1.c: 808: case weld:
"808
[e :U 1410 ]
[; ;TIG_new1.c: 809: {
"809
{
[; ;TIG_new1.c: 810: if(TORCH==0)
"810
[e $ ! == -> _TORCH `i -> 0 `i 1411  ]
[; ;TIG_new1.c: 811: {
"811
{
[; ;TIG_new1.c: 812: cWeld4TLatchfg = 0;
"812
[e = _cWeld4TLatchfg -> -> 0 `i `uc ]
"813
}
[e :U 1411 ]
[; ;TIG_new1.c: 813: }
[; ;TIG_new1.c: 814: if((TORCH==1)&&(cWeld4TLatchfg == 0))
"814
[e $ ! && == -> _TORCH `i -> 1 `i == -> _cWeld4TLatchfg `i -> 0 `i 1412  ]
[; ;TIG_new1.c: 815: {
"815
{
[; ;TIG_new1.c: 816: led_group2.all=0x00;
"816
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 817: led_group3.all=0x00;
"817
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 818: led_group3.bitsize.DOWNLSLOPE=1;
"818
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 819: pwmresult=parau.paras.weld.I1;
"819
[e = _pwmresult . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 820: if(parau.paras.weld.I1>parau.paras.end.amp)
"820
[e $ ! > . . . _parau 0 4 0 . . . _parau 0 6 0 1413  ]
[; ;TIG_new1.c: 821: {
"821
{
[; ;TIG_new1.c: 822: Down_Step=(float)((parau.paras.weld.I1 - parau.paras.end.amp)/(parau.paras.dnslope.time*10.0));
"822
[e = _Down_Step -> / -> - . . . _parau 0 4 0 . . . _parau 0 6 0 `d * -> . . . _parau 0 5 0 `d .10.0 `f ]
[; ;TIG_new1.c: 823: Downslope_cntr=parau.paras.dnslope.time*10;
"823
[e = _Downslope_cntr * . . . _parau 0 5 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 824: Downcurrent=parau.paras.weld.I1;
"824
[e = _Downcurrent -> . . . _parau 0 4 0 `f ]
"825
}
[; ;TIG_new1.c: 825: }
[e $U 1414  ]
"826
[e :U 1413 ]
[; ;TIG_new1.c: 826: else
[; ;TIG_new1.c: 827: {
"827
{
[; ;TIG_new1.c: 828: Down_Step=0;
"828
[e = _Down_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 829: Downslope_cntr=0;
"829
[e = _Downslope_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 830: Downcurrent=parau.paras.end.amp;
"830
[e = _Downcurrent -> . . . _parau 0 6 0 `f ]
"831
}
[e :U 1414 ]
[; ;TIG_new1.c: 831: }
[; ;TIG_new1.c: 835: oper=downslope;
"835
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 836: msec10_cntr=0;
"836
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 838: downslopef=1;
"838
[e = _downslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 839: dispcurrentf=0;
"839
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 840: dispvtgf=0;
"840
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 841: cseg_data[3] ='D'- 0x30;
"841
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 842: cseg_data[4] ='W'- 0x30;
"842
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 843: cseg_data[5] ='S'- 0x30;
"843
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 844: cseg_data[6] ='P'- 0x30;
"844
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 845: Disp_mesgf=1;
"845
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 846: Disp_mesg_cntr=0;
"846
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 847: dp_on_flag=0;
"847
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 848: dp_on_flag1=0;
"848
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"849
}
[; ;TIG_new1.c: 849: }
[e $U 1415  ]
"850
[e :U 1412 ]
[; ;TIG_new1.c: 850: else
[; ;TIG_new1.c: 851: {
"851
{
[; ;TIG_new1.c: 852: if(led_group4.bitsize.PULSE==1)
"852
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1416  ]
[; ;TIG_new1.c: 853: {
"853
{
[; ;TIG_new1.c: 854: if(dutyon==1)
"854
[e $ ! == -> _dutyon `i -> 1 `i 1417  ]
[; ;TIG_new1.c: 855: {
"855
{
[; ;TIG_new1.c: 856: led_group2.all=0x00;
"856
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 857: led_group3.all=0x00;
"857
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 858: led_group2.bitsize.BASE_CUR=1;
"858
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 859: Update_PWM(parau.paras.weld.base);
"859
[e ( _Update_PWM (1 . . . _parau 0 4 2 ]
"860
}
[; ;TIG_new1.c: 860: }
[e $U 1418  ]
"861
[e :U 1417 ]
[; ;TIG_new1.c: 861: else
[; ;TIG_new1.c: 862: {
"862
{
[; ;TIG_new1.c: 863: led_group2.all=0x00;
"863
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 864: led_group3.all=0x00;
"864
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 867: led_group2.bitsize.I1_MAIN=1;
"867
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 868: Update_PWM(parau.paras.weld.I1);
"868
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"869
}
[e :U 1418 ]
"870
}
[; ;TIG_new1.c: 869: }
[; ;TIG_new1.c: 870: }
[e $U 1419  ]
"871
[e :U 1416 ]
[; ;TIG_new1.c: 871: else
[; ;TIG_new1.c: 872: {
"872
{
[; ;TIG_new1.c: 873: led_group2.all=0x00;
"873
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 874: led_group3.all=0x00;
"874
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 877: led_group2.bitsize.I1_MAIN=1;
"877
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 878: Update_PWM(parau.paras.weld.I1);
"878
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"879
}
[e :U 1419 ]
"882
}
[e :U 1415 ]
[; ;TIG_new1.c: 879: }
[; ;TIG_new1.c: 882: }
[; ;TIG_new1.c: 885: if(ARC_DETEC_FLAG==0)
"885
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1420  ]
[; ;TIG_new1.c: 886: {
"886
{
[; ;TIG_new1.c: 887: oper= end1;
"887
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 888: Error_no=4;
"888
[e = _Error_no -> -> 4 `i `uc ]
"890
}
[e :U 1420 ]
[; ;TIG_new1.c: 890: }
[; ;TIG_new1.c: 893: break;
"893
[e $U 1387  ]
"894
}
[; ;TIG_new1.c: 894: }
[; ;TIG_new1.c: 895: case downslope:
"895
[e :U 1421 ]
[; ;TIG_new1.c: 896: {
"896
{
[; ;TIG_new1.c: 897: if(TORCH==0)
"897
[e $ ! == -> _TORCH `i -> 0 `i 1422  ]
[; ;TIG_new1.c: 898: torchreleased=1;
"898
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1422 ]
[; ;TIG_new1.c: 900: if((TORCH==1) && (torchreleased==1) )
"900
[e $ ! && == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1423  ]
[; ;TIG_new1.c: 901: {
"901
{
[; ;TIG_new1.c: 904: led_group2.all=0x00;
"904
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 905: led_group3.all=0x00;
"905
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 906: led_group2.bitsize.I1_MAIN=1;
"906
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 907: Update_PWM(parau.paras.weld.I1);
"907
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 908: arc_detection_count=0;
"908
[e = _arc_detection_count -> -> 0 `i `ui ]
[; ;TIG_new1.c: 909: ARC_DETEC_FLAG=1;
"909
[e = _ARC_DETEC_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 910: oper=weld;
"910
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 911: dispcurrentf=1;
"911
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 912: dispvtgf=1;
"912
[e = _dispvtgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 913: msec1=0;
"913
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 914: Disp_mesgf=1;
"914
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 915: Disp_mesg_cntr=0;
"915
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 916: dp_on_flag=0;
"916
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 917: dp_on_flag1=0;
"917
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 918: torchreleased = 0;
"918
[e = _torchreleased -> -> 0 `i `uc ]
[; ;TIG_new1.c: 919: cWeld4TLatchfg = 1;
"919
[e = _cWeld4TLatchfg -> -> 1 `i `uc ]
"921
}
[; ;TIG_new1.c: 921: }
[e $U 1424  ]
"922
[e :U 1423 ]
[; ;TIG_new1.c: 922: else if(downslopef==1)
[e $ ! == -> _downslopef `i -> 1 `i 1425  ]
[; ;TIG_new1.c: 923: {
"923
{
[; ;TIG_new1.c: 924: led_group2.all=0x00;
"924
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 925: led_group3.all=0x00;
"925
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 926: led_group3.bitsize.DOWNLSLOPE=1;
"926
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 927: if(led_group4.bitsize.PULSE==1)
"927
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1426  ]
[; ;TIG_new1.c: 928: {
"928
{
[; ;TIG_new1.c: 929: pulsef=1;
"929
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 930: if(pwmresult>=parau.paras.weld.base)
"930
[e $ ! >= _pwmresult . . . _parau 0 4 2 1427  ]
[; ;TIG_new1.c: 931: {
"931
{
[; ;TIG_new1.c: 932: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"932
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"933
}
[; ;TIG_new1.c: 933: }
[e $U 1428  ]
"934
[e :U 1427 ]
[; ;TIG_new1.c: 934: else
[; ;TIG_new1.c: 935: {
"935
{
[; ;TIG_new1.c: 936: Update_PWM(pwmresult);
"936
[e ( _Update_PWM (1 _pwmresult ]
"937
}
[e :U 1428 ]
"938
}
[; ;TIG_new1.c: 937: }
[; ;TIG_new1.c: 938: }
[e $U 1429  ]
"939
[e :U 1426 ]
[; ;TIG_new1.c: 939: else
[; ;TIG_new1.c: 940: {
"940
{
[; ;TIG_new1.c: 941: Update_PWM(pwmresult);
"941
[e ( _Update_PWM (1 _pwmresult ]
"942
}
[e :U 1429 ]
[; ;TIG_new1.c: 942: }
[; ;TIG_new1.c: 943: oper=downslope;
"943
[e = _oper -> . `E8079 4 `E8079 ]
"944
}
[; ;TIG_new1.c: 944: }
[e $U 1430  ]
"945
[e :U 1425 ]
[; ;TIG_new1.c: 945: else
[; ;TIG_new1.c: 946: {
"946
{
[; ;TIG_new1.c: 947: led_group2.all=0x00;
"947
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 948: led_group3.all=0x00;
"948
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 950: led_group3.bitsize.END_CUR=1;
"950
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 951: Time_100ms=0;
"951
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 952: msec1=0;
"952
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 954: Update_PWM(parau.paras.end.amp);
"954
[e ( _Update_PWM (1 . . . _parau 0 6 0 ]
[; ;TIG_new1.c: 955: oper=end1;
"955
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 956: cseg_data[3] ='E'- 0x30;
"956
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 957: cseg_data[4] ='N'- 0x30;
"957
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 958: cseg_data[5] ='D'- 0x30;
"958
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 959: cseg_data[6] ='A'- 0x30;
"959
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 960: Disp_mesgf=1;
"960
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 961: Disp_mesg_cntr=0;
"961
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 962: dp_on_flag=0;
"962
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 963: dp_on_flag1=0;
"963
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"964
}
[e :U 1430 ]
[e :U 1424 ]
[; ;TIG_new1.c: 964: }
[; ;TIG_new1.c: 966: if(ARC_DETEC_FLAG==0)
"966
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1431  ]
[; ;TIG_new1.c: 967: {
"967
{
[; ;TIG_new1.c: 968: oper= end1;
"968
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 969: Error_no=4;
"969
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 970: downslopef=0;
"970
[e = _downslopef -> -> 0 `i `uc ]
"971
}
[e :U 1431 ]
[; ;TIG_new1.c: 971: }
[; ;TIG_new1.c: 973: break;
"973
[e $U 1387  ]
"974
}
[; ;TIG_new1.c: 974: }
[; ;TIG_new1.c: 975: case end1:
"975
[e :U 1432 ]
[; ;TIG_new1.c: 976: {
"976
{
[; ;TIG_new1.c: 977: if(TORCH==0 || Error_no!=0)
"977
[e $ ! || == -> _TORCH `i -> 0 `i != -> _Error_no `i -> 0 `i 1433  ]
[; ;TIG_new1.c: 978: {
"978
{
[; ;TIG_new1.c: 979: if(TORCH==0)
"979
[e $ ! == -> _TORCH `i -> 0 `i 1434  ]
[; ;TIG_new1.c: 980: torchreleased=1;
"980
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1434 ]
[; ;TIG_new1.c: 982: led_group2.all=0x00;
"982
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 983: led_group3.all=0x00;
"983
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 984: led_group3.bitsize.POSTFLOW=1;
"984
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 985: Time_100ms=0;
"985
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 986: msec1=0;
"986
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 988: CCPR1L=0;
"988
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 989: CCP1CONbits.DC1B=0;
"989
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 990: oper=postflow;
"990
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 992: LATCbits.LATC1=1;
"992
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 993: PORTAbits.RA2=0;
"993
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 994: OCVONf=0;
"994
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 995: pulsef=0;
"995
[e = _pulsef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 996: upslopef=0;
"996
[e = _upslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 997: downslopef=0;
"997
[e = _downslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1000: cseg_data[3] ='P'- 0x30;
"1000
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1001: cseg_data[4] ='S'- 0x30;
"1001
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1002: cseg_data[5] ='T'- 0x30;
"1002
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1003: cseg_data[6] ='F'- 0x30;
"1003
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1004: Disp_mesgf=1;
"1004
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1005: dispcurrentf=0;
"1005
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1006: dispvtgf=0;
"1006
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1007: Disp_mesg_cntr=0;
"1007
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1008: dp_on_flag=0;
"1008
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1009: dp_on_flag1=0;
"1009
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1010: break;
"1010
[e $U 1387  ]
"1011
}
[e :U 1433 ]
[; ;TIG_new1.c: 1011: }
[; ;TIG_new1.c: 1013: if(ARC_DETEC_FLAG==0 )
"1013
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1435  ]
[; ;TIG_new1.c: 1014: {
"1014
{
[; ;TIG_new1.c: 1015: Error_no=4;
"1015
[e = _Error_no -> -> 4 `i `uc ]
"1016
}
[e :U 1435 ]
[; ;TIG_new1.c: 1016: }
[; ;TIG_new1.c: 1017: break;
"1017
[e $U 1387  ]
"1018
}
[; ;TIG_new1.c: 1018: }
[; ;TIG_new1.c: 1019: case postflow:
"1019
[e :U 1436 ]
[; ;TIG_new1.c: 1020: {
"1020
{
[; ;TIG_new1.c: 1021: if(TORCH==0)
"1021
[e $ ! == -> _TORCH `i -> 0 `i 1437  ]
[; ;TIG_new1.c: 1022: torchreleased=1;
"1022
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1437 ]
[; ;TIG_new1.c: 1024: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased==1) )
"1024
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1438  ]
[; ;TIG_new1.c: 1025: {
"1025
{
[; ;TIG_new1.c: 1026: Time_100ms=0;
"1026
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1027: msec1=0;
"1027
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1028: oper=exit1;
"1028
[e = _oper -> . `E8079 7 `E8079 ]
"1029
}
[; ;TIG_new1.c: 1029: }
[e $U 1439  ]
"1030
[e :U 1438 ]
[; ;TIG_new1.c: 1030: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1440  ]
[; ;TIG_new1.c: 1031: {
"1031
{
[; ;TIG_new1.c: 1032: Time_100ms = parau.paras.postflow.time;
"1032
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 1033: CCPR1L=0;
"1033
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1034: CCP1CONbits.DC1B=0;
"1034
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1035: PORTAbits.RA3=0;
"1035
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1036: PORTAbits.RA2=0;
"1036
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1037: if(Error_no!=0)
"1037
[e $ ! != -> _Error_no `i -> 0 `i 1441  ]
[; ;TIG_new1.c: 1038: display_error();
"1038
[e ( _display_error ..  ]
[e :U 1441 ]
"1039
}
[e :U 1440 ]
"1041
[e :U 1439 ]
[; ;TIG_new1.c: 1039: }
[; ;TIG_new1.c: 1041: break;
[e $U 1387  ]
"1042
}
[; ;TIG_new1.c: 1042: }
[; ;TIG_new1.c: 1043: case exit1:
"1043
[e :U 1442 ]
[; ;TIG_new1.c: 1044: {
"1044
{
[; ;TIG_new1.c: 1045: cseg_data[3] =0;
"1045
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1046: cseg_data[4] =0;
"1046
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1047: cseg_data[5] =0;
"1047
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1048: cseg_data[6] =0;
"1048
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1050: if(curerrf!=0)
"1050
[e $ ! != -> _curerrf `i -> 0 `i 1443  ]
[; ;TIG_new1.c: 1051: display_error();
"1051
[e ( _display_error ..  ]
[e :U 1443 ]
[; ;TIG_new1.c: 1053: exitprocess();
"1053
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 1062: if(TORCH==1 && curerrf==0)
"1062
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1444  ]
[; ;TIG_new1.c: 1063: {
"1063
{
[; ;TIG_new1.c: 1064: oper=pre;
"1064
[e = _oper -> . `E8079 0 `E8079 ]
"1066
}
[e :U 1444 ]
[; ;TIG_new1.c: 1066: }
[; ;TIG_new1.c: 1067: if(TORCH==1 && curerrf!=0)
"1067
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1445  ]
[; ;TIG_new1.c: 1068: {
"1068
{
[; ;TIG_new1.c: 1069: oper=exit1;
"1069
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 1070: display_error();
"1070
[e ( _display_error ..  ]
[; ;TIG_new1.c: 1071: break;
"1071
[e $U 1387  ]
"1072
}
[e :U 1445 ]
[; ;TIG_new1.c: 1072: }
[; ;TIG_new1.c: 1074: Error_no=0;
"1074
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1075: curerrf=0;
"1075
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1076: exitwriteprocess();
"1076
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 1077: updatedisptig=1;
"1077
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1078: break;
"1078
[e $U 1387  ]
"1079
}
"1086
}
[; ;TIG_new1.c: 1079: }
[; ;TIG_new1.c: 1086: }
[e $U 1387  ]
"628
[e :U 1388 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1389
 , $ -> . `E8079 1 `E8079 1394
 , $ -> . `E8079 2 `E8079 1402
 , $ -> . `E8079 3 `E8079 1410
 , $ -> . `E8079 4 `E8079 1421
 , $ -> . `E8079 5 `E8079 1432
 , $ -> . `E8079 6 `E8079 1436
 , $ -> . `E8079 7 `E8079 1442
 1387 ]
"1086
[e :U 1387 ]
"1087
}
[; ;TIG_new1.c: 1087: }
[e $U 1446  ]
"1089
[e :U 1386 ]
[; ;TIG_new1.c: 1089: else if(led_group1.bitsize.SPOT==1 && led_group4.bitsize.NORMAL==1)
[e $ ! && == -> . . _led_group1 1 6 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i 1447  ]
[; ;TIG_new1.c: 1090: {
"1090
{
[; ;TIG_new1.c: 1091: switch(oper)
"1091
[e $U 1449  ]
[; ;TIG_new1.c: 1092: {
"1092
{
[; ;TIG_new1.c: 1093: case pre:
"1093
[e :U 1450 ]
[; ;TIG_new1.c: 1094: {
"1094
{
[; ;TIG_new1.c: 1095: if(Cyclestart==0)
"1095
[e $ ! == -> _Cyclestart `i -> 0 `i 1451  ]
[; ;TIG_new1.c: 1096: {
"1096
{
[; ;TIG_new1.c: 1098: preflow();
"1098
[e ( _preflow ..  ]
"1099
}
[e :U 1451 ]
[; ;TIG_new1.c: 1099: }
[; ;TIG_new1.c: 1100: if((Time_100ms >=parau.paras.preflow.time) && OCVONf==0)
"1100
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1452  ]
[; ;TIG_new1.c: 1101: {
"1101
{
[; ;TIG_new1.c: 1104: if(parau.paras.upslope.time>0)
"1104
[e $ ! > . . . _parau 0 3 0 -> -> 0 `i `ui 1453  ]
[; ;TIG_new1.c: 1105: Update_PWM(min_current);
"1105
[e ( _Update_PWM (1 _min_current ]
[e $U 1454  ]
"1106
[e :U 1453 ]
[; ;TIG_new1.c: 1106: else
[; ;TIG_new1.c: 1107: Update_PWM(parau.paras.weld.I1);
"1107
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[e :U 1454 ]
[; ;TIG_new1.c: 1109: OCVONf=0;
"1109
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1110: Time_100ms=0;
"1110
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1111: msec1=0;
"1111
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1112: Time_ms=0;
"1112
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1114: if(led_group4.bitsize.TIGHF==1)
"1114
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1455  ]
[; ;TIG_new1.c: 1115: PORTAbits.RA2=1;
"1115
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1455 ]
[; ;TIG_new1.c: 1117: oper=start1;
"1117
[e = _oper -> . `E8079 1 `E8079 ]
"1118
}
[e :U 1452 ]
[; ;TIG_new1.c: 1118: }
[; ;TIG_new1.c: 1133: if(TORCH==0)
"1133
[e $ ! == -> _TORCH `i -> 0 `i 1456  ]
[; ;TIG_new1.c: 1134: {
"1134
{
[; ;TIG_new1.c: 1135: oper=exit1;
"1135
[e = _oper -> . `E8079 7 `E8079 ]
"1136
}
[e :U 1456 ]
[; ;TIG_new1.c: 1136: }
[; ;TIG_new1.c: 1137: break;
"1137
[e $U 1448  ]
"1138
}
[; ;TIG_new1.c: 1138: }
[; ;TIG_new1.c: 1139: case start1:
"1139
[e :U 1457 ]
[; ;TIG_new1.c: 1140: {
"1140
{
[; ;TIG_new1.c: 1141: if(Actual_Current > 2)
"1141
[e $ ! > _Actual_Current -> -> 2 `i `ui 1458  ]
[; ;TIG_new1.c: 1142: {
"1142
{
[; ;TIG_new1.c: 1143: if(Time_ms>=2 && Actual_Current > 2)
"1143
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1459  ]
[; ;TIG_new1.c: 1144: {
"1144
{
[; ;TIG_new1.c: 1145: PORTAbits.RA2=0;
"1145
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1146: Time_100ms=0;
"1146
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1147: msec1=0;
"1147
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1148: Time_ms=0;
"1148
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1151: if(parau.paras.upslope.time>0)
"1151
[e $ ! > . . . _parau 0 3 0 -> -> 0 `i `ui 1460  ]
[; ;TIG_new1.c: 1152: {
"1152
{
[; ;TIG_new1.c: 1153: led_group2.all=0x00;
"1153
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1154: led_group3.all=0x00;
"1154
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1155: led_group2.bitsize.UPSLOPE=1;
"1155
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1156: UP_Step=(float)((parau.paras.weld.I1 - 5)/(parau.paras.upslope.time*10.0));
"1156
[e = _UP_Step -> / -> - . . . _parau 0 4 0 -> -> 5 `i `ui `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 1157: Upslope_cntr=parau.paras.upslope.time*10;
"1157
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 1158: Upcurrent=5;
"1158
[e = _Upcurrent -> -> 5 `i `f ]
[; ;TIG_new1.c: 1159: msec10_cntr=0;
"1159
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1160: upslopef=1;
"1160
[e = _upslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1161: oper=upslope;
"1161
[e = _oper -> . `E8079 2 `E8079 ]
[; ;TIG_new1.c: 1162: cseg_data[3] ='U'- 0x30;
"1162
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1163: cseg_data[4] ='P'- 0x30;
"1163
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1164: cseg_data[5] ='S'- 0x30;
"1164
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1165: cseg_data[6] ='P'- 0x30;
"1165
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1166: Disp_mesgf=1;
"1166
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1167: Disp_mesg_cntr=0;
"1167
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1168: dp_on_flag=0;
"1168
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1169: dp_on_flag1=0;
"1169
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1170
}
[; ;TIG_new1.c: 1170: }
[e $U 1461  ]
"1171
[e :U 1460 ]
[; ;TIG_new1.c: 1171: else
[; ;TIG_new1.c: 1172: {
"1172
{
[; ;TIG_new1.c: 1173: led_group2.all=0x00;
"1173
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1174: led_group3.all=0x00;
"1174
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1175: led_group2.bitsize.I1_MAIN=1;
"1175
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1176: Update_PWM(parau.paras.weld.I1);
"1176
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 1177: Time_100ms=0;
"1177
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1178: msec1=0;
"1178
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1179: oper=weld;
"1179
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 1180: dispcurrentf=1;
"1180
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1181: dispvtgf=1;
"1181
[e = _dispvtgf -> -> 1 `i `uc ]
"1182
}
[e :U 1461 ]
"1184
}
[e :U 1459 ]
"1185
}
[e :U 1458 ]
[; ;TIG_new1.c: 1182: }
[; ;TIG_new1.c: 1184: }
[; ;TIG_new1.c: 1185: }
[; ;TIG_new1.c: 1188: if(Time_100ms >= 20)
"1188
[e $ ! >= -> _Time_100ms `i -> 20 `i 1462  ]
[; ;TIG_new1.c: 1189: {
"1189
{
[; ;TIG_new1.c: 1190: PORTAbits.RA2=0;
"1190
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1191: Time_100ms=0;
"1191
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1192: msec1=0;
"1192
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1193: curerrf=1;
"1193
[e = _curerrf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1194: Error_no=4;
"1194
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 1195: oper=exit1;
"1195
[e = _oper -> . `E8079 7 `E8079 ]
"1196
}
[e :U 1462 ]
[; ;TIG_new1.c: 1196: }
[; ;TIG_new1.c: 1198: if(TORCH==0)
"1198
[e $ ! == -> _TORCH `i -> 0 `i 1463  ]
[; ;TIG_new1.c: 1199: {
"1199
{
[; ;TIG_new1.c: 1200: oper=exit1;
"1200
[e = _oper -> . `E8079 7 `E8079 ]
"1201
}
[e :U 1463 ]
[; ;TIG_new1.c: 1201: }
[; ;TIG_new1.c: 1202: break;
"1202
[e $U 1448  ]
"1203
}
[; ;TIG_new1.c: 1203: }
[; ;TIG_new1.c: 1204: case upslope:
"1204
[e :U 1464 ]
[; ;TIG_new1.c: 1205: {
"1205
{
[; ;TIG_new1.c: 1206: if(upslopef==1)
"1206
[e $ ! == -> _upslopef `i -> 1 `i 1465  ]
[; ;TIG_new1.c: 1207: {
"1207
{
[; ;TIG_new1.c: 1208: led_group2.all=0x00;
"1208
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1209: led_group3.all=0x00;
"1209
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1210: led_group2.bitsize.UPSLOPE=1;
"1210
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1211: Update_PWM(pwmresult);
"1211
[e ( _Update_PWM (1 _pwmresult ]
[; ;TIG_new1.c: 1212: oper=upslope;
"1212
[e = _oper -> . `E8079 2 `E8079 ]
"1213
}
[; ;TIG_new1.c: 1213: }
[e $U 1466  ]
"1214
[e :U 1465 ]
[; ;TIG_new1.c: 1214: else
[; ;TIG_new1.c: 1215: {
"1215
{
[; ;TIG_new1.c: 1216: led_group2.all=0x00;
"1216
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1217: led_group3.all=0x00;
"1217
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1218: led_group2.bitsize.I1_MAIN=1;
"1218
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1219: Update_PWM(parau.paras.weld.I1);
"1219
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 1220: Time_100ms=0;
"1220
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1221: msec1=0;
"1221
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1222: oper=weld;
"1222
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 1223: dispcurrentf=1;
"1223
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1224: dispvtgf=1;
"1224
[e = _dispvtgf -> -> 1 `i `uc ]
"1226
}
[e :U 1466 ]
[; ;TIG_new1.c: 1226: }
[; ;TIG_new1.c: 1229: if(TORCH==0 || ARC_DETEC_FLAG==0)
"1229
[e $ ! || == -> _TORCH `i -> 0 `i == -> _ARC_DETEC_FLAG `i -> 0 `i 1467  ]
[; ;TIG_new1.c: 1230: {
"1230
{
[; ;TIG_new1.c: 1231: oper=exit1;
"1231
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 1233: if(TORCH==0)
"1233
[e $ ! == -> _TORCH `i -> 0 `i 1468  ]
[; ;TIG_new1.c: 1234: torchreleased_spot=1;
"1234
[e = _torchreleased_spot -> -> 1 `i `uc ]
[e :U 1468 ]
[; ;TIG_new1.c: 1236: if(ARC_DETEC_FLAG==0)
"1236
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1469  ]
[; ;TIG_new1.c: 1237: {
"1237
{
[; ;TIG_new1.c: 1238: curerrf=1;
"1238
[e = _curerrf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1239: Error_no=4;
"1239
[e = _Error_no -> -> 4 `i `uc ]
"1240
}
[e :U 1469 ]
"1241
}
[e :U 1467 ]
[; ;TIG_new1.c: 1240: }
[; ;TIG_new1.c: 1241: }
[; ;TIG_new1.c: 1244: break;
"1244
[e $U 1448  ]
"1245
}
[; ;TIG_new1.c: 1245: }
[; ;TIG_new1.c: 1246: case weld:
"1246
[e :U 1470 ]
[; ;TIG_new1.c: 1247: {
"1247
{
[; ;TIG_new1.c: 1249: if( Time_100ms >=parau.paras.spottime || TORCH==0 )
"1249
[e $ ! || >= -> _Time_100ms `ui . . _parau 0 8 == -> _TORCH `i -> 0 `i 1471  ]
[; ;TIG_new1.c: 1250: {
"1250
{
[; ;TIG_new1.c: 1251: if(TORCH==0)
"1251
[e $ ! == -> _TORCH `i -> 0 `i 1472  ]
[; ;TIG_new1.c: 1252: {
"1252
{
[; ;TIG_new1.c: 1253: torchreleased_spot=1;
"1253
[e = _torchreleased_spot -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1254: downslopef=0;
"1254
[e = _downslopef -> -> 0 `i `uc ]
"1255
}
[; ;TIG_new1.c: 1255: }
[e $U 1473  ]
"1256
[e :U 1472 ]
[; ;TIG_new1.c: 1256: else
[; ;TIG_new1.c: 1257: downslopef=1;
"1257
[e = _downslopef -> -> 1 `i `uc ]
[e :U 1473 ]
[; ;TIG_new1.c: 1259: Time_100ms=0;
"1259
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1260: msec1=0;
"1260
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1261: led_group2.all=0x00;
"1261
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1262: led_group3.all=0x00;
"1262
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1263: led_group3.bitsize.DOWNLSLOPE=1;
"1263
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1265: Down_Step=(float)((parau.paras.weld.I1 - 5)/(parau.paras.dnslope.time*10.0));
"1265
[e = _Down_Step -> / -> - . . . _parau 0 4 0 -> -> 5 `i `ui `d * -> . . . _parau 0 5 0 `d .10.0 `f ]
[; ;TIG_new1.c: 1266: Downslope_cntr=parau.paras.dnslope.time*10;
"1266
[e = _Downslope_cntr * . . . _parau 0 5 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 1267: Downcurrent=parau.paras.weld.I1;
"1267
[e = _Downcurrent -> . . . _parau 0 4 0 `f ]
[; ;TIG_new1.c: 1270: oper=downslope;
"1270
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 1271: msec10_cntr=0;
"1271
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1273: dispcurrentf=0;
"1273
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1274: dispvtgf=0;
"1274
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1275: cseg_data[3] ='D'- 0x30;
"1275
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1276: cseg_data[4] ='W'- 0x30;
"1276
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1277: cseg_data[5] ='S'- 0x30;
"1277
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1278: cseg_data[6] ='P'- 0x30;
"1278
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1279: Disp_mesgf=1;
"1279
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1280: Disp_mesg_cntr=0;
"1280
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1281: dp_on_flag=0;
"1281
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1282: dp_on_flag1=0;
"1282
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1283
}
[; ;TIG_new1.c: 1283: }
[e $U 1474  ]
"1284
[e :U 1471 ]
[; ;TIG_new1.c: 1284: else
[; ;TIG_new1.c: 1285: {
"1285
{
[; ;TIG_new1.c: 1286: Update_PWM(parau.paras.weld.I1);
"1286
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
"1287
}
[e :U 1474 ]
[; ;TIG_new1.c: 1287: }
[; ;TIG_new1.c: 1293: if(ARC_DETEC_FLAG==0 )
"1293
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1475  ]
[; ;TIG_new1.c: 1294: {
"1294
{
[; ;TIG_new1.c: 1295: oper=downslope;
"1295
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 1296: downslopef=0;
"1296
[e = _downslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1297: Error_no=4;
"1297
[e = _Error_no -> -> 4 `i `uc ]
"1298
}
[e :U 1475 ]
[; ;TIG_new1.c: 1298: }
[; ;TIG_new1.c: 1300: break;
"1300
[e $U 1448  ]
"1301
}
[; ;TIG_new1.c: 1301: }
[; ;TIG_new1.c: 1302: case downslope:
"1302
[e :U 1476 ]
[; ;TIG_new1.c: 1303: {
"1303
{
[; ;TIG_new1.c: 1304: if(TORCH==0)
"1304
[e $ ! == -> _TORCH `i -> 0 `i 1477  ]
[; ;TIG_new1.c: 1305: torchreleased_spot=1;
"1305
[e = _torchreleased_spot -> -> 1 `i `uc ]
[e :U 1477 ]
[; ;TIG_new1.c: 1308: if(ARC_DETEC_FLAG==0 )
"1308
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1478  ]
[; ;TIG_new1.c: 1309: {
"1309
{
[; ;TIG_new1.c: 1310: oper=downslope;
"1310
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 1311: downslopef=0;
"1311
[e = _downslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1312: Error_no=4;
"1312
[e = _Error_no -> -> 4 `i `uc ]
"1313
}
[e :U 1478 ]
[; ;TIG_new1.c: 1313: }
[; ;TIG_new1.c: 1316: if(downslopef==1)
"1316
[e $ ! == -> _downslopef `i -> 1 `i 1479  ]
[; ;TIG_new1.c: 1317: {
"1317
{
[; ;TIG_new1.c: 1318: led_group2.all=0x00;
"1318
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1319: led_group3.all=0x00;
"1319
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1320: led_group3.bitsize.DOWNLSLOPE=1;
"1320
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1321: Update_PWM(pwmresult);
"1321
[e ( _Update_PWM (1 _pwmresult ]
[; ;TIG_new1.c: 1322: oper=downslope;
"1322
[e = _oper -> . `E8079 4 `E8079 ]
"1323
}
[; ;TIG_new1.c: 1323: }
[e $U 1480  ]
"1324
[e :U 1479 ]
[; ;TIG_new1.c: 1324: else
[; ;TIG_new1.c: 1325: {
"1325
{
[; ;TIG_new1.c: 1326: led_group2.all=0x00;
"1326
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1327: led_group3.all=0x00;
"1327
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1328: led_group3.bitsize.POSTFLOW=1;
"1328
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1329: Time_100ms=0;
"1329
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1330: msec1=0;
"1330
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1332: CCPR1L=0;
"1332
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1333: CCP1CONbits.DC1B=0;
"1333
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1334: LATCbits.LATC1=1;
"1334
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1335: PORTAbits.RA2=0;
"1335
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1337: oper=postflow;
"1337
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 1338: cseg_data[3] ='P'- 0x30;
"1338
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1339: cseg_data[4] ='S'- 0x30;
"1339
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1340: cseg_data[5] ='T'- 0x30;
"1340
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1341: cseg_data[6] ='F'- 0x30;
"1341
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1342: Disp_mesgf=1;
"1342
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1343: dispcurrentf=0;
"1343
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1344: dispvtgf=0;
"1344
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1345: Disp_mesg_cntr=0;
"1345
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1346: dp_on_flag=0;
"1346
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1347: dp_on_flag1=0;
"1347
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1348
}
[e :U 1480 ]
[; ;TIG_new1.c: 1348: }
[; ;TIG_new1.c: 1349: break;
"1349
[e $U 1448  ]
"1356
}
[; ;TIG_new1.c: 1356: }
[; ;TIG_new1.c: 1357: case end1:
"1357
[e :U 1481 ]
[; ;TIG_new1.c: 1358: {
"1358
{
[; ;TIG_new1.c: 1361: break;
"1361
[e $U 1448  ]
"1362
}
[; ;TIG_new1.c: 1362: }
[; ;TIG_new1.c: 1363: case postflow:
"1363
[e :U 1482 ]
[; ;TIG_new1.c: 1364: {
"1364
{
[; ;TIG_new1.c: 1365: if(TORCH==0)
"1365
[e $ ! == -> _TORCH `i -> 0 `i 1483  ]
[; ;TIG_new1.c: 1366: torchreleased_spot=1;
"1366
[e = _torchreleased_spot -> -> 1 `i `uc ]
[e :U 1483 ]
[; ;TIG_new1.c: 1370: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased_spot==1) )
"1370
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased_spot `i -> 1 `i 1484  ]
[; ;TIG_new1.c: 1371: {
"1371
{
[; ;TIG_new1.c: 1372: Time_100ms=0;
"1372
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1373: msec1=0;
"1373
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1374: oper=exit1;
"1374
[e = _oper -> . `E8079 7 `E8079 ]
"1375
}
[; ;TIG_new1.c: 1375: }
[e $U 1485  ]
"1376
[e :U 1484 ]
[; ;TIG_new1.c: 1376: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1486  ]
[; ;TIG_new1.c: 1377: {
"1377
{
[; ;TIG_new1.c: 1378: Time_100ms = parau.paras.postflow.time;
"1378
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 1379: CCPR1L=0;
"1379
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1380: CCP1CONbits.DC1B=0;
"1380
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1381: PORTAbits.RA3=0;
"1381
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1382: PORTAbits.RA2=0;
"1382
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1383: if(Error_no!=0)
"1383
[e $ ! != -> _Error_no `i -> 0 `i 1487  ]
[; ;TIG_new1.c: 1384: display_error();
"1384
[e ( _display_error ..  ]
[e :U 1487 ]
"1385
}
[e :U 1486 ]
"1387
[e :U 1485 ]
[; ;TIG_new1.c: 1385: }
[; ;TIG_new1.c: 1387: break;
[e $U 1448  ]
"1388
}
[; ;TIG_new1.c: 1388: }
[; ;TIG_new1.c: 1389: case exit1:
"1389
[e :U 1488 ]
[; ;TIG_new1.c: 1390: {
"1390
{
[; ;TIG_new1.c: 1391: cseg_data[3] =0;
"1391
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1392: cseg_data[4] =0;
"1392
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1393: cseg_data[5] =0;
"1393
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1394: cseg_data[6] =0;
"1394
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1396: if(curerrf!=0)
"1396
[e $ ! != -> _curerrf `i -> 0 `i 1489  ]
[; ;TIG_new1.c: 1397: display_error();
"1397
[e ( _display_error ..  ]
[e :U 1489 ]
[; ;TIG_new1.c: 1399: exitprocess();
"1399
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 1408: if(TORCH==1 && curerrf==0)
"1408
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1490  ]
[; ;TIG_new1.c: 1409: {
"1409
{
[; ;TIG_new1.c: 1410: oper=pre;
"1410
[e = _oper -> . `E8079 0 `E8079 ]
"1412
}
[e :U 1490 ]
[; ;TIG_new1.c: 1412: }
[; ;TIG_new1.c: 1413: if(TORCH==1 && curerrf!=0)
"1413
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1491  ]
[; ;TIG_new1.c: 1414: {
"1414
{
[; ;TIG_new1.c: 1415: oper=exit1;
"1415
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 1416: display_error();
"1416
[e ( _display_error ..  ]
[; ;TIG_new1.c: 1417: break;
"1417
[e $U 1448  ]
"1418
}
[e :U 1491 ]
[; ;TIG_new1.c: 1418: }
[; ;TIG_new1.c: 1420: Error_no=0;
"1420
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1421: curerrf=0;
"1421
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1422: exitwriteprocess();
"1422
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 1423: updatedisptig=1;
"1423
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1424: break;
"1424
[e $U 1448  ]
"1425
}
"1426
}
[; ;TIG_new1.c: 1425: }
[; ;TIG_new1.c: 1426: }
[e $U 1448  ]
"1091
[e :U 1449 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1450
 , $ -> . `E8079 1 `E8079 1457
 , $ -> . `E8079 2 `E8079 1464
 , $ -> . `E8079 3 `E8079 1470
 , $ -> . `E8079 4 `E8079 1476
 , $ -> . `E8079 5 `E8079 1481
 , $ -> . `E8079 6 `E8079 1482
 , $ -> . `E8079 7 `E8079 1488
 1448 ]
"1426
[e :U 1448 ]
"1427
}
[; ;TIG_new1.c: 1427: }
[e $U 1492  ]
"1430
[e :U 1447 ]
[; ;TIG_new1.c: 1430: else if(led_group1.bitsize.CYCLE==1 && led_group4.bitsize.NORMAL==1)
[e $ ! && == -> . . _led_group1 1 7 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i 1493  ]
[; ;TIG_new1.c: 1431: {
"1431
{
[; ;TIG_new1.c: 1432: switch(oper)
"1432
[e $U 1495  ]
[; ;TIG_new1.c: 1433: {
"1433
{
[; ;TIG_new1.c: 1434: case pre:
"1434
[e :U 1496 ]
[; ;TIG_new1.c: 1435: {
"1435
{
[; ;TIG_new1.c: 1436: if(Cyclestart==0)
"1436
[e $ ! == -> _Cyclestart `i -> 0 `i 1497  ]
[; ;TIG_new1.c: 1437: {
"1437
{
[; ;TIG_new1.c: 1455: preflow();
"1455
[e ( _preflow ..  ]
"1456
}
[e :U 1497 ]
[; ;TIG_new1.c: 1456: }
[; ;TIG_new1.c: 1458: if(Time_100ms >=parau.paras.preflow.time && OCVONf==0)
"1458
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1498  ]
[; ;TIG_new1.c: 1459: {
"1459
{
[; ;TIG_new1.c: 1460: Update_PWM(parau.paras.start.amp);
"1460
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1461: OCVONf=0;
"1461
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1462: Time_100ms=0;
"1462
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1463: msec1=0;
"1463
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1464: Time_ms=0;
"1464
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1465: led_group2.all=0x00;
"1465
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1466: led_group3.all=0x00;
"1466
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1467: led_group2.bitsize.START_CUR=1;
"1467
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1471: if(led_group4.bitsize.TIGHF==1)
"1471
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1499  ]
[; ;TIG_new1.c: 1472: PORTAbits.RA2=1;
"1472
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1499 ]
[; ;TIG_new1.c: 1475: cseg_data[3] ='S'- 0x30;
"1475
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1476: cseg_data[4] ='T'- 0x30;
"1476
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1477: cseg_data[5] ='R'- 0x30;
"1477
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1478: cseg_data[6] ='T'- 0x30;
"1478
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1479: Disp_mesgf=1;
"1479
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1480: Disp_mesg_cntr=0;
"1480
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1481: dp_on_flag=0;
"1481
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1482: dp_on_flag1=0;
"1482
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1483: oper=start1;
"1483
[e = _oper -> . `E8079 1 `E8079 ]
"1485
}
[e :U 1498 ]
[; ;TIG_new1.c: 1485: }
[; ;TIG_new1.c: 1505: break;
"1505
[e $U 1494  ]
"1506
}
[; ;TIG_new1.c: 1506: }
[; ;TIG_new1.c: 1507: case start1:
"1507
[e :U 1500 ]
[; ;TIG_new1.c: 1508: {
"1508
{
[; ;TIG_new1.c: 1509: if(Actual_Current > 2)
"1509
[e $ ! > _Actual_Current -> -> 2 `i `ui 1501  ]
[; ;TIG_new1.c: 1510: {
"1510
{
[; ;TIG_new1.c: 1511: if(Time_ms>=2 && Actual_Current > 2)
"1511
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1502  ]
[; ;TIG_new1.c: 1512: {
"1512
{
[; ;TIG_new1.c: 1513: PORTAbits.RA2=0;
"1513
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1514: Time_100ms=0;
"1514
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1515: msec1=0;
"1515
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1516: Update_PWM(parau.paras.start.amp);
"1516
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1517: oper=start1;
"1517
[e = _oper -> . `E8079 1 `E8079 ]
[; ;TIG_new1.c: 1518: ARC_ON_FLAG=1;
"1518
[e = _ARC_ON_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1519: pwmresult=parau.paras.start.amp;
"1519
[e = _pwmresult . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1520: if(TORCH==0)
"1520
[e $ ! == -> _TORCH `i -> 0 `i 1503  ]
[; ;TIG_new1.c: 1521: {
"1521
{
[; ;TIG_new1.c: 1522: PORTAbits.RA2=0;
"1522
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1523: Time_100ms=0;
"1523
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1524: msec1=0;
"1524
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1525: Time_ms=0;
"1525
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1526: led_group2.all=0x00;
"1526
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1527: led_group3.all=0x00;
"1527
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1528: led_group2.bitsize.UPSLOPE=1;
"1528
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1529: Update_PWM(parau.paras.start.amp);
"1529
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1536: if(parau.paras.weld.I1>=parau.paras.start.amp && parau.paras.upslope.time>0)
"1536
[e $ ! && >= . . . _parau 0 4 0 . . . _parau 0 2 0 > . . . _parau 0 3 0 -> -> 0 `i `ui 1504  ]
[; ;TIG_new1.c: 1537: {
"1537
{
[; ;TIG_new1.c: 1538: UP_Step=(float)((parau.paras.weld.I1 - parau.paras.start.amp)/(parau.paras.upslope.time*10.0));
"1538
[e = _UP_Step -> / -> - . . . _parau 0 4 0 . . . _parau 0 2 0 `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 1539: Upslope_cntr=parau.paras.upslope.time*10;
"1539
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 1540: Upcurrent=parau.paras.start.amp;
"1540
[e = _Upcurrent -> . . . _parau 0 2 0 `f ]
"1541
}
[; ;TIG_new1.c: 1541: }
[e $U 1505  ]
"1542
[e :U 1504 ]
[; ;TIG_new1.c: 1542: else
[; ;TIG_new1.c: 1543: {
"1543
{
[; ;TIG_new1.c: 1544: UP_Step=0;
"1544
[e = _UP_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 1545: Upcurrent=parau.paras.weld.I1;
"1545
[e = _Upcurrent -> . . . _parau 0 4 0 `f ]
[; ;TIG_new1.c: 1546: Upslope_cntr=0;
"1546
[e = _Upslope_cntr -> -> 0 `i `ui ]
"1547
}
[e :U 1505 ]
[; ;TIG_new1.c: 1547: }
[; ;TIG_new1.c: 1552: msec10_cntr=0;
"1552
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1553: upslopef=1;
"1553
[e = _upslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1554: oper=upslope;
"1554
[e = _oper -> . `E8079 2 `E8079 ]
[; ;TIG_new1.c: 1555: cyclemodef=1;
"1555
[e = _cyclemodef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1556: cseg_data[3] ='U'- 0x30;
"1556
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1557: cseg_data[4] ='P'- 0x30;
"1557
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1558: cseg_data[5] ='S'- 0x30;
"1558
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1559: cseg_data[6] ='P'- 0x30;
"1559
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1560: Disp_mesgf=1;
"1560
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1561: Disp_mesg_cntr=0;
"1561
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1562: dp_on_flag=0;
"1562
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1563: dp_on_flag1=0;
"1563
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1564
}
[e :U 1503 ]
"1565
}
[e :U 1502 ]
"1566
}
[e :U 1501 ]
[; ;TIG_new1.c: 1564: }
[; ;TIG_new1.c: 1565: }
[; ;TIG_new1.c: 1566: }
[; ;TIG_new1.c: 1568: if(Time_100ms >= 20 && ARC_ON_FLAG==0)
"1568
[e $ ! && >= -> _Time_100ms `i -> 20 `i == -> _ARC_ON_FLAG `i -> 0 `i 1506  ]
[; ;TIG_new1.c: 1569: {
"1569
{
[; ;TIG_new1.c: 1570: PORTAbits.RA2=0;
"1570
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1571: Time_100ms=0;
"1571
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1572: msec1=0;
"1572
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1573: Error_no=4;
"1573
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 1574: oper=exit1;
"1574
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 1575: curerrf=1;
"1575
[e = _curerrf -> -> 1 `i `uc ]
"1576
}
[e :U 1506 ]
[; ;TIG_new1.c: 1576: }
[; ;TIG_new1.c: 1578: if(ARC_DETEC_FLAG==0 && ARC_ON_FLAG==1)
"1578
[e $ ! && == -> _ARC_DETEC_FLAG `i -> 0 `i == -> _ARC_ON_FLAG `i -> 1 `i 1507  ]
[; ;TIG_new1.c: 1579: {
"1579
{
[; ;TIG_new1.c: 1580: PORTAbits.RA2=0;
"1580
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1581: Time_100ms=0;
"1581
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1582: msec1=0;
"1582
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1583: Error_no=4;
"1583
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 1584: oper=end1;
"1584
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1585: curerrf=1;
"1585
[e = _curerrf -> -> 1 `i `uc ]
"1586
}
[e :U 1507 ]
[; ;TIG_new1.c: 1586: }
[; ;TIG_new1.c: 1589: break;
"1589
[e $U 1494  ]
"1590
}
[; ;TIG_new1.c: 1590: }
[; ;TIG_new1.c: 1591: case upslope:
"1591
[e :U 1508 ]
[; ;TIG_new1.c: 1592: {
"1592
{
[; ;TIG_new1.c: 1593: if(upslopef==1)
"1593
[e $ ! == -> _upslopef `i -> 1 `i 1509  ]
[; ;TIG_new1.c: 1594: {
"1594
{
[; ;TIG_new1.c: 1595: led_group2.all=0x00;
"1595
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1596: led_group3.all=0x00;
"1596
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1597: led_group2.bitsize.UPSLOPE=1;
"1597
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1598: Update_PWM(pwmresult);
"1598
[e ( _Update_PWM (1 _pwmresult ]
[; ;TIG_new1.c: 1599: oper=upslope;
"1599
[e = _oper -> . `E8079 2 `E8079 ]
"1600
}
[; ;TIG_new1.c: 1600: }
[e $U 1510  ]
"1601
[e :U 1509 ]
[; ;TIG_new1.c: 1601: else
[; ;TIG_new1.c: 1602: {
"1602
{
[; ;TIG_new1.c: 1603: led_group2.all=0x00;
"1603
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1604: led_group3.all=0x00;
"1604
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1605: led_group2.bitsize.I1_MAIN=1;
"1605
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1606: Update_PWM(parau.paras.weld.I1);
"1606
[e ( _Update_PWM (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 1607: oper=weld;
"1607
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 1608: dispcurrentf=1;
"1608
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1609: dispvtgf=1;
"1609
[e = _dispvtgf -> -> 1 `i `uc ]
"1610
}
[e :U 1510 ]
[; ;TIG_new1.c: 1610: }
[; ;TIG_new1.c: 1612: if(ARC_DETEC_FLAG==0)
"1612
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1511  ]
[; ;TIG_new1.c: 1613: {
"1613
{
[; ;TIG_new1.c: 1614: oper= end1;
"1614
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1615: Error_no=4;
"1615
[e = _Error_no -> -> 4 `i `uc ]
"1616
}
[e :U 1511 ]
[; ;TIG_new1.c: 1616: }
[; ;TIG_new1.c: 1618: break;
"1618
[e $U 1494  ]
"1619
}
[; ;TIG_new1.c: 1619: }
[; ;TIG_new1.c: 1620: case weld:
"1620
[e :U 1512 ]
[; ;TIG_new1.c: 1621: {
"1621
{
[; ;TIG_new1.c: 1622: if((TORCH==1)&&(torchpresd==0))
"1622
[e $ ! && == -> _TORCH `i -> 1 `i == -> _torchpresd `i -> 0 `i 1513  ]
[; ;TIG_new1.c: 1623: {
"1623
{
[; ;TIG_new1.c: 1624: torchpresd=1;
"1624
[e = _torchpresd -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1625: Time_100ms=0;
"1625
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1626: msec1=0;
"1626
[e = _msec1 -> -> 0 `i `ui ]
"1628
}
[e :U 1513 ]
[; ;TIG_new1.c: 1628: }
[; ;TIG_new1.c: 1629: if(torchpresd==1)
"1629
[e $ ! == -> _torchpresd `i -> 1 `i 1514  ]
[; ;TIG_new1.c: 1630: {
"1630
{
[; ;TIG_new1.c: 1631: if(Time_100ms<=20)
"1631
[e $ ! <= -> _Time_100ms `i -> 20 `i 1515  ]
[; ;TIG_new1.c: 1632: {
"1632
{
[; ;TIG_new1.c: 1633: if(TORCH==0)
"1633
[e $ ! == -> _TORCH `i -> 0 `i 1516  ]
[; ;TIG_new1.c: 1634: {
"1634
{
[; ;TIG_new1.c: 1635: cyclecurf= !cyclecurf;
"1635
[e = _cyclecurf -> -> ! != -> _cyclecurf `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;TIG_new1.c: 1636: torchpresd=0;
"1636
[e = _torchpresd -> -> 0 `i `uc ]
"1637
}
[e :U 1516 ]
"1638
}
[; ;TIG_new1.c: 1637: }
[; ;TIG_new1.c: 1638: }
[e $U 1517  ]
"1639
[e :U 1515 ]
[; ;TIG_new1.c: 1639: else
[; ;TIG_new1.c: 1640: {
"1640
{
[; ;TIG_new1.c: 1641: torchpresd=0;
"1641
[e = _torchpresd -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1642: Time_100ms=0;
"1642
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1643: msec1=0;
"1643
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1644: cyclecurf=0;
"1644
[e = _cyclecurf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1645: led_group2.all=0x00;
"1645
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1646: led_group3.all=0x00;
"1646
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1647: led_group3.bitsize.DOWNLSLOPE=1;
"1647
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1652: pwmresult=cyle_mode_current;
"1652
[e = _pwmresult _cyle_mode_current ]
[; ;TIG_new1.c: 1653: if(cyle_mode_current>=parau.paras.end.amp)
"1653
[e $ ! >= _cyle_mode_current . . . _parau 0 6 0 1518  ]
[; ;TIG_new1.c: 1654: {
"1654
{
[; ;TIG_new1.c: 1655: Down_Step=(float)((cyle_mode_current - parau.paras.end.amp)/(parau.paras.dnslope.time*10.0));
"1655
[e = _Down_Step -> / -> - _cyle_mode_current . . . _parau 0 6 0 `d * -> . . . _parau 0 5 0 `d .10.0 `f ]
[; ;TIG_new1.c: 1656: Downslope_cntr=parau.paras.dnslope.time*10;
"1656
[e = _Downslope_cntr * . . . _parau 0 5 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 1657: Downcurrent=cyle_mode_current;
"1657
[e = _Downcurrent -> _cyle_mode_current `f ]
"1658
}
[; ;TIG_new1.c: 1658: }
[e $U 1519  ]
"1659
[e :U 1518 ]
[; ;TIG_new1.c: 1659: else
[; ;TIG_new1.c: 1660: {
"1660
{
[; ;TIG_new1.c: 1661: Down_Step=0;
"1661
[e = _Down_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 1662: Downslope_cntr=0;
"1662
[e = _Downslope_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1663: Downcurrent=parau.paras.end.amp;
"1663
[e = _Downcurrent -> . . . _parau 0 6 0 `f ]
"1664
}
[e :U 1519 ]
[; ;TIG_new1.c: 1664: }
[; ;TIG_new1.c: 1669: oper=downslope;
"1669
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 1670: msec10_cntr=0;
"1670
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1671: cyclemodef=0;
"1671
[e = _cyclemodef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1672: downslopef=1;
"1672
[e = _downslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1673: dispcurrentf=0;
"1673
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1674: dispvtgf=0;
"1674
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1675: cseg_data[3] ='D'- 0x30;
"1675
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1676: cseg_data[4] ='W'- 0x30;
"1676
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1677: cseg_data[5] ='S'- 0x30;
"1677
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1678: cseg_data[6] ='P'- 0x30;
"1678
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1679: Disp_mesgf=1;
"1679
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1680: Disp_mesg_cntr=0;
"1680
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1681: dp_on_flag=0;
"1681
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1682: dp_on_flag1=0;
"1682
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1683
}
[e :U 1517 ]
"1684
}
[e :U 1514 ]
[; ;TIG_new1.c: 1683: }
[; ;TIG_new1.c: 1684: }
[; ;TIG_new1.c: 1685: if(cyclemodef==1)
"1685
[e $ ! == -> _cyclemodef `i -> 1 `i 1520  ]
[; ;TIG_new1.c: 1686: {
"1686
{
[; ;TIG_new1.c: 1687: if(cyclecurf==0)
"1687
[e $ ! == -> _cyclecurf `i -> 0 `i 1521  ]
[; ;TIG_new1.c: 1688: {
"1688
{
[; ;TIG_new1.c: 1689: led_group2.all=0x00;
"1689
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1690: led_group3.all=0x00;
"1690
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1691: led_group2.bitsize.I1_MAIN=1;
"1691
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1692: cyle_mode_current=parau.paras.weld.I1;
"1692
[e = _cyle_mode_current . . . _parau 0 4 0 ]
"1693
}
[; ;TIG_new1.c: 1693: }
[e $U 1522  ]
"1694
[e :U 1521 ]
[; ;TIG_new1.c: 1694: else
[; ;TIG_new1.c: 1695: {
"1695
{
[; ;TIG_new1.c: 1696: led_group2.all=0x00;
"1696
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1697: led_group3.all=0x00;
"1697
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1698: led_group2.bitsize.I2_CYCLE=1;
"1698
[e = . . _led_group2 1 4 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1699: cyle_mode_current=parau.paras.weld.I2;
"1699
[e = _cyle_mode_current . . . _parau 0 4 1 ]
"1700
}
[e :U 1522 ]
[; ;TIG_new1.c: 1700: }
[; ;TIG_new1.c: 1701: Update_PWM(cyle_mode_current);
"1701
[e ( _Update_PWM (1 _cyle_mode_current ]
"1702
}
[e :U 1520 ]
[; ;TIG_new1.c: 1702: }
[; ;TIG_new1.c: 1704: if(ARC_DETEC_FLAG==0)
"1704
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1523  ]
[; ;TIG_new1.c: 1705: {
"1705
{
[; ;TIG_new1.c: 1706: oper= end1;
"1706
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1707: Error_no=4;
"1707
[e = _Error_no -> -> 4 `i `uc ]
"1708
}
[e :U 1523 ]
[; ;TIG_new1.c: 1708: }
[; ;TIG_new1.c: 1710: break;
"1710
[e $U 1494  ]
"1711
}
[; ;TIG_new1.c: 1711: }
[; ;TIG_new1.c: 1712: case downslope:
"1712
[e :U 1524 ]
[; ;TIG_new1.c: 1713: {
"1713
{
[; ;TIG_new1.c: 1714: if(downslopef==1)
"1714
[e $ ! == -> _downslopef `i -> 1 `i 1525  ]
[; ;TIG_new1.c: 1715: {
"1715
{
[; ;TIG_new1.c: 1716: led_group2.all=0x00;
"1716
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1717: led_group3.all=0x00;
"1717
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1718: led_group3.bitsize.DOWNLSLOPE=1;
"1718
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1719: Update_PWM(pwmresult);
"1719
[e ( _Update_PWM (1 _pwmresult ]
[; ;TIG_new1.c: 1720: oper=downslope;
"1720
[e = _oper -> . `E8079 4 `E8079 ]
"1721
}
[; ;TIG_new1.c: 1721: }
[e $U 1526  ]
"1722
[e :U 1525 ]
[; ;TIG_new1.c: 1722: else
[; ;TIG_new1.c: 1723: {
"1723
{
[; ;TIG_new1.c: 1724: led_group2.all=0x00;
"1724
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1725: led_group3.all=0x00;
"1725
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1726: led_group3.bitsize.END_CUR=1;
"1726
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1727: Time_100ms=0;
"1727
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1728: msec1=0;
"1728
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1729: Update_PWM(parau.paras.end.amp);
"1729
[e ( _Update_PWM (1 . . . _parau 0 6 0 ]
[; ;TIG_new1.c: 1730: oper=end1;
"1730
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1731: cseg_data[3] ='E'- 0x30;
"1731
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1732: cseg_data[4] ='N'- 0x30;
"1732
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1733: cseg_data[5] ='D'- 0x30;
"1733
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1734: cseg_data[6] ='A'- 0x30;
"1734
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1735: Disp_mesgf=1;
"1735
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1736: dispcurrentf=0;
"1736
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1737: dispvtgf=0;
"1737
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1738: Disp_mesg_cntr=0;
"1738
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1739: dp_on_flag=0;
"1739
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1740: dp_on_flag1=0;
"1740
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1741
}
[e :U 1526 ]
[; ;TIG_new1.c: 1741: }
[; ;TIG_new1.c: 1744: if(ARC_DETEC_FLAG==0)
"1744
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1527  ]
[; ;TIG_new1.c: 1745: {
"1745
{
[; ;TIG_new1.c: 1746: oper= end1;
"1746
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1747: Error_no=4;
"1747
[e = _Error_no -> -> 4 `i `uc ]
"1748
}
[e :U 1527 ]
[; ;TIG_new1.c: 1748: }
[; ;TIG_new1.c: 1750: break;
"1750
[e $U 1494  ]
"1752
}
[; ;TIG_new1.c: 1752: }
[; ;TIG_new1.c: 1753: case end1:
"1753
[e :U 1528 ]
[; ;TIG_new1.c: 1754: {
"1754
{
[; ;TIG_new1.c: 1756: if(ARC_DETEC_FLAG==0)
"1756
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1529  ]
[; ;TIG_new1.c: 1757: {
"1757
{
[; ;TIG_new1.c: 1758: oper= end1;
"1758
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 1759: Error_no=4;
"1759
[e = _Error_no -> -> 4 `i `uc ]
"1760
}
[e :U 1529 ]
[; ;TIG_new1.c: 1760: }
[; ;TIG_new1.c: 1762: if(TORCH==0 || Error_no!=0)
"1762
[e $ ! || == -> _TORCH `i -> 0 `i != -> _Error_no `i -> 0 `i 1530  ]
[; ;TIG_new1.c: 1763: {
"1763
{
[; ;TIG_new1.c: 1764: if(TORCH==0)
"1764
[e $ ! == -> _TORCH `i -> 0 `i 1531  ]
[; ;TIG_new1.c: 1765: torchreleased=1;
"1765
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1531 ]
[; ;TIG_new1.c: 1767: led_group2.all=0x00;
"1767
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1768: led_group3.all=0x00;
"1768
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1769: led_group3.bitsize.POSTFLOW=1;
"1769
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1770: Time_100ms=0;
"1770
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1771: msec1=0;
"1771
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1772: CCPR1L=0;
"1772
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1773: CCP1CONbits.DC1B=0;
"1773
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1774: LATCbits.LATC1=1;
"1774
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1775: PORTAbits.RA2=0;
"1775
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1777: oper=postflow;
"1777
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 1778: cseg_data[3] ='P'- 0x30;
"1778
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1779: cseg_data[4] ='S'- 0x30;
"1779
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1780: cseg_data[5] ='T'- 0x30;
"1780
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1781: cseg_data[6] ='F'- 0x30;
"1781
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1782: Disp_mesgf=1;
"1782
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1783: dispcurrentf=0;
"1783
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1784: dispvtgf=0;
"1784
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1785: Disp_mesg_cntr=0;
"1785
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1786: dp_on_flag=0;
"1786
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1787: dp_on_flag1=0;
"1787
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1788
}
[e :U 1530 ]
[; ;TIG_new1.c: 1788: }
[; ;TIG_new1.c: 1793: break;
"1793
[e $U 1494  ]
"1794
}
[; ;TIG_new1.c: 1794: }
[; ;TIG_new1.c: 1795: case postflow:
"1795
[e :U 1532 ]
[; ;TIG_new1.c: 1796: {
"1796
{
[; ;TIG_new1.c: 1797: if(TORCH==0)
"1797
[e $ ! == -> _TORCH `i -> 0 `i 1533  ]
[; ;TIG_new1.c: 1798: torchreleased=1;
"1798
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1533 ]
[; ;TIG_new1.c: 1802: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased ==1) )
"1802
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1534  ]
[; ;TIG_new1.c: 1803: {
"1803
{
[; ;TIG_new1.c: 1804: Time_100ms=0;
"1804
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1805: msec1=0;
"1805
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1806: oper=exit1;
"1806
[e = _oper -> . `E8079 7 `E8079 ]
"1807
}
[; ;TIG_new1.c: 1807: }
[e $U 1535  ]
"1808
[e :U 1534 ]
[; ;TIG_new1.c: 1808: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1536  ]
[; ;TIG_new1.c: 1809: {
"1809
{
[; ;TIG_new1.c: 1810: Time_100ms = parau.paras.postflow.time;
"1810
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 1811: CCPR1L=0;
"1811
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1812: CCP1CONbits.DC1B=0;
"1812
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1813: PORTAbits.RA3=0;
"1813
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1814: PORTAbits.RA2=0;
"1814
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1816: if(Error_no!=0)
"1816
[e $ ! != -> _Error_no `i -> 0 `i 1537  ]
[; ;TIG_new1.c: 1817: display_error();
"1817
[e ( _display_error ..  ]
[e :U 1537 ]
"1818
}
[e :U 1536 ]
"1820
[e :U 1535 ]
[; ;TIG_new1.c: 1818: }
[; ;TIG_new1.c: 1820: break;
[e $U 1494  ]
"1821
}
[; ;TIG_new1.c: 1821: }
[; ;TIG_new1.c: 1822: case exit1:
"1822
[e :U 1538 ]
[; ;TIG_new1.c: 1823: {
"1823
{
[; ;TIG_new1.c: 1824: cseg_data[3] =0;
"1824
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1825: cseg_data[4] =0;
"1825
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1826: cseg_data[5] =0;
"1826
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1827: cseg_data[6] =0;
"1827
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1853: if(curerrf!=0)
"1853
[e $ ! != -> _curerrf `i -> 0 `i 1539  ]
[; ;TIG_new1.c: 1854: display_error();
"1854
[e ( _display_error ..  ]
[e :U 1539 ]
[; ;TIG_new1.c: 1856: exitprocess();
"1856
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 1865: if(TORCH==1 && curerrf==0)
"1865
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1540  ]
[; ;TIG_new1.c: 1866: {
"1866
{
[; ;TIG_new1.c: 1867: oper=pre;
"1867
[e = _oper -> . `E8079 0 `E8079 ]
"1869
}
[e :U 1540 ]
[; ;TIG_new1.c: 1869: }
[; ;TIG_new1.c: 1870: if(TORCH==1 && curerrf!=0)
"1870
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1541  ]
[; ;TIG_new1.c: 1871: {
"1871
{
[; ;TIG_new1.c: 1872: oper=exit1;
"1872
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 1873: display_error();
"1873
[e ( _display_error ..  ]
[; ;TIG_new1.c: 1874: break;
"1874
[e $U 1494  ]
"1875
}
[e :U 1541 ]
[; ;TIG_new1.c: 1875: }
[; ;TIG_new1.c: 1877: Error_no=0;
"1877
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1878: curerrf=0;
"1878
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1879: exitwriteprocess();
"1879
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 1880: updatedisptig=1;
"1880
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1881: break;
"1881
[e $U 1494  ]
"1882
}
"1884
}
[; ;TIG_new1.c: 1882: }
[; ;TIG_new1.c: 1884: }
[e $U 1494  ]
"1432
[e :U 1495 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1496
 , $ -> . `E8079 1 `E8079 1500
 , $ -> . `E8079 2 `E8079 1508
 , $ -> . `E8079 3 `E8079 1512
 , $ -> . `E8079 4 `E8079 1524
 , $ -> . `E8079 5 `E8079 1528
 , $ -> . `E8079 6 `E8079 1532
 , $ -> . `E8079 7 `E8079 1538
 1494 ]
"1884
[e :U 1494 ]
"1885
}
[; ;TIG_new1.c: 1885: }
[e $U 1542  ]
"1887
[e :U 1493 ]
[; ;TIG_new1.c: 1887: else if(led_group1.bitsize.CYCLE==1 && led_group4.bitsize.PULSE==1 )
[e $ ! && == -> . . _led_group1 1 7 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i 1543  ]
[; ;TIG_new1.c: 1888: {
"1888
{
[; ;TIG_new1.c: 1889: switch(oper)
"1889
[e $U 1545  ]
[; ;TIG_new1.c: 1890: {
"1890
{
[; ;TIG_new1.c: 1891: case pre:
"1891
[e :U 1546 ]
[; ;TIG_new1.c: 1892: {
"1892
{
[; ;TIG_new1.c: 1893: if(Cyclestart==0)
"1893
[e $ ! == -> _Cyclestart `i -> 0 `i 1547  ]
[; ;TIG_new1.c: 1894: {
"1894
{
[; ;TIG_new1.c: 1895: if(parau.paras.weld.base >= parau.paras.weld.I1 && led_group4.bitsize.PULSE==1)
"1895
[e $ ! && >= . . . _parau 0 4 2 . . . _parau 0 4 0 == -> . . _led_group4 1 3 `i -> 1 `i 1548  ]
[; ;TIG_new1.c: 1896: {
"1896
{
[; ;TIG_new1.c: 1897: parau.paras.weld.base = parau.paras.weld.I1;
"1897
[e = . . . _parau 0 4 2 . . . _parau 0 4 0 ]
"1898
}
[e :U 1548 ]
[; ;TIG_new1.c: 1898: }
[; ;TIG_new1.c: 1916: preflow();
"1916
[e ( _preflow ..  ]
"1917
}
[e :U 1547 ]
[; ;TIG_new1.c: 1917: }
[; ;TIG_new1.c: 1918: if(Time_100ms >=parau.paras.preflow.time && OCVONf==0)
"1918
[e $ ! && >= -> _Time_100ms `ui . . . _parau 0 1 0 == -> _OCVONf `i -> 0 `i 1549  ]
[; ;TIG_new1.c: 1919: {
"1919
{
[; ;TIG_new1.c: 1920: Update_PWM(parau.paras.start.amp);
"1920
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1921: OCVONf=1;
"1921
[e = _OCVONf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1922: Time_100ms=0;
"1922
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1923: msec1=0;
"1923
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1924: led_group2.all=0x00;
"1924
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1925: led_group3.all=0x00;
"1925
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1926: led_group2.bitsize.START_CUR=1;
"1926
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1927: oper=pre;
"1927
[e = _oper -> . `E8079 0 `E8079 ]
[; ;TIG_new1.c: 1928: if(led_group4.bitsize.TIGHF==1)
"1928
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1550  ]
[; ;TIG_new1.c: 1929: PORTAbits.RA2=1;
"1929
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1550 ]
"1930
}
[e :U 1549 ]
[; ;TIG_new1.c: 1930: }
[; ;TIG_new1.c: 1931: if((Time_100ms >=5) && OCVONf==1)
"1931
[e $ ! && >= -> _Time_100ms `i -> 5 `i == -> _OCVONf `i -> 1 `i 1551  ]
[; ;TIG_new1.c: 1932: {
"1932
{
[; ;TIG_new1.c: 1933: Time_100ms=0;
"1933
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1934: msec1=0;
"1934
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1935: Time_ms=0;
"1935
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1936: if(led_group4.bitsize.TIGHF==1)
"1936
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1552  ]
[; ;TIG_new1.c: 1937: PORTAbits.RA2=1;
"1937
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e :U 1552 ]
[; ;TIG_new1.c: 1938: oper=start1;
"1938
[e = _oper -> . `E8079 1 `E8079 ]
[; ;TIG_new1.c: 1939: cseg_data[3] ='S'- 0x30;
"1939
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1940: cseg_data[4] ='T'- 0x30;
"1940
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1941: cseg_data[5] ='R'- 0x30;
"1941
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1942: cseg_data[6] ='T'- 0x30;
"1942
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1943: Disp_mesgf=1;
"1943
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1944: Disp_mesg_cntr=0;
"1944
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1945: dp_on_flag=0;
"1945
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1946: dp_on_flag1=0;
"1946
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1947
}
[e :U 1551 ]
[; ;TIG_new1.c: 1947: }
[; ;TIG_new1.c: 1948: break;
"1948
[e $U 1544  ]
"1949
}
[; ;TIG_new1.c: 1949: }
[; ;TIG_new1.c: 1950: case start1:
"1950
[e :U 1553 ]
[; ;TIG_new1.c: 1951: {
"1951
{
[; ;TIG_new1.c: 1952: if(Actual_Current > 2)
"1952
[e $ ! > _Actual_Current -> -> 2 `i `ui 1554  ]
[; ;TIG_new1.c: 1953: {
"1953
{
[; ;TIG_new1.c: 1954: if(Time_ms>=2 && Actual_Current > 2)
"1954
[e $ ! && >= -> _Time_ms `i -> 2 `i > _Actual_Current -> -> 2 `i `ui 1555  ]
[; ;TIG_new1.c: 1955: {
"1955
{
[; ;TIG_new1.c: 1956: PORTAbits.RA2=0;
"1956
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1957: Update_PWM(parau.paras.start.amp);
"1957
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1958: Time_100ms=0;
"1958
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1959: msec1=0;
"1959
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1960: oper=start1;
"1960
[e = _oper -> . `E8079 1 `E8079 ]
[; ;TIG_new1.c: 1961: ARC_ON_FLAG=1;
"1961
[e = _ARC_ON_FLAG -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1963: pwmresult=parau.paras.start.amp;
"1963
[e = _pwmresult . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1964: if(TORCH==0)
"1964
[e $ ! == -> _TORCH `i -> 0 `i 1556  ]
[; ;TIG_new1.c: 1965: {
"1965
{
[; ;TIG_new1.c: 1966: PORTAbits.RA2=0;
"1966
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1967: Time_100ms=0;
"1967
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1968: msec1=0;
"1968
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1969: Time_ms=0;
"1969
[e = _Time_ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1970: led_group2.all=0x00;
"1970
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1971: led_group3.all=0x00;
"1971
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 1972: led_group2.bitsize.UPSLOPE=1;
"1972
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1973: Update_PWM(parau.paras.start.amp);
"1973
[e ( _Update_PWM (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 1980: if(parau.paras.weld.I1>=parau.paras.start.amp && parau.paras.upslope.time>0)
"1980
[e $ ! && >= . . . _parau 0 4 0 . . . _parau 0 2 0 > . . . _parau 0 3 0 -> -> 0 `i `ui 1557  ]
[; ;TIG_new1.c: 1981: {
"1981
{
[; ;TIG_new1.c: 1982: UP_Step=(float)((parau.paras.weld.I1 - parau.paras.start.amp)/(parau.paras.upslope.time*10.0));
"1982
[e = _UP_Step -> / -> - . . . _parau 0 4 0 . . . _parau 0 2 0 `d * -> . . . _parau 0 3 0 `d .10.0 `f ]
[; ;TIG_new1.c: 1983: Upslope_cntr=parau.paras.upslope.time*10;
"1983
[e = _Upslope_cntr * . . . _parau 0 3 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 1984: Upcurrent=parau.paras.start.amp;
"1984
[e = _Upcurrent -> . . . _parau 0 2 0 `f ]
"1985
}
[; ;TIG_new1.c: 1985: }
[e $U 1558  ]
"1986
[e :U 1557 ]
[; ;TIG_new1.c: 1986: else
[; ;TIG_new1.c: 1987: {
"1987
{
[; ;TIG_new1.c: 1988: UP_Step=0;
"1988
[e = _UP_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 1989: Upcurrent=parau.paras.weld.I1;
"1989
[e = _Upcurrent -> . . . _parau 0 4 0 `f ]
[; ;TIG_new1.c: 1990: Upslope_cntr=0;
"1990
[e = _Upslope_cntr -> -> 0 `i `ui ]
"1991
}
[e :U 1558 ]
[; ;TIG_new1.c: 1991: }
[; ;TIG_new1.c: 1993: msec10_cntr=0;
"1993
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 1994: upslopef=1;
"1994
[e = _upslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1995: oper=upslope;
"1995
[e = _oper -> . `E8079 2 `E8079 ]
[; ;TIG_new1.c: 1996: cyclemodef=1;
"1996
[e = _cyclemodef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 1997: cseg_data[3] ='U'- 0x30;
"1997
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1998: cseg_data[4] ='P'- 0x30;
"1998
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 1999: cseg_data[5] ='S'- 0x30;
"1999
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2000: cseg_data[6] ='P'- 0x30;
"2000
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2001: Disp_mesgf=1;
"2001
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2002: Disp_mesg_cntr=0;
"2002
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2003: dp_on_flag=0;
"2003
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2004: dp_on_flag1=0;
"2004
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2005
}
[e :U 1556 ]
"2006
}
[e :U 1555 ]
"2008
}
[e :U 1554 ]
[; ;TIG_new1.c: 2005: }
[; ;TIG_new1.c: 2006: }
[; ;TIG_new1.c: 2008: }
[; ;TIG_new1.c: 2010: if(Time_100ms >= 20 && ARC_ON_FLAG==0)
"2010
[e $ ! && >= -> _Time_100ms `i -> 20 `i == -> _ARC_ON_FLAG `i -> 0 `i 1559  ]
[; ;TIG_new1.c: 2011: {
"2011
{
[; ;TIG_new1.c: 2012: PORTAbits.RA2=0;
"2012
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2013: Time_100ms=0;
"2013
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2014: msec1=0;
"2014
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2015: Error_no=4;
"2015
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 2016: oper=exit1;
"2016
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 2017: curerrf=1;
"2017
[e = _curerrf -> -> 1 `i `uc ]
"2018
}
[e :U 1559 ]
[; ;TIG_new1.c: 2018: }
[; ;TIG_new1.c: 2020: if(ARC_DETEC_FLAG==0 && ARC_ON_FLAG==1)
"2020
[e $ ! && == -> _ARC_DETEC_FLAG `i -> 0 `i == -> _ARC_ON_FLAG `i -> 1 `i 1560  ]
[; ;TIG_new1.c: 2021: {
"2021
{
[; ;TIG_new1.c: 2022: PORTAbits.RA2=0;
"2022
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2023: Time_100ms=0;
"2023
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2024: msec1=0;
"2024
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2025: Error_no=4;
"2025
[e = _Error_no -> -> 4 `i `uc ]
[; ;TIG_new1.c: 2026: oper=end1;
"2026
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2027: curerrf=1;
"2027
[e = _curerrf -> -> 1 `i `uc ]
"2028
}
[e :U 1560 ]
[; ;TIG_new1.c: 2028: }
[; ;TIG_new1.c: 2029: break;
"2029
[e $U 1544  ]
"2030
}
[; ;TIG_new1.c: 2030: }
[; ;TIG_new1.c: 2031: case upslope:
"2031
[e :U 1561 ]
[; ;TIG_new1.c: 2032: {
"2032
{
[; ;TIG_new1.c: 2033: if(upslopef==1)
"2033
[e $ ! == -> _upslopef `i -> 1 `i 1562  ]
[; ;TIG_new1.c: 2034: {
"2034
{
[; ;TIG_new1.c: 2035: led_group2.all=0x00;
"2035
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2036: led_group3.all=0x00;
"2036
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2037: led_group2.bitsize.UPSLOPE=1;
"2037
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2038: pulsef=1;
"2038
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2039: if(pwmresult>=parau.paras.weld.base)
"2039
[e $ ! >= _pwmresult . . . _parau 0 4 2 1563  ]
[; ;TIG_new1.c: 2040: {
"2040
{
[; ;TIG_new1.c: 2041: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"2041
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"2042
}
[; ;TIG_new1.c: 2042: }
[e $U 1564  ]
"2043
[e :U 1563 ]
[; ;TIG_new1.c: 2043: else
[; ;TIG_new1.c: 2044: {
"2044
{
[; ;TIG_new1.c: 2045: Update_PWM(pwmresult);
"2045
[e ( _Update_PWM (1 _pwmresult ]
"2046
}
[e :U 1564 ]
[; ;TIG_new1.c: 2046: }
[; ;TIG_new1.c: 2047: oper=upslope;
"2047
[e = _oper -> . `E8079 2 `E8079 ]
"2048
}
[; ;TIG_new1.c: 2048: }
[e $U 1565  ]
"2049
[e :U 1562 ]
[; ;TIG_new1.c: 2049: else
[; ;TIG_new1.c: 2050: {
"2050
{
[; ;TIG_new1.c: 2051: led_group2.all=0x00;
"2051
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2052: led_group3.all=0x00;
"2052
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2053: oper=weld;
"2053
[e = _oper -> . `E8079 3 `E8079 ]
[; ;TIG_new1.c: 2054: dispcurrentf=1;
"2054
[e = _dispcurrentf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2055: dispvtgf=1;
"2055
[e = _dispvtgf -> -> 1 `i `uc ]
"2056
}
[e :U 1565 ]
[; ;TIG_new1.c: 2056: }
[; ;TIG_new1.c: 2058: if(ARC_DETEC_FLAG==0)
"2058
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1566  ]
[; ;TIG_new1.c: 2059: {
"2059
{
[; ;TIG_new1.c: 2060: oper= end1;
"2060
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2061: Error_no=4;
"2061
[e = _Error_no -> -> 4 `i `uc ]
"2062
}
[e :U 1566 ]
[; ;TIG_new1.c: 2062: }
[; ;TIG_new1.c: 2064: break;
"2064
[e $U 1544  ]
"2065
}
[; ;TIG_new1.c: 2065: }
[; ;TIG_new1.c: 2066: case weld:
"2066
[e :U 1567 ]
[; ;TIG_new1.c: 2067: {
"2067
{
[; ;TIG_new1.c: 2068: if((TORCH==1)&&(torchpresd==0))
"2068
[e $ ! && == -> _TORCH `i -> 1 `i == -> _torchpresd `i -> 0 `i 1568  ]
[; ;TIG_new1.c: 2069: {
"2069
{
[; ;TIG_new1.c: 2070: torchpresd=1;
"2070
[e = _torchpresd -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2071: Time_100ms=0;
"2071
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2072: msec1=0;
"2072
[e = _msec1 -> -> 0 `i `ui ]
"2073
}
[e :U 1568 ]
[; ;TIG_new1.c: 2073: }
[; ;TIG_new1.c: 2074: if(torchpresd==1)
"2074
[e $ ! == -> _torchpresd `i -> 1 `i 1569  ]
[; ;TIG_new1.c: 2075: {
"2075
{
[; ;TIG_new1.c: 2076: if(Time_100ms<=20)
"2076
[e $ ! <= -> _Time_100ms `i -> 20 `i 1570  ]
[; ;TIG_new1.c: 2077: {
"2077
{
[; ;TIG_new1.c: 2078: if(TORCH==0)
"2078
[e $ ! == -> _TORCH `i -> 0 `i 1571  ]
[; ;TIG_new1.c: 2079: {
"2079
{
[; ;TIG_new1.c: 2080: cyclecurf= !cyclecurf;
"2080
[e = _cyclecurf -> -> ! != -> _cyclecurf `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;TIG_new1.c: 2081: torchpresd=0;
"2081
[e = _torchpresd -> -> 0 `i `uc ]
"2082
}
[e :U 1571 ]
"2083
}
[; ;TIG_new1.c: 2082: }
[; ;TIG_new1.c: 2083: }
[e $U 1572  ]
"2084
[e :U 1570 ]
[; ;TIG_new1.c: 2084: else
[; ;TIG_new1.c: 2085: {
"2085
{
[; ;TIG_new1.c: 2086: torchpresd=0;
"2086
[e = _torchpresd -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2087: Time_100ms=0;
"2087
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2088: msec1=0;
"2088
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2089: cyclecurf=0;
"2089
[e = _cyclecurf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2090: led_group2.all=0x00;
"2090
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2091: led_group3.all=0x00;
"2091
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2092: led_group3.bitsize.DOWNLSLOPE=1;
"2092
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2098: if(cyle_mode_current>=parau.paras.end.amp)
"2098
[e $ ! >= _cyle_mode_current . . . _parau 0 6 0 1573  ]
[; ;TIG_new1.c: 2099: {
"2099
{
[; ;TIG_new1.c: 2100: Down_Step=(float)((cyle_mode_current - parau.paras.end.amp)/(parau.paras.dnslope.time*10.0));
"2100
[e = _Down_Step -> / -> - _cyle_mode_current . . . _parau 0 6 0 `d * -> . . . _parau 0 5 0 `d .10.0 `f ]
[; ;TIG_new1.c: 2101: Downslope_cntr=parau.paras.dnslope.time*10;
"2101
[e = _Downslope_cntr * . . . _parau 0 5 0 -> -> 10 `i `ui ]
[; ;TIG_new1.c: 2102: Downcurrent=cyle_mode_current;
"2102
[e = _Downcurrent -> _cyle_mode_current `f ]
"2103
}
[; ;TIG_new1.c: 2103: }
[e $U 1574  ]
"2104
[e :U 1573 ]
[; ;TIG_new1.c: 2104: else
[; ;TIG_new1.c: 2105: {
"2105
{
[; ;TIG_new1.c: 2106: Down_Step=0;
"2106
[e = _Down_Step -> -> 0 `i `f ]
[; ;TIG_new1.c: 2107: Downslope_cntr=0;
"2107
[e = _Downslope_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2108: Downcurrent=parau.paras.end.amp;
"2108
[e = _Downcurrent -> . . . _parau 0 6 0 `f ]
"2109
}
[e :U 1574 ]
[; ;TIG_new1.c: 2109: }
[; ;TIG_new1.c: 2111: oper=downslope;
"2111
[e = _oper -> . `E8079 4 `E8079 ]
[; ;TIG_new1.c: 2112: msec10_cntr=0;
"2112
[e = _msec10_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2113: cyclemodef=0;
"2113
[e = _cyclemodef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2114: downslopef=1;
"2114
[e = _downslopef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2115: dispcurrentf=0;
"2115
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2116: dispvtgf=0;
"2116
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2117: cseg_data[3] ='D'- 0x30;
"2117
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2118: cseg_data[4] ='W'- 0x30;
"2118
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2119: cseg_data[5] ='S'- 0x30;
"2119
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2120: cseg_data[6] ='P'- 0x30;
"2120
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2121: Disp_mesgf=1;
"2121
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2122: Disp_mesg_cntr=0;
"2122
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2123: dp_on_flag=0;
"2123
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2124: dp_on_flag1=0;
"2124
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2125
}
[e :U 1572 ]
"2126
}
[e :U 1569 ]
[; ;TIG_new1.c: 2125: }
[; ;TIG_new1.c: 2126: }
[; ;TIG_new1.c: 2127: if(cyclemodef==1)
"2127
[e $ ! == -> _cyclemodef `i -> 1 `i 1575  ]
[; ;TIG_new1.c: 2128: {
"2128
{
[; ;TIG_new1.c: 2129: if(cyclecurf==0)
"2129
[e $ ! == -> _cyclecurf `i -> 0 `i 1576  ]
[; ;TIG_new1.c: 2130: {
"2130
{
[; ;TIG_new1.c: 2131: if(dutyon==1)
"2131
[e $ ! == -> _dutyon `i -> 1 `i 1577  ]
[; ;TIG_new1.c: 2132: {
"2132
{
[; ;TIG_new1.c: 2133: led_group2.all=0x00;
"2133
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2134: led_group3.all=0x00;
"2134
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2135: led_group2.bitsize.BASE_CUR=1;
"2135
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2136: cyle_mode_current=parau.paras.weld.base;
"2136
[e = _cyle_mode_current . . . _parau 0 4 2 ]
"2137
}
[; ;TIG_new1.c: 2137: }
[e $U 1578  ]
"2138
[e :U 1577 ]
[; ;TIG_new1.c: 2138: else
[; ;TIG_new1.c: 2139: {
"2139
{
[; ;TIG_new1.c: 2140: led_group2.all=0x00;
"2140
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2141: led_group3.all=0x00;
"2141
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2142: led_group2.bitsize.I1_MAIN=1;
"2142
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2143: cyle_mode_current=parau.paras.weld.I1;
"2143
[e = _cyle_mode_current . . . _parau 0 4 0 ]
"2144
}
[e :U 1578 ]
"2145
}
[; ;TIG_new1.c: 2144: }
[; ;TIG_new1.c: 2145: }
[e $U 1579  ]
"2146
[e :U 1576 ]
[; ;TIG_new1.c: 2146: else
[; ;TIG_new1.c: 2147: {
"2147
{
[; ;TIG_new1.c: 2148: led_group2.all=0x00;
"2148
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2149: led_group3.all=0x00;
"2149
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2150: led_group2.bitsize.I2_CYCLE=1;
"2150
[e = . . _led_group2 1 4 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2151: cyle_mode_current=parau.paras.weld.I2;
"2151
[e = _cyle_mode_current . . . _parau 0 4 1 ]
"2152
}
[e :U 1579 ]
[; ;TIG_new1.c: 2152: }
[; ;TIG_new1.c: 2153: Update_PWM(cyle_mode_current);
"2153
[e ( _Update_PWM (1 _cyle_mode_current ]
"2154
}
[e :U 1575 ]
[; ;TIG_new1.c: 2154: }
[; ;TIG_new1.c: 2156: if(ARC_DETEC_FLAG==0)
"2156
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1580  ]
[; ;TIG_new1.c: 2157: {
"2157
{
[; ;TIG_new1.c: 2158: oper= end1;
"2158
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2159: Error_no=4;
"2159
[e = _Error_no -> -> 4 `i `uc ]
"2160
}
[e :U 1580 ]
[; ;TIG_new1.c: 2160: }
[; ;TIG_new1.c: 2161: break;
"2161
[e $U 1544  ]
"2162
}
[; ;TIG_new1.c: 2162: }
[; ;TIG_new1.c: 2164: case downslope:
"2164
[e :U 1581 ]
[; ;TIG_new1.c: 2165: {
"2165
{
[; ;TIG_new1.c: 2166: if(downslopef==1)
"2166
[e $ ! == -> _downslopef `i -> 1 `i 1582  ]
[; ;TIG_new1.c: 2167: {
"2167
{
[; ;TIG_new1.c: 2168: led_group2.all=0x00;
"2168
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2169: led_group3.all=0x00;
"2169
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2170: led_group3.bitsize.DOWNLSLOPE=1;
"2170
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2171: pulsef=1;
"2171
[e = _pulsef -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2172: if(pwmresult>=parau.paras.weld.base)
"2172
[e $ ! >= _pwmresult . . . _parau 0 4 2 1583  ]
[; ;TIG_new1.c: 2173: {
"2173
{
[; ;TIG_new1.c: 2174: (dutyon==1)?(Update_PWM(parau.paras.weld.base)):(Update_PWM(pwmresult));
"2174
[e ? == -> _dutyon `i -> 1 `i : ( _Update_PWM (1 . . . _parau 0 4 2 ( _Update_PWM (1 _pwmresult ]
"2175
}
[; ;TIG_new1.c: 2175: }
[e $U 1584  ]
"2176
[e :U 1583 ]
[; ;TIG_new1.c: 2176: else
[; ;TIG_new1.c: 2177: {
"2177
{
[; ;TIG_new1.c: 2178: Update_PWM(pwmresult);
"2178
[e ( _Update_PWM (1 _pwmresult ]
"2179
}
[e :U 1584 ]
[; ;TIG_new1.c: 2179: }
[; ;TIG_new1.c: 2180: oper=downslope;
"2180
[e = _oper -> . `E8079 4 `E8079 ]
"2181
}
[; ;TIG_new1.c: 2181: }
[e $U 1585  ]
"2182
[e :U 1582 ]
[; ;TIG_new1.c: 2182: else
[; ;TIG_new1.c: 2183: {
"2183
{
[; ;TIG_new1.c: 2184: led_group2.all=0x00;
"2184
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2185: led_group3.all=0x00;
"2185
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2186: led_group3.bitsize.END_CUR=1;
"2186
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2187: Time_100ms=0;
"2187
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2188: msec1=0;
"2188
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2189: Update_PWM(parau.paras.end.amp);
"2189
[e ( _Update_PWM (1 . . . _parau 0 6 0 ]
[; ;TIG_new1.c: 2190: oper=end1;
"2190
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2191: cseg_data[3] ='E'- 0x30;
"2191
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2192: cseg_data[4] ='N'- 0x30;
"2192
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2193: cseg_data[5] ='D'- 0x30;
"2193
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2194: cseg_data[6] ='A'- 0x30;
"2194
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2195: Disp_mesgf=1;
"2195
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2196: Disp_mesg_cntr=0;
"2196
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2197: dp_on_flag=0;
"2197
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2198: dp_on_flag1=0;
"2198
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2199
}
[e :U 1585 ]
[; ;TIG_new1.c: 2199: }
[; ;TIG_new1.c: 2201: if(ARC_DETEC_FLAG==0)
"2201
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1586  ]
[; ;TIG_new1.c: 2202: {
"2202
{
[; ;TIG_new1.c: 2203: oper= end1;
"2203
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2204: Error_no=4;
"2204
[e = _Error_no -> -> 4 `i `uc ]
"2205
}
[e :U 1586 ]
[; ;TIG_new1.c: 2205: }
[; ;TIG_new1.c: 2209: break;
"2209
[e $U 1544  ]
"2210
}
[; ;TIG_new1.c: 2210: }
[; ;TIG_new1.c: 2211: case end1:
"2211
[e :U 1587 ]
[; ;TIG_new1.c: 2212: {
"2212
{
[; ;TIG_new1.c: 2214: if(ARC_DETEC_FLAG==0)
"2214
[e $ ! == -> _ARC_DETEC_FLAG `i -> 0 `i 1588  ]
[; ;TIG_new1.c: 2215: {
"2215
{
[; ;TIG_new1.c: 2216: oper= end1;
"2216
[e = _oper -> . `E8079 5 `E8079 ]
[; ;TIG_new1.c: 2217: Error_no=4;
"2217
[e = _Error_no -> -> 4 `i `uc ]
"2218
}
[e :U 1588 ]
[; ;TIG_new1.c: 2218: }
[; ;TIG_new1.c: 2220: if(TORCH==0 || Error_no!=0)
"2220
[e $ ! || == -> _TORCH `i -> 0 `i != -> _Error_no `i -> 0 `i 1589  ]
[; ;TIG_new1.c: 2221: {
"2221
{
[; ;TIG_new1.c: 2222: led_group2.all=0x00;
"2222
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2223: led_group3.all=0x00;
"2223
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2224: led_group3.bitsize.POSTFLOW=1;
"2224
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2225: Time_100ms=0;
"2225
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2226: msec1=0;
"2226
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2228: CCPR1L=0;
"2228
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2229: CCP1CONbits.DC1B=0;
"2229
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2230: LATCbits.LATC1=1;
"2230
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2231: PORTAbits.RA2=0;
"2231
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2233: oper=postflow;
"2233
[e = _oper -> . `E8079 6 `E8079 ]
[; ;TIG_new1.c: 2234: cseg_data[3] ='P'- 0x30;
"2234
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2235: cseg_data[4] ='S'- 0x30;
"2235
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2236: cseg_data[5] ='T'- 0x30;
"2236
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2237: cseg_data[6] ='F'- 0x30;
"2237
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2238: Disp_mesgf=1;
"2238
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2239: dispcurrentf=0;
"2239
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2240: dispvtgf=0;
"2240
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2241: Disp_mesg_cntr=0;
"2241
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2242: dp_on_flag=0;
"2242
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2243: dp_on_flag1=0;
"2243
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2244
}
[e :U 1589 ]
[; ;TIG_new1.c: 2244: }
[; ;TIG_new1.c: 2245: break;
"2245
[e $U 1544  ]
"2246
}
[; ;TIG_new1.c: 2246: }
[; ;TIG_new1.c: 2247: case postflow:
"2247
[e :U 1590 ]
[; ;TIG_new1.c: 2248: {
"2248
{
[; ;TIG_new1.c: 2249: if(TORCH==0)
"2249
[e $ ! == -> _TORCH `i -> 0 `i 1591  ]
[; ;TIG_new1.c: 2250: torchreleased=1;
"2250
[e = _torchreleased -> -> 1 `i `uc ]
[e :U 1591 ]
[; ;TIG_new1.c: 2252: if( ( (Time_100ms >= parau.paras.postflow.time) || (TORCH==1) )&& (torchreleased ==1) )
"2252
[e $ ! && || >= -> _Time_100ms `ui . . . _parau 0 7 0 == -> _TORCH `i -> 1 `i == -> _torchreleased `i -> 1 `i 1592  ]
[; ;TIG_new1.c: 2253: {
"2253
{
[; ;TIG_new1.c: 2254: Time_100ms=0;
"2254
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2255: msec1=0;
"2255
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2256: oper=exit1;
"2256
[e = _oper -> . `E8079 7 `E8079 ]
"2257
}
[; ;TIG_new1.c: 2257: }
[e $U 1593  ]
"2258
[e :U 1592 ]
[; ;TIG_new1.c: 2258: else if( (Time_100ms >= parau.paras.postflow.time) )
[e $ ! >= -> _Time_100ms `ui . . . _parau 0 7 0 1594  ]
[; ;TIG_new1.c: 2259: {
"2259
{
[; ;TIG_new1.c: 2260: Time_100ms = parau.paras.postflow.time;
"2260
[e = _Time_100ms -> . . . _parau 0 7 0 `uc ]
[; ;TIG_new1.c: 2261: CCPR1L=0;
"2261
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2262: CCP1CONbits.DC1B=0;
"2262
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2263: PORTAbits.RA3=0;
"2263
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2264: PORTAbits.RA2=0;
"2264
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2266: if(Error_no!=0)
"2266
[e $ ! != -> _Error_no `i -> 0 `i 1595  ]
[; ;TIG_new1.c: 2267: display_error();
"2267
[e ( _display_error ..  ]
[e :U 1595 ]
"2268
}
[e :U 1594 ]
"2270
[e :U 1593 ]
[; ;TIG_new1.c: 2268: }
[; ;TIG_new1.c: 2270: break;
[e $U 1544  ]
"2271
}
[; ;TIG_new1.c: 2271: }
[; ;TIG_new1.c: 2272: case exit1:
"2272
[e :U 1596 ]
[; ;TIG_new1.c: 2273: {
"2273
{
[; ;TIG_new1.c: 2299: if(curerrf!=0)
"2299
[e $ ! != -> _curerrf `i -> 0 `i 1597  ]
[; ;TIG_new1.c: 2300: display_error();
"2300
[e ( _display_error ..  ]
[e :U 1597 ]
[; ;TIG_new1.c: 2302: exitprocess();
"2302
[e ( _exitprocess ..  ]
[; ;TIG_new1.c: 2311: if(TORCH==1 && curerrf==0)
"2311
[e $ ! && == -> _TORCH `i -> 1 `i == -> _curerrf `i -> 0 `i 1598  ]
[; ;TIG_new1.c: 2312: {
"2312
{
[; ;TIG_new1.c: 2313: oper=pre;
"2313
[e = _oper -> . `E8079 0 `E8079 ]
"2315
}
[e :U 1598 ]
[; ;TIG_new1.c: 2315: }
[; ;TIG_new1.c: 2316: if(TORCH==1 && curerrf!=0)
"2316
[e $ ! && == -> _TORCH `i -> 1 `i != -> _curerrf `i -> 0 `i 1599  ]
[; ;TIG_new1.c: 2317: {
"2317
{
[; ;TIG_new1.c: 2318: oper=exit1;
"2318
[e = _oper -> . `E8079 7 `E8079 ]
[; ;TIG_new1.c: 2319: display_error();
"2319
[e ( _display_error ..  ]
[; ;TIG_new1.c: 2320: break;
"2320
[e $U 1544  ]
"2321
}
[e :U 1599 ]
[; ;TIG_new1.c: 2321: }
[; ;TIG_new1.c: 2323: Error_no=0;
"2323
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2324: curerrf=0;
"2324
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2325: exitwriteprocess();
"2325
[e ( _exitwriteprocess ..  ]
[; ;TIG_new1.c: 2326: updatedisptig=1;
"2326
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2327: break;
"2327
[e $U 1544  ]
"2328
}
"2335
}
[; ;TIG_new1.c: 2328: }
[; ;TIG_new1.c: 2335: }
[e $U 1544  ]
"1889
[e :U 1545 ]
[e [\ _oper , $ -> . `E8079 0 `E8079 1546
 , $ -> . `E8079 1 `E8079 1553
 , $ -> . `E8079 2 `E8079 1561
 , $ -> . `E8079 3 `E8079 1567
 , $ -> . `E8079 4 `E8079 1581
 , $ -> . `E8079 5 `E8079 1587
 , $ -> . `E8079 6 `E8079 1590
 , $ -> . `E8079 7 `E8079 1596
 1544 ]
"2335
[e :U 1544 ]
"2336
}
[e :U 1543 ]
"2337
[e :U 1542 ]
[e :U 1492 ]
[e :U 1446 ]
[e :U 1385 ]
[e :U 1321 ]
[; ;TIG_new1.c: 2336: }
[; ;TIG_new1.c: 2337: }
[e :UE 1290 ]
}
"2340
[v _exitprocess `(v ~T0 @X0 1 ef ]
{
[; ;TIG_new1.c: 2339: void exitprocess()
[; ;TIG_new1.c: 2340: {
[e :U _exitprocess ]
[f ]
[; ;TIG_new1.c: 2342: CCPR1L=0;
"2342
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2343: CCP1CONbits.DC1B=0;
"2343
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2344: LATCbits.LATC1=1;
"2344
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2345: PORTAbits.RA3=0;
"2345
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2346: delay();
"2346
[e ( _delay ..  ]
[; ;TIG_new1.c: 2353: PORTAbits.RA2=0;
"2353
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2354: OCVONf=0;
"2354
[e = _OCVONf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2355: pulsef=0;
"2355
[e = _pulsef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2356: Time_100ms=0;
"2356
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2357: msec1=0;
"2357
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2358: upslopef=0;
"2358
[e = _upslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2359: downslopef=0;
"2359
[e = _downslopef -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2360: tempcnt=0;
"2360
[e = _tempcnt -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2361: dispcurrentf=0;
"2361
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2362: dispvtgf=0;
"2362
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2363: Update_dispf=1;
"2363
[e = _Update_dispf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2371: }
"2371
[e :UE 1600 ]
}
"2373
[v _exitwriteprocess `(v ~T0 @X0 1 ef ]
{
[; ;TIG_new1.c: 2372: void exitwriteprocess()
[; ;TIG_new1.c: 2373: {
[e :U _exitwriteprocess ]
[f ]
[; ;TIG_new1.c: 2374: led_group2.all=0x00;
"2374
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2375: led_group3.all=0x00;
"2375
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2376: led_group2.bitsize.I1_MAIN=1;
"2376
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2377: writemem();
"2377
[e ( _writemem ..  ]
[; ;TIG_new1.c: 2378: Cyclestart=0;
"2378
[e = _Cyclestart -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2379: }
"2379
[e :UE 1601 ]
}
"2381
[v _preflow `(v ~T0 @X0 1 ef ]
{
[; ;TIG_new1.c: 2380: void preflow()
[; ;TIG_new1.c: 2381: {
[e :U _preflow ]
[f ]
[; ;TIG_new1.c: 2382: led_group2.all=0x00;
"2382
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2383: led_group3.all=0x00;
"2383
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2384: led_group2.bitsize.PREFLOW=1;
"2384
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2385: Cyclestart=1;
"2385
[e = _Cyclestart -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2386: Time_100ms=0;
"2386
[e = _Time_100ms -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2387: msec1=0;
"2387
[e = _msec1 -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2388: curerrf=0;
"2388
[e = _curerrf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2390: pwmresult=0;
"2390
[e = _pwmresult -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2391: torchpresd_spot=0;
"2391
[e = _torchpresd_spot -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2392: torchreleased_spot=0;
"2392
[e = _torchreleased_spot -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2393: torchpresd =0;
"2393
[e = _torchpresd -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2394: torchreleased =0;
"2394
[e = _torchreleased -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2395: Error_no=0;
"2395
[e = _Error_no -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2396: ARC_ON_FLAG=0;
"2396
[e = _ARC_ON_FLAG -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2398: PORTAbits.RA3=1;
"2398
[e = . . _PORTAbits 0 3 -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2399: oper=pre;
"2399
[e = _oper -> . `E8079 0 `E8079 ]
[; ;TIG_new1.c: 2400: dispcurrentf=0;
"2400
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2401: dispvtgf=0;
"2401
[e = _dispvtgf -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2402: dp_on_flag=0;
"2402
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2403: dp_on_flag1=0;
"2403
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2404: cseg_data[3] ='P'- 0x30;
"2404
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2405: cseg_data[4] ='R'- 0x30;
"2405
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2406: cseg_data[5] ='E'- 0x30;
"2406
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2407: cseg_data[6] ='F'- 0x30;
"2407
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2408: Disp_mesgf=1;
"2408
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2409: Disp_mesg_cntr=0;
"2409
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2411: }
"2411
[e :UE 1602 ]
}
"2413
[v _Update_TIG_Parameters `(v ~T0 @X0 1 ef1`uc ]
{
[; ;TIG_new1.c: 2412: void Update_TIG_Parameters(unsigned char enc_result1)
[; ;TIG_new1.c: 2413: {
[e :U _Update_TIG_Parameters ]
[v _enc_result1 `uc ~T0 @X0 1 r1 ]
[f ]
[; ;TIG_new1.c: 2414: if(calibrationmode==1)
"2414
[e $ ! == -> _calibrationmode `i -> 1 `i 1604  ]
[; ;TIG_new1.c: 2415: {
"2415
{
[; ;TIG_new1.c: 2416: parau.paras.pwmslope=Update_Data(parau.paras.pwmslope,400,650,enc_result1);
"2416
[e = . . _parau 0 13 ( _Update_Data (4 , , , . . _parau 0 13 -> -> 400 `i `ui -> -> 650 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2417: slope=(parau.paras.pwmslope/1000.0);
"2417
[e = _slope -> / -> . . _parau 0 13 `d .1000.0 `f ]
[; ;TIG_new1.c: 2418: if(Disp_mesgf==0)
"2418
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1605  ]
[; ;TIG_new1.c: 2419: {
"2419
{
[; ;TIG_new1.c: 2420: inttochar(parau.paras.pwmslope);
"2420
[e ( _inttochar (1 . . _parau 0 13 ]
[; ;TIG_new1.c: 2421: dp_on_flag=0;
"2421
[e = _dp_on_flag -> -> 0 `i `uc ]
"2422
}
[e :U 1605 ]
"2423
}
[; ;TIG_new1.c: 2422: }
[; ;TIG_new1.c: 2423: }
[e $U 1606  ]
"2424
[e :U 1604 ]
[; ;TIG_new1.c: 2424: else if(tigwelding==1)
[e $ ! == -> _tigwelding `i -> 1 `i 1607  ]
[; ;TIG_new1.c: 2425: {
"2425
{
[; ;TIG_new1.c: 2426: parau.paras.weld.I1=Update_Data(parau.paras.weld.I1,mincurrent,maxcurrent,enc_result1);
"2426
[e = . . . _parau 0 4 0 ( _Update_Data (4 , , , . . . _parau 0 4 0 -> _mincurrent `ui _maxcurrent _enc_result1 ]
"2427
}
[; ;TIG_new1.c: 2427: }
[e $U 1608  ]
"2428
[e :U 1607 ]
[; ;TIG_new1.c: 2428: else
[; ;TIG_new1.c: 2429: {
"2429
{
[; ;TIG_new1.c: 2430: if(led_group2.bitsize.PREFLOW==1)
"2430
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 1609  ]
[; ;TIG_new1.c: 2431: {
"2431
{
[; ;TIG_new1.c: 2432: parau.paras.preflow.time=Update_Data(parau.paras.preflow.time,0,50,enc_result1);
"2432
[e = . . . _parau 0 1 0 ( _Update_Data (4 , , , . . . _parau 0 1 0 -> -> 0 `i `ui -> -> 50 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2433: if(Disp_mesgf==0)
"2433
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1610  ]
[; ;TIG_new1.c: 2434: {
"2434
{
[; ;TIG_new1.c: 2435: inttochar(parau.paras.preflow.time);
"2435
[e ( _inttochar (1 . . . _parau 0 1 0 ]
[; ;TIG_new1.c: 2436: dp_on_flag=1;
"2436
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2437: dp_on_flag1=0;
"2437
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2438
}
[e :U 1610 ]
"2439
}
[; ;TIG_new1.c: 2438: }
[; ;TIG_new1.c: 2439: }
[e $U 1611  ]
"2440
[e :U 1609 ]
[; ;TIG_new1.c: 2440: else if(led_group2.bitsize.START_CUR==1)
[e $ ! == -> . . _led_group2 1 1 `i -> 1 `i 1612  ]
[; ;TIG_new1.c: 2441: {
"2441
{
[; ;TIG_new1.c: 2443: parau.paras.start.amp=Fast_Update_Data(parau.paras.start.amp,mincurrent,maxcurrent,enc_result1);
"2443
[e = . . . _parau 0 2 0 ( _Fast_Update_Data (4 , , , . . . _parau 0 2 0 -> _mincurrent `ui _maxcurrent _enc_result1 ]
[; ;TIG_new1.c: 2444: if(Disp_mesgf==0)
"2444
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1613  ]
[; ;TIG_new1.c: 2445: {
"2445
{
[; ;TIG_new1.c: 2446: inttochar(parau.paras.start.amp);
"2446
[e ( _inttochar (1 . . . _parau 0 2 0 ]
[; ;TIG_new1.c: 2447: dp_on_flag=0;
"2447
[e = _dp_on_flag -> -> 0 `i `uc ]
"2448
}
[e :U 1613 ]
"2449
}
[; ;TIG_new1.c: 2448: }
[; ;TIG_new1.c: 2449: }
[e $U 1614  ]
"2450
[e :U 1612 ]
[; ;TIG_new1.c: 2450: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 1615  ]
[; ;TIG_new1.c: 2451: {
"2451
{
[; ;TIG_new1.c: 2452: parau.paras.upslope.time=Update_Data(parau.paras.upslope.time,0,100,enc_result1);
"2452
[e = . . . _parau 0 3 0 ( _Update_Data (4 , , , . . . _parau 0 3 0 -> -> 0 `i `ui -> -> 100 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2453: if(Disp_mesgf==0)
"2453
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1616  ]
[; ;TIG_new1.c: 2454: {
"2454
{
[; ;TIG_new1.c: 2455: inttochar(parau.paras.upslope.time);
"2455
[e ( _inttochar (1 . . . _parau 0 3 0 ]
[; ;TIG_new1.c: 2456: dp_on_flag=1;
"2456
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2457: dp_on_flag1=0;
"2457
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2458
}
[e :U 1616 ]
"2459
}
[; ;TIG_new1.c: 2458: }
[; ;TIG_new1.c: 2459: }
[e $U 1617  ]
"2460
[e :U 1615 ]
[; ;TIG_new1.c: 2460: else if(( led_group2.bitsize.I1_MAIN==1) && (FOOT_SW==1))
[e $ ! && == -> . . _led_group2 1 3 `i -> 1 `i == -> _FOOT_SW `i -> 1 `i 1618  ]
[; ;TIG_new1.c: 2461: {
"2461
{
[; ;TIG_new1.c: 2463: parau.paras.weld.I1=Fast_Update_Data(parau.paras.weld.I1,mincurrent,maxcurrent,enc_result1);
"2463
[e = . . . _parau 0 4 0 ( _Fast_Update_Data (4 , , , . . . _parau 0 4 0 -> _mincurrent `ui _maxcurrent _enc_result1 ]
[; ;TIG_new1.c: 2464: if(Disp_mesgf==0)
"2464
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1619  ]
[; ;TIG_new1.c: 2465: {
"2465
{
[; ;TIG_new1.c: 2466: inttochar(parau.paras.weld.I1);
"2466
[e ( _inttochar (1 . . . _parau 0 4 0 ]
[; ;TIG_new1.c: 2467: dp_on_flag=0;
"2467
[e = _dp_on_flag -> -> 0 `i `uc ]
"2468
}
[e :U 1619 ]
"2471
}
[; ;TIG_new1.c: 2468: }
[; ;TIG_new1.c: 2471: }
[e $U 1620  ]
"2472
[e :U 1618 ]
[; ;TIG_new1.c: 2472: else if(led_group2.bitsize.I2_CYCLE==1)
[e $ ! == -> . . _led_group2 1 4 `i -> 1 `i 1621  ]
[; ;TIG_new1.c: 2473: {
"2473
{
[; ;TIG_new1.c: 2475: parau.paras.weld.I2=Fast_Update_Data(parau.paras.weld.I2,mincurrent,maxcurrent,enc_result1);
"2475
[e = . . . _parau 0 4 1 ( _Fast_Update_Data (4 , , , . . . _parau 0 4 1 -> _mincurrent `ui _maxcurrent _enc_result1 ]
[; ;TIG_new1.c: 2476: if(Disp_mesgf==0)
"2476
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1622  ]
[; ;TIG_new1.c: 2477: {
"2477
{
[; ;TIG_new1.c: 2478: inttochar(parau.paras.weld.I2);
"2478
[e ( _inttochar (1 . . . _parau 0 4 1 ]
[; ;TIG_new1.c: 2479: dp_on_flag=0;
"2479
[e = _dp_on_flag -> -> 0 `i `uc ]
"2480
}
[e :U 1622 ]
"2481
}
[; ;TIG_new1.c: 2480: }
[; ;TIG_new1.c: 2481: }
[e $U 1623  ]
"2482
[e :U 1621 ]
[; ;TIG_new1.c: 2482: else if(led_group2.bitsize.BASE_CUR==1)
[e $ ! == -> . . _led_group2 1 5 `i -> 1 `i 1624  ]
[; ;TIG_new1.c: 2483: {
"2483
{
[; ;TIG_new1.c: 2485: if(parau.paras.weld.base >= parau.paras.weld.I1)
"2485
[e $ ! >= . . . _parau 0 4 2 . . . _parau 0 4 0 1625  ]
[; ;TIG_new1.c: 2486: {
"2486
{
[; ;TIG_new1.c: 2487: parau.paras.weld.base = parau.paras.weld.I1;
"2487
[e = . . . _parau 0 4 2 . . . _parau 0 4 0 ]
"2488
}
[e :U 1625 ]
[; ;TIG_new1.c: 2488: }
[; ;TIG_new1.c: 2489: parau.paras.weld.base=Fast_Update_Data(parau.paras.weld.base,mincurrent,parau.paras.weld.I1,enc_result1);
"2489
[e = . . . _parau 0 4 2 ( _Fast_Update_Data (4 , , , . . . _parau 0 4 2 -> _mincurrent `ui . . . _parau 0 4 0 _enc_result1 ]
[; ;TIG_new1.c: 2490: if(Disp_mesgf==0)
"2490
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1626  ]
[; ;TIG_new1.c: 2491: {
"2491
{
[; ;TIG_new1.c: 2492: inttochar(parau.paras.weld.base);
"2492
[e ( _inttochar (1 . . . _parau 0 4 2 ]
[; ;TIG_new1.c: 2493: dp_on_flag=0;
"2493
[e = _dp_on_flag -> -> 0 `i `uc ]
"2494
}
[e :U 1626 ]
"2495
}
[; ;TIG_new1.c: 2494: }
[; ;TIG_new1.c: 2495: }
[e $U 1627  ]
"2496
[e :U 1624 ]
[; ;TIG_new1.c: 2496: else if( led_group2.bitsize.PEAK_CUR==1)
[e $ ! == -> . . _led_group2 1 6 `i -> 1 `i 1628  ]
[; ;TIG_new1.c: 2497: {
"2497
{
[; ;TIG_new1.c: 2499: parau.paras.weld.peak=Fast_Update_Data(parau.paras.weld.peak,mincurrent,maxcurrent,enc_result1);
"2499
[e = . . . _parau 0 4 3 ( _Fast_Update_Data (4 , , , . . . _parau 0 4 3 -> _mincurrent `ui _maxcurrent _enc_result1 ]
[; ;TIG_new1.c: 2500: if(Disp_mesgf==0)
"2500
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1629  ]
[; ;TIG_new1.c: 2501: {
"2501
{
[; ;TIG_new1.c: 2502: inttochar(parau.paras.weld.peak);
"2502
[e ( _inttochar (1 . . . _parau 0 4 3 ]
[; ;TIG_new1.c: 2503: dp_on_flag=0;
"2503
[e = _dp_on_flag -> -> 0 `i `uc ]
"2504
}
[e :U 1629 ]
"2507
}
[; ;TIG_new1.c: 2504: }
[; ;TIG_new1.c: 2507: }
[e $U 1630  ]
"2508
[e :U 1628 ]
[; ;TIG_new1.c: 2508: else if( led_group2.bitsize.PULSE_FREQ==1)
[e $ ! == -> . . _led_group2 1 7 `i -> 1 `i 1631  ]
[; ;TIG_new1.c: 2509: {
"2509
{
[; ;TIG_new1.c: 2510: parau.paras.weld.freq=Fast_Update_Data(parau.paras.weld.freq,1,300,enc_result1);
"2510
[e = . . . _parau 0 4 4 ( _Fast_Update_Data (4 , , , . . . _parau 0 4 4 -> -> 1 `i `ui -> -> 300 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2511: if(Disp_mesgf==0)
"2511
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1632  ]
[; ;TIG_new1.c: 2512: {
"2512
{
[; ;TIG_new1.c: 2513: inttochar(parau.paras.weld.freq);
"2513
[e ( _inttochar (1 . . . _parau 0 4 4 ]
[; ;TIG_new1.c: 2514: dp_on_flag=0;
"2514
[e = _dp_on_flag -> -> 0 `i `uc ]
"2515
}
[e :U 1632 ]
"2516
}
[; ;TIG_new1.c: 2515: }
[; ;TIG_new1.c: 2516: }
[e $U 1633  ]
"2517
[e :U 1631 ]
[; ;TIG_new1.c: 2517: else if( led_group3.bitsize.DUTY ==1)
[e $ ! == -> . . _led_group3 1 0 `i -> 1 `i 1634  ]
[; ;TIG_new1.c: 2518: {
"2518
{
[; ;TIG_new1.c: 2519: if(led_group1.bitsize.SPOT==1)
"2519
[e $ ! == -> . . _led_group1 1 6 `i -> 1 `i 1635  ]
[; ;TIG_new1.c: 2520: {
"2520
{
[; ;TIG_new1.c: 2521: parau.paras.spottime=Update_Data(parau.paras.spottime,10,100,enc_result1);
"2521
[e = . . _parau 0 8 ( _Update_Data (4 , , , . . _parau 0 8 -> -> 10 `i `ui -> -> 100 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2522: if(Disp_mesgf==0)
"2522
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1636  ]
[; ;TIG_new1.c: 2523: {
"2523
{
[; ;TIG_new1.c: 2524: inttochar(parau.paras.spottime);
"2524
[e ( _inttochar (1 . . _parau 0 8 ]
[; ;TIG_new1.c: 2525: dp_on_flag=1;
"2525
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2526: dp_on_flag1=0;
"2526
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2527
}
[e :U 1636 ]
"2528
}
[; ;TIG_new1.c: 2527: }
[; ;TIG_new1.c: 2528: }
[e $U 1637  ]
"2529
[e :U 1635 ]
[; ;TIG_new1.c: 2529: else
[; ;TIG_new1.c: 2530: {
"2530
{
[; ;TIG_new1.c: 2531: parau.paras.weld.duty=Update_Data(parau.paras.weld.duty,10,90,enc_result1);
"2531
[e = . . . _parau 0 4 5 ( _Update_Data (4 , , , . . . _parau 0 4 5 -> -> 10 `i `ui -> -> 90 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2532: if(Disp_mesgf==0)
"2532
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1638  ]
[; ;TIG_new1.c: 2533: {
"2533
{
[; ;TIG_new1.c: 2534: inttochar(parau.paras.weld.duty);
"2534
[e ( _inttochar (1 . . . _parau 0 4 5 ]
[; ;TIG_new1.c: 2535: dp_on_flag=0;
"2535
[e = _dp_on_flag -> -> 0 `i `uc ]
"2536
}
[e :U 1638 ]
"2537
}
[e :U 1637 ]
"2538
}
[; ;TIG_new1.c: 2536: }
[; ;TIG_new1.c: 2537: }
[; ;TIG_new1.c: 2538: }
[e $U 1639  ]
"2539
[e :U 1634 ]
[; ;TIG_new1.c: 2539: else if( led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 1640  ]
[; ;TIG_new1.c: 2540: {
"2540
{
[; ;TIG_new1.c: 2541: parau.paras.dnslope.time=Update_Data(parau.paras.dnslope.time,0,100,enc_result1);
"2541
[e = . . . _parau 0 5 0 ( _Update_Data (4 , , , . . . _parau 0 5 0 -> -> 0 `i `ui -> -> 100 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2542: if(Disp_mesgf==0)
"2542
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1641  ]
[; ;TIG_new1.c: 2543: {
"2543
{
[; ;TIG_new1.c: 2544: inttochar(parau.paras.dnslope.time);
"2544
[e ( _inttochar (1 . . . _parau 0 5 0 ]
[; ;TIG_new1.c: 2545: dp_on_flag=1;
"2545
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2546: dp_on_flag1=0;
"2546
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2547
}
[e :U 1641 ]
"2548
}
[; ;TIG_new1.c: 2547: }
[; ;TIG_new1.c: 2548: }
[e $U 1642  ]
"2549
[e :U 1640 ]
[; ;TIG_new1.c: 2549: else if( led_group3.bitsize.END_CUR==1)
[e $ ! == -> . . _led_group3 1 2 `i -> 1 `i 1643  ]
[; ;TIG_new1.c: 2550: {
"2550
{
[; ;TIG_new1.c: 2552: parau.paras.end.amp=Fast_Update_Data(parau.paras.end.amp,mincurrent,maxcurrent,enc_result1);
"2552
[e = . . . _parau 0 6 0 ( _Fast_Update_Data (4 , , , . . . _parau 0 6 0 -> _mincurrent `ui _maxcurrent _enc_result1 ]
[; ;TIG_new1.c: 2553: if(Disp_mesgf==0)
"2553
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1644  ]
[; ;TIG_new1.c: 2554: {
"2554
{
[; ;TIG_new1.c: 2555: inttochar(parau.paras.end.amp);
"2555
[e ( _inttochar (1 . . . _parau 0 6 0 ]
[; ;TIG_new1.c: 2556: dp_on_flag=0;
"2556
[e = _dp_on_flag -> -> 0 `i `uc ]
"2557
}
[e :U 1644 ]
"2558
}
[; ;TIG_new1.c: 2557: }
[; ;TIG_new1.c: 2558: }
[e $U 1645  ]
"2559
[e :U 1643 ]
[; ;TIG_new1.c: 2559: else if( led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 1646  ]
[; ;TIG_new1.c: 2560: {
"2560
{
[; ;TIG_new1.c: 2561: parau.paras.postflow.time=Update_Data(parau.paras.postflow.time,0.1,200,enc_result1);
"2561
[e = . . . _parau 0 7 0 ( _Update_Data (4 , , , . . . _parau 0 7 0 -> .0.1 `ui -> -> 200 `i `ui _enc_result1 ]
[; ;TIG_new1.c: 2562: if(Disp_mesgf==0)
"2562
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1647  ]
[; ;TIG_new1.c: 2563: {
"2563
{
[; ;TIG_new1.c: 2564: inttochar(parau.paras.postflow.time);
"2564
[e ( _inttochar (1 . . . _parau 0 7 0 ]
[; ;TIG_new1.c: 2565: dp_on_flag=1;
"2565
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2566: dp_on_flag1=0;
"2566
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2567
}
[e :U 1647 ]
"2568
}
[e :U 1646 ]
"2569
[e :U 1645 ]
[e :U 1642 ]
[e :U 1639 ]
[e :U 1633 ]
[e :U 1630 ]
[e :U 1627 ]
[e :U 1623 ]
[e :U 1620 ]
[e :U 1617 ]
[e :U 1614 ]
[e :U 1611 ]
}
[e :U 1608 ]
[e :U 1606 ]
[; ;TIG_new1.c: 2567: }
[; ;TIG_new1.c: 2568: }
[; ;TIG_new1.c: 2569: }
[; ;TIG_new1.c: 2571: }
"2571
[e :UE 1603 ]
}
"2573
[v _Update_Data `(ui ~T0 @X0 1 ef4`ui`ui`ui`uc ]
{
[; ;TIG_new1.c: 2572: unsigned int Update_Data(unsigned int operator,unsigned int mini,unsigned int maxi,unsigned char sign)
[; ;TIG_new1.c: 2573: {
[e :U _Update_Data ]
[v _operator `ui ~T0 @X0 1 r1 ]
[v _mini `ui ~T0 @X0 1 r2 ]
[v _maxi `ui ~T0 @X0 1 r3 ]
[v _sign `uc ~T0 @X0 1 r4 ]
[f ]
[; ;TIG_new1.c: 2574: if(sign=='+')
"2574
[e $ ! == -> _sign `ui -> 43 `ui 1649  ]
[; ;TIG_new1.c: 2575: {
"2575
{
[; ;TIG_new1.c: 2576: operator++;
"2576
[e ++ _operator -> -> 1 `i `ui ]
[; ;TIG_new1.c: 2577: if(operator>=maxi)
"2577
[e $ ! >= _operator _maxi 1650  ]
[; ;TIG_new1.c: 2578: {
"2578
{
[; ;TIG_new1.c: 2579: operator=maxi;
"2579
[e = _operator _maxi ]
"2580
}
[e :U 1650 ]
"2581
}
[e :U 1649 ]
[; ;TIG_new1.c: 2580: }
[; ;TIG_new1.c: 2581: }
[; ;TIG_new1.c: 2582: if(sign=='-')
"2582
[e $ ! == -> _sign `ui -> 45 `ui 1651  ]
[; ;TIG_new1.c: 2583: {
"2583
{
[; ;TIG_new1.c: 2584: if(operator >0)
"2584
[e $ ! > _operator -> -> 0 `i `ui 1652  ]
[; ;TIG_new1.c: 2585: operator--;
"2585
[e -- _operator -> -> 1 `i `ui ]
[e :U 1652 ]
[; ;TIG_new1.c: 2586: if(operator <= mini)
"2586
[e $ ! <= _operator _mini 1653  ]
[; ;TIG_new1.c: 2587: operator=mini;
"2587
[e = _operator _mini ]
[e :U 1653 ]
"2588
}
[e :U 1651 ]
[; ;TIG_new1.c: 2588: }
[; ;TIG_new1.c: 2589: return(operator);
"2589
[e ) _operator ]
[e $UE 1648  ]
[; ;TIG_new1.c: 2590: }
"2590
[e :UE 1648 ]
}
"2592
[v _Fast_Update_Data `(ui ~T0 @X0 1 ef4`ui`ui`ui`uc ]
{
[; ;TIG_new1.c: 2591: unsigned int Fast_Update_Data(unsigned int operator,unsigned int mini,unsigned int maxi,unsigned char sign)
[; ;TIG_new1.c: 2592: {
[e :U _Fast_Update_Data ]
[v _operator `ui ~T0 @X0 1 r1 ]
[v _mini `ui ~T0 @X0 1 r2 ]
[v _maxi `ui ~T0 @X0 1 r3 ]
[v _sign `uc ~T0 @X0 1 r4 ]
[f ]
[; ;TIG_new1.c: 2593: if(sign=='+')
"2593
[e $ ! == -> _sign `ui -> 43 `ui 1655  ]
[; ;TIG_new1.c: 2594: {
"2594
{
[; ;TIG_new1.c: 2596: operator=operator+plusoperator;
"2596
[e = _operator + _operator _plusoperator ]
[; ;TIG_new1.c: 2597: if(operator>=maxi)
"2597
[e $ ! >= _operator _maxi 1656  ]
[; ;TIG_new1.c: 2598: {
"2598
{
[; ;TIG_new1.c: 2599: operator=maxi;
"2599
[e = _operator _maxi ]
"2600
}
[e :U 1656 ]
"2601
}
[e :U 1655 ]
[; ;TIG_new1.c: 2600: }
[; ;TIG_new1.c: 2601: }
[; ;TIG_new1.c: 2602: if(sign=='-')
"2602
[e $ ! == -> _sign `ui -> 45 `ui 1657  ]
[; ;TIG_new1.c: 2603: {
"2603
{
[; ;TIG_new1.c: 2604: if(operator >= minusoperator)
"2604
[e $ ! >= _operator _minusoperator 1658  ]
[; ;TIG_new1.c: 2606: operator=operator-minusoperator;
"2606
[e = _operator - _operator _minusoperator ]
[e :U 1658 ]
[; ;TIG_new1.c: 2607: if(operator <= mini)
"2607
[e $ ! <= _operator _mini 1659  ]
[; ;TIG_new1.c: 2608: operator=mini;
"2608
[e = _operator _mini ]
[e :U 1659 ]
"2609
}
[e :U 1657 ]
[; ;TIG_new1.c: 2609: }
[; ;TIG_new1.c: 2610: return(operator);
"2610
[e ) _operator ]
[e $UE 1654  ]
[; ;TIG_new1.c: 2612: }
"2612
[e :UE 1654 ]
}
"2614
[v _display_error `(v ~T0 @X0 1 ef ]
{
[; ;TIG_new1.c: 2613: void display_error()
[; ;TIG_new1.c: 2614: {
[e :U _display_error ]
[f ]
[; ;TIG_new1.c: 2616: for(j2=0;j2<100;j2++);
"2616
{
[e = _j2 -> -> 0 `i `ui ]
[e $ < _j2 -> -> 100 `i `ui 1661  ]
[e $U 1662  ]
[e :U 1661 ]
[e ++ _j2 -> -> 1 `i `ui ]
[e $ < _j2 -> -> 100 `i `ui 1661  ]
[e :U 1662 ]
}
[; ;TIG_new1.c: 2617: switch(Error_no)
"2617
[e $U 1665  ]
[; ;TIG_new1.c: 2618: {
"2618
{
[; ;TIG_new1.c: 2619: case 4:
"2619
[e :U 1666 ]
[; ;TIG_new1.c: 2620: {
"2620
{
[; ;TIG_new1.c: 2621: cseg_data[3] ='E'- 0x30;
"2621
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2622: cseg_data[4] ='R'- 0x30;
"2622
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2623: cseg_data[5] ='0'- 0x30;
"2623
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2624: cseg_data[6] ='4'- 0x30;
"2624
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;TIG_new1.c: 2625: break;
"2625
[e $U 1664  ]
"2626
}
"2628
}
[; ;TIG_new1.c: 2626: }
[; ;TIG_new1.c: 2628: }
[e $U 1664  ]
"2617
[e :U 1665 ]
[e [\ _Error_no , $ -> -> 4 `i `uc 1666
 1664 ]
"2628
[e :U 1664 ]
[; ;TIG_new1.c: 2629: Disp_mesgf=1;
"2629
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;TIG_new1.c: 2630: Disp_mesg_cntr=0;
"2630
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;TIG_new1.c: 2631: dp_on_flag=0;
"2631
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;TIG_new1.c: 2633: }
"2633
[e :UE 1660 ]
}
"2 MMA_new.c
[v _weld_mma_process `(v ~T0 @X0 1 ef ]
{
[; ;MMA_new.c: 1: void weld_mma_process()
[; ;MMA_new.c: 2: {
[e :U _weld_mma_process ]
[f ]
[; ;MMA_new.c: 3: intochar_volt(Actual_Volt);
"3
[e ( _intochar_volt (1 _Actual_Volt ]
[; ;MMA_new.c: 4: dp_on_flag1=1;
"4
[e = _dp_on_flag1 -> -> 1 `i `uc ]
[; ;MMA_new.c: 5: if((Actual_Current>10)&&(cVRD_fg==0))
"5
[e $ ! && > _Actual_Current -> -> 10 `i `ui == -> _cVRD_fg `i -> 0 `i 1668  ]
[; ;MMA_new.c: 6: {
"6
{
[; ;MMA_new.c: 8: mmaweldon=1;
"8
[e = _mmaweldon -> -> 1 `i `uc ]
[; ;MMA_new.c: 12: if((MODE_SW==1)&&(TIG_SW==1))
"12
[e $ ! && == -> _MODE_SW `i -> 1 `i == -> _TIG_SW `i -> 1 `i 1669  ]
[; ;MMA_new.c: 13: {
"13
{
[; ;MMA_new.c: 14: calibrationmode=1;
"14
[e = _calibrationmode -> -> 1 `i `uc ]
[; ;MMA_new.c: 15: calibration=1;
"15
[e = _calibration -> -> 1 `i `uc ]
[; ;MMA_new.c: 16: cseg_data[3] ='C'- 0x30;
"16
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 17: cseg_data[4] ='L'- 0x30;
"17
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 18: cseg_data[5] ='O'- 0x30;
"18
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 19: cseg_data[6] ='N'- 0x30;
"19
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 20: Disp_mesgf=1;
"20
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;MMA_new.c: 21: Disp_mesg_cntr=0;
"21
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;MMA_new.c: 22: dp_on_flag=0;
"22
[e = _dp_on_flag -> -> 0 `i `uc ]
"23
}
[e :U 1669 ]
[; ;MMA_new.c: 23: }
[; ;MMA_new.c: 24: if(calibrationmode==1)
"24
[e $ ! == -> _calibrationmode `i -> 1 `i 1670  ]
[; ;MMA_new.c: 25: {
"25
{
[; ;MMA_new.c: 26: enc_result=scanencoder();
"26
[e = _enc_result ( _scanencoder ..  ]
[; ;MMA_new.c: 28: {
"28
{
[; ;MMA_new.c: 29: Update_MMA_Parameters(enc_result);
"29
[e ( _Update_MMA_Parameters (1 _enc_result ]
[; ;MMA_new.c: 30: enc_result=0;
"30
[e = _enc_result -> -> 0 `i `uc ]
[; ;MMA_new.c: 31: Update_dispf=0;
"31
[e = _Update_dispf -> -> 0 `i `uc ]
"32
}
"33
}
[e :U 1670 ]
[; ;MMA_new.c: 32: }
[; ;MMA_new.c: 33: }
[; ;MMA_new.c: 34: if((MENU_SW==1) && (calibrationmode==1))
"34
[e $ ! && == -> _MENU_SW `i -> 1 `i == -> _calibrationmode `i -> 1 `i 1671  ]
[; ;MMA_new.c: 35: {
"35
{
[; ;MMA_new.c: 37: lowbyte=parau.paras.pwmslope;
"37
[e = _lowbyte -> . . _parau 0 13 `uc ]
[; ;MMA_new.c: 38: hibyte=parau.paras.pwmslope>>8;
"38
[e = _hibyte -> >> . . _parau 0 13 -> 8 `i `uc ]
[; ;MMA_new.c: 39: write(0X71,lowbyte);
"39
[e ( _write (2 , -> -> 113 `i `uc _lowbyte ]
[; ;MMA_new.c: 40: write(0X72,hibyte);
"40
[e ( _write (2 , -> -> 114 `i `uc _hibyte ]
[; ;MMA_new.c: 41: calibrationmode=0;
"41
[e = _calibrationmode -> -> 0 `i `uc ]
[; ;MMA_new.c: 42: cseg_data[3] ='C'- 0x30;
"42
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 43: cseg_data[4] ='L'- 0x30;
"43
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 44: cseg_data[5] ='O'- 0x30;
"44
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 45: cseg_data[6] ='F'- 0x30;
"45
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;MMA_new.c: 46: delay();
"46
[e ( _delay ..  ]
[; ;MMA_new.c: 47: Disp_mesgf=1;
"47
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;MMA_new.c: 48: Disp_mesg_cntr=0;
"48
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
"49
}
[e :U 1671 ]
[; ;MMA_new.c: 49: }
[; ;MMA_new.c: 57: if(enc_result=='+' || enc_result=='-' || Update_dispf==1)
"57
[e $ ! || || == -> _enc_result `ui -> 43 `ui == -> _enc_result `ui -> 45 `ui == -> _Update_dispf `i -> 1 `i 1672  ]
[; ;MMA_new.c: 58: {
"58
{
[; ;MMA_new.c: 59: Update_MMA_Parameters(enc_result);
"59
[e ( _Update_MMA_Parameters (1 _enc_result ]
[; ;MMA_new.c: 60: enc_result=0;
"60
[e = _enc_result -> -> 0 `i `uc ]
[; ;MMA_new.c: 61: Update_dispf=0;
"61
[e = _Update_dispf -> -> 0 `i `uc ]
"62
}
[e :U 1672 ]
[; ;MMA_new.c: 62: }
[; ;MMA_new.c: 63: if((hotstarttime<=2000) && (hotstartonf==0)&&(parau.paras.mmacurrent<=200))
"63
[e $ ! && && <= _hotstarttime -> -> 2000 `i `ui == -> _hotstartonf `i -> 0 `i <= . . _parau 0 15 -> -> 200 `i `ui 1673  ]
[; ;MMA_new.c: 64: {
"64
{
[; ;MMA_new.c: 65: Update_PWM(mmacurrent1);
"65
[e ( _Update_PWM (1 _mmacurrent1 ]
"66
}
[; ;MMA_new.c: 66: }
[e $U 1674  ]
"67
[e :U 1673 ]
[; ;MMA_new.c: 67: else
[; ;MMA_new.c: 68: {
"68
{
[; ;MMA_new.c: 69: hotstartonf=1;
"69
[e = _hotstartonf -> -> 1 `i `uc ]
[; ;MMA_new.c: 70: Update_PWM(parau.paras.mmacurrent);
"70
[e ( _Update_PWM (1 . . _parau 0 15 ]
"71
}
[e :U 1674 ]
[; ;MMA_new.c: 71: }
[; ;MMA_new.c: 73: if(updatecurcnt>=100 && calibrationmode==0)
"73
[e $ ! && >= -> _updatecurcnt `i -> 100 `i == -> _calibrationmode `i -> 0 `i 1675  ]
[; ;MMA_new.c: 74: {
"74
{
[; ;MMA_new.c: 75: updatecurcnt=0;
"75
[e = _updatecurcnt -> -> 0 `i `uc ]
[; ;MMA_new.c: 76: inttochar(Actual_Current);
"76
[e ( _inttochar (1 _Actual_Current ]
[; ;MMA_new.c: 77: dp_on_flag=0;
"77
[e = _dp_on_flag -> -> 0 `i `uc ]
"78
}
[e :U 1675 ]
[; ;MMA_new.c: 78: }
[; ;MMA_new.c: 79: Update_dispf=1;
"79
[e = _Update_dispf -> -> 1 `i `uc ]
"81
}
[; ;MMA_new.c: 81: }
[e $U 1676  ]
"82
[e :U 1668 ]
[; ;MMA_new.c: 82: else
[; ;MMA_new.c: 83: {
"83
{
[; ;MMA_new.c: 86: if((mmaweldon==1)|| ((writememf==1) && (writememcnt>=100) && (donotwrite==0)))
"86
[e $ ! || == -> _mmaweldon `i -> 1 `i && && == -> _writememf `i -> 1 `i >= -> _writememcnt `i -> 100 `i == -> _donotwrite `i -> 0 `i 1677  ]
[; ;MMA_new.c: 87: {
"87
{
[; ;MMA_new.c: 88: mmaweldon=0;
"88
[e = _mmaweldon -> -> 0 `i `uc ]
[; ;MMA_new.c: 89: writememf=0;
"89
[e = _writememf -> -> 0 `i `uc ]
[; ;MMA_new.c: 90: writememcnt=0;
"90
[e = _writememcnt -> -> 0 `i `uc ]
[; ;MMA_new.c: 91: writemem();
"91
[e ( _writemem ..  ]
[; ;MMA_new.c: 92: cVRD_fg=1;VRDTimecnt_2s=0;
"92
[e = _cVRD_fg -> -> 1 `i `uc ]
[e = _VRDTimecnt_2s -> -> 0 `i `ui ]
"93
}
[e :U 1677 ]
[; ;MMA_new.c: 93: }
[; ;MMA_new.c: 94: keydetect();
"94
[e ( _keydetect ..  ]
[; ;MMA_new.c: 95: hotstarttime=0;
"95
[e = _hotstarttime -> -> 0 `i `ui ]
[; ;MMA_new.c: 96: hotstartonf=0;
"96
[e = _hotstartonf -> -> 0 `i `uc ]
[; ;MMA_new.c: 98: if(enc_result=='+' || enc_result=='-' || Update_dispf==1)
"98
[e $ ! || || == -> _enc_result `ui -> 43 `ui == -> _enc_result `ui -> 45 `ui == -> _Update_dispf `i -> 1 `i 1678  ]
[; ;MMA_new.c: 99: {
"99
{
[; ;MMA_new.c: 100: Update_MMA_Parameters(enc_result);
"100
[e ( _Update_MMA_Parameters (1 _enc_result ]
[; ;MMA_new.c: 101: writememf=1;
"101
[e = _writememf -> -> 1 `i `uc ]
[; ;MMA_new.c: 102: writememcnt=0;
"102
[e = _writememcnt -> -> 0 `i `uc ]
[; ;MMA_new.c: 103: enc_result=0;
"103
[e = _enc_result -> -> 0 `i `uc ]
[; ;MMA_new.c: 104: Update_dispf=0;
"104
[e = _Update_dispf -> -> 0 `i `uc ]
"105
}
[e :U 1678 ]
[; ;MMA_new.c: 105: }
[; ;MMA_new.c: 106: updatedisptig=1;
"106
[e = _updatedisptig -> -> 1 `i `uc ]
[; ;MMA_new.c: 108: if(cVRD_fg<=1)
"108
[e $ ! <= -> _cVRD_fg `i -> 1 `i 1679  ]
[; ;MMA_new.c: 109: {
"109
{
[; ;MMA_new.c: 110: if(parau.paras.mmacurrent<=200)
"110
[e $ ! <= . . _parau 0 15 -> -> 200 `i `ui 1680  ]
[; ;MMA_new.c: 111: {
"111
{
[; ;MMA_new.c: 112: mmacurrent1=parau.paras.mmacurrent+((parau.paras.mmacurrent*15)/100.0);
"112
[e = _mmacurrent1 -> + -> . . _parau 0 15 `d / -> * . . _parau 0 15 -> -> 15 `i `ui `d .100.0 `ui ]
[; ;MMA_new.c: 113: Update_PWM(mmacurrent1);
"113
[e ( _Update_PWM (1 _mmacurrent1 ]
"114
}
[; ;MMA_new.c: 114: }
[e $U 1681  ]
"115
[e :U 1680 ]
[; ;MMA_new.c: 115: else
[; ;MMA_new.c: 116: {
"116
{
[; ;MMA_new.c: 117: Update_PWM(parau.paras.mmacurrent);
"117
[e ( _Update_PWM (1 . . _parau 0 15 ]
"118
}
[e :U 1681 ]
"119
}
[e :U 1679 ]
"120
}
[e :U 1676 ]
[; ;MMA_new.c: 118: }
[; ;MMA_new.c: 119: }
[; ;MMA_new.c: 120: }
[; ;MMA_new.c: 121: }
"121
[e :UE 1667 ]
}
"124
[v _Update_MMA_Parameters `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MMA_new.c: 123: void Update_MMA_Parameters(unsigned char enc_result1)
[; ;MMA_new.c: 124: {
[e :U _Update_MMA_Parameters ]
[v _enc_result1 `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MMA_new.c: 125: if(calibrationmode==1)
"125
[e $ ! == -> _calibrationmode `i -> 1 `i 1683  ]
[; ;MMA_new.c: 126: {
"126
{
[; ;MMA_new.c: 127: parau.paras.pwmslope=Update_Data(parau.paras.pwmslope,400,650,enc_result1);
"127
[e = . . _parau 0 13 ( _Update_Data (4 , , , . . _parau 0 13 -> -> 400 `i `ui -> -> 650 `i `ui _enc_result1 ]
[; ;MMA_new.c: 128: slope=(parau.paras.pwmslope/1000.0);
"128
[e = _slope -> / -> . . _parau 0 13 `d .1000.0 `f ]
[; ;MMA_new.c: 129: if(Disp_mesgf==0)
"129
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1684  ]
[; ;MMA_new.c: 130: {
"130
{
[; ;MMA_new.c: 131: inttochar(parau.paras.pwmslope);
"131
[e ( _inttochar (1 . . _parau 0 13 ]
[; ;MMA_new.c: 132: dp_on_flag=0;
"132
[e = _dp_on_flag -> -> 0 `i `uc ]
"133
}
[e :U 1684 ]
"134
}
[; ;MMA_new.c: 133: }
[; ;MMA_new.c: 134: }
[e $U 1685  ]
"135
[e :U 1683 ]
[; ;MMA_new.c: 135: else
[; ;MMA_new.c: 136: {
"136
{
[; ;MMA_new.c: 137: if(mmaweldon==1)
"137
[e $ ! == -> _mmaweldon `i -> 1 `i 1686  ]
[; ;MMA_new.c: 138: {
"138
{
[; ;MMA_new.c: 139: if( led_group2.bitsize.I1_MAIN==1)
"139
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1687  ]
[; ;MMA_new.c: 140: {
"140
{
[; ;MMA_new.c: 141: parau.paras.mmacurrent=Update_Data(parau.paras.mmacurrent,50,maxmmacurrent,enc_result1);
"141
[e = . . _parau 0 15 ( _Update_Data (4 , , , . . _parau 0 15 -> -> 50 `i `ui _maxmmacurrent _enc_result1 ]
"147
}
[e :U 1687 ]
"148
}
[; ;MMA_new.c: 147: }
[; ;MMA_new.c: 148: }
[e $U 1688  ]
"149
[e :U 1686 ]
[; ;MMA_new.c: 149: else
[; ;MMA_new.c: 150: {
"150
{
[; ;MMA_new.c: 151: if( led_group2.bitsize.I1_MAIN==1)
"151
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1689  ]
[; ;MMA_new.c: 152: {
"152
{
[; ;MMA_new.c: 153: parau.paras.mmacurrent=Fast_Update_Data(parau.paras.mmacurrent,50,maxmmacurrent,enc_result1);
"153
[e = . . _parau 0 15 ( _Fast_Update_Data (4 , , , . . _parau 0 15 -> -> 50 `i `ui _maxmmacurrent _enc_result1 ]
[; ;MMA_new.c: 154: if(Disp_mesgf==0)
"154
[e $ ! == -> _Disp_mesgf `i -> 0 `i 1690  ]
[; ;MMA_new.c: 155: {
"155
{
[; ;MMA_new.c: 156: inttochar(parau.paras.mmacurrent);
"156
[e ( _inttochar (1 . . _parau 0 15 ]
[; ;MMA_new.c: 157: dp_on_flag=0;
"157
[e = _dp_on_flag -> -> 0 `i `uc ]
"158
}
[e :U 1690 ]
"161
}
[e :U 1689 ]
"162
}
[e :U 1688 ]
"172
}
[e :U 1685 ]
[; ;MMA_new.c: 158: }
[; ;MMA_new.c: 161: }
[; ;MMA_new.c: 162: }
[; ;MMA_new.c: 172: }
[; ;MMA_new.c: 173: }
"173
[e :UE 1682 ]
}
"2 encoder.c
[v _encoder_port `(uc ~T0 @X0 1 ef ]
{
[; ;encoder.c: 1: unsigned char encoder_port(void)
[; ;encoder.c: 2: {
[e :U _encoder_port ]
[f ]
"3
[v _portvalue `uc ~T0 @X0 1 a ]
[; ;encoder.c: 3: unsigned char portvalue=0x00,status;
[e = _portvalue -> -> 0 `i `uc ]
[v _status `uc ~T0 @X0 1 a ]
[; ;encoder.c: 5: ADCON1bits.PVCFG=0X00;
"5
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;encoder.c: 6: ADCON1bits.NVCFG=0X00;
"6
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;encoder.c: 7: portvalue=PORTA;
"7
[e = _portvalue _PORTA ]
[; ;encoder.c: 8: portvalue=(portvalue & 0x30);
"8
[e = _portvalue -> & -> _portvalue `i -> 48 `i `uc ]
[; ;encoder.c: 9: portvalue=(portvalue >> 4);
"9
[e = _portvalue -> >> -> _portvalue `i -> 4 `i `uc ]
[; ;encoder.c: 10: new=portvalue;
"10
[e = _new _portvalue ]
[; ;encoder.c: 11: temp=new;
"11
[e = _temp _new ]
[; ;encoder.c: 12: if((temp ^ old) !=0)
"12
[e $ ! != ^ -> _temp `i -> _old `i -> 0 `i 1692  ]
[; ;encoder.c: 13: status=1;
"13
[e = _status -> -> 1 `i `uc ]
[e $U 1693  ]
"14
[e :U 1692 ]
[; ;encoder.c: 14: else
[; ;encoder.c: 15: status=0;
"15
[e = _status -> -> 0 `i `uc ]
[e :U 1693 ]
[; ;encoder.c: 16: old=new;
"16
[e = _old _new ]
[; ;encoder.c: 17: return(status);
"17
[e ) _status ]
[e $UE 1691  ]
[; ;encoder.c: 18: }
"18
[e :UE 1691 ]
}
"21
[v _scanencoder `(uc ~T0 @X0 1 ef ]
{
[; ;encoder.c: 20: unsigned char scanencoder(void)
[; ;encoder.c: 21: {
[e :U _scanencoder ]
[f ]
"22
[v _result `uc ~T0 @X0 1 a ]
[; ;encoder.c: 22: unsigned char result=0;
[e = _result -> -> 0 `i `uc ]
[; ;encoder.c: 23: if(encoder_port()== 1 && modelflag==0)
"23
[e $ ! && == -> ( _encoder_port ..  `i -> 1 `i == -> _modelflag `i -> 0 `i 1695  ]
[; ;encoder.c: 24: {
"24
{
[; ;encoder.c: 25: if(fpulse==0 && spulse==0)
"25
[e $ ! && == -> _fpulse `i -> 0 `i == -> _spulse `i -> 0 `i 1696  ]
[; ;encoder.c: 26: {
"26
{
[; ;encoder.c: 27: if(new==0x02)
"27
[e $ ! == -> _new `i -> 2 `i 1697  ]
[; ;encoder.c: 28: {
"28
{
[; ;encoder.c: 29: fpulse=1;
"29
[e = _fpulse -> -> 1 `i `uc ]
[; ;encoder.c: 30: spulse=0;
"30
[e = _spulse -> -> 0 `i `uc ]
[; ;encoder.c: 31: plus=1;
"31
[e = _plus -> -> 1 `i `uc ]
[; ;encoder.c: 32: result='$';
"32
[e = _result -> -> 36 `ui `uc ]
"33
}
[e :U 1697 ]
[; ;encoder.c: 33: }
[; ;encoder.c: 34: if(new==0x01)
"34
[e $ ! == -> _new `i -> 1 `i 1698  ]
[; ;encoder.c: 35: {
"35
{
[; ;encoder.c: 36: fpulse=1;
"36
[e = _fpulse -> -> 1 `i `uc ]
[; ;encoder.c: 37: spulse=0;
"37
[e = _spulse -> -> 0 `i `uc ]
[; ;encoder.c: 38: minus=1;
"38
[e = _minus -> -> 1 `i `uc ]
[; ;encoder.c: 39: result='$';
"39
[e = _result -> -> 36 `ui `uc ]
"40
}
[e :U 1698 ]
"41
}
[; ;encoder.c: 40: }
[; ;encoder.c: 41: }
[e $U 1699  ]
"42
[e :U 1696 ]
[; ;encoder.c: 42: else if(fpulse==1 && spulse==0)
[e $ ! && == -> _fpulse `i -> 1 `i == -> _spulse `i -> 0 `i 1700  ]
[; ;encoder.c: 43: {
"43
{
[; ;encoder.c: 44: if(new==0x03)
"44
[e $ ! == -> _new `i -> 3 `i 1701  ]
[; ;encoder.c: 45: {
"45
{
[; ;encoder.c: 46: fpulse=1;
"46
[e = _fpulse -> -> 1 `i `uc ]
[; ;encoder.c: 47: spulse=1;
"47
[e = _spulse -> -> 1 `i `uc ]
[; ;encoder.c: 48: result='$';
"48
[e = _result -> -> 36 `ui `uc ]
"49
}
[e :U 1701 ]
"50
}
[; ;encoder.c: 49: }
[; ;encoder.c: 50: }
[e $U 1702  ]
"51
[e :U 1700 ]
[; ;encoder.c: 51: else if(fpulse==1 && spulse==1)
[e $ ! && == -> _fpulse `i -> 1 `i == -> _spulse `i -> 1 `i 1703  ]
[; ;encoder.c: 52: {
"52
{
[; ;encoder.c: 53: if(new==0x01 && plus==1)
"53
[e $ ! && == -> _new `i -> 1 `i == -> _plus `i -> 1 `i 1704  ]
[; ;encoder.c: 54: {
"54
{
[; ;encoder.c: 55: fpulse=0;
"55
[e = _fpulse -> -> 0 `i `uc ]
[; ;encoder.c: 56: plus=0;
"56
[e = _plus -> -> 0 `i `uc ]
[; ;encoder.c: 57: result='+';
"57
[e = _result -> -> 43 `ui `uc ]
"58
}
[e :U 1704 ]
[; ;encoder.c: 58: }
[; ;encoder.c: 59: if(new==0x02 && minus==1)
"59
[e $ ! && == -> _new `i -> 2 `i == -> _minus `i -> 1 `i 1705  ]
[; ;encoder.c: 60: {
"60
{
[; ;encoder.c: 61: fpulse=0;
"61
[e = _fpulse -> -> 0 `i `uc ]
[; ;encoder.c: 62: minus=0;
"62
[e = _minus -> -> 0 `i `uc ]
[; ;encoder.c: 63: result='-';
"63
[e = _result -> -> 45 `ui `uc ]
"64
}
[e :U 1705 ]
[; ;encoder.c: 64: }
[; ;encoder.c: 65: fpulse=0;
"65
[e = _fpulse -> -> 0 `i `uc ]
[; ;encoder.c: 66: spulse=0;
"66
[e = _spulse -> -> 0 `i `uc ]
"67
}
[; ;encoder.c: 67: }
[e $U 1706  ]
"68
[e :U 1703 ]
[; ;encoder.c: 68: else
[; ;encoder.c: 69: {
"69
{
[; ;encoder.c: 70: plus=0;
"70
[e = _plus -> -> 0 `i `uc ]
[; ;encoder.c: 71: minus=0;
"71
[e = _minus -> -> 0 `i `uc ]
[; ;encoder.c: 72: fpulse=0;
"72
[e = _fpulse -> -> 0 `i `uc ]
[; ;encoder.c: 73: spulse=0;
"73
[e = _spulse -> -> 0 `i `uc ]
[; ;encoder.c: 74: result='$';
"74
[e = _result -> -> 36 `ui `uc ]
"75
}
[e :U 1706 ]
[e :U 1702 ]
[e :U 1699 ]
"76
}
[; ;encoder.c: 75: }
[; ;encoder.c: 76: }
[e $U 1707  ]
"77
[e :U 1695 ]
[; ;encoder.c: 77: else
[; ;encoder.c: 78: {
"78
{
[; ;encoder.c: 79: result='$';
"79
[e = _result -> -> 36 `ui `uc ]
"80
}
[e :U 1707 ]
[; ;encoder.c: 80: }
[; ;encoder.c: 81: return(result);
"81
[e ) _result ]
[e $UE 1694  ]
[; ;encoder.c: 82: }
"82
[e :UE 1694 ]
}
[; ;string.h: 4: typedef int ptrdiff_t;
[; ;string.h: 5: typedef unsigned size_t;
[; ;string.h: 6: typedef unsigned short wchar_t;
[; ;string.h: 9: extern int errno;
[; ;string.h: 22: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 23: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 24: extern void * memset(void *, int, size_t);
[; ;string.h: 35: extern char * strcat(char *, const char *);
[; ;string.h: 36: extern char * strcpy(char *, const char *);
[; ;string.h: 37: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 38: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 39: extern char * strdup(const char *);
[; ;string.h: 40: extern char * strtok(char *, const char *);
[; ;string.h: 43: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 44: extern int strcmp(const char *, const char *);
[; ;string.h: 45: extern int stricmp(const char *, const char *);
[; ;string.h: 46: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 47: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 48: extern void * memchr(const void *, int, size_t);
[; ;string.h: 49: extern size_t strcspn(const char *, const char *);
[; ;string.h: 50: extern char * strpbrk(const char *, const char *);
[; ;string.h: 51: extern size_t strspn(const char *, const char *);
[; ;string.h: 52: extern char * strstr(const char *, const char *);
[; ;string.h: 53: extern char * stristr(const char *, const char *);
[; ;string.h: 54: extern char * strerror(int);
[; ;string.h: 55: extern size_t strlen(const char *);
[; ;string.h: 56: extern char * strchr(const char *, int);
[; ;string.h: 57: extern char * strichr(const char *, int);
[; ;string.h: 58: extern char * strrchr(const char *, int);
[; ;string.h: 59: extern char * strrichr(const char *, int);
"31 newmain.c
[p x IESO=OFF ]
[p x FOSC=INTIO67 ]
[p x PRICLKEN=OFF ]
[p x FCMEN=OFF ]
[p x PLLCFG=OFF ]
"32
[p x BOREN=OFF ]
[p x BORV=285 ]
[p x PWRTEN=OFF ]
"33
[p x WDTPS=1 ]
[p x WDTEN=OFF ]
"34
[p x P2BMX=PORTC0 ]
[p x CCP2MX=PORTB3 ]
[p x PBADEN=OFF ]
[p x CCP3MX=PORTE0 ]
[p x MCLRE=INTMCLR ]
[p x HFOFST=OFF ]
[p x T3CMX=PORTB5 ]
"35
[p x DEBUG=OFF ]
[p x STVREN=OFF ]
[p x XINST=OFF ]
[p x LVP=OFF ]
"36
[p x CP0=ON ]
[p x CP1=ON ]
[p x CP2=ON ]
[p x CP3=ON ]
"37
[p x CPD=OFF ]
[p x CPB=ON ]
"38
[p x WRT0=ON ]
[p x WRT1=ON ]
[p x WRT2=ON ]
[p x WRT3=ON ]
"39
[p x WRTB=ON ]
[p x WRTC=ON ]
[p x WRTD=OFF ]
"40
[p x EBTR0=ON ]
[p x EBTR1=ON ]
[p x EBTR2=ON ]
[p x EBTR3=ON ]
"41
[p x EBTRB=ON ]
"44
[v F8359 `(v ~T0 @X0 1 tf ]
[v _isr `IF8359 ~T0 @X0 1 e ]
{
[; ;newmain.c: 43: void interrupt isr()
[; ;newmain.c: 44: {
[e :U _isr ]
[f ]
[; ;newmain.c: 45: if(INTCONbits.TMR0IE & INTCONbits.TMR0IF)
"45
[e $ ! != & -> . . _INTCONbits 0 5 `i -> . . _INTCONbits 0 2 `i -> 0 `i 1709  ]
[; ;newmain.c: 46: {
"46
{
[; ;newmain.c: 52: INTCONbits.TMR0IF=0;
"52
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 53: TMR0=0XFCDF;
"53
[e = _TMR0 -> -> 64735 `ui `us ]
[; ;newmain.c: 54: time_10msec++;
"54
[e ++ _time_10msec -> -> 1 `i `uc ]
[; ;newmain.c: 57: if((led_group4.bitsize.MMA==1) && (VRDTimecnt_2s >= 150))
"57
[e $ ! && == -> . . _led_group4 1 0 `i -> 1 `i >= _VRDTimecnt_2s -> -> 150 `i `ui 1710  ]
[; ;newmain.c: 58: {
"58
{
[; ;newmain.c: 59: VRDTimecnt_2s = 0;
"59
[e = _VRDTimecnt_2s -> -> 0 `i `ui ]
[; ;newmain.c: 60: cVRD_fg = 2;
"60
[e = _cVRD_fg -> -> 2 `i `uc ]
[; ;newmain.c: 61: cRecordVRDONvtg = 1;
"61
[e = _cRecordVRDONvtg -> -> 1 `i `uc ]
[; ;newmain.c: 62: iSampleVRDvtgcnt = 0;
"62
[e = _iSampleVRDvtgcnt -> -> 0 `i `ui ]
"66
}
[e :U 1710 ]
[; ;newmain.c: 66: }
[; ;newmain.c: 67: if(time_10msec>=100)
"67
[e $ ! >= -> _time_10msec `i -> 100 `i 1711  ]
[; ;newmain.c: 68: {
"68
{
[; ;newmain.c: 70: time_10msec=0;
"70
[e = _time_10msec -> -> 0 `i `uc ]
[; ;newmain.c: 71: updatecurcnt++;
"71
[e ++ _updatecurcnt -> -> 1 `i `uc ]
[; ;newmain.c: 72: writememcnt++;
"72
[e ++ _writememcnt -> -> 1 `i `uc ]
[; ;newmain.c: 74: if(cVRD_fg==1)
"74
[e $ ! == -> _cVRD_fg `i -> 1 `i 1712  ]
[; ;newmain.c: 75: {
"75
{
[; ;newmain.c: 76: VRDTimecnt_2s++;
"76
[e ++ _VRDTimecnt_2s -> -> 1 `i `ui ]
"77
}
[e :U 1712 ]
[; ;newmain.c: 77: }
[; ;newmain.c: 79: if(resetcntf==1)
"79
[e $ ! == _resetcntf -> -> 1 `i `ui 1713  ]
[; ;newmain.c: 80: {
"80
{
[; ;newmain.c: 81: resetcntf=0;
"81
[e = _resetcntf -> -> 0 `i `ui ]
[; ;newmain.c: 82: resettime++;
"82
[e ++ _resettime -> -> 1 `i `ui ]
"83
}
[e :U 1713 ]
[; ;newmain.c: 83: }
[; ;newmain.c: 85: if(modelselectflag==1)
"85
[e $ ! == -> _modelselectflag `i -> 1 `i 1714  ]
[; ;newmain.c: 86: {
"86
{
[; ;newmain.c: 87: modelselectflag=0;
"87
[e = _modelselectflag -> -> 0 `i `uc ]
[; ;newmain.c: 88: modelselecttime++;
"88
[e ++ _modelselecttime -> -> 1 `i `ui ]
"90
}
[e :U 1714 ]
[; ;newmain.c: 90: }
[; ;newmain.c: 91: if(test_time_f==1)
"91
[e $ ! == -> _test_time_f `i -> 1 `i 1715  ]
[; ;newmain.c: 92: {
"92
{
[; ;newmain.c: 93: test_time++;
"93
[e ++ _test_time -> -> 1 `i `ui ]
"94
}
[e :U 1715 ]
[; ;newmain.c: 94: }
[; ;newmain.c: 96: if(upslopef==1)
"96
[e $ ! == -> _upslopef `i -> 1 `i 1716  ]
[; ;newmain.c: 97: {
"97
{
[; ;newmain.c: 98: msec10_cntr++;
"98
[e ++ _msec10_cntr -> -> 1 `i `ui ]
[; ;newmain.c: 99: if(Upslope_cntr >= msec10_cntr)
"99
[e $ ! >= _Upslope_cntr _msec10_cntr 1717  ]
[; ;newmain.c: 100: {
"100
{
[; ;newmain.c: 101: Upcurrent=Upcurrent+UP_Step;
"101
[e = _Upcurrent + _Upcurrent _UP_Step ]
[; ;newmain.c: 102: pwmresult=(unsigned int)Upcurrent;
"102
[e = _pwmresult -> _Upcurrent `ui ]
"104
}
[; ;newmain.c: 104: }
[e $U 1718  ]
"105
[e :U 1717 ]
[; ;newmain.c: 105: else
[; ;newmain.c: 106: {
"106
{
[; ;newmain.c: 107: upslopef=0;
"107
[e = _upslopef -> -> 0 `i `uc ]
"109
}
[e :U 1718 ]
"110
}
[e :U 1716 ]
[; ;newmain.c: 109: }
[; ;newmain.c: 110: }
[; ;newmain.c: 112: if(downslopef==1)
"112
[e $ ! == -> _downslopef `i -> 1 `i 1719  ]
[; ;newmain.c: 113: {
"113
{
[; ;newmain.c: 114: msec10_cntr++;
"114
[e ++ _msec10_cntr -> -> 1 `i `ui ]
[; ;newmain.c: 115: if(Downslope_cntr >= msec10_cntr)
"115
[e $ ! >= _Downslope_cntr _msec10_cntr 1720  ]
[; ;newmain.c: 116: {
"116
{
[; ;newmain.c: 117: if(Downcurrent>=Down_Step)
"117
[e $ ! >= _Downcurrent _Down_Step 1721  ]
[; ;newmain.c: 118: {
"118
{
[; ;newmain.c: 119: Downcurrent=Downcurrent-Down_Step;
"119
[e = _Downcurrent - _Downcurrent _Down_Step ]
[; ;newmain.c: 120: pwmresult=(unsigned int)Downcurrent;
"120
[e = _pwmresult -> _Downcurrent `ui ]
"121
}
[; ;newmain.c: 121: }
[e $U 1722  ]
"122
[e :U 1721 ]
[; ;newmain.c: 122: else
[; ;newmain.c: 123: {
"123
{
[; ;newmain.c: 124: pwmresult=0;
"124
[e = _pwmresult -> -> 0 `i `ui ]
"125
}
[e :U 1722 ]
"127
}
[; ;newmain.c: 125: }
[; ;newmain.c: 127: }
[e $U 1723  ]
"128
[e :U 1720 ]
[; ;newmain.c: 128: else
[; ;newmain.c: 129: {
"129
{
[; ;newmain.c: 130: downslopef=0;
"130
[e = _downslopef -> -> 0 `i `uc ]
"134
}
[e :U 1723 ]
"136
}
[e :U 1719 ]
"137
}
[e :U 1711 ]
[; ;newmain.c: 134: }
[; ;newmain.c: 136: }
[; ;newmain.c: 137: }
[; ;newmain.c: 139: if((pulsef==1))
"139
[e $ ! == -> _pulsef `i -> 1 `i 1724  ]
[; ;newmain.c: 140: {
"140
{
[; ;newmain.c: 141: countp++;
"141
[e ++ _countp -> -> 1 `i `ui ]
[; ;newmain.c: 142: if(dutyon ==0)
"142
[e $ ! == -> _dutyon `i -> 0 `i 1725  ]
[; ;newmain.c: 143: {
"143
{
[; ;newmain.c: 144: if(countp >= pulse_duty_on)
"144
[e $ ! >= _countp _pulse_duty_on 1726  ]
[; ;newmain.c: 145: {
"145
{
[; ;newmain.c: 146: countp = 0;
"146
[e = _countp -> -> 0 `i `ui ]
[; ;newmain.c: 147: dutyon = 1;
"147
[e = _dutyon -> -> 1 `i `uc ]
"148
}
[e :U 1726 ]
"149
}
[; ;newmain.c: 148: }
[; ;newmain.c: 149: }
[e $U 1727  ]
"150
[e :U 1725 ]
[; ;newmain.c: 150: else
[; ;newmain.c: 151: {
"151
{
[; ;newmain.c: 152: if(countp >= pulse_duty_off)
"152
[e $ ! >= _countp _pulse_duty_off 1728  ]
[; ;newmain.c: 153: {
"153
{
[; ;newmain.c: 154: countp = 0;
"154
[e = _countp -> -> 0 `i `ui ]
[; ;newmain.c: 155: dutyon = 0;
"155
[e = _dutyon -> -> 0 `i `uc ]
"156
}
[e :U 1728 ]
"157
}
[e :U 1727 ]
"158
}
[e :U 1724 ]
[; ;newmain.c: 156: }
[; ;newmain.c: 157: }
[; ;newmain.c: 158: }
[; ;newmain.c: 159: return;
"159
[e $UE 1708  ]
"160
}
[e :U 1709 ]
[; ;newmain.c: 160: }
[; ;newmain.c: 162: if(PIE1bits.TMR1IE & PIR1bits.TMR1IF)
"162
[e $ ! != & -> . . _PIE1bits 0 0 `i -> . . _PIR1bits 0 0 `i -> 0 `i 1729  ]
[; ;newmain.c: 163: {
"163
{
[; ;newmain.c: 164: PIR1bits.TMR1IF=0;
"164
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 165: TMR1 =0XC17F;
"165
[e = _TMR1 -> -> 49535 `ui `us ]
[; ;newmain.c: 166: msec1++;
"166
[e ++ _msec1 -> -> 1 `i `ui ]
[; ;newmain.c: 167: msec10++;
"167
[e ++ _msec10 -> -> 1 `i `uc ]
[; ;newmain.c: 168: msec100++;
"168
[e ++ _msec100 -> -> 1 `i `ui ]
[; ;newmain.c: 169: display_sec++;
"169
[e ++ _display_sec -> -> 1 `i `ui ]
[; ;newmain.c: 170: Disp_mesg_cntr++;
"170
[e ++ _Disp_mesg_cntr -> -> 1 `i `ui ]
[; ;newmain.c: 171: torchdelms++;
"171
[e ++ _torchdelms -> -> 1 `i `uc ]
[; ;newmain.c: 172: enc_result=scanencoder();
"172
[e = _enc_result ( _scanencoder ..  ]
[; ;newmain.c: 174: hotstarttime++;
"174
[e ++ _hotstarttime -> -> 1 `i `ui ]
[; ;newmain.c: 175: count_10ms++;
"175
[e ++ _count_10ms -> -> 1 `i `ui ]
[; ;newmain.c: 178: if(torchdelms>=5)
"178
[e $ ! >= -> _torchdelms `i -> 5 `i 1730  ]
[; ;newmain.c: 179: {
"179
{
[; ;newmain.c: 180: torchdelms=0;
"180
[e = _torchdelms -> -> 0 `i `uc ]
[; ;newmain.c: 181: TRISEbits.RE1 =1;
"181
[e = . . _TRISEbits 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 182: if(kpressread==0)
"182
[e $ ! == -> _kpressread `i -> 0 `i 1731  ]
[; ;newmain.c: 183: {
"183
{
[; ;newmain.c: 184: torchstatus1=PORTEbits.RE1;
"184
[e = _torchstatus1 . . _PORTEbits 0 1 ]
[; ;newmain.c: 186: kpressread=1;
"186
[e = _kpressread -> -> 1 `i `uc ]
"187
}
[; ;newmain.c: 187: }
[e $U 1732  ]
"188
[e :U 1731 ]
[; ;newmain.c: 188: else if(kpressread==1)
[e $ ! == -> _kpressread `i -> 1 `i 1733  ]
[; ;newmain.c: 189: {
"189
{
[; ;newmain.c: 190: torchstatus2=PORTEbits.RE1;
"190
[e = _torchstatus2 . . _PORTEbits 0 1 ]
[; ;newmain.c: 192: if(torchstatus1==torchstatus2)
"192
[e $ ! == -> _torchstatus1 `i -> _torchstatus2 `i 1734  ]
[; ;newmain.c: 193: {
"193
{
[; ;newmain.c: 194: if(torchstatus2==0)
"194
[e $ ! == -> _torchstatus2 `i -> 0 `i 1735  ]
[; ;newmain.c: 195: {
"195
{
[; ;newmain.c: 197: TORCH_SW=1;
"197
[e = _TORCH_SW -> -> 1 `i `uc ]
[; ;newmain.c: 198: TORCH=1;
"198
[e = _TORCH -> -> 1 `i `uc ]
"199
}
[; ;newmain.c: 199: }
[e $U 1736  ]
"200
[e :U 1735 ]
[; ;newmain.c: 200: else
[; ;newmain.c: 201: {
"201
{
[; ;newmain.c: 203: TORCH_SW=0;
"203
[e = _TORCH_SW -> -> 0 `i `uc ]
[; ;newmain.c: 204: TORCH=0;
"204
[e = _TORCH -> -> 0 `i `uc ]
"205
}
[e :U 1736 ]
"206
}
[e :U 1734 ]
[; ;newmain.c: 205: }
[; ;newmain.c: 206: }
[; ;newmain.c: 207: kpressread=0;
"207
[e = _kpressread -> -> 0 `i `uc ]
"208
}
[e :U 1733 ]
"209
[e :U 1732 ]
}
[e :U 1730 ]
[; ;newmain.c: 208: }
[; ;newmain.c: 209: }
[; ;newmain.c: 212: if( Actual_Current < 5 )
"212
[e $ ! < _Actual_Current -> -> 5 `i `ui 1737  ]
[; ;newmain.c: 213: {
"213
{
[; ;newmain.c: 214: if(++arc_detection_count>=2000)
"214
[e $ ! >= =+ _arc_detection_count -> -> 1 `i `ui -> -> 2000 `i `ui 1738  ]
[; ;newmain.c: 215: {
"215
{
[; ;newmain.c: 216: arc_detection_count=2000;
"216
[e = _arc_detection_count -> -> 2000 `i `ui ]
[; ;newmain.c: 217: ARC_DETEC_FLAG=0;
"217
[e = _ARC_DETEC_FLAG -> -> 0 `i `uc ]
"218
}
[e :U 1738 ]
"219
}
[; ;newmain.c: 218: }
[; ;newmain.c: 219: }
[e $U 1739  ]
"220
[e :U 1737 ]
[; ;newmain.c: 220: else
[; ;newmain.c: 221: {
"221
{
[; ;newmain.c: 222: arc_detection_count=0;
"222
[e = _arc_detection_count -> -> 0 `i `ui ]
[; ;newmain.c: 223: ARC_DETEC_FLAG=1;
"223
[e = _ARC_DETEC_FLAG -> -> 1 `i `uc ]
"224
}
[e :U 1739 ]
[; ;newmain.c: 224: }
[; ;newmain.c: 226: if(msec1>=100)
"226
[e $ ! >= _msec1 -> -> 100 `i `ui 1740  ]
[; ;newmain.c: 227: {
"227
{
[; ;newmain.c: 228: msec1=0;
"228
[e = _msec1 -> -> 0 `i `ui ]
[; ;newmain.c: 229: Time_100ms++;
"229
[e ++ _Time_100ms -> -> 1 `i `uc ]
[; ;newmain.c: 230: Time_ms++;
"230
[e ++ _Time_ms -> -> 1 `i `uc ]
"231
}
[e :U 1740 ]
[; ;newmain.c: 231: }
[; ;newmain.c: 232: if(msec100 < 200)
"232
[e $ ! < _msec100 -> -> 200 `i `ui 1741  ]
[; ;newmain.c: 233: {
"233
{
[; ;newmain.c: 234: if(enc_result=='+')
"234
[e $ ! == -> _enc_result `ui -> 43 `ui 1742  ]
[; ;newmain.c: 235: pluscount++;
"235
[e ++ _pluscount -> -> 1 `i `ui ]
[e $U 1743  ]
"236
[e :U 1742 ]
[; ;newmain.c: 236: else if(enc_result=='-')
[e $ ! == -> _enc_result `ui -> 45 `ui 1744  ]
[; ;newmain.c: 237: minuscount++;
"237
[e ++ _minuscount -> -> 1 `i `ui ]
[e :U 1744 ]
"238
[e :U 1743 ]
}
[; ;newmain.c: 238: }
[e $U 1745  ]
"239
[e :U 1741 ]
[; ;newmain.c: 239: else if(msec100 >= 200)
[e $ ! >= _msec100 -> -> 200 `i `ui 1746  ]
[; ;newmain.c: 240: {
"240
{
[; ;newmain.c: 241: msec100=0;
"241
[e = _msec100 -> -> 0 `i `ui ]
[; ;newmain.c: 242: plusoperator=pluscount;
"242
[e = _plusoperator _pluscount ]
[; ;newmain.c: 243: minusoperator=minuscount;
"243
[e = _minusoperator _minuscount ]
[; ;newmain.c: 244: if(plusoperator <= 1)
"244
[e $ ! <= _plusoperator -> -> 1 `i `ui 1747  ]
[; ;newmain.c: 245: plusoperator=1;
"245
[e = _plusoperator -> -> 1 `i `ui ]
[e :U 1747 ]
[; ;newmain.c: 246: if(minusoperator <= 1)
"246
[e $ ! <= _minusoperator -> -> 1 `i `ui 1748  ]
[; ;newmain.c: 247: minusoperator=1;
"247
[e = _minusoperator -> -> 1 `i `ui ]
[e :U 1748 ]
[; ;newmain.c: 248: pluscount=0;
"248
[e = _pluscount -> -> 0 `i `ui ]
[; ;newmain.c: 249: minuscount=0;
"249
[e = _minuscount -> -> 0 `i `ui ]
"252
}
[e :U 1746 ]
"253
[e :U 1745 ]
[; ;newmain.c: 252: }
[; ;newmain.c: 253: if(display_sec>=1)
[e $ ! >= _display_sec -> -> 1 `i `ui 1749  ]
[; ;newmain.c: 254: {
"254
{
[; ;newmain.c: 255: display_sec=0;
"255
[e = _display_sec -> -> 0 `i `ui ]
[; ;newmain.c: 256: refresh_disp();
"256
[e ( _refresh_disp ..  ]
"257
}
[e :U 1749 ]
[; ;newmain.c: 257: }
[; ;newmain.c: 259: return;
"259
[e $UE 1708  ]
"260
}
[e :U 1729 ]
[; ;newmain.c: 260: }
[; ;newmain.c: 262: if(PIE1bits.TMR2IE & PIR1bits.TMR2IF)
"262
[e $ ! != & -> . . _PIE1bits 0 1 `i -> . . _PIR1bits 0 1 `i -> 0 `i 1750  ]
[; ;newmain.c: 263: {
"263
{
[; ;newmain.c: 264: PIR1bits.TMR2IF=0;
"264
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 265: return;
"265
[e $UE 1708  ]
"266
}
[e :U 1750 ]
[; ;newmain.c: 266: }
[; ;newmain.c: 269: if(PIE1bits.ADIE & PIR1bits.ADIF)
"269
[e $ ! != & -> . . _PIE1bits 0 6 `i -> . . _PIR1bits 0 6 `i -> 0 `i 1751  ]
[; ;newmain.c: 270: {
"270
{
[; ;newmain.c: 271: PIR1bits.ADIF=0;
"271
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
[; ;newmain.c: 272: ADCON0bits.GODONE=0;
"272
[e = . . _ADCON0bits 7 1 -> -> 0 `i `uc ]
[; ;newmain.c: 275: Read_adc_flag=1;
"275
[e = _Read_adc_flag -> -> 1 `i `uc ]
[; ;newmain.c: 277: return;
"277
[e $UE 1708  ]
"278
}
[e :U 1751 ]
[; ;newmain.c: 278: }
[; ;newmain.c: 280: if(PIE1bits.TX1IE & PIR1bits.TX1IF)
"280
[e $ ! != & -> . . _PIE1bits 0 4 `i -> . . _PIR1bits 0 4 `i -> 0 `i 1752  ]
[; ;newmain.c: 281: {
"281
{
[; ;newmain.c: 282: PIR1bits.TX1IF=0;
"282
[e = . . _PIR1bits 0 4 -> -> 0 `i `uc ]
[; ;newmain.c: 283: return;
"283
[e $UE 1708  ]
"284
}
[e :U 1752 ]
[; ;newmain.c: 284: }
[; ;newmain.c: 286: if(PIE1bits.RC1IE & PIR1bits.RC1IF)
"286
[e $ ! != & -> . . _PIE1bits 0 5 `i -> . . _PIR1bits 0 5 `i -> 0 `i 1753  ]
[; ;newmain.c: 287: {
"287
{
[; ;newmain.c: 292: uartdata= RCREG1;
"292
[e = _uartdata _RCREG1 ]
[; ;newmain.c: 295: if(RCSTA1bits.FERR)
"295
[e $ ! != -> . . _RCSTA1bits 0 2 `i -> -> -> 0 `i `Vuc `i 1754  ]
[; ;newmain.c: 296: {
"296
{
[; ;newmain.c: 297: RCSTA1bits.SPEN=0;
"297
[e = . . _RCSTA1bits 0 7 -> -> 0 `i `uc ]
[; ;newmain.c: 298: RCSTA1bits.SPEN=1;
"298
[e = . . _RCSTA1bits 0 7 -> -> 1 `i `uc ]
"300
}
[e :U 1754 ]
[; ;newmain.c: 300: }
[; ;newmain.c: 301: if(RCSTA1bits.OERR)
"301
[e $ ! != -> . . _RCSTA1bits 0 1 `i -> -> -> 0 `i `Vuc `i 1755  ]
[; ;newmain.c: 302: {
"302
{
[; ;newmain.c: 303: RCSTA1bits.CREN=0;
"303
[e = . . _RCSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;newmain.c: 304: RCSTA1bits.CREN=1;
"304
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
[; ;newmain.c: 305: RCSTA1bits.SPEN=0;
"305
[e = . . _RCSTA1bits 0 7 -> -> 0 `i `uc ]
[; ;newmain.c: 306: RCSTA1bits.SPEN=1;
"306
[e = . . _RCSTA1bits 0 7 -> -> 1 `i `uc ]
"308
}
[e :U 1755 ]
[; ;newmain.c: 308: }
[; ;newmain.c: 328: if(uartdata == '$' && startptr == 0)
"328
[e $ ! && == -> _uartdata `ui -> 36 `ui == -> _startptr `i -> 0 `i 1756  ]
[; ;newmain.c: 329: {
"329
{
[; ;newmain.c: 330: reccnt = 0;
"330
[e = _reccnt -> -> 0 `i `uc ]
[; ;newmain.c: 331: startptr = 1;
"331
[e = _startptr -> -> 1 `i `uc ]
[; ;newmain.c: 332: checksum = 0;
"332
[e = _checksum -> -> 0 `i `uc ]
[; ;newmain.c: 333: donottrans = 1;
"333
[e = _donottrans -> -> 1 `i `uc ]
[; ;newmain.c: 334: string_recvd = 0;
"334
[e = _string_recvd -> -> 0 `i `uc ]
[; ;newmain.c: 335: recvedrevstrg=0;
"335
[e = _recvedrevstrg -> -> 0 `i `uc ]
"337
}
[; ;newmain.c: 337: }
[e $U 1757  ]
"338
[e :U 1756 ]
[; ;newmain.c: 338: else if(startptr == 1)
[e $ ! == -> _startptr `i -> 1 `i 1758  ]
[; ;newmain.c: 339: {
"339
{
[; ;newmain.c: 340: recdata[reccnt] = uartdata;
"340
[e = *U + &U _recdata * -> _reccnt `ux -> -> # *U &U _recdata `ui `ux _uartdata ]
[; ;newmain.c: 341: if(recdata[0]=='@')
"341
[e $ ! == -> *U + &U _recdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui -> 64 `ui 1759  ]
[; ;newmain.c: 342: {
"342
{
[; ;newmain.c: 343: recrev[reccnt]=recdata[reccnt];
"343
[e = *U + &U _recrev * -> _reccnt `ux -> -> # *U &U _recrev `ui `ux *U + &U _recdata * -> _reccnt `ux -> -> # *U &U _recdata `ui `ux ]
"344
}
[e :U 1759 ]
[; ;newmain.c: 344: }
[; ;newmain.c: 345: if(reccnt < 5)
"345
[e $ ! < -> _reccnt `i -> 5 `i 1760  ]
[; ;newmain.c: 346: checksum = checksum+uartdata;
"346
[e = _checksum -> + -> _checksum `i -> _uartdata `i `uc ]
[e :U 1760 ]
[; ;newmain.c: 347: reccnt++;
"347
[e ++ _reccnt -> -> 1 `i `uc ]
[; ;newmain.c: 348: if(reccnt == 6)
"348
[e $ ! == -> _reccnt `i -> 6 `i 1761  ]
[; ;newmain.c: 349: {
"349
{
[; ;newmain.c: 350: reccnt = 0;
"350
[e = _reccnt -> -> 0 `i `uc ]
[; ;newmain.c: 351: startptr = 0;
"351
[e = _startptr -> -> 0 `i `uc ]
[; ;newmain.c: 352: if(checksum == recdata[5])
"352
[e $ ! == -> _checksum `i -> *U + &U _recdata * -> -> -> 5 `i `ui `ux -> -> # *U &U _recdata `ui `ux `i 1762  ]
[; ;newmain.c: 353: {
"353
{
[; ;newmain.c: 354: string_recvd = 1;
"354
[e = _string_recvd -> -> 1 `i `uc ]
[; ;newmain.c: 355: if(recdata[0]=='#')
"355
[e $ ! == -> *U + &U _recdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui -> 35 `ui 1763  ]
[; ;newmain.c: 356: {
"356
{
[; ;newmain.c: 357: lsb = recdata[1];
"357
[e = _lsb -> *U + &U _recdata * -> -> -> 1 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui ]
[; ;newmain.c: 358: msb = recdata[2];
"358
[e = _msb -> *U + &U _recdata * -> -> -> 2 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui ]
[; ;newmain.c: 359: Rpeakcurrent = (lsb|(msb<<8));
"359
[e = _Rpeakcurrent | _lsb << _msb -> 8 `i ]
[; ;newmain.c: 361: lsb = recdata[3];
"361
[e = _lsb -> *U + &U _recdata * -> -> -> 3 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui ]
[; ;newmain.c: 362: msb = recdata[4];
"362
[e = _msb -> *U + &U _recdata * -> -> -> 4 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui ]
[; ;newmain.c: 363: Rbasecurrent = (lsb|(msb<<8));
"363
[e = _Rbasecurrent | _lsb << _msb -> 8 `i ]
"364
}
[; ;newmain.c: 364: }
[e $U 1764  ]
"365
[e :U 1763 ]
[; ;newmain.c: 365: else
[; ;newmain.c: 366: recvedrevstrg=1;
"366
[e = _recvedrevstrg -> -> 1 `i `uc ]
[e :U 1764 ]
"367
}
[; ;newmain.c: 367: }
[e $U 1765  ]
"368
[e :U 1762 ]
[; ;newmain.c: 368: else
[; ;newmain.c: 369: string_recvd = 0;
"369
[e = _string_recvd -> -> 0 `i `uc ]
[e :U 1765 ]
[; ;newmain.c: 371: checksum = 0;
"371
[e = _checksum -> -> 0 `i `uc ]
"372
}
[e :U 1761 ]
"373
}
[e :U 1758 ]
"374
[e :U 1757 ]
}
[e :U 1753 ]
[; ;newmain.c: 372: }
[; ;newmain.c: 373: }
[; ;newmain.c: 374: }
[; ;newmain.c: 375: }
"375
[e :UE 1708 ]
}
"377
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 376: void main()
[; ;newmain.c: 377: {
[e :U _main ]
[f ]
[; ;newmain.c: 378: system_init();
"378
[e ( _system_init ..  ]
[; ;newmain.c: 379: for(iii=0;iii<4000;iii++);
"379
{
[e = _iii -> -> 0 `i `ui ]
[e $ < _iii -> -> 4000 `i `ui 1767  ]
[e $U 1768  ]
[e :U 1767 ]
[e ++ _iii -> -> 1 `i `ui ]
[e $ < _iii -> -> 4000 `i `ui 1767  ]
[e :U 1768 ]
}
[; ;newmain.c: 380: powerontest();
"380
[e ( _powerontest ..  ]
[; ;newmain.c: 381: delay();
"381
[e ( _delay ..  ]
[; ;newmain.c: 383: LATCbits.LATC1=1;
"383
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;newmain.c: 384: readmem();
"384
[e ( _readmem ..  ]
[; ;newmain.c: 385: Read_Model();
"385
[e ( _Read_Model ..  ]
[; ;newmain.c: 386: if(MODEL==1)
"386
[e $ ! == -> _MODEL `i -> 1 `i 1770  ]
[; ;newmain.c: 387: {
"387
{
[; ;newmain.c: 388: cseg_data[7]='A'-0X30;
"388
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 389: cseg_data[0]='D'-0x30;
"389
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 390: cseg_data[1]='O'-0X30;
"390
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 391: cseg_data[2]='R'-0X30;
"391
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 393: cseg_data[3] ='3'- 0x30;
"393
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 394: cseg_data[4] ='P'- 0x30;
"394
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 395: cseg_data[5] ='R'- 0x30;
"395
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 396: cseg_data[6] ='3'- 0x30;
"396
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 397: mincurrent=5;
"397
[e = _mincurrent -> -> 5 `i `uc ]
[; ;newmain.c: 398: maxcurrent=300;
"398
[e = _maxcurrent -> -> 300 `i `ui ]
[; ;newmain.c: 399: maxmmacurrent=250;
"399
[e = _maxmmacurrent -> -> 250 `i `ui ]
[; ;newmain.c: 400: delay();
"400
[e ( _delay ..  ]
[; ;newmain.c: 401: delay();
"401
[e ( _delay ..  ]
"403
}
[; ;newmain.c: 403: }
[e $U 1771  ]
"405
[e :U 1770 ]
[; ;newmain.c: 405: else if(MODEL==2)
[e $ ! == -> _MODEL `i -> 2 `i 1772  ]
[; ;newmain.c: 406: {
"406
{
[; ;newmain.c: 407: cseg_data[7]='A'-0X30;
"407
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 408: cseg_data[0]='D'-0x30;
"408
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 409: cseg_data[1]='O'-0X30;
"409
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 410: cseg_data[2]='R'-0X30;
"410
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 412: cseg_data[3] ='4'- 0x30;
"412
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 413: cseg_data[4] ='P'- 0x30;
"413
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 414: cseg_data[5] ='R'- 0x30;
"414
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 415: cseg_data[6] ='3'- 0x30;
"415
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 416: mincurrent=10;
"416
[e = _mincurrent -> -> 10 `i `uc ]
[; ;newmain.c: 417: maxcurrent=400;
"417
[e = _maxcurrent -> -> 400 `i `ui ]
[; ;newmain.c: 418: maxmmacurrent=400;
"418
[e = _maxmmacurrent -> -> 400 `i `ui ]
[; ;newmain.c: 419: delay();
"419
[e ( _delay ..  ]
"422
}
[e :U 1772 ]
"424
[e :U 1771 ]
[; ;newmain.c: 422: }
[; ;newmain.c: 424: readmem();
[e ( _readmem ..  ]
[; ;newmain.c: 426: slope=(parau.paras.pwmslope/1000.0);
"426
[e = _slope -> / -> . . _parau 0 13 `d .1000.0 `f ]
[; ;newmain.c: 428: if(led_group4.bitsize.LIFTARC==1)
"428
[e $ ! == -> . . _led_group4 1 2 `i -> 1 `i 1773  ]
[; ;newmain.c: 429: {
"429
{
[; ;newmain.c: 430: for(i=0; i<14; i++)
"430
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 1774  ]
[e $U 1775  ]
"431
[e :U 1774 ]
[; ;newmain.c: 431: {
{
[; ;newmain.c: 432: parau.arrayu[i]=lifttigmemarr[i];
"432
[e = *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux *U + &U _lifttigmemarr * -> _i `ux -> -> # *U &U _lifttigmemarr `ui `ux ]
"433
}
"430
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 1774  ]
[e :U 1775 ]
"433
}
"434
}
[e :U 1773 ]
[; ;newmain.c: 433: }
[; ;newmain.c: 434: }
[; ;newmain.c: 436: if(led_group4.bitsize.TIGHF==1)
"436
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1777  ]
[; ;newmain.c: 437: {
"437
{
[; ;newmain.c: 438: for(i=0; i<14; i++)
"438
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 1778  ]
[e $U 1779  ]
"439
[e :U 1778 ]
[; ;newmain.c: 439: {
{
[; ;newmain.c: 440: parau.arrayu[i]=hftigmemarr[i];
"440
[e = *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux *U + &U _hftigmemarr * -> _i `ux -> -> # *U &U _hftigmemarr `ui `ux ]
"441
}
"438
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 1778  ]
[e :U 1779 ]
"441
}
"442
}
[e :U 1777 ]
[; ;newmain.c: 441: }
[; ;newmain.c: 442: }
[; ;newmain.c: 444: oper=pre;
"444
[e = _oper -> . `E8079 0 `E8079 ]
[; ;newmain.c: 445: Update_dispf=1;
"445
[e = _Update_dispf -> -> 1 `i `uc ]
[; ;newmain.c: 446: if(led_group4.bitsize.MMA==1 && led_group4.bitsize.TIGHF==0 && led_group4.bitsize.LIFTARC ==0)
"446
[e $ ! && && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 1 `i -> 0 `i == -> . . _led_group4 1 2 `i -> 0 `i 1781  ]
[; ;newmain.c: 447: {
"447
{
[; ;newmain.c: 448: cVRD_fg=1;VRDTimecnt_2s=0;
"448
[e = _cVRD_fg -> -> 1 `i `uc ]
[e = _VRDTimecnt_2s -> -> 0 `i `ui ]
"449
}
[e :U 1781 ]
[; ;newmain.c: 449: }
[; ;newmain.c: 450: while(1)
"450
[e :U 1783 ]
[; ;newmain.c: 451: {
"451
{
[; ;newmain.c: 452: {
"452
{
[; ;newmain.c: 453: if(MENU_SW==1)
"453
[e $ ! == -> _MENU_SW `i -> 1 `i 1785  ]
[; ;newmain.c: 454: {
"454
{
[; ;newmain.c: 455: resetcntf=1;
"455
[e = _resetcntf -> -> 1 `i `ui ]
[; ;newmain.c: 456: if(resettime>=3000)
"456
[e $ ! >= _resettime -> -> 3000 `i `ui 1786  ]
[; ;newmain.c: 457: {
"457
{
[; ;newmain.c: 458: cseg_data[3] ='R' - 0x30;
"458
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 459: cseg_data[4] ='S' - 0x30;
"459
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 460: cseg_data[5] ='E' - 0x30;
"460
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 461: cseg_data[6] ='T' - 0x30;
"461
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 462: donotwrite=1;
"462
[e = _donotwrite -> -> 1 `i `uc ]
[; ;newmain.c: 463: delay();
"463
[e ( _delay ..  ]
[; ;newmain.c: 464: delay();
"464
[e ( _delay ..  ]
[; ;newmain.c: 465: resetmem();
"465
[e ( _resetmem ..  ]
[; ;newmain.c: 466: readmem();
"466
[e ( _readmem ..  ]
[; ;newmain.c: 467: Update_dispf=1;
"467
[e = _Update_dispf -> -> 1 `i `uc ]
"468
}
[e :U 1786 ]
"470
}
[; ;newmain.c: 468: }
[; ;newmain.c: 470: }
[e $U 1787  ]
"471
[e :U 1785 ]
[; ;newmain.c: 471: else
[; ;newmain.c: 472: {
"472
{
[; ;newmain.c: 473: resetcntf=0;
"473
[e = _resetcntf -> -> 0 `i `ui ]
[; ;newmain.c: 474: resettime=0;
"474
[e = _resettime -> -> 0 `i `ui ]
[; ;newmain.c: 475: donotwrite=0;
"475
[e = _donotwrite -> -> 0 `i `uc ]
"477
}
[e :U 1787 ]
"478
}
[; ;newmain.c: 477: }
[; ;newmain.c: 478: }
[; ;newmain.c: 482: if(ENCODER_SW==1)
"482
[e $ ! == -> _ENCODER_SW `i -> 1 `i 1788  ]
[; ;newmain.c: 483: {
"483
{
[; ;newmain.c: 484: test_time_f=1;
"484
[e = _test_time_f -> -> 1 `i `uc ]
[; ;newmain.c: 485: if(test_time>=2000)
"485
[e $ ! >= _test_time -> -> 2000 `i `ui 1789  ]
[; ;newmain.c: 486: {
"486
{
[; ;newmain.c: 487: cseg_data[3] ='T' - 0x30;
"487
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 488: cseg_data[4] ='E' - 0x30;
"488
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 489: cseg_data[5] ='S' - 0x30;
"489
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 490: cseg_data[6] ='T' - 0x30;
"490
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 491: donotwrite=1;
"491
[e = _donotwrite -> -> 1 `i `uc ]
[; ;newmain.c: 492: delay();
"492
[e ( _delay ..  ]
[; ;newmain.c: 493: delay();
"493
[e ( _delay ..  ]
[; ;newmain.c: 494: test_gas_hf();
"494
[e ( _test_gas_hf ..  ]
[; ;newmain.c: 495: Update_dispf=1;
"495
[e = _Update_dispf -> -> 1 `i `uc ]
"496
}
[; ;newmain.c: 496: }
[e $U 1790  ]
"497
[e :U 1789 ]
[; ;newmain.c: 497: else
[; ;newmain.c: 498: {
"498
{
[; ;newmain.c: 499: resetcntf=0;
"499
[e = _resetcntf -> -> 0 `i `ui ]
[; ;newmain.c: 500: resettime=0;
"500
[e = _resettime -> -> 0 `i `ui ]
[; ;newmain.c: 501: donotwrite=0;
"501
[e = _donotwrite -> -> 0 `i `uc ]
"502
}
[e :U 1790 ]
"503
}
[e :U 1788 ]
[; ;newmain.c: 502: }
[; ;newmain.c: 503: }
[; ;newmain.c: 505: {if(PROG_SW==1)
"505
{
[e $ ! == -> _PROG_SW `i -> 1 `i 1791  ]
[; ;newmain.c: 506: {
"506
{
[; ;newmain.c: 507: modelselectflag=1;
"507
[e = _modelselectflag -> -> 1 `i `uc ]
[; ;newmain.c: 508: if(modelselecttime>=1000)
"508
[e $ ! >= _modelselecttime -> -> 1000 `i `ui 1792  ]
[; ;newmain.c: 509: {
"509
{
[; ;newmain.c: 511: modelflag=1;
"511
[e = _modelflag -> -> 1 `i `uc ]
[; ;newmain.c: 513: cseg_data[7]='S'-0X30;
"513
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 514: cseg_data[0]='L'-0x30;
"514
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 515: cseg_data[1]='C'-0X30;
"515
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 516: cseg_data[2]='T'-0X30;
"516
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 518: cseg_data[3] ='M'- 0x30;
"518
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 519: cseg_data[4] ='O'- 0x30;
"519
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 520: cseg_data[5] ='D'- 0x30;
"520
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 521: cseg_data[6] ='L'- 0x30;
"521
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 522: delay();
"522
[e ( _delay ..  ]
[; ;newmain.c: 525: if(modelcount==0x01)
"525
[e $ ! == -> _modelcount `i -> 1 `i 1793  ]
[; ;newmain.c: 526: {
"526
{
[; ;newmain.c: 527: cseg_data[3] ='3'- 0x30;
"527
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 528: cseg_data[4] ='0'- 0x30;
"528
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 529: cseg_data[5] ='0'- 0x30;
"529
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 530: cseg_data[6] ='P'- 0x30;
"530
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
"532
}
[; ;newmain.c: 532: }
[e $U 1794  ]
"533
[e :U 1793 ]
[; ;newmain.c: 533: else if(modelcount==0x02)
[e $ ! == -> _modelcount `i -> 2 `i 1795  ]
[; ;newmain.c: 534: {
"534
{
[; ;newmain.c: 535: cseg_data[3] ='4'- 0x30;
"535
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 536: cseg_data[4] ='0'- 0x30;
"536
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 537: cseg_data[5] ='0'- 0x30;
"537
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 538: cseg_data[6] ='P'- 0x30;
"538
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
"540
}
[; ;newmain.c: 540: }
[e $U 1796  ]
"541
[e :U 1795 ]
[; ;newmain.c: 541: else
[; ;newmain.c: 542: {
"542
{
[; ;newmain.c: 543: cseg_data[3] ='4'- 0x30;
"543
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 544: cseg_data[4] ='0'- 0x30;
"544
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 545: cseg_data[5] ='0'- 0x30;
"545
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 546: cseg_data[6] ='P'- 0x30;
"546
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
"548
}
[e :U 1796 ]
[e :U 1794 ]
"550
}
[e :U 1792 ]
"554
}
[; ;newmain.c: 548: }
[; ;newmain.c: 550: }
[; ;newmain.c: 554: }
[e $U 1797  ]
"555
[e :U 1791 ]
[; ;newmain.c: 555: else
[; ;newmain.c: 556: {
"556
{
[; ;newmain.c: 557: modelselectflag=0;
"557
[e = _modelselectflag -> -> 0 `i `uc ]
[; ;newmain.c: 558: modelselecttime=0;
"558
[e = _modelselecttime -> -> 0 `i `ui ]
"560
}
[e :U 1797 ]
"561
}
[; ;newmain.c: 560: }
[; ;newmain.c: 561: }
[; ;newmain.c: 567: if(Disp_mesgf==1 && Disp_mesg_cntr > 500)
"567
[e $ ! && == -> _Disp_mesgf `i -> 1 `i > _Disp_mesg_cntr -> -> 500 `i `ui 1798  ]
[; ;newmain.c: 568: {
"568
{
[; ;newmain.c: 569: Disp_mesgf=0;
"569
[e = _Disp_mesgf -> -> 0 `i `uc ]
[; ;newmain.c: 570: Disp_mesg_cntr=0;
"570
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 571: Update_dispf=1;
"571
[e = _Update_dispf -> -> 1 `i `uc ]
"572
}
[e :U 1798 ]
[; ;newmain.c: 572: }
[; ;newmain.c: 574: if(string_recvd==1)
"574
[e $ ! == -> _string_recvd `i -> 1 `i 1799  ]
[; ;newmain.c: 575: {
"575
{
[; ;newmain.c: 577: if((recdata[0]=='@') && (recvedrevstrg==1))
"577
[e $ ! && == -> *U + &U _recdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui -> 64 `ui == -> _recvedrevstrg `i -> 1 `i 1800  ]
[; ;newmain.c: 578: {
"578
{
[; ;newmain.c: 579: recvedrevstrg=0;
"579
[e = _recvedrevstrg -> -> 0 `i `uc ]
[; ;newmain.c: 580: string_recvd=0;
"580
[e = _string_recvd -> -> 0 `i `uc ]
[; ;newmain.c: 581: cseg_data[3] ='R' - 0x30;
"581
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 582: cseg_data[4] ='E' - 0x30;
"582
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 583: cseg_data[5] ='M' - 0x30;
"583
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 584: cseg_data[6] ='T' - 0x30;
"584
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 585: delay();
"585
[e ( _delay ..  ]
[; ;newmain.c: 586: cseg_data[3] =recrev[1];
"586
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux *U + &U _recrev * -> -> -> 1 `i `ui `ux -> -> # *U &U _recrev `ui `ux ]
[; ;newmain.c: 587: cseg_data[4] =recrev[2];
"587
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux *U + &U _recrev * -> -> -> 2 `i `ui `ux -> -> # *U &U _recrev `ui `ux ]
[; ;newmain.c: 588: cseg_data[5] =recrev[3];
"588
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux *U + &U _recrev * -> -> -> 3 `i `ui `ux -> -> # *U &U _recrev `ui `ux ]
[; ;newmain.c: 589: cseg_data[6] =recrev[4];
"589
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux *U + &U _recrev * -> -> -> 4 `i `ui `ux -> -> # *U &U _recrev `ui `ux ]
[; ;newmain.c: 590: dp_on_flag=1;
"590
[e = _dp_on_flag -> -> 1 `i `uc ]
[; ;newmain.c: 591: dp_on_flag1=0;
"591
[e = _dp_on_flag1 -> -> 0 `i `uc ]
[; ;newmain.c: 592: delay();
"592
[e ( _delay ..  ]
[; ;newmain.c: 593: delay();
"593
[e ( _delay ..  ]
[; ;newmain.c: 594: Update_dispf=1;
"594
[e = _Update_dispf -> -> 1 `i `uc ]
"596
}
[; ;newmain.c: 596: }
[e $U 1801  ]
"597
[e :U 1800 ]
[; ;newmain.c: 597: else if(recdata[0]=='#')
[e $ ! == -> *U + &U _recdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _recdata `ui `ux `ui -> 35 `ui 1802  ]
[; ;newmain.c: 598: {
"598
{
[; ;newmain.c: 599: chk_data_remote();
"599
[e ( _chk_data_remote ..  ]
[; ;newmain.c: 600: if(led_group4.bitsize.TIGHF==1 || led_group4.bitsize.LIFTARC ==1)
"600
[e $ ! || == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i 1803  ]
[; ;newmain.c: 601: {
"601
{
[; ;newmain.c: 602: if(prevpeakcurrent!=peakcurrent)
"602
[e $ ! != _prevpeakcurrent _peakcurrent 1804  ]
[; ;newmain.c: 603: {
"603
{
[; ;newmain.c: 604: led_group2.all=0x00;
"604
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 605: led_group3.all=0x00;
"605
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 606: led_group2.bitsize.I1_MAIN=1;
"606
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 607: if(led_group4.bitsize.PULSE==1)
"607
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1805  ]
[; ;newmain.c: 608: led_group2.bitsize.PEAK_CUR=1;
"608
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
[e :U 1805 ]
[; ;newmain.c: 610: led_group1.bitsize.AMP=1;
"610
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 611: led_group1.bitsize.SEC=0;
"611
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 612: led_group1.bitsize.FREQ=0;
"612
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 613: parau.paras.weld.I1=peakcurrent;
"613
[e = . . . _parau 0 4 0 _peakcurrent ]
[; ;newmain.c: 614: if(parau.paras.weld.I1>=maxcurrent)
"614
[e $ ! >= . . . _parau 0 4 0 _maxcurrent 1806  ]
[; ;newmain.c: 615: parau.paras.weld.I1=maxcurrent;
"615
[e = . . . _parau 0 4 0 _maxcurrent ]
[e :U 1806 ]
[; ;newmain.c: 616: if(parau.paras.weld.I1<=mincurrent)
"616
[e $ ! <= . . . _parau 0 4 0 -> _mincurrent `ui 1807  ]
[; ;newmain.c: 617: parau.paras.weld.I1=mincurrent;
"617
[e = . . . _parau 0 4 0 -> _mincurrent `ui ]
[e :U 1807 ]
[; ;newmain.c: 620: prevpeakcurrent=peakcurrent;
"620
[e = _prevpeakcurrent _peakcurrent ]
[; ;newmain.c: 621: Update_dispf=1;
"621
[e = _Update_dispf -> -> 1 `i `uc ]
"622
}
[e :U 1804 ]
[; ;newmain.c: 622: }
[; ;newmain.c: 623: if(led_group4.bitsize.PULSE==1)
"623
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1808  ]
[; ;newmain.c: 624: {
"624
{
[; ;newmain.c: 625: if(prevbasecurrent!=basecurrent)
"625
[e $ ! != _prevbasecurrent _basecurrent 1809  ]
[; ;newmain.c: 626: {
"626
{
[; ;newmain.c: 627: led_group2.all=0x00;
"627
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 628: led_group3.all=0x00;
"628
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 629: led_group2.bitsize.BASE_CUR=1;
"629
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;newmain.c: 630: led_group1.bitsize.AMP=1;
"630
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 631: led_group1.bitsize.SEC=0;
"631
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 632: led_group1.bitsize.FREQ=0;
"632
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 633: parau.paras.weld.base=basecurrent;
"633
[e = . . . _parau 0 4 2 _basecurrent ]
[; ;newmain.c: 634: if(parau.paras.weld.base>=parau.paras.weld.I1)
"634
[e $ ! >= . . . _parau 0 4 2 . . . _parau 0 4 0 1810  ]
[; ;newmain.c: 635: parau.paras.weld.base=parau.paras.weld.I1;
"635
[e = . . . _parau 0 4 2 . . . _parau 0 4 0 ]
[e :U 1810 ]
[; ;newmain.c: 636: if(parau.paras.weld.base<=mincurrent)
"636
[e $ ! <= . . . _parau 0 4 2 -> _mincurrent `ui 1811  ]
[; ;newmain.c: 637: parau.paras.weld.base=mincurrent;
"637
[e = . . . _parau 0 4 2 -> _mincurrent `ui ]
[e :U 1811 ]
[; ;newmain.c: 640: prevbasecurrent=basecurrent;
"640
[e = _prevbasecurrent _basecurrent ]
[; ;newmain.c: 641: Update_dispf=1;
"641
[e = _Update_dispf -> -> 1 `i `uc ]
"642
}
[e :U 1809 ]
"643
}
[e :U 1808 ]
"644
}
[; ;newmain.c: 642: }
[; ;newmain.c: 643: }
[; ;newmain.c: 644: }
[e $U 1812  ]
"645
[e :U 1803 ]
[; ;newmain.c: 645: else if(led_group4.bitsize.MMA==1)
[e $ ! == -> . . _led_group4 1 0 `i -> 1 `i 1813  ]
[; ;newmain.c: 646: {
"646
{
[; ;newmain.c: 647: if(prevpeakcurrent!=peakcurrent)
"647
[e $ ! != _prevpeakcurrent _peakcurrent 1814  ]
[; ;newmain.c: 648: {
"648
{
[; ;newmain.c: 649: led_group2.all=0x00;
"649
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 650: led_group3.all=0x00;
"650
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 651: led_group2.bitsize.I1_MAIN=1;
"651
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 652: led_group1.bitsize.AMP=1;
"652
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 653: led_group1.bitsize.SEC=0;
"653
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 654: led_group1.bitsize.FREQ=0;
"654
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 655: parau.paras.mmacurrent=peakcurrent;
"655
[e = . . _parau 0 15 _peakcurrent ]
[; ;newmain.c: 656: if(parau.paras.mmacurrent>maxmmacurrent)
"656
[e $ ! > . . _parau 0 15 _maxmmacurrent 1815  ]
[; ;newmain.c: 657: parau.paras.mmacurrent=maxmmacurrent;
"657
[e = . . _parau 0 15 _maxmmacurrent ]
[e :U 1815 ]
[; ;newmain.c: 658: if(parau.paras.mmacurrent<50)
"658
[e $ ! < . . _parau 0 15 -> -> 50 `i `ui 1816  ]
[; ;newmain.c: 659: {
"659
{
[; ;newmain.c: 660: parau.paras.mmacurrent=50;
"660
[e = . . _parau 0 15 -> -> 50 `i `ui ]
"661
}
[e :U 1816 ]
[; ;newmain.c: 661: }
[; ;newmain.c: 662: prevpeakcurrent=peakcurrent;
"662
[e = _prevpeakcurrent _peakcurrent ]
[; ;newmain.c: 663: Update_dispf=1;
"663
[e = _Update_dispf -> -> 1 `i `uc ]
"664
}
[e :U 1814 ]
"665
}
[e :U 1813 ]
"666
[e :U 1812 ]
}
[e :U 1802 ]
"667
[e :U 1801 ]
}
[e :U 1799 ]
[; ;newmain.c: 664: }
[; ;newmain.c: 665: }
[; ;newmain.c: 666: }
[; ;newmain.c: 667: }
[; ;newmain.c: 669: {
"669
{
[; ;newmain.c: 671: if((WATER_PRESSURE_SW == 1)&&(GAS_WATER_SW == 1)&&(led_group4.bitsize.TIGHF==1 || led_group4.bitsize.LIFTARC ==1) && modelflag==0)
"671
[e $ ! && && && == -> _WATER_PRESSURE_SW `i -> 1 `i == -> _GAS_WATER_SW `i -> 1 `i || == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i == -> _modelflag `i -> 0 `i 1817  ]
[; ;newmain.c: 672: {
"672
{
[; ;newmain.c: 673: if(!blink_timer)
"673
[e $ ! ! != -> _blink_timer `i -> -> -> 0 `i `Vuc `i 1818  ]
[; ;newmain.c: 674: {
"674
{
[; ;newmain.c: 675: blink_timer = 1;
"675
[e = _blink_timer -> -> 1 `i `uc ]
[; ;newmain.c: 676: count_10ms = 0;
"676
[e = _count_10ms -> -> 0 `i `ui ]
"677
}
[e :U 1818 ]
[; ;newmain.c: 677: }
[; ;newmain.c: 679: {
"679
{
[; ;newmain.c: 680: if(count_10ms >= 500 && !blink)
"680
[e $ ! && >= _count_10ms -> -> 500 `i `ui ! != -> _blink `i -> -> -> 0 `i `Vuc `i 1819  ]
[; ;newmain.c: 681: {
"681
{
[; ;newmain.c: 682: blink_timer = 0;
"682
[e = _blink_timer -> -> 0 `i `uc ]
[; ;newmain.c: 683: blink = 1;
"683
[e = _blink -> -> 1 `i `uc ]
[; ;newmain.c: 684: cseg_data[3] ='P'- 0x30;
"684
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 685: cseg_data[4] ='E'- 0x30;
"685
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 686: cseg_data[5] ='R'- 0x30;
"686
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 687: cseg_data[6] ='R'- 0x30;
"687
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
"688
}
[; ;newmain.c: 688: }
[e $U 1820  ]
"689
[e :U 1819 ]
[; ;newmain.c: 689: else if(count_10ms >= 500 && blink)
[e $ ! && >= _count_10ms -> -> 500 `i `ui != -> _blink `i -> -> -> 0 `i `Vuc `i 1821  ]
[; ;newmain.c: 690: {
"690
{
[; ;newmain.c: 691: blink_timer = 0;
"691
[e = _blink_timer -> -> 0 `i `uc ]
[; ;newmain.c: 692: blink = 0;
"692
[e = _blink -> -> 0 `i `uc ]
[; ;newmain.c: 693: cseg_data[3] = 0x0A;
"693
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 10 `i `uc ]
[; ;newmain.c: 694: cseg_data[4] = 0x0A;
"694
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 10 `i `uc ]
[; ;newmain.c: 695: cseg_data[5] = 0x0A;
"695
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 10 `i `uc ]
[; ;newmain.c: 696: cseg_data[6] = 0x0A;
"696
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 10 `i `uc ]
"697
}
[e :U 1821 ]
"698
[e :U 1820 ]
[; ;newmain.c: 697: }
[; ;newmain.c: 698: Disp_mesgf=1;
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 699: Disp_mesg_cntr=0;
"699
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 700: dp_on_flag=0;
"700
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 701: pressurerr=1;
"701
[e = _pressurerr -> -> 1 `i `uc ]
[; ;newmain.c: 704: CCPR1L=0;
"704
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;newmain.c: 705: CCP1CONbits.DC1B=0;
"705
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 706: PORTAbits.RA3=0;
"706
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 707: PORTAbits.RA2=0;
"707
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 708: oper=exit1;
"708
[e = _oper -> . `E8079 7 `E8079 ]
"709
}
"710
}
[; ;newmain.c: 709: }
[; ;newmain.c: 710: }
[e $U 1822  ]
"711
[e :U 1817 ]
[; ;newmain.c: 711: else
[; ;newmain.c: 712: {
"712
{
[; ;newmain.c: 713: pressurerr=0;
"713
[e = _pressurerr -> -> 0 `i `uc ]
[; ;newmain.c: 714: tigwelding=0;
"714
[e = _tigwelding -> -> 0 `i `uc ]
"716
}
[e :U 1822 ]
"717
}
[; ;newmain.c: 716: }
[; ;newmain.c: 717: }
[; ;newmain.c: 719: if(led_group4.bitsize.MMA==1 && led_group4.bitsize.TIGHF==0 && led_group4.bitsize.LIFTARC ==0)
"719
[e $ ! && && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 1 `i -> 0 `i == -> . . _led_group4 1 2 `i -> 0 `i 1823  ]
[; ;newmain.c: 720: {
"720
{
[; ;newmain.c: 723: weld_mma_process();
"723
[e ( _weld_mma_process ..  ]
[; ;newmain.c: 724: if(cVRD_fg==2)
"724
[e $ ! == -> _cVRD_fg `i -> 2 `i 1824  ]
[; ;newmain.c: 725: {
"725
{
[; ;newmain.c: 727: if((Actual_Volt <= (iActualVRDvtgON-40)) && (cRecordVRDONvtg == 0))
"727
[e $ ! && <= _Actual_Volt - _iActualVRDvtgON -> -> 40 `i `ui == -> _cRecordVRDONvtg `i -> 0 `i 1825  ]
[; ;newmain.c: 728: {
"728
{
[; ;newmain.c: 729: cVRD_fg = 0;
"729
[e = _cVRD_fg -> -> 0 `i `uc ]
[; ;newmain.c: 730: Update_PWM(mmacurrent1);
"730
[e ( _Update_PWM (1 _mmacurrent1 ]
"731
}
[; ;newmain.c: 731: }
[e $U 1826  ]
"732
[e :U 1825 ]
[; ;newmain.c: 732: else
[; ;newmain.c: 733: {
"733
{
[; ;newmain.c: 734: CCP1CONbits.DC1B=0;
"734
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 735: CCPR1L=0;
"735
[e = _CCPR1L -> -> 0 `i `uc ]
"736
}
[e :U 1826 ]
"737
}
[e :U 1824 ]
"738
}
[e :U 1823 ]
[; ;newmain.c: 736: }
[; ;newmain.c: 737: }
[; ;newmain.c: 738: }
[; ;newmain.c: 742: if(led_group4.bitsize.MMA==0 && (led_group4.bitsize.TIGHF==1 || led_group4.bitsize.LIFTARC ==1))
"742
[e $ ! && == -> . . _led_group4 1 0 `i -> 0 `i || == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i 1827  ]
[; ;newmain.c: 743: {
"743
{
[; ;newmain.c: 744: if(TORCH==0 && Cyclestart==0)
"744
[e $ ! && == -> _TORCH `i -> 0 `i == -> _Cyclestart `i -> 0 `i 1828  ]
[; ;newmain.c: 745: {
"745
{
[; ;newmain.c: 746: if(pressurerr==0)
"746
[e $ ! == -> _pressurerr `i -> 0 `i 1829  ]
[; ;newmain.c: 747: {
"747
{
[; ;newmain.c: 748: LATCbits.LATC1=1;
"748
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;newmain.c: 749: CCPR1L=0;
"749
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;newmain.c: 750: CCP1CONbits.DC1B=0;
"750
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 753: if(footsetupf==1)
"753
[e $ ! == -> _footsetupf `i -> 1 `i 1830  ]
[; ;newmain.c: 754: {
"754
{
[; ;newmain.c: 755: if(dispmesgf==0 && saveoffsetf==0 && setmaxcntf==0)
"755
[e $ ! && && == -> _dispmesgf `i -> 0 `i == -> _saveoffsetf `i -> 0 `i == -> _setmaxcntf `i -> 0 `i 1831  ]
[; ;newmain.c: 756: {
"756
{
[; ;newmain.c: 757: cseg_data[3] ='F'- 0x30;
"757
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 758: cseg_data[4] ='S'- 0x30;
"758
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 759: cseg_data[5] ='E'- 0x30;
"759
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 760: cseg_data[6] ='T'- 0x30;
"760
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 761: Disp_mesgf=1;
"761
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 762: Disp_mesg_cntr=0;
"762
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 763: dp_on_flag=0;
"763
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 764: delay();
"764
[e ( _delay ..  ]
[; ;newmain.c: 765: dispmesgf=1;
"765
[e = _dispmesgf -> -> 1 `i `uc ]
[; ;newmain.c: 766: fminoff=0;
"766
[e = _fminoff -> -> 0 `i `uc ]
"767
}
[; ;newmain.c: 767: }
[e $U 1832  ]
"768
[e :U 1831 ]
[; ;newmain.c: 768: else if(dispmesgf==1 && saveoffsetf==0 && setmaxcntf==0)
[e $ ! && && == -> _dispmesgf `i -> 1 `i == -> _saveoffsetf `i -> 0 `i == -> _setmaxcntf `i -> 0 `i 1833  ]
[; ;newmain.c: 769: {
"769
{
[; ;newmain.c: 770: if(fminoff==0)
"770
[e $ ! == -> _fminoff `i -> 0 `i 1834  ]
[; ;newmain.c: 771: {
"771
{
[; ;newmain.c: 772: cseg_data[3] ='F'- 0x30;
"772
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 773: cseg_data[4] ='M'- 0x30;
"773
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 774: cseg_data[5] ='I'- 0x30;
"774
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 775: cseg_data[6] ='N'- 0x30;
"775
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 776: Disp_mesgf=1;
"776
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 777: Disp_mesg_cntr=0;
"777
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 778: dp_on_flag=0;
"778
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 779: delay();
"779
[e ( _delay ..  ]
[; ;newmain.c: 780: fminoff=1;
"780
[e = _fminoff -> -> 1 `i `uc ]
"781
}
[e :U 1834 ]
[; ;newmain.c: 781: }
[; ;newmain.c: 782: fminoffset=footrefadc;
"782
[e = _fminoffset _footrefadc ]
[; ;newmain.c: 783: inttochar(footrefadc);
"783
[e ( _inttochar (1 _footrefadc ]
[; ;newmain.c: 784: dp_on_flag=0;
"784
[e = _dp_on_flag -> -> 0 `i `uc ]
"785
}
[; ;newmain.c: 785: }
[e $U 1835  ]
"786
[e :U 1833 ]
[; ;newmain.c: 786: else if(saveoffsetf==0 && setmaxcntf==1)
[e $ ! && == -> _saveoffsetf `i -> 0 `i == -> _setmaxcntf `i -> 1 `i 1836  ]
[; ;newmain.c: 787: {
"787
{
[; ;newmain.c: 788: if(Fsetmax==0)
"788
[e $ ! == -> _Fsetmax `i -> 0 `i 1837  ]
[; ;newmain.c: 789: {
"789
{
[; ;newmain.c: 790: cseg_data[3] =0X16;
"790
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 22 `i `uc ]
[; ;newmain.c: 791: cseg_data[4] =0X1D;
"791
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 29 `i `uc ]
[; ;newmain.c: 792: cseg_data[5] =0X11;
"792
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 17 `i `uc ]
[; ;newmain.c: 793: cseg_data[6] =0X2D;
"793
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 45 `i `uc ]
[; ;newmain.c: 794: Disp_mesgf=1;
"794
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 795: Disp_mesg_cntr=0;
"795
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 796: dp_on_flag=0;
"796
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 797: delay();
"797
[e ( _delay ..  ]
[; ;newmain.c: 799: Fsetmax=1;
"799
[e = _Fsetmax -> -> 1 `i `uc ]
"800
}
[e :U 1837 ]
[; ;newmain.c: 800: }
[; ;newmain.c: 801: fmaxoffset=footrefadc;
"801
[e = _fmaxoffset _footrefadc ]
[; ;newmain.c: 802: inttochar(footrefadc);
"802
[e ( _inttochar (1 _footrefadc ]
"803
}
[; ;newmain.c: 803: }
[e $U 1838  ]
"804
[e :U 1836 ]
[; ;newmain.c: 804: else if(saveoffsetf==1)
[e $ ! == -> _saveoffsetf `i -> 1 `i 1839  ]
[; ;newmain.c: 805: {
"805
{
[; ;newmain.c: 806: fmaxoffset=fmaxoffset-fminoffset;
"806
[e = _fmaxoffset - _fmaxoffset _fminoffset ]
[; ;newmain.c: 807: fmaxoffset1=(unsigned int)fmaxoffset/10.0; lowbyte=fminoffset;
"807
[e = _fmaxoffset1 -> / -> _fmaxoffset `d .10.0 `ui ]
[e = _lowbyte -> _fminoffset `uc ]
[; ;newmain.c: 808: hibyte=fminoffset>>8;
"808
[e = _hibyte -> >> _fminoffset -> 8 `i `uc ]
[; ;newmain.c: 809: write(0X64,lowbyte);
"809
[e ( _write (2 , -> -> 100 `i `uc _lowbyte ]
[; ;newmain.c: 810: write(0X65,hibyte);
"810
[e ( _write (2 , -> -> 101 `i `uc _hibyte ]
[; ;newmain.c: 812: lowbyte=fmaxoffset;
"812
[e = _lowbyte -> _fmaxoffset `uc ]
[; ;newmain.c: 813: hibyte=fmaxoffset>>8;
"813
[e = _hibyte -> >> _fmaxoffset -> 8 `i `uc ]
[; ;newmain.c: 814: write(0X66,lowbyte);
"814
[e ( _write (2 , -> -> 102 `i `uc _lowbyte ]
[; ;newmain.c: 815: write(0X67,hibyte);
"815
[e ( _write (2 , -> -> 103 `i `uc _hibyte ]
[; ;newmain.c: 817: cseg_data[3] ='S'- 0x30;
"817
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 818: cseg_data[4] ='A'- 0x30;
"818
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 819: cseg_data[5] ='V'- 0x30;
"819
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 86 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 820: cseg_data[6] ='D'- 0x30;
"820
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 821: Disp_mesgf=1;
"821
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 822: Disp_mesg_cntr=0;
"822
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 823: dp_on_flag=0;
"823
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 824: delay();
"824
[e ( _delay ..  ]
[; ;newmain.c: 825: dispmesgf=0;
"825
[e = _dispmesgf -> -> 0 `i `uc ]
[; ;newmain.c: 826: saveoffsetf=0;
"826
[e = _saveoffsetf -> -> 0 `i `uc ]
[; ;newmain.c: 827: Fsetmax=0;
"827
[e = _Fsetmax -> -> 0 `i `uc ]
[; ;newmain.c: 828: setmaxcntf=0;
"828
[e = _setmaxcntf -> -> 0 `i `uc ]
[; ;newmain.c: 829: footsetupf=0;
"829
[e = _footsetupf -> -> 0 `i `uc ]
"830
}
[e :U 1839 ]
"831
[e :U 1838 ]
[e :U 1835 ]
[e :U 1832 ]
}
[; ;newmain.c: 830: }
[; ;newmain.c: 831: }
[e $U 1840  ]
"832
[e :U 1830 ]
[; ;newmain.c: 832: else
[; ;newmain.c: 833: {
"833
{
[; ;newmain.c: 835: if(((enc_result=='+') || (enc_result=='-') || (Update_dispf==1) ||(updatedisptig==1))&& (pressurerr==0))
"835
[e $ ! && || || || == -> _enc_result `ui -> 43 `ui == -> _enc_result `ui -> 45 `ui == -> _Update_dispf `i -> 1 `i == -> _updatedisptig `i -> 1 `i == -> _pressurerr `i -> 0 `i 1841  ]
[; ;newmain.c: 836: {
"836
{
[; ;newmain.c: 837: Update_TIG_Parameters(enc_result);
"837
[e ( _Update_TIG_Parameters (1 _enc_result ]
[; ;newmain.c: 838: writememcnt=0;
"838
[e = _writememcnt -> -> 0 `i `uc ]
[; ;newmain.c: 839: writememf=1;
"839
[e = _writememf -> -> 1 `i `uc ]
[; ;newmain.c: 840: enc_result=0;
"840
[e = _enc_result -> -> 0 `i `uc ]
[; ;newmain.c: 841: Update_dispf=0;
"841
[e = _Update_dispf -> -> 0 `i `uc ]
[; ;newmain.c: 842: updatedisptig=0;
"842
[e = _updatedisptig -> -> 0 `i `uc ]
"843
}
[e :U 1841 ]
[; ;newmain.c: 843: }
[; ;newmain.c: 844: if((writememf==1) && (writememcnt>=100)&& (donotwrite==0))
"844
[e $ ! && && == -> _writememf `i -> 1 `i >= -> _writememcnt `i -> 100 `i == -> _donotwrite `i -> 0 `i 1842  ]
[; ;newmain.c: 845: {
"845
{
[; ;newmain.c: 846: writememf=0;
"846
[e = _writememf -> -> 0 `i `uc ]
[; ;newmain.c: 847: writememcnt=0;
"847
[e = _writememcnt -> -> 0 `i `uc ]
[; ;newmain.c: 848: writemem();
"848
[e ( _writemem ..  ]
"849
}
[e :U 1842 ]
"850
}
[e :U 1840 ]
"851
}
[e :U 1829 ]
[; ;newmain.c: 849: }
[; ;newmain.c: 850: }
[; ;newmain.c: 851: }
[; ;newmain.c: 852: keydetect();
"852
[e ( _keydetect ..  ]
"853
}
[; ;newmain.c: 853: }
[e $U 1843  ]
"854
[e :U 1828 ]
[; ;newmain.c: 854: else
[; ;newmain.c: 855: {
"855
{
[; ;newmain.c: 856: if(Error_no==0)
"856
[e $ ! == -> _Error_no `i -> 0 `i 1844  ]
[; ;newmain.c: 857: LATCbits.LATC1=0;
"857
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
[e :U 1844 ]
[; ;newmain.c: 859: if(led_group4.bitsize.PULSE==1 && tempcnt==0)
"859
[e $ ! && == -> . . _led_group4 1 3 `i -> 1 `i == -> _tempcnt `i -> 0 `i 1845  ]
[; ;newmain.c: 860: {
"860
{
[; ;newmain.c: 861: fpulse_period = (10000.0 / parau.paras.weld.freq);
"861
[e = _fpulse_period -> / .10000.0 -> . . . _parau 0 4 4 `d `f ]
[; ;newmain.c: 862: fpulse_duty_on = ((fpulse_period /100) * parau.paras.weld.duty);
"862
[e = _fpulse_duty_on * / _fpulse_period -> -> 100 `i `f -> . . . _parau 0 4 5 `f ]
[; ;newmain.c: 863: pulse_duty_on = (unsigned int) fpulse_duty_on;
"863
[e = _pulse_duty_on -> _fpulse_duty_on `ui ]
[; ;newmain.c: 864: fpulse_duty_off = (fpulse_period - pulse_duty_on);
"864
[e = _fpulse_duty_off - _fpulse_period -> _pulse_duty_on `f ]
[; ;newmain.c: 865: pulse_duty_off =(unsigned int) fpulse_duty_off;
"865
[e = _pulse_duty_off -> _fpulse_duty_off `ui ]
[; ;newmain.c: 866: tempcnt=1;
"866
[e = _tempcnt -> -> 1 `i `uc ]
"867
}
[e :U 1845 ]
[; ;newmain.c: 867: }
[; ;newmain.c: 868: if(tigwelding==0)
"868
[e $ ! == -> _tigwelding `i -> 0 `i 1846  ]
[; ;newmain.c: 869: {
"869
{
[; ;newmain.c: 870: TIG_Weld_Process();
"870
[e ( _TIG_Weld_Process ..  ]
[; ;newmain.c: 871: tigwelding=1;
"871
[e = _tigwelding -> -> 1 `i `uc ]
"872
}
[e :U 1846 ]
[; ;newmain.c: 872: }
[; ;newmain.c: 876: if((MODE_SW==1)&&(TIG_SW==1)&& (pressurerr==0)&& FOOT_SW==1)
"876
[e $ ! && && && == -> _MODE_SW `i -> 1 `i == -> _TIG_SW `i -> 1 `i == -> _pressurerr `i -> 0 `i == -> _FOOT_SW `i -> 1 `i 1847  ]
[; ;newmain.c: 877: {
"877
{
[; ;newmain.c: 878: calibrationmode=1;
"878
[e = _calibrationmode -> -> 1 `i `uc ]
[; ;newmain.c: 879: calibration=1;
"879
[e = _calibration -> -> 1 `i `uc ]
[; ;newmain.c: 880: cseg_data[3] ='C'- 0x30;
"880
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 881: cseg_data[4] ='L'- 0x30;
"881
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 882: cseg_data[5] ='O'- 0x30;
"882
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 883: cseg_data[6] ='N'- 0x30;
"883
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 884: Disp_mesgf=1;
"884
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 885: Disp_mesg_cntr=0;
"885
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 886: dp_on_flag=0;
"886
[e = _dp_on_flag -> -> 0 `i `uc ]
"887
}
[e :U 1847 ]
[; ;newmain.c: 887: }
[; ;newmain.c: 889: if(pressurerr==0)
"889
[e $ ! == -> _pressurerr `i -> 0 `i 1848  ]
[; ;newmain.c: 890: {
"890
{
[; ;newmain.c: 892: if((enc_result=='+' || enc_result=='-' || Update_dispf==1)&& (pressurerr==0))
"892
[e $ ! && || || == -> _enc_result `ui -> 43 `ui == -> _enc_result `ui -> 45 `ui == -> _Update_dispf `i -> 1 `i == -> _pressurerr `i -> 0 `i 1849  ]
[; ;newmain.c: 893: {
"893
{
[; ;newmain.c: 894: Update_TIG_Parameters(enc_result);
"894
[e ( _Update_TIG_Parameters (1 _enc_result ]
[; ;newmain.c: 895: enc_result=0;
"895
[e = _enc_result -> -> 0 `i `uc ]
[; ;newmain.c: 896: Update_dispf=0;
"896
[e = _Update_dispf -> -> 0 `i `uc ]
"897
}
[e :U 1849 ]
"898
}
[e :U 1848 ]
[; ;newmain.c: 897: }
[; ;newmain.c: 898: }
[; ;newmain.c: 899: if((MENU_SW==1) && (calibrationmode==1)&& (pressurerr==0))
"899
[e $ ! && && == -> _MENU_SW `i -> 1 `i == -> _calibrationmode `i -> 1 `i == -> _pressurerr `i -> 0 `i 1850  ]
[; ;newmain.c: 900: {
"900
{
[; ;newmain.c: 902: lowbyte=parau.paras.pwmslope;
"902
[e = _lowbyte -> . . _parau 0 13 `uc ]
[; ;newmain.c: 903: hibyte=parau.paras.pwmslope>>8;
"903
[e = _hibyte -> >> . . _parau 0 13 -> 8 `i `uc ]
[; ;newmain.c: 904: write(0X71,lowbyte);
"904
[e ( _write (2 , -> -> 113 `i `uc _lowbyte ]
[; ;newmain.c: 905: write(0X72,hibyte);
"905
[e ( _write (2 , -> -> 114 `i `uc _hibyte ]
[; ;newmain.c: 906: calibrationmode=0;
"906
[e = _calibrationmode -> -> 0 `i `uc ]
[; ;newmain.c: 907: cseg_data[3] ='C'- 0x30;
"907
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 908: cseg_data[4] ='L'- 0x30;
"908
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 909: cseg_data[5] ='O'- 0x30;
"909
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 910: cseg_data[6] ='F'- 0x30;
"910
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 911: delay();
"911
[e ( _delay ..  ]
[; ;newmain.c: 912: Disp_mesgf=1;
"912
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 913: Disp_mesg_cntr=0;
"913
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
"914
}
[e :U 1850 ]
[; ;newmain.c: 914: }
[; ;newmain.c: 915: if(updatecurcnt>=100 && pressurerr==0 && dispcurrentf==1 && calibrationmode==0)
"915
[e $ ! && && && >= -> _updatecurcnt `i -> 100 `i == -> _pressurerr `i -> 0 `i == -> _dispcurrentf `i -> 1 `i == -> _calibrationmode `i -> 0 `i 1851  ]
[; ;newmain.c: 916: {
"916
{
[; ;newmain.c: 917: updatecurcnt=0;
"917
[e = _updatecurcnt -> -> 0 `i `uc ]
[; ;newmain.c: 918: inttochar(Actual_Current);
"918
[e ( _inttochar (1 _Actual_Current ]
[; ;newmain.c: 920: dp_on_flag=0;
"920
[e = _dp_on_flag -> -> 0 `i `uc ]
"921
}
[e :U 1851 ]
"922
}
[e :U 1843 ]
"923
}
[e :U 1827 ]
[; ;newmain.c: 921: }
[; ;newmain.c: 922: }
[; ;newmain.c: 923: }
[; ;newmain.c: 925: if(Read_adc_flag==1)
"925
[e $ ! == -> _Read_adc_flag `i -> 1 `i 1852  ]
[; ;newmain.c: 926: {
"926
{
[; ;newmain.c: 927: if(dispvtgf==1)
"927
[e $ ! == -> _dispvtgf `i -> 1 `i 1853  ]
[; ;newmain.c: 928: {
"928
{
[; ;newmain.c: 929: intochar_volt(Actual_Volt);
"929
[e ( _intochar_volt (1 _Actual_Volt ]
[; ;newmain.c: 930: if(led_group2.bitsize.I1_MAIN==1)
"930
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1854  ]
[; ;newmain.c: 931: {
"931
{
[; ;newmain.c: 932: dp_on_flag1=1;
"932
[e = _dp_on_flag1 -> -> 1 `i `uc ]
"933
}
[e :U 1854 ]
[; ;newmain.c: 933: }
[; ;newmain.c: 934: intochar_volt(Actual_Volt);
"934
[e ( _intochar_volt (1 _Actual_Volt ]
"936
}
[e :U 1853 ]
[; ;newmain.c: 936: }
[; ;newmain.c: 938: Read_ADC();
"938
[e ( _Read_ADC ..  ]
[; ;newmain.c: 939: for(iii=0;iii<100;iii++);
"939
{
[e = _iii -> -> 0 `i `ui ]
[e $ < _iii -> -> 100 `i `ui 1855  ]
[e $U 1856  ]
[e :U 1855 ]
[e ++ _iii -> -> 1 `i `ui ]
[e $ < _iii -> -> 100 `i `ui 1855  ]
[e :U 1856 ]
}
[; ;newmain.c: 940: Read_adc_flag=0;
"940
[e = _Read_adc_flag -> -> 0 `i `uc ]
[; ;newmain.c: 942: ADCON0bits.GODONE=1;
"942
[e = . . _ADCON0bits 7 1 -> -> 1 `i `uc ]
"943
}
[e :U 1852 ]
[; ;newmain.c: 943: }
[; ;newmain.c: 945: if(TORCH==0 && Cyclestart==0 && led_group2.bitsize.I1_MAIN==1 && led_group4.bitsize.MMA==0)
"945
[e $ ! && && && == -> _TORCH `i -> 0 `i == -> _Cyclestart `i -> 0 `i == -> . . _led_group2 1 3 `i -> 1 `i == -> . . _led_group4 1 0 `i -> 0 `i 1858  ]
[; ;newmain.c: 946: {
"946
{
[; ;newmain.c: 948: intochar_volt(Actual_Volt);
"948
[e ( _intochar_volt (1 _Actual_Volt ]
[; ;newmain.c: 949: dp_on_flag1=1;
"949
[e = _dp_on_flag1 -> -> 1 `i `uc ]
"950
}
[e :U 1858 ]
"960
}
[e :U 1782 ]
"450
[e $U 1783  ]
[e :U 1784 ]
[; ;newmain.c: 950: }
[; ;newmain.c: 960: }
[; ;newmain.c: 961: }
"961
[e :UE 1766 ]
}
"964
[v _system_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 963: void system_init()
[; ;newmain.c: 964: {
[e :U _system_init ]
[f ]
[; ;newmain.c: 965: oscillator_init();
"965
[e ( _oscillator_init ..  ]
[; ;newmain.c: 966: portpin_init();
"966
[e ( _portpin_init ..  ]
[; ;newmain.c: 967: Timer0_init();
"967
[e ( _Timer0_init ..  ]
[; ;newmain.c: 968: Timer1_init();
"968
[e ( _Timer1_init ..  ]
[; ;newmain.c: 969: uart_init();
"969
[e ( _uart_init ..  ]
[; ;newmain.c: 970: adc_init();
"970
[e ( _adc_init ..  ]
[; ;newmain.c: 971: PWM_init();
"971
[e ( _PWM_init ..  ]
[; ;newmain.c: 973: }
"973
[e :UE 1859 ]
}
"975
[v _oscillator_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 974: void oscillator_init()
[; ;newmain.c: 975: {
[e :U _oscillator_init ]
[f ]
[; ;newmain.c: 976: OSCCON=0x74;
"976
[e = _OSCCON -> -> 116 `i `uc ]
[; ;newmain.c: 977: OSCTUNEbits.TUN=0;
"977
[e = . . _OSCTUNEbits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 978: OSCTUNEbits.PLLEN=1;
"978
[e = . . _OSCTUNEbits 0 1 -> -> 1 `i `uc ]
[; ;newmain.c: 979: OSCTUNEbits.INTSRC=1;
"979
[e = . . _OSCTUNEbits 0 2 -> -> 1 `i `uc ]
[; ;newmain.c: 980: OSCCONbits.IRCF=7;
"980
[e = . . _OSCCONbits 0 3 -> -> 7 `i `uc ]
[; ;newmain.c: 981: }
"981
[e :UE 1860 ]
}
"983
[v _portpin_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 982: void portpin_init()
[; ;newmain.c: 983: {
[e :U _portpin_init ]
[f ]
[; ;newmain.c: 984: TRISA=0X33;
"984
[e = _TRISA -> -> 51 `i `uc ]
[; ;newmain.c: 985: PORTA=0X00;
"985
[e = _PORTA -> -> 0 `i `uc ]
[; ;newmain.c: 986: ANSELA=0X03;
"986
[e = _ANSELA -> -> 3 `i `uc ]
[; ;newmain.c: 988: TRISB=0X03;
"988
[e = _TRISB -> -> 3 `i `uc ]
[; ;newmain.c: 989: PORTB=0X00;
"989
[e = _PORTB -> -> 0 `i `uc ]
[; ;newmain.c: 990: ANSELB=0X02;
"990
[e = _ANSELB -> -> 2 `i `uc ]
[; ;newmain.c: 992: TRISC=0X19;
"992
[e = _TRISC -> -> 25 `i `uc ]
[; ;newmain.c: 993: PORTC=0X00;
"993
[e = _PORTC -> -> 0 `i `uc ]
[; ;newmain.c: 994: ANSELC=0X00;
"994
[e = _ANSELC -> -> 0 `i `uc ]
[; ;newmain.c: 997: TRISD=0X00;
"997
[e = _TRISD -> -> 0 `i `uc ]
[; ;newmain.c: 998: ANSELD=0X00;
"998
[e = _ANSELD -> -> 0 `i `uc ]
[; ;newmain.c: 999: PORTD=0X00;
"999
[e = _PORTD -> -> 0 `i `uc ]
[; ;newmain.c: 1001: TRISE=0X02;
"1001
[e = _TRISE -> -> 2 `i `uc ]
[; ;newmain.c: 1002: PORTE=0X00;
"1002
[e = _PORTE -> -> 0 `i `uc ]
[; ;newmain.c: 1003: ANSELE=0X00;
"1003
[e = _ANSELE -> -> 0 `i `uc ]
[; ;newmain.c: 1004: }
"1004
[e :UE 1861 ]
}
"1006
[v _Timer0_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1005: void Timer0_init()
[; ;newmain.c: 1006: {
[e :U _Timer0_init ]
[f ]
[; ;newmain.c: 1007: TMR0 =0;
"1007
[e = _TMR0 -> -> 0 `i `us ]
[; ;newmain.c: 1010: T0CONbits.T0CS=0;
"1010
[e = . . _T0CONbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 1011: T0CONbits.T0SE=0;
"1011
[e = . . _T0CONbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1012: T0CONbits.PSA=0;
"1012
[e = . . _T0CONbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1013: T0CONbits.T08BIT=0;
"1013
[e = . . _T0CONbits 0 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1014: T0CONbits.T0PS=0;
"1014
[e = . . _T0CONbits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1015: T0CONbits.TMR0ON=1;
"1015
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1016: INTCONbits.TMR0IF=0;
"1016
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1017: INTCONbits.TMR0IE=1;
"1017
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1018: INTCONbits.GIE=1;
"1018
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 1019: INTCONbits.PEIE=1;
"1019
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1020: }
"1020
[e :UE 1862 ]
}
"1022
[v _Timer1_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1021: void Timer1_init()
[; ;newmain.c: 1022: {
[e :U _Timer1_init ]
[f ]
[; ;newmain.c: 1023: TMR1 =0;
"1023
[e = _TMR1 -> -> 0 `i `us ]
[; ;newmain.c: 1024: T1CONbits.T1CKPS=0;
"1024
[e = . . _T1CONbits 1 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1025: T1CONbits.TMR1CS0=0;
"1025
[e = . . _T1CONbits 2 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1026: T1CONbits.TMR1CS1=0;
"1026
[e = . . _T1CONbits 2 7 -> -> 0 `i `uc ]
[; ;newmain.c: 1027: T1CONbits.T1RD16=1;
"1027
[e = . . _T1CONbits 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1028: T1CONbits.TMR1ON=1;
"1028
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1029: T1GCONbits.TMR1GE=0;
"1029
[e = . . _T1GCONbits 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1030: PIR1bits.TMR1IF=0;
"1030
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1031: PIE1bits.TMR1IE=1;
"1031
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1032: INTCONbits.GIE=1;
"1032
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 1033: INTCONbits.PEIE=1;
"1033
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1035: }
"1035
[e :UE 1863 ]
}
"1038
[v _uart_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1037: void uart_init()
[; ;newmain.c: 1038: {
[e :U _uart_init ]
[f ]
[; ;newmain.c: 1052: RCSTA1bits.SPEN=1;
"1052
[e = . . _RCSTA1bits 0 7 -> -> 1 `i `uc ]
[; ;newmain.c: 1053: TRISCbits.RC6=1;
"1053
[e = . . _TRISCbits 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1054: TRISCbits.RC7=1;
"1054
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 1055: TXSTA1bits.BRGH=0;
"1055
[e = . . _TXSTA1bits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1056: BAUDCON1bits.BRG16=0;
"1056
[e = . . _BAUDCON1bits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 1057: TXSTA1bits.SYNC=0;
"1057
[e = . . _TXSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1059: SPBRG1=104;
"1059
[e = _SPBRG1 -> -> 104 `i `uc ]
[; ;newmain.c: 1061: TXSTA1bits.TXEN=1;
"1061
[e = . . _TXSTA1bits 0 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1062: RCSTA1bits.CREN=1;
"1062
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1063: PIE1bits.RC1IE=1;
"1063
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1066: }
"1066
[e :UE 1864 ]
}
"1068
[v _adc_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1067: void adc_init()
[; ;newmain.c: 1068: {
[e :U _adc_init ]
[f ]
[; ;newmain.c: 1071: ADCON1bits.PVCFG=0X00;
"1071
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1072: ADCON1bits.NVCFG=0X00;
"1072
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1073: ADCON2bits.ADFM=1;
"1073
[e = . . _ADCON2bits 0 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1074: ADCON0bits.CHS=0;
"1074
[e = . . _ADCON0bits 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1075: ADCON2bits.ADCS=5;
"1075
[e = . . _ADCON2bits 0 0 -> -> 5 `i `uc ]
[; ;newmain.c: 1076: ADCON2bits.ACQT=5;
"1076
[e = . . _ADCON2bits 0 1 -> -> 5 `i `uc ]
[; ;newmain.c: 1077: ADCON0bits.ADON=1;
"1077
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1078: PIR1bits.ADIF=0;
"1078
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1079: PIE1bits.ADIE=1;
"1079
[e = . . _PIE1bits 0 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1080: channel=0;
"1080
[e = _channel -> -> 0 `i `uc ]
[; ;newmain.c: 1081: for(iii=0;iii<10;iii++);
"1081
{
[e = _iii -> -> 0 `i `ui ]
[e $ < _iii -> -> 10 `i `ui 1866  ]
[e $U 1867  ]
[e :U 1866 ]
[e ++ _iii -> -> 1 `i `ui ]
[e $ < _iii -> -> 10 `i `ui 1866  ]
[e :U 1867 ]
}
[; ;newmain.c: 1082: ADCON0bits.GODONE=1;
"1082
[e = . . _ADCON0bits 7 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1083: }
"1083
[e :UE 1865 ]
}
"1085
[v _PWM_init `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1084: void PWM_init()
[; ;newmain.c: 1085: {
[e :U _PWM_init ]
[f ]
[; ;newmain.c: 1086: CCP1CONbits.P1M=0;
"1086
[e = . . _CCP1CONbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1087: CCP1CONbits.CCP1M=13;
"1087
[e = . . _CCP1CONbits 0 0 -> -> 13 `i `uc ]
[; ;newmain.c: 1088: TRISCbits.RC2=0;
"1088
[e = . . _TRISCbits 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1089: PR2=0X4F;
"1089
[e = _PR2 -> -> 79 `i `uc ]
[; ;newmain.c: 1090: CCP1CONbits.DC1B=0;
"1090
[e = . . _CCP1CONbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1091: CCPR1L=0;
"1091
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;newmain.c: 1092: T2CONbits.T2CKPS=0;
"1092
[e = . . _T2CONbits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1093: T2CONbits.T2OUTPS=0;
"1093
[e = . . _T2CONbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1094: T2CONbits.TMR2ON=1;
"1094
[e = . . _T2CONbits 0 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1095: }
"1095
[e :UE 1869 ]
}
"1098
[v _Update_PWM `(v ~T0 @X0 1 ef1`ui ]
{
[; ;newmain.c: 1097: void Update_PWM(unsigned int Current)
[; ;newmain.c: 1098: {
[e :U _Update_PWM ]
[v _Current `ui ~T0 @X0 1 r1 ]
[f ]
"1099
[v _Temp `ui ~T0 @X0 1 a ]
[; ;newmain.c: 1099: unsigned int Temp=0x00;
[e = _Temp -> -> 0 `i `ui ]
[; ;newmain.c: 1101: Dutycnt=(unsigned int)(Current*slope)+35;
"1101
[e = _Dutycnt + -> * -> _Current `f _slope `ui -> -> 35 `i `ui ]
[; ;newmain.c: 1103: CCP1CONbits.DC1B=Dutycnt;
"1103
[e = . . _CCP1CONbits 0 1 -> _Dutycnt `uc ]
[; ;newmain.c: 1104: Temp=Dutycnt >> 2;
"1104
[e = _Temp >> _Dutycnt -> 2 `i ]
[; ;newmain.c: 1105: CCPR1L=Temp;
"1105
[e = _CCPR1L -> _Temp `uc ]
[; ;newmain.c: 1106: }
"1106
[e :UE 1870 ]
}
"1109
[v _Read_ADC `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1108: void Read_ADC()
[; ;newmain.c: 1109: {
[e :U _Read_ADC ]
[f ]
"1110
[v _high_byte `uc ~T0 @X0 1 a ]
[; ;newmain.c: 1110: unsigned char high_byte=0,low_byte=0;
[e = _high_byte -> -> 0 `i `uc ]
[v _low_byte `uc ~T0 @X0 1 a ]
[e = _low_byte -> -> 0 `i `uc ]
"1111
[v _temp `ui ~T0 @X0 1 a ]
[; ;newmain.c: 1111: unsigned int temp=0;
[e = _temp -> -> 0 `i `ui ]
[; ;newmain.c: 1112: low_byte=ADRESL;
"1112
[e = _low_byte _ADRESL ]
[; ;newmain.c: 1113: high_byte=ADRESH;
"1113
[e = _high_byte _ADRESH ]
[; ;newmain.c: 1114: temp=ADRESH;
"1114
[e = _temp -> _ADRESH `ui ]
[; ;newmain.c: 1115: temp=temp<<8;
"1115
[e = _temp << _temp -> 8 `i ]
[; ;newmain.c: 1116: temp=(temp & 0xFF00);
"1116
[e = _temp & _temp -> 65280 `ui ]
[; ;newmain.c: 1117: temp=temp + ADRESL;
"1117
[e = _temp + _temp -> _ADRESL `ui ]
[; ;newmain.c: 1119: if(channel==0)
"1119
[e $ ! == -> _channel `i -> 0 `i 1872  ]
[; ;newmain.c: 1120: {
"1120
{
[; ;newmain.c: 1121: ADC_Volt=temp;
"1121
[e = _ADC_Volt _temp ]
[; ;newmain.c: 1122: Total_ADC_Volt=Total_ADC_Volt + ADC_Volt;
"1122
[e = _Total_ADC_Volt + _Total_ADC_Volt _ADC_Volt ]
[; ;newmain.c: 1123: avgcnt0++;
"1123
[e ++ _avgcnt0 -> -> 1 `i `uc ]
[; ;newmain.c: 1124: if(avgcnt0 >= 128)
"1124
[e $ ! >= -> _avgcnt0 `i -> 128 `i 1873  ]
[; ;newmain.c: 1125: {
"1125
{
[; ;newmain.c: 1126: Actual_Volt=(Total_ADC_Volt >> 7)*2;
"1126
[e = _Actual_Volt * >> _Total_ADC_Volt -> 7 `i -> -> 2 `i `ui ]
[; ;newmain.c: 1127: Total_ADC_Volt=0;
"1127
[e = _Total_ADC_Volt -> -> 0 `i `ui ]
[; ;newmain.c: 1128: avgcnt0=0;
"1128
[e = _avgcnt0 -> -> 0 `i `uc ]
[; ;newmain.c: 1130: if(cRecordVRDONvtg == 1)
"1130
[e $ ! == -> _cRecordVRDONvtg `i -> 1 `i 1874  ]
[; ;newmain.c: 1131: {
"1131
{
[; ;newmain.c: 1132: iSampleVRDvtgcnt++;
"1132
[e ++ _iSampleVRDvtgcnt -> -> 1 `i `ui ]
[; ;newmain.c: 1133: if(iSampleVRDvtgcnt >= 3)
"1133
[e $ ! >= _iSampleVRDvtgcnt -> -> 3 `i `ui 1875  ]
[; ;newmain.c: 1134: {
"1134
{
[; ;newmain.c: 1135: cRecordVRDONvtg=0;iSampleVRDvtgcnt=0;
"1135
[e = _cRecordVRDONvtg -> -> 0 `i `uc ]
[e = _iSampleVRDvtgcnt -> -> 0 `i `ui ]
[; ;newmain.c: 1136: iActualVRDvtgON = Actual_Volt;
"1136
[e = _iActualVRDvtgON _Actual_Volt ]
"1137
}
[e :U 1875 ]
"1138
}
[e :U 1874 ]
"1139
}
[e :U 1873 ]
[; ;newmain.c: 1137: }
[; ;newmain.c: 1138: }
[; ;newmain.c: 1139: }
[; ;newmain.c: 1141: channel=1;
"1141
[e = _channel -> -> 1 `i `uc ]
[; ;newmain.c: 1142: ADCON0bits.CHS=1;
"1142
[e = . . _ADCON0bits 1 2 -> -> 1 `i `uc ]
"1143
}
[; ;newmain.c: 1143: }
[e $U 1876  ]
"1149
[e :U 1872 ]
[; ;newmain.c: 1149: else if(channel==1)
[e $ ! == -> _channel `i -> 1 `i 1877  ]
[; ;newmain.c: 1150: {
"1150
{
[; ;newmain.c: 1151: ADC_Current=temp;
"1151
[e = _ADC_Current _temp ]
[; ;newmain.c: 1152: Total_ADC_Current=Total_ADC_Current+ADC_Current;
"1152
[e = _Total_ADC_Current + _Total_ADC_Current _ADC_Current ]
[; ;newmain.c: 1153: avgcnt1++;
"1153
[e ++ _avgcnt1 -> -> 1 `i `uc ]
[; ;newmain.c: 1154: if(avgcnt1 >=64)
"1154
[e $ ! >= -> _avgcnt1 `i -> 64 `i 1878  ]
[; ;newmain.c: 1155: {
"1155
{
[; ;newmain.c: 1156: if(offsetf==0)
"1156
[e $ ! == -> _offsetf `i -> 0 `i 1879  ]
[; ;newmain.c: 1157: offcnt++;
"1157
[e ++ _offcnt -> -> 1 `i `uc ]
[e :U 1879 ]
[; ;newmain.c: 1158: Avg_Current=Total_ADC_Current >>6;
"1158
[e = _Avg_Current >> _Total_ADC_Current -> 6 `i ]
[; ;newmain.c: 1159: if(MODEL==1)
"1159
[e $ ! == -> _MODEL `i -> 1 `i 1880  ]
[; ;newmain.c: 1160: {
"1160
{
[; ;newmain.c: 1163: Actual_Current=(Avg_Current>>1);
"1163
[e = _Actual_Current >> _Avg_Current -> 1 `i ]
"1164
}
[; ;newmain.c: 1164: }
[e $U 1881  ]
"1165
[e :U 1880 ]
[; ;newmain.c: 1165: else if(MODEL==2)
[e $ ! == -> _MODEL `i -> 2 `i 1882  ]
[; ;newmain.c: 1166: {
"1166
{
[; ;newmain.c: 1168: Actual_Current=(unsigned int)((Avg_Current*5)>>3);
"1168
[e = _Actual_Current >> * _Avg_Current -> -> 5 `i `ui -> 3 `i ]
"1170
}
[e :U 1882 ]
"1171
[e :U 1881 ]
[; ;newmain.c: 1170: }
[; ;newmain.c: 1171: if(Actual_Current>=fbcuroff)
[e $ ! >= _Actual_Current _fbcuroff 1883  ]
[; ;newmain.c: 1172: {
"1172
{
[; ;newmain.c: 1173: Actual_Current=Actual_Current-fbcuroff;
"1173
[e = _Actual_Current - _Actual_Current _fbcuroff ]
"1174
}
[; ;newmain.c: 1174: }
[e $U 1884  ]
"1175
[e :U 1883 ]
[; ;newmain.c: 1175: else
[; ;newmain.c: 1176: Actual_Current=0;
"1176
[e = _Actual_Current -> -> 0 `i `ui ]
[e :U 1884 ]
[; ;newmain.c: 1178: if(offsetf==0 && offcnt==4)
"1178
[e $ ! && == -> _offsetf `i -> 0 `i == -> _offcnt `i -> 4 `i 1885  ]
[; ;newmain.c: 1179: {
"1179
{
[; ;newmain.c: 1180: fbcuroff=Actual_Current;
"1180
[e = _fbcuroff _Actual_Current ]
[; ;newmain.c: 1181: offsetf=1;
"1181
[e = _offsetf -> -> 1 `i `uc ]
"1182
}
[e :U 1885 ]
[; ;newmain.c: 1182: }
[; ;newmain.c: 1183: Total_ADC_Current=0;
"1183
[e = _Total_ADC_Current -> -> 0 `i `ui ]
[; ;newmain.c: 1184: avgcnt1=0;
"1184
[e = _avgcnt1 -> -> 0 `i `uc ]
"1185
}
[e :U 1878 ]
[; ;newmain.c: 1185: }
[; ;newmain.c: 1186: if(FOOT_SW==0)
"1186
[e $ ! == -> _FOOT_SW `i -> 0 `i 1886  ]
[; ;newmain.c: 1187: {
"1187
{
[; ;newmain.c: 1188: channel=10;
"1188
[e = _channel -> -> 10 `i `uc ]
[; ;newmain.c: 1189: ADCON1bits.PVCFG=0X00;
"1189
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1190: ADCON1bits.NVCFG=0X00;
"1190
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1191: ADCON0bits.CHS=10;
"1191
[e = . . _ADCON0bits 1 2 -> -> 10 `i `uc ]
"1192
}
[; ;newmain.c: 1192: }
[e $U 1887  ]
"1193
[e :U 1886 ]
[; ;newmain.c: 1193: else
[; ;newmain.c: 1194: {
"1194
{
[; ;newmain.c: 1195: ADCON1bits.PVCFG=0X00;
"1195
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1196: ADCON1bits.NVCFG=0X00;
"1196
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1197: channel=0;
"1197
[e = _channel -> -> 0 `i `uc ]
[; ;newmain.c: 1198: ADCON0bits.CHS=0;
"1198
[e = . . _ADCON0bits 1 2 -> -> 0 `i `uc ]
"1199
}
[e :U 1887 ]
"1200
}
[; ;newmain.c: 1199: }
[; ;newmain.c: 1200: }
[e $U 1888  ]
"1201
[e :U 1877 ]
[; ;newmain.c: 1201: else if(channel==10)
[e $ ! == -> _channel `i -> 10 `i 1889  ]
[; ;newmain.c: 1202: {
"1202
{
[; ;newmain.c: 1203: ADC_Footsw=temp;
"1203
[e = _ADC_Footsw _temp ]
[; ;newmain.c: 1204: ADRES=0;
"1204
[e = _ADRES -> -> 0 `i `us ]
[; ;newmain.c: 1205: Total_ADC_Footsw=Total_ADC_Footsw+ADC_Footsw;
"1205
[e = _Total_ADC_Footsw + _Total_ADC_Footsw _ADC_Footsw ]
[; ;newmain.c: 1206: avgcnt2++;
"1206
[e ++ _avgcnt2 -> -> 1 `i `uc ]
[; ;newmain.c: 1207: if(avgcnt2 >= 64)
"1207
[e $ ! >= -> _avgcnt2 `i -> 64 `i 1890  ]
[; ;newmain.c: 1208: {
"1208
{
[; ;newmain.c: 1209: Avg_Footsw=Total_ADC_Footsw >> 6;
"1209
[e = _Avg_Footsw >> _Total_ADC_Footsw -> 6 `i ]
[; ;newmain.c: 1210: footrefadc=Avg_Footsw;
"1210
[e = _footrefadc _Avg_Footsw ]
[; ;newmain.c: 1212: if(Avg_Footsw>=fminoffset)
"1212
[e $ ! >= _Avg_Footsw _fminoffset 1891  ]
[; ;newmain.c: 1213: {
"1213
{
[; ;newmain.c: 1214: Avg_Footsw=Avg_Footsw-fminoffset;
"1214
[e = _Avg_Footsw - _Avg_Footsw _fminoffset ]
"1215
}
[e :U 1891 ]
[; ;newmain.c: 1215: }
[; ;newmain.c: 1219: if(MODEL==1)
"1219
[e $ ! == -> _MODEL `i -> 1 `i 1892  ]
[; ;newmain.c: 1220: {
"1220
{
[; ;newmain.c: 1221: Actual_Footsw=(unsigned int)5+((Avg_Footsw*29.5)/fmaxoffset1);
"1221
[e = _Actual_Footsw -> + -> -> -> 5 `i `ui `d / * -> _Avg_Footsw `d .29.5 -> _fmaxoffset1 `d `ui ]
[; ;newmain.c: 1223: if(Actual_Footsw>= 300)
"1223
[e $ ! >= _Actual_Footsw -> -> 300 `i `ui 1893  ]
[; ;newmain.c: 1224: {
"1224
{
[; ;newmain.c: 1225: Actual_Footsw=300;
"1225
[e = _Actual_Footsw -> -> 300 `i `ui ]
"1226
}
[e :U 1893 ]
"1227
}
[; ;newmain.c: 1226: }
[; ;newmain.c: 1227: }
[e $U 1894  ]
"1228
[e :U 1892 ]
[; ;newmain.c: 1228: else if(MODEL==2)
[e $ ! == -> _MODEL `i -> 2 `i 1895  ]
[; ;newmain.c: 1229: {
"1229
{
[; ;newmain.c: 1230: Actual_Footsw=(unsigned int)10+((Avg_Footsw*39.0)/fmaxoffset1);
"1230
[e = _Actual_Footsw -> + -> -> -> 10 `i `ui `d / * -> _Avg_Footsw `d .39.0 -> _fmaxoffset1 `d `ui ]
[; ;newmain.c: 1232: if(Actual_Footsw>= 400)
"1232
[e $ ! >= _Actual_Footsw -> -> 400 `i `ui 1896  ]
[; ;newmain.c: 1233: {
"1233
{
[; ;newmain.c: 1234: Actual_Footsw=400;
"1234
[e = _Actual_Footsw -> -> 400 `i `ui ]
"1235
}
[e :U 1896 ]
"1236
}
[e :U 1895 ]
"1237
[e :U 1894 ]
[; ;newmain.c: 1235: }
[; ;newmain.c: 1236: }
[; ;newmain.c: 1237: Total_ADC_Footsw=0;
[e = _Total_ADC_Footsw -> -> 0 `i `ui ]
[; ;newmain.c: 1238: avgcnt2=0;
"1238
[e = _avgcnt2 -> -> 0 `i `uc ]
"1243
}
[e :U 1890 ]
[; ;newmain.c: 1243: }
[; ;newmain.c: 1244: ADCON1bits.PVCFG=0X00;
"1244
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1245: ADCON1bits.NVCFG=0X00;
"1245
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1246: channel=0;
"1246
[e = _channel -> -> 0 `i `uc ]
[; ;newmain.c: 1247: ADCON0bits.CHS=0;
"1247
[e = . . _ADCON0bits 1 2 -> -> 0 `i `uc ]
"1248
}
[e :U 1889 ]
"1249
[e :U 1888 ]
[e :U 1876 ]
[; ;newmain.c: 1248: }
[; ;newmain.c: 1249: }
[e :UE 1871 ]
}
"1252
[v _inttochar `(v ~T0 @X0 1 ef1`ui ]
{
[; ;newmain.c: 1251: void inttochar(unsigned int parameter)
[; ;newmain.c: 1252: {
[e :U _inttochar ]
[v _parameter `ui ~T0 @X0 1 r1 ]
[f ]
[; ;newmain.c: 1253: cseg_data[3] =0;
"1253
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 0 `i `uc ]
[; ;newmain.c: 1254: cseg_data[6] = parameter % 10;
"1254
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> % _parameter -> -> 10 `i `ui `uc ]
[; ;newmain.c: 1255: parameter /= 10;
"1255
[e =/ _parameter -> -> 10 `uc `ui ]
[; ;newmain.c: 1256: cseg_data[5] = parameter % 10;
"1256
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> % _parameter -> -> 10 `i `ui `uc ]
[; ;newmain.c: 1257: parameter /= 10;
"1257
[e =/ _parameter -> -> 10 `uc `ui ]
[; ;newmain.c: 1258: cseg_data[4] = parameter;
"1258
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> _parameter `uc ]
[; ;newmain.c: 1259: }
"1259
[e :UE 1897 ]
}
"1261
[v _intochar_volt `(v ~T0 @X0 1 ef1`ui ]
{
[; ;newmain.c: 1260: void intochar_volt(unsigned int parameter)
[; ;newmain.c: 1261: {
[e :U _intochar_volt ]
[v _parameter `ui ~T0 @X0 1 r1 ]
[f ]
[; ;newmain.c: 1264: cseg_data[2] = parameter % 10;
"1264
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> % _parameter -> -> 10 `i `ui `uc ]
[; ;newmain.c: 1265: parameter /= 10;
"1265
[e =/ _parameter -> -> 10 `uc `ui ]
[; ;newmain.c: 1266: cseg_data[1] = parameter % 10;
"1266
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> % _parameter -> -> 10 `i `ui `uc ]
[; ;newmain.c: 1267: parameter /= 10;
"1267
[e =/ _parameter -> -> 10 `uc `ui ]
[; ;newmain.c: 1268: cseg_data[0] = parameter%10;
"1268
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> % _parameter -> -> 10 `i `ui `uc ]
[; ;newmain.c: 1269: parameter /= 10;
"1269
[e =/ _parameter -> -> 10 `uc `ui ]
[; ;newmain.c: 1270: cseg_data[7] = parameter;
"1270
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> _parameter `uc ]
[; ;newmain.c: 1272: }
"1272
[e :UE 1898 ]
}
"1274
[v _Send_Byte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;newmain.c: 1273: void Send_Byte(unsigned char transbyte)
[; ;newmain.c: 1274: {
[e :U _Send_Byte ]
[v _transbyte `uc ~T0 @X0 1 r1 ]
[f ]
[; ;newmain.c: 1275: while(TXSTAbits.TRMT != 1);
"1275
[e $U 1900  ]
[e :U 1901 ]
[e :U 1900 ]
[e $ != -> . . _TXSTAbits 0 1 `i -> 1 `i 1901  ]
[e :U 1902 ]
[; ;newmain.c: 1276: TXREG=transbyte;
"1276
[e = _TXREG _transbyte ]
[; ;newmain.c: 1277: }
"1277
[e :UE 1899 ]
}
"1279
[v _Send_Integer `(v ~T0 @X0 1 ef1`ui ]
{
[; ;newmain.c: 1278: void Send_Integer(unsigned int data)
[; ;newmain.c: 1279: {
[e :U _Send_Integer ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
"1280
[v _higher `uc ~T0 @X0 1 a ]
[; ;newmain.c: 1280: unsigned char higher=0,lower=0;
[e = _higher -> -> 0 `i `uc ]
[v _lower `uc ~T0 @X0 1 a ]
[e = _lower -> -> 0 `i `uc ]
"1281
[v _temp `ui ~T0 @X0 1 a ]
[; ;newmain.c: 1281: unsigned int temp=0;
[e = _temp -> -> 0 `i `ui ]
[; ;newmain.c: 1282: temp=data;
"1282
[e = _temp _data ]
[; ;newmain.c: 1283: lower=temp;
"1283
[e = _lower -> _temp `uc ]
[; ;newmain.c: 1285: temp=data>>8;
"1285
[e = _temp >> _data -> 8 `i ]
[; ;newmain.c: 1286: higher=temp;
"1286
[e = _higher -> _temp `uc ]
[; ;newmain.c: 1287: Send_Byte(higher);
"1287
[e ( _Send_Byte (1 _higher ]
[; ;newmain.c: 1288: Send_Byte(lower);
"1288
[e ( _Send_Byte (1 _lower ]
[; ;newmain.c: 1289: }
"1289
[e :UE 1903 ]
}
"1291
[v _delay `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1290: void delay()
[; ;newmain.c: 1291: {
[e :U _delay ]
[f ]
"1293
[v _ii `i ~T0 @X0 1 a ]
[v _ii1 `i ~T0 @X0 1 a ]
[; ;newmain.c: 1293: int ii,ii1;
[; ;newmain.c: 1294: for(ii=0;ii<200;ii++)
"1294
{
[e = _ii -> 0 `i ]
[e $ < _ii -> 200 `i 1905  ]
[e $U 1906  ]
"1295
[e :U 1905 ]
[; ;newmain.c: 1295: {
{
[; ;newmain.c: 1296: for(ii1=0;ii1<2000;ii1++)
"1296
{
[e = _ii1 -> 0 `i ]
[e $ < _ii1 -> 2000 `i 1908  ]
[e $U 1909  ]
"1297
[e :U 1908 ]
[; ;newmain.c: 1297: {
{
"1298
}
"1296
[e ++ _ii1 -> 1 `i ]
[e $ < _ii1 -> 2000 `i 1908  ]
[e :U 1909 ]
"1298
}
"1299
}
"1294
[e ++ _ii -> 1 `i ]
[e $ < _ii -> 200 `i 1905  ]
[e :U 1906 ]
"1299
}
[; ;newmain.c: 1298: }
[; ;newmain.c: 1299: }
[; ;newmain.c: 1301: }
"1301
[e :UE 1904 ]
}
"1303
[v _delay1 `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1302: void delay1()
[; ;newmain.c: 1303: {
[e :U _delay1 ]
[f ]
"1305
[v _ii `i ~T0 @X0 1 a ]
[v _ii1 `i ~T0 @X0 1 a ]
[; ;newmain.c: 1305: int ii,ii1;
[; ;newmain.c: 1306: for(ii=0;ii<30;ii++)
"1306
{
[e = _ii -> 0 `i ]
[e $ < _ii -> 30 `i 1912  ]
[e $U 1913  ]
"1307
[e :U 1912 ]
[; ;newmain.c: 1307: {
{
[; ;newmain.c: 1308: for(ii1=0;ii1<80;ii1++)
"1308
{
[e = _ii1 -> 0 `i ]
[e $ < _ii1 -> 80 `i 1915  ]
[e $U 1916  ]
"1309
[e :U 1915 ]
[; ;newmain.c: 1309: {
{
"1310
}
"1308
[e ++ _ii1 -> 1 `i ]
[e $ < _ii1 -> 80 `i 1915  ]
[e :U 1916 ]
"1310
}
"1311
}
"1306
[e ++ _ii -> 1 `i ]
[e $ < _ii -> 30 `i 1912  ]
[e :U 1913 ]
"1311
}
[; ;newmain.c: 1310: }
[; ;newmain.c: 1311: }
[; ;newmain.c: 1313: }
"1313
[e :UE 1911 ]
}
"1315
[v _powerontest `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1314: void powerontest()
[; ;newmain.c: 1315: {
[e :U _powerontest ]
[f ]
[; ;newmain.c: 1316: cseg_data[7] =0x2B;
"1316
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1317: cseg_data[0] =0x2B;
"1317
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1318: cseg_data[1] =0x2B;
"1318
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1319: cseg_data[2] =0x2B;
"1319
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1320: cseg_data[3] =0x2B;
"1320
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1321: cseg_data[4] =0x2B;
"1321
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1322: cseg_data[5] =0x2B;
"1322
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1323: cseg_data[6] =0x2B;
"1323
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 43 `i `uc ]
[; ;newmain.c: 1324: led_group1.all=0XFF;
"1324
[e = . _led_group1 0 -> -> 255 `i `uc ]
[; ;newmain.c: 1325: led_group2.all=0XFF;
"1325
[e = . _led_group2 0 -> -> 255 `i `uc ]
[; ;newmain.c: 1326: led_group3.all=0XFF;
"1326
[e = . _led_group3 0 -> -> 255 `i `uc ]
[; ;newmain.c: 1327: led_group4.all=0XFF;
"1327
[e = . _led_group4 0 -> -> 255 `i `uc ]
[; ;newmain.c: 1329: }
"1329
[e :UE 1918 ]
}
"1331
[v _Read_Model `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1330: void Read_Model()
[; ;newmain.c: 1331: {
[e :U _Read_Model ]
[f ]
[; ;newmain.c: 1332: if(modelcount==0x01)
"1332
[e $ ! == -> _modelcount `i -> 1 `i 1920  ]
[; ;newmain.c: 1333: {
"1333
{
[; ;newmain.c: 1334: MODEL=1;
"1334
[e = _MODEL -> -> 1 `i `uc ]
"1335
}
[; ;newmain.c: 1335: }
[e $U 1921  ]
"1336
[e :U 1920 ]
[; ;newmain.c: 1336: else if(modelcount==0x02)
[e $ ! == -> _modelcount `i -> 2 `i 1922  ]
[; ;newmain.c: 1337: {
"1337
{
[; ;newmain.c: 1338: MODEL=2;
"1338
[e = _MODEL -> -> 2 `i `uc ]
"1339
}
[; ;newmain.c: 1339: }
[e $U 1923  ]
"1340
[e :U 1922 ]
[; ;newmain.c: 1340: else
[; ;newmain.c: 1341: {
"1341
{
[; ;newmain.c: 1342: MODEL=2;
"1342
[e = _MODEL -> -> 2 `i `uc ]
"1343
}
[e :U 1923 ]
[e :U 1921 ]
[; ;newmain.c: 1343: }
[; ;newmain.c: 1344: }
"1344
[e :UE 1919 ]
}
"1346
[v _chk_data_remote `TF8199 ~T0 @X0 1 e ]
{
[; ;newmain.c: 1345: inline void chk_data_remote()
[; ;newmain.c: 1346: {
[e :U _chk_data_remote ]
[f ]
[; ;newmain.c: 1349: if(MODEL==1)
"1349
[e $ ! == -> _MODEL `i -> 1 `i 1925  ]
[; ;newmain.c: 1350: {
"1350
{
[; ;newmain.c: 1351: peakcurrent = Rpeakcurrent/2.68;
"1351
[e = _peakcurrent -> / -> _Rpeakcurrent `d .2.68 `ui ]
[; ;newmain.c: 1353: basecurrent= Rbasecurrent/2.68;
"1353
[e = _basecurrent -> / -> _Rbasecurrent `d .2.68 `ui ]
"1355
}
[; ;newmain.c: 1355: }
[e $U 1926  ]
"1356
[e :U 1925 ]
[; ;newmain.c: 1356: else if(MODEL==2)
[e $ ! == -> _MODEL `i -> 2 `i 1927  ]
[; ;newmain.c: 1357: {
"1357
{
[; ;newmain.c: 1358: peakcurrent = Rpeakcurrent/2.01;
"1358
[e = _peakcurrent -> / -> _Rpeakcurrent `d .2.01 `ui ]
[; ;newmain.c: 1359: basecurrent= Rbasecurrent/2.01;
"1359
[e = _basecurrent -> / -> _Rbasecurrent `d .2.01 `ui ]
"1362
}
[e :U 1927 ]
"1363
[e :U 1926 ]
[; ;newmain.c: 1362: }
[; ;newmain.c: 1363: }
[e :UE 1924 ]
}
"1366
[v _keydetect `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 1365: void keydetect()
[; ;newmain.c: 1366: {
[e :U _keydetect ]
[f ]
[; ;newmain.c: 1367: if((MODE_SW==1)&&(TIG_SW==1)&& FOOT_SW==1 && pressurerr==0 && modelflag==0)
"1367
[e $ ! && && && && == -> _MODE_SW `i -> 1 `i == -> _TIG_SW `i -> 1 `i == -> _FOOT_SW `i -> 1 `i == -> _pressurerr `i -> 0 `i == -> _modelflag `i -> 0 `i 1929  ]
[; ;newmain.c: 1368: {
"1368
{
[; ;newmain.c: 1369: calibrationmode=1;
"1369
[e = _calibrationmode -> -> 1 `i `uc ]
[; ;newmain.c: 1370: calibration=1;
"1370
[e = _calibration -> -> 1 `i `uc ]
[; ;newmain.c: 1371: cseg_data[3] ='C'- 0x30;
"1371
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1372: cseg_data[4] ='L'- 0x30;
"1372
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1373: cseg_data[5] ='O'- 0x30;
"1373
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1374: cseg_data[6] ='N'- 0x30;
"1374
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1375: Disp_mesgf=1;
"1375
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1376: Disp_mesg_cntr=0;
"1376
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1377: dp_on_flag=0;
"1377
[e = _dp_on_flag -> -> 0 `i `uc ]
"1378
}
[e :U 1929 ]
[; ;newmain.c: 1378: }
[; ;newmain.c: 1379: if((MENU_SW==1) && (calibrationmode==1)&& pressurerr==0 && modelflag==0)
"1379
[e $ ! && && && == -> _MENU_SW `i -> 1 `i == -> _calibrationmode `i -> 1 `i == -> _pressurerr `i -> 0 `i == -> _modelflag `i -> 0 `i 1930  ]
[; ;newmain.c: 1380: {
"1380
{
[; ;newmain.c: 1382: lowbyte=parau.paras.pwmslope;
"1382
[e = _lowbyte -> . . _parau 0 13 `uc ]
[; ;newmain.c: 1383: hibyte=parau.paras.pwmslope>>8;
"1383
[e = _hibyte -> >> . . _parau 0 13 -> 8 `i `uc ]
[; ;newmain.c: 1384: write(0X71,lowbyte);
"1384
[e ( _write (2 , -> -> 113 `i `uc _lowbyte ]
[; ;newmain.c: 1385: write(0X72,hibyte);
"1385
[e ( _write (2 , -> -> 114 `i `uc _hibyte ]
[; ;newmain.c: 1386: calibrationmode=0;
"1386
[e = _calibrationmode -> -> 0 `i `uc ]
[; ;newmain.c: 1387: cseg_data[3] ='C'- 0x30;
"1387
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1388: cseg_data[4] ='L'- 0x30;
"1388
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1389: cseg_data[5] ='O'- 0x30;
"1389
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1390: cseg_data[6] ='F'- 0x30;
"1390
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1391: delay();
"1391
[e ( _delay ..  ]
[; ;newmain.c: 1392: Disp_mesgf=1;
"1392
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1393: Disp_mesg_cntr=0;
"1393
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
"1394
}
[e :U 1930 ]
[; ;newmain.c: 1394: }
[; ;newmain.c: 1395: if((MODE_SW==1)&&(TIG_SW==1)&& FOOT_SW==0 && pressurerr==0 && modelflag==0)
"1395
[e $ ! && && && && == -> _MODE_SW `i -> 1 `i == -> _TIG_SW `i -> 1 `i == -> _FOOT_SW `i -> 0 `i == -> _pressurerr `i -> 0 `i == -> _modelflag `i -> 0 `i 1931  ]
[; ;newmain.c: 1396: {
"1396
{
[; ;newmain.c: 1397: footsetupf=1;
"1397
[e = _footsetupf -> -> 1 `i `uc ]
"1398
}
[e :U 1931 ]
[; ;newmain.c: 1398: }
[; ;newmain.c: 1399: if((MENU_SW==1) && (footsetupf==1))
"1399
[e $ ! && == -> _MENU_SW `i -> 1 `i == -> _footsetupf `i -> 1 `i 1932  ]
[; ;newmain.c: 1400: {
"1400
{
[; ;newmain.c: 1401: if(setmaxcntf==0 && saveoffsetf==0 )
"1401
[e $ ! && == -> _setmaxcntf `i -> 0 `i == -> _saveoffsetf `i -> 0 `i 1933  ]
[; ;newmain.c: 1402: setmaxcntf=1;
"1402
[e = _setmaxcntf -> -> 1 `i `uc ]
[e $U 1934  ]
"1403
[e :U 1933 ]
[; ;newmain.c: 1403: else
[; ;newmain.c: 1404: saveoffsetf=1;
"1404
[e = _saveoffsetf -> -> 1 `i `uc ]
[e :U 1934 ]
"1405
}
[e :U 1932 ]
[; ;newmain.c: 1405: }
[; ;newmain.c: 1406: if(PREV_PROG_SW!=PROG_SW)
"1406
[e $ ! != -> _PREV_PROG_SW `i -> _PROG_SW `i 1935  ]
[; ;newmain.c: 1407: {
"1407
{
[; ;newmain.c: 1408: if(PROG_SW==1 && modelflag==0)
"1408
[e $ ! && == -> _PROG_SW `i -> 1 `i == -> _modelflag `i -> 0 `i 1936  ]
[; ;newmain.c: 1409: {
"1409
{
[; ;newmain.c: 1410: if(led_group4.bitsize.MMA==1)
"1410
[e $ ! == -> . . _led_group4 1 0 `i -> 1 `i 1937  ]
[; ;newmain.c: 1411: {
"1411
{
[; ;newmain.c: 1412: led_group1.all=0;
"1412
[e = . _led_group1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1413: led_group2.all=0;
"1413
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1414: led_group3.all=0;
"1414
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1415: led_group4.all=0;
"1415
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1416: led_group4.bitsize.TIGHF =1;
"1416
[e = . . _led_group4 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1417: {
"1417
{
[; ;newmain.c: 1418: led_group4.bitsize.NORMAL=1;
"1418
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1419: led_group1.bitsize.TWOT=1;
"1419
[e = . . _led_group1 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1420: led_group2.bitsize.I1_MAIN=1;
"1420
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1421: led_group1.bitsize.AMP=1;
"1421
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
"1422
}
[; ;newmain.c: 1422: }
[; ;newmain.c: 1423: mmacurrent=parau.paras.mmacurrent;
"1423
[e = _mmacurrent . . _parau 0 15 ]
[; ;newmain.c: 1424: memcpy(parau.arrayu,hftigmemarr,13* sizeof(int));
"1424
[e ( _memcpy (3 , , -> &U . _parau 1 `*v -> &U _hftigmemarr `*Cv * -> -> 13 `i `ui -> # `i `ui ]
"1425
}
[; ;newmain.c: 1425: }
[e $U 1938  ]
"1426
[e :U 1937 ]
[; ;newmain.c: 1426: else if(led_group4.bitsize.TIGHF==1)
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 1939  ]
[; ;newmain.c: 1427: {
"1427
{
[; ;newmain.c: 1428: led_group1.all=0;
"1428
[e = . _led_group1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1429: led_group2.all=0;
"1429
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1430: led_group3.all=0;
"1430
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1431: led_group4.all=0;
"1431
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1432: led_group4.bitsize.LIFTARC =1;
"1432
[e = . . _led_group4 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 1433: {
"1433
{
[; ;newmain.c: 1434: led_group4.bitsize.NORMAL=1;
"1434
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1435: led_group1.bitsize.TWOT=1;
"1435
[e = . . _led_group1 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1436: led_group2.bitsize.I1_MAIN=1;
"1436
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1437: led_group1.bitsize.AMP=1;
"1437
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
"1438
}
[; ;newmain.c: 1438: }
[; ;newmain.c: 1439: memcpy(hftigmemarr,parau.arrayu,13* sizeof(int));
"1439
[e ( _memcpy (3 , , -> &U _hftigmemarr `*v -> &U . _parau 1 `*Cv * -> -> 13 `i `ui -> # `i `ui ]
[; ;newmain.c: 1440: memcpy(parau.arrayu,lifttigmemarr,13* sizeof(int));
"1440
[e ( _memcpy (3 , , -> &U . _parau 1 `*v -> &U _lifttigmemarr `*Cv * -> -> 13 `i `ui -> # `i `ui ]
"1441
}
[; ;newmain.c: 1441: }
[e $U 1940  ]
"1442
[e :U 1939 ]
[; ;newmain.c: 1442: else if(led_group4.bitsize.LIFTARC==1)
[e $ ! == -> . . _led_group4 1 2 `i -> 1 `i 1941  ]
[; ;newmain.c: 1443: {
"1443
{
[; ;newmain.c: 1444: led_group1.all=0;
"1444
[e = . _led_group1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1445: led_group2.all=0;
"1445
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1446: led_group3.all=0;
"1446
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1447: led_group4.all=0;
"1447
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1448: led_group4.bitsize.MMA=1;
"1448
[e = . . _led_group4 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1449: led_group2.bitsize.I1_MAIN=1;
"1449
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1450: cVRD_fg=1;VRDTimecnt_2s=0;
"1450
[e = _cVRD_fg -> -> 1 `i `uc ]
[e = _VRDTimecnt_2s -> -> 0 `i `ui ]
[; ;newmain.c: 1451: led_group1.bitsize.AMP=1;
"1451
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1452: memcpy(lifttigmemarr,parau.arrayu,13* sizeof(int));
"1452
[e ( _memcpy (3 , , -> &U _lifttigmemarr `*v -> &U . _parau 1 `*Cv * -> -> 13 `i `ui -> # `i `ui ]
"1454
}
[e :U 1941 ]
"1455
[e :U 1940 ]
[e :U 1938 ]
[; ;newmain.c: 1454: }
[; ;newmain.c: 1455: Update_dispf=1;
[e = _Update_dispf -> -> 1 `i `uc ]
"1456
}
[; ;newmain.c: 1456: }
[e $U 1942  ]
"1457
[e :U 1936 ]
[; ;newmain.c: 1457: else if(PROG_SW==1 && modelflag==1 && savemodelflag==1)
[e $ ! && && == -> _PROG_SW `i -> 1 `i == -> _modelflag `i -> 1 `i == -> _savemodelflag `i -> 1 `i 1943  ]
[; ;newmain.c: 1458: {
"1458
{
[; ;newmain.c: 1460: savemodelflag=0;
"1460
[e = _savemodelflag -> -> 0 `i `uc ]
[; ;newmain.c: 1461: if(modelcount==0x01)
"1461
[e $ ! == -> _modelcount `i -> 1 `i 1944  ]
[; ;newmain.c: 1462: {
"1462
{
[; ;newmain.c: 1463: MODEL=1;
"1463
[e = _MODEL -> -> 1 `i `uc ]
[; ;newmain.c: 1464: cseg_data[7]='3'-0X30;
"1464
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1465: cseg_data[0]='0'-0x30;
"1465
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1466: cseg_data[1]='0'-0X30;
"1466
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1467: cseg_data[2]='P'-0X30;
"1467
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
"1468
}
[; ;newmain.c: 1468: }
[e $U 1945  ]
"1469
[e :U 1944 ]
[; ;newmain.c: 1469: else if(modelcount==0x02)
[e $ ! == -> _modelcount `i -> 2 `i 1946  ]
[; ;newmain.c: 1470: {
"1470
{
[; ;newmain.c: 1471: MODEL=2;
"1471
[e = _MODEL -> -> 2 `i `uc ]
[; ;newmain.c: 1472: cseg_data[7]='4'-0X30;
"1472
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1473: cseg_data[0]='0'-0x30;
"1473
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1474: cseg_data[1]='0'-0X30;
"1474
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1475: cseg_data[2]='P'-0X30;
"1475
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
"1476
}
[e :U 1946 ]
"1478
[e :U 1945 ]
[; ;newmain.c: 1476: }
[; ;newmain.c: 1478: cseg_data[3] ='S'- 0x30;
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1479: cseg_data[4] ='A'- 0x30;
"1479
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1480: cseg_data[5] ='V'- 0x30;
"1480
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 86 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1481: cseg_data[6] ='D'- 0x30;
"1481
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1482: delay();
"1482
[e ( _delay ..  ]
[; ;newmain.c: 1484: modelflag=0;
"1484
[e = _modelflag -> -> 0 `i `uc ]
[; ;newmain.c: 1485: Update_dispf=1;
"1485
[e = _Update_dispf -> -> 1 `i `uc ]
"1487
}
[e :U 1943 ]
"1488
[e :U 1942 ]
[; ;newmain.c: 1487: }
[; ;newmain.c: 1488: PREV_PROG_SW=PROG_SW;
[e = _PREV_PROG_SW _PROG_SW ]
"1489
}
[e :U 1935 ]
[; ;newmain.c: 1489: }
[; ;newmain.c: 1490: if(led_group4.bitsize.MMA==0 && (led_group4.bitsize.TIGHF==1 || led_group4.bitsize.LIFTARC ==1)&& pressurerr==0)
"1490
[e $ ! && && == -> . . _led_group4 1 0 `i -> 0 `i || == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i == -> _pressurerr `i -> 0 `i 1947  ]
[; ;newmain.c: 1491: {
"1491
{
[; ;newmain.c: 1493: if(PREV_MODE_SW!=MODE_SW && modelflag==0)
"1493
[e $ ! && != -> _PREV_MODE_SW `i -> _MODE_SW `i == -> _modelflag `i -> 0 `i 1948  ]
[; ;newmain.c: 1494: {
"1494
{
[; ;newmain.c: 1496: if((MODE_SW==1) && (FOOT_SW==1))
"1496
[e $ ! && == -> _MODE_SW `i -> 1 `i == -> _FOOT_SW `i -> 1 `i 1949  ]
[; ;newmain.c: 1497: {
"1497
{
[; ;newmain.c: 1498: if(led_group1.bitsize.TWOT==1)
"1498
[e $ ! == -> . . _led_group1 1 4 `i -> 1 `i 1950  ]
[; ;newmain.c: 1499: {
"1499
{
[; ;newmain.c: 1500: led_group1.bitsize.TWOT=0;
"1500
[e = . . _led_group1 1 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1501: led_group1.bitsize.FOURT=1;
"1501
[e = . . _led_group1 1 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1502: led_group1.bitsize.SPOT=0;
"1502
[e = . . _led_group1 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1503: led_group1.bitsize.CYCLE=0;
"1503
[e = . . _led_group1 1 7 -> -> 0 `i `uc ]
"1504
}
[; ;newmain.c: 1504: }
[e $U 1951  ]
"1505
[e :U 1950 ]
[; ;newmain.c: 1505: else if(led_group1.bitsize.FOURT==1)
[e $ ! == -> . . _led_group1 1 5 `i -> 1 `i 1952  ]
[; ;newmain.c: 1506: {
"1506
{
[; ;newmain.c: 1507: led_group1.bitsize.TWOT=0;
"1507
[e = . . _led_group1 1 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1508: led_group1.bitsize.FOURT=0;
"1508
[e = . . _led_group1 1 5 -> -> 0 `i `uc ]
[; ;newmain.c: 1509: led_group1.bitsize.SPOT=1;
"1509
[e = . . _led_group1 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1510: led_group1.bitsize.CYCLE=0;
"1510
[e = . . _led_group1 1 7 -> -> 0 `i `uc ]
"1511
}
[; ;newmain.c: 1511: }
[e $U 1953  ]
"1512
[e :U 1952 ]
[; ;newmain.c: 1512: else if(led_group1.bitsize.SPOT==1)
[e $ ! == -> . . _led_group1 1 6 `i -> 1 `i 1954  ]
[; ;newmain.c: 1513: {
"1513
{
[; ;newmain.c: 1514: led_group1.bitsize.TWOT=0;
"1514
[e = . . _led_group1 1 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1515: led_group1.bitsize.FOURT=0;
"1515
[e = . . _led_group1 1 5 -> -> 0 `i `uc ]
[; ;newmain.c: 1516: led_group1.bitsize.SPOT=0;
"1516
[e = . . _led_group1 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1517: led_group1.bitsize.CYCLE=1;
"1517
[e = . . _led_group1 1 7 -> -> 1 `i `uc ]
"1518
}
[; ;newmain.c: 1518: }
[e $U 1955  ]
"1519
[e :U 1954 ]
[; ;newmain.c: 1519: else if(led_group1.bitsize.CYCLE==1)
[e $ ! == -> . . _led_group1 1 7 `i -> 1 `i 1956  ]
[; ;newmain.c: 1520: {
"1520
{
[; ;newmain.c: 1521: led_group1.bitsize.TWOT=1;
"1521
[e = . . _led_group1 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1522: led_group1.bitsize.FOURT=0;
"1522
[e = . . _led_group1 1 5 -> -> 0 `i `uc ]
[; ;newmain.c: 1523: led_group1.bitsize.SPOT=0;
"1523
[e = . . _led_group1 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1524: led_group1.bitsize.CYCLE=0;
"1524
[e = . . _led_group1 1 7 -> -> 0 `i `uc ]
"1525
}
[e :U 1956 ]
"1526
[e :U 1955 ]
[e :U 1953 ]
[e :U 1951 ]
[; ;newmain.c: 1525: }
[; ;newmain.c: 1526: led_group2.all=0x00;
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1527: led_group3.all=0x00;
"1527
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1528: led_group1.bitsize.SEC=0;
"1528
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1529: led_group1.bitsize.FREQ=0;
"1529
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1530: led_group1.bitsize.AMP=1;
"1530
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1531: if(led_group4.bitsize.NORMAL==1)
"1531
[e $ ! == -> . . _led_group4 1 4 `i -> 1 `i 1957  ]
[; ;newmain.c: 1532: {
"1532
{
[; ;newmain.c: 1533: led_group2.bitsize.I1_MAIN=1;
"1533
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
"1534
}
[; ;newmain.c: 1534: }
[e $U 1958  ]
"1535
[e :U 1957 ]
[; ;newmain.c: 1535: else if(led_group4.bitsize.PULSE==1)
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1959  ]
[; ;newmain.c: 1536: {
"1536
{
[; ;newmain.c: 1537: led_group2.bitsize.I1_MAIN=1;
"1537
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1538: led_group2.bitsize.PEAK_CUR=1;
"1538
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
"1539
}
[e :U 1959 ]
"1540
[e :U 1958 ]
[; ;newmain.c: 1539: }
[; ;newmain.c: 1540: Update_dispf=1;
[e = _Update_dispf -> -> 1 `i `uc ]
"1541
}
[e :U 1949 ]
[; ;newmain.c: 1541: }
[; ;newmain.c: 1542: PREV_MODE_SW=MODE_SW;
"1542
[e = _PREV_MODE_SW _MODE_SW ]
"1543
}
[e :U 1948 ]
[; ;newmain.c: 1543: }
[; ;newmain.c: 1544: if(PREV_TIG_SW!=TIG_SW && modelflag==0)
"1544
[e $ ! && != -> _PREV_TIG_SW `i -> _TIG_SW `i == -> _modelflag `i -> 0 `i 1960  ]
[; ;newmain.c: 1545: {
"1545
{
[; ;newmain.c: 1547: if((TIG_SW==1) && (FOOT_SW==1))
"1547
[e $ ! && == -> _TIG_SW `i -> 1 `i == -> _FOOT_SW `i -> 1 `i 1961  ]
[; ;newmain.c: 1548: {
"1548
{
[; ;newmain.c: 1549: led_group2.all=0x00;
"1549
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1550: led_group3.all=0x00;
"1550
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1551: if(led_group4.bitsize.PULSE==1)
"1551
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 1962  ]
[; ;newmain.c: 1552: {
"1552
{
[; ;newmain.c: 1553: led_group4.bitsize.PULSE=0;
"1553
[e = . . _led_group4 1 3 -> -> 0 `i `uc ]
[; ;newmain.c: 1554: led_group4.bitsize.NORMAL=1;
"1554
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1555: led_group2.bitsize.I1_MAIN=1;
"1555
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1556: inttochar(parau.paras.weld.I1);
"1556
[e ( _inttochar (1 . . . _parau 0 4 0 ]
[; ;newmain.c: 1557: dp_on_flag=0;
"1557
[e = _dp_on_flag -> -> 0 `i `uc ]
"1558
}
[; ;newmain.c: 1558: }
[e $U 1963  ]
"1559
[e :U 1962 ]
[; ;newmain.c: 1559: else if(led_group4.bitsize.NORMAL==1)
[e $ ! == -> . . _led_group4 1 4 `i -> 1 `i 1964  ]
[; ;newmain.c: 1560: {
"1560
{
[; ;newmain.c: 1561: led_group4.bitsize.PULSE=1;
"1561
[e = . . _led_group4 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1562: led_group4.bitsize.NORMAL=0;
"1562
[e = . . _led_group4 1 4 -> -> 0 `i `uc ]
[; ;newmain.c: 1563: led_group2.bitsize.I1_MAIN=1;
"1563
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1564: led_group2.bitsize.PEAK_CUR=1;
"1564
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1565: inttochar(parau.paras.weld.I1);
"1565
[e ( _inttochar (1 . . . _parau 0 4 0 ]
[; ;newmain.c: 1566: dp_on_flag=0;
"1566
[e = _dp_on_flag -> -> 0 `i `uc ]
"1567
}
[e :U 1964 ]
"1568
[e :U 1963 ]
[; ;newmain.c: 1567: }
[; ;newmain.c: 1568: led_group1.bitsize.SEC=0;
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1569: led_group1.bitsize.FREQ=0;
"1569
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1570: led_group1.bitsize.AMP=1;
"1570
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
"1571
}
[e :U 1961 ]
[; ;newmain.c: 1571: }
[; ;newmain.c: 1572: PREV_TIG_SW=TIG_SW;
"1572
[e = _PREV_TIG_SW _TIG_SW ]
"1573
}
[e :U 1960 ]
[; ;newmain.c: 1573: }
[; ;newmain.c: 1574: if(FOOT_SW==0 && Cyclestart==0 && pressurerr==0 && modelflag==0)
"1574
[e $ ! && && && == -> _FOOT_SW `i -> 0 `i == -> _Cyclestart `i -> 0 `i == -> _pressurerr `i -> 0 `i == -> _modelflag `i -> 0 `i 1965  ]
[; ;newmain.c: 1575: {
"1575
{
[; ;newmain.c: 1576: if(footswitchf==0)
"1576
[e $ ! == -> _footswitchf `i -> 0 `i 1966  ]
[; ;newmain.c: 1577: {
"1577
{
[; ;newmain.c: 1578: led_group2.all=0x00;
"1578
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1579: led_group3.all=0x00;
"1579
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1580: led_group2.bitsize.I1_MAIN=1;
"1580
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1581: led_group4.bitsize.NORMAL=1;
"1581
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1582: led_group4.bitsize.PULSE=0;
"1582
[e = . . _led_group4 1 3 -> -> 0 `i `uc ]
[; ;newmain.c: 1583: led_group1.bitsize.TWOT=1;
"1583
[e = . . _led_group1 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 1584: led_group1.bitsize.FOURT=0;
"1584
[e = . . _led_group1 1 5 -> -> 0 `i `uc ]
[; ;newmain.c: 1585: led_group1.bitsize.SPOT=0;
"1585
[e = . . _led_group1 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1586: led_group1.bitsize.CYCLE=0;
"1586
[e = . . _led_group1 1 7 -> -> 0 `i `uc ]
[; ;newmain.c: 1587: led_group2.bitsize.PEAK_CUR=0;
"1587
[e = . . _led_group2 1 6 -> -> 0 `i `uc ]
[; ;newmain.c: 1588: normaldispupdatf=1;
"1588
[e = _normaldispupdatf -> -> 1 `i `uc ]
[; ;newmain.c: 1589: footswitchf=1;
"1589
[e = _footswitchf -> -> 1 `i `uc ]
"1590
}
[e :U 1966 ]
[; ;newmain.c: 1590: }
[; ;newmain.c: 1591: if(led_group2.bitsize.I1_MAIN==1 && footsetupf==0)
"1591
[e $ ! && == -> . . _led_group2 1 3 `i -> 1 `i == -> _footsetupf `i -> 0 `i 1967  ]
[; ;newmain.c: 1592: {
"1592
{
[; ;newmain.c: 1593: cseg_data[3] ='F'- 0x30;
"1593
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1594: cseg_data[4] ='O'-0X30;
"1594
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1595: cseg_data[5] ='O'-0X30;
"1595
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1596: cseg_data[6] ='T'- 0x30;
"1596
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1597: dp_on_flag=0;
"1597
[e = _dp_on_flag -> -> 0 `i `uc ]
"1600
}
[e :U 1967 ]
"1603
}
[; ;newmain.c: 1600: }
[; ;newmain.c: 1603: }
[e $U 1968  ]
"1604
[e :U 1965 ]
[; ;newmain.c: 1604: else
[; ;newmain.c: 1605: {
"1605
{
[; ;newmain.c: 1606: if(normaldispupdatf==1)
"1606
[e $ ! == -> _normaldispupdatf `i -> 1 `i 1969  ]
[; ;newmain.c: 1607: {
"1607
{
[; ;newmain.c: 1608: normaldispupdatf=0;
"1608
[e = _normaldispupdatf -> -> 0 `i `uc ]
[; ;newmain.c: 1609: footswitchf=0;
"1609
[e = _footswitchf -> -> 0 `i `uc ]
[; ;newmain.c: 1610: Update_dispf=1;
"1610
[e = _Update_dispf -> -> 1 `i `uc ]
"1611
}
[e :U 1969 ]
"1612
}
[e :U 1968 ]
[; ;newmain.c: 1611: }
[; ;newmain.c: 1612: }
[; ;newmain.c: 1614: if(PREV_MENU_SW!=MENU_SW)
"1614
[e $ ! != -> _PREV_MENU_SW `i -> _MENU_SW `i 1970  ]
[; ;newmain.c: 1615: {
"1615
{
[; ;newmain.c: 1616: if(modelflag==0)
"1616
[e $ ! == -> _modelflag `i -> 0 `i 1971  ]
[; ;newmain.c: 1617: {
"1617
{
[; ;newmain.c: 1618: if((MENU_SW==1)&&(calibrationmode==0)&& footsetupf==0 && pressurerr==0 )
"1618
[e $ ! && && && == -> _MENU_SW `i -> 1 `i == -> _calibrationmode `i -> 0 `i == -> _footsetupf `i -> 0 `i == -> _pressurerr `i -> 0 `i 1972  ]
[; ;newmain.c: 1619: {
"1619
{
[; ;newmain.c: 1622: if(led_group1.bitsize.TWOT==1 && led_group4.bitsize.NORMAL==1 && FOOT_SW==0)
"1622
[e $ ! && && == -> . . _led_group1 1 4 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i == -> _FOOT_SW `i -> 0 `i 1973  ]
[; ;newmain.c: 1623: {
"1623
{
[; ;newmain.c: 1624: if(led_group2.bitsize.PREFLOW==1)
"1624
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 1974  ]
[; ;newmain.c: 1625: {
"1625
{
[; ;newmain.c: 1626: led_group2.all=0x00;
"1626
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1627: led_group3.all=0x00;
"1627
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1628: led_group2.bitsize.I1_MAIN=1;
"1628
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1629: led_group1.bitsize.AMP=0;
"1629
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1630: led_group1.bitsize.SEC=1;
"1630
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1631: led_group1.bitsize.FREQ=0;
"1631
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1633: cseg_data[3] ='F'- 0x30;
"1633
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1634: cseg_data[4] =0X2C;
"1634
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 44 `i `uc ]
[; ;newmain.c: 1635: cseg_data[5] =0X2C;
"1635
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> -> 44 `i `uc ]
[; ;newmain.c: 1636: cseg_data[6] ='T'- 0x30;
"1636
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1637: Disp_mesgf=1;
"1637
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1638: dp_on_flag=0;
"1638
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1639: Disp_mesg_cntr=0;
"1639
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
"1643
}
[; ;newmain.c: 1643: }
[e $U 1975  ]
"1644
[e :U 1974 ]
[; ;newmain.c: 1644: else if(led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1976  ]
[; ;newmain.c: 1645: {
"1645
{
[; ;newmain.c: 1646: led_group2.all=0x00;
"1646
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1647: led_group3.all=0x00;
"1647
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1648: led_group3.bitsize.POSTFLOW=1;
"1648
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1649: led_group1.bitsize.AMP=0;
"1649
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1650: led_group1.bitsize.SEC=1;
"1650
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1651: led_group1.bitsize.FREQ=0;
"1651
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1652: cseg_data[7] ='P'- 0x30;
"1652
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1653: cseg_data[0] ='S'- 0x30;
"1653
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1654: cseg_data[1] ='T'- 0x30;
"1654
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1655: cseg_data[2] ='F'- 0x30;
"1655
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1657: cseg_data[3] ='P'- 0x30;
"1657
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1658: cseg_data[4] ='S'- 0x30;
"1658
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1659: cseg_data[5] ='T'- 0x30;
"1659
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1660: cseg_data[6] ='F'- 0x30;
"1660
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1661: delay();
"1661
[e ( _delay ..  ]
[; ;newmain.c: 1662: Disp_mesgf=1;
"1662
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1663: Disp_mesg_cntr=0;
"1663
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1664: dp_on_flag=0;
"1664
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1665: dp_on_flag1=0 ;
"1665
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1666
}
[; ;newmain.c: 1666: }
[e $U 1977  ]
"1667
[e :U 1976 ]
[; ;newmain.c: 1667: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 1978  ]
[; ;newmain.c: 1668: {
"1668
{
[; ;newmain.c: 1669: led_group2.all=0x00;
"1669
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1670: led_group3.all=0x00;
"1670
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1671: led_group2.bitsize.PREFLOW=1;
"1671
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1672: led_group1.bitsize.AMP=0;
"1672
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1673: led_group1.bitsize.SEC=1;
"1673
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1674: led_group1.bitsize.FREQ=0;
"1674
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1675: cseg_data[7] ='P'- 0x30;
"1675
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1676: cseg_data[0] ='R'- 0x30;
"1676
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1677: cseg_data[1] ='E'- 0x30;
"1677
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1678: cseg_data[2] ='F'- 0x30;
"1678
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1680: cseg_data[3] ='P'- 0x30;
"1680
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1681: cseg_data[4] ='R'- 0x30;
"1681
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1682: cseg_data[5] ='E'- 0x30;
"1682
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1683: cseg_data[6] ='F'- 0x30;
"1683
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1684: delay();
"1684
[e ( _delay ..  ]
[; ;newmain.c: 1685: Disp_mesgf=1;
"1685
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1686: Disp_mesg_cntr=0;
"1686
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1687: dp_on_flag=0;
"1687
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1688: dp_on_flag1=0;
"1688
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1689
}
[e :U 1978 ]
"1691
[e :U 1977 ]
[e :U 1975 ]
}
[; ;newmain.c: 1689: }
[; ;newmain.c: 1691: }
[e $U 1979  ]
"1692
[e :U 1973 ]
[; ;newmain.c: 1692: else if(led_group1.bitsize.TWOT==1 && led_group4.bitsize.NORMAL==1 && FOOT_SW==1)
[e $ ! && && == -> . . _led_group1 1 4 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i == -> _FOOT_SW `i -> 1 `i 1980  ]
[; ;newmain.c: 1693: {
"1693
{
[; ;newmain.c: 1694: if(led_group2.bitsize.PREFLOW==1)
"1694
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 1981  ]
[; ;newmain.c: 1695: {
"1695
{
[; ;newmain.c: 1696: led_group2.all=0x00;
"1696
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1697: led_group3.all=0x00;
"1697
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1698: led_group2.bitsize.UPSLOPE=1;
"1698
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 1699: led_group1.bitsize.AMP=0;
"1699
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1700: led_group1.bitsize.SEC=1;
"1700
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1701: led_group1.bitsize.FREQ=0;
"1701
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1702: cseg_data[7] ='U'- 0x30;
"1702
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1703: cseg_data[0] ='P'- 0x30;
"1703
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1704: cseg_data[1] ='S'- 0x30;
"1704
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1705: cseg_data[2] ='P'- 0x30;
"1705
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1707: cseg_data[3] ='U'- 0x30;
"1707
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1708: cseg_data[4] ='P'- 0x30;
"1708
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1709: cseg_data[5] ='S'- 0x30;
"1709
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1710: cseg_data[6] ='P'- 0x30;
"1710
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1711: delay();
"1711
[e ( _delay ..  ]
[; ;newmain.c: 1712: Disp_mesgf=1;
"1712
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1713: Disp_mesg_cntr=0;
"1713
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1714: dp_on_flag=0;
"1714
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1715: dp_on_flag1=0 ;
"1715
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1716
}
[; ;newmain.c: 1716: }
[e $U 1982  ]
"1717
[e :U 1981 ]
[; ;newmain.c: 1717: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 1983  ]
[; ;newmain.c: 1718: {
"1718
{
[; ;newmain.c: 1719: led_group2.all=0x00;
"1719
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1720: led_group3.all=0x00;
"1720
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1721: led_group2.bitsize.I1_MAIN=1;
"1721
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1722: led_group1.bitsize.AMP=1;
"1722
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1723: led_group1.bitsize.SEC=0;
"1723
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1724: led_group1.bitsize.FREQ=0;
"1724
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1725: cseg_data[7] ='M'- 0x30;
"1725
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1726: cseg_data[0] ='A'- 0x30;
"1726
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1727: cseg_data[1] ='I'- 0x30;
"1727
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1728: cseg_data[2] ='N'- 0x30;
"1728
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1730: cseg_data[3] ='M'- 0x30;
"1730
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1731: cseg_data[4] ='A'- 0x30;
"1731
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1732: cseg_data[5] ='I'- 0x30;
"1732
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1733: cseg_data[6] ='N'- 0x30;
"1733
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1734: delay();
"1734
[e ( _delay ..  ]
[; ;newmain.c: 1735: Disp_mesgf=1;
"1735
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1736: Disp_mesg_cntr=0;
"1736
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1737: dp_on_flag=0;
"1737
[e = _dp_on_flag -> -> 0 `i `uc ]
"1738
}
[; ;newmain.c: 1738: }
[e $U 1984  ]
"1739
[e :U 1983 ]
[; ;newmain.c: 1739: else if(led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1985  ]
[; ;newmain.c: 1740: {
"1740
{
[; ;newmain.c: 1741: led_group2.all=0x00;
"1741
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1742: led_group3.all=0x00;
"1742
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1743: led_group3.bitsize.DOWNLSLOPE=1;
"1743
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1744: led_group1.bitsize.AMP=0;
"1744
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1745: led_group1.bitsize.SEC=1;
"1745
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1746: led_group1.bitsize.FREQ=0;
"1746
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1747: cseg_data[7] ='D'- 0x30;
"1747
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1748: cseg_data[0] ='W'- 0x30;
"1748
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1749: cseg_data[1] ='S'- 0x30;
"1749
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1750: cseg_data[2] ='P'- 0x30;
"1750
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1752: cseg_data[3] ='D'- 0x30;
"1752
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1753: cseg_data[4] ='W'- 0x30;
"1753
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1754: cseg_data[5] ='S'- 0x30;
"1754
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1755: cseg_data[6] ='P'- 0x30;
"1755
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1756: delay();
"1756
[e ( _delay ..  ]
[; ;newmain.c: 1757: Disp_mesgf=1;
"1757
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1758: Disp_mesg_cntr=0;
"1758
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1759: dp_on_flag=0;
"1759
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1760: dp_on_flag1=0;
"1760
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1761
}
[; ;newmain.c: 1761: }
[e $U 1986  ]
"1762
[e :U 1985 ]
[; ;newmain.c: 1762: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 1987  ]
[; ;newmain.c: 1763: {
"1763
{
[; ;newmain.c: 1764: led_group2.all=0x00;
"1764
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1765: led_group3.all=0x00;
"1765
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1766: led_group3.bitsize.POSTFLOW=1;
"1766
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1767: led_group1.bitsize.AMP=0;
"1767
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1768: led_group1.bitsize.SEC=1;
"1768
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1769: led_group1.bitsize.FREQ=0;
"1769
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1770: cseg_data[7] ='P'- 0x30;
"1770
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1771: cseg_data[0] ='S'- 0x30;
"1771
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1772: cseg_data[1] ='T'- 0x30;
"1772
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1773: cseg_data[2] ='F'- 0x30;
"1773
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1775: cseg_data[3] ='P'- 0x30;
"1775
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1776: cseg_data[4] ='S'- 0x30;
"1776
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1777: cseg_data[5] ='T'- 0x30;
"1777
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1778: cseg_data[6] ='F'- 0x30;
"1778
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1779: delay();
"1779
[e ( _delay ..  ]
[; ;newmain.c: 1780: Disp_mesgf=1;
"1780
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1781: Disp_mesg_cntr=0;
"1781
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1782: dp_on_flag=0;
"1782
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1783: dp_on_flag1=0;
"1783
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1784
}
[; ;newmain.c: 1784: }
[e $U 1988  ]
"1785
[e :U 1987 ]
[; ;newmain.c: 1785: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 1989  ]
[; ;newmain.c: 1786: {
"1786
{
[; ;newmain.c: 1787: led_group2.all=0x00;
"1787
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1788: led_group3.all=0x00;
"1788
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1789: led_group2.bitsize.PREFLOW=1;
"1789
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1790: led_group1.bitsize.AMP=0;
"1790
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1791: led_group1.bitsize.SEC=1;
"1791
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1792: led_group1.bitsize.FREQ=0;
"1792
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1793: cseg_data[7] ='P'- 0x30;
"1793
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1794: cseg_data[0] ='R'- 0x30;
"1794
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1795: cseg_data[1] ='E'- 0x30;
"1795
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1796: cseg_data[2] ='F'- 0x30;
"1796
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1798: cseg_data[3] ='P'- 0x30;
"1798
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1799: cseg_data[4] ='R'- 0x30;
"1799
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1800: cseg_data[5] ='E'- 0x30;
"1800
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1801: cseg_data[6] ='F'- 0x30;
"1801
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1802: delay();
"1802
[e ( _delay ..  ]
[; ;newmain.c: 1803: Disp_mesgf=1;
"1803
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1804: Disp_mesg_cntr=0;
"1804
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1805: dp_on_flag=0;
"1805
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1806: dp_on_flag1=0;
"1806
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1807
}
[e :U 1989 ]
"1808
[e :U 1988 ]
[e :U 1986 ]
[e :U 1984 ]
[e :U 1982 ]
}
[; ;newmain.c: 1807: }
[; ;newmain.c: 1808: }
[e $U 1990  ]
"1810
[e :U 1980 ]
[; ;newmain.c: 1810: else if(led_group1.bitsize.TWOT==1 && led_group4.bitsize.PULSE==1)
[e $ ! && == -> . . _led_group1 1 4 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i 1991  ]
[; ;newmain.c: 1811: {
"1811
{
[; ;newmain.c: 1812: if(led_group2.bitsize.PREFLOW==1)
"1812
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 1992  ]
[; ;newmain.c: 1813: {
"1813
{
[; ;newmain.c: 1814: led_group2.all=0x00;
"1814
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1815: led_group3.all=0x00;
"1815
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1816: led_group2.bitsize.UPSLOPE=1;
"1816
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 1817: led_group1.bitsize.AMP=0;
"1817
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1818: led_group1.bitsize.SEC=1;
"1818
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1819: led_group1.bitsize.FREQ=0;
"1819
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1820: cseg_data[7] ='U'- 0x30;
"1820
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1821: cseg_data[0] ='P'- 0x30;
"1821
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1822: cseg_data[1] ='S'- 0x30;
"1822
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1823: cseg_data[2] ='P'- 0x30;
"1823
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1825: cseg_data[3] ='U'- 0x30;
"1825
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1826: cseg_data[4] ='P'- 0x30;
"1826
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1827: cseg_data[5] ='S'- 0x30;
"1827
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1828: cseg_data[6] ='P'- 0x30;
"1828
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1829: delay();
"1829
[e ( _delay ..  ]
[; ;newmain.c: 1830: Disp_mesgf=1;
"1830
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1831: Disp_mesg_cntr=0;
"1831
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1832: dp_on_flag=0;
"1832
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1833: dp_on_flag1=0;
"1833
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1834
}
[; ;newmain.c: 1834: }
[e $U 1993  ]
"1835
[e :U 1992 ]
[; ;newmain.c: 1835: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 1994  ]
[; ;newmain.c: 1836: {
"1836
{
[; ;newmain.c: 1837: led_group2.all=0x00;
"1837
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1838: led_group3.all=0x00;
"1838
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1839: led_group2.bitsize.I1_MAIN=1;
"1839
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1840: led_group2.bitsize.PEAK_CUR=1;
"1840
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 1841: led_group1.bitsize.AMP=1;
"1841
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1842: led_group1.bitsize.SEC=0;
"1842
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1843: led_group1.bitsize.FREQ=0;
"1843
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1844: cseg_data[7] ='P'- 0x30;
"1844
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1845: cseg_data[0] ='E'- 0x30;
"1845
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1846: cseg_data[1] ='A'- 0x30;
"1846
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1847: cseg_data[2] ='K'- 0x30;
"1847
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1849: cseg_data[3] ='P'- 0x30;
"1849
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1850: cseg_data[4] ='E'- 0x30;
"1850
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1851: cseg_data[5] ='A'- 0x30;
"1851
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1852: cseg_data[6] ='K'- 0x30;
"1852
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1853: delay();
"1853
[e ( _delay ..  ]
[; ;newmain.c: 1854: Disp_mesgf=1;
"1854
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1855: Disp_mesg_cntr=0;
"1855
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1856: dp_on_flag=0;
"1856
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1857: dp_on_flag1=0;
"1857
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1858
}
[; ;newmain.c: 1858: }
[e $U 1995  ]
"1859
[e :U 1994 ]
[; ;newmain.c: 1859: else if( led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 1996  ]
[; ;newmain.c: 1860: {
"1860
{
[; ;newmain.c: 1861: led_group2.all=0x00;
"1861
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1862: led_group3.all=0x00;
"1862
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1863: led_group2.bitsize.BASE_CUR=1;
"1863
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;newmain.c: 1864: led_group1.bitsize.AMP=1;
"1864
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1865: led_group1.bitsize.SEC=0;
"1865
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1866: led_group1.bitsize.FREQ=0;
"1866
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1867: cseg_data[7] ='B'- 0x30;
"1867
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1868: cseg_data[0] ='A'- 0x30;
"1868
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1869: cseg_data[1] ='S'- 0x30;
"1869
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1870: cseg_data[2] ='E'- 0x30;
"1870
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1872: cseg_data[3] ='B'- 0x30;
"1872
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1873: cseg_data[4] ='A'- 0x30;
"1873
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1874: cseg_data[5] ='S'- 0x30;
"1874
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1875: cseg_data[6] ='E'- 0x30;
"1875
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1876: delay();
"1876
[e ( _delay ..  ]
[; ;newmain.c: 1877: Disp_mesgf=1;
"1877
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1878: Disp_mesg_cntr=0;
"1878
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1879: dp_on_flag=0;
"1879
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1880: dp_on_flag1=0;
"1880
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1881
}
[; ;newmain.c: 1881: }
[e $U 1997  ]
"1882
[e :U 1996 ]
[; ;newmain.c: 1882: else if(led_group2.bitsize.BASE_CUR==1)
[e $ ! == -> . . _led_group2 1 5 `i -> 1 `i 1998  ]
[; ;newmain.c: 1883: {
"1883
{
[; ;newmain.c: 1884: led_group2.all=0x00;
"1884
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1885: led_group3.all=0x00;
"1885
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1886: led_group3.bitsize.DUTY=1;
"1886
[e = . . _led_group3 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1887: led_group1.bitsize.AMP=0;
"1887
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1888: led_group1.bitsize.SEC=0;
"1888
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1889: led_group1.bitsize.FREQ=0;
"1889
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1890: cseg_data[7] ='D'- 0x30;
"1890
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1891: cseg_data[0] ='U'- 0x30;
"1891
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1892: cseg_data[1] ='T'- 0x30;
"1892
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1893: cseg_data[2] ='Y'- 0x30;
"1893
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1895: cseg_data[3] ='D'- 0x30;
"1895
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1896: cseg_data[4] ='U'- 0x30;
"1896
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1897: cseg_data[5] ='T'- 0x30;
"1897
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1898: cseg_data[6] ='Y'- 0x30;
"1898
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1899: delay();
"1899
[e ( _delay ..  ]
[; ;newmain.c: 1900: Disp_mesgf=1;
"1900
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1901: Disp_mesg_cntr=0;
"1901
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1902: dp_on_flag=0;
"1902
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1903: dp_on_flag1=0;
"1903
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1904
}
[; ;newmain.c: 1904: }
[e $U 1999  ]
"1905
[e :U 1998 ]
[; ;newmain.c: 1905: else if(led_group3.bitsize.DUTY==1)
[e $ ! == -> . . _led_group3 1 0 `i -> 1 `i 2000  ]
[; ;newmain.c: 1906: {
"1906
{
[; ;newmain.c: 1907: led_group2.all=0x00;
"1907
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1908: led_group3.all=0x00;
"1908
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1909: led_group2.bitsize.PULSE_FREQ=1;
"1909
[e = . . _led_group2 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 1910: led_group1.bitsize.AMP=0;
"1910
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1911: led_group1.bitsize.SEC=0;
"1911
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 1912: led_group1.bitsize.FREQ=1;
"1912
[e = . . _led_group1 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 1913: cseg_data[7] ='F'- 0x30;
"1913
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1914: cseg_data[0] ='R'- 0x30;
"1914
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1915: cseg_data[1] ='E'- 0x30;
"1915
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1916: cseg_data[2] ='Q'- 0x30;
"1916
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1918: cseg_data[3] ='F'- 0x30;
"1918
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1919: cseg_data[4] ='R'- 0x30;
"1919
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1920: cseg_data[5] ='E'- 0x30;
"1920
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1921: cseg_data[6] ='Q'- 0x30;
"1921
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1922: delay();
"1922
[e ( _delay ..  ]
[; ;newmain.c: 1923: Disp_mesgf=1;
"1923
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1924: Disp_mesg_cntr=0;
"1924
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1925: dp_on_flag=0;
"1925
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1926: dp_on_flag1=0;
"1926
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1927
}
[; ;newmain.c: 1927: }
[e $U 2001  ]
"1928
[e :U 2000 ]
[; ;newmain.c: 1928: else if(led_group2.bitsize.PULSE_FREQ==1)
[e $ ! == -> . . _led_group2 1 7 `i -> 1 `i 2002  ]
[; ;newmain.c: 1929: {
"1929
{
[; ;newmain.c: 1930: led_group2.all=0x00;
"1930
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1931: led_group3.all=0x00;
"1931
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1932: led_group3.bitsize.DOWNLSLOPE=1;
"1932
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1933: led_group1.bitsize.AMP=0;
"1933
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1934: led_group1.bitsize.SEC=1;
"1934
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1935: led_group1.bitsize.FREQ=0;
"1935
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1936: cseg_data[7] ='D'- 0x30;
"1936
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1937: cseg_data[0] ='W'- 0x30;
"1937
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1938: cseg_data[1] ='S'- 0x30;
"1938
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1939: cseg_data[2] ='P'- 0x30;
"1939
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1941: cseg_data[3] ='D'- 0x30;
"1941
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1942: cseg_data[4] ='W'- 0x30;
"1942
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1943: cseg_data[5] ='S'- 0x30;
"1943
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1944: cseg_data[6] ='P'- 0x30;
"1944
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1945: delay();
"1945
[e ( _delay ..  ]
[; ;newmain.c: 1946: Disp_mesgf=1;
"1946
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1947: Disp_mesg_cntr=0;
"1947
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1948: dp_on_flag=0;
"1948
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1949: dp_on_flag1=0;
"1949
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1950
}
[; ;newmain.c: 1950: }
[e $U 2003  ]
"1951
[e :U 2002 ]
[; ;newmain.c: 1951: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2004  ]
[; ;newmain.c: 1952: {
"1952
{
[; ;newmain.c: 1953: led_group2.all=0x00;
"1953
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1954: led_group3.all=0x00;
"1954
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1955: led_group3.bitsize.POSTFLOW=1;
"1955
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 1956: led_group1.bitsize.AMP=0;
"1956
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1957: led_group1.bitsize.SEC=1;
"1957
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1958: led_group1.bitsize.FREQ=0;
"1958
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1959: cseg_data[7] ='P'- 0x30;
"1959
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1960: cseg_data[0] ='S'- 0x30;
"1960
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1961: cseg_data[1] ='T'- 0x30;
"1961
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1962: cseg_data[2] ='F'- 0x30;
"1962
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1964: cseg_data[3] ='P'- 0x30;
"1964
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1965: cseg_data[4] ='S'- 0x30;
"1965
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1966: cseg_data[5] ='T'- 0x30;
"1966
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1967: cseg_data[6] ='F'- 0x30;
"1967
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1968: delay();
"1968
[e ( _delay ..  ]
[; ;newmain.c: 1969: Disp_mesgf=1;
"1969
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1970: Disp_mesg_cntr=0;
"1970
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1971: dp_on_flag=0;
"1971
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1972: dp_on_flag1=0;
"1972
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1973
}
[; ;newmain.c: 1973: }
[e $U 2005  ]
"1974
[e :U 2004 ]
[; ;newmain.c: 1974: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2006  ]
[; ;newmain.c: 1975: {
"1975
{
[; ;newmain.c: 1976: led_group2.all=0x00;
"1976
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1977: led_group3.all=0x00;
"1977
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1978: led_group2.bitsize.PREFLOW=1;
"1978
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 1979: led_group1.bitsize.AMP=0;
"1979
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 1980: led_group1.bitsize.SEC=1;
"1980
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 1981: led_group1.bitsize.FREQ=0;
"1981
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 1982: cseg_data[7] ='P'- 0x30;
"1982
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1983: cseg_data[0] ='R'- 0x30;
"1983
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1984: cseg_data[1] ='E'- 0x30;
"1984
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1985: cseg_data[2] ='F'- 0x30;
"1985
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1987: cseg_data[3] ='P'- 0x30;
"1987
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1988: cseg_data[4] ='R'- 0x30;
"1988
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1989: cseg_data[5] ='E'- 0x30;
"1989
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1990: cseg_data[6] ='F'- 0x30;
"1990
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 1991: delay();
"1991
[e ( _delay ..  ]
[; ;newmain.c: 1992: Disp_mesgf=1;
"1992
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 1993: Disp_mesg_cntr=0;
"1993
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 1994: dp_on_flag=0;
"1994
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 1995: dp_on_flag1=0;
"1995
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"1996
}
[e :U 2006 ]
"1997
[e :U 2005 ]
[e :U 2003 ]
[e :U 2001 ]
[e :U 1999 ]
[e :U 1997 ]
[e :U 1995 ]
[e :U 1993 ]
}
[; ;newmain.c: 1996: }
[; ;newmain.c: 1997: }
[e $U 2007  ]
"1999
[e :U 1991 ]
[; ;newmain.c: 1999: else if(led_group1.bitsize.FOURT==1 && led_group4.bitsize.NORMAL==1)
[e $ ! && == -> . . _led_group1 1 5 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i 2008  ]
[; ;newmain.c: 2000: {
"2000
{
[; ;newmain.c: 2001: if(led_group2.bitsize.PREFLOW==1)
"2001
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 2009  ]
[; ;newmain.c: 2002: {
"2002
{
[; ;newmain.c: 2003: led_group2.all=0x00;
"2003
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2004: led_group3.all=0x00;
"2004
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2005: led_group2.bitsize.START_CUR=1;
"2005
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2006: led_group1.bitsize.AMP=1;
"2006
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2007: led_group1.bitsize.SEC=0;
"2007
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2008: led_group1.bitsize.FREQ=0;
"2008
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2009: cseg_data[7] ='S'- 0x30;
"2009
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2010: cseg_data[0] ='T'- 0x30;
"2010
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2011: cseg_data[1] ='R'- 0x30;
"2011
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2012: cseg_data[2] ='T'- 0x30;
"2012
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2014: cseg_data[3] ='S'- 0x30;
"2014
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2015: cseg_data[4] ='T'- 0x30;
"2015
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2016: cseg_data[5] ='R'- 0x30;
"2016
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2017: cseg_data[6] ='T'- 0x30;
"2017
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2018: delay();
"2018
[e ( _delay ..  ]
[; ;newmain.c: 2019: Disp_mesgf=1;
"2019
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2020: Disp_mesg_cntr=0;
"2020
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2021: dp_on_flag=0;
"2021
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2022: dp_on_flag1=0;
"2022
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2023
}
[; ;newmain.c: 2023: }
[e $U 2010  ]
"2024
[e :U 2009 ]
[; ;newmain.c: 2024: else if(led_group2.bitsize.START_CUR==1)
[e $ ! == -> . . _led_group2 1 1 `i -> 1 `i 2011  ]
[; ;newmain.c: 2025: {
"2025
{
[; ;newmain.c: 2026: led_group2.all=0x00;
"2026
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2027: led_group3.all=0x00;
"2027
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2028: led_group2.bitsize.UPSLOPE=1;
"2028
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2029: led_group1.bitsize.AMP=0;
"2029
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2030: led_group1.bitsize.SEC=1;
"2030
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2031: led_group1.bitsize.FREQ=0;
"2031
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2032: cseg_data[7] ='U'- 0x30;
"2032
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2033: cseg_data[0] ='P'- 0x30;
"2033
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2034: cseg_data[1] ='S'- 0x30;
"2034
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2035: cseg_data[2] ='P'- 0x30;
"2035
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2037: cseg_data[3] ='U'- 0x30;
"2037
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2038: cseg_data[4] ='P'- 0x30;
"2038
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2039: cseg_data[5] ='S'- 0x30;
"2039
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2040: cseg_data[6] ='P'- 0x30;
"2040
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2041: delay();
"2041
[e ( _delay ..  ]
[; ;newmain.c: 2042: Disp_mesgf=1;
"2042
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2043: Disp_mesg_cntr=0;
"2043
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2044: dp_on_flag=0;
"2044
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2045: dp_on_flag1=0;
"2045
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2046
}
[; ;newmain.c: 2046: }
[e $U 2012  ]
"2047
[e :U 2011 ]
[; ;newmain.c: 2047: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 2013  ]
[; ;newmain.c: 2048: {
"2048
{
[; ;newmain.c: 2049: led_group2.all=0x00;
"2049
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2050: led_group3.all=0x00;
"2050
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2051: led_group2.bitsize.I1_MAIN=1;
"2051
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2052: led_group1.bitsize.AMP=1;
"2052
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2053: led_group1.bitsize.SEC=0;
"2053
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2054: led_group1.bitsize.FREQ=0;
"2054
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2055: cseg_data[7] ='M'- 0x30;
"2055
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2056: cseg_data[0] ='A'- 0x30;
"2056
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2057: cseg_data[1] ='I'- 0x30;
"2057
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2058: cseg_data[2] ='N'- 0x30;
"2058
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2060: cseg_data[3] ='M'- 0x30;
"2060
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2061: cseg_data[4] ='A'- 0x30;
"2061
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2062: cseg_data[5] ='I'- 0x30;
"2062
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2063: cseg_data[6] ='N'- 0x30;
"2063
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2064: delay();
"2064
[e ( _delay ..  ]
[; ;newmain.c: 2065: Disp_mesgf=1;
"2065
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2066: Disp_mesg_cntr=0;
"2066
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2067: dp_on_flag=0;
"2067
[e = _dp_on_flag -> -> 0 `i `uc ]
"2068
}
[; ;newmain.c: 2068: }
[e $U 2014  ]
"2069
[e :U 2013 ]
[; ;newmain.c: 2069: else if(led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 2015  ]
[; ;newmain.c: 2070: {
"2070
{
[; ;newmain.c: 2071: led_group2.all=0x00;
"2071
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2072: led_group3.all=0x00;
"2072
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2073: led_group3.bitsize.DOWNLSLOPE=1;
"2073
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2074: led_group1.bitsize.AMP=0;
"2074
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2075: led_group1.bitsize.SEC=1;
"2075
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2076: led_group1.bitsize.FREQ=0;
"2076
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2077: cseg_data[7] ='D'- 0x30;
"2077
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2078: cseg_data[0] ='W'- 0x30;
"2078
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2079: cseg_data[1] ='S'- 0x30;
"2079
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2080: cseg_data[2] ='P'- 0x30;
"2080
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2082: cseg_data[3] ='D'- 0x30;
"2082
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2083: cseg_data[4] ='W'- 0x30;
"2083
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2084: cseg_data[5] ='S'- 0x30;
"2084
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2085: cseg_data[6] ='P'- 0x30;
"2085
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2086: delay();
"2086
[e ( _delay ..  ]
[; ;newmain.c: 2087: Disp_mesgf=1;
"2087
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2088: Disp_mesg_cntr=0;
"2088
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2089: dp_on_flag=0;
"2089
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2090: dp_on_flag1=0;
"2090
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2091
}
[; ;newmain.c: 2091: }
[e $U 2016  ]
"2092
[e :U 2015 ]
[; ;newmain.c: 2092: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2017  ]
[; ;newmain.c: 2093: {
"2093
{
[; ;newmain.c: 2094: led_group2.all=0x00;
"2094
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2095: led_group3.all=0x00;
"2095
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2096: led_group3.bitsize.END_CUR=1;
"2096
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2097: led_group1.bitsize.AMP=1;
"2097
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2098: led_group1.bitsize.SEC=0;
"2098
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2099: led_group1.bitsize.FREQ=0;
"2099
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2100: cseg_data[7] ='E'- 0x30;
"2100
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2101: cseg_data[0] ='N'- 0x30;
"2101
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2102: cseg_data[1] ='D'- 0x30;
"2102
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2103: cseg_data[2] ='A'- 0x30;
"2103
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2105: cseg_data[3] ='E'- 0x30;
"2105
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2106: cseg_data[4] ='N'- 0x30;
"2106
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2107: cseg_data[5] ='D'- 0x30;
"2107
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2108: cseg_data[6] ='A'- 0x30;
"2108
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2109: delay();
"2109
[e ( _delay ..  ]
[; ;newmain.c: 2110: Disp_mesgf=1;
"2110
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2111: Disp_mesg_cntr=0;
"2111
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2112: dp_on_flag=0;
"2112
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2113: dp_on_flag1=0;
"2113
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2114
}
[; ;newmain.c: 2114: }
[e $U 2018  ]
"2115
[e :U 2017 ]
[; ;newmain.c: 2115: else if(led_group3.bitsize.END_CUR==1)
[e $ ! == -> . . _led_group3 1 2 `i -> 1 `i 2019  ]
[; ;newmain.c: 2116: {
"2116
{
[; ;newmain.c: 2117: led_group2.all=0x00;
"2117
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2118: led_group3.all=0x00;
"2118
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2119: led_group3.bitsize.POSTFLOW=1;
"2119
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2120: led_group1.bitsize.AMP=0;
"2120
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2121: led_group1.bitsize.SEC=1;
"2121
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2122: led_group1.bitsize.FREQ=0;
"2122
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2123: cseg_data[7] ='P'- 0x30;
"2123
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2124: cseg_data[0] ='S'- 0x30;
"2124
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2125: cseg_data[1] ='T'- 0x30;
"2125
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2126: cseg_data[2] ='F'- 0x30;
"2126
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2128: cseg_data[3] ='P'- 0x30;
"2128
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2129: cseg_data[4] ='S'- 0x30;
"2129
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2130: cseg_data[5] ='T'- 0x30;
"2130
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2131: cseg_data[6] ='F'- 0x30;
"2131
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2132: delay();
"2132
[e ( _delay ..  ]
[; ;newmain.c: 2133: Disp_mesgf=1;
"2133
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2134: Disp_mesg_cntr=0;
"2134
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2135: dp_on_flag=0;
"2135
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2136: dp_on_flag1=0;
"2136
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2137
}
[; ;newmain.c: 2137: }
[e $U 2020  ]
"2138
[e :U 2019 ]
[; ;newmain.c: 2138: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2021  ]
[; ;newmain.c: 2139: {
"2139
{
[; ;newmain.c: 2140: led_group2.all=0x00;
"2140
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2141: led_group3.all=0x00;
"2141
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2142: led_group2.bitsize.PREFLOW=1;
"2142
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2143: led_group1.bitsize.AMP=0;
"2143
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2144: led_group1.bitsize.SEC=1;
"2144
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2145: led_group1.bitsize.FREQ=0;
"2145
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2146: cseg_data[7] ='P'- 0x30;
"2146
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2147: cseg_data[0] ='R'- 0x30;
"2147
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2148: cseg_data[1] ='E'- 0x30;
"2148
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2149: cseg_data[2] ='F'- 0x30;
"2149
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2151: cseg_data[3] ='P'- 0x30;
"2151
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2152: cseg_data[4] ='R'- 0x30;
"2152
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2153: cseg_data[5] ='E'- 0x30;
"2153
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2154: cseg_data[6] ='F'- 0x30;
"2154
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2155: delay();
"2155
[e ( _delay ..  ]
[; ;newmain.c: 2156: Disp_mesgf=1;
"2156
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2157: Disp_mesg_cntr=0;
"2157
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2158: dp_on_flag=0;
"2158
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2159: dp_on_flag1=0;
"2159
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2160
}
[e :U 2021 ]
"2161
[e :U 2020 ]
[e :U 2018 ]
[e :U 2016 ]
[e :U 2014 ]
[e :U 2012 ]
[e :U 2010 ]
}
[; ;newmain.c: 2160: }
[; ;newmain.c: 2161: }
[e $U 2022  ]
"2162
[e :U 2008 ]
[; ;newmain.c: 2162: else if(led_group1.bitsize.FOURT==1 && led_group4.bitsize.PULSE==1)
[e $ ! && == -> . . _led_group1 1 5 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i 2023  ]
[; ;newmain.c: 2163: {
"2163
{
[; ;newmain.c: 2164: if(led_group2.bitsize.PREFLOW==1)
"2164
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 2024  ]
[; ;newmain.c: 2165: {
"2165
{
[; ;newmain.c: 2166: led_group2.all=0x00;
"2166
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2167: led_group3.all=0x00;
"2167
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2168: led_group2.bitsize.START_CUR=1;
"2168
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2169: led_group1.bitsize.AMP=1;
"2169
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2170: led_group1.bitsize.SEC=0;
"2170
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2171: led_group1.bitsize.FREQ=0;
"2171
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2172: cseg_data[7] ='S'- 0x30;
"2172
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2173: cseg_data[0] ='T'- 0x30;
"2173
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2174: cseg_data[1] ='R'- 0x30;
"2174
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2175: cseg_data[2] ='T'- 0x30;
"2175
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2177: cseg_data[3] ='S'- 0x30;
"2177
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2178: cseg_data[4] ='T'- 0x30;
"2178
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2179: cseg_data[5] ='R'- 0x30;
"2179
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2180: cseg_data[6] ='T'- 0x30;
"2180
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2181: delay();
"2181
[e ( _delay ..  ]
[; ;newmain.c: 2182: Disp_mesgf=1;
"2182
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2183: Disp_mesg_cntr=0;
"2183
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2184: dp_on_flag=0;
"2184
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2185: dp_on_flag1=0;
"2185
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2186
}
[; ;newmain.c: 2186: }
[e $U 2025  ]
"2187
[e :U 2024 ]
[; ;newmain.c: 2187: else if(led_group2.bitsize.START_CUR==1)
[e $ ! == -> . . _led_group2 1 1 `i -> 1 `i 2026  ]
[; ;newmain.c: 2188: {
"2188
{
[; ;newmain.c: 2189: led_group2.all=0x00;
"2189
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2190: led_group3.all=0x00;
"2190
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2191: led_group2.bitsize.UPSLOPE=1;
"2191
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2192: led_group1.bitsize.AMP=0;
"2192
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2193: led_group1.bitsize.SEC=1;
"2193
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2194: led_group1.bitsize.FREQ=0;
"2194
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2195: cseg_data[7] ='U'- 0x30;
"2195
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2196: cseg_data[0] ='P'- 0x30;
"2196
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2197: cseg_data[1] ='S'- 0x30;
"2197
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2198: cseg_data[2] ='P'- 0x30;
"2198
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2200: cseg_data[3] ='U'- 0x30;
"2200
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2201: cseg_data[4] ='P'- 0x30;
"2201
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2202: cseg_data[5] ='S'- 0x30;
"2202
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2203: cseg_data[6] ='P'- 0x30;
"2203
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2204: delay();
"2204
[e ( _delay ..  ]
[; ;newmain.c: 2205: Disp_mesgf=1;
"2205
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2206: Disp_mesg_cntr=0;
"2206
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2207: dp_on_flag=0;
"2207
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2208: dp_on_flag1=0;
"2208
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2209
}
[; ;newmain.c: 2209: }
[e $U 2027  ]
"2210
[e :U 2026 ]
[; ;newmain.c: 2210: else if(led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 2028  ]
[; ;newmain.c: 2211: {
"2211
{
[; ;newmain.c: 2212: led_group2.all=0x00;
"2212
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2213: led_group3.all=0x00;
"2213
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2214: led_group2.bitsize.I1_MAIN=1;
"2214
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2215: led_group2.bitsize.PEAK_CUR=1;
"2215
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 2216: led_group1.bitsize.AMP=1;
"2216
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2217: led_group1.bitsize.SEC=0;
"2217
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2218: led_group1.bitsize.FREQ=0;
"2218
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2219: cseg_data[7] ='P'- 0x30;
"2219
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2220: cseg_data[0] ='E'- 0x30;
"2220
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2221: cseg_data[1] ='A'- 0x30;
"2221
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2222: cseg_data[2] ='K'- 0x30;
"2222
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2224: cseg_data[3] ='P'- 0x30;
"2224
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2225: cseg_data[4] ='E'- 0x30;
"2225
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2226: cseg_data[5] ='A'- 0x30;
"2226
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2227: cseg_data[6] ='K'- 0x30;
"2227
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2228: delay();
"2228
[e ( _delay ..  ]
[; ;newmain.c: 2229: Disp_mesgf=1;
"2229
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2230: Disp_mesg_cntr=0;
"2230
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2231: dp_on_flag=0;
"2231
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2232: dp_on_flag1=0;
"2232
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2233
}
[; ;newmain.c: 2233: }
[e $U 2029  ]
"2234
[e :U 2028 ]
[; ;newmain.c: 2234: else if(led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 2030  ]
[; ;newmain.c: 2235: {
"2235
{
[; ;newmain.c: 2236: led_group2.all=0x00;
"2236
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2237: led_group3.all=0x00;
"2237
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2238: led_group2.bitsize.BASE_CUR=1;
"2238
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;newmain.c: 2239: led_group1.bitsize.AMP=1;
"2239
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2240: led_group1.bitsize.SEC=0;
"2240
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2241: led_group1.bitsize.FREQ=0;
"2241
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2242: cseg_data[7] ='B'- 0x30;
"2242
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2243: cseg_data[0] ='A'- 0x30;
"2243
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2244: cseg_data[1] ='S'- 0x30;
"2244
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2245: cseg_data[2] ='E'- 0x30;
"2245
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2247: cseg_data[3] ='B'- 0x30;
"2247
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2248: cseg_data[4] ='A'- 0x30;
"2248
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2249: cseg_data[5] ='S'- 0x30;
"2249
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2250: cseg_data[6] ='E'- 0x30;
"2250
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2251: delay();
"2251
[e ( _delay ..  ]
[; ;newmain.c: 2252: Disp_mesgf=1;
"2252
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2253: Disp_mesg_cntr=0;
"2253
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2254: dp_on_flag=0;
"2254
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2255: dp_on_flag1=0;
"2255
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2256
}
[; ;newmain.c: 2256: }
[e $U 2031  ]
"2257
[e :U 2030 ]
[; ;newmain.c: 2257: else if(led_group2.bitsize.BASE_CUR==1)
[e $ ! == -> . . _led_group2 1 5 `i -> 1 `i 2032  ]
[; ;newmain.c: 2258: {
"2258
{
[; ;newmain.c: 2259: led_group2.all=0x00;
"2259
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2260: led_group3.all=0x00;
"2260
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2261: led_group3.bitsize.DUTY=1;
"2261
[e = . . _led_group3 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2262: led_group1.bitsize.AMP=0;
"2262
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2263: led_group1.bitsize.SEC=0;
"2263
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2264: led_group1.bitsize.FREQ=0;
"2264
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2265: cseg_data[7] ='D'- 0x30;
"2265
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2266: cseg_data[0] ='U'- 0x30;
"2266
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2267: cseg_data[1] ='T'- 0x30;
"2267
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2268: cseg_data[2] ='Y'- 0x30;
"2268
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2270: cseg_data[3] ='D'- 0x30;
"2270
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2271: cseg_data[4] ='U'- 0x30;
"2271
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2272: cseg_data[5] ='T'- 0x30;
"2272
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2273: cseg_data[6] ='Y'- 0x30;
"2273
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2274: delay();
"2274
[e ( _delay ..  ]
[; ;newmain.c: 2275: Disp_mesgf=1;
"2275
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2276: dp_on_flag=0;
"2276
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2277: Disp_mesg_cntr=0;
"2277
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2278: dp_on_flag1=0;
"2278
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2279
}
[; ;newmain.c: 2279: }
[e $U 2033  ]
"2280
[e :U 2032 ]
[; ;newmain.c: 2280: else if(led_group3.bitsize.DUTY==1)
[e $ ! == -> . . _led_group3 1 0 `i -> 1 `i 2034  ]
[; ;newmain.c: 2281: {
"2281
{
[; ;newmain.c: 2282: led_group2.all=0x00;
"2282
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2283: led_group3.all=0x00;
"2283
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2284: led_group2.bitsize.PULSE_FREQ=1;
"2284
[e = . . _led_group2 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 2285: led_group1.bitsize.AMP=0;
"2285
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2286: led_group1.bitsize.SEC=0;
"2286
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2287: led_group1.bitsize.FREQ=1;
"2287
[e = . . _led_group1 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2288: cseg_data[7] ='F'- 0x30;
"2288
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2289: cseg_data[0] ='R'- 0x30;
"2289
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2290: cseg_data[1] ='E'- 0x30;
"2290
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2291: cseg_data[2] ='Q'- 0x30;
"2291
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2293: cseg_data[3] ='F'- 0x30;
"2293
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2294: cseg_data[4] ='R'- 0x30;
"2294
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2295: cseg_data[5] ='E'- 0x30;
"2295
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2296: cseg_data[6] ='Q'- 0x30;
"2296
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2297: delay();
"2297
[e ( _delay ..  ]
[; ;newmain.c: 2298: Disp_mesgf=1;
"2298
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2299: Disp_mesg_cntr=0;
"2299
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2300: dp_on_flag=0;
"2300
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2301: dp_on_flag1=0;
"2301
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2302
}
[; ;newmain.c: 2302: }
[e $U 2035  ]
"2303
[e :U 2034 ]
[; ;newmain.c: 2303: else if(led_group2.bitsize.PULSE_FREQ==1)
[e $ ! == -> . . _led_group2 1 7 `i -> 1 `i 2036  ]
[; ;newmain.c: 2304: {
"2304
{
[; ;newmain.c: 2305: led_group2.all=0x00;
"2305
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2306: led_group3.all=0x00;
"2306
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2307: led_group3.bitsize.DOWNLSLOPE=1;
"2307
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2308: led_group1.bitsize.AMP=0;
"2308
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2309: led_group1.bitsize.SEC=1;
"2309
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2310: led_group1.bitsize.FREQ=0;
"2310
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2311: cseg_data[7] ='D'- 0x30;
"2311
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2312: cseg_data[0] ='W'- 0x30;
"2312
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2313: cseg_data[1] ='S'- 0x30;
"2313
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2314: cseg_data[2] ='P'- 0x30;
"2314
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2316: cseg_data[3] ='D'- 0x30;
"2316
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2317: cseg_data[4] ='W'- 0x30;
"2317
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2318: cseg_data[5] ='S'- 0x30;
"2318
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2319: cseg_data[6] ='P'- 0x30;
"2319
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2320: delay();
"2320
[e ( _delay ..  ]
[; ;newmain.c: 2321: Disp_mesgf=1;
"2321
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2322: Disp_mesg_cntr=0;
"2322
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2323: dp_on_flag=0;
"2323
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2324: dp_on_flag1=0;
"2324
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2325
}
[; ;newmain.c: 2325: }
[e $U 2037  ]
"2326
[e :U 2036 ]
[; ;newmain.c: 2326: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2038  ]
[; ;newmain.c: 2327: {
"2327
{
[; ;newmain.c: 2328: led_group2.all=0x00;
"2328
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2329: led_group3.all=0x00;
"2329
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2330: led_group3.bitsize.END_CUR=1;
"2330
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2331: led_group1.bitsize.AMP=1;
"2331
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2332: led_group1.bitsize.SEC=0;
"2332
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2333: led_group1.bitsize.FREQ=0;
"2333
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2334: cseg_data[7] ='E'- 0x30;
"2334
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2335: cseg_data[0] ='N'- 0x30;
"2335
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2336: cseg_data[1] ='D'- 0x30;
"2336
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2337: cseg_data[2] ='A'- 0x30;
"2337
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2339: cseg_data[3] ='E'- 0x30;
"2339
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2340: cseg_data[4] ='N'- 0x30;
"2340
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2341: cseg_data[5] ='D'- 0x30;
"2341
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2342: cseg_data[6] ='A'- 0x30;
"2342
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2343: delay();
"2343
[e ( _delay ..  ]
[; ;newmain.c: 2344: Disp_mesgf=1;
"2344
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2345: Disp_mesg_cntr=0;
"2345
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2346: dp_on_flag=0;
"2346
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2347: dp_on_flag1=0;
"2347
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2348
}
[; ;newmain.c: 2348: }
[e $U 2039  ]
"2349
[e :U 2038 ]
[; ;newmain.c: 2349: else if(led_group3.bitsize.END_CUR==1)
[e $ ! == -> . . _led_group3 1 2 `i -> 1 `i 2040  ]
[; ;newmain.c: 2350: {
"2350
{
[; ;newmain.c: 2351: led_group2.all=0x00;
"2351
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2352: led_group3.all=0x00;
"2352
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2353: led_group3.bitsize.POSTFLOW=1;
"2353
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2354: led_group1.bitsize.AMP=0;
"2354
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2355: led_group1.bitsize.SEC=1;
"2355
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2356: led_group1.bitsize.FREQ=0;
"2356
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2357: cseg_data[7] ='P'- 0x30;
"2357
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2358: cseg_data[0] ='S'- 0x30;
"2358
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2359: cseg_data[1] ='T'- 0x30;
"2359
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2360: cseg_data[2] ='F'- 0x30;
"2360
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2362: cseg_data[3] ='P'- 0x30;
"2362
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2363: cseg_data[4] ='S'- 0x30;
"2363
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2364: cseg_data[5] ='T'- 0x30;
"2364
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2365: cseg_data[6] ='F'- 0x30;
"2365
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2366: delay();
"2366
[e ( _delay ..  ]
[; ;newmain.c: 2367: Disp_mesgf=1;
"2367
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2368: Disp_mesg_cntr=0;
"2368
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2369: dp_on_flag=0;
"2369
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2370: dp_on_flag1=0;
"2370
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2371
}
[; ;newmain.c: 2371: }
[e $U 2041  ]
"2372
[e :U 2040 ]
[; ;newmain.c: 2372: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2042  ]
[; ;newmain.c: 2373: {
"2373
{
[; ;newmain.c: 2374: led_group2.all=0x00;
"2374
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2375: led_group3.all=0x00;
"2375
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2376: led_group2.bitsize.PREFLOW=1;
"2376
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2377: led_group1.bitsize.AMP=0;
"2377
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2378: led_group1.bitsize.SEC=1;
"2378
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2379: led_group1.bitsize.FREQ=0;
"2379
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2380: cseg_data[7] ='P'- 0x30;
"2380
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2381: cseg_data[0] ='R'- 0x30;
"2381
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2382: cseg_data[1] ='E'- 0x30;
"2382
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2383: cseg_data[2] ='F'- 0x30;
"2383
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2385: cseg_data[3] ='P'- 0x30;
"2385
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2386: cseg_data[4] ='R'- 0x30;
"2386
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2387: cseg_data[5] ='E'- 0x30;
"2387
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2388: cseg_data[6] ='F'- 0x30;
"2388
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2389: delay();
"2389
[e ( _delay ..  ]
[; ;newmain.c: 2390: Disp_mesgf=1;
"2390
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2391: Disp_mesg_cntr=0;
"2391
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2392: dp_on_flag=0;
"2392
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2393: dp_on_flag1=0;
"2393
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2394
}
[e :U 2042 ]
"2395
[e :U 2041 ]
[e :U 2039 ]
[e :U 2037 ]
[e :U 2035 ]
[e :U 2033 ]
[e :U 2031 ]
[e :U 2029 ]
[e :U 2027 ]
[e :U 2025 ]
}
[; ;newmain.c: 2394: }
[; ;newmain.c: 2395: }
[e $U 2043  ]
"2396
[e :U 2023 ]
[; ;newmain.c: 2396: else if(led_group1.bitsize.SPOT==1 && led_group4.bitsize.NORMAL==1)
[e $ ! && == -> . . _led_group1 1 6 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i 2044  ]
[; ;newmain.c: 2397: {
"2397
{
[; ;newmain.c: 2398: if(led_group2.bitsize.PREFLOW==1)
"2398
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 2045  ]
[; ;newmain.c: 2399: {
"2399
{
[; ;newmain.c: 2400: led_group2.all=0x00;
"2400
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2401: led_group3.all=0x00;
"2401
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2402: led_group2.bitsize.UPSLOPE=1;
"2402
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2403: led_group1.bitsize.AMP=0;
"2403
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2404: led_group1.bitsize.SEC=1;
"2404
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2405: led_group1.bitsize.FREQ=0;
"2405
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2406: cseg_data[7] ='U'- 0x30;
"2406
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2407: cseg_data[0] ='P'- 0x30;
"2407
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2408: cseg_data[1] ='S'- 0x30;
"2408
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2409: cseg_data[2] ='P'- 0x30;
"2409
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2411: cseg_data[3] ='U'- 0x30;
"2411
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2412: cseg_data[4] ='P'- 0x30;
"2412
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2413: cseg_data[5] ='S'- 0x30;
"2413
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2414: cseg_data[6] ='P'- 0x30;
"2414
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2415: delay();
"2415
[e ( _delay ..  ]
[; ;newmain.c: 2416: Disp_mesgf=1;
"2416
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2417: Disp_mesg_cntr=0;
"2417
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2418: dp_on_flag=0;
"2418
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2419: dp_on_flag1=0;
"2419
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2420
}
[; ;newmain.c: 2420: }
[e $U 2046  ]
"2421
[e :U 2045 ]
[; ;newmain.c: 2421: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 2047  ]
[; ;newmain.c: 2422: {
"2422
{
[; ;newmain.c: 2423: led_group2.all=0x00;
"2423
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2424: led_group3.all=0x00;
"2424
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2425: led_group2.bitsize.I1_MAIN=1;
"2425
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2426: led_group1.bitsize.AMP=1;
"2426
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2427: led_group1.bitsize.SEC=0;
"2427
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2428: led_group1.bitsize.FREQ=0;
"2428
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2429: cseg_data[7] ='M'- 0x30;
"2429
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2430: cseg_data[0] ='A'- 0x30;
"2430
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2431: cseg_data[1] ='I'- 0x30;
"2431
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2432: cseg_data[2] ='N'- 0x30;
"2432
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2434: cseg_data[3] ='M'- 0x30;
"2434
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2435: cseg_data[4] ='A'- 0x30;
"2435
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2436: cseg_data[5] ='I'- 0x30;
"2436
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2437: cseg_data[6] ='N'- 0x30;
"2437
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2438: delay();
"2438
[e ( _delay ..  ]
[; ;newmain.c: 2439: Disp_mesgf=1;
"2439
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2440: Disp_mesg_cntr=0;
"2440
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2441: dp_on_flag=0;
"2441
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2442: dp_on_flag1=0;
"2442
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2443
}
[; ;newmain.c: 2443: }
[e $U 2048  ]
"2444
[e :U 2047 ]
[; ;newmain.c: 2444: else if(led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 2049  ]
[; ;newmain.c: 2445: {
"2445
{
[; ;newmain.c: 2446: led_group2.all=0x00;
"2446
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2447: led_group3.all=0x00;
"2447
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2448: led_group3.bitsize.DUTY=1;
"2448
[e = . . _led_group3 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2449: led_group1.bitsize.AMP=0;
"2449
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2450: led_group1.bitsize.SEC=1;
"2450
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2451: led_group1.bitsize.FREQ=0;
"2451
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2452: cseg_data[7] ='S'- 0x30;
"2452
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2453: cseg_data[0] ='P'- 0x30;
"2453
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2454: cseg_data[1] ='O'- 0x30;
"2454
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2455: cseg_data[2] ='T'- 0x30;
"2455
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2457: cseg_data[3] ='S'- 0x30;
"2457
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2458: cseg_data[4] ='P'- 0x30;
"2458
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2459: cseg_data[5] ='O'- 0x30;
"2459
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 79 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2460: cseg_data[6] ='T'- 0x30;
"2460
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2461: delay();
"2461
[e ( _delay ..  ]
[; ;newmain.c: 2462: Disp_mesgf=1;
"2462
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2463: Disp_mesg_cntr=0;
"2463
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2464: dp_on_flag=0;
"2464
[e = _dp_on_flag -> -> 0 `i `uc ]
"2466
}
[; ;newmain.c: 2466: }
[e $U 2050  ]
"2467
[e :U 2049 ]
[; ;newmain.c: 2467: else if(led_group3.bitsize.DUTY==1)
[e $ ! == -> . . _led_group3 1 0 `i -> 1 `i 2051  ]
[; ;newmain.c: 2468: {
"2468
{
[; ;newmain.c: 2469: led_group2.all=0x00;
"2469
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2470: led_group3.all=0x00;
"2470
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2471: led_group3.bitsize.DOWNLSLOPE=1;
"2471
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2472: led_group1.bitsize.AMP=0;
"2472
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2473: led_group1.bitsize.SEC=1;
"2473
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2474: led_group1.bitsize.FREQ=0;
"2474
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2475: cseg_data[7] ='D'- 0x30;
"2475
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2476: cseg_data[0] ='W'- 0x30;
"2476
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2477: cseg_data[1] ='S'- 0x30;
"2477
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2478: cseg_data[2] ='P'- 0x30;
"2478
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2480: cseg_data[3] ='D'- 0x30;
"2480
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2481: cseg_data[4] ='W'- 0x30;
"2481
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2482: cseg_data[5] ='S'- 0x30;
"2482
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2483: cseg_data[6] ='P'- 0x30;
"2483
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2484: delay();
"2484
[e ( _delay ..  ]
[; ;newmain.c: 2485: Disp_mesgf=1;
"2485
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2486: Disp_mesg_cntr=0;
"2486
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2487: dp_on_flag=0;
"2487
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2488: dp_on_flag1=0;
"2488
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2489
}
[; ;newmain.c: 2489: }
[e $U 2052  ]
"2490
[e :U 2051 ]
[; ;newmain.c: 2490: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2053  ]
[; ;newmain.c: 2491: {
"2491
{
[; ;newmain.c: 2492: led_group2.all=0x00;
"2492
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2493: led_group3.all=0x00;
"2493
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2494: led_group3.bitsize.POSTFLOW=1;
"2494
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2495: led_group1.bitsize.AMP=0;
"2495
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2496: led_group1.bitsize.SEC=1;
"2496
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2497: led_group1.bitsize.FREQ=0;
"2497
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2498: cseg_data[7] ='P'- 0x30;
"2498
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2499: cseg_data[0] ='S'- 0x30;
"2499
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2500: cseg_data[1] ='T'- 0x30;
"2500
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2501: cseg_data[2] ='F'- 0x30;
"2501
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2503: cseg_data[3] ='P'- 0x30;
"2503
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2504: cseg_data[4] ='S'- 0x30;
"2504
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2505: cseg_data[5] ='T'- 0x30;
"2505
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2506: cseg_data[6] ='F'- 0x30;
"2506
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2507: delay();
"2507
[e ( _delay ..  ]
[; ;newmain.c: 2508: Disp_mesgf=1;
"2508
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2509: Disp_mesg_cntr=0;
"2509
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2510: dp_on_flag=0;
"2510
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2511: dp_on_flag1=0;
"2511
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2512
}
[; ;newmain.c: 2512: }
[e $U 2054  ]
"2513
[e :U 2053 ]
[; ;newmain.c: 2513: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2055  ]
[; ;newmain.c: 2514: {
"2514
{
[; ;newmain.c: 2515: led_group2.all=0x00;
"2515
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2516: led_group3.all=0x00;
"2516
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2517: led_group2.bitsize.PREFLOW=1;
"2517
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2518: led_group1.bitsize.AMP=0;
"2518
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2519: led_group1.bitsize.SEC=1;
"2519
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2520: led_group1.bitsize.FREQ=0;
"2520
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2521: cseg_data[7] ='P'- 0x30;
"2521
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2522: cseg_data[0] ='R'- 0x30;
"2522
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2523: cseg_data[1] ='E'- 0x30;
"2523
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2524: cseg_data[2] ='F'- 0x30;
"2524
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2526: cseg_data[3] ='P'- 0x30;
"2526
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2527: cseg_data[4] ='R'- 0x30;
"2527
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2528: cseg_data[5] ='E'- 0x30;
"2528
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2529: cseg_data[6] ='F'- 0x30;
"2529
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2530: delay();
"2530
[e ( _delay ..  ]
[; ;newmain.c: 2531: Disp_mesgf=1;
"2531
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2532: Disp_mesg_cntr=0;
"2532
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2533: dp_on_flag=0;
"2533
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2534: dp_on_flag1=0;
"2534
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2535
}
[e :U 2055 ]
"2536
[e :U 2054 ]
[e :U 2052 ]
[e :U 2050 ]
[e :U 2048 ]
[e :U 2046 ]
}
[; ;newmain.c: 2535: }
[; ;newmain.c: 2536: }
[e $U 2056  ]
"2537
[e :U 2044 ]
[; ;newmain.c: 2537: else if(led_group1.bitsize.CYCLE==1 && led_group4.bitsize.NORMAL==1)
[e $ ! && == -> . . _led_group1 1 7 `i -> 1 `i == -> . . _led_group4 1 4 `i -> 1 `i 2057  ]
[; ;newmain.c: 2538: {
"2538
{
[; ;newmain.c: 2539: if(led_group2.bitsize.PREFLOW==1)
"2539
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 2058  ]
[; ;newmain.c: 2540: {
"2540
{
[; ;newmain.c: 2541: led_group2.all=0x00;
"2541
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2542: led_group3.all=0x00;
"2542
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2543: led_group2.bitsize.START_CUR=1;
"2543
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2544: led_group1.bitsize.AMP=1;
"2544
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2545: led_group1.bitsize.SEC=0;
"2545
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2546: led_group1.bitsize.FREQ=0;
"2546
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2547: cseg_data[7] ='S'- 0x30;
"2547
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2548: cseg_data[0] ='T'- 0x30;
"2548
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2549: cseg_data[1] ='R'- 0x30;
"2549
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2550: cseg_data[2] ='T'- 0x30;
"2550
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2552: cseg_data[3] ='S'- 0x30;
"2552
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2553: cseg_data[4] ='T'- 0x30;
"2553
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2554: cseg_data[5] ='R'- 0x30;
"2554
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2555: cseg_data[6] ='T'- 0x30;
"2555
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2556: delay();
"2556
[e ( _delay ..  ]
[; ;newmain.c: 2557: Disp_mesgf=1;
"2557
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2558: Disp_mesg_cntr=0;
"2558
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2559: dp_on_flag=0;
"2559
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2560: dp_on_flag1=0;
"2560
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2561
}
[; ;newmain.c: 2561: }
[e $U 2059  ]
"2562
[e :U 2058 ]
[; ;newmain.c: 2562: else if(led_group2.bitsize.START_CUR==1)
[e $ ! == -> . . _led_group2 1 1 `i -> 1 `i 2060  ]
[; ;newmain.c: 2563: {
"2563
{
[; ;newmain.c: 2564: led_group2.all=0x00;
"2564
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2565: led_group3.all=0x00;
"2565
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2566: led_group2.bitsize.UPSLOPE=1;
"2566
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2567: led_group1.bitsize.AMP=0;
"2567
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2568: led_group1.bitsize.SEC=1;
"2568
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2569: led_group1.bitsize.FREQ=0;
"2569
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2570: cseg_data[7] ='U'- 0x30;
"2570
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2571: cseg_data[0] ='P'- 0x30;
"2571
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2572: cseg_data[1] ='S'- 0x30;
"2572
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2573: cseg_data[2] ='P'- 0x30;
"2573
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2575: cseg_data[3] ='U'- 0x30;
"2575
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2576: cseg_data[4] ='P'- 0x30;
"2576
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2577: cseg_data[5] ='S'- 0x30;
"2577
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2578: cseg_data[6] ='P'- 0x30;
"2578
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2579: delay();
"2579
[e ( _delay ..  ]
[; ;newmain.c: 2580: Disp_mesgf=1;
"2580
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2581: Disp_mesg_cntr=0;
"2581
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2582: dp_on_flag=0;
"2582
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2583: dp_on_flag1=0;
"2583
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2584
}
[; ;newmain.c: 2584: }
[e $U 2061  ]
"2585
[e :U 2060 ]
[; ;newmain.c: 2585: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 2062  ]
[; ;newmain.c: 2586: {
"2586
{
[; ;newmain.c: 2587: led_group2.all=0x00;
"2587
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2588: led_group3.all=0x00;
"2588
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2589: led_group2.bitsize.I1_MAIN=1;
"2589
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2590: led_group1.bitsize.AMP=1;
"2590
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2591: led_group1.bitsize.SEC=0;
"2591
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2592: led_group1.bitsize.FREQ=0;
"2592
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2593: cseg_data[7] ='M'- 0x30;
"2593
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2594: cseg_data[0] ='A'- 0x30;
"2594
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2595: cseg_data[1] ='I'- 0x30;
"2595
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2596: cseg_data[2] ='N'- 0x30;
"2596
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2598: cseg_data[3] ='M'- 0x30;
"2598
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 77 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2599: cseg_data[4] ='A'- 0x30;
"2599
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2600: cseg_data[5] ='I'- 0x30;
"2600
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 73 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2601: cseg_data[6] ='N'- 0x30;
"2601
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2602: delay();
"2602
[e ( _delay ..  ]
[; ;newmain.c: 2603: Disp_mesgf=1;
"2603
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2604: Disp_mesg_cntr=0;
"2604
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2605: dp_on_flag=0;
"2605
[e = _dp_on_flag -> -> 0 `i `uc ]
"2606
}
[; ;newmain.c: 2606: }
[e $U 2063  ]
"2607
[e :U 2062 ]
[; ;newmain.c: 2607: else if( led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 2064  ]
[; ;newmain.c: 2608: {
"2608
{
[; ;newmain.c: 2609: led_group2.all=0x00;
"2609
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2610: led_group3.all=0x00;
"2610
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2611: led_group2.bitsize.I2_CYCLE=1;
"2611
[e = . . _led_group2 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 2612: led_group1.bitsize.AMP=1;
"2612
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2613: led_group1.bitsize.SEC=0;
"2613
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2614: led_group1.bitsize.FREQ=0;
"2614
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2615: cseg_data[7] ='C'- 0x30;
"2615
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2616: cseg_data[0] ='Y'- 0x30;
"2616
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2617: cseg_data[1] ='L'- 0x30;
"2617
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2618: cseg_data[2] ='E'- 0x30;
"2618
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2620: cseg_data[3] ='C'- 0x30;
"2620
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2621: cseg_data[4] ='Y'- 0x30;
"2621
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2622: cseg_data[5] ='L'- 0x30;
"2622
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2623: cseg_data[6] ='E'- 0x30;
"2623
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2624: delay();
"2624
[e ( _delay ..  ]
[; ;newmain.c: 2625: Disp_mesgf=1;
"2625
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2626: Disp_mesg_cntr=0;
"2626
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2627: dp_on_flag=0;
"2627
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2628: dp_on_flag1=0;
"2628
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2629
}
[; ;newmain.c: 2629: }
[e $U 2065  ]
"2630
[e :U 2064 ]
[; ;newmain.c: 2630: else if( led_group2.bitsize.I2_CYCLE==1)
[e $ ! == -> . . _led_group2 1 4 `i -> 1 `i 2066  ]
[; ;newmain.c: 2631: {
"2631
{
[; ;newmain.c: 2632: led_group2.all=0x00;
"2632
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2633: led_group3.all=0x00;
"2633
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2634: led_group3.bitsize.DOWNLSLOPE=1;
"2634
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2635: led_group1.bitsize.AMP=0;
"2635
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2636: led_group1.bitsize.SEC=1;
"2636
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2637: led_group1.bitsize.FREQ=0;
"2637
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2638: cseg_data[7] ='D'- 0x30;
"2638
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2639: cseg_data[0] ='W'- 0x30;
"2639
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2640: cseg_data[1] ='S'- 0x30;
"2640
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2641: cseg_data[2] ='P'- 0x30;
"2641
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2643: cseg_data[3] ='D'- 0x30;
"2643
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2644: cseg_data[4] ='W'- 0x30;
"2644
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2645: cseg_data[5] ='S'- 0x30;
"2645
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2646: cseg_data[6] ='P'- 0x30;
"2646
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2647: delay();
"2647
[e ( _delay ..  ]
[; ;newmain.c: 2648: Disp_mesgf=1;
"2648
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2649: Disp_mesg_cntr=0;
"2649
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2650: dp_on_flag=0;
"2650
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2651: dp_on_flag1=0;
"2651
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2652
}
[; ;newmain.c: 2652: }
[e $U 2067  ]
"2653
[e :U 2066 ]
[; ;newmain.c: 2653: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2068  ]
[; ;newmain.c: 2654: {
"2654
{
[; ;newmain.c: 2655: led_group2.all=0x00;
"2655
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2656: led_group3.all=0x00;
"2656
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2657: led_group3.bitsize.END_CUR=1;
"2657
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2658: led_group1.bitsize.AMP=1;
"2658
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2659: led_group1.bitsize.SEC=0;
"2659
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2660: led_group1.bitsize.FREQ=0;
"2660
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2661: cseg_data[7] ='E'- 0x30;
"2661
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2662: cseg_data[0] ='N'- 0x30;
"2662
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2663: cseg_data[1] ='D'- 0x30;
"2663
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2664: cseg_data[2] ='A'- 0x30;
"2664
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2666: cseg_data[3] ='E'- 0x30;
"2666
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2667: cseg_data[4] ='N'- 0x30;
"2667
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2668: cseg_data[5] ='D'- 0x30;
"2668
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2669: cseg_data[6] ='A'- 0x30;
"2669
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2670: delay();
"2670
[e ( _delay ..  ]
[; ;newmain.c: 2671: Disp_mesgf=1;
"2671
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2672: Disp_mesg_cntr=0;
"2672
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2673: dp_on_flag=0;
"2673
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2674: dp_on_flag1=0;
"2674
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2675
}
[; ;newmain.c: 2675: }
[e $U 2069  ]
"2676
[e :U 2068 ]
[; ;newmain.c: 2676: else if(led_group3.bitsize.END_CUR==1)
[e $ ! == -> . . _led_group3 1 2 `i -> 1 `i 2070  ]
[; ;newmain.c: 2677: {
"2677
{
[; ;newmain.c: 2678: led_group2.all=0x00;
"2678
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2679: led_group3.all=0x00;
"2679
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2680: led_group3.bitsize.POSTFLOW=1;
"2680
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2681: led_group1.bitsize.AMP=0;
"2681
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2682: led_group1.bitsize.SEC=1;
"2682
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2683: led_group1.bitsize.FREQ=0;
"2683
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2684: cseg_data[7] ='P'- 0x30;
"2684
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2685: cseg_data[0] ='S'- 0x30;
"2685
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2686: cseg_data[1] ='T'- 0x30;
"2686
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2687: cseg_data[2] ='F'- 0x30;
"2687
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2689: cseg_data[3] ='P'- 0x30;
"2689
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2690: cseg_data[4] ='S'- 0x30;
"2690
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2691: cseg_data[5] ='T'- 0x30;
"2691
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2692: cseg_data[6] ='F'- 0x30;
"2692
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2693: delay();
"2693
[e ( _delay ..  ]
[; ;newmain.c: 2694: Disp_mesgf=1;
"2694
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2695: Disp_mesg_cntr=0;
"2695
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2696: dp_on_flag=0;
"2696
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2697: dp_on_flag1=0;
"2697
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2698
}
[; ;newmain.c: 2698: }
[e $U 2071  ]
"2699
[e :U 2070 ]
[; ;newmain.c: 2699: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2072  ]
[; ;newmain.c: 2700: {
"2700
{
[; ;newmain.c: 2701: led_group2.all=0x00;
"2701
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2702: led_group3.all=0x00;
"2702
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2703: led_group2.bitsize.PREFLOW=1;
"2703
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2704: led_group1.bitsize.AMP=0;
"2704
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2705: led_group1.bitsize.SEC=1;
"2705
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2706: led_group1.bitsize.FREQ=0;
"2706
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2707: cseg_data[7] ='P'- 0x30;
"2707
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2708: cseg_data[0] ='R'- 0x30;
"2708
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2709: cseg_data[1] ='E'- 0x30;
"2709
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2710: cseg_data[2] ='F'- 0x30;
"2710
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2712: cseg_data[3] ='P'- 0x30;
"2712
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2713: cseg_data[4] ='R'- 0x30;
"2713
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2714: cseg_data[5] ='E'- 0x30;
"2714
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2715: cseg_data[6] ='F'- 0x30;
"2715
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2716: delay();
"2716
[e ( _delay ..  ]
[; ;newmain.c: 2717: Disp_mesgf=1;
"2717
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2718: Disp_mesg_cntr=0;
"2718
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2719: dp_on_flag=0;
"2719
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2720: dp_on_flag1=0;
"2720
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2721
}
[e :U 2072 ]
"2723
[e :U 2071 ]
[e :U 2069 ]
[e :U 2067 ]
[e :U 2065 ]
[e :U 2063 ]
[e :U 2061 ]
[e :U 2059 ]
}
[; ;newmain.c: 2721: }
[; ;newmain.c: 2723: }
[e $U 2073  ]
"2724
[e :U 2057 ]
[; ;newmain.c: 2724: else if(led_group1.bitsize.CYCLE==1 && led_group4.bitsize.PULSE==1)
[e $ ! && == -> . . _led_group1 1 7 `i -> 1 `i == -> . . _led_group4 1 3 `i -> 1 `i 2074  ]
[; ;newmain.c: 2725: {
"2725
{
[; ;newmain.c: 2726: if(led_group2.bitsize.PREFLOW==1)
"2726
[e $ ! == -> . . _led_group2 1 0 `i -> 1 `i 2075  ]
[; ;newmain.c: 2727: {
"2727
{
[; ;newmain.c: 2728: led_group2.all=0x00;
"2728
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2729: led_group3.all=0x00;
"2729
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2730: led_group2.bitsize.START_CUR=1;
"2730
[e = . . _led_group2 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2731: led_group1.bitsize.AMP=1;
"2731
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2732: led_group1.bitsize.SEC=0;
"2732
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2733: led_group1.bitsize.FREQ=0;
"2733
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2734: cseg_data[7] ='S'- 0x30;
"2734
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2735: cseg_data[0] ='T'- 0x30;
"2735
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2736: cseg_data[1] ='R'- 0x30;
"2736
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2737: cseg_data[2] ='T'- 0x30;
"2737
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2739: cseg_data[3] ='S'- 0x30;
"2739
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2740: cseg_data[4] ='T'- 0x30;
"2740
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2741: cseg_data[5] ='R'- 0x30;
"2741
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2742: cseg_data[6] ='T'- 0x30;
"2742
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2743: delay();
"2743
[e ( _delay ..  ]
[; ;newmain.c: 2744: Disp_mesgf=1;
"2744
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2745: Disp_mesg_cntr=0;
"2745
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2746: dp_on_flag=0;
"2746
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2747: dp_on_flag1=0;
"2747
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2748
}
[; ;newmain.c: 2748: }
[e $U 2076  ]
"2749
[e :U 2075 ]
[; ;newmain.c: 2749: else if(led_group2.bitsize.START_CUR==1)
[e $ ! == -> . . _led_group2 1 1 `i -> 1 `i 2077  ]
[; ;newmain.c: 2750: {
"2750
{
[; ;newmain.c: 2751: led_group2.all=0x00;
"2751
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2752: led_group3.all=0x00;
"2752
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2753: led_group2.bitsize.UPSLOPE=1;
"2753
[e = . . _led_group2 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2754: led_group1.bitsize.AMP=0;
"2754
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2755: led_group1.bitsize.SEC=1;
"2755
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2756: led_group1.bitsize.FREQ=0;
"2756
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2757: cseg_data[7] ='U'- 0x30;
"2757
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2758: cseg_data[0] ='P'- 0x30;
"2758
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2759: cseg_data[1] ='S'- 0x30;
"2759
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2760: cseg_data[2] ='P'- 0x30;
"2760
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2762: cseg_data[3] ='U'- 0x30;
"2762
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2763: cseg_data[4] ='P'- 0x30;
"2763
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2764: cseg_data[5] ='S'- 0x30;
"2764
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2765: cseg_data[6] ='P'- 0x30;
"2765
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2766: delay();
"2766
[e ( _delay ..  ]
[; ;newmain.c: 2767: Disp_mesgf=1;
"2767
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2768: Disp_mesg_cntr=0;
"2768
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2769: dp_on_flag=0;
"2769
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2770: dp_on_flag1=0;
"2770
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2771
}
[; ;newmain.c: 2771: }
[e $U 2078  ]
"2772
[e :U 2077 ]
[; ;newmain.c: 2772: else if( led_group2.bitsize.UPSLOPE==1)
[e $ ! == -> . . _led_group2 1 2 `i -> 1 `i 2079  ]
[; ;newmain.c: 2773: {
"2773
{
[; ;newmain.c: 2774: led_group2.all=0x00;
"2774
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2775: led_group3.all=0x00;
"2775
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2776: led_group2.bitsize.I1_MAIN=1;
"2776
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2777: led_group2.bitsize.PEAK_CUR=1;
"2777
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
[; ;newmain.c: 2778: led_group1.bitsize.AMP=1;
"2778
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2779: led_group1.bitsize.SEC=0;
"2779
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2780: led_group1.bitsize.FREQ=0;
"2780
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2781: cseg_data[7] ='P'- 0x30;
"2781
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2782: cseg_data[0] ='E'- 0x30;
"2782
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2783: cseg_data[1] ='A'- 0x30;
"2783
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2784: cseg_data[2] ='K'- 0x30;
"2784
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2786: cseg_data[3] ='P'- 0x30;
"2786
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2787: cseg_data[4] ='E'- 0x30;
"2787
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2788: cseg_data[5] ='A'- 0x30;
"2788
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2789: cseg_data[6] ='K'- 0x30;
"2789
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 75 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2790: delay();
"2790
[e ( _delay ..  ]
[; ;newmain.c: 2791: Disp_mesgf=1;
"2791
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2792: Disp_mesg_cntr=0;
"2792
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2793: dp_on_flag=0;
"2793
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2794: dp_on_flag1=0;
"2794
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2795
}
[; ;newmain.c: 2795: }
[e $U 2080  ]
"2796
[e :U 2079 ]
[; ;newmain.c: 2796: else if( led_group2.bitsize.I1_MAIN==1)
[e $ ! == -> . . _led_group2 1 3 `i -> 1 `i 2081  ]
[; ;newmain.c: 2797: {
"2797
{
[; ;newmain.c: 2798: led_group2.all=0x00;
"2798
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2799: led_group3.all=0x00;
"2799
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2800: led_group2.bitsize.I2_CYCLE=1;
"2800
[e = . . _led_group2 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 2801: led_group1.bitsize.AMP=1;
"2801
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2802: led_group1.bitsize.SEC=0;
"2802
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2803: led_group1.bitsize.FREQ=0;
"2803
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2804: cseg_data[7] ='C'- 0x30;
"2804
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2805: cseg_data[0] ='Y'- 0x30;
"2805
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2806: cseg_data[1] ='L'- 0x30;
"2806
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2807: cseg_data[2] ='E'- 0x30;
"2807
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2809: cseg_data[3] ='C'- 0x30;
"2809
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 67 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2810: cseg_data[4] ='Y'- 0x30;
"2810
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2811: cseg_data[5] ='L'- 0x30;
"2811
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2812: cseg_data[6] ='E'- 0x30;
"2812
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2813: delay();
"2813
[e ( _delay ..  ]
[; ;newmain.c: 2814: Disp_mesgf=1;
"2814
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2815: Disp_mesg_cntr=0;
"2815
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2816: dp_on_flag=0;
"2816
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2817: dp_on_flag1=0;
"2817
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2818
}
[; ;newmain.c: 2818: }
[e $U 2082  ]
"2819
[e :U 2081 ]
[; ;newmain.c: 2819: else if(led_group2.bitsize.I2_CYCLE==1)
[e $ ! == -> . . _led_group2 1 4 `i -> 1 `i 2083  ]
[; ;newmain.c: 2820: {
"2820
{
[; ;newmain.c: 2821: led_group2.all=0x00;
"2821
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2822: led_group3.all=0x00;
"2822
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2823: led_group2.bitsize.BASE_CUR=1;
"2823
[e = . . _led_group2 1 5 -> -> 1 `i `uc ]
[; ;newmain.c: 2824: led_group1.bitsize.AMP=1;
"2824
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2825: led_group1.bitsize.SEC=0;
"2825
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2826: led_group1.bitsize.FREQ=0;
"2826
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2827: cseg_data[7] ='B'- 0x30;
"2827
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2828: cseg_data[0] ='A'- 0x30;
"2828
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2829: cseg_data[1] ='S'- 0x30;
"2829
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2830: cseg_data[2] ='E'- 0x30;
"2830
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2832: cseg_data[3] ='B'- 0x30;
"2832
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 66 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2833: cseg_data[4] ='A'- 0x30;
"2833
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2834: cseg_data[5] ='S'- 0x30;
"2834
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2835: cseg_data[6] ='E'- 0x30;
"2835
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2836: delay();
"2836
[e ( _delay ..  ]
[; ;newmain.c: 2837: Disp_mesgf=1;
"2837
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2838: Disp_mesg_cntr=0;
"2838
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2839: dp_on_flag=0;
"2839
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2840: dp_on_flag1=0;
"2840
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2841
}
[; ;newmain.c: 2841: }
[e $U 2084  ]
"2842
[e :U 2083 ]
[; ;newmain.c: 2842: else if(led_group2.bitsize.BASE_CUR==1)
[e $ ! == -> . . _led_group2 1 5 `i -> 1 `i 2085  ]
[; ;newmain.c: 2843: {
"2843
{
[; ;newmain.c: 2844: led_group2.all=0x00;
"2844
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2845: led_group3.all=0x00;
"2845
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2846: led_group3.bitsize.DUTY=1;
"2846
[e = . . _led_group3 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2847: led_group1.bitsize.AMP=0;
"2847
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2848: led_group1.bitsize.SEC=0;
"2848
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2849: led_group1.bitsize.FREQ=0;
"2849
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2850: cseg_data[7] ='D'- 0x30;
"2850
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2851: cseg_data[0] ='U'- 0x30;
"2851
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2852: cseg_data[1] ='T'- 0x30;
"2852
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2853: cseg_data[2] ='Y'- 0x30;
"2853
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2855: cseg_data[3] ='D'- 0x30;
"2855
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2856: cseg_data[4] ='U'- 0x30;
"2856
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 85 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2857: cseg_data[5] ='T'- 0x30;
"2857
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2858: cseg_data[6] ='Y'- 0x30;
"2858
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 89 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2859: delay();
"2859
[e ( _delay ..  ]
[; ;newmain.c: 2860: Disp_mesgf=1;
"2860
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2861: Disp_mesg_cntr=0;
"2861
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2862: dp_on_flag=0;
"2862
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2863: dp_on_flag1=0;
"2863
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2864
}
[; ;newmain.c: 2864: }
[e $U 2086  ]
"2865
[e :U 2085 ]
[; ;newmain.c: 2865: else if(led_group3.bitsize.DUTY==1)
[e $ ! == -> . . _led_group3 1 0 `i -> 1 `i 2087  ]
[; ;newmain.c: 2866: {
"2866
{
[; ;newmain.c: 2867: led_group2.all=0x00;
"2867
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2868: led_group3.all=0x00;
"2868
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2869: led_group2.bitsize.PULSE_FREQ=1;
"2869
[e = . . _led_group2 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 2870: led_group1.bitsize.AMP=0;
"2870
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2871: led_group1.bitsize.SEC=0;
"2871
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2872: led_group1.bitsize.FREQ=1;
"2872
[e = . . _led_group1 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2873: cseg_data[7] ='F'- 0x30;
"2873
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2874: cseg_data[0] ='R'- 0x30;
"2874
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2875: cseg_data[1] ='E'- 0x30;
"2875
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2876: cseg_data[2] ='Q'- 0x30;
"2876
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2878: cseg_data[3] ='F'- 0x30;
"2878
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2879: cseg_data[4] ='R'- 0x30;
"2879
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2880: cseg_data[5] ='E'- 0x30;
"2880
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2881: cseg_data[6] ='Q'- 0x30;
"2881
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 81 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2882: delay();
"2882
[e ( _delay ..  ]
[; ;newmain.c: 2883: Disp_mesgf=1;
"2883
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2884: Disp_mesg_cntr=0;
"2884
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2885: dp_on_flag=0;
"2885
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2886: dp_on_flag1=0;
"2886
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2887
}
[; ;newmain.c: 2887: }
[e $U 2088  ]
"2888
[e :U 2087 ]
[; ;newmain.c: 2888: else if(led_group2.bitsize.PULSE_FREQ==1)
[e $ ! == -> . . _led_group2 1 7 `i -> 1 `i 2089  ]
[; ;newmain.c: 2889: {
"2889
{
[; ;newmain.c: 2890: led_group2.all=0x00;
"2890
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2891: led_group3.all=0x00;
"2891
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2892: led_group3.bitsize.DOWNLSLOPE=1;
"2892
[e = . . _led_group3 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2893: led_group1.bitsize.AMP=0;
"2893
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2894: led_group1.bitsize.SEC=1;
"2894
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2895: led_group1.bitsize.FREQ=0;
"2895
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2896: cseg_data[7] ='D'- 0x30;
"2896
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2897: cseg_data[0] ='W'- 0x30;
"2897
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2898: cseg_data[1] ='S'- 0x30;
"2898
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2899: cseg_data[2] ='P'- 0x30;
"2899
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2901: cseg_data[3] ='D'- 0x30;
"2901
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2902: cseg_data[4] ='W'- 0x30;
"2902
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 87 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2903: cseg_data[5] ='S'- 0x30;
"2903
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2904: cseg_data[6] ='P'- 0x30;
"2904
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2905: delay();
"2905
[e ( _delay ..  ]
[; ;newmain.c: 2906: Disp_mesgf=1;
"2906
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2907: Disp_mesg_cntr=0;
"2907
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2908: dp_on_flag=0;
"2908
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2909: dp_on_flag1=0;
"2909
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2910
}
[; ;newmain.c: 2910: }
[e $U 2090  ]
"2911
[e :U 2089 ]
[; ;newmain.c: 2911: else if(led_group3.bitsize.DOWNLSLOPE==1)
[e $ ! == -> . . _led_group3 1 1 `i -> 1 `i 2091  ]
[; ;newmain.c: 2912: {
"2912
{
[; ;newmain.c: 2913: led_group2.all=0x00;
"2913
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2914: led_group3.all=0x00;
"2914
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2915: led_group3.bitsize.END_CUR=1;
"2915
[e = . . _led_group3 1 2 -> -> 1 `i `uc ]
[; ;newmain.c: 2916: led_group1.bitsize.AMP=1;
"2916
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2917: led_group1.bitsize.SEC=0;
"2917
[e = . . _led_group1 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 2918: led_group1.bitsize.FREQ=0;
"2918
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2919: cseg_data[7] ='E'- 0x30;
"2919
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2920: cseg_data[0] ='N'- 0x30;
"2920
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2921: cseg_data[1] ='D'- 0x30;
"2921
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2922: cseg_data[2] ='A'- 0x30;
"2922
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2924: cseg_data[3] ='E'- 0x30;
"2924
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2925: cseg_data[4] ='N'- 0x30;
"2925
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 78 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2926: cseg_data[5] ='D'- 0x30;
"2926
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 68 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2927: cseg_data[6] ='A'- 0x30;
"2927
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2928: delay();
"2928
[e ( _delay ..  ]
[; ;newmain.c: 2929: Disp_mesgf=1;
"2929
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2930: Disp_mesg_cntr=0;
"2930
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2931: dp_on_flag=0;
"2931
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2932: dp_on_flag1=0;
"2932
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2933
}
[; ;newmain.c: 2933: }
[e $U 2092  ]
"2934
[e :U 2091 ]
[; ;newmain.c: 2934: else if(led_group3.bitsize.END_CUR==1)
[e $ ! == -> . . _led_group3 1 2 `i -> 1 `i 2093  ]
[; ;newmain.c: 2935: {
"2935
{
[; ;newmain.c: 2936: led_group2.all=0x00;
"2936
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2937: led_group3.all=0x00;
"2937
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2938: led_group3.bitsize.POSTFLOW=1;
"2938
[e = . . _led_group3 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 2939: led_group1.bitsize.AMP=0;
"2939
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2940: led_group1.bitsize.SEC=1;
"2940
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2941: led_group1.bitsize.FREQ=0;
"2941
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2942: cseg_data[7] ='P'- 0x30;
"2942
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2943: cseg_data[0] ='S'- 0x30;
"2943
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2944: cseg_data[1] ='T'- 0x30;
"2944
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2945: cseg_data[2] ='F'- 0x30;
"2945
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2947: cseg_data[3] ='P'- 0x30;
"2947
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2948: cseg_data[4] ='S'- 0x30;
"2948
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2949: cseg_data[5] ='T'- 0x30;
"2949
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 84 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2950: cseg_data[6] ='F'- 0x30;
"2950
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2951: delay();
"2951
[e ( _delay ..  ]
[; ;newmain.c: 2952: Disp_mesgf=1;
"2952
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2953: Disp_mesg_cntr=0;
"2953
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2954: dp_on_flag=0;
"2954
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2955: dp_on_flag1=0;
"2955
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2956
}
[; ;newmain.c: 2956: }
[e $U 2094  ]
"2957
[e :U 2093 ]
[; ;newmain.c: 2957: else if(led_group3.bitsize.POSTFLOW==1)
[e $ ! == -> . . _led_group3 1 3 `i -> 1 `i 2095  ]
[; ;newmain.c: 2958: {
"2958
{
[; ;newmain.c: 2959: led_group2.all=0x00;
"2959
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2960: led_group3.all=0x00;
"2960
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2961: led_group2.bitsize.PREFLOW=1;
"2961
[e = . . _led_group2 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 2962: led_group1.bitsize.AMP=0;
"2962
[e = . . _led_group1 1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 2963: led_group1.bitsize.SEC=1;
"2963
[e = . . _led_group1 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 2964: led_group1.bitsize.FREQ=0;
"2964
[e = . . _led_group1 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 2965: cseg_data[7] ='P'- 0x30;
"2965
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2966: cseg_data[0] ='R'- 0x30;
"2966
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2967: cseg_data[1] ='E'- 0x30;
"2967
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2968: cseg_data[2] ='F'- 0x30;
"2968
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2970: cseg_data[3] ='P'- 0x30;
"2970
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2971: cseg_data[4] ='R'- 0x30;
"2971
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2972: cseg_data[5] ='E'- 0x30;
"2972
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 69 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2973: cseg_data[6] ='F'- 0x30;
"2973
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2974: delay();
"2974
[e ( _delay ..  ]
[; ;newmain.c: 2975: Disp_mesgf=1;
"2975
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 2976: Disp_mesg_cntr=0;
"2976
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 2977: dp_on_flag=0;
"2977
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 2978: dp_on_flag1=0;
"2978
[e = _dp_on_flag1 -> -> 0 `i `uc ]
"2979
}
[e :U 2095 ]
"2980
[e :U 2094 ]
[e :U 2092 ]
[e :U 2090 ]
[e :U 2088 ]
[e :U 2086 ]
[e :U 2084 ]
[e :U 2082 ]
[e :U 2080 ]
[e :U 2078 ]
[e :U 2076 ]
}
[e :U 2074 ]
"2981
[e :U 2073 ]
[e :U 2056 ]
[e :U 2043 ]
[e :U 2022 ]
[e :U 2007 ]
[e :U 1990 ]
[e :U 1979 ]
[; ;newmain.c: 2979: }
[; ;newmain.c: 2980: }
[; ;newmain.c: 2981: enc_result='~';
[e = _enc_result -> -> 126 `ui `uc ]
"2982
}
[e :U 1972 ]
"2983
}
[; ;newmain.c: 2982: }
[; ;newmain.c: 2983: }
[e $U 2096  ]
"2984
[e :U 1971 ]
[; ;newmain.c: 2984: else if(modelflag==1)
[e $ ! == -> _modelflag `i -> 1 `i 2097  ]
[; ;newmain.c: 2985: {
"2985
{
[; ;newmain.c: 2986: modelcount++;
"2986
[e ++ _modelcount -> -> 1 `i `uc ]
[; ;newmain.c: 2987: if(modelcount==0x01)
"2987
[e $ ! == -> _modelcount `i -> 1 `i 2098  ]
[; ;newmain.c: 2988: {
"2988
{
[; ;newmain.c: 2991: cseg_data[3] ='3'- 0x30;
"2991
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2992: cseg_data[4] ='0'- 0x30;
"2992
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2993: cseg_data[5] ='0'- 0x30;
"2993
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2994: cseg_data[6] ='P'- 0x30;
"2994
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 2995: delay();
"2995
[e ( _delay ..  ]
"2997
}
[; ;newmain.c: 2997: }
[e $U 2099  ]
"2998
[e :U 2098 ]
[; ;newmain.c: 2998: else if(modelcount==0x02)
[e $ ! == -> _modelcount `i -> 2 `i 2100  ]
[; ;newmain.c: 2999: {
"2999
{
[; ;newmain.c: 3002: cseg_data[3] ='4'- 0x30;
"3002
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 52 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3003: cseg_data[4] ='0'- 0x30;
"3003
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3004: cseg_data[5] ='0'- 0x30;
"3004
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3005: cseg_data[6] ='P'- 0x30;
"3005
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3006: delay();
"3006
[e ( _delay ..  ]
"3008
}
[; ;newmain.c: 3008: }
[e $U 2101  ]
"3009
[e :U 2100 ]
[; ;newmain.c: 3009: else if(modelcount<0x01 || modelcount>0x02)
[e $ ! || < -> _modelcount `i -> 1 `i > -> _modelcount `i -> 2 `i 2102  ]
[; ;newmain.c: 3010: {
"3010
{
[; ;newmain.c: 3011: modelcount=0x01;
"3011
[e = _modelcount -> -> 1 `i `uc ]
[; ;newmain.c: 3013: cseg_data[3] ='3'- 0x30;
"3013
[e = *U + &U _cseg_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 51 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3014: cseg_data[4] ='0'- 0x30;
"3014
[e = *U + &U _cseg_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3015: cseg_data[5] ='0'- 0x30;
"3015
[e = *U + &U _cseg_data * -> -> -> 5 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 48 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3016: cseg_data[6] ='P'- 0x30;
"3016
[e = *U + &U _cseg_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 80 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3017: delay();
"3017
[e ( _delay ..  ]
"3019
}
[e :U 2102 ]
"3020
[e :U 2101 ]
[e :U 2099 ]
[; ;newmain.c: 3019: }
[; ;newmain.c: 3020: savemodelflag=1;
[e = _savemodelflag -> -> 1 `i `uc ]
"3022
}
[e :U 2097 ]
"3023
[e :U 2096 ]
[; ;newmain.c: 3022: }
[; ;newmain.c: 3023: PREV_MENU_SW=MENU_SW;
[e = _PREV_MENU_SW _MENU_SW ]
"3024
}
[e :U 1970 ]
[; ;newmain.c: 3024: }
[; ;newmain.c: 3025: if(PREV_GASWATER_SW!=GAS_WATER_SW)
"3025
[e $ ! != -> _PREV_GASWATER_SW `i -> _GAS_WATER_SW `i 2103  ]
[; ;newmain.c: 3026: {
"3026
{
[; ;newmain.c: 3027: if(GAS_WATER_SW==1)
"3027
[e $ ! == -> _GAS_WATER_SW `i -> 1 `i 2104  ]
[; ;newmain.c: 3028: gaswatersw=0;
"3028
[e = _gaswatersw -> -> 0 `i `uc ]
[e $U 2105  ]
"3029
[e :U 2104 ]
[; ;newmain.c: 3029: else
[; ;newmain.c: 3030: gaswatersw=1;
"3030
[e = _gaswatersw -> -> 1 `i `uc ]
[e :U 2105 ]
[; ;newmain.c: 3032: PREV_GASWATER_SW=GAS_WATER_SW;
"3032
[e = _PREV_GASWATER_SW _GAS_WATER_SW ]
"3033
}
[e :U 2103 ]
[; ;newmain.c: 3033: }
[; ;newmain.c: 3034: if(PREV_PRESSURE_SW!=WATER_PRESSURE_SW)
"3034
[e $ ! != -> _PREV_PRESSURE_SW `i -> _WATER_PRESSURE_SW `i 2106  ]
[; ;newmain.c: 3035: {
"3035
{
[; ;newmain.c: 3036: if(WATER_PRESSURE_SW==1)
"3036
[e $ ! == -> _WATER_PRESSURE_SW `i -> 1 `i 2107  ]
[; ;newmain.c: 3037: pressure=0;
"3037
[e = _pressure -> -> 0 `i `uc ]
[e $U 2108  ]
"3038
[e :U 2107 ]
[; ;newmain.c: 3038: else
[; ;newmain.c: 3039: pressure=1;
"3039
[e = _pressure -> -> 1 `i `uc ]
[e :U 2108 ]
[; ;newmain.c: 3041: PREV_PRESSURE_SW=WATER_PRESSURE_SW;
"3041
[e = _PREV_PRESSURE_SW _WATER_PRESSURE_SW ]
"3042
}
[e :U 2106 ]
[; ;newmain.c: 3042: }
[; ;newmain.c: 3043: if(PREV_TORCH_SW!=TORCH_SW)
"3043
[e $ ! != -> _PREV_TORCH_SW `i -> _TORCH_SW `i 2109  ]
[; ;newmain.c: 3044: {
"3044
{
[; ;newmain.c: 3045: if(TORCH_SW==1)
"3045
[e $ ! == -> _TORCH_SW `i -> 1 `i 2110  ]
[; ;newmain.c: 3046: KEYCODE='J';
"3046
[e = _KEYCODE -> -> 74 `ui `uc ]
[e :U 2110 ]
[; ;newmain.c: 3048: PREV_TORCH_SW=TORCH_SW;
"3048
[e = _PREV_TORCH_SW _TORCH_SW ]
"3049
}
[e :U 2109 ]
[; ;newmain.c: 3049: }
[; ;newmain.c: 3050: if(led_group1.bitsize.SPOT==1)
"3050
[e $ ! == -> . . _led_group1 1 6 `i -> 1 `i 2111  ]
[; ;newmain.c: 3051: {
"3051
{
[; ;newmain.c: 3052: led_group4.bitsize.PULSE=0;
"3052
[e = . . _led_group4 1 3 -> -> 0 `i `uc ]
[; ;newmain.c: 3053: led_group4.bitsize.NORMAL=1;
"3053
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 3054: led_group2.bitsize.PEAK_CUR=0;
"3054
[e = . . _led_group2 1 6 -> -> 0 `i `uc ]
"3055
}
[e :U 2111 ]
"3056
}
[; ;newmain.c: 3055: }
[; ;newmain.c: 3056: }
[e $U 2112  ]
"3057
[e :U 1947 ]
[; ;newmain.c: 3057: else if(led_group4.bitsize.MMA==1 && led_group4.bitsize.TIGHF==0 && led_group4.bitsize.LIFTARC ==0)
[e $ ! && && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 1 `i -> 0 `i == -> . . _led_group4 1 2 `i -> 0 `i 2113  ]
[; ;newmain.c: 3058: {
"3058
{
[; ;newmain.c: 3059: led_group2.bitsize.I1_MAIN=1;
"3059
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 3060: led_group1.bitsize.AMP=1;
"3060
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
"3061
}
[e :U 2113 ]
"3062
[e :U 2112 ]
[; ;newmain.c: 3061: }
[; ;newmain.c: 3062: }
[e :UE 1928 ]
}
"3064
[v _default_value `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3063: void default_value()
[; ;newmain.c: 3064: {
[e :U _default_value ]
[f ]
[; ;newmain.c: 3066: if(parau.paras.preflow.time ==0XFFFF || parau.paras.preflow.time> 50 )
"3066
[e $ ! || == . . . _parau 0 1 0 -> 65535 `ui > . . . _parau 0 1 0 -> -> 50 `i `ui 2115  ]
[; ;newmain.c: 3067: {
"3067
{
[; ;newmain.c: 3068: parau.paras.preflow.time = 0;
"3068
[e = . . . _parau 0 1 0 -> -> 0 `i `ui ]
"3069
}
[e :U 2115 ]
[; ;newmain.c: 3069: }
[; ;newmain.c: 3070: if(parau.paras.start.amp == 0XFFFF || parau.paras.start.amp >maxcurrent )
"3070
[e $ ! || == . . . _parau 0 2 0 -> 65535 `ui > . . . _parau 0 2 0 _maxcurrent 2116  ]
[; ;newmain.c: 3071: {
"3071
{
[; ;newmain.c: 3072: parau.paras.start.amp = mincurrent;
"3072
[e = . . . _parau 0 2 0 -> _mincurrent `ui ]
"3073
}
[e :U 2116 ]
[; ;newmain.c: 3073: }
[; ;newmain.c: 3074: if(parau.paras.upslope.time == 0XFFFF || parau.paras.upslope.time >100 )
"3074
[e $ ! || == . . . _parau 0 3 0 -> 65535 `ui > . . . _parau 0 3 0 -> -> 100 `i `ui 2117  ]
[; ;newmain.c: 3075: {
"3075
{
[; ;newmain.c: 3076: parau.paras.upslope.time = 0;
"3076
[e = . . . _parau 0 3 0 -> -> 0 `i `ui ]
"3077
}
[e :U 2117 ]
[; ;newmain.c: 3077: }
[; ;newmain.c: 3078: if(parau.paras.weld.I1 == 0XFFFF || parau.paras.weld.I1 >maxcurrent )
"3078
[e $ ! || == . . . _parau 0 4 0 -> 65535 `ui > . . . _parau 0 4 0 _maxcurrent 2118  ]
[; ;newmain.c: 3079: {
"3079
{
[; ;newmain.c: 3080: parau.paras.weld.I1 = mincurrent;
"3080
[e = . . . _parau 0 4 0 -> _mincurrent `ui ]
"3081
}
[e :U 2118 ]
[; ;newmain.c: 3081: }
[; ;newmain.c: 3082: if(parau.paras.weld.I2 == 0XFFFF || parau.paras.weld.I2 >maxcurrent)
"3082
[e $ ! || == . . . _parau 0 4 1 -> 65535 `ui > . . . _parau 0 4 1 _maxcurrent 2119  ]
[; ;newmain.c: 3083: {
"3083
{
[; ;newmain.c: 3084: parau.paras.weld.I2 = mincurrent;
"3084
[e = . . . _parau 0 4 1 -> _mincurrent `ui ]
"3085
}
[e :U 2119 ]
[; ;newmain.c: 3085: }
[; ;newmain.c: 3086: if(parau.paras.weld.base == 0XFFFF || parau.paras.weld.base >maxcurrent )
"3086
[e $ ! || == . . . _parau 0 4 2 -> 65535 `ui > . . . _parau 0 4 2 _maxcurrent 2120  ]
[; ;newmain.c: 3087: {
"3087
{
[; ;newmain.c: 3088: parau.paras.weld.base = mincurrent;
"3088
[e = . . . _parau 0 4 2 -> _mincurrent `ui ]
"3089
}
[e :U 2120 ]
[; ;newmain.c: 3089: }
[; ;newmain.c: 3090: if(parau.paras.weld.peak == 0XFFFF || parau.paras.weld.peak >maxcurrent )
"3090
[e $ ! || == . . . _parau 0 4 3 -> 65535 `ui > . . . _parau 0 4 3 _maxcurrent 2121  ]
[; ;newmain.c: 3091: {
"3091
{
[; ;newmain.c: 3092: parau.paras.weld.peak = mincurrent;
"3092
[e = . . . _parau 0 4 3 -> _mincurrent `ui ]
"3093
}
[e :U 2121 ]
[; ;newmain.c: 3093: }
[; ;newmain.c: 3094: if(parau.paras.weld.freq == 0XFFFF || parau.paras.weld.freq >300 )
"3094
[e $ ! || == . . . _parau 0 4 4 -> 65535 `ui > . . . _parau 0 4 4 -> -> 300 `i `ui 2122  ]
[; ;newmain.c: 3095: {
"3095
{
[; ;newmain.c: 3096: parau.paras.weld.freq = 1;
"3096
[e = . . . _parau 0 4 4 -> -> 1 `i `ui ]
"3097
}
[e :U 2122 ]
[; ;newmain.c: 3097: }
[; ;newmain.c: 3098: if(parau.paras.spottime == 0XFFFF || parau.paras.spottime >100 )
"3098
[e $ ! || == . . _parau 0 8 -> 65535 `ui > . . _parau 0 8 -> -> 100 `i `ui 2123  ]
[; ;newmain.c: 3099: {
"3099
{
[; ;newmain.c: 3100: parau.paras.spottime = 10;
"3100
[e = . . _parau 0 8 -> -> 10 `i `ui ]
"3101
}
[e :U 2123 ]
[; ;newmain.c: 3101: }
[; ;newmain.c: 3102: if(parau.paras.weld.duty == 0XFFFF || parau.paras.weld.duty >90 )
"3102
[e $ ! || == . . . _parau 0 4 5 -> 65535 `ui > . . . _parau 0 4 5 -> -> 90 `i `ui 2124  ]
[; ;newmain.c: 3103: {
"3103
{
[; ;newmain.c: 3104: parau.paras.weld.duty = 10;
"3104
[e = . . . _parau 0 4 5 -> -> 10 `i `ui ]
"3105
}
[e :U 2124 ]
[; ;newmain.c: 3105: }
[; ;newmain.c: 3106: if(parau.paras.dnslope.time == 0XFFFF || parau.paras.dnslope.time >100 )
"3106
[e $ ! || == . . . _parau 0 5 0 -> 65535 `ui > . . . _parau 0 5 0 -> -> 100 `i `ui 2125  ]
[; ;newmain.c: 3107: {
"3107
{
[; ;newmain.c: 3108: parau.paras.dnslope.time = 0;
"3108
[e = . . . _parau 0 5 0 -> -> 0 `i `ui ]
"3109
}
[e :U 2125 ]
[; ;newmain.c: 3109: }
[; ;newmain.c: 3110: if(parau.paras.end.amp == 0XFFFF || parau.paras.end.amp >maxcurrent )
"3110
[e $ ! || == . . . _parau 0 6 0 -> 65535 `ui > . . . _parau 0 6 0 _maxcurrent 2126  ]
[; ;newmain.c: 3111: {
"3111
{
[; ;newmain.c: 3112: parau.paras.end.amp = mincurrent;
"3112
[e = . . . _parau 0 6 0 -> _mincurrent `ui ]
"3113
}
[e :U 2126 ]
[; ;newmain.c: 3113: }
[; ;newmain.c: 3114: if(parau.paras.postflow.time == 0XFFFF || parau.paras.postflow.time >200 )
"3114
[e $ ! || == . . . _parau 0 7 0 -> 65535 `ui > . . . _parau 0 7 0 -> -> 200 `i `ui 2127  ]
[; ;newmain.c: 3115: {
"3115
{
[; ;newmain.c: 3116: parau.paras.postflow.time = 1;
"3116
[e = . . . _parau 0 7 0 -> -> 1 `i `ui ]
"3117
}
[e :U 2127 ]
[; ;newmain.c: 3117: }
[; ;newmain.c: 3118: }
"3118
[e :UE 2114 ]
}
"3120
[v _resetmem `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3119: void resetmem()
[; ;newmain.c: 3120: {
[e :U _resetmem ]
[f ]
[; ;newmain.c: 3121: for(i=0;i<64;i++)
"3121
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 64 `i `ui 2129  ]
[e $U 2130  ]
"3122
[e :U 2129 ]
[; ;newmain.c: 3122: {
{
[; ;newmain.c: 3123: write(i,0XFF);
"3123
[e ( _write (2 , -> _i `uc -> -> 255 `i `uc ]
"3124
}
"3121
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 64 `i `ui 2129  ]
[e :U 2130 ]
"3124
}
[; ;newmain.c: 3124: }
[; ;newmain.c: 3125: parau.paras.ledgp1= 0XFF;
"3125
[e = . . _parau 0 9 -> -> 255 `i `uc ]
[; ;newmain.c: 3126: parau.paras.ledgp2= 0XFF;
"3126
[e = . . _parau 0 10 -> -> 255 `i `uc ]
[; ;newmain.c: 3127: parau.paras.ledgp3= 0XFF;
"3127
[e = . . _parau 0 11 -> -> 255 `i `uc ]
[; ;newmain.c: 3128: parau.paras.ledgp4= 0XFF;
"3128
[e = . . _parau 0 12 -> -> 255 `i `uc ]
[; ;newmain.c: 3129: write(0X58, parau.paras.ledgp1);
"3129
[e ( _write (2 , -> -> 88 `i `uc . . _parau 0 9 ]
[; ;newmain.c: 3130: write(0X59, parau.paras.ledgp2);
"3130
[e ( _write (2 , -> -> 89 `i `uc . . _parau 0 10 ]
[; ;newmain.c: 3131: write(0X60, parau.paras.ledgp3);
"3131
[e ( _write (2 , -> -> 96 `i `uc . . _parau 0 11 ]
[; ;newmain.c: 3132: write(0X61, parau.paras.ledgp4);
"3132
[e ( _write (2 , -> -> 97 `i `uc . . _parau 0 12 ]
[; ;newmain.c: 3133: write(0X69,0XFF);
"3133
[e ( _write (2 , -> -> 105 `i `uc -> -> 255 `i `uc ]
[; ;newmain.c: 3134: write(0X70,0XFF);
"3134
[e ( _write (2 , -> -> 112 `i `uc -> -> 255 `i `uc ]
[; ;newmain.c: 3135: }
"3135
[e :UE 2128 ]
}
"3138
[v _writemem `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3137: void writemem()
[; ;newmain.c: 3138: {
[e :U _writemem ]
[f ]
"3139
[v _Addr1 `uc ~T0 @X0 1 a ]
[; ;newmain.c: 3139: unsigned char Addr1=0, Addr2=0,x=0;
[e = _Addr1 -> -> 0 `i `uc ]
[v _Addr2 `uc ~T0 @X0 1 a ]
[e = _Addr2 -> -> 0 `i `uc ]
[v _x `uc ~T0 @X0 1 a ]
[e = _x -> -> 0 `i `uc ]
[; ;newmain.c: 3140: parau.paras.ledgp1=led_group1.all;
"3140
[e = . . _parau 0 9 . _led_group1 0 ]
[; ;newmain.c: 3141: parau.paras.ledgp2=led_group2.all;
"3141
[e = . . _parau 0 10 . _led_group2 0 ]
[; ;newmain.c: 3142: parau.paras.ledgp3=led_group3.all;
"3142
[e = . . _parau 0 11 . _led_group3 0 ]
[; ;newmain.c: 3143: parau.paras.ledgp4=led_group4.all;
"3143
[e = . . _parau 0 12 . _led_group4 0 ]
[; ;newmain.c: 3144: if(led_group4.bitsize.TIGHF==1)
"3144
[e $ ! == -> . . _led_group4 1 1 `i -> 1 `i 2133  ]
[; ;newmain.c: 3145: {
"3145
{
[; ;newmain.c: 3146: for(i=0;i<14;i++)
"3146
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2134  ]
[e $U 2135  ]
"3147
[e :U 2134 ]
[; ;newmain.c: 3147: {
{
[; ;newmain.c: 3148: lowbyte=parau.arrayu[i];
"3148
[e = _lowbyte -> *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux `uc ]
[; ;newmain.c: 3149: hibyte=parau.arrayu[i]>>8;
"3149
[e = _hibyte -> >> *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux -> 8 `i `uc ]
[; ;newmain.c: 3150: Addr1=(i*2);
"3150
[e = _Addr1 -> * _i -> -> 2 `i `ui `uc ]
[; ;newmain.c: 3151: Addr2=(Addr1+1);
"3151
[e = _Addr2 -> + -> _Addr1 `i -> 1 `i `uc ]
[; ;newmain.c: 3152: EE_Data=parau.arrayu[i];
"3152
[e = _EE_Data *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux ]
[; ;newmain.c: 3153: if(EE_Data != hftigprevmemarr[i])
"3153
[e $ ! != _EE_Data *U + &U _hftigprevmemarr * -> _i `ux -> -> # *U &U _hftigprevmemarr `ui `ux 2137  ]
[; ;newmain.c: 3154: {
"3154
{
[; ;newmain.c: 3155: write(Addr1,lowbyte);
"3155
[e ( _write (2 , _Addr1 _lowbyte ]
[; ;newmain.c: 3156: write(Addr2,hibyte);
"3156
[e ( _write (2 , _Addr2 _hibyte ]
[; ;newmain.c: 3157: hftigprevmemarr[i]= parau.arrayu[i];
"3157
[e = *U + &U _hftigprevmemarr * -> _i `ux -> -> # *U &U _hftigprevmemarr `ui `ux *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux ]
"3158
}
[e :U 2137 ]
"3159
}
"3146
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2134  ]
[e :U 2135 ]
"3159
}
"3160
}
[e :U 2133 ]
[; ;newmain.c: 3158: }
[; ;newmain.c: 3159: }
[; ;newmain.c: 3160: }
[; ;newmain.c: 3161: if(led_group4.bitsize.LIFTARC==1)
"3161
[e $ ! == -> . . _led_group4 1 2 `i -> 1 `i 2138  ]
[; ;newmain.c: 3162: {
"3162
{
[; ;newmain.c: 3163: x=0;
"3163
[e = _x -> -> 0 `i `uc ]
[; ;newmain.c: 3164: for(i=15;i<29;i++)
"3164
{
[e = _i -> -> 15 `i `ui ]
[e $ < _i -> -> 29 `i `ui 2139  ]
[e $U 2140  ]
"3165
[e :U 2139 ]
[; ;newmain.c: 3165: {
{
[; ;newmain.c: 3166: lowbyte=parau.arrayu[x];
"3166
[e = _lowbyte -> *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux `uc ]
[; ;newmain.c: 3167: hibyte=parau.arrayu[x]>>8;
"3167
[e = _hibyte -> >> *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux -> 8 `i `uc ]
[; ;newmain.c: 3168: Addr1=(i*2);
"3168
[e = _Addr1 -> * _i -> -> 2 `i `ui `uc ]
[; ;newmain.c: 3169: Addr2=(Addr1+1);
"3169
[e = _Addr2 -> + -> _Addr1 `i -> 1 `i `uc ]
[; ;newmain.c: 3170: EE_Data=parau.arrayu[x];
"3170
[e = _EE_Data *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux ]
[; ;newmain.c: 3171: if(EE_Data != lifttigprevmemarr[x])
"3171
[e $ ! != _EE_Data *U + &U _lifttigprevmemarr * -> _x `ux -> -> # *U &U _lifttigprevmemarr `ui `ux 2142  ]
[; ;newmain.c: 3172: {
"3172
{
[; ;newmain.c: 3173: write(Addr1,lowbyte);
"3173
[e ( _write (2 , _Addr1 _lowbyte ]
[; ;newmain.c: 3174: write(Addr2,hibyte);
"3174
[e ( _write (2 , _Addr2 _hibyte ]
[; ;newmain.c: 3175: lifttigprevmemarr[x]= parau.arrayu[x];
"3175
[e = *U + &U _lifttigprevmemarr * -> _x `ux -> -> # *U &U _lifttigprevmemarr `ui `ux *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux ]
"3176
}
[e :U 2142 ]
[; ;newmain.c: 3176: }
[; ;newmain.c: 3177: x++;
"3177
[e ++ _x -> -> 1 `i `uc ]
"3178
}
"3164
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 29 `i `ui 2139  ]
[e :U 2140 ]
"3178
}
"3179
}
[e :U 2138 ]
[; ;newmain.c: 3178: }
[; ;newmain.c: 3179: }
[; ;newmain.c: 3180: if(led_group4.bitsize.MMA==1)
"3180
[e $ ! == -> . . _led_group4 1 0 `i -> 1 `i 2143  ]
[; ;newmain.c: 3181: {
"3181
{
[; ;newmain.c: 3182: if(prevmacurrent!=parau.paras.mmacurrent)
"3182
[e $ ! != _prevmacurrent . . _parau 0 15 2144  ]
[; ;newmain.c: 3183: {
"3183
{
[; ;newmain.c: 3184: lowbyte=parau.paras.mmacurrent;
"3184
[e = _lowbyte -> . . _parau 0 15 `uc ]
[; ;newmain.c: 3185: hibyte=parau.paras.mmacurrent>>8;
"3185
[e = _hibyte -> >> . . _parau 0 15 -> 8 `i `uc ]
[; ;newmain.c: 3186: write(0X69,lowbyte);
"3186
[e ( _write (2 , -> -> 105 `i `uc _lowbyte ]
[; ;newmain.c: 3187: write(0X70,hibyte);
"3187
[e ( _write (2 , -> -> 112 `i `uc _hibyte ]
[; ;newmain.c: 3188: prevmacurrent=parau.paras.mmacurrent;
"3188
[e = _prevmacurrent . . _parau 0 15 ]
"3189
}
[e :U 2144 ]
"3190
}
[e :U 2143 ]
[; ;newmain.c: 3189: }
[; ;newmain.c: 3190: }
[; ;newmain.c: 3191: if(prvledgp1!=parau.paras.ledgp1)
"3191
[e $ ! != -> _prvledgp1 `i -> . . _parau 0 9 `i 2145  ]
[; ;newmain.c: 3192: {
"3192
{
[; ;newmain.c: 3193: write(0X58, parau.paras.ledgp1);
"3193
[e ( _write (2 , -> -> 88 `i `uc . . _parau 0 9 ]
[; ;newmain.c: 3194: prvledgp1= parau.paras.ledgp1;
"3194
[e = _prvledgp1 . . _parau 0 9 ]
"3195
}
[e :U 2145 ]
[; ;newmain.c: 3195: }
[; ;newmain.c: 3196: if(prvledgp2!=parau.paras.ledgp2)
"3196
[e $ ! != -> _prvledgp2 `i -> . . _parau 0 10 `i 2146  ]
[; ;newmain.c: 3197: {
"3197
{
[; ;newmain.c: 3198: write(0X59, parau.paras.ledgp2);
"3198
[e ( _write (2 , -> -> 89 `i `uc . . _parau 0 10 ]
[; ;newmain.c: 3199: prvledgp2= parau.paras.ledgp2;
"3199
[e = _prvledgp2 . . _parau 0 10 ]
"3200
}
[e :U 2146 ]
[; ;newmain.c: 3200: }
[; ;newmain.c: 3201: if(prvledgp3!=parau.paras.ledgp3)
"3201
[e $ ! != -> _prvledgp3 `i -> . . _parau 0 11 `i 2147  ]
[; ;newmain.c: 3202: {
"3202
{
[; ;newmain.c: 3203: write(0X60, parau.paras.ledgp3);
"3203
[e ( _write (2 , -> -> 96 `i `uc . . _parau 0 11 ]
[; ;newmain.c: 3204: prvledgp3= parau.paras.ledgp3;
"3204
[e = _prvledgp3 . . _parau 0 11 ]
"3205
}
[e :U 2147 ]
[; ;newmain.c: 3205: }
[; ;newmain.c: 3206: if(prvledgp4!=parau.paras.ledgp4)
"3206
[e $ ! != -> _prvledgp4 `i -> . . _parau 0 12 `i 2148  ]
[; ;newmain.c: 3207: {
"3207
{
[; ;newmain.c: 3208: write(0X61, parau.paras.ledgp4);
"3208
[e ( _write (2 , -> -> 97 `i `uc . . _parau 0 12 ]
[; ;newmain.c: 3209: prvledgp4= parau.paras.ledgp4;
"3209
[e = _prvledgp4 . . _parau 0 12 ]
"3210
}
[e :U 2148 ]
[; ;newmain.c: 3210: }
[; ;newmain.c: 3212: write(0x74, modelcount);
"3212
[e ( _write (2 , -> -> 116 `i `uc _modelcount ]
[; ;newmain.c: 3213: }
"3213
[e :UE 2132 ]
}
"3216
[v _readmem `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3215: void readmem()
[; ;newmain.c: 3216: {
[e :U _readmem ]
[f ]
"3217
[v _addr1 `uc ~T0 @X0 1 a ]
[; ;newmain.c: 3217: unsigned char addr1=0,addr2=0,x=0;
[e = _addr1 -> -> 0 `i `uc ]
[v _addr2 `uc ~T0 @X0 1 a ]
[e = _addr2 -> -> 0 `i `uc ]
[v _x `uc ~T0 @X0 1 a ]
[e = _x -> -> 0 `i `uc ]
[; ;newmain.c: 3219: for(i=0; i<14; i++)
"3219
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2150  ]
[e $U 2151  ]
"3220
[e :U 2150 ]
[; ;newmain.c: 3220: {
{
[; ;newmain.c: 3221: addr1=(i*2);
"3221
[e = _addr1 -> * _i -> -> 2 `i `ui `uc ]
[; ;newmain.c: 3222: addr2=(addr1+1);
"3222
[e = _addr2 -> + -> _addr1 `i -> 1 `i `uc ]
[; ;newmain.c: 3223: lowbyte=Read(addr1);
"3223
[e = _lowbyte ( _Read (1 _addr1 ]
[; ;newmain.c: 3224: hibyte=Read(addr2);
"3224
[e = _hibyte ( _Read (1 _addr2 ]
[; ;newmain.c: 3225: tempvar=hibyte<<8;
"3225
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3226: tempvar=(tempvar | lowbyte);
"3226
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3227: parau.arrayu[i] =tempvar;
"3227
[e = *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux _tempvar ]
[; ;newmain.c: 3228: hftigprevmemarr[i]=parau.arrayu[i];
"3228
[e = *U + &U _hftigprevmemarr * -> _i `ux -> -> # *U &U _hftigprevmemarr `ui `ux *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux ]
"3229
}
"3219
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2150  ]
[e :U 2151 ]
"3229
}
[; ;newmain.c: 3229: }
[; ;newmain.c: 3230: default_value();
"3230
[e ( _default_value ..  ]
[; ;newmain.c: 3231: for(i=0; i<14; i++)
"3231
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2153  ]
[e $U 2154  ]
"3232
[e :U 2153 ]
[; ;newmain.c: 3232: {
{
[; ;newmain.c: 3233: hftigmemarr[i]=parau.arrayu[i];
"3233
[e = *U + &U _hftigmemarr * -> _i `ux -> -> # *U &U _hftigmemarr `ui `ux *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux ]
"3234
}
"3231
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2153  ]
[e :U 2154 ]
"3234
}
[; ;newmain.c: 3234: }
[; ;newmain.c: 3235: for(i=15; i<29; i++)
"3235
{
[e = _i -> -> 15 `i `ui ]
[e $ < _i -> -> 29 `i `ui 2156  ]
[e $U 2157  ]
"3236
[e :U 2156 ]
[; ;newmain.c: 3236: {
{
[; ;newmain.c: 3237: addr1=(i*2);
"3237
[e = _addr1 -> * _i -> -> 2 `i `ui `uc ]
[; ;newmain.c: 3238: addr2=(addr1+1);
"3238
[e = _addr2 -> + -> _addr1 `i -> 1 `i `uc ]
[; ;newmain.c: 3239: lowbyte=Read(addr1);
"3239
[e = _lowbyte ( _Read (1 _addr1 ]
[; ;newmain.c: 3240: hibyte=Read(addr2);
"3240
[e = _hibyte ( _Read (1 _addr2 ]
[; ;newmain.c: 3241: tempvar=hibyte<<8;
"3241
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3242: tempvar=(tempvar | lowbyte);
"3242
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3243: parau.arrayu[x] =tempvar;
"3243
[e = *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux _tempvar ]
[; ;newmain.c: 3244: lifttigprevmemarr[x]=parau.arrayu[x];
"3244
[e = *U + &U _lifttigprevmemarr * -> _x `ux -> -> # *U &U _lifttigprevmemarr `ui `ux *U + &U . _parau 1 * -> _x `ux -> -> # *U &U . _parau 1 `ui `ux ]
[; ;newmain.c: 3245: x++;
"3245
[e ++ _x -> -> 1 `i `uc ]
"3246
}
"3235
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 29 `i `ui 2156  ]
[e :U 2157 ]
"3246
}
[; ;newmain.c: 3246: }
[; ;newmain.c: 3247: default_value();
"3247
[e ( _default_value ..  ]
[; ;newmain.c: 3248: for(i=0; i<14; i++)
"3248
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2159  ]
[e $U 2160  ]
"3249
[e :U 2159 ]
[; ;newmain.c: 3249: {
{
[; ;newmain.c: 3250: lifttigmemarr[i]=parau.arrayu[i];
"3250
[e = *U + &U _lifttigmemarr * -> _i `ux -> -> # *U &U _lifttigmemarr `ui `ux *U + &U . _parau 1 * -> _i `ux -> -> # *U &U . _parau 1 `ui `ux ]
"3251
}
"3248
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 14 `i `ui 2159  ]
[e :U 2160 ]
"3251
}
[; ;newmain.c: 3251: }
[; ;newmain.c: 3252: {
"3252
{
[; ;newmain.c: 3253: lowbyte=Read(0X69);
"3253
[e = _lowbyte ( _Read (1 -> -> 105 `i `uc ]
[; ;newmain.c: 3254: hibyte=Read(0X70);
"3254
[e = _hibyte ( _Read (1 -> -> 112 `i `uc ]
[; ;newmain.c: 3255: tempvar=hibyte<<8;
"3255
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3256: tempvar=(tempvar | lowbyte);
"3256
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3257: parau.paras.mmacurrent =tempvar;
"3257
[e = . . _parau 0 15 _tempvar ]
"3258
}
[; ;newmain.c: 3258: }
[; ;newmain.c: 3259: if(parau.paras.mmacurrent==0 || parau.paras.mmacurrent==0XFFFF || parau.paras.mmacurrent > maxmmacurrent || parau.paras.mmacurrent < 50)
"3259
[e $ ! || || || == . . _parau 0 15 -> -> 0 `i `ui == . . _parau 0 15 -> 65535 `ui > . . _parau 0 15 _maxmmacurrent < . . _parau 0 15 -> -> 50 `i `ui 2162  ]
[; ;newmain.c: 3260: {
"3260
{
[; ;newmain.c: 3261: parau.paras.mmacurrent=50;
"3261
[e = . . _parau 0 15 -> -> 50 `i `ui ]
"3262
}
[e :U 2162 ]
[; ;newmain.c: 3262: }
[; ;newmain.c: 3264: parau.paras.ledgp1=Read(0X58);
"3264
[e = . . _parau 0 9 ( _Read (1 -> -> 88 `i `uc ]
[; ;newmain.c: 3265: parau.paras.ledgp2=Read(0X59);
"3265
[e = . . _parau 0 10 ( _Read (1 -> -> 89 `i `uc ]
[; ;newmain.c: 3266: parau.paras.ledgp3=Read(0X60);
"3266
[e = . . _parau 0 11 ( _Read (1 -> -> 96 `i `uc ]
[; ;newmain.c: 3267: parau.paras.ledgp4=Read(0X61);
"3267
[e = . . _parau 0 12 ( _Read (1 -> -> 97 `i `uc ]
[; ;newmain.c: 3270: {
"3270
{
[; ;newmain.c: 3271: lowbyte=Read(0X71);
"3271
[e = _lowbyte ( _Read (1 -> -> 113 `i `uc ]
[; ;newmain.c: 3272: hibyte=Read(0X72);
"3272
[e = _hibyte ( _Read (1 -> -> 114 `i `uc ]
[; ;newmain.c: 3273: tempvar=hibyte<<8;
"3273
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3274: tempvar=(tempvar | lowbyte);
"3274
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3275: parau.paras.pwmslope =tempvar;
"3275
[e = . . _parau 0 13 _tempvar ]
"3276
}
[; ;newmain.c: 3276: }
[; ;newmain.c: 3277: if(parau.paras.ledgp1==0XFF)
"3277
[e $ ! == -> . . _parau 0 9 `i -> 255 `i 2163  ]
[; ;newmain.c: 3278: {
"3278
{
[; ;newmain.c: 3279: led_group1.all=0x00;
"3279
[e = . _led_group1 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3280: led_group1.bitsize.TWOT=1;
"3280
[e = . . _led_group1 1 4 -> -> 1 `i `uc ]
[; ;newmain.c: 3281: led_group1.bitsize.AMP=1;
"3281
[e = . . _led_group1 1 0 -> -> 1 `i `uc ]
"3282
}
[; ;newmain.c: 3282: }
[e $U 2164  ]
"3283
[e :U 2163 ]
[; ;newmain.c: 3283: else
[; ;newmain.c: 3284: led_group1.all=parau.paras.ledgp1;
"3284
[e = . _led_group1 0 . . _parau 0 9 ]
[e :U 2164 ]
[; ;newmain.c: 3286: if(parau.paras.ledgp2==0XFF)
"3286
[e $ ! == -> . . _parau 0 10 `i -> 255 `i 2165  ]
[; ;newmain.c: 3287: {
"3287
{
[; ;newmain.c: 3288: led_group2.all=0x00;
"3288
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3289: led_group2.bitsize.I1_MAIN=1;
"3289
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
"3290
}
[; ;newmain.c: 3290: }
[e $U 2166  ]
"3291
[e :U 2165 ]
[; ;newmain.c: 3291: else
[; ;newmain.c: 3292: led_group2.all=parau.paras.ledgp2;
"3292
[e = . _led_group2 0 . . _parau 0 10 ]
[e :U 2166 ]
[; ;newmain.c: 3294: if(parau.paras.ledgp3==0XFF)
"3294
[e $ ! == -> . . _parau 0 11 `i -> 255 `i 2167  ]
[; ;newmain.c: 3295: {
"3295
{
[; ;newmain.c: 3296: led_group3.all=0x00;
"3296
[e = . _led_group3 0 -> -> 0 `i `uc ]
"3297
}
[; ;newmain.c: 3297: }
[e $U 2168  ]
"3298
[e :U 2167 ]
[; ;newmain.c: 3298: else
[; ;newmain.c: 3299: led_group3.all=parau.paras.ledgp3;
"3299
[e = . _led_group3 0 . . _parau 0 11 ]
[e :U 2168 ]
[; ;newmain.c: 3301: if(parau.paras.ledgp4==0XFF)
"3301
[e $ ! == -> . . _parau 0 12 `i -> 255 `i 2169  ]
[; ;newmain.c: 3302: {
"3302
{
[; ;newmain.c: 3303: led_group4.all=0x00;
"3303
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3304: led_group4.bitsize.TIGHF=1;
"3304
[e = . . _led_group4 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 3305: led_group4.bitsize.NORMAL=1;
"3305
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
"3306
}
[; ;newmain.c: 3306: }
[e $U 2170  ]
"3307
[e :U 2169 ]
[; ;newmain.c: 3307: else
[; ;newmain.c: 3308: led_group4.all=parau.paras.ledgp4;
"3308
[e = . _led_group4 0 . . _parau 0 12 ]
[e :U 2170 ]
[; ;newmain.c: 3310: if(led_group4.bitsize.PULSE==1)
"3310
[e $ ! == -> . . _led_group4 1 3 `i -> 1 `i 2171  ]
[; ;newmain.c: 3311: {
"3311
{
[; ;newmain.c: 3312: led_group2.all=0;
"3312
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3313: led_group3.all=0;
"3313
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3314: led_group2.bitsize.I1_MAIN=1;
"3314
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 3315: led_group2.bitsize.PEAK_CUR=1;
"3315
[e = . . _led_group2 1 6 -> -> 1 `i `uc ]
"3316
}
[; ;newmain.c: 3316: }
[e $U 2172  ]
"3317
[e :U 2171 ]
[; ;newmain.c: 3317: else
[; ;newmain.c: 3318: {
"3318
{
[; ;newmain.c: 3319: led_group2.all=0;
"3319
[e = . _led_group2 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3320: led_group3.all=0;
"3320
[e = . _led_group3 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3321: led_group2.bitsize.I1_MAIN=1;
"3321
[e = . . _led_group2 1 3 -> -> 1 `i `uc ]
"3322
}
[e :U 2172 ]
[; ;newmain.c: 3322: }
[; ;newmain.c: 3324: if(parau.paras.pwmslope==0XFFFF ||parau.paras.pwmslope>700 || parau.paras.pwmslope<500)
"3324
[e $ ! || || == . . _parau 0 13 -> 65535 `ui > . . _parau 0 13 -> -> 700 `i `ui < . . _parau 0 13 -> -> 500 `i `ui 2173  ]
[; ;newmain.c: 3325: {
"3325
{
[; ;newmain.c: 3326: parau.paras.pwmslope=600;
"3326
[e = . . _parau 0 13 -> -> 600 `i `ui ]
"3327
}
[e :U 2173 ]
[; ;newmain.c: 3327: }
[; ;newmain.c: 3328: {
"3328
{
[; ;newmain.c: 3329: lowbyte=Read(0X64);
"3329
[e = _lowbyte ( _Read (1 -> -> 100 `i `uc ]
[; ;newmain.c: 3330: hibyte=Read(0x65);
"3330
[e = _hibyte ( _Read (1 -> -> 101 `i `uc ]
[; ;newmain.c: 3331: tempvar=hibyte<<8;
"3331
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3332: tempvar=(tempvar | lowbyte);
"3332
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3333: fminoffset =tempvar;
"3333
[e = _fminoffset _tempvar ]
[; ;newmain.c: 3335: lowbyte=Read(0X66);
"3335
[e = _lowbyte ( _Read (1 -> -> 102 `i `uc ]
[; ;newmain.c: 3336: hibyte=Read(0x67);
"3336
[e = _hibyte ( _Read (1 -> -> 103 `i `uc ]
[; ;newmain.c: 3337: tempvar=hibyte<<8;
"3337
[e = _tempvar -> << -> _hibyte `i -> 8 `i `ui ]
[; ;newmain.c: 3338: tempvar=(tempvar | lowbyte);
"3338
[e = _tempvar | _tempvar -> _lowbyte `ui ]
[; ;newmain.c: 3339: fmaxoffset =tempvar;
"3339
[e = _fmaxoffset _tempvar ]
[; ;newmain.c: 3340: fmaxoffset1=(unsigned int)fmaxoffset/10.0;
"3340
[e = _fmaxoffset1 -> / -> _fmaxoffset `d .10.0 `ui ]
"3341
}
[; ;newmain.c: 3341: }
[; ;newmain.c: 3342: if(fminoffset==0XFFFF)
"3342
[e $ ! == _fminoffset -> 65535 `ui 2174  ]
[; ;newmain.c: 3343: {
"3343
{
[; ;newmain.c: 3344: fminoffset=0;
"3344
[e = _fminoffset -> -> 0 `i `ui ]
"3345
}
[e :U 2174 ]
[; ;newmain.c: 3345: }
[; ;newmain.c: 3346: if(fmaxoffset==0xFFFF)
"3346
[e $ ! == _fmaxoffset -> 65535 `ui 2175  ]
[; ;newmain.c: 3347: {
"3347
{
[; ;newmain.c: 3348: fmaxoffset=700.0;
"3348
[e = _fmaxoffset -> .700.0 `ui ]
"3349
}
[e :U 2175 ]
[; ;newmain.c: 3349: }
[; ;newmain.c: 3351: if((led_group4.bitsize.MMA==1)&&(led_group4.bitsize.TIGHF==1)&&(led_group4.bitsize.LIFTARC==1))
"3351
[e $ ! && && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i 2176  ]
[; ;newmain.c: 3352: {
"3352
{
[; ;newmain.c: 3353: led_group4.all=0;
"3353
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3354: led_group4.bitsize.TIGHF=1;
"3354
[e = . . _led_group4 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 3355: led_group4.bitsize.NORMAL=1;
"3355
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
"3356
}
[; ;newmain.c: 3356: }
[e $U 2177  ]
"3357
[e :U 2176 ]
[; ;newmain.c: 3357: else if(((led_group4.bitsize.MMA==1)&&(led_group4.bitsize.TIGHF==1)) ||((led_group4.bitsize.MMA==1)&&(led_group4.bitsize.LIFTARC==1))||
[; ;newmain.c: 3358: ((led_group4.bitsize.TIGHF==1)&&(led_group4.bitsize.LIFTARC==1)))
"3358
[e $ ! || || && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 1 `i -> 1 `i && == -> . . _led_group4 1 0 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i && == -> . . _led_group4 1 1 `i -> 1 `i == -> . . _led_group4 1 2 `i -> 1 `i 2178  ]
[; ;newmain.c: 3359: {
"3359
{
[; ;newmain.c: 3360: led_group4.all=0;
"3360
[e = . _led_group4 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3361: led_group4.bitsize.TIGHF=1;
"3361
[e = . . _led_group4 1 1 -> -> 1 `i `uc ]
[; ;newmain.c: 3362: led_group4.bitsize.NORMAL=1;
"3362
[e = . . _led_group4 1 4 -> -> 1 `i `uc ]
"3363
}
[e :U 2178 ]
"3365
[e :U 2177 ]
[; ;newmain.c: 3363: }
[; ;newmain.c: 3365: lowbyte=Read(0x74);
[e = _lowbyte ( _Read (1 -> -> 116 `i `uc ]
[; ;newmain.c: 3366: modelcount=lowbyte;
"3366
[e = _modelcount _lowbyte ]
[; ;newmain.c: 3368: }
"3368
[e :UE 2149 ]
}
"3370
[v _write `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;newmain.c: 3369: void write(unsigned char addr,unsigned char data)
[; ;newmain.c: 3370: {
[e :U _write ]
[v _addr `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;newmain.c: 3371: EEADR = addr;
"3371
[e = _EEADR _addr ]
[; ;newmain.c: 3372: EEDATA = data;
"3372
[e = _EEDATA _data ]
[; ;newmain.c: 3373: INTCONbits.GIE = 0;
"3373
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;newmain.c: 3374: EECON1bits.EEPGD = 0;
"3374
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;newmain.c: 3375: EECON1bits.CFGS = 0;
"3375
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;newmain.c: 3376: EECON1bits.WREN = 1;
"3376
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;newmain.c: 3377: EECON2 = 0x55;
"3377
[e = _EECON2 -> -> 85 `i `uc ]
[; ;newmain.c: 3378: EECON2 = 0xAA;
"3378
[e = _EECON2 -> -> 170 `i `uc ]
[; ;newmain.c: 3379: EECON1bits.WR = 1;
"3379
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;newmain.c: 3380: while(EECON1bits.WR==1);
"3380
[e $U 2180  ]
[e :U 2181 ]
[e :U 2180 ]
[e $ == -> . . _EECON1bits 0 1 `i -> 1 `i 2181  ]
[e :U 2182 ]
[; ;newmain.c: 3381: INTCONbits.GIE = 1;
"3381
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;newmain.c: 3382: EECON1bits.WREN = 0;
"3382
[e = . . _EECON1bits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 3384: }
"3384
[e :UE 2179 ]
}
"3387
[v _Read `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;newmain.c: 3386: unsigned char Read(unsigned char addr)
[; ;newmain.c: 3387: {
[e :U _Read ]
[v _addr `uc ~T0 @X0 1 r1 ]
[f ]
[; ;newmain.c: 3388: EEADR = addr;
"3388
[e = _EEADR _addr ]
[; ;newmain.c: 3389: EECON1bits.CFGS = 0;
"3389
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;newmain.c: 3390: EECON1bits.EEPGD = 0;
"3390
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;newmain.c: 3391: EECON1bits.RD = 1;
"3391
[e = . . _EECON1bits 0 0 -> -> 1 `i `uc ]
[; ;newmain.c: 3392: asm(" nop");
"3392
[; <"  nop ;# ">
[; ;newmain.c: 3393: asm(" nop");
"3393
[; <"  nop ;# ">
[; ;newmain.c: 3394: return (EEDATA);
"3394
[e ) _EEDATA ]
[e $UE 2183  ]
[; ;newmain.c: 3396: }
"3396
[e :UE 2183 ]
}
"3399
[v _test_gas_hf `(uc ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3398: char test_gas_hf()
[; ;newmain.c: 3399: {
[e :U _test_gas_hf ]
[f ]
"3400
[v _gas `uc ~T0 @X0 1 a ]
[; ;newmain.c: 3400: char gas=0,hf=0,count_test=0;
[e = _gas -> -> 0 `i `uc ]
[v _hf `uc ~T0 @X0 1 a ]
[e = _hf -> -> 0 `i `uc ]
[v _count_test `uc ~T0 @X0 1 a ]
[e = _count_test -> -> 0 `i `uc ]
[; ;newmain.c: 3402: PORTAbits.RA3=0;
"3402
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 3403: PORTAbits.RA2=0;
"3403
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 3405: while(1)
"3405
[e :U 2186 ]
[; ;newmain.c: 3406: {
"3406
{
[; ;newmain.c: 3408: count_test=Update_Data(count_test,0,1,enc_result);
"3408
[e = _count_test -> ( _Update_Data (4 , , , -> _count_test `ui -> -> 0 `i `ui -> -> 1 `i `ui _enc_result `uc ]
[; ;newmain.c: 3410: if(count_test==1)
"3410
[e $ ! == -> _count_test `i -> 1 `i 2188  ]
[; ;newmain.c: 3411: {
"3411
{
[; ;newmain.c: 3412: if(MENU_SW==1)
"3412
[e $ ! == -> _MENU_SW `i -> 1 `i 2189  ]
[; ;newmain.c: 3413: {
"3413
{
[; ;newmain.c: 3414: PORTAbits.RA2=1;
"3414
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[; ;newmain.c: 3415: PORTAbits.RA3=0;
"3415
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
"3416
}
[; ;newmain.c: 3416: }
[e $U 2190  ]
"3417
[e :U 2189 ]
[; ;newmain.c: 3417: else
[; ;newmain.c: 3418: {
"3418
{
[; ;newmain.c: 3419: PORTAbits.RA2=0;
"3419
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 3420: PORTAbits.RA3=0;
"3420
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
"3421
}
[e :U 2190 ]
[; ;newmain.c: 3421: }
[; ;newmain.c: 3425: dispcurrentf=0;
"3425
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;newmain.c: 3426: cseg_data[7] ='H'- 0x30;
"3426
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 72 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3427: cseg_data[0] ='F'- 0x30;
"3427
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 70 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3428: cseg_data[1] ='R'- 0x30;
"3428
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3429: cseg_data[2] ='L'- 0x30;
"3429
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 76 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3430: Disp_mesgf=1;
"3430
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 3431: Disp_mesg_cntr=0;
"3431
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 3432: dp_on_flag=0;
"3432
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 3433: hf=1;
"3433
[e = _hf -> -> 1 `i `uc ]
[; ;newmain.c: 3434: gas=0;
"3434
[e = _gas -> -> 0 `i `uc ]
"3435
}
[; ;newmain.c: 3435: }
[e $U 2191  ]
"3436
[e :U 2188 ]
[; ;newmain.c: 3436: else if(count_test==0)
[e $ ! == -> _count_test `i -> 0 `i 2192  ]
[; ;newmain.c: 3437: {
"3437
{
[; ;newmain.c: 3438: dispcurrentf=0;
"3438
[e = _dispcurrentf -> -> 0 `i `uc ]
[; ;newmain.c: 3439: cseg_data[7] ='G'- 0x30;
"3439
[e = *U + &U _cseg_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 71 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3440: cseg_data[0] ='A'- 0x30;
"3440
[e = *U + &U _cseg_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 65 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3441: cseg_data[1] ='S'- 0x30;
"3441
[e = *U + &U _cseg_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 83 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3442: cseg_data[2] ='R'- 0x30;
"3442
[e = *U + &U _cseg_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _cseg_data `ui `ux -> - -> 82 `ui -> -> 48 `i `ui `uc ]
[; ;newmain.c: 3444: if(MENU_SW==1)
"3444
[e $ ! == -> _MENU_SW `i -> 1 `i 2193  ]
[; ;newmain.c: 3445: {
"3445
{
[; ;newmain.c: 3446: PORTAbits.RA3=1;
"3446
[e = . . _PORTAbits 0 3 -> -> 1 `i `uc ]
[; ;newmain.c: 3447: PORTAbits.RA2=0;
"3447
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
"3448
}
[; ;newmain.c: 3448: }
[e $U 2194  ]
"3449
[e :U 2193 ]
[; ;newmain.c: 3449: else
[; ;newmain.c: 3450: {
"3450
{
[; ;newmain.c: 3451: PORTAbits.RA3=0;
"3451
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 3452: PORTAbits.RA2=0;
"3452
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
"3453
}
[e :U 2194 ]
[; ;newmain.c: 3453: }
[; ;newmain.c: 3455: Disp_mesgf=1;
"3455
[e = _Disp_mesgf -> -> 1 `i `uc ]
[; ;newmain.c: 3456: Disp_mesg_cntr=0;
"3456
[e = _Disp_mesg_cntr -> -> 0 `i `ui ]
[; ;newmain.c: 3457: dp_on_flag=0;
"3457
[e = _dp_on_flag -> -> 0 `i `uc ]
[; ;newmain.c: 3458: hf=0;
"3458
[e = _hf -> -> 0 `i `uc ]
[; ;newmain.c: 3459: gas=1;
"3459
[e = _gas -> -> 1 `i `uc ]
"3460
}
[e :U 2192 ]
"3465
[e :U 2191 ]
[; ;newmain.c: 3460: }
[; ;newmain.c: 3465: if(PROG_SW==1)
[e $ ! == -> _PROG_SW `i -> 1 `i 2195  ]
[; ;newmain.c: 3466: {
"3466
{
[; ;newmain.c: 3467: return 0;
"3467
[e ) -> -> 0 `i `uc ]
[e $UE 2184  ]
[; ;newmain.c: 3468: test_time=0;
"3468
[e = _test_time -> -> 0 `i `ui ]
"3469
}
[e :U 2195 ]
"3471
}
[e :U 2185 ]
"3405
[e $U 2186  ]
[e :U 2187 ]
[; ;newmain.c: 3469: }
[; ;newmain.c: 3471: }
[; ;newmain.c: 3475: }
"3475
[e :UE 2184 ]
}
"3478
[v _clear_all `(v ~T0 @X0 1 ef ]
{
[; ;newmain.c: 3477: void clear_all()
[; ;newmain.c: 3478: {
[e :U _clear_all ]
[f ]
[; ;newmain.c: 3479: LATDbits.LATD0=0;
"3479
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
[; ;newmain.c: 3480: LATDbits.LATD1=0;
"3480
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
[; ;newmain.c: 3481: LATDbits.LATD2=0;
"3481
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 3482: LATDbits.LATD3=0;
"3482
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 3483: LATDbits.LATD4=0;
"3483
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
[; ;newmain.c: 3484: LATDbits.LATD5=0;
"3484
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
[; ;newmain.c: 3485: LATBbits.LATB2=0;
"3485
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;newmain.c: 3486: LATBbits.LATB3=0;
"3486
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 3490: }
"3490
[e :UE 2196 ]
}
