<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4026" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4026{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4026{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4026{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4026{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_4026{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.35px;}
#t6_4026{left:149px;bottom:1053px;letter-spacing:0.19px;}
#t7_4026{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t8_4026{left:69px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_4026{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_4026{left:69px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4026{left:69px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_4026{left:572px;bottom:960px;}
#td_4026{left:69px;bottom:895px;letter-spacing:0.13px;}
#te_4026{left:151px;bottom:895px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_4026{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_4026{left:69px;bottom:844px;}
#th_4026{left:95px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_4026{left:95px;bottom:823px;}
#tj_4026{left:121px;bottom:823px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#tk_4026{left:121px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_4026{left:95px;bottom:782px;}
#tm_4026{left:121px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tn_4026{left:121px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_4026{left:95px;bottom:741px;}
#tp_4026{left:121px;bottom:741px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tq_4026{left:121px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tr_4026{left:121px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_4026{left:95px;bottom:683px;}
#tt_4026{left:121px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tu_4026{left:121px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_4026{left:121px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_4026{left:121px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_4026{left:121px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_4026{left:121px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_4026{left:95px;bottom:559px;}
#t10_4026{left:121px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t11_4026{left:121px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_4026{left:378px;bottom:549px;}
#t13_4026{left:69px;bottom:516px;}
#t14_4026{left:95px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_4026{left:234px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t16_4026{left:95px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_4026{left:95px;bottom:486px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#t18_4026{left:95px;bottom:469px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t19_4026{left:95px;bottom:452px;letter-spacing:-0.17px;word-spacing:-1.28px;}
#t1a_4026{left:543px;bottom:452px;letter-spacing:-0.18px;word-spacing:-1.29px;}
#t1b_4026{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_4026{left:95px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_4026{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1e_4026{left:750px;bottom:402px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#t1f_4026{left:95px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_4026{left:95px;bottom:360px;}
#t1h_4026{left:121px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_4026{left:121px;bottom:344px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1j_4026{left:69px;bottom:154px;letter-spacing:-0.16px;}
#t1k_4026{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1l_4026{left:91px;bottom:137px;letter-spacing:-0.11px;}
#t1m_4026{left:69px;bottom:116px;letter-spacing:-0.14px;}
#t1n_4026{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t1o_4026{left:281px;bottom:307px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1p_4026{left:367px;bottom:307px;letter-spacing:0.12px;}
#t1q_4026{left:78px;bottom:275px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1r_4026{left:223px;bottom:275px;letter-spacing:-0.12px;}
#t1s_4026{left:78px;bottom:246px;letter-spacing:-0.1px;}
#t1t_4026{left:223px;bottom:246px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#t1u_4026{left:223px;bottom:229px;letter-spacing:-0.11px;}
#t1v_4026{left:78px;bottom:200px;letter-spacing:-0.13px;}
#t1w_4026{left:223px;bottom:200px;letter-spacing:-0.11px;}

.s1_4026{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4026{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4026{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4026{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4026{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4026{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4026{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4026{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_4026{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4026{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_4026{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4026" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4026Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4026" style="-webkit-user-select: none;"><object width="935" height="1210" data="4026/4026.svg" type="image/svg+xml" id="pdf4026" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4026" class="t s1_4026">28-4 </span><span id="t2_4026" class="t s1_4026">Vol. 3C </span>
<span id="t3_4026" class="t s2_4026">VM EXITS </span>
<span id="t4_4026" class="t s3_4026">28.2 </span><span id="t5_4026" class="t s3_4026">RECORDING VM-EXIT INFORMATION AND UPDATING VM-ENTRY CONTROL </span>
<span id="t6_4026" class="t s3_4026">FIELDS </span>
<span id="t7_4026" class="t s4_4026">VM exits begin by recording information about the nature of and reason for the VM exit in the VM-exit information </span>
<span id="t8_4026" class="t s4_4026">fields. Section 28.2.1 to Section 28.2.5 detail the use of these fields. </span>
<span id="t9_4026" class="t s4_4026">In addition to updating the VM-exit information fields, the valid bit (bit 31) is cleared in the VM-entry interruption- </span>
<span id="ta_4026" class="t s4_4026">information field. If bit 5 of the IA32_VMX_MISC MSR (index 485H) is read as 1 (see Appendix A.6), the value of </span>
<span id="tb_4026" class="t s4_4026">IA32_EFER.LMA is stored into the “IA-32e mode guest” VM-entry control. </span>
<span id="tc_4026" class="t s5_4026">1 </span>
<span id="td_4026" class="t s6_4026">28.2.1 </span><span id="te_4026" class="t s6_4026">Basic VM-Exit Information </span>
<span id="tf_4026" class="t s4_4026">Section 25.9.1 defines the basic VM-exit information fields. The following items detail their use. </span>
<span id="tg_4026" class="t s7_4026">• </span><span id="th_4026" class="t s8_4026">Exit reason. </span>
<span id="ti_4026" class="t s4_4026">— </span><span id="tj_4026" class="t s4_4026">Bits 15:0 of this field contain the basic exit reason. It is loaded with a number indicating the general cause </span>
<span id="tk_4026" class="t s4_4026">of the VM exit. Appendix C lists the numbers used and their meaning. </span>
<span id="tl_4026" class="t s4_4026">— </span><span id="tm_4026" class="t s4_4026">Bit 25 is set if the “prematurely busy shadow stack” VM-exit control is 1 and the VM exit caused a shadow </span>
<span id="tn_4026" class="t s4_4026">stack become prematurely busy (see Section 26.4.3). Otherwise, the bit is cleared. </span>
<span id="to_4026" class="t s4_4026">— </span><span id="tp_4026" class="t s4_4026">Bit 26 of this field is set to 1 if the VM exit occurred after assertion of a bus lock while the “VMM bus-lock </span>
<span id="tq_4026" class="t s4_4026">detection” VM-execution control was 1. Such VM exits include those that occur due to the 1-setting of that </span>
<span id="tr_4026" class="t s4_4026">control as well as others that might occur during execution of an instruction that asserted a bus lock. </span>
<span id="ts_4026" class="t s4_4026">— </span><span id="tt_4026" class="t s4_4026">Bit 27 of this field is set to 1 if the VM exit occurred while the logical processor was in enclave mode. </span>
<span id="tu_4026" class="t s4_4026">Such VM exits include those caused by interrupts, non-maskable interrupts, system-management </span>
<span id="tv_4026" class="t s4_4026">interrupts, INIT signals, and exceptions occurring in enclave mode as well as exceptions encountered </span>
<span id="tw_4026" class="t s4_4026">during the delivery of such events incident to enclave mode. </span>
<span id="tx_4026" class="t s4_4026">A VM exit also sets this bit if it is incident to delivery of an event injected by VM entry and the guest inter- </span>
<span id="ty_4026" class="t s4_4026">ruptibility-state field indicates an enclave interruption (bit 4 of the field is 1). </span>
<span id="tz_4026" class="t s4_4026">— </span><span id="t10_4026" class="t s4_4026">The remainder of the field (bits 31:28 and bits 24:16) is cleared to 0 (certain SMM VM exits may set some </span>
<span id="t11_4026" class="t s4_4026">of these bits; see Section 32.15.2.3). </span>
<span id="t12_4026" class="t s5_4026">2 </span>
<span id="t13_4026" class="t s7_4026">• </span><span id="t14_4026" class="t s8_4026">Exit qualification. </span><span id="t15_4026" class="t s4_4026">This field is saved for VM exits due to the following causes: debug exceptions; page-fault </span>
<span id="t16_4026" class="t s4_4026">exceptions; start-up IPIs (SIPIs); system-management interrupts (SMIs) that arrive immediately after the </span>
<span id="t17_4026" class="t s4_4026">execution of I/O instructions; task switches; INVEPT; INVLPG; INVPCID; INVVPID; LGDT; LIDT; LLDT; LTR; </span>
<span id="t18_4026" class="t s4_4026">SGDT; SIDT; SLDT; STR; VMCLEAR; VMPTRLD; VMPTRST; VMREAD; VMWRITE; VMXON; WBINVD; </span>
<span id="t19_4026" class="t s4_4026">WBNOINVD; XRSTORS; XSAVES; control-register accesses; MOV </span><span id="t1a_4026" class="t s4_4026">DR; I/O instructions; MWAIT; accesses to the </span>
<span id="t1b_4026" class="t s4_4026">APIC-access page (see Section 30.4); EPT violations (see Section 29.3.3.2); EOI virtualization (see Section </span>
<span id="t1c_4026" class="t s4_4026">30.1.4); APIC-write emulation (see Section 30.4.3.3); page-modification log full (see Section 29.3.6); SPP- </span>
<span id="t1d_4026" class="t s4_4026">related events (see Section 29.3.4); and instruction timeout (see Section 26.2). For all other VM </span><span id="t1e_4026" class="t s4_4026">exits, this field </span>
<span id="t1f_4026" class="t s4_4026">is cleared. The following items provide details: </span>
<span id="t1g_4026" class="t s4_4026">— </span><span id="t1h_4026" class="t s4_4026">For a debug exception, the exit qualification contains information about the debug exception. The </span>
<span id="t1i_4026" class="t s4_4026">information has the format given in Table 28-1. </span>
<span id="t1j_4026" class="t s9_4026">1. </span><span id="t1k_4026" class="t s9_4026">Bit 5 of the IA32_VMX_MISC MSR is read as 1 on any logical processor that supports the 1-setting of the “unrestricted guest” VM- </span>
<span id="t1l_4026" class="t s9_4026">execution control. </span>
<span id="t1m_4026" class="t s9_4026">2. </span><span id="t1n_4026" class="t s9_4026">Bit 31 of this field is set on certain VM-entry failures; see Section 27.8. </span>
<span id="t1o_4026" class="t sa_4026">Table 28-1. </span><span id="t1p_4026" class="t sa_4026">Exit Qualification for Debug Exceptions </span>
<span id="t1q_4026" class="t sb_4026">Bit Position(s) </span><span id="t1r_4026" class="t sb_4026">Contents </span>
<span id="t1s_4026" class="t s9_4026">3:0 </span><span id="t1t_4026" class="t s9_4026">B3 – B0. When set, each of these bits indicates that the corresponding breakpoint condition was met. Any of </span>
<span id="t1u_4026" class="t s9_4026">these bits may be set even if its corresponding enabling bit in DR7 is not set. </span>
<span id="t1v_4026" class="t s9_4026">10:4 </span><span id="t1w_4026" class="t s9_4026">Not currently defined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
