// Seed: 3062021521
module module_0 ();
  uwire id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_14;
  module_0();
  always @(id_6) begin
    if (1) begin
      $display(1 == 1);
    end else begin
      cover ("");
    end
  end
  always_comb @(posedge 1 | id_13 or posedge 1) id_9[1 : 1] = 1;
  assign id_14 = 1 * id_6;
  wire id_15;
endmodule
