{
  "Top": "kernel_4",
  "RtlTop": "kernel_4",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_4",
    "Version": "1.0",
    "DisplayName": "Kernel_4",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AttentionMatmulArbit.vhd",
      "impl\/vhdl\/AttentionMatmulCompu.vhd",
      "impl\/vhdl\/AttentionMatmulCompu_1.vhd",
      "impl\/vhdl\/AttentionMatmulCompu_2.vhd",
      "impl\/vhdl\/AttentionMatmulCompu_3.vhd",
      "impl\/vhdl\/AttentionMatmulQuant.vhd",
      "impl\/vhdl\/AttentionMatmulReadA.vhd",
      "impl\/vhdl\/AttentionMatmulReadB.vhd",
      "impl\/vhdl\/AttentionMatmulReadB_buffer_0_0_0_V.vhd",
      "impl\/vhdl\/AttentionMatmulSoftm.vhd",
      "impl\/vhdl\/AttentionMatmulWrite.vhd",
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w1_d128_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d128_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d128_A.vhd",
      "impl\/vhdl\/fifo_w16_d129_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d129_A.vhd",
      "impl\/vhdl\/fifo_w64_d2_A.vhd",
      "impl\/vhdl\/fifo_w96_d2_A.vhd",
      "impl\/vhdl\/fifo_w512_d2_A.vhd",
      "impl\/vhdl\/fifo_w512_d128_A.vhd",
      "impl\/vhdl\/kernel_4_am_addmul_17ns_16ns_13ns_30_1_1.vhd",
      "impl\/vhdl\/kernel_4_am_addmul_24s_24s_8s_32_1_1.vhd",
      "impl\/vhdl\/kernel_4_mul_32ns_64s_95_2_1.vhd",
      "impl\/vhdl\/kernel_4_mul_mul_12ns_16ns_28_1_1.vhd",
      "impl\/vhdl\/kernel_4_mul_mul_13ns_16ns_29_1_1.vhd",
      "impl\/vhdl\/kernel_4_mul_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/kernel_4_sdiv_26ns_32ns_32_30_1.vhd",
      "impl\/vhdl\/softmax_divide_preci.vhd",
      "impl\/vhdl\/softmax_process_1178.vhd",
      "impl\/vhdl\/softmax_QuantAct_1_c.vhd",
      "impl\/vhdl\/softmax_read_data.vhd",
      "impl\/vhdl\/softmax_subtract_max.vhd",
      "impl\/vhdl\/softmax_write_out.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulCompu_1_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulCompu_2_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulCompu_3_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulCompu_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulQuant_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulReadA_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulReadB_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulSoftm_U0.vhd",
      "impl\/vhdl\/start_for_AttentionMatmulWrite_U0.vhd",
      "impl\/vhdl\/start_for_softmax_divide_preci_U0.vhd",
      "impl\/vhdl\/start_for_softmax_process_1178_U0.vhd",
      "impl\/vhdl\/start_for_softmax_QuantAct_1_c_U0.vhd",
      "impl\/vhdl\/start_for_softmax_read_data_U0.vhd",
      "impl\/vhdl\/start_for_softmax_subtract_max_U0.vhd",
      "impl\/vhdl\/start_for_softmax_write_out_U0.vhd",
      "impl\/vhdl\/kernel_4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AttentionMatmulArbit.v",
      "impl\/verilog\/AttentionMatmulCompu.v",
      "impl\/verilog\/AttentionMatmulCompu_1.v",
      "impl\/verilog\/AttentionMatmulCompu_2.v",
      "impl\/verilog\/AttentionMatmulCompu_3.v",
      "impl\/verilog\/AttentionMatmulQuant.v",
      "impl\/verilog\/AttentionMatmulReadA.v",
      "impl\/verilog\/AttentionMatmulReadB.v",
      "impl\/verilog\/AttentionMatmulReadB_buffer_0_0_0_V.v",
      "impl\/verilog\/AttentionMatmulSoftm.v",
      "impl\/verilog\/AttentionMatmulWrite.v",
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w1_d128_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d128_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w16_d128_A.v",
      "impl\/verilog\/fifo_w16_d129_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d129_A.v",
      "impl\/verilog\/fifo_w64_d2_A.v",
      "impl\/verilog\/fifo_w96_d2_A.v",
      "impl\/verilog\/fifo_w512_d2_A.v",
      "impl\/verilog\/fifo_w512_d128_A.v",
      "impl\/verilog\/kernel_4_am_addmul_17ns_16ns_13ns_30_1_1.v",
      "impl\/verilog\/kernel_4_am_addmul_24s_24s_8s_32_1_1.v",
      "impl\/verilog\/kernel_4_mul_32ns_64s_95_2_1.v",
      "impl\/verilog\/kernel_4_mul_mul_12ns_16ns_28_1_1.v",
      "impl\/verilog\/kernel_4_mul_mul_13ns_16ns_29_1_1.v",
      "impl\/verilog\/kernel_4_mul_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/kernel_4_sdiv_26ns_32ns_32_30_1.v",
      "impl\/verilog\/softmax_divide_preci.v",
      "impl\/verilog\/softmax_process_1178.v",
      "impl\/verilog\/softmax_QuantAct_1_c.v",
      "impl\/verilog\/softmax_read_data.v",
      "impl\/verilog\/softmax_subtract_max.v",
      "impl\/verilog\/softmax_write_out.v",
      "impl\/verilog\/start_for_AttentionMatmulCompu_1_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulCompu_2_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulCompu_3_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulCompu_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulQuant_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulReadA_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulReadB_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulSoftm_U0.v",
      "impl\/verilog\/start_for_AttentionMatmulWrite_U0.v",
      "impl\/verilog\/start_for_softmax_divide_preci_U0.v",
      "impl\/verilog\/start_for_softmax_process_1178_U0.v",
      "impl\/verilog\/start_for_softmax_QuantAct_1_c_U0.v",
      "impl\/verilog\/start_for_softmax_read_data_U0.v",
      "impl\/verilog\/start_for_softmax_subtract_max_U0.v",
      "impl\/verilog\/start_for_softmax_write_out_U0.v",
      "impl\/verilog\/kernel_4.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/andy\/Desktop\/feb7_kern4\/kern_4_pe8\/kern_4\/solution1\/.autopilot\/db\/kernel_4.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    }
  },
  "RtlPorts": {
    "in_r_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_4",
      "Instances": [
        {
          "ModuleName": "AttentionMatmulReadB",
          "InstanceName": "AttentionMatmulReadB_U0"
        },
        {
          "ModuleName": "AttentionMatmulSoftm",
          "InstanceName": "AttentionMatmulSoftm_U0"
        },
        {
          "ModuleName": "AttentionMatmulCompu_3",
          "InstanceName": "AttentionMatmulCompu_3_U0"
        },
        {
          "ModuleName": "AttentionMatmulCompu_2",
          "InstanceName": "AttentionMatmulCompu_2_U0"
        },
        {
          "ModuleName": "AttentionMatmulCompu_1",
          "InstanceName": "AttentionMatmulCompu_1_U0"
        },
        {
          "ModuleName": "AttentionMatmulCompu",
          "InstanceName": "AttentionMatmulCompu_U0"
        },
        {
          "ModuleName": "softmax_divide_preci",
          "InstanceName": "softmax_divide_preci_U0"
        },
        {
          "ModuleName": "softmax_write_out",
          "InstanceName": "softmax_write_out_U0"
        },
        {
          "ModuleName": "softmax_read_data",
          "InstanceName": "softmax_read_data_U0"
        },
        {
          "ModuleName": "softmax_QuantAct_1_c",
          "InstanceName": "softmax_QuantAct_1_c_U0"
        },
        {
          "ModuleName": "AttentionMatmulWrite",
          "InstanceName": "AttentionMatmulWrite_U0"
        },
        {
          "ModuleName": "softmax_process_1178",
          "InstanceName": "softmax_process_1178_U0"
        },
        {
          "ModuleName": "AttentionMatmulQuant",
          "InstanceName": "AttentionMatmulQuant_U0"
        },
        {
          "ModuleName": "AttentionMatmulArbit",
          "InstanceName": "AttentionMatmulArbit_U0"
        },
        {
          "ModuleName": "softmax_subtract_max",
          "InstanceName": "softmax_subtract_max_U0"
        },
        {
          "ModuleName": "AttentionMatmulReadA",
          "InstanceName": "AttentionMatmulReadA_U0"
        }
      ]
    },
    "Metrics": {
      "AttentionMatmulArbit": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "",
          "LatencyWorst": "263",
          "PipelineIIMin": "9",
          "PipelineIIMax": "263",
          "PipelineII": "9 ~ 263",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "LatencyMin": "8",
            "LatencyMax": "262",
            "Latency": "8 ~ 262",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "131",
            "PipelineDepth": "4 ~ 131",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "128",
                "Latency": "1 ~ 128",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "1732",
          "LUT": "606",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AttentionMatmulQuant": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "",
          "LatencyWorst": "131",
          "PipelineIIMin": "11",
          "PipelineIIMax": "131",
          "PipelineII": "11 ~ 131",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "8",
            "LatencyMax": "128",
            "Latency": "8 ~ 128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "685",
          "LUT": "493",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AttentionMatmulReadA": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "130",
          "PipelineIIMin": "3",
          "PipelineIIMax": "130",
          "PipelineII": "3 ~ 130",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "128",
            "Latency": "1 ~ 128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "72",
          "LUT": "2537",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AttentionMatmulReadB": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "",
          "LatencyWorst": "2164",
          "PipelineIIMin": "20",
          "PipelineIIMax": "2164",
          "PipelineII": "20 ~ 2164",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "128",
            "Latency": "16 ~ 128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2032",
            "Latency": "0 ~ 2032",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "8897",
          "LUT": "21372",
          "URAM": "0"
        }
      },
      "AttentionMatmulCompu_3": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "",
          "LatencyWorst": "2054",
          "PipelineIIMin": "8",
          "PipelineIIMax": "2054",
          "PipelineII": "8 ~ 2054",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "2052",
            "Latency": "6 ~ 2052",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "65",
          "FF": "3750",
          "LUT": "8055",
          "URAM": "0"
        }
      },
      "AttentionMatmulCompu_2": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "",
          "LatencyWorst": "2054",
          "PipelineIIMin": "8",
          "PipelineIIMax": "2054",
          "PipelineII": "8 ~ 2054",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "2052",
            "Latency": "6 ~ 2052",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "65",
          "FF": "3750",
          "LUT": "8055",
          "URAM": "0"
        }
      },
      "AttentionMatmulCompu_1": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "",
          "LatencyWorst": "2054",
          "PipelineIIMin": "8",
          "PipelineIIMax": "2054",
          "PipelineII": "8 ~ 2054",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "2052",
            "Latency": "6 ~ 2052",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "65",
          "FF": "3750",
          "LUT": "8055",
          "URAM": "0"
        }
      },
      "AttentionMatmulCompu": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "",
          "LatencyWorst": "2054",
          "PipelineIIMin": "8",
          "PipelineIIMax": "2054",
          "PipelineII": "8 ~ 2054",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "2052",
            "Latency": "6 ~ 2052",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "65",
          "FF": "3750",
          "LUT": "8055",
          "URAM": "0"
        }
      },
      "AttentionMatmulWrite": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "",
          "LatencyWorst": "2051",
          "PipelineIIMin": "35",
          "PipelineIIMax": "2051",
          "PipelineII": "35 ~ 2051",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "32",
            "LatencyMax": "2048",
            "Latency": "32 ~ 2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "706",
          "LUT": "1009",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "AttentionMatmulSoftm": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "",
          "LatencyWorst": "1029",
          "PipelineIIMin": "6",
          "PipelineIIMax": "1029",
          "PipelineII": "6 ~ 1029",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "1027",
            "Latency": "4 ~ 1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "5671",
          "LUT": "1498",
          "URAM": "0"
        }
      },
      "softmax_read_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.320"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "16",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "987",
          "LUT": "1584",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "softmax_subtract_max": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "300",
          "LUT": "483",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "softmax_process_1178": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "",
          "LatencyWorst": "65546",
          "PipelineIIMin": "26",
          "PipelineIIMax": "65546",
          "PipelineII": "26 ~ 65546",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.162"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "23",
            "LatencyMax": "65543",
            "Latency": "23 ~ 65543",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "13",
          "FF": "779",
          "LUT": "1064",
          "URAM": "0"
        }
      },
      "softmax_QuantAct_1_c": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "",
          "LatencyWorst": "65543",
          "PipelineIIMin": "23",
          "PipelineIIMax": "65543",
          "PipelineII": "23 ~ 65543",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.682"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "20",
            "LatencyMax": "65540",
            "Latency": "20 ~ 65540",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "11",
          "FF": "953",
          "LUT": "832",
          "URAM": "0"
        }
      },
      "softmax_divide_preci": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "2651",
          "LUT": "2169",
          "URAM": "0"
        }
      },
      "softmax_write_out": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.173"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "1815",
          "LUT": "1767",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "kernel_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Area": {
          "BRAM_18K": "154",
          "DSP48E": "300",
          "FF": "47770",
          "LUT": "88085",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "kernel_4",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-02-07 00:14:53 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
