#!/usr/bin/env python3
"""
Convert ROM sections to proper 68K assembly code.

Takes a ROM file and address range, outputs proper vasm-compatible assembly
that assembles back to identical bytes.

Key features:
- Generates actual instruction mnemonics (not DC.W)
- Creates labels for branch/jump targets
- Preserves data sections as DC.W
- Output assembles to byte-identical ROM

Usage:
    python3 disasm_to_asm.py <rom_file> <start> <end> [--output <file>]
"""

import struct
import sys
import argparse
import subprocess
import tempfile
import json
from pathlib import Path
from collections import defaultdict

sys.path.insert(0, str(Path(__file__).parent))
from m68k_disasm import M68KDisassembler


class MemoryMap:
    """Load and query code/data boundary map for disassembler."""

    def __init__(self, map_file=None):
        self.entry_points = set()
        self.data_regions = []   # [(start, end, name), ...]
        self.code_regions = []   # [(start, end, name), ...]
        self.options = {
            'branch_reachable': True,
            'string_detection': False,
            'prefer_data_over_code': True,
            'end_inclusive': False
        }
        self.reachable_set = set()  # Populated by branch walk

        if map_file:
            self.load(map_file)

    def load(self, map_file):
        """Load memory map from JSON file."""
        with open(map_file, 'r') as f:
            data = json.load(f)

        # Load entry points
        for ep in data.get('entry_points', []):
            addr = int(ep['addr'], 16) if isinstance(ep['addr'], str) else ep['addr']
            self.entry_points.add(addr)

        # Load data regions
        for region in data.get('data_regions', []):
            start = int(region['start'], 16) if isinstance(region['start'], str) else region['start']
            end = int(region['end'], 16) if isinstance(region['end'], str) else region['end']
            name = region.get('name', '')
            self.data_regions.append((start, end, name))

        # Load code regions
        for region in data.get('code_regions', []):
            start = int(region['start'], 16) if isinstance(region['start'], str) else region['start']
            end = int(region['end'], 16) if isinstance(region['end'], str) else region['end']
            name = region.get('name', '')
            self.code_regions.append((start, end, name))

        # Load options
        opts = data.get('options', {})
        self.options.update(opts)

        # Sort regions by start address for efficient lookup
        self.data_regions.sort(key=lambda x: x[0])
        self.code_regions.sort(key=lambda x: x[0])

    def is_data(self, addr):
        """Check if address is in a data region. Data always wins."""
        end_adjust = 1 if self.options['end_inclusive'] else 0
        for start, end, _ in self.data_regions:
            if start <= addr < end + end_adjust:
                return True
        return False

    def is_code(self, addr):
        """Check if address is in an explicit code region."""
        end_adjust = 1 if self.options['end_inclusive'] else 0
        for start, end, _ in self.code_regions:
            if start <= addr < end + end_adjust:
                return True
        return False

    def is_reachable(self, addr):
        """Check if address was reached via branch walk."""
        return addr in self.reachable_set

    def should_disassemble(self, addr):
        """
        Resolution strategy:
        1. If in data region → False (dc.w)
        2. If in code region → True (disassemble)
        3. If branch reachable → True (disassemble)
        4. Default → False (dc.w) - safer to assume data
        """
        if self.is_data(addr):
            return False
        if self.is_code(addr):
            return True
        if self.options['branch_reachable'] and self.is_reachable(addr):
            return True
        # Default to data if prefer_data_over_code is set
        return not self.options['prefer_data_over_code']


class AssemblyGenerator:
    """Generate vasm-compatible 68K assembly from ROM data."""

    # 32X ROM base address for 68K CPU
    ROM_BASE = 0x00880000

    def __init__(self, rom_data, start_offset, end_offset, use_file_offsets=True, memory_map=None):
        self.rom = rom_data
        self.start = start_offset
        self.end = end_offset
        self.use_file_offsets = use_file_offsets
        self.labels = {}  # address -> label name
        self.branch_targets = set()  # addresses that are branch targets
        self.instructions = []  # (address, size, mnemonic, is_data)
        self.disasm = ProperDisassembler(rom_data)
        self.memory_map = memory_map  # Optional code/data boundary map

    def read_word(self, offset):
        """Read 16-bit big-endian word."""
        if offset + 2 > len(self.rom):
            return 0
        return struct.unpack('>H', self.rom[offset:offset+2])[0]

    def read_long(self, offset):
        """Read 32-bit big-endian long."""
        if offset + 4 > len(self.rom):
            return 0
        return struct.unpack('>I', self.rom[offset:offset+4])[0]

    def branch_reachability_pass(self):
        """
        Walk from entry points to find all reachable code addresses.
        Uses a work queue to avoid recursion depth issues.
        Results are stored in memory_map.reachable_set.
        """
        if not self.memory_map:
            return

        worklist = list(self.memory_map.entry_points)
        visited = set()

        while worklist:
            addr = worklist.pop()

            # Skip if already visited or in data region
            if addr in visited:
                continue
            if self.memory_map.is_data(addr):
                continue
            # Skip if outside ROM bounds
            if addr < 0 or addr + 2 > len(self.rom):
                continue

            visited.add(addr)
            self.memory_map.reachable_set.add(addr)

            # Decode instruction to find size and targets
            opcode = self.read_word(addr)

            # Skip A-line/F-line traps (not valid code)
            if (opcode & 0xF000) in (0xA000, 0xF000):
                continue

            # Get instruction size (simplified - use disassembler for accuracy)
            result = self.disasm.disassemble_instruction(addr, {})
            size = result['size']

            # Mark all bytes of this instruction as reachable
            for i in range(0, size, 2):
                self.memory_map.reachable_set.add(addr + i)

            # Check for control flow instructions
            is_unconditional_branch = False
            is_rts = opcode in (0x4E75, 0x4E73, 0x4E77)  # RTS, RTE, RTR

            # Bcc (conditional branches) - 6xxx
            if (opcode & 0xF000) == 0x6000:
                cond = (opcode >> 8) & 0xF
                disp = opcode & 0xFF
                if disp == 0:
                    disp = self.read_word(addr + 2)
                    if disp & 0x8000:
                        disp = disp - 0x10000
                elif disp & 0x80:
                    disp = disp - 256
                target = addr + 2 + disp
                worklist.append(target)
                # BRA (cond=0) is unconditional
                if cond == 0:
                    is_unconditional_branch = True

            # DBcc - 5xC8-5xCF
            elif (opcode & 0xF0F8) == 0x50C8:
                disp = self.read_word(addr + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
                target = addr + 2 + disp
                worklist.append(target)

            # JMP abs.l (4EF9) - unconditional
            elif opcode == 0x4EF9:
                target = self.read_long(addr + 2)
                worklist.append(target)
                is_unconditional_branch = True

            # JMP PC-relative (4EFA) - unconditional
            elif opcode == 0x4EFA:
                disp = self.read_word(addr + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
                target = addr + 2 + disp
                worklist.append(target)
                is_unconditional_branch = True

            # JSR abs.l (4EB9) - call, continues after return
            elif opcode == 0x4EB9:
                target = self.read_long(addr + 2)
                worklist.append(target)

            # JSR PC-relative (4EBA) - call, continues after return
            elif opcode == 0x4EBA:
                disp = self.read_word(addr + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
                target = addr + 2 + disp
                worklist.append(target)

            # JMP (An) or JMP (d16,An) - indirect, can't follow statically
            # Just continue to next instruction as fallback

            # Continue to next instruction unless unconditional branch or return
            if not is_unconditional_branch and not is_rts:
                next_addr = addr + size
                worklist.append(next_addr)

    def first_pass(self):
        """First pass: disassemble and collect branch targets."""
        # Run branch reachability analysis if memory map is present
        if self.memory_map and self.memory_map.options.get('branch_reachable', True):
            self.branch_reachability_pass()

        offset = self.start

        while offset < self.end:
            addr = offset

            # Check memory map for code/data resolution
            if self.memory_map and not self.memory_map.should_disassemble(addr):
                # Emit DC.W for data regions
                opcode = self.read_word(offset)
                self.instructions.append((addr, 2, f'DC.W    ${opcode:04X}', True))
                offset += 2
                continue

            result = self.disasm.disassemble_instruction(offset, {})
            instruction = result['asm']
            size = result['size']

            # Don't include instructions that extend past section boundary
            if offset + size > self.end:
                break

            # Track branch/jump targets
            self._extract_targets(addr, size)

            self.instructions.append((addr, size, instruction, False))
            offset += size

        # Collect all instruction addresses
        instruction_addresses = {addr for addr, _, _, _ in self.instructions}

        # Create labels only for branch targets that match instruction boundaries
        for target in sorted(self.branch_targets):
            if self.start <= target < self.end and target in instruction_addresses:
                self.labels[target] = f"loc_{target:06X}"

    def _extract_targets(self, addr, instr_size):
        """Extract branch/jump targets from instruction."""
        opcode = self.read_word(addr)

        # Bcc (conditional branches) - 6xxx
        if (opcode & 0xF000) == 0x6000:
            disp = opcode & 0xFF
            if disp == 0:
                disp = self.read_word(addr + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
            elif disp & 0x80:
                disp = disp - 256
            target = addr + 2 + disp
            self.branch_targets.add(target)

        # DBcc - 5xC8-5xCF
        if (opcode & 0xF0F8) == 0x50C8:
            disp = self.read_word(addr + 2)
            if disp & 0x8000:
                disp = disp - 0x10000
            target = addr + 2 + disp
            self.branch_targets.add(target)

        # JMP abs.l (4EF9)
        elif opcode == 0x4EF9:
            target = self.read_long(addr + 2)
            self.branch_targets.add(target)

        # JSR abs.l (4EB9)
        elif opcode == 0x4EB9:
            target = self.read_long(addr + 2)
            self.branch_targets.add(target)

        # JSR/JMP PC-relative (4EBA/4EFA)
        elif opcode in (0x4EBA, 0x4EFA):
            disp = self.read_word(addr + 2)
            if disp & 0x8000:
                disp = disp - 0x10000
            target = addr + 2 + disp
            self.branch_targets.add(target)

    def second_pass(self):
        """Second pass: re-disassemble with labels known."""
        # Clear fallbacks from first pass - second pass is authoritative
        self.disasm.fallbacks.clear()
        new_instructions = []
        for addr, size, mnemonic, is_data in self.instructions:
            if is_data:
                # Keep data entries as-is (don't re-disassemble)
                new_instructions.append((addr, size, mnemonic, is_data))
            else:
                result = self.disasm.disassemble_instruction(addr, self.labels)
                new_instructions.append((addr, result['size'], result['asm'], False))
        self.instructions = new_instructions

    def format_instruction(self, addr, size, mnemonic, is_data, use_dcw=False):
        """Format instruction with proper labels."""
        # Check if this address needs a label
        label_line = ""
        if addr in self.labels:
            label_line = f"{self.labels[addr]}:\n"

        # Add address comment
        comment = f"; ${addr:06X}"

        if use_dcw:
            # Generate DC.W format with mnemonic as comment for byte-exact output
            words = []
            for i in range(0, size, 2):
                w = self.read_word(addr + i)
                words.append(f"${w:04X}")
            dcw_str = ",".join(words)
            return f"{label_line}        DC.W    {dcw_str:20s}{comment} {mnemonic}\n"
        else:
            return f"{label_line}        {mnemonic:40s}{comment}\n"

    def generate(self, use_dcw=False):
        """Generate assembly output.

        Args:
            use_dcw: If True, output DC.W format with mnemonic comments
                    (byte-exact but readable). If False, output pure mnemonics
                    (may not assemble due to address range issues).
        """
        self.first_pass()
        self.second_pass()

        lines = []
        lines.append(f"; Generated assembly for ${self.start:06X}-${self.end:06X}\n")
        lines.append(f"; Branch targets: {len(self.branch_targets)}\n")
        lines.append(f"; Labels: {len(self.labels)}\n")
        if use_dcw:
            lines.append(f"; Format: DC.W with decoded mnemonics as comments\n")
        lines.append(f"\n")
        lines.append(f"        org     ${self.start:06X}\n")
        lines.append(f"\n")

        for addr, size, mnemonic, is_data in self.instructions:
            lines.append(self.format_instruction(addr, size, mnemonic, is_data, use_dcw))

        return ''.join(lines)


class ProperDisassembler:
    """Proper 68K disassembler with vasm-compatible output."""

    # Instruction formats for vasm
    VASM_FORMATS = {
        'RTS': 'RTS',
        'RTE': 'RTE',
        'NOP': 'NOP',
        'ILLEGAL': 'ILLEGAL',
        'RESET': 'RESET',
        'STOP': 'STOP    #{imm}',
        'TRAPV': 'TRAPV',
    }

    def __init__(self, rom_data):
        self.rom = rom_data
        self.fallbacks = []  # Track DC.W fallbacks: (offset, opcode, reason)

    def _is_valid_ea(self, ea_mode):
        """Check if an EA mode is valid. Mode 7 reg 5/6/7 are invalid."""
        mode_bits = (ea_mode >> 3) & 7
        reg_bits = ea_mode & 7
        if mode_bits == 7 and reg_bits > 4:
            return False
        return True

    def _needs_fallback(self, ea_str):
        """Check if EA string contains markers that require DC.W fallback."""
        return '<EA:' in ea_str or '<NONSTANDARD_EXT:' in ea_str

    class EAFallbackNeeded(Exception):
        """Raised when EA decoding encounters non-standard bits that require DC.W fallback."""
        pass

    def read_word(self, offset):
        if offset + 2 > len(self.rom):
            return 0
        return struct.unpack('>H', self.rom[offset:offset+2])[0]

    def read_long(self, offset):
        if offset + 4 > len(self.rom):
            return 0
        return struct.unpack('>I', self.rom[offset:offset+4])[0]

    def disassemble_region(self, start, end, labels=None):
        """Disassemble a region and return vasm-compatible assembly."""
        if labels is None:
            labels = {}

        lines = []
        offset = start

        while offset < end:
            # Check for label
            if offset in labels:
                lines.append(f"{labels[offset]}:")

            result = self.disassemble_instruction(offset, labels)
            lines.append(f"        {result['asm']:40s}; ${offset:06X}")

            offset += result['size']

        return '\n'.join(lines)

    def disassemble_instruction(self, offset, labels=None):
        """Disassemble single instruction, return vasm format."""
        if labels is None:
            labels = {}

        opcode = self.read_word(offset)

        try:
            return self._disassemble_instruction_inner(offset, opcode, labels)
        except self.EAFallbackNeeded as e:
            self.fallbacks.append((offset, opcode, str(e)))
            return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

    def _disassemble_instruction_inner(self, offset, opcode, labels):
        """Inner disassembly logic - may raise EAFallbackNeeded."""
        # A-line (0xAxxx) and F-line (0xFxxx) are traps on 68000 - not valid instructions
        if (opcode & 0xF000) in (0xA000, 0xF000):
            self.fallbacks.append((offset, opcode, 'A-line or F-line trap'))
            return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

        # RTS
        if opcode == 0x4E75:
            return {'asm': 'RTS', 'size': 2}

        # RTE
        if opcode == 0x4E73:
            return {'asm': 'RTE', 'size': 2}

        # NOP
        if opcode == 0x4E71:
            return {'asm': 'NOP', 'size': 2}

        # JMP abs.l (4EF9)
        if opcode == 0x4EF9:
            target = self.read_long(offset + 2)
            label = labels.get(target, f"${target:08X}")
            return {'asm': f'JMP     {label}', 'size': 6}

        # JSR abs.l (4EB9)
        if opcode == 0x4EB9:
            target = self.read_long(offset + 2)
            label = labels.get(target, f"${target:08X}")
            return {'asm': f'JSR     {label}', 'size': 6}

        # JSR PC-relative (4EBA)
        if opcode == 0x4EBA:
            disp = self.read_word(offset + 2)
            if disp & 0x8000:
                disp = disp - 0x10000
            target = offset + 2 + disp
            label = labels.get(target, f"${target:06X}")
            # vasm syntax for PC-relative: use label directly or (label,PC)
            return {'asm': f'JSR     {label}(PC)', 'size': 4}

        # JMP PC-relative (4EFA)
        if opcode == 0x4EFA:
            disp = self.read_word(offset + 2)
            if disp & 0x8000:
                disp = disp - 0x10000
            target = offset + 2 + disp
            label = labels.get(target, f"${target:06X}")
            return {'asm': f'JMP     {label}(PC)', 'size': 4}

        # JMP (An) (4ED0-4ED7)
        if (opcode & 0xFFF8) == 0x4ED0:
            reg = opcode & 7
            return {'asm': f'JMP     (A{reg})', 'size': 2}

        # JSR (An) (4E90-4E97)
        if (opcode & 0xFFF8) == 0x4E90:
            reg = opcode & 7
            return {'asm': f'JSR     (A{reg})', 'size': 2}

        # JSR with other EA modes (4E80-4EBF, except the specific patterns above)
        if (opcode & 0xFFC0) == 0x4E80:
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # JSR uses control addressing only: no Dn, An, (An)+, -(An), #imm
            if ea_mode_type in (0, 1, 3, 4):
                self.fallbacks.append((offset, opcode, 'JSR non-control addr'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'JSR imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'JSR invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
            return {'asm': f'JSR     {ea}', 'size': 2 + ea_size}

        # JMP with other EA modes (4EC0-4EFF, except the specific patterns above)
        if (opcode & 0xFFC0) == 0x4EC0:
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # JMP uses control addressing only: no Dn, An, (An)+, -(An), #imm
            if ea_mode_type in (0, 1, 3, 4):
                self.fallbacks.append((offset, opcode, 'JMP non-control addr'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'JMP imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'JMP invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
            return {'asm': f'JMP     {ea}', 'size': 2 + ea_size}

        # MOVE USP,An / MOVE An,USP (4E60-4E6F)
        if (opcode & 0xFFF0) == 0x4E60:
            reg = opcode & 7
            if opcode & 0x08:
                return {'asm': f'MOVE    USP,A{reg}', 'size': 2}
            return {'asm': f'MOVE    A{reg},USP', 'size': 2}

        # MOVEQ (7xxx with bit 8 = 0)
        if (opcode & 0xF000) == 0x7000:
            if opcode & 0x0100:
                # Bit 8 = 1 is undefined on 68000 - likely data
                self.fallbacks.append((offset, opcode, 'undefined 7xxx opcode (bit 8=1)'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            reg = (opcode >> 9) & 7
            imm = opcode & 0xFF
            if imm & 0x80:
                # Negative value - show as signed
                return {'asm': f'MOVEQ   #-${(256-imm):02X},D{reg}', 'size': 2}
            return {'asm': f'MOVEQ   #${imm:02X},D{reg}', 'size': 2}

        # Bcc (conditional branches)
        if (opcode & 0xF000) == 0x6000:
            cond_code = (opcode >> 8) & 0xF
            cond_names = ['BRA', 'BSR', 'BHI', 'BLS', 'BCC', 'BCS', 'BNE', 'BEQ',
                         'BVC', 'BVS', 'BPL', 'BMI', 'BGE', 'BLT', 'BGT', 'BLE']
            cond = cond_names[cond_code]

            disp = opcode & 0xFF
            if disp == 0:
                # 16-bit displacement
                disp = self.read_word(offset + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
                size = 4
                suffix = '.W'
            elif disp == 0xFF:
                # 32-bit displacement (68020+ only, not valid on 68000)
                self.fallbacks.append((offset, opcode, 'Bcc.L not valid on 68000'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            else:
                # 8-bit displacement
                if disp & 0x80:
                    disp = disp - 256
                size = 2
                suffix = '.S'

            target = offset + 2 + disp
            # 68000 requires word alignment - odd target is invalid
            if target & 1:
                self.fallbacks.append((offset, opcode, 'Bcc target not word-aligned'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            label = labels.get(target)
            if label is None:
                # Target not at instruction boundary - fall back to raw address
                # This can happen when disassembling data as code
                return {'asm': f'{cond}{suffix:4s}${target:06X}', 'size': size}
            return {'asm': f'{cond}{suffix:4s}{label}', 'size': size}

        # LEA (41C0-41FF with valid EA modes)
        if (opcode & 0xF1C0) == 0x41C0:
            reg = (opcode >> 9) & 7
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # LEA only accepts control addressing modes:
            # (An)=010, (d16,An)=101, (d8,An,Xn)=110, abs.W=111/000, abs.L=111/001, (d16,PC)=111/010, (d8,PC,Xn)=111/011
            # NOT valid: Dn=000, An=001, (An)+=011, -(An)=100, #imm=111/100
            if ea_mode_type in (0, 1, 3, 4):  # Dn, An, (An)+, -(An)
                self.fallbacks.append((offset, opcode, 'LEA invalid source mode'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg == 4:  # #imm
                self.fallbacks.append((offset, opcode, 'LEA immediate source invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'LEA invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
            return {'asm': f'LEA     {ea},A{reg}', 'size': 2 + ea_size}

        # MOVEA.L #imm,An (2x7C)
        if (opcode & 0xF1FF) == 0x207C:
            reg = (opcode >> 9) & 7
            imm = self.read_long(offset + 2)
            return {'asm': f'MOVEA.L #${imm:08X},A{reg}', 'size': 6}

        # TST.B/W/L
        if (opcode & 0xFF00) == 0x4A00:
            size_code = (opcode >> 6) & 3
            # size_code == 3 is invalid for TST
            if size_code == 3:
                self.fallbacks.append((offset, opcode, 'TST size 3 invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            sizes = ['.B', '.W', '.L', '']
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # TST can't use An as operand
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'TST An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # Check for invalid EA modes (mode 7 reg 5/6/7)
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'TST invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # On 68000, TST only supports data alterable - no PC-relative or #imm
            if ea_mode_type == 7 and ea_mode_reg in (2, 3, 4):
                self.fallbacks.append((offset, opcode, 'TST PC-rel/imm invalid 68000'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            return {'asm': f'TST{sizes[size_code]:4s}{ea}', 'size': 2 + ea_size}

        # CLR.B/W/L (4200-42FF)
        if (opcode & 0xFF00) == 0x4200:
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid EA modes (mode 7 reg 5/6/7)
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'CLR invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # CLR can't use An as destination
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'CLR An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # CLR can't use PC-relative as destination
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                self.fallbacks.append((offset, opcode, 'CLR PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # CLR can't use #imm as destination
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'CLR imm dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            return {'asm': f'CLR{sizes[size_code]:4s}{ea}', 'size': 2 + ea_size}

        # NEG.B/W/L (4400-44BF) - excludes 44C0-44FF which is MOVE to CCR
        if (opcode & 0xFF00) == 0x4400 and (opcode & 0x00C0) != 0x00C0:
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid EA modes (mode 7 reg 5/6/7)
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'NEG invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEG can't use An as destination
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'NEG An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEG can't use #imm as operand
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'NEG imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEG can't use PC-relative as destination
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                self.fallbacks.append((offset, opcode, 'NEG PC-relative invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            return {'asm': f'NEG{sizes[size_code]:4s}{ea}', 'size': 2 + ea_size}

        # NOT.B/W/L (4600-46BF) - excludes 46C0-46FF which is MOVE to SR
        if (opcode & 0xFF00) == 0x4600 and (opcode & 0x00C0) != 0x00C0:
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid EA modes (mode 7 reg 5/6/7)
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'NOT invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NOT can't use An as destination
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'NOT An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NOT can't use #imm as operand
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'NOT imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NOT can't use PC-relative as destination
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                self.fallbacks.append((offset, opcode, 'NOT PC-relative invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            return {'asm': f'NOT{sizes[size_code]:4s}{ea}', 'size': 2 + ea_size}

        # NEGX.B/W/L (4000-40BF) - excludes 40C0-40FF which is MOVE from SR
        if (opcode & 0xFF00) == 0x4000 and (opcode & 0x00C0) != 0x00C0:
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid EA modes (mode 7 reg 5/6/7)
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'NEGX invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEGX can't use An as destination
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'NEGX An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEGX can't use #imm as operand
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'NEGX imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # NEGX can't use PC-relative as destination
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                self.fallbacks.append((offset, opcode, 'NEGX PC-relative invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            return {'asm': f'NEGX{sizes[size_code]:3s}{ea}', 'size': 2 + ea_size}

        # SWAP Dn (4840-484F)
        if (opcode & 0xFFF8) == 0x4840:
            reg = opcode & 7
            return {'asm': f'SWAP    D{reg}', 'size': 2}

        # EXT.W/L Dn (4880-48BF)
        if (opcode & 0xFE38) == 0x4800 and (opcode & 0x01C0) in (0x0080, 0x00C0):
            reg = opcode & 7
            if opcode & 0x0040:
                return {'asm': f'EXT.L   D{reg}', 'size': 2}
            return {'asm': f'EXT.W   D{reg}', 'size': 2}

        # PEA (4840-487F) - excluding SWAP
        if (opcode & 0xFFC0) == 0x4840 and (opcode & 0x38) != 0:
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # PEA only accepts control addressing modes (like LEA)
            # NOT valid: Dn=000, An=001, (An)+=011, -(An)=100, #imm=111/100
            if ea_mode_type in (0, 1, 3, 4):  # Dn, An, (An)+, -(An)
                self.fallbacks.append((offset, opcode, 'PEA invalid source mode'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg == 4:  # #imm
                self.fallbacks.append((offset, opcode, 'PEA immediate source invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'PEA invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
            return {'asm': f'PEA     {ea}', 'size': 2 + ea_size}

        # ADDQ/SUBQ/Scc/DBcc (5xxx)
        if (opcode & 0xF000) == 0x5000:
            # Check for DBcc first (5xC8-5xCF)
            if (opcode & 0x00F8) == 0x00C8:
                cond = (opcode >> 8) & 0xF
                reg = opcode & 7
                disp = self.read_word(offset + 2)
                if disp & 0x8000:
                    disp = disp - 0x10000
                target = offset + 2 + disp
                cond_names = ['DBT', 'DBRA', 'DBHI', 'DBLS', 'DBCC', 'DBCS', 'DBNE', 'DBEQ',
                             'DBVC', 'DBVS', 'DBPL', 'DBMI', 'DBGE', 'DBLT', 'DBGT', 'DBLE']
                label = labels.get(target, f'${target:06X}')
                return {'asm': f'{cond_names[cond]:8s}D{reg},{label}', 'size': 4}

            # Check for Scc (5xC0-5xC7, 5xD0-5xFF except DBcc)
            if (opcode & 0x00C0) == 0x00C0:
                ea_mode = opcode & 0x3F
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # Check for invalid EA
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'Scc invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Scc can't use An as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'Scc An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Scc can't use #imm as destination
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'Scc imm invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Scc can't use PC-relative as destination
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'Scc PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                cond = (opcode >> 8) & 0xF
                cond_names = ['ST', 'SF', 'SHI', 'SLS', 'SCC', 'SCS', 'SNE', 'SEQ',
                             'SVC', 'SVS', 'SPL', 'SMI', 'SGE', 'SLT', 'SGT', 'SLE']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.B')
                return {'asm': f'{cond_names[cond]:8s}{ea}', 'size': 2 + ea_size}

            # ADDQ/SUBQ
            is_sub = (opcode & 0x0100) != 0
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            data = (opcode >> 9) & 7
            if data == 0:
                data = 8
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid destinations
            if ea_mode_type == 7 and ea_mode_reg == 4:  # #imm
                self.fallbacks.append((offset, opcode, 'ADDQ/SUBQ imm dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):  # PC-relative
                self.fallbacks.append((offset, opcode, 'ADDQ/SUBQ PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # ADDQ/SUBQ.B can't use An (only .W/.L allowed with An)
            if ea_mode_type == 1 and size_code == 0:  # An with .B
                self.fallbacks.append((offset, opcode, 'ADDQ/SUBQ.B An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'ADDQ/SUBQ invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[size_code])
            op = 'SUBQ' if is_sub else 'ADDQ'
            return {'asm': f'{op}{sizes[size_code]:4s}#{data},{ea}', 'size': 2 + ea_size}

        # ADD (Dxxx)
        if (opcode & 0xF000) == 0xD000:
            # Check for invalid EA mode before decoding
            ea_mode = opcode & 0x3F
            if (ea_mode >> 3) == 7 and (ea_mode & 7) > 4:
                self.fallbacks.append((offset, opcode, 'ADD invalid EA mode'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            reg = (opcode >> 9) & 7
            opmode = (opcode >> 6) & 7
            if opmode < 3:  # ADD <ea>,Dn
                ea_mode_type = (ea_mode >> 3) & 7
                # ADD.B can't use An as source (only .W/.L can)
                if opmode == 0 and ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'ADD.B An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # ADD Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'ADD Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode])
                return {'asm': f'ADD{sizes[opmode]:4s}{ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 3:
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'ADDA.W  {ea},A{reg}', 'size': 2 + ea_size}
            elif opmode == 7:
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
                return {'asm': f'ADDA.L  {ea},A{reg}', 'size': 2 + ea_size}
            else:  # ADD Dn,<ea>
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # ADD Dn,<ea> can't use An or #imm as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'ADD Dn to An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # ADD Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'ADD Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'ADD Dn imm dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'ADD Dn PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['', '.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode - 3])
                return {'asm': f'ADD{sizes[opmode-3]:4s}D{reg},{ea}', 'size': 2 + ea_size}

        # SUB (9xxx)
        if (opcode & 0xF000) == 0x9000:
            # Check for invalid EA mode before decoding
            ea_mode = opcode & 0x3F
            if (ea_mode >> 3) == 7 and (ea_mode & 7) > 4:
                self.fallbacks.append((offset, opcode, 'SUB invalid EA mode'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            reg = (opcode >> 9) & 7
            opmode = (opcode >> 6) & 7
            if opmode < 3:  # SUB <ea>,Dn
                ea_mode_type = (ea_mode >> 3) & 7
                # SUB.B can't use An as source (only .W/.L can)
                if opmode == 0 and ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'SUB.B An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # SUB Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'SUB Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode])
                return {'asm': f'SUB{sizes[opmode]:4s}{ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 3:
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'SUBA.W  {ea},A{reg}', 'size': 2 + ea_size}
            elif opmode == 7:
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
                return {'asm': f'SUBA.L  {ea},A{reg}', 'size': 2 + ea_size}
            else:  # SUB Dn,<ea>
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # SUB Dn,<ea> can't use An or #imm as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'SUB Dn to An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # SUB Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'SUB Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'SUB Dn imm dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'SUB Dn PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['', '.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode - 3])
                return {'asm': f'SUB{sizes[opmode-3]:4s}D{reg},{ea}', 'size': 2 + ea_size}

        # CMP (Bxxx) - must check before CMPA/EOR
        if (opcode & 0xF000) == 0xB000:
            reg = (opcode >> 9) & 7
            opmode = (opcode >> 6) & 7
            if opmode < 3:  # CMP <ea>,Dn
                ea_mode = opcode & 0x3F
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'CMP invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # CMP.B can't use An as source (only .W/.L can)
                if opmode == 0 and ((ea_mode >> 3) & 7) == 1:
                    self.fallbacks.append((offset, opcode, 'CMP.B An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode])
                return {'asm': f'CMP{sizes[opmode]:4s}{ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 3:  # CMPA.W <ea>,An
                ea_mode = opcode & 0x3F
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'CMPA.W invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'CMPA.W  {ea},A{reg}', 'size': 2 + ea_size}
            elif opmode == 7:  # CMPA.L <ea>,An
                ea_mode = opcode & 0x3F
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'CMPA.L invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.L')
                return {'asm': f'CMPA.L  {ea},A{reg}', 'size': 2 + ea_size}
            else:  # EOR Dn,<ea>
                ea_mode = opcode & 0x3F
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # Check for invalid EA mode first
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'EOR Dn invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # EOR Dn,<ea> can't use An as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'EOR Dn to An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # EOR Dn,Dn - vasm may pick different encoding
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'EOR Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # PC-relative can't be destination
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'EOR PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Immediate can't be destination
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'EOR imm dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['', '.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode - 3])
                return {'asm': f'EOR{sizes[opmode-3]:4s}D{reg},{ea}', 'size': 2 + ea_size}

        # AND (Cxxx)
        if (opcode & 0xF000) == 0xC000:
            reg = (opcode >> 9) & 7
            opmode = (opcode >> 6) & 7
            ea_mode = opcode & 0x3F
            if opmode < 3:  # AND <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'AND invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # AND <ea>,Dn can't use An as source
                ea_mode_type = (ea_mode >> 3) & 7
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'AND An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # AND Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'AND Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode])
                return {'asm': f'AND{sizes[opmode]:4s}{ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 3:  # MULU <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'MULU invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # MULU can't use An as source
                if ((ea_mode >> 3) & 7) == 1:
                    self.fallbacks.append((offset, opcode, 'MULU An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'MULU    {ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 7:  # MULS <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'MULS invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # MULS can't use An as source
                if ((ea_mode >> 3) & 7) == 1:
                    self.fallbacks.append((offset, opcode, 'MULS An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'MULS    {ea},D{reg}', 'size': 2 + ea_size}
            else:  # AND Dn,<ea>
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # Check for invalid EA mode first
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'AND Dn invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # AND Dn,<ea> can't use An as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'AND Dn to An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # AND Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'AND Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Immediate can't be destination
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'AND Dn imm dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # PC-relative can't be destination
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'AND PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['', '.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode - 3])
                return {'asm': f'AND{sizes[opmode-3]:4s}D{reg},{ea}', 'size': 2 + ea_size}

        # OR (8xxx)
        if (opcode & 0xF000) == 0x8000:
            reg = (opcode >> 9) & 7
            opmode = (opcode >> 6) & 7
            ea_mode = opcode & 0x3F
            if opmode < 3:  # OR <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'OR invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # OR <ea>,Dn can't use An as source
                ea_mode_type = (ea_mode >> 3) & 7
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'OR An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # OR Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'OR Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode])
                return {'asm': f'OR{sizes[opmode]:5s}{ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 3:  # DIVU <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'DIVU invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # DIVU can't use An as source
                if ((ea_mode >> 3) & 7) == 1:
                    self.fallbacks.append((offset, opcode, 'DIVU An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'DIVU    {ea},D{reg}', 'size': 2 + ea_size}
            elif opmode == 7:  # DIVS <ea>,Dn
                # Check for invalid EA mode
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'DIVS invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # DIVS can't use An as source
                if ((ea_mode >> 3) & 7) == 1:
                    self.fallbacks.append((offset, opcode, 'DIVS An source invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'DIVS    {ea},D{reg}', 'size': 2 + ea_size}
            else:  # OR Dn,<ea>
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # Check for invalid EA mode first
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'OR Dn invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # OR Dn,<ea> can't use An as destination
                if ea_mode_type == 1:
                    self.fallbacks.append((offset, opcode, 'OR Dn to An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # OR Dn,Dn has two equivalent encodings - vasm may pick different one
                if ea_mode_type == 0:
                    self.fallbacks.append((offset, opcode, 'OR Dn,Dn ambiguous encoding'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Immediate can't be destination
                if ea_mode_type == 7 and ea_mode_reg == 4:
                    self.fallbacks.append((offset, opcode, 'OR Dn imm dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # PC-relative can't be destination
                if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                    self.fallbacks.append((offset, opcode, 'OR PC-relative dest invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                sizes = ['', '.B', '.W', '.L']
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, sizes[opmode - 3])
                return {'asm': f'OR{sizes[opmode-3]:5s}D{reg},{ea}', 'size': 2 + ea_size}

        # LINK (4E50-4E57)
        if (opcode & 0xFFF8) == 0x4E50:
            reg = opcode & 7
            disp = self.read_word(offset + 2)
            if disp & 0x8000:
                return {'asm': f'LINK    A{reg},#-${(65536-disp):04X}', 'size': 4}
            return {'asm': f'LINK    A{reg},#${disp:04X}', 'size': 4}

        # UNLK (4E58-4E5F)
        if (opcode & 0xFFF8) == 0x4E58:
            reg = opcode & 7
            return {'asm': f'UNLK    A{reg}', 'size': 2}

        # EXG (C1xx)
        if (opcode & 0xF100) == 0xC100:
            rx = (opcode >> 9) & 7
            ry = opcode & 7
            mode = (opcode >> 3) & 0x1F
            if mode == 0x08:  # Dx,Dy
                return {'asm': f'EXG     D{rx},D{ry}', 'size': 2}
            elif mode == 0x09:  # Ax,Ay
                return {'asm': f'EXG     A{rx},A{ry}', 'size': 2}
            elif mode == 0x11:  # Dx,Ay
                return {'asm': f'EXG     D{rx},A{ry}', 'size': 2}

        # MOVEM (48xx/4Cxx)
        # Bit 10 (0x0400): 0 = Register to Memory (48xx), 1 = Memory to Register (4Cxx)
        if (opcode & 0xFB80) == 0x4880:
            mem_to_reg = bool(opcode & 0x0400)  # True = Memory to Register (4Cxx)
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # MOVEM can't use Dn or An as EA mode (needs memory)
            if ea_mode_type in (0, 1):
                self.fallbacks.append((offset, opcode, 'MOVEM Dn/An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # MOVEM can't use #imm (mode 7 reg 4)
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'MOVEM imm source invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # MOVEM mem→reg can't use predecrement -(An); only postincrement (An)+ allowed
            if mem_to_reg and ea_mode_type == 4:  # -(An) with mem_to_reg
                self.fallbacks.append((offset, opcode, 'MOVEM mem to reg with predecrement invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # MOVEM reg→mem can't use postincrement (An)+; only predecrement -(An) allowed
            if not mem_to_reg and ea_mode_type == 3:  # (An)+ with reg_to_mem
                self.fallbacks.append((offset, opcode, 'MOVEM reg to mem with postincrement invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # MOVEM reg→mem can't use PC-relative as destination
            if not mem_to_reg and ea_mode_type == 7 and ea_mode_reg in (2, 3):
                self.fallbacks.append((offset, opcode, 'MOVEM reg to mem PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'MOVEM invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            size = '.L' if opcode & 0x0040 else '.W'
            mask = self.read_word(offset + 2)
            ea, ea_size = self._decode_ea(ea_mode, offset + 4, size)

            # Build register list from mask
            regs = []
            if not mem_to_reg and (opcode & 0x38) == 0x20:  # Register to Memory with predecrement
                # Reversed mask for predecrement
                for i in range(8):
                    if mask & (1 << (15 - i)):
                        regs.append(f'D{i}')
                for i in range(8):
                    if mask & (1 << (7 - i)):
                        regs.append(f'A{i}')
            else:
                for i in range(8):
                    if mask & (1 << i):
                        regs.append(f'D{i}')
                for i in range(8):
                    if mask & (1 << (i + 8)):
                        regs.append(f'A{i}')

            reglist = '/'.join(regs) if regs else '#$0000'
            if mem_to_reg:
                # Memory to Register: MOVEM <ea>,<reglist>
                return {'asm': f'MOVEM{size:3s}{ea},{reglist}', 'size': 4 + ea_size}
            else:
                # Register to Memory: MOVEM <reglist>,<ea>
                return {'asm': f'MOVEM{size:3s}{reglist},{ea}', 'size': 4 + ea_size}

        # Shift/Rotate instructions (Exxx)
        if (opcode & 0xF000) == 0xE000:
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            direction = 'L' if opcode & 0x0100 else 'R'
            ir = (opcode >> 5) & 1  # 0=count/reg, 1=immediate
            shift_type = (opcode >> 3) & 3
            shift_names = ['AS', 'LS', 'ROX', 'RO']

            if size_code == 3:
                # Memory shift (size 3 = word memory operations)
                ea_mode = opcode & 0x3F
                ea_mode_type = (ea_mode >> 3) & 7
                ea_mode_reg = ea_mode & 7
                # Memory shifts can't use Dn or An
                if ea_mode_type in (0, 1):
                    self.fallbacks.append((offset, opcode, 'Shift mem form with Dn/An invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                if not self._is_valid_ea(ea_mode):
                    self.fallbacks.append((offset, opcode, 'Shift mem form invalid EA'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                # Memory shifts can't use #imm or PC-relative (not real memory)
                if ea_mode_type == 7 and ea_mode_reg in (2, 3, 4):
                    self.fallbacks.append((offset, opcode, 'Shift mem form with imm/PC invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                shift_type = (opcode >> 9) & 3
                ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
                return {'asm': f'{shift_names[shift_type]}{direction}.W  {ea}', 'size': 2 + ea_size}
            else:
                # Register shift
                reg = opcode & 7
                count = (opcode >> 9) & 7
                if ir:  # Register contains count
                    return {'asm': f'{shift_names[shift_type]}{direction}{sizes[size_code]:4s}D{count},D{reg}', 'size': 2}
                else:  # Immediate count
                    if count == 0:
                        count = 8
                    return {'asm': f'{shift_names[shift_type]}{direction}{sizes[size_code]:4s}#{count},D{reg}', 'size': 2}

        # BTST/BCHG/BCLR/BSET with immediate bit number (08xx)
        if (opcode & 0xFF00) == 0x0800:
            ea_mode = opcode & 0x3F
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # BTST/BCHG/BCLR/BSET can't use An as destination (mode 1)
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # Can't use #imm as destination
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            bit_op = (opcode >> 6) & 3
            # BCHG/BCLR/BSET can't use PC-relative as destination (but BTST can read from it)
            if bit_op != 0 and ea_mode_type == 7 and ea_mode_reg in (2, 3):
                bit_ops = ['BTST', 'BCHG', 'BCLR', 'BSET']
                self.fallbacks.append((offset, opcode, f'{bit_ops[bit_op]} PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            bit_ops = ['BTST', 'BCHG', 'BCLR', 'BSET']
            bit = self.read_word(offset + 2)
            # Bit number should be 0-31, stored in low byte only. If high byte or
            # bits 5-7 are non-zero, vasm will generate different bytes - fall back to DC.W
            if bit > 31:
                self.fallbacks.append((offset, opcode, f'{bit_ops[bit_op]} bit number ${bit:04X} not normalized'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 4, '.B')
            return {'asm': f'{bit_ops[bit_op]:8s}#{bit},{ea}', 'size': 4 + ea_size}

        # BTST/BCHG/BCLR/BSET with register bit number (0xxx, not 08xx)
        if (opcode & 0xF000) == 0x0000 and (opcode & 0x0100):
            ea_mode = opcode & 0x3F
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # BTST/BCHG/BCLR/BSET can't use An as destination (mode 1)
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # Can't use #imm as destination
            if ea_mode_type == 7 and ea_mode_reg == 4:
                self.fallbacks.append((offset, opcode, 'BTST/BCHG/BCLR/BSET imm invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            bit_op = (opcode >> 6) & 3
            # BCHG/BCLR/BSET can't use PC-relative as destination (but BTST can read from it)
            if bit_op != 0 and ea_mode_type == 7 and ea_mode_reg in (2, 3):
                bit_ops = ['BTST', 'BCHG', 'BCLR', 'BSET']
                self.fallbacks.append((offset, opcode, f'{bit_ops[bit_op]} PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            bit_ops = ['BTST', 'BCHG', 'BCLR', 'BSET']
            reg = (opcode >> 9) & 7
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.B')
            return {'asm': f'{bit_ops[bit_op]:8s}D{reg},{ea}', 'size': 2 + ea_size}

        # Immediate instructions ORI/ANDI/SUBI/ADDI/EORI/CMPI (00xx)
        if (opcode & 0xF000) == 0x0000 and (opcode & 0x0100) == 0:
            imm_op = (opcode >> 9) & 7
            imm_ops = ['ORI', 'ANDI', 'SUBI', 'ADDI', None, 'EORI', 'CMPI', None]
            size_code = (opcode >> 6) & 3
            sizes = ['.B', '.W', '.L', '']
            ea_mode_full = opcode & 0x3F

            # Check for valid EA mode
            ea_mode_type = (ea_mode_full >> 3) & 7
            ea_mode_reg = ea_mode_full & 7
            if ea_mode_type == 1:
                # Address register direct - invalid for ORI/ANDI/etc
                self.fallbacks.append((offset, opcode, f'{imm_ops[imm_op]} to An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg == 4:
                # Immediate as destination - invalid (unless it's ORI/ANDI/EORI to CCR/SR)
                self.fallbacks.append((offset, opcode, f'{imm_ops[imm_op]} imm dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if ea_mode_type == 7 and ea_mode_reg in (2, 3):
                # PC-relative as destination - invalid
                self.fallbacks.append((offset, opcode, f'{imm_ops[imm_op]} PC-relative dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode_full):
                self.fallbacks.append((offset, opcode, f'{imm_ops[imm_op]} invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            if imm_ops[imm_op] and size_code < 3:
                op_name = imm_ops[imm_op]
                size_str = sizes[size_code]

                # Read immediate value
                if size_code == 2:  # .L
                    imm = self.read_long(offset + 2)
                    imm_str = f'#${imm:08X}'
                    imm_size = 4
                elif size_code == 0:  # .B (word in memory, only low 8 bits used)
                    imm_word = self.read_word(offset + 2)
                    # On 68000, .B immediate uses only low 8 bits; high byte should be 0
                    # If high byte is non-zero, this is likely data being misinterpreted as code
                    if (imm_word & 0xFF00) != 0:
                        self.fallbacks.append((offset, opcode, f'{op_name}.B with non-zero high byte ${imm_word:04X}'))
                        return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                    imm = imm_word & 0xFF
                    imm_str = f'#${imm:02X}'
                    imm_size = 2
                else:  # .W
                    imm = self.read_word(offset + 2)
                    imm_str = f'#${imm:04X}'
                    imm_size = 2

                ea, ea_size = self._decode_ea(opcode & 0x3F, offset + 2 + imm_size, size_str)
                return {'asm': f'{op_name}{size_str:4s}{imm_str},{ea}', 'size': 2 + imm_size + ea_size}

        # TRAP #vector (4E40-4E4F)
        if (opcode & 0xFFF0) == 0x4E40:
            vector = opcode & 0xF
            return {'asm': f'TRAP    #{vector}', 'size': 2}

        # MOVE to CCR (44C0-44FF)
        if (opcode & 0xFFC0) == 0x44C0:
            ea_mode = opcode & 0x3F
            # MOVE to CCR can't use An as source
            if ((ea_mode >> 3) & 7) == 1:
                self.fallbacks.append((offset, opcode, 'MOVE An to CCR invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'MOVE to CCR invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
            return {'asm': f'MOVE    {ea},CCR', 'size': 2 + ea_size}

        # MOVE to SR (46C0-46FF)
        if (opcode & 0xFFC0) == 0x46C0:
            ea_mode = opcode & 0x3F
            # MOVE to SR can't use An as source
            if ((ea_mode >> 3) & 7) == 1:
                self.fallbacks.append((offset, opcode, 'MOVE An to SR invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'MOVE to SR invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
            return {'asm': f'MOVE    {ea},SR', 'size': 2 + ea_size}

        # MOVE from SR (40C0-40FF)
        if (opcode & 0xFFC0) == 0x40C0:
            ea_mode = opcode & 0x3F
            ea_mode_type = (ea_mode >> 3) & 7
            ea_mode_reg = ea_mode & 7
            # Check for invalid EA modes
            if not self._is_valid_ea(ea_mode):
                self.fallbacks.append((offset, opcode, 'MOVE SR invalid EA'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # MOVE from SR can only go to Dn or memory, not An
            if ea_mode_type == 1:
                self.fallbacks.append((offset, opcode, 'MOVE SR to An invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            # Can't store to PC-relative or immediate
            if ea_mode_type == 7 and ea_mode_reg in (2, 3, 4):
                self.fallbacks.append((offset, opcode, 'MOVE SR dest invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
            ea, ea_size = self._decode_ea(ea_mode, offset + 2, '.W')
            return {'asm': f'MOVE    SR,{ea}', 'size': 2 + ea_size}

        # MOVE.B/W/L (1xxx/3xxx/2xxx) - Note: 00=invalid, 01=.B, 10=.L, 11=.W
        # Only $1xxx/$2xxx/$3xxx are MOVE - bits 15-14 must be 00
        size_bits = (opcode >> 12) & 3
        if (opcode & 0xC000) == 0 and size_bits in (1, 2, 3):
            size_map = {1: '.B', 2: '.L', 3: '.W'}
            size_str = size_map[size_bits]

            # Source EA: bits 5-3 = mode, bits 2-0 = reg
            src_mode = opcode & 0x3F
            src_mode_bits = (opcode >> 3) & 7

            # Destination EA: bits 11-9 = reg, bits 8-6 = mode (reversed from source!)
            dst_reg = (opcode >> 9) & 7
            dst_mode_bits = (opcode >> 6) & 7
            dst_mode = dst_reg | (dst_mode_bits << 3)

            # Check for MOVE.B An,<ea> - address registers don't support byte operations
            if src_mode_bits == 1 and size_str == '.B':
                self.fallbacks.append((offset, opcode, 'MOVE.B An,<ea> invalid'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            # Check for invalid destination modes before decoding
            # PC-relative (mode 7, reg 2 or 3) cannot be a destination
            if dst_mode_bits == 7 and (dst_reg == 2 or dst_reg == 3):
                self.fallbacks.append((offset, opcode, 'PC-relative cannot be destination'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            # Immediate mode (mode 7, reg 4) cannot be a destination
            if dst_mode_bits == 7 and dst_reg == 4:
                self.fallbacks.append((offset, opcode, 'immediate cannot be destination'))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            # Check for MOVE.B #imm with non-zero high byte (likely data, not code)
            src_reg = opcode & 7
            if size_str == '.B' and src_mode_bits == 7 and src_reg == 4:
                imm_word = self.read_word(offset + 2)
                if (imm_word & 0xFF00) != 0:
                    self.fallbacks.append((offset, opcode, f'MOVE.B #imm with non-zero high byte ${imm_word:04X}'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            src, src_size = self._decode_ea(src_mode, offset + 2, size_str)
            dst, dst_size = self._decode_ea(dst_mode, offset + 2 + src_size, size_str)

            # Check for invalid EA (unrecognized mode) or non-standard extension word
            if '<EA:' in src or '<EA:' in dst or '<NONSTANDARD_EXT:' in src or '<NONSTANDARD_EXT:' in dst:
                reason = 'invalid EA mode' if '<EA:' in src or '<EA:' in dst else 'non-standard extension word'
                self.fallbacks.append((offset, opcode, reason))
                return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

            # Check if it's MOVEA (destination is An = mode 1)
            if dst_mode_bits == 1:
                # MOVEA only supports .W and .L - .B is INVALID
                if size_str == '.B':
                    # Fall through to DC.W - this is not a valid 68K instruction
                    self.fallbacks.append((offset, opcode, 'MOVEA.B invalid'))
                    return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}
                return {'asm': f'MOVEA{size_str:3s}{src},A{dst_reg}', 'size': 2 + src_size + dst_size}
            return {'asm': f'MOVE{size_str:4s}{src},{dst}', 'size': 2 + src_size + dst_size}

        # Default: DC.W (unrecognized opcode)
        self.fallbacks.append((offset, opcode, 'unrecognized opcode'))
        return {'asm': f'DC.W    ${opcode:04X}', 'size': 2}

    def _decode_ea(self, mode, ext_offset, size_suffix, pc_addr=None):
        """Decode effective address mode."""
        reg = mode & 7
        mode_type = (mode >> 3) & 7

        if mode_type == 0:  # Dn
            return f'D{reg}', 0
        elif mode_type == 1:  # An
            return f'A{reg}', 0
        elif mode_type == 2:  # (An)
            return f'(A{reg})', 0
        elif mode_type == 3:  # (An)+
            return f'(A{reg})+', 0
        elif mode_type == 4:  # -(An)
            return f'-(A{reg})', 0
        elif mode_type == 5:  # (d16,An)
            disp = self.read_word(ext_offset)
            if disp & 0x8000:
                return f'-${(65536-disp):04X}(A{reg})', 2
            return f'${disp:04X}(A{reg})', 2
        elif mode_type == 6:  # (d8,An,Xn)
            ext = self.read_word(ext_offset)
            # Check for non-zero bits 10-8 (68020 scale field, unused on 68000)
            # If set, vasm will clear them, causing byte mismatch
            if ext & 0x0700:
                raise self.EAFallbackNeeded(f'non-standard extension word ${ext:04X}')
            disp = ext & 0xFF
            if disp & 0x80:
                disp_str = f'-${(256-disp):02X}'
            else:
                disp_str = f'${disp:02X}'
            xn_reg = (ext >> 12) & 7
            xn_type = 'A' if ext & 0x8000 else 'D'
            xn_size = '.L' if ext & 0x0800 else '.W'
            return f'{disp_str}(A{reg},{xn_type}{xn_reg}{xn_size})', 2
        elif mode_type == 7:
            if reg == 0:  # abs.w
                addr = self.read_word(ext_offset)
                # For absolute short, use signed interpretation for vasm
                if addr >= 0x8000:
                    # Negative: convert to signed value
                    signed_addr = addr - 0x10000  # e.g., $C9A0 -> -13920
                    return f'({signed_addr}).W', 2
                else:
                    return f'(${addr:04X}).W', 2
            elif reg == 1:  # abs.l
                addr = self.read_long(ext_offset)
                return f'${addr:08X}', 4
            elif reg == 2:  # (d16,PC)
                disp = self.read_word(ext_offset)
                if disp & 0x8000:
                    disp = disp - 0x10000  # Sign-extend
                # Calculate target address: PC (at ext_offset) + displacement
                target = ext_offset + disp
                return f'${target:06X}(PC)', 2
            elif reg == 3:  # (d8,PC,Xn)
                ext = self.read_word(ext_offset)
                # Check for non-zero bits 10-8 (68020 scale field, unused on 68000)
                if ext & 0x0700:
                    raise self.EAFallbackNeeded(f'non-standard PC-indexed extension word ${ext:04X}')
                disp = ext & 0xFF
                if disp & 0x80:
                    disp = disp - 0x100  # Sign-extend
                # Calculate target base: PC (at ext_offset) + displacement
                target = ext_offset + disp
                xn_reg = (ext >> 12) & 7
                xn_type = 'A' if ext & 0x8000 else 'D'
                xn_size = '.L' if ext & 0x0800 else '.W'
                return f'${target:06X}(PC,{xn_type}{xn_reg}{xn_size})', 2
            elif reg == 4:  # #imm
                if size_suffix == '.L':
                    imm = self.read_long(ext_offset)
                    return f'#${imm:08X}', 4
                elif size_suffix == '.B':
                    # For byte operations, only lower 8 bits are valid
                    imm = self.read_word(ext_offset) & 0xFF
                    return f'#${imm:02X}', 2
                else:  # .W
                    imm = self.read_word(ext_offset)
                    return f'#${imm:04X}', 2

        return f'<EA:{mode:02X}>', 0


class ModuleConverter:
    """Convert DC.W module files to proper assembly."""

    def __init__(self, rom_data):
        self.rom = rom_data
        self.disasm = ProperDisassembler(rom_data)

    def convert_module(self, module_path, output_path=None, is_code=True, use_dcw=True):
        """Convert a module file from DC.W to proper assembly.

        Args:
            module_path: Path to module file
            output_path: Output path (default: overwrite input)
            is_code: Whether this is code (vs data)
            use_dcw: If True, output DC.W with mnemonic comments (byte-exact)
        """
        with open(module_path, 'r') as f:
            content = f.read()

        # Extract org address
        import re
        org_match = re.search(r'org\s+\$([0-9A-Fa-f]+)', content)
        if not org_match:
            print(f"No org directive found in {module_path}")
            return False

        start_addr = int(org_match.group(1), 16)

        # Extract end address from header or calculate from content
        size_match = re.search(r'Address:.*\((\d+) bytes\)', content)
        if size_match:
            size = int(size_match.group(1))
        else:
            # Count DC.W entries
            dcw_matches = re.findall(r'\$[0-9A-Fa-f]{4}', content)
            size = len(dcw_matches) * 2

        end_addr = start_addr + size

        # Generate proper assembly
        gen = AssemblyGenerator(self.rom, start_addr, end_addr)
        new_code = gen.generate(use_dcw=use_dcw)

        # Preserve the original header
        header_end = content.find('\n    org')
        if header_end == -1:
            header_end = content.find('\norg')
        if header_end == -1:
            header = ""
        else:
            header = content[:header_end] + '\n'

        # Combine header with new code (strip the generated header since we preserve original)
        output = header + new_code

        if output_path is None:
            output_path = module_path

        with open(output_path, 'w') as f:
            f.write(output)

        return True


def validate_with_vasm(asm_content, vasm_path='vasm'):
    """Validate assembly syntax with vasm (syntax check only, no binary output)."""
    with tempfile.NamedTemporaryFile(mode='w', suffix='.asm', delete=False) as f:
        f.write(asm_content)
        temp_path = f.name

    try:
        # Run vasm in syntax-check mode (-c flag not available, so just check stderr)
        result = subprocess.run(
            [vasm_path, '-m68000', '-Fbin', '-quiet', '-o', '/dev/null', temp_path],
            capture_output=True,
            text=True,
            timeout=30
        )
        if result.returncode != 0:
            return False, result.stderr
        return True, None
    except FileNotFoundError:
        return None, "vasm not found in PATH"
    except subprocess.TimeoutExpired:
        return None, "vasm timed out"
    finally:
        import os
        os.unlink(temp_path)


def main():
    parser = argparse.ArgumentParser(description='Disassemble ROM to proper assembly')
    parser.add_argument('rom_file', type=Path, help='ROM file')
    parser.add_argument('start', nargs='?', help='Start offset (hex)')
    parser.add_argument('end', nargs='?', help='End offset (hex)')
    parser.add_argument('--output', '-o', type=Path, help='Output file')
    parser.add_argument('--module', '-m', type=Path, help='Convert a module file')
    parser.add_argument('--dcw', action='store_true',
                       help='Output DC.W format with mnemonic comments (byte-exact)')
    parser.add_argument('--validate', action='store_true',
                       help='Validate output with vasm syntax check')
    parser.add_argument('--log-fallback', type=Path,
                       help='Log DC.W fallback cases to file')
    parser.add_argument('--vasm', default='vasm', help='Path to vasm binary')
    parser.add_argument('--map', type=Path,
                       help='Code/data boundary map JSON file')
    args = parser.parse_args()

    with open(args.rom_file, 'rb') as f:
        rom_data = f.read()

    if args.module:
        # Convert module file
        converter = ModuleConverter(rom_data)
        if converter.convert_module(args.module, args.output, use_dcw=args.dcw):
            print(f"Converted {args.module}")
        return

    if not args.start or not args.end:
        print("Usage: disasm_to_asm.py <rom> <start> <end>")
        print("       disasm_to_asm.py <rom> --module <module_file>")
        return

    start = int(args.start, 16)
    end = int(args.end, 16)

    # Load memory map if specified
    memory_map = None
    if args.map:
        memory_map = MemoryMap(args.map)
        print(f"Loaded memory map: {len(memory_map.entry_points)} entry points, "
              f"{len(memory_map.data_regions)} data regions, "
              f"{len(memory_map.code_regions)} code regions")

    gen = AssemblyGenerator(rom_data, start, end, memory_map=memory_map)
    output = gen.generate(use_dcw=args.dcw)

    # Report reachability stats if memory map was used
    if memory_map:
        print(f"Branch reachability: {len(memory_map.reachable_set)} addresses marked reachable")

    # Log DC.W fallbacks if requested
    if args.log_fallback and gen.disasm.fallbacks:
        with open(args.log_fallback, 'w') as f:
            f.write(f"# DC.W Fallback Log for ${start:06X}-${end:06X}\n")
            f.write(f"# Total fallbacks: {len(gen.disasm.fallbacks)}\n\n")
            for offset, opcode, reason in gen.disasm.fallbacks:
                f.write(f"${offset:06X}: ${opcode:04X} - {reason}\n")
        print(f"Logged {len(gen.disasm.fallbacks)} fallbacks to {args.log_fallback}")

    # Validate with vasm if requested
    if args.validate:
        valid, errors = validate_with_vasm(output, args.vasm)
        if valid is None:
            print(f"Warning: Could not validate - {errors}")
        elif valid:
            print("Validation passed: vasm syntax OK")
        else:
            print(f"Validation FAILED:\n{errors}")
            if not args.output:
                return  # Don't output invalid assembly to stdout

    if args.output:
        with open(args.output, 'w') as f:
            f.write(output)
        print(f"Written to {args.output}")
    else:
        print(output)


if __name__ == '__main__':
    main()
