// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "11/03/2016 21:39:30"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          Register3Bits
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Register3Bits_vlg_vec_tst();
// constants                                           
// general purpose registers
reg CLK;
reg EN;
reg [2:0] REGIN;
reg RESET;
// wires                                               
wire [2:0] REGOUT;

// assign statements (if any)                          
Register3Bits i1 (
// port map - connection between master ports and signals/registers   
	.CLK(CLK),
	.EN(EN),
	.REGIN(REGIN),
	.REGOUT(REGOUT),
	.RESET(RESET)
);
initial 
begin 
#1000000 $finish;
end 

// CLK
initial
begin
	repeat(33)
	begin
		CLK = 1'b0;
		CLK = #15000 1'b1;
		# 15000;
	end
	CLK = 1'b0;
end 

// EN
initial
begin
	EN = 1'b1;
	EN = #11000 1'b0;
	EN = #44000 1'b1;
	EN = #22000 1'b0;
	EN = #22000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #22000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #22000 1'b0;
	EN = #44000 1'b1;
	EN = #22000 1'b0;
	EN = #66000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #22000 1'b1;
	EN = #33000 1'b0;
	EN = #11000 1'b1;
	EN = #22000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #22000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #55000 1'b0;
	EN = #22000 1'b1;
	EN = #22000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #44000 1'b1;
	EN = #44000 1'b0;
	EN = #22000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #11000 1'b0;
	EN = #11000 1'b1;
	EN = #22000 1'b0;
	EN = #11000 1'b1;
	EN = #22000 1'b0;
	EN = #33000 1'b1;
	EN = #22000 1'b0;
end 

// RESET
initial
begin
	RESET = 1'b0;
	RESET = #50000 1'b1;
end 
// REGIN[ 2 ]
initial
begin
	REGIN[2] = 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #28000 1'b1;
	REGIN[2] = #28000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #28000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #28000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #21000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #28000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #28000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #21000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #35000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #14000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #21000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #14000 1'b0;
	REGIN[2] = #7000 1'b1;
	REGIN[2] = #7000 1'b0;
	REGIN[2] = #7000 1'b1;
end 
// REGIN[ 1 ]
initial
begin
	REGIN[1] = 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #28000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #21000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #28000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #49000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #21000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #35000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #21000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #14000 1'b0;
	REGIN[1] = #28000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #28000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #28000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #28000 1'b0;
	REGIN[1] = #14000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #21000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #7000 1'b0;
	REGIN[1] = #7000 1'b1;
	REGIN[1] = #21000 1'b0;
end 
// REGIN[ 0 ]
initial
begin
	REGIN[0] = 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #35000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #28000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #21000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #14000 1'b0;
	REGIN[0] = #42000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #28000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #28000 1'b0;
	REGIN[0] = #35000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #28000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #28000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #28000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #14000 1'b1;
	REGIN[0] = #21000 1'b0;
	REGIN[0] = #21000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #21000 1'b1;
	REGIN[0] = #7000 1'b0;
	REGIN[0] = #7000 1'b1;
end 
endmodule

