#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 24 21:46:38 2017
# Process ID: 29658
# Current directory: /home/gsc/zynq7000/projects/hardware_design
# Command line: vivado
# Log file: /home/gsc/zynq7000/projects/hardware_design/vivado.log
# Journal file: /home/gsc/zynq7000/projects/hardware_design/vivado.jou
#-----------------------------------------------------------
start_gui
create_project zed_share /home/gsc/zynq7000/projects/hardware_design/zed_share -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
Wrote  : </home/gsc/zynq7000/projects/hardware_design/zed_share/zed_share.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : </home/gsc/zynq7000/projects/hardware_design/zed_share/zed_share.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 22:20:22 2017...
