$date
	Mon Apr 22 02:31:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seven_segment_decoder_tb $end
$var wire 7 ! segment [6:0] $end
$var reg 4 " digit [3:0] $end
$scope module uut $end
$var wire 4 # digit [3:0] $end
$var reg 7 $ segment [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 $
b0 #
b0 "
b1000000 !
$end
#30000
b1111001 $
b1111001 !
b1 "
b1 #
#40000
b100100 $
b100100 !
b10 "
b10 #
#50000
b110000 $
b110000 !
b11 "
b11 #
#60000
b11001 $
b11001 !
b100 "
b100 #
#70000
b10010 $
b10010 !
b101 "
b101 #
#80000
b10 $
b10 !
b110 "
b110 #
#90000
b1111000 $
b1111000 !
b111 "
b111 #
#100000
b0 $
b0 !
b1000 "
b1000 #
#110000
b10000 $
b10000 !
b1001 "
b1001 #
#120000
