Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  2 03:20:17 2025
| Host         : Tony_LOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.821ns  (logic 5.846ns (39.444%)  route 8.975ns (60.556%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 f  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.147     9.010    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.154     9.164 r  controller/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922    11.086    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.821 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.821    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.507ns  (logic 5.820ns (40.119%)  route 8.687ns (59.881%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 f  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.974     8.837    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.150     8.987 r  controller/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.794    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.507 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.507    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 5.852ns (40.642%)  route 8.548ns (59.358%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 f  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.979     8.842    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.152     8.994 r  controller/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.657    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    14.400 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.400    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.352ns  (logic 5.601ns (39.026%)  route 8.751ns (60.974%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.979     8.842    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.966 r  controller/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866    10.833    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.352 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.352    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.344ns  (logic 5.617ns (39.158%)  route 8.727ns (60.842%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 f  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.147     9.010    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  controller/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.809    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.344 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.344    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 5.586ns (38.946%)  route 8.757ns (61.054%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.606     6.776    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.900 f  controller/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.840     7.739    controller/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.974     8.837    controller/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.961 r  controller/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.877    10.838    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.342 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.342    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.075ns  (logic 5.610ns (39.862%)  route 8.464ns (60.138%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.932     5.393    controller/emergency_ew_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.517 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           0.528     6.046    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.170 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.844     7.014    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.124     7.138 r  controller/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.679     7.817    controller/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.817     8.757    controller/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.881 r  controller/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.546    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.075 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.075    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            ew_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 5.093ns (36.589%)  route 8.827ns (63.411%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          6.001     7.462    controller/emergency_ew_IBUF
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.586 r  controller/ew_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.826    10.412    ew_red_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    13.920 r  ew_red_OBUF_inst/O
                         net (fo=0)                   0.000    13.920    ew_red
    J2                                                                r  ew_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ns
                            (input port)
  Destination:            ns_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.739ns  (logic 5.097ns (37.096%)  route 8.642ns (62.904%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  emergency_ns (IN)
                         net (fo=0)                   0.000     0.000    emergency_ns
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  emergency_ns_IBUF_inst/O
                         net (fo=18, routed)          4.282     5.735    controller/emergency_ns_IBUF
    SLICE_X40Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.859 r  controller/ns_green_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.361    10.219    ns_green_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.739 r  ns_green_OBUF_inst/O
                         net (fo=0)                   0.000    13.739    ns_green
    A14                                                               r  ns_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ns
                            (input port)
  Destination:            ns_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.593ns  (logic 5.332ns (39.222%)  route 8.262ns (60.778%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  emergency_ns (IN)
                         net (fo=0)                   0.000     0.000    emergency_ns
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  emergency_ns_IBUF_inst/O
                         net (fo=18, routed)          4.289     5.742    controller/emergency_ns_IBUF
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.152     5.894 r  controller/ns_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.973     9.867    ns_red_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    13.593 r  ns_red_OBUF_inst/O
                         net (fo=0)                   0.000    13.593    ns_red
    B15                                                               r  ns_red (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.239ns (64.558%)  route 0.131ns (35.442%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  controller/current_state_reg[0]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  controller/current_state_reg[0]/Q
                         net (fo=23, routed)          0.131     0.325    controller/current_state[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  controller/timer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    controller/timer[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  controller/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.239ns (64.384%)  route 0.132ns (35.616%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  controller/current_state_reg[0]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  controller/current_state_reg[0]/Q
                         net (fo=23, routed)          0.132     0.326    controller/current_state[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  controller/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.371    controller/timer[4]_i_2_n_0
    SLICE_X62Y23         FDCE                                         r  controller/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





