Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 10 23:39:53 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_wrapper_control_sets_placed.rpt
| Design       : cpu_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   267 |
|    Minimum number of control sets                        |   267 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   267 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    90 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             751 |          267 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |             735 |          331 |
| Yes          | No                    | No                     |            1054 |          293 |
| Yes          | No                    | Yes                    |             101 |           45 |
| Yes          | Yes                   | No                     |            3001 |          981 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                       Enable Signal                                                                                                      |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                      |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__136_n_0                                                       |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                                              |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__137_n_0                                                 |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                                               | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                             |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                          |                1 |              1 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                             | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                         |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                                  |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                   |                1 |              1 |
| ~cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                                          | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                       |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                    |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg                                                 |                1 |              1 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                              |                1 |              1 |
| ~cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                             | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                         |                1 |              1 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                                                                     |                1 |              1 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                              |                1 |              1 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                                                                    |                1 |              1 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                                          | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset                                                                                                                                              |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                             |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                             |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                                                                       |                1 |              1 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                        |                                                                                                                                                                                                                       |                1 |              2 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                      |                1 |              2 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                      | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              3 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                                          |                                                                                                                                                                                                                       |                2 |              3 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                                                                                           |                2 |              4 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                  | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                   |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                        | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data_next[10]_i_1_n_0                                                                    |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                  | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                              |                1 |              4 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                       | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                   |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                     |                2 |              4 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                    |                                                                                                                                                                                                                       |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                          |                                                                                                                                                                                                                       |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                        |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                 |                4 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_write                                                                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_write_select                                                                          |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_state                                                                                                                                                                     | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                             | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                1 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                               | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                                                             |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                               | cpu_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                      |                1 |              4 |
| ~cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                                          | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                   |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                       |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/branch_count[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                       |                2 |              4 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                                       | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                         | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                                                                       |                1 |              5 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/status_reg0                                                                                   | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                  |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                    | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                      | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                |                1 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                            |                                                                                                                                                                                                                       |                1 |              5 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                          |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                                                | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                2 |              5 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                            |                                                                                                                                                                                                                       |                2 |              5 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[3]_32                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                3 |              6 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_1[0]                                                                                                                                  |                                                                                                                                                                                                                       |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                       |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                       |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[1]_36                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[2]_35                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/sch_inst/en_sch                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/reset_round_counter                                                                                                                           |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data[2]_i_1_n_0                                                                          |                3 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[4]_31                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                3 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                         |                4 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                               | cpu_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                |                                                                                                                                                                                                                       |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[5]_33                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/stat_select[0]_34                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                          |                2 |              6 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[7][0]                                                                                                                                                                |                                                                                                                                                                                                                       |                2 |              6 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                       |                2 |              7 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                2 |              7 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                                               | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                             |                3 |              7 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                    |                                                                                                                                                                                                                       |                5 |              7 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                       |                3 |              7 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                          | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              7 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/control_rst                                                                                |                1 |              7 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                6 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                7 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/p_1_in__0[23]                                                                                                                                                         | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                6 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                6 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                7 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                   | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                               | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                2 |              8 |
| ~cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                       |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                6 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                   |                                                                                                                                                                                                                       |                1 |              8 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                   |                                                                                                                                                                                                                       |                1 |              8 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                     |                                                                                                                                                                                                                       |                7 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                             |                                                                                                                                                                                                                       |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                6 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                          |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                             | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/p_1_in__0[31]                                                                                                                                                         | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/p_1_in__0[15]                                                                                                                                                         | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/p_1_in__0[7]                                                                                                                                                          | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                4 |              8 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                              |                                                                                                                                                                                                                       |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                 | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                5 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/branch_data_first                                                                                 | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                2 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                                               | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                        |                5 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/p_30_in                                                                                           | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/state                                                                                                                                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/sha256_reset                                                                                                                                  |                2 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                               |                                                                                                                                                                                                                       |                5 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                                                                       |                4 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                9 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                             | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                3 |              9 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                             |                                                                                                                                                                                                                       |                3 |             10 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                                         |                                                                                                                                                                                                                       |                4 |             10 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                |                4 |             10 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                                       | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                3 |             11 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                6 |             11 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                4 |             11 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |                7 |             11 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                  | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                                                                       |                3 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                6 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                5 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/sample_cmd                                                                                        | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                4 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                               |                                                                                                                                                                                                                       |                2 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                        |                                                                                                                                                                                                                       |                5 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                              |                3 |             12 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/trace_wen_keep                                                                                 |                4 |             13 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                5 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0 |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0 |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                        |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0    |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0    |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0 |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                5 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                5 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0 |                4 |             16 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                              |                5 |             17 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[144]_i_1_n_0                                                         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                9 |             18 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[162]_i_1_n_0                                                         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             18 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[180]_i_1_n_0                                                         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                9 |             18 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Embedded_Trace.rddata[0]_i_1_n_0                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             18 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                 |                5 |             19 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                          | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                           |                6 |             23 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                              |               12 |             23 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                 |                6 |             28 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                      |                9 |             28 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                 |               12 |             31 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                         | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Area_Debug_Control.mb_halted_i_reg_0[0]                                                                                                                       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                7 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               11 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                9 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0  | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               13 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0 | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                8 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0   | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                8 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                9 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |                9 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                                                |                                                                                                                                                                                                                       |                8 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               11 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                    | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                7 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                          | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |                6 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                      | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |               11 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                        | cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                 |               10 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |               32 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/E[0]                                                                                              | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |               11 |             32 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                         |                                                                                                                                                                                                                       |               13 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               10 |             32 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                       |               10 |             32 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6][0]                                                                                                                                    |                                                                                                                                                                                                                       |                5 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                          | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |               16 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                      |                                                                                                                                                                                                                       |                7 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                                               |                                                                                                                                                                                                                       |               18 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                                                 |                                                                                                                                                                                                                       |                9 |             32 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |               15 |             33 |
|  cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                             | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_write_rst_reg_n_0                                                                     |               13 |             33 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                          |               17 |             33 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                                                                       |               10 |             34 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                       |                8 |             35 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                   |                                                                                                                                                                                                                       |                6 |             35 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                                                                       |                9 |             35 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                             | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                7 |             35 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                               |                                                                                                                                                                                                                       |               13 |             36 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/data_read_reg0                                                                                | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                  |               18 |             36 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                                       |                8 |             36 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                             |                                                                                                                                                                                                                       |                9 |             36 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                                       |               10 |             36 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                      | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |                9 |             39 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                 |               16 |             40 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                       | cpu_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                       |               20 |             53 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/done_control_delay/done_control                                                                                                                  | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/sha256_reset                                                                                                                                  |               14 |             55 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                   | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               21 |             59 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                        |               30 |             63 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                          |                                                                                                                                                                                                                       |               16 |             64 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                               |                                                                                                                                                                                                                       |                8 |             64 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                             |                                                                                                                                                                                                                       |               20 |             79 |
|  cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                          |                                                                                                                                                                                                                       |               30 |             92 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                                               | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               42 |            118 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                     |                                                                                                                                                                                                                       |               32 |            128 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/sch_inst/en_sch                                                                                                                                  |                                                                                                                                                                                                                       |               46 |            224 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/comp_control_delays/delay_reg[0][1]_0[1]                                                                                                         |                                                                                                                                                                                                                       |               60 |            256 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/hash_control_delays/delay_reg[0][1]_1[0]                                                                                                         | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/axi_sha256_no_padder/hash_control_delays/delay_reg[0][1]_0                                                                                                         |               64 |            256 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                    | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |               88 |            300 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg3                                                                                                                                                              | cpu_i/axi_sha256_0/inst/axi_sha256_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                |               73 |            309 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          | cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                    |              154 |            342 |
|  cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                          |                                                                                                                                                                                                                       |              241 |            676 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


