<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>10.727</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>10.727</CP_FINAL>
  <CP_ROUTE>10.727</CP_ROUTE>
  <CP_SYNTH>8.716</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>-0.727</SLACK_FINAL>
  <SLACK_ROUTE>-0.727</SLACK_ROUTE>
  <SLACK_SYNTH>1.284</SLACK_SYNTH>
  <TIMING_MET>FALSE</TIMING_MET>
  <TNS_FINAL>-33.077</TNS_FINAL>
  <TNS_ROUTE>-33.077</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>-0.727</WNS_FINAL>
  <WNS_ROUTE>-0.727</WNS_ROUTE>
  <WNS_SYNTH>1.284</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>256</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>4950</FF>
    <LATCH>0</LATCH>
    <LUT>4926</LUT>
    <SLICE>2216</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="rv32i_npp_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="1">control_s_axi_U</SubModules>
    <Resources BRAM="256" FF="4950" LUT="4926" LogicLUT="4926" RAMB36="128"/>
    <LocalResources FF="4745" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="rv32i_npp_ip_control_s_axi" DEPTH="1" FILE_NAME="rv32i_npp_ip.v" ORIG_REF_NAME="rv32i_npp_ip_control_s_axi">
    <Resources BRAM="256" FF="205" LUT="4913" LogicLUT="4913" RAMB36="128"/>
    <LocalResources FF="138" LUT="105" LogicLUT="105"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="10.402" DATAPATH_LOGIC_DELAY="2.321" DATAPATH_NET_DELAY="8.081" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/DIBDI[0]" LOGIC_LEVELS="8" MAX_FANOUT="203" SLACK="-0.727" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="10.328" DATAPATH_LOGIC_DELAY="2.321" DATAPATH_NET_DELAY="8.007" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5/DIBDI[0]" LOGIC_LEVELS="8" MAX_FANOUT="203" SLACK="-0.653" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.985" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="7.788" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/ADDRBWRADDR[2]" LOGIC_LEVELS="7" MAX_FANOUT="203" SLACK="-0.635" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="10.287" DATAPATH_LOGIC_DELAY="2.321" DATAPATH_NET_DELAY="7.966" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/DIBDI[0]" LOGIC_LEVELS="8" MAX_FANOUT="203" SLACK="-0.612" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_i_18" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.922" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="7.725" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6/ADDRBWRADDR[2]" LOGIC_LEVELS="7" MAX_FANOUT="203" SLACK="-0.572" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.832" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="7.635" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7/ADDRBWRADDR[2]" LOGIC_LEVELS="7" MAX_FANOUT="203" SLACK="-0.482" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="10.143" DATAPATH_LOGIC_DELAY="2.321" DATAPATH_NET_DELAY="7.822" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/DIBDI[0]" LOGIC_LEVELS="8" MAX_FANOUT="203" SLACK="-0.468" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_i_17__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.817" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="7.620" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6/ADDRBWRADDR[2]" LOGIC_LEVELS="7" MAX_FANOUT="203" SLACK="-0.467" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.848" DATAPATH_LOGIC_DELAY="2.321" DATAPATH_NET_DELAY="7.527" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4/WEBWE[0]" LOGIC_LEVELS="8" MAX_FANOUT="203" SLACK="-0.464" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_74" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_4_i_18__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.793" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="7.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/ADDRBWRADDR[2]" LOGIC_LEVELS="7" MAX_FANOUT="203" SLACK="-0.443" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/rv32i_npp_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/rv32i_npp_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/rv32i_npp_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/rv32i_npp_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/rv32i_npp_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/rv32i_npp_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rv32i_npp_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
