"radeon: ring %d test failed (0x%08X)\n"	,	L_7
LMI_SOFT_RESET	,	V_64
UVD_MPC_SET_MUX	,	V_82
ring	,	V_4
uint64_t	,	T_2
"ring test on %d succeeded in %d usecs\n"	,	L_6
radeon_uvd_get_destroy_msg	,	F_33
UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_43
UVD_FW_START	,	V_33
radeon_uvd_get_create_msg	,	F_32
upper_32_bits	,	F_25
"radeon: fence wait timed out.\n"	,	L_12
"radeon: failed to get create msg (%d).\n"	,	L_9
tmp	,	V_36
PACKET0	,	F_8
ib	,	V_97
CHIP_RV620	,	V_48
CHIP_RV740	,	V_38
uvd_v1_0_semaphore_emit	,	F_29
wptr	,	V_7
UVD_VCPU_CNTL	,	V_53
UVD_MPC_SET_ALU	,	V_81
radeon_fence	,	V_8
fence_drv	,	V_11
TAP_SOFT_RESET	,	V_70
radeon_fence_unref	,	F_36
size	,	V_17
radeon_ring_unlock_commit	,	F_18
UVD_CONTEXT_ID	,	V_89
CHIP_RV610	,	V_46
semaphore	,	V_94
UVD_RBC_RB_RPTR	,	V_5
"UVD not responding, giving up!!!\n"	,	L_4
radeon_ring_test	,	F_15
DRM_INFO	,	F_20
status	,	V_83
UVD_LMI_CTRL2	,	V_61
SRBM_SOFT_RESET	,	V_72
usec_timeout	,	V_91
ring_size	,	V_88
RREG32	,	F_2
UVD_SEMA_TIMEOUT_STATUS	,	V_44
uvd_v1_0_stop	,	F_22
max_handles	,	V_28
UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_41
UVD_RBC_RB_CNTL	,	V_85
uvd_v1_0_get_wptr	,	F_3
UVD_SOFT_RESET	,	V_63
UVD_MPC_SET_MUXB1	,	V_80
RADEON_USEC_IB_TEST_TIMEOUT	,	V_101
UVD_MPC_SET_MUXB0	,	V_79
rdev	,	V_2
RADEON_UVD_SESSION_SIZE	,	V_27
uvd_v1_0_set_wptr	,	F_4
RADEON_UVD_STACK_SIZE	,	V_26
seq	,	V_15
order_base_2	,	F_26
uvd_v1_0_init	,	F_12
UVD_VCPU_CACHE_SIZE0	,	V_22
uint32_t	,	T_1
i	,	V_55
UVD_VCPU_CACHE_SIZE2	,	V_30
j	,	V_56
UVD_VCPU_CACHE_SIZE1	,	V_25
rb_bufsz	,	V_54
DRM_UDELAY	,	F_28
EINVAL	,	V_92
UVD_MP_SWAP_CNTL	,	V_76
r	,	V_18
UVD_MPC_SET_MUXA0	,	V_77
uvd_v1_0_resume	,	F_9
UVD_SEMA_CNTL	,	V_45
length_dw	,	V_100
uvd_v1_0_ib_test	,	F_31
UVD_MPC_SET_MUXA1	,	V_78
RBC_SOFT_RESET	,	V_67
CHIP_RV670	,	V_51
"ib test on ring %d succeeded\n"	,	L_13
radeon_ring_lock	,	F_16
LMI_UMC_SOFT_RESET	,	V_71
radeon_device	,	V_1
mdelay	,	F_23
"radeon: failed to get destroy ib (%d).\n"	,	L_10
radeon_uvd_resume	,	F_10
UVD_VCPU_CACHE_OFFSET2	,	V_29
UVD_VCPU_CACHE_OFFSET1	,	V_24
UVD_VCPU_CACHE_OFFSET0	,	V_21
uvd_v1_0_ib_execute	,	F_30
UVD_GPCOM_VCPU_DATA0	,	V_13
UVD_GPCOM_VCPU_DATA1	,	V_14
mp_swap_cntl	,	V_58
u32	,	T_3
radeon_ring	,	V_3
uvd_v1_0_fini	,	F_21
UVD_CGC_GATE	,	V_59
usecs_to_jiffies	,	F_35
VCPU_SOFT_RESET	,	V_65
UVD_RBC_RB_WPTR	,	V_6
radeon_semaphore	,	V_93
UVD_GPCOM_VCPU_CMD	,	V_16
CXW_SOFT_RESET	,	V_69
WREG32_P	,	F_19
radeon_ring_write	,	F_7
done	,	V_39
"radeon: cp failed to lock ring %d (%d).\n"	,	L_5
UVD_RBC_RB_BASE	,	V_87
ETIMEDOUT	,	V_102
LBSI_SOFT_RESET	,	V_66
"radeon: fence wait failed (%d).\n"	,	L_11
DRM_ERROR	,	F_17
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_3
uvd_v1_0_fence_emit	,	F_6
"radeon: ring failed to lock UVD ring (%d).\n"	,	L_1
idx	,	V_90
uvd_v1_0_get_rptr	,	F_1
UVD_LMI_ADDR_EXT	,	V_31
uvd_v1_0_ring_test	,	F_27
WREG32	,	F_5
gpu_addr	,	V_12
CHIP_RV635	,	V_52
UVD_LMI_EXT40_ADDR	,	V_32
MC_CONFIG	,	V_49
RADEON_UVD_HEAP_SIZE	,	V_23
UVD_RBC_IB_BASE	,	V_98
RADEON_GPU_PAGE_ALIGN	,	F_11
emit_wait	,	V_95
"UVD initialized successfully.\n"	,	L_2
ready	,	V_40
UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_42
UVD_RBC_IB_SIZE	,	V_99
R600_RING_TYPE_UVD_INDEX	,	V_35
addr	,	V_10
CSM_SOFT_RESET	,	V_68
SOFT_RESET_UVD	,	V_73
uvd	,	V_19
UVD_LMI_CTRL	,	V_74
RS_DQ_RD_RET_CONF	,	V_50
radeon_ib	,	V_96
UVD_RBC_RB_WPTR_CNTL	,	V_86
UVD_STATUS	,	V_84
radeon_fence_wait_timeout	,	F_34
UVD_LMI_SWAP_CNTL	,	V_75
__BIG_ENDIAN	,	F_24
uvd_v1_0_start	,	F_14
cpu_addr	,	V_34
UVD_MASTINT_EN	,	V_60
uvd_fw	,	V_20
radeon_set_uvd_clocks	,	F_13
"radeon: failed to raise UVD clocks (%d).\n"	,	L_8
CHIP_RV630	,	V_47
family	,	V_37
fence	,	V_9
UVD_RB_ARB_CTRL	,	V_62
lmi_swap_cntl	,	V_57
