module counter
(
    input wire but_1,
    input wire clk,
    input wire reset,
    output wire [6:0] 7seg
);

reg [3:0] counter;

hex_to_7seg a_7seg(counter, 7seg);

reg but_r;
reg but_rr;

assign push = but_rr & ~but_r

always @(posedge clk) begin
    if(reset)
        counter <= 0;
    else begin
        if(push == 1)
            counter <= counter + 1;
    end
end

always @(posedge clk) begin
    if(reset)
        but_r <= 1;
        but_rr <= 1;
    else begin
        but_r <= but_1;
        but_rr <= but_r;
    end
end


endmodule


module hex_to_7seg
(
    input wire [3:0] hex,
    output wire [6:0] 7seg
);

assign 7seg = (hex == 4'h0)? ~7'b0_111_111:
              (hex == 4'h1)? ~7'b0_000_110:
              (hex == 4'h2)? ~7'b1_011_011:
              (hex == 4'h3)? ~7'b1_001_111:
              (hex == 4'h4)? ~7'b1_100_110:
              (hex == 4'h5)? ~7'b1_110_101:
              (hex == 4'h6)? ~7'b1_111_101:
              (hex == 4'h7)? ~7'b0_000_111:
              (hex == 4'h8)? ~7'b1_111_111:
              (hex == 4'h9)? ~7'b1_101_111:
              (hex == 4'ha)? ~7'b1_110_111:
              (hex == 4'hb)? ~7'b1_111_100:
              (hex == 4'hc)? ~7'b0_111_001:
              (hex == 4'hd)? ~7'b1_011_110:
              (hex == 4'he)? ~7'b1_111_001;

endmodule