0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.srcs/sim_1/new/decoder_3x8_tb.v,1659990668,verilog,,,,decoder_3x8_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.srcs/sources_1/new/decoder_3x8.v,1660029643,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.srcs/sim_1/new/decoder_3x8_tb.v,,decoder_3x8,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sources_1/new/decoder_2x4.v,1659989724,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.srcs/sources_1/new/decoder_3x8.v,,decoder_2x4,,,,,,,,
