{
  "$schema": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "x-version": "1.0.0",
  "name": "vyges/fast-fourier-transform-ip",
  "version": "1.0.0",
  "description": "A high-performance Fast Fourier Transform (FFT) hardware accelerator supporting configurable FFT lengths from 256 to 4096 points with double-buffered memory architecture and memory-mapped interfaces.",
  "license": "Apache-2.0",
  "template": "vyges-ip-template@1.0.0",
  "target": ["asic", "fpga"],
  "design_type": ["digital"],
  "maturity": "prototype",
  "created": "2025-07-21T05:38:04Z",
  "updated": "2025-07-21T05:38:04Z",
  "source": {
    "type": "git",
    "url": "https://github.com/vyges/fast-fourier-transform-ip",
    "commit": "main",
    "private": false,
    "containsEncryptedPayload": false,
    "indexing": true
  },
  "maintainers": [
    {
      "name": "Vyges IP Development Team",
      "email": "ip-dev@vyges.com",
      "github": "vyges-ip-dev"
    }
  ],
  "branding": {
    "provider": "Vyges",
    "logo": "https://vyges.com/assets/logo.svg",
    "website": "https://vyges.com/ip/fast-fourier-transform-ip",
    "usage": "Use of the logo is permitted for attribution or compatibility references only."
  },
  "interfaces": [
    {
      "type": "bus",
      "direction": "input",
      "protocol": "APB",
      "width": 32,
      "signals": [
        { "name": "pclk_i", "direction": "input", "type": "clock", "description": "APB clock signal" },
        { "name": "preset_n_i", "direction": "input", "type": "reset", "active_level": "low", "description": "APB reset signal" },
        { "name": "psel_i", "direction": "input", "type": "control", "description": "APB select signal" },
        { "name": "penable_i", "direction": "input", "type": "control", "description": "APB enable signal" },
        { "name": "pwrite_i", "direction": "input", "type": "control", "description": "APB write enable" },
        { "name": "paddr_i", "direction": "input", "width": 16, "type": "data", "description": "APB address bus" },
        { "name": "pwdata_i", "direction": "input", "width": 32, "type": "data", "description": "APB write data" },
        { "name": "prdata_o", "direction": "output", "width": 32, "type": "data", "description": "APB read data" },
        { "name": "pready_o", "direction": "output", "type": "control", "description": "APB ready signal" }
      ]
    },
    {
      "type": "bus",
      "direction": "input",
      "protocol": "AXI4",
      "width": 64,
      "signals": [
        { "name": "axi_aclk_i", "direction": "input", "type": "clock", "description": "AXI clock signal" },
        { "name": "axi_areset_n_i", "direction": "input", "type": "reset", "active_level": "low", "description": "AXI reset signal" },
        { "name": "axi_awaddr_i", "direction": "input", "width": 32, "type": "data", "description": "AXI write address" },
        { "name": "axi_awvalid_i", "direction": "input", "type": "control", "description": "AXI write address valid" },
        { "name": "axi_awready_o", "direction": "output", "type": "control", "description": "AXI write address ready" },
        { "name": "axi_wdata_i", "direction": "input", "width": 64, "type": "data", "description": "AXI write data" },
        { "name": "axi_wvalid_i", "direction": "input", "type": "control", "description": "AXI write data valid" },
        { "name": "axi_wready_o", "direction": "output", "type": "control", "description": "AXI write data ready" },
        { "name": "axi_araddr_i", "direction": "input", "width": 32, "type": "data", "description": "AXI read address" },
        { "name": "axi_arvalid_i", "direction": "input", "type": "control", "description": "AXI read address valid" },
        { "name": "axi_arready_o", "direction": "output", "type": "control", "description": "AXI read address ready" },
        { "name": "axi_rdata_o", "direction": "output", "width": 64, "type": "data", "description": "AXI read data" },
        { "name": "axi_rvalid_o", "direction": "output", "type": "control", "description": "AXI read data valid" },
        { "name": "axi_rready_i", "direction": "input", "type": "control", "description": "AXI read data ready" }
      ]
    },
    {
      "type": "interrupt",
      "direction": "output",
      "signals": [
        { "name": "fft_done_o", "direction": "output", "type": "interrupt", "description": "FFT computation complete interrupt" },
        { "name": "fft_error_o", "direction": "output", "type": "interrupt", "description": "FFT computation error interrupt" }
      ]
    }
  ],
  "parameters": [
    {
      "name": "FFT_MAX_LENGTH_LOG2",
      "type": "int",
      "default": 12,
      "description": "Maximum FFT length as log2 (supports up to 4096 points)",
      "range": { "min": 8, "max": 12 },
      "units": "bits",
      "required": false
    },
    {
      "name": "DATA_WIDTH",
      "type": "int",
      "default": 16,
      "description": "Width of input/output data samples",
      "range": { "min": 8, "max": 32 },
      "units": "bits",
      "required": false
    },
    {
      "name": "TWIDDLE_WIDTH",
      "type": "int",
      "default": 16,
      "description": "Width of twiddle factor coefficients",
      "range": { "min": 8, "max": 32 },
      "units": "bits",
      "required": false
    },
    {
      "name": "APB_ADDR_WIDTH",
      "type": "int",
      "default": 16,
      "description": "Width of APB address bus",
      "range": { "min": 8, "max": 32 },
      "units": "bits",
      "required": false
    },
    {
      "name": "AXI_ADDR_WIDTH",
      "type": "int",
      "default": 32,
      "description": "Width of AXI address bus",
      "range": { "min": 16, "max": 64 },
      "units": "bits",
      "required": false
    },
    {
      "name": "AXI_DATA_WIDTH",
      "type": "int",
      "default": 64,
      "description": "Width of AXI data bus",
      "range": { "min": 32, "max": 512 },
      "units": "bits",
      "required": false
    }
  ],
  "test": {
    "coverage": true,
    "testbenches": ["cocotb", "systemverilog"],
    "simulators": ["verilator", "iverilog"],
    "status": "passing"
  },
  "flows": {
    "verilator": {
      "status": "verified"
    },
    "openlane": {
      "pdks": ["sky130B"],
      "status": "tested"
    },
    "vivado": {
      "status": "partial"
    }
  },
  "asic": {
    "flavor": "digital",
    "technology": "sky130B",
    "area": {
      "estimate": "50000",
      "units": "gates",
      "description": "Estimated gate count for 1024-point FFT"
    },
    "power": {
      "estimate": "50",
      "units": "mW",
      "description": "Estimated power consumption at 1GHz"
    },
    "performance": {
      "max_frequency": "1000",
      "units": "MHz",
      "description": "Maximum operating frequency"
    }
  },
  "fpga": {
    "families": ["xilinx-7", "xilinx-ultrascale", "intel-cyclone", "intel-arria"],
    "resources": {
      "dsp": 4,
      "bram": 8,
      "lut": 15000,
      "ff": 5000
    }
  },
  "tags": [
    "fft",
    "dsp",
    "signal-processing",
    "fourier-transform",
    "hardware-accelerator",
    "apb",
    "axi",
    "memory-mapped",
    "double-buffered",
    "pipelined",
    "radix-2",
    "16-bit",
    "configurable"
  ],
  "categories": [
    "Digital Signal Processing",
    "Hardware Accelerators",
    "Communication",
    "Audio/Video Processing"
  ],
  "keywords": [
    "FFT",
    "Fast Fourier Transform",
    "DSP",
    "Signal Processing",
    "Hardware Accelerator",
    "Memory Mapped",
    "Double Buffered",
    "APB Interface",
    "AXI Interface",
    "Configurable Length",
    "16-bit Precision",
    "Pipelined Architecture"
  ],
  "documentation": {
    "overview": "docs/design_specification.md",
    "architecture": "docs/architecture.md",
    "user_guide": "docs/user_guide.md",
    "api_reference": "docs/api_reference.md"
  },
  "examples": [
    {
      "name": "Basic FFT Usage",
      "description": "Simple example of configuring and running a 1024-point FFT",
      "file": "examples/basic_fft_usage.sv"
    },
    {
      "name": "Double Buffered Operation",
      "description": "Example demonstrating double-buffered data transfer",
      "file": "examples/double_buffer_example.sv"
    },
    {
      "name": "APB Interface Example",
      "description": "Example of APB interface usage for FFT configuration",
      "file": "examples/apb_interface_example.sv"
    }
  ],
  "dependencies": [],
  "compatibility": {
    "tools": {
      "synthesis": ["yosys", "design_compiler", "vivado"],
      "simulation": ["verilator", "iverilog", "modelsim"],
      "formal": ["yosys-smtbmc", "sby"]
    },
    "standards": ["IEEE 1364-2005", "IEEE 1800-2017"]
  },
  "security": {
    "trust_level": "medium",
    "vulnerabilities": [],
    "certifications": []
  },
  "quality": {
    "code_coverage": 95,
    "functional_coverage": 100,
    "lint_score": 100,
    "review_status": "approved"
  },
  "support": {
    "contact": "ip-support@vyges.com",
    "documentation": "https://vyges.com/docs/fast-fourier-transform-ip",
    "issues": "https://github.com/vyges/fast-fourier-transform-ip/issues",
    "forum": "https://forum.vyges.com/c/ip-support"
  }
} 