// Seed: 1579461079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge id_4) id_4)
  else $display(1);
  id_5(
      .id_0(), .id_1(id_1), .id_2(1), .id_3(id_1), .id_4(id_4), .id_5(1)
  );
  wire module_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
