Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 17:08:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.870        0.000                      0                 1531        0.075        0.000                      0                 1531       54.305        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.870        0.000                      0                 1527        0.075        0.000                      0                 1527       54.305        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.458        0.000                      0                    4        0.985        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.458ns  (logic 59.644ns (57.651%)  route 43.814ns (42.349%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.006   104.020    sm/M_alum_out[0]
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124   104.144 r  sm/ram_reg_i_33/O
                         net (fo=1, routed)           1.084   105.228    display/M_sm_bra[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124   105.352 r  display/ram_reg_i_20/O
                         net (fo=2, routed)           2.298   107.650    display/override_address
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.152   107.802 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.787   108.590    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -108.590    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.226ns  (logic 59.616ns (57.753%)  route 43.610ns (42.247%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.006   104.020    sm/M_alum_out[0]
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124   104.144 r  sm/ram_reg_i_33/O
                         net (fo=1, routed)           1.084   105.228    display/M_sm_bra[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124   105.352 r  display/ram_reg_i_20/O
                         net (fo=2, routed)           2.298   107.650    L_reg/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.124   107.774 r  L_reg/ram_reg_i_13/O
                         net (fo=1, routed)           0.584   108.359    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.359    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.460ns  (logic 60.082ns (59.218%)  route 41.378ns (40.782%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.849   103.864    sm/M_alum_out[0]
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.150   104.014 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.927   104.941    sm/D_states_q[4]_i_21_n_0
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.357   105.298 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.443   105.741    sm/D_states_q[4]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.331   106.072 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.520   106.592    sm/D_states_d__0[4]
    SLICE_X37Y23         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X37Y23         FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -106.592    
  -------------------------------------------------------------------
                         slack                                  9.526    

Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.313ns  (logic 59.616ns (58.844%)  route 41.697ns (41.156%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.103   104.118    sm/M_alum_out[0]
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.242 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.643   104.885    sm/D_states_q[1]_i_14_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124   105.009 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.933   105.942    sm/D_states_q[1]_i_3_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124   106.066 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   106.445    sm/D_states_d__0[1]
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)       -0.067   116.028    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.028    
                         arrival time                        -106.445    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.108ns  (logic 59.850ns (59.194%)  route 41.258ns (40.806%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.077   104.092    sm/M_alum_out[0]
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.150   104.242 f  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.311   104.553    sm/D_states_q[2]_i_14_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.332   104.885 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.762   105.647    sm/D_states_q[2]_i_3_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I1_O)        0.124   105.771 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.469   106.240    sm/D_states_d__0[2]
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.203    
                         clock uncertainty           -0.035   116.168    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.067   116.101    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.101    
                         arrival time                        -106.240    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.897ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.004ns  (logic 60.230ns (59.631%)  route 40.774ns (40.369%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=25 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.419     5.550 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         1.373     6.924    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.325     7.249 f  sm/D_registers_q[7][31]_i_85/O
                         net (fo=5, routed)           0.675     7.924    sm/D_registers_q[7][31]_i_85_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.326     8.250 r  sm/ram_reg_i_56/O
                         net (fo=1, routed)           0.771     9.021    sm/ram_reg_i_56_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.145 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.955    10.100    L_reg/M_sm_ra1[1]
    SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.124    10.224 r  L_reg/D_registers_q[7][31]_i_113/O
                         net (fo=2, routed)           0.891    11.115    L_reg/D_registers_q[7][31]_i_113_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I2_O)        0.152    11.267 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=45, routed)          0.640    11.907    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.233 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.233    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.746 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.746    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.863 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.863    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.980 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    12.980    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.097 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.097    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.214 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.214    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.331 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.448    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.565    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.819 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.873    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.696 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.696    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.810 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.810    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.924 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.924    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.038    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.152    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.266    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.380 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.380    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.494    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.651 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.847    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.176 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.176    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.709 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.709    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.826 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.943 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.943    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.060 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.060    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.177    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.294 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.411 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.411    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.528 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.528    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.685 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.719    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.507 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.507    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.621 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.735 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.849 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.849    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.963 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.963    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.077 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.077    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.191 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.191    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.305 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.305    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.462 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.692    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.492 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.492    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.609 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.609    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.726 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.843 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.843    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.960 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.960    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.077 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.077    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.194 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.311    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.654    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.442 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.556 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.556    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.670 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.670    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.784 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.898 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.397 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.509    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.294 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.294    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.408 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.408    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.522 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.522    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.636 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.636    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.750 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.750    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.864 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.864    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.978 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.978    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.092 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.092    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.249 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.155    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.484 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.484    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.017 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.251 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.251    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.368 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.368    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.485 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.485    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.602 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.602    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.719 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.719    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.836 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.836    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.993 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.826    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.158 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.158    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.708 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.708    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.822    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.936    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.050    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.164    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.278    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.392    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.506    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.571    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    37.900 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.900    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.450 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.020 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.020    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.134 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.248 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.248    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.405 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.263    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.142 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.940 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.940    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.097 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.161    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.490 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.490    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.040 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.154 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.154    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.268 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.268    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.382 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.382    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.496 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.496    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.610 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.610    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.724 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.724    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.881 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    45.983    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.312 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.845 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.845    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.962 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.962    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.079 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.079    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.196 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.196    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.313 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.430 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.430    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.547 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.547    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.664 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.664    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.821 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.838    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.626 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.626    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.740 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.740    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.854 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.854    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.968 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.557    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.886 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.886    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.419 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.419    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.536 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.536    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.653 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.653    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.770 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.770    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.887 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.887    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.004 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.004    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.121 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.238 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.238    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.395 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.329    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.231 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.231    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.345 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.345    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.573 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.573    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.687 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.687    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.801 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.801    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.915 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.915    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.072 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.390    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.719 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.719    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.117 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.117    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.231 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.231    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.345 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.345    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.459 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.459    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.573    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.687    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.801    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.072 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    59.974    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.303 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.303    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.853 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.853    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.967 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.967    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.081 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.081    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.195 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.195    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.309 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.309    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.423 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.651 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.651    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.808 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.772    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.101 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.101    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.651 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.651    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.765    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.879    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.993    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.107    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.221    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.335    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.492 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.651    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.980 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.378 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.378    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.492 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.492    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.606 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.606    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.720 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.720    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.834 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.948 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.948    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.062 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.062    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.176 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.176    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.333 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.429    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.758 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.758    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.291 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.291    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.408 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.408    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.525 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.525    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.642 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.642    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.759 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.759    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.876 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.876    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.993 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.993    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.110 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.110    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.267 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.135    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.467 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.467    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.131 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.131    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.245 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.245    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.359 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.473 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.473    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.587 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.587    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.701 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.701    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.815 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.815    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.972 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.040    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.369 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.919 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.919    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.033 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.033    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.147 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.147    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.261 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.261    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.375 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.375    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.489 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.489    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.603 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.603    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.717 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.717    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.874 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    76.970    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.299 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.299    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.963 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.963    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.077 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.077    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.191 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.191    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.305 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.305    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.419 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.419    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.533 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.533    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.647 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.647    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.804 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    79.982    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.311 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.311    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.712 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.712    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.826 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.826    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.940 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.054 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.054    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.168 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.168    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.282 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.282    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.396 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.396    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.510 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.510    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.667 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.562    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.891 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.891    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.424 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.424    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.541 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.541    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.658 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.658    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.775 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.892 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.009 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.009    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.126 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.243 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.400 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.311    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.643 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.643    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.193 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.193    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.307 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.307    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.421 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.148 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.059    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.388 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.938 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.938    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.052 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.052    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.166 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.166    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.280 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.280    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.394 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.394    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.508 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.508    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.622 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.622    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.736 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.736    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.893 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.795    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.124 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.124    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.674 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.788 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.788    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.902 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.016 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.016    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.130 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.130    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.358 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.358    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.472 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.472    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.629 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.617    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    93.946 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    93.946    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.479 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.596 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.713 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.830 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.830    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.947 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.947    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.064 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.298 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.298    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.455 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.375    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.707 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.707    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.257 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.257    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.371 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.371    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.485 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.485    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.599 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.599    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.713 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.713    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.827 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.827    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.941 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.941    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.145    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.474 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.024 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.024    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.138 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.138    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.252 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.366 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.366    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.480 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.480    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.594 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.594    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.708 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.708    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.822 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.822    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.979 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.407    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.736 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.736    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   101.945 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.609    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   102.906 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.245   104.151    sm/M_alum_out[0]
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124   104.275 r  sm/D_states_q[3]_i_16/O
                         net (fo=1, routed)           0.433   104.708    sm/D_states_q[3]_i_16_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124   104.832 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.705   105.537    sm/D_states_q[3]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.124   105.661 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.474   106.135    sm/D_states_d__0[3]
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.134    
                         clock uncertainty           -0.035   116.099    
    SLICE_X39Y22         FDSE (Setup_fdse_C_D)       -0.067   116.032    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -106.136    
  -------------------------------------------------------------------
                         slack                                  9.897    

Slack (MET) :             10.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.845ns  (logic 59.616ns (59.117%)  route 41.229ns (40.883%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.913   103.927    sm/M_alum_out[0]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124   104.051 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.433   104.484    sm/D_states_q[0]_i_16_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124   104.608 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.424   105.033    sm/D_states_q[0]_i_7_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124   105.157 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.820   105.977    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X36Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X36Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.274   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y22         FDSE (Setup_fdse_C_D)       -0.105   116.081    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.081    
                         arrival time                        -105.977    
  -------------------------------------------------------------------
                         slack                                 10.104    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.366ns  (logic 59.616ns (59.399%)  route 40.750ns (40.601%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933    99.253    alum/temp_out0[1]
    SLICE_X36Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.582 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.132 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   100.132    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.246 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.246    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.360 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.360    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.474 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.474    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.588 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.588    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.702 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.087 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.428   101.516    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   101.845 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   101.845    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   102.054 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.664   102.718    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.297   103.015 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.913   103.927    sm/M_alum_out[0]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124   104.051 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.433   104.484    sm/D_states_q[0]_i_16_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124   104.608 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.425   105.034    sm/D_states_q[0]_i_7_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124   105.158 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.340   105.498    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X35Y22         FDSE (Setup_fdse_C_D)       -0.047   116.051    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.051    
                         arrival time                        -105.498    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.676ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.081ns  (logic 58.060ns (58.013%)  route 42.021ns (41.987%))
  Logic Levels:           312  (CARRY4=277 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.568    98.888    sm/temp_out0[1]
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.329    99.217 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.454    99.671    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    99.795 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000    99.795    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.238   100.033 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.823   100.856    sm/M_alum_out[1]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.298   101.154 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.402   101.557    sm/D_states_q[7]_i_60_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I4_O)        0.124   101.681 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.466   102.147    sm/D_states_q[7]_i_44_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124   102.271 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           1.269   103.540    sm/D_states_q[7]_i_19_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   103.664 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.643   104.307    sm/D_states_q[7]_i_5_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   104.431 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.782   105.214    sm/D_states_q[7]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205   115.890    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.890    
                         arrival time                        -105.214    
  -------------------------------------------------------------------
                         slack                                 10.676    

Slack (MET) :             10.676ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.081ns  (logic 58.060ns (58.013%)  route 42.021ns (41.987%))
  Logic Levels:           312  (CARRY4=277 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X39Y22         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.262     8.850    sm/D_states_q[3]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.152     9.002 r  sm/D_registers_q[7][31]_i_150/O
                         net (fo=1, routed)           0.569     9.571    sm/D_registers_q[7][31]_i_150_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  sm/D_registers_q[7][31]_i_111/O
                         net (fo=32, routed)          1.209    11.106    sm/M_sm_bsel[2]
    SLICE_X53Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.230 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    12.217    sm/M_alum_b[0]
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  sm/D_registers_q[7][31]_i_208/O
                         net (fo=1, routed)           0.000    12.341    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.854 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    12.854    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    12.971    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.088    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.205    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.322    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.439 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.439    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.556    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  alum/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.927 r  alum/D_registers_q_reg[7][31]_i_88/CO[0]
                         net (fo=37, routed)          1.054    14.981    alum/temp_out0[31]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.804 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.804    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.032 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.032    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.146 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.146    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.260 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.759 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.196    17.955    alum/temp_out0[30]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    18.284 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.284    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.817 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.793 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.034    20.827    alum/temp_out0[29]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.615 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.615    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.729    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.843    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.957    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.071    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.570 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.230    23.800    alum/temp_out0[28]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.600 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.600    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.717 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.717    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.834 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.834    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.951 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.576 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.186    26.763    alum/temp_out0[27]
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.551 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.551    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.665 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.665    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.779 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.779    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.893 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.893    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.007 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.007    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.235    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.349    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.506 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    29.617    alum/temp_out0[26]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.402 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.402    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.516 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.357 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.906    32.263    alum/temp_out0[25]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.125 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.125    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.242 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.242    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.359 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.359    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.101 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.833    34.935    alum/temp_out0[24]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.267 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.267    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.817    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.931    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.045    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.273 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.273    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.387 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.387    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.501 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.501    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.615 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.615    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.772 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.908    37.679    alum/temp_out0[23]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    38.008 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.008    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.558 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.558    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.672 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.672    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.786 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.786    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.900 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.900    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.014 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.014    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.128 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.513 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.858    40.371    alum/temp_out0[22]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.700 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.700    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.250 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.250    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.364    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.592    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.205 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.064    43.270    alum/temp_out0[21]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    43.599 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.599    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.149 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.149    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.263 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.263    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.377 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.377    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.491 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.491    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.605 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.605    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.719 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.833 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.833    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.990 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.102    46.092    alum/temp_out0[20]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    46.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.954 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.188    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.305 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.305    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.422 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.422    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.539 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.539    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.656 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.656    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.773 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.773    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.930 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.017    48.946    alum/temp_out0[19]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    49.734 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.734    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.848 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.848    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.962 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.962    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.076 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.076    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.190 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.190    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.304 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.418 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.532 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.532    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.689 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.976    51.665    alum/temp_out0[18]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    51.994 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.994    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.527 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.527    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.644 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.644    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.761 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.761    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.878 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.878    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.995 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.995    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.112 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.112    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.229 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.229    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.346 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.346    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.503 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.933    54.437    alum/temp_out0[17]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.225 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.225    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.339 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.339    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.453 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.453    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.567 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.567    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.681 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.180 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.318    57.498    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    57.827 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.225 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.339    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.453 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.453    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.023 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.023    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.180 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.902    60.082    alum/temp_out0[15]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.411 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.961 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.961    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.075 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.075    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.189 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.189    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.303 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.303    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.417 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.417    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.531 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.531    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.645 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.645    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.759 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.759    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.916 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.964    62.880    alum/temp_out0[14]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.209 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.759 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.759    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.873    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.987    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.101 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.101    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.215 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.215    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.329 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.329    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.443    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.600 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.159    65.760    alum/temp_out0[13]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.089 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.089    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.601 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.715 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.715    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.829 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.943 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.943    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.057 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.057    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.285 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.285    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.442 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    68.538    alum/temp_out0[12]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.867 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.867    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.400 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.400    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.517 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.517    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.634 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.634    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.751 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.751    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.868 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.868    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.985 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.985    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.102 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.102    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    71.243    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.332    71.575 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.575    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.125 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.125    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.239 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.239    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.353 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.353    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.467 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.467    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.581 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.581    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.695 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.695    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.809 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.809    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.923 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.923    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.080 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.068    74.148    alum/temp_out0[10]
    SLICE_X33Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.477 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.477    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.027 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.027    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.141 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.141    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.255 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.369 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.369    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.483 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.483    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.597 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.597    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.711 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.711    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.825 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.825    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.982 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.078    alum/temp_out0[9]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.407 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.957 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.185 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.299 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.299    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.413 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.413    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.527 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.527    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.641 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.641    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.755    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.912 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.178    80.090    alum/temp_out0[8]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    80.419 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    80.419    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.390 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.390    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.504 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.504    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.618 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.618    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.775 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.895    82.670    alum/temp_out0[7]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    82.999 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.532 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.532    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.649 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.766 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.766    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.883 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.883    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.000 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.000    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.117 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.117    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.234 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.234    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.351 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.351    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.508 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.911    85.419    alum/temp_out0[6]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    85.751 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.751    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.911    88.167    alum/temp_out0[5]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.329    88.496 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.496    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.046 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.046    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.160 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.160    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.274 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.274    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.388 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.388    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.502 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.502    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.730 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.730    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.844 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.844    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.001 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    90.903    alum/temp_out0[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.232 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.232    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.782 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.896 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.124 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.124    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.238 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.737 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    93.725    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    94.054 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.054    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.587 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.587    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.704 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.704    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.821 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.938 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.055 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.172 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.172    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.289 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.406 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.563 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    96.483    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.332    96.815 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.815    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.365 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.365    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.479 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.593 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.593    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.707 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.707    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.821 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.821    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.935 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.935    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.049 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.049    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.568    98.888    sm/temp_out0[1]
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.329    99.217 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.454    99.671    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    99.795 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000    99.795    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.238   100.033 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.823   100.856    sm/M_alum_out[1]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.298   101.154 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.402   101.557    sm/D_states_q[7]_i_60_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I4_O)        0.124   101.681 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.466   102.147    sm/D_states_q[7]_i_44_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124   102.271 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           1.269   103.540    sm/D_states_q[7]_i_19_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   103.664 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.643   104.307    sm/D_states_q[7]_i_5_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   104.431 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.782   105.214    sm/D_states_q[7]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205   115.890    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        115.890    
                         arrival time                        -105.214    
  -------------------------------------------------------------------
                         slack                                 10.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.913    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.529    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.839    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.913    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.529    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.839    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.913    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.529    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.839    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.913    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.529    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.839    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.555     1.499    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.696    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y30         FDRE                                         r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.822     2.012    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.700    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.071     1.573    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.818     2.008    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.075     1.570    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.710    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.829     2.019    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.708    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.075     1.577    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.346%)  route 0.285ns (57.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    gamecounter/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=4, routed)           0.285     1.952    sm/M_gamecounter_value[1]
    SLICE_X39Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.997 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.997    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.821     2.011    sm/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.251     1.760    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.091     1.851    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y12   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.458ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.930ns (18.030%)  route 4.228ns (81.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         2.414     7.999    sm/D_states_q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.146     8.145 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.959     9.104    sm/D_stage_q[3]_i_3_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.328     9.432 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.855    10.287    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X36Y18         FDPE (Recov_fdpe_C_PRE)     -0.359   115.744    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.744    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                105.458    

Slack (MET) :             105.458ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.930ns (18.030%)  route 4.228ns (81.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         2.414     7.999    sm/D_states_q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.146     8.145 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.959     9.104    sm/D_stage_q[3]_i_3_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.328     9.432 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.855    10.287    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X36Y18         FDPE (Recov_fdpe_C_PRE)     -0.359   115.744    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.744    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                105.458    

Slack (MET) :             105.458ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.930ns (18.030%)  route 4.228ns (81.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         2.414     7.999    sm/D_states_q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.146     8.145 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.959     9.104    sm/D_stage_q[3]_i_3_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.328     9.432 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.855    10.287    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X36Y18         FDPE (Recov_fdpe_C_PRE)     -0.359   115.744    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.744    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                105.458    

Slack (MET) :             105.458ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.930ns (18.030%)  route 4.228ns (81.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         2.414     7.999    sm/D_states_q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.146     8.145 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.959     9.104    sm/D_stage_q[3]_i_3_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.328     9.432 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.855    10.287    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X36Y18         FDPE (Recov_fdpe_C_PRE)     -0.359   115.744    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.744    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                105.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.227ns (19.636%)  route 0.929ns (80.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.128     1.624 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.589     2.213    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.099     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X36Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.667    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.227ns (19.636%)  route 0.929ns (80.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.128     1.624 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.589     2.213    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.099     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X36Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.667    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.227ns (19.636%)  route 0.929ns (80.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.128     1.624 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.589     2.213    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.099     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X36Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.667    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.227ns (19.636%)  route 0.929ns (80.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X35Y22         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.128     1.624 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.589     2.213    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.099     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X36Y18         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y18         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X36Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.667    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.985    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.875ns  (logic 11.880ns (32.216%)  route 24.996ns (67.784%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.965    33.541    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.146    33.687 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.580    38.267    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.030 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.030    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.839ns  (logic 11.872ns (32.226%)  route 24.967ns (67.774%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.793    33.370    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.150    33.520 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.723    38.243    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.751    41.994 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.994    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.584ns  (logic 11.651ns (31.846%)  route 24.933ns (68.154%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.957    33.533    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.657 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.525    38.183    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.738 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.738    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.484ns  (logic 11.277ns (30.908%)  route 25.208ns (69.092%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.640     7.317    L_reg/M_sm_pac[10]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.441 r  L_reg/L_27777b99_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.664     8.104    L_reg/L_27777b99_remainder0_carry_i_21_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  L_reg/L_27777b99_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.043     9.271    L_reg/L_27777b99_remainder0_carry_i_18_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.421 f  L_reg/L_27777b99_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.035    10.456    L_reg/L_27777b99_remainder0_carry_i_20_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.328    10.784 r  L_reg/L_27777b99_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.743    11.527    L_reg/L_27777b99_remainder0_carry_i_10_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.651 r  L_reg/L_27777b99_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.184 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.184    aseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.403 f  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.991    13.394    L_reg/L_27777b99_remainder0[4]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.319    13.713 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.013    14.726    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y5          LUT5 (Prop_lut5_I2_O)        0.328    15.054 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.810    15.864    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.988 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.846    16.834    L_reg/i__carry_i_22_n_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.152    16.986 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.833    L_reg/i__carry_i_19_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.326    18.159 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.794    18.954    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.078 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.989    20.066    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.190 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.190    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.588 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.588    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.827 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.008    21.835    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    22.137 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    22.573    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.697 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    23.698    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I0_O)        0.124    23.822 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.045    24.867    L_reg/i__carry_i_13_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.150    25.017 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.575    25.592    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.374    L_reg/i__carry_i_13_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.524 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.225    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.215 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.215    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.528 f  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.842    29.371    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.306    29.677 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.485    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.609 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.985    31.594    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.718 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    32.537    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.661 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.334    33.995    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I2_O)        0.150    34.145 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.782    37.927    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.705 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.705    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.421ns  (logic 11.648ns (31.983%)  route 24.772ns (68.017%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=8 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    31.442    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.566 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.245    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.369 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.967    33.336    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.124    33.460 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.562    38.022    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.575 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.575    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.350ns  (logic 11.894ns (32.722%)  route 24.456ns (67.278%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.957    33.533    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.152    33.685 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.048    37.733    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.771    41.505 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.505    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.920ns  (logic 11.041ns (30.738%)  route 24.879ns (69.262%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.640     7.317    L_reg/M_sm_pac[10]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.441 r  L_reg/L_27777b99_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.664     8.104    L_reg/L_27777b99_remainder0_carry_i_21_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  L_reg/L_27777b99_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.043     9.271    L_reg/L_27777b99_remainder0_carry_i_18_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.421 f  L_reg/L_27777b99_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.035    10.456    L_reg/L_27777b99_remainder0_carry_i_20_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.328    10.784 r  L_reg/L_27777b99_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.743    11.527    L_reg/L_27777b99_remainder0_carry_i_10_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.651 r  L_reg/L_27777b99_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.184 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.184    aseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.403 f  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.991    13.394    L_reg/L_27777b99_remainder0[4]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.319    13.713 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.013    14.726    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y5          LUT5 (Prop_lut5_I2_O)        0.328    15.054 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.810    15.864    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.988 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.846    16.834    L_reg/i__carry_i_22_n_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.152    16.986 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.833    L_reg/i__carry_i_19_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.326    18.159 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.794    18.954    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.078 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.989    20.066    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.190 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.190    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.588 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.588    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.827 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.008    21.835    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    22.137 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    22.573    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.697 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    23.698    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I0_O)        0.124    23.822 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.045    24.867    L_reg/i__carry_i_13_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.150    25.017 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.575    25.592    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.374    L_reg/i__carry_i_13_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.524 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.225    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.215 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.215    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.528 f  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.842    29.371    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.306    29.677 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.485    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.609 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.985    31.594    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.718 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    32.537    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.661 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.334    33.995    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124    34.119 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.453    37.572    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.140 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.140    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.633ns  (logic 11.639ns (32.664%)  route 23.993ns (67.336%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.793    33.370    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.124    33.494 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.749    37.243    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.787 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.787    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.614ns  (logic 11.646ns (32.700%)  route 23.968ns (67.300%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.169     6.780    L_reg/M_sm_timer[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.150     6.930 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.849     7.779    L_reg/i__carry_i_14__4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.107 f  L_reg/L_27777b99_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.185     9.291    L_reg/L_27777b99_remainder0_carry_i_16__1_n_0
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.153     9.444 f  L_reg/L_27777b99_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278     9.723    L_reg/L_27777b99_remainder0_carry_i_19__1_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.323    10.046 r  L_reg/L_27777b99_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.929    10.974    L_reg/L_27777b99_remainder0_carry_i_10__1_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.302 r  L_reg/L_27777b99_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.302    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.852 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.990    13.064    L_reg/L_27777b99_remainder0_3[4]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.385 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.328    14.614 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    15.047    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.197 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.002    16.198    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.552 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.397    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.352    17.749 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    18.718    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.044 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.498    19.542    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.062 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.062    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.179 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.179    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.398 f  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    21.388    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    21.683 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    21.831    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.955 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.116    23.071    L_reg/i__carry_i_14__1_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.195 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           1.052    24.247    L_reg/i__carry_i_25__3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.371 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.069    25.440    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.564 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    26.379    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.499 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.119    27.619    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.479 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.479    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.596    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.815 r  timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.674    timerseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.295    29.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.615    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.661 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.792    32.453    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.577 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.965    33.541    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.665 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.552    37.218    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.768 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.768    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.328ns  (logic 11.046ns (31.268%)  route 24.282ns (68.732%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.640     7.317    L_reg/M_sm_pac[10]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.441 r  L_reg/L_27777b99_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.664     8.104    L_reg/L_27777b99_remainder0_carry_i_21_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  L_reg/L_27777b99_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.043     9.271    L_reg/L_27777b99_remainder0_carry_i_18_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.421 f  L_reg/L_27777b99_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.035    10.456    L_reg/L_27777b99_remainder0_carry_i_20_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.328    10.784 r  L_reg/L_27777b99_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.743    11.527    L_reg/L_27777b99_remainder0_carry_i_10_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.651 r  L_reg/L_27777b99_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.184 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.184    aseg_driver/decimal_renderer/L_27777b99_remainder0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.403 f  aseg_driver/decimal_renderer/L_27777b99_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.991    13.394    L_reg/L_27777b99_remainder0[4]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.319    13.713 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.013    14.726    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y5          LUT5 (Prop_lut5_I2_O)        0.328    15.054 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.810    15.864    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.988 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.846    16.834    L_reg/i__carry_i_22_n_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.152    16.986 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.833    L_reg/i__carry_i_19_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.326    18.159 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.794    18.954    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.078 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.989    20.066    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.190 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.190    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.588 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.588    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.827 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.008    21.835    L_reg/L_27777b99_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    22.137 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    22.573    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.697 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    23.698    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I0_O)        0.124    23.822 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.045    24.867    L_reg/i__carry_i_13_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.150    25.017 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.575    25.592    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.374    L_reg/i__carry_i_13_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.524 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.225    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.215 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.215    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.528 r  aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.842    29.371    aseg_driver/decimal_renderer/L_27777b99_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.306    29.677 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.485    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.609 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.003    31.612    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    31.736 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.295    32.031    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.155 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.835    33.991    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.115 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.860    36.975    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.548 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.548    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.401ns (79.164%)  route 0.369ns (20.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.369     2.037    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.310 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.310    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.386ns (73.295%)  route 0.505ns (26.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.505     2.186    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.430 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.383ns (72.584%)  route 0.522ns (27.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.522     2.203    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.445 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.445    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.372ns (71.141%)  route 0.556ns (28.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.556     2.237    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.468 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.373ns (67.927%)  route 0.648ns (32.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.648     2.327    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.559 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.409ns (69.387%)  route 0.622ns (30.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.622     2.289    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.570 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.570    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.383ns (63.008%)  route 0.812ns (36.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.812     2.465    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.706 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.373ns (61.551%)  route 0.857ns (38.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.857     2.521    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.730 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.730    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.407ns (61.126%)  route 0.895ns (38.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.895     2.536    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.802 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.802    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.431ns (63.046%)  route 0.839ns (36.954%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.386     2.062    bseg_driver/ctr/S[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.559    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.804 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.804    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.643ns (31.822%)  route 3.520ns (68.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.153     3.672    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.796 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.367     5.163    reset_cond/M_reset_cond_in
    SLICE_X46Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.048ns  (logic 1.643ns (32.542%)  route 3.406ns (67.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.153     3.672    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.796 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.253     5.048    reset_cond/M_reset_cond_in
    SLICE_X48Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.643ns (34.080%)  route 3.178ns (65.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.153     3.672    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.796 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.025     4.821    reset_cond/M_reset_cond_in
    SLICE_X47Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.643ns (34.080%)  route 3.178ns (65.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.153     3.672    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.796 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.025     4.821    reset_cond/M_reset_cond_in
    SLICE_X47Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.640ns (35.530%)  route 2.976ns (64.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.976     4.492    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.616 r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.616    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X52Y31         FDRE                                         r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442     4.847    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 1.624ns (36.858%)  route 2.782ns (63.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.782     4.283    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.407 r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.407    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.848    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 1.630ns (37.487%)  route 2.719ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.719     4.225    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.349 r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.349    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.639ns (39.109%)  route 2.551ns (60.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.551     4.066    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.190 r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.190    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435     4.840    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.653ns (39.544%)  route 2.527ns (60.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.527     4.056    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.180    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.474ns (36.387%)  route 2.576ns (63.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.576     4.050    butt_cond/sync/D[0]
    SLICE_X52Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442     4.847    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.330ns (27.935%)  route 0.851ns (72.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.136    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.181 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.181    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.818     2.008    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.242ns (18.210%)  route 1.085ns (81.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.327    butt_cond/sync/D[0]
    SLICE_X52Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.347ns (24.972%)  route 1.042ns (75.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.042     1.343    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.388 r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.388    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y30         FDRE                                         r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.822     2.012    forLoop_idx_0_516538613[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  forLoop_idx_0_516538613[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.327ns (22.521%)  route 1.125ns (77.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.125     1.407    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.452 r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.452    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.821     2.011    forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_128269753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.341ns (23.279%)  route 1.125ns (76.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.125     1.422    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.467    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_516538613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.319ns (20.779%)  route 1.216ns (79.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.216     1.490    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.535 r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.535    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_516538613[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  forLoop_idx_0_516538613[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.313ns (20.000%)  route 1.251ns (80.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.251     1.519    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.564 r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.564    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.829     2.019    forLoop_idx_0_516538613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  forLoop_idx_0_516538613[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.329ns (19.752%)  route 1.335ns (80.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.335     1.619    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.664 r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.664    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X52Y31         FDRE                                         r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  forLoop_idx_0_128269753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.331ns (18.094%)  route 1.500ns (81.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.263    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.308 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.523     1.831    reset_cond/M_reset_cond_in
    SLICE_X47Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.331ns (18.094%)  route 1.500ns (81.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.263    reset_cond/butt_reset_IBUF
    SLICE_X47Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.308 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.523     1.831    reset_cond/M_reset_cond_in
    SLICE_X47Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





