Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Ethan/Desktop/test_code/P6/P6_1/test_mips_isim_beh.exe -prj C:/Users/Ethan/Desktop/test_code/P6/P6_1/test_mips_beh.prj work.test_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/xlu.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/W_controller.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/transform.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/stop.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/pipeline_register.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/pc.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/npc.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/M_controller.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/mux.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/im.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/gpr.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/E_controller.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/ext.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/D_controller.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/dmext.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/dm.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/cmp.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/alu.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/pathway.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/mips.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P6/P6_1/test_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Ethan/Desktop/test_code/P6/P6_1/pathway.v" Line 221: Port overflow is not connected to this instance
Completed static elaboration
Compiling module pc
Compiling module im
Compiling module mux_2
Compiling module pipeline_register
Compiling module D_controller
Compiling module grf
Compiling module cmp
Compiling module npc
Compiling module ext
Compiling module E_controller
Compiling module alu
Compiling module xlu
Compiling module M_controller
Compiling module dm
Compiling module dmext
Compiling module W_controller
Compiling module transform
Compiling module stop
Compiling module pathway
Compiling module mips
Compiling module test_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 22 Verilog Units
Built simulation executable C:/Users/Ethan/Desktop/test_code/P6/P6_1/test_mips_isim_beh.exe
Fuse Memory Usage: 31072 KB
Fuse CPU Usage: 796 ms
