// Seed: 2743504456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1.id_3 = id_3 ? id_3 : id_3 - 1 ? id_3 : 1'b0 - 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri0 id_11 = 1 | id_1 | 1;
endmodule
