[2025-09-17 14:17:49] START suite=gap trace=605.mcf_s-1536B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3592739 heartbeat IPC: 2.783 cumulative IPC: 2.783 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6994136 cumulative IPC: 2.86 (Simulation time: 00 hr 02 min 23 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6994136 cumulative IPC: 2.86 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 6994137 heartbeat IPC: 2.94 cumulative IPC: 5 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 22179481 heartbeat IPC: 0.6585 cumulative IPC: 0.6585 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 38078847 heartbeat IPC: 0.629 cumulative IPC: 0.6434 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 53455053 heartbeat IPC: 0.6504 cumulative IPC: 0.6457 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 68913091 heartbeat IPC: 0.6469 cumulative IPC: 0.646 (Simulation time: 00 hr 16 min 49 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 84318349 heartbeat IPC: 0.6491 cumulative IPC: 0.6466 (Simulation time: 00 hr 20 min 45 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 99754521 heartbeat IPC: 0.6478 cumulative IPC: 0.6468 (Simulation time: 00 hr 24 min 30 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 115288132 heartbeat IPC: 0.6438 cumulative IPC: 0.6464 (Simulation time: 00 hr 28 min 12 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 130862196 heartbeat IPC: 0.6421 cumulative IPC: 0.6458 (Simulation time: 00 hr 32 min 10 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 146300536 heartbeat IPC: 0.6477 cumulative IPC: 0.6461 (Simulation time: 00 hr 36 min 00 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 155043346 cumulative IPC: 0.645 (Simulation time: 00 hr 39 min 51 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 155043346 cumulative IPC: 0.645 (Simulation time: 00 hr 39 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.645 instructions: 100000004 cycles: 155043346
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.03996 Average ROB Occupancy at Mispredict: 175.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 130332779
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 100.770836
REPLAY_LOAD: 92.05188
NON_REPLAY_LOAD: 28.543428

== Total ==
ADDR_TRANS: 16823892
REPLAY_LOAD: 47363542
NON_REPLAY_LOAD: 66145345

== Counts ==
ADDR_TRANS: 166952
REPLAY_LOAD: 514531
NON_REPLAY_LOAD: 2317358

cpu0->cpu0_STLB TOTAL        ACCESS:    2506094 HIT:     266856 MISS:    2239238 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2506094 HIT:     266856 MISS:    2239238 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   12122471 HIT:    5098808 MISS:    7023663 MSHR_MERGE:      63007
cpu0->cpu0_L2C LOAD         ACCESS:    5146650 HIT:    2061294 MISS:    3085356 MSHR_MERGE:         77
cpu0->cpu0_L2C RFO          ACCESS:     287496 HIT:      69614 MISS:     217882 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     268167 HIT:      98266 MISS:     169901 MSHR_MERGE:      62930
cpu0->cpu0_L2C WRITE        ACCESS:    2227556 HIT:    2227556 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    4192602 HIT:     642078 MISS:    3550524 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     169788 ISSUED:     169788 USEFUL:       5918 USELESS:      37497
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19502954 HIT:   19502954 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19502954 HIT:   19502954 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27669967 HIT:   15754290 MISS:   11915677 MSHR_MERGE:    2190411
cpu0->cpu0_L1D LOAD         ACCESS:   18157803 HIT:   11101846 MISS:    7055957 MSHR_MERGE:    1909307
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     104700 HIT:       5293 MISS:      99407 MSHR_MERGE:       1028
cpu0->cpu0_L1D WRITE        ACCESS:    4434381 HIT:    4141335 MISS:     293046 MSHR_MERGE:       5412
cpu0->cpu0_L1D TRANSLATION  ACCESS:    4973083 HIT:     505816 MISS:    4467267 MSHR_MERGE:     274664
cpu0->cpu0_L1D PREFETCH REQUESTED:     104700 ISSUED:     104700 USEFUL:      19131 USELESS:      78231
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 61.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18588383 HIT:   18588383 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18588383 HIT:   18588383 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22341476 HIT:   17319060 MISS:    5022416 MSHR_MERGE:    2516322
cpu0->cpu0_DTLB LOAD         ACCESS:   22341476 HIT:   17319060 MISS:    5022416 MSHR_MERGE:    2516322
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 103.3 cycles
cpu0->LLC TOTAL        ACCESS:    9178198 HIT:    6142084 MISS:    3036114 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3085279 HIT:     532532 MISS:    2552747 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     217882 HIT:     217853 MISS:         29 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     106971 HIT:      72210 MISS:      34761 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2217543 HIT:    2217543 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    3550523 HIT:    3101946 MISS:     448577 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2964
  ROW_BUFFER_MISS:    3033150
  AVG DBUS CONGESTED CYCLE: 3.11
Channel 0 WQ ROW_BUFFER_HIT:     384880
  ROW_BUFFER_MISS:    1835007
  FULL:          0
Channel 0 REFRESHES ISSUED:      12921

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        36336       290398       272991       399701
---------------------------------------------------------------
  STLB miss resolved @ L1D                0        17536       226995       547451       457274
  STLB miss resolved @ L2C                0          222        60663       154253       545339
  STLB miss resolved @ LLC                0          137       332839      1206175      1879744
  STLB miss resolved @ MEM                0           26        74141       350667       410955

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 14:57:41] END   suite=gap trace=605.mcf_s-1536B (rc=0)
