{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680218951969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680218951971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 20:29:11 2023 " "Processing started: Thu Mar 30 20:29:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680218951971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680218951971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680218951971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680218952347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arch_ula " "Found design unit 1: ula-arch_ula" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680218952832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680218952864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifteresq.vhd 2 1 " "Using design file shifteresq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterESQ-arch_shifterESQ " "Found design unit 1: shifterESQ-arch_shifterESQ" {  } { { "shifteresq.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifteresq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952895 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterESQ " "Found entity 1: shifterESQ" {  } { { "shifteresq.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifteresq.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterESQ shifterESQ:siftEa " "Elaborating entity \"shifterESQ\" for hierarchy \"shifterESQ:siftEa\"" {  } { { "ula.vhd" "siftEa" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arch_mux2x1 " "Found design unit 1: mux2x1-arch_mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952910 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/mux2x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 shifterESQ:siftEa\|mux2x1:mux1 " "Elaborating entity \"mux2x1\" for hierarchy \"shifterESQ:siftEa\|mux2x1:mux1\"" {  } { { "shifteresq.vhd" "mux1" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifteresq.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux02_2x1.vhd 2 1 " "Using design file mux02_2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux02_2x1-arch_mux02_2x1 " "Found design unit 1: mux02_2x1-arch_mux02_2x1" {  } { { "mux02_2x1.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/mux02_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952926 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux02_2x1 " "Found entity 1: mux02_2x1" {  } { { "mux02_2x1.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/mux02_2x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux02_2x1 shifterESQ:siftEa\|mux02_2x1:mux2 " "Elaborating entity \"mux02_2x1\" for hierarchy \"shifterESQ:siftEa\|mux02_2x1:mux2\"" {  } { { "shifteresq.vhd" "mux2" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifteresq.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero mux02_2x1.vhd(13) " "Verilog HDL or VHDL warning at mux02_2x1.vhd(13): object \"zero\" assigned a value but never read" {  } { { "mux02_2x1.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/mux02_2x1.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680218952926 "|ula|shifterESQ:siftEa|mux02_2x1:mux2"}
{ "Warning" "WSGN_SEARCH_FILE" "shifterdir.vhd 2 1 " "Using design file shifterdir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterDIR-arch_shifterDIR " "Found design unit 1: shifterDIR-arch_shifterDIR" {  } { { "shifterdir.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifterdir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952958 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterDIR " "Found entity 1: shifterDIR" {  } { { "shifterdir.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/shifterdir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterDIR shifterDIR:DIV2a " "Elaborating entity \"shifterDIR\" for hierarchy \"shifterDIR:DIV2a\"" {  } { { "ula.vhd" "DIV2a" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.vhd 2 1 " "Using design file somador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch_somador " "Found design unit 1: somador-arch_somador" {  } { { "somador.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952973 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/somador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:soma " "Elaborating entity \"somador\" for hierarchy \"somador:soma\"" {  } { { "ula.vhd" "soma" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "um somador.vhd(13) " "Verilog HDL or VHDL warning at somador.vhd(13): object \"um\" assigned a value but never read" {  } { { "somador.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/somador.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680218952989 "|ula|somador:soma"}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.vhd 2 1 " "Using design file halfadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch_halfadder " "Found design unit 1: halfadder-arch_halfadder" {  } { { "halfadder.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/halfadder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952989 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218952989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218952989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder somador:soma\|halfadder:half " "Elaborating entity \"halfadder\" for hierarchy \"somador:soma\|halfadder:half\"" {  } { { "somador.vhd" "half" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/somador.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218952989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arch_fulladder " "Found design unit 1: fulladder-arch_fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953020 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/fulladder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder somador:soma\|fulladder:full2 " "Elaborating entity \"fulladder\" for hierarchy \"somador:soma\|fulladder:full2\"" {  } { { "somador.vhd" "full2" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/somador.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.vhd 2 1 " "Using design file subtrator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arch_subtrator " "Found design unit 1: subtrator-arch_subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953146 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/subtrator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:sub " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:sub\"" {  } { { "ula.vhd" "sub" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_ex3.vhd 2 1 " "Using design file bcd_ex3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_ex3-arq_bcd_ex3 " "Found design unit 1: bcd_ex3-arq_bcd_ex3" {  } { { "bcd_ex3.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/bcd_ex3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953224 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_ex3 " "Found entity 1: bcd_ex3" {  } { { "bcd_ex3.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/bcd_ex3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_ex3 bcd_ex3:ex3_01 " "Elaborating entity \"bcd_ex3\" for hierarchy \"bcd_ex3:ex3_01\"" {  } { { "ula.vhd" "ex3_01" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oulogico.vhd 2 1 " "Using design file oulogico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUlogico-arch_OUlogico " "Found design unit 1: OUlogico-arch_OUlogico" {  } { { "oulogico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/oulogico.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953271 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUlogico " "Found entity 1: OUlogico" {  } { { "oulogico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/oulogico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUlogico OUlogico:OU " "Elaborating entity \"OUlogico\" for hierarchy \"OUlogico:OU\"" {  } { { "ula.vhd" "OU" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "elogico.vhd 2 1 " "Using design file elogico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Elogico-arch_Elogico " "Found design unit 1: Elogico-arch_Elogico" {  } { { "elogico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/elogico.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elogico " "Found entity 1: Elogico" {  } { { "elogico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/elogico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elogico Elogico:Elogic " "Elaborating entity \"Elogico\" for hierarchy \"Elogico:Elogic\"" {  } { { "ula.vhd" "Elogic" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor4bits.vhd 2 1 " "Using design file xor4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4BITS-arch_xor4BITS " "Found design unit 1: xor4BITS-arch_xor4BITS" {  } { { "xor4bits.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xor4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953319 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4BITS " "Found entity 1: xor4BITS" {  } { { "xor4bits.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xor4bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4BITS xor4BITS:XORlogic " "Elaborating entity \"xor4BITS\" for hierarchy \"xor4BITS:XORlogic\"" {  } { { "ula.vhd" "XORlogic" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xorsimples.vhd 2 1 " "Using design file xorsimples.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorSIMPLES-arch_xorSIMPLES " "Found design unit 1: xorSIMPLES-arch_xorSIMPLES" {  } { { "xorsimples.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xorsimples.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953350 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorSIMPLES " "Found entity 1: xorSIMPLES" {  } { { "xorsimples.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xorsimples.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorSIMPLES xor4BITS:XORlogic\|xorSIMPLES:xor01 " "Elaborating entity \"xorSIMPLES\" for hierarchy \"xor4BITS:XORlogic\|xorSIMPLES:xor01\"" {  } { { "xor4bits.vhd" "xor01" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xor4bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "negacao.vhd 2 1 " "Using design file negacao.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negacao-arch_negacao " "Found design unit 1: negacao-arch_negacao" {  } { { "negacao.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/negacao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953381 ""} { "Info" "ISGN_ENTITY_NAME" "1 negacao " "Found entity 1: negacao" {  } { { "negacao.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/negacao.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negacao negacao:nagac01 " "Elaborating entity \"negacao\" for hierarchy \"negacao:nagac01\"" {  } { { "ula.vhd" "nagac01" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nand_logico.vhd 2 1 " "Using design file nand_logico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_logico-arch_NAND_logico " "Found design unit 1: NAND_logico-arch_NAND_logico" {  } { { "nand_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/nand_logico.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953412 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_logico " "Found entity 1: NAND_logico" {  } { { "nand_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/nand_logico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_logico NAND_logico:NANDlogic " "Elaborating entity \"NAND_logico\" for hierarchy \"NAND_logico:NANDlogic\"" {  } { { "ula.vhd" "NANDlogic" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nor_logico.vhd 2 1 " "Using design file nor_logico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_logico-arch_NOR_logico " "Found design unit 1: NOR_logico-arch_NOR_logico" {  } { { "nor_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/nor_logico.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953428 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOR_logico " "Found entity 1: NOR_logico" {  } { { "nor_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/nor_logico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_logico NOR_logico:NORlogic " "Elaborating entity \"NOR_logico\" for hierarchy \"NOR_logico:NORlogic\"" {  } { { "ula.vhd" "NORlogic" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xnor_logico.vhd 2 1 " "Using design file xnor_logico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_logico-arch_XNOR_logico " "Found design unit 1: XNOR_logico-arch_XNOR_logico" {  } { { "xnor_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xnor_logico.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953460 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_logico " "Found entity 1: XNOR_logico" {  } { { "xnor_logico.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/xnor_logico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_logico XNOR_logico:XNORlogic " "Elaborating entity \"XNOR_logico\" for hierarchy \"XNOR_logico:XNORlogic\"" {  } { { "ula.vhd" "XNORlogic" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxprinc.vhd 2 1 " "Using design file muxprinc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPRINC-arch_muxPRINC " "Found design unit 1: muxPRINC-arch_muxPRINC" {  } { { "muxprinc.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/muxprinc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953491 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPRINC " "Found entity 1: muxPRINC" {  } { { "muxprinc.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/muxprinc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPRINC muxPRINC:MUX " "Elaborating entity \"muxPRINC\" for hierarchy \"muxPRINC:MUX\"" {  } { { "ula.vhd" "MUX" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selet_overflow.vhd 2 1 " "Using design file selet_overflow.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selet_OVERFLOW-arch_selet_OVERFLOW " "Found design unit 1: selet_OVERFLOW-arch_selet_OVERFLOW" {  } { { "selet_overflow.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/selet_overflow.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953522 ""} { "Info" "ISGN_ENTITY_NAME" "1 selet_OVERFLOW " "Found entity 1: selet_OVERFLOW" {  } { { "selet_overflow.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/selet_overflow.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selet_OVERFLOW selet_OVERFLOW:selOVER " "Elaborating entity \"selet_OVERFLOW\" for hierarchy \"selet_OVERFLOW:selOVER\"" {  } { { "ula.vhd" "selOVER" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod_bin_7seg.vhd 2 1 " "Using design file decod_bin_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_bin_7seg-arch_decod_bin_7seg " "Found design unit 1: decod_bin_7seg-arch_decod_bin_7seg" {  } { { "decod_bin_7seg.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/decod_bin_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953542 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_bin_7seg " "Found entity 1: decod_bin_7seg" {  } { { "decod_bin_7seg.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/decod_bin_7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680218953542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680218953542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bin_7seg decod_bin_7seg:decod_7seg " "Elaborating entity \"decod_bin_7seg\" for hierarchy \"decod_bin_7seg:decod_7seg\"" {  } { { "ula.vhd" "decod_7seg" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680218953542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[8\] VCC " "Pin \"seg7\[8\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[9\] VCC " "Pin \"seg7\[9\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[10\] VCC " "Pin \"seg7\[10\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[11\] VCC " "Pin \"seg7\[11\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[12\] VCC " "Pin \"seg7\[12\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[13\] VCC " "Pin \"seg7\[13\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/bruna/OneDrive/햞ea de Trabalho/trabalho td/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680218954244 "|ula|seg7[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680218954244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680218955264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680218955264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680218955342 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680218955342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680218955342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680218955342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680218955374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 20:29:15 2023 " "Processing ended: Thu Mar 30 20:29:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680218955374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680218955374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680218955374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680218955374 ""}
