Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 10:37:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 90.873%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_103__i1/SR   clocker/counter_103__i2/SR}                           
                                        |           No arrival time
clocker/counter_103__i0/SR              |           No arrival time
clocker/counter_103__i31/SR             |           No arrival time
{clocker/counter_103__i29/SR   clocker/counter_103__i30/SR}                           
                                        |           No arrival time
{clocker/counter_103__i27/SR   clocker/counter_103__i28/SR}                           
                                        |           No arrival time
{clocker/counter_103__i25/SR   clocker/counter_103__i26/SR}                           
                                        |           No arrival time
{clocker/counter_103__i23/SR   clocker/counter_103__i24/SR}                           
                                        |           No arrival time
{clocker/counter_103__i21/SR   clocker/counter_103__i22/SR}                           
                                        |           No arrival time
{clocker/counter_103__i19/SR   clocker/counter_103__i20/SR}                           
                                        |           No arrival time
{clocker/counter_103__i17/SR   clocker/counter_103__i18/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i594_3_lut_4_lut/A	->	keypad/i594_3_lut_4_lut/Z

++++ Loop2
keypad/i974_4_lut/B	->	keypad/i974_4_lut/Z

++++ Loop3
keypad/i1044_3_lut_4_lut/B	->	keypad/i1044_3_lut_4_lut/Z

++++ Loop4
keypad/i1026_3_lut_4_lut/A	->	keypad/i1026_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          35.999 ns |         27.779 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
cycleflag__i1/D                          |    5.668 ns 
cycleflag__i0/D                          |    8.285 ns 
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}              
                                         |    9.197 ns 
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}              
                                         |    9.197 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |    9.197 ns 
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}              
                                         |    9.197 ns 
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |    9.712 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |    9.712 ns 
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |    9.712 ns 
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}              
                                         |    9.712 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : cycleflag__i1/D  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 5.667 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.449                 32.563  4       
keypad/n28                                                   NET DELAY               3.027                 35.590  4       
i1_2_lut_3_lut_adj_25/C->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R15C7B       C0_TO_F0_DELAY          0.449                 36.039  1       
n149                                                         NET DELAY               2.168                 38.207  1       
i3_4_lut_adj_14/C->i3_4_lut_adj_14/Z      SLICE_R14C8C       D1_TO_F1_DELAY          0.449                 38.656  1       
n995                                                         NET DELAY               2.168                 40.824  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R15C7A       D1_TO_F1_DELAY          0.476                 41.300  1       
n2195                                                        NET DELAY               0.000                 41.300  1       
cycleflag__i1/D                                              ENDPOINT                0.000                 41.300  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{cycleflag__i0/CK   cycleflag__i1/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(41.299)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.667  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : cycleflag__i0/D  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 8.284 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.449                 32.563  4       
keypad/n28                                                   NET DELAY               3.027                 35.590  4       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R15C7C       C0_TO_F0_DELAY          0.449                 36.039  1       
n1126                                                        NET DELAY               2.168                 38.207  1       
i1_4_lut_adj_22/C->i1_4_lut_adj_22/Z      SLICE_R15C7A       D0_TO_F0_DELAY          0.476                 38.683  1       
n1008                                                        NET DELAY               0.000                 38.683  1       
cycleflag__i0/D                                              ENDPOINT                0.000                 38.683  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{cycleflag__i0/CK   cycleflag__i1/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(38.682)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.284  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}  (SLICE_R12C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               4.428                 37.771  16      
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}
                                                             ENDPOINT                0.000                 37.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}  (SLICE_R12C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               4.428                 37.771  16      
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}
                                                             ENDPOINT                0.000                 37.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R12C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               4.428                 37.771  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT                0.000                 37.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}  (SLICE_R12C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               4.428                 37.771  16      
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}
                                                             ENDPOINT                0.000                 37.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R14C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.1% (route), 37.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.711 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               3.913                 37.256  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT                0.000                 37.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.711  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R13C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.1% (route), 37.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.711 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               3.913                 37.256  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 37.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.711  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R13C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.1% (route), 37.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.711 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               3.913                 37.256  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT                0.000                 37.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.711  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R23C5A)
Path End         : {pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}  (SLICE_R13C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 62.1% (route), 37.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.711 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R23C5A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               3.463                 10.350  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY          0.449                 10.799  1       
n1_adj_240[0]                                                NET DELAY               3.542                 14.341  1       
add_172_2/C0->add_172_2/CO0               SLICE_R22C5A       C0_TO_COUT0_DELAY       0.343                 14.684  2       
n3504                                                        NET DELAY               0.000                 14.684  2       
add_172_2/CI1->add_172_2/CO1              SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.961  2       
n1733                                                        NET DELAY               0.000                 14.961  2       
add_172_4/CI0->add_172_4/CO0              SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.238  2       
n3507                                                        NET DELAY               0.000                 15.238  2       
add_172_4/CI1->add_172_4/CO1              SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.515  2       
n1735                                                        NET DELAY               0.000                 15.515  2       
add_172_6/CI0->add_172_6/CO0              SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.792  2       
n3510                                                        NET DELAY               0.000                 15.792  2       
add_172_6/CI1->add_172_6/CO1              SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 16.069  2       
n1737                                                        NET DELAY               0.000                 16.069  2       
add_172_8/CI0->add_172_8/CO0              SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.346  2       
n3513                                                        NET DELAY               0.000                 16.346  2       
add_172_8/CI1->add_172_8/CO1              SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.623  2       
n1739                                                        NET DELAY               0.555                 17.178  2       
add_172_10/CI0->add_172_10/CO0            SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.455  2       
n3516                                                        NET DELAY               0.000                 17.455  2       
add_172_10/CI1->add_172_10/CO1            SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.732  2       
n1741                                                        NET DELAY               0.000                 17.732  2       
add_172_12/CI0->add_172_12/CO0            SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 18.009  2       
n3519                                                        NET DELAY               0.000                 18.009  2       
add_172_12/CI1->add_172_12/CO1            SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.286  2       
n1743                                                        NET DELAY               0.000                 18.286  2       
add_172_14/CI0->add_172_14/CO0            SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.563  2       
n3522                                                        NET DELAY               0.000                 18.563  2       
add_172_14/CI1->add_172_14/CO1            SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.840  2       
n1745                                                        NET DELAY               0.000                 18.840  2       
add_172_16/CI0->add_172_16/CO0            SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 19.117  2       
n3525                                                        NET DELAY               0.000                 19.117  2       
add_172_16/CI1->add_172_16/CO1            SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.394  2       
n1747                                                        NET DELAY               0.555                 19.949  2       
add_172_18/CI0->add_172_18/CO0            SLICE_R22C7A       CIN0_TO_COUT0_DELAY     0.277                 20.226  2       
n3528                                                        NET DELAY               0.000                 20.226  2       
add_172_18/CI1->add_172_18/CO1            SLICE_R22C7A       CIN1_TO_COUT1_DELAY     0.277                 20.503  2       
n1749                                                        NET DELAY               0.000                 20.503  2       
add_172_20/CI0->add_172_20/CO0            SLICE_R22C7B       CIN0_TO_COUT0_DELAY     0.277                 20.780  2       
n3531                                                        NET DELAY               0.000                 20.780  2       
add_172_20/CI1->add_172_20/CO1            SLICE_R22C7B       CIN1_TO_COUT1_DELAY     0.277                 21.057  2       
n1751                                                        NET DELAY               0.000                 21.057  2       
add_172_22/CI0->add_172_22/CO0            SLICE_R22C7C       CIN0_TO_COUT0_DELAY     0.277                 21.334  2       
n3534                                                        NET DELAY               0.000                 21.334  2       
add_172_22/CI1->add_172_22/CO1            SLICE_R22C7C       CIN1_TO_COUT1_DELAY     0.277                 21.611  2       
n1753                                                        NET DELAY               0.000                 21.611  2       
add_172_24/CI0->add_172_24/CO0            SLICE_R22C7D       CIN0_TO_COUT0_DELAY     0.277                 21.888  2       
n3537                                                        NET DELAY               0.000                 21.888  2       
add_172_24/CI1->add_172_24/CO1            SLICE_R22C7D       CIN1_TO_COUT1_DELAY     0.277                 22.165  2       
n1755                                                        NET DELAY               0.555                 22.720  2       
add_172_26/CI0->add_172_26/CO0            SLICE_R22C8A       CIN0_TO_COUT0_DELAY     0.277                 22.997  2       
n3540                                                        NET DELAY               0.000                 22.997  2       
add_172_26/CI1->add_172_26/CO1            SLICE_R22C8A       CIN1_TO_COUT1_DELAY     0.277                 23.274  2       
n1757                                                        NET DELAY               0.000                 23.274  2       
add_172_28/CI0->add_172_28/CO0            SLICE_R22C8B       CIN0_TO_COUT0_DELAY     0.277                 23.551  2       
n3543                                                        NET DELAY               0.000                 23.551  2       
add_172_28/CI1->add_172_28/CO1            SLICE_R22C8B       CIN1_TO_COUT1_DELAY     0.277                 23.828  2       
n1759                                                        NET DELAY               0.000                 23.828  2       
add_172_30/CI0->add_172_30/CO0            SLICE_R22C8C       CIN0_TO_COUT0_DELAY     0.277                 24.105  2       
n3546                                                        NET DELAY               0.000                 24.105  2       
add_172_30/CI1->add_172_30/CO1            SLICE_R22C8C       CIN1_TO_COUT1_DELAY     0.277                 24.382  2       
n1761                                                        NET DELAY               0.661                 25.043  2       
add_172_32/D0->add_172_32/S0              SLICE_R22C8D       D0_TO_F0_DELAY          0.449                 25.492  1       
timepassed_N_153[31]                                         NET DELAY               3.146                 28.638  1       
i5_4_lut_adj_21/B->i5_4_lut_adj_21/Z      SLICE_R21C7D       A0_TO_F0_DELAY          0.449                 29.087  1       
keypad/n15                                                   NET DELAY               3.027                 32.114  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R18C7B       C0_TO_F0_DELAY          0.476                 32.590  4       
keypad/n28                                                   NET DELAY               0.304                 32.894  4       
i1_2_lut_3_lut_4_lut/D->i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C7B       C1_TO_F1_DELAY          0.449                 33.343  16      
n621                                                         NET DELAY               3.913                 37.256  16      
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}
                                                             ENDPOINT                0.000                 37.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i0/CK   pressedcountstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.711  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_i0_i23/D                      |    1.743 ns 
countstart_i0_i3/D                       |    1.743 ns 
countstart_i0_i20/D                      |    1.743 ns 
countstart_i0_i21/D                      |    1.743 ns 
countstart_i0_i9/D                       |    1.743 ns 
countstart_i0_i8/D                       |    1.743 ns 
countstart_i0_i19/D                      |    1.743 ns 
countstart_i0_i18/D                      |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
countstart_i0_i16/D                      |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_103__i23/Q  (SLICE_R24C8A)
Path End         : countstart_i0_i23/D  (SLICE_R23C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i23/CK   clocker/counter_103__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i23/CK->clocker/counter_103__i23/Q
                                          SLICE_R24C8A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[23]                                          NET DELAY        0.712                  4.575  5       
SLICE_73/D1->SLICE_73/F1                  SLICE_R23C7C       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[23].sig_023.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i23/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i22/CK   countstart_i0_i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i3/Q  (SLICE_R24C5C)
Path End         : countstart_i0_i3/D  (SLICE_R23C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i3/CK   clocker/counter_103__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i3/CK->clocker/counter_103__i3/Q
                                          SLICE_R24C5C       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[3]                                           NET DELAY        0.712                  4.575  5       
SLICE_72/D0->SLICE_72/F0                  SLICE_R23C5D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[3].sig_019.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
countstart_i0_i3/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i3/CK   countstart_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i20/Q  (SLICE_R24C7C)
Path End         : countstart_i0_i20/D  (SLICE_R23C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i19/CK   clocker/counter_103__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i20/CK->clocker/counter_103__i20/Q
                                          SLICE_R24C7C       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[20]                                          NET DELAY        0.712                  4.575  5       
SLICE_64/D0->SLICE_64/F0                  SLICE_R23C8A       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[20].sig_011.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i20/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i20/CK   countstart_i0_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i21/Q  (SLICE_R24C7D)
Path End         : countstart_i0_i21/D  (SLICE_R23C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i21/CK   clocker/counter_103__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i21/CK->clocker/counter_103__i21/Q
                                          SLICE_R24C7D       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[21]                                          NET DELAY        0.712                  4.575  5       
SLICE_64/D1->SLICE_64/F1                  SLICE_R23C8A       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[21].sig_012.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i21/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i20/CK   countstart_i0_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i9/Q  (SLICE_R24C6B)
Path End         : countstart_i0_i9/D  (SLICE_R23C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i9/CK   clocker/counter_103__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i9/CK->clocker/counter_103__i9/Q
                                          SLICE_R24C6B       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[9]                                           NET DELAY        0.712                  4.575  5       
SLICE_63/D0->SLICE_63/F0                  SLICE_R23C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[9].sig_010.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
countstart_i0_i9/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i9/CK   countstart_i0_i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i8/Q  (SLICE_R24C6A)
Path End         : countstart_i0_i8/D  (SLICE_R23C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i7/CK   clocker/counter_103__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i8/CK->clocker/counter_103__i8/Q
                                          SLICE_R24C6A       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[8]                                           NET DELAY        0.712                  4.575  5       
SLICE_63/D1->SLICE_63/F1                  SLICE_R23C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[8].sig_014.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
countstart_i0_i8/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i9/CK   countstart_i0_i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i19/Q  (SLICE_R24C7C)
Path End         : countstart_i0_i19/D  (SLICE_R23C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i19/CK   clocker/counter_103__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i19/CK->clocker/counter_103__i19/Q
                                          SLICE_R24C7C       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[19]                                          NET DELAY        0.712                  4.575  5       
SLICE_55/D0->SLICE_55/F0                  SLICE_R23C8C       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[19].sig_004.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i19/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i19/CK   countstart_i0_i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i18/Q  (SLICE_R24C7B)
Path End         : countstart_i0_i18/D  (SLICE_R23C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i17/CK   clocker/counter_103__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i18/CK->clocker/counter_103__i18/Q
                                          SLICE_R24C7B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
clocker/sel_c_18                                             NET DELAY        0.712                  4.575  11      
SLICE_55/D1->SLICE_55/F1                  SLICE_R23C8C       D1_TO_F1_DELAY   0.252                  4.827  1       
sel_c_18.sig_007.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
countstart_i0_i18/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i19/CK   countstart_i0_i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R18C4B)
Path End         : iActive__i0/D  (SLICE_R18C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R18C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
mux_9_i1_3_lut/B->mux_9_i1_3_lut/Z        SLICE_R18C3B       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_103__i16/Q  (SLICE_R24C7A)
Path End         : countstart_i0_i16/D  (SLICE_R23C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_103__i15/CK   clocker/counter_103__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_103__i16/CK->clocker/counter_103__i16/Q
                                          SLICE_R24C7A       CLK_TO_Q1_DELAY  0.779                  3.863  27      
clocker/counter[16]                                          NET DELAY        0.712                  4.575  27      
SLICE_50/D1->SLICE_50/F1                  SLICE_R23C7B       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[16].sig_001.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i16/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{countstart_i0_i17/CK   countstart_i0_i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



