Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri Sep  5 15:41:54 2025
| Host              : desktop-arthur running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.077ns  (logic 2.561ns (62.809%)  route 1.516ns (37.191%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[2]/C
    SLICE_X99Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 f  b_r_reg[2]/Q
                         net (fo=9, routed)           0.322     0.401    display_b/b[2]
    SLICE_X99Y314        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     0.525 r  display_b/seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.194     1.719    seg_b_OBUF[5]
    C1                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.358     4.077 r  seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.077    seg_b[5]
    C1                                                                r  seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.829ns  (logic 2.548ns (66.546%)  route 1.281ns (33.454%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  sum_r_reg[1]/C
    SLICE_X99Y326        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  sum_r_reg[1]/Q
                         net (fo=7, routed)           0.507     0.588    display_sum/sum_r[1]
    SLICE_X99Y294        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     0.753 r  display_sum/seg_sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.774     1.527    seg_sum_OBUF[6]
    J7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.302     3.829 r  seg_sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.829    seg_sum[6]
    J7                                                                r  seg_sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.758ns  (logic 2.585ns (68.784%)  route 1.173ns (31.216%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y342        FDRE                         0.000     0.000 r  a_r_reg[0]/C
    SLICE_X99Y342        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  a_r_reg[0]/Q
                         net (fo=11, routed)          0.491     0.570    display_a/a[0]
    SLICE_X99Y326        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     0.731 r  display_a/seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.413    seg_a_OBUF[6]
    D2                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     3.758 r  seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.758    seg_a[6]
    D2                                                                r  seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.638ns  (logic 2.523ns (69.351%)  route 1.115ns (30.649%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  sum_r_reg[1]/C
    SLICE_X99Y326        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  sum_r_reg[1]/Q
                         net (fo=7, routed)           0.452     0.533    display_sum/sum_r[1]
    SLICE_X99Y294        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     0.669 r  display_sum/seg_sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.663     1.332    seg_sum_OBUF[4]
    H6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.306     3.638 r  seg_sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.638    seg_sum[4]
    H6                                                                r  seg_sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.571ns  (logic 2.542ns (71.178%)  route 1.029ns (28.822%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  sum_r_reg[1]/C
    SLICE_X99Y326        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  sum_r_reg[1]/Q
                         net (fo=7, routed)           0.507     0.588    display_sum/sum_r[1]
    SLICE_X99Y294        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.736 r  display_sum/seg_sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.258    seg_sum_OBUF[5]
    G6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.313     3.571 r  seg_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.571    seg_sum[5]
    G6                                                                r  seg_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 2.582ns (73.450%)  route 0.933ns (26.550%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[2]/C
    SLICE_X99Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  b_r_reg[2]/Q
                         net (fo=9, routed)           0.322     0.401    display_b/b[2]
    SLICE_X99Y314        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     0.542 r  display_b/seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.153    seg_b_OBUF[6]
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.362     3.516 r  seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.516    seg_b[6]
    B1                                                                r  seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.491ns  (logic 2.522ns (72.247%)  route 0.969ns (27.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  sum_r_reg[2]/C
    SLICE_X99Y326        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  sum_r_reg[2]/Q
                         net (fo=7, routed)           0.357     0.436    sum_r[2]
    SLICE_X99Y296        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.586 r  seg_sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.612     1.198    seg_sum_OBUF[0]
    H8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.293     3.491 r  seg_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.491    seg_sum[0]
    H8                                                                r  seg_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 2.570ns (73.707%)  route 0.917ns (26.293%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[0]/C
    SLICE_X99Y326        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  b_r_reg[0]/Q
                         net (fo=11, routed)          0.380     0.459    display_b/b[0]
    SLICE_X99Y314        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     0.605 r  display_b/seg_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.142    seg_b_OBUF[1]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     3.486 r  seg_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.486    seg_b[1]
    E3                                                                r  seg_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.478ns  (logic 2.537ns (72.943%)  route 0.941ns (27.057%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  sum_r_reg[0]/C
    SLICE_X99Y326        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  sum_r_reg[0]/Q
                         net (fo=7, routed)           0.405     0.484    display_sum/sum_r[0]
    SLICE_X99Y294        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.641 r  display_sum/seg_sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.177    seg_sum_OBUF[2]
    H7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.301     3.478 r  seg_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.478    seg_sum[2]
    H7                                                                r  seg_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.470ns  (logic 2.574ns (74.183%)  route 0.896ns (25.817%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[2]/C
    SLICE_X99Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  b_r_reg[2]/Q
                         net (fo=9, routed)           0.384     0.463    display_b/b[2]
    SLICE_X99Y314        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.586 r  display_b/seg_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.098    seg_b_OBUF[3]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     3.470 r  seg_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.470    seg_b[3]
    A3                                                                r  seg_b[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.053ns (41.176%)  route 0.076ns (58.824%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[0]/C
    SLICE_X99Y326        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  b_r_reg[0]/Q
                         net (fo=11, routed)          0.059     0.098    adder_i/b[0]
    SLICE_X99Y326        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.112 r  adder_i/sum_r[2]_i_1/O
                         net (fo=1, routed)           0.017     0.129    sum_w[2]
    SLICE_X99Y326        FDRE                                         r  sum_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            carry_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.089ns (64.598%)  route 0.049ns (35.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[2]/C
    SLICE_X99Y326        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  b_r_reg[2]/Q
                         net (fo=9, routed)           0.034     0.073    adder_i/b[2]
    SLICE_X99Y326        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     0.123 r  adder_i/carry_chain_3/O
                         net (fo=1, routed)           0.015     0.138    carry_w
    SLICE_X99Y326        FDRE                                         r  carry_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.079ns (46.498%)  route 0.091ns (53.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[1]/C
    SLICE_X99Y326        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  b_r_reg[1]/Q
                         net (fo=10, routed)          0.085     0.125    adder_i/b[1]
    SLICE_X99Y326        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.039     0.164 r  adder_i/sum_r[1]_i_1/O
                         net (fo=1, routed)           0.006     0.170    sum_w[1]
    SLICE_X99Y326        FDRE                                         r  sum_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sum_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.098ns (49.317%)  route 0.101ns (50.683%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE                         0.000     0.000 r  b_r_reg[0]/C
    SLICE_X99Y326        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  b_r_reg[0]/Q
                         net (fo=11, routed)          0.085     0.124    adder_i/b[0]
    SLICE_X99Y326        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     0.183 r  adder_i/sum_r[0]_i_1/O
                         net (fo=1, routed)           0.016     0.199    sum_w[0]
    SLICE_X99Y326        FDRE                                         r  sum_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            a_r_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.366ns (53.289%)  route 0.321ns (46.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    F5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.366     0.366 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.366    rstn_IBUF_inst/OUT
    F5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.366 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=10, routed)          0.321     0.687    rstn_IBUF
    SLICE_X99Y342        FDRE                                         r  a_r_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            a_r_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.366ns (53.289%)  route 0.321ns (46.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    F5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.366     0.366 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.366    rstn_IBUF_inst/OUT
    F5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.366 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=10, routed)          0.321     0.687    rstn_IBUF
    SLICE_X99Y342        FDRE                                         r  a_r_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            a_r_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.366ns (53.289%)  route 0.321ns (46.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    F5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.366     0.366 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.366    rstn_IBUF_inst/OUT
    F5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.366 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=10, routed)          0.321     0.687    rstn_IBUF
    SLICE_X99Y342        FDRE                                         r  a_r_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            a_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.367ns (51.724%)  route 0.343ns (48.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    E5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.367     0.367 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.367    a_IBUF[1]_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.367 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.710    a_IBUF[1]
    SLICE_X99Y342        FDRE                                         r  a_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            b_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.388ns (52.702%)  route 0.348ns (47.298%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.388     0.388 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.388    b_IBUF[1]_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.388 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.736    b_IBUF[1]
    SLICE_X99Y326        FDRE                                         r  b_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            b_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.392ns (49.886%)  route 0.394ns (50.114%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[2]_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.392     0.392 r  b_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    b_IBUF[2]_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.392 r  b_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.394     0.786    b_IBUF[2]
    SLICE_X99Y326        FDRE                                         r  b_r_reg[2]/D
  -------------------------------------------------------------------    -------------------





