// Seed: 1456201347
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    output logic id_9,
    output logic id_10
);
  logic id_11;
  assign id_11   = 1 ? 1'b0 : id_0;
  assign id_2[1] = 1 || 1;
  logic id_12;
  assign id_9 = id_0.id_1;
  always @(posedge 1 == 1 or 1) begin
    id_10 = 1;
  end
endmodule
