INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:24:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 buffer108/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer158/fifo/Memory_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.202ns (15.605%)  route 6.501ns (84.395%))
  Logic Levels:           14  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2443, unset)         0.508     0.508    buffer108/control/clk
    SLICE_X15Y93         FDRE                                         r  buffer108/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer108/control/fullReg_reg/Q
                         net (fo=43, routed)          0.441     1.165    buffer108/control/fullReg_reg_0
    SLICE_X17Y93         LUT3 (Prop_lut3_I1_O)        0.048     1.213 r  buffer108/control/Memory[0][2]_i_1__8/O
                         net (fo=11, routed)          0.434     1.648    buffer108/control/dataReg_reg[2]
    SLICE_X15Y93         LUT5 (Prop_lut5_I4_O)        0.134     1.782 f  buffer108/control/Memory[0][2]_i_1__7/O
                         net (fo=4, routed)           0.411     2.193    buffer160/fifo/D[1]
    SLICE_X18Y94         LUT6 (Prop_lut6_I4_O)        0.129     2.322 r  buffer160/fifo/Memory[3][0]_i_4/O
                         net (fo=1, routed)           0.152     2.474    buffer160/fifo/Memory[3][0]_i_4_n_0
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.043     2.517 r  buffer160/fifo/Memory[3][0]_i_2__2/O
                         net (fo=50, routed)          0.418     2.935    init26/control/dataReg_reg[0]
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.051     2.986 r  init26/control/Memory[2][0]_i_2__6/O
                         net (fo=21, routed)          0.489     3.475    buffer127/fifo/init26_outs
    SLICE_X9Y98          LUT3 (Prop_lut3_I0_O)        0.132     3.607 r  buffer127/fifo/Head[1]_i_4/O
                         net (fo=4, routed)           0.356     3.963    buffer127/fifo/buffer127_outs
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.043     4.006 f  buffer127/fifo/i___12_i_6/O
                         net (fo=8, routed)           0.391     4.396    buffer127/fifo/outputValid_reg_1
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.043     4.439 r  buffer127/fifo/D_storeEn_INST_0_i_3/O
                         net (fo=2, routed)           0.880     5.319    buffer127/fifo/gate4_outs_valid
    SLICE_X26Y87         LUT4 (Prop_lut4_I0_O)        0.043     5.362 f  buffer127/fifo/D_storeEn_INST_0_i_1/O
                         net (fo=2, routed)           0.344     5.706    muli2/oehb/control/store_complete_reg[1]_2
    SLICE_X29Y88         LUT5 (Prop_lut5_I4_O)        0.052     5.758 r  muli2/oehb/control/D_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, routed)          0.670     6.428    buffer99/store3_addrOut_ready
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.131     6.559 r  buffer99/i___13_i_2/O
                         net (fo=1, routed)           0.302     6.861    buffer157/fifo/Head_reg[0]_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.043     6.904 r  buffer157/fifo/join_inputs//i___13/O
                         net (fo=7, routed)           0.480     7.385    buffer158/fifo/buffer158_outs_ready
    SLICE_X18Y86         LUT5 (Prop_lut5_I4_O)        0.043     7.428 r  buffer158/fifo/Memory[1][5]_i_2/O
                         net (fo=5, routed)           0.383     7.811    buffer158/fifo/WriteEn8_out
    SLICE_X19Y83         LUT2 (Prop_lut2_I0_O)        0.051     7.862 r  buffer158/fifo/Memory[1][5]_i_1__2/O
                         net (fo=5, routed)           0.349     8.211    buffer158/fifo/Memory[1]_1
    SLICE_X21Y85         FDRE                                         r  buffer158/fifo/Memory_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2443, unset)         0.483    13.683    buffer158/fifo/clk
    SLICE_X21Y85         FDRE                                         r  buffer158/fifo/Memory_reg[1][0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X21Y85         FDRE (Setup_fdre_C_CE)      -0.280    13.367    buffer158/fifo/Memory_reg[1][0]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  5.157    




