17:32:41 INFO  : Registering command handlers for SDK TCF services
17:32:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
17:32:44 INFO  : XSCT server has started successfully.
17:32:44 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
17:32:44 INFO  : Successfully done setting XSCT server connection channel  
17:32:44 INFO  : Successfully done setting SDK workspace  
17:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:32 INFO  : 'fpga -state' command is executed.
17:41:35 INFO  : Memory regions updated for context APU
17:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:49 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:41:49 INFO  : 'jtag frequency' command is executed.
17:41:49 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:49 INFO  : Context for 'APU' is selected.
17:41:49 INFO  : System reset is completed.
17:41:52 INFO  : 'after 3000' command is executed.
17:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:55 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:41:55 INFO  : Context for 'APU' is selected.
17:41:55 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:55 INFO  : Context for 'APU' is selected.
17:41:56 INFO  : 'ps7_init' command is executed.
17:41:56 INFO  : 'ps7_post_config' command is executed.
17:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:56 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:56 INFO  : Memory regions updated for context APU
17:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:56 INFO  : 'con' command is executed.
17:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:41:56 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:42:23 INFO  : Disconnected from the channel tcfchan#1.
17:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:24 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:42:24 INFO  : 'jtag frequency' command is executed.
17:42:24 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:24 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : System reset is completed.
17:42:27 INFO  : 'after 3000' command is executed.
17:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:42:30 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:42:30 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : 'ps7_init' command is executed.
17:42:32 INFO  : 'ps7_post_config' command is executed.
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:33 INFO  : Memory regions updated for context APU
17:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:33 INFO  : 'con' command is executed.
17:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:42:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:43:10 INFO  : Disconnected from the channel tcfchan#2.
17:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:11 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:43:11 INFO  : 'jtag frequency' command is executed.
17:43:11 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:11 INFO  : Context for 'APU' is selected.
17:43:11 INFO  : System reset is completed.
17:43:14 INFO  : 'after 3000' command is executed.
17:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:43:17 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:43:17 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:19 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : 'ps7_init' command is executed.
17:43:19 INFO  : 'ps7_post_config' command is executed.
17:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:19 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:19 INFO  : Memory regions updated for context APU
17:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:19 INFO  : 'con' command is executed.
17:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:43:19 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:56:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531241749339,  Project:1531239863934
17:56:49 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:56:51 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
17:56:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:56:57 INFO  : 
17:56:58 INFO  : Updating hardware inferred compiler options for baremetal.
17:56:58 INFO  : Clearing existing target manager status.
17:56:58 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
17:56:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:57:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:58:00 INFO  : Disconnected from the channel tcfchan#3.
17:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:58:27 INFO  : 'jtag frequency' command is executed.
17:58:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:27 INFO  : Context for 'APU' is selected.
17:58:28 INFO  : System reset is completed.
17:58:31 INFO  : 'after 3000' command is executed.
17:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:58:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:58:33 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:33 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : 'ps7_init' command is executed.
17:58:33 INFO  : 'ps7_post_config' command is executed.
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:34 INFO  : Memory regions updated for context APU
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : 'con' command is executed.
17:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:58:34 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:58:52 INFO  : Disconnected from the channel tcfchan#4.
17:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:53 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:58:53 INFO  : 'jtag frequency' command is executed.
17:58:53 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:53 INFO  : Context for 'APU' is selected.
17:58:53 INFO  : System reset is completed.
17:58:56 INFO  : 'after 3000' command is executed.
17:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:58:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:58:59 INFO  : Context for 'APU' is selected.
17:59:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:01 INFO  : Context for 'APU' is selected.
17:59:01 INFO  : 'ps7_init' command is executed.
17:59:01 INFO  : 'ps7_post_config' command is executed.
17:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:02 INFO  : Memory regions updated for context APU
17:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : 'con' command is executed.
17:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:59:02 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
18:31:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531243506591,  Project:1531241749339
18:31:32 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:31:33 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
18:31:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:40 INFO  : 
18:31:41 INFO  : Updating hardware inferred compiler options for baremetal.
18:31:41 INFO  : Clearing existing target manager status.
18:31:41 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
18:31:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:31:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:35:45 INFO  : Disconnected from the channel tcfchan#5.
18:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:47 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:35:47 INFO  : 'jtag frequency' command is executed.
18:35:47 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:47 INFO  : Context for 'APU' is selected.
18:35:47 INFO  : System reset is completed.
18:35:50 INFO  : 'after 3000' command is executed.
18:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:35:53 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:35:53 INFO  : Context for 'APU' is selected.
18:35:53 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:53 INFO  : Context for 'APU' is selected.
18:35:53 INFO  : 'ps7_init' command is executed.
18:35:53 INFO  : 'ps7_post_config' command is executed.
18:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:53 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:53 INFO  : Memory regions updated for context APU
18:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:53 INFO  : 'con' command is executed.
18:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:35:53 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
18:57:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531245410286,  Project:1531243506591
18:57:41 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:57:56 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
18:58:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:58:03 INFO  : 
18:58:04 INFO  : Updating hardware inferred compiler options for baremetal.
18:58:04 INFO  : Clearing existing target manager status.
18:58:04 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
18:58:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:58:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:59:19 INFO  : Disconnected from the channel tcfchan#6.
18:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:20 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:59:20 INFO  : 'jtag frequency' command is executed.
18:59:20 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:20 INFO  : Context for 'APU' is selected.
18:59:20 INFO  : System reset is completed.
18:59:23 INFO  : 'after 3000' command is executed.
18:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:59:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:59:26 INFO  : Context for 'APU' is selected.
18:59:26 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:26 INFO  : Context for 'APU' is selected.
18:59:26 INFO  : 'ps7_init' command is executed.
18:59:26 INFO  : 'ps7_post_config' command is executed.
18:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:27 INFO  : Memory regions updated for context APU
18:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : 'con' command is executed.
18:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:59:27 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
19:00:01 INFO  : Disconnected from the channel tcfchan#7.
22:22:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
22:22:29 INFO  : XSCT server has started successfully.
22:22:29 INFO  : Successfully done setting XSCT server connection channel  
22:22:32 INFO  : Successfully done setting SDK workspace  
22:22:39 INFO  : Registering command handlers for SDK TCF services
22:22:39 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
22:22:39 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
22:22:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531257350500,  Project:1531245410286
22:22:39 INFO  : The hardware specification for project 'design_geral_wrapper_hw_platform_0' is different from C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
22:22:39 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
22:22:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:22:48 INFO  : 
22:22:50 INFO  : Updating hardware inferred compiler options for baremetal.
22:22:50 INFO  : Clearing existing target manager status.
22:22:50 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
22:22:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:22:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:18 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:41:18 INFO  : 'jtag frequency' command is executed.
22:41:18 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:18 INFO  : Context for 'APU' is selected.
22:41:18 INFO  : System reset is completed.
22:41:21 INFO  : 'after 3000' command is executed.
22:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:41:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : 'ps7_init' command is executed.
22:41:26 INFO  : 'ps7_post_config' command is executed.
22:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:27 INFO  : Memory regions updated for context APU
22:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : 'con' command is executed.
22:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:41:28 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
22:41:48 INFO  : Disconnected from the channel tcfchan#1.
22:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:50 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:41:50 INFO  : 'jtag frequency' command is executed.
22:41:50 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:50 INFO  : Context for 'APU' is selected.
22:41:50 INFO  : System reset is completed.
22:41:53 INFO  : 'after 3000' command is executed.
22:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:41:55 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:41:55 INFO  : Context for 'APU' is selected.
22:41:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:58 INFO  : Context for 'APU' is selected.
22:41:59 INFO  : 'ps7_init' command is executed.
22:41:59 INFO  : 'ps7_post_config' command is executed.
22:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:59 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:59 INFO  : Memory regions updated for context APU
22:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:59 INFO  : 'con' command is executed.
22:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:41:59 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
22:55:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531259717554,  Project:1531257350500
22:55:41 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:55:43 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
22:55:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:55:49 INFO  : 
22:55:50 INFO  : Updating hardware inferred compiler options for baremetal.
22:55:50 INFO  : Clearing existing target manager status.
22:55:50 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
22:55:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:55:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:56:19 INFO  : Disconnected from the channel tcfchan#2.
22:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:41 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:56:41 INFO  : 'jtag frequency' command is executed.
22:56:41 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:41 INFO  : Context for 'APU' is selected.
22:56:41 INFO  : System reset is completed.
22:56:44 INFO  : 'after 3000' command is executed.
22:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:56:47 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:56:47 INFO  : Context for 'APU' is selected.
22:56:47 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:47 INFO  : Context for 'APU' is selected.
22:56:47 INFO  : 'ps7_init' command is executed.
22:56:47 INFO  : 'ps7_post_config' command is executed.
22:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:47 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:48 INFO  : Memory regions updated for context APU
22:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:48 INFO  : 'con' command is executed.
22:56:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:56:48 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:09:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531260320162,  Project:1531259717554
23:09:01 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:09:48 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
23:09:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:09:56 INFO  : 
23:09:57 INFO  : Updating hardware inferred compiler options for baremetal.
23:09:57 INFO  : Clearing existing target manager status.
23:09:57 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
23:09:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:10:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:13:26 INFO  : Disconnected from the channel tcfchan#3.
23:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:29:09 INFO  : 'jtag frequency' command is executed.
23:29:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:09 INFO  : Context for 'APU' is selected.
23:29:09 INFO  : System reset is completed.
23:29:12 INFO  : 'after 3000' command is executed.
23:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:29:15 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:29:15 INFO  : Context for 'APU' is selected.
23:29:15 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:15 INFO  : Context for 'APU' is selected.
23:29:15 INFO  : 'ps7_init' command is executed.
23:29:15 INFO  : 'ps7_post_config' command is executed.
23:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:15 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:15 INFO  : Memory regions updated for context APU
23:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:16 INFO  : 'con' command is executed.
23:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:29:16 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:46:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531262798984,  Project:1531260320162
23:46:54 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:47:13 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
23:47:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:47:23 INFO  : 
23:47:24 INFO  : Updating hardware inferred compiler options for baremetal.
23:47:24 INFO  : Clearing existing target manager status.
23:47:24 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
23:47:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:47:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:48:14 INFO  : Disconnected from the channel tcfchan#4.
23:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:35 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:48:35 INFO  : 'jtag frequency' command is executed.
23:48:35 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:35 INFO  : Context for 'APU' is selected.
23:48:35 INFO  : System reset is completed.
23:48:38 INFO  : 'after 3000' command is executed.
23:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:48:41 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:48:41 INFO  : Context for 'APU' is selected.
23:48:41 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:41 INFO  : Context for 'APU' is selected.
23:48:41 INFO  : 'ps7_init' command is executed.
23:48:41 INFO  : 'ps7_post_config' command is executed.
23:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:42 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:42 INFO  : Memory regions updated for context APU
23:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:42 INFO  : 'con' command is executed.
23:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:48:42 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:48:50 INFO  : Disconnected from the channel tcfchan#5.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:52 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:48:52 INFO  : 'jtag frequency' command is executed.
23:48:52 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:52 INFO  : Context for 'APU' is selected.
23:48:52 INFO  : System reset is completed.
23:48:55 INFO  : 'after 3000' command is executed.
23:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:48:57 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:48:58 INFO  : Context for 'APU' is selected.
23:48:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:58 INFO  : Context for 'APU' is selected.
23:48:58 INFO  : 'ps7_init' command is executed.
23:48:58 INFO  : 'ps7_post_config' command is executed.
23:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:58 INFO  : Memory regions updated for context APU
23:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : 'con' command is executed.
23:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:48:58 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:49:08 INFO  : Disconnected from the channel tcfchan#6.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:49:09 INFO  : 'jtag frequency' command is executed.
23:49:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:09 INFO  : Context for 'APU' is selected.
23:49:10 INFO  : System reset is completed.
23:49:13 INFO  : 'after 3000' command is executed.
23:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:49:15 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:49:15 INFO  : Context for 'APU' is selected.
23:49:15 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:15 INFO  : Context for 'APU' is selected.
23:49:16 INFO  : 'ps7_init' command is executed.
23:49:16 INFO  : 'ps7_post_config' command is executed.
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:16 INFO  : Memory regions updated for context APU
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : 'con' command is executed.
23:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:49:16 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:11:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531263685545,  Project:1531262798984
00:11:22 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:12:25 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:12:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:12:34 INFO  : 
00:12:35 INFO  : Updating hardware inferred compiler options for baremetal.
00:12:35 INFO  : Clearing existing target manager status.
00:12:35 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:12:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:12:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:14:45 INFO  : Disconnected from the channel tcfchan#7.
00:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:15:27 INFO  : 'jtag frequency' command is executed.
00:15:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:27 INFO  : Context for 'APU' is selected.
00:15:27 INFO  : System reset is completed.
00:15:30 INFO  : 'after 3000' command is executed.
00:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:15:32 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:15:32 INFO  : Context for 'APU' is selected.
00:15:32 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:32 INFO  : Context for 'APU' is selected.
00:15:33 INFO  : 'ps7_init' command is executed.
00:15:33 INFO  : 'ps7_post_config' command is executed.
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:33 INFO  : Memory regions updated for context APU
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : 'con' command is executed.
00:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:15:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:24:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531265017588,  Project:1531263685545
00:24:51 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:24:53 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:24:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:24:59 INFO  : 
00:25:00 INFO  : Updating hardware inferred compiler options for baremetal.
00:25:00 INFO  : Clearing existing target manager status.
00:25:00 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:25:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:25:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:26:09 INFO  : Disconnected from the channel tcfchan#8.
00:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:36 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:26:36 INFO  : 'jtag frequency' command is executed.
00:26:36 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:36 INFO  : Context for 'APU' is selected.
00:26:36 INFO  : System reset is completed.
00:26:39 INFO  : 'after 3000' command is executed.
00:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:26:42 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:26:42 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:42 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : 'ps7_init' command is executed.
00:26:42 INFO  : 'ps7_post_config' command is executed.
00:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:43 INFO  : Memory regions updated for context APU
00:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : 'con' command is executed.
00:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:26:43 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:29:47 INFO  : Disconnected from the channel tcfchan#9.
00:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:31:27 INFO  : 'jtag frequency' command is executed.
00:31:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:27 INFO  : Context for 'APU' is selected.
00:31:27 INFO  : System reset is completed.
00:31:30 INFO  : 'after 3000' command is executed.
00:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:31:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:31:33 INFO  : Context for 'APU' is selected.
00:31:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:33 INFO  : Context for 'APU' is selected.
00:31:33 INFO  : 'ps7_init' command is executed.
00:31:33 INFO  : 'ps7_post_config' command is executed.
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:33 INFO  : Memory regions updated for context APU
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : 'con' command is executed.
00:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:31:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:45:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531266281285,  Project:1531265017588
00:45:13 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:46:28 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:46:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:46:35 INFO  : 
00:46:36 INFO  : Updating hardware inferred compiler options for baremetal.
00:46:36 INFO  : Clearing existing target manager status.
00:46:36 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:46:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:46:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:47:52 INFO  : Disconnected from the channel tcfchan#10.
00:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:54 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:47:54 INFO  : 'jtag frequency' command is executed.
00:47:54 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:54 INFO  : Context for 'APU' is selected.
00:47:54 INFO  : System reset is completed.
00:47:57 INFO  : 'after 3000' command is executed.
00:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:47:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:48:00 INFO  : Context for 'APU' is selected.
00:48:00 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:00 INFO  : Context for 'APU' is selected.
00:48:00 INFO  : 'ps7_init' command is executed.
00:48:00 INFO  : 'ps7_post_config' command is executed.
00:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:01 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:01 INFO  : Memory regions updated for context APU
00:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:01 INFO  : 'con' command is executed.
00:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:48:01 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
02:10:40 INFO  : Disconnected from the channel tcfchan#11.
15:04:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
15:04:56 INFO  : XSCT server has started successfully.
15:04:56 INFO  : Successfully done setting XSCT server connection channel  
15:04:59 INFO  : Successfully done setting SDK workspace  
15:05:06 INFO  : Registering command handlers for SDK TCF services
15:05:06 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
15:05:06 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
16:11:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
16:11:06 INFO  : XSCT server has started successfully.
16:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:28 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:49:28 INFO  : 'jtag frequency' command is executed.
16:49:28 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:28 INFO  : Context for 'APU' is selected.
16:49:28 INFO  : System reset is completed.
16:49:31 INFO  : 'after 3000' command is executed.
16:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:49:34 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
16:49:34 INFO  : Context for 'APU' is selected.
16:49:34 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:34 INFO  : Context for 'APU' is selected.
16:49:34 INFO  : 'ps7_init' command is executed.
16:49:34 INFO  : 'ps7_post_config' command is executed.
16:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:35 INFO  : Memory regions updated for context APU
16:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:35 INFO  : 'con' command is executed.
16:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:49:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
16:54:25 INFO  : Disconnected from the channel tcfchan#1.
16:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:26 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:54:26 INFO  : 'jtag frequency' command is executed.
16:54:26 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:27 INFO  : Context for 'APU' is selected.
16:54:27 INFO  : System reset is completed.
16:54:30 INFO  : 'after 3000' command is executed.
16:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:54:32 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
16:54:32 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : 'ps7_init' command is executed.
16:54:35 INFO  : 'ps7_post_config' command is executed.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:35 INFO  : Memory regions updated for context APU
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : 'con' command is executed.
16:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:54:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
17:00:19 INFO  : Disconnected from the channel tcfchan#2.
17:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:21 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:00:21 INFO  : 'jtag frequency' command is executed.
17:00:21 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:21 INFO  : Context for 'APU' is selected.
17:00:21 INFO  : System reset is completed.
17:00:24 INFO  : 'after 3000' command is executed.
17:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:00:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:00:26 INFO  : Context for 'APU' is selected.
17:00:28 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:28 INFO  : Context for 'APU' is selected.
17:00:29 INFO  : 'ps7_init' command is executed.
17:00:29 INFO  : 'ps7_post_config' command is executed.
17:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:29 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:29 INFO  : Memory regions updated for context APU
17:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:29 INFO  : 'con' command is executed.
17:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:00:29 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
17:28:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531325708151,  Project:1531266281285
17:28:39 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:28:43 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
17:28:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:50 INFO  : 
17:28:51 INFO  : Updating hardware inferred compiler options for baremetal.
17:28:51 INFO  : Clearing existing target manager status.
17:28:51 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
17:28:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:28:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:31:35 INFO  : Disconnected from the channel tcfchan#3.
17:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:38 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:31:38 INFO  : 'jtag frequency' command is executed.
17:31:38 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:38 INFO  : Context for 'APU' is selected.
17:31:38 INFO  : System reset is completed.
17:31:41 INFO  : 'after 3000' command is executed.
17:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:31:43 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:31:43 INFO  : Context for 'APU' is selected.
17:31:43 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:43 INFO  : Context for 'APU' is selected.
17:31:43 INFO  : 'ps7_init' command is executed.
17:31:43 INFO  : 'ps7_post_config' command is executed.
17:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:44 ERROR : couldn't open "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf": no such file or directory
17:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
----------------End of Script----------------

17:36:08 INFO  : Refreshed build settings on project baremetal
17:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:41:27 INFO  : 'jtag frequency' command is executed.
17:41:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:27 INFO  : Context for 'APU' is selected.
17:41:27 INFO  : System reset is completed.
17:41:30 INFO  : 'after 3000' command is executed.
17:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:41:33 INFO  : Context for 'APU' is selected.
17:41:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:33 INFO  : Context for 'APU' is selected.
17:41:33 INFO  : 'ps7_init' command is executed.
17:41:33 INFO  : 'ps7_post_config' command is executed.
17:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:33 INFO  : Memory regions updated for context APU
17:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:33 INFO  : 'con' command is executed.
17:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:41:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent_(1).tcl'
17:54:07 INFO  : Disconnected from the channel tcfchan#4.
17:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:54:09 INFO  : 'jtag frequency' command is executed.
17:54:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:09 INFO  : Context for 'APU' is selected.
17:54:09 INFO  : System reset is completed.
17:54:12 INFO  : 'after 3000' command is executed.
17:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:54:14 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:54:14 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:17 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : 'ps7_init' command is executed.
17:54:17 INFO  : 'ps7_post_config' command is executed.
17:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:17 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:17 INFO  : Memory regions updated for context APU
17:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:17 INFO  : 'con' command is executed.
17:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:54:17 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent_(1).tcl'
