                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Oct_24_22:29:15_2021_+0800
top_name: ysyx_210457
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
468310.5  468310.5  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
40603  40603  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210457
Date   : Sun Oct 24 22:59:57 2021
****************************************
    
Number of ports:                         8838
Number of nets:                         48817
Number of cells:                        40751
Number of combinational cells:          32566
Number of sequential cells:              8037
Number of macros/black boxes:               0
Number of buf/inv:                       4712
Number of references:                       5
Combinational area:             262927.226346
Buf/Inv area:                    23158.800739
Noncombinational area:          205383.242157
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                468310.468503
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------
ysyx_210457                       468310.4685    100.0     800.1560       0.0000  0.0000  ysyx_210457
arbiter                             1672.9312      0.4    1647.3800      25.5512  0.0000  ysyx_210457_arbiter_0
rvcpu                             458067.1269     97.8       5.3792       0.0000  0.0000  ysyx_210457_rvcpu_0
rvcpu/CSR_reg                      32592.5732      7.0   17747.3255   14845.2477  0.0000  ysyx_210457_CSR_reg_0
rvcpu/Clint                        11714.5529      2.5    6783.1712    4931.3818  0.0000  ysyx_210457_Clint_0
rvcpu/EX_stage                     35826.8167      7.7   13109.1104       0.0000  0.0000  ysyx_210457_EX_stage_0
rvcpu/EX_stage/ALU                 22717.7063      4.9   22717.7063       0.0000  0.0000  ysyx_210457_ALU_0
rvcpu/ID_stage                     20996.3623      4.5   20502.8207       0.0000  0.0000  ysyx_210457_ID_stage_0
rvcpu/ID_stage/IMGN                  493.5416      0.1     493.5416       0.0000  0.0000  ysyx_210457_IMGN_0
rvcpu/IF_stage                    215003.9377     45.9     172.1344       0.0000  0.0000  ysyx_210457_IF_stage_0
rvcpu/IF_stage/PC                   2863.0793      0.6    1202.2512    1660.8281  0.0000  ysyx_210457_PC_0
rvcpu/IF_stage/forecase           211968.7241     45.3  105572.1789  106396.5452  0.0000  ysyx_210457_forecase_0
rvcpu/MEM_stage                     5621.2640      1.2    5621.2640       0.0000  0.0000  ysyx_210457_MEM_stage_0
rvcpu/WB_stage                       988.4280      0.2     988.4280       0.0000  0.0000  ysyx_210457_WB_stage_0
rvcpu/ex_mem                       14428.3595      3.1    4718.9032    9709.4563  0.0000  ysyx_210457_ex_mem_0
rvcpu/id_ex                        10637.3682      2.3    3456.1360    7181.2322  0.0000  ysyx_210457_id_ex_0
rvcpu/if_id                         6214.3209      1.3    2100.5776    4113.7433  0.0000  ysyx_210457_if_id_0
rvcpu/mem_wb                        4767.3161      1.0    1011.2896    3756.0265  0.0000  ysyx_210457_mem_wb_0
rvcpu/regfile                      99270.4480     21.2   48576.8654   50693.5825  0.0000  ysyx_210457_regfile_0
u_axi_rw                            7770.2545      1.7    5700.6072    2069.6473  0.0000  ysyx_210457_axi_rw_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------
Total                                                   262927.2263  205383.2422  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210457
Date   : Sun Oct 24 22:59:53 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: rvcpu/id_ex/ex_reg1_data_reg_31_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu/IF_stage/forecase/fore_branch_reg_29__10_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu/id_ex/ex_reg1_data_reg_31_/CK (LVT_DQHDV2)      0.0000    0.0000 #   0.0000 r
  rvcpu/id_ex/ex_reg1_data_reg_31_/Q (LVT_DQHDV2)       0.3018    0.4172     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (net)           24                 0.0000     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (ysyx_210457_id_ex_0)              0.0000     0.4172 f
  rvcpu/N_ex_reg1_data[31] (net)                                  0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (ysyx_210457_EX_stage_0)        0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (net)                           0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (ysyx_210457_ALU_0)                 0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (net)                               0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/A2 (LVT_NAND2HDV1)            0.3018    0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/ZN (LVT_NAND2HDV1)            0.1329    0.1141     0.5313 r
  rvcpu/EX_stage/ALU/n2205 (net)                2                 0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/I (LVT_INHDV1)                 0.1329    0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/ZN (LVT_INHDV1)                0.0686    0.0592     0.5905 f
  rvcpu/EX_stage/ALU/n14 (net)                  1                 0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/B (LVT_AOI21HDV4)              0.0686    0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/ZN (LVT_AOI21HDV4)             0.2199    0.1283     0.7188 r
  rvcpu/EX_stage/ALU/n2154 (net)                8                 0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/B (LVT_OAI21HDV1)              0.2199    0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/ZN (LVT_OAI21HDV1)             0.1410    0.1236     0.8424 f
  rvcpu/EX_stage/ALU/n1695 (net)                3                 0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/A1 (LVT_OAI21HDV1)            0.1410    0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/ZN (LVT_OAI21HDV1)            0.1962    0.1465     0.9889 r
  rvcpu/EX_stage/ALU/n2170 (net)                2                 0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/I (LVT_INHDV1)               0.1962    0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/ZN (LVT_INHDV1)              0.0600    0.0459     1.0348 f
  rvcpu/EX_stage/ALU/n1697 (net)                1                 0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/B1 (LVT_AOI22HDV1)           0.0600    0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/ZN (LVT_AOI22HDV1)           0.1678    0.0918     1.1266 r
  rvcpu/EX_stage/ALU/n1699 (net)                1                 0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/C (LVT_OAI211HDV1)           0.1678    0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/ZN (LVT_OAI211HDV1)          0.1242    0.1079     1.2344 f
  rvcpu/EX_stage/ALU/n1701 (net)                1                 0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/C (LVT_AOI211HDV1)           0.1242    0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/ZN (LVT_AOI211HDV1)          0.2301    0.1494     1.3839 r
  rvcpu/EX_stage/ALU/n1705 (net)                1                 0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/B (LVT_OAI31HDV1)             0.2301    0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/ZN (LVT_OAI31HDV1)            0.1071    0.0963     1.4801 f
  rvcpu/EX_stage/ALU/n1708 (net)                1                 0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/C (LVT_AOI211HDV1)            0.1071    0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/ZN (LVT_AOI211HDV1)           0.2372    0.1450     1.6252 r
  rvcpu/EX_stage/ALU/n1711 (net)                1                 0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/B (LVT_IOA21HDV1)            0.2372    0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/ZN (LVT_IOA21HDV1)           0.1188    0.0993     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (net)              3                 0.0000     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (ysyx_210457_ALU_0)                  0.0000     1.7244 f
  rvcpu/EX_stage/result[14] (net)                                 0.0000     1.7244 f
  rvcpu/EX_stage/U1760/I (LVT_INHDV1)                   0.1188    0.0000     1.7244 f
  rvcpu/EX_stage/U1760/ZN (LVT_INHDV1)                  0.0915    0.0757     1.8001 r
  rvcpu/EX_stage/n1304 (net)                    2                 0.0000     1.8001 r
  rvcpu/EX_stage/U60/A1 (LVT_NOR2HDV2)                  0.0915    0.0000     1.8001 r
  rvcpu/EX_stage/U60/ZN (LVT_NOR2HDV2)                  0.0884    0.0470     1.8471 f
  rvcpu/EX_stage/n13 (net)                      2                 0.0000     1.8471 f
  rvcpu/EX_stage/U462/A1 (LVT_NAND2HDV1)                0.0884    0.0000     1.8471 f
  rvcpu/EX_stage/U462/ZN (LVT_NAND2HDV1)                0.0978    0.0685     1.9156 r
  rvcpu/EX_stage/n1300 (net)                    2                 0.0000     1.9156 r
  rvcpu/EX_stage/U463/I (LVT_INHDV1)                    0.0978    0.0000     1.9156 r
  rvcpu/EX_stage/U463/ZN (LVT_INHDV1)                   0.0773    0.0666     1.9821 f
  rvcpu/EX_stage/n215 (net)                     2                 0.0000     1.9821 f
  rvcpu/EX_stage/U466/A2 (LVT_AOI21HDV4)                0.0773    0.0000     1.9821 f
  rvcpu/EX_stage/U466/ZN (LVT_AOI21HDV4)                0.1070    0.0973     2.0795 r
  rvcpu/EX_stage/n156 (net)                     2                 0.0000     2.0795 r
  rvcpu/EX_stage/U85/A2 (LVT_OAI21HDV2)                 0.1070    0.0000     2.0795 r
  rvcpu/EX_stage/U85/ZN (LVT_OAI21HDV2)                 0.0957    0.0836     2.1630 f
  rvcpu/EX_stage/n158 (net)                     1                 0.0000     2.1630 f
  rvcpu/EX_stage/U514/B (LVT_AOI21HDV4)                 0.0957    0.0000     2.1630 f
  rvcpu/EX_stage/U514/ZN (LVT_AOI21HDV4)                0.1425    0.1015     2.2646 r
  rvcpu/EX_stage/n1322 (net)                    3                 0.0000     2.2646 r
  rvcpu/EX_stage/U650/I (LVT_INHDV3)                    0.1425    0.0000     2.2646 r
  rvcpu/EX_stage/U650/ZN (LVT_INHDV3)                   0.0835    0.0720     2.3366 f
  rvcpu/EX_stage/n1379 (net)                    7                 0.0000     2.3366 f
  rvcpu/EX_stage/U1784/A1 (LVT_AOI21HDV1)               0.0835    0.0000     2.3366 f
  rvcpu/EX_stage/U1784/ZN (LVT_AOI21HDV1)               0.1338    0.0998     2.4364 r
  rvcpu/EX_stage/n1334 (net)                    1                 0.0000     2.4364 r
  rvcpu/EX_stage/U123/B (LVT_OAI21HDV1)                 0.1338    0.0000     2.4364 r
  rvcpu/EX_stage/U123/ZN (LVT_OAI21HDV1)                0.0909    0.0808     2.5172 f
  rvcpu/EX_stage/n1339 (net)                    1                 0.0000     2.5172 f
  rvcpu/EX_stage/U1787/A1 (LVT_XNOR2HDV1)               0.0909    0.0000     2.5172 f
  rvcpu/EX_stage/U1787/ZN (LVT_XNOR2HDV1)               0.0697    0.1593     2.6765 r
  rvcpu/EX_stage/n1344 (net)                    1                 0.0000     2.6765 r
  rvcpu/EX_stage/U1792/A1 (LVT_IOA21HDV4)               0.0697    0.0000     2.6765 r
  rvcpu/EX_stage/U1792/ZN (LVT_IOA21HDV4)               0.0848    0.1183     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (net)            3                 0.0000     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (ysyx_210457_EX_stage_0)           0.0000     2.7948 r
  rvcpu/N_ex_w_data[19] (net)                                     0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (ysyx_210457_ID_stage_0)           0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (net)                              0.0000     2.7948 r
  rvcpu/ID_stage/U689/A1 (LVT_NAND2HDV2)                0.0848    0.0000     2.7948 r
  rvcpu/ID_stage/U689/ZN (LVT_NAND2HDV2)                0.0949    0.0471     2.8419 f
  rvcpu/ID_stage/n316 (net)                     1                 0.0000     2.8419 f
  rvcpu/ID_stage/U691/A1 (LVT_NAND2HDV1)                0.0949    0.0000     2.8419 f
  rvcpu/ID_stage/U691/ZN (LVT_NAND2HDV1)                0.0875    0.0547     2.8966 r
  rvcpu/ID_stage/n317 (net)                     1                 0.0000     2.8966 r
  rvcpu/ID_stage/U282/A1 (LVT_NAND2HDV1)                0.0875    0.0000     2.8966 r
  rvcpu/ID_stage/U282/ZN (LVT_NAND2HDV1)                0.0798    0.0605     2.9572 f
  rvcpu/ID_stage/n319 (net)                     1                 0.0000     2.9572 f
  rvcpu/ID_stage/U694/A1 (LVT_NAND2HDV2)                0.0798    0.0000     2.9572 f
  rvcpu/ID_stage/U694/ZN (LVT_NAND2HDV2)                0.1468    0.0960     3.0532 r
  rvcpu/ID_stage/reg1_data[19] (net)            5                 0.0000     3.0532 r
  rvcpu/ID_stage/U851/A1 (LVT_NOR2HDV4)                 0.1468    0.0000     3.0532 r
  rvcpu/ID_stage/U851/ZN (LVT_NOR2HDV4)                 0.0857    0.0493     3.1025 f
  rvcpu/ID_stage/n523 (net)                     2                 0.0000     3.1025 f
  rvcpu/ID_stage/U942/I (LVT_INHDV4)                    0.0857    0.0000     3.1025 f
  rvcpu/ID_stage/U942/ZN (LVT_INHDV4)                   0.0749    0.0613     3.1639 r
  rvcpu/ID_stage/n1526 (net)                    4                 0.0000     3.1639 r
  rvcpu/ID_stage/U944/A1 (LVT_NAND2HDV2)                0.0749    0.0000     3.1639 r
  rvcpu/ID_stage/U944/ZN (LVT_NAND2HDV2)                0.0802    0.0595     3.2234 f
  rvcpu/ID_stage/n1096 (net)                    2                 0.0000     3.2234 f
  rvcpu/ID_stage/U946/B1 (LVT_AOI22HDV2)                0.0802    0.0000     3.2234 f
  rvcpu/ID_stage/U946/ZN (LVT_AOI22HDV2)                0.1854    0.1078     3.3312 r
  rvcpu/ID_stage/n1436 (net)                    2                 0.0000     3.3312 r
  rvcpu/ID_stage/U160/A1 (LVT_OAI22HDV2)                0.1854    0.0000     3.3312 r
  rvcpu/ID_stage/U160/ZN (LVT_OAI22HDV2)                0.1370    0.0941     3.4253 f
  rvcpu/ID_stage/n632 (net)                     2                 0.0000     3.4253 f
  rvcpu/ID_stage/U284/A1 (LVT_NOR2HDV2)                 0.1370    0.0000     3.4253 f
  rvcpu/ID_stage/U284/ZN (LVT_NOR2HDV2)                 0.1528    0.1139     3.5393 r
  rvcpu/ID_stage/n150 (net)                     1                 0.0000     3.5393 r
  rvcpu/ID_stage/U471/A2 (LVT_NAND2HDV4)                0.1528    0.0000     3.5393 r
  rvcpu/ID_stage/U471/ZN (LVT_NAND2HDV4)                0.0760    0.0688     3.6081 f
  rvcpu/ID_stage/n1193 (net)                    3                 0.0000     3.6081 f
  rvcpu/ID_stage/U88/I (LVT_INHDV3)                     0.0760    0.0000     3.6081 f
  rvcpu/ID_stage/U88/ZN (LVT_INHDV3)                    0.0416    0.0379     3.6459 r
  rvcpu/ID_stage/n534 (net)                     1                 0.0000     3.6459 r
  rvcpu/ID_stage/U954/A1 (LVT_NAND2HDV2)                0.0416    0.0000     3.6459 r
  rvcpu/ID_stage/U954/ZN (LVT_NAND2HDV2)                0.0727    0.0422     3.6881 f
  rvcpu/ID_stage/n546 (net)                     1                 0.0000     3.6881 f
  rvcpu/ID_stage/U978/A1 (LVT_NAND2HDV2)                0.0727    0.0000     3.6881 f
  rvcpu/ID_stage/U978/ZN (LVT_NAND2HDV2)                0.0830    0.0576     3.7457 r
  rvcpu/ID_stage/n1128 (net)                    2                 0.0000     3.7457 r
  rvcpu/ID_stage/U980/A1 (LVT_NAND2HDV2)                0.0830    0.0000     3.7457 r
  rvcpu/ID_stage/U980/ZN (LVT_NAND2HDV2)                0.0710    0.0624     3.8082 f
  rvcpu/ID_stage/n1119 (net)                    2                 0.0000     3.8082 f
  rvcpu/ID_stage/U981/B (LVT_OAI21HDV2)                 0.0710    0.0000     3.8082 f
  rvcpu/ID_stage/U981/ZN (LVT_OAI21HDV2)                0.1529    0.0497     3.8579 r
  rvcpu/ID_stage/n551 (net)                     1                 0.0000     3.8579 r
  rvcpu/ID_stage/U982/A1 (LVT_NAND2HDV2)                0.1529    0.0000     3.8579 r
  rvcpu/ID_stage/U982/ZN (LVT_NAND2HDV2)                0.0855    0.0742     3.9320 f
  rvcpu/ID_stage/n1451 (net)                    2                 0.0000     3.9320 f
  rvcpu/ID_stage/U29/A1 (LVT_NAND2HDV2)                 0.0855    0.0000     3.9320 f
  rvcpu/ID_stage/U29/ZN (LVT_NAND2HDV2)                 0.0882    0.0610     3.9931 r
  rvcpu/ID_stage/n133 (net)                     1                 0.0000     3.9931 r
  rvcpu/ID_stage/U157/A1 (LVT_NAND2HDV4)                0.0882    0.0000     3.9931 r
  rvcpu/ID_stage/U157/ZN (LVT_NAND2HDV4)                0.0692    0.0556     4.0486 f
  rvcpu/ID_stage/n1227 (net)                    2                 0.0000     4.0486 f
  rvcpu/ID_stage/U156/B1 (LVT_AOI22HDV4)                0.0692    0.0000     4.0486 f
  rvcpu/ID_stage/U156/ZN (LVT_AOI22HDV4)                0.1794    0.0956     4.1442 r
  rvcpu/ID_stage/n753 (net)                     2                 0.0000     4.1442 r
  rvcpu/ID_stage/U76/I (LVT_INHDV1)                     0.1794    0.0000     4.1442 r
  rvcpu/ID_stage/U76/ZN (LVT_INHDV1)                    0.0639    0.0520     4.1962 f
  rvcpu/ID_stage/n754 (net)                     1                 0.0000     4.1962 f
  rvcpu/ID_stage/U1274/A1 (LVT_NAND2HDV2)               0.0639    0.0000     4.1962 f
  rvcpu/ID_stage/U1274/ZN (LVT_NAND2HDV2)               0.0879    0.0555     4.2517 r
  rvcpu/ID_stage/n1221 (net)                    2                 0.0000     4.2517 r
  rvcpu/ID_stage/U1276/A1 (LVT_NAND2HDV1)               0.0879    0.0000     4.2517 r
  rvcpu/ID_stage/U1276/ZN (LVT_NAND2HDV1)               0.0687    0.0612     4.3130 f
  rvcpu/ID_stage/n756 (net)                     1                 0.0000     4.3130 f
  rvcpu/ID_stage/U1278/B (LVT_OAI211HDV2)               0.0687    0.0000     4.3130 f
  rvcpu/ID_stage/U1278/ZN (LVT_OAI211HDV2)              0.2100    0.0621     4.3751 r
  rvcpu/ID_stage/n761 (net)                     1                 0.0000     4.3751 r
  rvcpu/ID_stage/U1281/A1 (LVT_XNOR2HDV4)               0.2100    0.0000     4.3751 r
  rvcpu/ID_stage/U1281/ZN (LVT_XNOR2HDV4)               0.0600    0.1750     4.5500 f
  rvcpu/ID_stage/n1081 (net)                    2                 0.0000     4.5500 f
  rvcpu/ID_stage/U1282/I (LVT_INHDV1)                   0.0600    0.0000     4.5500 f
  rvcpu/ID_stage/U1282/ZN (LVT_INHDV1)                  0.0839    0.0641     4.6142 r
  rvcpu/ID_stage/n776 (net)                     1                 0.0000     4.6142 r
  rvcpu/ID_stage/U1293/A1 (LVT_OAI21HDV4)               0.0839    0.0000     4.6142 r
  rvcpu/ID_stage/U1293/ZN (LVT_OAI21HDV4)               0.1287    0.0663     4.6804 f
  rvcpu/ID_stage/branch[52] (net)               3                 0.0000     4.6804 f
  rvcpu/ID_stage/branch[52] (ysyx_210457_ID_stage_0)              0.0000     4.6804 f
  rvcpu/N_branch[52] (net)                                        0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (ysyx_210457_IF_stage_0)              0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (net)                                 0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (ysyx_210457_forecase_0)     0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (net)                        0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/A1 (LVT_XOR2HDV2)        0.1287    0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/Z (LVT_XOR2HDV2)         0.0590    0.1737     4.8541 r
  rvcpu/IF_stage/forecase/n490 (net)            1                 0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/A1 (LVT_AND4HDV4)        0.0590    0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/Z (LVT_AND4HDV4)         0.0640    0.1461     5.0002 r
  rvcpu/IF_stage/forecase/n231 (net)            1                 0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/A1 (LVT_NAND3HDV4)       0.0640    0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/ZN (LVT_NAND3HDV4)       0.0970    0.0649     5.0651 f
  rvcpu/IF_stage/forecase/n229 (net)            1                 0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/A2 (LVT_NOR2HDV4)        0.0970    0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/ZN (LVT_NOR2HDV4)        0.0748    0.0656     5.1307 r
  rvcpu/IF_stage/forecase/n1657 (net)           1                 0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/A3 (LVT_NAND4HDV2)      0.0748    0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/ZN (LVT_NAND4HDV2)      0.1183    0.1043     5.2351 f
  rvcpu/IF_stage/forecase/n1682 (net)           1                 0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/A1 (LVT_NOR2HDV2)        0.1183    0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/ZN (LVT_NOR2HDV2)        0.1367    0.1012     5.3362 r
  rvcpu/IF_stage/forecase/n1773 (net)           1                 0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/A1 (LVT_NAND3HDV4)       0.1367    0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/ZN (LVT_NAND3HDV4)       0.0881    0.0752     5.4114 f
  rvcpu/IF_stage/forecase/n1828 (net)           1                 0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/A1 (LVT_OAI21HDV4)      0.0881    0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/ZN (LVT_OAI21HDV4)      0.3282    0.2042     5.6157 r
  rvcpu/IF_stage/forecase/n5656 (net)           8                 0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/I (LVT_INHDV4)           0.3282    0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/ZN (LVT_INHDV4)          0.1048    0.0787     5.6944 f
  rvcpu/IF_stage/forecase/n5670 (net)           2                 0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/I (LVT_INHDV6)           0.1048    0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/ZN (LVT_INHDV6)          0.0941    0.0753     5.7697 r
  rvcpu/IF_stage/forecase/n234 (net)            6                 0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/A1 (LVT_NOR2HDV2)        0.0941    0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/ZN (LVT_NOR2HDV2)        0.1078    0.0667     5.8364 f
  rvcpu/IF_stage/forecase/n5698 (net)           2                 0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/A1 (LVT_NOR2HDV4)       0.1078    0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/ZN (LVT_NOR2HDV4)       0.1320    0.0948     5.9312 r
  rvcpu/IF_stage/forecase/n6015 (net)           3                 0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/I (LVT_INHDV4)           0.1320    0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/ZN (LVT_INHDV4)          0.0624    0.0544     5.9856 f
  rvcpu/IF_stage/forecase/n15 (net)             2                 0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/I (LVT_INHDV4)           0.0624    0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/ZN (LVT_INHDV4)          0.1884    0.1210     6.1066 r
  rvcpu/IF_stage/forecase/n103 (net)           33                 0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U8392/A1 (LVT_IOA22HDV1)      0.1884    0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U8392/ZN (LVT_IOA22HDV1)      0.1860    0.1466     6.2532 r
  rvcpu/IF_stage/forecase/n6378 (net)           1                 0.0000     6.2532 r
  rvcpu/IF_stage/forecase/fore_branch_reg_29__10_/D (LVT_DQHDV1)
                                                        0.1860    0.0000     6.2532 r
  data arrival time                                                          6.2532
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu/IF_stage/forecase/fore_branch_reg_29__10_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0965     6.2535
  data required time                                                         6.2535
  ------------------------------------------------------------------------------------
  data required time                                                         6.2535
  data arrival time                                                         -6.2532
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
  Startpoint: rvcpu/id_ex/ex_reg1_data_reg_31_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu/IF_stage/forecase/fore_branch_reg_29__30_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu/id_ex/ex_reg1_data_reg_31_/CK (LVT_DQHDV2)      0.0000    0.0000 #   0.0000 r
  rvcpu/id_ex/ex_reg1_data_reg_31_/Q (LVT_DQHDV2)       0.3018    0.4172     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (net)           24                 0.0000     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (ysyx_210457_id_ex_0)              0.0000     0.4172 f
  rvcpu/N_ex_reg1_data[31] (net)                                  0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (ysyx_210457_EX_stage_0)        0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (net)                           0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (ysyx_210457_ALU_0)                 0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (net)                               0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/A2 (LVT_NAND2HDV1)            0.3018    0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/ZN (LVT_NAND2HDV1)            0.1329    0.1141     0.5313 r
  rvcpu/EX_stage/ALU/n2205 (net)                2                 0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/I (LVT_INHDV1)                 0.1329    0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/ZN (LVT_INHDV1)                0.0686    0.0592     0.5905 f
  rvcpu/EX_stage/ALU/n14 (net)                  1                 0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/B (LVT_AOI21HDV4)              0.0686    0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/ZN (LVT_AOI21HDV4)             0.2199    0.1283     0.7188 r
  rvcpu/EX_stage/ALU/n2154 (net)                8                 0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/B (LVT_OAI21HDV1)              0.2199    0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/ZN (LVT_OAI21HDV1)             0.1410    0.1236     0.8424 f
  rvcpu/EX_stage/ALU/n1695 (net)                3                 0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/A1 (LVT_OAI21HDV1)            0.1410    0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/ZN (LVT_OAI21HDV1)            0.1962    0.1465     0.9889 r
  rvcpu/EX_stage/ALU/n2170 (net)                2                 0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/I (LVT_INHDV1)               0.1962    0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/ZN (LVT_INHDV1)              0.0600    0.0459     1.0348 f
  rvcpu/EX_stage/ALU/n1697 (net)                1                 0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/B1 (LVT_AOI22HDV1)           0.0600    0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/ZN (LVT_AOI22HDV1)           0.1678    0.0918     1.1266 r
  rvcpu/EX_stage/ALU/n1699 (net)                1                 0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/C (LVT_OAI211HDV1)           0.1678    0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/ZN (LVT_OAI211HDV1)          0.1242    0.1079     1.2344 f
  rvcpu/EX_stage/ALU/n1701 (net)                1                 0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/C (LVT_AOI211HDV1)           0.1242    0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/ZN (LVT_AOI211HDV1)          0.2301    0.1494     1.3839 r
  rvcpu/EX_stage/ALU/n1705 (net)                1                 0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/B (LVT_OAI31HDV1)             0.2301    0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/ZN (LVT_OAI31HDV1)            0.1071    0.0963     1.4801 f
  rvcpu/EX_stage/ALU/n1708 (net)                1                 0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/C (LVT_AOI211HDV1)            0.1071    0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/ZN (LVT_AOI211HDV1)           0.2372    0.1450     1.6252 r
  rvcpu/EX_stage/ALU/n1711 (net)                1                 0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/B (LVT_IOA21HDV1)            0.2372    0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/ZN (LVT_IOA21HDV1)           0.1188    0.0993     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (net)              3                 0.0000     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (ysyx_210457_ALU_0)                  0.0000     1.7244 f
  rvcpu/EX_stage/result[14] (net)                                 0.0000     1.7244 f
  rvcpu/EX_stage/U1760/I (LVT_INHDV1)                   0.1188    0.0000     1.7244 f
  rvcpu/EX_stage/U1760/ZN (LVT_INHDV1)                  0.0915    0.0757     1.8001 r
  rvcpu/EX_stage/n1304 (net)                    2                 0.0000     1.8001 r
  rvcpu/EX_stage/U60/A1 (LVT_NOR2HDV2)                  0.0915    0.0000     1.8001 r
  rvcpu/EX_stage/U60/ZN (LVT_NOR2HDV2)                  0.0884    0.0470     1.8471 f
  rvcpu/EX_stage/n13 (net)                      2                 0.0000     1.8471 f
  rvcpu/EX_stage/U462/A1 (LVT_NAND2HDV1)                0.0884    0.0000     1.8471 f
  rvcpu/EX_stage/U462/ZN (LVT_NAND2HDV1)                0.0978    0.0685     1.9156 r
  rvcpu/EX_stage/n1300 (net)                    2                 0.0000     1.9156 r
  rvcpu/EX_stage/U463/I (LVT_INHDV1)                    0.0978    0.0000     1.9156 r
  rvcpu/EX_stage/U463/ZN (LVT_INHDV1)                   0.0773    0.0666     1.9821 f
  rvcpu/EX_stage/n215 (net)                     2                 0.0000     1.9821 f
  rvcpu/EX_stage/U466/A2 (LVT_AOI21HDV4)                0.0773    0.0000     1.9821 f
  rvcpu/EX_stage/U466/ZN (LVT_AOI21HDV4)                0.1070    0.0973     2.0795 r
  rvcpu/EX_stage/n156 (net)                     2                 0.0000     2.0795 r
  rvcpu/EX_stage/U85/A2 (LVT_OAI21HDV2)                 0.1070    0.0000     2.0795 r
  rvcpu/EX_stage/U85/ZN (LVT_OAI21HDV2)                 0.0957    0.0836     2.1630 f
  rvcpu/EX_stage/n158 (net)                     1                 0.0000     2.1630 f
  rvcpu/EX_stage/U514/B (LVT_AOI21HDV4)                 0.0957    0.0000     2.1630 f
  rvcpu/EX_stage/U514/ZN (LVT_AOI21HDV4)                0.1425    0.1015     2.2646 r
  rvcpu/EX_stage/n1322 (net)                    3                 0.0000     2.2646 r
  rvcpu/EX_stage/U650/I (LVT_INHDV3)                    0.1425    0.0000     2.2646 r
  rvcpu/EX_stage/U650/ZN (LVT_INHDV3)                   0.0835    0.0720     2.3366 f
  rvcpu/EX_stage/n1379 (net)                    7                 0.0000     2.3366 f
  rvcpu/EX_stage/U1784/A1 (LVT_AOI21HDV1)               0.0835    0.0000     2.3366 f
  rvcpu/EX_stage/U1784/ZN (LVT_AOI21HDV1)               0.1338    0.0998     2.4364 r
  rvcpu/EX_stage/n1334 (net)                    1                 0.0000     2.4364 r
  rvcpu/EX_stage/U123/B (LVT_OAI21HDV1)                 0.1338    0.0000     2.4364 r
  rvcpu/EX_stage/U123/ZN (LVT_OAI21HDV1)                0.0909    0.0808     2.5172 f
  rvcpu/EX_stage/n1339 (net)                    1                 0.0000     2.5172 f
  rvcpu/EX_stage/U1787/A1 (LVT_XNOR2HDV1)               0.0909    0.0000     2.5172 f
  rvcpu/EX_stage/U1787/ZN (LVT_XNOR2HDV1)               0.0697    0.1593     2.6765 r
  rvcpu/EX_stage/n1344 (net)                    1                 0.0000     2.6765 r
  rvcpu/EX_stage/U1792/A1 (LVT_IOA21HDV4)               0.0697    0.0000     2.6765 r
  rvcpu/EX_stage/U1792/ZN (LVT_IOA21HDV4)               0.0848    0.1183     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (net)            3                 0.0000     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (ysyx_210457_EX_stage_0)           0.0000     2.7948 r
  rvcpu/N_ex_w_data[19] (net)                                     0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (ysyx_210457_ID_stage_0)           0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (net)                              0.0000     2.7948 r
  rvcpu/ID_stage/U689/A1 (LVT_NAND2HDV2)                0.0848    0.0000     2.7948 r
  rvcpu/ID_stage/U689/ZN (LVT_NAND2HDV2)                0.0949    0.0471     2.8419 f
  rvcpu/ID_stage/n316 (net)                     1                 0.0000     2.8419 f
  rvcpu/ID_stage/U691/A1 (LVT_NAND2HDV1)                0.0949    0.0000     2.8419 f
  rvcpu/ID_stage/U691/ZN (LVT_NAND2HDV1)                0.0875    0.0547     2.8966 r
  rvcpu/ID_stage/n317 (net)                     1                 0.0000     2.8966 r
  rvcpu/ID_stage/U282/A1 (LVT_NAND2HDV1)                0.0875    0.0000     2.8966 r
  rvcpu/ID_stage/U282/ZN (LVT_NAND2HDV1)                0.0798    0.0605     2.9572 f
  rvcpu/ID_stage/n319 (net)                     1                 0.0000     2.9572 f
  rvcpu/ID_stage/U694/A1 (LVT_NAND2HDV2)                0.0798    0.0000     2.9572 f
  rvcpu/ID_stage/U694/ZN (LVT_NAND2HDV2)                0.1468    0.0960     3.0532 r
  rvcpu/ID_stage/reg1_data[19] (net)            5                 0.0000     3.0532 r
  rvcpu/ID_stage/U851/A1 (LVT_NOR2HDV4)                 0.1468    0.0000     3.0532 r
  rvcpu/ID_stage/U851/ZN (LVT_NOR2HDV4)                 0.0857    0.0493     3.1025 f
  rvcpu/ID_stage/n523 (net)                     2                 0.0000     3.1025 f
  rvcpu/ID_stage/U942/I (LVT_INHDV4)                    0.0857    0.0000     3.1025 f
  rvcpu/ID_stage/U942/ZN (LVT_INHDV4)                   0.0749    0.0613     3.1639 r
  rvcpu/ID_stage/n1526 (net)                    4                 0.0000     3.1639 r
  rvcpu/ID_stage/U944/A1 (LVT_NAND2HDV2)                0.0749    0.0000     3.1639 r
  rvcpu/ID_stage/U944/ZN (LVT_NAND2HDV2)                0.0802    0.0595     3.2234 f
  rvcpu/ID_stage/n1096 (net)                    2                 0.0000     3.2234 f
  rvcpu/ID_stage/U946/B1 (LVT_AOI22HDV2)                0.0802    0.0000     3.2234 f
  rvcpu/ID_stage/U946/ZN (LVT_AOI22HDV2)                0.1854    0.1078     3.3312 r
  rvcpu/ID_stage/n1436 (net)                    2                 0.0000     3.3312 r
  rvcpu/ID_stage/U160/A1 (LVT_OAI22HDV2)                0.1854    0.0000     3.3312 r
  rvcpu/ID_stage/U160/ZN (LVT_OAI22HDV2)                0.1370    0.0941     3.4253 f
  rvcpu/ID_stage/n632 (net)                     2                 0.0000     3.4253 f
  rvcpu/ID_stage/U284/A1 (LVT_NOR2HDV2)                 0.1370    0.0000     3.4253 f
  rvcpu/ID_stage/U284/ZN (LVT_NOR2HDV2)                 0.1528    0.1139     3.5393 r
  rvcpu/ID_stage/n150 (net)                     1                 0.0000     3.5393 r
  rvcpu/ID_stage/U471/A2 (LVT_NAND2HDV4)                0.1528    0.0000     3.5393 r
  rvcpu/ID_stage/U471/ZN (LVT_NAND2HDV4)                0.0760    0.0688     3.6081 f
  rvcpu/ID_stage/n1193 (net)                    3                 0.0000     3.6081 f
  rvcpu/ID_stage/U88/I (LVT_INHDV3)                     0.0760    0.0000     3.6081 f
  rvcpu/ID_stage/U88/ZN (LVT_INHDV3)                    0.0416    0.0379     3.6459 r
  rvcpu/ID_stage/n534 (net)                     1                 0.0000     3.6459 r
  rvcpu/ID_stage/U954/A1 (LVT_NAND2HDV2)                0.0416    0.0000     3.6459 r
  rvcpu/ID_stage/U954/ZN (LVT_NAND2HDV2)                0.0727    0.0422     3.6881 f
  rvcpu/ID_stage/n546 (net)                     1                 0.0000     3.6881 f
  rvcpu/ID_stage/U978/A1 (LVT_NAND2HDV2)                0.0727    0.0000     3.6881 f
  rvcpu/ID_stage/U978/ZN (LVT_NAND2HDV2)                0.0830    0.0576     3.7457 r
  rvcpu/ID_stage/n1128 (net)                    2                 0.0000     3.7457 r
  rvcpu/ID_stage/U980/A1 (LVT_NAND2HDV2)                0.0830    0.0000     3.7457 r
  rvcpu/ID_stage/U980/ZN (LVT_NAND2HDV2)                0.0710    0.0624     3.8082 f
  rvcpu/ID_stage/n1119 (net)                    2                 0.0000     3.8082 f
  rvcpu/ID_stage/U981/B (LVT_OAI21HDV2)                 0.0710    0.0000     3.8082 f
  rvcpu/ID_stage/U981/ZN (LVT_OAI21HDV2)                0.1529    0.0497     3.8579 r
  rvcpu/ID_stage/n551 (net)                     1                 0.0000     3.8579 r
  rvcpu/ID_stage/U982/A1 (LVT_NAND2HDV2)                0.1529    0.0000     3.8579 r
  rvcpu/ID_stage/U982/ZN (LVT_NAND2HDV2)                0.0855    0.0742     3.9320 f
  rvcpu/ID_stage/n1451 (net)                    2                 0.0000     3.9320 f
  rvcpu/ID_stage/U29/A1 (LVT_NAND2HDV2)                 0.0855    0.0000     3.9320 f
  rvcpu/ID_stage/U29/ZN (LVT_NAND2HDV2)                 0.0882    0.0610     3.9931 r
  rvcpu/ID_stage/n133 (net)                     1                 0.0000     3.9931 r
  rvcpu/ID_stage/U157/A1 (LVT_NAND2HDV4)                0.0882    0.0000     3.9931 r
  rvcpu/ID_stage/U157/ZN (LVT_NAND2HDV4)                0.0692    0.0556     4.0486 f
  rvcpu/ID_stage/n1227 (net)                    2                 0.0000     4.0486 f
  rvcpu/ID_stage/U156/B1 (LVT_AOI22HDV4)                0.0692    0.0000     4.0486 f
  rvcpu/ID_stage/U156/ZN (LVT_AOI22HDV4)                0.1794    0.0956     4.1442 r
  rvcpu/ID_stage/n753 (net)                     2                 0.0000     4.1442 r
  rvcpu/ID_stage/U76/I (LVT_INHDV1)                     0.1794    0.0000     4.1442 r
  rvcpu/ID_stage/U76/ZN (LVT_INHDV1)                    0.0639    0.0520     4.1962 f
  rvcpu/ID_stage/n754 (net)                     1                 0.0000     4.1962 f
  rvcpu/ID_stage/U1274/A1 (LVT_NAND2HDV2)               0.0639    0.0000     4.1962 f
  rvcpu/ID_stage/U1274/ZN (LVT_NAND2HDV2)               0.0879    0.0555     4.2517 r
  rvcpu/ID_stage/n1221 (net)                    2                 0.0000     4.2517 r
  rvcpu/ID_stage/U1276/A1 (LVT_NAND2HDV1)               0.0879    0.0000     4.2517 r
  rvcpu/ID_stage/U1276/ZN (LVT_NAND2HDV1)               0.0687    0.0612     4.3130 f
  rvcpu/ID_stage/n756 (net)                     1                 0.0000     4.3130 f
  rvcpu/ID_stage/U1278/B (LVT_OAI211HDV2)               0.0687    0.0000     4.3130 f
  rvcpu/ID_stage/U1278/ZN (LVT_OAI211HDV2)              0.2100    0.0621     4.3751 r
  rvcpu/ID_stage/n761 (net)                     1                 0.0000     4.3751 r
  rvcpu/ID_stage/U1281/A1 (LVT_XNOR2HDV4)               0.2100    0.0000     4.3751 r
  rvcpu/ID_stage/U1281/ZN (LVT_XNOR2HDV4)               0.0600    0.1750     4.5500 f
  rvcpu/ID_stage/n1081 (net)                    2                 0.0000     4.5500 f
  rvcpu/ID_stage/U1282/I (LVT_INHDV1)                   0.0600    0.0000     4.5500 f
  rvcpu/ID_stage/U1282/ZN (LVT_INHDV1)                  0.0839    0.0641     4.6142 r
  rvcpu/ID_stage/n776 (net)                     1                 0.0000     4.6142 r
  rvcpu/ID_stage/U1293/A1 (LVT_OAI21HDV4)               0.0839    0.0000     4.6142 r
  rvcpu/ID_stage/U1293/ZN (LVT_OAI21HDV4)               0.1287    0.0663     4.6804 f
  rvcpu/ID_stage/branch[52] (net)               3                 0.0000     4.6804 f
  rvcpu/ID_stage/branch[52] (ysyx_210457_ID_stage_0)              0.0000     4.6804 f
  rvcpu/N_branch[52] (net)                                        0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (ysyx_210457_IF_stage_0)              0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (net)                                 0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (ysyx_210457_forecase_0)     0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (net)                        0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/A1 (LVT_XOR2HDV2)        0.1287    0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/Z (LVT_XOR2HDV2)         0.0590    0.1737     4.8541 r
  rvcpu/IF_stage/forecase/n490 (net)            1                 0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/A1 (LVT_AND4HDV4)        0.0590    0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/Z (LVT_AND4HDV4)         0.0640    0.1461     5.0002 r
  rvcpu/IF_stage/forecase/n231 (net)            1                 0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/A1 (LVT_NAND3HDV4)       0.0640    0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/ZN (LVT_NAND3HDV4)       0.0970    0.0649     5.0651 f
  rvcpu/IF_stage/forecase/n229 (net)            1                 0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/A2 (LVT_NOR2HDV4)        0.0970    0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/ZN (LVT_NOR2HDV4)        0.0748    0.0656     5.1307 r
  rvcpu/IF_stage/forecase/n1657 (net)           1                 0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/A3 (LVT_NAND4HDV2)      0.0748    0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/ZN (LVT_NAND4HDV2)      0.1183    0.1043     5.2351 f
  rvcpu/IF_stage/forecase/n1682 (net)           1                 0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/A1 (LVT_NOR2HDV2)        0.1183    0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/ZN (LVT_NOR2HDV2)        0.1367    0.1012     5.3362 r
  rvcpu/IF_stage/forecase/n1773 (net)           1                 0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/A1 (LVT_NAND3HDV4)       0.1367    0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/ZN (LVT_NAND3HDV4)       0.0881    0.0752     5.4114 f
  rvcpu/IF_stage/forecase/n1828 (net)           1                 0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/A1 (LVT_OAI21HDV4)      0.0881    0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/ZN (LVT_OAI21HDV4)      0.3282    0.2042     5.6157 r
  rvcpu/IF_stage/forecase/n5656 (net)           8                 0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/I (LVT_INHDV4)           0.3282    0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/ZN (LVT_INHDV4)          0.1048    0.0787     5.6944 f
  rvcpu/IF_stage/forecase/n5670 (net)           2                 0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/I (LVT_INHDV6)           0.1048    0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/ZN (LVT_INHDV6)          0.0941    0.0753     5.7697 r
  rvcpu/IF_stage/forecase/n234 (net)            6                 0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/A1 (LVT_NOR2HDV2)        0.0941    0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/ZN (LVT_NOR2HDV2)        0.1078    0.0667     5.8364 f
  rvcpu/IF_stage/forecase/n5698 (net)           2                 0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/A1 (LVT_NOR2HDV4)       0.1078    0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/ZN (LVT_NOR2HDV4)       0.1320    0.0948     5.9312 r
  rvcpu/IF_stage/forecase/n6015 (net)           3                 0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/I (LVT_INHDV4)           0.1320    0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/ZN (LVT_INHDV4)          0.0624    0.0544     5.9856 f
  rvcpu/IF_stage/forecase/n15 (net)             2                 0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/I (LVT_INHDV4)           0.0624    0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/ZN (LVT_INHDV4)          0.1884    0.1210     6.1066 r
  rvcpu/IF_stage/forecase/n103 (net)           33                 0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U7135/A1 (LVT_IOA22HDV1)      0.1884    0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U7135/ZN (LVT_IOA22HDV1)      0.1860    0.1466     6.2532 r
  rvcpu/IF_stage/forecase/n6398 (net)           1                 0.0000     6.2532 r
  rvcpu/IF_stage/forecase/fore_branch_reg_29__30_/D (LVT_DQHDV1)
                                                        0.1860    0.0000     6.2532 r
  data arrival time                                                          6.2532
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu/IF_stage/forecase/fore_branch_reg_29__30_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0965     6.2535
  data required time                                                         6.2535
  ------------------------------------------------------------------------------------
  data required time                                                         6.2535
  data arrival time                                                         -6.2532
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
  Startpoint: rvcpu/id_ex/ex_reg1_data_reg_31_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu/IF_stage/forecase/fore_branch_reg_29__0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu/id_ex/ex_reg1_data_reg_31_/CK (LVT_DQHDV2)      0.0000    0.0000 #   0.0000 r
  rvcpu/id_ex/ex_reg1_data_reg_31_/Q (LVT_DQHDV2)       0.3018    0.4172     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (net)           24                 0.0000     0.4172 f
  rvcpu/id_ex/ex_reg1_data[31] (ysyx_210457_id_ex_0)              0.0000     0.4172 f
  rvcpu/N_ex_reg1_data[31] (net)                                  0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (ysyx_210457_EX_stage_0)        0.0000     0.4172 f
  rvcpu/EX_stage/id_reg1_data[31] (net)                           0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (ysyx_210457_ALU_0)                 0.0000     0.4172 f
  rvcpu/EX_stage/ALU/num1[31] (net)                               0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/A2 (LVT_NAND2HDV1)            0.3018    0.0000     0.4172 f
  rvcpu/EX_stage/ALU/U630/ZN (LVT_NAND2HDV1)            0.1329    0.1141     0.5313 r
  rvcpu/EX_stage/ALU/n2205 (net)                2                 0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/I (LVT_INHDV1)                 0.1329    0.0000     0.5313 r
  rvcpu/EX_stage/ALU/U63/ZN (LVT_INHDV1)                0.0686    0.0592     0.5905 f
  rvcpu/EX_stage/ALU/n14 (net)                  1                 0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/B (LVT_AOI21HDV4)              0.0686    0.0000     0.5905 f
  rvcpu/EX_stage/ALU/U90/ZN (LVT_AOI21HDV4)             0.2199    0.1283     0.7188 r
  rvcpu/EX_stage/ALU/n2154 (net)                8                 0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/B (LVT_OAI21HDV1)              0.2199    0.0000     0.7188 r
  rvcpu/EX_stage/ALU/U89/ZN (LVT_OAI21HDV1)             0.1410    0.1236     0.8424 f
  rvcpu/EX_stage/ALU/n1695 (net)                3                 0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/A1 (LVT_OAI21HDV1)            0.1410    0.0000     0.8424 f
  rvcpu/EX_stage/ALU/U121/ZN (LVT_OAI21HDV1)            0.1962    0.1465     0.9889 r
  rvcpu/EX_stage/ALU/n2170 (net)                2                 0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/I (LVT_INHDV1)               0.1962    0.0000     0.9889 r
  rvcpu/EX_stage/ALU/U2548/ZN (LVT_INHDV1)              0.0600    0.0459     1.0348 f
  rvcpu/EX_stage/ALU/n1697 (net)                1                 0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/B1 (LVT_AOI22HDV1)           0.0600    0.0000     1.0348 f
  rvcpu/EX_stage/ALU/U2549/ZN (LVT_AOI22HDV1)           0.1678    0.0918     1.1266 r
  rvcpu/EX_stage/ALU/n1699 (net)                1                 0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/C (LVT_OAI211HDV1)           0.1678    0.0000     1.1266 r
  rvcpu/EX_stage/ALU/U2550/ZN (LVT_OAI211HDV1)          0.1242    0.1079     1.2344 f
  rvcpu/EX_stage/ALU/n1701 (net)                1                 0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/C (LVT_AOI211HDV1)           0.1242    0.0000     1.2344 f
  rvcpu/EX_stage/ALU/U2551/ZN (LVT_AOI211HDV1)          0.2301    0.1494     1.3839 r
  rvcpu/EX_stage/ALU/n1705 (net)                1                 0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/B (LVT_OAI31HDV1)             0.2301    0.0000     1.3839 r
  rvcpu/EX_stage/ALU/U109/ZN (LVT_OAI31HDV1)            0.1071    0.0963     1.4801 f
  rvcpu/EX_stage/ALU/n1708 (net)                1                 0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/C (LVT_AOI211HDV1)            0.1071    0.0000     1.4801 f
  rvcpu/EX_stage/ALU/U475/ZN (LVT_AOI211HDV1)           0.2372    0.1450     1.6252 r
  rvcpu/EX_stage/ALU/n1711 (net)                1                 0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/B (LVT_IOA21HDV1)            0.2372    0.0000     1.6252 r
  rvcpu/EX_stage/ALU/U2552/ZN (LVT_IOA21HDV1)           0.1188    0.0993     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (net)              3                 0.0000     1.7244 f
  rvcpu/EX_stage/ALU/out[14] (ysyx_210457_ALU_0)                  0.0000     1.7244 f
  rvcpu/EX_stage/result[14] (net)                                 0.0000     1.7244 f
  rvcpu/EX_stage/U1760/I (LVT_INHDV1)                   0.1188    0.0000     1.7244 f
  rvcpu/EX_stage/U1760/ZN (LVT_INHDV1)                  0.0915    0.0757     1.8001 r
  rvcpu/EX_stage/n1304 (net)                    2                 0.0000     1.8001 r
  rvcpu/EX_stage/U60/A1 (LVT_NOR2HDV2)                  0.0915    0.0000     1.8001 r
  rvcpu/EX_stage/U60/ZN (LVT_NOR2HDV2)                  0.0884    0.0470     1.8471 f
  rvcpu/EX_stage/n13 (net)                      2                 0.0000     1.8471 f
  rvcpu/EX_stage/U462/A1 (LVT_NAND2HDV1)                0.0884    0.0000     1.8471 f
  rvcpu/EX_stage/U462/ZN (LVT_NAND2HDV1)                0.0978    0.0685     1.9156 r
  rvcpu/EX_stage/n1300 (net)                    2                 0.0000     1.9156 r
  rvcpu/EX_stage/U463/I (LVT_INHDV1)                    0.0978    0.0000     1.9156 r
  rvcpu/EX_stage/U463/ZN (LVT_INHDV1)                   0.0773    0.0666     1.9821 f
  rvcpu/EX_stage/n215 (net)                     2                 0.0000     1.9821 f
  rvcpu/EX_stage/U466/A2 (LVT_AOI21HDV4)                0.0773    0.0000     1.9821 f
  rvcpu/EX_stage/U466/ZN (LVT_AOI21HDV4)                0.1070    0.0973     2.0795 r
  rvcpu/EX_stage/n156 (net)                     2                 0.0000     2.0795 r
  rvcpu/EX_stage/U85/A2 (LVT_OAI21HDV2)                 0.1070    0.0000     2.0795 r
  rvcpu/EX_stage/U85/ZN (LVT_OAI21HDV2)                 0.0957    0.0836     2.1630 f
  rvcpu/EX_stage/n158 (net)                     1                 0.0000     2.1630 f
  rvcpu/EX_stage/U514/B (LVT_AOI21HDV4)                 0.0957    0.0000     2.1630 f
  rvcpu/EX_stage/U514/ZN (LVT_AOI21HDV4)                0.1425    0.1015     2.2646 r
  rvcpu/EX_stage/n1322 (net)                    3                 0.0000     2.2646 r
  rvcpu/EX_stage/U650/I (LVT_INHDV3)                    0.1425    0.0000     2.2646 r
  rvcpu/EX_stage/U650/ZN (LVT_INHDV3)                   0.0835    0.0720     2.3366 f
  rvcpu/EX_stage/n1379 (net)                    7                 0.0000     2.3366 f
  rvcpu/EX_stage/U1784/A1 (LVT_AOI21HDV1)               0.0835    0.0000     2.3366 f
  rvcpu/EX_stage/U1784/ZN (LVT_AOI21HDV1)               0.1338    0.0998     2.4364 r
  rvcpu/EX_stage/n1334 (net)                    1                 0.0000     2.4364 r
  rvcpu/EX_stage/U123/B (LVT_OAI21HDV1)                 0.1338    0.0000     2.4364 r
  rvcpu/EX_stage/U123/ZN (LVT_OAI21HDV1)                0.0909    0.0808     2.5172 f
  rvcpu/EX_stage/n1339 (net)                    1                 0.0000     2.5172 f
  rvcpu/EX_stage/U1787/A1 (LVT_XNOR2HDV1)               0.0909    0.0000     2.5172 f
  rvcpu/EX_stage/U1787/ZN (LVT_XNOR2HDV1)               0.0697    0.1593     2.6765 r
  rvcpu/EX_stage/n1344 (net)                    1                 0.0000     2.6765 r
  rvcpu/EX_stage/U1792/A1 (LVT_IOA21HDV4)               0.0697    0.0000     2.6765 r
  rvcpu/EX_stage/U1792/ZN (LVT_IOA21HDV4)               0.0848    0.1183     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (net)            3                 0.0000     2.7948 r
  rvcpu/EX_stage/ex_w_data[19] (ysyx_210457_EX_stage_0)           0.0000     2.7948 r
  rvcpu/N_ex_w_data[19] (net)                                     0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (ysyx_210457_ID_stage_0)           0.0000     2.7948 r
  rvcpu/ID_stage/ex_w_data[19] (net)                              0.0000     2.7948 r
  rvcpu/ID_stage/U689/A1 (LVT_NAND2HDV2)                0.0848    0.0000     2.7948 r
  rvcpu/ID_stage/U689/ZN (LVT_NAND2HDV2)                0.0949    0.0471     2.8419 f
  rvcpu/ID_stage/n316 (net)                     1                 0.0000     2.8419 f
  rvcpu/ID_stage/U691/A1 (LVT_NAND2HDV1)                0.0949    0.0000     2.8419 f
  rvcpu/ID_stage/U691/ZN (LVT_NAND2HDV1)                0.0875    0.0547     2.8966 r
  rvcpu/ID_stage/n317 (net)                     1                 0.0000     2.8966 r
  rvcpu/ID_stage/U282/A1 (LVT_NAND2HDV1)                0.0875    0.0000     2.8966 r
  rvcpu/ID_stage/U282/ZN (LVT_NAND2HDV1)                0.0798    0.0605     2.9572 f
  rvcpu/ID_stage/n319 (net)                     1                 0.0000     2.9572 f
  rvcpu/ID_stage/U694/A1 (LVT_NAND2HDV2)                0.0798    0.0000     2.9572 f
  rvcpu/ID_stage/U694/ZN (LVT_NAND2HDV2)                0.1468    0.0960     3.0532 r
  rvcpu/ID_stage/reg1_data[19] (net)            5                 0.0000     3.0532 r
  rvcpu/ID_stage/U851/A1 (LVT_NOR2HDV4)                 0.1468    0.0000     3.0532 r
  rvcpu/ID_stage/U851/ZN (LVT_NOR2HDV4)                 0.0857    0.0493     3.1025 f
  rvcpu/ID_stage/n523 (net)                     2                 0.0000     3.1025 f
  rvcpu/ID_stage/U942/I (LVT_INHDV4)                    0.0857    0.0000     3.1025 f
  rvcpu/ID_stage/U942/ZN (LVT_INHDV4)                   0.0749    0.0613     3.1639 r
  rvcpu/ID_stage/n1526 (net)                    4                 0.0000     3.1639 r
  rvcpu/ID_stage/U944/A1 (LVT_NAND2HDV2)                0.0749    0.0000     3.1639 r
  rvcpu/ID_stage/U944/ZN (LVT_NAND2HDV2)                0.0802    0.0595     3.2234 f
  rvcpu/ID_stage/n1096 (net)                    2                 0.0000     3.2234 f
  rvcpu/ID_stage/U946/B1 (LVT_AOI22HDV2)                0.0802    0.0000     3.2234 f
  rvcpu/ID_stage/U946/ZN (LVT_AOI22HDV2)                0.1854    0.1078     3.3312 r
  rvcpu/ID_stage/n1436 (net)                    2                 0.0000     3.3312 r
  rvcpu/ID_stage/U160/A1 (LVT_OAI22HDV2)                0.1854    0.0000     3.3312 r
  rvcpu/ID_stage/U160/ZN (LVT_OAI22HDV2)                0.1370    0.0941     3.4253 f
  rvcpu/ID_stage/n632 (net)                     2                 0.0000     3.4253 f
  rvcpu/ID_stage/U284/A1 (LVT_NOR2HDV2)                 0.1370    0.0000     3.4253 f
  rvcpu/ID_stage/U284/ZN (LVT_NOR2HDV2)                 0.1528    0.1139     3.5393 r
  rvcpu/ID_stage/n150 (net)                     1                 0.0000     3.5393 r
  rvcpu/ID_stage/U471/A2 (LVT_NAND2HDV4)                0.1528    0.0000     3.5393 r
  rvcpu/ID_stage/U471/ZN (LVT_NAND2HDV4)                0.0760    0.0688     3.6081 f
  rvcpu/ID_stage/n1193 (net)                    3                 0.0000     3.6081 f
  rvcpu/ID_stage/U88/I (LVT_INHDV3)                     0.0760    0.0000     3.6081 f
  rvcpu/ID_stage/U88/ZN (LVT_INHDV3)                    0.0416    0.0379     3.6459 r
  rvcpu/ID_stage/n534 (net)                     1                 0.0000     3.6459 r
  rvcpu/ID_stage/U954/A1 (LVT_NAND2HDV2)                0.0416    0.0000     3.6459 r
  rvcpu/ID_stage/U954/ZN (LVT_NAND2HDV2)                0.0727    0.0422     3.6881 f
  rvcpu/ID_stage/n546 (net)                     1                 0.0000     3.6881 f
  rvcpu/ID_stage/U978/A1 (LVT_NAND2HDV2)                0.0727    0.0000     3.6881 f
  rvcpu/ID_stage/U978/ZN (LVT_NAND2HDV2)                0.0830    0.0576     3.7457 r
  rvcpu/ID_stage/n1128 (net)                    2                 0.0000     3.7457 r
  rvcpu/ID_stage/U980/A1 (LVT_NAND2HDV2)                0.0830    0.0000     3.7457 r
  rvcpu/ID_stage/U980/ZN (LVT_NAND2HDV2)                0.0710    0.0624     3.8082 f
  rvcpu/ID_stage/n1119 (net)                    2                 0.0000     3.8082 f
  rvcpu/ID_stage/U981/B (LVT_OAI21HDV2)                 0.0710    0.0000     3.8082 f
  rvcpu/ID_stage/U981/ZN (LVT_OAI21HDV2)                0.1529    0.0497     3.8579 r
  rvcpu/ID_stage/n551 (net)                     1                 0.0000     3.8579 r
  rvcpu/ID_stage/U982/A1 (LVT_NAND2HDV2)                0.1529    0.0000     3.8579 r
  rvcpu/ID_stage/U982/ZN (LVT_NAND2HDV2)                0.0855    0.0742     3.9320 f
  rvcpu/ID_stage/n1451 (net)                    2                 0.0000     3.9320 f
  rvcpu/ID_stage/U29/A1 (LVT_NAND2HDV2)                 0.0855    0.0000     3.9320 f
  rvcpu/ID_stage/U29/ZN (LVT_NAND2HDV2)                 0.0882    0.0610     3.9931 r
  rvcpu/ID_stage/n133 (net)                     1                 0.0000     3.9931 r
  rvcpu/ID_stage/U157/A1 (LVT_NAND2HDV4)                0.0882    0.0000     3.9931 r
  rvcpu/ID_stage/U157/ZN (LVT_NAND2HDV4)                0.0692    0.0556     4.0486 f
  rvcpu/ID_stage/n1227 (net)                    2                 0.0000     4.0486 f
  rvcpu/ID_stage/U156/B1 (LVT_AOI22HDV4)                0.0692    0.0000     4.0486 f
  rvcpu/ID_stage/U156/ZN (LVT_AOI22HDV4)                0.1794    0.0956     4.1442 r
  rvcpu/ID_stage/n753 (net)                     2                 0.0000     4.1442 r
  rvcpu/ID_stage/U76/I (LVT_INHDV1)                     0.1794    0.0000     4.1442 r
  rvcpu/ID_stage/U76/ZN (LVT_INHDV1)                    0.0639    0.0520     4.1962 f
  rvcpu/ID_stage/n754 (net)                     1                 0.0000     4.1962 f
  rvcpu/ID_stage/U1274/A1 (LVT_NAND2HDV2)               0.0639    0.0000     4.1962 f
  rvcpu/ID_stage/U1274/ZN (LVT_NAND2HDV2)               0.0879    0.0555     4.2517 r
  rvcpu/ID_stage/n1221 (net)                    2                 0.0000     4.2517 r
  rvcpu/ID_stage/U1276/A1 (LVT_NAND2HDV1)               0.0879    0.0000     4.2517 r
  rvcpu/ID_stage/U1276/ZN (LVT_NAND2HDV1)               0.0687    0.0612     4.3130 f
  rvcpu/ID_stage/n756 (net)                     1                 0.0000     4.3130 f
  rvcpu/ID_stage/U1278/B (LVT_OAI211HDV2)               0.0687    0.0000     4.3130 f
  rvcpu/ID_stage/U1278/ZN (LVT_OAI211HDV2)              0.2100    0.0621     4.3751 r
  rvcpu/ID_stage/n761 (net)                     1                 0.0000     4.3751 r
  rvcpu/ID_stage/U1281/A1 (LVT_XNOR2HDV4)               0.2100    0.0000     4.3751 r
  rvcpu/ID_stage/U1281/ZN (LVT_XNOR2HDV4)               0.0600    0.1750     4.5500 f
  rvcpu/ID_stage/n1081 (net)                    2                 0.0000     4.5500 f
  rvcpu/ID_stage/U1282/I (LVT_INHDV1)                   0.0600    0.0000     4.5500 f
  rvcpu/ID_stage/U1282/ZN (LVT_INHDV1)                  0.0839    0.0641     4.6142 r
  rvcpu/ID_stage/n776 (net)                     1                 0.0000     4.6142 r
  rvcpu/ID_stage/U1293/A1 (LVT_OAI21HDV4)               0.0839    0.0000     4.6142 r
  rvcpu/ID_stage/U1293/ZN (LVT_OAI21HDV4)               0.1287    0.0663     4.6804 f
  rvcpu/ID_stage/branch[52] (net)               3                 0.0000     4.6804 f
  rvcpu/ID_stage/branch[52] (ysyx_210457_ID_stage_0)              0.0000     4.6804 f
  rvcpu/N_branch[52] (net)                                        0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (ysyx_210457_IF_stage_0)              0.0000     4.6804 f
  rvcpu/IF_stage/branch[52] (net)                                 0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (ysyx_210457_forecase_0)     0.0000     4.6804 f
  rvcpu/IF_stage/forecase/branch[52] (net)                        0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/A1 (LVT_XOR2HDV2)        0.1287    0.0000     4.6804 f
  rvcpu/IF_stage/forecase/U694/Z (LVT_XOR2HDV2)         0.0590    0.1737     4.8541 r
  rvcpu/IF_stage/forecase/n490 (net)            1                 0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/A1 (LVT_AND4HDV4)        0.0590    0.0000     4.8541 r
  rvcpu/IF_stage/forecase/U388/Z (LVT_AND4HDV4)         0.0640    0.1461     5.0002 r
  rvcpu/IF_stage/forecase/n231 (net)            1                 0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/A1 (LVT_NAND3HDV4)       0.0640    0.0000     5.0002 r
  rvcpu/IF_stage/forecase/U387/ZN (LVT_NAND3HDV4)       0.0970    0.0649     5.0651 f
  rvcpu/IF_stage/forecase/n229 (net)            1                 0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/A2 (LVT_NOR2HDV4)        0.0970    0.0000     5.0651 f
  rvcpu/IF_stage/forecase/U386/ZN (LVT_NOR2HDV4)        0.0748    0.0656     5.1307 r
  rvcpu/IF_stage/forecase/n1657 (net)           1                 0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/A3 (LVT_NAND4HDV2)      0.0748    0.0000     5.1307 r
  rvcpu/IF_stage/forecase/U2229/ZN (LVT_NAND4HDV2)      0.1183    0.1043     5.2351 f
  rvcpu/IF_stage/forecase/n1682 (net)           1                 0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/A1 (LVT_NOR2HDV2)        0.1183    0.0000     5.2351 f
  rvcpu/IF_stage/forecase/U437/ZN (LVT_NOR2HDV2)        0.1367    0.1012     5.3362 r
  rvcpu/IF_stage/forecase/n1773 (net)           1                 0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/A1 (LVT_NAND3HDV4)       0.1367    0.0000     5.3362 r
  rvcpu/IF_stage/forecase/U413/ZN (LVT_NAND3HDV4)       0.0881    0.0752     5.4114 f
  rvcpu/IF_stage/forecase/n1828 (net)           1                 0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/A1 (LVT_OAI21HDV4)      0.0881    0.0000     5.4114 f
  rvcpu/IF_stage/forecase/U2391/ZN (LVT_OAI21HDV4)      0.3282    0.2042     5.6157 r
  rvcpu/IF_stage/forecase/n5656 (net)           8                 0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/I (LVT_INHDV4)           0.3282    0.0000     5.6157 r
  rvcpu/IF_stage/forecase/U568/ZN (LVT_INHDV4)          0.1048    0.0787     5.6944 f
  rvcpu/IF_stage/forecase/n5670 (net)           2                 0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/I (LVT_INHDV6)           0.1048    0.0000     5.6944 f
  rvcpu/IF_stage/forecase/U399/ZN (LVT_INHDV6)          0.0941    0.0753     5.7697 r
  rvcpu/IF_stage/forecase/n234 (net)            6                 0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/A1 (LVT_NOR2HDV2)        0.0941    0.0000     5.7697 r
  rvcpu/IF_stage/forecase/U398/ZN (LVT_NOR2HDV2)        0.1078    0.0667     5.8364 f
  rvcpu/IF_stage/forecase/n5698 (net)           2                 0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/A1 (LVT_NOR2HDV4)       0.1078    0.0000     5.8364 f
  rvcpu/IF_stage/forecase/U6428/ZN (LVT_NOR2HDV4)       0.1320    0.0948     5.9312 r
  rvcpu/IF_stage/forecase/n6015 (net)           3                 0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/I (LVT_INHDV4)           0.1320    0.0000     5.9312 r
  rvcpu/IF_stage/forecase/U147/ZN (LVT_INHDV4)          0.0624    0.0544     5.9856 f
  rvcpu/IF_stage/forecase/n15 (net)             2                 0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/I (LVT_INHDV4)           0.0624    0.0000     5.9856 f
  rvcpu/IF_stage/forecase/U226/ZN (LVT_INHDV4)          0.1884    0.1210     6.1066 r
  rvcpu/IF_stage/forecase/n103 (net)           33                 0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U7607/A1 (LVT_IOA22HDV1)      0.1884    0.0000     6.1066 r
  rvcpu/IF_stage/forecase/U7607/ZN (LVT_IOA22HDV1)      0.1837    0.1466     6.2532 r
  rvcpu/IF_stage/forecase/n6432 (net)           1                 0.0000     6.2532 r
  rvcpu/IF_stage/forecase/fore_branch_reg_29__0_/D (LVT_DQHDV1)
                                                        0.1837    0.0000     6.2532 r
  data arrival time                                                          6.2532
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu/IF_stage/forecase/fore_branch_reg_29__0_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0963     6.2537
  data required time                                                         6.2537
  ------------------------------------------------------------------------------------
  data required time                                                         6.2537
  data arrival time                                                         -6.2532
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1038
    Unconnected ports (LINT-28)                                   181
    Feedthrough (LINT-29)                                         364
    Shorted outputs (LINT-31)                                     262
    Constant outputs (LINT-52)                                    231
Cells                                                              41
    Cells do not drive (LINT-1)                                    41
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210457_axi_rw', cell 'C1158' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_axi_rw', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_axi_rw', cell 'C1174' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_axi_rw', cell 'C1178' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_axi_rw', cell 'C1182' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_regfile', cell 'C4525' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_regfile', cell 'C4537' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1915' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1922' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1924' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1931' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1933' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1935' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1939' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C1941' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C2034' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ID_stage', cell 'C2057' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_EX_stage', cell 'C1159' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_EX_stage', cell 'C1208' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_EX_stage', cell 'C1209' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_EX_stage', cell 'C1210' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_CSR_reg', cell 'C6833' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_Clint', cell 'C1959' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42293' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42315' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42317' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42320' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42323' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42349' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_forecase', cell 'C42352' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'C1015' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457_ALU', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210457', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[3]' is connected directly to output port 'axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[2]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[1]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_axi_rw', input port 'cpu_id[0]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[31]' is connected directly to output port 'instr[31]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[30]' is connected directly to output port 'instr[30]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[29]' is connected directly to output port 'instr[29]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[28]' is connected directly to output port 'instr[28]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[27]' is connected directly to output port 'instr[27]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[26]' is connected directly to output port 'instr[26]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[25]' is connected directly to output port 'instr[25]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[24]' is connected directly to output port 'instr[24]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[23]' is connected directly to output port 'instr[23]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[22]' is connected directly to output port 'instr[22]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[21]' is connected directly to output port 'instr[21]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[20]' is connected directly to output port 'instr[20]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[19]' is connected directly to output port 'instr[19]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[18]' is connected directly to output port 'instr[18]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[17]' is connected directly to output port 'instr[17]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[16]' is connected directly to output port 'instr[16]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[15]' is connected directly to output port 'instr[15]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[14]' is connected directly to output port 'instr[14]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[13]' is connected directly to output port 'instr[13]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[12]' is connected directly to output port 'instr[12]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[11]' is connected directly to output port 'instr[11]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[10]' is connected directly to output port 'instr[10]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[9]' is connected directly to output port 'instr[9]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[8]' is connected directly to output port 'instr[8]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[7]' is connected directly to output port 'instr[7]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[6]' is connected directly to output port 'instr[6]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[5]' is connected directly to output port 'instr[5]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[4]' is connected directly to output port 'instr[4]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[3]' is connected directly to output port 'instr[3]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[2]' is connected directly to output port 'instr[2]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[1]' is connected directly to output port 'instr[1]'. (LINT-29)
Warning: In design 'ysyx_210457_IF_stage', input port 'if_data_read[0]' is connected directly to output port 'instr[0]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[63]' is connected directly to output port 'ID_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[62]' is connected directly to output port 'ID_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[61]' is connected directly to output port 'ID_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[60]' is connected directly to output port 'ID_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[59]' is connected directly to output port 'ID_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[58]' is connected directly to output port 'ID_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[57]' is connected directly to output port 'ID_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[56]' is connected directly to output port 'ID_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[55]' is connected directly to output port 'ID_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[54]' is connected directly to output port 'ID_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[53]' is connected directly to output port 'ID_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[52]' is connected directly to output port 'ID_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[51]' is connected directly to output port 'ID_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[50]' is connected directly to output port 'ID_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[49]' is connected directly to output port 'ID_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[48]' is connected directly to output port 'ID_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[47]' is connected directly to output port 'ID_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[46]' is connected directly to output port 'ID_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[45]' is connected directly to output port 'ID_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[44]' is connected directly to output port 'ID_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[43]' is connected directly to output port 'ID_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[42]' is connected directly to output port 'ID_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[41]' is connected directly to output port 'ID_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[40]' is connected directly to output port 'ID_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[39]' is connected directly to output port 'ID_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[38]' is connected directly to output port 'ID_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[37]' is connected directly to output port 'ID_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[36]' is connected directly to output port 'ID_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[35]' is connected directly to output port 'ID_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[34]' is connected directly to output port 'ID_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[33]' is connected directly to output port 'ID_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[32]' is connected directly to output port 'ID_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[31]' is connected directly to output port 'ID_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[30]' is connected directly to output port 'ID_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[29]' is connected directly to output port 'ID_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[28]' is connected directly to output port 'ID_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[27]' is connected directly to output port 'ID_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[26]' is connected directly to output port 'ID_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[25]' is connected directly to output port 'ID_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[24]' is connected directly to output port 'ID_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[23]' is connected directly to output port 'ID_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[22]' is connected directly to output port 'ID_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[21]' is connected directly to output port 'ID_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[20]' is connected directly to output port 'ID_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[19]' is connected directly to output port 'ID_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[18]' is connected directly to output port 'ID_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[17]' is connected directly to output port 'ID_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[16]' is connected directly to output port 'ID_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[15]' is connected directly to output port 'ID_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[14]' is connected directly to output port 'ID_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[13]' is connected directly to output port 'ID_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[12]' is connected directly to output port 'ID_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[11]' is connected directly to output port 'ID_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[10]' is connected directly to output port 'ID_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[9]' is connected directly to output port 'ID_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[8]' is connected directly to output port 'ID_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[7]' is connected directly to output port 'ID_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[6]' is connected directly to output port 'ID_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[5]' is connected directly to output port 'ID_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[4]' is connected directly to output port 'ID_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[3]' is connected directly to output port 'ID_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[2]' is connected directly to output port 'ID_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[1]' is connected directly to output port 'ID_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_pc[0]' is connected directly to output port 'ID_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[31]' is connected directly to output port 'ID_instr[31]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[30]' is connected directly to output port 'ID_instr[30]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[29]' is connected directly to output port 'ID_instr[29]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[28]' is connected directly to output port 'ID_instr[28]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[27]' is connected directly to output port 'ID_instr[27]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[26]' is connected directly to output port 'ID_instr[26]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[25]' is connected directly to output port 'ID_instr[25]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[24]' is connected directly to output port 'ID_instr[24]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[23]' is connected directly to output port 'ID_instr[23]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[22]' is connected directly to output port 'ID_instr[22]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[21]' is connected directly to output port 'ID_instr[21]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[20]' is connected directly to output port 'ID_instr[20]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[19]' is connected directly to output port 'ID_instr[19]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[18]' is connected directly to output port 'ID_instr[18]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[17]' is connected directly to output port 'ID_instr[17]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[16]' is connected directly to output port 'ID_instr[16]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[15]' is connected directly to output port 'ID_instr[15]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[14]' is connected directly to output port 'ID_instr[14]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[13]' is connected directly to output port 'ID_instr[13]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[12]' is connected directly to output port 'ID_instr[12]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[11]' is connected directly to output port 'ID_instr[11]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[10]' is connected directly to output port 'ID_instr[10]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[9]' is connected directly to output port 'ID_instr[9]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[8]' is connected directly to output port 'ID_instr[8]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[7]' is connected directly to output port 'ID_instr[7]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[6]' is connected directly to output port 'ID_instr[6]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[5]' is connected directly to output port 'ID_instr[5]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[4]' is connected directly to output port 'ID_instr[4]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[3]' is connected directly to output port 'ID_instr[3]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[2]' is connected directly to output port 'ID_instr[2]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[1]' is connected directly to output port 'ID_instr[1]'. (LINT-29)
Warning: In design 'ysyx_210457_ID_stage', input port 'IF_instr[0]' is connected directly to output port 'ID_instr[0]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[63]' is connected directly to output port 'EX_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[62]' is connected directly to output port 'EX_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[61]' is connected directly to output port 'EX_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[60]' is connected directly to output port 'EX_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[59]' is connected directly to output port 'EX_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[58]' is connected directly to output port 'EX_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[57]' is connected directly to output port 'EX_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[56]' is connected directly to output port 'EX_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[55]' is connected directly to output port 'EX_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[54]' is connected directly to output port 'EX_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[53]' is connected directly to output port 'EX_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[52]' is connected directly to output port 'EX_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[51]' is connected directly to output port 'EX_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[50]' is connected directly to output port 'EX_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[49]' is connected directly to output port 'EX_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[48]' is connected directly to output port 'EX_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[47]' is connected directly to output port 'EX_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[46]' is connected directly to output port 'EX_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[45]' is connected directly to output port 'EX_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[44]' is connected directly to output port 'EX_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[43]' is connected directly to output port 'EX_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[42]' is connected directly to output port 'EX_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[41]' is connected directly to output port 'EX_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[40]' is connected directly to output port 'EX_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[39]' is connected directly to output port 'EX_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[38]' is connected directly to output port 'EX_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[37]' is connected directly to output port 'EX_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[36]' is connected directly to output port 'EX_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[35]' is connected directly to output port 'EX_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[34]' is connected directly to output port 'EX_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[33]' is connected directly to output port 'EX_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[32]' is connected directly to output port 'EX_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[31]' is connected directly to output port 'EX_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[30]' is connected directly to output port 'EX_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[29]' is connected directly to output port 'EX_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[28]' is connected directly to output port 'EX_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[27]' is connected directly to output port 'EX_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[26]' is connected directly to output port 'EX_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[25]' is connected directly to output port 'EX_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[24]' is connected directly to output port 'EX_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[23]' is connected directly to output port 'EX_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[22]' is connected directly to output port 'EX_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[21]' is connected directly to output port 'EX_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[20]' is connected directly to output port 'EX_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[19]' is connected directly to output port 'EX_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[18]' is connected directly to output port 'EX_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[17]' is connected directly to output port 'EX_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[16]' is connected directly to output port 'EX_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[15]' is connected directly to output port 'EX_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[14]' is connected directly to output port 'EX_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[13]' is connected directly to output port 'EX_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[12]' is connected directly to output port 'EX_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[11]' is connected directly to output port 'EX_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[10]' is connected directly to output port 'EX_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[9]' is connected directly to output port 'EX_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[8]' is connected directly to output port 'EX_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[7]' is connected directly to output port 'EX_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[6]' is connected directly to output port 'EX_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[5]' is connected directly to output port 'EX_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[4]' is connected directly to output port 'EX_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[3]' is connected directly to output port 'EX_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[2]' is connected directly to output port 'EX_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[1]' is connected directly to output port 'EX_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_pc[0]' is connected directly to output port 'EX_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[31]' is connected directly to output port 'EX_instr[31]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[30]' is connected directly to output port 'EX_instr[30]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[29]' is connected directly to output port 'EX_instr[29]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[28]' is connected directly to output port 'EX_instr[28]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[27]' is connected directly to output port 'EX_instr[27]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[26]' is connected directly to output port 'EX_instr[26]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[25]' is connected directly to output port 'EX_instr[25]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[24]' is connected directly to output port 'EX_instr[24]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[23]' is connected directly to output port 'EX_instr[23]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[22]' is connected directly to output port 'EX_instr[22]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[21]' is connected directly to output port 'EX_instr[21]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[20]' is connected directly to output port 'EX_instr[20]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[19]' is connected directly to output port 'EX_instr[19]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[18]' is connected directly to output port 'EX_instr[18]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[17]' is connected directly to output port 'EX_instr[17]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[16]' is connected directly to output port 'EX_instr[16]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[15]' is connected directly to output port 'EX_instr[15]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[14]' is connected directly to output port 'EX_instr[14]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[13]' is connected directly to output port 'EX_instr[13]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[12]' is connected directly to output port 'EX_instr[12]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[11]' is connected directly to output port 'EX_instr[11]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[10]' is connected directly to output port 'EX_instr[10]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[9]' is connected directly to output port 'EX_instr[9]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[8]' is connected directly to output port 'EX_instr[8]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[7]' is connected directly to output port 'EX_instr[7]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[6]' is connected directly to output port 'EX_instr[6]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[5]' is connected directly to output port 'EX_instr[5]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[4]' is connected directly to output port 'EX_instr[4]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[3]' is connected directly to output port 'EX_instr[3]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[2]' is connected directly to output port 'EX_instr[2]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[1]' is connected directly to output port 'EX_instr[1]'. (LINT-29)
Warning: In design 'ysyx_210457_EX_stage', input port 'ID_instr[0]' is connected directly to output port 'EX_instr[0]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[63]' is connected directly to output port 'mem_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[62]' is connected directly to output port 'mem_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[61]' is connected directly to output port 'mem_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[60]' is connected directly to output port 'mem_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[59]' is connected directly to output port 'mem_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[58]' is connected directly to output port 'mem_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[57]' is connected directly to output port 'mem_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[56]' is connected directly to output port 'mem_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[55]' is connected directly to output port 'mem_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[54]' is connected directly to output port 'mem_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[53]' is connected directly to output port 'mem_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[52]' is connected directly to output port 'mem_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[51]' is connected directly to output port 'mem_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[50]' is connected directly to output port 'mem_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[49]' is connected directly to output port 'mem_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[48]' is connected directly to output port 'mem_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[47]' is connected directly to output port 'mem_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[46]' is connected directly to output port 'mem_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[45]' is connected directly to output port 'mem_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[44]' is connected directly to output port 'mem_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[43]' is connected directly to output port 'mem_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[42]' is connected directly to output port 'mem_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[41]' is connected directly to output port 'mem_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[40]' is connected directly to output port 'mem_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[39]' is connected directly to output port 'mem_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[38]' is connected directly to output port 'mem_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[37]' is connected directly to output port 'mem_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[36]' is connected directly to output port 'mem_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[35]' is connected directly to output port 'mem_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[34]' is connected directly to output port 'mem_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[33]' is connected directly to output port 'mem_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[32]' is connected directly to output port 'mem_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[31]' is connected directly to output port 'mem_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[30]' is connected directly to output port 'mem_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[29]' is connected directly to output port 'mem_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[28]' is connected directly to output port 'mem_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[27]' is connected directly to output port 'mem_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[26]' is connected directly to output port 'mem_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[25]' is connected directly to output port 'mem_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[24]' is connected directly to output port 'mem_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[23]' is connected directly to output port 'mem_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[22]' is connected directly to output port 'mem_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[21]' is connected directly to output port 'mem_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[20]' is connected directly to output port 'mem_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[19]' is connected directly to output port 'mem_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[18]' is connected directly to output port 'mem_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[17]' is connected directly to output port 'mem_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[16]' is connected directly to output port 'mem_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[15]' is connected directly to output port 'mem_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[14]' is connected directly to output port 'mem_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[13]' is connected directly to output port 'mem_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[12]' is connected directly to output port 'mem_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[11]' is connected directly to output port 'mem_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[10]' is connected directly to output port 'mem_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[9]' is connected directly to output port 'mem_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[8]' is connected directly to output port 'mem_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[7]' is connected directly to output port 'mem_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[6]' is connected directly to output port 'mem_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[5]' is connected directly to output port 'mem_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[4]' is connected directly to output port 'mem_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[3]' is connected directly to output port 'mem_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[2]' is connected directly to output port 'mem_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[1]' is connected directly to output port 'mem_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210457_MEM_stage', input port 'ex_pc[0]' is connected directly to output port 'mem_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_w_valid_o' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210457_arbiter', output port 'AXI_id[3]' is connected directly to output port 'stall[0]'. (LINT-31)
Warning: In design 'ysyx_210457_arbiter', output port 'AXI_id[3]' is connected directly to output port 'AXI_id[2]'. (LINT-31)
Warning: In design 'ysyx_210457_IF_stage', output port 'if_size[0]' is connected directly to output port 'if_req'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[0]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[1]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[2]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[3]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[4]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[5]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[6]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[7]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[8]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[9]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[10]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[11]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[12]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[13]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[14]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[15]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[19]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[20]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[21]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[22]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[23]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[24]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[25]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[26]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[27]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[28]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[29]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[30]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[31]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[32]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[33]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[34]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[35]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[36]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[37]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[38]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[39]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[40]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[41]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[42]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[43]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[44]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[45]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[46]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[47]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[48]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[49]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[50]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[51]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[52]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[53]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[54]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[55]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[56]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[57]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[58]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[59]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[60]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[61]'. (LINT-31)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to output port 'except_type[62]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[3]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[4]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[5]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[6]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[7]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[8]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[9]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[10]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[11]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[12]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[13]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[14]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[15]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[16]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[17]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[18]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[19]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[20]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[21]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[22]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[23]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[24]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[25]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[26]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[27]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[28]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[29]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[30]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[31]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[32]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[33]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[34]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[35]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[36]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[37]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[38]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[39]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[40]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[41]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[42]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[43]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[44]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[45]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[46]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[47]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[48]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[49]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[50]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[51]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[52]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[53]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[54]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[55]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[56]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[57]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[58]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[59]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[60]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[61]'. (LINT-31)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to output port 'mem_except_type[62]'. (LINT-31)
Warning: In design 'ysyx_210457', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210457_arbiter', output port 'AXI_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_arbiter', output port 'AXI_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_arbiter', output port 'stall[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_IF_stage', output port 'if_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210457_IF_stage', output port 'if_size[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_IF_stage', output port 'if_req' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_ID_stage', output port 'memop[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_EX_stage', output port 'except_type[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210457_MEM_stage', output port 'mem_except_type[3]' is connected directly to 'logic 0'. (LINT-52)
1
