{
  "module_name": "icrdma_hw.h",
  "hash_id": "4c63f93f1471e930a3837e5ccbd25369e6dc2d23c84738ca2da8133f333becbe",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/irdma/icrdma_hw.h",
  "human_readable_source": " \n \n#ifndef ICRDMA_HW_H\n#define ICRDMA_HW_H\n\n#include \"irdma.h\"\n\n#define VFPE_CQPTAIL1\t\t0x0000a000\n#define VFPE_CQPDB1\t\t0x0000bc00\n#define VFPE_CCQPSTATUS1\t0x0000b800\n#define VFPE_CCQPHIGH1\t\t0x00009800\n#define VFPE_CCQPLOW1\t\t0x0000ac00\n#define VFPE_CQARM1\t\t0x0000b400\n#define VFPE_CQARM1\t\t0x0000b400\n#define VFPE_CQACK1\t\t0x0000b000\n#define VFPE_AEQALLOC1\t\t0x0000a400\n#define VFPE_CQPERRCODES1\t0x00009c00\n#define VFPE_WQEALLOC1\t\t0x0000c000\n#define VFINT_DYN_CTLN(_i)\t(0x00003800 + ((_i) * 4))  \n\n#define PFPE_CQPTAIL\t\t0x00500880\n#define PFPE_CQPDB\t\t0x00500800\n#define PFPE_CCQPSTATUS\t\t0x0050a000\n#define PFPE_CCQPHIGH\t\t0x0050a100\n#define PFPE_CCQPLOW\t\t0x0050a080\n#define PFPE_CQARM\t\t0x00502c00\n#define PFPE_CQACK\t\t0x00502c80\n#define PFPE_AEQALLOC\t\t0x00502d00\n#define GLINT_DYN_CTL(_INT)\t(0x00160000 + ((_INT) * 4))  \n#define GLPCI_LBARCTRL\t\t0x0009de74\n#define GLPE_CPUSTATUS0\t\t0x0050ba5c\n#define GLPE_CPUSTATUS1\t\t0x0050ba60\n#define GLPE_CPUSTATUS2\t\t0x0050ba64\n#define PFINT_AEQCTL\t\t0x0016cb00\n#define PFPE_CQPERRCODES\t0x0050a200\n#define PFPE_WQEALLOC\t\t0x00504400\n#define GLINT_CEQCTL(_INT)\t(0x0015c000 + ((_INT) * 4))  \n#define VSIQF_PE_CTL1(_VSI)\t(0x00414000 + ((_VSI) * 4))  \n#define PFHMC_PDINV\t\t0x00520300\n#define GLHMC_VFPDINV(_i)\t(0x00528300 + ((_i) * 4))  \n#define GLPE_CRITERR\t\t0x00534000\n#define GLINT_RATE(_INT)\t(0x0015A000 + ((_INT) * 4))    \n\n#define ICRDMA_DB_ADDR_OFFSET\t\t(8 * 1024 * 1024 - 64 * 1024)\n\n#define ICRDMA_VF_DB_ADDR_OFFSET\t(64 * 1024)\n\n \n#define ICRDMA_CCQPSTATUS_CCQP_DONE_S 0\n#define ICRDMA_CCQPSTATUS_CCQP_DONE BIT_ULL(0)\n#define ICRDMA_CCQPSTATUS_CCQP_ERR_S 31\n#define ICRDMA_CCQPSTATUS_CCQP_ERR BIT_ULL(31)\n#define ICRDMA_CQPSQ_STAG_PDID_S 46\n#define ICRDMA_CQPSQ_STAG_PDID GENMASK_ULL(63, 46)\n#define ICRDMA_CQPSQ_CQ_CEQID_S 22\n#define ICRDMA_CQPSQ_CQ_CEQID GENMASK_ULL(31, 22)\n#define ICRDMA_CQPSQ_CQ_CQID_S 0\n#define ICRDMA_CQPSQ_CQ_CQID GENMASK_ULL(18, 0)\n#define ICRDMA_COMMIT_FPM_CQCNT_S 0\n#define ICRDMA_COMMIT_FPM_CQCNT GENMASK_ULL(19, 0)\n\nenum icrdma_device_caps_const {\n\tICRDMA_MAX_STATS_COUNT = 128,\n\n\tICRDMA_MAX_IRD_SIZE\t\t\t= 127,\n\tICRDMA_MAX_ORD_SIZE\t\t\t= 255,\n\tICRDMA_MIN_WQ_SIZE                      = 8  ,\n\n};\n\nvoid icrdma_init_hw(struct irdma_sc_dev *dev);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}