INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:20:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 fork18/control/generateBlocks[2].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.165ns period=6.330ns})
  Destination:            buffer37/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.165ns period=6.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.330ns  (clk rise@6.330ns - clk rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.287ns (22.549%)  route 4.420ns (77.451%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.813 - 6.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1104, unset)         0.508     0.508    fork18/control/generateBlocks[2].regblock/clk
    SLICE_X10Y156        FDSE                                         r  fork18/control/generateBlocks[2].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork18/control/generateBlocks[2].regblock/transmitValue_reg/Q
                         net (fo=7, routed)           0.533     1.295    buffer36/control/transmitValue_2
    SLICE_X11Y160        LUT4 (Prop_lut4_I2_O)        0.043     1.338 r  buffer36/control/Memory[0][8]_i_2/O
                         net (fo=7, routed)           0.337     1.676    buffer56/control/addi5_result_valid
    SLICE_X11Y161        LUT6 (Prop_lut6_I0_O)        0.043     1.719 f  buffer56/control/transmitValue_i_3__55/O
                         net (fo=7, routed)           0.365     2.084    init12/control/transmitValue_reg_31
    SLICE_X11Y164        LUT5 (Prop_lut5_I4_O)        0.043     2.127 r  init12/control/i__i_5/O
                         net (fo=39, routed)          0.519     2.646    init12/control/transmitValue_reg_2
    SLICE_X14Y162        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  init12/control/i__i_121/O
                         net (fo=1, routed)           0.376     3.065    cmpi3/i__i_37_0
    SLICE_X11Y164        LUT6 (Prop_lut6_I0_O)        0.043     3.108 r  cmpi3/i__i_80/O
                         net (fo=1, routed)           0.168     3.276    cmpi3/i__i_80_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     3.319 r  cmpi3/i__i_37/O
                         net (fo=1, routed)           0.000     3.319    cmpi3/i__i_37_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.557 r  cmpi3/i__i_20/CO[3]
                         net (fo=1, routed)           0.000     3.557    cmpi3/i__i_20_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.607 r  cmpi3/i__i_15/CO[3]
                         net (fo=1, routed)           0.000     3.607    cmpi3/i__i_15_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.714 r  cmpi3/i__i_9/CO[2]
                         net (fo=9, routed)           0.301     4.015    buffer71/fifo/result[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I2_O)        0.122     4.137 r  buffer71/fifo/transmitValue_i_4__20/O
                         net (fo=4, routed)           0.142     4.279    init12/control/transmitValue_reg_32
    SLICE_X11Y163        LUT6 (Prop_lut6_I2_O)        0.043     4.322 r  init12/control/transmitValue_i_3__24/O
                         net (fo=4, routed)           0.328     4.651    init12/control/fullReg_reg_2
    SLICE_X11Y162        LUT6 (Prop_lut6_I4_O)        0.043     4.694 r  init12/control/Memory[0][31]_i_8/O
                         net (fo=2, routed)           0.244     4.937    buffer56/control/Full_reg_0
    SLICE_X11Y161        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  buffer56/control/Memory[0][31]_i_3/O
                         net (fo=6, routed)           0.202     5.182    fork32/control/generateBlocks[0].regblock/buffer0_outs_ready
    SLICE_X10Y161        LUT6 (Prop_lut6_I4_O)        0.043     5.225 r  fork32/control/generateBlocks[0].regblock/fullReg_i_9/O
                         net (fo=2, routed)           0.154     5.379    fork18/control/generateBlocks[2].regblock/anyBlockStop
    SLICE_X10Y161        LUT3 (Prop_lut3_I1_O)        0.043     5.422 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__10/O
                         net (fo=9, routed)           0.387     5.809    buffer56/control/dataReg_reg[0]_2
    SLICE_X11Y158        LUT6 (Prop_lut6_I3_O)        0.043     5.852 r  buffer56/control/dataReg[31]_i_1__3/O
                         net (fo=32, routed)          0.363     6.215    buffer37/E[0]
    SLICE_X11Y160        FDRE                                         r  buffer37/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.330     6.330 r  
                                                      0.000     6.330 r  clk (IN)
                         net (fo=1104, unset)         0.483     6.813    buffer37/clk
    SLICE_X11Y160        FDRE                                         r  buffer37/dataReg_reg[11]/C
                         clock pessimism              0.000     6.813    
                         clock uncertainty           -0.035     6.777    
    SLICE_X11Y160        FDRE (Setup_fdre_C_CE)      -0.194     6.583    buffer37/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.583    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  0.368    




