# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: e:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.xci
# IP: The module: 'system_fir_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'system_fir_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: e:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.xci
# IP: The module: 'system_fir_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'system_fir_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
