
*** Running vivado
    with args -log dino_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dino_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dino_top.tcl -notrace
Command: link_design -top dino_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'game_inst/sprite_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 749.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project.xdc]
Finished Parsing XDC File [C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 875.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 875.672 ; gain = 417.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 894.707 ; gain = 19.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef5c9f77

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.133 ; gain = 531.426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fcd3a577

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 71b51402

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e63634d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: e63634d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e63634d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 139b59de7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1620.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              11  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1620.828 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15871cd26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.974 . Memory (MB): peak = 1620.828 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-56.409 | TNS=-2573.997 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 38 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 1925dcf0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1804.359 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1925dcf0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.359 ; gain = 183.531

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1925dcf0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.359 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1804.359 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13bfe1b36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1804.359 ; gain = 928.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dino_top_drc_opted.rpt -pb dino_top_drc_opted.pb -rpx dino_top_drc_opted.rpx
Command: report_drc -file dino_top_drc_opted.rpt -pb dino_top_drc_opted.pb -rpx dino_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/anim_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[1][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[1][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[2][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[2][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_x_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7b8d346

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1804.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e912eb4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135b04f9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135b04f9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 135b04f9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1625a1dd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 199 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 88 nets or cells. Created 0 new cell, deleted 88 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 280a9ba82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1f9bd21f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f9bd21f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20e7dd7ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2817b3a25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2271aaf61

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26c550f61

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2456c9ab3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1987c59db

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cb8f42e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18643a2e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11c205f5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11c205f5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa80f768

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: fa80f768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-45.888. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b89c1b71

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b89c1b71

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b89c1b71

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b89c1b71

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14efb598d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14efb598d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000
Ending Placer Task | Checksum: f38b12ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1804.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dino_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dino_top_utilization_placed.rpt -pb dino_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dino_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1804.359 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.888 | TNS=-2086.763 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fa07b8ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.888 | TNS=-2086.763 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1fa07b8ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.888 | TNS=-2086.763 |
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net kbd_decoder/key_down[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net kbd_decoder/key_down[43].  Did not re-place instance kbd_decoder/key_down_reg[43]
INFO: [Physopt 32-81] Processed net kbd_decoder/key_down[43]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net kbd_decoder/key_down[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.883 | TNS=-2086.533 |
INFO: [Physopt 32-572] Net kbd_decoder/key_down[43]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net kbd_decoder/key_down[43]_repN.  Did not re-place instance kbd_decoder/key_down_reg[43]_replica
INFO: [Physopt 32-572] Net kbd_decoder/key_down[43]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net kbd_decoder/key_down[43]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/load. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_678_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_540_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_555_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_339_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_487_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_863_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_462_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_602_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_751_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_323_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_467_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_607_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_756_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_617_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_664_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_379_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_799_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_368_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_789_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_369_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_790_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_312_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_452_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_730_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_442_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_582_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_587_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_560_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_704_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/freq_outR[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_835_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_287_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_427_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_715_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_363_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_508_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_503_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/p_0_in[23].  Did not re-place instance kbd_decoder/audio_right[15]_i_652
INFO: [Physopt 32-702] Processed net kbd_decoder/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[20]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/key_down[43]_repN.  Did not re-place instance kbd_decoder/key_down_reg[43]_replica
INFO: [Physopt 32-702] Processed net kbd_decoder/key_down[43]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/load. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_863_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/freq_outR[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_835_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/p_0_in[23].  Did not re-place instance kbd_decoder/audio_right[15]_i_652
INFO: [Physopt 32-702] Processed net kbd_decoder/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[20]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.883 | TNS=-2086.533 |
Phase 3 Critical Path Optimization | Checksum: 1fa07b8ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.883 | TNS=-2086.533 |
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net kbd_decoder/key_down[43]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net kbd_decoder/key_down[43]_repN.  Did not re-place instance kbd_decoder/key_down_reg[43]_replica
INFO: [Physopt 32-572] Net kbd_decoder/key_down[43]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net kbd_decoder/key_down[43]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/load. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_678_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_540_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_555_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_339_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_487_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_863_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_462_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_602_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_751_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_323_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_467_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_607_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_756_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_617_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_664_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_379_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_799_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_368_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_789_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_369_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_790_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_312_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_452_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_730_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_442_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_582_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_587_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_560_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_704_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/freq_outR[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_835_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_287_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_427_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_715_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_363_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_508_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_503_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/p_0_in[23].  Did not re-place instance kbd_decoder/audio_right[15]_i_652
INFO: [Physopt 32-702] Processed net kbd_decoder/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[20]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/key_down[43]_repN.  Did not re-place instance kbd_decoder/key_down_reg[43]_replica
INFO: [Physopt 32-702] Processed net kbd_decoder/key_down[43]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/load. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/b_clk_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_863_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_40_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/freq_outR[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_835_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right_reg[15]_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/audio_right[15]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net kbd_decoder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net kbd_decoder/p_0_in[23].  Did not re-place instance kbd_decoder/audio_right[15]_i_652
INFO: [Physopt 32-702] Processed net kbd_decoder/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net noteGen_00/clk_cnt_reg[20]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-45.883 | TNS=-2086.533 |
Phase 4 Critical Path Optimization | Checksum: 1fa07b8ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-45.883 | TNS=-2086.533 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.005  |          0.230  |            3  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.005  |          0.230  |            3  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1804.359 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fa07b8ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
601 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1804.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6827bb96 ConstDB: 0 ShapeSum: ffce502c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19bdf515d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1804.359 ; gain = 0.000
Post Restoration Checksum: NetGraph: b5600ef0 NumContArr: e67f426d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19bdf515d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19bdf515d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1804.359 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19bdf515d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1804.359 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18aa837cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1810.754 ; gain = 6.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.868| TNS=-1993.843| WHS=-0.119 | THS=-6.316 |

Phase 2 Router Initialization | Checksum: 1b2ae2421

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1858.281 ; gain = 53.922

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00135534 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5128
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123f57530

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1858.281 ; gain = 53.922
INFO: [Route 35-580] Design has 33 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                              noteGen_00/clk_cnt_reg[21]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                              noteGen_00/clk_cnt_reg[20]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                              noteGen_00/clk_cnt_reg[19]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                              noteGen_00/clk_cnt_reg[17]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                            noteGen_00/clk_cnt_2_reg[21]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 704
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-56.332| TNS=-2568.873| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11d559309

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1858.281 ; gain = 53.922

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 553
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-58.098| TNS=-2650.349| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 161e59471

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1858.281 ; gain = 53.922
Phase 4 Rip-up And Reroute | Checksum: 161e59471

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1858.281 ; gain = 53.922

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e0d1db2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1858.281 ; gain = 53.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-56.332| TNS=-2568.873| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 208543eee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 208543eee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008
Phase 5 Delay and Skew Optimization | Checksum: 208543eee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ec61e165

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-56.332| TNS=-2568.873| WHS=0.121  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ec61e165

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008
Phase 6 Post Hold Fix | Checksum: 1ec61e165

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1691 %
  Global Horizontal Routing Utilization  = 2.00104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 220397071

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 220397071

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a590b760

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.367 ; gain = 67.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-56.332| TNS=-2568.873| WHS=0.121  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2a590b760

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.367 ; gain = 67.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.367 ; gain = 67.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
620 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1871.367 ; gain = 67.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1871.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1871.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dino_top_drc_routed.rpt -pb dino_top_drc_routed.pb -rpx dino_top_drc_routed.rpx
Command: report_drc -file dino_top_drc_routed.rpt -pb dino_top_drc_routed.pb -rpx dino_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dino_top_methodology_drc_routed.rpt -pb dino_top_methodology_drc_routed.pb -rpx dino_top_methodology_drc_routed.rpx
Command: report_methodology -file dino_top_methodology_drc_routed.rpt -pb dino_top_methodology_drc_routed.pb -rpx dino_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/NTHU-328/Downloads/Hardware_Design_Lab_Final_Project/Final_Project/Final_Project.runs/impl_1/dino_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dino_top_power_routed.rpt -pb dino_top_power_summary_routed.pb -rpx dino_top_power_routed.rpx
Command: report_power -file dino_top_power_routed.rpt -pb dino_top_power_summary_routed.pb -rpx dino_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
632 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dino_top_route_status.rpt -pb dino_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dino_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dino_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dino_top_bus_skew_routed.rpt -pb dino_top_bus_skew_routed.pb -rpx dino_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force dino_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0 input game_inst/sprite_addr0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__0 input game_inst/sprite_addr0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__0 input game_inst/sprite_addr0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__1 input game_inst/sprite_addr0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__2 input game_inst/sprite_addr0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__3 input game_inst/sprite_addr0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__4 input game_inst/sprite_addr0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__4 input game_inst/sprite_addr0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__5 input game_inst/sprite_addr0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__6 input game_inst/sprite_addr0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__6 input game_inst/sprite_addr0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__7 input game_inst/sprite_addr0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__7 input game_inst/sprite_addr0__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__8 input game_inst/sprite_addr0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr0__8 input game_inst/sprite_addr0__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1 input game_inst/sprite_addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__0 input game_inst/sprite_addr1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__1 input game_inst/sprite_addr1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__2 input game_inst/sprite_addr1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__3 input game_inst/sprite_addr1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__4 input game_inst/sprite_addr1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__5 input game_inst/sprite_addr1__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__6 input game_inst/sprite_addr1__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__7 input game_inst/sprite_addr1__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__8 input game_inst/sprite_addr1__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_inst/sprite_addr1__9 input game_inst/sprite_addr1__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0 output game_inst/sprite_addr0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__0 output game_inst/sprite_addr0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__1 output game_inst/sprite_addr0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__2 output game_inst/sprite_addr0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__3 output game_inst/sprite_addr0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__4 output game_inst/sprite_addr0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__5 output game_inst/sprite_addr0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__6 output game_inst/sprite_addr0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__7 output game_inst/sprite_addr0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr0__8 output game_inst/sprite_addr0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr1__7 output game_inst/sprite_addr1__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr1__8 output game_inst/sprite_addr1__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game_inst/sprite_addr1__9 output game_inst/sprite_addr1__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game_inst/sprite_addr0__0 multiplier stage game_inst/sprite_addr0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game_inst/sprite_addr0__4 multiplier stage game_inst/sprite_addr0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game_inst/sprite_addr1__7 multiplier stage game_inst/sprite_addr1__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game_inst/sprite_addr1__8 multiplier stage game_inst/sprite_addr1__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game_inst/sprite_addr1__9 multiplier stage game_inst/sprite_addr1__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/anim_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_active_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[1][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[1][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[2][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_type_reg[2][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/cactus_x_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[1]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: game_inst/sprite_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (game_inst/user_speed_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7710592 bits.
Writing bitstream ./dino_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
651 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2286.883 ; gain = 408.910
INFO: [Common 17-206] Exiting Vivado at Mon Dec 22 17:37:17 2025...
