// Seed: 4185285985
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    output tri1 id_17
);
  int id_19;
  or (id_1, id_10, id_11, id_15, id_16, id_19, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  assign id_13 = 1;
  assign id_14 = id_11;
  module_0();
  assign id_3  = id_16;
endmodule
