
Bai6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bc4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003084  08008d54  08008d54  00018d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdd8  0800bdd8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bdd8  0800bdd8  0001bdd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bde0  0800bde0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bde0  0800bde0  0001bde0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bde4  0800bde4  0001bde4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800bde8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000570  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005ec  200005ec  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021be9  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004827  00000000  00000000  00041c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001718  00000000  00000000  000464c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001528  00000000  00000000  00047bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d2a  00000000  00000000  00049100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002096d  00000000  00000000  0006fe2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0138  00000000  00000000  00090797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001708cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006310  00000000  00000000  00170924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008d3c 	.word	0x08008d3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08008d3c 	.word	0x08008d3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b96e 	b.w	8000d40 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	4604      	mov	r4, r0
 8000a84:	468c      	mov	ip, r1
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f040 8083 	bne.w	8000b92 <__udivmoddi4+0x116>
 8000a8c:	428a      	cmp	r2, r1
 8000a8e:	4617      	mov	r7, r2
 8000a90:	d947      	bls.n	8000b22 <__udivmoddi4+0xa6>
 8000a92:	fab2 f282 	clz	r2, r2
 8000a96:	b142      	cbz	r2, 8000aaa <__udivmoddi4+0x2e>
 8000a98:	f1c2 0020 	rsb	r0, r2, #32
 8000a9c:	fa24 f000 	lsr.w	r0, r4, r0
 8000aa0:	4091      	lsls	r1, r2
 8000aa2:	4097      	lsls	r7, r2
 8000aa4:	ea40 0c01 	orr.w	ip, r0, r1
 8000aa8:	4094      	lsls	r4, r2
 8000aaa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aae:	0c23      	lsrs	r3, r4, #16
 8000ab0:	fbbc f6f8 	udiv	r6, ip, r8
 8000ab4:	fa1f fe87 	uxth.w	lr, r7
 8000ab8:	fb08 c116 	mls	r1, r8, r6, ip
 8000abc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ac0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ac4:	4299      	cmp	r1, r3
 8000ac6:	d909      	bls.n	8000adc <__udivmoddi4+0x60>
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ace:	f080 8119 	bcs.w	8000d04 <__udivmoddi4+0x288>
 8000ad2:	4299      	cmp	r1, r3
 8000ad4:	f240 8116 	bls.w	8000d04 <__udivmoddi4+0x288>
 8000ad8:	3e02      	subs	r6, #2
 8000ada:	443b      	add	r3, r7
 8000adc:	1a5b      	subs	r3, r3, r1
 8000ade:	b2a4      	uxth	r4, r4
 8000ae0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ae4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ae8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000af0:	45a6      	cmp	lr, r4
 8000af2:	d909      	bls.n	8000b08 <__udivmoddi4+0x8c>
 8000af4:	193c      	adds	r4, r7, r4
 8000af6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000afa:	f080 8105 	bcs.w	8000d08 <__udivmoddi4+0x28c>
 8000afe:	45a6      	cmp	lr, r4
 8000b00:	f240 8102 	bls.w	8000d08 <__udivmoddi4+0x28c>
 8000b04:	3802      	subs	r0, #2
 8000b06:	443c      	add	r4, r7
 8000b08:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b0c:	eba4 040e 	sub.w	r4, r4, lr
 8000b10:	2600      	movs	r6, #0
 8000b12:	b11d      	cbz	r5, 8000b1c <__udivmoddi4+0xa0>
 8000b14:	40d4      	lsrs	r4, r2
 8000b16:	2300      	movs	r3, #0
 8000b18:	e9c5 4300 	strd	r4, r3, [r5]
 8000b1c:	4631      	mov	r1, r6
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	b902      	cbnz	r2, 8000b26 <__udivmoddi4+0xaa>
 8000b24:	deff      	udf	#255	; 0xff
 8000b26:	fab2 f282 	clz	r2, r2
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	d150      	bne.n	8000bd0 <__udivmoddi4+0x154>
 8000b2e:	1bcb      	subs	r3, r1, r7
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f f887 	uxth.w	r8, r7
 8000b38:	2601      	movs	r6, #1
 8000b3a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b3e:	0c21      	lsrs	r1, r4, #16
 8000b40:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b48:	fb08 f30c 	mul.w	r3, r8, ip
 8000b4c:	428b      	cmp	r3, r1
 8000b4e:	d907      	bls.n	8000b60 <__udivmoddi4+0xe4>
 8000b50:	1879      	adds	r1, r7, r1
 8000b52:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0xe2>
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	f200 80e9 	bhi.w	8000d30 <__udivmoddi4+0x2b4>
 8000b5e:	4684      	mov	ip, r0
 8000b60:	1ac9      	subs	r1, r1, r3
 8000b62:	b2a3      	uxth	r3, r4
 8000b64:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b68:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b6c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b70:	fb08 f800 	mul.w	r8, r8, r0
 8000b74:	45a0      	cmp	r8, r4
 8000b76:	d907      	bls.n	8000b88 <__udivmoddi4+0x10c>
 8000b78:	193c      	adds	r4, r7, r4
 8000b7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b7e:	d202      	bcs.n	8000b86 <__udivmoddi4+0x10a>
 8000b80:	45a0      	cmp	r8, r4
 8000b82:	f200 80d9 	bhi.w	8000d38 <__udivmoddi4+0x2bc>
 8000b86:	4618      	mov	r0, r3
 8000b88:	eba4 0408 	sub.w	r4, r4, r8
 8000b8c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b90:	e7bf      	b.n	8000b12 <__udivmoddi4+0x96>
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d909      	bls.n	8000baa <__udivmoddi4+0x12e>
 8000b96:	2d00      	cmp	r5, #0
 8000b98:	f000 80b1 	beq.w	8000cfe <__udivmoddi4+0x282>
 8000b9c:	2600      	movs	r6, #0
 8000b9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	4631      	mov	r1, r6
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	fab3 f683 	clz	r6, r3
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d14a      	bne.n	8000c48 <__udivmoddi4+0x1cc>
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d302      	bcc.n	8000bbc <__udivmoddi4+0x140>
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	f200 80b8 	bhi.w	8000d2c <__udivmoddi4+0x2b0>
 8000bbc:	1a84      	subs	r4, r0, r2
 8000bbe:	eb61 0103 	sbc.w	r1, r1, r3
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	468c      	mov	ip, r1
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d0a8      	beq.n	8000b1c <__udivmoddi4+0xa0>
 8000bca:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bce:	e7a5      	b.n	8000b1c <__udivmoddi4+0xa0>
 8000bd0:	f1c2 0320 	rsb	r3, r2, #32
 8000bd4:	fa20 f603 	lsr.w	r6, r0, r3
 8000bd8:	4097      	lsls	r7, r2
 8000bda:	fa01 f002 	lsl.w	r0, r1, r2
 8000bde:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be2:	40d9      	lsrs	r1, r3
 8000be4:	4330      	orrs	r0, r6
 8000be6:	0c03      	lsrs	r3, r0, #16
 8000be8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bec:	fa1f f887 	uxth.w	r8, r7
 8000bf0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000bf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf8:	fb06 f108 	mul.w	r1, r6, r8
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	fa04 f402 	lsl.w	r4, r4, r2
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x19c>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c0a:	f080 808d 	bcs.w	8000d28 <__udivmoddi4+0x2ac>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 808a 	bls.w	8000d28 <__udivmoddi4+0x2ac>
 8000c14:	3e02      	subs	r6, #2
 8000c16:	443b      	add	r3, r7
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b281      	uxth	r1, r0
 8000c1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c28:	fb00 f308 	mul.w	r3, r0, r8
 8000c2c:	428b      	cmp	r3, r1
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x1c4>
 8000c30:	1879      	adds	r1, r7, r1
 8000c32:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c36:	d273      	bcs.n	8000d20 <__udivmoddi4+0x2a4>
 8000c38:	428b      	cmp	r3, r1
 8000c3a:	d971      	bls.n	8000d20 <__udivmoddi4+0x2a4>
 8000c3c:	3802      	subs	r0, #2
 8000c3e:	4439      	add	r1, r7
 8000c40:	1acb      	subs	r3, r1, r3
 8000c42:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c46:	e778      	b.n	8000b3a <__udivmoddi4+0xbe>
 8000c48:	f1c6 0c20 	rsb	ip, r6, #32
 8000c4c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c50:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c54:	431c      	orrs	r4, r3
 8000c56:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c5e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c62:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c66:	431f      	orrs	r7, r3
 8000c68:	0c3b      	lsrs	r3, r7, #16
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fa1f f884 	uxth.w	r8, r4
 8000c72:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c76:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c7a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c7e:	458a      	cmp	sl, r1
 8000c80:	fa02 f206 	lsl.w	r2, r2, r6
 8000c84:	fa00 f306 	lsl.w	r3, r0, r6
 8000c88:	d908      	bls.n	8000c9c <__udivmoddi4+0x220>
 8000c8a:	1861      	adds	r1, r4, r1
 8000c8c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c90:	d248      	bcs.n	8000d24 <__udivmoddi4+0x2a8>
 8000c92:	458a      	cmp	sl, r1
 8000c94:	d946      	bls.n	8000d24 <__udivmoddi4+0x2a8>
 8000c96:	f1a9 0902 	sub.w	r9, r9, #2
 8000c9a:	4421      	add	r1, r4
 8000c9c:	eba1 010a 	sub.w	r1, r1, sl
 8000ca0:	b2bf      	uxth	r7, r7
 8000ca2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000caa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cae:	fb00 f808 	mul.w	r8, r0, r8
 8000cb2:	45b8      	cmp	r8, r7
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x24a>
 8000cb6:	19e7      	adds	r7, r4, r7
 8000cb8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbc:	d22e      	bcs.n	8000d1c <__udivmoddi4+0x2a0>
 8000cbe:	45b8      	cmp	r8, r7
 8000cc0:	d92c      	bls.n	8000d1c <__udivmoddi4+0x2a0>
 8000cc2:	3802      	subs	r0, #2
 8000cc4:	4427      	add	r7, r4
 8000cc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cca:	eba7 0708 	sub.w	r7, r7, r8
 8000cce:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd2:	454f      	cmp	r7, r9
 8000cd4:	46c6      	mov	lr, r8
 8000cd6:	4649      	mov	r1, r9
 8000cd8:	d31a      	bcc.n	8000d10 <__udivmoddi4+0x294>
 8000cda:	d017      	beq.n	8000d0c <__udivmoddi4+0x290>
 8000cdc:	b15d      	cbz	r5, 8000cf6 <__udivmoddi4+0x27a>
 8000cde:	ebb3 020e 	subs.w	r2, r3, lr
 8000ce2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ce6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cea:	40f2      	lsrs	r2, r6
 8000cec:	ea4c 0202 	orr.w	r2, ip, r2
 8000cf0:	40f7      	lsrs	r7, r6
 8000cf2:	e9c5 2700 	strd	r2, r7, [r5]
 8000cf6:	2600      	movs	r6, #0
 8000cf8:	4631      	mov	r1, r6
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	462e      	mov	r6, r5
 8000d00:	4628      	mov	r0, r5
 8000d02:	e70b      	b.n	8000b1c <__udivmoddi4+0xa0>
 8000d04:	4606      	mov	r6, r0
 8000d06:	e6e9      	b.n	8000adc <__udivmoddi4+0x60>
 8000d08:	4618      	mov	r0, r3
 8000d0a:	e6fd      	b.n	8000b08 <__udivmoddi4+0x8c>
 8000d0c:	4543      	cmp	r3, r8
 8000d0e:	d2e5      	bcs.n	8000cdc <__udivmoddi4+0x260>
 8000d10:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d14:	eb69 0104 	sbc.w	r1, r9, r4
 8000d18:	3801      	subs	r0, #1
 8000d1a:	e7df      	b.n	8000cdc <__udivmoddi4+0x260>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	e7d2      	b.n	8000cc6 <__udivmoddi4+0x24a>
 8000d20:	4660      	mov	r0, ip
 8000d22:	e78d      	b.n	8000c40 <__udivmoddi4+0x1c4>
 8000d24:	4681      	mov	r9, r0
 8000d26:	e7b9      	b.n	8000c9c <__udivmoddi4+0x220>
 8000d28:	4666      	mov	r6, ip
 8000d2a:	e775      	b.n	8000c18 <__udivmoddi4+0x19c>
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	e74a      	b.n	8000bc6 <__udivmoddi4+0x14a>
 8000d30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d34:	4439      	add	r1, r7
 8000d36:	e713      	b.n	8000b60 <__udivmoddi4+0xe4>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	443c      	add	r4, r7
 8000d3c:	e724      	b.n	8000b88 <__udivmoddi4+0x10c>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_idiv0>:
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d56:	4b3d      	ldr	r3, [pc, #244]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d58:	4a3d      	ldr	r2, [pc, #244]	; (8000e50 <MX_ADC1_Init+0x10c>)
 8000d5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d5c:	4b3b      	ldr	r3, [pc, #236]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d62:	4b3a      	ldr	r3, [pc, #232]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d68:	4b38      	ldr	r3, [pc, #224]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d6e:	4b37      	ldr	r3, [pc, #220]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d74:	4b35      	ldr	r3, [pc, #212]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d7c:	4b33      	ldr	r3, [pc, #204]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d82:	4b32      	ldr	r3, [pc, #200]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d84:	4a33      	ldr	r2, [pc, #204]	; (8000e54 <MX_ADC1_Init+0x110>)
 8000d86:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d88:	4b30      	ldr	r3, [pc, #192]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000d8e:	4b2f      	ldr	r3, [pc, #188]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d90:	2205      	movs	r2, #5
 8000d92:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d94:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da2:	482a      	ldr	r0, [pc, #168]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000da4:	f002 f8a8 	bl	8002ef8 <HAL_ADC_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000dae:	f001 f979 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000db2:	2308      	movs	r3, #8
 8000db4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000db6:	2301      	movs	r3, #1
 8000db8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4822      	ldr	r0, [pc, #136]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000dc4:	f002 fa0a 	bl	80031dc <HAL_ADC_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000dce:	f001 f969 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000dd2:	2309      	movs	r3, #9
 8000dd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	481b      	ldr	r0, [pc, #108]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000de0:	f002 f9fc 	bl	80031dc <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000dea:	f001 f95b 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000dee:	230a      	movs	r3, #10
 8000df0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000df2:	2303      	movs	r3, #3
 8000df4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df6:	463b      	mov	r3, r7
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4814      	ldr	r0, [pc, #80]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000dfc:	f002 f9ee 	bl	80031dc <HAL_ADC_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e06:	f001 f94d 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e0a:	230b      	movs	r3, #11
 8000e0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000e0e:	2304      	movs	r3, #4
 8000e10:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e12:	463b      	mov	r3, r7
 8000e14:	4619      	mov	r1, r3
 8000e16:	480d      	ldr	r0, [pc, #52]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000e18:	f002 f9e0 	bl	80031dc <HAL_ADC_ConfigChannel>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000e22:	f001 f93f 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e26:	230c      	movs	r3, #12
 8000e28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e2e:	463b      	mov	r3, r7
 8000e30:	4619      	mov	r1, r3
 8000e32:	4806      	ldr	r0, [pc, #24]	; (8000e4c <MX_ADC1_Init+0x108>)
 8000e34:	f002 f9d2 	bl	80031dc <HAL_ADC_ConfigChannel>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e3e:	f001 f931 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000244 	.word	0x20000244
 8000e50:	40012000 	.word	0x40012000
 8000e54:	0f000001 	.word	0x0f000001

08000e58 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	; 0x28
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a3c      	ldr	r2, [pc, #240]	; (8000f68 <HAL_ADC_MspInit+0x110>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d171      	bne.n	8000f5e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	4b3b      	ldr	r3, [pc, #236]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	4a3a      	ldr	r2, [pc, #232]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e88:	6453      	str	r3, [r2, #68]	; 0x44
 8000e8a:	4b38      	ldr	r3, [pc, #224]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e92:	613b      	str	r3, [r7, #16]
 8000e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	4b34      	ldr	r3, [pc, #208]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	4a33      	ldr	r2, [pc, #204]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	f003 0304 	and.w	r3, r3, #4
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60bb      	str	r3, [r7, #8]
 8000eb6:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	4a2c      	ldr	r2, [pc, #176]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000ebc:	f043 0302 	orr.w	r3, r3, #2
 8000ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <HAL_ADC_MspInit+0x114>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	60bb      	str	r3, [r7, #8]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ece:	2307      	movs	r3, #7
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4823      	ldr	r0, [pc, #140]	; (8000f70 <HAL_ADC_MspInit+0x118>)
 8000ee2:	f003 f92f 	bl	8004144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eea:	2303      	movs	r3, #3
 8000eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	481e      	ldr	r0, [pc, #120]	; (8000f74 <HAL_ADC_MspInit+0x11c>)
 8000efa:	f003 f923 	bl	8004144 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000efe:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f00:	4a1e      	ldr	r2, [pc, #120]	; (8000f7c <HAL_ADC_MspInit+0x124>)
 8000f02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f04:	4b1c      	ldr	r3, [pc, #112]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f0a:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f10:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f16:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f1e:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f34:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f36:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f42:	480d      	ldr	r0, [pc, #52]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f44:	f002 fcfc 	bl	8003940 <HAL_DMA_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000f4e:	f001 f8a9 	bl	80020a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a08      	ldr	r2, [pc, #32]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f56:	639a      	str	r2, [r3, #56]	; 0x38
 8000f58:	4a07      	ldr	r2, [pc, #28]	; (8000f78 <HAL_ADC_MspInit+0x120>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f5e:	bf00      	nop
 8000f60:	3728      	adds	r7, #40	; 0x28
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40012000 	.word	0x40012000
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020800 	.word	0x40020800
 8000f74:	40020400 	.word	0x40020400
 8000f78:	2000028c 	.word	0x2000028c
 8000f7c:	40026410 	.word	0x40026410

08000f80 <button_init>:
/**
 * @brief  Init matrix button
 * @param  None
 * @retval None
 */
void button_init() {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2108      	movs	r1, #8
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <button_init+0x14>)
 8000f8a:	f003 fa77 	bl	800447c <HAL_GPIO_WritePin>
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40020c00 	.word	0x40020c00

08000f98 <button_Scan>:
 * @brief  Scan matrix button
 * @param  None
 * @note  	Call every 50ms
 * @retval None
 */
void button_Scan() {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2108      	movs	r1, #8
 8000fa2:	482f      	ldr	r0, [pc, #188]	; (8001060 <button_Scan+0xc8>)
 8000fa4:	f003 fa6a 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2108      	movs	r1, #8
 8000fac:	482c      	ldr	r0, [pc, #176]	; (8001060 <button_Scan+0xc8>)
 8000fae:	f003 fa65 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &spi_button, 2, 10);
 8000fb2:	230a      	movs	r3, #10
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	492b      	ldr	r1, [pc, #172]	; (8001064 <button_Scan+0xcc>)
 8000fb8:	482b      	ldr	r0, [pc, #172]	; (8001068 <button_Scan+0xd0>)
 8000fba:	f004 fd64 	bl	8005a86 <HAL_SPI_Receive>
	int button_index = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fc6:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	e03f      	b.n	800104e <button_Scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	db06      	blt.n	8000fe2 <button_Scan+0x4a>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	dc03      	bgt.n	8000fe2 <button_Scan+0x4a>
			button_index = i + 4;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3304      	adds	r3, #4
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	e018      	b.n	8001014 <button_Scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	dd07      	ble.n	8000ff8 <button_Scan+0x60>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b07      	cmp	r3, #7
 8000fec:	dc04      	bgt.n	8000ff8 <button_Scan+0x60>
			button_index = 7 - i;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f1c3 0307 	rsb	r3, r3, #7
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	e00d      	b.n	8001014 <button_Scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b07      	cmp	r3, #7
 8000ffc:	dd06      	ble.n	800100c <button_Scan+0x74>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b0b      	cmp	r3, #11
 8001002:	dc03      	bgt.n	800100c <button_Scan+0x74>
			button_index = i + 4;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3304      	adds	r3, #4
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	e003      	b.n	8001014 <button_Scan+0x7c>
		} else {
			button_index = 23 - i;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f1c3 0317 	rsb	r3, r3, #23
 8001012:	60fb      	str	r3, [r7, #12]
		}
		if (spi_button & mask)
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <button_Scan+0xcc>)
 8001016:	881a      	ldrh	r2, [r3, #0]
 8001018:	897b      	ldrh	r3, [r7, #10]
 800101a:	4013      	ands	r3, r2
 800101c:	b29b      	uxth	r3, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d005      	beq.n	800102e <button_Scan+0x96>
			button_count[button_index] = 0;
 8001022:	4a12      	ldr	r2, [pc, #72]	; (800106c <button_Scan+0xd4>)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2100      	movs	r1, #0
 8001028:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800102c:	e009      	b.n	8001042 <button_Scan+0xaa>
		else
			button_count[button_index]++;
 800102e:	4a0f      	ldr	r2, [pc, #60]	; (800106c <button_Scan+0xd4>)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001036:	3301      	adds	r3, #1
 8001038:	b299      	uxth	r1, r3
 800103a:	4a0c      	ldr	r2, [pc, #48]	; (800106c <button_Scan+0xd4>)
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8001042:	897b      	ldrh	r3, [r7, #10]
 8001044:	085b      	lsrs	r3, r3, #1
 8001046:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3301      	adds	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	ddbc      	ble.n	8000fce <button_Scan+0x36>
	}
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40020c00 	.word	0x40020c00
 8001064:	20000098 	.word	0x20000098
 8001068:	20000448 	.word	0x20000448
 800106c:	200002ec 	.word	0x200002ec

08001070 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001074:	2100      	movs	r1, #0
 8001076:	4802      	ldr	r0, [pc, #8]	; (8001080 <buzzer_init+0x10>)
 8001078:	f005 fa46 	bl	8006508 <HAL_TIM_PWM_Start>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200004a0 	.word	0x200004a0

08001084 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 800108e:	4a07      	ldr	r2, [pc, #28]	; (80010ac <buzzer_SetVolume+0x28>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <buzzer_SetVolume+0x28>)
 8001096:	781a      	ldrb	r2, [r3, #0]
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <buzzer_SetVolume+0x2c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	2000009a 	.word	0x2000009a
 80010b0:	200004a0 	.word	0x200004a0

080010b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <MX_DMA_Init+0x3c>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a0b      	ldr	r2, [pc, #44]	; (80010f0 <MX_DMA_Init+0x3c>)
 80010c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <MX_DMA_Init+0x3c>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2038      	movs	r0, #56	; 0x38
 80010dc:	f002 fbf9 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010e0:	2038      	movs	r0, #56	; 0x38
 80010e2:	f002 fc12 	bl	800390a <HAL_NVIC_EnableIRQ>

}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800

080010f4 <ds3231_ReadTime>:
void ds3231_Write(uint8_t address, uint8_t value){
	uint8_t temp = DEC2BCD(value);
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
}

void ds3231_ReadTime(){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80010fa:	230a      	movs	r3, #10
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2307      	movs	r3, #7
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	4b25      	ldr	r3, [pc, #148]	; (8001198 <ds3231_ReadTime+0xa4>)
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	2200      	movs	r2, #0
 800110a:	21d0      	movs	r1, #208	; 0xd0
 800110c:	4823      	ldr	r0, [pc, #140]	; (800119c <ds3231_ReadTime+0xa8>)
 800110e:	f003 fb13 	bl	8004738 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8001112:	4b21      	ldr	r3, [pc, #132]	; (8001198 <ds3231_ReadTime+0xa4>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f001 fe14 	bl	8002d44 <BCD2DEC>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <ds3231_ReadTime+0xac>)
 8001122:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <ds3231_ReadTime+0xa4>)
 8001126:	785b      	ldrb	r3, [r3, #1]
 8001128:	4618      	mov	r0, r3
 800112a:	f001 fe0b 	bl	8002d44 <BCD2DEC>
 800112e:	4603      	mov	r3, r0
 8001130:	461a      	mov	r2, r3
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <ds3231_ReadTime+0xb0>)
 8001134:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <ds3231_ReadTime+0xa4>)
 8001138:	789b      	ldrb	r3, [r3, #2]
 800113a:	4618      	mov	r0, r3
 800113c:	f001 fe02 	bl	8002d44 <BCD2DEC>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <ds3231_ReadTime+0xb4>)
 8001146:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <ds3231_ReadTime+0xa4>)
 800114a:	78db      	ldrb	r3, [r3, #3]
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fdf9 	bl	8002d44 <BCD2DEC>
 8001152:	4603      	mov	r3, r0
 8001154:	461a      	mov	r2, r3
 8001156:	4b15      	ldr	r3, [pc, #84]	; (80011ac <ds3231_ReadTime+0xb8>)
 8001158:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <ds3231_ReadTime+0xa4>)
 800115c:	791b      	ldrb	r3, [r3, #4]
 800115e:	4618      	mov	r0, r3
 8001160:	f001 fdf0 	bl	8002d44 <BCD2DEC>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <ds3231_ReadTime+0xbc>)
 800116a:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 800116c:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <ds3231_ReadTime+0xa4>)
 800116e:	795b      	ldrb	r3, [r3, #5]
 8001170:	4618      	mov	r0, r3
 8001172:	f001 fde7 	bl	8002d44 <BCD2DEC>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <ds3231_ReadTime+0xc0>)
 800117c:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <ds3231_ReadTime+0xa4>)
 8001180:	799b      	ldrb	r3, [r3, #6]
 8001182:	4618      	mov	r0, r3
 8001184:	f001 fdde 	bl	8002d44 <BCD2DEC>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <ds3231_ReadTime+0xc4>)
 800118e:	701a      	strb	r2, [r3, #0]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000314 	.word	0x20000314
 800119c:	2000036c 	.word	0x2000036c
 80011a0:	2000030c 	.word	0x2000030c
 80011a4:	2000030e 	.word	0x2000030e
 80011a8:	20000311 	.word	0x20000311
 80011ac:	20000310 	.word	0x20000310
 80011b0:	2000030f 	.word	0x2000030f
 80011b4:	20000312 	.word	0x20000312
 80011b8:	2000030d 	.word	0x2000030d

080011bc <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08e      	sub	sp, #56	; 0x38
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
 80011d0:	611a      	str	r2, [r3, #16]
 80011d2:	615a      	str	r2, [r3, #20]
 80011d4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011d6:	463b      	mov	r3, r7
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
 80011e4:	615a      	str	r2, [r3, #20]
 80011e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011e8:	4b2f      	ldr	r3, [pc, #188]	; (80012a8 <MX_FSMC_Init+0xec>)
 80011ea:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80011ee:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <MX_FSMC_Init+0xec>)
 80011f2:	4a2e      	ldr	r2, [pc, #184]	; (80012ac <MX_FSMC_Init+0xf0>)
 80011f4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80011f6:	4b2c      	ldr	r3, [pc, #176]	; (80012a8 <MX_FSMC_Init+0xec>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <MX_FSMC_Init+0xec>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001202:	4b29      	ldr	r3, [pc, #164]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001208:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <MX_FSMC_Init+0xec>)
 800120a:	2210      	movs	r2, #16
 800120c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001214:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800121a:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <MX_FSMC_Init+0xec>)
 800121c:	2200      	movs	r2, #0
 800121e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001220:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001222:	2200      	movs	r2, #0
 8001224:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001226:	4b20      	ldr	r3, [pc, #128]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001228:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800122c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800122e:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001230:	2200      	movs	r2, #0
 8001232:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001236:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800123a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800123c:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <MX_FSMC_Init+0xec>)
 800123e:	2200      	movs	r2, #0
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001242:	4b19      	ldr	r3, [pc, #100]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001244:	2200      	movs	r2, #0
 8001246:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001248:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <MX_FSMC_Init+0xec>)
 800124a:	2200      	movs	r2, #0
 800124c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800124e:	230f      	movs	r3, #15
 8001250:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001252:	230f      	movs	r3, #15
 8001254:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001256:	233c      	movs	r3, #60	; 0x3c
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800125e:	2310      	movs	r3, #16
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001262:	2311      	movs	r3, #17
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001266:	2300      	movs	r3, #0
 8001268:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800126a:	2308      	movs	r3, #8
 800126c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800126e:	230f      	movs	r3, #15
 8001270:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001272:	2309      	movs	r3, #9
 8001274:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800127a:	2310      	movs	r3, #16
 800127c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800127e:	2311      	movs	r3, #17
 8001280:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001286:	463a      	mov	r2, r7
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <MX_FSMC_Init+0xec>)
 8001290:	f004 ffdc 	bl	800624c <HAL_SRAM_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800129a:	f000 ff03 	bl	80020a4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800129e:	bf00      	nop
 80012a0:	3738      	adds	r7, #56	; 0x38
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000031c 	.word	0x2000031c
 80012ac:	a0000104 	.word	0xa0000104

080012b0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80012c4:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <HAL_FSMC_MspInit+0x88>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d131      	bne.n	8001330 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <HAL_FSMC_MspInit+0x88>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	603b      	str	r3, [r7, #0]
 80012d6:	4b19      	ldr	r3, [pc, #100]	; (800133c <HAL_FSMC_MspInit+0x8c>)
 80012d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012da:	4a18      	ldr	r2, [pc, #96]	; (800133c <HAL_FSMC_MspInit+0x8c>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6393      	str	r3, [r2, #56]	; 0x38
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <HAL_FSMC_MspInit+0x8c>)
 80012e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80012ee:	f64f 7388 	movw	r3, #65416	; 0xff88
 80012f2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001300:	230c      	movs	r3, #12
 8001302:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	4619      	mov	r1, r3
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <HAL_FSMC_MspInit+0x90>)
 800130a:	f002 ff1b 	bl	8004144 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800130e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001312:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001320:	230c      	movs	r3, #12
 8001322:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	4619      	mov	r1, r3
 8001328:	4806      	ldr	r0, [pc, #24]	; (8001344 <HAL_FSMC_MspInit+0x94>)
 800132a:	f002 ff0b 	bl	8004144 <HAL_GPIO_Init>
 800132e:	e000      	b.n	8001332 <HAL_FSMC_MspInit+0x82>
    return;
 8001330:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2000009c 	.word	0x2000009c
 800133c:	40023800 	.word	0x40023800
 8001340:	40021000 	.word	0x40021000
 8001344:	40020c00 	.word	0x40020c00

08001348 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001350:	f7ff ffae 	bl	80012b0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08e      	sub	sp, #56	; 0x38
 8001360:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001362:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	623b      	str	r3, [r7, #32]
 8001376:	4b76      	ldr	r3, [pc, #472]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a75      	ldr	r2, [pc, #468]	; (8001550 <MX_GPIO_Init+0x1f4>)
 800137c:	f043 0310 	orr.w	r3, r3, #16
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b73      	ldr	r3, [pc, #460]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0310 	and.w	r3, r3, #16
 800138a:	623b      	str	r3, [r7, #32]
 800138c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
 8001392:	4b6f      	ldr	r3, [pc, #444]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a6e      	ldr	r2, [pc, #440]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b6c      	ldr	r3, [pc, #432]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	61fb      	str	r3, [r7, #28]
 80013a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	61bb      	str	r3, [r7, #24]
 80013ae:	4b68      	ldr	r3, [pc, #416]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a67      	ldr	r2, [pc, #412]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013b4:	f043 0320 	orr.w	r3, r3, #32
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b65      	ldr	r3, [pc, #404]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0320 	and.w	r3, r3, #32
 80013c2:	61bb      	str	r3, [r7, #24]
 80013c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	4b61      	ldr	r3, [pc, #388]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a60      	ldr	r2, [pc, #384]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b5e      	ldr	r3, [pc, #376]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b5a      	ldr	r3, [pc, #360]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a59      	ldr	r2, [pc, #356]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b57      	ldr	r3, [pc, #348]	; (8001550 <MX_GPIO_Init+0x1f4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b53      	ldr	r3, [pc, #332]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a52      	ldr	r2, [pc, #328]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b50      	ldr	r3, [pc, #320]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	4b4c      	ldr	r3, [pc, #304]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a4b      	ldr	r2, [pc, #300]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001424:	f043 0308 	orr.w	r3, r3, #8
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b49      	ldr	r3, [pc, #292]	; (8001550 <MX_GPIO_Init+0x1f4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	4b45      	ldr	r3, [pc, #276]	; (8001550 <MX_GPIO_Init+0x1f4>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a44      	ldr	r2, [pc, #272]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b42      	ldr	r3, [pc, #264]	; (8001550 <MX_GPIO_Init+0x1f4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	2170      	movs	r1, #112	; 0x70
 8001456:	483f      	ldr	r0, [pc, #252]	; (8001554 <MX_GPIO_Init+0x1f8>)
 8001458:	f003 f810 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001462:	483d      	ldr	r0, [pc, #244]	; (8001558 <MX_GPIO_Init+0x1fc>)
 8001464:	f003 f80a 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	2140      	movs	r1, #64	; 0x40
 800146c:	483b      	ldr	r0, [pc, #236]	; (800155c <MX_GPIO_Init+0x200>)
 800146e:	f003 f805 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001472:	2200      	movs	r2, #0
 8001474:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001478:	4839      	ldr	r0, [pc, #228]	; (8001560 <MX_GPIO_Init+0x204>)
 800147a:	f002 ffff 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2108      	movs	r1, #8
 8001482:	4838      	ldr	r0, [pc, #224]	; (8001564 <MX_GPIO_Init+0x208>)
 8001484:	f002 fffa 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001488:	2370      	movs	r3, #112	; 0x70
 800148a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148c:	2301      	movs	r3, #1
 800148e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	2300      	movs	r3, #0
 8001496:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149c:	4619      	mov	r1, r3
 800149e:	482d      	ldr	r0, [pc, #180]	; (8001554 <MX_GPIO_Init+0x1f8>)
 80014a0:	f002 fe50 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80014a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80014b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ba:	4619      	mov	r1, r3
 80014bc:	4826      	ldr	r0, [pc, #152]	; (8001558 <MX_GPIO_Init+0x1fc>)
 80014be:	f002 fe41 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80014c2:	23c0      	movs	r3, #192	; 0xc0
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d2:	4619      	mov	r1, r3
 80014d4:	4822      	ldr	r0, [pc, #136]	; (8001560 <MX_GPIO_Init+0x204>)
 80014d6:	f002 fe35 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80014da:	2330      	movs	r3, #48	; 0x30
 80014dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014de:	2300      	movs	r3, #0
 80014e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ea:	4619      	mov	r1, r3
 80014ec:	481a      	ldr	r0, [pc, #104]	; (8001558 <MX_GPIO_Init+0x1fc>)
 80014ee:	f002 fe29 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80014f2:	2340      	movs	r3, #64	; 0x40
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	4814      	ldr	r0, [pc, #80]	; (800155c <MX_GPIO_Init+0x200>)
 800150a:	f002 fe1b 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800150e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001514:	2301      	movs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	480e      	ldr	r0, [pc, #56]	; (8001560 <MX_GPIO_Init+0x204>)
 8001528:	f002 fe0c 	bl	8004144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800152c:	2308      	movs	r3, #8
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001530:	2301      	movs	r3, #1
 8001532:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001538:	2300      	movs	r3, #0
 800153a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800153c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001540:	4619      	mov	r1, r3
 8001542:	4808      	ldr	r0, [pc, #32]	; (8001564 <MX_GPIO_Init+0x208>)
 8001544:	f002 fdfe 	bl	8004144 <HAL_GPIO_Init>

}
 8001548:	bf00      	nop
 800154a:	3738      	adds	r7, #56	; 0x38
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40023800 	.word	0x40023800
 8001554:	40021000 	.word	0x40021000
 8001558:	40020800 	.word	0x40020800
 800155c:	40021800 	.word	0x40021800
 8001560:	40020000 	.word	0x40020000
 8001564:	40020c00 	.word	0x40020c00

08001568 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <MX_I2C1_Init+0x50>)
 800156e:	4a13      	ldr	r2, [pc, #76]	; (80015bc <MX_I2C1_Init+0x54>)
 8001570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001574:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <MX_I2C1_Init+0x58>)
 8001576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_I2C1_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800158a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <MX_I2C1_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001598:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a4:	4804      	ldr	r0, [pc, #16]	; (80015b8 <MX_I2C1_Init+0x50>)
 80015a6:	f002 ff83 	bl	80044b0 <HAL_I2C_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b0:	f000 fd78 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	2000036c 	.word	0x2000036c
 80015bc:	40005400 	.word	0x40005400
 80015c0:	000186a0 	.word	0x000186a0

080015c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08a      	sub	sp, #40	; 0x28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a19      	ldr	r2, [pc, #100]	; (8001648 <HAL_I2C_MspInit+0x84>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d12b      	bne.n	800163e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <HAL_I2C_MspInit+0x88>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a17      	ldr	r2, [pc, #92]	; (800164c <HAL_I2C_MspInit+0x88>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <HAL_I2C_MspInit+0x88>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001602:	23c0      	movs	r3, #192	; 0xc0
 8001604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001606:	2312      	movs	r3, #18
 8001608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2303      	movs	r3, #3
 8001610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001612:	2304      	movs	r3, #4
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	480c      	ldr	r0, [pc, #48]	; (8001650 <HAL_I2C_MspInit+0x8c>)
 800161e:	f002 fd91 	bl	8004144 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <HAL_I2C_MspInit+0x88>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	4a08      	ldr	r2, [pc, #32]	; (800164c <HAL_I2C_MspInit+0x88>)
 800162c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001630:	6413      	str	r3, [r2, #64]	; 0x40
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <HAL_I2C_MspInit+0x88>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	; 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40005400 	.word	0x40005400
 800164c:	40023800 	.word	0x40023800
 8001650:	40020400 	.word	0x40020400

08001654 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800165e:	4a04      	ldr	r2, [pc, #16]	; (8001670 <LCD_WR_REG+0x1c>)
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	8013      	strh	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	600ffffe 	.word	0x600ffffe

08001674 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800167e:	4a04      	ldr	r2, [pc, #16]	; (8001690 <LCD_WR_DATA+0x1c>)
 8001680:	88fb      	ldrh	r3, [r7, #6]
 8001682:	8053      	strh	r3, [r2, #2]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	600ffffe 	.word	0x600ffffe

08001694 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <LCD_RD_DATA+0x20>)
 800169c:	885b      	ldrh	r3, [r3, #2]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	80fb      	strh	r3, [r7, #6]
	return ram;
 80016a2:	88fb      	ldrh	r3, [r7, #6]
 80016a4:	b29b      	uxth	r3, r3
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	600ffffe 	.word	0x600ffffe

080016b8 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80016b8:	b590      	push	{r4, r7, lr}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4604      	mov	r4, r0
 80016c0:	4608      	mov	r0, r1
 80016c2:	4611      	mov	r1, r2
 80016c4:	461a      	mov	r2, r3
 80016c6:	4623      	mov	r3, r4
 80016c8:	80fb      	strh	r3, [r7, #6]
 80016ca:	4603      	mov	r3, r0
 80016cc:	80bb      	strh	r3, [r7, #4]
 80016ce:	460b      	mov	r3, r1
 80016d0:	807b      	strh	r3, [r7, #2]
 80016d2:	4613      	mov	r3, r2
 80016d4:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80016d6:	202a      	movs	r0, #42	; 0x2a
 80016d8:	f7ff ffbc 	bl	8001654 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80016dc:	88fb      	ldrh	r3, [r7, #6]
 80016de:	0a1b      	lsrs	r3, r3, #8
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff ffc6 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80016e8:	88fb      	ldrh	r3, [r7, #6]
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff ffc0 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80016f4:	887b      	ldrh	r3, [r7, #2]
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ffba 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001700:	887b      	ldrh	r3, [r7, #2]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	b29b      	uxth	r3, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ffb4 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 800170c:	202b      	movs	r0, #43	; 0x2b
 800170e:	f7ff ffa1 	bl	8001654 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001712:	88bb      	ldrh	r3, [r7, #4]
 8001714:	0a1b      	lsrs	r3, r3, #8
 8001716:	b29b      	uxth	r3, r3
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ffab 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 800171e:	88bb      	ldrh	r3, [r7, #4]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	b29b      	uxth	r3, r3
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ffa5 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800172a:	883b      	ldrh	r3, [r7, #0]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	b29b      	uxth	r3, r3
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff9f 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001736:	883b      	ldrh	r3, [r7, #0]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	b29b      	uxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff99 	bl	8001674 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001742:	202c      	movs	r0, #44	; 0x2c
 8001744:	f7ff ff86 	bl	8001654 <LCD_WR_REG>
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bd90      	pop	{r4, r7, pc}

08001750 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <lcd_Clear+0x60>)
 800175c:	881b      	ldrh	r3, [r3, #0]
 800175e:	3b01      	subs	r3, #1
 8001760:	b29a      	uxth	r2, r3
 8001762:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <lcd_Clear+0x60>)
 8001764:	885b      	ldrh	r3, [r3, #2]
 8001766:	3b01      	subs	r3, #1
 8001768:	b29b      	uxth	r3, r3
 800176a:	2100      	movs	r1, #0
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff ffa3 	bl	80016b8 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001772:	2300      	movs	r3, #0
 8001774:	81fb      	strh	r3, [r7, #14]
 8001776:	e011      	b.n	800179c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001778:	2300      	movs	r3, #0
 800177a:	81bb      	strh	r3, [r7, #12]
 800177c:	e006      	b.n	800178c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 800177e:	88fb      	ldrh	r3, [r7, #6]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff77 	bl	8001674 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001786:	89bb      	ldrh	r3, [r7, #12]
 8001788:	3301      	adds	r3, #1
 800178a:	81bb      	strh	r3, [r7, #12]
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <lcd_Clear+0x60>)
 800178e:	885b      	ldrh	r3, [r3, #2]
 8001790:	89ba      	ldrh	r2, [r7, #12]
 8001792:	429a      	cmp	r2, r3
 8001794:	d3f3      	bcc.n	800177e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001796:	89fb      	ldrh	r3, [r7, #14]
 8001798:	3301      	adds	r3, #1
 800179a:	81fb      	strh	r3, [r7, #14]
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <lcd_Clear+0x60>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	89fa      	ldrh	r2, [r7, #14]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d3e8      	bcc.n	8001778 <lcd_Clear+0x28>
		}
	}
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200003c0 	.word	0x200003c0

080017b4 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4604      	mov	r4, r0
 80017bc:	4608      	mov	r0, r1
 80017be:	4611      	mov	r1, r2
 80017c0:	461a      	mov	r2, r3
 80017c2:	4623      	mov	r3, r4
 80017c4:	80fb      	strh	r3, [r7, #6]
 80017c6:	4603      	mov	r3, r0
 80017c8:	80bb      	strh	r3, [r7, #4]
 80017ca:	460b      	mov	r3, r1
 80017cc:	807b      	strh	r3, [r7, #2]
 80017ce:	4613      	mov	r3, r2
 80017d0:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	883b      	ldrh	r3, [r7, #0]
 80017da:	3b01      	subs	r3, #1
 80017dc:	b29b      	uxth	r3, r3
 80017de:	88b9      	ldrh	r1, [r7, #4]
 80017e0:	88f8      	ldrh	r0, [r7, #6]
 80017e2:	f7ff ff69 	bl	80016b8 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80017e6:	88bb      	ldrh	r3, [r7, #4]
 80017e8:	81fb      	strh	r3, [r7, #14]
 80017ea:	e010      	b.n	800180e <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	81bb      	strh	r3, [r7, #12]
 80017f0:	e006      	b.n	8001800 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80017f2:	8c3b      	ldrh	r3, [r7, #32]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ff3d 	bl	8001674 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80017fa:	89bb      	ldrh	r3, [r7, #12]
 80017fc:	3301      	adds	r3, #1
 80017fe:	81bb      	strh	r3, [r7, #12]
 8001800:	89ba      	ldrh	r2, [r7, #12]
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	429a      	cmp	r2, r3
 8001806:	d3f4      	bcc.n	80017f2 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001808:	89fb      	ldrh	r3, [r7, #14]
 800180a:	3301      	adds	r3, #1
 800180c:	81fb      	strh	r3, [r7, #14]
 800180e:	89fa      	ldrh	r2, [r7, #14]
 8001810:	883b      	ldrh	r3, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d3ea      	bcc.n	80017ec <lcd_Fill+0x38>
		}
	}
}
 8001816:	bf00      	nop
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bd90      	pop	{r4, r7, pc}

08001820 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	80fb      	strh	r3, [r7, #6]
 800182a:	460b      	mov	r3, r1
 800182c:	80bb      	strh	r3, [r7, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001832:	88bb      	ldrh	r3, [r7, #4]
 8001834:	88fa      	ldrh	r2, [r7, #6]
 8001836:	88b9      	ldrh	r1, [r7, #4]
 8001838:	88f8      	ldrh	r0, [r7, #6]
 800183a:	f7ff ff3d 	bl	80016b8 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800183e:	887b      	ldrh	r3, [r7, #2]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff17 	bl	8001674 <LCD_WR_DATA>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 800184e:	b590      	push	{r4, r7, lr}
 8001850:	b08d      	sub	sp, #52	; 0x34
 8001852:	af00      	add	r7, sp, #0
 8001854:	4604      	mov	r4, r0
 8001856:	4608      	mov	r0, r1
 8001858:	4611      	mov	r1, r2
 800185a:	461a      	mov	r2, r3
 800185c:	4623      	mov	r3, r4
 800185e:	80fb      	strh	r3, [r7, #6]
 8001860:	4603      	mov	r3, r0
 8001862:	80bb      	strh	r3, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
 8001868:	4613      	mov	r3, r2
 800186a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800186c:	2300      	movs	r3, #0
 800186e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001874:	887a      	ldrh	r2, [r7, #2]
 8001876:	88fb      	ldrh	r3, [r7, #6]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800187c:	883a      	ldrh	r2, [r7, #0]
 800187e:	88bb      	ldrh	r3, [r7, #4]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001884:	88fb      	ldrh	r3, [r7, #6]
 8001886:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001888:	88bb      	ldrh	r3, [r7, #4]
 800188a:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	2b00      	cmp	r3, #0
 8001890:	dd02      	ble.n	8001898 <lcd_DrawLine+0x4a>
 8001892:	2301      	movs	r3, #1
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	e00b      	b.n	80018b0 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001898:	6a3b      	ldr	r3, [r7, #32]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <lcd_DrawLine+0x56>
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	e005      	b.n	80018b0 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	6a3b      	ldr	r3, [r7, #32]
 80018ac:	425b      	negs	r3, r3
 80018ae:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	dd02      	ble.n	80018bc <lcd_DrawLine+0x6e>
 80018b6:	2301      	movs	r3, #1
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	e00b      	b.n	80018d4 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d102      	bne.n	80018c8 <lcd_DrawLine+0x7a>
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	e005      	b.n	80018d4 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	425b      	negs	r3, r3
 80018d2:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 80018d4:	6a3a      	ldr	r2, [r7, #32]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	429a      	cmp	r2, r3
 80018da:	dd02      	ble.n	80018e2 <lcd_DrawLine+0x94>
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	61bb      	str	r3, [r7, #24]
 80018e0:	e001      	b.n	80018e6 <lcd_DrawLine+0x98>
	else distance=delta_y;
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018ea:	e02b      	b.n	8001944 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	68ba      	ldr	r2, [r7, #8]
 80018f2:	b291      	uxth	r1, r2
 80018f4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff91 	bl	8001820 <lcd_DrawPoint>
		xerr+=delta_x;
 80018fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001900:	6a3b      	ldr	r3, [r7, #32]
 8001902:	4413      	add	r3, r2
 8001904:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	4413      	add	r3, r2
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 800190e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	429a      	cmp	r2, r3
 8001914:	dd07      	ble.n	8001926 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4413      	add	r3, r2
 8001924:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	429a      	cmp	r2, r3
 800192c:	dd07      	ble.n	800193e <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 800192e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	4413      	add	r3, r2
 800193c:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 800193e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001940:	3301      	adds	r3, #1
 8001942:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001944:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	429a      	cmp	r2, r3
 800194a:	dacf      	bge.n	80018ec <lcd_DrawLine+0x9e>
		}
	}
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	3734      	adds	r7, #52	; 0x34
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}
	...

08001958 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b087      	sub	sp, #28
 800195c:	af00      	add	r7, sp, #0
 800195e:	4604      	mov	r4, r0
 8001960:	4608      	mov	r0, r1
 8001962:	4611      	mov	r1, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4623      	mov	r3, r4
 8001968:	80fb      	strh	r3, [r7, #6]
 800196a:	4603      	mov	r3, r0
 800196c:	80bb      	strh	r3, [r7, #4]
 800196e:	460b      	mov	r3, r1
 8001970:	70fb      	strb	r3, [r7, #3]
 8001972:	4613      	mov	r3, r2
 8001974:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001976:	2300      	movs	r3, #0
 8001978:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800197e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001982:	085b      	lsrs	r3, r3, #1
 8001984:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	08db      	lsrs	r3, r3, #3
 800198a:	b2db      	uxtb	r3, r3
 800198c:	461a      	mov	r2, r3
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	bf14      	ite	ne
 800199a:	2301      	movne	r3, #1
 800199c:	2300      	moveq	r3, #0
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	fb12 f303 	smulbb	r3, r2, r3
 80019ae:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	3b20      	subs	r3, #32
 80019b4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	88fb      	ldrh	r3, [r7, #6]
 80019bc:	4413      	add	r3, r2
 80019be:	b29b      	uxth	r3, r3
 80019c0:	3b01      	subs	r3, #1
 80019c2:	b29c      	uxth	r4, r3
 80019c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	88bb      	ldrh	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	3b01      	subs	r3, #1
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	88b9      	ldrh	r1, [r7, #4]
 80019d6:	88f8      	ldrh	r0, [r7, #6]
 80019d8:	4622      	mov	r2, r4
 80019da:	f7ff fe6d 	bl	80016b8 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019de:	2300      	movs	r3, #0
 80019e0:	827b      	strh	r3, [r7, #18]
 80019e2:	e07a      	b.n	8001ada <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019e8:	2b0c      	cmp	r3, #12
 80019ea:	d028      	beq.n	8001a3e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80019ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019f0:	2b10      	cmp	r3, #16
 80019f2:	d108      	bne.n	8001a06 <lcd_ShowChar+0xae>
 80019f4:	78fa      	ldrb	r2, [r7, #3]
 80019f6:	8a7b      	ldrh	r3, [r7, #18]
 80019f8:	493c      	ldr	r1, [pc, #240]	; (8001aec <lcd_ShowChar+0x194>)
 80019fa:	0112      	lsls	r2, r2, #4
 80019fc:	440a      	add	r2, r1
 80019fe:	4413      	add	r3, r2
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	75fb      	strb	r3, [r7, #23]
 8001a04:	e01b      	b.n	8001a3e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001a06:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a0a:	2b18      	cmp	r3, #24
 8001a0c:	d10b      	bne.n	8001a26 <lcd_ShowChar+0xce>
 8001a0e:	78fa      	ldrb	r2, [r7, #3]
 8001a10:	8a79      	ldrh	r1, [r7, #18]
 8001a12:	4837      	ldr	r0, [pc, #220]	; (8001af0 <lcd_ShowChar+0x198>)
 8001a14:	4613      	mov	r3, r2
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	4413      	add	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	4403      	add	r3, r0
 8001a1e:	440b      	add	r3, r1
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	75fb      	strb	r3, [r7, #23]
 8001a24:	e00b      	b.n	8001a3e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001a26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a2a:	2b20      	cmp	r3, #32
 8001a2c:	d15a      	bne.n	8001ae4 <lcd_ShowChar+0x18c>
 8001a2e:	78fa      	ldrb	r2, [r7, #3]
 8001a30:	8a7b      	ldrh	r3, [r7, #18]
 8001a32:	4930      	ldr	r1, [pc, #192]	; (8001af4 <lcd_ShowChar+0x19c>)
 8001a34:	0192      	lsls	r2, r2, #6
 8001a36:	440a      	add	r2, r1
 8001a38:	4413      	add	r3, r2
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	75bb      	strb	r3, [r7, #22]
 8001a42:	e044      	b.n	8001ace <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a44:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d120      	bne.n	8001a8e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a4c:	7dfa      	ldrb	r2, [r7, #23]
 8001a4e:	7dbb      	ldrb	r3, [r7, #22]
 8001a50:	fa42 f303 	asr.w	r3, r2, r3
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d004      	beq.n	8001a66 <lcd_ShowChar+0x10e>
 8001a5c:	883b      	ldrh	r3, [r7, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fe08 	bl	8001674 <LCD_WR_DATA>
 8001a64:	e003      	b.n	8001a6e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a66:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fe03 	bl	8001674 <LCD_WR_DATA>
				m++;
 8001a6e:	7d7b      	ldrb	r3, [r7, #21]
 8001a70:	3301      	adds	r3, #1
 8001a72:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a74:	7d7b      	ldrb	r3, [r7, #21]
 8001a76:	7bfa      	ldrb	r2, [r7, #15]
 8001a78:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a7c:	fb02 f201 	mul.w	r2, r2, r1
 8001a80:	1a9b      	subs	r3, r3, r2
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d11f      	bne.n	8001ac8 <lcd_ShowChar+0x170>
				{
					m=0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	757b      	strb	r3, [r7, #21]
					break;
 8001a8c:	e022      	b.n	8001ad4 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001a8e:	7dfa      	ldrb	r2, [r7, #23]
 8001a90:	7dbb      	ldrb	r3, [r7, #22]
 8001a92:	fa42 f303 	asr.w	r3, r2, r3
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d005      	beq.n	8001aaa <lcd_ShowChar+0x152>
 8001a9e:	883a      	ldrh	r2, [r7, #0]
 8001aa0:	88b9      	ldrh	r1, [r7, #4]
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff febb 	bl	8001820 <lcd_DrawPoint>
				x++;
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	3301      	adds	r3, #1
 8001aae:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001ab0:	88fa      	ldrh	r2, [r7, #6]
 8001ab2:	8a3b      	ldrh	r3, [r7, #16]
 8001ab4:	1ad2      	subs	r2, r2, r3
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d105      	bne.n	8001ac8 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001abc:	8a3b      	ldrh	r3, [r7, #16]
 8001abe:	80fb      	strh	r3, [r7, #6]
					y++;
 8001ac0:	88bb      	ldrh	r3, [r7, #4]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	80bb      	strh	r3, [r7, #4]
					break;
 8001ac6:	e005      	b.n	8001ad4 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001ac8:	7dbb      	ldrb	r3, [r7, #22]
 8001aca:	3301      	adds	r3, #1
 8001acc:	75bb      	strb	r3, [r7, #22]
 8001ace:	7dbb      	ldrb	r3, [r7, #22]
 8001ad0:	2b07      	cmp	r3, #7
 8001ad2:	d9b7      	bls.n	8001a44 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001ad4:	8a7b      	ldrh	r3, [r7, #18]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	827b      	strh	r3, [r7, #18]
 8001ada:	8a7a      	ldrh	r2, [r7, #18]
 8001adc:	89bb      	ldrh	r3, [r7, #12]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d380      	bcc.n	80019e4 <lcd_ShowChar+0x8c>
 8001ae2:	e000      	b.n	8001ae6 <lcd_ShowChar+0x18e>
		else return;
 8001ae4:	bf00      	nop
				}
			}
		}
	}
}
 8001ae6:	371c      	adds	r7, #28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd90      	pop	{r4, r7, pc}
 8001aec:	08008e04 	.word	0x08008e04
 8001af0:	080093f4 	.word	0x080093f4
 8001af4:	0800a5c4 	.word	0x0800a5c4

08001af8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	460a      	mov	r2, r1
 8001b02:	71fb      	strb	r3, [r7, #7]
 8001b04:	4613      	mov	r3, r2
 8001b06:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001b0c:	e004      	b.n	8001b18 <mypow+0x20>
 8001b0e:	79fa      	ldrb	r2, [r7, #7]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	fb02 f303 	mul.w	r3, r2, r3
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	79bb      	ldrb	r3, [r7, #6]
 8001b1a:	1e5a      	subs	r2, r3, #1
 8001b1c:	71ba      	strb	r2, [r7, #6]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f5      	bne.n	8001b0e <mypow+0x16>
	return result;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b089      	sub	sp, #36	; 0x24
 8001b34:	af04      	add	r7, sp, #16
 8001b36:	4604      	mov	r4, r0
 8001b38:	4608      	mov	r0, r1
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4623      	mov	r3, r4
 8001b40:	80fb      	strh	r3, [r7, #6]
 8001b42:	4603      	mov	r3, r0
 8001b44:	80bb      	strh	r3, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	807b      	strh	r3, [r7, #2]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001b52:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b56:	085b      	lsrs	r3, r3, #1
 8001b58:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	e059      	b.n	8001c14 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001b60:	887c      	ldrh	r4, [r7, #2]
 8001b62:	787a      	ldrb	r2, [r7, #1]
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	4619      	mov	r1, r3
 8001b70:	200a      	movs	r0, #10
 8001b72:	f7ff ffc1 	bl	8001af8 <mypow>
 8001b76:	4603      	mov	r3, r0
 8001b78:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b7c:	4b2a      	ldr	r3, [pc, #168]	; (8001c28 <lcd_ShowIntNum+0xf8>)
 8001b7e:	fba3 2301 	umull	r2, r3, r3, r1
 8001b82:	08da      	lsrs	r2, r3, #3
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	1aca      	subs	r2, r1, r3
 8001b8e:	4613      	mov	r3, r2
 8001b90:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001b92:	7bbb      	ldrb	r3, [r7, #14]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d121      	bne.n	8001bdc <lcd_ShowIntNum+0xac>
 8001b98:	7bfa      	ldrb	r2, [r7, #15]
 8001b9a:	787b      	ldrb	r3, [r7, #1]
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	da1c      	bge.n	8001bdc <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001ba2:	7b3b      	ldrb	r3, [r7, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d117      	bne.n	8001bd8 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001ba8:	7bfb      	ldrb	r3, [r7, #15]
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	7b7b      	ldrb	r3, [r7, #13]
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	fb12 f303 	smulbb	r3, r2, r3
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	4413      	add	r3, r2
 8001bba:	b298      	uxth	r0, r3
 8001bbc:	8c3a      	ldrh	r2, [r7, #32]
 8001bbe:	88b9      	ldrh	r1, [r7, #4]
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	f7ff fec1 	bl	8001958 <lcd_ShowChar>
				continue;
 8001bd6:	e01a      	b.n	8001c0e <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	7b7b      	ldrb	r3, [r7, #13]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	fb12 f303 	smulbb	r3, r2, r3
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	4413      	add	r3, r2
 8001bee:	b298      	uxth	r0, r3
 8001bf0:	7b3b      	ldrb	r3, [r7, #12]
 8001bf2:	3330      	adds	r3, #48	; 0x30
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	8c3c      	ldrh	r4, [r7, #32]
 8001bf8:	88b9      	ldrh	r1, [r7, #4]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	9302      	str	r3, [sp, #8]
 8001bfe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	4623      	mov	r3, r4
 8001c0a:	f7ff fea5 	bl	8001958 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	3301      	adds	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	7bfa      	ldrb	r2, [r7, #15]
 8001c16:	787b      	ldrb	r3, [r7, #1]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d3a1      	bcc.n	8001b60 <lcd_ShowIntNum+0x30>
	}
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd90      	pop	{r4, r7, pc}
 8001c26:	bf00      	nop
 8001c28:	cccccccd 	.word	0xcccccccd

08001c2c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	091b      	lsrs	r3, r3, #4
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d007      	beq.n	8001c56 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001c46:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <lcd_SetDir+0x44>)
 8001c48:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c4c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001c4e:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <lcd_SetDir+0x44>)
 8001c50:	22f0      	movs	r2, #240	; 0xf0
 8001c52:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001c54:	e006      	b.n	8001c64 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001c56:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <lcd_SetDir+0x44>)
 8001c58:	22f0      	movs	r2, #240	; 0xf0
 8001c5a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001c5c:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <lcd_SetDir+0x44>)
 8001c5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c62:	805a      	strh	r2, [r3, #2]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	200003c0 	.word	0x200003c0

08001c74 <lcd_init>:


void lcd_init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c7e:	48aa      	ldr	r0, [pc, #680]	; (8001f28 <lcd_init+0x2b4>)
 8001c80:	f002 fbfc 	bl	800447c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c88:	f001 f912 	bl	8002eb0 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c92:	48a5      	ldr	r0, [pc, #660]	; (8001f28 <lcd_init+0x2b4>)
 8001c94:	f002 fbf2 	bl	800447c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c9c:	f001 f908 	bl	8002eb0 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff ffc3 	bl	8001c2c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001ca6:	20d3      	movs	r0, #211	; 0xd3
 8001ca8:	f7ff fcd4 	bl	8001654 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001cac:	f7ff fcf2 	bl	8001694 <LCD_RD_DATA>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	4b9d      	ldr	r3, [pc, #628]	; (8001f2c <lcd_init+0x2b8>)
 8001cb6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001cb8:	f7ff fcec 	bl	8001694 <LCD_RD_DATA>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	4b9a      	ldr	r3, [pc, #616]	; (8001f2c <lcd_init+0x2b8>)
 8001cc2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001cc4:	f7ff fce6 	bl	8001694 <LCD_RD_DATA>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	461a      	mov	r2, r3
 8001ccc:	4b97      	ldr	r3, [pc, #604]	; (8001f2c <lcd_init+0x2b8>)
 8001cce:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001cd0:	4b96      	ldr	r3, [pc, #600]	; (8001f2c <lcd_init+0x2b8>)
 8001cd2:	889b      	ldrh	r3, [r3, #4]
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	4b94      	ldr	r3, [pc, #592]	; (8001f2c <lcd_init+0x2b8>)
 8001cda:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001cdc:	f7ff fcda 	bl	8001694 <LCD_RD_DATA>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b91      	ldr	r3, [pc, #580]	; (8001f2c <lcd_init+0x2b8>)
 8001ce6:	889b      	ldrh	r3, [r3, #4]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	4b8f      	ldr	r3, [pc, #572]	; (8001f2c <lcd_init+0x2b8>)
 8001cee:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001cf0:	20cf      	movs	r0, #207	; 0xcf
 8001cf2:	f7ff fcaf 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f7ff fcbc 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001cfc:	20c1      	movs	r0, #193	; 0xc1
 8001cfe:	f7ff fcb9 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001d02:	2030      	movs	r0, #48	; 0x30
 8001d04:	f7ff fcb6 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001d08:	20ed      	movs	r0, #237	; 0xed
 8001d0a:	f7ff fca3 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001d0e:	2064      	movs	r0, #100	; 0x64
 8001d10:	f7ff fcb0 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001d14:	2003      	movs	r0, #3
 8001d16:	f7ff fcad 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001d1a:	2012      	movs	r0, #18
 8001d1c:	f7ff fcaa 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001d20:	2081      	movs	r0, #129	; 0x81
 8001d22:	f7ff fca7 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001d26:	20e8      	movs	r0, #232	; 0xe8
 8001d28:	f7ff fc94 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001d2c:	2085      	movs	r0, #133	; 0x85
 8001d2e:	f7ff fca1 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001d32:	2010      	movs	r0, #16
 8001d34:	f7ff fc9e 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001d38:	207a      	movs	r0, #122	; 0x7a
 8001d3a:	f7ff fc9b 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001d3e:	20cb      	movs	r0, #203	; 0xcb
 8001d40:	f7ff fc88 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001d44:	2039      	movs	r0, #57	; 0x39
 8001d46:	f7ff fc95 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001d4a:	202c      	movs	r0, #44	; 0x2c
 8001d4c:	f7ff fc92 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff fc8f 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001d56:	2034      	movs	r0, #52	; 0x34
 8001d58:	f7ff fc8c 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001d5c:	2002      	movs	r0, #2
 8001d5e:	f7ff fc89 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001d62:	20f7      	movs	r0, #247	; 0xf7
 8001d64:	f7ff fc76 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001d68:	2020      	movs	r0, #32
 8001d6a:	f7ff fc83 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001d6e:	20ea      	movs	r0, #234	; 0xea
 8001d70:	f7ff fc70 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d74:	2000      	movs	r0, #0
 8001d76:	f7ff fc7d 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f7ff fc7a 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d80:	20c0      	movs	r0, #192	; 0xc0
 8001d82:	f7ff fc67 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d86:	201b      	movs	r0, #27
 8001d88:	f7ff fc74 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d8c:	20c1      	movs	r0, #193	; 0xc1
 8001d8e:	f7ff fc61 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d92:	2001      	movs	r0, #1
 8001d94:	f7ff fc6e 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d98:	20c5      	movs	r0, #197	; 0xc5
 8001d9a:	f7ff fc5b 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d9e:	2030      	movs	r0, #48	; 0x30
 8001da0:	f7ff fc68 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001da4:	2030      	movs	r0, #48	; 0x30
 8001da6:	f7ff fc65 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001daa:	20c7      	movs	r0, #199	; 0xc7
 8001dac:	f7ff fc52 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001db0:	20b7      	movs	r0, #183	; 0xb7
 8001db2:	f7ff fc5f 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001db6:	2036      	movs	r0, #54	; 0x36
 8001db8:	f7ff fc4c 	bl	8001654 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001dbc:	2008      	movs	r0, #8
 8001dbe:	f7ff fc59 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001dc2:	203a      	movs	r0, #58	; 0x3a
 8001dc4:	f7ff fc46 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001dc8:	2055      	movs	r0, #85	; 0x55
 8001dca:	f7ff fc53 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001dce:	20b1      	movs	r0, #177	; 0xb1
 8001dd0:	f7ff fc40 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff fc4d 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001dda:	201a      	movs	r0, #26
 8001ddc:	f7ff fc4a 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001de0:	20b6      	movs	r0, #182	; 0xb6
 8001de2:	f7ff fc37 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001de6:	200a      	movs	r0, #10
 8001de8:	f7ff fc44 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001dec:	20a2      	movs	r0, #162	; 0xa2
 8001dee:	f7ff fc41 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001df2:	20f2      	movs	r0, #242	; 0xf2
 8001df4:	f7ff fc2e 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f7ff fc3b 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001dfe:	2026      	movs	r0, #38	; 0x26
 8001e00:	f7ff fc28 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001e04:	2001      	movs	r0, #1
 8001e06:	f7ff fc35 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001e0a:	20e0      	movs	r0, #224	; 0xe0
 8001e0c:	f7ff fc22 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001e10:	200f      	movs	r0, #15
 8001e12:	f7ff fc2f 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001e16:	202a      	movs	r0, #42	; 0x2a
 8001e18:	f7ff fc2c 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001e1c:	2028      	movs	r0, #40	; 0x28
 8001e1e:	f7ff fc29 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e22:	2008      	movs	r0, #8
 8001e24:	f7ff fc26 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001e28:	200e      	movs	r0, #14
 8001e2a:	f7ff fc23 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e2e:	2008      	movs	r0, #8
 8001e30:	f7ff fc20 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001e34:	2054      	movs	r0, #84	; 0x54
 8001e36:	f7ff fc1d 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001e3a:	20a9      	movs	r0, #169	; 0xa9
 8001e3c:	f7ff fc1a 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001e40:	2043      	movs	r0, #67	; 0x43
 8001e42:	f7ff fc17 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001e46:	200a      	movs	r0, #10
 8001e48:	f7ff fc14 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e4c:	200f      	movs	r0, #15
 8001e4e:	f7ff fc11 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff fc0e 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f7ff fc0b 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f7ff fc08 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e64:	2000      	movs	r0, #0
 8001e66:	f7ff fc05 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001e6a:	20e1      	movs	r0, #225	; 0xe1
 8001e6c:	f7ff fbf2 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e70:	2000      	movs	r0, #0
 8001e72:	f7ff fbff 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001e76:	2015      	movs	r0, #21
 8001e78:	f7ff fbfc 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001e7c:	2017      	movs	r0, #23
 8001e7e:	f7ff fbf9 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e82:	2007      	movs	r0, #7
 8001e84:	f7ff fbf6 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e88:	2011      	movs	r0, #17
 8001e8a:	f7ff fbf3 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e8e:	2006      	movs	r0, #6
 8001e90:	f7ff fbf0 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e94:	202b      	movs	r0, #43	; 0x2b
 8001e96:	f7ff fbed 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e9a:	2056      	movs	r0, #86	; 0x56
 8001e9c:	f7ff fbea 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001ea0:	203c      	movs	r0, #60	; 0x3c
 8001ea2:	f7ff fbe7 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001ea6:	2005      	movs	r0, #5
 8001ea8:	f7ff fbe4 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001eac:	2010      	movs	r0, #16
 8001eae:	f7ff fbe1 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001eb2:	200f      	movs	r0, #15
 8001eb4:	f7ff fbde 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001eb8:	203f      	movs	r0, #63	; 0x3f
 8001eba:	f7ff fbdb 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001ebe:	203f      	movs	r0, #63	; 0x3f
 8001ec0:	f7ff fbd8 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001ec4:	200f      	movs	r0, #15
 8001ec6:	f7ff fbd5 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001eca:	202b      	movs	r0, #43	; 0x2b
 8001ecc:	f7ff fbc2 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f7ff fbcf 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f7ff fbcc 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001edc:	2001      	movs	r0, #1
 8001ede:	f7ff fbc9 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001ee2:	203f      	movs	r0, #63	; 0x3f
 8001ee4:	f7ff fbc6 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001ee8:	202a      	movs	r0, #42	; 0x2a
 8001eea:	f7ff fbb3 	bl	8001654 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f7ff fbc0 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f7ff fbbd 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7ff fbba 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001f00:	20ef      	movs	r0, #239	; 0xef
 8001f02:	f7ff fbb7 	bl	8001674 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001f06:	2011      	movs	r0, #17
 8001f08:	f7ff fba4 	bl	8001654 <LCD_WR_REG>
	HAL_Delay(120);
 8001f0c:	2078      	movs	r0, #120	; 0x78
 8001f0e:	f000 ffcf 	bl	8002eb0 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001f12:	2029      	movs	r0, #41	; 0x29
 8001f14:	f7ff fb9e 	bl	8001654 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f1e:	4804      	ldr	r0, [pc, #16]	; (8001f30 <lcd_init+0x2bc>)
 8001f20:	f002 faac 	bl	800447c <HAL_GPIO_WritePin>
}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40020800 	.word	0x40020800
 8001f2c:	200003c0 	.word	0x200003c0
 8001f30:	40020000 	.word	0x40020000

08001f34 <sys_init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void sys_init(){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	lcd_init();
 8001f38:	f7ff fe9c 	bl	8001c74 <lcd_init>
	sensor_init();
 8001f3c:	f000 f8f2 	bl	8002124 <sensor_init>
	buzzer_init();
 8001f40:	f7ff f896 	bl	8001070 <buzzer_init>
	button_init();
 8001f44:	f7ff f81c 	bl	8000f80 <button_init>
	uart_init_rs232();
 8001f48:	f000 fe3c 	bl	8002bc4 <uart_init_rs232>
	init_box();
 8001f4c:	f000 f8b0 	bl	80020b0 <init_box>
	set_timer(0, READ_BUTTON_TIME);
 8001f50:	210a      	movs	r1, #10
 8001f52:	2000      	movs	r0, #0
 8001f54:	f000 f918 	bl	8002188 <set_timer>
	set_timer(1, BLINKING_TIME);
 8001f58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	f000 f913 	bl	8002188 <set_timer>
	set_timer(2, INCREASE_TIME);
 8001f62:	21c8      	movs	r1, #200	; 0xc8
 8001f64:	2002      	movs	r0, #2
 8001f66:	f000 f90f 	bl	8002188 <set_timer>
	set_timer(3, LCD_SENSOR_TIME);
 8001f6a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f6e:	2003      	movs	r0, #3
 8001f70:	f000 f90a 	bl	8002188 <set_timer>
	set_timer(4, ONE_SECOND);
 8001f74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f78:	2004      	movs	r0, #4
 8001f7a:	f000 f905 	bl	8002188 <set_timer>
	//display_text();
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f88:	f000 ff20 	bl	8002dcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8c:	f000 f820 	bl	8001fd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f90:	f7ff f9e4 	bl	800135c <MX_GPIO_Init>
  MX_DMA_Init();
 8001f94:	f7ff f88e 	bl	80010b4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001f98:	f000 f96a 	bl	8002270 <MX_SPI1_Init>
  MX_FSMC_Init();
 8001f9c:	f7ff f90e 	bl	80011bc <MX_FSMC_Init>
  MX_I2C1_Init();
 8001fa0:	f7ff fae2 	bl	8001568 <MX_I2C1_Init>
  MX_TIM13_Init();
 8001fa4:	f000 fd4a 	bl	8002a3c <MX_TIM13_Init>
  MX_TIM2_Init();
 8001fa8:	f000 fcfc 	bl	80029a4 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001fac:	f7fe feca 	bl	8000d44 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001fb0:	f000 fe4e 	bl	8002c50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <main+0x48>)
 8001fb6:	f004 f9dd 	bl	8006374 <HAL_TIM_Base_Start_IT>
  sys_init();
 8001fba:	f7ff ffbb 	bl	8001f34 <sys_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear(BLACK);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7ff fbc6 	bl	8001750 <lcd_Clear>
  while (1)
  {

	  system_loop();
 8001fc4:	f000 fb3a 	bl	800263c <system_loop>
 8001fc8:	e7fc      	b.n	8001fc4 <main+0x40>
 8001fca:	bf00      	nop
 8001fcc:	200004e8 	.word	0x200004e8

08001fd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b094      	sub	sp, #80	; 0x50
 8001fd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fd6:	f107 0320 	add.w	r3, r7, #32
 8001fda:	2230      	movs	r2, #48	; 0x30
 8001fdc:	2100      	movs	r1, #0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f006 fa76 	bl	80084d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	4b28      	ldr	r3, [pc, #160]	; (800209c <SystemClock_Config+0xcc>)
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffc:	4a27      	ldr	r2, [pc, #156]	; (800209c <SystemClock_Config+0xcc>)
 8001ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002002:	6413      	str	r3, [r2, #64]	; 0x40
 8002004:	4b25      	ldr	r3, [pc, #148]	; (800209c <SystemClock_Config+0xcc>)
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002010:	2300      	movs	r3, #0
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	4b22      	ldr	r3, [pc, #136]	; (80020a0 <SystemClock_Config+0xd0>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a21      	ldr	r2, [pc, #132]	; (80020a0 <SystemClock_Config+0xd0>)
 800201a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	4b1f      	ldr	r3, [pc, #124]	; (80020a0 <SystemClock_Config+0xd0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800202c:	2302      	movs	r3, #2
 800202e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002030:	2301      	movs	r3, #1
 8002032:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002034:	2310      	movs	r3, #16
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002038:	2302      	movs	r3, #2
 800203a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800203c:	2300      	movs	r3, #0
 800203e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002040:	2308      	movs	r3, #8
 8002042:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002044:	23a8      	movs	r3, #168	; 0xa8
 8002046:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002048:	2302      	movs	r3, #2
 800204a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800204c:	2304      	movs	r3, #4
 800204e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002050:	f107 0320 	add.w	r3, r7, #32
 8002054:	4618      	mov	r0, r3
 8002056:	f003 f819 	bl	800508c <HAL_RCC_OscConfig>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002060:	f000 f820 	bl	80020a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002064:	230f      	movs	r3, #15
 8002066:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002068:	2302      	movs	r3, #2
 800206a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002070:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002074:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002076:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800207a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	2105      	movs	r1, #5
 8002082:	4618      	mov	r0, r3
 8002084:	f003 fa7a 	bl	800557c <HAL_RCC_ClockConfig>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800208e:	f000 f809 	bl	80020a4 <Error_Handler>
  }
}
 8002092:	bf00      	nop
 8002094:	3750      	adds	r7, #80	; 0x50
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	40007000 	.word	0x40007000

080020a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a8:	b672      	cpsid	i
}
 80020aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020ac:	e7fe      	b.n	80020ac <Error_Handler+0x8>
	...

080020b0 <init_box>:
	uint8_t x_month;
	uint8_t y_month;
	uint8_t x_year;
	uint8_t y_year;
} box;
void init_box() {
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
	box.text_color = GREEN;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <init_box+0x70>)
 80020b6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80020ba:	601a      	str	r2, [r3, #0]
	box.background_color = BLACK;
 80020bc:	4b18      	ldr	r3, [pc, #96]	; (8002120 <init_box+0x70>)
 80020be:	2200      	movs	r2, #0
 80020c0:	605a      	str	r2, [r3, #4]
	box.x_second = 150;
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <init_box+0x70>)
 80020c4:	2296      	movs	r2, #150	; 0x96
 80020c6:	721a      	strb	r2, [r3, #8]
	box.y_second = 6;
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <init_box+0x70>)
 80020ca:	2206      	movs	r2, #6
 80020cc:	725a      	strb	r2, [r3, #9]
	box.x_minute = 110;
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <init_box+0x70>)
 80020d0:	226e      	movs	r2, #110	; 0x6e
 80020d2:	729a      	strb	r2, [r3, #10]
	box.y_minute = 6;
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <init_box+0x70>)
 80020d6:	2206      	movs	r2, #6
 80020d8:	72da      	strb	r2, [r3, #11]
	box.x_hour = 70;
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <init_box+0x70>)
 80020dc:	2246      	movs	r2, #70	; 0x46
 80020de:	731a      	strb	r2, [r3, #12]
	box.y_hour = 6;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <init_box+0x70>)
 80020e2:	2206      	movs	r2, #6
 80020e4:	735a      	strb	r2, [r3, #13]
	box.x_day = 20;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <init_box+0x70>)
 80020e8:	2214      	movs	r2, #20
 80020ea:	739a      	strb	r2, [r3, #14]
	box.y_day = 60;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <init_box+0x70>)
 80020ee:	223c      	movs	r2, #60	; 0x3c
 80020f0:	73da      	strb	r2, [r3, #15]
	box.x_date = 70;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <init_box+0x70>)
 80020f4:	2246      	movs	r2, #70	; 0x46
 80020f6:	741a      	strb	r2, [r3, #16]
	box.y_date = 60;
 80020f8:	4b09      	ldr	r3, [pc, #36]	; (8002120 <init_box+0x70>)
 80020fa:	223c      	movs	r2, #60	; 0x3c
 80020fc:	745a      	strb	r2, [r3, #17]
	box.x_month = 110;
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <init_box+0x70>)
 8002100:	226e      	movs	r2, #110	; 0x6e
 8002102:	749a      	strb	r2, [r3, #18]
	box.y_month = 60;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <init_box+0x70>)
 8002106:	223c      	movs	r2, #60	; 0x3c
 8002108:	74da      	strb	r2, [r3, #19]
	box.x_year = 150;
 800210a:	4b05      	ldr	r3, [pc, #20]	; (8002120 <init_box+0x70>)
 800210c:	2296      	movs	r2, #150	; 0x96
 800210e:	751a      	strb	r2, [r3, #20]
	box.y_year = 60;
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <init_box+0x70>)
 8002112:	223c      	movs	r2, #60	; 0x3c
 8002114:	755a      	strb	r2, [r3, #21]
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	200003fc 	.word	0x200003fc

08002124 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8002128:	2205      	movs	r2, #5
 800212a:	4903      	ldr	r1, [pc, #12]	; (8002138 <sensor_init+0x14>)
 800212c:	4803      	ldr	r0, [pc, #12]	; (800213c <sensor_init+0x18>)
 800212e:	f000 ff27 	bl	8002f80 <HAL_ADC_Start_DMA>
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000414 	.word	0x20000414
 800213c:	20000244 	.word	0x20000244

08002140 <sensor_Read>:

void sensor_Read(){
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002144:	2205      	movs	r2, #5
 8002146:	4903      	ldr	r1, [pc, #12]	; (8002154 <sensor_Read+0x14>)
 8002148:	4803      	ldr	r0, [pc, #12]	; (8002158 <sensor_Read+0x18>)
 800214a:	f000 ff19 	bl	8002f80 <HAL_ADC_Start_DMA>
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000414 	.word	0x20000414
 8002158:	20000244 	.word	0x20000244

0800215c <sensor_GetPotentiometer>:

uint16_t sensor_GetLight(){
	return adc_receive[2];
}

uint16_t sensor_GetPotentiometer(){
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002160:	4b03      	ldr	r3, [pc, #12]	; (8002170 <sensor_GetPotentiometer+0x14>)
 8002162:	88db      	ldrh	r3, [r3, #6]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000414 	.word	0x20000414

08002174 <HAL_TIM_PeriodElapsedCallback>:
 * timer[2]: to increase value by 1 over time
 * timer[3]: to lcd show sensor time
 * timer[4]: to notify Potentiometer
 * */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	run_timer();
 800217c:	f000 f830 	bl	80021e0 <run_timer>
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <set_timer>:
 * @brief:	turn timer on and set value
 * @para:	i: id of timer
 * 			time: unit is ms
 * @retval:	none
 * */
void set_timer(unsigned i, unsigned int time) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	timer[i].count = time * FREQUENCY_OF_TIM / 1000.0;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002198:	fb02 f303 	mul.w	r3, r2, r3
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9a9 	bl	80004f4 <__aeabi_ui2d>
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	4b0c      	ldr	r3, [pc, #48]	; (80021d8 <set_timer+0x50>)
 80021a8:	f7fe fb48 	bl	800083c <__aeabi_ddiv>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4610      	mov	r0, r2
 80021b2:	4619      	mov	r1, r3
 80021b4:	f7fe fc2a 	bl	8000a0c <__aeabi_d2uiz>
 80021b8:	4602      	mov	r2, r0
 80021ba:	4908      	ldr	r1, [pc, #32]	; (80021dc <set_timer+0x54>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	440b      	add	r3, r1
 80021c2:	605a      	str	r2, [r3, #4]
	timer[i].state = 1;
 80021c4:	4a05      	ldr	r2, [pc, #20]	; (80021dc <set_timer+0x54>)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2101      	movs	r1, #1
 80021ca:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	408f4000 	.word	0x408f4000
 80021dc:	20000420 	.word	0x20000420

080021e0 <run_timer>:
/*
 * @brief:	run all timers that is on
 * @para:	none
 * @retval:	none
 * */
void run_timer(void) {
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	e01f      	b.n	800222c <run_timer+0x4c>
		if (timer[i].state) {
 80021ec:	4a14      	ldr	r2, [pc, #80]	; (8002240 <run_timer+0x60>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d016      	beq.n	8002226 <run_timer+0x46>
			timer[i].count--;
 80021f8:	4a11      	ldr	r2, [pc, #68]	; (8002240 <run_timer+0x60>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	4413      	add	r3, r2
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	1e5a      	subs	r2, r3, #1
 8002204:	490e      	ldr	r1, [pc, #56]	; (8002240 <run_timer+0x60>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	605a      	str	r2, [r3, #4]
			if (timer[i].count <= 0) {
 800220e:	4a0c      	ldr	r2, [pc, #48]	; (8002240 <run_timer+0x60>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	4413      	add	r3, r2
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d104      	bne.n	8002226 <run_timer+0x46>
				timer[i].state = 0;
 800221c:	4a08      	ldr	r2, [pc, #32]	; (8002240 <run_timer+0x60>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2100      	movs	r1, #0
 8002222:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3301      	adds	r3, #1
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b04      	cmp	r3, #4
 8002230:	d9dc      	bls.n	80021ec <run_timer+0xc>
			}
		}
	}
}
 8002232:	bf00      	nop
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	20000420 	.word	0x20000420

08002244 <is_timer_on>:

bool is_timer_on(unsigned i) {
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
	return (timer[i].state == 1);
 800224c:	4a07      	ldr	r2, [pc, #28]	; (800226c <is_timer_on+0x28>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002254:	2b01      	cmp	r3, #1
 8002256:	bf0c      	ite	eq
 8002258:	2301      	moveq	r3, #1
 800225a:	2300      	movne	r3, #0
 800225c:	b2db      	uxtb	r3, r3
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20000420 	.word	0x20000420

08002270 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002274:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002276:	4a18      	ldr	r2, [pc, #96]	; (80022d8 <MX_SPI1_Init+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800227a:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <MX_SPI1_Init+0x64>)
 800227c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002280:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002282:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <MX_SPI1_Init+0x64>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800228e:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002294:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002296:	2200      	movs	r2, #0
 8002298:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <MX_SPI1_Init+0x64>)
 800229c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022a2:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022bc:	220a      	movs	r2, #10
 80022be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022c0:	4804      	ldr	r0, [pc, #16]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022c2:	f003 fb57 	bl	8005974 <HAL_SPI_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022cc:	f7ff feea 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000448 	.word	0x20000448
 80022d8:	40013000 	.word	0x40013000

080022dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a19      	ldr	r2, [pc, #100]	; (8002360 <HAL_SPI_MspInit+0x84>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d12b      	bne.n	8002356 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b18      	ldr	r3, [pc, #96]	; (8002364 <HAL_SPI_MspInit+0x88>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	4a17      	ldr	r2, [pc, #92]	; (8002364 <HAL_SPI_MspInit+0x88>)
 8002308:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800230c:	6453      	str	r3, [r2, #68]	; 0x44
 800230e:	4b15      	ldr	r3, [pc, #84]	; (8002364 <HAL_SPI_MspInit+0x88>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_SPI_MspInit+0x88>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a10      	ldr	r2, [pc, #64]	; (8002364 <HAL_SPI_MspInit+0x88>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <HAL_SPI_MspInit+0x88>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002336:	2338      	movs	r3, #56	; 0x38
 8002338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	2300      	movs	r3, #0
 8002340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002342:	2303      	movs	r3, #3
 8002344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002346:	2305      	movs	r3, #5
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234a:	f107 0314 	add.w	r3, r7, #20
 800234e:	4619      	mov	r1, r3
 8002350:	4805      	ldr	r0, [pc, #20]	; (8002368 <HAL_SPI_MspInit+0x8c>)
 8002352:	f001 fef7 	bl	8004144 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002356:	bf00      	nop
 8002358:	3728      	adds	r7, #40	; 0x28
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40013000 	.word	0x40013000
 8002364:	40023800 	.word	0x40023800
 8002368:	40020400 	.word	0x40020400

0800236c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <HAL_MspInit+0x4c>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237a:	4a0f      	ldr	r2, [pc, #60]	; (80023b8 <HAL_MspInit+0x4c>)
 800237c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002380:	6453      	str	r3, [r2, #68]	; 0x44
 8002382:	4b0d      	ldr	r3, [pc, #52]	; (80023b8 <HAL_MspInit+0x4c>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	603b      	str	r3, [r7, #0]
 8002392:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <HAL_MspInit+0x4c>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	4a08      	ldr	r2, [pc, #32]	; (80023b8 <HAL_MspInit+0x4c>)
 8002398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239c:	6413      	str	r3, [r2, #64]	; 0x40
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <HAL_MspInit+0x4c>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800

080023bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <NMI_Handler+0x4>

080023c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c6:	e7fe      	b.n	80023c6 <HardFault_Handler+0x4>

080023c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <MemManage_Handler+0x4>

080023ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <BusFault_Handler+0x4>

080023d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <UsageFault_Handler+0x4>

080023da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002408:	f000 fd32 	bl	8002e70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}

08002410 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002414:	4802      	ldr	r0, [pc, #8]	; (8002420 <TIM2_IRQHandler+0x10>)
 8002416:	f004 f93f 	bl	8006698 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200004e8 	.word	0x200004e8

08002424 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002428:	4802      	ldr	r0, [pc, #8]	; (8002434 <USART1_IRQHandler+0x10>)
 800242a:	f005 f89f 	bl	800756c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000594 	.word	0x20000594

08002438 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800243c:	4802      	ldr	r0, [pc, #8]	; (8002448 <DMA2_Stream0_IRQHandler+0x10>)
 800243e:	f001 fc17 	bl	8003c70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	2000028c 	.word	0x2000028c

0800244c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002454:	4a14      	ldr	r2, [pc, #80]	; (80024a8 <_sbrk+0x5c>)
 8002456:	4b15      	ldr	r3, [pc, #84]	; (80024ac <_sbrk+0x60>)
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <_sbrk+0x64>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <_sbrk+0x64>)
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <_sbrk+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800247c:	f005 fffe 	bl	800847c <__errno>
 8002480:	4603      	mov	r3, r0
 8002482:	220c      	movs	r2, #12
 8002484:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295
 800248a:	e009      	b.n	80024a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <_sbrk+0x64>)
 800249c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20020000 	.word	0x20020000
 80024ac:	00000400 	.word	0x00000400
 80024b0:	200000a0 	.word	0x200000a0
 80024b4:	200005f0 	.word	0x200005f0

080024b8 <sensor_diplay>:
/*
 * @brief:	update sensor value
 * @para:	none
 * @retval:	none
 * */
void sensor_diplay(){
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af04      	add	r7, sp, #16
	  if(!is_timer_on(0)){
 80024be:	2000      	movs	r0, #0
 80024c0:	f7ff fec0 	bl	8002244 <is_timer_on>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f040 808a 	bne.w	80025e0 <sensor_diplay+0x128>
		  set_timer(0, READ_BUTTON_TIME);
 80024cc:	210a      	movs	r1, #10
 80024ce:	2000      	movs	r0, #0
 80024d0:	f7ff fe5a 	bl	8002188 <set_timer>
		  ds3231_ReadTime();
 80024d4:	f7fe fe0e 	bl	80010f4 <ds3231_ReadTime>
		  button_Scan();
 80024d8:	f7fe fd5e 	bl	8000f98 <button_Scan>
		  sensor_Read();
 80024dc:	f7ff fe30 	bl	8002140 <sensor_Read>
		  //Check Potentiometer value and send notify
		  if(sensor_GetPotentiometer() >= 4095 * 0.7){
 80024e0:	f7ff fe3c 	bl	800215c <sensor_GetPotentiometer>
 80024e4:	4603      	mov	r3, r0
 80024e6:	461a      	mov	r2, r3
 80024e8:	f640 3332 	movw	r3, #2866	; 0xb32
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d934      	bls.n	800255a <sensor_diplay+0xa2>
			  if(isnotify == 1){
 80024f0:	4b4c      	ldr	r3, [pc, #304]	; (8002624 <sensor_diplay+0x16c>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d11a      	bne.n	800252e <sensor_diplay+0x76>
				  buzzer_SetVolume(volval);
 80024f8:	4b4b      	ldr	r3, [pc, #300]	; (8002628 <sensor_diplay+0x170>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe fdc0 	bl	8001084 <buzzer_SetVolume>
				  if(!is_timer_on(4)){
 8002504:	2004      	movs	r0, #4
 8002506:	f7ff fe9d 	bl	8002244 <is_timer_on>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d127      	bne.n	8002560 <sensor_diplay+0xa8>
					  set_timer(4, ONE_SECOND);
 8002510:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002514:	2004      	movs	r0, #4
 8002516:	f7ff fe37 	bl	8002188 <set_timer>
					  isnotify = 0;
 800251a:	4b42      	ldr	r3, [pc, #264]	; (8002624 <sensor_diplay+0x16c>)
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
	  				  uart_Rs232SendString("Potentiometer > 70%\n");
 8002520:	4842      	ldr	r0, [pc, #264]	; (800262c <sensor_diplay+0x174>)
 8002522:	f000 fb5d 	bl	8002be0 <uart_Rs232SendString>
	  				  uart_Rs232SendString("Please reduce Potentiometer\n\n");
 8002526:	4842      	ldr	r0, [pc, #264]	; (8002630 <sensor_diplay+0x178>)
 8002528:	f000 fb5a 	bl	8002be0 <uart_Rs232SendString>
 800252c:	e018      	b.n	8002560 <sensor_diplay+0xa8>
				  }
			  }
			  else if(isnotify == 0){
 800252e:	4b3d      	ldr	r3, [pc, #244]	; (8002624 <sensor_diplay+0x16c>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d114      	bne.n	8002560 <sensor_diplay+0xa8>
				  buzzer_SetVolume(0);
 8002536:	2000      	movs	r0, #0
 8002538:	f7fe fda4 	bl	8001084 <buzzer_SetVolume>
				  if(!is_timer_on(4)){
 800253c:	2004      	movs	r0, #4
 800253e:	f7ff fe81 	bl	8002244 <is_timer_on>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10b      	bne.n	8002560 <sensor_diplay+0xa8>
					  set_timer(4, ONE_SECOND);
 8002548:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800254c:	2004      	movs	r0, #4
 800254e:	f7ff fe1b 	bl	8002188 <set_timer>
					  isnotify = 1;
 8002552:	4b34      	ldr	r3, [pc, #208]	; (8002624 <sensor_diplay+0x16c>)
 8002554:	2201      	movs	r2, #1
 8002556:	701a      	strb	r2, [r3, #0]
 8002558:	e002      	b.n	8002560 <sensor_diplay+0xa8>
				  }
			  }
	  	  }
		  else{
			  buzzer_SetVolume(0);
 800255a:	2000      	movs	r0, #0
 800255c:	f7fe fd92 	bl	8001084 <buzzer_SetVolume>
		  }

		  //change volume value
		  if(button_count[11] == 1){
 8002560:	4b34      	ldr	r3, [pc, #208]	; (8002634 <sensor_diplay+0x17c>)
 8002562:	8adb      	ldrh	r3, [r3, #22]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d11b      	bne.n	80025a0 <sensor_diplay+0xe8>
			  volval += 10;
 8002568:	4b2f      	ldr	r3, [pc, #188]	; (8002628 <sensor_diplay+0x170>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	330a      	adds	r3, #10
 800256e:	4a2e      	ldr	r2, [pc, #184]	; (8002628 <sensor_diplay+0x170>)
 8002570:	6013      	str	r3, [r2, #0]
			  if(volval > 99){
 8002572:	4b2d      	ldr	r3, [pc, #180]	; (8002628 <sensor_diplay+0x170>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b63      	cmp	r3, #99	; 0x63
 8002578:	dd02      	ble.n	8002580 <sensor_diplay+0xc8>
				  volval = 0;
 800257a:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <sensor_diplay+0x170>)
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
			  }
			  lcd_ShowIntNum(10, 300, volval, 2, WHITE, BLACK, 16);
 8002580:	4b29      	ldr	r3, [pc, #164]	; (8002628 <sensor_diplay+0x170>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	b29a      	uxth	r2, r3
 8002586:	2310      	movs	r3, #16
 8002588:	9302      	str	r3, [sp, #8]
 800258a:	2300      	movs	r3, #0
 800258c:	9301      	str	r3, [sp, #4]
 800258e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	2302      	movs	r3, #2
 8002596:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800259a:	200a      	movs	r0, #10
 800259c:	f7ff fac8 	bl	8001b30 <lcd_ShowIntNum>
		  }
		  if(button_count[15] == 1){
 80025a0:	4b24      	ldr	r3, [pc, #144]	; (8002634 <sensor_diplay+0x17c>)
 80025a2:	8bdb      	ldrh	r3, [r3, #30]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d11b      	bne.n	80025e0 <sensor_diplay+0x128>
			  volval -= 10;
 80025a8:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <sensor_diplay+0x170>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	3b0a      	subs	r3, #10
 80025ae:	4a1e      	ldr	r2, [pc, #120]	; (8002628 <sensor_diplay+0x170>)
 80025b0:	6013      	str	r3, [r2, #0]
			  if(volval < 0){
 80025b2:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <sensor_diplay+0x170>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	da02      	bge.n	80025c0 <sensor_diplay+0x108>
				  volval = 99;
 80025ba:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <sensor_diplay+0x170>)
 80025bc:	2263      	movs	r2, #99	; 0x63
 80025be:	601a      	str	r2, [r3, #0]
			  }
			  lcd_ShowIntNum(10, 300, volval, 2, WHITE, BLACK, 16);
 80025c0:	4b19      	ldr	r3, [pc, #100]	; (8002628 <sensor_diplay+0x170>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	2310      	movs	r3, #16
 80025c8:	9302      	str	r3, [sp, #8]
 80025ca:	2300      	movs	r3, #0
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	2302      	movs	r3, #2
 80025d6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80025da:	200a      	movs	r0, #10
 80025dc:	f7ff faa8 	bl	8001b30 <lcd_ShowIntNum>
		  }
	  }
	  //show sensor value to LCD
	  if(!is_timer_on(3)){
 80025e0:	2003      	movs	r0, #3
 80025e2:	f7ff fe2f 	bl	8002244 <is_timer_on>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d117      	bne.n	800261c <sensor_diplay+0x164>
		  set_timer(3, LCD_SENSOR_TIME);
 80025ec:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80025f0:	2003      	movs	r0, #3
 80025f2:	f7ff fdc9 	bl	8002188 <set_timer>
//		  LCD_show_sensor();
		  store_power_data(sensor_GetPotentiometer()*100/4095);
 80025f6:	f7ff fdb1 	bl	800215c <sensor_GetPotentiometer>
 80025fa:	4603      	mov	r3, r0
 80025fc:	461a      	mov	r2, r3
 80025fe:	2364      	movs	r3, #100	; 0x64
 8002600:	fb03 f302 	mul.w	r3, r3, r2
 8002604:	4a0c      	ldr	r2, [pc, #48]	; (8002638 <sensor_diplay+0x180>)
 8002606:	fb82 1203 	smull	r1, r2, r2, r3
 800260a:	441a      	add	r2, r3
 800260c:	12d2      	asrs	r2, r2, #11
 800260e:	17db      	asrs	r3, r3, #31
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	4618      	mov	r0, r3
 8002614:	f000 f818 	bl	8002648 <store_power_data>
		  plot_power_chart();
 8002618:	f000 f86a 	bl	80026f0 <plot_power_chart>
	  }
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200000a4 	.word	0x200000a4
 8002628:	20000000 	.word	0x20000000
 800262c:	08008d54 	.word	0x08008d54
 8002630:	08008d6c 	.word	0x08008d6c
 8002634:	200002ec 	.word	0x200002ec
 8002638:	80080081 	.word	0x80080081

0800263c <system_loop>:

	lcd_ShowStr (10, 200, "Temp(C):", WHITE, BLACK, 16, 0);
	lcd_ShowFloatNum (130, 200, sensor_GetTemperature(), 4, WHITE, BLACK, 16);
}

void system_loop(void) {
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	sensor_diplay();
 8002640:	f7ff ff3a 	bl	80024b8 <sensor_diplay>
//	fsm_clock();
}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}

08002648 <store_power_data>:




void store_power_data(int power) {
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    // Shift all elements one step to the left
    for (int i = 0; i < time_range - 1; i++) {
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	e00d      	b.n	8002672 <store_power_data+0x2a>
        power_samples[i] = power_samples[i + 1];
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	3301      	adds	r3, #1
 800265a:	4a12      	ldr	r2, [pc, #72]	; (80026a4 <store_power_data+0x5c>)
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4413      	add	r3, r2
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	4910      	ldr	r1, [pc, #64]	; (80026a4 <store_power_data+0x5c>)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < time_range - 1; i++) {
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	3301      	adds	r3, #1
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <store_power_data+0x60>)
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	3b01      	subs	r3, #1
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	429a      	cmp	r2, r3
 800267c:	dbeb      	blt.n	8002656 <store_power_data+0xe>
    }
    // Store the new power value at the last position
    power_samples[time_range - 1] = power;
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <store_power_data+0x60>)
 8002680:	881b      	ldrh	r3, [r3, #0]
 8002682:	3b01      	subs	r3, #1
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	ee07 2a90 	vmov	s15, r2
 800268a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800268e:	4a05      	ldr	r2, [pc, #20]	; (80026a4 <store_power_data+0x5c>)
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	edc3 7a00 	vstr	s15, [r3]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	200000a8 	.word	0x200000a8
 80026a8:	20000006 	.word	0x20000006

080026ac <get_digit_count>:


int get_digit_count(int number) {
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
    int count = 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]
    if (number == 0) return 1; // Trng hp c bit, s 0 c 1 ch s
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10c      	bne.n	80026d8 <get_digit_count+0x2c>
 80026be:	2301      	movs	r3, #1
 80026c0:	e00e      	b.n	80026e0 <get_digit_count+0x34>
    while (number != 0) {
        number /= 10;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a09      	ldr	r2, [pc, #36]	; (80026ec <get_digit_count+0x40>)
 80026c6:	fb82 1203 	smull	r1, r2, r2, r3
 80026ca:	1092      	asrs	r2, r2, #2
 80026cc:	17db      	asrs	r3, r3, #31
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	607b      	str	r3, [r7, #4]
        count++;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	3301      	adds	r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
    while (number != 0) {
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f1      	bne.n	80026c2 <get_digit_count+0x16>
    }
    return count;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	66666667 	.word	0x66666667

080026f0 <plot_power_chart>:


void plot_power_chart() {
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b097      	sub	sp, #92	; 0x5c
 80026f4:	af04      	add	r7, sp, #16
    // Xa vng biu 
    lcd_Fill(10, 10, 210, 210, BLACK);
 80026f6:	2300      	movs	r3, #0
 80026f8:	9300      	str	r3, [sp, #0]
 80026fa:	23d2      	movs	r3, #210	; 0xd2
 80026fc:	22d2      	movs	r2, #210	; 0xd2
 80026fe:	210a      	movs	r1, #10
 8002700:	200a      	movs	r0, #10
 8002702:	f7ff f857 	bl	80017b4 <lcd_Fill>

    // V grid dc (OX) theo grid_split
    for (int i = 0; i <= grid_split; i++) {
 8002706:	2300      	movs	r3, #0
 8002708:	647b      	str	r3, [r7, #68]	; 0x44
 800270a:	e017      	b.n	800273c <plot_power_chart+0x4c>
        int x = 10 + (200 * i / grid_split); // Tnh ta  x da trn grid_split
 800270c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800270e:	22c8      	movs	r2, #200	; 0xc8
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	4a95      	ldr	r2, [pc, #596]	; (800296c <plot_power_chart+0x27c>)
 8002716:	7812      	ldrb	r2, [r2, #0]
 8002718:	fb93 f3f2 	sdiv	r3, r3, r2
 800271c:	330a      	adds	r3, #10
 800271e:	607b      	str	r3, [r7, #4]
        lcd_DrawLine(x, 10, x, 210, LIGHTGRAY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	b298      	uxth	r0, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	b29a      	uxth	r2, r3
 8002728:	f64e 735b 	movw	r3, #61275	; 0xef5b
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	23d2      	movs	r3, #210	; 0xd2
 8002730:	210a      	movs	r1, #10
 8002732:	f7ff f88c 	bl	800184e <lcd_DrawLine>
    for (int i = 0; i <= grid_split; i++) {
 8002736:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002738:	3301      	adds	r3, #1
 800273a:	647b      	str	r3, [r7, #68]	; 0x44
 800273c:	4b8b      	ldr	r3, [pc, #556]	; (800296c <plot_power_chart+0x27c>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002744:	4293      	cmp	r3, r2
 8002746:	dde1      	ble.n	800270c <plot_power_chart+0x1c>
    }

    // V grid ngang (OY) theo grid_split
    for (int i = 0; i <= grid_split; i++) {
 8002748:	2300      	movs	r3, #0
 800274a:	643b      	str	r3, [r7, #64]	; 0x40
 800274c:	e018      	b.n	8002780 <plot_power_chart+0x90>
        int y = 210 - (200 * i / grid_split); // Tnh ta  y da trn grid_split
 800274e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002750:	22c8      	movs	r2, #200	; 0xc8
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	4a85      	ldr	r2, [pc, #532]	; (800296c <plot_power_chart+0x27c>)
 8002758:	7812      	ldrb	r2, [r2, #0]
 800275a:	fb93 f3f2 	sdiv	r3, r3, r2
 800275e:	f1c3 03d2 	rsb	r3, r3, #210	; 0xd2
 8002762:	60bb      	str	r3, [r7, #8]
        lcd_DrawLine(10, y, 210, y, LIGHTGRAY);
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	b299      	uxth	r1, r3
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	b29b      	uxth	r3, r3
 800276c:	f64e 725b 	movw	r2, #61275	; 0xef5b
 8002770:	9200      	str	r2, [sp, #0]
 8002772:	22d2      	movs	r2, #210	; 0xd2
 8002774:	200a      	movs	r0, #10
 8002776:	f7ff f86a 	bl	800184e <lcd_DrawLine>
    for (int i = 0; i <= grid_split; i++) {
 800277a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800277c:	3301      	adds	r3, #1
 800277e:	643b      	str	r3, [r7, #64]	; 0x40
 8002780:	4b7a      	ldr	r3, [pc, #488]	; (800296c <plot_power_chart+0x27c>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002788:	4293      	cmp	r3, r2
 800278a:	dde0      	ble.n	800274e <plot_power_chart+0x5e>
    }

    // V cc nhn trc OY
    for (int i = 0; i <= grid_split; i++) {
 800278c:	2300      	movs	r3, #0
 800278e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002790:	e038      	b.n	8002804 <plot_power_chart+0x114>
        int label = (int)(i * max_power / grid_split); // Gi tr nhn trc OY
 8002792:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002794:	ee07 3a90 	vmov	s15, r3
 8002798:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800279c:	4b74      	ldr	r3, [pc, #464]	; (8002970 <plot_power_chart+0x280>)
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027a6:	4b71      	ldr	r3, [pc, #452]	; (800296c <plot_power_chart+0x27c>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	ee07 3a90 	vmov	s15, r3
 80027ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027ba:	ee17 3a90 	vmov	r3, s15
 80027be:	617b      	str	r3, [r7, #20]
        int y = 210 - (200 * i / grid_split);         // Ta  y
 80027c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027c2:	22c8      	movs	r2, #200	; 0xc8
 80027c4:	fb02 f303 	mul.w	r3, r2, r3
 80027c8:	4a68      	ldr	r2, [pc, #416]	; (800296c <plot_power_chart+0x27c>)
 80027ca:	7812      	ldrb	r2, [r2, #0]
 80027cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80027d0:	f1c3 03d2 	rsb	r3, r3, #210	; 0xd2
 80027d4:	613b      	str	r3, [r7, #16]
        int len = get_digit_count(label);             // S ch s ca `label`
 80027d6:	6978      	ldr	r0, [r7, #20]
 80027d8:	f7ff ff68 	bl	80026ac <get_digit_count>
 80027dc:	60f8      	str	r0, [r7, #12]
        lcd_ShowIntNum(0, y, label, len, WHITE, BLACK, 16);
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	b299      	uxth	r1, r3
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2010      	movs	r0, #16
 80027ec:	9002      	str	r0, [sp, #8]
 80027ee:	2000      	movs	r0, #0
 80027f0:	9001      	str	r0, [sp, #4]
 80027f2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80027f6:	9000      	str	r0, [sp, #0]
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff f999 	bl	8001b30 <lcd_ShowIntNum>
    for (int i = 0; i <= grid_split; i++) {
 80027fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002800:	3301      	adds	r3, #1
 8002802:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002804:	4b59      	ldr	r3, [pc, #356]	; (800296c <plot_power_chart+0x27c>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800280c:	4293      	cmp	r3, r2
 800280e:	ddc0      	ble.n	8002792 <plot_power_chart+0xa2>
    }

    // V cc nhn trc OX
    for (int i = 0; i <= grid_split; i++) {
 8002810:	2300      	movs	r3, #0
 8002812:	63bb      	str	r3, [r7, #56]	; 0x38
 8002814:	e02f      	b.n	8002876 <plot_power_chart+0x186>
        int label = (int)(time_range - (i * time_range / grid_split)); // Gi tr nhn trc OX
 8002816:	4b57      	ldr	r3, [pc, #348]	; (8002974 <plot_power_chart+0x284>)
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	4619      	mov	r1, r3
 800281c:	4b55      	ldr	r3, [pc, #340]	; (8002974 <plot_power_chart+0x284>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	461a      	mov	r2, r3
 8002822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002824:	fb03 f302 	mul.w	r3, r3, r2
 8002828:	4a50      	ldr	r2, [pc, #320]	; (800296c <plot_power_chart+0x27c>)
 800282a:	7812      	ldrb	r2, [r2, #0]
 800282c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002830:	1acb      	subs	r3, r1, r3
 8002832:	623b      	str	r3, [r7, #32]
        int x = 10 + (200 * i / grid_split);                          // Tnh ta  x
 8002834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002836:	22c8      	movs	r2, #200	; 0xc8
 8002838:	fb02 f303 	mul.w	r3, r2, r3
 800283c:	4a4b      	ldr	r2, [pc, #300]	; (800296c <plot_power_chart+0x27c>)
 800283e:	7812      	ldrb	r2, [r2, #0]
 8002840:	fb93 f3f2 	sdiv	r3, r3, r2
 8002844:	330a      	adds	r3, #10
 8002846:	61fb      	str	r3, [r7, #28]
        int len = get_digit_count(label);                             // S ch s ca `label`
 8002848:	6a38      	ldr	r0, [r7, #32]
 800284a:	f7ff ff2f 	bl	80026ac <get_digit_count>
 800284e:	61b8      	str	r0, [r7, #24]
        lcd_ShowIntNum(x, 215, label, len, WHITE, BLACK, 16);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	b298      	uxth	r0, r3
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	b29a      	uxth	r2, r3
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2110      	movs	r1, #16
 800285e:	9102      	str	r1, [sp, #8]
 8002860:	2100      	movs	r1, #0
 8002862:	9101      	str	r1, [sp, #4]
 8002864:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002868:	9100      	str	r1, [sp, #0]
 800286a:	21d7      	movs	r1, #215	; 0xd7
 800286c:	f7ff f960 	bl	8001b30 <lcd_ShowIntNum>
    for (int i = 0; i <= grid_split; i++) {
 8002870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002872:	3301      	adds	r3, #1
 8002874:	63bb      	str	r3, [r7, #56]	; 0x38
 8002876:	4b3d      	ldr	r3, [pc, #244]	; (800296c <plot_power_chart+0x27c>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	461a      	mov	r2, r3
 800287c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800287e:	4293      	cmp	r3, r2
 8002880:	ddc9      	ble.n	8002816 <plot_power_chart+0x126>
    }

    // V ng biu din cng sut
    for (int i = 0; i < time_range - 1; i++) {
 8002882:	2300      	movs	r3, #0
 8002884:	637b      	str	r3, [r7, #52]	; 0x34
 8002886:	e065      	b.n	8002954 <plot_power_chart+0x264>
        // Chuyn i gi tr t `power_samples` thnh ta  pixel
        int x1 = 10 + (200 * i / time_range);
 8002888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288a:	22c8      	movs	r2, #200	; 0xc8
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	4a38      	ldr	r2, [pc, #224]	; (8002974 <plot_power_chart+0x284>)
 8002892:	8812      	ldrh	r2, [r2, #0]
 8002894:	fb93 f3f2 	sdiv	r3, r3, r2
 8002898:	330a      	adds	r3, #10
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
        int y1 = 210 - (int)((200 * power_samples[i]) / max_power);
 800289c:	4a36      	ldr	r2, [pc, #216]	; (8002978 <plot_power_chart+0x288>)
 800289e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800297c <plot_power_chart+0x28c>
 80028ac:	ee67 6a87 	vmul.f32	s13, s15, s14
 80028b0:	4b2f      	ldr	r3, [pc, #188]	; (8002970 <plot_power_chart+0x280>)
 80028b2:	ed93 7a00 	vldr	s14, [r3]
 80028b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028be:	ee17 3a90 	vmov	r3, s15
 80028c2:	f1c3 03d2 	rsb	r3, r3, #210	; 0xd2
 80028c6:	633b      	str	r3, [r7, #48]	; 0x30
        int x2 = 10 + (200 * (i + 1) / time_range);
 80028c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ca:	3301      	adds	r3, #1
 80028cc:	22c8      	movs	r2, #200	; 0xc8
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	4a28      	ldr	r2, [pc, #160]	; (8002974 <plot_power_chart+0x284>)
 80028d4:	8812      	ldrh	r2, [r2, #0]
 80028d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80028da:	330a      	adds	r3, #10
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
        int y2 = 210 - (int)((200 * power_samples[i + 1]) / max_power);
 80028de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028e0:	3301      	adds	r3, #1
 80028e2:	4a25      	ldr	r2, [pc, #148]	; (8002978 <plot_power_chart+0x288>)
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	edd3 7a00 	vldr	s15, [r3]
 80028ec:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800297c <plot_power_chart+0x28c>
 80028f0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80028f4:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <plot_power_chart+0x280>)
 80028f6:	ed93 7a00 	vldr	s14, [r3]
 80028fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002902:	ee17 3a90 	vmov	r3, s15
 8002906:	f1c3 03d2 	rsb	r3, r3, #210	; 0xd2
 800290a:	62fb      	str	r3, [r7, #44]	; 0x2c

        // m bo ta  y1 v y2 nm trong phm vi hp l
        if (y1 < 10) y1 = 10;
 800290c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800290e:	2b09      	cmp	r3, #9
 8002910:	dc01      	bgt.n	8002916 <plot_power_chart+0x226>
 8002912:	230a      	movs	r3, #10
 8002914:	633b      	str	r3, [r7, #48]	; 0x30
        if (y1 > 210) y1 = 210;
 8002916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002918:	2bd2      	cmp	r3, #210	; 0xd2
 800291a:	dd01      	ble.n	8002920 <plot_power_chart+0x230>
 800291c:	23d2      	movs	r3, #210	; 0xd2
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
        if (y2 < 10) y2 = 10;
 8002920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002922:	2b09      	cmp	r3, #9
 8002924:	dc01      	bgt.n	800292a <plot_power_chart+0x23a>
 8002926:	230a      	movs	r3, #10
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (y2 > 210) y2 = 210;
 800292a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800292c:	2bd2      	cmp	r3, #210	; 0xd2
 800292e:	dd01      	ble.n	8002934 <plot_power_chart+0x244>
 8002930:	23d2      	movs	r3, #210	; 0xd2
 8002932:	62fb      	str	r3, [r7, #44]	; 0x2c

        // V ng ni gia cc im
        lcd_DrawLine(x1, y1, x2, y2, RED);
 8002934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002936:	b298      	uxth	r0, r3
 8002938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293a:	b299      	uxth	r1, r3
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	b29a      	uxth	r2, r3
 8002940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002942:	b29b      	uxth	r3, r3
 8002944:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 8002948:	9400      	str	r4, [sp, #0]
 800294a:	f7fe ff80 	bl	800184e <lcd_DrawLine>
    for (int i = 0; i < time_range - 1; i++) {
 800294e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002950:	3301      	adds	r3, #1
 8002952:	637b      	str	r3, [r7, #52]	; 0x34
 8002954:	4b07      	ldr	r3, [pc, #28]	; (8002974 <plot_power_chart+0x284>)
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	3b01      	subs	r3, #1
 800295a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800295c:	429a      	cmp	r2, r3
 800295e:	db93      	blt.n	8002888 <plot_power_chart+0x198>
    }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	374c      	adds	r7, #76	; 0x4c
 8002966:	46bd      	mov	sp, r7
 8002968:	bd90      	pop	{r4, r7, pc}
 800296a:	bf00      	nop
 800296c:	20000004 	.word	0x20000004
 8002970:	20000008 	.word	0x20000008
 8002974:	20000006 	.word	0x20000006
 8002978:	200000a8 	.word	0x200000a8
 800297c:	43480000 	.word	0x43480000

08002980 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002984:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <SystemInit+0x20>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	4a05      	ldr	r2, [pc, #20]	; (80029a0 <SystemInit+0x20>)
 800298c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029aa:	f107 0308 	add.w	r3, r7, #8
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	605a      	str	r2, [r3, #4]
 80029b4:	609a      	str	r2, [r3, #8]
 80029b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029b8:	463b      	mov	r3, r7
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029c0:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80029c8:	4b1b      	ldr	r3, [pc, #108]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029ca:	f240 3247 	movw	r2, #839	; 0x347
 80029ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029d0:	4b19      	ldr	r3, [pc, #100]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80029d6:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029d8:	2263      	movs	r2, #99	; 0x63
 80029da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029dc:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029de:	2200      	movs	r2, #0
 80029e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029e2:	4b15      	ldr	r3, [pc, #84]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029e8:	4813      	ldr	r0, [pc, #76]	; (8002a38 <MX_TIM2_Init+0x94>)
 80029ea:	f003 fc73 	bl	80062d4 <HAL_TIM_Base_Init>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80029f4:	f7ff fb56 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029fe:	f107 0308 	add.w	r3, r7, #8
 8002a02:	4619      	mov	r1, r3
 8002a04:	480c      	ldr	r0, [pc, #48]	; (8002a38 <MX_TIM2_Init+0x94>)
 8002a06:	f004 f811 	bl	8006a2c <HAL_TIM_ConfigClockSource>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002a10:	f7ff fb48 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a14:	2300      	movs	r3, #0
 8002a16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a1c:	463b      	mov	r3, r7
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4805      	ldr	r0, [pc, #20]	; (8002a38 <MX_TIM2_Init+0x94>)
 8002a22:	f004 fc03 	bl	800722c <HAL_TIMEx_MasterConfigSynchronization>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002a2c:	f7ff fb3a 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a30:	bf00      	nop
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200004e8 	.word	0x200004e8

08002a3c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a42:	1d3b      	adds	r3, r7, #4
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
 8002a50:	615a      	str	r2, [r3, #20]
 8002a52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002a54:	4b1e      	ldr	r3, [pc, #120]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a56:	4a1f      	ldr	r2, [pc, #124]	; (8002ad4 <MX_TIM13_Init+0x98>)
 8002a58:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a5c:	f240 3247 	movw	r2, #839	; 0x347
 8002a60:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a62:	4b1b      	ldr	r3, [pc, #108]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002a68:	4b19      	ldr	r3, [pc, #100]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a6a:	2263      	movs	r2, #99	; 0x63
 8002a6c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a74:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002a7a:	4815      	ldr	r0, [pc, #84]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a7c:	f003 fc2a 	bl	80062d4 <HAL_TIM_Base_Init>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002a86:	f7ff fb0d 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002a8a:	4811      	ldr	r0, [pc, #68]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002a8c:	f003 fce2 	bl	8006454 <HAL_TIM_PWM_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002a96:	f7ff fb05 	bl	80020a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a9a:	2360      	movs	r3, #96	; 0x60
 8002a9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	2200      	movs	r2, #0
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4807      	ldr	r0, [pc, #28]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002ab2:	f003 fef9 	bl	80068a8 <HAL_TIM_PWM_ConfigChannel>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002abc:	f7ff faf2 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002ac0:	4803      	ldr	r0, [pc, #12]	; (8002ad0 <MX_TIM13_Init+0x94>)
 8002ac2:	f000 f845 	bl	8002b50 <HAL_TIM_MspPostInit>

}
 8002ac6:	bf00      	nop
 8002ac8:	3720      	adds	r7, #32
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	200004a0 	.word	0x200004a0
 8002ad4:	40001c00 	.word	0x40001c00

08002ad8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae8:	d116      	bne.n	8002b18 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a15      	ldr	r2, [pc, #84]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b13      	ldr	r3, [pc, #76]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	201c      	movs	r0, #28
 8002b0c:	f000 fee1 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b10:	201c      	movs	r0, #28
 8002b12:	f000 fefa 	bl	800390a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002b16:	e012      	b.n	8002b3e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0b      	ldr	r2, [pc, #44]	; (8002b4c <HAL_TIM_Base_MspInit+0x74>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d10d      	bne.n	8002b3e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	4b08      	ldr	r3, [pc, #32]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	4a07      	ldr	r2, [pc, #28]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b30:	6413      	str	r3, [r2, #64]	; 0x40
 8002b32:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_TIM_Base_MspInit+0x70>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40001c00 	.word	0x40001c00

08002b50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b58:	f107 030c 	add.w	r3, r7, #12
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	605a      	str	r2, [r3, #4]
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	60da      	str	r2, [r3, #12]
 8002b66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <HAL_TIM_MspPostInit+0x68>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d11e      	bne.n	8002bb0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <HAL_TIM_MspPostInit+0x6c>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	4a10      	ldr	r2, [pc, #64]	; (8002bbc <HAL_TIM_MspPostInit+0x6c>)
 8002b7c:	f043 0320 	orr.w	r3, r3, #32
 8002b80:	6313      	str	r3, [r2, #48]	; 0x30
 8002b82:	4b0e      	ldr	r3, [pc, #56]	; (8002bbc <HAL_TIM_MspPostInit+0x6c>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	f003 0320 	and.w	r3, r3, #32
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002ba0:	2309      	movs	r3, #9
 8002ba2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4805      	ldr	r0, [pc, #20]	; (8002bc0 <HAL_TIM_MspPostInit+0x70>)
 8002bac:	f001 faca 	bl	8004144 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002bb0:	bf00      	nop
 8002bb2:	3720      	adds	r7, #32
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40001c00 	.word	0x40001c00
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40021400 	.word	0x40021400

08002bc4 <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4903      	ldr	r1, [pc, #12]	; (8002bd8 <uart_init_rs232+0x14>)
 8002bcc:	4803      	ldr	r0, [pc, #12]	; (8002bdc <uart_init_rs232+0x18>)
 8002bce:	f004 fc9c 	bl	800750a <HAL_UART_Receive_IT>
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000238 	.word	0x20000238
 8002bdc:	20000594 	.word	0x20000594

08002be0 <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	4907      	ldr	r1, [pc, #28]	; (8002c08 <uart_Rs232SendString+0x28>)
 8002bec:	4807      	ldr	r0, [pc, #28]	; (8002c0c <uart_Rs232SendString+0x2c>)
 8002bee:	f005 fc77 	bl	80084e0 <siprintf>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	230a      	movs	r3, #10
 8002bf8:	4904      	ldr	r1, [pc, #16]	; (8002c0c <uart_Rs232SendString+0x2c>)
 8002bfa:	4805      	ldr	r0, [pc, #20]	; (8002c10 <uart_Rs232SendString+0x30>)
 8002bfc:	f004 fbf3 	bl	80073e6 <HAL_UART_Transmit>
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	08008df0 	.word	0x08008df0
 8002c0c:	20000530 	.word	0x20000530
 8002c10:	20000594 	.word	0x20000594

08002c14 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a08      	ldr	r2, [pc, #32]	; (8002c44 <HAL_UART_RxCpltCallback+0x30>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d10a      	bne.n	8002c3c <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002c26:	230a      	movs	r3, #10
 8002c28:	2201      	movs	r2, #1
 8002c2a:	4907      	ldr	r1, [pc, #28]	; (8002c48 <HAL_UART_RxCpltCallback+0x34>)
 8002c2c:	4807      	ldr	r0, [pc, #28]	; (8002c4c <HAL_UART_RxCpltCallback+0x38>)
 8002c2e:	f004 fbda 	bl	80073e6 <HAL_UART_Transmit>

		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002c32:	2201      	movs	r2, #1
 8002c34:	4904      	ldr	r1, [pc, #16]	; (8002c48 <HAL_UART_RxCpltCallback+0x34>)
 8002c36:	4805      	ldr	r0, [pc, #20]	; (8002c4c <HAL_UART_RxCpltCallback+0x38>)
 8002c38:	f004 fc67 	bl	800750a <HAL_UART_Receive_IT>
	}
}
 8002c3c:	bf00      	nop
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40011000 	.word	0x40011000
 8002c48:	20000238 	.word	0x20000238
 8002c4c:	20000594 	.word	0x20000594

08002c50 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c54:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c56:	4a12      	ldr	r2, [pc, #72]	; (8002ca0 <MX_USART1_UART_Init+0x50>)
 8002c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c5a:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c62:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c68:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c74:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c76:	220c      	movs	r2, #12
 8002c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7a:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c80:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c86:	4805      	ldr	r0, [pc, #20]	; (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c88:	f004 fb60 	bl	800734c <HAL_UART_Init>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c92:	f7ff fa07 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000594 	.word	0x20000594
 8002ca0:	40011000 	.word	0x40011000

08002ca4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	; 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1d      	ldr	r2, [pc, #116]	; (8002d38 <HAL_UART_MspInit+0x94>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d134      	bne.n	8002d30 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	4b1c      	ldr	r3, [pc, #112]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	4a1b      	ldr	r2, [pc, #108]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002cd0:	f043 0310 	orr.w	r3, r3, #16
 8002cd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cd6:	4b19      	ldr	r3, [pc, #100]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	f003 0310 	and.w	r3, r3, #16
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	4b15      	ldr	r3, [pc, #84]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002cec:	f043 0301 	orr.w	r3, r3, #1
 8002cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <HAL_UART_MspInit+0x98>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002cfe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d04:	2302      	movs	r3, #2
 8002d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d10:	2307      	movs	r3, #7
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d14:	f107 0314 	add.w	r3, r7, #20
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4809      	ldr	r0, [pc, #36]	; (8002d40 <HAL_UART_MspInit+0x9c>)
 8002d1c:	f001 fa12 	bl	8004144 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d20:	2200      	movs	r2, #0
 8002d22:	2100      	movs	r1, #0
 8002d24:	2025      	movs	r0, #37	; 0x25
 8002d26:	f000 fdd4 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d2a:	2025      	movs	r0, #37	; 0x25
 8002d2c:	f000 fded 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d30:	bf00      	nop
 8002d32:	3728      	adds	r7, #40	; 0x28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40011000 	.word	0x40011000
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40020000 	.word	0x40020000

08002d44 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	091b      	lsrs	r3, r3, #4
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	461a      	mov	r2, r3
 8002d56:	0092      	lsls	r2, r2, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	f003 030f 	and.w	r3, r3, #15
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	4413      	add	r3, r2
 8002d68:	b2db      	uxtb	r3, r3
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002db0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d7c:	480d      	ldr	r0, [pc, #52]	; (8002db4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d7e:	490e      	ldr	r1, [pc, #56]	; (8002db8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d80:	4a0e      	ldr	r2, [pc, #56]	; (8002dbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d84:	e002      	b.n	8002d8c <LoopCopyDataInit>

08002d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d8a:	3304      	adds	r3, #4

08002d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d90:	d3f9      	bcc.n	8002d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d92:	4a0b      	ldr	r2, [pc, #44]	; (8002dc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d94:	4c0b      	ldr	r4, [pc, #44]	; (8002dc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d98:	e001      	b.n	8002d9e <LoopFillZerobss>

08002d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d9c:	3204      	adds	r2, #4

08002d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002da0:	d3fb      	bcc.n	8002d9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002da2:	f7ff fded 	bl	8002980 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002da6:	f005 fb6f 	bl	8008488 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002daa:	f7ff f8eb 	bl	8001f84 <main>
  bx  lr    
 8002dae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002db0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002db8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002dbc:	0800bde8 	.word	0x0800bde8
  ldr r2, =_sbss
 8002dc0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002dc4:	200005ec 	.word	0x200005ec

08002dc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dc8:	e7fe      	b.n	8002dc8 <ADC_IRQHandler>
	...

08002dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dd0:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <HAL_Init+0x40>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a0d      	ldr	r2, [pc, #52]	; (8002e0c <HAL_Init+0x40>)
 8002dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <HAL_Init+0x40>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a0a      	ldr	r2, [pc, #40]	; (8002e0c <HAL_Init+0x40>)
 8002de2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002de6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de8:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <HAL_Init+0x40>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a07      	ldr	r2, [pc, #28]	; (8002e0c <HAL_Init+0x40>)
 8002dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002df4:	2003      	movs	r0, #3
 8002df6:	f000 fd61 	bl	80038bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dfa:	200f      	movs	r0, #15
 8002dfc:	f000 f808 	bl	8002e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e00:	f7ff fab4 	bl	800236c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40023c00 	.word	0x40023c00

08002e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e18:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <HAL_InitTick+0x54>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	4b12      	ldr	r3, [pc, #72]	; (8002e68 <HAL_InitTick+0x58>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	4619      	mov	r1, r3
 8002e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 fd79 	bl	8003926 <HAL_SYSTICK_Config>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e00e      	b.n	8002e5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b0f      	cmp	r3, #15
 8002e42:	d80a      	bhi.n	8002e5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e44:	2200      	movs	r2, #0
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4c:	f000 fd41 	bl	80038d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e50:	4a06      	ldr	r2, [pc, #24]	; (8002e6c <HAL_InitTick+0x5c>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	e000      	b.n	8002e5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	2000000c 	.word	0x2000000c
 8002e68:	20000014 	.word	0x20000014
 8002e6c:	20000010 	.word	0x20000010

08002e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e74:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_IncTick+0x20>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b06      	ldr	r3, [pc, #24]	; (8002e94 <HAL_IncTick+0x24>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4413      	add	r3, r2
 8002e80:	4a04      	ldr	r2, [pc, #16]	; (8002e94 <HAL_IncTick+0x24>)
 8002e82:	6013      	str	r3, [r2, #0]
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000014 	.word	0x20000014
 8002e94:	200005d8 	.word	0x200005d8

08002e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e9c:	4b03      	ldr	r3, [pc, #12]	; (8002eac <HAL_GetTick+0x14>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	200005d8 	.word	0x200005d8

08002eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002eb8:	f7ff ffee 	bl	8002e98 <HAL_GetTick>
 8002ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec8:	d005      	beq.n	8002ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eca:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <HAL_Delay+0x44>)
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ed6:	bf00      	nop
 8002ed8:	f7ff ffde 	bl	8002e98 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d8f7      	bhi.n	8002ed8 <HAL_Delay+0x28>
  {
  }
}
 8002ee8:	bf00      	nop
 8002eea:	bf00      	nop
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000014 	.word	0x20000014

08002ef8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e033      	b.n	8002f76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d109      	bne.n	8002f2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7fd ff9e 	bl	8000e58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f003 0310 	and.w	r3, r3, #16
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d118      	bne.n	8002f68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f3e:	f023 0302 	bic.w	r3, r3, #2
 8002f42:	f043 0202 	orr.w	r2, r3, #2
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 fa68 	bl	8003420 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f023 0303 	bic.w	r3, r3, #3
 8002f5e:	f043 0201 	orr.w	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	641a      	str	r2, [r3, #64]	; 0x40
 8002f66:	e001      	b.n	8002f6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
	...

08002f80 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_Start_DMA+0x1e>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e0e9      	b.n	8003172 <HAL_ADC_Start_DMA+0x1f2>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d018      	beq.n	8002fe6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fc4:	4b6d      	ldr	r3, [pc, #436]	; (800317c <HAL_ADC_Start_DMA+0x1fc>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a6d      	ldr	r2, [pc, #436]	; (8003180 <HAL_ADC_Start_DMA+0x200>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	0c9a      	lsrs	r2, r3, #18
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	4413      	add	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002fd8:	e002      	b.n	8002fe0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f9      	bne.n	8002fda <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ff4:	d107      	bne.n	8003006 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003004:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b01      	cmp	r3, #1
 8003012:	f040 80a1 	bne.w	8003158 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800301e:	f023 0301 	bic.w	r3, r3, #1
 8003022:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003034:	2b00      	cmp	r3, #0
 8003036:	d007      	beq.n	8003048 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003040:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003054:	d106      	bne.n	8003064 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	f023 0206 	bic.w	r2, r3, #6
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	645a      	str	r2, [r3, #68]	; 0x44
 8003062:	e002      	b.n	800306a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003072:	4b44      	ldr	r3, [pc, #272]	; (8003184 <HAL_ADC_Start_DMA+0x204>)
 8003074:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307a:	4a43      	ldr	r2, [pc, #268]	; (8003188 <HAL_ADC_Start_DMA+0x208>)
 800307c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003082:	4a42      	ldr	r2, [pc, #264]	; (800318c <HAL_ADC_Start_DMA+0x20c>)
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308a:	4a41      	ldr	r2, [pc, #260]	; (8003190 <HAL_ADC_Start_DMA+0x210>)
 800308c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003096:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80030a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	334c      	adds	r3, #76	; 0x4c
 80030c2:	4619      	mov	r1, r3
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f000 fce8 	bl	8003a9c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d12a      	bne.n	800312e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2d      	ldr	r2, [pc, #180]	; (8003194 <HAL_ADC_Start_DMA+0x214>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d015      	beq.n	800310e <HAL_ADC_Start_DMA+0x18e>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a2c      	ldr	r2, [pc, #176]	; (8003198 <HAL_ADC_Start_DMA+0x218>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d105      	bne.n	80030f8 <HAL_ADC_Start_DMA+0x178>
 80030ec:	4b25      	ldr	r3, [pc, #148]	; (8003184 <HAL_ADC_Start_DMA+0x204>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00a      	beq.n	800310e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a27      	ldr	r2, [pc, #156]	; (800319c <HAL_ADC_Start_DMA+0x21c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d136      	bne.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
 8003102:	4b20      	ldr	r3, [pc, #128]	; (8003184 <HAL_ADC_Start_DMA+0x204>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	d130      	bne.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d129      	bne.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	e020      	b.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a18      	ldr	r2, [pc, #96]	; (8003194 <HAL_ADC_Start_DMA+0x214>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d11b      	bne.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d114      	bne.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003154:	609a      	str	r2, [r3, #8]
 8003156:	e00b      	b.n	8003170 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	f043 0210 	orr.w	r2, r3, #16
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003168:	f043 0201 	orr.w	r2, r3, #1
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3718      	adds	r7, #24
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	2000000c 	.word	0x2000000c
 8003180:	431bde83 	.word	0x431bde83
 8003184:	40012300 	.word	0x40012300
 8003188:	08003619 	.word	0x08003619
 800318c:	080036d3 	.word	0x080036d3
 8003190:	080036ef 	.word	0x080036ef
 8003194:	40012000 	.word	0x40012000
 8003198:	40012100 	.word	0x40012100
 800319c:	40012200 	.word	0x40012200

080031a0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x1c>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e105      	b.n	8003404 <HAL_ADC_ConfigChannel+0x228>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b09      	cmp	r3, #9
 8003206:	d925      	bls.n	8003254 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68d9      	ldr	r1, [r3, #12]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	b29b      	uxth	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	3b1e      	subs	r3, #30
 800321e:	2207      	movs	r2, #7
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43da      	mvns	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	400a      	ands	r2, r1
 800322c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68d9      	ldr	r1, [r3, #12]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	b29b      	uxth	r3, r3
 800323e:	4618      	mov	r0, r3
 8003240:	4603      	mov	r3, r0
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4403      	add	r3, r0
 8003246:	3b1e      	subs	r3, #30
 8003248:	409a      	lsls	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	60da      	str	r2, [r3, #12]
 8003252:	e022      	b.n	800329a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6919      	ldr	r1, [r3, #16]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	b29b      	uxth	r3, r3
 8003260:	461a      	mov	r2, r3
 8003262:	4613      	mov	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	4413      	add	r3, r2
 8003268:	2207      	movs	r2, #7
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43da      	mvns	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	400a      	ands	r2, r1
 8003276:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6919      	ldr	r1, [r3, #16]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	b29b      	uxth	r3, r3
 8003288:	4618      	mov	r0, r3
 800328a:	4603      	mov	r3, r0
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4403      	add	r3, r0
 8003290:	409a      	lsls	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b06      	cmp	r3, #6
 80032a0:	d824      	bhi.n	80032ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	3b05      	subs	r3, #5
 80032b4:	221f      	movs	r2, #31
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	400a      	ands	r2, r1
 80032c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	4618      	mov	r0, r3
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	3b05      	subs	r3, #5
 80032de:	fa00 f203 	lsl.w	r2, r0, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	635a      	str	r2, [r3, #52]	; 0x34
 80032ea:	e04c      	b.n	8003386 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b0c      	cmp	r3, #12
 80032f2:	d824      	bhi.n	800333e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	3b23      	subs	r3, #35	; 0x23
 8003306:	221f      	movs	r2, #31
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43da      	mvns	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	400a      	ands	r2, r1
 8003314:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	b29b      	uxth	r3, r3
 8003322:	4618      	mov	r0, r3
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	3b23      	subs	r3, #35	; 0x23
 8003330:	fa00 f203 	lsl.w	r2, r0, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	631a      	str	r2, [r3, #48]	; 0x30
 800333c:	e023      	b.n	8003386 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	3b41      	subs	r3, #65	; 0x41
 8003350:	221f      	movs	r2, #31
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43da      	mvns	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	400a      	ands	r2, r1
 800335e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b29b      	uxth	r3, r3
 800336c:	4618      	mov	r0, r3
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3b41      	subs	r3, #65	; 0x41
 800337a:	fa00 f203 	lsl.w	r2, r0, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003386:	4b22      	ldr	r3, [pc, #136]	; (8003410 <HAL_ADC_ConfigChannel+0x234>)
 8003388:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a21      	ldr	r2, [pc, #132]	; (8003414 <HAL_ADC_ConfigChannel+0x238>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d109      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x1cc>
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b12      	cmp	r3, #18
 800339a:	d105      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a19      	ldr	r2, [pc, #100]	; (8003414 <HAL_ADC_ConfigChannel+0x238>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d123      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x21e>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b10      	cmp	r3, #16
 80033b8:	d003      	beq.n	80033c2 <HAL_ADC_ConfigChannel+0x1e6>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2b11      	cmp	r3, #17
 80033c0:	d11b      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d111      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033d6:	4b10      	ldr	r3, [pc, #64]	; (8003418 <HAL_ADC_ConfigChannel+0x23c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a10      	ldr	r2, [pc, #64]	; (800341c <HAL_ADC_ConfigChannel+0x240>)
 80033dc:	fba2 2303 	umull	r2, r3, r2, r3
 80033e0:	0c9a      	lsrs	r2, r3, #18
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80033ec:	e002      	b.n	80033f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	3b01      	subs	r3, #1
 80033f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f9      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	40012300 	.word	0x40012300
 8003414:	40012000 	.word	0x40012000
 8003418:	2000000c 	.word	0x2000000c
 800341c:	431bde83 	.word	0x431bde83

08003420 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003428:	4b79      	ldr	r3, [pc, #484]	; (8003610 <ADC_Init+0x1f0>)
 800342a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	431a      	orrs	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003454:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	021a      	lsls	r2, r3, #8
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800349a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6899      	ldr	r1, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	4a58      	ldr	r2, [pc, #352]	; (8003614 <ADC_Init+0x1f4>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d022      	beq.n	80034fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6899      	ldr	r1, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6899      	ldr	r1, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	e00f      	b.n	800351e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800350c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800351c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0202 	bic.w	r2, r2, #2
 800352c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6899      	ldr	r1, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	7e1b      	ldrb	r3, [r3, #24]
 8003538:	005a      	lsls	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01b      	beq.n	8003584 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800355a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800356a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	3b01      	subs	r3, #1
 8003578:	035a      	lsls	r2, r3, #13
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	e007      	b.n	8003594 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003592:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	051a      	lsls	r2, r3, #20
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80035c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6899      	ldr	r1, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035d6:	025a      	lsls	r2, r3, #9
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	029a      	lsls	r2, r3, #10
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	609a      	str	r2, [r3, #8]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	40012300 	.word	0x40012300
 8003614:	0f000001 	.word	0x0f000001

08003618 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003624:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800362e:	2b00      	cmp	r3, #0
 8003630:	d13c      	bne.n	80036ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d12b      	bne.n	80036a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003650:	2b00      	cmp	r3, #0
 8003652:	d127      	bne.n	80036a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800365e:	2b00      	cmp	r3, #0
 8003660:	d006      	beq.n	8003670 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800366c:	2b00      	cmp	r3, #0
 800366e:	d119      	bne.n	80036a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0220 	bic.w	r2, r2, #32
 800367e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d105      	bne.n	80036a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f7ff fd7b 	bl	80031a0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80036aa:	e00e      	b.n	80036ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	f003 0310 	and.w	r3, r3, #16
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7ff fd85 	bl	80031c8 <HAL_ADC_ErrorCallback>
}
 80036be:	e004      	b.n	80036ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	4798      	blx	r3
}
 80036ca:	bf00      	nop
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036de:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f7ff fd67 	bl	80031b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2240      	movs	r2, #64	; 0x40
 8003700:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003706:	f043 0204 	orr.w	r2, r3, #4
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f7ff fd5a 	bl	80031c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003738:	4013      	ands	r3, r2
 800373a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800374c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800374e:	4a04      	ldr	r2, [pc, #16]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	60d3      	str	r3, [r2, #12]
}
 8003754:	bf00      	nop
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000ed00 	.word	0xe000ed00

08003764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <__NVIC_GetPriorityGrouping+0x18>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	0a1b      	lsrs	r3, r3, #8
 800376e:	f003 0307 	and.w	r3, r3, #7
}
 8003772:	4618      	mov	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	e000ed00 	.word	0xe000ed00

08003780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	2b00      	cmp	r3, #0
 8003790:	db0b      	blt.n	80037aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	f003 021f 	and.w	r2, r3, #31
 8003798:	4907      	ldr	r1, [pc, #28]	; (80037b8 <__NVIC_EnableIRQ+0x38>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	2001      	movs	r0, #1
 80037a2:	fa00 f202 	lsl.w	r2, r0, r2
 80037a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	e000e100 	.word	0xe000e100

080037bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	6039      	str	r1, [r7, #0]
 80037c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	db0a      	blt.n	80037e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	490c      	ldr	r1, [pc, #48]	; (8003808 <__NVIC_SetPriority+0x4c>)
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	0112      	lsls	r2, r2, #4
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	440b      	add	r3, r1
 80037e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e4:	e00a      	b.n	80037fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	4908      	ldr	r1, [pc, #32]	; (800380c <__NVIC_SetPriority+0x50>)
 80037ec:	79fb      	ldrb	r3, [r7, #7]
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	3b04      	subs	r3, #4
 80037f4:	0112      	lsls	r2, r2, #4
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	440b      	add	r3, r1
 80037fa:	761a      	strb	r2, [r3, #24]
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	e000e100 	.word	0xe000e100
 800380c:	e000ed00 	.word	0xe000ed00

08003810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f1c3 0307 	rsb	r3, r3, #7
 800382a:	2b04      	cmp	r3, #4
 800382c:	bf28      	it	cs
 800382e:	2304      	movcs	r3, #4
 8003830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	3304      	adds	r3, #4
 8003836:	2b06      	cmp	r3, #6
 8003838:	d902      	bls.n	8003840 <NVIC_EncodePriority+0x30>
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3b03      	subs	r3, #3
 800383e:	e000      	b.n	8003842 <NVIC_EncodePriority+0x32>
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003844:	f04f 32ff 	mov.w	r2, #4294967295
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43da      	mvns	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	401a      	ands	r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003858:	f04f 31ff 	mov.w	r1, #4294967295
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	fa01 f303 	lsl.w	r3, r1, r3
 8003862:	43d9      	mvns	r1, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003868:	4313      	orrs	r3, r2
         );
}
 800386a:	4618      	mov	r0, r3
 800386c:	3724      	adds	r7, #36	; 0x24
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003888:	d301      	bcc.n	800388e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800388a:	2301      	movs	r3, #1
 800388c:	e00f      	b.n	80038ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800388e:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <SysTick_Config+0x40>)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003896:	210f      	movs	r1, #15
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f7ff ff8e 	bl	80037bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <SysTick_Config+0x40>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <SysTick_Config+0x40>)
 80038a8:	2207      	movs	r2, #7
 80038aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	e000e010 	.word	0xe000e010

080038bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff ff29 	bl	800371c <__NVIC_SetPriorityGrouping>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038e4:	f7ff ff3e 	bl	8003764 <__NVIC_GetPriorityGrouping>
 80038e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	6978      	ldr	r0, [r7, #20]
 80038f0:	f7ff ff8e 	bl	8003810 <NVIC_EncodePriority>
 80038f4:	4602      	mov	r2, r0
 80038f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff5d 	bl	80037bc <__NVIC_SetPriority>
}
 8003902:	bf00      	nop
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	4603      	mov	r3, r0
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff31 	bl	8003780 <__NVIC_EnableIRQ>
}
 800391e:	bf00      	nop
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ffa2 	bl	8003878 <SysTick_Config>
 8003934:	4603      	mov	r3, r0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
	...

08003940 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800394c:	f7ff faa4 	bl	8002e98 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e099      	b.n	8003a90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0201 	bic.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800397c:	e00f      	b.n	800399e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800397e:	f7ff fa8b 	bl	8002e98 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b05      	cmp	r3, #5
 800398a:	d908      	bls.n	800399e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2203      	movs	r2, #3
 8003996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e078      	b.n	8003a90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1e8      	bne.n	800397e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	4b38      	ldr	r3, [pc, #224]	; (8003a98 <HAL_DMA_Init+0x158>)
 80039b8:	4013      	ands	r3, r2
 80039ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	2b04      	cmp	r3, #4
 80039f6:	d107      	bne.n	8003a08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a00:	4313      	orrs	r3, r2
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f023 0307 	bic.w	r3, r3, #7
 8003a1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d117      	bne.n	8003a62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00e      	beq.n	8003a62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 fb01 	bl	800404c <DMA_CheckFifoParam>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2240      	movs	r2, #64	; 0x40
 8003a54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e016      	b.n	8003a90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fab8 	bl	8003fe0 <DMA_CalcBaseAndBitshift>
 8003a70:	4603      	mov	r3, r0
 8003a72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a78:	223f      	movs	r2, #63	; 0x3f
 8003a7a:	409a      	lsls	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	f010803f 	.word	0xf010803f

08003a9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
 8003aa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_DMA_Start_IT+0x26>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e040      	b.n	8003b44 <HAL_DMA_Start_IT+0xa8>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d12f      	bne.n	8003b36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 fa4a 	bl	8003f84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af4:	223f      	movs	r2, #63	; 0x3f
 8003af6:	409a      	lsls	r2, r3
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0216 	orr.w	r2, r2, #22
 8003b0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d007      	beq.n	8003b24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0208 	orr.w	r2, r2, #8
 8003b22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	e005      	b.n	8003b42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b5a:	f7ff f99d 	bl	8002e98 <HAL_GetTick>
 8003b5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d008      	beq.n	8003b7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2280      	movs	r2, #128	; 0x80
 8003b70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e052      	b.n	8003c24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0216 	bic.w	r2, r2, #22
 8003b8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695a      	ldr	r2, [r3, #20]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <HAL_DMA_Abort+0x62>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d007      	beq.n	8003bbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 0208 	bic.w	r2, r2, #8
 8003bbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bce:	e013      	b.n	8003bf8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bd0:	f7ff f962 	bl	8002e98 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d90c      	bls.n	8003bf8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2203      	movs	r2, #3
 8003be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e015      	b.n	8003c24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1e4      	bne.n	8003bd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0a:	223f      	movs	r2, #63	; 0x3f
 8003c0c:	409a      	lsls	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d004      	beq.n	8003c4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2280      	movs	r2, #128	; 0x80
 8003c44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e00c      	b.n	8003c64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2205      	movs	r2, #5
 8003c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0201 	bic.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c7c:	4b92      	ldr	r3, [pc, #584]	; (8003ec8 <HAL_DMA_IRQHandler+0x258>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a92      	ldr	r2, [pc, #584]	; (8003ecc <HAL_DMA_IRQHandler+0x25c>)
 8003c82:	fba2 2303 	umull	r2, r3, r2, r3
 8003c86:	0a9b      	lsrs	r3, r3, #10
 8003c88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9a:	2208      	movs	r2, #8
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d01a      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d013      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 0204 	bic.w	r2, r2, #4
 8003cc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc8:	2208      	movs	r2, #8
 8003cca:	409a      	lsls	r2, r3
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd4:	f043 0201 	orr.w	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	409a      	lsls	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d012      	beq.n	8003d12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00b      	beq.n	8003d12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfe:	2201      	movs	r2, #1
 8003d00:	409a      	lsls	r2, r3
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0a:	f043 0202 	orr.w	r2, r3, #2
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	2204      	movs	r2, #4
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d012      	beq.n	8003d48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00b      	beq.n	8003d48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d34:	2204      	movs	r2, #4
 8003d36:	409a      	lsls	r2, r3
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d40:	f043 0204 	orr.w	r2, r3, #4
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4c:	2210      	movs	r2, #16
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	4013      	ands	r3, r2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d043      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d03c      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6a:	2210      	movs	r2, #16
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d018      	beq.n	8003db2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d108      	bne.n	8003da0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d024      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	4798      	blx	r3
 8003d9e:	e01f      	b.n	8003de0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d01b      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	4798      	blx	r3
 8003db0:	e016      	b.n	8003de0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d107      	bne.n	8003dd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0208 	bic.w	r2, r2, #8
 8003dce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d003      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de4:	2220      	movs	r2, #32
 8003de6:	409a      	lsls	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 808e 	beq.w	8003f0e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 8086 	beq.w	8003f0e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	2220      	movs	r2, #32
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b05      	cmp	r3, #5
 8003e18:	d136      	bne.n	8003e88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0216 	bic.w	r2, r2, #22
 8003e28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	695a      	ldr	r2, [r3, #20]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d103      	bne.n	8003e4a <HAL_DMA_IRQHandler+0x1da>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d007      	beq.n	8003e5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 0208 	bic.w	r2, r2, #8
 8003e58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e5e:	223f      	movs	r2, #63	; 0x3f
 8003e60:	409a      	lsls	r2, r3
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d07d      	beq.n	8003f7a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	4798      	blx	r3
        }
        return;
 8003e86:	e078      	b.n	8003f7a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01c      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d108      	bne.n	8003eb6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d030      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
 8003eb4:	e02b      	b.n	8003f0e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d027      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	4798      	blx	r3
 8003ec6:	e022      	b.n	8003f0e <HAL_DMA_IRQHandler+0x29e>
 8003ec8:	2000000c 	.word	0x2000000c
 8003ecc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10f      	bne.n	8003efe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0210 	bic.w	r2, r2, #16
 8003eec:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d032      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d022      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2205      	movs	r2, #5
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0201 	bic.w	r2, r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	60bb      	str	r3, [r7, #8]
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d307      	bcc.n	8003f56 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1f2      	bne.n	8003f3a <HAL_DMA_IRQHandler+0x2ca>
 8003f54:	e000      	b.n	8003f58 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003f56:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d005      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	4798      	blx	r3
 8003f78:	e000      	b.n	8003f7c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003f7a:	bf00      	nop
    }
  }
}
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop

08003f84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fa0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2b40      	cmp	r3, #64	; 0x40
 8003fb0:	d108      	bne.n	8003fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003fc2:	e007      	b.n	8003fd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	60da      	str	r2, [r3, #12]
}
 8003fd4:	bf00      	nop
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	3b10      	subs	r3, #16
 8003ff0:	4a14      	ldr	r2, [pc, #80]	; (8004044 <DMA_CalcBaseAndBitshift+0x64>)
 8003ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff6:	091b      	lsrs	r3, r3, #4
 8003ff8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ffa:	4a13      	ldr	r2, [pc, #76]	; (8004048 <DMA_CalcBaseAndBitshift+0x68>)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4413      	add	r3, r2
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	461a      	mov	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b03      	cmp	r3, #3
 800400c:	d909      	bls.n	8004022 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004016:	f023 0303 	bic.w	r3, r3, #3
 800401a:	1d1a      	adds	r2, r3, #4
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	659a      	str	r2, [r3, #88]	; 0x58
 8004020:	e007      	b.n	8004032 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800402a:	f023 0303 	bic.w	r3, r3, #3
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004036:	4618      	mov	r0, r3
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	aaaaaaab 	.word	0xaaaaaaab
 8004048:	0800bd9c 	.word	0x0800bd9c

0800404c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004054:	2300      	movs	r3, #0
 8004056:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d11f      	bne.n	80040a6 <DMA_CheckFifoParam+0x5a>
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2b03      	cmp	r3, #3
 800406a:	d856      	bhi.n	800411a <DMA_CheckFifoParam+0xce>
 800406c:	a201      	add	r2, pc, #4	; (adr r2, 8004074 <DMA_CheckFifoParam+0x28>)
 800406e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004072:	bf00      	nop
 8004074:	08004085 	.word	0x08004085
 8004078:	08004097 	.word	0x08004097
 800407c:	08004085 	.word	0x08004085
 8004080:	0800411b 	.word	0x0800411b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d046      	beq.n	800411e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004094:	e043      	b.n	800411e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800409e:	d140      	bne.n	8004122 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040a4:	e03d      	b.n	8004122 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ae:	d121      	bne.n	80040f4 <DMA_CheckFifoParam+0xa8>
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d837      	bhi.n	8004126 <DMA_CheckFifoParam+0xda>
 80040b6:	a201      	add	r2, pc, #4	; (adr r2, 80040bc <DMA_CheckFifoParam+0x70>)
 80040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040bc:	080040cd 	.word	0x080040cd
 80040c0:	080040d3 	.word	0x080040d3
 80040c4:	080040cd 	.word	0x080040cd
 80040c8:	080040e5 	.word	0x080040e5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	73fb      	strb	r3, [r7, #15]
      break;
 80040d0:	e030      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d025      	beq.n	800412a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e2:	e022      	b.n	800412a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040ec:	d11f      	bne.n	800412e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040f2:	e01c      	b.n	800412e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d903      	bls.n	8004102 <DMA_CheckFifoParam+0xb6>
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b03      	cmp	r3, #3
 80040fe:	d003      	beq.n	8004108 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004100:	e018      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
      break;
 8004106:	e015      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00e      	beq.n	8004132 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
      break;
 8004118:	e00b      	b.n	8004132 <DMA_CheckFifoParam+0xe6>
      break;
 800411a:	bf00      	nop
 800411c:	e00a      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;
 800411e:	bf00      	nop
 8004120:	e008      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;
 8004122:	bf00      	nop
 8004124:	e006      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;
 8004126:	bf00      	nop
 8004128:	e004      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;
 800412a:	bf00      	nop
 800412c:	e002      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;   
 800412e:	bf00      	nop
 8004130:	e000      	b.n	8004134 <DMA_CheckFifoParam+0xe8>
      break;
 8004132:	bf00      	nop
    }
  } 
  
  return status; 
 8004134:	7bfb      	ldrb	r3, [r7, #15]
}
 8004136:	4618      	mov	r0, r3
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop

08004144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004144:	b480      	push	{r7}
 8004146:	b089      	sub	sp, #36	; 0x24
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004152:	2300      	movs	r3, #0
 8004154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004156:	2300      	movs	r3, #0
 8004158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
 800415e:	e16b      	b.n	8004438 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004160:	2201      	movs	r2, #1
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	fa02 f303 	lsl.w	r3, r2, r3
 8004168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4013      	ands	r3, r2
 8004172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	429a      	cmp	r2, r3
 800417a:	f040 815a 	bne.w	8004432 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f003 0303 	and.w	r3, r3, #3
 8004186:	2b01      	cmp	r3, #1
 8004188:	d005      	beq.n	8004196 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004192:	2b02      	cmp	r3, #2
 8004194:	d130      	bne.n	80041f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	2203      	movs	r2, #3
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4013      	ands	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	68da      	ldr	r2, [r3, #12]
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	4313      	orrs	r3, r2
 80041be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041cc:	2201      	movs	r2, #1
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4013      	ands	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 0201 	and.w	r2, r3, #1
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f003 0303 	and.w	r3, r3, #3
 8004200:	2b03      	cmp	r3, #3
 8004202:	d017      	beq.n	8004234 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	2203      	movs	r2, #3
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	4013      	ands	r3, r2
 800421a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4313      	orrs	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 0303 	and.w	r3, r3, #3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d123      	bne.n	8004288 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	08da      	lsrs	r2, r3, #3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3208      	adds	r2, #8
 8004248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800424c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	220f      	movs	r2, #15
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	43db      	mvns	r3, r3
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	4013      	ands	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4313      	orrs	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	08da      	lsrs	r2, r3, #3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	3208      	adds	r2, #8
 8004282:	69b9      	ldr	r1, [r7, #24]
 8004284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	2203      	movs	r2, #3
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 0203 	and.w	r2, r3, #3
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80b4 	beq.w	8004432 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	4b60      	ldr	r3, [pc, #384]	; (8004450 <HAL_GPIO_Init+0x30c>)
 80042d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d2:	4a5f      	ldr	r2, [pc, #380]	; (8004450 <HAL_GPIO_Init+0x30c>)
 80042d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042d8:	6453      	str	r3, [r2, #68]	; 0x44
 80042da:	4b5d      	ldr	r3, [pc, #372]	; (8004450 <HAL_GPIO_Init+0x30c>)
 80042dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042e6:	4a5b      	ldr	r2, [pc, #364]	; (8004454 <HAL_GPIO_Init+0x310>)
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	089b      	lsrs	r3, r3, #2
 80042ec:	3302      	adds	r3, #2
 80042ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f003 0303 	and.w	r3, r3, #3
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	220f      	movs	r2, #15
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	4013      	ands	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a52      	ldr	r2, [pc, #328]	; (8004458 <HAL_GPIO_Init+0x314>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d02b      	beq.n	800436a <HAL_GPIO_Init+0x226>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a51      	ldr	r2, [pc, #324]	; (800445c <HAL_GPIO_Init+0x318>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d025      	beq.n	8004366 <HAL_GPIO_Init+0x222>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a50      	ldr	r2, [pc, #320]	; (8004460 <HAL_GPIO_Init+0x31c>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d01f      	beq.n	8004362 <HAL_GPIO_Init+0x21e>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a4f      	ldr	r2, [pc, #316]	; (8004464 <HAL_GPIO_Init+0x320>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d019      	beq.n	800435e <HAL_GPIO_Init+0x21a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a4e      	ldr	r2, [pc, #312]	; (8004468 <HAL_GPIO_Init+0x324>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <HAL_GPIO_Init+0x216>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a4d      	ldr	r2, [pc, #308]	; (800446c <HAL_GPIO_Init+0x328>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00d      	beq.n	8004356 <HAL_GPIO_Init+0x212>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a4c      	ldr	r2, [pc, #304]	; (8004470 <HAL_GPIO_Init+0x32c>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d007      	beq.n	8004352 <HAL_GPIO_Init+0x20e>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a4b      	ldr	r2, [pc, #300]	; (8004474 <HAL_GPIO_Init+0x330>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d101      	bne.n	800434e <HAL_GPIO_Init+0x20a>
 800434a:	2307      	movs	r3, #7
 800434c:	e00e      	b.n	800436c <HAL_GPIO_Init+0x228>
 800434e:	2308      	movs	r3, #8
 8004350:	e00c      	b.n	800436c <HAL_GPIO_Init+0x228>
 8004352:	2306      	movs	r3, #6
 8004354:	e00a      	b.n	800436c <HAL_GPIO_Init+0x228>
 8004356:	2305      	movs	r3, #5
 8004358:	e008      	b.n	800436c <HAL_GPIO_Init+0x228>
 800435a:	2304      	movs	r3, #4
 800435c:	e006      	b.n	800436c <HAL_GPIO_Init+0x228>
 800435e:	2303      	movs	r3, #3
 8004360:	e004      	b.n	800436c <HAL_GPIO_Init+0x228>
 8004362:	2302      	movs	r3, #2
 8004364:	e002      	b.n	800436c <HAL_GPIO_Init+0x228>
 8004366:	2301      	movs	r3, #1
 8004368:	e000      	b.n	800436c <HAL_GPIO_Init+0x228>
 800436a:	2300      	movs	r3, #0
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	f002 0203 	and.w	r2, r2, #3
 8004372:	0092      	lsls	r2, r2, #2
 8004374:	4093      	lsls	r3, r2
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4313      	orrs	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800437c:	4935      	ldr	r1, [pc, #212]	; (8004454 <HAL_GPIO_Init+0x310>)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	089b      	lsrs	r3, r3, #2
 8004382:	3302      	adds	r3, #2
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800438a:	4b3b      	ldr	r3, [pc, #236]	; (8004478 <HAL_GPIO_Init+0x334>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	43db      	mvns	r3, r3
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4013      	ands	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043ae:	4a32      	ldr	r2, [pc, #200]	; (8004478 <HAL_GPIO_Init+0x334>)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043b4:	4b30      	ldr	r3, [pc, #192]	; (8004478 <HAL_GPIO_Init+0x334>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	43db      	mvns	r3, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4013      	ands	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043d8:	4a27      	ldr	r2, [pc, #156]	; (8004478 <HAL_GPIO_Init+0x334>)
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043de:	4b26      	ldr	r3, [pc, #152]	; (8004478 <HAL_GPIO_Init+0x334>)
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	43db      	mvns	r3, r3
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	4013      	ands	r3, r2
 80043ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	4313      	orrs	r3, r2
 8004400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004402:	4a1d      	ldr	r2, [pc, #116]	; (8004478 <HAL_GPIO_Init+0x334>)
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004408:	4b1b      	ldr	r3, [pc, #108]	; (8004478 <HAL_GPIO_Init+0x334>)
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	43db      	mvns	r3, r3
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	4013      	ands	r3, r2
 8004416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4313      	orrs	r3, r2
 800442a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800442c:	4a12      	ldr	r2, [pc, #72]	; (8004478 <HAL_GPIO_Init+0x334>)
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3301      	adds	r3, #1
 8004436:	61fb      	str	r3, [r7, #28]
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	2b0f      	cmp	r3, #15
 800443c:	f67f ae90 	bls.w	8004160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004440:	bf00      	nop
 8004442:	bf00      	nop
 8004444:	3724      	adds	r7, #36	; 0x24
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40023800 	.word	0x40023800
 8004454:	40013800 	.word	0x40013800
 8004458:	40020000 	.word	0x40020000
 800445c:	40020400 	.word	0x40020400
 8004460:	40020800 	.word	0x40020800
 8004464:	40020c00 	.word	0x40020c00
 8004468:	40021000 	.word	0x40021000
 800446c:	40021400 	.word	0x40021400
 8004470:	40021800 	.word	0x40021800
 8004474:	40021c00 	.word	0x40021c00
 8004478:	40013c00 	.word	0x40013c00

0800447c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	807b      	strh	r3, [r7, #2]
 8004488:	4613      	mov	r3, r2
 800448a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800448c:	787b      	ldrb	r3, [r7, #1]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004492:	887a      	ldrh	r2, [r7, #2]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004498:	e003      	b.n	80044a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800449a:	887b      	ldrh	r3, [r7, #2]
 800449c:	041a      	lsls	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	619a      	str	r2, [r3, #24]
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e12b      	b.n	800471a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd f874 	bl	80015c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2224      	movs	r2, #36	; 0x24
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004502:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004512:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004514:	f001 fa06 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8004518:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	4a81      	ldr	r2, [pc, #516]	; (8004724 <HAL_I2C_Init+0x274>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d807      	bhi.n	8004534 <HAL_I2C_Init+0x84>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a80      	ldr	r2, [pc, #512]	; (8004728 <HAL_I2C_Init+0x278>)
 8004528:	4293      	cmp	r3, r2
 800452a:	bf94      	ite	ls
 800452c:	2301      	movls	r3, #1
 800452e:	2300      	movhi	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	e006      	b.n	8004542 <HAL_I2C_Init+0x92>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4a7d      	ldr	r2, [pc, #500]	; (800472c <HAL_I2C_Init+0x27c>)
 8004538:	4293      	cmp	r3, r2
 800453a:	bf94      	ite	ls
 800453c:	2301      	movls	r3, #1
 800453e:	2300      	movhi	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e0e7      	b.n	800471a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4a78      	ldr	r2, [pc, #480]	; (8004730 <HAL_I2C_Init+0x280>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0c9b      	lsrs	r3, r3, #18
 8004554:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4a6a      	ldr	r2, [pc, #424]	; (8004724 <HAL_I2C_Init+0x274>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d802      	bhi.n	8004584 <HAL_I2C_Init+0xd4>
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	3301      	adds	r3, #1
 8004582:	e009      	b.n	8004598 <HAL_I2C_Init+0xe8>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800458a:	fb02 f303 	mul.w	r3, r2, r3
 800458e:	4a69      	ldr	r2, [pc, #420]	; (8004734 <HAL_I2C_Init+0x284>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	099b      	lsrs	r3, r3, #6
 8004596:	3301      	adds	r3, #1
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	430b      	orrs	r3, r1
 800459e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	495c      	ldr	r1, [pc, #368]	; (8004724 <HAL_I2C_Init+0x274>)
 80045b4:	428b      	cmp	r3, r1
 80045b6:	d819      	bhi.n	80045ec <HAL_I2C_Init+0x13c>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	1e59      	subs	r1, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045cc:	400b      	ands	r3, r1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00a      	beq.n	80045e8 <HAL_I2C_Init+0x138>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1e59      	subs	r1, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80045e0:	3301      	adds	r3, #1
 80045e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e6:	e051      	b.n	800468c <HAL_I2C_Init+0x1dc>
 80045e8:	2304      	movs	r3, #4
 80045ea:	e04f      	b.n	800468c <HAL_I2C_Init+0x1dc>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d111      	bne.n	8004618 <HAL_I2C_Init+0x168>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	1e58      	subs	r0, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6859      	ldr	r1, [r3, #4]
 80045fc:	460b      	mov	r3, r1
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	440b      	add	r3, r1
 8004602:	fbb0 f3f3 	udiv	r3, r0, r3
 8004606:	3301      	adds	r3, #1
 8004608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800460c:	2b00      	cmp	r3, #0
 800460e:	bf0c      	ite	eq
 8004610:	2301      	moveq	r3, #1
 8004612:	2300      	movne	r3, #0
 8004614:	b2db      	uxtb	r3, r3
 8004616:	e012      	b.n	800463e <HAL_I2C_Init+0x18e>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1e58      	subs	r0, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6859      	ldr	r1, [r3, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	0099      	lsls	r1, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	fbb0 f3f3 	udiv	r3, r0, r3
 800462e:	3301      	adds	r3, #1
 8004630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004634:	2b00      	cmp	r3, #0
 8004636:	bf0c      	ite	eq
 8004638:	2301      	moveq	r3, #1
 800463a:	2300      	movne	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_I2C_Init+0x196>
 8004642:	2301      	movs	r3, #1
 8004644:	e022      	b.n	800468c <HAL_I2C_Init+0x1dc>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10e      	bne.n	800466c <HAL_I2C_Init+0x1bc>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1e58      	subs	r0, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6859      	ldr	r1, [r3, #4]
 8004656:	460b      	mov	r3, r1
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	440b      	add	r3, r1
 800465c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004660:	3301      	adds	r3, #1
 8004662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800466a:	e00f      	b.n	800468c <HAL_I2C_Init+0x1dc>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	1e58      	subs	r0, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6859      	ldr	r1, [r3, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	0099      	lsls	r1, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004682:	3301      	adds	r3, #1
 8004684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004688:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	6809      	ldr	r1, [r1, #0]
 8004690:	4313      	orrs	r3, r2
 8004692:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	69da      	ldr	r2, [r3, #28]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6911      	ldr	r1, [r2, #16]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	68d2      	ldr	r2, [r2, #12]
 80046c6:	4311      	orrs	r1, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6812      	ldr	r2, [r2, #0]
 80046cc:	430b      	orrs	r3, r1
 80046ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	000186a0 	.word	0x000186a0
 8004728:	001e847f 	.word	0x001e847f
 800472c:	003d08ff 	.word	0x003d08ff
 8004730:	431bde83 	.word	0x431bde83
 8004734:	10624dd3 	.word	0x10624dd3

08004738 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08c      	sub	sp, #48	; 0x30
 800473c:	af02      	add	r7, sp, #8
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	4608      	mov	r0, r1
 8004742:	4611      	mov	r1, r2
 8004744:	461a      	mov	r2, r3
 8004746:	4603      	mov	r3, r0
 8004748:	817b      	strh	r3, [r7, #10]
 800474a:	460b      	mov	r3, r1
 800474c:	813b      	strh	r3, [r7, #8]
 800474e:	4613      	mov	r3, r2
 8004750:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004752:	f7fe fba1 	bl	8002e98 <HAL_GetTick>
 8004756:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b20      	cmp	r3, #32
 8004762:	f040 8208 	bne.w	8004b76 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	2319      	movs	r3, #25
 800476c:	2201      	movs	r2, #1
 800476e:	497b      	ldr	r1, [pc, #492]	; (800495c <HAL_I2C_Mem_Read+0x224>)
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 faef 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800477c:	2302      	movs	r3, #2
 800477e:	e1fb      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_I2C_Mem_Read+0x56>
 800478a:	2302      	movs	r3, #2
 800478c:	e1f4      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d007      	beq.n	80047b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2222      	movs	r2, #34	; 0x22
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2240      	movs	r2, #64	; 0x40
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80047e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4a5b      	ldr	r2, [pc, #364]	; (8004960 <HAL_I2C_Mem_Read+0x228>)
 80047f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047f6:	88f8      	ldrh	r0, [r7, #6]
 80047f8:	893a      	ldrh	r2, [r7, #8]
 80047fa:	8979      	ldrh	r1, [r7, #10]
 80047fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fe:	9301      	str	r3, [sp, #4]
 8004800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	4603      	mov	r3, r0
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 f9bc 	bl	8004b84 <I2C_RequestMemoryRead>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e1b0      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800481a:	2b00      	cmp	r3, #0
 800481c:	d113      	bne.n	8004846 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481e:	2300      	movs	r3, #0
 8004820:	623b      	str	r3, [r7, #32]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	623b      	str	r3, [r7, #32]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	623b      	str	r3, [r7, #32]
 8004832:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	e184      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800484a:	2b01      	cmp	r3, #1
 800484c:	d11b      	bne.n	8004886 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800485e:	2300      	movs	r3, #0
 8004860:	61fb      	str	r3, [r7, #28]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	61fb      	str	r3, [r7, #28]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	61fb      	str	r3, [r7, #28]
 8004872:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	e164      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488a:	2b02      	cmp	r3, #2
 800488c:	d11b      	bne.n	80048c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ae:	2300      	movs	r3, #0
 80048b0:	61bb      	str	r3, [r7, #24]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	61bb      	str	r3, [r7, #24]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	61bb      	str	r3, [r7, #24]
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	e144      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c6:	2300      	movs	r3, #0
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	617b      	str	r3, [r7, #20]
 80048da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80048dc:	e138      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	f200 80f1 	bhi.w	8004aca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d123      	bne.n	8004938 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fb44 	bl	8004f82 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e139      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004936:	e10b      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493c:	2b02      	cmp	r3, #2
 800493e:	d14e      	bne.n	80049de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004946:	2200      	movs	r2, #0
 8004948:	4906      	ldr	r1, [pc, #24]	; (8004964 <HAL_I2C_Mem_Read+0x22c>)
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 fa02 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d008      	beq.n	8004968 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e10e      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
 800495a:	bf00      	nop
 800495c:	00100002 	.word	0x00100002
 8004960:	ffff0000 	.word	0xffff0000
 8004964:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004976:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004994:	3b01      	subs	r3, #1
 8004996:	b29a      	uxth	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	3b01      	subs	r3, #1
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049dc:	e0b8      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e4:	2200      	movs	r2, #0
 80049e6:	4966      	ldr	r1, [pc, #408]	; (8004b80 <HAL_I2C_Mem_Read+0x448>)
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f9b3 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e0bf      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691a      	ldr	r2, [r3, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a40:	2200      	movs	r2, #0
 8004a42:	494f      	ldr	r1, [pc, #316]	; (8004b80 <HAL_I2C_Mem_Read+0x448>)
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f000 f985 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e091      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ac8:	e042      	b.n	8004b50 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004acc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fa57 	bl	8004f82 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e04c      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	b2d2      	uxtb	r2, r2
 8004aea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	f003 0304 	and.w	r3, r3, #4
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d118      	bne.n	8004b50 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f47f aec2 	bne.w	80048de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	e000      	b.n	8004b78 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004b76:	2302      	movs	r3, #2
  }
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3728      	adds	r7, #40	; 0x28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	00010004 	.word	0x00010004

08004b84 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af02      	add	r7, sp, #8
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	4608      	mov	r0, r1
 8004b8e:	4611      	mov	r1, r2
 8004b90:	461a      	mov	r2, r3
 8004b92:	4603      	mov	r3, r0
 8004b94:	817b      	strh	r3, [r7, #10]
 8004b96:	460b      	mov	r3, r1
 8004b98:	813b      	strh	r3, [r7, #8]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 f8c2 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004be4:	d103      	bne.n	8004bee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e0aa      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bf2:	897b      	ldrh	r3, [r7, #10]
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	6a3a      	ldr	r2, [r7, #32]
 8004c06:	4952      	ldr	r1, [pc, #328]	; (8004d50 <I2C_RequestMemoryRead+0x1cc>)
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f8fa 	bl	8004e02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e097      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	617b      	str	r3, [r7, #20]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c30:	6a39      	ldr	r1, [r7, #32]
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 f964 	bl	8004f00 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00d      	beq.n	8004c5a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d107      	bne.n	8004c56 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e076      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c5a:	88fb      	ldrh	r3, [r7, #6]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d105      	bne.n	8004c6c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c60:	893b      	ldrh	r3, [r7, #8]
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	611a      	str	r2, [r3, #16]
 8004c6a:	e021      	b.n	8004cb0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c6c:	893b      	ldrh	r3, [r7, #8]
 8004c6e:	0a1b      	lsrs	r3, r3, #8
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c7c:	6a39      	ldr	r1, [r7, #32]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f93e 	bl	8004f00 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00d      	beq.n	8004ca6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d107      	bne.n	8004ca2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ca0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e050      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ca6:	893b      	ldrh	r3, [r7, #8]
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb2:	6a39      	ldr	r1, [r7, #32]
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 f923 	bl	8004f00 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00d      	beq.n	8004cdc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d107      	bne.n	8004cd8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cd6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e035      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	6a3b      	ldr	r3, [r7, #32]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 f82b 	bl	8004d54 <I2C_WaitOnFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00d      	beq.n	8004d20 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d12:	d103      	bne.n	8004d1c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e013      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d20:	897b      	ldrh	r3, [r7, #10]
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	6a3a      	ldr	r2, [r7, #32]
 8004d34:	4906      	ldr	r1, [pc, #24]	; (8004d50 <I2C_RequestMemoryRead+0x1cc>)
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 f863 	bl	8004e02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3718      	adds	r7, #24
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	00010002 	.word	0x00010002

08004d54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	4613      	mov	r3, r2
 8004d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d64:	e025      	b.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d021      	beq.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6e:	f7fe f893 	bl	8002e98 <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d302      	bcc.n	8004d84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d116      	bne.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	f043 0220 	orr.w	r2, r3, #32
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e023      	b.n	8004dfa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	0c1b      	lsrs	r3, r3, #16
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d10d      	bne.n	8004dd8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	43da      	mvns	r2, r3
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	bf0c      	ite	eq
 8004dce:	2301      	moveq	r3, #1
 8004dd0:	2300      	movne	r3, #0
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	e00c      	b.n	8004df2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	43da      	mvns	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	4013      	ands	r3, r2
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	bf0c      	ite	eq
 8004dea:	2301      	moveq	r3, #1
 8004dec:	2300      	movne	r3, #0
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	461a      	mov	r2, r3
 8004df2:	79fb      	ldrb	r3, [r7, #7]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d0b6      	beq.n	8004d66 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	607a      	str	r2, [r7, #4]
 8004e0e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e10:	e051      	b.n	8004eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e20:	d123      	bne.n	8004e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e30:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e3a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2220      	movs	r2, #32
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	f043 0204 	orr.w	r2, r3, #4
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e046      	b.n	8004ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e70:	d021      	beq.n	8004eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e72:	f7fe f811 	bl	8002e98 <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d302      	bcc.n	8004e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d116      	bne.n	8004eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2220      	movs	r2, #32
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f043 0220 	orr.w	r2, r3, #32
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e020      	b.n	8004ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	0c1b      	lsrs	r3, r3, #16
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d10c      	bne.n	8004eda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	43da      	mvns	r2, r3
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	bf14      	ite	ne
 8004ed2:	2301      	movne	r3, #1
 8004ed4:	2300      	moveq	r3, #0
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	e00b      	b.n	8004ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	43da      	mvns	r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	bf14      	ite	ne
 8004eec:	2301      	movne	r3, #1
 8004eee:	2300      	moveq	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d18d      	bne.n	8004e12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f0c:	e02d      	b.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f88d 	bl	800502e <I2C_IsAcknowledgeFailed>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e02d      	b.n	8004f7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d021      	beq.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f26:	f7fd ffb7 	bl	8002e98 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d302      	bcc.n	8004f3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d116      	bne.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	f043 0220 	orr.w	r2, r3, #32
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e007      	b.n	8004f7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f74:	2b80      	cmp	r3, #128	; 0x80
 8004f76:	d1ca      	bne.n	8004f0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b084      	sub	sp, #16
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	60f8      	str	r0, [r7, #12]
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f8e:	e042      	b.n	8005016 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	f003 0310 	and.w	r3, r3, #16
 8004f9a:	2b10      	cmp	r3, #16
 8004f9c:	d119      	bne.n	8004fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f06f 0210 	mvn.w	r2, #16
 8004fa6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e029      	b.n	8005026 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd2:	f7fd ff61 	bl	8002e98 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d302      	bcc.n	8004fe8 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d116      	bne.n	8005016 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	f043 0220 	orr.w	r2, r3, #32
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e007      	b.n	8005026 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005020:	2b40      	cmp	r3, #64	; 0x40
 8005022:	d1b5      	bne.n	8004f90 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005044:	d11b      	bne.n	800507e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800504e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	f043 0204 	orr.w	r2, r3, #4
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e264      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d075      	beq.n	8005196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050aa:	4ba3      	ldr	r3, [pc, #652]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f003 030c 	and.w	r3, r3, #12
 80050b2:	2b04      	cmp	r3, #4
 80050b4:	d00c      	beq.n	80050d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050b6:	4ba0      	ldr	r3, [pc, #640]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d112      	bne.n	80050e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050c2:	4b9d      	ldr	r3, [pc, #628]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050ce:	d10b      	bne.n	80050e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d0:	4b99      	ldr	r3, [pc, #612]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d05b      	beq.n	8005194 <HAL_RCC_OscConfig+0x108>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d157      	bne.n	8005194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e23f      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f0:	d106      	bne.n	8005100 <HAL_RCC_OscConfig+0x74>
 80050f2:	4b91      	ldr	r3, [pc, #580]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a90      	ldr	r2, [pc, #576]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80050f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050fc:	6013      	str	r3, [r2, #0]
 80050fe:	e01d      	b.n	800513c <HAL_RCC_OscConfig+0xb0>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005108:	d10c      	bne.n	8005124 <HAL_RCC_OscConfig+0x98>
 800510a:	4b8b      	ldr	r3, [pc, #556]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a8a      	ldr	r2, [pc, #552]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	4b88      	ldr	r3, [pc, #544]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a87      	ldr	r2, [pc, #540]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 800511c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	e00b      	b.n	800513c <HAL_RCC_OscConfig+0xb0>
 8005124:	4b84      	ldr	r3, [pc, #528]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a83      	ldr	r2, [pc, #524]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 800512a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	4b81      	ldr	r3, [pc, #516]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a80      	ldr	r2, [pc, #512]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800513a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d013      	beq.n	800516c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005144:	f7fd fea8 	bl	8002e98 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800514c:	f7fd fea4 	bl	8002e98 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b64      	cmp	r3, #100	; 0x64
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e204      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515e:	4b76      	ldr	r3, [pc, #472]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0xc0>
 800516a:	e014      	b.n	8005196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800516c:	f7fd fe94 	bl	8002e98 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005174:	f7fd fe90 	bl	8002e98 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b64      	cmp	r3, #100	; 0x64
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e1f0      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005186:	4b6c      	ldr	r3, [pc, #432]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f0      	bne.n	8005174 <HAL_RCC_OscConfig+0xe8>
 8005192:	e000      	b.n	8005196 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d063      	beq.n	800526a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051a2:	4b65      	ldr	r3, [pc, #404]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f003 030c 	and.w	r3, r3, #12
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00b      	beq.n	80051c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ae:	4b62      	ldr	r3, [pc, #392]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d11c      	bne.n	80051f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ba:	4b5f      	ldr	r3, [pc, #380]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d116      	bne.n	80051f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c6:	4b5c      	ldr	r3, [pc, #368]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d005      	beq.n	80051de <HAL_RCC_OscConfig+0x152>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d001      	beq.n	80051de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e1c4      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051de:	4b56      	ldr	r3, [pc, #344]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	4952      	ldr	r1, [pc, #328]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f2:	e03a      	b.n	800526a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d020      	beq.n	800523e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051fc:	4b4f      	ldr	r3, [pc, #316]	; (800533c <HAL_RCC_OscConfig+0x2b0>)
 80051fe:	2201      	movs	r2, #1
 8005200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005202:	f7fd fe49 	bl	8002e98 <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005208:	e008      	b.n	800521c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800520a:	f7fd fe45 	bl	8002e98 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e1a5      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800521c:	4b46      	ldr	r3, [pc, #280]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005228:	4b43      	ldr	r3, [pc, #268]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	4940      	ldr	r1, [pc, #256]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005238:	4313      	orrs	r3, r2
 800523a:	600b      	str	r3, [r1, #0]
 800523c:	e015      	b.n	800526a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800523e:	4b3f      	ldr	r3, [pc, #252]	; (800533c <HAL_RCC_OscConfig+0x2b0>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005244:	f7fd fe28 	bl	8002e98 <HAL_GetTick>
 8005248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800524a:	e008      	b.n	800525e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800524c:	f7fd fe24 	bl	8002e98 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e184      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800525e:	4b36      	ldr	r3, [pc, #216]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1f0      	bne.n	800524c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0308 	and.w	r3, r3, #8
 8005272:	2b00      	cmp	r3, #0
 8005274:	d030      	beq.n	80052d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800527e:	4b30      	ldr	r3, [pc, #192]	; (8005340 <HAL_RCC_OscConfig+0x2b4>)
 8005280:	2201      	movs	r2, #1
 8005282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005284:	f7fd fe08 	bl	8002e98 <HAL_GetTick>
 8005288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528a:	e008      	b.n	800529e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800528c:	f7fd fe04 	bl	8002e98 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	2b02      	cmp	r3, #2
 8005298:	d901      	bls.n	800529e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e164      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529e:	4b26      	ldr	r3, [pc, #152]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80052a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d0f0      	beq.n	800528c <HAL_RCC_OscConfig+0x200>
 80052aa:	e015      	b.n	80052d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052ac:	4b24      	ldr	r3, [pc, #144]	; (8005340 <HAL_RCC_OscConfig+0x2b4>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b2:	f7fd fdf1 	bl	8002e98 <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b8:	e008      	b.n	80052cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052ba:	f7fd fded 	bl	8002e98 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e14d      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052cc:	4b1a      	ldr	r3, [pc, #104]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80052ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1f0      	bne.n	80052ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 80a0 	beq.w	8005426 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052e6:	2300      	movs	r3, #0
 80052e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ea:	4b13      	ldr	r3, [pc, #76]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10f      	bne.n	8005316 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052f6:	2300      	movs	r3, #0
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	4b0f      	ldr	r3, [pc, #60]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	4a0e      	ldr	r2, [pc, #56]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005304:	6413      	str	r3, [r2, #64]	; 0x40
 8005306:	4b0c      	ldr	r3, [pc, #48]	; (8005338 <HAL_RCC_OscConfig+0x2ac>)
 8005308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530e:	60bb      	str	r3, [r7, #8]
 8005310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005312:	2301      	movs	r3, #1
 8005314:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005316:	4b0b      	ldr	r3, [pc, #44]	; (8005344 <HAL_RCC_OscConfig+0x2b8>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531e:	2b00      	cmp	r3, #0
 8005320:	d121      	bne.n	8005366 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005322:	4b08      	ldr	r3, [pc, #32]	; (8005344 <HAL_RCC_OscConfig+0x2b8>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a07      	ldr	r2, [pc, #28]	; (8005344 <HAL_RCC_OscConfig+0x2b8>)
 8005328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800532c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800532e:	f7fd fdb3 	bl	8002e98 <HAL_GetTick>
 8005332:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005334:	e011      	b.n	800535a <HAL_RCC_OscConfig+0x2ce>
 8005336:	bf00      	nop
 8005338:	40023800 	.word	0x40023800
 800533c:	42470000 	.word	0x42470000
 8005340:	42470e80 	.word	0x42470e80
 8005344:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005348:	f7fd fda6 	bl	8002e98 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e106      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800535a:	4b85      	ldr	r3, [pc, #532]	; (8005570 <HAL_RCC_OscConfig+0x4e4>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005362:	2b00      	cmp	r3, #0
 8005364:	d0f0      	beq.n	8005348 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d106      	bne.n	800537c <HAL_RCC_OscConfig+0x2f0>
 800536e:	4b81      	ldr	r3, [pc, #516]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005372:	4a80      	ldr	r2, [pc, #512]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005374:	f043 0301 	orr.w	r3, r3, #1
 8005378:	6713      	str	r3, [r2, #112]	; 0x70
 800537a:	e01c      	b.n	80053b6 <HAL_RCC_OscConfig+0x32a>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2b05      	cmp	r3, #5
 8005382:	d10c      	bne.n	800539e <HAL_RCC_OscConfig+0x312>
 8005384:	4b7b      	ldr	r3, [pc, #492]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005388:	4a7a      	ldr	r2, [pc, #488]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 800538a:	f043 0304 	orr.w	r3, r3, #4
 800538e:	6713      	str	r3, [r2, #112]	; 0x70
 8005390:	4b78      	ldr	r3, [pc, #480]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005394:	4a77      	ldr	r2, [pc, #476]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005396:	f043 0301 	orr.w	r3, r3, #1
 800539a:	6713      	str	r3, [r2, #112]	; 0x70
 800539c:	e00b      	b.n	80053b6 <HAL_RCC_OscConfig+0x32a>
 800539e:	4b75      	ldr	r3, [pc, #468]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80053a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a2:	4a74      	ldr	r2, [pc, #464]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80053a4:	f023 0301 	bic.w	r3, r3, #1
 80053a8:	6713      	str	r3, [r2, #112]	; 0x70
 80053aa:	4b72      	ldr	r3, [pc, #456]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80053ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ae:	4a71      	ldr	r2, [pc, #452]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80053b0:	f023 0304 	bic.w	r3, r3, #4
 80053b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d015      	beq.n	80053ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053be:	f7fd fd6b 	bl	8002e98 <HAL_GetTick>
 80053c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c4:	e00a      	b.n	80053dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053c6:	f7fd fd67 	bl	8002e98 <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d901      	bls.n	80053dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e0c5      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053dc:	4b65      	ldr	r3, [pc, #404]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80053de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0ee      	beq.n	80053c6 <HAL_RCC_OscConfig+0x33a>
 80053e8:	e014      	b.n	8005414 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ea:	f7fd fd55 	bl	8002e98 <HAL_GetTick>
 80053ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f0:	e00a      	b.n	8005408 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053f2:	f7fd fd51 	bl	8002e98 <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005400:	4293      	cmp	r3, r2
 8005402:	d901      	bls.n	8005408 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e0af      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005408:	4b5a      	ldr	r3, [pc, #360]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 800540a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1ee      	bne.n	80053f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005414:	7dfb      	ldrb	r3, [r7, #23]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d105      	bne.n	8005426 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800541a:	4b56      	ldr	r3, [pc, #344]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	4a55      	ldr	r2, [pc, #340]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005424:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 809b 	beq.w	8005566 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005430:	4b50      	ldr	r3, [pc, #320]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f003 030c 	and.w	r3, r3, #12
 8005438:	2b08      	cmp	r3, #8
 800543a:	d05c      	beq.n	80054f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	2b02      	cmp	r3, #2
 8005442:	d141      	bne.n	80054c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005444:	4b4c      	ldr	r3, [pc, #304]	; (8005578 <HAL_RCC_OscConfig+0x4ec>)
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fd fd25 	bl	8002e98 <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005452:	f7fd fd21 	bl	8002e98 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e081      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005464:	4b43      	ldr	r3, [pc, #268]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1f0      	bne.n	8005452 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69da      	ldr	r2, [r3, #28]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	019b      	lsls	r3, r3, #6
 8005480:	431a      	orrs	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	085b      	lsrs	r3, r3, #1
 8005488:	3b01      	subs	r3, #1
 800548a:	041b      	lsls	r3, r3, #16
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005492:	061b      	lsls	r3, r3, #24
 8005494:	4937      	ldr	r1, [pc, #220]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005496:	4313      	orrs	r3, r2
 8005498:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800549a:	4b37      	ldr	r3, [pc, #220]	; (8005578 <HAL_RCC_OscConfig+0x4ec>)
 800549c:	2201      	movs	r2, #1
 800549e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a0:	f7fd fcfa 	bl	8002e98 <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a8:	f7fd fcf6 	bl	8002e98 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e056      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ba:	4b2e      	ldr	r3, [pc, #184]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f0      	beq.n	80054a8 <HAL_RCC_OscConfig+0x41c>
 80054c6:	e04e      	b.n	8005566 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c8:	4b2b      	ldr	r3, [pc, #172]	; (8005578 <HAL_RCC_OscConfig+0x4ec>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ce:	f7fd fce3 	bl	8002e98 <HAL_GetTick>
 80054d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d4:	e008      	b.n	80054e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d6:	f7fd fcdf 	bl	8002e98 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d901      	bls.n	80054e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e03f      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e8:	4b22      	ldr	r3, [pc, #136]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1f0      	bne.n	80054d6 <HAL_RCC_OscConfig+0x44a>
 80054f4:	e037      	b.n	8005566 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e032      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005502:	4b1c      	ldr	r3, [pc, #112]	; (8005574 <HAL_RCC_OscConfig+0x4e8>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d028      	beq.n	8005562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800551a:	429a      	cmp	r2, r3
 800551c:	d121      	bne.n	8005562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005528:	429a      	cmp	r2, r3
 800552a:	d11a      	bne.n	8005562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005532:	4013      	ands	r3, r2
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005538:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800553a:	4293      	cmp	r3, r2
 800553c:	d111      	bne.n	8005562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005548:	085b      	lsrs	r3, r3, #1
 800554a:	3b01      	subs	r3, #1
 800554c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800554e:	429a      	cmp	r2, r3
 8005550:	d107      	bne.n	8005562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800555e:	429a      	cmp	r2, r3
 8005560:	d001      	beq.n	8005566 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3718      	adds	r7, #24
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40007000 	.word	0x40007000
 8005574:	40023800 	.word	0x40023800
 8005578:	42470060 	.word	0x42470060

0800557c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d101      	bne.n	8005590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e0cc      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005590:	4b68      	ldr	r3, [pc, #416]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0307 	and.w	r3, r3, #7
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d90c      	bls.n	80055b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559e:	4b65      	ldr	r3, [pc, #404]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	b2d2      	uxtb	r2, r2
 80055a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055a6:	4b63      	ldr	r3, [pc, #396]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0307 	and.w	r3, r3, #7
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d001      	beq.n	80055b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e0b8      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d020      	beq.n	8005606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0304 	and.w	r3, r3, #4
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d005      	beq.n	80055dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055d0:	4b59      	ldr	r3, [pc, #356]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	4a58      	ldr	r2, [pc, #352]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d005      	beq.n	80055f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055e8:	4b53      	ldr	r3, [pc, #332]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	4a52      	ldr	r2, [pc, #328]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80055ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f4:	4b50      	ldr	r3, [pc, #320]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	494d      	ldr	r1, [pc, #308]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 8005602:	4313      	orrs	r3, r2
 8005604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b00      	cmp	r3, #0
 8005610:	d044      	beq.n	800569c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d107      	bne.n	800562a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561a:	4b47      	ldr	r3, [pc, #284]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d119      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e07f      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d003      	beq.n	800563a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005636:	2b03      	cmp	r3, #3
 8005638:	d107      	bne.n	800564a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800563a:	4b3f      	ldr	r3, [pc, #252]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d109      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e06f      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564a:	4b3b      	ldr	r3, [pc, #236]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e067      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800565a:	4b37      	ldr	r3, [pc, #220]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f023 0203 	bic.w	r2, r3, #3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	4934      	ldr	r1, [pc, #208]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 8005668:	4313      	orrs	r3, r2
 800566a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800566c:	f7fd fc14 	bl	8002e98 <HAL_GetTick>
 8005670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005672:	e00a      	b.n	800568a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005674:	f7fd fc10 	bl	8002e98 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005682:	4293      	cmp	r3, r2
 8005684:	d901      	bls.n	800568a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e04f      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800568a:	4b2b      	ldr	r3, [pc, #172]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 020c 	and.w	r2, r3, #12
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	429a      	cmp	r2, r3
 800569a:	d1eb      	bne.n	8005674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800569c:	4b25      	ldr	r3, [pc, #148]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0307 	and.w	r3, r3, #7
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d20c      	bcs.n	80056c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056aa:	4b22      	ldr	r3, [pc, #136]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056b2:	4b20      	ldr	r3, [pc, #128]	; (8005734 <HAL_RCC_ClockConfig+0x1b8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0307 	and.w	r3, r3, #7
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d001      	beq.n	80056c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e032      	b.n	800572a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0304 	and.w	r3, r3, #4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d008      	beq.n	80056e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056d0:	4b19      	ldr	r3, [pc, #100]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	4916      	ldr	r1, [pc, #88]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d009      	beq.n	8005702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056ee:	4b12      	ldr	r3, [pc, #72]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	00db      	lsls	r3, r3, #3
 80056fc:	490e      	ldr	r1, [pc, #56]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005702:	f000 f821 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 8005706:	4602      	mov	r2, r0
 8005708:	4b0b      	ldr	r3, [pc, #44]	; (8005738 <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	091b      	lsrs	r3, r3, #4
 800570e:	f003 030f 	and.w	r3, r3, #15
 8005712:	490a      	ldr	r1, [pc, #40]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 8005714:	5ccb      	ldrb	r3, [r1, r3]
 8005716:	fa22 f303 	lsr.w	r3, r2, r3
 800571a:	4a09      	ldr	r2, [pc, #36]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800571c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800571e:	4b09      	ldr	r3, [pc, #36]	; (8005744 <HAL_RCC_ClockConfig+0x1c8>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f7fd fb74 	bl	8002e10 <HAL_InitTick>

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	40023c00 	.word	0x40023c00
 8005738:	40023800 	.word	0x40023800
 800573c:	0800bd84 	.word	0x0800bd84
 8005740:	2000000c 	.word	0x2000000c
 8005744:	20000010 	.word	0x20000010

08005748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005748:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	607b      	str	r3, [r7, #4]
 8005754:	2300      	movs	r3, #0
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	2300      	movs	r3, #0
 800575a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005760:	4b67      	ldr	r3, [pc, #412]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 030c 	and.w	r3, r3, #12
 8005768:	2b08      	cmp	r3, #8
 800576a:	d00d      	beq.n	8005788 <HAL_RCC_GetSysClockFreq+0x40>
 800576c:	2b08      	cmp	r3, #8
 800576e:	f200 80bd 	bhi.w	80058ec <HAL_RCC_GetSysClockFreq+0x1a4>
 8005772:	2b00      	cmp	r3, #0
 8005774:	d002      	beq.n	800577c <HAL_RCC_GetSysClockFreq+0x34>
 8005776:	2b04      	cmp	r3, #4
 8005778:	d003      	beq.n	8005782 <HAL_RCC_GetSysClockFreq+0x3a>
 800577a:	e0b7      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800577c:	4b61      	ldr	r3, [pc, #388]	; (8005904 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800577e:	60bb      	str	r3, [r7, #8]
       break;
 8005780:	e0b7      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005782:	4b61      	ldr	r3, [pc, #388]	; (8005908 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005784:	60bb      	str	r3, [r7, #8]
      break;
 8005786:	e0b4      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005788:	4b5d      	ldr	r3, [pc, #372]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005790:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005792:	4b5b      	ldr	r3, [pc, #364]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d04d      	beq.n	800583a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800579e:	4b58      	ldr	r3, [pc, #352]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	099b      	lsrs	r3, r3, #6
 80057a4:	461a      	mov	r2, r3
 80057a6:	f04f 0300 	mov.w	r3, #0
 80057aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80057ae:	f04f 0100 	mov.w	r1, #0
 80057b2:	ea02 0800 	and.w	r8, r2, r0
 80057b6:	ea03 0901 	and.w	r9, r3, r1
 80057ba:	4640      	mov	r0, r8
 80057bc:	4649      	mov	r1, r9
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	f04f 0300 	mov.w	r3, #0
 80057c6:	014b      	lsls	r3, r1, #5
 80057c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80057cc:	0142      	lsls	r2, r0, #5
 80057ce:	4610      	mov	r0, r2
 80057d0:	4619      	mov	r1, r3
 80057d2:	ebb0 0008 	subs.w	r0, r0, r8
 80057d6:	eb61 0109 	sbc.w	r1, r1, r9
 80057da:	f04f 0200 	mov.w	r2, #0
 80057de:	f04f 0300 	mov.w	r3, #0
 80057e2:	018b      	lsls	r3, r1, #6
 80057e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80057e8:	0182      	lsls	r2, r0, #6
 80057ea:	1a12      	subs	r2, r2, r0
 80057ec:	eb63 0301 	sbc.w	r3, r3, r1
 80057f0:	f04f 0000 	mov.w	r0, #0
 80057f4:	f04f 0100 	mov.w	r1, #0
 80057f8:	00d9      	lsls	r1, r3, #3
 80057fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057fe:	00d0      	lsls	r0, r2, #3
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	eb12 0208 	adds.w	r2, r2, r8
 8005808:	eb43 0309 	adc.w	r3, r3, r9
 800580c:	f04f 0000 	mov.w	r0, #0
 8005810:	f04f 0100 	mov.w	r1, #0
 8005814:	0259      	lsls	r1, r3, #9
 8005816:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800581a:	0250      	lsls	r0, r2, #9
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	4610      	mov	r0, r2
 8005822:	4619      	mov	r1, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	461a      	mov	r2, r3
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	f7fb f90e 	bl	8000a4c <__aeabi_uldivmod>
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	4613      	mov	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	e04a      	b.n	80058d0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800583a:	4b31      	ldr	r3, [pc, #196]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	099b      	lsrs	r3, r3, #6
 8005840:	461a      	mov	r2, r3
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	f240 10ff 	movw	r0, #511	; 0x1ff
 800584a:	f04f 0100 	mov.w	r1, #0
 800584e:	ea02 0400 	and.w	r4, r2, r0
 8005852:	ea03 0501 	and.w	r5, r3, r1
 8005856:	4620      	mov	r0, r4
 8005858:	4629      	mov	r1, r5
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	014b      	lsls	r3, r1, #5
 8005864:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005868:	0142      	lsls	r2, r0, #5
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	1b00      	subs	r0, r0, r4
 8005870:	eb61 0105 	sbc.w	r1, r1, r5
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	018b      	lsls	r3, r1, #6
 800587e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005882:	0182      	lsls	r2, r0, #6
 8005884:	1a12      	subs	r2, r2, r0
 8005886:	eb63 0301 	sbc.w	r3, r3, r1
 800588a:	f04f 0000 	mov.w	r0, #0
 800588e:	f04f 0100 	mov.w	r1, #0
 8005892:	00d9      	lsls	r1, r3, #3
 8005894:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005898:	00d0      	lsls	r0, r2, #3
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	1912      	adds	r2, r2, r4
 80058a0:	eb45 0303 	adc.w	r3, r5, r3
 80058a4:	f04f 0000 	mov.w	r0, #0
 80058a8:	f04f 0100 	mov.w	r1, #0
 80058ac:	0299      	lsls	r1, r3, #10
 80058ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80058b2:	0290      	lsls	r0, r2, #10
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4610      	mov	r0, r2
 80058ba:	4619      	mov	r1, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	461a      	mov	r2, r3
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	f7fb f8c2 	bl	8000a4c <__aeabi_uldivmod>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4613      	mov	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058d0:	4b0b      	ldr	r3, [pc, #44]	; (8005900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	0c1b      	lsrs	r3, r3, #16
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	3301      	adds	r3, #1
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e8:	60bb      	str	r3, [r7, #8]
      break;
 80058ea:	e002      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058ec:	4b05      	ldr	r3, [pc, #20]	; (8005904 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80058ee:	60bb      	str	r3, [r7, #8]
      break;
 80058f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058f2:	68bb      	ldr	r3, [r7, #8]
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80058fe:	bf00      	nop
 8005900:	40023800 	.word	0x40023800
 8005904:	00f42400 	.word	0x00f42400
 8005908:	007a1200 	.word	0x007a1200

0800590c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005910:	4b03      	ldr	r3, [pc, #12]	; (8005920 <HAL_RCC_GetHCLKFreq+0x14>)
 8005912:	681b      	ldr	r3, [r3, #0]
}
 8005914:	4618      	mov	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	2000000c 	.word	0x2000000c

08005924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005928:	f7ff fff0 	bl	800590c <HAL_RCC_GetHCLKFreq>
 800592c:	4602      	mov	r2, r0
 800592e:	4b05      	ldr	r3, [pc, #20]	; (8005944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	0a9b      	lsrs	r3, r3, #10
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	4903      	ldr	r1, [pc, #12]	; (8005948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800593a:	5ccb      	ldrb	r3, [r1, r3]
 800593c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005940:	4618      	mov	r0, r3
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40023800 	.word	0x40023800
 8005948:	0800bd94 	.word	0x0800bd94

0800594c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005950:	f7ff ffdc 	bl	800590c <HAL_RCC_GetHCLKFreq>
 8005954:	4602      	mov	r2, r0
 8005956:	4b05      	ldr	r3, [pc, #20]	; (800596c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	0b5b      	lsrs	r3, r3, #13
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	4903      	ldr	r1, [pc, #12]	; (8005970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005962:	5ccb      	ldrb	r3, [r1, r3]
 8005964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005968:	4618      	mov	r0, r3
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40023800 	.word	0x40023800
 8005970:	0800bd94 	.word	0x0800bd94

08005974 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e07b      	b.n	8005a7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598a:	2b00      	cmp	r3, #0
 800598c:	d108      	bne.n	80059a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005996:	d009      	beq.n	80059ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	61da      	str	r2, [r3, #28]
 800599e:	e005      	b.n	80059ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fc fc88 	bl	80022dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059f4:	431a      	orrs	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a30:	ea42 0103 	orr.w	r1, r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	0c1b      	lsrs	r3, r3, #16
 8005a4a:	f003 0104 	and.w	r1, r3, #4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	f003 0210 	and.w	r2, r3, #16
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	69da      	ldr	r2, [r3, #28]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b088      	sub	sp, #32
 8005a8a:	af02      	add	r7, sp, #8
 8005a8c:	60f8      	str	r0, [r7, #12]
 8005a8e:	60b9      	str	r1, [r7, #8]
 8005a90:	603b      	str	r3, [r7, #0]
 8005a92:	4613      	mov	r3, r2
 8005a94:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aa2:	d112      	bne.n	8005aca <HAL_SPI_Receive+0x44>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10e      	bne.n	8005aca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2204      	movs	r2, #4
 8005ab0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ab4:	88fa      	ldrh	r2, [r7, #6]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	4613      	mov	r3, r2
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	68b9      	ldr	r1, [r7, #8]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 f8f1 	bl	8005ca8 <HAL_SPI_TransmitReceive>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	e0ea      	b.n	8005ca0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d101      	bne.n	8005ad8 <HAL_SPI_Receive+0x52>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e0e3      	b.n	8005ca0 <HAL_SPI_Receive+0x21a>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ae0:	f7fd f9da 	bl	8002e98 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d002      	beq.n	8005af8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005af2:	2302      	movs	r3, #2
 8005af4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005af6:	e0ca      	b.n	8005c8e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d002      	beq.n	8005b04 <HAL_SPI_Receive+0x7e>
 8005afe:	88fb      	ldrh	r3, [r7, #6]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d102      	bne.n	8005b0a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b08:	e0c1      	b.n	8005c8e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	68ba      	ldr	r2, [r7, #8]
 8005b1c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	88fa      	ldrh	r2, [r7, #6]
 8005b22:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	88fa      	ldrh	r2, [r7, #6]
 8005b28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b50:	d10f      	bne.n	8005b72 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b70:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7c:	2b40      	cmp	r3, #64	; 0x40
 8005b7e:	d007      	beq.n	8005b90 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b8e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d162      	bne.n	8005c5e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005b98:	e02e      	b.n	8005bf8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d115      	bne.n	8005bd4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f103 020c 	add.w	r2, r3, #12
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb4:	7812      	ldrb	r2, [r2, #0]
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bd2:	e011      	b.n	8005bf8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bd4:	f7fd f960 	bl	8002e98 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d803      	bhi.n	8005bec <HAL_SPI_Receive+0x166>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bea:	d102      	bne.n	8005bf2 <HAL_SPI_Receive+0x16c>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d102      	bne.n	8005bf8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005bf6:	e04a      	b.n	8005c8e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1cb      	bne.n	8005b9a <HAL_SPI_Receive+0x114>
 8005c02:	e031      	b.n	8005c68 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d113      	bne.n	8005c3a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68da      	ldr	r2, [r3, #12]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1c:	b292      	uxth	r2, r2
 8005c1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c24:	1c9a      	adds	r2, r3, #2
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c38:	e011      	b.n	8005c5e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c3a:	f7fd f92d 	bl	8002e98 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	683a      	ldr	r2, [r7, #0]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d803      	bhi.n	8005c52 <HAL_SPI_Receive+0x1cc>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c50:	d102      	bne.n	8005c58 <HAL_SPI_Receive+0x1d2>
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d102      	bne.n	8005c5e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005c5c:	e017      	b.n	8005c8e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1cd      	bne.n	8005c04 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	6839      	ldr	r1, [r7, #0]
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f000 fa45 	bl	80060fc <SPI_EndRxTransaction>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d002      	beq.n	8005c8c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	75fb      	strb	r3, [r7, #23]
 8005c8a:	e000      	b.n	8005c8e <HAL_SPI_Receive+0x208>
  }

error :
 8005c8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3718      	adds	r7, #24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08c      	sub	sp, #48	; 0x30
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d101      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x26>
 8005cca:	2302      	movs	r3, #2
 8005ccc:	e18a      	b.n	8005fe4 <HAL_SPI_TransmitReceive+0x33c>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cd6:	f7fd f8df 	bl	8002e98 <HAL_GetTick>
 8005cda:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005cec:	887b      	ldrh	r3, [r7, #2]
 8005cee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d00f      	beq.n	8005d18 <HAL_SPI_TransmitReceive+0x70>
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cfe:	d107      	bne.n	8005d10 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d103      	bne.n	8005d10 <HAL_SPI_TransmitReceive+0x68>
 8005d08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d003      	beq.n	8005d18 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005d10:	2302      	movs	r3, #2
 8005d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d16:	e15b      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d005      	beq.n	8005d2a <HAL_SPI_TransmitReceive+0x82>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_SPI_TransmitReceive+0x82>
 8005d24:	887b      	ldrh	r3, [r7, #2]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d103      	bne.n	8005d32 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d30:	e14e      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b04      	cmp	r3, #4
 8005d3c:	d003      	beq.n	8005d46 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2205      	movs	r2, #5
 8005d42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	887a      	ldrh	r2, [r7, #2]
 8005d56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	887a      	ldrh	r2, [r7, #2]
 8005d5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	887a      	ldrh	r2, [r7, #2]
 8005d68:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	887a      	ldrh	r2, [r7, #2]
 8005d6e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d86:	2b40      	cmp	r3, #64	; 0x40
 8005d88:	d007      	beq.n	8005d9a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005da2:	d178      	bne.n	8005e96 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <HAL_SPI_TransmitReceive+0x10a>
 8005dac:	8b7b      	ldrh	r3, [r7, #26]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d166      	bne.n	8005e80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	881a      	ldrh	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	1c9a      	adds	r2, r3, #2
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd6:	e053      	b.n	8005e80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d11b      	bne.n	8005e1e <HAL_SPI_TransmitReceive+0x176>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d016      	beq.n	8005e1e <HAL_SPI_TransmitReceive+0x176>
 8005df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d113      	bne.n	8005e1e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfa:	881a      	ldrh	r2, [r3, #0]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e06:	1c9a      	adds	r2, r3, #2
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	3b01      	subs	r3, #1
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d119      	bne.n	8005e60 <HAL_SPI_TransmitReceive+0x1b8>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d014      	beq.n	8005e60 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68da      	ldr	r2, [r3, #12]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	b292      	uxth	r2, r2
 8005e42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e48:	1c9a      	adds	r2, r3, #2
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e60:	f7fd f81a 	bl	8002e98 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d807      	bhi.n	8005e80 <HAL_SPI_TransmitReceive+0x1d8>
 8005e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e76:	d003      	beq.n	8005e80 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005e7e:	e0a7      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1a6      	bne.n	8005dd8 <HAL_SPI_TransmitReceive+0x130>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1a1      	bne.n	8005dd8 <HAL_SPI_TransmitReceive+0x130>
 8005e94:	e07c      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d002      	beq.n	8005ea4 <HAL_SPI_TransmitReceive+0x1fc>
 8005e9e:	8b7b      	ldrh	r3, [r7, #26]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d16b      	bne.n	8005f7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	330c      	adds	r3, #12
 8005eae:	7812      	ldrb	r2, [r2, #0]
 8005eb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb6:	1c5a      	adds	r2, r3, #1
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eca:	e057      	b.n	8005f7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d11c      	bne.n	8005f14 <HAL_SPI_TransmitReceive+0x26c>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d017      	beq.n	8005f14 <HAL_SPI_TransmitReceive+0x26c>
 8005ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d114      	bne.n	8005f14 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	330c      	adds	r3, #12
 8005ef4:	7812      	ldrb	r2, [r2, #0]
 8005ef6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efc:	1c5a      	adds	r2, r3, #1
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d119      	bne.n	8005f56 <HAL_SPI_TransmitReceive+0x2ae>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d014      	beq.n	8005f56 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f52:	2301      	movs	r3, #1
 8005f54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f56:	f7fc ff9f 	bl	8002e98 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d803      	bhi.n	8005f6e <HAL_SPI_TransmitReceive+0x2c6>
 8005f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6c:	d102      	bne.n	8005f74 <HAL_SPI_TransmitReceive+0x2cc>
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d103      	bne.n	8005f7c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f7a:	e029      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1a2      	bne.n	8005ecc <HAL_SPI_TransmitReceive+0x224>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d19d      	bne.n	8005ecc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 f917 	bl	80061c8 <SPI_EndRxTxTransaction>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d006      	beq.n	8005fae <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005fac:	e010      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10b      	bne.n	8005fce <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	617b      	str	r3, [r7, #20]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	617b      	str	r3, [r7, #20]
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	e000      	b.n	8005fd0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005fce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005fe0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3730      	adds	r7, #48	; 0x30
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b088      	sub	sp, #32
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	603b      	str	r3, [r7, #0]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ffc:	f7fc ff4c 	bl	8002e98 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006004:	1a9b      	subs	r3, r3, r2
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	4413      	add	r3, r2
 800600a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800600c:	f7fc ff44 	bl	8002e98 <HAL_GetTick>
 8006010:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006012:	4b39      	ldr	r3, [pc, #228]	; (80060f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	015b      	lsls	r3, r3, #5
 8006018:	0d1b      	lsrs	r3, r3, #20
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	fb02 f303 	mul.w	r3, r2, r3
 8006020:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006022:	e054      	b.n	80060ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602a:	d050      	beq.n	80060ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800602c:	f7fc ff34 	bl	8002e98 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	429a      	cmp	r2, r3
 800603a:	d902      	bls.n	8006042 <SPI_WaitFlagStateUntilTimeout+0x56>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d13d      	bne.n	80060be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006050:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800605a:	d111      	bne.n	8006080 <SPI_WaitFlagStateUntilTimeout+0x94>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006064:	d004      	beq.n	8006070 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606e:	d107      	bne.n	8006080 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800607e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006088:	d10f      	bne.n	80060aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e017      	b.n	80060ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	3b01      	subs	r3, #1
 80060cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4013      	ands	r3, r2
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	429a      	cmp	r2, r3
 80060dc:	bf0c      	ite	eq
 80060de:	2301      	moveq	r3, #1
 80060e0:	2300      	movne	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	461a      	mov	r2, r3
 80060e6:	79fb      	ldrb	r3, [r7, #7]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d19b      	bne.n	8006024 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3720      	adds	r7, #32
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	2000000c 	.word	0x2000000c

080060fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af02      	add	r7, sp, #8
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006110:	d111      	bne.n	8006136 <SPI_EndRxTransaction+0x3a>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800611a:	d004      	beq.n	8006126 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006124:	d107      	bne.n	8006136 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006134:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800613e:	d12a      	bne.n	8006196 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006148:	d012      	beq.n	8006170 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2200      	movs	r2, #0
 8006152:	2180      	movs	r1, #128	; 0x80
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f7ff ff49 	bl	8005fec <SPI_WaitFlagStateUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d02d      	beq.n	80061bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e026      	b.n	80061be <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	9300      	str	r3, [sp, #0]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	2200      	movs	r2, #0
 8006178:	2101      	movs	r1, #1
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f7ff ff36 	bl	8005fec <SPI_WaitFlagStateUntilTimeout>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d01a      	beq.n	80061bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618a:	f043 0220 	orr.w	r2, r3, #32
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e013      	b.n	80061be <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2200      	movs	r2, #0
 800619e:	2101      	movs	r1, #1
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7ff ff23 	bl	8005fec <SPI_WaitFlagStateUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d007      	beq.n	80061bc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b0:	f043 0220 	orr.w	r2, r3, #32
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e000      	b.n	80061be <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b088      	sub	sp, #32
 80061cc:	af02      	add	r7, sp, #8
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061d4:	4b1b      	ldr	r3, [pc, #108]	; (8006244 <SPI_EndRxTxTransaction+0x7c>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1b      	ldr	r2, [pc, #108]	; (8006248 <SPI_EndRxTxTransaction+0x80>)
 80061da:	fba2 2303 	umull	r2, r3, r2, r3
 80061de:	0d5b      	lsrs	r3, r3, #21
 80061e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80061e4:	fb02 f303 	mul.w	r3, r2, r3
 80061e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061f2:	d112      	bne.n	800621a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	2200      	movs	r2, #0
 80061fc:	2180      	movs	r1, #128	; 0x80
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f7ff fef4 	bl	8005fec <SPI_WaitFlagStateUntilTimeout>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800620e:	f043 0220 	orr.w	r2, r3, #32
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e00f      	b.n	800623a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00a      	beq.n	8006236 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	3b01      	subs	r3, #1
 8006224:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006230:	2b80      	cmp	r3, #128	; 0x80
 8006232:	d0f2      	beq.n	800621a <SPI_EndRxTxTransaction+0x52>
 8006234:	e000      	b.n	8006238 <SPI_EndRxTxTransaction+0x70>
        break;
 8006236:	bf00      	nop
  }

  return HAL_OK;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	3718      	adds	r7, #24
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	2000000c 	.word	0x2000000c
 8006248:	165e9f81 	.word	0x165e9f81

0800624c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e034      	b.n	80062cc <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d106      	bne.n	800627c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f7fb f866 	bl	8001348 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	3308      	adds	r3, #8
 8006284:	4619      	mov	r1, r3
 8006286:	4610      	mov	r0, r2
 8006288:	f002 f828 	bl	80082dc <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6818      	ldr	r0, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	461a      	mov	r2, r3
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	f002 f872 	bl	8008380 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6858      	ldr	r0, [r3, #4]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689a      	ldr	r2, [r3, #8]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	f002 f8a7 	bl	80083fc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	6892      	ldr	r2, [r2, #8]
 80062b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	6892      	ldr	r2, [r2, #8]
 80062c2:	f041 0101 	orr.w	r1, r1, #1
 80062c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e041      	b.n	800636a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d106      	bne.n	8006300 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7fc fbec 	bl	8002ad8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	4619      	mov	r1, r3
 8006312:	4610      	mov	r0, r2
 8006314:	f000 fc7a 	bl	8006c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3708      	adds	r7, #8
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b01      	cmp	r3, #1
 8006386:	d001      	beq.n	800638c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e04e      	b.n	800642a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2202      	movs	r2, #2
 8006390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a23      	ldr	r2, [pc, #140]	; (8006438 <HAL_TIM_Base_Start_IT+0xc4>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d022      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b6:	d01d      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a1f      	ldr	r2, [pc, #124]	; (800643c <HAL_TIM_Base_Start_IT+0xc8>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d018      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a1e      	ldr	r2, [pc, #120]	; (8006440 <HAL_TIM_Base_Start_IT+0xcc>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d013      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a1c      	ldr	r2, [pc, #112]	; (8006444 <HAL_TIM_Base_Start_IT+0xd0>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d00e      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a1b      	ldr	r2, [pc, #108]	; (8006448 <HAL_TIM_Base_Start_IT+0xd4>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d009      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a19      	ldr	r2, [pc, #100]	; (800644c <HAL_TIM_Base_Start_IT+0xd8>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d004      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x80>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a18      	ldr	r2, [pc, #96]	; (8006450 <HAL_TIM_Base_Start_IT+0xdc>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d111      	bne.n	8006418 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2b06      	cmp	r3, #6
 8006404:	d010      	beq.n	8006428 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f042 0201 	orr.w	r2, r2, #1
 8006414:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006416:	e007      	b.n	8006428 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	40010000 	.word	0x40010000
 800643c:	40000400 	.word	0x40000400
 8006440:	40000800 	.word	0x40000800
 8006444:	40000c00 	.word	0x40000c00
 8006448:	40010400 	.word	0x40010400
 800644c:	40014000 	.word	0x40014000
 8006450:	40001800 	.word	0x40001800

08006454 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e041      	b.n	80064ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d106      	bne.n	8006480 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f839 	bl	80064f2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	3304      	adds	r3, #4
 8006490:	4619      	mov	r1, r3
 8006492:	4610      	mov	r0, r2
 8006494:	f000 fbba 	bl	8006c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80064f2:	b480      	push	{r7}
 80064f4:	b083      	sub	sp, #12
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80064fa:	bf00      	nop
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
	...

08006508 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d109      	bne.n	800652c <HAL_TIM_PWM_Start+0x24>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b01      	cmp	r3, #1
 8006522:	bf14      	ite	ne
 8006524:	2301      	movne	r3, #1
 8006526:	2300      	moveq	r3, #0
 8006528:	b2db      	uxtb	r3, r3
 800652a:	e022      	b.n	8006572 <HAL_TIM_PWM_Start+0x6a>
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b04      	cmp	r3, #4
 8006530:	d109      	bne.n	8006546 <HAL_TIM_PWM_Start+0x3e>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b01      	cmp	r3, #1
 800653c:	bf14      	ite	ne
 800653e:	2301      	movne	r3, #1
 8006540:	2300      	moveq	r3, #0
 8006542:	b2db      	uxtb	r3, r3
 8006544:	e015      	b.n	8006572 <HAL_TIM_PWM_Start+0x6a>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b08      	cmp	r3, #8
 800654a:	d109      	bne.n	8006560 <HAL_TIM_PWM_Start+0x58>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b01      	cmp	r3, #1
 8006556:	bf14      	ite	ne
 8006558:	2301      	movne	r3, #1
 800655a:	2300      	moveq	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	e008      	b.n	8006572 <HAL_TIM_PWM_Start+0x6a>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b01      	cmp	r3, #1
 800656a:	bf14      	ite	ne
 800656c:	2301      	movne	r3, #1
 800656e:	2300      	moveq	r3, #0
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e07c      	b.n	8006674 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d104      	bne.n	800658a <HAL_TIM_PWM_Start+0x82>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2202      	movs	r2, #2
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006588:	e013      	b.n	80065b2 <HAL_TIM_PWM_Start+0xaa>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b04      	cmp	r3, #4
 800658e:	d104      	bne.n	800659a <HAL_TIM_PWM_Start+0x92>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006598:	e00b      	b.n	80065b2 <HAL_TIM_PWM_Start+0xaa>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b08      	cmp	r3, #8
 800659e:	d104      	bne.n	80065aa <HAL_TIM_PWM_Start+0xa2>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2202      	movs	r2, #2
 80065a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065a8:	e003      	b.n	80065b2 <HAL_TIM_PWM_Start+0xaa>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2202      	movs	r2, #2
 80065ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2201      	movs	r2, #1
 80065b8:	6839      	ldr	r1, [r7, #0]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 fe10 	bl	80071e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a2d      	ldr	r2, [pc, #180]	; (800667c <HAL_TIM_PWM_Start+0x174>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d004      	beq.n	80065d4 <HAL_TIM_PWM_Start+0xcc>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a2c      	ldr	r2, [pc, #176]	; (8006680 <HAL_TIM_PWM_Start+0x178>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d101      	bne.n	80065d8 <HAL_TIM_PWM_Start+0xd0>
 80065d4:	2301      	movs	r3, #1
 80065d6:	e000      	b.n	80065da <HAL_TIM_PWM_Start+0xd2>
 80065d8:	2300      	movs	r3, #0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d007      	beq.n	80065ee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a22      	ldr	r2, [pc, #136]	; (800667c <HAL_TIM_PWM_Start+0x174>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d022      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006600:	d01d      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a1f      	ldr	r2, [pc, #124]	; (8006684 <HAL_TIM_PWM_Start+0x17c>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d018      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a1d      	ldr	r2, [pc, #116]	; (8006688 <HAL_TIM_PWM_Start+0x180>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d013      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a1c      	ldr	r2, [pc, #112]	; (800668c <HAL_TIM_PWM_Start+0x184>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d00e      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a16      	ldr	r2, [pc, #88]	; (8006680 <HAL_TIM_PWM_Start+0x178>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d009      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a18      	ldr	r2, [pc, #96]	; (8006690 <HAL_TIM_PWM_Start+0x188>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d004      	beq.n	800663e <HAL_TIM_PWM_Start+0x136>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a16      	ldr	r2, [pc, #88]	; (8006694 <HAL_TIM_PWM_Start+0x18c>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d111      	bne.n	8006662 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2b06      	cmp	r3, #6
 800664e:	d010      	beq.n	8006672 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f042 0201 	orr.w	r2, r2, #1
 800665e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006660:	e007      	b.n	8006672 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f042 0201 	orr.w	r2, r2, #1
 8006670:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	40010000 	.word	0x40010000
 8006680:	40010400 	.word	0x40010400
 8006684:	40000400 	.word	0x40000400
 8006688:	40000800 	.word	0x40000800
 800668c:	40000c00 	.word	0x40000c00
 8006690:	40014000 	.word	0x40014000
 8006694:	40001800 	.word	0x40001800

08006698 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f003 0302 	and.w	r3, r3, #2
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d122      	bne.n	80066f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d11b      	bne.n	80066f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0202 	mvn.w	r2, #2
 80066c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f003 0303 	and.w	r3, r3, #3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fa77 	bl	8006bce <HAL_TIM_IC_CaptureCallback>
 80066e0:	e005      	b.n	80066ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fa69 	bl	8006bba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fa7a 	bl	8006be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0304 	and.w	r3, r3, #4
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d122      	bne.n	8006748 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0304 	and.w	r3, r3, #4
 800670c:	2b04      	cmp	r3, #4
 800670e:	d11b      	bne.n	8006748 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f06f 0204 	mvn.w	r2, #4
 8006718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fa4d 	bl	8006bce <HAL_TIM_IC_CaptureCallback>
 8006734:	e005      	b.n	8006742 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fa3f 	bl	8006bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fa50 	bl	8006be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0308 	and.w	r3, r3, #8
 8006752:	2b08      	cmp	r3, #8
 8006754:	d122      	bne.n	800679c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f003 0308 	and.w	r3, r3, #8
 8006760:	2b08      	cmp	r3, #8
 8006762:	d11b      	bne.n	800679c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0208 	mvn.w	r2, #8
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2204      	movs	r2, #4
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f003 0303 	and.w	r3, r3, #3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fa23 	bl	8006bce <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fa15 	bl	8006bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fa26 	bl	8006be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	2b10      	cmp	r3, #16
 80067a8:	d122      	bne.n	80067f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b10      	cmp	r3, #16
 80067b6:	d11b      	bne.n	80067f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0210 	mvn.w	r2, #16
 80067c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2208      	movs	r2, #8
 80067c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d003      	beq.n	80067de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f9f9 	bl	8006bce <HAL_TIM_IC_CaptureCallback>
 80067dc:	e005      	b.n	80067ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f9eb 	bl	8006bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f9fc 	bl	8006be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d10e      	bne.n	800681c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b01      	cmp	r3, #1
 800680a:	d107      	bne.n	800681c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f06f 0201 	mvn.w	r2, #1
 8006814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f7fb fcac 	bl	8002174 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006826:	2b80      	cmp	r3, #128	; 0x80
 8006828:	d10e      	bne.n	8006848 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006834:	2b80      	cmp	r3, #128	; 0x80
 8006836:	d107      	bne.n	8006848 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 fd78 	bl	8007338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006852:	2b40      	cmp	r3, #64	; 0x40
 8006854:	d10e      	bne.n	8006874 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006860:	2b40      	cmp	r3, #64	; 0x40
 8006862:	d107      	bne.n	8006874 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800686c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f9c1 	bl	8006bf6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	f003 0320 	and.w	r3, r3, #32
 800687e:	2b20      	cmp	r3, #32
 8006880:	d10e      	bne.n	80068a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	f003 0320 	and.w	r3, r3, #32
 800688c:	2b20      	cmp	r3, #32
 800688e:	d107      	bne.n	80068a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f06f 0220 	mvn.w	r2, #32
 8006898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fd42 	bl	8007324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b086      	sub	sp, #24
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d101      	bne.n	80068c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80068c2:	2302      	movs	r3, #2
 80068c4:	e0ae      	b.n	8006a24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b0c      	cmp	r3, #12
 80068d2:	f200 809f 	bhi.w	8006a14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80068d6:	a201      	add	r2, pc, #4	; (adr r2, 80068dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80068d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068dc:	08006911 	.word	0x08006911
 80068e0:	08006a15 	.word	0x08006a15
 80068e4:	08006a15 	.word	0x08006a15
 80068e8:	08006a15 	.word	0x08006a15
 80068ec:	08006951 	.word	0x08006951
 80068f0:	08006a15 	.word	0x08006a15
 80068f4:	08006a15 	.word	0x08006a15
 80068f8:	08006a15 	.word	0x08006a15
 80068fc:	08006993 	.word	0x08006993
 8006900:	08006a15 	.word	0x08006a15
 8006904:	08006a15 	.word	0x08006a15
 8006908:	08006a15 	.word	0x08006a15
 800690c:	080069d3 	.word	0x080069d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68b9      	ldr	r1, [r7, #8]
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fa18 	bl	8006d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f042 0208 	orr.w	r2, r2, #8
 800692a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	699a      	ldr	r2, [r3, #24]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0204 	bic.w	r2, r2, #4
 800693a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	6999      	ldr	r1, [r3, #24]
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	691a      	ldr	r2, [r3, #16]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	430a      	orrs	r2, r1
 800694c:	619a      	str	r2, [r3, #24]
      break;
 800694e:	e064      	b.n	8006a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68b9      	ldr	r1, [r7, #8]
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fa68 	bl	8006e2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699a      	ldr	r2, [r3, #24]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800696a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	699a      	ldr	r2, [r3, #24]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800697a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6999      	ldr	r1, [r3, #24]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	021a      	lsls	r2, r3, #8
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	619a      	str	r2, [r3, #24]
      break;
 8006990:	e043      	b.n	8006a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68b9      	ldr	r1, [r7, #8]
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fabd 	bl	8006f18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	69da      	ldr	r2, [r3, #28]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f042 0208 	orr.w	r2, r2, #8
 80069ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	69da      	ldr	r2, [r3, #28]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f022 0204 	bic.w	r2, r2, #4
 80069bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69d9      	ldr	r1, [r3, #28]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	691a      	ldr	r2, [r3, #16]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	430a      	orrs	r2, r1
 80069ce:	61da      	str	r2, [r3, #28]
      break;
 80069d0:	e023      	b.n	8006a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68b9      	ldr	r1, [r7, #8]
 80069d8:	4618      	mov	r0, r3
 80069da:	f000 fb11 	bl	8007000 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69da      	ldr	r2, [r3, #28]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	69d9      	ldr	r1, [r3, #28]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	021a      	lsls	r2, r3, #8
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	61da      	str	r2, [r3, #28]
      break;
 8006a12:	e002      	b.n	8006a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	75fb      	strb	r3, [r7, #23]
      break;
 8006a18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3718      	adds	r7, #24
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d101      	bne.n	8006a48 <HAL_TIM_ConfigClockSource+0x1c>
 8006a44:	2302      	movs	r3, #2
 8006a46:	e0b4      	b.n	8006bb2 <HAL_TIM_ConfigClockSource+0x186>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2202      	movs	r2, #2
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a80:	d03e      	beq.n	8006b00 <HAL_TIM_ConfigClockSource+0xd4>
 8006a82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a86:	f200 8087 	bhi.w	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a8e:	f000 8086 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x172>
 8006a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a96:	d87f      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006a98:	2b70      	cmp	r3, #112	; 0x70
 8006a9a:	d01a      	beq.n	8006ad2 <HAL_TIM_ConfigClockSource+0xa6>
 8006a9c:	2b70      	cmp	r3, #112	; 0x70
 8006a9e:	d87b      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa0:	2b60      	cmp	r3, #96	; 0x60
 8006aa2:	d050      	beq.n	8006b46 <HAL_TIM_ConfigClockSource+0x11a>
 8006aa4:	2b60      	cmp	r3, #96	; 0x60
 8006aa6:	d877      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa8:	2b50      	cmp	r3, #80	; 0x50
 8006aaa:	d03c      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0xfa>
 8006aac:	2b50      	cmp	r3, #80	; 0x50
 8006aae:	d873      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006ab0:	2b40      	cmp	r3, #64	; 0x40
 8006ab2:	d058      	beq.n	8006b66 <HAL_TIM_ConfigClockSource+0x13a>
 8006ab4:	2b40      	cmp	r3, #64	; 0x40
 8006ab6:	d86f      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006ab8:	2b30      	cmp	r3, #48	; 0x30
 8006aba:	d064      	beq.n	8006b86 <HAL_TIM_ConfigClockSource+0x15a>
 8006abc:	2b30      	cmp	r3, #48	; 0x30
 8006abe:	d86b      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d060      	beq.n	8006b86 <HAL_TIM_ConfigClockSource+0x15a>
 8006ac4:	2b20      	cmp	r3, #32
 8006ac6:	d867      	bhi.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d05c      	beq.n	8006b86 <HAL_TIM_ConfigClockSource+0x15a>
 8006acc:	2b10      	cmp	r3, #16
 8006ace:	d05a      	beq.n	8006b86 <HAL_TIM_ConfigClockSource+0x15a>
 8006ad0:	e062      	b.n	8006b98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6818      	ldr	r0, [r3, #0]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	6899      	ldr	r1, [r3, #8]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f000 fb5d 	bl	80071a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006af4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	609a      	str	r2, [r3, #8]
      break;
 8006afe:	e04f      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6818      	ldr	r0, [r3, #0]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	6899      	ldr	r1, [r3, #8]
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	f000 fb46 	bl	80071a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689a      	ldr	r2, [r3, #8]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b22:	609a      	str	r2, [r3, #8]
      break;
 8006b24:	e03c      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6818      	ldr	r0, [r3, #0]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	6859      	ldr	r1, [r3, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	461a      	mov	r2, r3
 8006b34:	f000 faba 	bl	80070ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2150      	movs	r1, #80	; 0x50
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 fb13 	bl	800716a <TIM_ITRx_SetConfig>
      break;
 8006b44:	e02c      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6818      	ldr	r0, [r3, #0]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	6859      	ldr	r1, [r3, #4]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	461a      	mov	r2, r3
 8006b54:	f000 fad9 	bl	800710a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2160      	movs	r1, #96	; 0x60
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fb03 	bl	800716a <TIM_ITRx_SetConfig>
      break;
 8006b64:	e01c      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6818      	ldr	r0, [r3, #0]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	6859      	ldr	r1, [r3, #4]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f000 fa9a 	bl	80070ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2140      	movs	r1, #64	; 0x40
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f000 faf3 	bl	800716a <TIM_ITRx_SetConfig>
      break;
 8006b84:	e00c      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4619      	mov	r1, r3
 8006b90:	4610      	mov	r0, r2
 8006b92:	f000 faea 	bl	800716a <TIM_ITRx_SetConfig>
      break;
 8006b96:	e003      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b9c:	e000      	b.n	8006ba0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bc2:	bf00      	nop
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006bea:	bf00      	nop
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
	...

08006c0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a40      	ldr	r2, [pc, #256]	; (8006d20 <TIM_Base_SetConfig+0x114>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d013      	beq.n	8006c4c <TIM_Base_SetConfig+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c2a:	d00f      	beq.n	8006c4c <TIM_Base_SetConfig+0x40>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a3d      	ldr	r2, [pc, #244]	; (8006d24 <TIM_Base_SetConfig+0x118>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d00b      	beq.n	8006c4c <TIM_Base_SetConfig+0x40>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a3c      	ldr	r2, [pc, #240]	; (8006d28 <TIM_Base_SetConfig+0x11c>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d007      	beq.n	8006c4c <TIM_Base_SetConfig+0x40>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a3b      	ldr	r2, [pc, #236]	; (8006d2c <TIM_Base_SetConfig+0x120>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d003      	beq.n	8006c4c <TIM_Base_SetConfig+0x40>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a3a      	ldr	r2, [pc, #232]	; (8006d30 <TIM_Base_SetConfig+0x124>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d108      	bne.n	8006c5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a2f      	ldr	r2, [pc, #188]	; (8006d20 <TIM_Base_SetConfig+0x114>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d02b      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c6c:	d027      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a2c      	ldr	r2, [pc, #176]	; (8006d24 <TIM_Base_SetConfig+0x118>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d023      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a2b      	ldr	r2, [pc, #172]	; (8006d28 <TIM_Base_SetConfig+0x11c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d01f      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a2a      	ldr	r2, [pc, #168]	; (8006d2c <TIM_Base_SetConfig+0x120>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d01b      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a29      	ldr	r2, [pc, #164]	; (8006d30 <TIM_Base_SetConfig+0x124>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d017      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a28      	ldr	r2, [pc, #160]	; (8006d34 <TIM_Base_SetConfig+0x128>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d013      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a27      	ldr	r2, [pc, #156]	; (8006d38 <TIM_Base_SetConfig+0x12c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00f      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a26      	ldr	r2, [pc, #152]	; (8006d3c <TIM_Base_SetConfig+0x130>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00b      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a25      	ldr	r2, [pc, #148]	; (8006d40 <TIM_Base_SetConfig+0x134>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d007      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a24      	ldr	r2, [pc, #144]	; (8006d44 <TIM_Base_SetConfig+0x138>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d003      	beq.n	8006cbe <TIM_Base_SetConfig+0xb2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a23      	ldr	r2, [pc, #140]	; (8006d48 <TIM_Base_SetConfig+0x13c>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d108      	bne.n	8006cd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a0a      	ldr	r2, [pc, #40]	; (8006d20 <TIM_Base_SetConfig+0x114>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_Base_SetConfig+0xf8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a0c      	ldr	r2, [pc, #48]	; (8006d30 <TIM_Base_SetConfig+0x124>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d103      	bne.n	8006d0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	691a      	ldr	r2, [r3, #16]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	615a      	str	r2, [r3, #20]
}
 8006d12:	bf00      	nop
 8006d14:	3714      	adds	r7, #20
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	40010000 	.word	0x40010000
 8006d24:	40000400 	.word	0x40000400
 8006d28:	40000800 	.word	0x40000800
 8006d2c:	40000c00 	.word	0x40000c00
 8006d30:	40010400 	.word	0x40010400
 8006d34:	40014000 	.word	0x40014000
 8006d38:	40014400 	.word	0x40014400
 8006d3c:	40014800 	.word	0x40014800
 8006d40:	40001800 	.word	0x40001800
 8006d44:	40001c00 	.word	0x40001c00
 8006d48:	40002000 	.word	0x40002000

08006d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	f023 0201 	bic.w	r2, r3, #1
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f023 0303 	bic.w	r3, r3, #3
 8006d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f023 0302 	bic.w	r3, r3, #2
 8006d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a20      	ldr	r2, [pc, #128]	; (8006e24 <TIM_OC1_SetConfig+0xd8>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d003      	beq.n	8006db0 <TIM_OC1_SetConfig+0x64>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a1f      	ldr	r2, [pc, #124]	; (8006e28 <TIM_OC1_SetConfig+0xdc>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d10c      	bne.n	8006dca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f023 0308 	bic.w	r3, r3, #8
 8006db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f023 0304 	bic.w	r3, r3, #4
 8006dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a15      	ldr	r2, [pc, #84]	; (8006e24 <TIM_OC1_SetConfig+0xd8>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d003      	beq.n	8006dda <TIM_OC1_SetConfig+0x8e>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a14      	ldr	r2, [pc, #80]	; (8006e28 <TIM_OC1_SetConfig+0xdc>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d111      	bne.n	8006dfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	621a      	str	r2, [r3, #32]
}
 8006e18:	bf00      	nop
 8006e1a:	371c      	adds	r7, #28
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr
 8006e24:	40010000 	.word	0x40010000
 8006e28:	40010400 	.word	0x40010400

08006e2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	f023 0210 	bic.w	r2, r3, #16
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	021b      	lsls	r3, r3, #8
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f023 0320 	bic.w	r3, r3, #32
 8006e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	011b      	lsls	r3, r3, #4
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a22      	ldr	r2, [pc, #136]	; (8006f10 <TIM_OC2_SetConfig+0xe4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d003      	beq.n	8006e94 <TIM_OC2_SetConfig+0x68>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a21      	ldr	r2, [pc, #132]	; (8006f14 <TIM_OC2_SetConfig+0xe8>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d10d      	bne.n	8006eb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	011b      	lsls	r3, r3, #4
 8006ea2:	697a      	ldr	r2, [r7, #20]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a17      	ldr	r2, [pc, #92]	; (8006f10 <TIM_OC2_SetConfig+0xe4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d003      	beq.n	8006ec0 <TIM_OC2_SetConfig+0x94>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a16      	ldr	r2, [pc, #88]	; (8006f14 <TIM_OC2_SetConfig+0xe8>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d113      	bne.n	8006ee8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	621a      	str	r2, [r3, #32]
}
 8006f02:	bf00      	nop
 8006f04:	371c      	adds	r7, #28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	40010000 	.word	0x40010000
 8006f14:	40010400 	.word	0x40010400

08006f18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	69db      	ldr	r3, [r3, #28]
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f023 0303 	bic.w	r3, r3, #3
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	021b      	lsls	r3, r3, #8
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a21      	ldr	r2, [pc, #132]	; (8006ff8 <TIM_OC3_SetConfig+0xe0>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d003      	beq.n	8006f7e <TIM_OC3_SetConfig+0x66>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a20      	ldr	r2, [pc, #128]	; (8006ffc <TIM_OC3_SetConfig+0xe4>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d10d      	bne.n	8006f9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	021b      	lsls	r3, r3, #8
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a16      	ldr	r2, [pc, #88]	; (8006ff8 <TIM_OC3_SetConfig+0xe0>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d003      	beq.n	8006faa <TIM_OC3_SetConfig+0x92>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a15      	ldr	r2, [pc, #84]	; (8006ffc <TIM_OC3_SetConfig+0xe4>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d113      	bne.n	8006fd2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	011b      	lsls	r3, r3, #4
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	011b      	lsls	r3, r3, #4
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	697a      	ldr	r2, [r7, #20]
 8006fea:	621a      	str	r2, [r3, #32]
}
 8006fec:	bf00      	nop
 8006fee:	371c      	adds	r7, #28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40010400 	.word	0x40010400

08007000 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007000:	b480      	push	{r7}
 8007002:	b087      	sub	sp, #28
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800702e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	021b      	lsls	r3, r3, #8
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	4313      	orrs	r3, r2
 8007042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800704a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	031b      	lsls	r3, r3, #12
 8007052:	693a      	ldr	r2, [r7, #16]
 8007054:	4313      	orrs	r3, r2
 8007056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a12      	ldr	r2, [pc, #72]	; (80070a4 <TIM_OC4_SetConfig+0xa4>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d003      	beq.n	8007068 <TIM_OC4_SetConfig+0x68>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a11      	ldr	r2, [pc, #68]	; (80070a8 <TIM_OC4_SetConfig+0xa8>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d109      	bne.n	800707c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800706e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	019b      	lsls	r3, r3, #6
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	4313      	orrs	r3, r2
 800707a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	697a      	ldr	r2, [r7, #20]
 8007080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	621a      	str	r2, [r3, #32]
}
 8007096:	bf00      	nop
 8007098:	371c      	adds	r7, #28
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	40010000 	.word	0x40010000
 80070a8:	40010400 	.word	0x40010400

080070ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b087      	sub	sp, #28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6a1b      	ldr	r3, [r3, #32]
 80070bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	f023 0201 	bic.w	r2, r3, #1
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	011b      	lsls	r3, r3, #4
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	4313      	orrs	r3, r2
 80070e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	f023 030a 	bic.w	r3, r3, #10
 80070e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	621a      	str	r2, [r3, #32]
}
 80070fe:	bf00      	nop
 8007100:	371c      	adds	r7, #28
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800710a:	b480      	push	{r7}
 800710c:	b087      	sub	sp, #28
 800710e:	af00      	add	r7, sp, #0
 8007110:	60f8      	str	r0, [r7, #12]
 8007112:	60b9      	str	r1, [r7, #8]
 8007114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	f023 0210 	bic.w	r2, r3, #16
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a1b      	ldr	r3, [r3, #32]
 800712c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007134:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	031b      	lsls	r3, r3, #12
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	4313      	orrs	r3, r2
 800713e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007146:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4313      	orrs	r3, r2
 8007150:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	621a      	str	r2, [r3, #32]
}
 800715e:	bf00      	nop
 8007160:	371c      	adds	r7, #28
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr

0800716a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800716a:	b480      	push	{r7}
 800716c:	b085      	sub	sp, #20
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
 8007172:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007180:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	f043 0307 	orr.w	r3, r3, #7
 800718c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	609a      	str	r2, [r3, #8]
}
 8007194:	bf00      	nop
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	021a      	lsls	r2, r3, #8
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	431a      	orrs	r2, r3
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	697a      	ldr	r2, [r7, #20]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	609a      	str	r2, [r3, #8]
}
 80071d4:	bf00      	nop
 80071d6:	371c      	adds	r7, #28
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b087      	sub	sp, #28
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	f003 031f 	and.w	r3, r3, #31
 80071f2:	2201      	movs	r2, #1
 80071f4:	fa02 f303 	lsl.w	r3, r2, r3
 80071f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6a1a      	ldr	r2, [r3, #32]
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	43db      	mvns	r3, r3
 8007202:	401a      	ands	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6a1a      	ldr	r2, [r3, #32]
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f003 031f 	and.w	r3, r3, #31
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	fa01 f303 	lsl.w	r3, r1, r3
 8007218:	431a      	orrs	r2, r3
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	621a      	str	r2, [r3, #32]
}
 800721e:	bf00      	nop
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
	...

0800722c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007240:	2302      	movs	r3, #2
 8007242:	e05a      	b.n	80072fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2202      	movs	r2, #2
 8007250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	4313      	orrs	r3, r2
 8007274:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a21      	ldr	r2, [pc, #132]	; (8007308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d022      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007290:	d01d      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a1d      	ldr	r2, [pc, #116]	; (800730c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d018      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1b      	ldr	r2, [pc, #108]	; (8007310 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d013      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a1a      	ldr	r2, [pc, #104]	; (8007314 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d00e      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a18      	ldr	r2, [pc, #96]	; (8007318 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d009      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a17      	ldr	r2, [pc, #92]	; (800731c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d004      	beq.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a15      	ldr	r2, [pc, #84]	; (8007320 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d10c      	bne.n	80072e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	68ba      	ldr	r2, [r7, #8]
 80072dc:	4313      	orrs	r3, r2
 80072de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3714      	adds	r7, #20
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	40010000 	.word	0x40010000
 800730c:	40000400 	.word	0x40000400
 8007310:	40000800 	.word	0x40000800
 8007314:	40000c00 	.word	0x40000c00
 8007318:	40010400 	.word	0x40010400
 800731c:	40014000 	.word	0x40014000
 8007320:	40001800 	.word	0x40001800

08007324 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e03f      	b.n	80073de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d106      	bne.n	8007378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fb fc96 	bl	8002ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2224      	movs	r2, #36	; 0x24
 800737c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800738e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 fddb 	bl	8007f4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	691a      	ldr	r2, [r3, #16]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	695a      	ldr	r2, [r3, #20]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68da      	ldr	r2, [r3, #12]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3708      	adds	r7, #8
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b08a      	sub	sp, #40	; 0x28
 80073ea:	af02      	add	r7, sp, #8
 80073ec:	60f8      	str	r0, [r7, #12]
 80073ee:	60b9      	str	r1, [r7, #8]
 80073f0:	603b      	str	r3, [r7, #0]
 80073f2:	4613      	mov	r3, r2
 80073f4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b20      	cmp	r3, #32
 8007404:	d17c      	bne.n	8007500 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <HAL_UART_Transmit+0x2c>
 800740c:	88fb      	ldrh	r3, [r7, #6]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e075      	b.n	8007502 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800741c:	2b01      	cmp	r3, #1
 800741e:	d101      	bne.n	8007424 <HAL_UART_Transmit+0x3e>
 8007420:	2302      	movs	r3, #2
 8007422:	e06e      	b.n	8007502 <HAL_UART_Transmit+0x11c>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2221      	movs	r2, #33	; 0x21
 8007436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800743a:	f7fb fd2d 	bl	8002e98 <HAL_GetTick>
 800743e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	88fa      	ldrh	r2, [r7, #6]
 8007444:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	88fa      	ldrh	r2, [r7, #6]
 800744a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007454:	d108      	bne.n	8007468 <HAL_UART_Transmit+0x82>
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d104      	bne.n	8007468 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800745e:	2300      	movs	r3, #0
 8007460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	61bb      	str	r3, [r7, #24]
 8007466:	e003      	b.n	8007470 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800746c:	2300      	movs	r3, #0
 800746e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007478:	e02a      	b.n	80074d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	2200      	movs	r2, #0
 8007482:	2180      	movs	r1, #128	; 0x80
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 fb1f 	bl	8007ac8 <UART_WaitOnFlagUntilTimeout>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007490:	2303      	movs	r3, #3
 8007492:	e036      	b.n	8007502 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10b      	bne.n	80074b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	3302      	adds	r3, #2
 80074ae:	61bb      	str	r3, [r7, #24]
 80074b0:	e007      	b.n	80074c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	781a      	ldrb	r2, [r3, #0]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	3301      	adds	r3, #1
 80074c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1cf      	bne.n	800747a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	9300      	str	r3, [sp, #0]
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	2200      	movs	r2, #0
 80074e2:	2140      	movs	r1, #64	; 0x40
 80074e4:	68f8      	ldr	r0, [r7, #12]
 80074e6:	f000 faef 	bl	8007ac8 <UART_WaitOnFlagUntilTimeout>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d001      	beq.n	80074f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e006      	b.n	8007502 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2220      	movs	r2, #32
 80074f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	e000      	b.n	8007502 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007500:	2302      	movs	r3, #2
  }
}
 8007502:	4618      	mov	r0, r3
 8007504:	3720      	adds	r7, #32
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	4613      	mov	r3, r2
 8007516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b20      	cmp	r3, #32
 8007522:	d11d      	bne.n	8007560 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_UART_Receive_IT+0x26>
 800752a:	88fb      	ldrh	r3, [r7, #6]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e016      	b.n	8007562 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800753a:	2b01      	cmp	r3, #1
 800753c:	d101      	bne.n	8007542 <HAL_UART_Receive_IT+0x38>
 800753e:	2302      	movs	r3, #2
 8007540:	e00f      	b.n	8007562 <HAL_UART_Receive_IT+0x58>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007550:	88fb      	ldrh	r3, [r7, #6]
 8007552:	461a      	mov	r2, r3
 8007554:	68b9      	ldr	r1, [r7, #8]
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f000 fb24 	bl	8007ba4 <UART_Start_Receive_IT>
 800755c:	4603      	mov	r3, r0
 800755e:	e000      	b.n	8007562 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007560:	2302      	movs	r3, #2
  }
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b0ba      	sub	sp, #232	; 0xe8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007592:	2300      	movs	r3, #0
 8007594:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007598:	2300      	movs	r3, #0
 800759a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800759e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a2:	f003 030f 	and.w	r3, r3, #15
 80075a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80075aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10f      	bne.n	80075d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80075b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075b6:	f003 0320 	and.w	r3, r3, #32
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d009      	beq.n	80075d2 <HAL_UART_IRQHandler+0x66>
 80075be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075c2:	f003 0320 	and.w	r3, r3, #32
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 fc03 	bl	8007dd6 <UART_Receive_IT>
      return;
 80075d0:	e256      	b.n	8007a80 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80075d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 80de 	beq.w	8007798 <HAL_UART_IRQHandler+0x22c>
 80075dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d106      	bne.n	80075f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80075e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80d1 	beq.w	8007798 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00b      	beq.n	800761a <HAL_UART_IRQHandler+0xae>
 8007602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760a:	2b00      	cmp	r3, #0
 800760c:	d005      	beq.n	800761a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	f043 0201 	orr.w	r2, r3, #1
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800761a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761e:	f003 0304 	and.w	r3, r3, #4
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <HAL_UART_IRQHandler+0xd2>
 8007626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d005      	beq.n	800763e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	f043 0202 	orr.w	r2, r3, #2
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800763e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00b      	beq.n	8007662 <HAL_UART_IRQHandler+0xf6>
 800764a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	2b00      	cmp	r3, #0
 8007654:	d005      	beq.n	8007662 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765a:	f043 0204 	orr.w	r2, r3, #4
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007666:	f003 0308 	and.w	r3, r3, #8
 800766a:	2b00      	cmp	r3, #0
 800766c:	d011      	beq.n	8007692 <HAL_UART_IRQHandler+0x126>
 800766e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b00      	cmp	r3, #0
 8007678:	d105      	bne.n	8007686 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800767a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	d005      	beq.n	8007692 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768a:	f043 0208 	orr.w	r2, r3, #8
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007696:	2b00      	cmp	r3, #0
 8007698:	f000 81ed 	beq.w	8007a76 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800769c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a0:	f003 0320 	and.w	r3, r3, #32
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d008      	beq.n	80076ba <HAL_UART_IRQHandler+0x14e>
 80076a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076ac:	f003 0320 	and.w	r3, r3, #32
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d002      	beq.n	80076ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 fb8e 	bl	8007dd6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	695b      	ldr	r3, [r3, #20]
 80076c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c4:	2b40      	cmp	r3, #64	; 0x40
 80076c6:	bf0c      	ite	eq
 80076c8:	2301      	moveq	r3, #1
 80076ca:	2300      	movne	r3, #0
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d6:	f003 0308 	and.w	r3, r3, #8
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d103      	bne.n	80076e6 <HAL_UART_IRQHandler+0x17a>
 80076de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d04f      	beq.n	8007786 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 fa96 	bl	8007c18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f6:	2b40      	cmp	r3, #64	; 0x40
 80076f8:	d141      	bne.n	800777e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3314      	adds	r3, #20
 8007700:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007708:	e853 3f00 	ldrex	r3, [r3]
 800770c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007710:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007714:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007718:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3314      	adds	r3, #20
 8007722:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007726:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800772a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007732:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800773e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1d9      	bne.n	80076fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800774a:	2b00      	cmp	r3, #0
 800774c:	d013      	beq.n	8007776 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007752:	4a7d      	ldr	r2, [pc, #500]	; (8007948 <HAL_UART_IRQHandler+0x3dc>)
 8007754:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775a:	4618      	mov	r0, r3
 800775c:	f7fc fa66 	bl	8003c2c <HAL_DMA_Abort_IT>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d016      	beq.n	8007794 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007770:	4610      	mov	r0, r2
 8007772:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007774:	e00e      	b.n	8007794 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f990 	bl	8007a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800777c:	e00a      	b.n	8007794 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f98c 	bl	8007a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007784:	e006      	b.n	8007794 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f988 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007792:	e170      	b.n	8007a76 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007794:	bf00      	nop
    return;
 8007796:	e16e      	b.n	8007a76 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800779c:	2b01      	cmp	r3, #1
 800779e:	f040 814a 	bne.w	8007a36 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80077a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077a6:	f003 0310 	and.w	r3, r3, #16
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f000 8143 	beq.w	8007a36 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80077b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077b4:	f003 0310 	and.w	r3, r3, #16
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	f000 813c 	beq.w	8007a36 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077be:	2300      	movs	r3, #0
 80077c0:	60bb      	str	r3, [r7, #8]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	60bb      	str	r3, [r7, #8]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	60bb      	str	r3, [r7, #8]
 80077d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077de:	2b40      	cmp	r3, #64	; 0x40
 80077e0:	f040 80b4 	bne.w	800794c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 8140 	beq.w	8007a7a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007802:	429a      	cmp	r2, r3
 8007804:	f080 8139 	bcs.w	8007a7a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800780e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800781a:	f000 8088 	beq.w	800792e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	330c      	adds	r3, #12
 8007824:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007834:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007838:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800783c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	330c      	adds	r3, #12
 8007846:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800784a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800784e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007852:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007856:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800785a:	e841 2300 	strex	r3, r2, [r1]
 800785e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007862:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1d9      	bne.n	800781e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	3314      	adds	r3, #20
 8007870:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007872:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007874:	e853 3f00 	ldrex	r3, [r3]
 8007878:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800787a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800787c:	f023 0301 	bic.w	r3, r3, #1
 8007880:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	3314      	adds	r3, #20
 800788a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800788e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007892:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007894:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007896:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800789a:	e841 2300 	strex	r3, r2, [r1]
 800789e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80078a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1e1      	bne.n	800786a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3314      	adds	r3, #20
 80078ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80078b0:	e853 3f00 	ldrex	r3, [r3]
 80078b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80078b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80078b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	3314      	adds	r3, #20
 80078c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80078ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80078cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80078d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80078d2:	e841 2300 	strex	r3, r2, [r1]
 80078d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80078d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e3      	bne.n	80078a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2220      	movs	r2, #32
 80078e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	330c      	adds	r3, #12
 80078f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078f6:	e853 3f00 	ldrex	r3, [r3]
 80078fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80078fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078fe:	f023 0310 	bic.w	r3, r3, #16
 8007902:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	330c      	adds	r3, #12
 800790c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007910:	65ba      	str	r2, [r7, #88]	; 0x58
 8007912:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007914:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007916:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007918:	e841 2300 	strex	r3, r2, [r1]
 800791c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800791e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1e3      	bne.n	80078ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007928:	4618      	mov	r0, r3
 800792a:	f7fc f90f 	bl	8003b4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007936:	b29b      	uxth	r3, r3
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	b29b      	uxth	r3, r3
 800793c:	4619      	mov	r1, r3
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 f8b6 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007944:	e099      	b.n	8007a7a <HAL_UART_IRQHandler+0x50e>
 8007946:	bf00      	nop
 8007948:	08007cdf 	.word	0x08007cdf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007954:	b29b      	uxth	r3, r3
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007960:	b29b      	uxth	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 808b 	beq.w	8007a7e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007968:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 8086 	beq.w	8007a7e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	330c      	adds	r3, #12
 8007978:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800797c:	e853 3f00 	ldrex	r3, [r3]
 8007980:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007984:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007988:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	330c      	adds	r3, #12
 8007992:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007996:	647a      	str	r2, [r7, #68]	; 0x44
 8007998:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800799c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800799e:	e841 2300 	strex	r3, r2, [r1]
 80079a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1e3      	bne.n	8007972 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3314      	adds	r3, #20
 80079b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b4:	e853 3f00 	ldrex	r3, [r3]
 80079b8:	623b      	str	r3, [r7, #32]
   return(result);
 80079ba:	6a3b      	ldr	r3, [r7, #32]
 80079bc:	f023 0301 	bic.w	r3, r3, #1
 80079c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3314      	adds	r3, #20
 80079ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80079ce:	633a      	str	r2, [r7, #48]	; 0x30
 80079d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e3      	bne.n	80079aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	330c      	adds	r3, #12
 80079f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	e853 3f00 	ldrex	r3, [r3]
 80079fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 0310 	bic.w	r3, r3, #16
 8007a06:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	330c      	adds	r3, #12
 8007a10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007a14:	61fa      	str	r2, [r7, #28]
 8007a16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a18:	69b9      	ldr	r1, [r7, #24]
 8007a1a:	69fa      	ldr	r2, [r7, #28]
 8007a1c:	e841 2300 	strex	r3, r2, [r1]
 8007a20:	617b      	str	r3, [r7, #20]
   return(result);
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1e3      	bne.n	80079f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f83e 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a34:	e023      	b.n	8007a7e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <HAL_UART_IRQHandler+0x4ea>
 8007a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 f959 	bl	8007d06 <UART_Transmit_IT>
    return;
 8007a54:	e014      	b.n	8007a80 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00e      	beq.n	8007a80 <HAL_UART_IRQHandler+0x514>
 8007a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d008      	beq.n	8007a80 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f999 	bl	8007da6 <UART_EndTransmit_IT>
    return;
 8007a74:	e004      	b.n	8007a80 <HAL_UART_IRQHandler+0x514>
    return;
 8007a76:	bf00      	nop
 8007a78:	e002      	b.n	8007a80 <HAL_UART_IRQHandler+0x514>
      return;
 8007a7a:	bf00      	nop
 8007a7c:	e000      	b.n	8007a80 <HAL_UART_IRQHandler+0x514>
      return;
 8007a7e:	bf00      	nop
  }
}
 8007a80:	37e8      	adds	r7, #232	; 0xe8
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop

08007a88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b090      	sub	sp, #64	; 0x40
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	603b      	str	r3, [r7, #0]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ad8:	e050      	b.n	8007b7c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ada:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae0:	d04c      	beq.n	8007b7c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d007      	beq.n	8007af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ae8:	f7fb f9d6 	bl	8002e98 <HAL_GetTick>
 8007aec:	4602      	mov	r2, r0
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d241      	bcs.n	8007b7c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	330c      	adds	r3, #12
 8007afe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	330c      	adds	r3, #12
 8007b16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007b18:	637a      	str	r2, [r7, #52]	; 0x34
 8007b1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e5      	bne.n	8007af8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3314      	adds	r3, #20
 8007b32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	613b      	str	r3, [r7, #16]
   return(result);
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f023 0301 	bic.w	r3, r3, #1
 8007b42:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b4c:	623a      	str	r2, [r7, #32]
 8007b4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	69f9      	ldr	r1, [r7, #28]
 8007b52:	6a3a      	ldr	r2, [r7, #32]
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e00f      	b.n	8007b9c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	4013      	ands	r3, r2
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	bf0c      	ite	eq
 8007b8c:	2301      	moveq	r3, #1
 8007b8e:	2300      	movne	r3, #0
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	461a      	mov	r2, r3
 8007b94:	79fb      	ldrb	r3, [r7, #7]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d09f      	beq.n	8007ada <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3740      	adds	r7, #64	; 0x40
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	88fa      	ldrh	r2, [r7, #6]
 8007bbc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	88fa      	ldrh	r2, [r7, #6]
 8007bc2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2222      	movs	r2, #34	; 0x22
 8007bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	68da      	ldr	r2, [r3, #12]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007be8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	695a      	ldr	r2, [r3, #20]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f042 0201 	orr.w	r2, r2, #1
 8007bf8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68da      	ldr	r2, [r3, #12]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f042 0220 	orr.w	r2, r2, #32
 8007c08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b095      	sub	sp, #84	; 0x54
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	330c      	adds	r3, #12
 8007c26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c2a:	e853 3f00 	ldrex	r3, [r3]
 8007c2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	330c      	adds	r3, #12
 8007c3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007c40:	643a      	str	r2, [r7, #64]	; 0x40
 8007c42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c48:	e841 2300 	strex	r3, r2, [r1]
 8007c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e5      	bne.n	8007c20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3314      	adds	r3, #20
 8007c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	6a3b      	ldr	r3, [r7, #32]
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	f023 0301 	bic.w	r3, r3, #1
 8007c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	3314      	adds	r3, #20
 8007c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e5      	bne.n	8007c54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d119      	bne.n	8007cc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	330c      	adds	r3, #12
 8007c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f023 0310 	bic.w	r3, r3, #16
 8007ca6:	647b      	str	r3, [r7, #68]	; 0x44
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	330c      	adds	r3, #12
 8007cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cb0:	61ba      	str	r2, [r7, #24]
 8007cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	6979      	ldr	r1, [r7, #20]
 8007cb6:	69ba      	ldr	r2, [r7, #24]
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e5      	bne.n	8007c90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007cd2:	bf00      	nop
 8007cd4:	3754      	adds	r7, #84	; 0x54
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b084      	sub	sp, #16
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f7ff fecf 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cfe:	bf00      	nop
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d06:	b480      	push	{r7}
 8007d08:	b085      	sub	sp, #20
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b21      	cmp	r3, #33	; 0x21
 8007d18:	d13e      	bne.n	8007d98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d22:	d114      	bne.n	8007d4e <UART_Transmit_IT+0x48>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d110      	bne.n	8007d4e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6a1b      	ldr	r3, [r3, #32]
 8007d30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	1c9a      	adds	r2, r3, #2
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	621a      	str	r2, [r3, #32]
 8007d4c:	e008      	b.n	8007d60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	1c59      	adds	r1, r3, #1
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	6211      	str	r1, [r2, #32]
 8007d58:	781a      	ldrb	r2, [r3, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	3b01      	subs	r3, #1
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d10f      	bne.n	8007d94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68da      	ldr	r2, [r3, #12]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007d94:	2300      	movs	r3, #0
 8007d96:	e000      	b.n	8007d9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007d98:	2302      	movs	r3, #2
  }
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b082      	sub	sp, #8
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68da      	ldr	r2, [r3, #12]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dbc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7ff fe5e 	bl	8007a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3708      	adds	r7, #8
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}

08007dd6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b08c      	sub	sp, #48	; 0x30
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b22      	cmp	r3, #34	; 0x22
 8007de8:	f040 80ab 	bne.w	8007f42 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007df4:	d117      	bne.n	8007e26 <UART_Receive_IT+0x50>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d113      	bne.n	8007e26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e06:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e1e:	1c9a      	adds	r2, r3, #2
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	629a      	str	r2, [r3, #40]	; 0x28
 8007e24:	e026      	b.n	8007e74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e38:	d007      	beq.n	8007e4a <UART_Receive_IT+0x74>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10a      	bne.n	8007e58 <UART_Receive_IT+0x82>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d106      	bne.n	8007e58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	b2da      	uxtb	r2, r3
 8007e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e54:	701a      	strb	r2, [r3, #0]
 8007e56:	e008      	b.n	8007e6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e64:	b2da      	uxtb	r2, r3
 8007e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6e:	1c5a      	adds	r2, r3, #1
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	4619      	mov	r1, r3
 8007e82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d15a      	bne.n	8007f3e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68da      	ldr	r2, [r3, #12]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0220 	bic.w	r2, r2, #32
 8007e96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68da      	ldr	r2, [r3, #12]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ea6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	695a      	ldr	r2, [r3, #20]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f022 0201 	bic.w	r2, r2, #1
 8007eb6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d135      	bne.n	8007f34 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	330c      	adds	r3, #12
 8007ed4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	e853 3f00 	ldrex	r3, [r3]
 8007edc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f023 0310 	bic.w	r3, r3, #16
 8007ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	330c      	adds	r3, #12
 8007eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eee:	623a      	str	r2, [r7, #32]
 8007ef0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef2:	69f9      	ldr	r1, [r7, #28]
 8007ef4:	6a3a      	ldr	r2, [r7, #32]
 8007ef6:	e841 2300 	strex	r3, r2, [r1]
 8007efa:	61bb      	str	r3, [r7, #24]
   return(result);
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d1e5      	bne.n	8007ece <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0310 	and.w	r3, r3, #16
 8007f0c:	2b10      	cmp	r3, #16
 8007f0e:	d10a      	bne.n	8007f26 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f10:	2300      	movs	r3, #0
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f7ff fdbf 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
 8007f32:	e002      	b.n	8007f3a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f7fa fe6d 	bl	8002c14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	e002      	b.n	8007f44 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	e000      	b.n	8007f44 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007f42:	2302      	movs	r3, #2
  }
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3730      	adds	r7, #48	; 0x30
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f50:	b09f      	sub	sp, #124	; 0x7c
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	691b      	ldr	r3, [r3, #16]
 8007f5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f62:	68d9      	ldr	r1, [r3, #12]
 8007f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	ea40 0301 	orr.w	r3, r0, r1
 8007f6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f70:	689a      	ldr	r2, [r3, #8]
 8007f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	431a      	orrs	r2, r3
 8007f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007f90:	f021 010c 	bic.w	r1, r1, #12
 8007f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007f9a:	430b      	orrs	r3, r1
 8007f9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	695b      	ldr	r3, [r3, #20]
 8007fa4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007faa:	6999      	ldr	r1, [r3, #24]
 8007fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	ea40 0301 	orr.w	r3, r0, r1
 8007fb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	4bc5      	ldr	r3, [pc, #788]	; (80082d0 <UART_SetConfig+0x384>)
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d004      	beq.n	8007fca <UART_SetConfig+0x7e>
 8007fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	4bc3      	ldr	r3, [pc, #780]	; (80082d4 <UART_SetConfig+0x388>)
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d103      	bne.n	8007fd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fca:	f7fd fcbf 	bl	800594c <HAL_RCC_GetPCLK2Freq>
 8007fce:	6778      	str	r0, [r7, #116]	; 0x74
 8007fd0:	e002      	b.n	8007fd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fd2:	f7fd fca7 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8007fd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe0:	f040 80b6 	bne.w	8008150 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007fe4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fe6:	461c      	mov	r4, r3
 8007fe8:	f04f 0500 	mov.w	r5, #0
 8007fec:	4622      	mov	r2, r4
 8007fee:	462b      	mov	r3, r5
 8007ff0:	1891      	adds	r1, r2, r2
 8007ff2:	6439      	str	r1, [r7, #64]	; 0x40
 8007ff4:	415b      	adcs	r3, r3
 8007ff6:	647b      	str	r3, [r7, #68]	; 0x44
 8007ff8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ffc:	1912      	adds	r2, r2, r4
 8007ffe:	eb45 0303 	adc.w	r3, r5, r3
 8008002:	f04f 0000 	mov.w	r0, #0
 8008006:	f04f 0100 	mov.w	r1, #0
 800800a:	00d9      	lsls	r1, r3, #3
 800800c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008010:	00d0      	lsls	r0, r2, #3
 8008012:	4602      	mov	r2, r0
 8008014:	460b      	mov	r3, r1
 8008016:	1911      	adds	r1, r2, r4
 8008018:	6639      	str	r1, [r7, #96]	; 0x60
 800801a:	416b      	adcs	r3, r5
 800801c:	667b      	str	r3, [r7, #100]	; 0x64
 800801e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	461a      	mov	r2, r3
 8008024:	f04f 0300 	mov.w	r3, #0
 8008028:	1891      	adds	r1, r2, r2
 800802a:	63b9      	str	r1, [r7, #56]	; 0x38
 800802c:	415b      	adcs	r3, r3
 800802e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008030:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008034:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008038:	f7f8 fd08 	bl	8000a4c <__aeabi_uldivmod>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	4ba5      	ldr	r3, [pc, #660]	; (80082d8 <UART_SetConfig+0x38c>)
 8008042:	fba3 2302 	umull	r2, r3, r3, r2
 8008046:	095b      	lsrs	r3, r3, #5
 8008048:	011e      	lsls	r6, r3, #4
 800804a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800804c:	461c      	mov	r4, r3
 800804e:	f04f 0500 	mov.w	r5, #0
 8008052:	4622      	mov	r2, r4
 8008054:	462b      	mov	r3, r5
 8008056:	1891      	adds	r1, r2, r2
 8008058:	6339      	str	r1, [r7, #48]	; 0x30
 800805a:	415b      	adcs	r3, r3
 800805c:	637b      	str	r3, [r7, #52]	; 0x34
 800805e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008062:	1912      	adds	r2, r2, r4
 8008064:	eb45 0303 	adc.w	r3, r5, r3
 8008068:	f04f 0000 	mov.w	r0, #0
 800806c:	f04f 0100 	mov.w	r1, #0
 8008070:	00d9      	lsls	r1, r3, #3
 8008072:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008076:	00d0      	lsls	r0, r2, #3
 8008078:	4602      	mov	r2, r0
 800807a:	460b      	mov	r3, r1
 800807c:	1911      	adds	r1, r2, r4
 800807e:	65b9      	str	r1, [r7, #88]	; 0x58
 8008080:	416b      	adcs	r3, r5
 8008082:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	461a      	mov	r2, r3
 800808a:	f04f 0300 	mov.w	r3, #0
 800808e:	1891      	adds	r1, r2, r2
 8008090:	62b9      	str	r1, [r7, #40]	; 0x28
 8008092:	415b      	adcs	r3, r3
 8008094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008096:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800809a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800809e:	f7f8 fcd5 	bl	8000a4c <__aeabi_uldivmod>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4b8c      	ldr	r3, [pc, #560]	; (80082d8 <UART_SetConfig+0x38c>)
 80080a8:	fba3 1302 	umull	r1, r3, r3, r2
 80080ac:	095b      	lsrs	r3, r3, #5
 80080ae:	2164      	movs	r1, #100	; 0x64
 80080b0:	fb01 f303 	mul.w	r3, r1, r3
 80080b4:	1ad3      	subs	r3, r2, r3
 80080b6:	00db      	lsls	r3, r3, #3
 80080b8:	3332      	adds	r3, #50	; 0x32
 80080ba:	4a87      	ldr	r2, [pc, #540]	; (80082d8 <UART_SetConfig+0x38c>)
 80080bc:	fba2 2303 	umull	r2, r3, r2, r3
 80080c0:	095b      	lsrs	r3, r3, #5
 80080c2:	005b      	lsls	r3, r3, #1
 80080c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80080c8:	441e      	add	r6, r3
 80080ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080cc:	4618      	mov	r0, r3
 80080ce:	f04f 0100 	mov.w	r1, #0
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	1894      	adds	r4, r2, r2
 80080d8:	623c      	str	r4, [r7, #32]
 80080da:	415b      	adcs	r3, r3
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
 80080de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080e2:	1812      	adds	r2, r2, r0
 80080e4:	eb41 0303 	adc.w	r3, r1, r3
 80080e8:	f04f 0400 	mov.w	r4, #0
 80080ec:	f04f 0500 	mov.w	r5, #0
 80080f0:	00dd      	lsls	r5, r3, #3
 80080f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080f6:	00d4      	lsls	r4, r2, #3
 80080f8:	4622      	mov	r2, r4
 80080fa:	462b      	mov	r3, r5
 80080fc:	1814      	adds	r4, r2, r0
 80080fe:	653c      	str	r4, [r7, #80]	; 0x50
 8008100:	414b      	adcs	r3, r1
 8008102:	657b      	str	r3, [r7, #84]	; 0x54
 8008104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	461a      	mov	r2, r3
 800810a:	f04f 0300 	mov.w	r3, #0
 800810e:	1891      	adds	r1, r2, r2
 8008110:	61b9      	str	r1, [r7, #24]
 8008112:	415b      	adcs	r3, r3
 8008114:	61fb      	str	r3, [r7, #28]
 8008116:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800811a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800811e:	f7f8 fc95 	bl	8000a4c <__aeabi_uldivmod>
 8008122:	4602      	mov	r2, r0
 8008124:	460b      	mov	r3, r1
 8008126:	4b6c      	ldr	r3, [pc, #432]	; (80082d8 <UART_SetConfig+0x38c>)
 8008128:	fba3 1302 	umull	r1, r3, r3, r2
 800812c:	095b      	lsrs	r3, r3, #5
 800812e:	2164      	movs	r1, #100	; 0x64
 8008130:	fb01 f303 	mul.w	r3, r1, r3
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	00db      	lsls	r3, r3, #3
 8008138:	3332      	adds	r3, #50	; 0x32
 800813a:	4a67      	ldr	r2, [pc, #412]	; (80082d8 <UART_SetConfig+0x38c>)
 800813c:	fba2 2303 	umull	r2, r3, r2, r3
 8008140:	095b      	lsrs	r3, r3, #5
 8008142:	f003 0207 	and.w	r2, r3, #7
 8008146:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4432      	add	r2, r6
 800814c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800814e:	e0b9      	b.n	80082c4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008152:	461c      	mov	r4, r3
 8008154:	f04f 0500 	mov.w	r5, #0
 8008158:	4622      	mov	r2, r4
 800815a:	462b      	mov	r3, r5
 800815c:	1891      	adds	r1, r2, r2
 800815e:	6139      	str	r1, [r7, #16]
 8008160:	415b      	adcs	r3, r3
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008168:	1912      	adds	r2, r2, r4
 800816a:	eb45 0303 	adc.w	r3, r5, r3
 800816e:	f04f 0000 	mov.w	r0, #0
 8008172:	f04f 0100 	mov.w	r1, #0
 8008176:	00d9      	lsls	r1, r3, #3
 8008178:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800817c:	00d0      	lsls	r0, r2, #3
 800817e:	4602      	mov	r2, r0
 8008180:	460b      	mov	r3, r1
 8008182:	eb12 0804 	adds.w	r8, r2, r4
 8008186:	eb43 0905 	adc.w	r9, r3, r5
 800818a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	4618      	mov	r0, r3
 8008190:	f04f 0100 	mov.w	r1, #0
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	008b      	lsls	r3, r1, #2
 800819e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80081a2:	0082      	lsls	r2, r0, #2
 80081a4:	4640      	mov	r0, r8
 80081a6:	4649      	mov	r1, r9
 80081a8:	f7f8 fc50 	bl	8000a4c <__aeabi_uldivmod>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	4b49      	ldr	r3, [pc, #292]	; (80082d8 <UART_SetConfig+0x38c>)
 80081b2:	fba3 2302 	umull	r2, r3, r3, r2
 80081b6:	095b      	lsrs	r3, r3, #5
 80081b8:	011e      	lsls	r6, r3, #4
 80081ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80081bc:	4618      	mov	r0, r3
 80081be:	f04f 0100 	mov.w	r1, #0
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	1894      	adds	r4, r2, r2
 80081c8:	60bc      	str	r4, [r7, #8]
 80081ca:	415b      	adcs	r3, r3
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081d2:	1812      	adds	r2, r2, r0
 80081d4:	eb41 0303 	adc.w	r3, r1, r3
 80081d8:	f04f 0400 	mov.w	r4, #0
 80081dc:	f04f 0500 	mov.w	r5, #0
 80081e0:	00dd      	lsls	r5, r3, #3
 80081e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80081e6:	00d4      	lsls	r4, r2, #3
 80081e8:	4622      	mov	r2, r4
 80081ea:	462b      	mov	r3, r5
 80081ec:	1814      	adds	r4, r2, r0
 80081ee:	64bc      	str	r4, [r7, #72]	; 0x48
 80081f0:	414b      	adcs	r3, r1
 80081f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	4618      	mov	r0, r3
 80081fa:	f04f 0100 	mov.w	r1, #0
 80081fe:	f04f 0200 	mov.w	r2, #0
 8008202:	f04f 0300 	mov.w	r3, #0
 8008206:	008b      	lsls	r3, r1, #2
 8008208:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800820c:	0082      	lsls	r2, r0, #2
 800820e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008212:	f7f8 fc1b 	bl	8000a4c <__aeabi_uldivmod>
 8008216:	4602      	mov	r2, r0
 8008218:	460b      	mov	r3, r1
 800821a:	4b2f      	ldr	r3, [pc, #188]	; (80082d8 <UART_SetConfig+0x38c>)
 800821c:	fba3 1302 	umull	r1, r3, r3, r2
 8008220:	095b      	lsrs	r3, r3, #5
 8008222:	2164      	movs	r1, #100	; 0x64
 8008224:	fb01 f303 	mul.w	r3, r1, r3
 8008228:	1ad3      	subs	r3, r2, r3
 800822a:	011b      	lsls	r3, r3, #4
 800822c:	3332      	adds	r3, #50	; 0x32
 800822e:	4a2a      	ldr	r2, [pc, #168]	; (80082d8 <UART_SetConfig+0x38c>)
 8008230:	fba2 2303 	umull	r2, r3, r2, r3
 8008234:	095b      	lsrs	r3, r3, #5
 8008236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800823a:	441e      	add	r6, r3
 800823c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800823e:	4618      	mov	r0, r3
 8008240:	f04f 0100 	mov.w	r1, #0
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	1894      	adds	r4, r2, r2
 800824a:	603c      	str	r4, [r7, #0]
 800824c:	415b      	adcs	r3, r3
 800824e:	607b      	str	r3, [r7, #4]
 8008250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008254:	1812      	adds	r2, r2, r0
 8008256:	eb41 0303 	adc.w	r3, r1, r3
 800825a:	f04f 0400 	mov.w	r4, #0
 800825e:	f04f 0500 	mov.w	r5, #0
 8008262:	00dd      	lsls	r5, r3, #3
 8008264:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008268:	00d4      	lsls	r4, r2, #3
 800826a:	4622      	mov	r2, r4
 800826c:	462b      	mov	r3, r5
 800826e:	eb12 0a00 	adds.w	sl, r2, r0
 8008272:	eb43 0b01 	adc.w	fp, r3, r1
 8008276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	4618      	mov	r0, r3
 800827c:	f04f 0100 	mov.w	r1, #0
 8008280:	f04f 0200 	mov.w	r2, #0
 8008284:	f04f 0300 	mov.w	r3, #0
 8008288:	008b      	lsls	r3, r1, #2
 800828a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800828e:	0082      	lsls	r2, r0, #2
 8008290:	4650      	mov	r0, sl
 8008292:	4659      	mov	r1, fp
 8008294:	f7f8 fbda 	bl	8000a4c <__aeabi_uldivmod>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4b0e      	ldr	r3, [pc, #56]	; (80082d8 <UART_SetConfig+0x38c>)
 800829e:	fba3 1302 	umull	r1, r3, r3, r2
 80082a2:	095b      	lsrs	r3, r3, #5
 80082a4:	2164      	movs	r1, #100	; 0x64
 80082a6:	fb01 f303 	mul.w	r3, r1, r3
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	011b      	lsls	r3, r3, #4
 80082ae:	3332      	adds	r3, #50	; 0x32
 80082b0:	4a09      	ldr	r2, [pc, #36]	; (80082d8 <UART_SetConfig+0x38c>)
 80082b2:	fba2 2303 	umull	r2, r3, r2, r3
 80082b6:	095b      	lsrs	r3, r3, #5
 80082b8:	f003 020f 	and.w	r2, r3, #15
 80082bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4432      	add	r2, r6
 80082c2:	609a      	str	r2, [r3, #8]
}
 80082c4:	bf00      	nop
 80082c6:	377c      	adds	r7, #124	; 0x7c
 80082c8:	46bd      	mov	sp, r7
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	bf00      	nop
 80082d0:	40011000 	.word	0x40011000
 80082d4:	40011400 	.word	0x40011400
 80082d8:	51eb851f 	.word	0x51eb851f

080082dc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80082e6:	2300      	movs	r3, #0
 80082e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082f4:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	4b20      	ldr	r3, [pc, #128]	; (800837c <FSMC_NORSRAM_Init+0xa0>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008306:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800830c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008312:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008318:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800831e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008324:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800832a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008330:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008336:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800833c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008342:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008348:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	4313      	orrs	r3, r2
 800834e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	2b08      	cmp	r3, #8
 8008356:	d103      	bne.n	8008360 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800835e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	68f9      	ldr	r1, [r7, #12]
 8008368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3714      	adds	r7, #20
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop
 800837c:	fff00080 	.word	0xfff00080

08008380 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008380:	b480      	push	{r7}
 8008382:	b087      	sub	sp, #28
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800838c:	2300      	movs	r3, #0
 800838e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	1c5a      	adds	r2, r3, #1
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800839a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80083a2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80083ae:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80083b6:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80083be:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80083c8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	3b02      	subs	r3, #2
 80083d0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80083d2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80083d8:	4313      	orrs	r3, r2
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	4313      	orrs	r3, r2
 80083de:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6979      	ldr	r1, [r7, #20]
 80083e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	371c      	adds	r7, #28
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
	...

080083fc <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
 8008408:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800840a:	2300      	movs	r3, #0
 800840c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008414:	d122      	bne.n	800845c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	4b15      	ldr	r3, [pc, #84]	; (8008478 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008424:	4013      	ands	r3, r2
 8008426:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008432:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800843a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008442:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008448:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	4313      	orrs	r3, r2
 800844e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	6979      	ldr	r1, [r7, #20]
 8008456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800845a:	e005      	b.n	8008468 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	371c      	adds	r7, #28
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	cff00000 	.word	0xcff00000

0800847c <__errno>:
 800847c:	4b01      	ldr	r3, [pc, #4]	; (8008484 <__errno+0x8>)
 800847e:	6818      	ldr	r0, [r3, #0]
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	20000018 	.word	0x20000018

08008488 <__libc_init_array>:
 8008488:	b570      	push	{r4, r5, r6, lr}
 800848a:	4d0d      	ldr	r5, [pc, #52]	; (80084c0 <__libc_init_array+0x38>)
 800848c:	4c0d      	ldr	r4, [pc, #52]	; (80084c4 <__libc_init_array+0x3c>)
 800848e:	1b64      	subs	r4, r4, r5
 8008490:	10a4      	asrs	r4, r4, #2
 8008492:	2600      	movs	r6, #0
 8008494:	42a6      	cmp	r6, r4
 8008496:	d109      	bne.n	80084ac <__libc_init_array+0x24>
 8008498:	4d0b      	ldr	r5, [pc, #44]	; (80084c8 <__libc_init_array+0x40>)
 800849a:	4c0c      	ldr	r4, [pc, #48]	; (80084cc <__libc_init_array+0x44>)
 800849c:	f000 fc4e 	bl	8008d3c <_init>
 80084a0:	1b64      	subs	r4, r4, r5
 80084a2:	10a4      	asrs	r4, r4, #2
 80084a4:	2600      	movs	r6, #0
 80084a6:	42a6      	cmp	r6, r4
 80084a8:	d105      	bne.n	80084b6 <__libc_init_array+0x2e>
 80084aa:	bd70      	pop	{r4, r5, r6, pc}
 80084ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80084b0:	4798      	blx	r3
 80084b2:	3601      	adds	r6, #1
 80084b4:	e7ee      	b.n	8008494 <__libc_init_array+0xc>
 80084b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80084ba:	4798      	blx	r3
 80084bc:	3601      	adds	r6, #1
 80084be:	e7f2      	b.n	80084a6 <__libc_init_array+0x1e>
 80084c0:	0800bde0 	.word	0x0800bde0
 80084c4:	0800bde0 	.word	0x0800bde0
 80084c8:	0800bde0 	.word	0x0800bde0
 80084cc:	0800bde4 	.word	0x0800bde4

080084d0 <memset>:
 80084d0:	4402      	add	r2, r0
 80084d2:	4603      	mov	r3, r0
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d100      	bne.n	80084da <memset+0xa>
 80084d8:	4770      	bx	lr
 80084da:	f803 1b01 	strb.w	r1, [r3], #1
 80084de:	e7f9      	b.n	80084d4 <memset+0x4>

080084e0 <siprintf>:
 80084e0:	b40e      	push	{r1, r2, r3}
 80084e2:	b500      	push	{lr}
 80084e4:	b09c      	sub	sp, #112	; 0x70
 80084e6:	ab1d      	add	r3, sp, #116	; 0x74
 80084e8:	9002      	str	r0, [sp, #8]
 80084ea:	9006      	str	r0, [sp, #24]
 80084ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80084f0:	4809      	ldr	r0, [pc, #36]	; (8008518 <siprintf+0x38>)
 80084f2:	9107      	str	r1, [sp, #28]
 80084f4:	9104      	str	r1, [sp, #16]
 80084f6:	4909      	ldr	r1, [pc, #36]	; (800851c <siprintf+0x3c>)
 80084f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80084fc:	9105      	str	r1, [sp, #20]
 80084fe:	6800      	ldr	r0, [r0, #0]
 8008500:	9301      	str	r3, [sp, #4]
 8008502:	a902      	add	r1, sp, #8
 8008504:	f000 f868 	bl	80085d8 <_svfiprintf_r>
 8008508:	9b02      	ldr	r3, [sp, #8]
 800850a:	2200      	movs	r2, #0
 800850c:	701a      	strb	r2, [r3, #0]
 800850e:	b01c      	add	sp, #112	; 0x70
 8008510:	f85d eb04 	ldr.w	lr, [sp], #4
 8008514:	b003      	add	sp, #12
 8008516:	4770      	bx	lr
 8008518:	20000018 	.word	0x20000018
 800851c:	ffff0208 	.word	0xffff0208

08008520 <__ssputs_r>:
 8008520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008524:	688e      	ldr	r6, [r1, #8]
 8008526:	429e      	cmp	r6, r3
 8008528:	4682      	mov	sl, r0
 800852a:	460c      	mov	r4, r1
 800852c:	4690      	mov	r8, r2
 800852e:	461f      	mov	r7, r3
 8008530:	d838      	bhi.n	80085a4 <__ssputs_r+0x84>
 8008532:	898a      	ldrh	r2, [r1, #12]
 8008534:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008538:	d032      	beq.n	80085a0 <__ssputs_r+0x80>
 800853a:	6825      	ldr	r5, [r4, #0]
 800853c:	6909      	ldr	r1, [r1, #16]
 800853e:	eba5 0901 	sub.w	r9, r5, r1
 8008542:	6965      	ldr	r5, [r4, #20]
 8008544:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008548:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800854c:	3301      	adds	r3, #1
 800854e:	444b      	add	r3, r9
 8008550:	106d      	asrs	r5, r5, #1
 8008552:	429d      	cmp	r5, r3
 8008554:	bf38      	it	cc
 8008556:	461d      	movcc	r5, r3
 8008558:	0553      	lsls	r3, r2, #21
 800855a:	d531      	bpl.n	80085c0 <__ssputs_r+0xa0>
 800855c:	4629      	mov	r1, r5
 800855e:	f000 fb47 	bl	8008bf0 <_malloc_r>
 8008562:	4606      	mov	r6, r0
 8008564:	b950      	cbnz	r0, 800857c <__ssputs_r+0x5c>
 8008566:	230c      	movs	r3, #12
 8008568:	f8ca 3000 	str.w	r3, [sl]
 800856c:	89a3      	ldrh	r3, [r4, #12]
 800856e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008572:	81a3      	strh	r3, [r4, #12]
 8008574:	f04f 30ff 	mov.w	r0, #4294967295
 8008578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800857c:	6921      	ldr	r1, [r4, #16]
 800857e:	464a      	mov	r2, r9
 8008580:	f000 fabe 	bl	8008b00 <memcpy>
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800858a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800858e:	81a3      	strh	r3, [r4, #12]
 8008590:	6126      	str	r6, [r4, #16]
 8008592:	6165      	str	r5, [r4, #20]
 8008594:	444e      	add	r6, r9
 8008596:	eba5 0509 	sub.w	r5, r5, r9
 800859a:	6026      	str	r6, [r4, #0]
 800859c:	60a5      	str	r5, [r4, #8]
 800859e:	463e      	mov	r6, r7
 80085a0:	42be      	cmp	r6, r7
 80085a2:	d900      	bls.n	80085a6 <__ssputs_r+0x86>
 80085a4:	463e      	mov	r6, r7
 80085a6:	4632      	mov	r2, r6
 80085a8:	6820      	ldr	r0, [r4, #0]
 80085aa:	4641      	mov	r1, r8
 80085ac:	f000 fab6 	bl	8008b1c <memmove>
 80085b0:	68a3      	ldr	r3, [r4, #8]
 80085b2:	6822      	ldr	r2, [r4, #0]
 80085b4:	1b9b      	subs	r3, r3, r6
 80085b6:	4432      	add	r2, r6
 80085b8:	60a3      	str	r3, [r4, #8]
 80085ba:	6022      	str	r2, [r4, #0]
 80085bc:	2000      	movs	r0, #0
 80085be:	e7db      	b.n	8008578 <__ssputs_r+0x58>
 80085c0:	462a      	mov	r2, r5
 80085c2:	f000 fb6f 	bl	8008ca4 <_realloc_r>
 80085c6:	4606      	mov	r6, r0
 80085c8:	2800      	cmp	r0, #0
 80085ca:	d1e1      	bne.n	8008590 <__ssputs_r+0x70>
 80085cc:	6921      	ldr	r1, [r4, #16]
 80085ce:	4650      	mov	r0, sl
 80085d0:	f000 fabe 	bl	8008b50 <_free_r>
 80085d4:	e7c7      	b.n	8008566 <__ssputs_r+0x46>
	...

080085d8 <_svfiprintf_r>:
 80085d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085dc:	4698      	mov	r8, r3
 80085de:	898b      	ldrh	r3, [r1, #12]
 80085e0:	061b      	lsls	r3, r3, #24
 80085e2:	b09d      	sub	sp, #116	; 0x74
 80085e4:	4607      	mov	r7, r0
 80085e6:	460d      	mov	r5, r1
 80085e8:	4614      	mov	r4, r2
 80085ea:	d50e      	bpl.n	800860a <_svfiprintf_r+0x32>
 80085ec:	690b      	ldr	r3, [r1, #16]
 80085ee:	b963      	cbnz	r3, 800860a <_svfiprintf_r+0x32>
 80085f0:	2140      	movs	r1, #64	; 0x40
 80085f2:	f000 fafd 	bl	8008bf0 <_malloc_r>
 80085f6:	6028      	str	r0, [r5, #0]
 80085f8:	6128      	str	r0, [r5, #16]
 80085fa:	b920      	cbnz	r0, 8008606 <_svfiprintf_r+0x2e>
 80085fc:	230c      	movs	r3, #12
 80085fe:	603b      	str	r3, [r7, #0]
 8008600:	f04f 30ff 	mov.w	r0, #4294967295
 8008604:	e0d1      	b.n	80087aa <_svfiprintf_r+0x1d2>
 8008606:	2340      	movs	r3, #64	; 0x40
 8008608:	616b      	str	r3, [r5, #20]
 800860a:	2300      	movs	r3, #0
 800860c:	9309      	str	r3, [sp, #36]	; 0x24
 800860e:	2320      	movs	r3, #32
 8008610:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008614:	f8cd 800c 	str.w	r8, [sp, #12]
 8008618:	2330      	movs	r3, #48	; 0x30
 800861a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80087c4 <_svfiprintf_r+0x1ec>
 800861e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008622:	f04f 0901 	mov.w	r9, #1
 8008626:	4623      	mov	r3, r4
 8008628:	469a      	mov	sl, r3
 800862a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800862e:	b10a      	cbz	r2, 8008634 <_svfiprintf_r+0x5c>
 8008630:	2a25      	cmp	r2, #37	; 0x25
 8008632:	d1f9      	bne.n	8008628 <_svfiprintf_r+0x50>
 8008634:	ebba 0b04 	subs.w	fp, sl, r4
 8008638:	d00b      	beq.n	8008652 <_svfiprintf_r+0x7a>
 800863a:	465b      	mov	r3, fp
 800863c:	4622      	mov	r2, r4
 800863e:	4629      	mov	r1, r5
 8008640:	4638      	mov	r0, r7
 8008642:	f7ff ff6d 	bl	8008520 <__ssputs_r>
 8008646:	3001      	adds	r0, #1
 8008648:	f000 80aa 	beq.w	80087a0 <_svfiprintf_r+0x1c8>
 800864c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800864e:	445a      	add	r2, fp
 8008650:	9209      	str	r2, [sp, #36]	; 0x24
 8008652:	f89a 3000 	ldrb.w	r3, [sl]
 8008656:	2b00      	cmp	r3, #0
 8008658:	f000 80a2 	beq.w	80087a0 <_svfiprintf_r+0x1c8>
 800865c:	2300      	movs	r3, #0
 800865e:	f04f 32ff 	mov.w	r2, #4294967295
 8008662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008666:	f10a 0a01 	add.w	sl, sl, #1
 800866a:	9304      	str	r3, [sp, #16]
 800866c:	9307      	str	r3, [sp, #28]
 800866e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008672:	931a      	str	r3, [sp, #104]	; 0x68
 8008674:	4654      	mov	r4, sl
 8008676:	2205      	movs	r2, #5
 8008678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867c:	4851      	ldr	r0, [pc, #324]	; (80087c4 <_svfiprintf_r+0x1ec>)
 800867e:	f7f7 fda7 	bl	80001d0 <memchr>
 8008682:	9a04      	ldr	r2, [sp, #16]
 8008684:	b9d8      	cbnz	r0, 80086be <_svfiprintf_r+0xe6>
 8008686:	06d0      	lsls	r0, r2, #27
 8008688:	bf44      	itt	mi
 800868a:	2320      	movmi	r3, #32
 800868c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008690:	0711      	lsls	r1, r2, #28
 8008692:	bf44      	itt	mi
 8008694:	232b      	movmi	r3, #43	; 0x2b
 8008696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800869a:	f89a 3000 	ldrb.w	r3, [sl]
 800869e:	2b2a      	cmp	r3, #42	; 0x2a
 80086a0:	d015      	beq.n	80086ce <_svfiprintf_r+0xf6>
 80086a2:	9a07      	ldr	r2, [sp, #28]
 80086a4:	4654      	mov	r4, sl
 80086a6:	2000      	movs	r0, #0
 80086a8:	f04f 0c0a 	mov.w	ip, #10
 80086ac:	4621      	mov	r1, r4
 80086ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086b2:	3b30      	subs	r3, #48	; 0x30
 80086b4:	2b09      	cmp	r3, #9
 80086b6:	d94e      	bls.n	8008756 <_svfiprintf_r+0x17e>
 80086b8:	b1b0      	cbz	r0, 80086e8 <_svfiprintf_r+0x110>
 80086ba:	9207      	str	r2, [sp, #28]
 80086bc:	e014      	b.n	80086e8 <_svfiprintf_r+0x110>
 80086be:	eba0 0308 	sub.w	r3, r0, r8
 80086c2:	fa09 f303 	lsl.w	r3, r9, r3
 80086c6:	4313      	orrs	r3, r2
 80086c8:	9304      	str	r3, [sp, #16]
 80086ca:	46a2      	mov	sl, r4
 80086cc:	e7d2      	b.n	8008674 <_svfiprintf_r+0x9c>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	1d19      	adds	r1, r3, #4
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	9103      	str	r1, [sp, #12]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	bfbb      	ittet	lt
 80086da:	425b      	neglt	r3, r3
 80086dc:	f042 0202 	orrlt.w	r2, r2, #2
 80086e0:	9307      	strge	r3, [sp, #28]
 80086e2:	9307      	strlt	r3, [sp, #28]
 80086e4:	bfb8      	it	lt
 80086e6:	9204      	strlt	r2, [sp, #16]
 80086e8:	7823      	ldrb	r3, [r4, #0]
 80086ea:	2b2e      	cmp	r3, #46	; 0x2e
 80086ec:	d10c      	bne.n	8008708 <_svfiprintf_r+0x130>
 80086ee:	7863      	ldrb	r3, [r4, #1]
 80086f0:	2b2a      	cmp	r3, #42	; 0x2a
 80086f2:	d135      	bne.n	8008760 <_svfiprintf_r+0x188>
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	1d1a      	adds	r2, r3, #4
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	9203      	str	r2, [sp, #12]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	bfb8      	it	lt
 8008700:	f04f 33ff 	movlt.w	r3, #4294967295
 8008704:	3402      	adds	r4, #2
 8008706:	9305      	str	r3, [sp, #20]
 8008708:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80087d4 <_svfiprintf_r+0x1fc>
 800870c:	7821      	ldrb	r1, [r4, #0]
 800870e:	2203      	movs	r2, #3
 8008710:	4650      	mov	r0, sl
 8008712:	f7f7 fd5d 	bl	80001d0 <memchr>
 8008716:	b140      	cbz	r0, 800872a <_svfiprintf_r+0x152>
 8008718:	2340      	movs	r3, #64	; 0x40
 800871a:	eba0 000a 	sub.w	r0, r0, sl
 800871e:	fa03 f000 	lsl.w	r0, r3, r0
 8008722:	9b04      	ldr	r3, [sp, #16]
 8008724:	4303      	orrs	r3, r0
 8008726:	3401      	adds	r4, #1
 8008728:	9304      	str	r3, [sp, #16]
 800872a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800872e:	4826      	ldr	r0, [pc, #152]	; (80087c8 <_svfiprintf_r+0x1f0>)
 8008730:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008734:	2206      	movs	r2, #6
 8008736:	f7f7 fd4b 	bl	80001d0 <memchr>
 800873a:	2800      	cmp	r0, #0
 800873c:	d038      	beq.n	80087b0 <_svfiprintf_r+0x1d8>
 800873e:	4b23      	ldr	r3, [pc, #140]	; (80087cc <_svfiprintf_r+0x1f4>)
 8008740:	bb1b      	cbnz	r3, 800878a <_svfiprintf_r+0x1b2>
 8008742:	9b03      	ldr	r3, [sp, #12]
 8008744:	3307      	adds	r3, #7
 8008746:	f023 0307 	bic.w	r3, r3, #7
 800874a:	3308      	adds	r3, #8
 800874c:	9303      	str	r3, [sp, #12]
 800874e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008750:	4433      	add	r3, r6
 8008752:	9309      	str	r3, [sp, #36]	; 0x24
 8008754:	e767      	b.n	8008626 <_svfiprintf_r+0x4e>
 8008756:	fb0c 3202 	mla	r2, ip, r2, r3
 800875a:	460c      	mov	r4, r1
 800875c:	2001      	movs	r0, #1
 800875e:	e7a5      	b.n	80086ac <_svfiprintf_r+0xd4>
 8008760:	2300      	movs	r3, #0
 8008762:	3401      	adds	r4, #1
 8008764:	9305      	str	r3, [sp, #20]
 8008766:	4619      	mov	r1, r3
 8008768:	f04f 0c0a 	mov.w	ip, #10
 800876c:	4620      	mov	r0, r4
 800876e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008772:	3a30      	subs	r2, #48	; 0x30
 8008774:	2a09      	cmp	r2, #9
 8008776:	d903      	bls.n	8008780 <_svfiprintf_r+0x1a8>
 8008778:	2b00      	cmp	r3, #0
 800877a:	d0c5      	beq.n	8008708 <_svfiprintf_r+0x130>
 800877c:	9105      	str	r1, [sp, #20]
 800877e:	e7c3      	b.n	8008708 <_svfiprintf_r+0x130>
 8008780:	fb0c 2101 	mla	r1, ip, r1, r2
 8008784:	4604      	mov	r4, r0
 8008786:	2301      	movs	r3, #1
 8008788:	e7f0      	b.n	800876c <_svfiprintf_r+0x194>
 800878a:	ab03      	add	r3, sp, #12
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	462a      	mov	r2, r5
 8008790:	4b0f      	ldr	r3, [pc, #60]	; (80087d0 <_svfiprintf_r+0x1f8>)
 8008792:	a904      	add	r1, sp, #16
 8008794:	4638      	mov	r0, r7
 8008796:	f3af 8000 	nop.w
 800879a:	1c42      	adds	r2, r0, #1
 800879c:	4606      	mov	r6, r0
 800879e:	d1d6      	bne.n	800874e <_svfiprintf_r+0x176>
 80087a0:	89ab      	ldrh	r3, [r5, #12]
 80087a2:	065b      	lsls	r3, r3, #25
 80087a4:	f53f af2c 	bmi.w	8008600 <_svfiprintf_r+0x28>
 80087a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087aa:	b01d      	add	sp, #116	; 0x74
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b0:	ab03      	add	r3, sp, #12
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	462a      	mov	r2, r5
 80087b6:	4b06      	ldr	r3, [pc, #24]	; (80087d0 <_svfiprintf_r+0x1f8>)
 80087b8:	a904      	add	r1, sp, #16
 80087ba:	4638      	mov	r0, r7
 80087bc:	f000 f87a 	bl	80088b4 <_printf_i>
 80087c0:	e7eb      	b.n	800879a <_svfiprintf_r+0x1c2>
 80087c2:	bf00      	nop
 80087c4:	0800bda4 	.word	0x0800bda4
 80087c8:	0800bdae 	.word	0x0800bdae
 80087cc:	00000000 	.word	0x00000000
 80087d0:	08008521 	.word	0x08008521
 80087d4:	0800bdaa 	.word	0x0800bdaa

080087d8 <_printf_common>:
 80087d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	4616      	mov	r6, r2
 80087de:	4699      	mov	r9, r3
 80087e0:	688a      	ldr	r2, [r1, #8]
 80087e2:	690b      	ldr	r3, [r1, #16]
 80087e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087e8:	4293      	cmp	r3, r2
 80087ea:	bfb8      	it	lt
 80087ec:	4613      	movlt	r3, r2
 80087ee:	6033      	str	r3, [r6, #0]
 80087f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087f4:	4607      	mov	r7, r0
 80087f6:	460c      	mov	r4, r1
 80087f8:	b10a      	cbz	r2, 80087fe <_printf_common+0x26>
 80087fa:	3301      	adds	r3, #1
 80087fc:	6033      	str	r3, [r6, #0]
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	0699      	lsls	r1, r3, #26
 8008802:	bf42      	ittt	mi
 8008804:	6833      	ldrmi	r3, [r6, #0]
 8008806:	3302      	addmi	r3, #2
 8008808:	6033      	strmi	r3, [r6, #0]
 800880a:	6825      	ldr	r5, [r4, #0]
 800880c:	f015 0506 	ands.w	r5, r5, #6
 8008810:	d106      	bne.n	8008820 <_printf_common+0x48>
 8008812:	f104 0a19 	add.w	sl, r4, #25
 8008816:	68e3      	ldr	r3, [r4, #12]
 8008818:	6832      	ldr	r2, [r6, #0]
 800881a:	1a9b      	subs	r3, r3, r2
 800881c:	42ab      	cmp	r3, r5
 800881e:	dc26      	bgt.n	800886e <_printf_common+0x96>
 8008820:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008824:	1e13      	subs	r3, r2, #0
 8008826:	6822      	ldr	r2, [r4, #0]
 8008828:	bf18      	it	ne
 800882a:	2301      	movne	r3, #1
 800882c:	0692      	lsls	r2, r2, #26
 800882e:	d42b      	bmi.n	8008888 <_printf_common+0xb0>
 8008830:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008834:	4649      	mov	r1, r9
 8008836:	4638      	mov	r0, r7
 8008838:	47c0      	blx	r8
 800883a:	3001      	adds	r0, #1
 800883c:	d01e      	beq.n	800887c <_printf_common+0xa4>
 800883e:	6823      	ldr	r3, [r4, #0]
 8008840:	68e5      	ldr	r5, [r4, #12]
 8008842:	6832      	ldr	r2, [r6, #0]
 8008844:	f003 0306 	and.w	r3, r3, #6
 8008848:	2b04      	cmp	r3, #4
 800884a:	bf08      	it	eq
 800884c:	1aad      	subeq	r5, r5, r2
 800884e:	68a3      	ldr	r3, [r4, #8]
 8008850:	6922      	ldr	r2, [r4, #16]
 8008852:	bf0c      	ite	eq
 8008854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008858:	2500      	movne	r5, #0
 800885a:	4293      	cmp	r3, r2
 800885c:	bfc4      	itt	gt
 800885e:	1a9b      	subgt	r3, r3, r2
 8008860:	18ed      	addgt	r5, r5, r3
 8008862:	2600      	movs	r6, #0
 8008864:	341a      	adds	r4, #26
 8008866:	42b5      	cmp	r5, r6
 8008868:	d11a      	bne.n	80088a0 <_printf_common+0xc8>
 800886a:	2000      	movs	r0, #0
 800886c:	e008      	b.n	8008880 <_printf_common+0xa8>
 800886e:	2301      	movs	r3, #1
 8008870:	4652      	mov	r2, sl
 8008872:	4649      	mov	r1, r9
 8008874:	4638      	mov	r0, r7
 8008876:	47c0      	blx	r8
 8008878:	3001      	adds	r0, #1
 800887a:	d103      	bne.n	8008884 <_printf_common+0xac>
 800887c:	f04f 30ff 	mov.w	r0, #4294967295
 8008880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008884:	3501      	adds	r5, #1
 8008886:	e7c6      	b.n	8008816 <_printf_common+0x3e>
 8008888:	18e1      	adds	r1, r4, r3
 800888a:	1c5a      	adds	r2, r3, #1
 800888c:	2030      	movs	r0, #48	; 0x30
 800888e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008892:	4422      	add	r2, r4
 8008894:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008898:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800889c:	3302      	adds	r3, #2
 800889e:	e7c7      	b.n	8008830 <_printf_common+0x58>
 80088a0:	2301      	movs	r3, #1
 80088a2:	4622      	mov	r2, r4
 80088a4:	4649      	mov	r1, r9
 80088a6:	4638      	mov	r0, r7
 80088a8:	47c0      	blx	r8
 80088aa:	3001      	adds	r0, #1
 80088ac:	d0e6      	beq.n	800887c <_printf_common+0xa4>
 80088ae:	3601      	adds	r6, #1
 80088b0:	e7d9      	b.n	8008866 <_printf_common+0x8e>
	...

080088b4 <_printf_i>:
 80088b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088b8:	460c      	mov	r4, r1
 80088ba:	4691      	mov	r9, r2
 80088bc:	7e27      	ldrb	r7, [r4, #24]
 80088be:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088c0:	2f78      	cmp	r7, #120	; 0x78
 80088c2:	4680      	mov	r8, r0
 80088c4:	469a      	mov	sl, r3
 80088c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088ca:	d807      	bhi.n	80088dc <_printf_i+0x28>
 80088cc:	2f62      	cmp	r7, #98	; 0x62
 80088ce:	d80a      	bhi.n	80088e6 <_printf_i+0x32>
 80088d0:	2f00      	cmp	r7, #0
 80088d2:	f000 80d8 	beq.w	8008a86 <_printf_i+0x1d2>
 80088d6:	2f58      	cmp	r7, #88	; 0x58
 80088d8:	f000 80a3 	beq.w	8008a22 <_printf_i+0x16e>
 80088dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088e4:	e03a      	b.n	800895c <_printf_i+0xa8>
 80088e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088ea:	2b15      	cmp	r3, #21
 80088ec:	d8f6      	bhi.n	80088dc <_printf_i+0x28>
 80088ee:	a001      	add	r0, pc, #4	; (adr r0, 80088f4 <_printf_i+0x40>)
 80088f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80088f4:	0800894d 	.word	0x0800894d
 80088f8:	08008961 	.word	0x08008961
 80088fc:	080088dd 	.word	0x080088dd
 8008900:	080088dd 	.word	0x080088dd
 8008904:	080088dd 	.word	0x080088dd
 8008908:	080088dd 	.word	0x080088dd
 800890c:	08008961 	.word	0x08008961
 8008910:	080088dd 	.word	0x080088dd
 8008914:	080088dd 	.word	0x080088dd
 8008918:	080088dd 	.word	0x080088dd
 800891c:	080088dd 	.word	0x080088dd
 8008920:	08008a6d 	.word	0x08008a6d
 8008924:	08008991 	.word	0x08008991
 8008928:	08008a4f 	.word	0x08008a4f
 800892c:	080088dd 	.word	0x080088dd
 8008930:	080088dd 	.word	0x080088dd
 8008934:	08008a8f 	.word	0x08008a8f
 8008938:	080088dd 	.word	0x080088dd
 800893c:	08008991 	.word	0x08008991
 8008940:	080088dd 	.word	0x080088dd
 8008944:	080088dd 	.word	0x080088dd
 8008948:	08008a57 	.word	0x08008a57
 800894c:	680b      	ldr	r3, [r1, #0]
 800894e:	1d1a      	adds	r2, r3, #4
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	600a      	str	r2, [r1, #0]
 8008954:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008958:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800895c:	2301      	movs	r3, #1
 800895e:	e0a3      	b.n	8008aa8 <_printf_i+0x1f4>
 8008960:	6825      	ldr	r5, [r4, #0]
 8008962:	6808      	ldr	r0, [r1, #0]
 8008964:	062e      	lsls	r6, r5, #24
 8008966:	f100 0304 	add.w	r3, r0, #4
 800896a:	d50a      	bpl.n	8008982 <_printf_i+0xce>
 800896c:	6805      	ldr	r5, [r0, #0]
 800896e:	600b      	str	r3, [r1, #0]
 8008970:	2d00      	cmp	r5, #0
 8008972:	da03      	bge.n	800897c <_printf_i+0xc8>
 8008974:	232d      	movs	r3, #45	; 0x2d
 8008976:	426d      	negs	r5, r5
 8008978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800897c:	485e      	ldr	r0, [pc, #376]	; (8008af8 <_printf_i+0x244>)
 800897e:	230a      	movs	r3, #10
 8008980:	e019      	b.n	80089b6 <_printf_i+0x102>
 8008982:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008986:	6805      	ldr	r5, [r0, #0]
 8008988:	600b      	str	r3, [r1, #0]
 800898a:	bf18      	it	ne
 800898c:	b22d      	sxthne	r5, r5
 800898e:	e7ef      	b.n	8008970 <_printf_i+0xbc>
 8008990:	680b      	ldr	r3, [r1, #0]
 8008992:	6825      	ldr	r5, [r4, #0]
 8008994:	1d18      	adds	r0, r3, #4
 8008996:	6008      	str	r0, [r1, #0]
 8008998:	0628      	lsls	r0, r5, #24
 800899a:	d501      	bpl.n	80089a0 <_printf_i+0xec>
 800899c:	681d      	ldr	r5, [r3, #0]
 800899e:	e002      	b.n	80089a6 <_printf_i+0xf2>
 80089a0:	0669      	lsls	r1, r5, #25
 80089a2:	d5fb      	bpl.n	800899c <_printf_i+0xe8>
 80089a4:	881d      	ldrh	r5, [r3, #0]
 80089a6:	4854      	ldr	r0, [pc, #336]	; (8008af8 <_printf_i+0x244>)
 80089a8:	2f6f      	cmp	r7, #111	; 0x6f
 80089aa:	bf0c      	ite	eq
 80089ac:	2308      	moveq	r3, #8
 80089ae:	230a      	movne	r3, #10
 80089b0:	2100      	movs	r1, #0
 80089b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089b6:	6866      	ldr	r6, [r4, #4]
 80089b8:	60a6      	str	r6, [r4, #8]
 80089ba:	2e00      	cmp	r6, #0
 80089bc:	bfa2      	ittt	ge
 80089be:	6821      	ldrge	r1, [r4, #0]
 80089c0:	f021 0104 	bicge.w	r1, r1, #4
 80089c4:	6021      	strge	r1, [r4, #0]
 80089c6:	b90d      	cbnz	r5, 80089cc <_printf_i+0x118>
 80089c8:	2e00      	cmp	r6, #0
 80089ca:	d04d      	beq.n	8008a68 <_printf_i+0x1b4>
 80089cc:	4616      	mov	r6, r2
 80089ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80089d2:	fb03 5711 	mls	r7, r3, r1, r5
 80089d6:	5dc7      	ldrb	r7, [r0, r7]
 80089d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089dc:	462f      	mov	r7, r5
 80089de:	42bb      	cmp	r3, r7
 80089e0:	460d      	mov	r5, r1
 80089e2:	d9f4      	bls.n	80089ce <_printf_i+0x11a>
 80089e4:	2b08      	cmp	r3, #8
 80089e6:	d10b      	bne.n	8008a00 <_printf_i+0x14c>
 80089e8:	6823      	ldr	r3, [r4, #0]
 80089ea:	07df      	lsls	r7, r3, #31
 80089ec:	d508      	bpl.n	8008a00 <_printf_i+0x14c>
 80089ee:	6923      	ldr	r3, [r4, #16]
 80089f0:	6861      	ldr	r1, [r4, #4]
 80089f2:	4299      	cmp	r1, r3
 80089f4:	bfde      	ittt	le
 80089f6:	2330      	movle	r3, #48	; 0x30
 80089f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a00:	1b92      	subs	r2, r2, r6
 8008a02:	6122      	str	r2, [r4, #16]
 8008a04:	f8cd a000 	str.w	sl, [sp]
 8008a08:	464b      	mov	r3, r9
 8008a0a:	aa03      	add	r2, sp, #12
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	4640      	mov	r0, r8
 8008a10:	f7ff fee2 	bl	80087d8 <_printf_common>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d14c      	bne.n	8008ab2 <_printf_i+0x1fe>
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295
 8008a1c:	b004      	add	sp, #16
 8008a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a22:	4835      	ldr	r0, [pc, #212]	; (8008af8 <_printf_i+0x244>)
 8008a24:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	680e      	ldr	r6, [r1, #0]
 8008a2c:	061f      	lsls	r7, r3, #24
 8008a2e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a32:	600e      	str	r6, [r1, #0]
 8008a34:	d514      	bpl.n	8008a60 <_printf_i+0x1ac>
 8008a36:	07d9      	lsls	r1, r3, #31
 8008a38:	bf44      	itt	mi
 8008a3a:	f043 0320 	orrmi.w	r3, r3, #32
 8008a3e:	6023      	strmi	r3, [r4, #0]
 8008a40:	b91d      	cbnz	r5, 8008a4a <_printf_i+0x196>
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	f023 0320 	bic.w	r3, r3, #32
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	2310      	movs	r3, #16
 8008a4c:	e7b0      	b.n	80089b0 <_printf_i+0xfc>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	f043 0320 	orr.w	r3, r3, #32
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	2378      	movs	r3, #120	; 0x78
 8008a58:	4828      	ldr	r0, [pc, #160]	; (8008afc <_printf_i+0x248>)
 8008a5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a5e:	e7e3      	b.n	8008a28 <_printf_i+0x174>
 8008a60:	065e      	lsls	r6, r3, #25
 8008a62:	bf48      	it	mi
 8008a64:	b2ad      	uxthmi	r5, r5
 8008a66:	e7e6      	b.n	8008a36 <_printf_i+0x182>
 8008a68:	4616      	mov	r6, r2
 8008a6a:	e7bb      	b.n	80089e4 <_printf_i+0x130>
 8008a6c:	680b      	ldr	r3, [r1, #0]
 8008a6e:	6826      	ldr	r6, [r4, #0]
 8008a70:	6960      	ldr	r0, [r4, #20]
 8008a72:	1d1d      	adds	r5, r3, #4
 8008a74:	600d      	str	r5, [r1, #0]
 8008a76:	0635      	lsls	r5, r6, #24
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	d501      	bpl.n	8008a80 <_printf_i+0x1cc>
 8008a7c:	6018      	str	r0, [r3, #0]
 8008a7e:	e002      	b.n	8008a86 <_printf_i+0x1d2>
 8008a80:	0671      	lsls	r1, r6, #25
 8008a82:	d5fb      	bpl.n	8008a7c <_printf_i+0x1c8>
 8008a84:	8018      	strh	r0, [r3, #0]
 8008a86:	2300      	movs	r3, #0
 8008a88:	6123      	str	r3, [r4, #16]
 8008a8a:	4616      	mov	r6, r2
 8008a8c:	e7ba      	b.n	8008a04 <_printf_i+0x150>
 8008a8e:	680b      	ldr	r3, [r1, #0]
 8008a90:	1d1a      	adds	r2, r3, #4
 8008a92:	600a      	str	r2, [r1, #0]
 8008a94:	681e      	ldr	r6, [r3, #0]
 8008a96:	6862      	ldr	r2, [r4, #4]
 8008a98:	2100      	movs	r1, #0
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	f7f7 fb98 	bl	80001d0 <memchr>
 8008aa0:	b108      	cbz	r0, 8008aa6 <_printf_i+0x1f2>
 8008aa2:	1b80      	subs	r0, r0, r6
 8008aa4:	6060      	str	r0, [r4, #4]
 8008aa6:	6863      	ldr	r3, [r4, #4]
 8008aa8:	6123      	str	r3, [r4, #16]
 8008aaa:	2300      	movs	r3, #0
 8008aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ab0:	e7a8      	b.n	8008a04 <_printf_i+0x150>
 8008ab2:	6923      	ldr	r3, [r4, #16]
 8008ab4:	4632      	mov	r2, r6
 8008ab6:	4649      	mov	r1, r9
 8008ab8:	4640      	mov	r0, r8
 8008aba:	47d0      	blx	sl
 8008abc:	3001      	adds	r0, #1
 8008abe:	d0ab      	beq.n	8008a18 <_printf_i+0x164>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	079b      	lsls	r3, r3, #30
 8008ac4:	d413      	bmi.n	8008aee <_printf_i+0x23a>
 8008ac6:	68e0      	ldr	r0, [r4, #12]
 8008ac8:	9b03      	ldr	r3, [sp, #12]
 8008aca:	4298      	cmp	r0, r3
 8008acc:	bfb8      	it	lt
 8008ace:	4618      	movlt	r0, r3
 8008ad0:	e7a4      	b.n	8008a1c <_printf_i+0x168>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	4640      	mov	r0, r8
 8008ada:	47d0      	blx	sl
 8008adc:	3001      	adds	r0, #1
 8008ade:	d09b      	beq.n	8008a18 <_printf_i+0x164>
 8008ae0:	3501      	adds	r5, #1
 8008ae2:	68e3      	ldr	r3, [r4, #12]
 8008ae4:	9903      	ldr	r1, [sp, #12]
 8008ae6:	1a5b      	subs	r3, r3, r1
 8008ae8:	42ab      	cmp	r3, r5
 8008aea:	dcf2      	bgt.n	8008ad2 <_printf_i+0x21e>
 8008aec:	e7eb      	b.n	8008ac6 <_printf_i+0x212>
 8008aee:	2500      	movs	r5, #0
 8008af0:	f104 0619 	add.w	r6, r4, #25
 8008af4:	e7f5      	b.n	8008ae2 <_printf_i+0x22e>
 8008af6:	bf00      	nop
 8008af8:	0800bdb5 	.word	0x0800bdb5
 8008afc:	0800bdc6 	.word	0x0800bdc6

08008b00 <memcpy>:
 8008b00:	440a      	add	r2, r1
 8008b02:	4291      	cmp	r1, r2
 8008b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b08:	d100      	bne.n	8008b0c <memcpy+0xc>
 8008b0a:	4770      	bx	lr
 8008b0c:	b510      	push	{r4, lr}
 8008b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b16:	4291      	cmp	r1, r2
 8008b18:	d1f9      	bne.n	8008b0e <memcpy+0xe>
 8008b1a:	bd10      	pop	{r4, pc}

08008b1c <memmove>:
 8008b1c:	4288      	cmp	r0, r1
 8008b1e:	b510      	push	{r4, lr}
 8008b20:	eb01 0402 	add.w	r4, r1, r2
 8008b24:	d902      	bls.n	8008b2c <memmove+0x10>
 8008b26:	4284      	cmp	r4, r0
 8008b28:	4623      	mov	r3, r4
 8008b2a:	d807      	bhi.n	8008b3c <memmove+0x20>
 8008b2c:	1e43      	subs	r3, r0, #1
 8008b2e:	42a1      	cmp	r1, r4
 8008b30:	d008      	beq.n	8008b44 <memmove+0x28>
 8008b32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b3a:	e7f8      	b.n	8008b2e <memmove+0x12>
 8008b3c:	4402      	add	r2, r0
 8008b3e:	4601      	mov	r1, r0
 8008b40:	428a      	cmp	r2, r1
 8008b42:	d100      	bne.n	8008b46 <memmove+0x2a>
 8008b44:	bd10      	pop	{r4, pc}
 8008b46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b4e:	e7f7      	b.n	8008b40 <memmove+0x24>

08008b50 <_free_r>:
 8008b50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b52:	2900      	cmp	r1, #0
 8008b54:	d048      	beq.n	8008be8 <_free_r+0x98>
 8008b56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b5a:	9001      	str	r0, [sp, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f1a1 0404 	sub.w	r4, r1, #4
 8008b62:	bfb8      	it	lt
 8008b64:	18e4      	addlt	r4, r4, r3
 8008b66:	f000 f8d3 	bl	8008d10 <__malloc_lock>
 8008b6a:	4a20      	ldr	r2, [pc, #128]	; (8008bec <_free_r+0x9c>)
 8008b6c:	9801      	ldr	r0, [sp, #4]
 8008b6e:	6813      	ldr	r3, [r2, #0]
 8008b70:	4615      	mov	r5, r2
 8008b72:	b933      	cbnz	r3, 8008b82 <_free_r+0x32>
 8008b74:	6063      	str	r3, [r4, #4]
 8008b76:	6014      	str	r4, [r2, #0]
 8008b78:	b003      	add	sp, #12
 8008b7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b7e:	f000 b8cd 	b.w	8008d1c <__malloc_unlock>
 8008b82:	42a3      	cmp	r3, r4
 8008b84:	d90b      	bls.n	8008b9e <_free_r+0x4e>
 8008b86:	6821      	ldr	r1, [r4, #0]
 8008b88:	1862      	adds	r2, r4, r1
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	bf04      	itt	eq
 8008b8e:	681a      	ldreq	r2, [r3, #0]
 8008b90:	685b      	ldreq	r3, [r3, #4]
 8008b92:	6063      	str	r3, [r4, #4]
 8008b94:	bf04      	itt	eq
 8008b96:	1852      	addeq	r2, r2, r1
 8008b98:	6022      	streq	r2, [r4, #0]
 8008b9a:	602c      	str	r4, [r5, #0]
 8008b9c:	e7ec      	b.n	8008b78 <_free_r+0x28>
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	b10b      	cbz	r3, 8008ba8 <_free_r+0x58>
 8008ba4:	42a3      	cmp	r3, r4
 8008ba6:	d9fa      	bls.n	8008b9e <_free_r+0x4e>
 8008ba8:	6811      	ldr	r1, [r2, #0]
 8008baa:	1855      	adds	r5, r2, r1
 8008bac:	42a5      	cmp	r5, r4
 8008bae:	d10b      	bne.n	8008bc8 <_free_r+0x78>
 8008bb0:	6824      	ldr	r4, [r4, #0]
 8008bb2:	4421      	add	r1, r4
 8008bb4:	1854      	adds	r4, r2, r1
 8008bb6:	42a3      	cmp	r3, r4
 8008bb8:	6011      	str	r1, [r2, #0]
 8008bba:	d1dd      	bne.n	8008b78 <_free_r+0x28>
 8008bbc:	681c      	ldr	r4, [r3, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	6053      	str	r3, [r2, #4]
 8008bc2:	4421      	add	r1, r4
 8008bc4:	6011      	str	r1, [r2, #0]
 8008bc6:	e7d7      	b.n	8008b78 <_free_r+0x28>
 8008bc8:	d902      	bls.n	8008bd0 <_free_r+0x80>
 8008bca:	230c      	movs	r3, #12
 8008bcc:	6003      	str	r3, [r0, #0]
 8008bce:	e7d3      	b.n	8008b78 <_free_r+0x28>
 8008bd0:	6825      	ldr	r5, [r4, #0]
 8008bd2:	1961      	adds	r1, r4, r5
 8008bd4:	428b      	cmp	r3, r1
 8008bd6:	bf04      	itt	eq
 8008bd8:	6819      	ldreq	r1, [r3, #0]
 8008bda:	685b      	ldreq	r3, [r3, #4]
 8008bdc:	6063      	str	r3, [r4, #4]
 8008bde:	bf04      	itt	eq
 8008be0:	1949      	addeq	r1, r1, r5
 8008be2:	6021      	streq	r1, [r4, #0]
 8008be4:	6054      	str	r4, [r2, #4]
 8008be6:	e7c7      	b.n	8008b78 <_free_r+0x28>
 8008be8:	b003      	add	sp, #12
 8008bea:	bd30      	pop	{r4, r5, pc}
 8008bec:	2000023c 	.word	0x2000023c

08008bf0 <_malloc_r>:
 8008bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf2:	1ccd      	adds	r5, r1, #3
 8008bf4:	f025 0503 	bic.w	r5, r5, #3
 8008bf8:	3508      	adds	r5, #8
 8008bfa:	2d0c      	cmp	r5, #12
 8008bfc:	bf38      	it	cc
 8008bfe:	250c      	movcc	r5, #12
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	4606      	mov	r6, r0
 8008c04:	db01      	blt.n	8008c0a <_malloc_r+0x1a>
 8008c06:	42a9      	cmp	r1, r5
 8008c08:	d903      	bls.n	8008c12 <_malloc_r+0x22>
 8008c0a:	230c      	movs	r3, #12
 8008c0c:	6033      	str	r3, [r6, #0]
 8008c0e:	2000      	movs	r0, #0
 8008c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c12:	f000 f87d 	bl	8008d10 <__malloc_lock>
 8008c16:	4921      	ldr	r1, [pc, #132]	; (8008c9c <_malloc_r+0xac>)
 8008c18:	680a      	ldr	r2, [r1, #0]
 8008c1a:	4614      	mov	r4, r2
 8008c1c:	b99c      	cbnz	r4, 8008c46 <_malloc_r+0x56>
 8008c1e:	4f20      	ldr	r7, [pc, #128]	; (8008ca0 <_malloc_r+0xb0>)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	b923      	cbnz	r3, 8008c2e <_malloc_r+0x3e>
 8008c24:	4621      	mov	r1, r4
 8008c26:	4630      	mov	r0, r6
 8008c28:	f000 f862 	bl	8008cf0 <_sbrk_r>
 8008c2c:	6038      	str	r0, [r7, #0]
 8008c2e:	4629      	mov	r1, r5
 8008c30:	4630      	mov	r0, r6
 8008c32:	f000 f85d 	bl	8008cf0 <_sbrk_r>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	d123      	bne.n	8008c82 <_malloc_r+0x92>
 8008c3a:	230c      	movs	r3, #12
 8008c3c:	6033      	str	r3, [r6, #0]
 8008c3e:	4630      	mov	r0, r6
 8008c40:	f000 f86c 	bl	8008d1c <__malloc_unlock>
 8008c44:	e7e3      	b.n	8008c0e <_malloc_r+0x1e>
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	1b5b      	subs	r3, r3, r5
 8008c4a:	d417      	bmi.n	8008c7c <_malloc_r+0x8c>
 8008c4c:	2b0b      	cmp	r3, #11
 8008c4e:	d903      	bls.n	8008c58 <_malloc_r+0x68>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	441c      	add	r4, r3
 8008c54:	6025      	str	r5, [r4, #0]
 8008c56:	e004      	b.n	8008c62 <_malloc_r+0x72>
 8008c58:	6863      	ldr	r3, [r4, #4]
 8008c5a:	42a2      	cmp	r2, r4
 8008c5c:	bf0c      	ite	eq
 8008c5e:	600b      	streq	r3, [r1, #0]
 8008c60:	6053      	strne	r3, [r2, #4]
 8008c62:	4630      	mov	r0, r6
 8008c64:	f000 f85a 	bl	8008d1c <__malloc_unlock>
 8008c68:	f104 000b 	add.w	r0, r4, #11
 8008c6c:	1d23      	adds	r3, r4, #4
 8008c6e:	f020 0007 	bic.w	r0, r0, #7
 8008c72:	1ac2      	subs	r2, r0, r3
 8008c74:	d0cc      	beq.n	8008c10 <_malloc_r+0x20>
 8008c76:	1a1b      	subs	r3, r3, r0
 8008c78:	50a3      	str	r3, [r4, r2]
 8008c7a:	e7c9      	b.n	8008c10 <_malloc_r+0x20>
 8008c7c:	4622      	mov	r2, r4
 8008c7e:	6864      	ldr	r4, [r4, #4]
 8008c80:	e7cc      	b.n	8008c1c <_malloc_r+0x2c>
 8008c82:	1cc4      	adds	r4, r0, #3
 8008c84:	f024 0403 	bic.w	r4, r4, #3
 8008c88:	42a0      	cmp	r0, r4
 8008c8a:	d0e3      	beq.n	8008c54 <_malloc_r+0x64>
 8008c8c:	1a21      	subs	r1, r4, r0
 8008c8e:	4630      	mov	r0, r6
 8008c90:	f000 f82e 	bl	8008cf0 <_sbrk_r>
 8008c94:	3001      	adds	r0, #1
 8008c96:	d1dd      	bne.n	8008c54 <_malloc_r+0x64>
 8008c98:	e7cf      	b.n	8008c3a <_malloc_r+0x4a>
 8008c9a:	bf00      	nop
 8008c9c:	2000023c 	.word	0x2000023c
 8008ca0:	20000240 	.word	0x20000240

08008ca4 <_realloc_r>:
 8008ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca6:	4607      	mov	r7, r0
 8008ca8:	4614      	mov	r4, r2
 8008caa:	460e      	mov	r6, r1
 8008cac:	b921      	cbnz	r1, 8008cb8 <_realloc_r+0x14>
 8008cae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cb2:	4611      	mov	r1, r2
 8008cb4:	f7ff bf9c 	b.w	8008bf0 <_malloc_r>
 8008cb8:	b922      	cbnz	r2, 8008cc4 <_realloc_r+0x20>
 8008cba:	f7ff ff49 	bl	8008b50 <_free_r>
 8008cbe:	4625      	mov	r5, r4
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cc4:	f000 f830 	bl	8008d28 <_malloc_usable_size_r>
 8008cc8:	42a0      	cmp	r0, r4
 8008cca:	d20f      	bcs.n	8008cec <_realloc_r+0x48>
 8008ccc:	4621      	mov	r1, r4
 8008cce:	4638      	mov	r0, r7
 8008cd0:	f7ff ff8e 	bl	8008bf0 <_malloc_r>
 8008cd4:	4605      	mov	r5, r0
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d0f2      	beq.n	8008cc0 <_realloc_r+0x1c>
 8008cda:	4631      	mov	r1, r6
 8008cdc:	4622      	mov	r2, r4
 8008cde:	f7ff ff0f 	bl	8008b00 <memcpy>
 8008ce2:	4631      	mov	r1, r6
 8008ce4:	4638      	mov	r0, r7
 8008ce6:	f7ff ff33 	bl	8008b50 <_free_r>
 8008cea:	e7e9      	b.n	8008cc0 <_realloc_r+0x1c>
 8008cec:	4635      	mov	r5, r6
 8008cee:	e7e7      	b.n	8008cc0 <_realloc_r+0x1c>

08008cf0 <_sbrk_r>:
 8008cf0:	b538      	push	{r3, r4, r5, lr}
 8008cf2:	4d06      	ldr	r5, [pc, #24]	; (8008d0c <_sbrk_r+0x1c>)
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	4608      	mov	r0, r1
 8008cfa:	602b      	str	r3, [r5, #0]
 8008cfc:	f7f9 fba6 	bl	800244c <_sbrk>
 8008d00:	1c43      	adds	r3, r0, #1
 8008d02:	d102      	bne.n	8008d0a <_sbrk_r+0x1a>
 8008d04:	682b      	ldr	r3, [r5, #0]
 8008d06:	b103      	cbz	r3, 8008d0a <_sbrk_r+0x1a>
 8008d08:	6023      	str	r3, [r4, #0]
 8008d0a:	bd38      	pop	{r3, r4, r5, pc}
 8008d0c:	200005dc 	.word	0x200005dc

08008d10 <__malloc_lock>:
 8008d10:	4801      	ldr	r0, [pc, #4]	; (8008d18 <__malloc_lock+0x8>)
 8008d12:	f000 b811 	b.w	8008d38 <__retarget_lock_acquire_recursive>
 8008d16:	bf00      	nop
 8008d18:	200005e4 	.word	0x200005e4

08008d1c <__malloc_unlock>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	; (8008d24 <__malloc_unlock+0x8>)
 8008d1e:	f000 b80c 	b.w	8008d3a <__retarget_lock_release_recursive>
 8008d22:	bf00      	nop
 8008d24:	200005e4 	.word	0x200005e4

08008d28 <_malloc_usable_size_r>:
 8008d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d2c:	1f18      	subs	r0, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	bfbc      	itt	lt
 8008d32:	580b      	ldrlt	r3, [r1, r0]
 8008d34:	18c0      	addlt	r0, r0, r3
 8008d36:	4770      	bx	lr

08008d38 <__retarget_lock_acquire_recursive>:
 8008d38:	4770      	bx	lr

08008d3a <__retarget_lock_release_recursive>:
 8008d3a:	4770      	bx	lr

08008d3c <_init>:
 8008d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d3e:	bf00      	nop
 8008d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d42:	bc08      	pop	{r3}
 8008d44:	469e      	mov	lr, r3
 8008d46:	4770      	bx	lr

08008d48 <_fini>:
 8008d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4a:	bf00      	nop
 8008d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d4e:	bc08      	pop	{r3}
 8008d50:	469e      	mov	lr, r3
 8008d52:	4770      	bx	lr
