{'outputReg': {'DefVars': ['outputReadOut', 'outputs'],
               'Lines': ['240:D', '253:D'],
               'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a202f110>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f14a202f650>]},
 'outputRw': {'DefVars': [None, None],
              'Lines': ['238:C', '238:C'],
              'Sensitivities': [['outputRw'], ['outputRw']]},
 'outputRwAddr': {'DefVars': ['outputReadOut'],
                  'Lines': ['240:D'],
                  'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a202f110>]},
 'outputWriteIn': {'DefVars': ['outputReg'],
                   'Lines': ['245:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a202f3d0>]},
 'reset': {'DefVars': [None, None, None],
           'Lines': ['229:C', '229:C', '229:C'],
           'Sensitivities': [['reset'], ['reset'], ['reset']]}}
