//
// File created by:  ncverilog
// Do not modify this file
//
/home/lheck/capeta-project-trunk/tsmc-180nm/outputs/dft-psynth/atpg/capeta_soc_pads.et_netlist.v
/home/lheck/capeta-project-trunk/tsmc-180nm/outputs/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.mainsim.v
