Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:53 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.091ns (62.900%)  route 0.054ns (37.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[4]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[4]/Q
                         net (fo=1, estimated)        0.054     0.145    vidin_rgb_reg2[4]
    SLICE_X0Y71          FDRE                                         r  vidin_rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.091ns (62.647%)  route 0.054ns (37.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[5]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[5]/Q
                         net (fo=1, estimated)        0.054     0.145    vidin_rgb_reg2[5]
    SLICE_X0Y71          FDRE                                         r  vidin_rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.091ns (46.984%)  route 0.103ns (53.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[6]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[6]/Q
                         net (fo=1, estimated)        0.103     0.194    vidin_rgb_reg2[6]
    SLICE_X0Y72          FDRE                                         r  vidin_rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.801%)  route 0.097ns (49.199%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  vidin_rgb_reg1_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg1_reg[3]/Q
                         net (fo=1, estimated)        0.097     0.197    n_0_vidin_rgb_reg1_reg[3]
    SLICE_X1Y71          FDRE                                         r  vidin_rgb_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.501%)  route 0.098ns (49.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[13]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[13]/Q
                         net (fo=1, estimated)        0.098     0.198    vidin_addr_reg1__0[13]
    SLICE_X0Y69          FDRE                                         r  vidin_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.913%)  route 0.100ns (50.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[2]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[2]/Q
                         net (fo=1, estimated)        0.100     0.200    vidin_addr_reg1[2]
    SLICE_X1Y65          FDRE                                         r  vidin_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.913%)  route 0.100ns (50.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  vidin_rgb_reg1_reg[5]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg1_reg[5]/Q
                         net (fo=1, estimated)        0.100     0.200    n_0_vidin_rgb_reg1_reg[5]
    SLICE_X1Y71          FDRE                                         r  vidin_rgb_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.913%)  route 0.100ns (50.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[0]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg2_reg[0]/Q
                         net (fo=1, estimated)        0.100     0.200    vidin_rgb_reg2[0]
    SLICE_X0Y72          FDRE                                         r  vidin_rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.768%)  route 0.101ns (50.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[1]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[1]/Q
                         net (fo=1, estimated)        0.101     0.201    vidin_addr_reg1[1]
    SLICE_X1Y65          FDRE                                         r  vidin_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.768%)  route 0.101ns (50.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[3]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[3]/Q
                         net (fo=1, estimated)        0.101     0.201    vidin_addr_reg1[3]
    SLICE_X1Y65          FDRE                                         r  vidin_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------




