// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module HellaCacheArbiter(
  input         io_requestor_0_req_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [31:0] io_requestor_0_req_bits_addr,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [5:0]  io_requestor_0_req_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [4:0]  io_requestor_0_req_bits_cmd,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [1:0]  io_requestor_0_req_bits_size,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_requestor_0_req_bits_signed,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [1:0]  io_requestor_0_req_bits_dprv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_requestor_0_req_bits_dv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s1_kill,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [31:0] io_requestor_0_s1_data_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_req_ready,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_nack,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_resp_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [5:0]  io_mem_resp_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [31:0] io_mem_resp_bits_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_resp_bits_replay,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_resp_bits_has_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [31:0] io_mem_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_replay_next,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_gf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_gf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [31:0] io_mem_s2_gpa,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_ordered,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_perf_release,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_perf_grant,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_clock_enabled,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_req_ready,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_nack,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_resp_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [5:0]  io_requestor_0_resp_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [31:0] io_requestor_0_resp_bits_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_resp_bits_replay,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_resp_bits_has_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [31:0] io_requestor_0_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_replay_next,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_gf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_gf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [31:0] io_requestor_0_s2_gpa,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_ordered,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_perf_release,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_perf_grant,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_clock_enabled,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_req_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [5:0]  io_mem_req_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [4:0]  io_mem_req_bits_cmd,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [1:0]  io_mem_req_bits_size,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_mem_req_bits_signed,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [1:0]  io_mem_req_bits_dprv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_mem_req_bits_dv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s1_kill,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [31:0] io_mem_s1_data_data	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
);

  assign io_requestor_0_req_ready = io_mem_req_ready;
  assign io_requestor_0_s2_nack = io_mem_s2_nack;
  assign io_requestor_0_resp_valid = io_mem_resp_valid;
  assign io_requestor_0_resp_bits_tag = io_mem_resp_bits_tag;
  assign io_requestor_0_resp_bits_data = io_mem_resp_bits_data;
  assign io_requestor_0_resp_bits_replay = io_mem_resp_bits_replay;
  assign io_requestor_0_resp_bits_has_data = io_mem_resp_bits_has_data;
  assign io_requestor_0_resp_bits_data_word_bypass = io_mem_resp_bits_data_word_bypass;
  assign io_requestor_0_replay_next = io_mem_replay_next;
  assign io_requestor_0_s2_xcpt_ma_ld = io_mem_s2_xcpt_ma_ld;
  assign io_requestor_0_s2_xcpt_ma_st = io_mem_s2_xcpt_ma_st;
  assign io_requestor_0_s2_xcpt_pf_ld = io_mem_s2_xcpt_pf_ld;
  assign io_requestor_0_s2_xcpt_pf_st = io_mem_s2_xcpt_pf_st;
  assign io_requestor_0_s2_xcpt_gf_ld = io_mem_s2_xcpt_gf_ld;
  assign io_requestor_0_s2_xcpt_gf_st = io_mem_s2_xcpt_gf_st;
  assign io_requestor_0_s2_xcpt_ae_ld = io_mem_s2_xcpt_ae_ld;
  assign io_requestor_0_s2_xcpt_ae_st = io_mem_s2_xcpt_ae_st;
  assign io_requestor_0_s2_gpa = io_mem_s2_gpa;
  assign io_requestor_0_ordered = io_mem_ordered;
  assign io_requestor_0_perf_release = io_mem_perf_release;
  assign io_requestor_0_perf_grant = io_mem_perf_grant;
  assign io_requestor_0_clock_enabled = io_mem_clock_enabled;
  assign io_mem_req_valid = io_requestor_0_req_valid;
  assign io_mem_req_bits_addr = io_requestor_0_req_bits_addr;
  assign io_mem_req_bits_tag = io_requestor_0_req_bits_tag;
  assign io_mem_req_bits_cmd = io_requestor_0_req_bits_cmd;
  assign io_mem_req_bits_size = io_requestor_0_req_bits_size;
  assign io_mem_req_bits_signed = io_requestor_0_req_bits_signed;
  assign io_mem_req_bits_dprv = io_requestor_0_req_bits_dprv;
  assign io_mem_req_bits_dv = io_requestor_0_req_bits_dv;
  assign io_mem_s1_kill = io_requestor_0_s1_kill;
  assign io_mem_s1_data_data = io_requestor_0_s1_data_data;
endmodule

