
*** Running vivado
    with args -log XADCtoLEDs.vdi -applog -m64 -messageDb vivado.pb -mode batch -source XADCtoLEDs.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source XADCtoLEDs.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'myadc'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'myadc/U0'
Finished Parsing XDC File [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'myadc/U0'
Parsing XDC File [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/constrs_1/imports/Labs/Zedboard_Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/constrs_1/imports/Labs/Zedboard_Master.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/constrs_1/imports/Labs/Zedboard_Master.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.srcs/constrs_1/imports/Labs/Zedboard_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1135.273 ; gain = 3.012 ; free physical = 2439 ; free virtual = 12461
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2282941b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 2282941b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 15563a81a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134
Ending Logic Optimization Task | Checksum: 15563a81a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134
Implement Debug Cores | Checksum: 2282941b3
Logic Optimization | Checksum: 2282941b3

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 15563a81a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1525.781 ; gain = 0.000 ; free physical = 2111 ; free virtual = 12134
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1525.781 ; gain = 393.520 ; free physical = 2111 ; free virtual = 12134
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1557.797 ; gain = 0.000 ; free physical = 2109 ; free virtual = 12134
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.runs/impl_1/XADCtoLEDs_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1540f2910

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1557.797 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12112

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.797 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12112
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.797 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12112

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: b44e924d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1557.797 ; gain = 0.000 ; free physical = 2088 ; free virtual = 12111
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: b44e924d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: b44e924d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: bdd5d2fb

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 198a4016a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 1d8b815b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110
Phase 2.2 Build Placer Netlist Model | Checksum: 1d8b815b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1d8b815b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110
Phase 2.3 Constrain Clocks/Macros | Checksum: 1d8b815b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110
Phase 2 Placer Initialization | Checksum: 1d8b815b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1595.801 ; gain = 38.004 ; free physical = 2087 ; free virtual = 12110

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1fd3712bc

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2082 ; free virtual = 12105

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1fd3712bc

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2082 ; free virtual = 12105

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1f6246451

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2082 ; free virtual = 12105

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d1d35555

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2082 ; free virtual = 12105

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
Phase 4.4 Small Shape Detail Placement | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
Phase 4 Detail Placement | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 6 Post Commit Optimization
Phase 6 Post Commit Optimization | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 5.4 Placer Reporting
Phase 5.4 Placer Reporting | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1789e290f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
Ending Placer Task | Checksum: 145504a2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1627.816 ; gain = 70.020 ; free physical = 2073 ; free virtual = 12096
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1627.816 ; gain = 0.000 ; free physical = 2072 ; free virtual = 12097
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1627.816 ; gain = 0.000 ; free physical = 2074 ; free virtual = 12097
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1627.816 ; gain = 0.000 ; free physical = 2074 ; free virtual = 12097
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1627.816 ; gain = 0.000 ; free physical = 2074 ; free virtual = 12097
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b0772ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1708.477 ; gain = 80.660 ; free physical = 1962 ; free virtual = 11984

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 9b0772ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1722.477 ; gain = 94.660 ; free physical = 1948 ; free virtual = 11970
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: fb09564a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 5b99d690

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949
Phase 4 Rip-up And Reroute | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0377446 %
  Global Horizontal Routing Utilization  = 0.0175794 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 14.4144%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b2c52de5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.531 ; gain = 113.715 ; free physical = 1927 ; free virtual = 11949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1775.438 ; gain = 147.621 ; free physical = 1927 ; free virtual = 11949
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1783.340 ; gain = 0.000 ; free physical = 1925 ; free virtual = 11949
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.runs/impl_1/XADCtoLEDs_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-274] XADC DRP clock frequency 6250.0 MHz is outside the valid range of 0.0 to 250.0 MHz for power estimation.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./XADCtoLEDs.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/physics/Labs/week17/week17_20190305_project3_XADCtoLEDS/week17_20190305_project3_XADCtoLEDS.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar  5 16:35:29 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2096.465 ; gain = 313.125 ; free physical = 1601 ; free virtual = 11629
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 16:35:29 2019...
