set a(0-4935) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-16 LOC {1 0.0 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{774 0 0 0-5485 {}}} SUCCS {{258 0 0 0-4933 {}} {256 0 0 0-5485 {}}} CYCLES {}}
set a(0-4936) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-17 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4937) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-18 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4938) {AREA_SCORE {} NAME s:asn(s(11:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-19 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4939) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-20 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4940) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-21 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4941) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-22 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4942) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-23 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4943) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-24 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4944) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-25 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4945) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-26 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4946) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-27 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4947) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-28 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4948) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-29 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4949) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-30 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4950) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-31 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4951) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-32 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{258 0 0 0-4933 {}}} CYCLES {}}
set a(0-4952) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-33 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-4933 {}}} SUCCS {{259 0 0 0-4933 {}}} CYCLES {}}
set a(0-4953) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(11:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-34 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375} PREDS {{772 0 0 0-4934 {}}} SUCCS {{259 0 0 0-4934 {}}} CYCLES {}}
set a(0-4954) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-35 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{132 0 0 0-5434 {}} {260 0 0 0-5433 {}} {260 0 0 0-5430 {}} {260 0 0 0-5429 {}}} SUCCS {{256 0 0 0-5429 {}}} CYCLES {}}
set a(0-4955) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-36 LOC {0 0.9999999375 8 0.0 8 0.0 8 0.0 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-5383 {}}} CYCLES {}}
set a(0-4956) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-37 LOC {0 0.9999999375 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-5386 {}}} CYCLES {}}
set a(0-4957) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-38 LOC {0 0.9999999375 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-5318 {}}} CYCLES {}}
set a(0-4958) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-39 LOC {0 0.9999999375 6 0.9874999375000001 6 0.9874999375000001 6 0.9874999375000001 8 0.2546874375} PREDS {} SUCCS {{258 0 0 0-5308 {}}} CYCLES {}}
set a(0-4959) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-40 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4960) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-41 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4961) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-42 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4962) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-43 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4963) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-44 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4964) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-45 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4965) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-46 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4966) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-47 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4967) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-48 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4968) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-49 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4969) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-50 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4970) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-51 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4971) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-52 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4972) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-53 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4973) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-54 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4974) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-55 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-4975) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-56 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4976) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-57 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4977) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-58 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4978) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-59 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4979) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-60 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4980) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-61 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4981) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-62 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4982) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-63 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4983) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-64 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4984) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-65 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4985) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-66 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4986) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-67 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4987) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-68 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4988) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-69 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4989) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-70 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4990) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-71 LOC {0 0.9999999375 7 0.375 7 0.375 7 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-4991) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-72 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.20312493750000002} PREDS {} SUCCS {{259 0 0 0-4992 {}}} CYCLES {}}
set a(0-4992) {AREA_SCORE {} NAME operator-<32,false>:slc(s(11:0))(10-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-73 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.20312493750000002} PREDS {{259 0 0 0-4991 {}}} SUCCS {{259 0 0 0-4993 {}}} CYCLES {}}
set a(0-4993) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,1,1,11) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.05 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-74 LOC {1 0.0 1 0.20312493750000002 1 0.20312493750000002 1 0.36718728125000005 3 0.36718728125000005} PREDS {{259 0 0 0-4992 {}}} SUCCS {{259 0 0 0-4994 {}} {258 0 0 0-5004 {}}} CYCLES {}}
set a(0-4994) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-75 LOC {1 0.16406250000000003 1 0.3671874375 1 0.3671874375 3 0.3671874375} PREDS {{259 0 0 0-4993 {}}} SUCCS {{258 0 0 0-4997 {}}} CYCLES {}}
set a(0-4995) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-76 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.3671874375} PREDS {{262 0 0 0-5432 {}}} SUCCS {{259 0 0 0-4996 {}} {256 0 0 0-5432 {}}} CYCLES {}}
set a(0-4996) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-77 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.3671874375} PREDS {{259 0 0 0-4995 {}}} SUCCS {{259 0 0 0-4997 {}}} CYCLES {}}
set a(0-4997) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(11,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-78 LOC {1 0.16406250000000003 1 0.3671874375 1 0.3671874375 1 0.45312478125 3 0.45312478125} PREDS {{259 0 0 0-4996 {}} {258 0 0 0-4994 {}}} SUCCS {{258 0 0 0-4999 {}} {258 0 0 0-5006 {}} {258 0 0 0-5152 {}} {258 0 0 0-5309 {}} {258 0 0 0-5357 {}}} CYCLES {}}
set a(0-4998) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-79 LOC {0 0.9999999375 1 0.4531249375 1 0.4531249375 1 0.4531249375 3 0.4531249375} PREDS {} SUCCS {{259 0 0 0-4999 {}}} CYCLES {}}
set a(0-4999) {AREA_SCORE 21.48 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(11,0,4,11) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-80 LOC {1 0.25 1 0.4531249375 1 0.4531249375 1 0.68749978125 3 0.68749978125} PREDS {{259 0 0 0-4998 {}} {258 0 0 0-4997 {}}} SUCCS {{258 0 0 0-5001 {}}} CYCLES {}}
set a(0-5000) {AREA_SCORE {} NAME for:for:w:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-81 LOC {0 0.9999999375 1 0.6874999375 1 0.6874999375 1 0.6874999375 3 0.6874999375} PREDS {} SUCCS {{259 0 0 0-5001 {}}} CYCLES {}}
set a(0-5001) {AREA_SCORE 22.08 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(11,0,4,12) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-82 LOC {1 0.484375 1 0.6874999375 1 0.6874999375 1 0.9218747812500001 3 0.9218747812500001} PREDS {{259 0 0 0-5000 {}} {258 0 0 0-4999 {}}} SUCCS {{258 0 0 0-5293 {}} {258 0 0 0-5295 {}}} CYCLES {}}
set a(0-5002) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-83 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.5031249375000001} PREDS {{262 0 0 0-5432 {}}} SUCCS {{259 0 0 0-5003 {}} {256 0 0 0-5432 {}}} CYCLES {}}
set a(0-5003) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-84 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.5031249375000001} PREDS {{259 0 0 0-5002 {}}} SUCCS {{259 0 0 0-5004 {}}} CYCLES {}}
set a(0-5004) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(11,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-85 LOC {1 0.16406250000000003 1 0.5031249375000001 1 0.5031249375000001 1 0.5890622812500002 3 0.5890622812500002} PREDS {{259 0 0 0-5003 {}} {258 0 0 0-4993 {}}} SUCCS {{259 0 0 0-5005 {}} {258 0 0 0-5010 {}} {258 0 0 0-5030 {}} {258 0 0 0-5051 {}} {258 0 0 0-5054 {}} {258 0 0 0-5063 {}} {258 0 0 0-5069 {}} {258 0 0 0-5077 {}} {258 0 0 0-5083 {}} {258 0 0 0-5091 {}} {258 0 0 0-5098 {}} {258 0 0 0-5104 {}} {258 0 0 0-5108 {}} {258 0 0 0-5116 {}} {258 0 0 0-5121 {}} {258 0 0 0-5128 {}} {258 0 0 0-5133 {}} {258 0 0 0-5140 {}} {258 0 0 0-5146 {}} {258 0 0 0-5151 {}} {258 0 0 0-5309 {}} {258 0 0 0-5357 {}}} CYCLES {}}
set a(0-5005) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(10-1) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-86 LOC {1 0.25 1 0.5890624375 1 0.5890624375 6 0.7578124374999999} PREDS {{259 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5006 {}}} CYCLES {}}
set a(0-5006) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.05 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-87 LOC {1 0.25 1 0.7578124374999999 1 0.7578124374999999 1 0.92187478125 6 0.92187478125} PREDS {{259 0 0 0-5005 {}} {258 0 0 0-4997 {}}} SUCCS {{258 0 0 0-5009 {}} {258 0 0 0-5013 {}} {258 0 0 0-5015 {}} {258 0 0 0-5017 {}} {258 0 0 0-5019 {}} {258 0 0 0-5021 {}} {258 0 0 0-5023 {}} {258 0 0 0-5025 {}} {258 0 0 0-5027 {}} {258 0 0 0-5029 {}} {258 0 0 0-5033 {}} {258 0 0 0-5035 {}} {258 0 0 0-5037 {}} {258 0 0 0-5039 {}} {258 0 0 0-5041 {}} {258 0 0 0-5043 {}} {258 0 0 0-5045 {}} {258 0 0 0-5047 {}} {258 0 0 0-5049 {}} {258 0 0 0-5050 {}} {258 0 0 0-5055 {}} {258 0 0 0-5056 {}} {258 0 0 0-5061 {}} {258 0 0 0-5062 {}} {258 0 0 0-5068 {}} {258 0 0 0-5070 {}} {258 0 0 0-5075 {}} {258 0 0 0-5076 {}} {258 0 0 0-5082 {}} {258 0 0 0-5084 {}} {258 0 0 0-5089 {}} {258 0 0 0-5090 {}} {258 0 0 0-5096 {}} {258 0 0 0-5097 {}} {258 0 0 0-5102 {}} {258 0 0 0-5103 {}} {258 0 0 0-5109 {}} {258 0 0 0-5110 {}} {258 0 0 0-5114 {}} {258 0 0 0-5115 {}} {258 0 0 0-5120 {}} {258 0 0 0-5122 {}} {258 0 0 0-5126 {}} {258 0 0 0-5127 {}} {258 0 0 0-5132 {}} {258 0 0 0-5134 {}} {258 0 0 0-5138 {}} {258 0 0 0-5139 {}} {258 0 0 0-5144 {}} {258 0 0 0-5145 {}}} CYCLES {}}
set a(0-5007) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-88 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 6 0.9218749375} PREDS {} SUCCS {{259 0 0 0-5008 {}}} CYCLES {}}
set a(0-5008) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-89 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 6 0.9218749375} PREDS {{259 0 0 0-5007 {}}} SUCCS {{146 0 0 0-5009 {}} {146 0 0 0-5010 {}} {146 0 0 0-5011 {}} {130 0 0 0-5012 {}} {146 0 0 0-5029 {}} {146 0 0 0-5030 {}} {146 0 0 0-5031 {}} {130 0 0 0-5032 {}}} CYCLES {}}
set a(0-5009) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-90 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5008 {}} {258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5011 {}}} CYCLES {}}
set a(0-5010) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-91 LOC {1 0.25 1 0.5890624375 1 0.5890624375 6 0.9218749375} PREDS {{146 0 0 0-5008 {}} {258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5011 {}}} CYCLES {}}
set a(0-5011) {AREA_SCORE {} NAME for:for:a:conc#5 TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-92 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-5010 {}} {258 0 0 0-5009 {}} {146 0 0 0-5008 {}}} SUCCS {{259 0 0 0-5012 {}}} CYCLES {}}
set a(0-5012) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-93 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-5011 {}} {130 0 0 0-5008 {}}} SUCCS {{146 0 0 0-5013 {}} {130 0 0 0-5014 {}} {146 0 0 0-5015 {}} {130 0 0 0-5016 {}} {146 0 0 0-5017 {}} {130 0 0 0-5018 {}} {146 0 0 0-5019 {}} {130 0 0 0-5020 {}} {146 0 0 0-5021 {}} {130 0 0 0-5022 {}} {146 0 0 0-5023 {}} {130 0 0 0-5024 {}} {146 0 0 0-5025 {}} {130 0 0 0-5026 {}} {146 0 0 0-5027 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5013) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-94 LOC {1 0.4140625 6 0.0 6 0.0 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5014 {}}} CYCLES {}}
set a(0-5014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-95 LOC {4 1.0 6 0.9375 6 1.0 7 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5013 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {262 0 0 0-5392 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {262 0 0 0-5324 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}}} SUCCS {{592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {256 0 0 0-5324 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {256 0 0 0-5392 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5015) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-96 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5016 {}}} CYCLES {}}
set a(0-5016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-97 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5015 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {256 0 0 0-5326 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {256 0 0 0-5394 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5017) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-98 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5018 {}}} CYCLES {}}
set a(0-5018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-99 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5017 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {256 0 0 0-5328 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {256 0 0 0-5396 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5019) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-100 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5020 {}}} CYCLES {}}
set a(0-5020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-101 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5019 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {256 0 0 0-5330 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {256 0 0 0-5398 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5021) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-102 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5022 {}}} CYCLES {}}
set a(0-5022) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-103 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5021 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {256 0 0 0-5332 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {256 0 0 0-5400 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5023) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-104 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5024 {}}} CYCLES {}}
set a(0-5024) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-105 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5023 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {256 0 0 0-5334 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {256 0 0 0-5402 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5025) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-106 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5026 {}}} CYCLES {}}
set a(0-5026) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-107 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5025 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5028 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {256 0 0 0-5336 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {256 0 0 0-5404 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5027) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-108 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5012 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5028 {}}} CYCLES {}}
set a(0-5028) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-109 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5027 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {130 0 0 0-5012 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {258 0 0 0-5149 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {256 0 0 0-5338 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {256 0 0 0-5406 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5029) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-110 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5008 {}} {258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5031 {}}} CYCLES {}}
set a(0-5030) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-111 LOC {1 0.25 1 0.5890624375 1 0.5890624375 6 0.9218749375} PREDS {{146 0 0 0-5008 {}} {258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5031 {}}} CYCLES {}}
set a(0-5031) {AREA_SCORE {} NAME for:for:a:conc#4 TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-112 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-5030 {}} {258 0 0 0-5029 {}} {146 0 0 0-5008 {}}} SUCCS {{259 0 0 0-5032 {}}} CYCLES {}}
set a(0-5032) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-113 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-5031 {}} {130 0 0 0-5008 {}}} SUCCS {{146 0 0 0-5033 {}} {130 0 0 0-5034 {}} {146 0 0 0-5035 {}} {130 0 0 0-5036 {}} {146 0 0 0-5037 {}} {130 0 0 0-5038 {}} {146 0 0 0-5039 {}} {130 0 0 0-5040 {}} {146 0 0 0-5041 {}} {130 0 0 0-5042 {}} {146 0 0 0-5043 {}} {130 0 0 0-5044 {}} {146 0 0 0-5045 {}} {130 0 0 0-5046 {}} {146 0 0 0-5047 {}} {130 0 0 0-5048 {}}} CYCLES {}}
set a(0-5033) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-114 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5034 {}}} CYCLES {}}
set a(0-5034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-115 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5033 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5342 {}} {256 0 0 0-5410 {}}} CYCLES {}}
set a(0-5035) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-116 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5036 {}}} CYCLES {}}
set a(0-5036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-117 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5035 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5344 {}} {256 0 0 0-5412 {}}} CYCLES {}}
set a(0-5037) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-118 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5038 {}}} CYCLES {}}
set a(0-5038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-119 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5037 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5346 {}} {256 0 0 0-5414 {}}} CYCLES {}}
set a(0-5039) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-120 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5040 {}}} CYCLES {}}
set a(0-5040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-121 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5039 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5348 {}} {256 0 0 0-5416 {}}} CYCLES {}}
set a(0-5041) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-122 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5042 {}}} CYCLES {}}
set a(0-5042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-123 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5041 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5350 {}} {256 0 0 0-5418 {}}} CYCLES {}}
set a(0-5043) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-124 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5044 {}}} CYCLES {}}
set a(0-5044) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-125 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5043 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5352 {}} {256 0 0 0-5420 {}}} CYCLES {}}
set a(0-5045) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-126 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5046 {}}} CYCLES {}}
set a(0-5046) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-127 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5045 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5354 {}} {256 0 0 0-5422 {}}} CYCLES {}}
set a(0-5047) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(10-2)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-128 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-5032 {}} {258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5048 {}}} CYCLES {}}
set a(0-5048) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-129 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-5047 {}} {130 0 0 0-5032 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5149 {}} {256 0 0 0-5356 {}} {256 0 0 0-5424 {}}} CYCLES {}}
set a(0-5049) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-130 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5053 {}}} CYCLES {}}
set a(0-5050) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-131 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5053 {}}} CYCLES {}}
set a(0-5051) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-132 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5053 {}}} CYCLES {}}
set a(0-5052) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-133 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5053 {}}} CYCLES {}}
set a(0-5053) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-134 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5052 {}} {258 0 0 0-5051 {}} {258 0 0 0-5050 {}} {258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5054) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-135 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5060 {}}} CYCLES {}}
set a(0-5055) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-136 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5057 {}}} CYCLES {}}
set a(0-5056) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-137 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5057 {}}} CYCLES {}}
set a(0-5057) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-138 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5056 {}} {258 0 0 0-5055 {}}} SUCCS {{258 0 0 0-5060 {}}} CYCLES {}}
set a(0-5058) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-139 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5059 {}}} CYCLES {}}
set a(0-5059) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-140 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5058 {}}} SUCCS {{259 0 0 0-5060 {}}} CYCLES {}}
set a(0-5060) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-141 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5059 {}} {258 0 0 0-5057 {}} {258 0 0 0-5054 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5061) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-142 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5067 {}}} CYCLES {}}
set a(0-5062) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-143 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5064 {}}} CYCLES {}}
set a(0-5063) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-144 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5064 {}}} CYCLES {}}
set a(0-5064) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-145 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5063 {}} {258 0 0 0-5062 {}}} SUCCS {{258 0 0 0-5067 {}}} CYCLES {}}
set a(0-5065) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-146 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5066 {}}} CYCLES {}}
set a(0-5066) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-147 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5065 {}}} SUCCS {{259 0 0 0-5067 {}}} CYCLES {}}
set a(0-5067) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-148 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5066 {}} {258 0 0 0-5064 {}} {258 0 0 0-5061 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5068) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-149 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5074 {}}} CYCLES {}}
set a(0-5069) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-150 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5074 {}}} CYCLES {}}
set a(0-5070) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-151 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5071 {}}} CYCLES {}}
set a(0-5071) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-152 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5070 {}}} SUCCS {{258 0 0 0-5074 {}}} CYCLES {}}
set a(0-5072) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-153 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5073 {}}} CYCLES {}}
set a(0-5073) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-154 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5072 {}}} SUCCS {{259 0 0 0-5074 {}}} CYCLES {}}
set a(0-5074) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-155 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5073 {}} {258 0 0 0-5071 {}} {258 0 0 0-5069 {}} {258 0 0 0-5068 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5075) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-156 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5081 {}}} CYCLES {}}
set a(0-5076) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-157 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5078 {}}} CYCLES {}}
set a(0-5077) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-158 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5078 {}}} CYCLES {}}
set a(0-5078) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-159 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5077 {}} {258 0 0 0-5076 {}}} SUCCS {{258 0 0 0-5081 {}}} CYCLES {}}
set a(0-5079) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-160 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5080 {}}} CYCLES {}}
set a(0-5080) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-161 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5079 {}}} SUCCS {{259 0 0 0-5081 {}}} CYCLES {}}
set a(0-5081) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-162 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5080 {}} {258 0 0 0-5078 {}} {258 0 0 0-5075 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5082) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#17 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-163 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5088 {}}} CYCLES {}}
set a(0-5083) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-164 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5088 {}}} CYCLES {}}
set a(0-5084) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#19 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-165 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5085 {}}} CYCLES {}}
set a(0-5085) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-166 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5084 {}}} SUCCS {{258 0 0 0-5088 {}}} CYCLES {}}
set a(0-5086) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-167 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5087 {}}} CYCLES {}}
set a(0-5087) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-168 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5086 {}}} SUCCS {{259 0 0 0-5088 {}}} CYCLES {}}
set a(0-5088) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-169 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5087 {}} {258 0 0 0-5085 {}} {258 0 0 0-5083 {}} {258 0 0 0-5082 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5089) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#20 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-170 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5095 {}}} CYCLES {}}
set a(0-5090) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#21 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-171 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5095 {}}} CYCLES {}}
set a(0-5091) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-172 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5092 {}}} CYCLES {}}
set a(0-5092) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-173 LOC {1 0.25 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5091 {}}} SUCCS {{258 0 0 0-5095 {}}} CYCLES {}}
set a(0-5093) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-174 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5094 {}}} CYCLES {}}
set a(0-5094) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-175 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5093 {}}} SUCCS {{259 0 0 0-5095 {}}} CYCLES {}}
set a(0-5095) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-176 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5094 {}} {258 0 0 0-5092 {}} {258 0 0 0-5090 {}} {258 0 0 0-5089 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5096) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#23 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-177 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5101 {}}} CYCLES {}}
set a(0-5097) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(11:1))(1-0)#24 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-178 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5101 {}}} CYCLES {}}
set a(0-5098) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-179 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5101 {}}} CYCLES {}}
set a(0-5099) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-180 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5100 {}}} CYCLES {}}
set a(0-5100) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-181 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5099 {}}} SUCCS {{259 0 0 0-5101 {}}} CYCLES {}}
set a(0-5101) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-182 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5100 {}} {258 0 0 0-5098 {}} {258 0 0 0-5097 {}} {258 0 0 0-5096 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5102) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-183 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5105 {}}} CYCLES {}}
set a(0-5103) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-184 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5105 {}}} CYCLES {}}
set a(0-5104) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-185 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5105 {}}} CYCLES {}}
set a(0-5105) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-186 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5104 {}} {258 0 0 0-5103 {}} {258 0 0 0-5102 {}}} SUCCS {{258 0 0 0-5107 {}}} CYCLES {}}
set a(0-5106) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-187 LOC {0 0.9999999375 7 0.0 7 0.0 7 0.0 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5107 {}}} CYCLES {}}
set a(0-5107) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-188 LOC {1 0.4140625 7 0.0 7 0.0 8 0.0328124375} PREDS {{259 0 0 0-5106 {}} {258 0 0 0-5105 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5108) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-189 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5113 {}}} CYCLES {}}
set a(0-5109) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-190 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5111 {}}} CYCLES {}}
set a(0-5110) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-191 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5111 {}}} CYCLES {}}
set a(0-5111) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-192 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5110 {}} {258 0 0 0-5109 {}}} SUCCS {{258 0 0 0-5113 {}}} CYCLES {}}
set a(0-5112) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-193 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5113 {}}} CYCLES {}}
set a(0-5113) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-194 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5112 {}} {258 0 0 0-5111 {}} {258 0 0 0-5108 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5114) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-195 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5119 {}}} CYCLES {}}
set a(0-5115) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-196 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5117 {}}} CYCLES {}}
set a(0-5116) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-197 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5117 {}}} CYCLES {}}
set a(0-5117) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-198 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5116 {}} {258 0 0 0-5115 {}}} SUCCS {{258 0 0 0-5119 {}}} CYCLES {}}
set a(0-5118) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-199 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5119 {}}} CYCLES {}}
set a(0-5119) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-200 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5118 {}} {258 0 0 0-5117 {}} {258 0 0 0-5114 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5120) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-201 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5125 {}}} CYCLES {}}
set a(0-5121) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-202 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5125 {}}} CYCLES {}}
set a(0-5122) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-203 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5123 {}}} CYCLES {}}
set a(0-5123) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-204 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5122 {}}} SUCCS {{258 0 0 0-5125 {}}} CYCLES {}}
set a(0-5124) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-205 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5125 {}}} CYCLES {}}
set a(0-5125) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-206 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5124 {}} {258 0 0 0-5123 {}} {258 0 0 0-5121 {}} {258 0 0 0-5120 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5126) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-207 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5131 {}}} CYCLES {}}
set a(0-5127) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-208 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5129 {}}} CYCLES {}}
set a(0-5128) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-209 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5129 {}}} CYCLES {}}
set a(0-5129) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-210 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5128 {}} {258 0 0 0-5127 {}}} SUCCS {{258 0 0 0-5131 {}}} CYCLES {}}
set a(0-5130) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-211 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5131 {}}} CYCLES {}}
set a(0-5131) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-212 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5130 {}} {258 0 0 0-5129 {}} {258 0 0 0-5126 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5132) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#17 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-213 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5137 {}}} CYCLES {}}
set a(0-5133) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-214 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5137 {}}} CYCLES {}}
set a(0-5134) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#19 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-215 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{259 0 0 0-5135 {}}} CYCLES {}}
set a(0-5135) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-216 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5134 {}}} SUCCS {{258 0 0 0-5137 {}}} CYCLES {}}
set a(0-5136) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-217 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5137 {}}} CYCLES {}}
set a(0-5137) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-218 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5136 {}} {258 0 0 0-5135 {}} {258 0 0 0-5133 {}} {258 0 0 0-5132 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5138) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#20 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-219 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5143 {}}} CYCLES {}}
set a(0-5139) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#21 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-220 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5143 {}}} CYCLES {}}
set a(0-5140) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-221 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{259 0 0 0-5141 {}}} CYCLES {}}
set a(0-5141) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-222 LOC {1 0.25 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5140 {}}} SUCCS {{258 0 0 0-5143 {}}} CYCLES {}}
set a(0-5142) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-223 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5143 {}}} CYCLES {}}
set a(0-5143) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-224 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5142 {}} {258 0 0 0-5141 {}} {258 0 0 0-5139 {}} {258 0 0 0-5138 {}}} SUCCS {{258 0 0 0-5149 {}}} CYCLES {}}
set a(0-5144) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#23 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-225 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5148 {}}} CYCLES {}}
set a(0-5145) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(11:1))(1-0)#24 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-226 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-5006 {}}} SUCCS {{258 0 0 0-5148 {}}} CYCLES {}}
set a(0-5146) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-227 LOC {1 0.25 1 0.5890624375 1 0.5890624375 8 0.0328124375} PREDS {{258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5148 {}}} CYCLES {}}
set a(0-5147) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-228 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-5148 {}}} CYCLES {}}
set a(0-5148) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-229 LOC {1 0.4140625 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-5147 {}} {258 0 0 0-5146 {}} {258 0 0 0-5145 {}} {258 0 0 0-5144 {}}} SUCCS {{259 0 0 0-5149 {}}} CYCLES {}}
set a(0-5149) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-230 LOC {5 0.375 7 0.5523436875000001 7 0.5523436875000001 7 0.7867185312500001 8 0.26718728125} PREDS {{259 0 0 0-5148 {}} {258 0 0 0-5143 {}} {258 0 0 0-5137 {}} {258 0 0 0-5131 {}} {258 0 0 0-5125 {}} {258 0 0 0-5119 {}} {258 0 0 0-5113 {}} {258 0 0 0-5107 {}} {258 0 0 0-5101 {}} {258 0 0 0-5095 {}} {258 0 0 0-5088 {}} {258 0 0 0-5081 {}} {258 0 0 0-5074 {}} {258 0 0 0-5067 {}} {258 0 0 0-5060 {}} {258 0 0 0-5053 {}} {258 0 0 0-5048 {}} {258 0 0 0-5046 {}} {258 0 0 0-5044 {}} {258 0 0 0-5042 {}} {258 0 0 0-5040 {}} {258 0 0 0-5038 {}} {258 0 0 0-5036 {}} {258 0 0 0-5034 {}} {258 0 0 0-5028 {}} {258 0 0 0-5026 {}} {258 0 0 0-5024 {}} {258 0 0 0-5022 {}} {258 0 0 0-5020 {}} {258 0 0 0-5018 {}} {258 0 0 0-5016 {}} {258 0 0 0-5014 {}} {258 0 0 0-4990 {}} {258 0 0 0-4989 {}} {258 0 0 0-4988 {}} {258 0 0 0-4987 {}} {258 0 0 0-4986 {}} {258 0 0 0-4985 {}} {258 0 0 0-4984 {}} {258 0 0 0-4983 {}} {258 0 0 0-4982 {}} {258 0 0 0-4981 {}} {258 0 0 0-4980 {}} {258 0 0 0-4979 {}} {258 0 0 0-4978 {}} {258 0 0 0-4977 {}} {258 0 0 0-4976 {}} {258 0 0 0-4975 {}}} SUCCS {{258 0 0 0-5310 {}} {258 0 0 0-5375 {}}} CYCLES {}}
set a(0-5150) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-231 LOC {0 0.9999999375 1 0.5890624375 1 0.5890624375 1 0.5890624375 3 0.5890624375} PREDS {} SUCCS {{259 0 0 0-5151 {}}} CYCLES {}}
set a(0-5151) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.07 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-232 LOC {1 0.25 1 0.5890624375 1 0.5890624375 1 0.75546853125 3 0.75546853125} PREDS {{259 0 0 0-5150 {}} {258 0 0 0-5004 {}}} SUCCS {{258 0 0 0-5153 {}}} CYCLES {}}
set a(0-5152) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-233 LOC {1 0.25 1 0.7554686875000001 1 0.7554686875000001 3 0.7554686875000001} PREDS {{258 0 0 0-4997 {}}} SUCCS {{259 0 0 0-5153 {}}} CYCLES {}}
set a(0-5153) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.07 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-234 LOC {1 0.41640625000000003 1 0.7554686875000001 1 0.7554686875000001 1 0.9218747812500001 3 0.9218747812500001} PREDS {{259 0 0 0-5152 {}} {258 0 0 0-5151 {}}} SUCCS {{258 0 0 0-5156 {}} {258 0 0 0-5158 {}} {258 0 0 0-5160 {}} {258 0 0 0-5162 {}} {258 0 0 0-5164 {}} {258 0 0 0-5166 {}} {258 0 0 0-5168 {}} {258 0 0 0-5170 {}} {258 0 0 0-5172 {}} {258 0 0 0-5174 {}} {258 0 0 0-5176 {}} {258 0 0 0-5178 {}} {258 0 0 0-5180 {}} {258 0 0 0-5182 {}} {258 0 0 0-5184 {}} {258 0 0 0-5186 {}} {258 0 0 0-5188 {}} {258 0 0 0-5190 {}} {258 0 0 0-5192 {}} {258 0 0 0-5193 {}} {258 0 0 0-5194 {}} {258 0 0 0-5197 {}} {258 0 0 0-5198 {}} {258 0 0 0-5199 {}} {258 0 0 0-5204 {}} {258 0 0 0-5205 {}} {258 0 0 0-5206 {}} {258 0 0 0-5211 {}} {258 0 0 0-5212 {}} {258 0 0 0-5213 {}} {258 0 0 0-5218 {}} {258 0 0 0-5219 {}} {258 0 0 0-5220 {}} {258 0 0 0-5225 {}} {258 0 0 0-5226 {}} {258 0 0 0-5227 {}} {258 0 0 0-5232 {}} {258 0 0 0-5233 {}} {258 0 0 0-5234 {}} {258 0 0 0-5239 {}} {258 0 0 0-5240 {}} {258 0 0 0-5241 {}} {258 0 0 0-5245 {}} {258 0 0 0-5246 {}} {258 0 0 0-5247 {}} {258 0 0 0-5251 {}} {258 0 0 0-5252 {}} {258 0 0 0-5253 {}} {258 0 0 0-5257 {}} {258 0 0 0-5258 {}} {258 0 0 0-5259 {}} {258 0 0 0-5263 {}} {258 0 0 0-5264 {}} {258 0 0 0-5265 {}} {258 0 0 0-5269 {}} {258 0 0 0-5270 {}} {258 0 0 0-5271 {}} {258 0 0 0-5275 {}} {258 0 0 0-5276 {}} {258 0 0 0-5277 {}} {258 0 0 0-5281 {}} {258 0 0 0-5282 {}} {258 0 0 0-5283 {}} {258 0 0 0-5287 {}} {258 0 0 0-5288 {}} {258 0 0 0-5289 {}}} CYCLES {}}
set a(0-5154) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-235 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 3 0.9218749375} PREDS {} SUCCS {{259 0 0 0-5155 {}}} CYCLES {}}
set a(0-5155) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-236 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 3 0.9218749375} PREDS {{259 0 0 0-5154 {}}} SUCCS {{146 0 0 0-5156 {}} {130 0 0 0-5157 {}} {146 0 0 0-5174 {}} {130 0 0 0-5175 {}}} CYCLES {}}
set a(0-5156) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-237 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5155 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5157 {}}} CYCLES {}}
set a(0-5157) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-238 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{259 0 0 0-5156 {}} {130 0 0 0-5155 {}}} SUCCS {{146 0 0 0-5158 {}} {130 0 0 0-5159 {}} {146 0 0 0-5160 {}} {130 0 0 0-5161 {}} {146 0 0 0-5162 {}} {130 0 0 0-5163 {}} {146 0 0 0-5164 {}} {130 0 0 0-5165 {}} {146 0 0 0-5166 {}} {130 0 0 0-5167 {}} {146 0 0 0-5168 {}} {130 0 0 0-5169 {}} {146 0 0 0-5170 {}} {130 0 0 0-5171 {}} {146 0 0 0-5172 {}} {130 0 0 0-5173 {}}} CYCLES {}}
set a(0-5158) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-239 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5159 {}}} CYCLES {}}
set a(0-5159) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-240 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5158 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {256 0 0 0-5324 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {256 0 0 0-5392 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5160) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-241 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5161 {}}} CYCLES {}}
set a(0-5161) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-242 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5160 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {256 0 0 0-5326 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {256 0 0 0-5394 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5162) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-243 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5163 {}}} CYCLES {}}
set a(0-5163) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-244 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5162 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {256 0 0 0-5328 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {256 0 0 0-5396 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5164) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-245 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5165 {}}} CYCLES {}}
set a(0-5165) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-246 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5164 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {256 0 0 0-5330 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {256 0 0 0-5398 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5166) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-247 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5167 {}}} CYCLES {}}
set a(0-5167) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-248 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5166 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {256 0 0 0-5332 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {256 0 0 0-5400 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5168) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-249 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5169 {}}} CYCLES {}}
set a(0-5169) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-250 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5168 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {256 0 0 0-5334 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {256 0 0 0-5402 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5170) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-251 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5171 {}}} CYCLES {}}
set a(0-5171) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-252 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5170 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5173 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {256 0 0 0-5336 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {256 0 0 0-5404 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5172) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-253 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5157 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5173 {}}} CYCLES {}}
set a(0-5173) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-254 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5172 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {130 0 0 0-5157 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {258 0 0 0-5292 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {256 0 0 0-5338 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {256 0 0 0-5406 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5174) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-255 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5155 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5175 {}}} CYCLES {}}
set a(0-5175) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-256 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{259 0 0 0-5174 {}} {130 0 0 0-5155 {}}} SUCCS {{146 0 0 0-5176 {}} {130 0 0 0-5177 {}} {146 0 0 0-5178 {}} {130 0 0 0-5179 {}} {146 0 0 0-5180 {}} {130 0 0 0-5181 {}} {146 0 0 0-5182 {}} {130 0 0 0-5183 {}} {146 0 0 0-5184 {}} {130 0 0 0-5185 {}} {146 0 0 0-5186 {}} {130 0 0 0-5187 {}} {146 0 0 0-5188 {}} {130 0 0 0-5189 {}} {146 0 0 0-5190 {}} {130 0 0 0-5191 {}}} CYCLES {}}
set a(0-5176) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-257 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5177 {}}} CYCLES {}}
set a(0-5177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-258 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5176 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5342 {}} {256 0 0 0-5410 {}}} CYCLES {}}
set a(0-5178) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-259 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5179 {}}} CYCLES {}}
set a(0-5179) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-260 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5178 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5344 {}} {256 0 0 0-5412 {}}} CYCLES {}}
set a(0-5180) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-261 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5181 {}}} CYCLES {}}
set a(0-5181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-262 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5180 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5346 {}} {256 0 0 0-5414 {}}} CYCLES {}}
set a(0-5182) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-263 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5183 {}}} CYCLES {}}
set a(0-5183) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-264 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5182 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5348 {}} {256 0 0 0-5416 {}}} CYCLES {}}
set a(0-5184) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-265 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5185 {}}} CYCLES {}}
set a(0-5185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-266 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5184 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5350 {}} {256 0 0 0-5418 {}}} CYCLES {}}
set a(0-5186) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-267 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5187 {}}} CYCLES {}}
set a(0-5187) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-268 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5186 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5352 {}} {256 0 0 0-5420 {}}} CYCLES {}}
set a(0-5188) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-269 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5189 {}}} CYCLES {}}
set a(0-5189) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-270 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5188 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5354 {}} {256 0 0 0-5422 {}}} CYCLES {}}
set a(0-5190) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(11:0))(11-3)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-271 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-5175 {}} {258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5191 {}}} CYCLES {}}
set a(0-5191) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-272 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-5190 {}} {130 0 0 0-5175 {}} {132 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5292 {}} {256 0 0 0-5356 {}} {256 0 0 0-5424 {}}} CYCLES {}}
set a(0-5192) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-273 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-5193) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-274 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-5194) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-275 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-5195) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-276 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5196 {}}} CYCLES {}}
set a(0-5196) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-277 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5195 {}} {258 0 0 0-5194 {}} {258 0 0 0-5193 {}} {258 0 0 0-5192 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5197) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-278 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5203 {}}} CYCLES {}}
set a(0-5198) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-279 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5200 {}}} CYCLES {}}
set a(0-5199) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-280 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5200 {}}} CYCLES {}}
set a(0-5200) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-281 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5199 {}} {258 0 0 0-5198 {}}} SUCCS {{258 0 0 0-5203 {}}} CYCLES {}}
set a(0-5201) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-282 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5202 {}}} CYCLES {}}
set a(0-5202) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-283 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5201 {}}} SUCCS {{259 0 0 0-5203 {}}} CYCLES {}}
set a(0-5203) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-284 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5202 {}} {258 0 0 0-5200 {}} {258 0 0 0-5197 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5204) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-285 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5210 {}}} CYCLES {}}
set a(0-5205) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-286 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5207 {}}} CYCLES {}}
set a(0-5206) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-287 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5207 {}}} CYCLES {}}
set a(0-5207) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-288 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5206 {}} {258 0 0 0-5205 {}}} SUCCS {{258 0 0 0-5210 {}}} CYCLES {}}
set a(0-5208) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-289 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5209 {}}} CYCLES {}}
set a(0-5209) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-290 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5208 {}}} SUCCS {{259 0 0 0-5210 {}}} CYCLES {}}
set a(0-5210) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-291 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5209 {}} {258 0 0 0-5207 {}} {258 0 0 0-5204 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5211) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-292 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5217 {}}} CYCLES {}}
set a(0-5212) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-293 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5217 {}}} CYCLES {}}
set a(0-5213) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-294 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5214 {}}} CYCLES {}}
set a(0-5214) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-295 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5213 {}}} SUCCS {{258 0 0 0-5217 {}}} CYCLES {}}
set a(0-5215) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-296 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5216 {}}} CYCLES {}}
set a(0-5216) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-297 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5215 {}}} SUCCS {{259 0 0 0-5217 {}}} CYCLES {}}
set a(0-5217) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-298 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5216 {}} {258 0 0 0-5214 {}} {258 0 0 0-5212 {}} {258 0 0 0-5211 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5218) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#16 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-299 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5224 {}}} CYCLES {}}
set a(0-5219) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#17 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-300 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5221 {}}} CYCLES {}}
set a(0-5220) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#18 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-301 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5221 {}}} CYCLES {}}
set a(0-5221) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-302 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5220 {}} {258 0 0 0-5219 {}}} SUCCS {{258 0 0 0-5224 {}}} CYCLES {}}
set a(0-5222) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-303 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5223 {}}} CYCLES {}}
set a(0-5223) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-304 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5222 {}}} SUCCS {{259 0 0 0-5224 {}}} CYCLES {}}
set a(0-5224) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-305 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5223 {}} {258 0 0 0-5221 {}} {258 0 0 0-5218 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5225) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#19 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-306 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5231 {}}} CYCLES {}}
set a(0-5226) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#20 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-307 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5231 {}}} CYCLES {}}
set a(0-5227) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#21 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-308 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5228 {}}} CYCLES {}}
set a(0-5228) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-309 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5227 {}}} SUCCS {{258 0 0 0-5231 {}}} CYCLES {}}
set a(0-5229) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-310 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5230 {}}} CYCLES {}}
set a(0-5230) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-311 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5229 {}}} SUCCS {{259 0 0 0-5231 {}}} CYCLES {}}
set a(0-5231) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-312 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5230 {}} {258 0 0 0-5228 {}} {258 0 0 0-5226 {}} {258 0 0 0-5225 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5232) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#22 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-313 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5238 {}}} CYCLES {}}
set a(0-5233) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#23 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-314 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5238 {}}} CYCLES {}}
set a(0-5234) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#24 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-315 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5235 {}}} CYCLES {}}
set a(0-5235) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-316 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5234 {}}} SUCCS {{258 0 0 0-5238 {}}} CYCLES {}}
set a(0-5236) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-317 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5237 {}}} CYCLES {}}
set a(0-5237) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-318 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5236 {}}} SUCCS {{259 0 0 0-5238 {}}} CYCLES {}}
set a(0-5238) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-319 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5237 {}} {258 0 0 0-5235 {}} {258 0 0 0-5233 {}} {258 0 0 0-5232 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5239) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#25 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-320 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5244 {}}} CYCLES {}}
set a(0-5240) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#26 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-321 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5244 {}}} CYCLES {}}
set a(0-5241) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#27 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-322 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5244 {}}} CYCLES {}}
set a(0-5242) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-323 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5243 {}}} CYCLES {}}
set a(0-5243) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-324 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5242 {}}} SUCCS {{259 0 0 0-5244 {}}} CYCLES {}}
set a(0-5244) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-325 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5243 {}} {258 0 0 0-5241 {}} {258 0 0 0-5240 {}} {258 0 0 0-5239 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5245) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#28 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-326 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5248 {}}} CYCLES {}}
set a(0-5246) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#29 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-327 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5248 {}}} CYCLES {}}
set a(0-5247) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#30 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-328 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5248 {}}} CYCLES {}}
set a(0-5248) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-329 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5247 {}} {258 0 0 0-5246 {}} {258 0 0 0-5245 {}}} SUCCS {{258 0 0 0-5250 {}}} CYCLES {}}
set a(0-5249) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-330 LOC {0 0.9999999375 2 0.0 2 0.0 2 0.0 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5250 {}}} CYCLES {}}
set a(0-5250) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-331 LOC {1 0.5828125000000001 2 0.0 2 0.0 4 0.7656249375} PREDS {{259 0 0 0-5249 {}} {258 0 0 0-5248 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5251) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#31 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-332 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5256 {}}} CYCLES {}}
set a(0-5252) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#32 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-333 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5254 {}}} CYCLES {}}
set a(0-5253) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#33 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-334 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5254 {}}} CYCLES {}}
set a(0-5254) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-335 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5253 {}} {258 0 0 0-5252 {}}} SUCCS {{258 0 0 0-5256 {}}} CYCLES {}}
set a(0-5255) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-336 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5256 {}}} CYCLES {}}
set a(0-5256) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-337 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5255 {}} {258 0 0 0-5254 {}} {258 0 0 0-5251 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5257) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#34 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-338 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5262 {}}} CYCLES {}}
set a(0-5258) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#35 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-339 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5260 {}}} CYCLES {}}
set a(0-5259) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#36 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-340 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5260 {}}} CYCLES {}}
set a(0-5260) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-341 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5259 {}} {258 0 0 0-5258 {}}} SUCCS {{258 0 0 0-5262 {}}} CYCLES {}}
set a(0-5261) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-342 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5262 {}}} CYCLES {}}
set a(0-5262) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-343 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5261 {}} {258 0 0 0-5260 {}} {258 0 0 0-5257 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5263) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#37 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-344 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5268 {}}} CYCLES {}}
set a(0-5264) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#38 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-345 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5268 {}}} CYCLES {}}
set a(0-5265) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#39 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-346 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5266 {}}} CYCLES {}}
set a(0-5266) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-347 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5265 {}}} SUCCS {{258 0 0 0-5268 {}}} CYCLES {}}
set a(0-5267) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-348 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5268 {}}} CYCLES {}}
set a(0-5268) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-349 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5267 {}} {258 0 0 0-5266 {}} {258 0 0 0-5264 {}} {258 0 0 0-5263 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5269) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#40 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-350 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5274 {}}} CYCLES {}}
set a(0-5270) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#41 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-351 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5272 {}}} CYCLES {}}
set a(0-5271) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#42 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-352 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5272 {}}} CYCLES {}}
set a(0-5272) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-353 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5271 {}} {258 0 0 0-5270 {}}} SUCCS {{258 0 0 0-5274 {}}} CYCLES {}}
set a(0-5273) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-354 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5274 {}}} CYCLES {}}
set a(0-5274) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-355 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5273 {}} {258 0 0 0-5272 {}} {258 0 0 0-5269 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5275) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#43 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-356 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5280 {}}} CYCLES {}}
set a(0-5276) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#44 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-357 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5280 {}}} CYCLES {}}
set a(0-5277) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#45 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-358 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5278 {}}} CYCLES {}}
set a(0-5278) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-359 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5277 {}}} SUCCS {{258 0 0 0-5280 {}}} CYCLES {}}
set a(0-5279) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-360 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5280 {}}} CYCLES {}}
set a(0-5280) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-361 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5279 {}} {258 0 0 0-5278 {}} {258 0 0 0-5276 {}} {258 0 0 0-5275 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5281) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#46 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-362 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5286 {}}} CYCLES {}}
set a(0-5282) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#47 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-363 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5286 {}}} CYCLES {}}
set a(0-5283) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#48 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-364 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{259 0 0 0-5284 {}}} CYCLES {}}
set a(0-5284) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-365 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5283 {}}} SUCCS {{258 0 0 0-5286 {}}} CYCLES {}}
set a(0-5285) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-366 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5286 {}}} CYCLES {}}
set a(0-5286) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-367 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5285 {}} {258 0 0 0-5284 {}} {258 0 0 0-5282 {}} {258 0 0 0-5281 {}}} SUCCS {{258 0 0 0-5292 {}}} CYCLES {}}
set a(0-5287) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#49 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-368 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5291 {}}} CYCLES {}}
set a(0-5288) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#50 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-369 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5291 {}}} CYCLES {}}
set a(0-5289) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(11:0))(2-0)#51 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-370 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-5153 {}}} SUCCS {{258 0 0 0-5291 {}}} CYCLES {}}
set a(0-5290) {AREA_SCORE {} NAME for:for:b:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-371 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-5291 {}}} CYCLES {}}
set a(0-5291) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-372 LOC {1 0.5828125000000001 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-5290 {}} {258 0 0 0-5289 {}} {258 0 0 0-5288 {}} {258 0 0 0-5287 {}}} SUCCS {{259 0 0 0-5292 {}}} CYCLES {}}
set a(0-5292) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-373 LOC {2 0.375 2 0.7656249375 2 0.7656249375 2 0.9999997812500001 4 0.9999997812500001} PREDS {{259 0 0 0-5291 {}} {258 0 0 0-5286 {}} {258 0 0 0-5280 {}} {258 0 0 0-5274 {}} {258 0 0 0-5268 {}} {258 0 0 0-5262 {}} {258 0 0 0-5256 {}} {258 0 0 0-5250 {}} {258 0 0 0-5244 {}} {258 0 0 0-5238 {}} {258 0 0 0-5231 {}} {258 0 0 0-5224 {}} {258 0 0 0-5217 {}} {258 0 0 0-5210 {}} {258 0 0 0-5203 {}} {258 0 0 0-5196 {}} {258 0 0 0-5191 {}} {258 0 0 0-5189 {}} {258 0 0 0-5187 {}} {258 0 0 0-5185 {}} {258 0 0 0-5183 {}} {258 0 0 0-5181 {}} {258 0 0 0-5179 {}} {258 0 0 0-5177 {}} {258 0 0 0-5173 {}} {258 0 0 0-5171 {}} {258 0 0 0-5169 {}} {258 0 0 0-5167 {}} {258 0 0 0-5165 {}} {258 0 0 0-5163 {}} {258 0 0 0-5161 {}} {258 0 0 0-5159 {}} {258 0 0 0-4974 {}} {258 0 0 0-4973 {}} {258 0 0 0-4972 {}} {258 0 0 0-4971 {}} {258 0 0 0-4970 {}} {258 0 0 0-4969 {}} {258 0 0 0-4968 {}} {258 0 0 0-4967 {}} {258 0 0 0-4966 {}} {258 0 0 0-4965 {}} {258 0 0 0-4964 {}} {258 0 0 0-4963 {}} {258 0 0 0-4962 {}} {258 0 0 0-4961 {}} {258 0 0 0-4960 {}} {258 0 0 0-4959 {}}} SUCCS {{258 0 0 0-5294 {}} {258 0 0 0-5296 {}}} CYCLES {}}
set a(0-5293) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,12,32,4096,4096,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-374 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 5 0.37499984374999995} PREDS {{258 0 0 0-5001 {}} {80 -2 0 0-5295 {}}} SUCCS {{259 0 0 0-5294 {}} {80 -2 0 0-5295 {}}} CYCLES {}}
set a(0-5294) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-375 LOC {3 0.0 4 0.0475535625 4 0.0475535625 4 0.9999998162499999 6 0.9999998162499999} PREDS {{259 0 0 0-5293 {}} {258 0 0 0-5292 {}}} SUCCS {{258 0 0 0-5300 {}}} CYCLES {}}
set a(0-5295) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,12,32,4096,4096,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-376 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{80 -2 0 0-5293 {}} {258 0 0 0-5001 {}}} SUCCS {{80 -2 0 0-5293 {}} {259 0 0 0-5296 {}}} CYCLES {}}
set a(0-5296) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-377 LOC {3 0.0 3 0.0475535625 3 0.0475535625 3 0.9999998162499999 5 0.9999998162499999} PREDS {{259 0 0 0-5295 {}} {258 0 0 0-5292 {}}} SUCCS {{259 0 0 0-5297 {}}} CYCLES {}}
set a(0-5297) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-378 LOC {3 0.952446375 3 0.9999999375 3 0.9999999375 6 0.0475535625} PREDS {{259 0 0 0-5296 {}}} SUCCS {{259 0 0 0-5298 {}}} CYCLES {}}
set a(0-5298) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-379 LOC {4 0.0 5 0.0475535625 5 0.0475535625 5 0.9999998162499999 6 0.9999998162499999} PREDS {{259 0 0 0-5297 {}}} SUCCS {{259 0 0 0-5299 {}}} CYCLES {}}
set a(0-5299) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-380 LOC {4 0.952446375 6 0.3453124375 6 0.3453124375 7 0.5710936875} PREDS {{259 0 0 0-5298 {}}} SUCCS {{259 0 0 0-5300 {}}} CYCLES {}}
set a(0-5300) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-381 LOC {5 0.0 6 0.3453124375 6 0.3453124375 6 0.5585935312500001 7 0.78437478125} PREDS {{259 0 0 0-5299 {}} {258 0 0 0-5294 {}}} SUCCS {{259 0 0 0-5301 {}} {258 0 0 0-5307 {}} {258 0 0 0-5308 {}}} CYCLES {}}
set a(0-5301) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-382 LOC {5 0.21328125 6 0.5585936875 6 0.5585936875 7 0.7843749375} PREDS {{259 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5303 {}}} CYCLES {}}
set a(0-5302) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-383 LOC {0 0.9999999375 6 0.5585936875 6 0.5585936875 7 0.7843749375} PREDS {} SUCCS {{259 0 0 0-5303 {}}} CYCLES {}}
set a(0-5303) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-384 LOC {5 0.21328125 6 0.5585936875 6 0.5585936875 6 0.7742185312500001 7 0.99999978125} PREDS {{259 0 0 0-5302 {}} {258 0 0 0-5301 {}}} SUCCS {{259 0 0 0-5304 {}}} CYCLES {}}
set a(0-5304) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-385 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{259 0 0 0-5303 {}}} SUCCS {{259 0 0 0-5305 {}} {258 0 0 0-5308 {}}} CYCLES {}}
set a(0-5305) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-386 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{259 0 0 0-5304 {}}} SUCCS {{146 0 0 0-5306 {}} {146 0 0 0-5307 {}}} CYCLES {}}
set a(0-5306) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-387 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{146 0 0 0-5305 {}}} SUCCS {{259 0 0 0-5307 {}}} CYCLES {}}
set a(0-5307) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-388 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 6 0.98749978125 8 0.25468728125000006} PREDS {{259 0 0 0-5306 {}} {146 0 0 0-5305 {}} {258 0 0 0-5300 {}}} SUCCS {{259 0 0 0-5308 {}}} CYCLES {}}
set a(0-5308) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-389 LOC {5 0.6421874999999999 6 0.9874999375000001 6 0.9874999375000001 6 0.9999997812500001 8 0.26718728125} PREDS {{259 0 0 0-5307 {}} {258 0 0 0-5304 {}} {258 0 0 0-5300 {}} {258 0 0 0-4958 {}}} SUCCS {{258 0 0 0-5310 {}} {258 0 0 0-5374 {}}} CYCLES {}}
set a(0-5309) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,12) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.05 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-390 LOC {1 0.25 1 0.8359374374999999 1 0.8359374374999999 1 0.99999978125 8 0.92187478125} PREDS {{258 0 0 0-5004 {}} {258 0 0 0-4997 {}}} SUCCS {{258 0 0 0-5321 {}} {258 0 0 0-5323 {}} {258 0 0 0-5325 {}} {258 0 0 0-5327 {}} {258 0 0 0-5329 {}} {258 0 0 0-5331 {}} {258 0 0 0-5333 {}} {258 0 0 0-5335 {}} {258 0 0 0-5337 {}} {258 0 0 0-5339 {}} {258 0 0 0-5341 {}} {258 0 0 0-5343 {}} {258 0 0 0-5345 {}} {258 0 0 0-5347 {}} {258 0 0 0-5349 {}} {258 0 0 0-5351 {}} {258 0 0 0-5353 {}} {258 0 0 0-5355 {}}} CYCLES {}}
set a(0-5310) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-391 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 7 0.9999997812500001 8 0.48046853125000005} PREDS {{258 0 0 0-5308 {}} {258 0 0 0-5149 {}}} SUCCS {{258 0 0 0-5312 {}} {258 0 0 0-5317 {}} {258 0 0 0-5318 {}}} CYCLES {}}
set a(0-5311) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-392 LOC {0 0.9999999375 8 0.48046868750000005 8 0.48046868750000005 8 0.48046868750000005} PREDS {} SUCCS {{258 0 0 0-5313 {}}} CYCLES {}}
set a(0-5312) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-393 LOC {5 0.8679687500000001 8 0.48046868750000005 8 0.48046868750000005 8 0.48046868750000005} PREDS {{258 0 0 0-5310 {}}} SUCCS {{259 0 0 0-5313 {}}} CYCLES {}}
set a(0-5313) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-394 LOC {6 0.0 8 0.48046868750000005 8 0.48046868750000005 8 0.6960935312500001 8 0.6960935312500001} PREDS {{259 0 0 0-5312 {}} {258 0 0 0-5311 {}}} SUCCS {{259 0 0 0-5314 {}}} CYCLES {}}
set a(0-5314) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-395 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-5313 {}}} SUCCS {{259 0 0 0-5315 {}} {258 0 0 0-5318 {}}} CYCLES {}}
set a(0-5315) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-396 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-5314 {}}} SUCCS {{146 0 0 0-5316 {}} {146 0 0 0-5317 {}}} CYCLES {}}
set a(0-5316) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-397 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{146 0 0 0-5315 {}}} SUCCS {{259 0 0 0-5317 {}}} CYCLES {}}
set a(0-5317) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-398 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.90937478125 8 0.90937478125} PREDS {{259 0 0 0-5316 {}} {146 0 0 0-5315 {}} {258 0 0 0-5310 {}}} SUCCS {{259 0 0 0-5318 {}}} CYCLES {}}
set a(0-5318) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-399 LOC {6 0.42890625 8 0.9093749375000001 8 0.9093749375000001 8 0.9218747812500001 8 0.9218747812500001} PREDS {{259 0 0 0-5317 {}} {258 0 0 0-5314 {}} {258 0 0 0-5310 {}} {258 0 0 0-4957 {}}} SUCCS {{258 0 0 0-5324 {}} {258 0 0 0-5326 {}} {258 0 0 0-5328 {}} {258 0 0 0-5330 {}} {258 0 0 0-5332 {}} {258 0 0 0-5334 {}} {258 0 0 0-5336 {}} {258 0 0 0-5338 {}} {258 0 0 0-5342 {}} {258 0 0 0-5344 {}} {258 0 0 0-5346 {}} {258 0 0 0-5348 {}} {258 0 0 0-5350 {}} {258 0 0 0-5352 {}} {258 0 0 0-5354 {}} {258 0 0 0-5356 {}}} CYCLES {}}
set a(0-5319) {AREA_SCORE {} NAME for:for:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-400 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {} SUCCS {{259 0 0 0-5320 {}}} CYCLES {}}
set a(0-5320) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-401 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5319 {}}} SUCCS {{146 0 0 0-5321 {}} {130 0 0 0-5322 {}} {146 0 0 0-5339 {}} {130 0 0 0-5340 {}}} CYCLES {}}
set a(0-5321) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(11:0))(2-0)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-402 LOC {1 0.4140625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-5320 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5322 {}}} CYCLES {}}
set a(0-5322) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-403 LOC {1 0.4140625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5321 {}} {130 0 0 0-5320 {}}} SUCCS {{146 0 0 0-5323 {}} {130 0 0 0-5324 {}} {146 0 0 0-5325 {}} {130 0 0 0-5326 {}} {146 0 0 0-5327 {}} {130 0 0 0-5328 {}} {146 0 0 0-5329 {}} {130 0 0 0-5330 {}} {146 0 0 0-5331 {}} {130 0 0 0-5332 {}} {146 0 0 0-5333 {}} {130 0 0 0-5334 {}} {146 0 0 0-5335 {}} {130 0 0 0-5336 {}} {146 0 0 0-5337 {}} {130 0 0 0-5338 {}}} CYCLES {}}
set a(0-5323) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-404 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5324 {}}} CYCLES {}}
set a(0-5324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-405 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5324 {}} {259 0 0 0-5323 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {80 -2 0 0-5173 {}} {80 -2 0 0-5171 {}} {80 -2 0 0-5169 {}} {80 -2 0 0-5167 {}} {80 -2 0 0-5165 {}} {80 -2 0 0-5163 {}} {80 -2 0 0-5161 {}} {256 0 0 0-5159 {}} {80 -2 0 0-5159 {}} {80 -2 0 0-5028 {}} {80 -2 0 0-5026 {}} {80 -2 0 0-5024 {}} {80 -2 0 0-5022 {}} {80 -2 0 0-5020 {}} {80 -2 0 0-5018 {}} {80 -2 0 0-5016 {}} {256 0 0 0-5014 {}} {80 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {80 -2 0 0-5406 {}} {80 -2 0 0-5404 {}} {80 -2 0 0-5402 {}} {80 -2 0 0-5400 {}} {80 -2 0 0-5398 {}} {80 -2 0 0-5396 {}} {80 -2 0 0-5394 {}} {80 -2 0 0-5392 {}} {80 -2 0 0-5338 {}} {80 -2 0 0-5336 {}} {80 -2 0 0-5334 {}} {80 -2 0 0-5332 {}} {80 -2 0 0-5330 {}} {80 -2 0 0-5328 {}} {80 -2 0 0-5326 {}}} SUCCS {{262 0 0 0-5014 {}} {592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {262 0 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5325) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-406 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5326 {}}} CYCLES {}}
set a(0-5326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-407 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5326 {}} {259 0 0 0-5325 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {256 0 0 0-5161 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {256 0 0 0-5016 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {262 0 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5327) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-408 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5328 {}}} CYCLES {}}
set a(0-5328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-409 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5328 {}} {259 0 0 0-5327 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {256 0 0 0-5163 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {256 0 0 0-5018 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {262 0 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5329) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-410 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5330 {}}} CYCLES {}}
set a(0-5330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-411 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5330 {}} {259 0 0 0-5329 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {256 0 0 0-5165 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {256 0 0 0-5020 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {262 0 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5331) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-412 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5332 {}}} CYCLES {}}
set a(0-5332) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-413 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5332 {}} {259 0 0 0-5331 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {256 0 0 0-5167 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {256 0 0 0-5022 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {262 0 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5333) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-414 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5334 {}}} CYCLES {}}
set a(0-5334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-415 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5334 {}} {259 0 0 0-5333 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {256 0 0 0-5169 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {256 0 0 0-5024 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {262 0 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5335) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-416 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5336 {}}} CYCLES {}}
set a(0-5336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-417 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5336 {}} {259 0 0 0-5335 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {592 -2 0 0-5173 {}} {256 0 0 0-5171 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {256 0 0 0-5026 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5338 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {262 0 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5337) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-418 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5322 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5338 {}}} CYCLES {}}
set a(0-5338) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-419 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5338 {}} {259 0 0 0-5337 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {130 0 0 0-5322 {}} {258 0 0 0-5318 {}} {256 0 0 0-5173 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {256 0 0 0-5028 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {262 0 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5339) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(11:0))(2-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-420 LOC {1 0.4140625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-5320 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5340 {}}} CYCLES {}}
set a(0-5340) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-421 LOC {1 0.4140625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5339 {}} {130 0 0 0-5320 {}}} SUCCS {{146 0 0 0-5341 {}} {130 0 0 0-5342 {}} {146 0 0 0-5343 {}} {130 0 0 0-5344 {}} {146 0 0 0-5345 {}} {130 0 0 0-5346 {}} {146 0 0 0-5347 {}} {130 0 0 0-5348 {}} {146 0 0 0-5349 {}} {130 0 0 0-5350 {}} {146 0 0 0-5351 {}} {130 0 0 0-5352 {}} {146 0 0 0-5353 {}} {130 0 0 0-5354 {}} {146 0 0 0-5355 {}} {130 0 0 0-5356 {}}} CYCLES {}}
set a(0-5341) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-422 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5342 {}}} CYCLES {}}
set a(0-5342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-423 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5342 {}} {259 0 0 0-5341 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5177 {}} {256 0 0 0-5034 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5342 {}}} CYCLES {}}
set a(0-5343) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-424 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5344 {}}} CYCLES {}}
set a(0-5344) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-425 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5344 {}} {259 0 0 0-5343 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5179 {}} {256 0 0 0-5036 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5344 {}}} CYCLES {}}
set a(0-5345) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-426 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5346 {}}} CYCLES {}}
set a(0-5346) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-427 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5346 {}} {259 0 0 0-5345 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5181 {}} {256 0 0 0-5038 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5346 {}}} CYCLES {}}
set a(0-5347) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-428 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5348 {}}} CYCLES {}}
set a(0-5348) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-429 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5348 {}} {259 0 0 0-5347 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5183 {}} {256 0 0 0-5040 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5348 {}}} CYCLES {}}
set a(0-5349) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-430 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5350 {}}} CYCLES {}}
set a(0-5350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-431 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5350 {}} {259 0 0 0-5349 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5185 {}} {256 0 0 0-5042 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5350 {}}} CYCLES {}}
set a(0-5351) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-432 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5352 {}}} CYCLES {}}
set a(0-5352) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-433 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5352 {}} {259 0 0 0-5351 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5187 {}} {256 0 0 0-5044 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5352 {}}} CYCLES {}}
set a(0-5353) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-434 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5354 {}}} CYCLES {}}
set a(0-5354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-435 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5354 {}} {259 0 0 0-5353 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5189 {}} {256 0 0 0-5046 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5354 {}}} CYCLES {}}
set a(0-5355) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(11:0))(11-3)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-436 LOC {1 0.4140625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5340 {}} {258 0 0 0-5309 {}}} SUCCS {{259 0 0 0-5356 {}}} CYCLES {}}
set a(0-5356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-437 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5356 {}} {259 0 0 0-5355 {}} {130 0 0 0-5340 {}} {258 0 0 0-5318 {}} {256 0 0 0-5191 {}} {256 0 0 0-5048 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5356 {}}} CYCLES {}}
set a(0-5357) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,12) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.05 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-438 LOC {1 0.25 1 0.6695311875000001 1 0.6695311875000001 1 0.8335935312500001 8 0.7554685312500001} PREDS {{258 0 0 0-5004 {}} {258 0 0 0-4997 {}}} SUCCS {{258 0 0 0-5373 {}}} CYCLES {}}
set a(0-5358) {AREA_SCORE {} NAME for:for:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-439 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5372 {}}} CYCLES {}}
set a(0-5359) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-440 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5360) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-441 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5361) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-442 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5362) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-443 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5363) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-444 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-445 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-446 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-447 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-448 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-449 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-450 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{258 0 0 0-5371 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-451 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {} SUCCS {{259 0 0 0-5371 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-452 LOC {0 0.9999999375 1 0.241151375 1 0.241151375 8 0.163026375} PREDS {{259 0 0 0-5370 {}} {258 0 0 0-5369 {}} {258 0 0 0-5368 {}} {258 0 0 0-5367 {}} {258 0 0 0-5366 {}} {258 0 0 0-5365 {}} {258 0 0 0-5364 {}} {258 0 0 0-5363 {}} {258 0 0 0-5362 {}} {258 0 0 0-5361 {}} {258 0 0 0-5360 {}} {258 0 0 0-5359 {}}} SUCCS {{259 0 0 0-5372 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {3.79 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-453 LOC {1 0.0 1 0.241151375 1 0.241151375 1 0.8335935756250001 8 0.7554685756250001} PREDS {{259 0 0 0-5371 {}} {258 0 0 0-5358 {}}} SUCCS {{259 0 0 0-5373 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-454 LOC {1 0.5924423125 1 0.8335936875000001 1 0.8335936875000001 1 0.9999997812500001 8 0.9218747812500001} PREDS {{259 0 0 0-5372 {}} {258 0 0 0-5357 {}}} SUCCS {{258 0 0 0-5389 {}} {258 0 0 0-5391 {}} {258 0 0 0-5393 {}} {258 0 0 0-5395 {}} {258 0 0 0-5397 {}} {258 0 0 0-5399 {}} {258 0 0 0-5401 {}} {258 0 0 0-5403 {}} {258 0 0 0-5405 {}} {258 0 0 0-5407 {}} {258 0 0 0-5409 {}} {258 0 0 0-5411 {}} {258 0 0 0-5413 {}} {258 0 0 0-5415 {}} {258 0 0 0-5417 {}} {258 0 0 0-5419 {}} {258 0 0 0-5421 {}} {258 0 0 0-5423 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-455 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 8 0.4828124375} PREDS {{258 0 0 0-5308 {}}} SUCCS {{259 0 0 0-5375 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-456 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 7 0.9999997812500001 8 0.6960935312500001} PREDS {{259 0 0 0-5374 {}} {258 0 0 0-5149 {}}} SUCCS {{259 0 0 0-5376 {}} {258 0 0 0-5378 {}} {258 0 0 0-5381 {}} {258 0 0 0-5385 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-457 LOC {5 0.8679687500000001 7 0.9999999375 7 0.9999999375 8 0.6960936875} PREDS {{259 0 0 0-5375 {}}} SUCCS {{259 0 0 0-5377 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-458 LOC {5 0.8679687500000001 7 0.9999999375 7 0.9999999375 8 0.6960936875} PREDS {{259 0 0 0-5376 {}}} SUCCS {{146 0 0 0-5378 {}} {146 0 0 0-5379 {}} {146 0 0 0-5380 {}} {146 0 0 0-5381 {}} {146 0 0 0-5382 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-459 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.6960936875} PREDS {{146 0 0 0-5377 {}} {258 0 0 0-5375 {}}} SUCCS {{259 0 0 0-5379 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-460 LOC {5 0.8679687500000001 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-5378 {}} {146 0 0 0-5377 {}}} SUCCS {{259 0 0 0-5380 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-461 LOC {6 0.0 8 0.6960936875 8 0.6960936875 8 0.90937478125 8 0.90937478125} PREDS {{259 0 0 0-5379 {}} {146 0 0 0-5377 {}}} SUCCS {{258 0 0 0-5386 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-462 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{146 0 0 0-5377 {}} {258 0 0 0-5375 {}}} SUCCS {{259 0 0 0-5382 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-463 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{259 0 0 0-5381 {}} {146 0 0 0-5377 {}}} SUCCS {{259 0 0 0-5383 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-464 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{259 0 0 0-5382 {}} {258 0 0 0-4955 {}}} SUCCS {{259 0 0 0-5384 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-465 LOC {5 0.8679687500000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {{259 0 0 0-5383 {}}} SUCCS {{258 0 0 0-5386 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-466 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{258 0 0 0-5375 {}}} SUCCS {{259 0 0 0-5386 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-467 LOC {6 0.21328125 8 0.9093749375000001 8 0.9093749375000001 8 0.9218747812500001 8 0.9218747812500001} PREDS {{259 0 0 0-5385 {}} {258 0 0 0-5384 {}} {258 0 0 0-5380 {}} {258 0 0 0-4956 {}}} SUCCS {{258 0 0 0-5392 {}} {258 0 0 0-5394 {}} {258 0 0 0-5396 {}} {258 0 0 0-5398 {}} {258 0 0 0-5400 {}} {258 0 0 0-5402 {}} {258 0 0 0-5404 {}} {258 0 0 0-5406 {}} {258 0 0 0-5410 {}} {258 0 0 0-5412 {}} {258 0 0 0-5414 {}} {258 0 0 0-5416 {}} {258 0 0 0-5418 {}} {258 0 0 0-5420 {}} {258 0 0 0-5422 {}} {258 0 0 0-5424 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE {} NAME for:for:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-468 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {} SUCCS {{259 0 0 0-5388 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-469 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5387 {}}} SUCCS {{146 0 0 0-5389 {}} {130 0 0 0-5390 {}} {146 0 0 0-5407 {}} {130 0 0 0-5408 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-470 LOC {1 0.7588485625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-5388 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5390 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-471 LOC {1 0.7588485625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5389 {}} {130 0 0 0-5388 {}}} SUCCS {{146 0 0 0-5391 {}} {130 0 0 0-5392 {}} {146 0 0 0-5393 {}} {130 0 0 0-5394 {}} {146 0 0 0-5395 {}} {130 0 0 0-5396 {}} {146 0 0 0-5397 {}} {130 0 0 0-5398 {}} {146 0 0 0-5399 {}} {130 0 0 0-5400 {}} {146 0 0 0-5401 {}} {130 0 0 0-5402 {}} {146 0 0 0-5403 {}} {130 0 0 0-5404 {}} {146 0 0 0-5405 {}} {130 0 0 0-5406 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#2 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-472 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5392 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-473 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5392 {}} {259 0 0 0-5391 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {256 0 0 0-5159 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {256 0 0 0-5014 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}}} SUCCS {{262 0 0 0-5014 {}} {592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {262 0 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#3 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-474 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5394 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-475 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5394 {}} {259 0 0 0-5393 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {256 0 0 0-5161 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {256 0 0 0-5016 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {262 0 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#4 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-476 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5396 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-477 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5396 {}} {259 0 0 0-5395 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {256 0 0 0-5163 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {256 0 0 0-5018 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {262 0 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#5 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-478 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5398 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-479 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5398 {}} {259 0 0 0-5397 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {256 0 0 0-5165 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {256 0 0 0-5020 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {262 0 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#6 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-480 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5400 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-481 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5400 {}} {259 0 0 0-5399 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {256 0 0 0-5167 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {256 0 0 0-5022 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {262 0 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#7 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-482 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5402 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-483 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5402 {}} {259 0 0 0-5401 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {256 0 0 0-5169 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {256 0 0 0-5024 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}} {592 -2 0 0-5404 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {262 0 0 0-5402 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#8 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-484 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5404 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-485 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5404 {}} {259 0 0 0-5403 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {592 -2 0 0-5173 {}} {256 0 0 0-5171 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5028 {}} {256 0 0 0-5026 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}} {592 -2 0 0-5406 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {262 0 0 0-5404 {}} {592 -2 0 0-5406 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-486 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5390 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5406 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-487 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5406 {}} {259 0 0 0-5405 {}} {592 -2 0 0-5404 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5392 {}} {130 0 0 0-5390 {}} {258 0 0 0-5386 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5324 {}} {256 0 0 0-5173 {}} {592 -2 0 0-5173 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5159 {}} {256 0 0 0-5028 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5014 {}} {132 0 0 0-5434 {}}} SUCCS {{592 -2 0 0-5014 {}} {592 -2 0 0-5016 {}} {592 -2 0 0-5018 {}} {592 -2 0 0-5020 {}} {592 -2 0 0-5022 {}} {592 -2 0 0-5024 {}} {592 -2 0 0-5026 {}} {592 -2 0 0-5028 {}} {592 -2 0 0-5159 {}} {592 -2 0 0-5161 {}} {592 -2 0 0-5163 {}} {592 -2 0 0-5165 {}} {592 -2 0 0-5167 {}} {592 -2 0 0-5169 {}} {592 -2 0 0-5171 {}} {592 -2 0 0-5173 {}} {80 -2 0 0-5324 {}} {592 -2 0 0-5326 {}} {592 -2 0 0-5328 {}} {592 -2 0 0-5330 {}} {592 -2 0 0-5332 {}} {592 -2 0 0-5334 {}} {592 -2 0 0-5336 {}} {592 -2 0 0-5338 {}} {592 -2 0 0-5392 {}} {592 -2 0 0-5394 {}} {592 -2 0 0-5396 {}} {592 -2 0 0-5398 {}} {592 -2 0 0-5400 {}} {592 -2 0 0-5402 {}} {592 -2 0 0-5404 {}} {262 0 0 0-5406 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(11:0))(2-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-488 LOC {1 0.7588485625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-5388 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5408 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-489 LOC {1 0.7588485625 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-5407 {}} {130 0 0 0-5388 {}}} SUCCS {{146 0 0 0-5409 {}} {130 0 0 0-5410 {}} {146 0 0 0-5411 {}} {130 0 0 0-5412 {}} {146 0 0 0-5413 {}} {130 0 0 0-5414 {}} {146 0 0 0-5415 {}} {130 0 0 0-5416 {}} {146 0 0 0-5417 {}} {130 0 0 0-5418 {}} {146 0 0 0-5419 {}} {130 0 0 0-5420 {}} {146 0 0 0-5421 {}} {130 0 0 0-5422 {}} {146 0 0 0-5423 {}} {130 0 0 0-5424 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#9 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-490 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5410 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-491 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5410 {}} {259 0 0 0-5409 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5177 {}} {256 0 0 0-5034 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5410 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#10 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-492 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5412 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-493 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5412 {}} {259 0 0 0-5411 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5179 {}} {256 0 0 0-5036 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5412 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#11 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-494 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5414 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-495 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5414 {}} {259 0 0 0-5413 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5181 {}} {256 0 0 0-5038 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5414 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#12 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-496 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5416 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-497 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5416 {}} {259 0 0 0-5415 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5183 {}} {256 0 0 0-5040 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5416 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#13 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-498 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5418 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-499 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5418 {}} {259 0 0 0-5417 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5185 {}} {256 0 0 0-5042 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5418 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#14 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-500 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5420 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-501 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5420 {}} {259 0 0 0-5419 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5187 {}} {256 0 0 0-5044 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5420 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#15 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-502 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5422 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-503 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5422 {}} {259 0 0 0-5421 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5189 {}} {256 0 0 0-5046 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5422 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(11:0))(11-3)#1 TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-504 LOC {1 0.7588485625 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-5408 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5424 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-505 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-5424 {}} {259 0 0 0-5423 {}} {130 0 0 0-5408 {}} {258 0 0 0-5386 {}} {256 0 0 0-5191 {}} {256 0 0 0-5048 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-5424 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-506 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 6 0.20312493750000002} PREDS {{262 0 0 0-5432 {}}} SUCCS {{259 0 0 0-5426 {}} {256 0 0 0-5432 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(10-0) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-507 LOC {0 0.9999999375 1 0.0 1 0.0 6 0.20312493750000002} PREDS {{259 0 0 0-5425 {}}} SUCCS {{259 0 0 0-5427 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,2,1,12) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.05 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-508 LOC {1 0.0 1 0.8359374374999999 1 0.8359374374999999 1 0.99999978125 6 0.36718728125000005} PREDS {{259 0 0 0-5426 {}}} SUCCS {{259 0 0 0-5428 {}} {258 0 0 0-5432 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(11:0))(11) TYPE READSLICE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-509 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-5427 {}}} SUCCS {{259 0 0 0-5429 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-510 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-5428 {}} {256 0 0 0-4954 {}} {132 0 0 0-5434 {}}} SUCCS {{260 0 0 0-4954 {}} {259 0 0 0-5430 {}} {258 0 0 0-5433 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-511 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-5429 {}}} SUCCS {{260 0 0 0-4954 {}} {259 0 0 0-5431 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-512 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-5430 {}}} SUCCS {{131 0 0 0-5432 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE {} NAME asn(for:for:t(11:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{260 0 0 0-5432 {}} {131 0 0 0-5431 {}} {258 0 0 0-5427 {}} {256 0 0 0-5425 {}} {256 0 0 0-5002 {}} {256 0 0 0-4995 {}} {132 0 0 0-5434 {}}} SUCCS {{262 0 0 0-4995 {}} {262 0 0 0-5002 {}} {262 0 0 0-5425 {}} {260 0 0 0-5432 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE {} NAME for:for:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-513 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{258 0 0 0-5429 {}}} SUCCS {{260 0 0 0-4954 {}} {259 0 0 0-5434 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-4934 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-514 LOC {1 0.16406250000000003 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{259 0 0 0-5433 {}}} SUCCS {{132 0 0 0-4954 {}} {132 0 0 0-5014 {}} {132 0 0 0-5016 {}} {132 0 0 0-5018 {}} {132 0 0 0-5020 {}} {132 0 0 0-5022 {}} {132 0 0 0-5024 {}} {132 0 0 0-5026 {}} {132 0 0 0-5028 {}} {132 0 0 0-5034 {}} {132 0 0 0-5036 {}} {132 0 0 0-5038 {}} {132 0 0 0-5040 {}} {132 0 0 0-5042 {}} {132 0 0 0-5044 {}} {132 0 0 0-5046 {}} {132 0 0 0-5048 {}} {132 0 0 0-5159 {}} {132 0 0 0-5161 {}} {132 0 0 0-5163 {}} {132 0 0 0-5165 {}} {132 0 0 0-5167 {}} {132 0 0 0-5169 {}} {132 0 0 0-5171 {}} {132 0 0 0-5173 {}} {132 0 0 0-5177 {}} {132 0 0 0-5179 {}} {132 0 0 0-5181 {}} {132 0 0 0-5183 {}} {132 0 0 0-5185 {}} {132 0 0 0-5187 {}} {132 0 0 0-5189 {}} {132 0 0 0-5191 {}} {132 0 0 0-5324 {}} {132 0 0 0-5326 {}} {132 0 0 0-5328 {}} {132 0 0 0-5330 {}} {132 0 0 0-5332 {}} {132 0 0 0-5334 {}} {132 0 0 0-5336 {}} {132 0 0 0-5338 {}} {132 0 0 0-5342 {}} {132 0 0 0-5344 {}} {132 0 0 0-5346 {}} {132 0 0 0-5348 {}} {132 0 0 0-5350 {}} {132 0 0 0-5352 {}} {132 0 0 0-5354 {}} {132 0 0 0-5356 {}} {132 0 0 0-5392 {}} {132 0 0 0-5394 {}} {132 0 0 0-5396 {}} {132 0 0 0-5398 {}} {132 0 0 0-5400 {}} {132 0 0 0-5402 {}} {132 0 0 0-5404 {}} {132 0 0 0-5406 {}} {132 0 0 0-5410 {}} {132 0 0 0-5412 {}} {132 0 0 0-5414 {}} {132 0 0 0-5416 {}} {132 0 0 0-5418 {}} {132 0 0 0-5420 {}} {132 0 0 0-5422 {}} {132 0 0 0-5424 {}} {132 0 0 0-5429 {}} {132 0 0 0-5432 {}}} CYCLES {}}
set a(0-4934) {CHI {0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027 0-5028 0-5029 0-5030 0-5031 0-5032 0-5033 0-5034 0-5035 0-5036 0-5037 0-5038 0-5039 0-5040 0-5041 0-5042 0-5043 0-5044 0-5045 0-5046 0-5047 0-5048 0-5049 0-5050 0-5051 0-5052 0-5053 0-5054 0-5055 0-5056 0-5057 0-5058 0-5059 0-5060 0-5061 0-5062 0-5063 0-5064 0-5065 0-5066 0-5067 0-5068 0-5069 0-5070 0-5071 0-5072 0-5073 0-5074 0-5075 0-5076 0-5077 0-5078 0-5079 0-5080 0-5081 0-5082 0-5083 0-5084 0-5085 0-5086 0-5087 0-5088 0-5089 0-5090 0-5091 0-5092 0-5093 0-5094 0-5095 0-5096 0-5097 0-5098 0-5099 0-5100 0-5101 0-5102 0-5103 0-5104 0-5105 0-5106 0-5107 0-5108 0-5109 0-5110 0-5111 0-5112 0-5113 0-5114 0-5115 0-5116 0-5117 0-5118 0-5119 0-5120 0-5121 0-5122 0-5123 0-5124 0-5125 0-5126 0-5127 0-5128 0-5129 0-5130 0-5131 0-5132 0-5133 0-5134 0-5135 0-5136 0-5137 0-5138 0-5139 0-5140 0-5141 0-5142 0-5143 0-5144 0-5145 0-5146 0-5147 0-5148 0-5149 0-5150 0-5151 0-5152 0-5153 0-5154 0-5155 0-5156 0-5157 0-5158 0-5159 0-5160 0-5161 0-5162 0-5163 0-5164 0-5165 0-5166 0-5167 0-5168 0-5169 0-5170 0-5171 0-5172 0-5173 0-5174 0-5175 0-5176 0-5177 0-5178 0-5179 0-5180 0-5181 0-5182 0-5183 0-5184 0-5185 0-5186 0-5187 0-5188 0-5189 0-5190 0-5191 0-5192 0-5193 0-5194 0-5195 0-5196 0-5197 0-5198 0-5199 0-5200 0-5201 0-5202 0-5203 0-5204 0-5205 0-5206 0-5207 0-5208 0-5209 0-5210 0-5211 0-5212 0-5213 0-5214 0-5215 0-5216 0-5217 0-5218 0-5219 0-5220 0-5221 0-5222 0-5223 0-5224 0-5225 0-5226 0-5227 0-5228 0-5229 0-5230 0-5231 0-5232 0-5233 0-5234 0-5235 0-5236 0-5237 0-5238 0-5239 0-5240 0-5241 0-5242 0-5243 0-5244 0-5245 0-5246 0-5247 0-5248 0-5249 0-5250 0-5251 0-5252 0-5253 0-5254 0-5255 0-5256 0-5257 0-5258 0-5259 0-5260 0-5261 0-5262 0-5263 0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5271 0-5272 0-5273 0-5274 0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306 0-5307 0-5308 0-5309 0-5310 0-5311 0-5312 0-5313 0-5314 0-5315 0-5316 0-5317 0-5318 0-5319 0-5320 0-5321 0-5322 0-5323 0-5324 0-5325 0-5326 0-5327 0-5328 0-5329 0-5330 0-5331 0-5332 0-5333 0-5334 0-5335 0-5336 0-5337 0-5338 0-5339 0-5340 0-5341 0-5342 0-5343 0-5344 0-5345 0-5346 0-5347 0-5348 0-5349 0-5350 0-5351 0-5352 0-5353 0-5354 0-5355 0-5356 0-5357 0-5358 0-5359 0-5360 0-5361 0-5362 0-5363 0-5364 0-5365 0-5366 0-5367 0-5368 0-5369 0-5370 0-5371 0-5372 0-5373 0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434} ITERATIONS 2048 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 6150 TOTAL_CYCLES_IN 73800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 73800 NAME for:for TYPE LOOP DELAY {590408.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-515 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-4934 {}} {259 0 0 0-4953 {}} {774 0 0 0-5477 {}} {774 0 0 0-5476 {}} {774 0 0 0-5474 {}} {774 0 0 0-5472 {}} {774 0 0 0-5470 {}} {774 0 0 0-5468 {}} {774 0 0 0-5466 {}} {774 0 0 0-5464 {}} {774 0 0 0-5462 {}} {774 0 0 0-5460 {}} {774 0 0 0-5458 {}} {774 0 0 0-5456 {}} {774 0 0 0-5454 {}} {774 0 0 0-5453 {}} {774 0 0 0-5450 {}} {774 0 0 0-5447 {}}} SUCCS {{772 0 0 0-4953 {}} {774 0 0 0-4934 {}} {131 0 0 0-5435 {}} {130 0 0 0-5436 {}} {130 0 0 0-5437 {}} {130 0 0 0-5438 {}} {130 0 0 0-5439 {}} {130 0 0 0-5440 {}} {130 0 0 0-5441 {}} {130 0 0 0-5442 {}} {130 0 0 0-5443 {}} {256 0 0 0-5447 {}} {256 0 0 0-5450 {}} {256 0 0 0-5453 {}} {256 0 0 0-5454 {}} {256 0 0 0-5456 {}} {256 0 0 0-5458 {}} {256 0 0 0-5460 {}} {256 0 0 0-5462 {}} {256 0 0 0-5464 {}} {256 0 0 0-5466 {}} {256 0 0 0-5468 {}} {256 0 0 0-5470 {}} {256 0 0 0-5472 {}} {256 0 0 0-5474 {}} {256 0 0 0-5476 {}} {256 0 0 0-5477 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-516 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{131 0 0 0-4934 {}} {774 0 0 0-5453 {}}} SUCCS {{130 0 0 0-5443 {}} {256 0 0 0-5453 {}} {258 0 0 0-5454 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-517 LOC {0 0.9999999375 1 0.7070311875 1 0.7070311875 1 0.7070311875 1 0.7070311875} PREDS {{130 0 0 0-4934 {}} {774 0 0 0-5451 {}}} SUCCS {{259 0 0 0-5437 {}} {130 0 0 0-5443 {}} {256 0 0 0-5451 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-518 LOC {1 0.0 1 0.7070311875 1 0.7070311875 1 0.85468728125 1 0.85468728125} PREDS {{259 0 0 0-5436 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5438 {}} {130 0 0 0-5443 {}} {258 0 0 0-5451 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-2) TYPE READSLICE PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-519 LOC {1 0.14765625000000002 1 0.8546874375 1 0.8546874375 1 0.8546874375} PREDS {{259 0 0 0-5437 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-520 LOC {1 0.14765625000000002 1 0.8546874375 1 0.8546874375 1 0.8546874375} PREDS {{259 0 0 0-5438 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5440 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.93 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-521 LOC {1 0.14765625000000002 1 0.8546874375 1 0.8546874375 1 0.99999978125 1 0.99999978125} PREDS {{259 0 0 0-5439 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5441 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(2) TYPE READSLICE PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-522 LOC {1 0.29296875 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-5440 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5442 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-523 LOC {1 0.29296875 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-5441 {}} {130 0 0 0-4934 {}}} SUCCS {{259 0 0 0-5443 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-524 LOC {1 0.29296875 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-5442 {}} {130 0 0 0-5441 {}} {130 0 0 0-5440 {}} {130 0 0 0-5439 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5436 {}} {130 0 0 0-5435 {}} {130 0 0 0-4934 {}}} SUCCS {{128 0 0 0-5447 {}} {128 0 0 0-5450 {}} {128 0 0 0-5451 {}} {128 0 0 0-5453 {}} {128 0 0 0-5454 {}} {128 0 0 0-5456 {}} {128 0 0 0-5458 {}} {128 0 0 0-5460 {}} {128 0 0 0-5462 {}} {128 0 0 0-5464 {}} {128 0 0 0-5466 {}} {128 0 0 0-5468 {}} {128 0 0 0-5470 {}} {128 0 0 0-5472 {}} {128 0 0 0-5474 {}} {128 0 0 0-5476 {}} {128 0 0 0-5477 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-525 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 1 0.9999999375} PREDS {{774 0 0 0-5447 {}}} SUCCS {{259 0 0 0-5445 {}} {256 0 0 0-5447 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME s:slc(s(11:0))(11-1) TYPE READSLICE PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-526 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-5444 {}}} SUCCS {{259 0 0 0-5446 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.9999999375} PREDS {{259 0 0 0-5445 {}}} SUCCS {{259 0 0 0-5447 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5447 {}} {259 0 0 0-5446 {}} {256 0 0 0-5444 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5444 {}} {772 0 0 0-5447 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-527 LOC {0 0.9999999375 1 0.8523436875 1 0.8523436875 1 0.8523436875 1 0.8523436875} PREDS {{774 0 0 0-5450 {}}} SUCCS {{259 0 0 0-5449 {}} {256 0 0 0-5450 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-528 LOC {1 0.0 1 0.8523436875 1 0.8523436875 1 0.99999978125 1 0.99999978125} PREDS {{259 0 0 0-5448 {}}} SUCCS {{259 0 0 0-5450 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-529 LOC {1 0.14765625000000002 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-5450 {}} {259 0 0 0-5449 {}} {256 0 0 0-5448 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5448 {}} {772 0 0 0-5450 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.14765625000000002 1 0.8546874375 1 0.8546874375 1 0.8546874375 1 0.9999999375} PREDS {{772 0 0 0-5451 {}} {128 0 0 0-5443 {}} {258 0 0 0-5437 {}} {256 0 0 0-5436 {}}} SUCCS {{774 0 0 0-5436 {}} {772 0 0 0-5451 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5454 {}}} SUCCS {{259 0 0 0-5453 {}} {256 0 0 0-5454 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5453 {}} {259 0 0 0-5452 {}} {128 0 0 0-5443 {}} {256 0 0 0-5435 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5435 {}} {772 0 0 0-5453 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5454 {}} {256 0 0 0-5452 {}} {128 0 0 0-5443 {}} {258 0 0 0-5435 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5452 {}} {772 0 0 0-5454 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5458 {}}} SUCCS {{259 0 0 0-5456 {}} {256 0 0 0-5458 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5456 {}} {259 0 0 0-5455 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {772 0 0 0-5456 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5460 {}}} SUCCS {{259 0 0 0-5458 {}} {256 0 0 0-5460 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5458 {}} {259 0 0 0-5457 {}} {256 0 0 0-5455 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5455 {}} {772 0 0 0-5458 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5462 {}}} SUCCS {{259 0 0 0-5460 {}} {256 0 0 0-5462 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5460 {}} {259 0 0 0-5459 {}} {256 0 0 0-5457 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5457 {}} {772 0 0 0-5460 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5464 {}}} SUCCS {{259 0 0 0-5462 {}} {256 0 0 0-5464 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5462 {}} {259 0 0 0-5461 {}} {256 0 0 0-5459 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5459 {}} {772 0 0 0-5462 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5466 {}}} SUCCS {{259 0 0 0-5464 {}} {256 0 0 0-5466 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5464 {}} {259 0 0 0-5463 {}} {256 0 0 0-5461 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5461 {}} {772 0 0 0-5464 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5468 {}}} SUCCS {{259 0 0 0-5466 {}} {256 0 0 0-5468 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5466 {}} {259 0 0 0-5465 {}} {256 0 0 0-5463 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5463 {}} {772 0 0 0-5466 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5470 {}}} SUCCS {{259 0 0 0-5468 {}} {256 0 0 0-5470 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5468 {}} {259 0 0 0-5467 {}} {256 0 0 0-5465 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5465 {}} {772 0 0 0-5468 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5472 {}}} SUCCS {{259 0 0 0-5470 {}} {256 0 0 0-5472 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5470 {}} {259 0 0 0-5469 {}} {256 0 0 0-5467 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5467 {}} {772 0 0 0-5470 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5474 {}}} SUCCS {{259 0 0 0-5472 {}} {256 0 0 0-5474 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5472 {}} {259 0 0 0-5471 {}} {256 0 0 0-5469 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5469 {}} {772 0 0 0-5472 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5476 {}}} SUCCS {{259 0 0 0-5474 {}} {256 0 0 0-5476 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5474 {}} {259 0 0 0-5473 {}} {256 0 0 0-5471 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5471 {}} {772 0 0 0-5474 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-5477 {}}} SUCCS {{259 0 0 0-5476 {}} {256 0 0 0-5477 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-5476 {}} {259 0 0 0-5475 {}} {256 0 0 0-5473 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5473 {}} {772 0 0 0-5476 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4933 LOC {1 0.0 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-5477 {}} {256 0 0 0-5475 {}} {128 0 0 0-5443 {}} {256 0 0 0-4934 {}}} SUCCS {{774 0 0 0-4934 {}} {774 0 0 0-5475 {}} {772 0 0 0-5477 {}}} CYCLES {}}
set a(0-4933) {CHI {0-4953 0-4934 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477} ITERATIONS 12 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 73812 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 12 TOTAL_CYCLES_UNDER 73800 TOTAL_CYCLES 73812 NAME for TYPE LOOP DELAY {590504.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-530 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-4933 {}} {259 0 0 0-4952 {}} {258 0 0 0-4951 {}} {258 0 0 0-4950 {}} {258 0 0 0-4949 {}} {258 0 0 0-4948 {}} {258 0 0 0-4947 {}} {258 0 0 0-4946 {}} {258 0 0 0-4945 {}} {258 0 0 0-4944 {}} {258 0 0 0-4943 {}} {258 0 0 0-4942 {}} {258 0 0 0-4941 {}} {258 0 0 0-4940 {}} {258 0 0 0-4939 {}} {258 0 0 0-4938 {}} {258 0 0 0-4937 {}} {258 0 0 0-4936 {}} {258 0 0 0-4935 {}}} SUCCS {{772 0 0 0-4936 {}} {772 0 0 0-4937 {}} {772 0 0 0-4938 {}} {772 0 0 0-4939 {}} {772 0 0 0-4940 {}} {772 0 0 0-4941 {}} {772 0 0 0-4942 {}} {772 0 0 0-4943 {}} {772 0 0 0-4944 {}} {772 0 0 0-4945 {}} {772 0 0 0-4946 {}} {772 0 0 0-4947 {}} {772 0 0 0-4948 {}} {772 0 0 0-4949 {}} {772 0 0 0-4950 {}} {772 0 0 0-4951 {}} {772 0 0 0-4952 {}} {774 0 0 0-4933 {}} {131 0 0 0-5478 {}} {130 0 0 0-5479 {}} {130 0 0 0-5480 {}} {130 0 0 0-5481 {}} {130 0 0 0-5482 {}} {130 0 0 0-5483 {}} {130 0 0 0-5484 {}} {130 0 0 0-5485 {}} {130 0 0 0-5486 {}} {130 0 0 0-5487 {}} {130 0 0 0-5488 {}} {130 0 0 0-5489 {}} {130 0 0 0-5490 {}} {130 0 0 0-5491 {}} {130 0 0 0-5492 {}} {130 0 0 0-5493 {}} {130 0 0 0-5494 {}} {130 0 0 0-5495 {}} {130 0 0 0-5496 {}} {130 0 0 0-5497 {}} {130 0 0 0-5498 {}} {130 0 0 0-5499 {}} {130 0 0 0-5500 {}} {130 0 0 0-5501 {}} {130 0 0 0-5502 {}} {130 0 0 0-5503 {}} {130 0 0 0-5504 {}} {130 0 0 0-5505 {}} {130 0 0 0-5506 {}} {130 0 0 0-5507 {}} {130 0 0 0-5508 {}} {130 0 0 0-5509 {}} {130 0 0 0-5510 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-531 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{131 0 0 0-4933 {}} {128 0 0 0-5479 {}}} SUCCS {{259 0 0 0-5479 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5479 {}} {259 0 0 0-5478 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5478 {}} {772 0 0 0-5479 {}} {259 0 0 0-5480 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-533 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5479 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5481) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-534 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5482 {}}} SUCCS {{259 0 0 0-5482 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5482 {}} {259 0 0 0-5481 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5481 {}} {772 0 0 0-5482 {}} {259 0 0 0-5483 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-536 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5482 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5484) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-537 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5485 {}}} SUCCS {{259 0 0 0-5485 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5485 {}} {259 0 0 0-5484 {}} {130 0 0 0-4933 {}} {256 0 0 0-4935 {}}} SUCCS {{774 0 0 0-4935 {}} {128 0 0 0-5484 {}} {772 0 0 0-5485 {}} {259 0 0 0-5486 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-539 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5485 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-540 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5488 {}}} SUCCS {{259 0 0 0-5488 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5488 {}} {259 0 0 0-5487 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5487 {}} {772 0 0 0-5488 {}} {259 0 0 0-5489 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-542 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5488 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-543 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5491 {}}} SUCCS {{259 0 0 0-5491 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5491 {}} {259 0 0 0-5490 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5490 {}} {772 0 0 0-5491 {}} {259 0 0 0-5492 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-545 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5491 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5493) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-546 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5494 {}}} SUCCS {{259 0 0 0-5494 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5494 {}} {259 0 0 0-5493 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5493 {}} {772 0 0 0-5494 {}} {259 0 0 0-5495 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-548 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5494 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5496) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-549 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5497 {}}} SUCCS {{259 0 0 0-5497 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5497 {}} {259 0 0 0-5496 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5496 {}} {772 0 0 0-5497 {}} {259 0 0 0-5498 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-551 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5497 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5499) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-552 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5500 {}}} SUCCS {{259 0 0 0-5500 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-553 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5500 {}} {259 0 0 0-5499 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5499 {}} {772 0 0 0-5500 {}} {259 0 0 0-5501 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-554 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5500 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-555 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5503 {}}} SUCCS {{259 0 0 0-5503 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-556 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5503 {}} {259 0 0 0-5502 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5502 {}} {772 0 0 0-5503 {}} {259 0 0 0-5504 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-557 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5503 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5505) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-558 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5506 {}}} SUCCS {{259 0 0 0-5506 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-559 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5506 {}} {259 0 0 0-5505 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5505 {}} {772 0 0 0-5506 {}} {259 0 0 0-5507 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-560 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5506 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-561 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-4933 {}} {128 0 0 0-5509 {}}} SUCCS {{259 0 0 0-5509 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-562 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5509 {}} {259 0 0 0-5508 {}} {130 0 0 0-4933 {}}} SUCCS {{128 0 0 0-5508 {}} {772 0 0 0-5509 {}} {259 0 0 0-5510 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-4932 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-563 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-5509 {}} {130 0 0 0-4933 {}}} SUCCS {} CYCLES {}}
set a(0-4932) {CHI {0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952 0-4933 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510} ITERATIONS Infinite LATENCY 73809 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 73814 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 73812 TOTAL_CYCLES 73814 NAME main TYPE LOOP DELAY {590520.00 ns} PAR 0-4931 XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-564 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-4932 {}}} SUCCS {{774 0 0 0-4932 {}}} CYCLES {}}
set a(0-4931) {CHI 0-4932 ITERATIONS Infinite LATENCY 73809 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 73814 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 73814 TOTAL_CYCLES 73814 NAME core:rlp TYPE LOOP DELAY {590520.00 ns} PAR {} XREFS 2a22315c-845e-43ad-aef4-37f4bf26edde-565 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4931-TOTALCYCLES) {73814}
set a(0-4931-QMOD) {ccs_in(2,32) 0-4935 mgc_add(11,0,1,1,11) 0-4993 mgc_and(11,2) {0-4997 0-5004} mgc_shift_r(11,0,4,11) 0-4999 mgc_shift_l(11,0,4,12) 0-5001 mgc_add(11,0,10,0,11) 0-5006 BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1) {0-5014 0-5159 0-5324 0-5392} BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1) {0-5016 0-5161 0-5326 0-5394} BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1) {0-5018 0-5163 0-5328 0-5396} BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1) {0-5020 0-5165 0-5330 0-5398} BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1) {0-5022 0-5167 0-5332 0-5400} BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1) {0-5024 0-5169 0-5334 0-5402} BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1) {0-5026 0-5171 0-5336 0-5404} BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1) {0-5028 0-5173 0-5338 0-5406} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1) {0-5034 0-5177 0-5342 0-5410} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1) {0-5036 0-5179 0-5344 0-5412} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1) {0-5038 0-5181 0-5346 0-5414} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1) {0-5040 0-5183 0-5348 0-5416} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1) {0-5042 0-5185 0-5350 0-5418} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1) {0-5044 0-5187 0-5352 0-5420} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1) {0-5046 0-5189 0-5354 0-5422} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1) {0-5048 0-5191 0-5356 0-5424} mgc_mux1hot(32,16) {0-5149 0-5292} mgc_add(12,0,12,0,12) {0-5151 0-5153 0-5373} BLOCK_1R1W_RBW_rport(3,12,32,4096,4096,32,1) 0-5293 mgc_mul(32,0,32,0,64) {0-5294 0-5296 0-5298} BLOCK_1R1W_RBW_rport(4,12,32,4096,4096,32,1) 0-5295 mgc_add(32,0,32,0,32) {0-5300 0-5307 0-5310 0-5317 0-5375 0-5380} mgc_add(33,0,32,0,33) {0-5303 0-5313} mgc_mux(32,1,2) {0-5308 0-5318 0-5386} mgc_add(11,0,11,0,12) {0-5309 0-5357} mgc_mul(12,0,12,0,12) 0-5372 mgc_add(11,0,2,1,12) 0-5427 mgc_add(4,0,2,1,4) {0-5437 0-5449} mgc_add(3,0,3,0,3) 0-5440 mgc_io_sync(0) {0-5479 0-5482 0-5485 0-5488 0-5491 0-5494 0-5497 0-5500 0-5503 0-5506 0-5509}}
set a(0-4931-PROC_NAME) {core}
set a(0-4931-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-4931}

