// Seed: 2686178191
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_8 (
      1,
      1
  );
  assign id_4[1] = 1'd0;
  type_13 id_9 (
      .id_0(!1'b0 & id_3),
      .id_1(),
      .id_2(1)
  );
endmodule
