// Seed: 3984985695
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input  wire id_2
);
  if (1'b0 && 1) assign id_0 = ~id_2;
  else if (1 > id_2) begin : LABEL_0
    assign id_0 = 1 - 1;
  end
  assign id_1 = id_2;
  assign module_1.id_0 = 0;
  wire id_4 = id_4++;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1
);
  wire id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign id_0 = id_1;
endmodule
