Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Mon Nov 29 16:19:57 2021
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG26_S3
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG27_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clk_r_REG26_S3/CK (DFFR_X1)            0.0000     0.0000 r
  clk_r_REG26_S3/Q (DFFR_X1)             0.0663     0.0663 r
  U1579/ZN (NAND2_X1)                    0.0186     0.0849 f
  clk_r_REG27_S4/D (DFFR_X1)             0.0000     0.0849 f
  data arrival time                                 0.0849

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  clk_r_REG27_S4/CK (DFFR_X1)            0.0000     0.0500 r
  library hold time                      0.0021     0.0521
  data required time                                0.0521
  -----------------------------------------------------------
  data required time                                0.0521
  data arrival time                                -0.0849
  -----------------------------------------------------------
  slack (MET)                                       0.0328


1
