

================================================================
== Vitis HLS Report for 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2'
================================================================
* Date:           Fri Nov 15 11:02:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.748 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  16.002 ns|  0.175 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_955_2  |        1|    32769|         4|          1|          1|  0 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp33_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_i"   --->   Operation 11 'read' 'cmp33_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp393_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp393_i"   --->   Operation 12 'read' 'cmp393_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_y_cast_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_y_cast_i"   --->   Operation 13 'read' 'out_y_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp105_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp105_i"   --->   Operation 14 'read' 'cmp105_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 15 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_x = load i12 %x" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 18 'load' 'out_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%icmp_ln955 = icmp_eq  i12 %out_x, i12 %loopWidth_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 19 'icmp' 'icmp_ln955' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln955 = add i12 %out_x, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 20 'add' 'add_ln955' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln955 = br i1 %icmp_ln955, void %for.body27.split.i, void %for.inc404.loopexit.i.exitStub" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 21 'br' 'br_ln955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln958 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_36" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:958->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 22 'specpipeline' 'specpipeline_ln958' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln955 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 23 'specloopname' 'specloopname_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln963 = br i1 %cmp33_i_read, void %for.body57.i, void %for.inc.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:963->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 24 'br' 'br_ln963' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1124 = br i1 %cmp393_i_read, void %for.inc401.i, void %if.then396.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 25 'br' 'br_ln1124' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1126 = br i1 %p_read_1, void %if.else398.i, void %if.then397.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1126->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 26 'br' 'br_ln1126' <Predicate = (!icmp_ln955 & cmp393_i_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1130 = br void %for.inc401.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1130->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 27 'br' 'br_ln1130' <Predicate = (!icmp_ln955 & cmp393_i_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln955 = store i12 %add_ln955, i12 %x" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 28 'store' 'store_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln955 = br void %for.body27.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 29 'br' 'br_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln955 = zext i12 %out_x" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 30 'zext' 'zext_ln955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.94ns)   --->   "%stream_out_hresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 32 'read' 'stream_out_hresampled_read' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln965 = trunc i24 %stream_out_hresampled_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 33 'trunc' 'trunc_ln965' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln965_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 34 'partselect' 'trunc_ln965_5' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln965_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 35 'partselect' 'trunc_ln965_6' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_5, i8 %p_0_1_0_0_0607_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 36 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965, i8 %p_0_0_0_0_0423605_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 37 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_6, i8 %p_0_2_0_0_0603_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 38 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_5, i8 %p_0_1_0_0_0601_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 39 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965, i8 %p_0_0_0_0_0423599_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 40 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln972 = br void %for.body57.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 41 'br' 'br_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%linebuf_y_addr = getelementptr i8 %linebuf_y, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 42 'getelementptr' 'linebuf_y_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%linebuf_c_addr = getelementptr i8 %linebuf_c, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 43 'getelementptr' 'linebuf_c_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%linebuf_c_2_addr = getelementptr i8 %linebuf_c_2, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 44 'getelementptr' 'linebuf_c_2_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%linebuf_c_load = load i12 %linebuf_c_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 45 'load' 'linebuf_c_load' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%LineBufVal_1 = load i12 %linebuf_c_2_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 46 'load' 'LineBufVal_1' <Predicate = (!icmp_ln955 & !out_y_cast_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %cmp33_i_read, void %for.body247.i_ifconv, void %for.inc236.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1057->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 47 'br' 'br_ln1057' <Predicate = (!icmp_ln955)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%InYPix = load i8 %p_0_0_0_0_0423605_i_out" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 48 'load' 'InYPix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%InCPix = load i8 %p_0_1_0_0_0607_i_out" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1064->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 49 'load' 'InCPix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.23ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 50 'load' 'LineBufVal' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%linebuf_c_load = load i12 %linebuf_c_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 51 'load' 'linebuf_c_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%LineBufVal_1 = load i12 %linebuf_c_2_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 52 'load' 'LineBufVal_1' <Predicate = (!out_y_cast_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln798 = store i8 %InYPix, i12 %linebuf_y_addr" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 53 'store' 'store_ln798' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln1036 = select i1 %cmp33_i_read, i8 %InCPix, i8 %linebuf_c_load" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1036->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 54 'select' 'select_ln1036' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln798 = store i8 %InCPix, i12 %linebuf_c_addr" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1064->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 55 'store' 'store_ln798' <Predicate = (cmp33_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1065 = br void %for.body247.i_ifconv" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1065->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 56 'br' 'br_ln1065' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.39ns)   --->   "%LineBufVal_2 = select i1 %cmp105_i_read, i8 %linebuf_c_load, i8 %select_ln1036" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1069->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 57 'select' 'LineBufVal_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln1078 = store i8 %LineBufVal_2, i12 %linebuf_c_2_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1078->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 58 'store' 'store_ln1078' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %linebuf_c_load, i1 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1098 = zext i8 %LineBufVal_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 60 'zext' 'zext_ln1098' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1098_1 = zext i9 %shl_ln" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 61 'zext' 'zext_ln1098_1' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1098_2 = zext i8 %select_ln1036" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 62 'zext' 'zext_ln1098_2' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%add_ln1098 = add i9 %zext_ln1098_2, i9 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 63 'add' 'add_ln1098' <Predicate = (!out_y_cast_i_read)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1098_3 = zext i9 %add_ln1098" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 64 'zext' 'zext_ln1098_3' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1098_1 = add i10 %zext_ln1098_3, i10 %zext_ln1098" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 65 'add' 'add_ln1098_1' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln1098_2 = add i10 %add_ln1098_1, i10 %zext_ln1098_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 66 'add' 'add_ln1098_2' <Predicate = (!out_y_cast_i_read)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1098_2, i32 2, i32 9" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1097->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (!out_y_cast_i_read)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.39ns)   --->   "%empty = select i1 %out_y_cast_i_read, i8 0, i8 %trunc_ln" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1097->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 68 'select' 'empty' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423599_i_out_load = load i8 %p_0_0_0_0_0423599_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 69 'load' 'p_0_0_0_0_0423599_i_out_load' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0601_i_out_load = load i8 %p_0_1_0_0_0601_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 70 'load' 'p_0_1_0_0_0601_i_out_load' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0603_i_out_load = load i8 %p_0_2_0_0_0603_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 71 'load' 'p_0_2_0_0_0603_i_out_load' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0603_i_out_load, i8 %p_0_1_0_0_0601_i_out_load, i8 %p_0_0_0_0_0423599_i_out_load" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 72 'bitconcatenate' 'p_0' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.94ns)   --->   "%write_ln1127 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_vresampled, i24 %p_0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 73 'write' 'write_ln1127' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1127 = br void %if.end399.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 74 'br' 'br_ln1127' <Predicate = (cmp393_i_read & p_read_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln955)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 75 [1/2] (1.23ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 75 'load' 'LineBufVal' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 %LineBufVal" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 76 'bitconcatenate' 'tmp_2_i' <Predicate = (cmp393_i_read & !p_read_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1129 = zext i16 %tmp_2_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 77 'zext' 'zext_ln1129' <Predicate = (cmp393_i_read & !p_read_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.94ns)   --->   "%write_ln1129 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_vresampled, i24 %zext_ln1129" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 78 'write' 'write_ln1129' <Predicate = (cmp393_i_read & !p_read_1)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end399.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (cmp393_i_read & !p_read_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp105_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_y_cast_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp393_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cmp33_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_0607_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0423605_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_0603_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_0601_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0423599_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                            (alloca           ) [ 01000]
specinterface_ln0            (specinterface    ) [ 00000]
specinterface_ln0            (specinterface    ) [ 00000]
p_read_1                     (read             ) [ 01111]
cmp33_i_read                 (read             ) [ 01110]
cmp393_i_read                (read             ) [ 01111]
out_y_cast_i_read            (read             ) [ 01110]
cmp105_i_read                (read             ) [ 01110]
loopWidth_read               (read             ) [ 00000]
store_ln0                    (store            ) [ 00000]
br_ln0                       (br               ) [ 00000]
out_x                        (load             ) [ 01100]
icmp_ln955                   (icmp             ) [ 01110]
add_ln955                    (add              ) [ 00000]
br_ln955                     (br               ) [ 00000]
specpipeline_ln958           (specpipeline     ) [ 00000]
specloopname_ln955           (specloopname     ) [ 00000]
br_ln963                     (br               ) [ 00000]
br_ln1124                    (br               ) [ 00000]
br_ln1126                    (br               ) [ 00000]
br_ln1130                    (br               ) [ 00000]
store_ln955                  (store            ) [ 00000]
br_ln955                     (br               ) [ 00000]
zext_ln955                   (zext             ) [ 00000]
speclooptripcount_ln0        (speclooptripcount) [ 00000]
stream_out_hresampled_read   (read             ) [ 00000]
trunc_ln965                  (trunc            ) [ 00000]
trunc_ln965_5                (partselect       ) [ 00000]
trunc_ln965_6                (partselect       ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
br_ln972                     (br               ) [ 00000]
linebuf_y_addr               (getelementptr    ) [ 01011]
linebuf_c_addr               (getelementptr    ) [ 01010]
linebuf_c_2_addr             (getelementptr    ) [ 01010]
br_ln1057                    (br               ) [ 00000]
InYPix                       (load             ) [ 00000]
InCPix                       (load             ) [ 00000]
linebuf_c_load               (load             ) [ 00000]
LineBufVal_1                 (load             ) [ 00000]
store_ln798                  (store            ) [ 00000]
select_ln1036                (select           ) [ 00000]
store_ln798                  (store            ) [ 00000]
br_ln1065                    (br               ) [ 00000]
LineBufVal_2                 (select           ) [ 00000]
store_ln1078                 (store            ) [ 00000]
shl_ln                       (bitconcatenate   ) [ 00000]
zext_ln1098                  (zext             ) [ 00000]
zext_ln1098_1                (zext             ) [ 00000]
zext_ln1098_2                (zext             ) [ 00000]
add_ln1098                   (add              ) [ 00000]
zext_ln1098_3                (zext             ) [ 00000]
add_ln1098_1                 (add              ) [ 00000]
add_ln1098_2                 (add              ) [ 00000]
trunc_ln                     (partselect       ) [ 00000]
empty                        (select           ) [ 01001]
p_0_0_0_0_0423599_i_out_load (load             ) [ 00000]
p_0_1_0_0_0601_i_out_load    (load             ) [ 00000]
p_0_2_0_0_0603_i_out_load    (load             ) [ 00000]
p_0                          (bitconcatenate   ) [ 00000]
write_ln1127                 (write            ) [ 00000]
br_ln1127                    (br               ) [ 00000]
LineBufVal                   (load             ) [ 00000]
tmp_2_i                      (bitconcatenate   ) [ 00000]
zext_ln1129                  (zext             ) [ 00000]
write_ln1129                 (write            ) [ 00000]
br_ln0                       (br               ) [ 00000]
ret_ln0                      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="loopWidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp105_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp105_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_y_cast_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_y_cast_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp393_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp393_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="linebuf_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="linebuf_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_c_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp33_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp33_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_0_1_0_0_0607_i_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0607_i_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_0_0_0_0_0423605_i_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0423605_i_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_0_2_0_0_0603_i_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0603_i_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_0_1_0_0_0601_i_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0601_i_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_0_0_0_0_0423599_i_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0423599_i_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cmp33_i_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp33_i_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cmp393_i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp393_i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_y_cast_i_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_y_cast_i_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cmp105_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp105_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="loopWidth_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stream_out_hresampled_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_out_hresampled_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1127/3 write_ln1129/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="linebuf_y_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_y_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="linebuf_c_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="linebuf_c_2_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_2_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="1"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_c_load/2 store_ln798/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="1"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="188" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_1/2 store_ln1078/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="1"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal/3 store_ln798/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_x_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln955_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln955/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln955_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln955/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln955_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln955/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln955_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln955/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln965_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln965/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln965_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="5" slack="0"/>
<pin id="235" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln965_5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln965_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln965_6/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln972_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln972_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln972_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln972_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln972_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="InYPix_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="InYPix/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="InCPix_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="InCPix/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln1036_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1036/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="LineBufVal_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="2"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LineBufVal_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1098_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln1098_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098_1/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln1098_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098_2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln1098_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1098/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln1098_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098_3/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln1098_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1098_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln1098_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1098_2/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="0" index="2" bw="3" slack="0"/>
<pin id="351" dir="0" index="3" bw="5" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="2"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_0_0_0_0_0423599_i_out_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0423599_i_out_load/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_0_1_0_0_0601_i_out_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0601_i_out_load/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_0_2_0_0_0603_i_out_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0603_i_out_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_0_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="8" slack="0"/>
<pin id="381" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_2_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="1"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1129_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1129/4 "/>
</bind>
</comp>

<comp id="399" class="1005" name="x_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_read_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="2"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="cmp33_i_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp33_i_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="cmp393_i_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="2"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp393_i_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="out_y_cast_i_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="out_y_cast_i_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="cmp105_i_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2"/>
<pin id="426" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp105_i_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="out_x_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="1"/>
<pin id="431" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_x "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln955_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln955 "/>
</bind>
</comp>

<comp id="438" class="1005" name="linebuf_y_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="1"/>
<pin id="440" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_y_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="linebuf_c_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="linebuf_c_2_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="1"/>
<pin id="451" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_2_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="empty_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="156" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="189"><net_src comp="163" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="130" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="229"><net_src comp="136" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="136" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="136" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="254"><net_src comp="230" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="226" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="240" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="230" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="226" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="170" pin="7"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="170" pin="7"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="170" pin="7"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="78" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="180" pin="7"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="305" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="290" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="313" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="317" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="84" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="86" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="347" pin="4"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="368" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="364" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="386"><net_src comp="376" pin="4"/><net_sink comp="142" pin=2"/></net>

<net id="392"><net_src comp="94" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="190" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="402"><net_src comp="96" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="409"><net_src comp="100" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="106" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="418"><net_src comp="112" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="118" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="427"><net_src comp="124" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="432"><net_src comp="200" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="437"><net_src comp="203" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="149" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="446"><net_src comp="156" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="452"><net_src comp="163" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="458"><net_src comp="357" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="387" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: linebuf_y | {3 }
	Port: linebuf_c | {3 }
	Port: linebuf_c_2 | {3 }
	Port: stream_out_vresampled | {3 4 }
	Port: p_0_1_0_0_0607_i_out | {2 }
	Port: p_0_0_0_0_0423605_i_out | {2 }
	Port: p_0_2_0_0_0603_i_out | {2 }
	Port: p_0_1_0_0_0601_i_out | {2 }
	Port: p_0_0_0_0_0423599_i_out | {2 }
 - Input state : 
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : loopWidth | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : cmp105_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : out_y_cast_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : cmp393_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : linebuf_y | {3 4 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : linebuf_c | {2 3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : linebuf_c_2 | {2 3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : cmp33_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : stream_out_hresampled | {2 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_read | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_0_1_0_0_0607_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_0_0_0_0_0423605_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_0_2_0_0_0603_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_0_1_0_0_0601_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 : p_0_0_0_0_0423599_i_out | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		out_x : 1
		icmp_ln955 : 2
		add_ln955 : 2
		br_ln955 : 3
		store_ln955 : 3
	State 2
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		linebuf_y_addr : 1
		linebuf_c_addr : 1
		linebuf_c_2_addr : 1
		linebuf_c_load : 2
		LineBufVal_1 : 2
	State 3
		store_ln798 : 1
		select_ln1036 : 1
		store_ln798 : 1
		LineBufVal_2 : 2
		store_ln1078 : 3
		shl_ln : 1
		zext_ln1098 : 1
		zext_ln1098_1 : 2
		zext_ln1098_2 : 2
		add_ln1098 : 3
		zext_ln1098_3 : 4
		add_ln1098_1 : 5
		add_ln1098_2 : 6
		trunc_ln : 7
		empty : 8
		p_0 : 1
		write_ln1127 : 2
	State 4
		tmp_2_i : 1
		zext_ln1129 : 2
		write_ln1129 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |            add_ln955_fu_209            |    0    |    19   |
|    add   |            add_ln1098_fu_325           |    0    |    15   |
|          |           add_ln1098_1_fu_335          |    0    |    18   |
|          |           add_ln1098_2_fu_341          |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|          |          select_ln1036_fu_290          |    0    |    8    |
|  select  |           LineBufVal_2_fu_297          |    0    |    8    |
|          |              empty_fu_357              |    0    |    8    |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln955_fu_203           |    0    |    19   |
|----------|----------------------------------------|---------|---------|
|          |          p_read_1_read_fu_100          |    0    |    0    |
|          |        cmp33_i_read_read_fu_106        |    0    |    0    |
|          |        cmp393_i_read_read_fu_112       |    0    |    0    |
|   read   |      out_y_cast_i_read_read_fu_118     |    0    |    0    |
|          |        cmp105_i_read_read_fu_124       |    0    |    0    |
|          |       loopWidth_read_read_fu_130       |    0    |    0    |
|          | stream_out_hresampled_read_read_fu_136 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |            grp_write_fu_142            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            zext_ln955_fu_220           |    0    |    0    |
|          |           zext_ln1098_fu_313           |    0    |    0    |
|   zext   |          zext_ln1098_1_fu_317          |    0    |    0    |
|          |          zext_ln1098_2_fu_321          |    0    |    0    |
|          |          zext_ln1098_3_fu_331          |    0    |    0    |
|          |           zext_ln1129_fu_394           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |           trunc_ln965_fu_226           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          trunc_ln965_5_fu_230          |    0    |    0    |
|partselect|          trunc_ln965_6_fu_240          |    0    |    0    |
|          |             trunc_ln_fu_347            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              shl_ln_fu_305             |    0    |    0    |
|bitconcatenate|               p_0_fu_376               |    0    |    0    |
|          |             tmp_2_i_fu_387             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   113   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  cmp105_i_read_reg_424  |    1   |
|   cmp33_i_read_reg_410  |    1   |
|  cmp393_i_read_reg_415  |    1   |
|      empty_reg_455      |    8   |
|    icmp_ln955_reg_434   |    1   |
| linebuf_c_2_addr_reg_449|   12   |
|  linebuf_c_addr_reg_443 |   12   |
|  linebuf_y_addr_reg_438 |   12   |
|      out_x_reg_429      |   12   |
|out_y_cast_i_read_reg_419|    1   |
|     p_read_1_reg_406    |    1   |
|        x_reg_399        |   12   |
+-------------------------+--------+
|          Total          |   74   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142 |  p2  |   2  |  24  |   48   ||    9    |
| grp_access_fu_170 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_180 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   74   |   140  |
+-----------+--------+--------+--------+
