{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 14:22:22 2017 " "Info: Processing started: Fri Apr 14 14:22:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UP " "Info: Found entity 1: UP" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/IR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UP " "Info: Elaborating entity \"UP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:unic " "Info: Elaborating entity \"UC\" for hierarchy \"UC:unic\"" {  } { { "UP.sv" "unic" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRWrite UC.sv(7) " "Warning (10034): Output port \"IRWrite\" at UC.sv(7) has no driver" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UC.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "UP.sv" "ULA" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "UP.sv" "PC" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst_reg " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst_reg\"" {  } { { "UP.sv" "inst_reg" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seletor_ula\[2\] " "Warning (12110): Net \"seletor_ula\[2\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "seletor_ula\[2\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seletor_ula\[1\] " "Warning (12110): Net \"seletor_ula\[1\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "seletor_ula\[1\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[31\] " "Warning (12110): Net \"ir_write\[31\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[31\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[30\] " "Warning (12110): Net \"ir_write\[30\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[30\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[29\] " "Warning (12110): Net \"ir_write\[29\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[29\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[28\] " "Warning (12110): Net \"ir_write\[28\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[28\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[27\] " "Warning (12110): Net \"ir_write\[27\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[27\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[26\] " "Warning (12110): Net \"ir_write\[26\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[26\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[25\] " "Warning (12110): Net \"ir_write\[25\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[25\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[24\] " "Warning (12110): Net \"ir_write\[24\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[24\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[23\] " "Warning (12110): Net \"ir_write\[23\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[23\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[22\] " "Warning (12110): Net \"ir_write\[22\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[22\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[21\] " "Warning (12110): Net \"ir_write\[21\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[21\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[20\] " "Warning (12110): Net \"ir_write\[20\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[20\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[19\] " "Warning (12110): Net \"ir_write\[19\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[19\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[18\] " "Warning (12110): Net \"ir_write\[18\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[18\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[17\] " "Warning (12110): Net \"ir_write\[17\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[17\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[16\] " "Warning (12110): Net \"ir_write\[16\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[16\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[15\] " "Warning (12110): Net \"ir_write\[15\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[15\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[14\] " "Warning (12110): Net \"ir_write\[14\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[14\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[13\] " "Warning (12110): Net \"ir_write\[13\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[13\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[12\] " "Warning (12110): Net \"ir_write\[12\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[12\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[11\] " "Warning (12110): Net \"ir_write\[11\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[11\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[10\] " "Warning (12110): Net \"ir_write\[10\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[10\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[9\] " "Warning (12110): Net \"ir_write\[9\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[9\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[8\] " "Warning (12110): Net \"ir_write\[8\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[8\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[7\] " "Warning (12110): Net \"ir_write\[7\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[7\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[6\] " "Warning (12110): Net \"ir_write\[6\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[6\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[5\] " "Warning (12110): Net \"ir_write\[5\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[5\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[4\] " "Warning (12110): Net \"ir_write\[4\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[4\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[3\] " "Warning (12110): Net \"ir_write\[3\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[3\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[2\] " "Warning (12110): Net \"ir_write\[2\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[2\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ir_write\[1\] " "Warning (12110): Net \"ir_write\[1\]\" is missing source, defaulting to GND" {  } { { "UP.sv" "ir_write\[1\]" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "saida_ula\[0\] GND " "Warning (13410): Pin \"saida_ula\[0\]\" is stuck at GND" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saida_ula\[1\] GND " "Warning (13410): Pin \"saida_ula\[1\]\" is stuck at GND" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:unic\|state~5 " "Info: Register \"UC:unic\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC:unic\|state~6 " "Info: Register \"UC:unic\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Info: Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 14:22:23 2017 " "Info: Processing ended: Fri Apr 14 14:22:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 14:22:26 2017 " "Info: Processing started: Fri Apr 14 14:22:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off atividade1 -c atividade1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "atividade1 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"atividade1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "Critical Warning: No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[0\] " "Info: Pin saida_ula\[0\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[0] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[1\] " "Info: Pin saida_ula\[1\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[1] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[2\] " "Info: Pin saida_ula\[2\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[2] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[3\] " "Info: Pin saida_ula\[3\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[3] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[4\] " "Info: Pin saida_ula\[4\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[4] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[5\] " "Info: Pin saida_ula\[5\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[5] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[6\] " "Info: Pin saida_ula\[6\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[6] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[7\] " "Info: Pin saida_ula\[7\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[7] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[8\] " "Info: Pin saida_ula\[8\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[8] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[9\] " "Info: Pin saida_ula\[9\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[9] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[10\] " "Info: Pin saida_ula\[10\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[10] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[11\] " "Info: Pin saida_ula\[11\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[11] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[12\] " "Info: Pin saida_ula\[12\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[12] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[13\] " "Info: Pin saida_ula\[13\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[13] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[14\] " "Info: Pin saida_ula\[14\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[14] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[15\] " "Info: Pin saida_ula\[15\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[15] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[16\] " "Info: Pin saida_ula\[16\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[16] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[17\] " "Info: Pin saida_ula\[17\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[17] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[18\] " "Info: Pin saida_ula\[18\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[18] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[19\] " "Info: Pin saida_ula\[19\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[19] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[20\] " "Info: Pin saida_ula\[20\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[20] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[21\] " "Info: Pin saida_ula\[21\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[21] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[22\] " "Info: Pin saida_ula\[22\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[22] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[23\] " "Info: Pin saida_ula\[23\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[23] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[24\] " "Info: Pin saida_ula\[24\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[24] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[25\] " "Info: Pin saida_ula\[25\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[25] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[26\] " "Info: Pin saida_ula\[26\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[26] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[27\] " "Info: Pin saida_ula\[27\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[27] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[28\] " "Info: Pin saida_ula\[28\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[28] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[29\] " "Info: Pin saida_ula\[29\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[29] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[30\] " "Info: Pin saida_ula\[30\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[30] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_ula\[31\] " "Info: Pin saida_ula\[31\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { saida_ula[31] } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida_ula[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_pc " "Info: Pin reset_pc not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { reset_pc } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UC:unic\|state.B  " "Info: Automatically promoted node UC:unic\|state.B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux29~0 " "Info: Destination node Ula32:ULA\|Mux29~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux28~0 " "Info: Destination node Ula32:ULA\|Mux28~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux28~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux27~0 " "Info: Destination node Ula32:ULA\|Mux27~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|carry_temp\[4\]~0 " "Info: Destination node Ula32:ULA\|carry_temp\[4\]~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|carry_temp[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux26~0 " "Info: Destination node Ula32:ULA\|Mux26~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|carry_temp\[5\]~1 " "Info: Destination node Ula32:ULA\|carry_temp\[5\]~1" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|carry_temp[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux25~0 " "Info: Destination node Ula32:ULA\|Mux25~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|Mux24~0 " "Info: Destination node Ula32:ULA\|Mux24~0" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|Mux24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|carry_temp\[6\]~3 " "Info: Destination node Ula32:ULA\|carry_temp\[6\]~3" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|carry_temp[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ula32:ULA\|carry_temp\[7\]~4 " "Info: Destination node Ula32:ULA\|carry_temp\[7\]~4" {  } { { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ula32:ULA|carry_temp[7]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UC.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UC.sv" 14 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:unic|state.B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/Desktop/cpu/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 1 32 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 1 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.923 ns register register " "Info: Estimated most critical path is register to register delay of 14.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:unic\|state.B 1 REG LAB_X75_Y40 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X75_Y40; Fanout = 57; REG Node = 'UC:unic\|state.B'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:unic|state.B } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UC.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 0.813 ns Ula32:ULA\|carry_temp\[4\]~0 2 COMB LAB_X76_Y40 3 " "Info: 2: + IC(0.663 ns) + CELL(0.150 ns) = 0.813 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { UC:unic|state.B Ula32:ULA|carry_temp[4]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.378 ns Ula32:ULA\|carry_temp\[6\]~3 3 COMB LAB_X76_Y40 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.378 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~3'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.943 ns Ula32:ULA\|carry_temp\[7\]~4 4 COMB LAB_X76_Y40 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.943 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~4'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.508 ns Ula32:ULA\|carry_temp\[8\]~7 5 COMB LAB_X76_Y40 1 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 2.508 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~7'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.073 ns Ula32:ULA\|carry_temp\[9\]~8 6 COMB LAB_X76_Y40 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 3.073 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~8'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 3.638 ns Ula32:ULA\|carry_temp\[10\]~10 7 COMB LAB_X76_Y40 1 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 3.638 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~10'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.203 ns Ula32:ULA\|carry_temp\[11\]~11 8 COMB LAB_X76_Y40 3 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 4.203 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~11'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.768 ns Ula32:ULA\|carry_temp\[12\]~14 9 COMB LAB_X76_Y40 1 " "Info: 9: + IC(0.145 ns) + CELL(0.420 ns) = 4.768 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~14'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.333 ns Ula32:ULA\|carry_temp\[13\]~15 10 COMB LAB_X76_Y40 3 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 5.333 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~15'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.898 ns Ula32:ULA\|carry_temp\[14\]~17 11 COMB LAB_X76_Y40 1 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 5.898 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~17'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.463 ns Ula32:ULA\|carry_temp\[15\]~18 12 COMB LAB_X76_Y40 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 6.463 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~18'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.028 ns Ula32:ULA\|carry_temp\[16\]~21 13 COMB LAB_X76_Y40 1 " "Info: 13: + IC(0.145 ns) + CELL(0.420 ns) = 7.028 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~21'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.593 ns Ula32:ULA\|carry_temp\[17\]~22 14 COMB LAB_X76_Y40 3 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 7.593 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~22'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.158 ns Ula32:ULA\|carry_temp\[18\]~24 15 COMB LAB_X76_Y40 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 8.158 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~24'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.723 ns Ula32:ULA\|carry_temp\[19\]~25 16 COMB LAB_X76_Y40 3 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 8.723 ns; Loc. = LAB_X76_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~25'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.288 ns Ula32:ULA\|carry_temp\[20\]~28 17 COMB LAB_X76_Y40 1 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 9.288 ns; Loc. = LAB_X76_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~28'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.150 ns) 10.319 ns Ula32:ULA\|carry_temp\[21\]~29 18 COMB LAB_X71_Y40 3 " "Info: 18: + IC(0.881 ns) + CELL(0.150 ns) = 10.319 ns; Loc. = LAB_X71_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~29'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.884 ns Ula32:ULA\|carry_temp\[22\]~31 19 COMB LAB_X71_Y40 1 " "Info: 19: + IC(0.145 ns) + CELL(0.420 ns) = 10.884 ns; Loc. = LAB_X71_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~31'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.449 ns Ula32:ULA\|carry_temp\[23\]~32 20 COMB LAB_X71_Y40 3 " "Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 11.449 ns; Loc. = LAB_X71_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~32'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 12.014 ns Ula32:ULA\|carry_temp\[24\]~35 21 COMB LAB_X71_Y40 1 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 12.014 ns; Loc. = LAB_X71_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~35'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.579 ns Ula32:ULA\|carry_temp\[25\]~36 22 COMB LAB_X71_Y40 3 " "Info: 22: + IC(0.415 ns) + CELL(0.150 ns) = 12.579 ns; Loc. = LAB_X71_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~36'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 13.144 ns Ula32:ULA\|carry_temp\[26\]~38 23 COMB LAB_X71_Y40 1 " "Info: 23: + IC(0.145 ns) + CELL(0.420 ns) = 13.144 ns; Loc. = LAB_X71_Y40; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~38'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 13.709 ns Ula32:ULA\|carry_temp\[27\]~39 24 COMB LAB_X71_Y40 3 " "Info: 24: + IC(0.415 ns) + CELL(0.150 ns) = 13.709 ns; Loc. = LAB_X71_Y40; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~39'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 14.274 ns Ula32:ULA\|carry_temp\[29\]~42 25 COMB LAB_X71_Y40 2 " "Info: 25: + IC(0.145 ns) + CELL(0.420 ns) = 14.274 ns; Loc. = LAB_X71_Y40; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~42'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.839 ns Ula32:ULA\|Mux1~0 26 COMB LAB_X71_Y40 2 " "Info: 26: + IC(0.415 ns) + CELL(0.150 ns) = 14.839 ns; Loc. = LAB_X71_Y40; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux1~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.923 ns Registrador:PC\|Saida\[30\] 27 REG LAB_X71_Y40 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 14.923 ns; Loc. = LAB_X71_Y40; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:ULA|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.804 ns ( 45.59 % ) " "Info: Total cell delay = 6.804 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.119 ns ( 54.41 % ) " "Info: Total interconnect delay = 8.119 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.923 ns" { UC:unic|state.B Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X72_Y39 X83_Y51 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X72_Y39 to location X83_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[0\] 0 " "Info: Pin \"saida_ula\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[1\] 0 " "Info: Pin \"saida_ula\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[2\] 0 " "Info: Pin \"saida_ula\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[3\] 0 " "Info: Pin \"saida_ula\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[4\] 0 " "Info: Pin \"saida_ula\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[5\] 0 " "Info: Pin \"saida_ula\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[6\] 0 " "Info: Pin \"saida_ula\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[7\] 0 " "Info: Pin \"saida_ula\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[8\] 0 " "Info: Pin \"saida_ula\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[9\] 0 " "Info: Pin \"saida_ula\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[10\] 0 " "Info: Pin \"saida_ula\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[11\] 0 " "Info: Pin \"saida_ula\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[12\] 0 " "Info: Pin \"saida_ula\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[13\] 0 " "Info: Pin \"saida_ula\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[14\] 0 " "Info: Pin \"saida_ula\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[15\] 0 " "Info: Pin \"saida_ula\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[16\] 0 " "Info: Pin \"saida_ula\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[17\] 0 " "Info: Pin \"saida_ula\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[18\] 0 " "Info: Pin \"saida_ula\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[19\] 0 " "Info: Pin \"saida_ula\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[20\] 0 " "Info: Pin \"saida_ula\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[21\] 0 " "Info: Pin \"saida_ula\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[22\] 0 " "Info: Pin \"saida_ula\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[23\] 0 " "Info: Pin \"saida_ula\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[24\] 0 " "Info: Pin \"saida_ula\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[25\] 0 " "Info: Pin \"saida_ula\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[26\] 0 " "Info: Pin \"saida_ula\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[27\] 0 " "Info: Pin \"saida_ula\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[28\] 0 " "Info: Pin \"saida_ula\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[29\] 0 " "Info: Pin \"saida_ula\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[30\] 0 " "Info: Pin \"saida_ula\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_ula\[31\] 0 " "Info: Pin \"saida_ula\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nmf2/Desktop/cpu/atividade1.fit.smsg " "Info: Generated suppressed messages file C:/Users/nmf2/Desktop/cpu/atividade1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 14:22:35 2017 " "Info: Processing ended: Fri Apr 14 14:22:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 14:22:37 2017 " "Info: Processing started: Fri Apr 14 14:22:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off atividade1 -c atividade1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Info: Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 14:22:40 2017 " "Info: Processing ended: Fri Apr 14 14:22:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 14:22:42 2017 " "Info: Processing started: Fri Apr 14 14:22:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Registrador:PC\|Saida\[4\] register Registrador:PC\|Saida\[30\] 78.43 MHz 12.75 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.43 MHz between source register \"Registrador:PC\|Saida\[4\]\" and destination register \"Registrador:PC\|Saida\[30\]\" (period= 12.75 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.519 ns + Longest register register " "Info: + Longest register to register delay is 12.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[4\] 1 REG LCFF_X77_Y40_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X77_Y40_N25; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.438 ns) 1.178 ns Ula32:ULA\|carry_temp\[4\]~0 2 COMB LCCOMB_X76_Y40_N0 3 " "Info: 2: + IC(0.740 ns) + CELL(0.438 ns) = 1.178 ns; Loc. = LCCOMB_X76_Y40_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 1.595 ns Ula32:ULA\|carry_temp\[6\]~3 3 COMB LCCOMB_X76_Y40_N18 1 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 1.595 ns; Loc. = LCCOMB_X76_Y40_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~3'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.992 ns Ula32:ULA\|carry_temp\[7\]~4 4 COMB LCCOMB_X76_Y40_N28 3 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.992 ns; Loc. = LCCOMB_X76_Y40_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~4'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.395 ns Ula32:ULA\|carry_temp\[8\]~7 5 COMB LCCOMB_X76_Y40_N22 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.395 ns; Loc. = LCCOMB_X76_Y40_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~7'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.793 ns Ula32:ULA\|carry_temp\[9\]~8 6 COMB LCCOMB_X76_Y40_N8 3 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LCCOMB_X76_Y40_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~8'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.326 ns Ula32:ULA\|carry_temp\[10\]~10 7 COMB LCCOMB_X76_Y40_N10 1 " "Info: 7: + IC(0.258 ns) + CELL(0.275 ns) = 3.326 ns; Loc. = LCCOMB_X76_Y40_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~10'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.722 ns Ula32:ULA\|carry_temp\[11\]~11 8 COMB LCCOMB_X76_Y40_N12 3 " "Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 3.722 ns; Loc. = LCCOMB_X76_Y40_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~11'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.126 ns Ula32:ULA\|carry_temp\[12\]~14 9 COMB LCCOMB_X76_Y40_N6 1 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 4.126 ns; Loc. = LCCOMB_X76_Y40_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~14'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.525 ns Ula32:ULA\|carry_temp\[13\]~15 10 COMB LCCOMB_X76_Y40_N16 3 " "Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 4.525 ns; Loc. = LCCOMB_X76_Y40_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~15'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.063 ns Ula32:ULA\|carry_temp\[14\]~17 11 COMB LCCOMB_X76_Y40_N26 1 " "Info: 11: + IC(0.263 ns) + CELL(0.275 ns) = 5.063 ns; Loc. = LCCOMB_X76_Y40_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~17'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.460 ns Ula32:ULA\|carry_temp\[15\]~18 12 COMB LCCOMB_X76_Y40_N20 3 " "Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 5.460 ns; Loc. = LCCOMB_X76_Y40_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~18'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.998 ns Ula32:ULA\|carry_temp\[16\]~21 13 COMB LCCOMB_X76_Y40_N30 1 " "Info: 13: + IC(0.263 ns) + CELL(0.275 ns) = 5.998 ns; Loc. = LCCOMB_X76_Y40_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~21'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.395 ns Ula32:ULA\|carry_temp\[17\]~22 14 COMB LCCOMB_X76_Y40_N24 3 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 6.395 ns; Loc. = LCCOMB_X76_Y40_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~22'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 6.935 ns Ula32:ULA\|carry_temp\[18\]~24 15 COMB LCCOMB_X76_Y40_N2 1 " "Info: 15: + IC(0.265 ns) + CELL(0.275 ns) = 6.935 ns; Loc. = LCCOMB_X76_Y40_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~24'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.331 ns Ula32:ULA\|carry_temp\[19\]~25 16 COMB LCCOMB_X76_Y40_N4 3 " "Info: 16: + IC(0.246 ns) + CELL(0.150 ns) = 7.331 ns; Loc. = LCCOMB_X76_Y40_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~25'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 7.865 ns Ula32:ULA\|carry_temp\[20\]~28 17 COMB LCCOMB_X76_Y40_N14 1 " "Info: 17: + IC(0.259 ns) + CELL(0.275 ns) = 7.865 ns; Loc. = LCCOMB_X76_Y40_N14; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~28'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.150 ns) 8.923 ns Ula32:ULA\|carry_temp\[21\]~29 18 COMB LCCOMB_X71_Y40_N24 3 " "Info: 18: + IC(0.908 ns) + CELL(0.150 ns) = 8.923 ns; Loc. = LCCOMB_X71_Y40_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~29'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 9.463 ns Ula32:ULA\|carry_temp\[22\]~31 19 COMB LCCOMB_X71_Y40_N18 1 " "Info: 19: + IC(0.265 ns) + CELL(0.275 ns) = 9.463 ns; Loc. = LCCOMB_X71_Y40_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~31'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.865 ns Ula32:ULA\|carry_temp\[23\]~32 20 COMB LCCOMB_X71_Y40_N12 3 " "Info: 20: + IC(0.252 ns) + CELL(0.150 ns) = 9.865 ns; Loc. = LCCOMB_X71_Y40_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~32'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 10.273 ns Ula32:ULA\|carry_temp\[24\]~35 21 COMB LCCOMB_X71_Y40_N8 1 " "Info: 21: + IC(0.258 ns) + CELL(0.150 ns) = 10.273 ns; Loc. = LCCOMB_X71_Y40_N8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~35'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 10.801 ns Ula32:ULA\|carry_temp\[25\]~36 22 COMB LCCOMB_X71_Y40_N26 3 " "Info: 22: + IC(0.253 ns) + CELL(0.275 ns) = 10.801 ns; Loc. = LCCOMB_X71_Y40_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~36'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 11.223 ns Ula32:ULA\|carry_temp\[26\]~38 23 COMB LCCOMB_X71_Y40_N0 1 " "Info: 23: + IC(0.272 ns) + CELL(0.150 ns) = 11.223 ns; Loc. = LCCOMB_X71_Y40_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~38'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 11.609 ns Ula32:ULA\|carry_temp\[27\]~39 24 COMB LCCOMB_X71_Y40_N2 3 " "Info: 24: + IC(0.236 ns) + CELL(0.150 ns) = 11.609 ns; Loc. = LCCOMB_X71_Y40_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~39'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 12.018 ns Ula32:ULA\|carry_temp\[29\]~42 25 COMB LCCOMB_X71_Y40_N28 2 " "Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 12.018 ns; Loc. = LCCOMB_X71_Y40_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~42'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 12.435 ns Ula32:ULA\|Mux1~0 26 COMB LCCOMB_X71_Y40_N14 2 " "Info: 26: + IC(0.267 ns) + CELL(0.150 ns) = 12.435 ns; Loc. = LCCOMB_X71_Y40_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux1~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.519 ns Registrador:PC\|Saida\[30\] 27 REG LCFF_X71_Y40_N15 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 12.519 ns; Loc. = LCFF_X71_Y40_N15; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:ULA|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.997 ns ( 39.92 % ) " "Info: Total cell delay = 4.997 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.522 ns ( 60.08 % ) " "Info: Total interconnect delay = 7.522 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.519 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "12.519 ns" { Registrador:PC|Saida[4] {} Ula32:ULA|carry_temp[4]~0 {} Ula32:ULA|carry_temp[6]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[8]~7 {} Ula32:ULA|carry_temp[9]~8 {} Ula32:ULA|carry_temp[10]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[12]~14 {} Ula32:ULA|carry_temp[13]~15 {} Ula32:ULA|carry_temp[14]~17 {} Ula32:ULA|carry_temp[15]~18 {} Ula32:ULA|carry_temp[16]~21 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[18]~24 {} Ula32:ULA|carry_temp[19]~25 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~35 {} Ula32:ULA|carry_temp[25]~36 {} Ula32:ULA|carry_temp[26]~38 {} Ula32:ULA|carry_temp[27]~39 {} Ula32:ULA|carry_temp[29]~42 {} Ula32:ULA|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.740ns 0.267ns 0.247ns 0.253ns 0.248ns 0.258ns 0.246ns 0.254ns 0.249ns 0.263ns 0.247ns 0.263ns 0.247ns 0.265ns 0.246ns 0.259ns 0.908ns 0.265ns 0.252ns 0.258ns 0.253ns 0.272ns 0.236ns 0.259ns 0.267ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.537 ns) 2.816 ns Registrador:PC\|Saida\[30\] 3 REG LCFF_X71_Y40_N15 2 " "Info: 3: + IC(1.176 ns) + CELL(0.537 ns) = 2.816 ns; Loc. = LCFF_X71_Y40_N15; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.19 % ) " "Info: Total cell delay = 1.526 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.290 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.290 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.176ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.833 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.537 ns) 2.833 ns Registrador:PC\|Saida\[4\] 3 REG LCFF_X77_Y40_N25 4 " "Info: 3: + IC(1.193 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X77_Y40_N25; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.87 % ) " "Info: Total cell delay = 1.526 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.193ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.176ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.193ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.519 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "12.519 ns" { Registrador:PC|Saida[4] {} Ula32:ULA|carry_temp[4]~0 {} Ula32:ULA|carry_temp[6]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[8]~7 {} Ula32:ULA|carry_temp[9]~8 {} Ula32:ULA|carry_temp[10]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[12]~14 {} Ula32:ULA|carry_temp[13]~15 {} Ula32:ULA|carry_temp[14]~17 {} Ula32:ULA|carry_temp[15]~18 {} Ula32:ULA|carry_temp[16]~21 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[18]~24 {} Ula32:ULA|carry_temp[19]~25 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~35 {} Ula32:ULA|carry_temp[25]~36 {} Ula32:ULA|carry_temp[26]~38 {} Ula32:ULA|carry_temp[27]~39 {} Ula32:ULA|carry_temp[29]~42 {} Ula32:ULA|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.740ns 0.267ns 0.247ns 0.253ns 0.248ns 0.258ns 0.246ns 0.254ns 0.249ns 0.263ns 0.247ns 0.263ns 0.247ns 0.265ns 0.246ns 0.259ns 0.908ns 0.265ns 0.252ns 0.258ns 0.253ns 0.272ns 0.236ns 0.259ns 0.267ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.176ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.193ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk saida_ula\[30\] Registrador:PC\|Saida\[4\] 20.298 ns register " "Info: tco from clock \"clk\" to destination pin \"saida_ula\[30\]\" through register \"Registrador:PC\|Saida\[4\]\" is 20.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.833 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.537 ns) 2.833 ns Registrador:PC\|Saida\[4\] 3 REG LCFF_X77_Y40_N25 4 " "Info: 3: + IC(1.193 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X77_Y40_N25; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.87 % ) " "Info: Total cell delay = 1.526 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.193ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.215 ns + Longest register pin " "Info: + Longest register to pin delay is 17.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[4\] 1 REG LCFF_X77_Y40_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X77_Y40_N25; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.438 ns) 1.178 ns Ula32:ULA\|carry_temp\[4\]~0 2 COMB LCCOMB_X76_Y40_N0 3 " "Info: 2: + IC(0.740 ns) + CELL(0.438 ns) = 1.178 ns; Loc. = LCCOMB_X76_Y40_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 1.595 ns Ula32:ULA\|carry_temp\[6\]~3 3 COMB LCCOMB_X76_Y40_N18 1 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 1.595 ns; Loc. = LCCOMB_X76_Y40_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~3'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.992 ns Ula32:ULA\|carry_temp\[7\]~4 4 COMB LCCOMB_X76_Y40_N28 3 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.992 ns; Loc. = LCCOMB_X76_Y40_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~4'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.395 ns Ula32:ULA\|carry_temp\[8\]~7 5 COMB LCCOMB_X76_Y40_N22 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.395 ns; Loc. = LCCOMB_X76_Y40_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~7'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.793 ns Ula32:ULA\|carry_temp\[9\]~8 6 COMB LCCOMB_X76_Y40_N8 3 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LCCOMB_X76_Y40_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~8'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.326 ns Ula32:ULA\|carry_temp\[10\]~10 7 COMB LCCOMB_X76_Y40_N10 1 " "Info: 7: + IC(0.258 ns) + CELL(0.275 ns) = 3.326 ns; Loc. = LCCOMB_X76_Y40_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~10'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.722 ns Ula32:ULA\|carry_temp\[11\]~11 8 COMB LCCOMB_X76_Y40_N12 3 " "Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 3.722 ns; Loc. = LCCOMB_X76_Y40_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~11'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.126 ns Ula32:ULA\|carry_temp\[12\]~14 9 COMB LCCOMB_X76_Y40_N6 1 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 4.126 ns; Loc. = LCCOMB_X76_Y40_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~14'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.525 ns Ula32:ULA\|carry_temp\[13\]~15 10 COMB LCCOMB_X76_Y40_N16 3 " "Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 4.525 ns; Loc. = LCCOMB_X76_Y40_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~15'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.063 ns Ula32:ULA\|carry_temp\[14\]~17 11 COMB LCCOMB_X76_Y40_N26 1 " "Info: 11: + IC(0.263 ns) + CELL(0.275 ns) = 5.063 ns; Loc. = LCCOMB_X76_Y40_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~17'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.460 ns Ula32:ULA\|carry_temp\[15\]~18 12 COMB LCCOMB_X76_Y40_N20 3 " "Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 5.460 ns; Loc. = LCCOMB_X76_Y40_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~18'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.998 ns Ula32:ULA\|carry_temp\[16\]~21 13 COMB LCCOMB_X76_Y40_N30 1 " "Info: 13: + IC(0.263 ns) + CELL(0.275 ns) = 5.998 ns; Loc. = LCCOMB_X76_Y40_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~21'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.395 ns Ula32:ULA\|carry_temp\[17\]~22 14 COMB LCCOMB_X76_Y40_N24 3 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 6.395 ns; Loc. = LCCOMB_X76_Y40_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~22'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 6.935 ns Ula32:ULA\|carry_temp\[18\]~24 15 COMB LCCOMB_X76_Y40_N2 1 " "Info: 15: + IC(0.265 ns) + CELL(0.275 ns) = 6.935 ns; Loc. = LCCOMB_X76_Y40_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~24'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.331 ns Ula32:ULA\|carry_temp\[19\]~25 16 COMB LCCOMB_X76_Y40_N4 3 " "Info: 16: + IC(0.246 ns) + CELL(0.150 ns) = 7.331 ns; Loc. = LCCOMB_X76_Y40_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~25'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 7.865 ns Ula32:ULA\|carry_temp\[20\]~28 17 COMB LCCOMB_X76_Y40_N14 1 " "Info: 17: + IC(0.259 ns) + CELL(0.275 ns) = 7.865 ns; Loc. = LCCOMB_X76_Y40_N14; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~28'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.150 ns) 8.923 ns Ula32:ULA\|carry_temp\[21\]~29 18 COMB LCCOMB_X71_Y40_N24 3 " "Info: 18: + IC(0.908 ns) + CELL(0.150 ns) = 8.923 ns; Loc. = LCCOMB_X71_Y40_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~29'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 9.463 ns Ula32:ULA\|carry_temp\[22\]~31 19 COMB LCCOMB_X71_Y40_N18 1 " "Info: 19: + IC(0.265 ns) + CELL(0.275 ns) = 9.463 ns; Loc. = LCCOMB_X71_Y40_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~31'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.865 ns Ula32:ULA\|carry_temp\[23\]~32 20 COMB LCCOMB_X71_Y40_N12 3 " "Info: 20: + IC(0.252 ns) + CELL(0.150 ns) = 9.865 ns; Loc. = LCCOMB_X71_Y40_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~32'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 10.273 ns Ula32:ULA\|carry_temp\[24\]~35 21 COMB LCCOMB_X71_Y40_N8 1 " "Info: 21: + IC(0.258 ns) + CELL(0.150 ns) = 10.273 ns; Loc. = LCCOMB_X71_Y40_N8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~35'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 10.801 ns Ula32:ULA\|carry_temp\[25\]~36 22 COMB LCCOMB_X71_Y40_N26 3 " "Info: 22: + IC(0.253 ns) + CELL(0.275 ns) = 10.801 ns; Loc. = LCCOMB_X71_Y40_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~36'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 11.223 ns Ula32:ULA\|carry_temp\[26\]~38 23 COMB LCCOMB_X71_Y40_N0 1 " "Info: 23: + IC(0.272 ns) + CELL(0.150 ns) = 11.223 ns; Loc. = LCCOMB_X71_Y40_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~38'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 11.609 ns Ula32:ULA\|carry_temp\[27\]~39 24 COMB LCCOMB_X71_Y40_N2 3 " "Info: 24: + IC(0.236 ns) + CELL(0.150 ns) = 11.609 ns; Loc. = LCCOMB_X71_Y40_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~39'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 12.018 ns Ula32:ULA\|carry_temp\[29\]~42 25 COMB LCCOMB_X71_Y40_N28 2 " "Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 12.018 ns; Loc. = LCCOMB_X71_Y40_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~42'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 12.435 ns Ula32:ULA\|Mux1~0 26 COMB LCCOMB_X71_Y40_N14 2 " "Info: 26: + IC(0.267 ns) + CELL(0.150 ns) = 12.435 ns; Loc. = LCCOMB_X71_Y40_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux1~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/Desktop/cpu/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(2.612 ns) 17.215 ns saida_ula\[30\] 27 PIN PIN_L24 0 " "Info: 27: + IC(2.168 ns) + CELL(2.612 ns) = 17.215 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'saida_ula\[30\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.780 ns" { Ula32:ULA|Mux1~0 saida_ula[30] } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/Desktop/cpu/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.525 ns ( 43.71 % ) " "Info: Total cell delay = 7.525 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.690 ns ( 56.29 % ) " "Info: Total interconnect delay = 9.690 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.215 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 saida_ula[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "17.215 ns" { Registrador:PC|Saida[4] {} Ula32:ULA|carry_temp[4]~0 {} Ula32:ULA|carry_temp[6]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[8]~7 {} Ula32:ULA|carry_temp[9]~8 {} Ula32:ULA|carry_temp[10]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[12]~14 {} Ula32:ULA|carry_temp[13]~15 {} Ula32:ULA|carry_temp[14]~17 {} Ula32:ULA|carry_temp[15]~18 {} Ula32:ULA|carry_temp[16]~21 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[18]~24 {} Ula32:ULA|carry_temp[19]~25 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~35 {} Ula32:ULA|carry_temp[25]~36 {} Ula32:ULA|carry_temp[26]~38 {} Ula32:ULA|carry_temp[27]~39 {} Ula32:ULA|carry_temp[29]~42 {} Ula32:ULA|Mux1~0 {} saida_ula[30] {} } { 0.000ns 0.740ns 0.267ns 0.247ns 0.253ns 0.248ns 0.258ns 0.246ns 0.254ns 0.249ns 0.263ns 0.247ns 0.263ns 0.247ns 0.265ns 0.246ns 0.259ns 0.908ns 0.265ns 0.252ns 0.258ns 0.253ns 0.272ns 0.236ns 0.259ns 0.267ns 2.168ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.114ns 1.193ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.215 ns" { Registrador:PC|Saida[4] Ula32:ULA|carry_temp[4]~0 Ula32:ULA|carry_temp[6]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[9]~8 Ula32:ULA|carry_temp[10]~10 Ula32:ULA|carry_temp[11]~11 Ula32:ULA|carry_temp[12]~14 Ula32:ULA|carry_temp[13]~15 Ula32:ULA|carry_temp[14]~17 Ula32:ULA|carry_temp[15]~18 Ula32:ULA|carry_temp[16]~21 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[18]~24 Ula32:ULA|carry_temp[19]~25 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~35 Ula32:ULA|carry_temp[25]~36 Ula32:ULA|carry_temp[26]~38 Ula32:ULA|carry_temp[27]~39 Ula32:ULA|carry_temp[29]~42 Ula32:ULA|Mux1~0 saida_ula[30] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "17.215 ns" { Registrador:PC|Saida[4] {} Ula32:ULA|carry_temp[4]~0 {} Ula32:ULA|carry_temp[6]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[8]~7 {} Ula32:ULA|carry_temp[9]~8 {} Ula32:ULA|carry_temp[10]~10 {} Ula32:ULA|carry_temp[11]~11 {} Ula32:ULA|carry_temp[12]~14 {} Ula32:ULA|carry_temp[13]~15 {} Ula32:ULA|carry_temp[14]~17 {} Ula32:ULA|carry_temp[15]~18 {} Ula32:ULA|carry_temp[16]~21 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[18]~24 {} Ula32:ULA|carry_temp[19]~25 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~35 {} Ula32:ULA|carry_temp[25]~36 {} Ula32:ULA|carry_temp[26]~38 {} Ula32:ULA|carry_temp[27]~39 {} Ula32:ULA|carry_temp[29]~42 {} Ula32:ULA|Mux1~0 {} saida_ula[30] {} } { 0.000ns 0.740ns 0.267ns 0.247ns 0.253ns 0.248ns 0.258ns 0.246ns 0.254ns 0.249ns 0.263ns 0.247ns 0.263ns 0.247ns 0.265ns 0.246ns 0.259ns 0.908ns 0.265ns 0.252ns 0.258ns 0.253ns 0.272ns 0.236ns 0.259ns 0.267ns 2.168ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 14:22:42 2017 " "Info: Processing ended: Fri Apr 14 14:22:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
