m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 rfsoc_config 0 22 Wj?0:8AV;MOJe^ilb^^aB1
DXx4 work 16 adc_ctrl_sv_unit 0 22 jFRV_UTY[nEiWcVNMg:5[1
Z2 !s110 1601850212
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 <H3c>d?]A8O?o^C=8K:_U3
IK<M0_Q>zk^EfI<mGCQ87Q0
!s105 adc_ctrl_sv_unit
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1601775999
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
!i122 194
L0 8 218
Z8 OV;L;2020.1_3;71
31
Z9 !s108 1601850212.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xadc_ctrl_sv_unit
R0
R1
R2
VjFRV_UTY[nEiWcVNMg:5[1
r1
!s85 0
!i10b 1
!s100 ELRFmoniaPJoEDM;jj_Zc3
IjFRV_UTY[nEiWcVNMg:5[1
!i103 1
S1
R4
R5
R6
R7
!i122 194
Z14 L0 3 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vaFifo
R0
Z15 !s110 1601852948
!i10b 1
!s100 BPF^Q3cZG_a^`?8EJQS=00
Z16 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYlL_;C7FjaljP_R:d^OQ]0
R3
S1
R4
Z17 w1601852943
Z18 8D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
Z19 FD:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
!i122 219
L0 14 99
R8
r1
!s85 0
31
Z20 !s108 1601852948.000000
Z21 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
Z22 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
!i113 1
R12
R13
na@fifo
vasync_fifo_tb
R0
R1
Z23 DXx4 work 15 fifo_tb_sv_unit 0 22 MKoAd@ImU4U2E:QE_VC6^2
Z24 !s110 1601917565
R3
r1
!s85 0
!i10b 1
!s100 F;9d=l0kfz678^k<Nh@6A0
IBE:MzzO]maVEUj`o@HKU52
Z25 !s105 fifo_tb_sv_unit
S1
R4
Z26 w1601917560
Z27 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
Z28 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
!i122 248
L0 134 120
R8
31
Z29 !s108 1601917565.000000
Z30 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
Z31 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
!i113 1
R12
R13
vaxis_async_fifo
R0
R1
Z32 DXx4 work 21 fifo_wrappers_sv_unit 0 22 ajVCF17m@o_@eU`aR<Gkg2
Z33 !s110 1601917254
R3
r1
!s85 0
!i10b 1
!s100 PS]SJIcJo;66UT;]?ke1K1
IO;0aOBMUli`HkK[1dXk3O2
Z34 !s105 fifo_wrappers_sv_unit
S1
R4
Z35 w1601917235
Z36 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
Z37 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
!i122 245
L0 109 109
R8
31
Z38 !s108 1601917254.000000
Z39 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
Z40 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_async_fifo_def
R0
R33
!i10b 1
!s100 L17TioB<?X3ABf`n`CfPk1
R16
I9eVUBMQd;XFnzWeAe50Hj2
R3
S1
R4
Z41 w1601917251
Z42 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
Z43 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
!i122 246
L0 316 466
R8
r1
!s85 0
31
R38
Z44 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
Z45 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
!i113 1
R12
R13
vaxis_cpu_readback_tester
R0
R1
Z46 DXx4 work 32 axis_cpu_readback_tester_sv_unit 0 22 nh:JUkPgHTQTM[KzeN_Ri3
Z47 !s110 1601939522
R3
r1
!s85 0
!i10b 1
!s100 aPSD5MV6k_<]]7T5F=akX1
I:2UeL;gLOgibD6]oVeblD1
Z48 !s105 axis_cpu_readback_tester_sv_unit
S1
R4
Z49 w1601939516
Z50 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
Z51 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
!i122 255
L0 10 87
R8
31
Z52 !s108 1601939522.000000
Z53 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
Z54 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
!i113 1
R12
R13
Xaxis_cpu_readback_tester_sv_unit
R0
R1
R47
Vnh:JUkPgHTQTM[KzeN_Ri3
r1
!s85 0
!i10b 1
!s100 N@PC[_]1VXQ65d:QYkhX51
Inh:JUkPgHTQTM[KzeN_Ri3
!i103 1
S1
R4
R49
R50
R51
!i122 255
L0 7 0
R8
31
R52
R53
R54
!i113 1
R12
R13
vaxis_cpu_readback_tester_tb
R0
R1
R46
R47
R3
r1
!s85 0
!i10b 1
!s100 ]@M2fNbC0?2D23bdQMTPX3
IUa7YQCcn[nh`=Sa`iSkd63
R48
S1
R4
R49
R50
R51
!i122 255
L0 99 69
R8
31
R52
R53
R54
!i113 1
R12
R13
vaxis_fifo
R0
R33
!i10b 1
!s100 ZmDHOOnTSGZX8o8]jU0Q82
R16
I4O8:ZV22CZzWUIC@Dah7;3
R3
S1
R4
R41
R42
R43
!i122 246
L0 27 255
R8
r1
!s85 0
31
R38
R44
R45
!i113 1
R12
R13
vaxis_mux
R0
R1
DXx4 work 16 axis_mux_sv_unit 0 22 _C?i13i3>FVeLAM]@nhAM1
Z55 !s110 1601850210
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I0EOzj1mS>cc>WoNE0;0oJ0
!s105 axis_mux_sv_unit
S1
R4
Z56 w1600969616
Z57 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
Z58 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
!i122 180
L0 24 48
R8
31
Z59 !s108 1601850210.000000
Z60 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
Z61 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R1
R55
V_C?i13i3>FVeLAM]@nhAM1
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
I_C?i13i3>FVeLAM]@nhAM1
!i103 1
S1
R4
R56
R57
R58
!i122 180
L0 22 0
R8
31
R59
R60
R61
!i113 1
R12
R13
vaxis_pl_to_ps
R0
R1
DXx4 work 21 axis_pl_to_ps_sv_unit 0 22 I;1P7X_5eT1aU;Q;Nf7AZ0
Z62 !s110 1601851177
R3
r1
!s85 0
!i10b 1
!s100 i6f0_g;T`><`FLQl>Qz0J0
I]JKQG`P;P8E287hIczd<O2
!s105 axis_pl_to_ps_sv_unit
S1
R4
Z63 w1601851102
Z64 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
Z65 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
!i122 203
L0 6 132
R8
31
Z66 !s108 1601851177.000000
Z67 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
Z68 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_sv_unit
R0
R1
R62
VI;1P7X_5eT1aU;Q;Nf7AZ0
r1
!s85 0
!i10b 1
!s100 jSFSE[9;44Q3;HA5EQHFE0
II;1P7X_5eT1aU;Q;Nf7AZ0
!i103 1
S1
R4
R63
R64
R65
!i122 203
R14
R8
31
R66
R67
R68
!i113 1
R12
R13
vaxis_pl_to_ps_tb
R0
R1
DXx4 work 24 axis_pl_to_ps_tb_sv_unit 0 22 eHkVN1X<;:i6>EV?2SFNK3
Z69 !s110 1601919371
R3
r1
!s85 0
!i10b 1
!s100 h6MNQfo4GZVLbNhziLQN>2
IZk[e?Jb`e6YIlE6M?dzQ_1
!s105 axis_pl_to_ps_tb_sv_unit
S1
R4
Z70 w1601919363
Z71 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
Z72 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
!i122 253
L0 8 151
R8
31
Z73 !s108 1601919371.000000
Z74 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
Z75 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_tb_sv_unit
R0
R1
R69
VeHkVN1X<;:i6>EV?2SFNK3
r1
!s85 0
!i10b 1
!s100 D:GFKoJ_H=IZ02>oWR?n11
IeHkVN1X<;:i6>EV?2SFNK3
!i103 1
S1
R4
R70
R71
R72
!i122 253
R14
R8
31
R73
R74
R75
!i113 1
R12
R13
vaxis_ps_to_pl
R0
R1
DXx4 work 21 axis_ps_to_pl_sv_unit 0 22 _Le=Ci0W1zQ]^]80LI<O=0
R55
R3
r1
!s85 0
!i10b 1
!s100 EnHzgnkO`jPL;Chfa[6VP0
I@SojV3;N72SaF;LogI=D^1
!s105 axis_ps_to_pl_sv_unit
S1
R4
Z76 w1601484631
Z77 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
Z78 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
!i122 181
L0 6 103
R8
31
R59
Z79 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
Z80 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_sv_unit
R0
R1
R55
V_Le=Ci0W1zQ]^]80LI<O=0
r1
!s85 0
!i10b 1
!s100 =dMg8<::]2eIIdAZ94MB^2
I_Le=Ci0W1zQ]^]80LI<O=0
!i103 1
S1
R4
R76
R77
R78
!i122 181
R14
R8
31
R59
R79
R80
!i113 1
R12
R13
vaxis_ps_to_pl_tb
R0
R1
DXx4 work 24 axis_ps_to_pl_tb_sv_unit 0 22 TAj@dzX_E;QPOWE[NY:UD3
Z81 !s110 1601850211
R3
r1
!s85 0
!i10b 1
!s100 Pc6N>3TcSh3<836=2<gFb0
IZOz<An8?BA`4m25g>8XST3
!s105 axis_ps_to_pl_tb_sv_unit
S1
R4
Z82 w1601485140
Z83 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
Z84 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
!i122 192
L0 6 106
R8
31
Z85 !s108 1601850211.000000
Z86 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
Z87 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_tb_sv_unit
R0
R1
R81
VTAj@dzX_E;QPOWE[NY:UD3
r1
!s85 0
!i10b 1
!s100 ROQ@Rka@8>DQQVfHS:n:Q1
ITAj@dzX_E;QPOWE[NY:UD3
!i103 1
S1
R4
R82
R83
R84
!i122 192
R14
R8
31
R85
R86
R87
!i113 1
R12
R13
vaxis_selector
R0
R55
!i10b 1
!s100 PRY7FOLJ0GOMA<nhXFlmW2
R16
IDVZ8`ARZ^b3J1k>iH]baz0
R3
S1
R4
w1601761724
8D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
!i122 182
L0 6 36
R8
r1
!s85 0
31
R59
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R1
R32
R33
R3
r1
!s85 0
!i10b 1
!s100 RRZ^8GWESEK@_GeLdnz];0
I=HHVTZWghZdYb:^7Rl6NA1
R34
S1
R4
R35
R36
R37
!i122 245
L0 3 104
R8
31
R38
R39
R40
!i113 1
R12
R13
vchannel_selector
R0
R1
DXx4 work 24 channel_selector_sv_unit 0 22 <BoYe>i_dRXKjg8KTW4T12
R55
R3
r1
!s85 0
!i10b 1
!s100 aS0[>AD0<Pfa35^1@5S^X0
Ig=6R[C;b;mXzbOGWi>gS00
!s105 channel_selector_sv_unit
S1
R4
Z88 w1601572227
Z89 8D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
Z90 FD:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
!i122 183
L0 8 29
R8
31
R59
Z91 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
Z92 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R1
R55
V<BoYe>i_dRXKjg8KTW4T12
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I<BoYe>i_dRXKjg8KTW4T12
!i103 1
S1
R4
R88
R89
R90
!i122 183
Z93 L0 1 0
R8
31
R59
R91
R92
!i113 1
R12
R13
vdac_ctrl
R0
R1
DXx4 work 16 dac_ctrl_sv_unit 0 22 iM]bgoPkbUHXCzjz0><Vh0
Z94 !s110 1601918031
R3
r1
!s85 0
!i10b 1
!s100 ?KkC5knO?dgQclg^[=YQ71
IDMIfF4^IJdVh8R0b26BKP1
!s105 dac_ctrl_sv_unit
S1
R4
Z95 w1601918026
Z96 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
Z97 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
!i122 251
L0 11 286
R8
31
Z98 !s108 1601918031.000000
Z99 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
Z100 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R1
R94
ViM]bgoPkbUHXCzjz0><Vh0
r1
!s85 0
!i10b 1
!s100 lT=5c?KGf^iHW:AjS_8`J3
IiM]bgoPkbUHXCzjz0><Vh0
!i103 1
S1
R4
R95
R96
R97
!i122 251
L0 9 0
R8
31
R98
R99
R100
!i113 1
R12
R13
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 eJm2O4Qe1ifF_<O_i<UN:0
R81
R3
r1
!s85 0
!i10b 1
!s100 =CZoW[zOFe^7S:ZXkMPRi2
IGa42O@eNf1LXjflTDNa]b1
!s105 dac_driver_sv_unit
S1
R4
Z101 w1601245568
Z102 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
Z103 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
!i122 185
L0 4 110
R8
31
R85
Z104 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
Z105 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R1
R81
VeJm2O4Qe1ifF_<O_i<UN:0
r1
!s85 0
!i10b 1
!s100 l[Y9G5YPVAV4hR6VlU5fi3
IeJm2O4Qe1ifF_<O_i<UN:0
!i103 1
S1
R4
R101
R102
R103
!i122 185
Z106 L0 2 0
R8
31
R85
R104
R105
!i113 1
R12
R13
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 g>m1XZ8P?jgo3<lSPjYOX1
Z107 !s110 1601918109
R3
r1
!s85 0
!i10b 1
!s100 Icg[3LAXW3AQAaBclc0Ro3
IN`0lb0LZmPg7]LU0k;]XQ2
!s105 dac_driver_tb_sv_unit
S1
R4
Z108 w1601918102
Z109 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
Z110 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
!i122 252
L0 7 342
R8
31
Z111 !s108 1601918109.000000
Z112 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
Z113 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R1
R107
Vg>m1XZ8P?jgo3<lSPjYOX1
r1
!s85 0
!i10b 1
!s100 I`V;M9jC;RXXYfC>BG4<Q2
Ig>m1XZ8P?jgo3<lSPjYOX1
!i103 1
S1
R4
R108
R109
R110
!i122 252
Z114 L0 4 0
R8
31
R111
R112
R113
!i113 1
R12
R13
vFIFO_memory
R0
!s110 1601913562
!i10b 1
!s100 MZ<=cn0EkXCdk1P1S_89@0
R16
I??a3oMKW1nLL=PbifAZ9l0
R3
S1
R4
w1601912662
8D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
!i122 232
L0 3 177
R8
r1
!s85 0
31
!s108 1601913562.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!i113 1
R12
R13
n@f@i@f@o_memory
vfifo_tb
R0
R1
DXx4 work 15 fifo_tb_sv_unit 0 22 64k6DoDO0c]W466N:Inj^1
!s110 1601915004
R3
r1
!s85 0
!i10b 1
!s100 IH`n=C=7z^_eFT^>^>gOh3
IllDgzUjRlT4n4dSh>jgXD3
R25
S1
R4
w1601915002
R27
R28
!i122 239
Z115 L0 7 123
R8
31
!s108 1601915004.000000
R30
R31
!i113 1
R12
R13
Xfifo_tb_sv_unit
R0
R1
R24
VMKoAd@ImU4U2E:QE_VC6^2
r1
!s85 0
!i10b 1
!s100 aoJ_`;]V8mPgTYeMY:mU00
IMKoAd@ImU4U2E:QE_VC6^2
!i103 1
S1
R4
R26
R27
R28
!i122 248
R114
R8
31
R29
R30
R31
!i113 1
R12
R13
Xfifo_wrappers_sv_unit
R0
R1
R33
VajVCF17m@o_@eU`aR<Gkg2
r1
!s85 0
!i10b 1
!s100 0hjA@6B9AS;QTU;]fH_gE2
IajVCF17m@o_@eU`aR<Gkg2
!i103 1
S1
R4
R35
R36
R37
!i122 245
R93
R8
31
R38
R39
R40
!i113 1
R12
R13
vgpio_fifo
R0
R1
R32
R33
R3
r1
!s85 0
!i10b 1
!s100 bL[6dBfTdY8^B5^KIGi3L3
I1`bm;>]4LV5]Ki`<JFMOd0
R34
S1
R4
R35
R36
R37
!i122 245
L0 221 29
R8
31
R38
R39
R40
!i113 1
R12
R13
vGrayCounter
R0
R15
!i10b 1
!s100 1mmJQBWI?jFCFgf<D0V=N1
R16
I[f>l38_mMOd5oV@hh<MI?0
R3
S1
R4
R17
R18
R19
!i122 219
L0 121 27
R8
r1
!s85 0
31
R20
R21
R22
!i113 1
R12
R13
n@gray@counter
Xrfsoc_config
R0
R81
!i10b 1
!s100 OG:XA2a8c]jaW=0BUU=OF2
R16
IWj?0:8AV;MOJe^ilb^^aB1
VWj?0:8AV;MOJe^ilb^^aB1
S1
R4
w1601776795
8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
!i122 188
L0 5 0
R8
r1
!s85 0
31
R85
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R1
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 QKO4KFWMdFhmJ_E3FadHh3
R81
R3
r1
!s85 0
!i10b 1
!s100 <>M<G0R^CgHBN3]c4WIm[1
I2HU;Z>1`m>aQGAV42=c4K0
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z116 w1601776847
Z117 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
Z118 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
!i122 189
L0 4 281
R8
31
R85
Z119 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
Z120 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R1
R81
VQKO4KFWMdFhmJ_E3FadHh3
r1
!s85 0
!i10b 1
!s100 l`iSbLcY0L4ieIa=JlKjL2
IQKO4KFWMdFhmJ_E3FadHh3
!i103 1
S1
R4
R116
R117
R118
!i122 189
R106
R8
31
R85
R119
R120
!i113 1
R12
R13
vrfsoc_pl_ctrl_tb
R0
R1
DXx4 work 24 rfsoc_pl_ctrl_tb_sv_unit 0 22 SeF@MPQ_GHkmOCBFzGmkk1
Z121 !s110 1601943577
R3
r1
!s85 0
!i10b 1
!s100 lJ8I9>>Z=73=82AMkH9RK2
I]0TlkGQ[cic@T:8FOH57n1
!s105 rfsoc_pl_ctrl_tb_sv_unit
S1
R4
Z122 w1601943571
Z123 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
Z124 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
!i122 257
L0 5 447
R8
31
Z125 !s108 1601943577.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
Z126 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_tb_sv_unit
R0
R1
R121
VSeF@MPQ_GHkmOCBFzGmkk1
r1
!s85 0
!i10b 1
!s100 LMgZ9AhUf51KzIKz_T@<[2
ISeF@MPQ_GHkmOCBFzGmkk1
!i103 1
S1
R4
R122
R123
R124
!i122 257
R106
R8
31
R125
Z127 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
R126
!i113 1
R12
R13
vshift_register
R0
R81
!i10b 1
!s100 =Q:>bgIH45A<HNSEHX5LF0
R16
IMIMEnf^Y[4]mHfQWd1W]m0
R3
S1
R4
w1600836099
8D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
!i122 190
L0 3 66
R8
r1
!s85 0
31
R85
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!i113 1
R12
R13
vsync_fifo_tb
R0
R1
R23
R24
R3
r1
!s85 0
!i10b 1
!s100 m;TN8PkVz]bQ<[T0ED?Jh1
I7DfEVKB5UMgkzNB7l^A@G3
R25
S1
R4
R26
R27
R28
!i122 248
R115
R8
31
R29
R30
R31
!i113 1
R12
R13
