ARM GAS  /tmp/cc6NsiLH.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB141:
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f7xx_hal_msp.c ****   *
  17:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_hal_msp.c ****   */
  19:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_hal_msp.c **** 
  21:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f7xx_hal_msp.c **** 
  24:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f7xx_hal_msp.c **** 
  26:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_hal_msp.c **** 
  28:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/cc6NsiLH.s 			page 2


  31:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f7xx_hal_msp.c **** 
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f7xx_hal_msp.c **** 
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_hal_msp.c **** 
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_hal_msp.c **** 
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f7xx_hal_msp.c **** 
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f7xx_hal_msp.c **** 
  60:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f7xx_hal_msp.c **** /**
  62:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f7xx_hal_msp.c ****   */
  64:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f7xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f7xx_hal_msp.c **** 
  68:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f7xx_hal_msp.c **** 
  70:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6C     		ldr	r2, [r3, #64]
  43 0006 42F08052 		orr	r2, r2, #268435456
  44 000a 1A64     		str	r2, [r3, #64]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/cc6NsiLH.s 			page 3


  46 000c 1A6C     		ldr	r2, [r3, #64]
  47 000e 02F08052 		and	r2, r2, #268435456
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 5A6C     		ldr	r2, [r3, #68]
  58 0018 42F48042 		orr	r2, r2, #16384
  59 001c 5A64     		str	r2, [r3, #68]
  60              		.loc 1 71 3 view .LVU10
  61 001e 5B6C     		ldr	r3, [r3, #68]
  62 0020 03F48043 		and	r3, r3, #16384
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f7xx_hal_msp.c **** 
  73:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f7xx_hal_msp.c **** 
  75:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f7xx_hal_msp.c **** 
  77:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f7xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00380240 		.word	1073887232
  78              		.cfi_endproc
  79              	.LFE141:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB142:
  79:Core/Src/stm32f7xx_hal_msp.c **** 
  80:Core/Src/stm32f7xx_hal_msp.c **** /**
  81:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cc6NsiLH.s 			page 4


  85:Core/Src/stm32f7xx_hal_msp.c **** */
  86:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f7xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 160
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 A8B0     		sub	sp, sp, #160
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 168
 104 0004 0446     		mov	r4, r0
  88:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 0021     		movs	r1, #0
 108 0008 2391     		str	r1, [sp, #140]
 109 000a 2491     		str	r1, [sp, #144]
 110 000c 2591     		str	r1, [sp, #148]
 111 000e 2691     		str	r1, [sp, #152]
 112 0010 2791     		str	r1, [sp, #156]
  89:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 113              		.loc 1 89 3 is_stmt 1 view .LVU18
 114              		.loc 1 89 28 is_stmt 0 view .LVU19
 115 0012 8422     		movs	r2, #132
 116 0014 02A8     		add	r0, sp, #8
 117              	.LVL1:
 118              		.loc 1 89 28 view .LVU20
 119 0016 FFF7FEFF 		bl	memset
 120              	.LVL2:
  90:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART6)
 121              		.loc 1 90 3 is_stmt 1 view .LVU21
 122              		.loc 1 90 11 is_stmt 0 view .LVU22
 123 001a 2268     		ldr	r2, [r4]
 124              		.loc 1 90 5 view .LVU23
 125 001c 184B     		ldr	r3, .L11
 126 001e 9A42     		cmp	r2, r3
 127 0020 01D0     		beq	.L9
 128              	.L5:
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
  92:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
  93:Core/Src/stm32f7xx_hal_msp.c **** 
  94:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
  95:Core/Src/stm32f7xx_hal_msp.c **** 
  96:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:Core/Src/stm32f7xx_hal_msp.c ****   */
  98:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
  99:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 100:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 101:Core/Src/stm32f7xx_hal_msp.c ****     {
 102:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 103:Core/Src/stm32f7xx_hal_msp.c ****     }
ARM GAS  /tmp/cc6NsiLH.s 			page 5


 104:Core/Src/stm32f7xx_hal_msp.c **** 
 105:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 107:Core/Src/stm32f7xx_hal_msp.c **** 
 108:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 109:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 110:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
 111:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
 112:Core/Src/stm32f7xx_hal_msp.c ****     */
 113:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = US_RX_Pin|US_TX_Pin;
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 118:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Core/Src/stm32f7xx_hal_msp.c **** 
 120:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 121:Core/Src/stm32f7xx_hal_msp.c **** 
 122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 123:Core/Src/stm32f7xx_hal_msp.c ****   }
 124:Core/Src/stm32f7xx_hal_msp.c **** 
 125:Core/Src/stm32f7xx_hal_msp.c **** }
 129              		.loc 1 125 1 view .LVU24
 130 0022 28B0     		add	sp, sp, #160
 131              	.LCFI4:
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 8
 134              		@ sp needed
 135 0024 10BD     		pop	{r4, pc}
 136              	.LVL3:
 137              	.L9:
 138              	.LCFI5:
 139              		.cfi_restore_state
  98:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 140              		.loc 1 98 5 is_stmt 1 view .LVU25
  98:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 141              		.loc 1 98 46 is_stmt 0 view .LVU26
 142 0026 4FF40063 		mov	r3, #2048
 143 002a 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 144              		.loc 1 99 5 is_stmt 1 view .LVU27
 100:Core/Src/stm32f7xx_hal_msp.c ****     {
 145              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32f7xx_hal_msp.c ****     {
 146              		.loc 1 100 9 is_stmt 0 view .LVU29
 147 002c 02A8     		add	r0, sp, #8
 148 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 149              	.LVL4:
 100:Core/Src/stm32f7xx_hal_msp.c ****     {
 150              		.loc 1 100 8 discriminator 1 view .LVU30
 151 0032 08BB     		cbnz	r0, .L10
 152              	.L7:
 106:Core/Src/stm32f7xx_hal_msp.c **** 
 153              		.loc 1 106 5 is_stmt 1 view .LVU31
 154              	.LBB4:
 106:Core/Src/stm32f7xx_hal_msp.c **** 
 155              		.loc 1 106 5 view .LVU32
ARM GAS  /tmp/cc6NsiLH.s 			page 6


 106:Core/Src/stm32f7xx_hal_msp.c **** 
 156              		.loc 1 106 5 view .LVU33
 157 0034 134B     		ldr	r3, .L11+4
 158 0036 5A6C     		ldr	r2, [r3, #68]
 159 0038 42F02002 		orr	r2, r2, #32
 160 003c 5A64     		str	r2, [r3, #68]
 106:Core/Src/stm32f7xx_hal_msp.c **** 
 161              		.loc 1 106 5 view .LVU34
 162 003e 5A6C     		ldr	r2, [r3, #68]
 163 0040 02F02002 		and	r2, r2, #32
 164 0044 0092     		str	r2, [sp]
 106:Core/Src/stm32f7xx_hal_msp.c **** 
 165              		.loc 1 106 5 view .LVU35
 166 0046 009A     		ldr	r2, [sp]
 167              	.LBE4:
 106:Core/Src/stm32f7xx_hal_msp.c **** 
 168              		.loc 1 106 5 view .LVU36
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 169              		.loc 1 108 5 view .LVU37
 170              	.LBB5:
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 171              		.loc 1 108 5 view .LVU38
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 172              		.loc 1 108 5 view .LVU39
 173 0048 1A6B     		ldr	r2, [r3, #48]
 174 004a 42F00402 		orr	r2, r2, #4
 175 004e 1A63     		str	r2, [r3, #48]
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 176              		.loc 1 108 5 view .LVU40
 177 0050 1B6B     		ldr	r3, [r3, #48]
 178 0052 03F00403 		and	r3, r3, #4
 179 0056 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 180              		.loc 1 108 5 view .LVU41
 181 0058 019B     		ldr	r3, [sp, #4]
 182              	.LBE5:
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 183              		.loc 1 108 5 view .LVU42
 113:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 113 5 view .LVU43
 113:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 113 25 is_stmt 0 view .LVU44
 186 005a C023     		movs	r3, #192
 187 005c 2393     		str	r3, [sp, #140]
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 114 5 is_stmt 1 view .LVU45
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 114 26 is_stmt 0 view .LVU46
 190 005e 0223     		movs	r3, #2
 191 0060 2493     		str	r3, [sp, #144]
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 192              		.loc 1 115 5 is_stmt 1 view .LVU47
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 193              		.loc 1 115 26 is_stmt 0 view .LVU48
 194 0062 0023     		movs	r3, #0
 195 0064 2593     		str	r3, [sp, #148]
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
ARM GAS  /tmp/cc6NsiLH.s 			page 7


 196              		.loc 1 116 5 is_stmt 1 view .LVU49
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 197              		.loc 1 116 27 is_stmt 0 view .LVU50
 198 0066 0323     		movs	r3, #3
 199 0068 2693     		str	r3, [sp, #152]
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 200              		.loc 1 117 5 is_stmt 1 view .LVU51
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 201              		.loc 1 117 31 is_stmt 0 view .LVU52
 202 006a 0823     		movs	r3, #8
 203 006c 2793     		str	r3, [sp, #156]
 118:Core/Src/stm32f7xx_hal_msp.c **** 
 204              		.loc 1 118 5 is_stmt 1 view .LVU53
 205 006e 23A9     		add	r1, sp, #140
 206 0070 0548     		ldr	r0, .L11+8
 207 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL5:
 209              		.loc 1 125 1 is_stmt 0 view .LVU54
 210 0076 D4E7     		b	.L5
 211              	.L10:
 102:Core/Src/stm32f7xx_hal_msp.c ****     }
 212              		.loc 1 102 7 is_stmt 1 view .LVU55
 213 0078 FFF7FEFF 		bl	Error_Handler
 214              	.LVL6:
 215 007c DAE7     		b	.L7
 216              	.L12:
 217 007e 00BF     		.align	2
 218              	.L11:
 219 0080 00140140 		.word	1073812480
 220 0084 00380240 		.word	1073887232
 221 0088 00080240 		.word	1073874944
 222              		.cfi_endproc
 223              	.LFE142:
 225              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_UART_MspDeInit
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	HAL_UART_MspDeInit:
 233              	.LVL7:
 234              	.LFB143:
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 127:Core/Src/stm32f7xx_hal_msp.c **** /**
 128:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 129:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
 131:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32f7xx_hal_msp.c **** */
 133:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 134:Core/Src/stm32f7xx_hal_msp.c **** {
 235              		.loc 1 134 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		.loc 1 134 1 is_stmt 0 view .LVU57
 240 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/cc6NsiLH.s 			page 8


 241              	.LCFI6:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 3, -8
 244              		.cfi_offset 14, -4
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART6)
 245              		.loc 1 135 3 is_stmt 1 view .LVU58
 246              		.loc 1 135 11 is_stmt 0 view .LVU59
 247 0002 0268     		ldr	r2, [r0]
 248              		.loc 1 135 5 view .LVU60
 249 0004 064B     		ldr	r3, .L17
 250 0006 9A42     		cmp	r2, r3
 251 0008 00D0     		beq	.L16
 252              	.LVL8:
 253              	.L13:
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 137:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 138:Core/Src/stm32f7xx_hal_msp.c **** 
 139:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 140:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 142:Core/Src/stm32f7xx_hal_msp.c **** 
 143:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 144:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
 145:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
 146:Core/Src/stm32f7xx_hal_msp.c ****     */
 147:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, US_RX_Pin|US_TX_Pin);
 148:Core/Src/stm32f7xx_hal_msp.c **** 
 149:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 150:Core/Src/stm32f7xx_hal_msp.c **** 
 151:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 152:Core/Src/stm32f7xx_hal_msp.c ****   }
 153:Core/Src/stm32f7xx_hal_msp.c **** 
 154:Core/Src/stm32f7xx_hal_msp.c **** }
 254              		.loc 1 154 1 view .LVU61
 255 000a 08BD     		pop	{r3, pc}
 256              	.LVL9:
 257              	.L16:
 141:Core/Src/stm32f7xx_hal_msp.c **** 
 258              		.loc 1 141 5 is_stmt 1 view .LVU62
 259 000c 054A     		ldr	r2, .L17+4
 260 000e 536C     		ldr	r3, [r2, #68]
 261 0010 23F02003 		bic	r3, r3, #32
 262 0014 5364     		str	r3, [r2, #68]
 147:Core/Src/stm32f7xx_hal_msp.c **** 
 263              		.loc 1 147 5 view .LVU63
 264 0016 C021     		movs	r1, #192
 265 0018 0348     		ldr	r0, .L17+8
 266              	.LVL10:
 147:Core/Src/stm32f7xx_hal_msp.c **** 
 267              		.loc 1 147 5 is_stmt 0 view .LVU64
 268 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.LVL11:
 270              		.loc 1 154 1 view .LVU65
 271 001e F4E7     		b	.L13
 272              	.L18:
 273              		.align	2
 274              	.L17:
ARM GAS  /tmp/cc6NsiLH.s 			page 9


 275 0020 00140140 		.word	1073812480
 276 0024 00380240 		.word	1073887232
 277 0028 00080240 		.word	1073874944
 278              		.cfi_endproc
 279              	.LFE143:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/home/necrosii/Programs/stm32_toolchain/gcc-arm-none-eabi/arm-none-eabi/include/machine/_
 284              		.file 3 "/home/necrosii/Programs/stm32_toolchain/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdi
 285              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 286              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 287              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 288              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 289              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 290              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 291              		.file 10 "Core/Inc/main.h"
 292              		.file 11 "<built-in>"
ARM GAS  /tmp/cc6NsiLH.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
     /tmp/cc6NsiLH.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cc6NsiLH.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc6NsiLH.s:77     .text.HAL_MspInit:0000002c $d
     /tmp/cc6NsiLH.s:82     .text.HAL_UART_MspInit:00000000 $t
     /tmp/cc6NsiLH.s:88     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cc6NsiLH.s:219    .text.HAL_UART_MspInit:00000080 $d
     /tmp/cc6NsiLH.s:226    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cc6NsiLH.s:232    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cc6NsiLH.s:275    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
