# Processor
This repository contains the design and implementation of a custom 5-stage pipelined RISC-like processor developed as part of the Computer Architecture course at the Faculty of Engineering, Cairo University.
