# Makefile for building the "school" executable

# Compiler
CC = gcc

# Source files
SRC = main.c file1.c file2.c

# Derived object files
OBJ = $(SRC:.c=.o)

# Target executable name
NAME = school

# Default rule: build the executable
all: $(NAME)

# Rule to build the executable
$(NAME): $(OBJ)
	$(CC) -o $@ $^

# Rule to compile source files to object files
%.o: %.c
	$(CC) -c $< -o $@

clean:
	rm -f $(OBJ) $(NAME)

