
TinyEngine_vww_training_tutorial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002c340  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00087e40  0802c510  0802c510  0003c510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000f4  080b4350  080b4350  000c4350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000190  080b4444  080b4444  000c4444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000010  080b45d4  080b45d4  000c45d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000008  080b45e4  080b45e4  000c45e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00008de0  20000000  080b45ec  000d0000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00034210  20008de0  080bd3cc  000d8de0  2**2
                  ALLOC
  9 ._user_heap_stack 00000a00  2003cff0  080bd3cc  000dcff0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000d8de0  2**0
                  CONTENTS, READONLY
 11 .debug_info   000d66b2  00000000  00000000  000d8e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000be29  00000000  00000000  001af4c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00055e28  00000000  00000000  001bb2eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001880  00000000  00000000  00211118  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 0000cc18  00000000  00000000  00212998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00028f40  00000000  00000000  0021f5b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000c238  00000000  00000000  002484f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00254728  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000083a4  00000000  00000000  002547a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000003c  00000000  00000000  0025cb48  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000076  00000000  00000000  0025cb84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20008de0 	.word	0x20008de0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0802c4f8 	.word	0x0802c4f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20008de4 	.word	0x20008de4
 800020c:	0802c4f8 	.word	0x0802c4f8

08000210 <d_make_comp>:
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	1e4c      	subs	r4, r1, #1
 8000214:	4605      	mov	r5, r0
 8000216:	2c4e      	cmp	r4, #78	; 0x4e
 8000218:	d83f      	bhi.n	800029a <d_make_comp+0x8a>
 800021a:	e8df f004 	tbb	[pc, r4]
 800021e:	3b3b      	.short	0x3b3b
 8000220:	3e3e3b3b 	.word	0x3e3e3b3b
 8000224:	28283e3e 	.word	0x28283e3e
 8000228:	2828283b 	.word	0x2828283b
 800022c:	28282828 	.word	0x28282828
 8000230:	28282828 	.word	0x28282828
 8000234:	29293e28 	.word	0x29293e28
 8000238:	29292929 	.word	0x29292929
 800023c:	283b2929 	.word	0x283b2929
 8000240:	28282828 	.word	0x28282828
 8000244:	3c29283e 	.word	0x3c29283e
 8000248:	293b3e3b 	.word	0x293b3e3b
 800024c:	3e3e3c29 	.word	0x3e3e3c29
 8000250:	3b282828 	.word	0x3b282828
 8000254:	3b3b3b3b 	.word	0x3b3b3b3b
 8000258:	283b3b28 	.word	0x283b3b28
 800025c:	283e3e3b 	.word	0x283e3e3b
 8000260:	3e3e2828 	.word	0x3e3e2828
 8000264:	2828283e 	.word	0x2828283e
 8000268:	293b293b 	.word	0x293b293b
 800026c:	29          	.byte	0x29
 800026d:	00          	.byte	0x00
 800026e:	b1a2      	cbz	r2, 800029a <d_make_comp+0x8a>
 8000270:	e9d5 4005 	ldrd	r4, r0, [r5, #20]
 8000274:	4284      	cmp	r4, r0
 8000276:	da10      	bge.n	800029a <d_make_comp+0x8a>
 8000278:	692f      	ldr	r7, [r5, #16]
 800027a:	0126      	lsls	r6, r4, #4
 800027c:	19b8      	adds	r0, r7, r6
 800027e:	3401      	adds	r4, #1
 8000280:	f04f 0c00 	mov.w	ip, #0
 8000284:	f8c0 c004 	str.w	ip, [r0, #4]
 8000288:	616c      	str	r4, [r5, #20]
 800028a:	55b9      	strb	r1, [r7, r6]
 800028c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8000290:	bcf0      	pop	{r4, r5, r6, r7}
 8000292:	4770      	bx	lr
 8000294:	b10a      	cbz	r2, 800029a <d_make_comp+0x8a>
 8000296:	2b00      	cmp	r3, #0
 8000298:	d1ea      	bne.n	8000270 <d_make_comp+0x60>
 800029a:	2000      	movs	r0, #0
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
 800029e:	4770      	bx	lr

080002a0 <d_ref_qualifier>:
 80002a0:	b410      	push	{r4}
 80002a2:	68c3      	ldr	r3, [r0, #12]
 80002a4:	781c      	ldrb	r4, [r3, #0]
 80002a6:	2c52      	cmp	r4, #82	; 0x52
 80002a8:	460a      	mov	r2, r1
 80002aa:	d00f      	beq.n	80002cc <d_ref_qualifier+0x2c>
 80002ac:	2c4f      	cmp	r4, #79	; 0x4f
 80002ae:	d003      	beq.n	80002b8 <d_ref_qualifier+0x18>
 80002b0:	4608      	mov	r0, r1
 80002b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80002ba:	3103      	adds	r1, #3
 80002bc:	6301      	str	r1, [r0, #48]	; 0x30
 80002be:	2120      	movs	r1, #32
 80002c0:	3301      	adds	r3, #1
 80002c2:	60c3      	str	r3, [r0, #12]
 80002c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80002c8:	2300      	movs	r3, #0
 80002ca:	e7a1      	b.n	8000210 <d_make_comp>
 80002cc:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80002ce:	3102      	adds	r1, #2
 80002d0:	6301      	str	r1, [r0, #48]	; 0x30
 80002d2:	211f      	movs	r1, #31
 80002d4:	e7f4      	b.n	80002c0 <d_ref_qualifier+0x20>
 80002d6:	bf00      	nop

080002d8 <d_count_templates_scopes>:
 80002d8:	2a00      	cmp	r2, #0
 80002da:	d04e      	beq.n	800037a <d_count_templates_scopes+0xa2>
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	4605      	mov	r5, r0
 80002e0:	460e      	mov	r6, r1
 80002e2:	4614      	mov	r4, r2
 80002e4:	7823      	ldrb	r3, [r4, #0]
 80002e6:	3b01      	subs	r3, #1
 80002e8:	2b4e      	cmp	r3, #78	; 0x4e
 80002ea:	d82c      	bhi.n	8000346 <d_count_templates_scopes+0x6e>
 80002ec:	e8df f003 	tbb	[pc, r3]
 80002f0:	40373737 	.word	0x40373737
 80002f4:	28282b2b 	.word	0x28282b2b
 80002f8:	37373737 	.word	0x37373737
 80002fc:	37373737 	.word	0x37373737
 8000300:	37373737 	.word	0x37373737
 8000304:	2b373737 	.word	0x2b373737
 8000308:	37373737 	.word	0x37373737
 800030c:	37373737 	.word	0x37373737
 8000310:	30303737 	.word	0x30303737
 8000314:	372b3737 	.word	0x372b3737
 8000318:	2c373737 	.word	0x2c373737
 800031c:	37373737 	.word	0x37373737
 8000320:	3737282b 	.word	0x3737282b
 8000324:	37373737 	.word	0x37373737
 8000328:	37373737 	.word	0x37373737
 800032c:	2b373737 	.word	0x2b373737
 8000330:	2c2c372b 	.word	0x2c2c372b
 8000334:	372b2c2c 	.word	0x372b2c2c
 8000338:	37373737 	.word	0x37373737
 800033c:	3737      	.short	0x3737
 800033e:	37          	.byte	0x37
 800033f:	00          	.byte	0x00
 8000340:	68e4      	ldr	r4, [r4, #12]
 8000342:	2c00      	cmp	r4, #0
 8000344:	d1ce      	bne.n	80002e4 <d_count_templates_scopes+0xc>
 8000346:	bd70      	pop	{r4, r5, r6, pc}
 8000348:	68a4      	ldr	r4, [r4, #8]
 800034a:	2c00      	cmp	r4, #0
 800034c:	d1ca      	bne.n	80002e4 <d_count_templates_scopes+0xc>
 800034e:	e7fa      	b.n	8000346 <d_count_templates_scopes+0x6e>
 8000350:	68a2      	ldr	r2, [r4, #8]
 8000352:	7813      	ldrb	r3, [r2, #0]
 8000354:	2b05      	cmp	r3, #5
 8000356:	d103      	bne.n	8000360 <d_count_templates_scopes+0x88>
 8000358:	6833      	ldr	r3, [r6, #0]
 800035a:	3301      	adds	r3, #1
 800035c:	6033      	str	r3, [r6, #0]
 800035e:	68a2      	ldr	r2, [r4, #8]
 8000360:	4631      	mov	r1, r6
 8000362:	4628      	mov	r0, r5
 8000364:	f7ff ffb8 	bl	80002d8 <d_count_templates_scopes>
 8000368:	68e4      	ldr	r4, [r4, #12]
 800036a:	2c00      	cmp	r4, #0
 800036c:	d1ba      	bne.n	80002e4 <d_count_templates_scopes+0xc>
 800036e:	e7ea      	b.n	8000346 <d_count_templates_scopes+0x6e>
 8000370:	682b      	ldr	r3, [r5, #0]
 8000372:	3301      	adds	r3, #1
 8000374:	602b      	str	r3, [r5, #0]
 8000376:	68a2      	ldr	r2, [r4, #8]
 8000378:	e7f2      	b.n	8000360 <d_count_templates_scopes+0x88>
 800037a:	4770      	bx	lr

0800037c <d_append_buffer>:
 800037c:	b39a      	cbz	r2, 80003e6 <d_append_buffer+0x6a>
 800037e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000382:	188e      	adds	r6, r1, r2
 8000384:	4604      	mov	r4, r0
 8000386:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 800038a:	3e01      	subs	r6, #1
 800038c:	1e4d      	subs	r5, r1, #1
 800038e:	2700      	movs	r7, #0
 8000390:	e016      	b.n	80003c0 <d_append_buffer+0x44>
 8000392:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000396:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800039a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800039e:	4798      	blx	r3
 80003a0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80003a4:	2200      	movs	r2, #0
 80003a6:	3301      	adds	r3, #1
 80003a8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80003ac:	42b5      	cmp	r5, r6
 80003ae:	f04f 0301 	mov.w	r3, #1
 80003b2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80003b6:	f804 8002 	strb.w	r8, [r4, r2]
 80003ba:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80003be:	d010      	beq.n	80003e2 <d_append_buffer+0x66>
 80003c0:	2bff      	cmp	r3, #255	; 0xff
 80003c2:	4619      	mov	r1, r3
 80003c4:	4620      	mov	r0, r4
 80003c6:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 80003ca:	d0e2      	beq.n	8000392 <d_append_buffer+0x16>
 80003cc:	461a      	mov	r2, r3
 80003ce:	42b5      	cmp	r5, r6
 80003d0:	f103 0301 	add.w	r3, r3, #1
 80003d4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80003d8:	f804 8002 	strb.w	r8, [r4, r2]
 80003dc:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80003e0:	d1ee      	bne.n	80003c0 <d_append_buffer+0x44>
 80003e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80003e6:	4770      	bx	lr

080003e8 <is_fnqual_component_type>:
 80003e8:	f1a0 031c 	sub.w	r3, r0, #28
 80003ec:	2b04      	cmp	r3, #4
 80003ee:	d907      	bls.n	8000400 <is_fnqual_component_type+0x18>
 80003f0:	284c      	cmp	r0, #76	; 0x4c
 80003f2:	d005      	beq.n	8000400 <is_fnqual_component_type+0x18>
 80003f4:	384e      	subs	r0, #78	; 0x4e
 80003f6:	2801      	cmp	r0, #1
 80003f8:	bf8c      	ite	hi
 80003fa:	2000      	movhi	r0, #0
 80003fc:	2001      	movls	r0, #1
 80003fe:	4770      	bx	lr
 8000400:	2001      	movs	r0, #1
 8000402:	4770      	bx	lr

08000404 <d_number.isra.1>:
 8000404:	b470      	push	{r4, r5, r6}
 8000406:	6802      	ldr	r2, [r0, #0]
 8000408:	7811      	ldrb	r1, [r2, #0]
 800040a:	296e      	cmp	r1, #110	; 0x6e
 800040c:	d018      	beq.n	8000440 <d_number.isra.1+0x3c>
 800040e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8000412:	2b09      	cmp	r3, #9
 8000414:	d81e      	bhi.n	8000454 <d_number.isra.1+0x50>
 8000416:	2600      	movs	r6, #0
 8000418:	2300      	movs	r3, #0
 800041a:	3201      	adds	r2, #1
 800041c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000420:	6002      	str	r2, [r0, #0]
 8000422:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8000426:	7811      	ldrb	r1, [r2, #0]
 8000428:	f1a1 0530 	sub.w	r5, r1, #48	; 0x30
 800042c:	2d09      	cmp	r5, #9
 800042e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8000432:	d9f2      	bls.n	800041a <d_number.isra.1+0x16>
 8000434:	b10e      	cbz	r6, 800043a <d_number.isra.1+0x36>
 8000436:	f1c4 0330 	rsb	r3, r4, #48	; 0x30
 800043a:	4618      	mov	r0, r3
 800043c:	bc70      	pop	{r4, r5, r6}
 800043e:	4770      	bx	lr
 8000440:	1c53      	adds	r3, r2, #1
 8000442:	6003      	str	r3, [r0, #0]
 8000444:	7851      	ldrb	r1, [r2, #1]
 8000446:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800044a:	2a09      	cmp	r2, #9
 800044c:	d802      	bhi.n	8000454 <d_number.isra.1+0x50>
 800044e:	461a      	mov	r2, r3
 8000450:	2601      	movs	r6, #1
 8000452:	e7e1      	b.n	8000418 <d_number.isra.1+0x14>
 8000454:	2300      	movs	r3, #0
 8000456:	4618      	mov	r0, r3
 8000458:	bc70      	pop	{r4, r5, r6}
 800045a:	4770      	bx	lr

0800045c <d_number_component>:
 800045c:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000460:	4293      	cmp	r3, r2
 8000462:	b570      	push	{r4, r5, r6, lr}
 8000464:	da0e      	bge.n	8000484 <d_number_component+0x28>
 8000466:	6901      	ldr	r1, [r0, #16]
 8000468:	011a      	lsls	r2, r3, #4
 800046a:	188c      	adds	r4, r1, r2
 800046c:	3301      	adds	r3, #1
 800046e:	2600      	movs	r6, #0
 8000470:	2541      	movs	r5, #65	; 0x41
 8000472:	6066      	str	r6, [r4, #4]
 8000474:	300c      	adds	r0, #12
 8000476:	6083      	str	r3, [r0, #8]
 8000478:	548d      	strb	r5, [r1, r2]
 800047a:	f7ff ffc3 	bl	8000404 <d_number.isra.1>
 800047e:	60a0      	str	r0, [r4, #8]
 8000480:	4620      	mov	r0, r4
 8000482:	bd70      	pop	{r4, r5, r6, pc}
 8000484:	2400      	movs	r4, #0
 8000486:	4620      	mov	r0, r4
 8000488:	bd70      	pop	{r4, r5, r6, pc}
 800048a:	bf00      	nop

0800048c <d_compact_number>:
 800048c:	b510      	push	{r4, lr}
 800048e:	68c3      	ldr	r3, [r0, #12]
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	2a5f      	cmp	r2, #95	; 0x5f
 8000494:	4604      	mov	r4, r0
 8000496:	d00d      	beq.n	80004b4 <d_compact_number+0x28>
 8000498:	2a6e      	cmp	r2, #110	; 0x6e
 800049a:	d00d      	beq.n	80004b8 <d_compact_number+0x2c>
 800049c:	300c      	adds	r0, #12
 800049e:	f7ff ffb1 	bl	8000404 <d_number.isra.1>
 80004a2:	3001      	adds	r0, #1
 80004a4:	d408      	bmi.n	80004b8 <d_compact_number+0x2c>
 80004a6:	68e3      	ldr	r3, [r4, #12]
 80004a8:	781a      	ldrb	r2, [r3, #0]
 80004aa:	2a5f      	cmp	r2, #95	; 0x5f
 80004ac:	d104      	bne.n	80004b8 <d_compact_number+0x2c>
 80004ae:	3301      	adds	r3, #1
 80004b0:	60e3      	str	r3, [r4, #12]
 80004b2:	bd10      	pop	{r4, pc}
 80004b4:	2000      	movs	r0, #0
 80004b6:	e7fa      	b.n	80004ae <d_compact_number+0x22>
 80004b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	bf00      	nop

080004c0 <d_template_param>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	68c3      	ldr	r3, [r0, #12]
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	2a54      	cmp	r2, #84	; 0x54
 80004c8:	d119      	bne.n	80004fe <d_template_param+0x3e>
 80004ca:	3301      	adds	r3, #1
 80004cc:	60c3      	str	r3, [r0, #12]
 80004ce:	4604      	mov	r4, r0
 80004d0:	f7ff ffdc 	bl	800048c <d_compact_number>
 80004d4:	1e05      	subs	r5, r0, #0
 80004d6:	db12      	blt.n	80004fe <d_template_param+0x3e>
 80004d8:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 80004dc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004de:	428b      	cmp	r3, r1
 80004e0:	f102 0201 	add.w	r2, r2, #1
 80004e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80004e6:	da0a      	bge.n	80004fe <d_template_param+0x3e>
 80004e8:	6921      	ldr	r1, [r4, #16]
 80004ea:	011a      	lsls	r2, r3, #4
 80004ec:	1888      	adds	r0, r1, r2
 80004ee:	3301      	adds	r3, #1
 80004f0:	2700      	movs	r7, #0
 80004f2:	2605      	movs	r6, #5
 80004f4:	6047      	str	r7, [r0, #4]
 80004f6:	6163      	str	r3, [r4, #20]
 80004f8:	548e      	strb	r6, [r1, r2]
 80004fa:	6085      	str	r5, [r0, #8]
 80004fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004fe:	2000      	movs	r0, #0
 8000500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000502:	bf00      	nop

08000504 <d_source_name>:
 8000504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000508:	4604      	mov	r4, r0
 800050a:	300c      	adds	r0, #12
 800050c:	f7ff ff7a 	bl	8000404 <d_number.isra.1>
 8000510:	1e07      	subs	r7, r0, #0
 8000512:	dd49      	ble.n	80005a8 <d_source_name+0xa4>
 8000514:	68e5      	ldr	r5, [r4, #12]
 8000516:	6863      	ldr	r3, [r4, #4]
 8000518:	1b5b      	subs	r3, r3, r5
 800051a:	429f      	cmp	r7, r3
 800051c:	dc42      	bgt.n	80005a4 <d_source_name+0xa0>
 800051e:	68a2      	ldr	r2, [r4, #8]
 8000520:	19eb      	adds	r3, r5, r7
 8000522:	0752      	lsls	r2, r2, #29
 8000524:	60e3      	str	r3, [r4, #12]
 8000526:	d504      	bpl.n	8000532 <d_source_name+0x2e>
 8000528:	5dea      	ldrb	r2, [r5, r7]
 800052a:	2a24      	cmp	r2, #36	; 0x24
 800052c:	bf04      	itt	eq
 800052e:	3301      	addeq	r3, #1
 8000530:	60e3      	streq	r3, [r4, #12]
 8000532:	2f09      	cmp	r7, #9
 8000534:	e9d4 6805 	ldrd	r6, r8, [r4, #20]
 8000538:	dc10      	bgt.n	800055c <d_source_name+0x58>
 800053a:	45b0      	cmp	r8, r6
 800053c:	dd32      	ble.n	80005a4 <d_source_name+0xa0>
 800053e:	6921      	ldr	r1, [r4, #16]
 8000540:	0132      	lsls	r2, r6, #4
 8000542:	1888      	adds	r0, r1, r2
 8000544:	3601      	adds	r6, #1
 8000546:	2300      	movs	r3, #0
 8000548:	6043      	str	r3, [r0, #4]
 800054a:	6166      	str	r6, [r4, #20]
 800054c:	b355      	cbz	r5, 80005a4 <d_source_name+0xa0>
 800054e:	6043      	str	r3, [r0, #4]
 8000550:	548b      	strb	r3, [r1, r2]
 8000552:	e9c0 5702 	strd	r5, r7, [r0, #8]
 8000556:	62e0      	str	r0, [r4, #44]	; 0x2c
 8000558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800055c:	2208      	movs	r2, #8
 800055e:	4914      	ldr	r1, [pc, #80]	; (80005b0 <d_source_name+0xac>)
 8000560:	4628      	mov	r0, r5
 8000562:	f028 fbed 	bl	8028d40 <memcmp>
 8000566:	2800      	cmp	r0, #0
 8000568:	d1e7      	bne.n	800053a <d_source_name+0x36>
 800056a:	7a2b      	ldrb	r3, [r5, #8]
 800056c:	2b2e      	cmp	r3, #46	; 0x2e
 800056e:	d003      	beq.n	8000578 <d_source_name+0x74>
 8000570:	2b5f      	cmp	r3, #95	; 0x5f
 8000572:	d001      	beq.n	8000578 <d_source_name+0x74>
 8000574:	2b24      	cmp	r3, #36	; 0x24
 8000576:	d1e0      	bne.n	800053a <d_source_name+0x36>
 8000578:	7a6b      	ldrb	r3, [r5, #9]
 800057a:	2b4e      	cmp	r3, #78	; 0x4e
 800057c:	d1dd      	bne.n	800053a <d_source_name+0x36>
 800057e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000580:	3316      	adds	r3, #22
 8000582:	1bdf      	subs	r7, r3, r7
 8000584:	45b0      	cmp	r8, r6
 8000586:	6327      	str	r7, [r4, #48]	; 0x30
 8000588:	dd0c      	ble.n	80005a4 <d_source_name+0xa0>
 800058a:	6922      	ldr	r2, [r4, #16]
 800058c:	4d09      	ldr	r5, [pc, #36]	; (80005b4 <d_source_name+0xb0>)
 800058e:	0133      	lsls	r3, r6, #4
 8000590:	18d0      	adds	r0, r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	3601      	adds	r6, #1
 8000596:	6166      	str	r6, [r4, #20]
 8000598:	6041      	str	r1, [r0, #4]
 800059a:	54d1      	strb	r1, [r2, r3]
 800059c:	2315      	movs	r3, #21
 800059e:	e9c0 5302 	strd	r5, r3, [r0, #8]
 80005a2:	e7d8      	b.n	8000556 <d_source_name+0x52>
 80005a4:	2000      	movs	r0, #0
 80005a6:	e7d6      	b.n	8000556 <d_source_name+0x52>
 80005a8:	2000      	movs	r0, #0
 80005aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80005ae:	bf00      	nop
 80005b0:	080b3844 	.word	0x080b3844
 80005b4:	080b3850 	.word	0x080b3850

080005b8 <d_abi_tags>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	68c3      	ldr	r3, [r0, #12]
 80005bc:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 80005be:	781a      	ldrb	r2, [r3, #0]
 80005c0:	2a42      	cmp	r2, #66	; 0x42
 80005c2:	4604      	mov	r4, r0
 80005c4:	460d      	mov	r5, r1
 80005c6:	d10f      	bne.n	80005e8 <d_abi_tags+0x30>
 80005c8:	3301      	adds	r3, #1
 80005ca:	60e3      	str	r3, [r4, #12]
 80005cc:	4620      	mov	r0, r4
 80005ce:	f7ff ff99 	bl	8000504 <d_source_name>
 80005d2:	462a      	mov	r2, r5
 80005d4:	4603      	mov	r3, r0
 80005d6:	214b      	movs	r1, #75	; 0x4b
 80005d8:	4620      	mov	r0, r4
 80005da:	f7ff fe19 	bl	8000210 <d_make_comp>
 80005de:	68e3      	ldr	r3, [r4, #12]
 80005e0:	781a      	ldrb	r2, [r3, #0]
 80005e2:	2a42      	cmp	r2, #66	; 0x42
 80005e4:	4605      	mov	r5, r0
 80005e6:	d0ef      	beq.n	80005c8 <d_abi_tags+0x10>
 80005e8:	62e6      	str	r6, [r4, #44]	; 0x2c
 80005ea:	4628      	mov	r0, r5
 80005ec:	bd70      	pop	{r4, r5, r6, pc}
 80005ee:	bf00      	nop

080005f0 <d_substitution>:
 80005f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80005f4:	4605      	mov	r5, r0
 80005f6:	68c0      	ldr	r0, [r0, #12]
 80005f8:	7803      	ldrb	r3, [r0, #0]
 80005fa:	2b53      	cmp	r3, #83	; 0x53
 80005fc:	d131      	bne.n	8000662 <d_substitution+0x72>
 80005fe:	1c43      	adds	r3, r0, #1
 8000600:	60eb      	str	r3, [r5, #12]
 8000602:	7842      	ldrb	r2, [r0, #1]
 8000604:	b3a2      	cbz	r2, 8000670 <d_substitution+0x80>
 8000606:	1c83      	adds	r3, r0, #2
 8000608:	60eb      	str	r3, [r5, #12]
 800060a:	7842      	ldrb	r2, [r0, #1]
 800060c:	2a5f      	cmp	r2, #95	; 0x5f
 800060e:	f000 8089 	beq.w	8000724 <d_substitution+0x134>
 8000612:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
 8000616:	b2e3      	uxtb	r3, r4
 8000618:	2b09      	cmp	r3, #9
 800061a:	d825      	bhi.n	8000668 <d_substitution+0x78>
 800061c:	2100      	movs	r1, #0
 800061e:	e00e      	b.n	800063e <d_substitution+0x4e>
 8000620:	3b30      	subs	r3, #48	; 0x30
 8000622:	4299      	cmp	r1, r3
 8000624:	d81d      	bhi.n	8000662 <d_substitution+0x72>
 8000626:	68e9      	ldr	r1, [r5, #12]
 8000628:	780a      	ldrb	r2, [r1, #0]
 800062a:	1c48      	adds	r0, r1, #1
 800062c:	b122      	cbz	r2, 8000638 <d_substitution+0x48>
 800062e:	60e8      	str	r0, [r5, #12]
 8000630:	780a      	ldrb	r2, [r1, #0]
 8000632:	2a5f      	cmp	r2, #95	; 0x5f
 8000634:	f000 8082 	beq.w	800073c <d_substitution+0x14c>
 8000638:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
 800063c:	4619      	mov	r1, r3
 800063e:	b2e4      	uxtb	r4, r4
 8000640:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8000644:	2c09      	cmp	r4, #9
 8000646:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 800064a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800064e:	d9e7      	bls.n	8000620 <d_substitution+0x30>
 8000650:	2819      	cmp	r0, #25
 8000652:	d806      	bhi.n	8000662 <d_substitution+0x72>
 8000654:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8000658:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800065c:	3b37      	subs	r3, #55	; 0x37
 800065e:	4299      	cmp	r1, r3
 8000660:	d9e1      	bls.n	8000626 <d_substitution+0x36>
 8000662:	2000      	movs	r0, #0
 8000664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000668:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 800066c:	2b19      	cmp	r3, #25
 800066e:	d9d5      	bls.n	800061c <d_substitution+0x2c>
 8000670:	68ab      	ldr	r3, [r5, #8]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	bf14      	ite	ne
 800067a:	2401      	movne	r4, #1
 800067c:	2400      	moveq	r4, #0
 800067e:	d101      	bne.n	8000684 <d_substitution+0x94>
 8000680:	2900      	cmp	r1, #0
 8000682:	d15d      	bne.n	8000740 <d_substitution+0x150>
 8000684:	4b35      	ldr	r3, [pc, #212]	; (800075c <d_substitution+0x16c>)
 8000686:	2174      	movs	r1, #116	; 0x74
 8000688:	4291      	cmp	r1, r2
 800068a:	f103 00c4 	add.w	r0, r3, #196	; 0xc4
 800068e:	d005      	beq.n	800069c <d_substitution+0xac>
 8000690:	331c      	adds	r3, #28
 8000692:	4283      	cmp	r3, r0
 8000694:	d2e5      	bcs.n	8000662 <d_substitution+0x72>
 8000696:	7819      	ldrb	r1, [r3, #0]
 8000698:	4291      	cmp	r1, r2
 800069a:	d1f9      	bne.n	8000690 <d_substitution+0xa0>
 800069c:	6958      	ldr	r0, [r3, #20]
 800069e:	e9d5 2105 	ldrd	r2, r1, [r5, #20]
 80006a2:	b1a8      	cbz	r0, 80006d0 <d_substitution+0xe0>
 80006a4:	428a      	cmp	r2, r1
 80006a6:	da57      	bge.n	8000758 <d_substitution+0x168>
 80006a8:	f8d5 c010 	ldr.w	ip, [r5, #16]
 80006ac:	f8d3 e018 	ldr.w	lr, [r3, #24]
 80006b0:	0117      	lsls	r7, r2, #4
 80006b2:	eb0c 0607 	add.w	r6, ip, r7
 80006b6:	3201      	adds	r2, #1
 80006b8:	f04f 0900 	mov.w	r9, #0
 80006bc:	f04f 0818 	mov.w	r8, #24
 80006c0:	f8c6 9004 	str.w	r9, [r6, #4]
 80006c4:	616a      	str	r2, [r5, #20]
 80006c6:	f80c 8007 	strb.w	r8, [ip, r7]
 80006ca:	e9c6 0e02 	strd	r0, lr, [r6, #8]
 80006ce:	62ee      	str	r6, [r5, #44]	; 0x2c
 80006d0:	2c00      	cmp	r4, #0
 80006d2:	d13c      	bne.n	800074e <d_substitution+0x15e>
 80006d4:	e9d3 6401 	ldrd	r6, r4, [r3, #4]
 80006d8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80006da:	4291      	cmp	r1, r2
 80006dc:	4423      	add	r3, r4
 80006de:	632b      	str	r3, [r5, #48]	; 0x30
 80006e0:	dd38      	ble.n	8000754 <d_substitution+0x164>
 80006e2:	6929      	ldr	r1, [r5, #16]
 80006e4:	0113      	lsls	r3, r2, #4
 80006e6:	18c8      	adds	r0, r1, r3
 80006e8:	3201      	adds	r2, #1
 80006ea:	f04f 0c00 	mov.w	ip, #0
 80006ee:	2718      	movs	r7, #24
 80006f0:	f8c0 c004 	str.w	ip, [r0, #4]
 80006f4:	616a      	str	r2, [r5, #20]
 80006f6:	54cf      	strb	r7, [r1, r3]
 80006f8:	e9c0 6402 	strd	r6, r4, [r0, #8]
 80006fc:	68eb      	ldr	r3, [r5, #12]
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b42      	cmp	r3, #66	; 0x42
 8000702:	d1af      	bne.n	8000664 <d_substitution+0x74>
 8000704:	4601      	mov	r1, r0
 8000706:	4628      	mov	r0, r5
 8000708:	f7ff ff56 	bl	80005b8 <d_abi_tags>
 800070c:	2800      	cmp	r0, #0
 800070e:	d0a8      	beq.n	8000662 <d_substitution+0x72>
 8000710:	e9d5 3208 	ldrd	r3, r2, [r5, #32]
 8000714:	4293      	cmp	r3, r2
 8000716:	daa5      	bge.n	8000664 <d_substitution+0x74>
 8000718:	69e9      	ldr	r1, [r5, #28]
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8000720:	622a      	str	r2, [r5, #32]
 8000722:	e79f      	b.n	8000664 <d_substitution+0x74>
 8000724:	2300      	movs	r3, #0
 8000726:	6a2a      	ldr	r2, [r5, #32]
 8000728:	429a      	cmp	r2, r3
 800072a:	d99a      	bls.n	8000662 <d_substitution+0x72>
 800072c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800072e:	69e9      	ldr	r1, [r5, #28]
 8000730:	3201      	adds	r2, #1
 8000732:	62aa      	str	r2, [r5, #40]	; 0x28
 8000734:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8000738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800073c:	3301      	adds	r3, #1
 800073e:	e7f2      	b.n	8000726 <d_substitution+0x136>
 8000740:	68eb      	ldr	r3, [r5, #12]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	3b43      	subs	r3, #67	; 0x43
 8000746:	2b01      	cmp	r3, #1
 8000748:	bf98      	it	ls
 800074a:	460c      	movls	r4, r1
 800074c:	e79a      	b.n	8000684 <d_substitution+0x94>
 800074e:	e9d3 6403 	ldrd	r6, r4, [r3, #12]
 8000752:	e7c1      	b.n	80006d8 <d_substitution+0xe8>
 8000754:	2000      	movs	r0, #0
 8000756:	e7d1      	b.n	80006fc <d_substitution+0x10c>
 8000758:	2600      	movs	r6, #0
 800075a:	e7b8      	b.n	80006ce <d_substitution+0xde>
 800075c:	08031620 	.word	0x08031620

08000760 <d_discriminator>:
 8000760:	68c3      	ldr	r3, [r0, #12]
 8000762:	781a      	ldrb	r2, [r3, #0]
 8000764:	2a5f      	cmp	r2, #95	; 0x5f
 8000766:	d001      	beq.n	800076c <d_discriminator+0xc>
 8000768:	2001      	movs	r0, #1
 800076a:	4770      	bx	lr
 800076c:	b510      	push	{r4, lr}
 800076e:	1c5a      	adds	r2, r3, #1
 8000770:	4604      	mov	r4, r0
 8000772:	f840 2f0c 	str.w	r2, [r0, #12]!
 8000776:	785a      	ldrb	r2, [r3, #1]
 8000778:	2a5f      	cmp	r2, #95	; 0x5f
 800077a:	d004      	beq.n	8000786 <d_discriminator+0x26>
 800077c:	f7ff fe42 	bl	8000404 <d_number.isra.1>
 8000780:	43c0      	mvns	r0, r0
 8000782:	0fc0      	lsrs	r0, r0, #31
 8000784:	bd10      	pop	{r4, pc}
 8000786:	3302      	adds	r3, #2
 8000788:	60e3      	str	r3, [r4, #12]
 800078a:	f7ff fe3b 	bl	8000404 <d_number.isra.1>
 800078e:	2800      	cmp	r0, #0
 8000790:	db05      	blt.n	800079e <d_discriminator+0x3e>
 8000792:	2809      	cmp	r0, #9
 8000794:	dd07      	ble.n	80007a6 <d_discriminator+0x46>
 8000796:	68e3      	ldr	r3, [r4, #12]
 8000798:	781a      	ldrb	r2, [r3, #0]
 800079a:	2a5f      	cmp	r2, #95	; 0x5f
 800079c:	d001      	beq.n	80007a2 <d_discriminator+0x42>
 800079e:	2000      	movs	r0, #0
 80007a0:	bd10      	pop	{r4, pc}
 80007a2:	3301      	adds	r3, #1
 80007a4:	60e3      	str	r3, [r4, #12]
 80007a6:	2001      	movs	r0, #1
 80007a8:	bd10      	pop	{r4, pc}
 80007aa:	bf00      	nop

080007ac <d_index_template_argument.part.9>:
 80007ac:	b170      	cbz	r0, 80007cc <d_index_template_argument.part.9+0x20>
 80007ae:	7803      	ldrb	r3, [r0, #0]
 80007b0:	2b2f      	cmp	r3, #47	; 0x2f
 80007b2:	d10f      	bne.n	80007d4 <d_index_template_argument.part.9+0x28>
 80007b4:	2900      	cmp	r1, #0
 80007b6:	dc04      	bgt.n	80007c2 <d_index_template_argument.part.9+0x16>
 80007b8:	e009      	b.n	80007ce <d_index_template_argument.part.9+0x22>
 80007ba:	7803      	ldrb	r3, [r0, #0]
 80007bc:	2b2f      	cmp	r3, #47	; 0x2f
 80007be:	d109      	bne.n	80007d4 <d_index_template_argument.part.9+0x28>
 80007c0:	b131      	cbz	r1, 80007d0 <d_index_template_argument.part.9+0x24>
 80007c2:	68c0      	ldr	r0, [r0, #12]
 80007c4:	3901      	subs	r1, #1
 80007c6:	2800      	cmp	r0, #0
 80007c8:	d1f7      	bne.n	80007ba <d_index_template_argument.part.9+0xe>
 80007ca:	4770      	bx	lr
 80007cc:	4770      	bx	lr
 80007ce:	d101      	bne.n	80007d4 <d_index_template_argument.part.9+0x28>
 80007d0:	6880      	ldr	r0, [r0, #8]
 80007d2:	4770      	bx	lr
 80007d4:	2000      	movs	r0, #0
 80007d6:	4770      	bx	lr

080007d8 <d_lookup_template_argument.isra.10>:
 80007d8:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80007dc:	b133      	cbz	r3, 80007ec <d_lookup_template_argument.isra.10+0x14>
 80007de:	6809      	ldr	r1, [r1, #0]
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	2900      	cmp	r1, #0
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	db04      	blt.n	80007f2 <d_lookup_template_argument.isra.10+0x1a>
 80007e8:	4618      	mov	r0, r3
 80007ea:	e7df      	b.n	80007ac <d_index_template_argument.part.9>
 80007ec:	2201      	movs	r2, #1
 80007ee:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
 80007f2:	4618      	mov	r0, r3
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop

080007f8 <d_find_pack>:
 80007f8:	2900      	cmp	r1, #0
 80007fa:	d042      	beq.n	8000882 <d_find_pack+0x8a>
 80007fc:	b538      	push	{r3, r4, r5, lr}
 80007fe:	4605      	mov	r5, r0
 8000800:	460c      	mov	r4, r1
 8000802:	7823      	ldrb	r3, [r4, #0]
 8000804:	2b4b      	cmp	r3, #75	; 0x4b
 8000806:	d827      	bhi.n	8000858 <d_find_pack+0x60>
 8000808:	e8df f003 	tbb	[pc, r3]
 800080c:	2626262e 	.word	0x2626262e
 8000810:	2b2e3026 	.word	0x2b2e3026
 8000814:	2626262b 	.word	0x2626262b
 8000818:	26262626 	.word	0x26262626
 800081c:	26262626 	.word	0x26262626
 8000820:	26262626 	.word	0x26262626
 8000824:	2626262e 	.word	0x2626262e
 8000828:	26262626 	.word	0x26262626
 800082c:	26262626 	.word	0x26262626
 8000830:	2e262626 	.word	0x2e262626
 8000834:	26262626 	.word	0x26262626
 8000838:	2626262e 	.word	0x2626262e
 800083c:	262b2e26 	.word	0x262b2e26
 8000840:	26262626 	.word	0x26262626
 8000844:	26262626 	.word	0x26262626
 8000848:	26262626 	.word	0x26262626
 800084c:	26262e2e 	.word	0x26262e2e
 8000850:	2e2e2e26 	.word	0x2e2e2e26
 8000854:	2e2e2626 	.word	0x2e2e2626
 8000858:	68a1      	ldr	r1, [r4, #8]
 800085a:	4628      	mov	r0, r5
 800085c:	f7ff ffcc 	bl	80007f8 <d_find_pack>
 8000860:	b918      	cbnz	r0, 800086a <d_find_pack+0x72>
 8000862:	68e4      	ldr	r4, [r4, #12]
 8000864:	2c00      	cmp	r4, #0
 8000866:	d1cc      	bne.n	8000802 <d_find_pack+0xa>
 8000868:	2000      	movs	r0, #0
 800086a:	bd38      	pop	{r3, r4, r5, pc}
 800086c:	f104 0108 	add.w	r1, r4, #8
 8000870:	4628      	mov	r0, r5
 8000872:	f7ff ffb1 	bl	80007d8 <d_lookup_template_argument.isra.10>
 8000876:	2800      	cmp	r0, #0
 8000878:	d0f6      	beq.n	8000868 <d_find_pack+0x70>
 800087a:	7803      	ldrb	r3, [r0, #0]
 800087c:	2b2f      	cmp	r3, #47	; 0x2f
 800087e:	d1f3      	bne.n	8000868 <d_find_pack+0x70>
 8000880:	bd38      	pop	{r3, r4, r5, pc}
 8000882:	2000      	movs	r0, #0
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop

08000888 <d_growable_string_callback_adapter>:
 8000888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800088c:	4614      	mov	r4, r2
 800088e:	e9d4 5702 	ldrd	r5, r7, [r4, #8]
 8000892:	6852      	ldr	r2, [r2, #4]
 8000894:	1c4b      	adds	r3, r1, #1
 8000896:	4413      	add	r3, r2
 8000898:	42ab      	cmp	r3, r5
 800089a:	b082      	sub	sp, #8
 800089c:	460e      	mov	r6, r1
 800089e:	4680      	mov	r8, r0
 80008a0:	d814      	bhi.n	80008cc <d_growable_string_callback_adapter+0x44>
 80008a2:	b117      	cbz	r7, 80008aa <d_growable_string_callback_adapter+0x22>
 80008a4:	b002      	add	sp, #8
 80008a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008aa:	e9d4 0300 	ldrd	r0, r3, [r4]
 80008ae:	4632      	mov	r2, r6
 80008b0:	4641      	mov	r1, r8
 80008b2:	4418      	add	r0, r3
 80008b4:	f028 fa53 	bl	8028d5e <memcpy>
 80008b8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80008bc:	4433      	add	r3, r6
 80008be:	549f      	strb	r7, [r3, r2]
 80008c0:	6863      	ldr	r3, [r4, #4]
 80008c2:	441e      	add	r6, r3
 80008c4:	6066      	str	r6, [r4, #4]
 80008c6:	b002      	add	sp, #8
 80008c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008cc:	2f00      	cmp	r7, #0
 80008ce:	d1e9      	bne.n	80008a4 <d_growable_string_callback_adapter+0x1c>
 80008d0:	b91d      	cbnz	r5, 80008da <d_growable_string_callback_adapter+0x52>
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	f04f 0502 	mov.w	r5, #2
 80008d8:	d902      	bls.n	80008e0 <d_growable_string_callback_adapter+0x58>
 80008da:	006d      	lsls	r5, r5, #1
 80008dc:	42ab      	cmp	r3, r5
 80008de:	d8fc      	bhi.n	80008da <d_growable_string_callback_adapter+0x52>
 80008e0:	4629      	mov	r1, r5
 80008e2:	6820      	ldr	r0, [r4, #0]
 80008e4:	f028 faa8 	bl	8028e38 <realloc>
 80008e8:	b128      	cbz	r0, 80008f6 <d_growable_string_callback_adapter+0x6e>
 80008ea:	68e7      	ldr	r7, [r4, #12]
 80008ec:	6020      	str	r0, [r4, #0]
 80008ee:	60a5      	str	r5, [r4, #8]
 80008f0:	2f00      	cmp	r7, #0
 80008f2:	d1d7      	bne.n	80008a4 <d_growable_string_callback_adapter+0x1c>
 80008f4:	e7d9      	b.n	80008aa <d_growable_string_callback_adapter+0x22>
 80008f6:	9001      	str	r0, [sp, #4]
 80008f8:	6820      	ldr	r0, [r4, #0]
 80008fa:	f027 ffe3 	bl	80288c4 <free>
 80008fe:	9b01      	ldr	r3, [sp, #4]
 8000900:	2201      	movs	r2, #1
 8000902:	e9c4 3300 	strd	r3, r3, [r4]
 8000906:	e9c4 3202 	strd	r3, r2, [r4, #8]
 800090a:	e7cb      	b.n	80008a4 <d_growable_string_callback_adapter+0x1c>

0800090c <d_call_offset>:
 800090c:	b538      	push	{r3, r4, r5, lr}
 800090e:	4604      	mov	r4, r0
 8000910:	b929      	cbnz	r1, 800091e <d_call_offset+0x12>
 8000912:	68c3      	ldr	r3, [r0, #12]
 8000914:	781a      	ldrb	r2, [r3, #0]
 8000916:	b132      	cbz	r2, 8000926 <d_call_offset+0x1a>
 8000918:	1c5a      	adds	r2, r3, #1
 800091a:	60c2      	str	r2, [r0, #12]
 800091c:	7819      	ldrb	r1, [r3, #0]
 800091e:	2968      	cmp	r1, #104	; 0x68
 8000920:	d012      	beq.n	8000948 <d_call_offset+0x3c>
 8000922:	2976      	cmp	r1, #118	; 0x76
 8000924:	d001      	beq.n	800092a <d_call_offset+0x1e>
 8000926:	2000      	movs	r0, #0
 8000928:	bd38      	pop	{r3, r4, r5, pc}
 800092a:	f104 050c 	add.w	r5, r4, #12
 800092e:	4628      	mov	r0, r5
 8000930:	f7ff fd68 	bl	8000404 <d_number.isra.1>
 8000934:	68e3      	ldr	r3, [r4, #12]
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	2a5f      	cmp	r2, #95	; 0x5f
 800093a:	d1f4      	bne.n	8000926 <d_call_offset+0x1a>
 800093c:	3301      	adds	r3, #1
 800093e:	60e3      	str	r3, [r4, #12]
 8000940:	4628      	mov	r0, r5
 8000942:	f7ff fd5f 	bl	8000404 <d_number.isra.1>
 8000946:	e003      	b.n	8000950 <d_call_offset+0x44>
 8000948:	f104 000c 	add.w	r0, r4, #12
 800094c:	f7ff fd5a 	bl	8000404 <d_number.isra.1>
 8000950:	68e3      	ldr	r3, [r4, #12]
 8000952:	781a      	ldrb	r2, [r3, #0]
 8000954:	2a5f      	cmp	r2, #95	; 0x5f
 8000956:	d1e6      	bne.n	8000926 <d_call_offset+0x1a>
 8000958:	3301      	adds	r3, #1
 800095a:	60e3      	str	r3, [r4, #12]
 800095c:	2001      	movs	r0, #1
 800095e:	bd38      	pop	{r3, r4, r5, pc}

08000960 <d_append_num>:
 8000960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000964:	b088      	sub	sp, #32
 8000966:	460a      	mov	r2, r1
 8000968:	4604      	mov	r4, r0
 800096a:	491c      	ldr	r1, [pc, #112]	; (80009dc <d_append_num+0x7c>)
 800096c:	a801      	add	r0, sp, #4
 800096e:	f028 fc69 	bl	8029244 <sprintf>
 8000972:	a801      	add	r0, sp, #4
 8000974:	f006 fa16 	bl	8006da4 <strlen>
 8000978:	b368      	cbz	r0, 80009d6 <d_append_num+0x76>
 800097a:	ad01      	add	r5, sp, #4
 800097c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8000980:	182e      	adds	r6, r5, r0
 8000982:	2700      	movs	r7, #0
 8000984:	e016      	b.n	80009b4 <d_append_num+0x54>
 8000986:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800098a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800098e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8000992:	4798      	blx	r3
 8000994:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8000998:	2200      	movs	r2, #0
 800099a:	3301      	adds	r3, #1
 800099c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80009a0:	42ae      	cmp	r6, r5
 80009a2:	f04f 0301 	mov.w	r3, #1
 80009a6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80009aa:	f804 8002 	strb.w	r8, [r4, r2]
 80009ae:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80009b2:	d010      	beq.n	80009d6 <d_append_num+0x76>
 80009b4:	2bff      	cmp	r3, #255	; 0xff
 80009b6:	4619      	mov	r1, r3
 80009b8:	4620      	mov	r0, r4
 80009ba:	f815 8b01 	ldrb.w	r8, [r5], #1
 80009be:	d0e2      	beq.n	8000986 <d_append_num+0x26>
 80009c0:	461a      	mov	r2, r3
 80009c2:	42ae      	cmp	r6, r5
 80009c4:	f103 0301 	add.w	r3, r3, #1
 80009c8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80009cc:	f804 8002 	strb.w	r8, [r4, r2]
 80009d0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80009d4:	d1ee      	bne.n	80009b4 <d_append_num+0x54>
 80009d6:	b008      	add	sp, #32
 80009d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009dc:	080b3868 	.word	0x080b3868

080009e0 <d_exprlist>:
 80009e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009e4:	68c3      	ldr	r3, [r0, #12]
 80009e6:	781d      	ldrb	r5, [r3, #0]
 80009e8:	b083      	sub	sp, #12
 80009ea:	2200      	movs	r2, #0
 80009ec:	428d      	cmp	r5, r1
 80009ee:	4604      	mov	r4, r0
 80009f0:	9201      	str	r2, [sp, #4]
 80009f2:	f000 8199 	beq.w	8000d28 <d_exprlist+0x348>
 80009f6:	f8df 94c0 	ldr.w	r9, [pc, #1216]	; 8000eb8 <d_exprlist+0x4d8>
 80009fa:	4688      	mov	r8, r1
 80009fc:	af01      	add	r7, sp, #4
 80009fe:	2501      	movs	r5, #1
 8000a00:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8000a02:	6365      	str	r5, [r4, #52]	; 0x34
 8000a04:	781a      	ldrb	r2, [r3, #0]
 8000a06:	2a4c      	cmp	r2, #76	; 0x4c
 8000a08:	d05c      	beq.n	8000ac4 <d_exprlist+0xe4>
 8000a0a:	2a54      	cmp	r2, #84	; 0x54
 8000a0c:	d066      	beq.n	8000adc <d_exprlist+0xfc>
 8000a0e:	2a73      	cmp	r2, #115	; 0x73
 8000a10:	d045      	beq.n	8000a9e <d_exprlist+0xbe>
 8000a12:	2a66      	cmp	r2, #102	; 0x66
 8000a14:	d11c      	bne.n	8000a50 <d_exprlist+0x70>
 8000a16:	785a      	ldrb	r2, [r3, #1]
 8000a18:	2a70      	cmp	r2, #112	; 0x70
 8000a1a:	f000 8087 	beq.w	8000b2c <d_exprlist+0x14c>
 8000a1e:	4620      	mov	r0, r4
 8000a20:	f001 fa70 	bl	8001f04 <d_operator_name>
 8000a24:	4605      	mov	r5, r0
 8000a26:	2800      	cmp	r0, #0
 8000a28:	f000 818c 	beq.w	8000d44 <d_exprlist+0x364>
 8000a2c:	7803      	ldrb	r3, [r0, #0]
 8000a2e:	2b31      	cmp	r3, #49	; 0x31
 8000a30:	f000 8098 	beq.w	8000b64 <d_exprlist+0x184>
 8000a34:	2b32      	cmp	r3, #50	; 0x32
 8000a36:	d056      	beq.n	8000ae6 <d_exprlist+0x106>
 8000a38:	2b33      	cmp	r3, #51	; 0x33
 8000a3a:	d171      	bne.n	8000b20 <d_exprlist+0x140>
 8000a3c:	68e3      	ldr	r3, [r4, #12]
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	2a5f      	cmp	r2, #95	; 0x5f
 8000a42:	f000 81da 	beq.w	8000dfa <d_exprlist+0x41a>
 8000a46:	4620      	mov	r0, r4
 8000a48:	f000 fa38 	bl	8000ebc <d_expression_1>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	e0c1      	b.n	8000bd4 <d_exprlist+0x1f4>
 8000a50:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8000a54:	2909      	cmp	r1, #9
 8000a56:	f200 80e7 	bhi.w	8000c28 <d_exprlist+0x248>
 8000a5a:	4620      	mov	r0, r4
 8000a5c:	f001 fbfe 	bl	800225c <d_unqualified_name>
 8000a60:	4605      	mov	r5, r0
 8000a62:	2800      	cmp	r0, #0
 8000a64:	f000 816e 	beq.w	8000d44 <d_exprlist+0x364>
 8000a68:	68e3      	ldr	r3, [r4, #12]
 8000a6a:	781a      	ldrb	r2, [r3, #0]
 8000a6c:	2a49      	cmp	r2, #73	; 0x49
 8000a6e:	f000 80b8 	beq.w	8000be2 <d_exprlist+0x202>
 8000a72:	6366      	str	r6, [r4, #52]	; 0x34
 8000a74:	462a      	mov	r2, r5
 8000a76:	2300      	movs	r3, #0
 8000a78:	212e      	movs	r1, #46	; 0x2e
 8000a7a:	4620      	mov	r0, r4
 8000a7c:	f7ff fbc8 	bl	8000210 <d_make_comp>
 8000a80:	6038      	str	r0, [r7, #0]
 8000a82:	b330      	cbz	r0, 8000ad2 <d_exprlist+0xf2>
 8000a84:	68e3      	ldr	r3, [r4, #12]
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	4542      	cmp	r2, r8
 8000a8a:	f100 070c 	add.w	r7, r0, #12
 8000a8e:	d1b6      	bne.n	80009fe <d_exprlist+0x1e>
 8000a90:	3301      	adds	r3, #1
 8000a92:	9d01      	ldr	r5, [sp, #4]
 8000a94:	60e3      	str	r3, [r4, #12]
 8000a96:	4628      	mov	r0, r5
 8000a98:	b003      	add	sp, #12
 8000a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a9e:	785a      	ldrb	r2, [r3, #1]
 8000aa0:	2a72      	cmp	r2, #114	; 0x72
 8000aa2:	f000 80ab 	beq.w	8000bfc <d_exprlist+0x21c>
 8000aa6:	2a70      	cmp	r2, #112	; 0x70
 8000aa8:	d1b9      	bne.n	8000a1e <d_exprlist+0x3e>
 8000aaa:	3302      	adds	r3, #2
 8000aac:	60e3      	str	r3, [r4, #12]
 8000aae:	4620      	mov	r0, r4
 8000ab0:	f000 fa04 	bl	8000ebc <d_expression_1>
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	214a      	movs	r1, #74	; 0x4a
 8000aba:	4620      	mov	r0, r4
 8000abc:	f7ff fba8 	bl	8000210 <d_make_comp>
 8000ac0:	4605      	mov	r5, r0
 8000ac2:	e003      	b.n	8000acc <d_exprlist+0xec>
 8000ac4:	4620      	mov	r0, r4
 8000ac6:	f002 f813 	bl	8002af0 <d_expr_primary>
 8000aca:	4605      	mov	r5, r0
 8000acc:	6366      	str	r6, [r4, #52]	; 0x34
 8000ace:	2d00      	cmp	r5, #0
 8000ad0:	d1d0      	bne.n	8000a74 <d_exprlist+0x94>
 8000ad2:	2500      	movs	r5, #0
 8000ad4:	4628      	mov	r0, r5
 8000ad6:	b003      	add	sp, #12
 8000ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000adc:	4620      	mov	r0, r4
 8000ade:	f7ff fcef 	bl	80004c0 <d_template_param>
 8000ae2:	4605      	mov	r5, r0
 8000ae4:	e7f2      	b.n	8000acc <d_exprlist+0xec>
 8000ae6:	6883      	ldr	r3, [r0, #8]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d819      	bhi.n	8000b20 <d_exprlist+0x140>
 8000aec:	a201      	add	r2, pc, #4	; (adr r2, 8000af4 <d_exprlist+0x114>)
 8000aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af2:	bf00      	nop
 8000af4:	08000c87 	.word	0x08000c87
 8000af8:	08000a47 	.word	0x08000a47
 8000afc:	08000b21 	.word	0x08000b21
 8000b00:	08000b21 	.word	0x08000b21
 8000b04:	2a74      	cmp	r2, #116	; 0x74
 8000b06:	d18a      	bne.n	8000a1e <d_exprlist+0x3e>
 8000b08:	785b      	ldrb	r3, [r3, #1]
 8000b0a:	2b6c      	cmp	r3, #108	; 0x6c
 8000b0c:	d187      	bne.n	8000a1e <d_exprlist+0x3e>
 8000b0e:	4620      	mov	r0, r4
 8000b10:	f000 fdfe 	bl	8001710 <d_type>
 8000b14:	68e3      	ldr	r3, [r4, #12]
 8000b16:	785a      	ldrb	r2, [r3, #1]
 8000b18:	4605      	mov	r5, r0
 8000b1a:	2a00      	cmp	r2, #0
 8000b1c:	f040 8123 	bne.w	8000d66 <d_exprlist+0x386>
 8000b20:	2500      	movs	r5, #0
 8000b22:	4628      	mov	r0, r5
 8000b24:	6366      	str	r6, [r4, #52]	; 0x34
 8000b26:	b003      	add	sp, #12
 8000b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b2c:	1c9a      	adds	r2, r3, #2
 8000b2e:	60e2      	str	r2, [r4, #12]
 8000b30:	789a      	ldrb	r2, [r3, #2]
 8000b32:	2a54      	cmp	r2, #84	; 0x54
 8000b34:	f040 8082 	bne.w	8000c3c <d_exprlist+0x25c>
 8000b38:	3303      	adds	r3, #3
 8000b3a:	60e3      	str	r3, [r4, #12]
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000b42:	4293      	cmp	r3, r2
 8000b44:	daec      	bge.n	8000b20 <d_exprlist+0x140>
 8000b46:	6921      	ldr	r1, [r4, #16]
 8000b48:	011a      	lsls	r2, r3, #4
 8000b4a:	188d      	adds	r5, r1, r2
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	f04f 0e00 	mov.w	lr, #0
 8000b52:	f04f 0c06 	mov.w	ip, #6
 8000b56:	f8c5 e004 	str.w	lr, [r5, #4]
 8000b5a:	6163      	str	r3, [r4, #20]
 8000b5c:	f801 c002 	strb.w	ip, [r1, r2]
 8000b60:	60a8      	str	r0, [r5, #8]
 8000b62:	e786      	b.n	8000a72 <d_exprlist+0x92>
 8000b64:	f8d0 b008 	ldr.w	fp, [r0, #8]
 8000b68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b6a:	f8db 2008 	ldr.w	r2, [fp, #8]
 8000b6e:	f8db a000 	ldr.w	sl, [fp]
 8000b72:	3a02      	subs	r2, #2
 8000b74:	4413      	add	r3, r2
 8000b76:	6323      	str	r3, [r4, #48]	; 0x30
 8000b78:	4650      	mov	r0, sl
 8000b7a:	4649      	mov	r1, r9
 8000b7c:	f006 f908 	bl	8006d90 <strcmp>
 8000b80:	2800      	cmp	r0, #0
 8000b82:	f000 80e4 	beq.w	8000d4e <d_exprlist+0x36e>
 8000b86:	f8db b00c 	ldr.w	fp, [fp, #12]
 8000b8a:	f1bb 0f03 	cmp.w	fp, #3
 8000b8e:	d8c7      	bhi.n	8000b20 <d_exprlist+0x140>
 8000b90:	e8df f01b 	tbh	[pc, fp, lsl #1]
 8000b94:	00040079 	.word	0x00040079
 8000b98:	008100f7 	.word	0x008100f7
 8000b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8000ba0:	2b70      	cmp	r3, #112	; 0x70
 8000ba2:	d065      	beq.n	8000c70 <d_exprlist+0x290>
 8000ba4:	2b6d      	cmp	r3, #109	; 0x6d
 8000ba6:	d063      	beq.n	8000c70 <d_exprlist+0x290>
 8000ba8:	f04f 0b00 	mov.w	fp, #0
 8000bac:	4650      	mov	r0, sl
 8000bae:	49bd      	ldr	r1, [pc, #756]	; (8000ea4 <d_exprlist+0x4c4>)
 8000bb0:	f006 f8ee 	bl	8006d90 <strcmp>
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	f040 80c0 	bne.w	8000d3a <d_exprlist+0x35a>
 8000bba:	4620      	mov	r0, r4
 8000bbc:	f000 fb90 	bl	80012e0 <d_template_args_1>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	f1bb 0f00 	cmp.w	fp, #0
 8000bc6:	d005      	beq.n	8000bd4 <d_exprlist+0x1f4>
 8000bc8:	461a      	mov	r2, r3
 8000bca:	2138      	movs	r1, #56	; 0x38
 8000bcc:	4620      	mov	r0, r4
 8000bce:	f7ff fb1f 	bl	8000210 <d_make_comp>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	462a      	mov	r2, r5
 8000bd6:	2136      	movs	r1, #54	; 0x36
 8000bd8:	4620      	mov	r0, r4
 8000bda:	f7ff fb19 	bl	8000210 <d_make_comp>
 8000bde:	4605      	mov	r5, r0
 8000be0:	e774      	b.n	8000acc <d_exprlist+0xec>
 8000be2:	3301      	adds	r3, #1
 8000be4:	60e3      	str	r3, [r4, #12]
 8000be6:	4620      	mov	r0, r4
 8000be8:	f000 fb7a 	bl	80012e0 <d_template_args_1>
 8000bec:	462a      	mov	r2, r5
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2104      	movs	r1, #4
 8000bf2:	4620      	mov	r0, r4
 8000bf4:	f7ff fb0c 	bl	8000210 <d_make_comp>
 8000bf8:	4605      	mov	r5, r0
 8000bfa:	e767      	b.n	8000acc <d_exprlist+0xec>
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	60e3      	str	r3, [r4, #12]
 8000c00:	4620      	mov	r0, r4
 8000c02:	f000 fd85 	bl	8001710 <d_type>
 8000c06:	4682      	mov	sl, r0
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f001 fb27 	bl	800225c <d_unqualified_name>
 8000c0e:	68e3      	ldr	r3, [r4, #12]
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	2a49      	cmp	r2, #73	; 0x49
 8000c14:	4683      	mov	fp, r0
 8000c16:	d01e      	beq.n	8000c56 <d_exprlist+0x276>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	4652      	mov	r2, sl
 8000c1e:	4620      	mov	r0, r4
 8000c20:	f7ff faf6 	bl	8000210 <d_make_comp>
 8000c24:	4605      	mov	r5, r0
 8000c26:	e751      	b.n	8000acc <d_exprlist+0xec>
 8000c28:	2a6f      	cmp	r2, #111	; 0x6f
 8000c2a:	f040 8094 	bne.w	8000d56 <d_exprlist+0x376>
 8000c2e:	785a      	ldrb	r2, [r3, #1]
 8000c30:	2a6e      	cmp	r2, #110	; 0x6e
 8000c32:	f47f aef4 	bne.w	8000a1e <d_exprlist+0x3e>
 8000c36:	3302      	adds	r3, #2
 8000c38:	60e3      	str	r3, [r4, #12]
 8000c3a:	e70e      	b.n	8000a5a <d_exprlist+0x7a>
 8000c3c:	4620      	mov	r0, r4
 8000c3e:	f7ff fc25 	bl	800048c <d_compact_number>
 8000c42:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000c46:	4298      	cmp	r0, r3
 8000c48:	f43f af6a 	beq.w	8000b20 <d_exprlist+0x140>
 8000c4c:	1c43      	adds	r3, r0, #1
 8000c4e:	f43f af67 	beq.w	8000b20 <d_exprlist+0x140>
 8000c52:	3001      	adds	r0, #1
 8000c54:	e773      	b.n	8000b3e <d_exprlist+0x15e>
 8000c56:	3301      	adds	r3, #1
 8000c58:	60e3      	str	r3, [r4, #12]
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	f000 fb40 	bl	80012e0 <d_template_args_1>
 8000c60:	465a      	mov	r2, fp
 8000c62:	4603      	mov	r3, r0
 8000c64:	2104      	movs	r1, #4
 8000c66:	4620      	mov	r0, r4
 8000c68:	f7ff fad2 	bl	8000210 <d_make_comp>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	e7d4      	b.n	8000c1a <d_exprlist+0x23a>
 8000c70:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d197      	bne.n	8000ba8 <d_exprlist+0x1c8>
 8000c78:	68e3      	ldr	r3, [r4, #12]
 8000c7a:	781a      	ldrb	r2, [r3, #0]
 8000c7c:	2a5f      	cmp	r2, #95	; 0x5f
 8000c7e:	d195      	bne.n	8000bac <d_exprlist+0x1cc>
 8000c80:	3301      	adds	r3, #1
 8000c82:	60e3      	str	r3, [r4, #12]
 8000c84:	e790      	b.n	8000ba8 <d_exprlist+0x1c8>
 8000c86:	462a      	mov	r2, r5
 8000c88:	2300      	movs	r3, #0
 8000c8a:	2135      	movs	r1, #53	; 0x35
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	f7ff fabf 	bl	8000210 <d_make_comp>
 8000c92:	4605      	mov	r5, r0
 8000c94:	e71a      	b.n	8000acc <d_exprlist+0xec>
 8000c96:	f1ba 0f00 	cmp.w	sl, #0
 8000c9a:	f43f af41 	beq.w	8000b20 <d_exprlist+0x140>
 8000c9e:	4982      	ldr	r1, [pc, #520]	; (8000ea8 <d_exprlist+0x4c8>)
 8000ca0:	4650      	mov	r0, sl
 8000ca2:	f006 f875 	bl	8006d90 <strcmp>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	f000 80c7 	beq.w	8000e3a <d_exprlist+0x45a>
 8000cac:	f89a 3000 	ldrb.w	r3, [sl]
 8000cb0:	2b66      	cmp	r3, #102	; 0x66
 8000cb2:	f000 80ed 	beq.w	8000e90 <d_exprlist+0x4b0>
 8000cb6:	2b6e      	cmp	r3, #110	; 0x6e
 8000cb8:	f47f af32 	bne.w	8000b20 <d_exprlist+0x140>
 8000cbc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8000cc0:	2b77      	cmp	r3, #119	; 0x77
 8000cc2:	d002      	beq.n	8000cca <d_exprlist+0x2ea>
 8000cc4:	2b61      	cmp	r3, #97	; 0x61
 8000cc6:	f47f af2b 	bne.w	8000b20 <d_exprlist+0x140>
 8000cca:	215f      	movs	r1, #95	; 0x5f
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f7ff fe87 	bl	80009e0 <d_exprlist>
 8000cd2:	4682      	mov	sl, r0
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f000 fd1b 	bl	8001710 <d_type>
 8000cda:	68e3      	ldr	r3, [r4, #12]
 8000cdc:	781a      	ldrb	r2, [r3, #0]
 8000cde:	2a45      	cmp	r2, #69	; 0x45
 8000ce0:	4683      	mov	fp, r0
 8000ce2:	f000 8086 	beq.w	8000df2 <d_exprlist+0x412>
 8000ce6:	2a70      	cmp	r2, #112	; 0x70
 8000ce8:	f000 80c6 	beq.w	8000e78 <d_exprlist+0x498>
 8000cec:	2a69      	cmp	r2, #105	; 0x69
 8000cee:	f47f af17 	bne.w	8000b20 <d_exprlist+0x140>
 8000cf2:	785b      	ldrb	r3, [r3, #1]
 8000cf4:	2b6c      	cmp	r3, #108	; 0x6c
 8000cf6:	f47f af13 	bne.w	8000b20 <d_exprlist+0x140>
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	f000 f8de 	bl	8000ebc <d_expression_1>
 8000d00:	4603      	mov	r3, r0
 8000d02:	465a      	mov	r2, fp
 8000d04:	213b      	movs	r1, #59	; 0x3b
 8000d06:	4620      	mov	r0, r4
 8000d08:	f7ff fa82 	bl	8000210 <d_make_comp>
 8000d0c:	4652      	mov	r2, sl
 8000d0e:	4603      	mov	r3, r0
 8000d10:	213a      	movs	r1, #58	; 0x3a
 8000d12:	4620      	mov	r0, r4
 8000d14:	f7ff fa7c 	bl	8000210 <d_make_comp>
 8000d18:	462a      	mov	r2, r5
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2139      	movs	r1, #57	; 0x39
 8000d1e:	4620      	mov	r0, r4
 8000d20:	f7ff fa76 	bl	8000210 <d_make_comp>
 8000d24:	4605      	mov	r5, r0
 8000d26:	e6d1      	b.n	8000acc <d_exprlist+0xec>
 8000d28:	3301      	adds	r3, #1
 8000d2a:	60c3      	str	r3, [r0, #12]
 8000d2c:	212e      	movs	r1, #46	; 0x2e
 8000d2e:	4613      	mov	r3, r2
 8000d30:	b003      	add	sp, #12
 8000d32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d36:	f7ff ba6b 	b.w	8000210 <d_make_comp>
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f000 f8be 	bl	8000ebc <d_expression_1>
 8000d40:	4603      	mov	r3, r0
 8000d42:	e73e      	b.n	8000bc2 <d_exprlist+0x1e2>
 8000d44:	4628      	mov	r0, r5
 8000d46:	6366      	str	r6, [r4, #52]	; 0x34
 8000d48:	b003      	add	sp, #12
 8000d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f000 fcde 	bl	8001710 <d_type>
 8000d54:	e73d      	b.n	8000bd2 <d_exprlist+0x1f2>
 8000d56:	2a69      	cmp	r2, #105	; 0x69
 8000d58:	f47f aed4 	bne.w	8000b04 <d_exprlist+0x124>
 8000d5c:	785a      	ldrb	r2, [r3, #1]
 8000d5e:	2a6c      	cmp	r2, #108	; 0x6c
 8000d60:	f47f ae5d 	bne.w	8000a1e <d_exprlist+0x3e>
 8000d64:	2500      	movs	r5, #0
 8000d66:	3302      	adds	r3, #2
 8000d68:	60e3      	str	r3, [r4, #12]
 8000d6a:	2145      	movs	r1, #69	; 0x45
 8000d6c:	4620      	mov	r0, r4
 8000d6e:	f7ff fe37 	bl	80009e0 <d_exprlist>
 8000d72:	462a      	mov	r2, r5
 8000d74:	4603      	mov	r3, r0
 8000d76:	2130      	movs	r1, #48	; 0x30
 8000d78:	4620      	mov	r0, r4
 8000d7a:	f7ff fa49 	bl	8000210 <d_make_comp>
 8000d7e:	4605      	mov	r5, r0
 8000d80:	e6a4      	b.n	8000acc <d_exprlist+0xec>
 8000d82:	f1ba 0f00 	cmp.w	sl, #0
 8000d86:	f43f aecb 	beq.w	8000b20 <d_exprlist+0x140>
 8000d8a:	68ab      	ldr	r3, [r5, #8]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	785a      	ldrb	r2, [r3, #1]
 8000d90:	2a63      	cmp	r2, #99	; 0x63
 8000d92:	d03a      	beq.n	8000e0a <d_exprlist+0x42a>
 8000d94:	f89a 3000 	ldrb.w	r3, [sl]
 8000d98:	2b66      	cmp	r3, #102	; 0x66
 8000d9a:	d149      	bne.n	8000e30 <d_exprlist+0x450>
 8000d9c:	4620      	mov	r0, r4
 8000d9e:	f001 f8b1 	bl	8001f04 <d_operator_name>
 8000da2:	4683      	mov	fp, r0
 8000da4:	4941      	ldr	r1, [pc, #260]	; (8000eac <d_exprlist+0x4cc>)
 8000da6:	4650      	mov	r0, sl
 8000da8:	f005 fff2 	bl	8006d90 <strcmp>
 8000dac:	2800      	cmp	r0, #0
 8000dae:	d039      	beq.n	8000e24 <d_exprlist+0x444>
 8000db0:	493f      	ldr	r1, [pc, #252]	; (8000eb0 <d_exprlist+0x4d0>)
 8000db2:	4650      	mov	r0, sl
 8000db4:	f005 ffec 	bl	8006d90 <strcmp>
 8000db8:	b128      	cbz	r0, 8000dc6 <d_exprlist+0x3e6>
 8000dba:	4650      	mov	r0, sl
 8000dbc:	493d      	ldr	r1, [pc, #244]	; (8000eb4 <d_exprlist+0x4d4>)
 8000dbe:	f005 ffe7 	bl	8006d90 <strcmp>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	d168      	bne.n	8000e98 <d_exprlist+0x4b8>
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f001 fa48 	bl	800225c <d_unqualified_name>
 8000dcc:	68e3      	ldr	r3, [r4, #12]
 8000dce:	781a      	ldrb	r2, [r3, #0]
 8000dd0:	2a49      	cmp	r2, #73	; 0x49
 8000dd2:	4682      	mov	sl, r0
 8000dd4:	d043      	beq.n	8000e5e <d_exprlist+0x47e>
 8000dd6:	4653      	mov	r3, sl
 8000dd8:	465a      	mov	r2, fp
 8000dda:	2138      	movs	r1, #56	; 0x38
 8000ddc:	4620      	mov	r0, r4
 8000dde:	f7ff fa17 	bl	8000210 <d_make_comp>
 8000de2:	462a      	mov	r2, r5
 8000de4:	4603      	mov	r3, r0
 8000de6:	2137      	movs	r1, #55	; 0x37
 8000de8:	4620      	mov	r0, r4
 8000dea:	f7ff fa11 	bl	8000210 <d_make_comp>
 8000dee:	4605      	mov	r5, r0
 8000df0:	e66c      	b.n	8000acc <d_exprlist+0xec>
 8000df2:	3301      	adds	r3, #1
 8000df4:	60e3      	str	r3, [r4, #12]
 8000df6:	2300      	movs	r3, #0
 8000df8:	e783      	b.n	8000d02 <d_exprlist+0x322>
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	60e3      	str	r3, [r4, #12]
 8000dfe:	2145      	movs	r1, #69	; 0x45
 8000e00:	4620      	mov	r0, r4
 8000e02:	f7ff fded 	bl	80009e0 <d_exprlist>
 8000e06:	4603      	mov	r3, r0
 8000e08:	e6e4      	b.n	8000bd4 <d_exprlist+0x1f4>
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8000e10:	2a01      	cmp	r2, #1
 8000e12:	d902      	bls.n	8000e1a <d_exprlist+0x43a>
 8000e14:	3b72      	subs	r3, #114	; 0x72
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d8bc      	bhi.n	8000d94 <d_exprlist+0x3b4>
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	f000 fc78 	bl	8001710 <d_type>
 8000e20:	4683      	mov	fp, r0
 8000e22:	e7bf      	b.n	8000da4 <d_exprlist+0x3c4>
 8000e24:	2145      	movs	r1, #69	; 0x45
 8000e26:	4620      	mov	r0, r4
 8000e28:	f7ff fdda 	bl	80009e0 <d_exprlist>
 8000e2c:	4682      	mov	sl, r0
 8000e2e:	e7d2      	b.n	8000dd6 <d_exprlist+0x3f6>
 8000e30:	4620      	mov	r0, r4
 8000e32:	f000 f843 	bl	8000ebc <d_expression_1>
 8000e36:	4683      	mov	fp, r0
 8000e38:	e7b4      	b.n	8000da4 <d_exprlist+0x3c4>
 8000e3a:	4620      	mov	r0, r4
 8000e3c:	f000 f83e 	bl	8000ebc <d_expression_1>
 8000e40:	4682      	mov	sl, r0
 8000e42:	4620      	mov	r0, r4
 8000e44:	f000 f83a 	bl	8000ebc <d_expression_1>
 8000e48:	4683      	mov	fp, r0
 8000e4a:	4620      	mov	r0, r4
 8000e4c:	f000 f836 	bl	8000ebc <d_expression_1>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2800      	cmp	r0, #0
 8000e54:	f47f af55 	bne.w	8000d02 <d_exprlist+0x322>
 8000e58:	6366      	str	r6, [r4, #52]	; 0x34
 8000e5a:	4605      	mov	r5, r0
 8000e5c:	e61b      	b.n	8000a96 <d_exprlist+0xb6>
 8000e5e:	3301      	adds	r3, #1
 8000e60:	60e3      	str	r3, [r4, #12]
 8000e62:	4620      	mov	r0, r4
 8000e64:	f000 fa3c 	bl	80012e0 <d_template_args_1>
 8000e68:	4652      	mov	r2, sl
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2104      	movs	r1, #4
 8000e6e:	4620      	mov	r0, r4
 8000e70:	f7ff f9ce 	bl	8000210 <d_make_comp>
 8000e74:	4682      	mov	sl, r0
 8000e76:	e7ae      	b.n	8000dd6 <d_exprlist+0x3f6>
 8000e78:	785a      	ldrb	r2, [r3, #1]
 8000e7a:	2a69      	cmp	r2, #105	; 0x69
 8000e7c:	f47f ae50 	bne.w	8000b20 <d_exprlist+0x140>
 8000e80:	3302      	adds	r3, #2
 8000e82:	60e3      	str	r3, [r4, #12]
 8000e84:	2145      	movs	r1, #69	; 0x45
 8000e86:	4620      	mov	r0, r4
 8000e88:	f7ff fdaa 	bl	80009e0 <d_exprlist>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	e738      	b.n	8000d02 <d_exprlist+0x322>
 8000e90:	4620      	mov	r0, r4
 8000e92:	f001 f837 	bl	8001f04 <d_operator_name>
 8000e96:	e7d3      	b.n	8000e40 <d_exprlist+0x460>
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f000 f80f 	bl	8000ebc <d_expression_1>
 8000e9e:	4682      	mov	sl, r0
 8000ea0:	e799      	b.n	8000dd6 <d_exprlist+0x3f6>
 8000ea2:	bf00      	nop
 8000ea4:	080b386c 	.word	0x080b386c
 8000ea8:	080b387c 	.word	0x080b387c
 8000eac:	080b3870 	.word	0x080b3870
 8000eb0:	080b3874 	.word	0x080b3874
 8000eb4:	080b3878 	.word	0x080b3878
 8000eb8:	080b3d88 	.word	0x080b3d88

08000ebc <d_expression_1>:
 8000ebc:	68c1      	ldr	r1, [r0, #12]
 8000ebe:	780b      	ldrb	r3, [r1, #0]
 8000ec0:	2b4c      	cmp	r3, #76	; 0x4c
 8000ec2:	d067      	beq.n	8000f94 <d_expression_1+0xd8>
 8000ec4:	2b54      	cmp	r3, #84	; 0x54
 8000ec6:	d067      	beq.n	8000f98 <d_expression_1+0xdc>
 8000ec8:	2b73      	cmp	r3, #115	; 0x73
 8000eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ece:	4604      	mov	r4, r0
 8000ed0:	d01c      	beq.n	8000f0c <d_expression_1+0x50>
 8000ed2:	2b66      	cmp	r3, #102	; 0x66
 8000ed4:	d13d      	bne.n	8000f52 <d_expression_1+0x96>
 8000ed6:	784b      	ldrb	r3, [r1, #1]
 8000ed8:	2b70      	cmp	r3, #112	; 0x70
 8000eda:	d11d      	bne.n	8000f18 <d_expression_1+0x5c>
 8000edc:	1c8b      	adds	r3, r1, #2
 8000ede:	60c3      	str	r3, [r0, #12]
 8000ee0:	788b      	ldrb	r3, [r1, #2]
 8000ee2:	2b54      	cmp	r3, #84	; 0x54
 8000ee4:	f040 809a 	bne.w	800101c <d_expression_1+0x160>
 8000ee8:	3103      	adds	r1, #3
 8000eea:	60c1      	str	r1, [r0, #12]
 8000eec:	2000      	movs	r0, #0
 8000eee:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	da4a      	bge.n	8000f8c <d_expression_1+0xd0>
 8000ef6:	6921      	ldr	r1, [r4, #16]
 8000ef8:	011a      	lsls	r2, r3, #4
 8000efa:	188d      	adds	r5, r1, r2
 8000efc:	3301      	adds	r3, #1
 8000efe:	2700      	movs	r7, #0
 8000f00:	2606      	movs	r6, #6
 8000f02:	606f      	str	r7, [r5, #4]
 8000f04:	6163      	str	r3, [r4, #20]
 8000f06:	548e      	strb	r6, [r1, r2]
 8000f08:	60a8      	str	r0, [r5, #8]
 8000f0a:	e02f      	b.n	8000f6c <d_expression_1+0xb0>
 8000f0c:	784b      	ldrb	r3, [r1, #1]
 8000f0e:	2b72      	cmp	r3, #114	; 0x72
 8000f10:	d06e      	beq.n	8000ff0 <d_expression_1+0x134>
 8000f12:	2b70      	cmp	r3, #112	; 0x70
 8000f14:	f000 8160 	beq.w	80011d8 <d_expression_1+0x31c>
 8000f18:	4620      	mov	r0, r4
 8000f1a:	f000 fff3 	bl	8001f04 <d_operator_name>
 8000f1e:	4605      	mov	r5, r0
 8000f20:	b3a0      	cbz	r0, 8000f8c <d_expression_1+0xd0>
 8000f22:	7803      	ldrb	r3, [r0, #0]
 8000f24:	2b31      	cmp	r3, #49	; 0x31
 8000f26:	d039      	beq.n	8000f9c <d_expression_1+0xe0>
 8000f28:	2b32      	cmp	r3, #50	; 0x32
 8000f2a:	f000 8127 	beq.w	800117c <d_expression_1+0x2c0>
 8000f2e:	2b33      	cmp	r3, #51	; 0x33
 8000f30:	d12c      	bne.n	8000f8c <d_expression_1+0xd0>
 8000f32:	68e3      	ldr	r3, [r4, #12]
 8000f34:	781a      	ldrb	r2, [r3, #0]
 8000f36:	2a5f      	cmp	r2, #95	; 0x5f
 8000f38:	f000 8176 	beq.w	8001228 <d_expression_1+0x36c>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	f7ff ffbd 	bl	8000ebc <d_expression_1>
 8000f42:	4603      	mov	r3, r0
 8000f44:	462a      	mov	r2, r5
 8000f46:	4620      	mov	r0, r4
 8000f48:	2136      	movs	r1, #54	; 0x36
 8000f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000f4e:	f7ff b95f 	b.w	8000210 <d_make_comp>
 8000f52:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000f56:	2a09      	cmp	r2, #9
 8000f58:	d841      	bhi.n	8000fde <d_expression_1+0x122>
 8000f5a:	4620      	mov	r0, r4
 8000f5c:	f001 f97e 	bl	800225c <d_unqualified_name>
 8000f60:	4605      	mov	r5, r0
 8000f62:	b198      	cbz	r0, 8000f8c <d_expression_1+0xd0>
 8000f64:	68e3      	ldr	r3, [r4, #12]
 8000f66:	781a      	ldrb	r2, [r3, #0]
 8000f68:	2a49      	cmp	r2, #73	; 0x49
 8000f6a:	d02b      	beq.n	8000fc4 <d_expression_1+0x108>
 8000f6c:	4628      	mov	r0, r5
 8000f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f72:	2b74      	cmp	r3, #116	; 0x74
 8000f74:	d1d0      	bne.n	8000f18 <d_expression_1+0x5c>
 8000f76:	784b      	ldrb	r3, [r1, #1]
 8000f78:	2b6c      	cmp	r3, #108	; 0x6c
 8000f7a:	d1cd      	bne.n	8000f18 <d_expression_1+0x5c>
 8000f7c:	f000 fbc8 	bl	8001710 <d_type>
 8000f80:	68e1      	ldr	r1, [r4, #12]
 8000f82:	784b      	ldrb	r3, [r1, #1]
 8000f84:	4605      	mov	r5, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f040 8190 	bne.w	80012ac <d_expression_1+0x3f0>
 8000f8c:	2500      	movs	r5, #0
 8000f8e:	4628      	mov	r0, r5
 8000f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f94:	f001 bdac 	b.w	8002af0 <d_expr_primary>
 8000f98:	f7ff ba92 	b.w	80004c0 <d_template_param>
 8000f9c:	6887      	ldr	r7, [r0, #8]
 8000f9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000fa0:	68ba      	ldr	r2, [r7, #8]
 8000fa2:	683e      	ldr	r6, [r7, #0]
 8000fa4:	49c8      	ldr	r1, [pc, #800]	; (80012c8 <d_expression_1+0x40c>)
 8000fa6:	3a02      	subs	r2, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	6323      	str	r3, [r4, #48]	; 0x30
 8000fac:	4630      	mov	r0, r6
 8000fae:	f005 feef 	bl	8006d90 <strcmp>
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d05b      	beq.n	800106e <d_expression_1+0x1b2>
 8000fb6:	68ff      	ldr	r7, [r7, #12]
 8000fb8:	2f03      	cmp	r7, #3
 8000fba:	d8e7      	bhi.n	8000f8c <d_expression_1+0xd0>
 8000fbc:	e8df f007 	tbb	[pc, r7]
 8000fc0:	64a7385c 	.word	0x64a7385c
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	60e3      	str	r3, [r4, #12]
 8000fc8:	4620      	mov	r0, r4
 8000fca:	f000 f989 	bl	80012e0 <d_template_args_1>
 8000fce:	462a      	mov	r2, r5
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	4620      	mov	r0, r4
 8000fd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000fda:	f7ff b919 	b.w	8000210 <d_make_comp>
 8000fde:	2b6f      	cmp	r3, #111	; 0x6f
 8000fe0:	f040 815c 	bne.w	800129c <d_expression_1+0x3e0>
 8000fe4:	784b      	ldrb	r3, [r1, #1]
 8000fe6:	2b6e      	cmp	r3, #110	; 0x6e
 8000fe8:	d196      	bne.n	8000f18 <d_expression_1+0x5c>
 8000fea:	3102      	adds	r1, #2
 8000fec:	60c1      	str	r1, [r0, #12]
 8000fee:	e7b4      	b.n	8000f5a <d_expression_1+0x9e>
 8000ff0:	3102      	adds	r1, #2
 8000ff2:	60c1      	str	r1, [r0, #12]
 8000ff4:	f000 fb8c 	bl	8001710 <d_type>
 8000ff8:	4605      	mov	r5, r0
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	f001 f92e 	bl	800225c <d_unqualified_name>
 8001000:	68e3      	ldr	r3, [r4, #12]
 8001002:	7819      	ldrb	r1, [r3, #0]
 8001004:	2949      	cmp	r1, #73	; 0x49
 8001006:	4606      	mov	r6, r0
 8001008:	f000 80d9 	beq.w	80011be <d_expression_1+0x302>
 800100c:	4603      	mov	r3, r0
 800100e:	462a      	mov	r2, r5
 8001010:	4620      	mov	r0, r4
 8001012:	2101      	movs	r1, #1
 8001014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001018:	f7ff b8fa 	b.w	8000210 <d_make_comp>
 800101c:	f7ff fa36 	bl	800048c <d_compact_number>
 8001020:	43c3      	mvns	r3, r0
 8001022:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8001026:	bf18      	it	ne
 8001028:	3001      	addne	r0, #1
 800102a:	f47f af60 	bne.w	8000eee <d_expression_1+0x32>
 800102e:	e7ad      	b.n	8000f8c <d_expression_1+0xd0>
 8001030:	2e00      	cmp	r6, #0
 8001032:	d083      	beq.n	8000f3c <d_expression_1+0x80>
 8001034:	7833      	ldrb	r3, [r6, #0]
 8001036:	2b70      	cmp	r3, #112	; 0x70
 8001038:	f000 80b0 	beq.w	800119c <d_expression_1+0x2e0>
 800103c:	2b6d      	cmp	r3, #109	; 0x6d
 800103e:	f000 80ad 	beq.w	800119c <d_expression_1+0x2e0>
 8001042:	2700      	movs	r7, #0
 8001044:	4630      	mov	r0, r6
 8001046:	49a1      	ldr	r1, [pc, #644]	; (80012cc <d_expression_1+0x410>)
 8001048:	f005 fea2 	bl	8006d90 <strcmp>
 800104c:	2800      	cmp	r0, #0
 800104e:	f040 80b1 	bne.w	80011b4 <d_expression_1+0x2f8>
 8001052:	4620      	mov	r0, r4
 8001054:	f000 f944 	bl	80012e0 <d_template_args_1>
 8001058:	4603      	mov	r3, r0
 800105a:	2f00      	cmp	r7, #0
 800105c:	f43f af72 	beq.w	8000f44 <d_expression_1+0x88>
 8001060:	461a      	mov	r2, r3
 8001062:	2138      	movs	r1, #56	; 0x38
 8001064:	4620      	mov	r0, r4
 8001066:	f7ff f8d3 	bl	8000210 <d_make_comp>
 800106a:	4603      	mov	r3, r0
 800106c:	e76a      	b.n	8000f44 <d_expression_1+0x88>
 800106e:	4620      	mov	r0, r4
 8001070:	f000 fb4e 	bl	8001710 <d_type>
 8001074:	4603      	mov	r3, r0
 8001076:	e765      	b.n	8000f44 <d_expression_1+0x88>
 8001078:	462a      	mov	r2, r5
 800107a:	4620      	mov	r0, r4
 800107c:	2300      	movs	r3, #0
 800107e:	2135      	movs	r1, #53	; 0x35
 8001080:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001084:	f7ff b8c4 	b.w	8000210 <d_make_comp>
 8001088:	4991      	ldr	r1, [pc, #580]	; (80012d0 <d_expression_1+0x414>)
 800108a:	4630      	mov	r0, r6
 800108c:	f005 fe80 	bl	8006d90 <strcmp>
 8001090:	2800      	cmp	r0, #0
 8001092:	f000 80d1 	beq.w	8001238 <d_expression_1+0x37c>
 8001096:	7833      	ldrb	r3, [r6, #0]
 8001098:	2b66      	cmp	r3, #102	; 0x66
 800109a:	f000 80f6 	beq.w	800128a <d_expression_1+0x3ce>
 800109e:	2b6e      	cmp	r3, #110	; 0x6e
 80010a0:	f47f af74 	bne.w	8000f8c <d_expression_1+0xd0>
 80010a4:	7873      	ldrb	r3, [r6, #1]
 80010a6:	2b77      	cmp	r3, #119	; 0x77
 80010a8:	d002      	beq.n	80010b0 <d_expression_1+0x1f4>
 80010aa:	2b61      	cmp	r3, #97	; 0x61
 80010ac:	f47f af6e 	bne.w	8000f8c <d_expression_1+0xd0>
 80010b0:	215f      	movs	r1, #95	; 0x5f
 80010b2:	4620      	mov	r0, r4
 80010b4:	f7ff fc94 	bl	80009e0 <d_exprlist>
 80010b8:	4606      	mov	r6, r0
 80010ba:	4620      	mov	r0, r4
 80010bc:	f000 fb28 	bl	8001710 <d_type>
 80010c0:	68e3      	ldr	r3, [r4, #12]
 80010c2:	7819      	ldrb	r1, [r3, #0]
 80010c4:	2945      	cmp	r1, #69	; 0x45
 80010c6:	4607      	mov	r7, r0
 80010c8:	f000 80aa 	beq.w	8001220 <d_expression_1+0x364>
 80010cc:	2970      	cmp	r1, #112	; 0x70
 80010ce:	f000 80d0 	beq.w	8001272 <d_expression_1+0x3b6>
 80010d2:	2969      	cmp	r1, #105	; 0x69
 80010d4:	f47f af5a 	bne.w	8000f8c <d_expression_1+0xd0>
 80010d8:	785b      	ldrb	r3, [r3, #1]
 80010da:	2b6c      	cmp	r3, #108	; 0x6c
 80010dc:	f47f af56 	bne.w	8000f8c <d_expression_1+0xd0>
 80010e0:	4620      	mov	r0, r4
 80010e2:	f7ff feeb 	bl	8000ebc <d_expression_1>
 80010e6:	4603      	mov	r3, r0
 80010e8:	463a      	mov	r2, r7
 80010ea:	213b      	movs	r1, #59	; 0x3b
 80010ec:	4620      	mov	r0, r4
 80010ee:	f7ff f88f 	bl	8000210 <d_make_comp>
 80010f2:	4632      	mov	r2, r6
 80010f4:	4603      	mov	r3, r0
 80010f6:	213a      	movs	r1, #58	; 0x3a
 80010f8:	4620      	mov	r0, r4
 80010fa:	f7ff f889 	bl	8000210 <d_make_comp>
 80010fe:	462a      	mov	r2, r5
 8001100:	4603      	mov	r3, r0
 8001102:	2139      	movs	r1, #57	; 0x39
 8001104:	4620      	mov	r0, r4
 8001106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800110a:	f7ff b881 	b.w	8000210 <d_make_comp>
 800110e:	2e00      	cmp	r6, #0
 8001110:	f43f af3c 	beq.w	8000f8c <d_expression_1+0xd0>
 8001114:	68ab      	ldr	r3, [r5, #8]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	785a      	ldrb	r2, [r3, #1]
 800111a:	2a63      	cmp	r2, #99	; 0x63
 800111c:	d068      	beq.n	80011f0 <d_expression_1+0x334>
 800111e:	7833      	ldrb	r3, [r6, #0]
 8001120:	2b66      	cmp	r3, #102	; 0x66
 8001122:	d178      	bne.n	8001216 <d_expression_1+0x35a>
 8001124:	4620      	mov	r0, r4
 8001126:	f000 feed 	bl	8001f04 <d_operator_name>
 800112a:	4607      	mov	r7, r0
 800112c:	4969      	ldr	r1, [pc, #420]	; (80012d4 <d_expression_1+0x418>)
 800112e:	4630      	mov	r0, r6
 8001130:	f005 fe2e 	bl	8006d90 <strcmp>
 8001134:	2800      	cmp	r0, #0
 8001136:	d068      	beq.n	800120a <d_expression_1+0x34e>
 8001138:	4967      	ldr	r1, [pc, #412]	; (80012d8 <d_expression_1+0x41c>)
 800113a:	4630      	mov	r0, r6
 800113c:	f005 fe28 	bl	8006d90 <strcmp>
 8001140:	b130      	cbz	r0, 8001150 <d_expression_1+0x294>
 8001142:	4630      	mov	r0, r6
 8001144:	4965      	ldr	r1, [pc, #404]	; (80012dc <d_expression_1+0x420>)
 8001146:	f005 fe23 	bl	8006d90 <strcmp>
 800114a:	2800      	cmp	r0, #0
 800114c:	f040 80a1 	bne.w	8001292 <d_expression_1+0x3d6>
 8001150:	4620      	mov	r0, r4
 8001152:	f001 f883 	bl	800225c <d_unqualified_name>
 8001156:	68e3      	ldr	r3, [r4, #12]
 8001158:	781a      	ldrb	r2, [r3, #0]
 800115a:	2a49      	cmp	r2, #73	; 0x49
 800115c:	4606      	mov	r6, r0
 800115e:	d07b      	beq.n	8001258 <d_expression_1+0x39c>
 8001160:	4633      	mov	r3, r6
 8001162:	463a      	mov	r2, r7
 8001164:	2138      	movs	r1, #56	; 0x38
 8001166:	4620      	mov	r0, r4
 8001168:	f7ff f852 	bl	8000210 <d_make_comp>
 800116c:	462a      	mov	r2, r5
 800116e:	4603      	mov	r3, r0
 8001170:	2137      	movs	r1, #55	; 0x37
 8001172:	4620      	mov	r0, r4
 8001174:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001178:	f7ff b84a 	b.w	8000210 <d_make_comp>
 800117c:	6883      	ldr	r3, [r0, #8]
 800117e:	2b03      	cmp	r3, #3
 8001180:	f63f af04 	bhi.w	8000f8c <d_expression_1+0xd0>
 8001184:	a201      	add	r2, pc, #4	; (adr r2, 800118c <d_expression_1+0x2d0>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	08001079 	.word	0x08001079
 8001190:	08000f3d 	.word	0x08000f3d
 8001194:	08000f8d 	.word	0x08000f8d
 8001198:	08000f8d 	.word	0x08000f8d
 800119c:	7872      	ldrb	r2, [r6, #1]
 800119e:	429a      	cmp	r2, r3
 80011a0:	f47f af4f 	bne.w	8001042 <d_expression_1+0x186>
 80011a4:	68e3      	ldr	r3, [r4, #12]
 80011a6:	781a      	ldrb	r2, [r3, #0]
 80011a8:	2a5f      	cmp	r2, #95	; 0x5f
 80011aa:	f47f af4b 	bne.w	8001044 <d_expression_1+0x188>
 80011ae:	3301      	adds	r3, #1
 80011b0:	60e3      	str	r3, [r4, #12]
 80011b2:	e746      	b.n	8001042 <d_expression_1+0x186>
 80011b4:	4620      	mov	r0, r4
 80011b6:	f7ff fe81 	bl	8000ebc <d_expression_1>
 80011ba:	4603      	mov	r3, r0
 80011bc:	e74d      	b.n	800105a <d_expression_1+0x19e>
 80011be:	3301      	adds	r3, #1
 80011c0:	60e3      	str	r3, [r4, #12]
 80011c2:	4620      	mov	r0, r4
 80011c4:	f000 f88c 	bl	80012e0 <d_template_args_1>
 80011c8:	4632      	mov	r2, r6
 80011ca:	4603      	mov	r3, r0
 80011cc:	2104      	movs	r1, #4
 80011ce:	4620      	mov	r0, r4
 80011d0:	f7ff f81e 	bl	8000210 <d_make_comp>
 80011d4:	4603      	mov	r3, r0
 80011d6:	e71a      	b.n	800100e <d_expression_1+0x152>
 80011d8:	3102      	adds	r1, #2
 80011da:	60e1      	str	r1, [r4, #12]
 80011dc:	f7ff fe6e 	bl	8000ebc <d_expression_1>
 80011e0:	2300      	movs	r3, #0
 80011e2:	4602      	mov	r2, r0
 80011e4:	214a      	movs	r1, #74	; 0x4a
 80011e6:	4620      	mov	r0, r4
 80011e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011ec:	f7ff b810 	b.w	8000210 <d_make_comp>
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80011f6:	2a01      	cmp	r2, #1
 80011f8:	d902      	bls.n	8001200 <d_expression_1+0x344>
 80011fa:	3b72      	subs	r3, #114	; 0x72
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d88e      	bhi.n	800111e <d_expression_1+0x262>
 8001200:	4620      	mov	r0, r4
 8001202:	f000 fa85 	bl	8001710 <d_type>
 8001206:	4607      	mov	r7, r0
 8001208:	e790      	b.n	800112c <d_expression_1+0x270>
 800120a:	2145      	movs	r1, #69	; 0x45
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff fbe7 	bl	80009e0 <d_exprlist>
 8001212:	4606      	mov	r6, r0
 8001214:	e7a4      	b.n	8001160 <d_expression_1+0x2a4>
 8001216:	4620      	mov	r0, r4
 8001218:	f7ff fe50 	bl	8000ebc <d_expression_1>
 800121c:	4607      	mov	r7, r0
 800121e:	e785      	b.n	800112c <d_expression_1+0x270>
 8001220:	3301      	adds	r3, #1
 8001222:	60e3      	str	r3, [r4, #12]
 8001224:	2300      	movs	r3, #0
 8001226:	e75f      	b.n	80010e8 <d_expression_1+0x22c>
 8001228:	3301      	adds	r3, #1
 800122a:	60e3      	str	r3, [r4, #12]
 800122c:	2145      	movs	r1, #69	; 0x45
 800122e:	4620      	mov	r0, r4
 8001230:	f7ff fbd6 	bl	80009e0 <d_exprlist>
 8001234:	4603      	mov	r3, r0
 8001236:	e685      	b.n	8000f44 <d_expression_1+0x88>
 8001238:	4620      	mov	r0, r4
 800123a:	f7ff fe3f 	bl	8000ebc <d_expression_1>
 800123e:	4606      	mov	r6, r0
 8001240:	4620      	mov	r0, r4
 8001242:	f7ff fe3b 	bl	8000ebc <d_expression_1>
 8001246:	4607      	mov	r7, r0
 8001248:	4620      	mov	r0, r4
 800124a:	f7ff fe37 	bl	8000ebc <d_expression_1>
 800124e:	4603      	mov	r3, r0
 8001250:	2800      	cmp	r0, #0
 8001252:	f47f af49 	bne.w	80010e8 <d_expression_1+0x22c>
 8001256:	e699      	b.n	8000f8c <d_expression_1+0xd0>
 8001258:	3301      	adds	r3, #1
 800125a:	60e3      	str	r3, [r4, #12]
 800125c:	4620      	mov	r0, r4
 800125e:	f000 f83f 	bl	80012e0 <d_template_args_1>
 8001262:	4632      	mov	r2, r6
 8001264:	4603      	mov	r3, r0
 8001266:	2104      	movs	r1, #4
 8001268:	4620      	mov	r0, r4
 800126a:	f7fe ffd1 	bl	8000210 <d_make_comp>
 800126e:	4606      	mov	r6, r0
 8001270:	e776      	b.n	8001160 <d_expression_1+0x2a4>
 8001272:	785a      	ldrb	r2, [r3, #1]
 8001274:	2a69      	cmp	r2, #105	; 0x69
 8001276:	f47f ae89 	bne.w	8000f8c <d_expression_1+0xd0>
 800127a:	3302      	adds	r3, #2
 800127c:	60e3      	str	r3, [r4, #12]
 800127e:	2145      	movs	r1, #69	; 0x45
 8001280:	4620      	mov	r0, r4
 8001282:	f7ff fbad 	bl	80009e0 <d_exprlist>
 8001286:	4603      	mov	r3, r0
 8001288:	e72e      	b.n	80010e8 <d_expression_1+0x22c>
 800128a:	4620      	mov	r0, r4
 800128c:	f000 fe3a 	bl	8001f04 <d_operator_name>
 8001290:	e7d5      	b.n	800123e <d_expression_1+0x382>
 8001292:	4620      	mov	r0, r4
 8001294:	f7ff fe12 	bl	8000ebc <d_expression_1>
 8001298:	4606      	mov	r6, r0
 800129a:	e761      	b.n	8001160 <d_expression_1+0x2a4>
 800129c:	2b69      	cmp	r3, #105	; 0x69
 800129e:	f47f ae68 	bne.w	8000f72 <d_expression_1+0xb6>
 80012a2:	784b      	ldrb	r3, [r1, #1]
 80012a4:	2b6c      	cmp	r3, #108	; 0x6c
 80012a6:	f47f ae37 	bne.w	8000f18 <d_expression_1+0x5c>
 80012aa:	2500      	movs	r5, #0
 80012ac:	3102      	adds	r1, #2
 80012ae:	60e1      	str	r1, [r4, #12]
 80012b0:	4620      	mov	r0, r4
 80012b2:	2145      	movs	r1, #69	; 0x45
 80012b4:	f7ff fb94 	bl	80009e0 <d_exprlist>
 80012b8:	462a      	mov	r2, r5
 80012ba:	4603      	mov	r3, r0
 80012bc:	2130      	movs	r1, #48	; 0x30
 80012be:	4620      	mov	r0, r4
 80012c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012c4:	f7fe bfa4 	b.w	8000210 <d_make_comp>
 80012c8:	080b3d88 	.word	0x080b3d88
 80012cc:	080b386c 	.word	0x080b386c
 80012d0:	080b387c 	.word	0x080b387c
 80012d4:	080b3870 	.word	0x080b3870
 80012d8:	080b3874 	.word	0x080b3874
 80012dc:	080b3878 	.word	0x080b3878

080012e0 <d_template_args_1>:
 80012e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012e4:	68c2      	ldr	r2, [r0, #12]
 80012e6:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 80012e8:	7813      	ldrb	r3, [r2, #0]
 80012ea:	2b45      	cmp	r3, #69	; 0x45
 80012ec:	b082      	sub	sp, #8
 80012ee:	4604      	mov	r4, r0
 80012f0:	d04e      	beq.n	8001390 <d_template_args_1+0xb0>
 80012f2:	ad02      	add	r5, sp, #8
 80012f4:	2100      	movs	r1, #0
 80012f6:	f845 1d04 	str.w	r1, [r5, #-4]!
 80012fa:	2601      	movs	r6, #1
 80012fc:	3b49      	subs	r3, #73	; 0x49
 80012fe:	2b0f      	cmp	r3, #15
 8001300:	d83d      	bhi.n	800137e <d_template_args_1+0x9e>
 8001302:	e8df f003 	tbb	[pc, r3]
 8001306:	3737      	.short	0x3737
 8001308:	3c3c323c 	.word	0x3c3c323c
 800130c:	3c3c3c3c 	.word	0x3c3c3c3c
 8001310:	3c3c3c3c 	.word	0x3c3c3c3c
 8001314:	083c      	.short	0x083c
 8001316:	3201      	adds	r2, #1
 8001318:	f8d4 8034 	ldr.w	r8, [r4, #52]	; 0x34
 800131c:	60e2      	str	r2, [r4, #12]
 800131e:	6366      	str	r6, [r4, #52]	; 0x34
 8001320:	4620      	mov	r0, r4
 8001322:	f7ff fdcb 	bl	8000ebc <d_expression_1>
 8001326:	68e3      	ldr	r3, [r4, #12]
 8001328:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
 800132c:	781a      	ldrb	r2, [r3, #0]
 800132e:	2a45      	cmp	r2, #69	; 0x45
 8001330:	4684      	mov	ip, r0
 8001332:	f103 0301 	add.w	r3, r3, #1
 8001336:	d127      	bne.n	8001388 <d_template_args_1+0xa8>
 8001338:	60e3      	str	r3, [r4, #12]
 800133a:	2300      	movs	r3, #0
 800133c:	212f      	movs	r1, #47	; 0x2f
 800133e:	4662      	mov	r2, ip
 8001340:	4620      	mov	r0, r4
 8001342:	f1bc 0f00 	cmp.w	ip, #0
 8001346:	d01f      	beq.n	8001388 <d_template_args_1+0xa8>
 8001348:	f7fe ff62 	bl	8000210 <d_make_comp>
 800134c:	6028      	str	r0, [r5, #0]
 800134e:	f100 050c 	add.w	r5, r0, #12
 8001352:	b1c8      	cbz	r0, 8001388 <d_template_args_1+0xa8>
 8001354:	68e2      	ldr	r2, [r4, #12]
 8001356:	7813      	ldrb	r3, [r2, #0]
 8001358:	2b45      	cmp	r3, #69	; 0x45
 800135a:	d1cf      	bne.n	80012fc <d_template_args_1+0x1c>
 800135c:	9801      	ldr	r0, [sp, #4]
 800135e:	62e7      	str	r7, [r4, #44]	; 0x2c
 8001360:	3201      	adds	r2, #1
 8001362:	60e2      	str	r2, [r4, #12]
 8001364:	b002      	add	sp, #8
 8001366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800136a:	4620      	mov	r0, r4
 800136c:	f001 fbc0 	bl	8002af0 <d_expr_primary>
 8001370:	4684      	mov	ip, r0
 8001372:	e7e2      	b.n	800133a <d_template_args_1+0x5a>
 8001374:	4620      	mov	r0, r4
 8001376:	f000 f815 	bl	80013a4 <d_template_args>
 800137a:	4684      	mov	ip, r0
 800137c:	e7dd      	b.n	800133a <d_template_args_1+0x5a>
 800137e:	4620      	mov	r0, r4
 8001380:	f000 f9c6 	bl	8001710 <d_type>
 8001384:	4684      	mov	ip, r0
 8001386:	e7d8      	b.n	800133a <d_template_args_1+0x5a>
 8001388:	2000      	movs	r0, #0
 800138a:	b002      	add	sp, #8
 800138c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001390:	3201      	adds	r2, #1
 8001392:	2300      	movs	r3, #0
 8001394:	60c2      	str	r2, [r0, #12]
 8001396:	212f      	movs	r1, #47	; 0x2f
 8001398:	461a      	mov	r2, r3
 800139a:	b002      	add	sp, #8
 800139c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80013a0:	f7fe bf36 	b.w	8000210 <d_make_comp>

080013a4 <d_template_args>:
 80013a4:	68c3      	ldr	r3, [r0, #12]
 80013a6:	781a      	ldrb	r2, [r3, #0]
 80013a8:	3a49      	subs	r2, #73	; 0x49
 80013aa:	2a01      	cmp	r2, #1
 80013ac:	d802      	bhi.n	80013b4 <d_template_args+0x10>
 80013ae:	3301      	adds	r3, #1
 80013b0:	60c3      	str	r3, [r0, #12]
 80013b2:	e795      	b.n	80012e0 <d_template_args_1>
 80013b4:	2000      	movs	r0, #0
 80013b6:	4770      	bx	lr

080013b8 <d_name>:
 80013b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013bc:	68c2      	ldr	r2, [r0, #12]
 80013be:	7813      	ldrb	r3, [r2, #0]
 80013c0:	3b4e      	subs	r3, #78	; 0x4e
 80013c2:	b083      	sub	sp, #12
 80013c4:	4604      	mov	r4, r0
 80013c6:	2b0c      	cmp	r3, #12
 80013c8:	d846      	bhi.n	8001458 <d_name+0xa0>
 80013ca:	e8df f003 	tbb	[pc, r3]
 80013ce:	4567      	.short	0x4567
 80013d0:	0e454545 	.word	0x0e454545
 80013d4:	45450745 	.word	0x45450745
 80013d8:	4545      	.short	0x4545
 80013da:	a4          	.byte	0xa4
 80013db:	00          	.byte	0x00
 80013dc:	f000 ff3e 	bl	800225c <d_unqualified_name>
 80013e0:	4605      	mov	r5, r0
 80013e2:	4628      	mov	r0, r5
 80013e4:	b003      	add	sp, #12
 80013e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80013ea:	7853      	ldrb	r3, [r2, #1]
 80013ec:	2b74      	cmp	r3, #116	; 0x74
 80013ee:	f040 80d7 	bne.w	80015a0 <d_name+0x1e8>
 80013f2:	e9d0 3105 	ldrd	r3, r1, [r0, #20]
 80013f6:	3202      	adds	r2, #2
 80013f8:	428b      	cmp	r3, r1
 80013fa:	60c2      	str	r2, [r0, #12]
 80013fc:	f280 8127 	bge.w	800164e <d_name+0x296>
 8001400:	6901      	ldr	r1, [r0, #16]
 8001402:	48c0      	ldr	r0, [pc, #768]	; (8001704 <d_name+0x34c>)
 8001404:	011a      	lsls	r2, r3, #4
 8001406:	188d      	adds	r5, r1, r2
 8001408:	3301      	adds	r3, #1
 800140a:	6163      	str	r3, [r4, #20]
 800140c:	2300      	movs	r3, #0
 800140e:	606b      	str	r3, [r5, #4]
 8001410:	548b      	strb	r3, [r1, r2]
 8001412:	2303      	movs	r3, #3
 8001414:	e9c5 0302 	strd	r0, r3, [r5, #8]
 8001418:	4620      	mov	r0, r4
 800141a:	f000 ff1f 	bl	800225c <d_unqualified_name>
 800141e:	462a      	mov	r2, r5
 8001420:	4603      	mov	r3, r0
 8001422:	2101      	movs	r1, #1
 8001424:	4620      	mov	r0, r4
 8001426:	f7fe fef3 	bl	8000210 <d_make_comp>
 800142a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800142c:	68e2      	ldr	r2, [r4, #12]
 800142e:	3303      	adds	r3, #3
 8001430:	6323      	str	r3, [r4, #48]	; 0x30
 8001432:	7813      	ldrb	r3, [r2, #0]
 8001434:	2b49      	cmp	r3, #73	; 0x49
 8001436:	4605      	mov	r5, r0
 8001438:	d1d3      	bne.n	80013e2 <d_name+0x2a>
 800143a:	2800      	cmp	r0, #0
 800143c:	f000 80ba 	beq.w	80015b4 <d_name+0x1fc>
 8001440:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8001444:	4293      	cmp	r3, r2
 8001446:	f280 80b5 	bge.w	80015b4 <d_name+0x1fc>
 800144a:	69e1      	ldr	r1, [r4, #28]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8001452:	6222      	str	r2, [r4, #32]
 8001454:	4620      	mov	r0, r4
 8001456:	e014      	b.n	8001482 <d_name+0xca>
 8001458:	f000 ff00 	bl	800225c <d_unqualified_name>
 800145c:	68e3      	ldr	r3, [r4, #12]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b49      	cmp	r3, #73	; 0x49
 8001462:	4605      	mov	r5, r0
 8001464:	d1bd      	bne.n	80013e2 <d_name+0x2a>
 8001466:	2800      	cmp	r0, #0
 8001468:	f000 80a4 	beq.w	80015b4 <d_name+0x1fc>
 800146c:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8001470:	4293      	cmp	r3, r2
 8001472:	f280 809f 	bge.w	80015b4 <d_name+0x1fc>
 8001476:	69e1      	ldr	r1, [r4, #28]
 8001478:	1c5a      	adds	r2, r3, #1
 800147a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800147e:	4620      	mov	r0, r4
 8001480:	6222      	str	r2, [r4, #32]
 8001482:	f7ff ff8f 	bl	80013a4 <d_template_args>
 8001486:	462a      	mov	r2, r5
 8001488:	4603      	mov	r3, r0
 800148a:	2104      	movs	r1, #4
 800148c:	4620      	mov	r0, r4
 800148e:	f7fe febf 	bl	8000210 <d_make_comp>
 8001492:	4605      	mov	r5, r0
 8001494:	4628      	mov	r0, r5
 8001496:	b003      	add	sp, #12
 8001498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800149c:	3201      	adds	r2, #1
 800149e:	60c2      	str	r2, [r0, #12]
 80014a0:	a901      	add	r1, sp, #4
 80014a2:	2201      	movs	r2, #1
 80014a4:	f000 fde6 	bl	8002074 <d_cv_qualifiers>
 80014a8:	4680      	mov	r8, r0
 80014aa:	2800      	cmp	r0, #0
 80014ac:	f000 8082 	beq.w	80015b4 <d_name+0x1fc>
 80014b0:	2100      	movs	r1, #0
 80014b2:	4620      	mov	r0, r4
 80014b4:	f7fe fef4 	bl	80002a0 <d_ref_qualifier>
 80014b8:	68e2      	ldr	r2, [r4, #12]
 80014ba:	4e93      	ldr	r6, [pc, #588]	; (8001708 <d_name+0x350>)
 80014bc:	7815      	ldrb	r5, [r2, #0]
 80014be:	4681      	mov	r9, r0
 80014c0:	2700      	movs	r7, #0
 80014c2:	2d00      	cmp	r5, #0
 80014c4:	f000 80b3 	beq.w	800162e <d_name+0x276>
 80014c8:	2d44      	cmp	r5, #68	; 0x44
 80014ca:	f000 8096 	beq.w	80015fa <d_name+0x242>
 80014ce:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b1c      	cmp	r3, #28
 80014d6:	d96f      	bls.n	80015b8 <d_name+0x200>
 80014d8:	f1a5 0361 	sub.w	r3, r5, #97	; 0x61
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b19      	cmp	r3, #25
 80014e0:	d96e      	bls.n	80015c0 <d_name+0x208>
 80014e2:	2d55      	cmp	r5, #85	; 0x55
 80014e4:	f000 80a1 	beq.w	800162a <d_name+0x272>
 80014e8:	2d53      	cmp	r5, #83	; 0x53
 80014ea:	f000 80b2 	beq.w	8001652 <d_name+0x29a>
 80014ee:	2d49      	cmp	r5, #73	; 0x49
 80014f0:	f000 80a4 	beq.w	800163c <d_name+0x284>
 80014f4:	2d54      	cmp	r5, #84	; 0x54
 80014f6:	f000 80e6 	beq.w	80016c6 <d_name+0x30e>
 80014fa:	2d45      	cmp	r5, #69	; 0x45
 80014fc:	f000 80e9 	beq.w	80016d2 <d_name+0x31a>
 8001500:	2d4d      	cmp	r5, #77	; 0x4d
 8001502:	f040 8094 	bne.w	800162e <d_name+0x276>
 8001506:	2f00      	cmp	r7, #0
 8001508:	f000 8091 	beq.w	800162e <d_name+0x276>
 800150c:	1c53      	adds	r3, r2, #1
 800150e:	60e3      	str	r3, [r4, #12]
 8001510:	7855      	ldrb	r5, [r2, #1]
 8001512:	461a      	mov	r2, r3
 8001514:	e7d5      	b.n	80014c2 <d_name+0x10a>
 8001516:	3201      	adds	r2, #1
 8001518:	60c2      	str	r2, [r0, #12]
 800151a:	2100      	movs	r1, #0
 800151c:	f001 f83a 	bl	8002594 <d_encoding>
 8001520:	68e3      	ldr	r3, [r4, #12]
 8001522:	781a      	ldrb	r2, [r3, #0]
 8001524:	2a45      	cmp	r2, #69	; 0x45
 8001526:	4606      	mov	r6, r0
 8001528:	d144      	bne.n	80015b4 <d_name+0x1fc>
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	60e2      	str	r2, [r4, #12]
 800152e:	785a      	ldrb	r2, [r3, #1]
 8001530:	2a73      	cmp	r2, #115	; 0x73
 8001532:	f000 80b0 	beq.w	8001696 <d_name+0x2de>
 8001536:	2a64      	cmp	r2, #100	; 0x64
 8001538:	f000 8095 	beq.w	8001666 <d_name+0x2ae>
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff ff3b 	bl	80013b8 <d_name>
 8001542:	4605      	mov	r5, r0
 8001544:	b308      	cbz	r0, 800158a <d_name+0x1d2>
 8001546:	7803      	ldrb	r3, [r0, #0]
 8001548:	2b45      	cmp	r3, #69	; 0x45
 800154a:	d01e      	beq.n	800158a <d_name+0x1d2>
 800154c:	2b47      	cmp	r3, #71	; 0x47
 800154e:	d01c      	beq.n	800158a <d_name+0x1d2>
 8001550:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff f903 	bl	8000760 <d_discriminator>
 800155a:	b358      	cbz	r0, 80015b4 <d_name+0x1fc>
 800155c:	1c7b      	adds	r3, r7, #1
 800155e:	d014      	beq.n	800158a <d_name+0x1d2>
 8001560:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001564:	4293      	cmp	r3, r2
 8001566:	f280 8094 	bge.w	8001692 <d_name+0x2da>
 800156a:	6920      	ldr	r0, [r4, #16]
 800156c:	0119      	lsls	r1, r3, #4
 800156e:	1842      	adds	r2, r0, r1
 8001570:	3301      	adds	r3, #1
 8001572:	f04f 0e00 	mov.w	lr, #0
 8001576:	f04f 0c46 	mov.w	ip, #70	; 0x46
 800157a:	f8c2 e004 	str.w	lr, [r2, #4]
 800157e:	6163      	str	r3, [r4, #20]
 8001580:	f800 c001 	strb.w	ip, [r0, r1]
 8001584:	e9c2 5702 	strd	r5, r7, [r2, #8]
 8001588:	4615      	mov	r5, r2
 800158a:	462b      	mov	r3, r5
 800158c:	4632      	mov	r2, r6
 800158e:	4620      	mov	r0, r4
 8001590:	2102      	movs	r1, #2
 8001592:	f7fe fe3d 	bl	8000210 <d_make_comp>
 8001596:	4605      	mov	r5, r0
 8001598:	4628      	mov	r0, r5
 800159a:	b003      	add	sp, #12
 800159c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015a0:	2100      	movs	r1, #0
 80015a2:	f7ff f825 	bl	80005f0 <d_substitution>
 80015a6:	68e3      	ldr	r3, [r4, #12]
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b49      	cmp	r3, #73	; 0x49
 80015ac:	4605      	mov	r5, r0
 80015ae:	f47f af18 	bne.w	80013e2 <d_name+0x2a>
 80015b2:	e74f      	b.n	8001454 <d_name+0x9c>
 80015b4:	2500      	movs	r5, #0
 80015b6:	e714      	b.n	80013e2 <d_name+0x2a>
 80015b8:	fa26 f303 	lsr.w	r3, r6, r3
 80015bc:	07d9      	lsls	r1, r3, #31
 80015be:	d58b      	bpl.n	80014d8 <d_name+0x120>
 80015c0:	4620      	mov	r0, r4
 80015c2:	f000 fe4b 	bl	800225c <d_unqualified_name>
 80015c6:	b35f      	cbz	r7, 8001620 <d_name+0x268>
 80015c8:	2101      	movs	r1, #1
 80015ca:	4603      	mov	r3, r0
 80015cc:	463a      	mov	r2, r7
 80015ce:	4620      	mov	r0, r4
 80015d0:	f7fe fe1e 	bl	8000210 <d_make_comp>
 80015d4:	4607      	mov	r7, r0
 80015d6:	68e2      	ldr	r2, [r4, #12]
 80015d8:	2d53      	cmp	r5, #83	; 0x53
 80015da:	7813      	ldrb	r3, [r2, #0]
 80015dc:	d01e      	beq.n	800161c <d_name+0x264>
 80015de:	2b45      	cmp	r3, #69	; 0x45
 80015e0:	d01a      	beq.n	8001618 <d_name+0x260>
 80015e2:	b327      	cbz	r7, 800162e <d_name+0x276>
 80015e4:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 80015e8:	428b      	cmp	r3, r1
 80015ea:	da20      	bge.n	800162e <d_name+0x276>
 80015ec:	69e1      	ldr	r1, [r4, #28]
 80015ee:	f841 7023 	str.w	r7, [r1, r3, lsl #2]
 80015f2:	3301      	adds	r3, #1
 80015f4:	6223      	str	r3, [r4, #32]
 80015f6:	7815      	ldrb	r5, [r2, #0]
 80015f8:	e763      	b.n	80014c2 <d_name+0x10a>
 80015fa:	7853      	ldrb	r3, [r2, #1]
 80015fc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001600:	2b54      	cmp	r3, #84	; 0x54
 8001602:	4620      	mov	r0, r4
 8001604:	d00e      	beq.n	8001624 <d_name+0x26c>
 8001606:	f000 fe29 	bl	800225c <d_unqualified_name>
 800160a:	2f00      	cmp	r7, #0
 800160c:	d1dc      	bne.n	80015c8 <d_name+0x210>
 800160e:	68e2      	ldr	r2, [r4, #12]
 8001610:	7813      	ldrb	r3, [r2, #0]
 8001612:	2b45      	cmp	r3, #69	; 0x45
 8001614:	4607      	mov	r7, r0
 8001616:	d1e4      	bne.n	80015e2 <d_name+0x22a>
 8001618:	461d      	mov	r5, r3
 800161a:	e758      	b.n	80014ce <d_name+0x116>
 800161c:	461d      	mov	r5, r3
 800161e:	e750      	b.n	80014c2 <d_name+0x10a>
 8001620:	4607      	mov	r7, r0
 8001622:	e7d8      	b.n	80015d6 <d_name+0x21e>
 8001624:	f000 f874 	bl	8001710 <d_type>
 8001628:	e7ef      	b.n	800160a <d_name+0x252>
 800162a:	4620      	mov	r0, r4
 800162c:	e7eb      	b.n	8001606 <d_name+0x24e>
 800162e:	2500      	movs	r5, #0
 8001630:	4628      	mov	r0, r5
 8001632:	f8c8 5000 	str.w	r5, [r8]
 8001636:	b003      	add	sp, #12
 8001638:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800163c:	2f00      	cmp	r7, #0
 800163e:	d0f6      	beq.n	800162e <d_name+0x276>
 8001640:	3201      	adds	r2, #1
 8001642:	60e2      	str	r2, [r4, #12]
 8001644:	4620      	mov	r0, r4
 8001646:	f7ff fe4b 	bl	80012e0 <d_template_args_1>
 800164a:	2104      	movs	r1, #4
 800164c:	e7bd      	b.n	80015ca <d_name+0x212>
 800164e:	2500      	movs	r5, #0
 8001650:	e6e2      	b.n	8001418 <d_name+0x60>
 8001652:	2101      	movs	r1, #1
 8001654:	4620      	mov	r0, r4
 8001656:	f7fe ffcb 	bl	80005f0 <d_substitution>
 800165a:	2f00      	cmp	r7, #0
 800165c:	d1b4      	bne.n	80015c8 <d_name+0x210>
 800165e:	68e2      	ldr	r2, [r4, #12]
 8001660:	4607      	mov	r7, r0
 8001662:	7815      	ldrb	r5, [r2, #0]
 8001664:	e72d      	b.n	80014c2 <d_name+0x10a>
 8001666:	3302      	adds	r3, #2
 8001668:	60e3      	str	r3, [r4, #12]
 800166a:	4620      	mov	r0, r4
 800166c:	f7fe ff0e 	bl	800048c <d_compact_number>
 8001670:	1e07      	subs	r7, r0, #0
 8001672:	db9f      	blt.n	80015b4 <d_name+0x1fc>
 8001674:	4620      	mov	r0, r4
 8001676:	f7ff fe9f 	bl	80013b8 <d_name>
 800167a:	4605      	mov	r5, r0
 800167c:	2800      	cmp	r0, #0
 800167e:	f43f af6f 	beq.w	8001560 <d_name+0x1a8>
 8001682:	7803      	ldrb	r3, [r0, #0]
 8001684:	2b45      	cmp	r3, #69	; 0x45
 8001686:	f43f af69 	beq.w	800155c <d_name+0x1a4>
 800168a:	2b47      	cmp	r3, #71	; 0x47
 800168c:	f43f af66 	beq.w	800155c <d_name+0x1a4>
 8001690:	e760      	b.n	8001554 <d_name+0x19c>
 8001692:	2500      	movs	r5, #0
 8001694:	e779      	b.n	800158a <d_name+0x1d2>
 8001696:	3302      	adds	r3, #2
 8001698:	60e3      	str	r3, [r4, #12]
 800169a:	4620      	mov	r0, r4
 800169c:	f7ff f860 	bl	8000760 <d_discriminator>
 80016a0:	2800      	cmp	r0, #0
 80016a2:	d087      	beq.n	80015b4 <d_name+0x1fc>
 80016a4:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	da10      	bge.n	80016ce <d_name+0x316>
 80016ac:	6920      	ldr	r0, [r4, #16]
 80016ae:	4d17      	ldr	r5, [pc, #92]	; (800170c <d_name+0x354>)
 80016b0:	0111      	lsls	r1, r2, #4
 80016b2:	1843      	adds	r3, r0, r1
 80016b4:	3201      	adds	r2, #1
 80016b6:	6162      	str	r2, [r4, #20]
 80016b8:	2200      	movs	r2, #0
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	5442      	strb	r2, [r0, r1]
 80016be:	220e      	movs	r2, #14
 80016c0:	e9c3 5202 	strd	r5, r2, [r3, #8]
 80016c4:	e762      	b.n	800158c <d_name+0x1d4>
 80016c6:	4620      	mov	r0, r4
 80016c8:	f7fe fefa 	bl	80004c0 <d_template_param>
 80016cc:	e79d      	b.n	800160a <d_name+0x252>
 80016ce:	2300      	movs	r3, #0
 80016d0:	e75c      	b.n	800158c <d_name+0x1d4>
 80016d2:	f8c8 7000 	str.w	r7, [r8]
 80016d6:	2f00      	cmp	r7, #0
 80016d8:	f43f af6c 	beq.w	80015b4 <d_name+0x1fc>
 80016dc:	f1b9 0f00 	cmp.w	r9, #0
 80016e0:	d004      	beq.n	80016ec <d_name+0x334>
 80016e2:	9b01      	ldr	r3, [sp, #4]
 80016e4:	f8c9 3008 	str.w	r3, [r9, #8]
 80016e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80016ec:	7813      	ldrb	r3, [r2, #0]
 80016ee:	2b45      	cmp	r3, #69	; 0x45
 80016f0:	f47f af60 	bne.w	80015b4 <d_name+0x1fc>
 80016f4:	9d01      	ldr	r5, [sp, #4]
 80016f6:	3201      	adds	r2, #1
 80016f8:	4628      	mov	r0, r5
 80016fa:	60e2      	str	r2, [r4, #12]
 80016fc:	b003      	add	sp, #12
 80016fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001702:	bf00      	nop
 8001704:	080b3890 	.word	0x080b3890
 8001708:	100803ff 	.word	0x100803ff
 800170c:	080b3880 	.word	0x080b3880

08001710 <d_type>:
 8001710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001714:	68c2      	ldr	r2, [r0, #12]
 8001716:	7813      	ldrb	r3, [r2, #0]
 8001718:	2b72      	cmp	r3, #114	; 0x72
 800171a:	b083      	sub	sp, #12
 800171c:	4604      	mov	r4, r0
 800171e:	d05f      	beq.n	80017e0 <d_type+0xd0>
 8001720:	2b56      	cmp	r3, #86	; 0x56
 8001722:	d05d      	beq.n	80017e0 <d_type+0xd0>
 8001724:	2b4b      	cmp	r3, #75	; 0x4b
 8001726:	d05b      	beq.n	80017e0 <d_type+0xd0>
 8001728:	2b44      	cmp	r3, #68	; 0x44
 800172a:	d051      	beq.n	80017d0 <d_type+0xc0>
 800172c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8001730:	294a      	cmp	r1, #74	; 0x4a
 8001732:	f200 809e 	bhi.w	8001872 <d_type+0x162>
 8001736:	e8df f011 	tbh	[pc, r1, lsl #1]
 800173a:	0111      	.short	0x0111
 800173c:	01110111 	.word	0x01110111
 8001740:	01110111 	.word	0x01110111
 8001744:	01110111 	.word	0x01110111
 8001748:	01110111 	.word	0x01110111
 800174c:	009c0111 	.word	0x009c0111
 8001750:	009c009c 	.word	0x009c009c
 8001754:	009c009c 	.word	0x009c009c
 8001758:	009c009c 	.word	0x009c009c
 800175c:	009c021e 	.word	0x009c021e
 8001760:	009c013b 	.word	0x009c013b
 8001764:	0135009c 	.word	0x0135009c
 8001768:	009c0149 	.word	0x009c0149
 800176c:	009c009c 	.word	0x009c009c
 8001770:	009c009c 	.word	0x009c009c
 8001774:	01110206 	.word	0x01110206
 8001778:	01650157 	.word	0x01650157
 800177c:	0173009c 	.word	0x0173009c
 8001780:	01a50181 	.word	0x01a50181
 8001784:	009c01cc 	.word	0x009c01cc
 8001788:	009c009c 	.word	0x009c009c
 800178c:	0111009c 	.word	0x0111009c
 8001790:	009c009c 	.word	0x009c009c
 8001794:	009c009c 	.word	0x009c009c
 8001798:	009c009c 	.word	0x009c009c
 800179c:	01e401e4 	.word	0x01e401e4
 80017a0:	01e401e4 	.word	0x01e401e4
 80017a4:	01e401e4 	.word	0x01e401e4
 80017a8:	01e401e4 	.word	0x01e401e4
 80017ac:	01e401e4 	.word	0x01e401e4
 80017b0:	01e4009c 	.word	0x01e4009c
 80017b4:	01e401e4 	.word	0x01e401e4
 80017b8:	009c01e4 	.word	0x009c01e4
 80017bc:	009c009c 	.word	0x009c009c
 80017c0:	01e401e4 	.word	0x01e401e4
 80017c4:	01e40127 	.word	0x01e40127
 80017c8:	01e401e4 	.word	0x01e401e4
 80017cc:	01e401e4 	.word	0x01e401e4
 80017d0:	7853      	ldrb	r3, [r2, #1]
 80017d2:	f003 01df 	and.w	r1, r3, #223	; 0xdf
 80017d6:	294f      	cmp	r1, #79	; 0x4f
 80017d8:	d002      	beq.n	80017e0 <d_type+0xd0>
 80017da:	3b77      	subs	r3, #119	; 0x77
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d84d      	bhi.n	800187c <d_type+0x16c>
 80017e0:	2200      	movs	r2, #0
 80017e2:	a901      	add	r1, sp, #4
 80017e4:	4620      	mov	r0, r4
 80017e6:	f000 fc45 	bl	8002074 <d_cv_qualifiers>
 80017ea:	4605      	mov	r5, r0
 80017ec:	2800      	cmp	r0, #0
 80017ee:	d040      	beq.n	8001872 <d_type+0x162>
 80017f0:	68e3      	ldr	r3, [r4, #12]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b46      	cmp	r3, #70	; 0x46
 80017f6:	4620      	mov	r0, r4
 80017f8:	d119      	bne.n	800182e <d_type+0x11e>
 80017fa:	f000 fd0f 	bl	800221c <d_function_type>
 80017fe:	6028      	str	r0, [r5, #0]
 8001800:	2800      	cmp	r0, #0
 8001802:	d036      	beq.n	8001872 <d_type+0x162>
 8001804:	7803      	ldrb	r3, [r0, #0]
 8001806:	9a01      	ldr	r2, [sp, #4]
 8001808:	3b1f      	subs	r3, #31
 800180a:	2b01      	cmp	r3, #1
 800180c:	d913      	bls.n	8001836 <d_type+0x126>
 800180e:	2a00      	cmp	r2, #0
 8001810:	d02f      	beq.n	8001872 <d_type+0x162>
 8001812:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 8001816:	428b      	cmp	r3, r1
 8001818:	da2b      	bge.n	8001872 <d_type+0x162>
 800181a:	69e0      	ldr	r0, [r4, #28]
 800181c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8001820:	1c59      	adds	r1, r3, #1
 8001822:	9d01      	ldr	r5, [sp, #4]
 8001824:	6221      	str	r1, [r4, #32]
 8001826:	4628      	mov	r0, r5
 8001828:	b003      	add	sp, #12
 800182a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800182e:	f7ff ff6f 	bl	8001710 <d_type>
 8001832:	6028      	str	r0, [r5, #0]
 8001834:	e7e4      	b.n	8001800 <d_type+0xf0>
 8001836:	6883      	ldr	r3, [r0, #8]
 8001838:	6082      	str	r2, [r0, #8]
 800183a:	682a      	ldr	r2, [r5, #0]
 800183c:	9201      	str	r2, [sp, #4]
 800183e:	602b      	str	r3, [r5, #0]
 8001840:	9a01      	ldr	r2, [sp, #4]
 8001842:	e7e4      	b.n	800180e <d_type+0xfe>
 8001844:	2301      	movs	r3, #1
 8001846:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8001848:	6343      	str	r3, [r0, #52]	; 0x34
 800184a:	f7ff fb37 	bl	8000ebc <d_expression_1>
 800184e:	6365      	str	r5, [r4, #52]	; 0x34
 8001850:	4602      	mov	r2, r0
 8001852:	2300      	movs	r3, #0
 8001854:	2142      	movs	r1, #66	; 0x42
 8001856:	4620      	mov	r0, r4
 8001858:	f7fe fcda 	bl	8000210 <d_make_comp>
 800185c:	4605      	mov	r5, r0
 800185e:	9001      	str	r0, [sp, #4]
 8001860:	b138      	cbz	r0, 8001872 <d_type+0x162>
 8001862:	68e3      	ldr	r3, [r4, #12]
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	b122      	cbz	r2, 8001872 <d_type+0x162>
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	60e2      	str	r2, [r4, #12]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b45      	cmp	r3, #69	; 0x45
 8001870:	d07b      	beq.n	800196a <d_type+0x25a>
 8001872:	2500      	movs	r5, #0
 8001874:	4628      	mov	r0, r5
 8001876:	b003      	add	sp, #12
 8001878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800187c:	1c53      	adds	r3, r2, #1
 800187e:	60c3      	str	r3, [r0, #12]
 8001880:	7853      	ldrb	r3, [r2, #1]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f5      	beq.n	8001872 <d_type+0x162>
 8001886:	1c93      	adds	r3, r2, #2
 8001888:	60c3      	str	r3, [r0, #12]
 800188a:	7853      	ldrb	r3, [r2, #1]
 800188c:	3b46      	subs	r3, #70	; 0x46
 800188e:	2b30      	cmp	r3, #48	; 0x30
 8001890:	d8ef      	bhi.n	8001872 <d_type+0x162>
 8001892:	a101      	add	r1, pc, #4	; (adr r1, 8001898 <d_type+0x188>)
 8001894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001898:	08001d55 	.word	0x08001d55
 800189c:	08001873 	.word	0x08001873
 80018a0:	08001873 	.word	0x08001873
 80018a4:	08001873 	.word	0x08001873
 80018a8:	08001873 	.word	0x08001873
 80018ac:	08001873 	.word	0x08001873
 80018b0:	08001873 	.word	0x08001873
 80018b4:	08001873 	.word	0x08001873
 80018b8:	08001873 	.word	0x08001873
 80018bc:	08001873 	.word	0x08001873
 80018c0:	08001873 	.word	0x08001873
 80018c4:	08001873 	.word	0x08001873
 80018c8:	08001873 	.word	0x08001873
 80018cc:	08001873 	.word	0x08001873
 80018d0:	08001845 	.word	0x08001845
 80018d4:	08001873 	.word	0x08001873
 80018d8:	08001873 	.word	0x08001873
 80018dc:	08001873 	.word	0x08001873
 80018e0:	08001873 	.word	0x08001873
 80018e4:	08001873 	.word	0x08001873
 80018e8:	08001873 	.word	0x08001873
 80018ec:	08001873 	.word	0x08001873
 80018f0:	08001873 	.word	0x08001873
 80018f4:	08001873 	.word	0x08001873
 80018f8:	08001873 	.word	0x08001873
 80018fc:	08001873 	.word	0x08001873
 8001900:	08001873 	.word	0x08001873
 8001904:	08001d31 	.word	0x08001d31
 8001908:	08001873 	.word	0x08001873
 800190c:	08001d0d 	.word	0x08001d0d
 8001910:	08001ce5 	.word	0x08001ce5
 8001914:	08001cbd 	.word	0x08001cbd
 8001918:	08001c95 	.word	0x08001c95
 800191c:	08001873 	.word	0x08001873
 8001920:	08001c6d 	.word	0x08001c6d
 8001924:	08001e09 	.word	0x08001e09
 8001928:	08001873 	.word	0x08001873
 800192c:	08001873 	.word	0x08001873
 8001930:	08001873 	.word	0x08001873
 8001934:	08001873 	.word	0x08001873
 8001938:	08001dbd 	.word	0x08001dbd
 800193c:	08001873 	.word	0x08001873
 8001940:	08001c57 	.word	0x08001c57
 8001944:	08001873 	.word	0x08001873
 8001948:	08001873 	.word	0x08001873
 800194c:	08001c2f 	.word	0x08001c2f
 8001950:	08001845 	.word	0x08001845
 8001954:	08001873 	.word	0x08001873
 8001958:	08001bf5 	.word	0x08001bf5
 800195c:	4620      	mov	r0, r4
 800195e:	f7ff fd2b 	bl	80013b8 <d_name>
 8001962:	4605      	mov	r5, r0
 8001964:	9001      	str	r0, [sp, #4]
 8001966:	2d00      	cmp	r5, #0
 8001968:	d083      	beq.n	8001872 <d_type+0x162>
 800196a:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 800196e:	4293      	cmp	r3, r2
 8001970:	f6bf af7f 	bge.w	8001872 <d_type+0x162>
 8001974:	69e1      	ldr	r1, [r4, #28]
 8001976:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800197a:	9d01      	ldr	r5, [sp, #4]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	4628      	mov	r0, r5
 8001980:	6222      	str	r2, [r4, #32]
 8001982:	b003      	add	sp, #12
 8001984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001988:	3201      	adds	r2, #1
 800198a:	60e2      	str	r2, [r4, #12]
 800198c:	4620      	mov	r0, r4
 800198e:	f7fe fdb9 	bl	8000504 <d_source_name>
 8001992:	2300      	movs	r3, #0
 8001994:	4602      	mov	r2, r0
 8001996:	2128      	movs	r1, #40	; 0x28
 8001998:	4620      	mov	r0, r4
 800199a:	f7fe fc39 	bl	8000210 <d_make_comp>
 800199e:	4605      	mov	r5, r0
 80019a0:	9001      	str	r0, [sp, #4]
 80019a2:	e7e0      	b.n	8001966 <d_type+0x256>
 80019a4:	4620      	mov	r0, r4
 80019a6:	f000 fc39 	bl	800221c <d_function_type>
 80019aa:	4605      	mov	r5, r0
 80019ac:	9001      	str	r0, [sp, #4]
 80019ae:	e7da      	b.n	8001966 <d_type+0x256>
 80019b0:	3201      	adds	r2, #1
 80019b2:	60e2      	str	r2, [r4, #12]
 80019b4:	4620      	mov	r0, r4
 80019b6:	f7ff feab 	bl	8001710 <d_type>
 80019ba:	2300      	movs	r3, #0
 80019bc:	4602      	mov	r2, r0
 80019be:	2125      	movs	r1, #37	; 0x25
 80019c0:	4620      	mov	r0, r4
 80019c2:	f7fe fc25 	bl	8000210 <d_make_comp>
 80019c6:	4605      	mov	r5, r0
 80019c8:	9001      	str	r0, [sp, #4]
 80019ca:	e7cc      	b.n	8001966 <d_type+0x256>
 80019cc:	3201      	adds	r2, #1
 80019ce:	60e2      	str	r2, [r4, #12]
 80019d0:	4620      	mov	r0, r4
 80019d2:	f7ff fe9d 	bl	8001710 <d_type>
 80019d6:	2300      	movs	r3, #0
 80019d8:	4602      	mov	r2, r0
 80019da:	2126      	movs	r1, #38	; 0x26
 80019dc:	4620      	mov	r0, r4
 80019de:	f7fe fc17 	bl	8000210 <d_make_comp>
 80019e2:	4605      	mov	r5, r0
 80019e4:	9001      	str	r0, [sp, #4]
 80019e6:	e7be      	b.n	8001966 <d_type+0x256>
 80019e8:	3201      	adds	r2, #1
 80019ea:	60e2      	str	r2, [r4, #12]
 80019ec:	4620      	mov	r0, r4
 80019ee:	f7ff fe8f 	bl	8001710 <d_type>
 80019f2:	2300      	movs	r3, #0
 80019f4:	4602      	mov	r2, r0
 80019f6:	2124      	movs	r1, #36	; 0x24
 80019f8:	4620      	mov	r0, r4
 80019fa:	f7fe fc09 	bl	8000210 <d_make_comp>
 80019fe:	4605      	mov	r5, r0
 8001a00:	9001      	str	r0, [sp, #4]
 8001a02:	e7b0      	b.n	8001966 <d_type+0x256>
 8001a04:	3201      	adds	r2, #1
 8001a06:	60e2      	str	r2, [r4, #12]
 8001a08:	4620      	mov	r0, r4
 8001a0a:	f7ff fe81 	bl	8001710 <d_type>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	4602      	mov	r2, r0
 8001a12:	2122      	movs	r1, #34	; 0x22
 8001a14:	4620      	mov	r0, r4
 8001a16:	f7fe fbfb 	bl	8000210 <d_make_comp>
 8001a1a:	4605      	mov	r5, r0
 8001a1c:	9001      	str	r0, [sp, #4]
 8001a1e:	e7a2      	b.n	8001966 <d_type+0x256>
 8001a20:	3201      	adds	r2, #1
 8001a22:	60e2      	str	r2, [r4, #12]
 8001a24:	4620      	mov	r0, r4
 8001a26:	f7ff fe73 	bl	8001710 <d_type>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	2123      	movs	r1, #35	; 0x23
 8001a30:	4620      	mov	r0, r4
 8001a32:	f7fe fbed 	bl	8000210 <d_make_comp>
 8001a36:	4605      	mov	r5, r0
 8001a38:	9001      	str	r0, [sp, #4]
 8001a3a:	e794      	b.n	8001966 <d_type+0x256>
 8001a3c:	7853      	ldrb	r3, [r2, #1]
 8001a3e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001a42:	2a09      	cmp	r2, #9
 8001a44:	d905      	bls.n	8001a52 <d_type+0x342>
 8001a46:	2b5f      	cmp	r3, #95	; 0x5f
 8001a48:	d003      	beq.n	8001a52 <d_type+0x342>
 8001a4a:	3b41      	subs	r3, #65	; 0x41
 8001a4c:	2b19      	cmp	r3, #25
 8001a4e:	f200 820f 	bhi.w	8001e70 <d_type+0x760>
 8001a52:	2100      	movs	r1, #0
 8001a54:	4620      	mov	r0, r4
 8001a56:	f7fe fdcb 	bl	80005f0 <d_substitution>
 8001a5a:	68e3      	ldr	r3, [r4, #12]
 8001a5c:	9001      	str	r0, [sp, #4]
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	2a49      	cmp	r2, #73	; 0x49
 8001a62:	4605      	mov	r5, r0
 8001a64:	f47f aedf 	bne.w	8001826 <d_type+0x116>
 8001a68:	3301      	adds	r3, #1
 8001a6a:	60e3      	str	r3, [r4, #12]
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	f7ff fc37 	bl	80012e0 <d_template_args_1>
 8001a72:	4603      	mov	r3, r0
 8001a74:	462a      	mov	r2, r5
 8001a76:	2104      	movs	r1, #4
 8001a78:	4620      	mov	r0, r4
 8001a7a:	f7fe fbc9 	bl	8000210 <d_make_comp>
 8001a7e:	4605      	mov	r5, r0
 8001a80:	9001      	str	r0, [sp, #4]
 8001a82:	e770      	b.n	8001966 <d_type+0x256>
 8001a84:	4620      	mov	r0, r4
 8001a86:	f7fe fd1b 	bl	80004c0 <d_template_param>
 8001a8a:	68e6      	ldr	r6, [r4, #12]
 8001a8c:	9001      	str	r0, [sp, #4]
 8001a8e:	7833      	ldrb	r3, [r6, #0]
 8001a90:	2b49      	cmp	r3, #73	; 0x49
 8001a92:	4605      	mov	r5, r0
 8001a94:	f47f af67 	bne.w	8001966 <d_type+0x256>
 8001a98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f040 81f5 	bne.w	8001e8a <d_type+0x77a>
 8001aa0:	2800      	cmp	r0, #0
 8001aa2:	f43f aee6 	beq.w	8001872 <d_type+0x162>
 8001aa6:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8001aaa:	428a      	cmp	r2, r1
 8001aac:	f6bf aee1 	bge.w	8001872 <d_type+0x162>
 8001ab0:	69e1      	ldr	r1, [r4, #28]
 8001ab2:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8001ab6:	3201      	adds	r2, #1
 8001ab8:	6222      	str	r2, [r4, #32]
 8001aba:	7831      	ldrb	r1, [r6, #0]
 8001abc:	9d01      	ldr	r5, [sp, #4]
 8001abe:	3949      	subs	r1, #73	; 0x49
 8001ac0:	2901      	cmp	r1, #1
 8001ac2:	d8d7      	bhi.n	8001a74 <d_type+0x364>
 8001ac4:	3601      	adds	r6, #1
 8001ac6:	60e6      	str	r6, [r4, #12]
 8001ac8:	4620      	mov	r0, r4
 8001aca:	f7ff fc09 	bl	80012e0 <d_template_args_1>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	e7d0      	b.n	8001a74 <d_type+0x364>
 8001ad2:	3201      	adds	r2, #1
 8001ad4:	60e2      	str	r2, [r4, #12]
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7fe fd14 	bl	8000504 <d_source_name>
 8001adc:	68e3      	ldr	r3, [r4, #12]
 8001ade:	9001      	str	r0, [sp, #4]
 8001ae0:	781a      	ldrb	r2, [r3, #0]
 8001ae2:	2a49      	cmp	r2, #73	; 0x49
 8001ae4:	4605      	mov	r5, r0
 8001ae6:	f000 81a8 	beq.w	8001e3a <d_type+0x72a>
 8001aea:	4620      	mov	r0, r4
 8001aec:	f7ff fe10 	bl	8001710 <d_type>
 8001af0:	9b01      	ldr	r3, [sp, #4]
 8001af2:	4602      	mov	r2, r0
 8001af4:	2121      	movs	r1, #33	; 0x21
 8001af6:	4620      	mov	r0, r4
 8001af8:	f7fe fb8a 	bl	8000210 <d_make_comp>
 8001afc:	4605      	mov	r5, r0
 8001afe:	9001      	str	r0, [sp, #4]
 8001b00:	e731      	b.n	8001966 <d_type+0x256>
 8001b02:	e9d4 1005 	ldrd	r1, r0, [r4, #20]
 8001b06:	3b61      	subs	r3, #97	; 0x61
 8001b08:	4db6      	ldr	r5, [pc, #728]	; (8001de4 <d_type+0x6d4>)
 8001b0a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001b0e:	4281      	cmp	r1, r0
 8001b10:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001b14:	f280 818b 	bge.w	8001e2e <d_type+0x71e>
 8001b18:	6858      	ldr	r0, [r3, #4]
 8001b1a:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8001b1c:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8001b20:	010f      	lsls	r7, r1, #4
 8001b22:	eb0c 0507 	add.w	r5, ip, r7
 8001b26:	4406      	add	r6, r0
 8001b28:	4630      	mov	r0, r6
 8001b2a:	3201      	adds	r2, #1
 8001b2c:	3101      	adds	r1, #1
 8001b2e:	f04f 0e00 	mov.w	lr, #0
 8001b32:	2627      	movs	r6, #39	; 0x27
 8001b34:	f8c5 e004 	str.w	lr, [r5, #4]
 8001b38:	6161      	str	r1, [r4, #20]
 8001b3a:	f80c 6007 	strb.w	r6, [ip, r7]
 8001b3e:	60ab      	str	r3, [r5, #8]
 8001b40:	60e2      	str	r2, [r4, #12]
 8001b42:	6320      	str	r0, [r4, #48]	; 0x30
 8001b44:	e66f      	b.n	8001826 <d_type+0x116>
 8001b46:	3201      	adds	r2, #1
 8001b48:	60e2      	str	r2, [r4, #12]
 8001b4a:	4620      	mov	r0, r4
 8001b4c:	f7ff fde0 	bl	8001710 <d_type>
 8001b50:	4605      	mov	r5, r0
 8001b52:	2800      	cmp	r0, #0
 8001b54:	f43f ae8d 	beq.w	8001872 <d_type+0x162>
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7ff fdd9 	bl	8001710 <d_type>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2800      	cmp	r0, #0
 8001b62:	f43f ae86 	beq.w	8001872 <d_type+0x162>
 8001b66:	462a      	mov	r2, r5
 8001b68:	212b      	movs	r1, #43	; 0x2b
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	f7fe fb50 	bl	8000210 <d_make_comp>
 8001b70:	4605      	mov	r5, r0
 8001b72:	9001      	str	r0, [sp, #4]
 8001b74:	e6f7      	b.n	8001966 <d_type+0x256>
 8001b76:	1c55      	adds	r5, r2, #1
 8001b78:	60e5      	str	r5, [r4, #12]
 8001b7a:	7853      	ldrb	r3, [r2, #1]
 8001b7c:	2b5f      	cmp	r3, #95	; 0x5f
 8001b7e:	f000 815a 	beq.w	8001e36 <d_type+0x726>
 8001b82:	3b30      	subs	r3, #48	; 0x30
 8001b84:	2b09      	cmp	r3, #9
 8001b86:	f200 8165 	bhi.w	8001e54 <d_type+0x744>
 8001b8a:	4628      	mov	r0, r5
 8001b8c:	e000      	b.n	8001b90 <d_type+0x480>
 8001b8e:	4608      	mov	r0, r1
 8001b90:	1c41      	adds	r1, r0, #1
 8001b92:	60e1      	str	r1, [r4, #12]
 8001b94:	7843      	ldrb	r3, [r0, #1]
 8001b96:	3b30      	subs	r3, #48	; 0x30
 8001b98:	2b09      	cmp	r3, #9
 8001b9a:	d9f8      	bls.n	8001b8e <d_type+0x47e>
 8001b9c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	eba1 0705 	sub.w	r7, r1, r5
 8001ba6:	f6bf ae64 	bge.w	8001872 <d_type+0x162>
 8001baa:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8001bae:	ea4f 1c03 	mov.w	ip, r3, lsl #4
 8001bb2:	eb0e 060c 	add.w	r6, lr, ip
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	2200      	movs	r2, #0
 8001bba:	6072      	str	r2, [r6, #4]
 8001bbc:	6163      	str	r3, [r4, #20]
 8001bbe:	2f00      	cmp	r7, #0
 8001bc0:	f43f ae57 	beq.w	8001872 <d_type+0x162>
 8001bc4:	6072      	str	r2, [r6, #4]
 8001bc6:	f80e 200c 	strb.w	r2, [lr, ip]
 8001bca:	e9c6 5702 	strd	r5, r7, [r6, #8]
 8001bce:	7843      	ldrb	r3, [r0, #1]
 8001bd0:	460d      	mov	r5, r1
 8001bd2:	2b5f      	cmp	r3, #95	; 0x5f
 8001bd4:	f47f ae4d 	bne.w	8001872 <d_type+0x162>
 8001bd8:	3501      	adds	r5, #1
 8001bda:	60e5      	str	r5, [r4, #12]
 8001bdc:	4620      	mov	r0, r4
 8001bde:	f7ff fd97 	bl	8001710 <d_type>
 8001be2:	4632      	mov	r2, r6
 8001be4:	4603      	mov	r3, r0
 8001be6:	212a      	movs	r1, #42	; 0x2a
 8001be8:	4620      	mov	r0, r4
 8001bea:	f7fe fb11 	bl	8000210 <d_make_comp>
 8001bee:	4605      	mov	r5, r0
 8001bf0:	9001      	str	r0, [sp, #4]
 8001bf2:	e6b8      	b.n	8001966 <d_type+0x256>
 8001bf4:	7893      	ldrb	r3, [r2, #2]
 8001bf6:	2b5f      	cmp	r3, #95	; 0x5f
 8001bf8:	f000 8178 	beq.w	8001eec <d_type+0x7dc>
 8001bfc:	f7fe fc2e 	bl	800045c <d_number_component>
 8001c00:	4605      	mov	r5, r0
 8001c02:	2d00      	cmp	r5, #0
 8001c04:	f43f ae35 	beq.w	8001872 <d_type+0x162>
 8001c08:	68e3      	ldr	r3, [r4, #12]
 8001c0a:	781a      	ldrb	r2, [r3, #0]
 8001c0c:	2a5f      	cmp	r2, #95	; 0x5f
 8001c0e:	f47f ae30 	bne.w	8001872 <d_type+0x162>
 8001c12:	3301      	adds	r3, #1
 8001c14:	60e3      	str	r3, [r4, #12]
 8001c16:	4620      	mov	r0, r4
 8001c18:	f7ff fd7a 	bl	8001710 <d_type>
 8001c1c:	462a      	mov	r2, r5
 8001c1e:	4603      	mov	r3, r0
 8001c20:	212d      	movs	r1, #45	; 0x2d
 8001c22:	4620      	mov	r0, r4
 8001c24:	f7fe faf4 	bl	8000210 <d_make_comp>
 8001c28:	4605      	mov	r5, r0
 8001c2a:	9001      	str	r0, [sp, #4]
 8001c2c:	e69b      	b.n	8001966 <d_type+0x256>
 8001c2e:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001c32:	4293      	cmp	r3, r2
 8001c34:	f280 80fb 	bge.w	8001e2e <d_type+0x71e>
 8001c38:	6900      	ldr	r0, [r0, #16]
 8001c3a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c3c:	0119      	lsls	r1, r3, #4
 8001c3e:	1845      	adds	r5, r0, r1
 8001c40:	3301      	adds	r3, #1
 8001c42:	2600      	movs	r6, #0
 8001c44:	606e      	str	r6, [r5, #4]
 8001c46:	3208      	adds	r2, #8
 8001c48:	6163      	str	r3, [r4, #20]
 8001c4a:	2627      	movs	r6, #39	; 0x27
 8001c4c:	4b66      	ldr	r3, [pc, #408]	; (8001de8 <d_type+0x6d8>)
 8001c4e:	5446      	strb	r6, [r0, r1]
 8001c50:	60ab      	str	r3, [r5, #8]
 8001c52:	6322      	str	r2, [r4, #48]	; 0x30
 8001c54:	e5e7      	b.n	8001826 <d_type+0x116>
 8001c56:	f7ff fd5b 	bl	8001710 <d_type>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	214a      	movs	r1, #74	; 0x4a
 8001c60:	4620      	mov	r0, r4
 8001c62:	f7fe fad5 	bl	8000210 <d_make_comp>
 8001c66:	4605      	mov	r5, r0
 8001c68:	9001      	str	r0, [sp, #4]
 8001c6a:	e67c      	b.n	8001966 <d_type+0x256>
 8001c6c:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001c70:	4293      	cmp	r3, r2
 8001c72:	f280 80dc 	bge.w	8001e2e <d_type+0x71e>
 8001c76:	6900      	ldr	r0, [r0, #16]
 8001c78:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c7a:	0119      	lsls	r1, r3, #4
 8001c7c:	1845      	adds	r5, r0, r1
 8001c7e:	3301      	adds	r3, #1
 8001c80:	2600      	movs	r6, #0
 8001c82:	606e      	str	r6, [r5, #4]
 8001c84:	3204      	adds	r2, #4
 8001c86:	6163      	str	r3, [r4, #20]
 8001c88:	2627      	movs	r6, #39	; 0x27
 8001c8a:	4b58      	ldr	r3, [pc, #352]	; (8001dec <d_type+0x6dc>)
 8001c8c:	5446      	strb	r6, [r0, r1]
 8001c8e:	60ab      	str	r3, [r5, #8]
 8001c90:	6322      	str	r2, [r4, #48]	; 0x30
 8001c92:	e5c8      	b.n	8001826 <d_type+0x116>
 8001c94:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	f280 80c8 	bge.w	8001e2e <d_type+0x71e>
 8001c9e:	6900      	ldr	r0, [r0, #16]
 8001ca0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ca2:	0119      	lsls	r1, r3, #4
 8001ca4:	1845      	adds	r5, r0, r1
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	2600      	movs	r6, #0
 8001caa:	606e      	str	r6, [r5, #4]
 8001cac:	3209      	adds	r2, #9
 8001cae:	6163      	str	r3, [r4, #20]
 8001cb0:	2627      	movs	r6, #39	; 0x27
 8001cb2:	4b4f      	ldr	r3, [pc, #316]	; (8001df0 <d_type+0x6e0>)
 8001cb4:	5446      	strb	r6, [r0, r1]
 8001cb6:	60ab      	str	r3, [r5, #8]
 8001cb8:	6322      	str	r2, [r4, #48]	; 0x30
 8001cba:	e5b4      	b.n	8001826 <d_type+0x116>
 8001cbc:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	f280 80b4 	bge.w	8001e2e <d_type+0x71e>
 8001cc6:	6900      	ldr	r0, [r0, #16]
 8001cc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001cca:	0119      	lsls	r1, r3, #4
 8001ccc:	1845      	adds	r5, r0, r1
 8001cce:	3301      	adds	r3, #1
 8001cd0:	2600      	movs	r6, #0
 8001cd2:	606e      	str	r6, [r5, #4]
 8001cd4:	320a      	adds	r2, #10
 8001cd6:	6163      	str	r3, [r4, #20]
 8001cd8:	2627      	movs	r6, #39	; 0x27
 8001cda:	4b46      	ldr	r3, [pc, #280]	; (8001df4 <d_type+0x6e4>)
 8001cdc:	5446      	strb	r6, [r0, r1]
 8001cde:	60ab      	str	r3, [r5, #8]
 8001ce0:	6322      	str	r2, [r4, #48]	; 0x30
 8001ce2:	e5a0      	b.n	8001826 <d_type+0x116>
 8001ce4:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	f280 80a0 	bge.w	8001e2e <d_type+0x71e>
 8001cee:	6900      	ldr	r0, [r0, #16]
 8001cf0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001cf2:	0119      	lsls	r1, r3, #4
 8001cf4:	1845      	adds	r5, r0, r1
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	2600      	movs	r6, #0
 8001cfa:	606e      	str	r6, [r5, #4]
 8001cfc:	3209      	adds	r2, #9
 8001cfe:	6163      	str	r3, [r4, #20]
 8001d00:	2627      	movs	r6, #39	; 0x27
 8001d02:	4b3d      	ldr	r3, [pc, #244]	; (8001df8 <d_type+0x6e8>)
 8001d04:	5446      	strb	r6, [r0, r1]
 8001d06:	60ab      	str	r3, [r5, #8]
 8001d08:	6322      	str	r2, [r4, #48]	; 0x30
 8001d0a:	e58c      	b.n	8001826 <d_type+0x116>
 8001d0c:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001d10:	4293      	cmp	r3, r2
 8001d12:	f6bf adae 	bge.w	8001872 <d_type+0x162>
 8001d16:	6901      	ldr	r1, [r0, #16]
 8001d18:	4e38      	ldr	r6, [pc, #224]	; (8001dfc <d_type+0x6ec>)
 8001d1a:	011a      	lsls	r2, r3, #4
 8001d1c:	188d      	adds	r5, r1, r2
 8001d1e:	3301      	adds	r3, #1
 8001d20:	6143      	str	r3, [r0, #20]
 8001d22:	2300      	movs	r3, #0
 8001d24:	200e      	movs	r0, #14
 8001d26:	606b      	str	r3, [r5, #4]
 8001d28:	548b      	strb	r3, [r1, r2]
 8001d2a:	e9c5 6002 	strd	r6, r0, [r5, #8]
 8001d2e:	e57a      	b.n	8001826 <d_type+0x116>
 8001d30:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001d34:	4293      	cmp	r3, r2
 8001d36:	f6bf ad9c 	bge.w	8001872 <d_type+0x162>
 8001d3a:	6901      	ldr	r1, [r0, #16]
 8001d3c:	4e30      	ldr	r6, [pc, #192]	; (8001e00 <d_type+0x6f0>)
 8001d3e:	011a      	lsls	r2, r3, #4
 8001d40:	188d      	adds	r5, r1, r2
 8001d42:	3301      	adds	r3, #1
 8001d44:	6143      	str	r3, [r0, #20]
 8001d46:	2300      	movs	r3, #0
 8001d48:	2004      	movs	r0, #4
 8001d4a:	606b      	str	r3, [r5, #4]
 8001d4c:	548b      	strb	r3, [r1, r2]
 8001d4e:	e9c5 6002 	strd	r6, r0, [r5, #8]
 8001d52:	e568      	b.n	8001826 <d_type+0x116>
 8001d54:	e9d0 3105 	ldrd	r3, r1, [r0, #20]
 8001d58:	428b      	cmp	r3, r1
 8001d5a:	f280 80af 	bge.w	8001ebc <d_type+0x7ac>
 8001d5e:	6905      	ldr	r5, [r0, #16]
 8001d60:	0118      	lsls	r0, r3, #4
 8001d62:	1829      	adds	r1, r5, r0
 8001d64:	3301      	adds	r3, #1
 8001d66:	2700      	movs	r7, #0
 8001d68:	262c      	movs	r6, #44	; 0x2c
 8001d6a:	604f      	str	r7, [r1, #4]
 8001d6c:	9101      	str	r1, [sp, #4]
 8001d6e:	6163      	str	r3, [r4, #20]
 8001d70:	542e      	strb	r6, [r5, r0]
 8001d72:	7893      	ldrb	r3, [r2, #2]
 8001d74:	3b30      	subs	r3, #48	; 0x30
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b09      	cmp	r3, #9
 8001d7a:	bf94      	ite	ls
 8001d7c:	2301      	movls	r3, #1
 8001d7e:	463b      	movhi	r3, r7
 8001d80:	818b      	strh	r3, [r1, #12]
 8001d82:	f240 80ae 	bls.w	8001ee2 <d_type+0x7d2>
 8001d86:	4620      	mov	r0, r4
 8001d88:	9d01      	ldr	r5, [sp, #4]
 8001d8a:	f7ff fcc1 	bl	8001710 <d_type>
 8001d8e:	9b01      	ldr	r3, [sp, #4]
 8001d90:	60a8      	str	r0, [r5, #8]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f43f ad6c 	beq.w	8001872 <d_type+0x162>
 8001d9a:	f104 000c 	add.w	r0, r4, #12
 8001d9e:	f7fe fb31 	bl	8000404 <d_number.isra.1>
 8001da2:	68e2      	ldr	r2, [r4, #12]
 8001da4:	7813      	ldrb	r3, [r2, #0]
 8001da6:	b113      	cbz	r3, 8001dae <d_type+0x69e>
 8001da8:	1c53      	adds	r3, r2, #1
 8001daa:	60e3      	str	r3, [r4, #12]
 8001dac:	7813      	ldrb	r3, [r2, #0]
 8001dae:	9d01      	ldr	r5, [sp, #4]
 8001db0:	f1a3 0273 	sub.w	r2, r3, #115	; 0x73
 8001db4:	4253      	negs	r3, r2
 8001db6:	4153      	adcs	r3, r2
 8001db8:	81eb      	strh	r3, [r5, #14]
 8001dba:	e534      	b.n	8001826 <d_type+0x116>
 8001dbc:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	da34      	bge.n	8001e2e <d_type+0x71e>
 8001dc4:	6900      	ldr	r0, [r0, #16]
 8001dc6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001dc8:	0119      	lsls	r1, r3, #4
 8001dca:	1845      	adds	r5, r0, r1
 8001dcc:	3301      	adds	r3, #1
 8001dce:	2600      	movs	r6, #0
 8001dd0:	606e      	str	r6, [r5, #4]
 8001dd2:	3211      	adds	r2, #17
 8001dd4:	6163      	str	r3, [r4, #20]
 8001dd6:	2627      	movs	r6, #39	; 0x27
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <d_type+0x6f4>)
 8001dda:	5446      	strb	r6, [r0, r1]
 8001ddc:	60ab      	str	r3, [r5, #8]
 8001dde:	6322      	str	r2, [r4, #48]	; 0x30
 8001de0:	e521      	b.n	8001826 <d_type+0x116>
 8001de2:	bf00      	nop
 8001de4:	080316e4 	.word	0x080316e4
 8001de8:	0803193c 	.word	0x0803193c
 8001dec:	08031928 	.word	0x08031928
 8001df0:	080318ec 	.word	0x080318ec
 8001df4:	08031914 	.word	0x08031914
 8001df8:	08031900 	.word	0x08031900
 8001dfc:	080b389c 	.word	0x080b389c
 8001e00:	080b3894 	.word	0x080b3894
 8001e04:	08031964 	.word	0x08031964
 8001e08:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	da0e      	bge.n	8001e2e <d_type+0x71e>
 8001e10:	6900      	ldr	r0, [r0, #16]
 8001e12:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001e14:	0119      	lsls	r1, r3, #4
 8001e16:	1845      	adds	r5, r0, r1
 8001e18:	3301      	adds	r3, #1
 8001e1a:	2600      	movs	r6, #0
 8001e1c:	606e      	str	r6, [r5, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	6163      	str	r3, [r4, #20]
 8001e22:	2627      	movs	r6, #39	; 0x27
 8001e24:	4b36      	ldr	r3, [pc, #216]	; (8001f00 <d_type+0x7f0>)
 8001e26:	5446      	strb	r6, [r0, r1]
 8001e28:	60ab      	str	r3, [r5, #8]
 8001e2a:	6322      	str	r2, [r4, #48]	; 0x30
 8001e2c:	e4fb      	b.n	8001826 <d_type+0x116>
 8001e2e:	2300      	movs	r3, #0
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	deff      	udf	#255	; 0xff
 8001e36:	2600      	movs	r6, #0
 8001e38:	e6ce      	b.n	8001bd8 <d_type+0x4c8>
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	60e3      	str	r3, [r4, #12]
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f7ff fa4e 	bl	80012e0 <d_template_args_1>
 8001e44:	462a      	mov	r2, r5
 8001e46:	4603      	mov	r3, r0
 8001e48:	2104      	movs	r1, #4
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	f7fe f9e0 	bl	8000210 <d_make_comp>
 8001e50:	9001      	str	r0, [sp, #4]
 8001e52:	e64a      	b.n	8001aea <d_type+0x3da>
 8001e54:	2301      	movs	r3, #1
 8001e56:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001e58:	6363      	str	r3, [r4, #52]	; 0x34
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f7ff f82e 	bl	8000ebc <d_expression_1>
 8001e60:	6365      	str	r5, [r4, #52]	; 0x34
 8001e62:	4606      	mov	r6, r0
 8001e64:	2800      	cmp	r0, #0
 8001e66:	f43f ad04 	beq.w	8001872 <d_type+0x162>
 8001e6a:	68e5      	ldr	r5, [r4, #12]
 8001e6c:	782b      	ldrb	r3, [r5, #0]
 8001e6e:	e6b0      	b.n	8001bd2 <d_type+0x4c2>
 8001e70:	4620      	mov	r0, r4
 8001e72:	f7ff faa1 	bl	80013b8 <d_name>
 8001e76:	4605      	mov	r5, r0
 8001e78:	9001      	str	r0, [sp, #4]
 8001e7a:	2800      	cmp	r0, #0
 8001e7c:	f43f acf9 	beq.w	8001872 <d_type+0x162>
 8001e80:	7803      	ldrb	r3, [r0, #0]
 8001e82:	2b18      	cmp	r3, #24
 8001e84:	f47f ad71 	bne.w	800196a <d_type+0x25a>
 8001e88:	e4cd      	b.n	8001826 <d_type+0x116>
 8001e8a:	1c73      	adds	r3, r6, #1
 8001e8c:	60e3      	str	r3, [r4, #12]
 8001e8e:	4620      	mov	r0, r4
 8001e90:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8001e94:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8001e98:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8001e9a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001e9c:	f7ff fa20 	bl	80012e0 <d_template_args_1>
 8001ea0:	68e2      	ldr	r2, [r4, #12]
 8001ea2:	7812      	ldrb	r2, [r2, #0]
 8001ea4:	2a49      	cmp	r2, #73	; 0x49
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	d00b      	beq.n	8001ec2 <d_type+0x7b2>
 8001eaa:	6325      	str	r5, [r4, #48]	; 0x30
 8001eac:	60e6      	str	r6, [r4, #12]
 8001eae:	f8c4 9014 	str.w	r9, [r4, #20]
 8001eb2:	f8c4 8020 	str.w	r8, [r4, #32]
 8001eb6:	62a7      	str	r7, [r4, #40]	; 0x28
 8001eb8:	9d01      	ldr	r5, [sp, #4]
 8001eba:	e554      	b.n	8001966 <d_type+0x256>
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	701b      	strb	r3, [r3, #0]
 8001ec0:	deff      	udf	#255	; 0xff
 8001ec2:	9901      	ldr	r1, [sp, #4]
 8001ec4:	2900      	cmp	r1, #0
 8001ec6:	f43f acd4 	beq.w	8001872 <d_type+0x162>
 8001eca:	e9d4 2008 	ldrd	r2, r0, [r4, #32]
 8001ece:	4282      	cmp	r2, r0
 8001ed0:	f6bf accf 	bge.w	8001872 <d_type+0x162>
 8001ed4:	69e0      	ldr	r0, [r4, #28]
 8001ed6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8001eda:	3201      	adds	r2, #1
 8001edc:	6222      	str	r2, [r4, #32]
 8001ede:	9a01      	ldr	r2, [sp, #4]
 8001ee0:	e5c9      	b.n	8001a76 <d_type+0x366>
 8001ee2:	f104 000c 	add.w	r0, r4, #12
 8001ee6:	f7fe fa8d 	bl	8000404 <d_number.isra.1>
 8001eea:	e74c      	b.n	8001d86 <d_type+0x676>
 8001eec:	3203      	adds	r2, #3
 8001eee:	2301      	movs	r3, #1
 8001ef0:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001ef2:	60c2      	str	r2, [r0, #12]
 8001ef4:	6343      	str	r3, [r0, #52]	; 0x34
 8001ef6:	f7fe ffe1 	bl	8000ebc <d_expression_1>
 8001efa:	6366      	str	r6, [r4, #52]	; 0x34
 8001efc:	4605      	mov	r5, r0
 8001efe:	e680      	b.n	8001c02 <d_type+0x4f2>
 8001f00:	08031950 	.word	0x08031950

08001f04 <d_operator_name>:
 8001f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f06:	68c3      	ldr	r3, [r0, #12]
 8001f08:	781e      	ldrb	r6, [r3, #0]
 8001f0a:	4686      	mov	lr, r0
 8001f0c:	b336      	cbz	r6, 8001f5c <d_operator_name+0x58>
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	60c2      	str	r2, [r0, #12]
 8001f12:	785a      	ldrb	r2, [r3, #1]
 8001f14:	781e      	ldrb	r6, [r3, #0]
 8001f16:	2a00      	cmp	r2, #0
 8001f18:	d04a      	beq.n	8001fb0 <d_operator_name+0xac>
 8001f1a:	1c9a      	adds	r2, r3, #2
 8001f1c:	60c2      	str	r2, [r0, #12]
 8001f1e:	2e76      	cmp	r6, #118	; 0x76
 8001f20:	4604      	mov	r4, r0
 8001f22:	f893 c001 	ldrb.w	ip, [r3, #1]
 8001f26:	d145      	bne.n	8001fb4 <d_operator_name+0xb0>
 8001f28:	f1ac 0530 	sub.w	r5, ip, #48	; 0x30
 8001f2c:	b2eb      	uxtb	r3, r5
 8001f2e:	2b09      	cmp	r3, #9
 8001f30:	d815      	bhi.n	8001f5e <d_operator_name+0x5a>
 8001f32:	f7fe fae7 	bl	8000504 <d_source_name>
 8001f36:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 8001f3a:	428b      	cmp	r3, r1
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	da21      	bge.n	8001f84 <d_operator_name+0x80>
 8001f40:	6926      	ldr	r6, [r4, #16]
 8001f42:	0119      	lsls	r1, r3, #4
 8001f44:	1870      	adds	r0, r6, r1
 8001f46:	3301      	adds	r3, #1
 8001f48:	2700      	movs	r7, #0
 8001f4a:	6047      	str	r7, [r0, #4]
 8001f4c:	6163      	str	r3, [r4, #20]
 8001f4e:	b1ca      	cbz	r2, 8001f84 <d_operator_name+0x80>
 8001f50:	2332      	movs	r3, #50	; 0x32
 8001f52:	6047      	str	r7, [r0, #4]
 8001f54:	5473      	strb	r3, [r6, r1]
 8001f56:	e9c0 5202 	strd	r5, r2, [r0, #8]
 8001f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f5c:	46b4      	mov	ip, r6
 8001f5e:	4c23      	ldr	r4, [pc, #140]	; (8001fec <d_operator_name+0xe8>)
 8001f60:	2043      	movs	r0, #67	; 0x43
 8001f62:	2200      	movs	r2, #0
 8001f64:	1a83      	subs	r3, r0, r2
 8001f66:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8001f6a:	eb02 0363 	add.w	r3, r2, r3, asr #1
 8001f6e:	0119      	lsls	r1, r3, #4
 8001f70:	1867      	adds	r7, r4, r1
 8001f72:	5861      	ldr	r1, [r4, r1]
 8001f74:	780d      	ldrb	r5, [r1, #0]
 8001f76:	42b5      	cmp	r5, r6
 8001f78:	d006      	beq.n	8001f88 <d_operator_name+0x84>
 8001f7a:	bf94      	ite	ls
 8001f7c:	1c5a      	addls	r2, r3, #1
 8001f7e:	4618      	movhi	r0, r3
 8001f80:	4282      	cmp	r2, r0
 8001f82:	d1ef      	bne.n	8001f64 <d_operator_name+0x60>
 8001f84:	2000      	movs	r0, #0
 8001f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f88:	7849      	ldrb	r1, [r1, #1]
 8001f8a:	4561      	cmp	r1, ip
 8001f8c:	d1f5      	bne.n	8001f7a <d_operator_name+0x76>
 8001f8e:	e9de 3205 	ldrd	r3, r2, [lr, #20]
 8001f92:	4293      	cmp	r3, r2
 8001f94:	daf6      	bge.n	8001f84 <d_operator_name+0x80>
 8001f96:	f8de 1010 	ldr.w	r1, [lr, #16]
 8001f9a:	011a      	lsls	r2, r3, #4
 8001f9c:	1888      	adds	r0, r1, r2
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	2500      	movs	r5, #0
 8001fa2:	2431      	movs	r4, #49	; 0x31
 8001fa4:	6045      	str	r5, [r0, #4]
 8001fa6:	f8ce 3014 	str.w	r3, [lr, #20]
 8001faa:	548c      	strb	r4, [r1, r2]
 8001fac:	6087      	str	r7, [r0, #8]
 8001fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fb0:	4694      	mov	ip, r2
 8001fb2:	e7d4      	b.n	8001f5e <d_operator_name+0x5a>
 8001fb4:	2e63      	cmp	r6, #99	; 0x63
 8001fb6:	d1d2      	bne.n	8001f5e <d_operator_name+0x5a>
 8001fb8:	f1bc 0f76 	cmp.w	ip, #118	; 0x76
 8001fbc:	d1cf      	bne.n	8001f5e <d_operator_name+0x5a>
 8001fbe:	e9d0 350d 	ldrd	r3, r5, [r0, #52]	; 0x34
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	095b      	lsrs	r3, r3, #5
 8001fc8:	6383      	str	r3, [r0, #56]	; 0x38
 8001fca:	f7ff fba1 	bl	8001710 <d_type>
 8001fce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	b92b      	cbnz	r3, 8001fe0 <d_operator_name+0xdc>
 8001fd4:	2133      	movs	r1, #51	; 0x33
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f7fe f91a 	bl	8000210 <d_make_comp>
 8001fdc:	63a5      	str	r5, [r4, #56]	; 0x38
 8001fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	2134      	movs	r1, #52	; 0x34
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7fe f913 	bl	8000210 <d_make_comp>
 8001fea:	e7f7      	b.n	8001fdc <d_operator_name+0xd8>
 8001fec:	08031978 	.word	0x08031978

08001ff0 <d_parmlist>:
 8001ff0:	b530      	push	{r4, r5, lr}
 8001ff2:	68c2      	ldr	r2, [r0, #12]
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	9301      	str	r3, [sp, #4]
 8001ffa:	7813      	ldrb	r3, [r2, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d036      	beq.n	800206e <d_parmlist+0x7e>
 8002000:	2b45      	cmp	r3, #69	; 0x45
 8002002:	d034      	beq.n	800206e <d_parmlist+0x7e>
 8002004:	2b2e      	cmp	r3, #46	; 0x2e
 8002006:	d032      	beq.n	800206e <d_parmlist+0x7e>
 8002008:	4604      	mov	r4, r0
 800200a:	ad01      	add	r5, sp, #4
 800200c:	e015      	b.n	800203a <d_parmlist+0x4a>
 800200e:	2b4f      	cmp	r3, #79	; 0x4f
 8002010:	d016      	beq.n	8002040 <d_parmlist+0x50>
 8002012:	f7ff fb7d 	bl	8001710 <d_type>
 8002016:	2300      	movs	r3, #0
 8002018:	4602      	mov	r2, r0
 800201a:	212e      	movs	r1, #46	; 0x2e
 800201c:	b338      	cbz	r0, 800206e <d_parmlist+0x7e>
 800201e:	4620      	mov	r0, r4
 8002020:	f7fe f8f6 	bl	8000210 <d_make_comp>
 8002024:	6028      	str	r0, [r5, #0]
 8002026:	b310      	cbz	r0, 800206e <d_parmlist+0x7e>
 8002028:	68e2      	ldr	r2, [r4, #12]
 800202a:	7813      	ldrb	r3, [r2, #0]
 800202c:	f100 050c 	add.w	r5, r0, #12
 8002030:	b14b      	cbz	r3, 8002046 <d_parmlist+0x56>
 8002032:	2b45      	cmp	r3, #69	; 0x45
 8002034:	d007      	beq.n	8002046 <d_parmlist+0x56>
 8002036:	2b2e      	cmp	r3, #46	; 0x2e
 8002038:	d005      	beq.n	8002046 <d_parmlist+0x56>
 800203a:	2b52      	cmp	r3, #82	; 0x52
 800203c:	4620      	mov	r0, r4
 800203e:	d1e6      	bne.n	800200e <d_parmlist+0x1e>
 8002040:	7853      	ldrb	r3, [r2, #1]
 8002042:	2b45      	cmp	r3, #69	; 0x45
 8002044:	d1e5      	bne.n	8002012 <d_parmlist+0x22>
 8002046:	9801      	ldr	r0, [sp, #4]
 8002048:	b188      	cbz	r0, 800206e <d_parmlist+0x7e>
 800204a:	68c3      	ldr	r3, [r0, #12]
 800204c:	b10b      	cbz	r3, 8002052 <d_parmlist+0x62>
 800204e:	b003      	add	sp, #12
 8002050:	bd30      	pop	{r4, r5, pc}
 8002052:	6882      	ldr	r2, [r0, #8]
 8002054:	7811      	ldrb	r1, [r2, #0]
 8002056:	2927      	cmp	r1, #39	; 0x27
 8002058:	d1f9      	bne.n	800204e <d_parmlist+0x5e>
 800205a:	6892      	ldr	r2, [r2, #8]
 800205c:	7c11      	ldrb	r1, [r2, #16]
 800205e:	2909      	cmp	r1, #9
 8002060:	d1f5      	bne.n	800204e <d_parmlist+0x5e>
 8002062:	6851      	ldr	r1, [r2, #4]
 8002064:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002066:	1a52      	subs	r2, r2, r1
 8002068:	6322      	str	r2, [r4, #48]	; 0x30
 800206a:	6083      	str	r3, [r0, #8]
 800206c:	e7ef      	b.n	800204e <d_parmlist+0x5e>
 800206e:	2000      	movs	r0, #0
 8002070:	b003      	add	sp, #12
 8002072:	bd30      	pop	{r4, r5, pc}

08002074 <d_cv_qualifiers>:
 8002074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002078:	4689      	mov	r9, r1
 800207a:	b083      	sub	sp, #12
 800207c:	68c1      	ldr	r1, [r0, #12]
 800207e:	1e13      	subs	r3, r2, #0
 8002080:	9301      	str	r3, [sp, #4]
 8002082:	4604      	mov	r4, r0
 8002084:	780b      	ldrb	r3, [r1, #0]
 8002086:	bf15      	itete	ne
 8002088:	f04f 081e 	movne.w	r8, #30
 800208c:	f04f 081b 	moveq.w	r8, #27
 8002090:	271d      	movne	r7, #29
 8002092:	271a      	moveq	r7, #26
 8002094:	bf14      	ite	ne
 8002096:	261c      	movne	r6, #28
 8002098:	2619      	moveq	r6, #25
 800209a:	464d      	mov	r5, r9
 800209c:	f04f 0a01 	mov.w	sl, #1
 80020a0:	e01c      	b.n	80020dc <d_cv_qualifiers+0x68>
 80020a2:	2b56      	cmp	r3, #86	; 0x56
 80020a4:	d03f      	beq.n	8002126 <d_cv_qualifiers+0xb2>
 80020a6:	2b4b      	cmp	r3, #75	; 0x4b
 80020a8:	d043      	beq.n	8002132 <d_cv_qualifiers+0xbe>
 80020aa:	784b      	ldrb	r3, [r1, #1]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d035      	beq.n	800211c <d_cv_qualifiers+0xa8>
 80020b0:	1c8b      	adds	r3, r1, #2
 80020b2:	60e3      	str	r3, [r4, #12]
 80020b4:	784b      	ldrb	r3, [r1, #1]
 80020b6:	2b78      	cmp	r3, #120	; 0x78
 80020b8:	d041      	beq.n	800213e <d_cv_qualifiers+0xca>
 80020ba:	2b6f      	cmp	r3, #111	; 0x6f
 80020bc:	d145      	bne.n	800214a <d_cv_qualifiers+0xd6>
 80020be:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020c0:	3309      	adds	r3, #9
 80020c2:	6323      	str	r3, [r4, #48]	; 0x30
 80020c4:	214e      	movs	r1, #78	; 0x4e
 80020c6:	2300      	movs	r3, #0
 80020c8:	2200      	movs	r2, #0
 80020ca:	4620      	mov	r0, r4
 80020cc:	f7fe f8a0 	bl	8000210 <d_make_comp>
 80020d0:	6028      	str	r0, [r5, #0]
 80020d2:	b318      	cbz	r0, 800211c <d_cv_qualifiers+0xa8>
 80020d4:	68e1      	ldr	r1, [r4, #12]
 80020d6:	780b      	ldrb	r3, [r1, #0]
 80020d8:	f100 0508 	add.w	r5, r0, #8
 80020dc:	2b72      	cmp	r3, #114	; 0x72
 80020de:	d00d      	beq.n	80020fc <d_cv_qualifiers+0x88>
 80020e0:	2b56      	cmp	r3, #86	; 0x56
 80020e2:	d00b      	beq.n	80020fc <d_cv_qualifiers+0x88>
 80020e4:	2b4b      	cmp	r3, #75	; 0x4b
 80020e6:	d009      	beq.n	80020fc <d_cv_qualifiers+0x88>
 80020e8:	2b44      	cmp	r3, #68	; 0x44
 80020ea:	d146      	bne.n	800217a <d_cv_qualifiers+0x106>
 80020ec:	784a      	ldrb	r2, [r1, #1]
 80020ee:	f002 00df 	and.w	r0, r2, #223	; 0xdf
 80020f2:	284f      	cmp	r0, #79	; 0x4f
 80020f4:	d002      	beq.n	80020fc <d_cv_qualifiers+0x88>
 80020f6:	3a77      	subs	r2, #119	; 0x77
 80020f8:	2a01      	cmp	r2, #1
 80020fa:	d83e      	bhi.n	800217a <d_cv_qualifiers+0x106>
 80020fc:	1c4a      	adds	r2, r1, #1
 80020fe:	2b72      	cmp	r3, #114	; 0x72
 8002100:	60e2      	str	r2, [r4, #12]
 8002102:	d1ce      	bne.n	80020a2 <d_cv_qualifiers+0x2e>
 8002104:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002106:	3309      	adds	r3, #9
 8002108:	6323      	str	r3, [r4, #48]	; 0x30
 800210a:	4631      	mov	r1, r6
 800210c:	2300      	movs	r3, #0
 800210e:	2200      	movs	r2, #0
 8002110:	4620      	mov	r0, r4
 8002112:	f7fe f87d 	bl	8000210 <d_make_comp>
 8002116:	6028      	str	r0, [r5, #0]
 8002118:	2800      	cmp	r0, #0
 800211a:	d1db      	bne.n	80020d4 <d_cv_qualifiers+0x60>
 800211c:	2500      	movs	r5, #0
 800211e:	4628      	mov	r0, r5
 8002120:	b003      	add	sp, #12
 8002122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002126:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002128:	3309      	adds	r3, #9
 800212a:	6323      	str	r3, [r4, #48]	; 0x30
 800212c:	4639      	mov	r1, r7
 800212e:	2300      	movs	r3, #0
 8002130:	e7ca      	b.n	80020c8 <d_cv_qualifiers+0x54>
 8002132:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002134:	3306      	adds	r3, #6
 8002136:	6323      	str	r3, [r4, #48]	; 0x30
 8002138:	4641      	mov	r1, r8
 800213a:	2300      	movs	r3, #0
 800213c:	e7c4      	b.n	80020c8 <d_cv_qualifiers+0x54>
 800213e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002140:	3311      	adds	r3, #17
 8002142:	6323      	str	r3, [r4, #48]	; 0x30
 8002144:	214c      	movs	r1, #76	; 0x4c
 8002146:	2300      	movs	r3, #0
 8002148:	e7be      	b.n	80020c8 <d_cv_qualifiers+0x54>
 800214a:	2b4f      	cmp	r3, #79	; 0x4f
 800214c:	d132      	bne.n	80021b4 <d_cv_qualifiers+0x140>
 800214e:	e9d4 3b0c 	ldrd	r3, fp, [r4, #48]	; 0x30
 8002152:	3309      	adds	r3, #9
 8002154:	6323      	str	r3, [r4, #48]	; 0x30
 8002156:	f8c4 a034 	str.w	sl, [r4, #52]	; 0x34
 800215a:	4620      	mov	r0, r4
 800215c:	f7fe feae 	bl	8000ebc <d_expression_1>
 8002160:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
 8002164:	4603      	mov	r3, r0
 8002166:	2800      	cmp	r0, #0
 8002168:	d0d8      	beq.n	800211c <d_cv_qualifiers+0xa8>
 800216a:	68e2      	ldr	r2, [r4, #12]
 800216c:	7811      	ldrb	r1, [r2, #0]
 800216e:	2945      	cmp	r1, #69	; 0x45
 8002170:	d1d4      	bne.n	800211c <d_cv_qualifiers+0xa8>
 8002172:	3201      	adds	r2, #1
 8002174:	60e2      	str	r2, [r4, #12]
 8002176:	214e      	movs	r1, #78	; 0x4e
 8002178:	e7a6      	b.n	80020c8 <d_cv_qualifiers+0x54>
 800217a:	9a01      	ldr	r2, [sp, #4]
 800217c:	2a00      	cmp	r2, #0
 800217e:	d1ce      	bne.n	800211e <d_cv_qualifiers+0xaa>
 8002180:	2b46      	cmp	r3, #70	; 0x46
 8002182:	d1cc      	bne.n	800211e <d_cv_qualifiers+0xaa>
 8002184:	454d      	cmp	r5, r9
 8002186:	d0ca      	beq.n	800211e <d_cv_qualifiers+0xaa>
 8002188:	241d      	movs	r4, #29
 800218a:	201e      	movs	r0, #30
 800218c:	211c      	movs	r1, #28
 800218e:	e008      	b.n	80021a2 <d_cv_qualifiers+0x12e>
 8002190:	2a1b      	cmp	r2, #27
 8002192:	d00d      	beq.n	80021b0 <d_cv_qualifiers+0x13c>
 8002194:	2a19      	cmp	r2, #25
 8002196:	d100      	bne.n	800219a <d_cv_qualifiers+0x126>
 8002198:	7019      	strb	r1, [r3, #0]
 800219a:	f103 0908 	add.w	r9, r3, #8
 800219e:	454d      	cmp	r5, r9
 80021a0:	d0bd      	beq.n	800211e <d_cv_qualifiers+0xaa>
 80021a2:	f8d9 3000 	ldr.w	r3, [r9]
 80021a6:	781a      	ldrb	r2, [r3, #0]
 80021a8:	2a1a      	cmp	r2, #26
 80021aa:	d1f1      	bne.n	8002190 <d_cv_qualifiers+0x11c>
 80021ac:	701c      	strb	r4, [r3, #0]
 80021ae:	e7f4      	b.n	800219a <d_cv_qualifiers+0x126>
 80021b0:	7018      	strb	r0, [r3, #0]
 80021b2:	e7f2      	b.n	800219a <d_cv_qualifiers+0x126>
 80021b4:	2b77      	cmp	r3, #119	; 0x77
 80021b6:	d1b1      	bne.n	800211c <d_cv_qualifiers+0xa8>
 80021b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021ba:	3306      	adds	r3, #6
 80021bc:	6323      	str	r3, [r4, #48]	; 0x30
 80021be:	4620      	mov	r0, r4
 80021c0:	f7ff ff16 	bl	8001ff0 <d_parmlist>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d0a8      	beq.n	800211c <d_cv_qualifiers+0xa8>
 80021ca:	68e2      	ldr	r2, [r4, #12]
 80021cc:	7811      	ldrb	r1, [r2, #0]
 80021ce:	2945      	cmp	r1, #69	; 0x45
 80021d0:	d1a4      	bne.n	800211c <d_cv_qualifiers+0xa8>
 80021d2:	3201      	adds	r2, #1
 80021d4:	60e2      	str	r2, [r4, #12]
 80021d6:	214f      	movs	r1, #79	; 0x4f
 80021d8:	e776      	b.n	80020c8 <d_cv_qualifiers+0x54>
 80021da:	bf00      	nop

080021dc <d_bare_function_type>:
 80021dc:	b570      	push	{r4, r5, r6, lr}
 80021de:	68c3      	ldr	r3, [r0, #12]
 80021e0:	781a      	ldrb	r2, [r3, #0]
 80021e2:	2a4a      	cmp	r2, #74	; 0x4a
 80021e4:	4604      	mov	r4, r0
 80021e6:	d013      	beq.n	8002210 <d_bare_function_type+0x34>
 80021e8:	b181      	cbz	r1, 800220c <d_bare_function_type+0x30>
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7ff fa90 	bl	8001710 <d_type>
 80021f0:	4605      	mov	r5, r0
 80021f2:	b180      	cbz	r0, 8002216 <d_bare_function_type+0x3a>
 80021f4:	4620      	mov	r0, r4
 80021f6:	f7ff fefb 	bl	8001ff0 <d_parmlist>
 80021fa:	b160      	cbz	r0, 8002216 <d_bare_function_type+0x3a>
 80021fc:	4603      	mov	r3, r0
 80021fe:	462a      	mov	r2, r5
 8002200:	4620      	mov	r0, r4
 8002202:	2129      	movs	r1, #41	; 0x29
 8002204:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002208:	f7fe b802 	b.w	8000210 <d_make_comp>
 800220c:	460d      	mov	r5, r1
 800220e:	e7f1      	b.n	80021f4 <d_bare_function_type+0x18>
 8002210:	3301      	adds	r3, #1
 8002212:	60c3      	str	r3, [r0, #12]
 8002214:	e7e9      	b.n	80021ea <d_bare_function_type+0xe>
 8002216:	2000      	movs	r0, #0
 8002218:	bd70      	pop	{r4, r5, r6, pc}
 800221a:	bf00      	nop

0800221c <d_function_type>:
 800221c:	68c3      	ldr	r3, [r0, #12]
 800221e:	781a      	ldrb	r2, [r3, #0]
 8002220:	2a46      	cmp	r2, #70	; 0x46
 8002222:	d118      	bne.n	8002256 <d_function_type+0x3a>
 8002224:	b510      	push	{r4, lr}
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	60c2      	str	r2, [r0, #12]
 800222a:	785a      	ldrb	r2, [r3, #1]
 800222c:	2a59      	cmp	r2, #89	; 0x59
 800222e:	bf04      	itt	eq
 8002230:	3302      	addeq	r3, #2
 8002232:	60c3      	streq	r3, [r0, #12]
 8002234:	2101      	movs	r1, #1
 8002236:	4604      	mov	r4, r0
 8002238:	f7ff ffd0 	bl	80021dc <d_bare_function_type>
 800223c:	4601      	mov	r1, r0
 800223e:	4620      	mov	r0, r4
 8002240:	f7fe f82e 	bl	80002a0 <d_ref_qualifier>
 8002244:	68e3      	ldr	r3, [r4, #12]
 8002246:	781a      	ldrb	r2, [r3, #0]
 8002248:	2a45      	cmp	r2, #69	; 0x45
 800224a:	d102      	bne.n	8002252 <d_function_type+0x36>
 800224c:	3301      	adds	r3, #1
 800224e:	60e3      	str	r3, [r4, #12]
 8002250:	bd10      	pop	{r4, pc}
 8002252:	2000      	movs	r0, #0
 8002254:	bd10      	pop	{r4, pc}
 8002256:	2000      	movs	r0, #0
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop

0800225c <d_unqualified_name>:
 800225c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002260:	68c1      	ldr	r1, [r0, #12]
 8002262:	780b      	ldrb	r3, [r1, #0]
 8002264:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8002268:	2a09      	cmp	r2, #9
 800226a:	4604      	mov	r4, r0
 800226c:	d93c      	bls.n	80022e8 <d_unqualified_name+0x8c>
 800226e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8002272:	2a19      	cmp	r2, #25
 8002274:	d922      	bls.n	80022bc <d_unqualified_name+0x60>
 8002276:	f1a3 0243 	sub.w	r2, r3, #67	; 0x43
 800227a:	2a01      	cmp	r2, #1
 800227c:	d969      	bls.n	8002352 <d_unqualified_name+0xf6>
 800227e:	2b4c      	cmp	r3, #76	; 0x4c
 8002280:	d056      	beq.n	8002330 <d_unqualified_name+0xd4>
 8002282:	2b55      	cmp	r3, #85	; 0x55
 8002284:	d15f      	bne.n	8002346 <d_unqualified_name+0xea>
 8002286:	784b      	ldrb	r3, [r1, #1]
 8002288:	2b6c      	cmp	r3, #108	; 0x6c
 800228a:	f000 80e5 	beq.w	8002458 <d_unqualified_name+0x1fc>
 800228e:	2b74      	cmp	r3, #116	; 0x74
 8002290:	d159      	bne.n	8002346 <d_unqualified_name+0xea>
 8002292:	1c4b      	adds	r3, r1, #1
 8002294:	60c3      	str	r3, [r0, #12]
 8002296:	784b      	ldrb	r3, [r1, #1]
 8002298:	2b74      	cmp	r3, #116	; 0x74
 800229a:	d158      	bne.n	800234e <d_unqualified_name+0xf2>
 800229c:	3102      	adds	r1, #2
 800229e:	60c1      	str	r1, [r0, #12]
 80022a0:	f7fe f8f4 	bl	800048c <d_compact_number>
 80022a4:	2800      	cmp	r0, #0
 80022a6:	f2c0 8155 	blt.w	8002554 <d_unqualified_name+0x2f8>
 80022aa:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80022ae:	4293      	cmp	r3, r2
 80022b0:	68e7      	ldr	r7, [r4, #12]
 80022b2:	f2c0 80f3 	blt.w	800249c <d_unqualified_name+0x240>
 80022b6:	783b      	ldrb	r3, [r7, #0]
 80022b8:	2500      	movs	r5, #0
 80022ba:	e010      	b.n	80022de <d_unqualified_name+0x82>
 80022bc:	2b6f      	cmp	r3, #111	; 0x6f
 80022be:	d104      	bne.n	80022ca <d_unqualified_name+0x6e>
 80022c0:	784b      	ldrb	r3, [r1, #1]
 80022c2:	2b6e      	cmp	r3, #110	; 0x6e
 80022c4:	bf04      	itt	eq
 80022c6:	3102      	addeq	r1, #2
 80022c8:	60c1      	streq	r1, [r0, #12]
 80022ca:	4620      	mov	r0, r4
 80022cc:	f7ff fe1a 	bl	8001f04 <d_operator_name>
 80022d0:	4605      	mov	r5, r0
 80022d2:	b110      	cbz	r0, 80022da <d_unqualified_name+0x7e>
 80022d4:	7803      	ldrb	r3, [r0, #0]
 80022d6:	2b31      	cmp	r3, #49	; 0x31
 80022d8:	d013      	beq.n	8002302 <d_unqualified_name+0xa6>
 80022da:	68e3      	ldr	r3, [r4, #12]
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b42      	cmp	r3, #66	; 0x42
 80022e0:	d009      	beq.n	80022f6 <d_unqualified_name+0x9a>
 80022e2:	4628      	mov	r0, r5
 80022e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022e8:	f7fe f90c 	bl	8000504 <d_source_name>
 80022ec:	68e3      	ldr	r3, [r4, #12]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b42      	cmp	r3, #66	; 0x42
 80022f2:	4605      	mov	r5, r0
 80022f4:	d1f5      	bne.n	80022e2 <d_unqualified_name+0x86>
 80022f6:	4629      	mov	r1, r5
 80022f8:	4620      	mov	r0, r4
 80022fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022fe:	f7fe b95b 	b.w	80005b8 <d_abi_tags>
 8002302:	6882      	ldr	r2, [r0, #8]
 8002304:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002306:	6896      	ldr	r6, [r2, #8]
 8002308:	6810      	ldr	r0, [r2, #0]
 800230a:	49a1      	ldr	r1, [pc, #644]	; (8002590 <d_unqualified_name+0x334>)
 800230c:	3307      	adds	r3, #7
 800230e:	4433      	add	r3, r6
 8002310:	6323      	str	r3, [r4, #48]	; 0x30
 8002312:	f004 fd3d 	bl	8006d90 <strcmp>
 8002316:	2800      	cmp	r0, #0
 8002318:	d1df      	bne.n	80022da <d_unqualified_name+0x7e>
 800231a:	4620      	mov	r0, r4
 800231c:	f7fe f8f2 	bl	8000504 <d_source_name>
 8002320:	462a      	mov	r2, r5
 8002322:	4603      	mov	r3, r0
 8002324:	2136      	movs	r1, #54	; 0x36
 8002326:	4620      	mov	r0, r4
 8002328:	f7fd ff72 	bl	8000210 <d_make_comp>
 800232c:	4605      	mov	r5, r0
 800232e:	e7d4      	b.n	80022da <d_unqualified_name+0x7e>
 8002330:	3101      	adds	r1, #1
 8002332:	60c1      	str	r1, [r0, #12]
 8002334:	f7fe f8e6 	bl	8000504 <d_source_name>
 8002338:	4605      	mov	r5, r0
 800233a:	b120      	cbz	r0, 8002346 <d_unqualified_name+0xea>
 800233c:	4620      	mov	r0, r4
 800233e:	f7fe fa0f 	bl	8000760 <d_discriminator>
 8002342:	2800      	cmp	r0, #0
 8002344:	d1c9      	bne.n	80022da <d_unqualified_name+0x7e>
 8002346:	2500      	movs	r5, #0
 8002348:	4628      	mov	r0, r5
 800234a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800234e:	2500      	movs	r5, #0
 8002350:	e7c5      	b.n	80022de <d_unqualified_name+0x82>
 8002352:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002354:	b132      	cbz	r2, 8002364 <d_unqualified_name+0x108>
 8002356:	7810      	ldrb	r0, [r2, #0]
 8002358:	b9e0      	cbnz	r0, 8002394 <d_unqualified_name+0x138>
 800235a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800235c:	68d0      	ldr	r0, [r2, #12]
 800235e:	4403      	add	r3, r0
 8002360:	6323      	str	r3, [r4, #48]	; 0x30
 8002362:	780b      	ldrb	r3, [r1, #0]
 8002364:	2b43      	cmp	r3, #67	; 0x43
 8002366:	d018      	beq.n	800239a <d_unqualified_name+0x13e>
 8002368:	2b44      	cmp	r3, #68	; 0x44
 800236a:	d1f0      	bne.n	800234e <d_unqualified_name+0xf2>
 800236c:	784b      	ldrb	r3, [r1, #1]
 800236e:	3b30      	subs	r3, #48	; 0x30
 8002370:	2b05      	cmp	r3, #5
 8002372:	d8e8      	bhi.n	8002346 <d_unqualified_name+0xea>
 8002374:	a001      	add	r0, pc, #4	; (adr r0, 800237c <d_unqualified_name+0x120>)
 8002376:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	080023ed 	.word	0x080023ed
 8002380:	080023b7 	.word	0x080023b7
 8002384:	080023ff 	.word	0x080023ff
 8002388:	08002347 	.word	0x08002347
 800238c:	080023f9 	.word	0x080023f9
 8002390:	080023f3 	.word	0x080023f3
 8002394:	2818      	cmp	r0, #24
 8002396:	d1e5      	bne.n	8002364 <d_unqualified_name+0x108>
 8002398:	e7df      	b.n	800235a <d_unqualified_name+0xfe>
 800239a:	784b      	ldrb	r3, [r1, #1]
 800239c:	2b49      	cmp	r3, #73	; 0x49
 800239e:	f000 80b0 	beq.w	8002502 <d_unqualified_name+0x2a6>
 80023a2:	3b31      	subs	r3, #49	; 0x31
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d8ce      	bhi.n	8002346 <d_unqualified_name+0xea>
 80023a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80023ac:	005100ed 	.word	0x005100ed
 80023b0:	0047004c 	.word	0x0047004c
 80023b4:	002c      	.short	0x002c
 80023b6:	f04f 0c02 	mov.w	ip, #2
 80023ba:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80023be:	1c8d      	adds	r5, r1, #2
 80023c0:	4283      	cmp	r3, r0
 80023c2:	60e5      	str	r5, [r4, #12]
 80023c4:	f280 80d0 	bge.w	8002568 <d_unqualified_name+0x30c>
 80023c8:	6926      	ldr	r6, [r4, #16]
 80023ca:	0118      	lsls	r0, r3, #4
 80023cc:	1835      	adds	r5, r6, r0
 80023ce:	3301      	adds	r3, #1
 80023d0:	2700      	movs	r7, #0
 80023d2:	606f      	str	r7, [r5, #4]
 80023d4:	6163      	str	r3, [r4, #20]
 80023d6:	2a00      	cmp	r2, #0
 80023d8:	f000 80cf 	beq.w	800257a <d_unqualified_name+0x31e>
 80023dc:	2308      	movs	r3, #8
 80023de:	606f      	str	r7, [r5, #4]
 80023e0:	5433      	strb	r3, [r6, r0]
 80023e2:	f885 c008 	strb.w	ip, [r5, #8]
 80023e6:	60ea      	str	r2, [r5, #12]
 80023e8:	788b      	ldrb	r3, [r1, #2]
 80023ea:	e778      	b.n	80022de <d_unqualified_name+0x82>
 80023ec:	f04f 0c01 	mov.w	ip, #1
 80023f0:	e7e3      	b.n	80023ba <d_unqualified_name+0x15e>
 80023f2:	f04f 0c05 	mov.w	ip, #5
 80023f6:	e7e0      	b.n	80023ba <d_unqualified_name+0x15e>
 80023f8:	f04f 0c04 	mov.w	ip, #4
 80023fc:	e7dd      	b.n	80023ba <d_unqualified_name+0x15e>
 80023fe:	f04f 0c03 	mov.w	ip, #3
 8002402:	e7da      	b.n	80023ba <d_unqualified_name+0x15e>
 8002404:	3102      	adds	r1, #2
 8002406:	60e1      	str	r1, [r4, #12]
 8002408:	f04f 0805 	mov.w	r8, #5
 800240c:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002410:	4283      	cmp	r3, r0
 8002412:	f280 80ac 	bge.w	800256e <d_unqualified_name+0x312>
 8002416:	6926      	ldr	r6, [r4, #16]
 8002418:	0118      	lsls	r0, r3, #4
 800241a:	1835      	adds	r5, r6, r0
 800241c:	3301      	adds	r3, #1
 800241e:	2700      	movs	r7, #0
 8002420:	606f      	str	r7, [r5, #4]
 8002422:	6163      	str	r3, [r4, #20]
 8002424:	2a00      	cmp	r2, #0
 8002426:	f000 80ab 	beq.w	8002580 <d_unqualified_name+0x324>
 800242a:	2307      	movs	r3, #7
 800242c:	606f      	str	r7, [r5, #4]
 800242e:	5433      	strb	r3, [r6, r0]
 8002430:	f885 8008 	strb.w	r8, [r5, #8]
 8002434:	60ea      	str	r2, [r5, #12]
 8002436:	780b      	ldrb	r3, [r1, #0]
 8002438:	e751      	b.n	80022de <d_unqualified_name+0x82>
 800243a:	3102      	adds	r1, #2
 800243c:	60e1      	str	r1, [r4, #12]
 800243e:	f04f 0804 	mov.w	r8, #4
 8002442:	e7e3      	b.n	800240c <d_unqualified_name+0x1b0>
 8002444:	3102      	adds	r1, #2
 8002446:	60e1      	str	r1, [r4, #12]
 8002448:	f04f 0803 	mov.w	r8, #3
 800244c:	e7de      	b.n	800240c <d_unqualified_name+0x1b0>
 800244e:	3102      	adds	r1, #2
 8002450:	60e1      	str	r1, [r4, #12]
 8002452:	f04f 0802 	mov.w	r8, #2
 8002456:	e7d9      	b.n	800240c <d_unqualified_name+0x1b0>
 8002458:	1c4b      	adds	r3, r1, #1
 800245a:	60c3      	str	r3, [r0, #12]
 800245c:	784b      	ldrb	r3, [r1, #1]
 800245e:	2b6c      	cmp	r3, #108	; 0x6c
 8002460:	f47f af75 	bne.w	800234e <d_unqualified_name+0xf2>
 8002464:	3102      	adds	r1, #2
 8002466:	60c1      	str	r1, [r0, #12]
 8002468:	f7ff fdc2 	bl	8001ff0 <d_parmlist>
 800246c:	4606      	mov	r6, r0
 800246e:	2800      	cmp	r0, #0
 8002470:	d070      	beq.n	8002554 <d_unqualified_name+0x2f8>
 8002472:	68e2      	ldr	r2, [r4, #12]
 8002474:	7813      	ldrb	r3, [r2, #0]
 8002476:	2b45      	cmp	r3, #69	; 0x45
 8002478:	f47f af69 	bne.w	800234e <d_unqualified_name+0xf2>
 800247c:	3201      	adds	r2, #1
 800247e:	60e2      	str	r2, [r4, #12]
 8002480:	4620      	mov	r0, r4
 8002482:	f7fe f803 	bl	800048c <d_compact_number>
 8002486:	f1b0 0e00 	subs.w	lr, r0, #0
 800248a:	db63      	blt.n	8002554 <d_unqualified_name+0x2f8>
 800248c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8002490:	4293      	cmp	r3, r2
 8002492:	68e0      	ldr	r0, [r4, #12]
 8002494:	db1b      	blt.n	80024ce <d_unqualified_name+0x272>
 8002496:	7803      	ldrb	r3, [r0, #0]
 8002498:	2500      	movs	r5, #0
 800249a:	e720      	b.n	80022de <d_unqualified_name+0x82>
 800249c:	6926      	ldr	r6, [r4, #16]
 800249e:	6a22      	ldr	r2, [r4, #32]
 80024a0:	f8d4 e024 	ldr.w	lr, [r4, #36]	; 0x24
 80024a4:	0119      	lsls	r1, r3, #4
 80024a6:	1875      	adds	r5, r6, r1
 80024a8:	3301      	adds	r3, #1
 80024aa:	f04f 0c00 	mov.w	ip, #0
 80024ae:	f8c5 c004 	str.w	ip, [r5, #4]
 80024b2:	4572      	cmp	r2, lr
 80024b4:	6163      	str	r3, [r4, #20]
 80024b6:	f04f 0347 	mov.w	r3, #71	; 0x47
 80024ba:	5473      	strb	r3, [r6, r1]
 80024bc:	60a8      	str	r0, [r5, #8]
 80024be:	da4d      	bge.n	800255c <d_unqualified_name+0x300>
 80024c0:	69e3      	ldr	r3, [r4, #28]
 80024c2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80024c6:	3201      	adds	r2, #1
 80024c8:	6222      	str	r2, [r4, #32]
 80024ca:	783b      	ldrb	r3, [r7, #0]
 80024cc:	e707      	b.n	80022de <d_unqualified_name+0x82>
 80024ce:	6927      	ldr	r7, [r4, #16]
 80024d0:	6a22      	ldr	r2, [r4, #32]
 80024d2:	f8d4 8024 	ldr.w	r8, [r4, #36]	; 0x24
 80024d6:	0119      	lsls	r1, r3, #4
 80024d8:	187d      	adds	r5, r7, r1
 80024da:	3301      	adds	r3, #1
 80024dc:	f04f 0c00 	mov.w	ip, #0
 80024e0:	f8c5 c004 	str.w	ip, [r5, #4]
 80024e4:	4542      	cmp	r2, r8
 80024e6:	6163      	str	r3, [r4, #20]
 80024e8:	f04f 0345 	mov.w	r3, #69	; 0x45
 80024ec:	547b      	strb	r3, [r7, r1]
 80024ee:	e9c5 6e02 	strd	r6, lr, [r5, #8]
 80024f2:	da36      	bge.n	8002562 <d_unqualified_name+0x306>
 80024f4:	69e3      	ldr	r3, [r4, #28]
 80024f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80024fa:	3201      	adds	r2, #1
 80024fc:	6222      	str	r2, [r4, #32]
 80024fe:	7803      	ldrb	r3, [r0, #0]
 8002500:	e6ed      	b.n	80022de <d_unqualified_name+0x82>
 8002502:	1c4b      	adds	r3, r1, #1
 8002504:	60e3      	str	r3, [r4, #12]
 8002506:	788b      	ldrb	r3, [r1, #2]
 8002508:	3b31      	subs	r3, #49	; 0x31
 800250a:	2b04      	cmp	r3, #4
 800250c:	d832      	bhi.n	8002574 <d_unqualified_name+0x318>
 800250e:	e8df f003 	tbb	[pc, r3]
 8002512:	1c03      	.short	0x1c03
 8002514:	1217      	.short	0x1217
 8002516:	0d          	.byte	0x0d
 8002517:	00          	.byte	0x00
 8002518:	3103      	adds	r1, #3
 800251a:	60e1      	str	r1, [r4, #12]
 800251c:	f04f 0801 	mov.w	r8, #1
 8002520:	4620      	mov	r0, r4
 8002522:	f7ff f8f5 	bl	8001710 <d_type>
 8002526:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002528:	68e1      	ldr	r1, [r4, #12]
 800252a:	e76f      	b.n	800240c <d_unqualified_name+0x1b0>
 800252c:	3103      	adds	r1, #3
 800252e:	60e1      	str	r1, [r4, #12]
 8002530:	f04f 0805 	mov.w	r8, #5
 8002534:	e7f4      	b.n	8002520 <d_unqualified_name+0x2c4>
 8002536:	3103      	adds	r1, #3
 8002538:	60e1      	str	r1, [r4, #12]
 800253a:	f04f 0804 	mov.w	r8, #4
 800253e:	e7ef      	b.n	8002520 <d_unqualified_name+0x2c4>
 8002540:	3103      	adds	r1, #3
 8002542:	60e1      	str	r1, [r4, #12]
 8002544:	f04f 0803 	mov.w	r8, #3
 8002548:	e7ea      	b.n	8002520 <d_unqualified_name+0x2c4>
 800254a:	3103      	adds	r1, #3
 800254c:	60e1      	str	r1, [r4, #12]
 800254e:	f04f 0802 	mov.w	r8, #2
 8002552:	e7e5      	b.n	8002520 <d_unqualified_name+0x2c4>
 8002554:	68e3      	ldr	r3, [r4, #12]
 8002556:	2500      	movs	r5, #0
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	e6c0      	b.n	80022de <d_unqualified_name+0x82>
 800255c:	783b      	ldrb	r3, [r7, #0]
 800255e:	4665      	mov	r5, ip
 8002560:	e6bd      	b.n	80022de <d_unqualified_name+0x82>
 8002562:	7803      	ldrb	r3, [r0, #0]
 8002564:	4665      	mov	r5, ip
 8002566:	e6ba      	b.n	80022de <d_unqualified_name+0x82>
 8002568:	788b      	ldrb	r3, [r1, #2]
 800256a:	2500      	movs	r5, #0
 800256c:	e6b7      	b.n	80022de <d_unqualified_name+0x82>
 800256e:	780b      	ldrb	r3, [r1, #0]
 8002570:	2500      	movs	r5, #0
 8002572:	e6b4      	b.n	80022de <d_unqualified_name+0x82>
 8002574:	784b      	ldrb	r3, [r1, #1]
 8002576:	2500      	movs	r5, #0
 8002578:	e6b1      	b.n	80022de <d_unqualified_name+0x82>
 800257a:	788b      	ldrb	r3, [r1, #2]
 800257c:	4615      	mov	r5, r2
 800257e:	e6ae      	b.n	80022de <d_unqualified_name+0x82>
 8002580:	780b      	ldrb	r3, [r1, #0]
 8002582:	4615      	mov	r5, r2
 8002584:	e6ab      	b.n	80022de <d_unqualified_name+0x82>
 8002586:	3102      	adds	r1, #2
 8002588:	60e1      	str	r1, [r4, #12]
 800258a:	f04f 0801 	mov.w	r8, #1
 800258e:	e73d      	b.n	800240c <d_unqualified_name+0x1b0>
 8002590:	080b38ac 	.word	0x080b38ac

08002594 <d_encoding>:
 8002594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002598:	68c3      	ldr	r3, [r0, #12]
 800259a:	781a      	ldrb	r2, [r3, #0]
 800259c:	2a47      	cmp	r2, #71	; 0x47
 800259e:	4604      	mov	r4, r0
 80025a0:	d019      	beq.n	80025d6 <d_encoding+0x42>
 80025a2:	2a54      	cmp	r2, #84	; 0x54
 80025a4:	d017      	beq.n	80025d6 <d_encoding+0x42>
 80025a6:	460e      	mov	r6, r1
 80025a8:	f7fe ff06 	bl	80013b8 <d_name>
 80025ac:	4605      	mov	r5, r0
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d07d      	beq.n	80026ae <d_encoding+0x11a>
 80025b2:	2e00      	cmp	r6, #0
 80025b4:	d057      	beq.n	8002666 <d_encoding+0xd2>
 80025b6:	68a3      	ldr	r3, [r4, #8]
 80025b8:	07db      	lsls	r3, r3, #31
 80025ba:	d454      	bmi.n	8002666 <d_encoding+0xd2>
 80025bc:	e000      	b.n	80025c0 <d_encoding+0x2c>
 80025be:	68ad      	ldr	r5, [r5, #8]
 80025c0:	782b      	ldrb	r3, [r5, #0]
 80025c2:	f1a3 021c 	sub.w	r2, r3, #28
 80025c6:	2a04      	cmp	r2, #4
 80025c8:	d9f9      	bls.n	80025be <d_encoding+0x2a>
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	f000 8186 	beq.w	80028dc <d_encoding+0x348>
 80025d0:	4628      	mov	r0, r5
 80025d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80025d8:	f101 0214 	add.w	r2, r1, #20
 80025dc:	6322      	str	r2, [r4, #48]	; 0x30
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	2a54      	cmp	r2, #84	; 0x54
 80025e2:	d068      	beq.n	80026b6 <d_encoding+0x122>
 80025e4:	2a47      	cmp	r2, #71	; 0x47
 80025e6:	d162      	bne.n	80026ae <d_encoding+0x11a>
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	60e2      	str	r2, [r4, #12]
 80025ec:	785a      	ldrb	r2, [r3, #1]
 80025ee:	2a00      	cmp	r2, #0
 80025f0:	d05d      	beq.n	80026ae <d_encoding+0x11a>
 80025f2:	1c9a      	adds	r2, r3, #2
 80025f4:	60e2      	str	r2, [r4, #12]
 80025f6:	785a      	ldrb	r2, [r3, #1]
 80025f8:	3a41      	subs	r2, #65	; 0x41
 80025fa:	2a31      	cmp	r2, #49	; 0x31
 80025fc:	d857      	bhi.n	80026ae <d_encoding+0x11a>
 80025fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002602:	013e      	.short	0x013e
 8002604:	00560056 	.word	0x00560056
 8002608:	00560056 	.word	0x00560056
 800260c:	00560056 	.word	0x00560056
 8002610:	00560056 	.word	0x00560056
 8002614:	00560056 	.word	0x00560056
 8002618:	00560056 	.word	0x00560056
 800261c:	00560056 	.word	0x00560056
 8002620:	00560056 	.word	0x00560056
 8002624:	0056014a 	.word	0x0056014a
 8002628:	00560159 	.word	0x00560159
 800262c:	005600e0 	.word	0x005600e0
 8002630:	00560056 	.word	0x00560056
 8002634:	00560056 	.word	0x00560056
 8002638:	00560056 	.word	0x00560056
 800263c:	00560056 	.word	0x00560056
 8002640:	00560056 	.word	0x00560056
 8002644:	00560056 	.word	0x00560056
 8002648:	00560056 	.word	0x00560056
 800264c:	00560056 	.word	0x00560056
 8002650:	00560056 	.word	0x00560056
 8002654:	00560056 	.word	0x00560056
 8002658:	00560056 	.word	0x00560056
 800265c:	00560056 	.word	0x00560056
 8002660:	00560056 	.word	0x00560056
 8002664:	00eb      	.short	0x00eb
 8002666:	68e3      	ldr	r3, [r4, #12]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0b0      	beq.n	80025d0 <d_encoding+0x3c>
 800266e:	2b45      	cmp	r3, #69	; 0x45
 8002670:	d0ae      	beq.n	80025d0 <d_encoding+0x3c>
 8002672:	4629      	mov	r1, r5
 8002674:	780b      	ldrb	r3, [r1, #0]
 8002676:	2b20      	cmp	r3, #32
 8002678:	f200 8218 	bhi.w	8002aac <d_encoding+0x518>
 800267c:	2b1c      	cmp	r3, #28
 800267e:	f080 821e 	bcs.w	8002abe <d_encoding+0x52a>
 8002682:	2b04      	cmp	r3, #4
 8002684:	f040 8091 	bne.w	80027aa <d_encoding+0x216>
 8002688:	688a      	ldr	r2, [r1, #8]
 800268a:	b16a      	cbz	r2, 80026a8 <d_encoding+0x114>
 800268c:	7813      	ldrb	r3, [r2, #0]
 800268e:	2b08      	cmp	r3, #8
 8002690:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8002694:	f200 8086 	bhi.w	80027a4 <d_encoding+0x210>
 8002698:	2b07      	cmp	r3, #7
 800269a:	f080 8086 	bcs.w	80027aa <d_encoding+0x216>
 800269e:	2901      	cmp	r1, #1
 80026a0:	d802      	bhi.n	80026a8 <d_encoding+0x114>
 80026a2:	68d2      	ldr	r2, [r2, #12]
 80026a4:	2a00      	cmp	r2, #0
 80026a6:	d1f1      	bne.n	800268c <d_encoding+0xf8>
 80026a8:	2101      	movs	r1, #1
 80026aa:	e07f      	b.n	80027ac <d_encoding+0x218>
 80026ac:	60e7      	str	r7, [r4, #12]
 80026ae:	2500      	movs	r5, #0
 80026b0:	4628      	mov	r0, r5
 80026b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	60e2      	str	r2, [r4, #12]
 80026ba:	785a      	ldrb	r2, [r3, #1]
 80026bc:	2a00      	cmp	r2, #0
 80026be:	d0f6      	beq.n	80026ae <d_encoding+0x11a>
 80026c0:	1c9a      	adds	r2, r3, #2
 80026c2:	60e2      	str	r2, [r4, #12]
 80026c4:	785b      	ldrb	r3, [r3, #1]
 80026c6:	3b43      	subs	r3, #67	; 0x43
 80026c8:	2b33      	cmp	r3, #51	; 0x33
 80026ca:	d8f0      	bhi.n	80026ae <d_encoding+0x11a>
 80026cc:	a201      	add	r2, pc, #4	; (adr r2, 80026d4 <d_encoding+0x140>)
 80026ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d2:	bf00      	nop
 80026d4:	08002a29 	.word	0x08002a29
 80026d8:	080026af 	.word	0x080026af
 80026dc:	080026af 	.word	0x080026af
 80026e0:	08002a13 	.word	0x08002a13
 80026e4:	080026af 	.word	0x080026af
 80026e8:	080029fd 	.word	0x080029fd
 80026ec:	080029e7 	.word	0x080029e7
 80026f0:	080029d1 	.word	0x080029d1
 80026f4:	080026af 	.word	0x080026af
 80026f8:	080026af 	.word	0x080026af
 80026fc:	080026af 	.word	0x080026af
 8002700:	080026af 	.word	0x080026af
 8002704:	080026af 	.word	0x080026af
 8002708:	080026af 	.word	0x080026af
 800270c:	080026af 	.word	0x080026af
 8002710:	080026af 	.word	0x080026af
 8002714:	080029bb 	.word	0x080029bb
 8002718:	080029a1 	.word	0x080029a1
 800271c:	080026af 	.word	0x080026af
 8002720:	08002987 	.word	0x08002987
 8002724:	08002971 	.word	0x08002971
 8002728:	080026af 	.word	0x080026af
 800272c:	080026af 	.word	0x080026af
 8002730:	080026af 	.word	0x080026af
 8002734:	080026af 	.word	0x080026af
 8002738:	080026af 	.word	0x080026af
 800273c:	080026af 	.word	0x080026af
 8002740:	080026af 	.word	0x080026af
 8002744:	080026af 	.word	0x080026af
 8002748:	080026af 	.word	0x080026af
 800274c:	080026af 	.word	0x080026af
 8002750:	080026af 	.word	0x080026af
 8002754:	0800293d 	.word	0x0800293d
 8002758:	080026af 	.word	0x080026af
 800275c:	080026af 	.word	0x080026af
 8002760:	080026af 	.word	0x080026af
 8002764:	080026af 	.word	0x080026af
 8002768:	08002917 	.word	0x08002917
 800276c:	080026af 	.word	0x080026af
 8002770:	080026af 	.word	0x080026af
 8002774:	080026af 	.word	0x080026af
 8002778:	080026af 	.word	0x080026af
 800277c:	080026af 	.word	0x080026af
 8002780:	080026af 	.word	0x080026af
 8002784:	080026af 	.word	0x080026af
 8002788:	080026af 	.word	0x080026af
 800278c:	080026af 	.word	0x080026af
 8002790:	080026af 	.word	0x080026af
 8002794:	080026af 	.word	0x080026af
 8002798:	080026af 	.word	0x080026af
 800279c:	080026af 	.word	0x080026af
 80027a0:	080028f1 	.word	0x080028f1
 80027a4:	2b34      	cmp	r3, #52	; 0x34
 80027a6:	f47f af7f 	bne.w	80026a8 <d_encoding+0x114>
 80027aa:	2100      	movs	r1, #0
 80027ac:	4620      	mov	r0, r4
 80027ae:	f7ff fd15 	bl	80021dc <d_bare_function_type>
 80027b2:	462a      	mov	r2, r5
 80027b4:	4603      	mov	r3, r0
 80027b6:	2103      	movs	r1, #3
 80027b8:	4620      	mov	r0, r4
 80027ba:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027be:	f7fd bd27 	b.w	8000210 <d_make_comp>
 80027c2:	4620      	mov	r0, r4
 80027c4:	f7fe fdf8 	bl	80013b8 <d_name>
 80027c8:	2300      	movs	r3, #0
 80027ca:	4602      	mov	r2, r0
 80027cc:	2113      	movs	r1, #19
 80027ce:	4620      	mov	r0, r4
 80027d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027d4:	f7fd bd1c 	b.w	8000210 <d_make_comp>
 80027d8:	f104 000c 	add.w	r0, r4, #12
 80027dc:	f7fd fe12 	bl	8000404 <d_number.isra.1>
 80027e0:	2801      	cmp	r0, #1
 80027e2:	f77f af64 	ble.w	80026ae <d_encoding+0x11a>
 80027e6:	68e3      	ldr	r3, [r4, #12]
 80027e8:	781a      	ldrb	r2, [r3, #0]
 80027ea:	2a00      	cmp	r2, #0
 80027ec:	f43f af5f 	beq.w	80026ae <d_encoding+0x11a>
 80027f0:	1c5f      	adds	r7, r3, #1
 80027f2:	60e7      	str	r7, [r4, #12]
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b5f      	cmp	r3, #95	; 0x5f
 80027f8:	f47f af59 	bne.w	80026ae <d_encoding+0x11a>
 80027fc:	2200      	movs	r2, #0
 80027fe:	1e45      	subs	r5, r0, #1
 8002800:	4690      	mov	r8, r2
 8002802:	f04f 0940 	mov.w	r9, #64	; 0x40
 8002806:	783b      	ldrb	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	f43f af50 	beq.w	80026ae <d_encoding+0x11a>
 800280e:	2b24      	cmp	r3, #36	; 0x24
 8002810:	f040 812a 	bne.w	8002a68 <d_encoding+0x4d4>
 8002814:	787b      	ldrb	r3, [r7, #1]
 8002816:	2b53      	cmp	r3, #83	; 0x53
 8002818:	f000 8156 	beq.w	8002ac8 <d_encoding+0x534>
 800281c:	2b5f      	cmp	r3, #95	; 0x5f
 800281e:	f000 8155 	beq.w	8002acc <d_encoding+0x538>
 8002822:	2b24      	cmp	r3, #36	; 0x24
 8002824:	f47f af43 	bne.w	80026ae <d_encoding+0x11a>
 8002828:	4619      	mov	r1, r3
 800282a:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 800282e:	68e7      	ldr	r7, [r4, #12]
 8002830:	4298      	cmp	r0, r3
 8002832:	f107 0702 	add.w	r7, r7, #2
 8002836:	f6bf af39 	bge.w	80026ac <d_encoding+0x118>
 800283a:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800283e:	0106      	lsls	r6, r0, #4
 8002840:	eb0c 0306 	add.w	r3, ip, r6
 8002844:	3001      	adds	r0, #1
 8002846:	f8c3 8004 	str.w	r8, [r3, #4]
 800284a:	3d02      	subs	r5, #2
 800284c:	6160      	str	r0, [r4, #20]
 800284e:	f80c 9006 	strb.w	r9, [ip, r6]
 8002852:	6099      	str	r1, [r3, #8]
 8002854:	60e7      	str	r7, [r4, #12]
 8002856:	2a00      	cmp	r2, #0
 8002858:	f000 8126 	beq.w	8002aa8 <d_encoding+0x514>
 800285c:	213f      	movs	r1, #63	; 0x3f
 800285e:	4620      	mov	r0, r4
 8002860:	f7fd fcd6 	bl	8000210 <d_make_comp>
 8002864:	4602      	mov	r2, r0
 8002866:	2800      	cmp	r0, #0
 8002868:	f43f af21 	beq.w	80026ae <d_encoding+0x11a>
 800286c:	2d00      	cmp	r5, #0
 800286e:	dcca      	bgt.n	8002806 <d_encoding+0x272>
 8002870:	4620      	mov	r0, r4
 8002872:	2300      	movs	r3, #0
 8002874:	213e      	movs	r1, #62	; 0x3e
 8002876:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287a:	f7fd bcc9 	b.w	8000210 <d_make_comp>
 800287e:	2100      	movs	r1, #0
 8002880:	4620      	mov	r0, r4
 8002882:	f7ff fe87 	bl	8002594 <d_encoding>
 8002886:	2300      	movs	r3, #0
 8002888:	4602      	mov	r2, r0
 800288a:	2117      	movs	r1, #23
 800288c:	4620      	mov	r0, r4
 800288e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002892:	f7fd bcbd 	b.w	8000210 <d_make_comp>
 8002896:	4620      	mov	r0, r4
 8002898:	f7fe fd8e 	bl	80013b8 <d_name>
 800289c:	4605      	mov	r5, r0
 800289e:	4620      	mov	r0, r4
 80028a0:	f7fd fddc 	bl	800045c <d_number_component>
 80028a4:	462a      	mov	r2, r5
 80028a6:	4603      	mov	r3, r0
 80028a8:	2116      	movs	r1, #22
 80028aa:	4620      	mov	r0, r4
 80028ac:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028b0:	f7fd bcae 	b.w	8000210 <d_make_comp>
 80028b4:	789a      	ldrb	r2, [r3, #2]
 80028b6:	2100      	movs	r1, #0
 80028b8:	4620      	mov	r0, r4
 80028ba:	b12a      	cbz	r2, 80028c8 <d_encoding+0x334>
 80028bc:	1cda      	adds	r2, r3, #3
 80028be:	60e2      	str	r2, [r4, #12]
 80028c0:	789b      	ldrb	r3, [r3, #2]
 80028c2:	2b6e      	cmp	r3, #110	; 0x6e
 80028c4:	f000 8109 	beq.w	8002ada <d_encoding+0x546>
 80028c8:	f7ff fe64 	bl	8002594 <d_encoding>
 80028cc:	2300      	movs	r3, #0
 80028ce:	4602      	mov	r2, r0
 80028d0:	2148      	movs	r1, #72	; 0x48
 80028d2:	4620      	mov	r0, r4
 80028d4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028d8:	f7fd bc9a 	b.w	8000210 <d_make_comp>
 80028dc:	68ea      	ldr	r2, [r5, #12]
 80028de:	e000      	b.n	80028e2 <d_encoding+0x34e>
 80028e0:	6892      	ldr	r2, [r2, #8]
 80028e2:	7810      	ldrb	r0, [r2, #0]
 80028e4:	f7fd fd80 	bl	80003e8 <is_fnqual_component_type>
 80028e8:	2800      	cmp	r0, #0
 80028ea:	d1f9      	bne.n	80028e0 <d_encoding+0x34c>
 80028ec:	60ea      	str	r2, [r5, #12]
 80028ee:	e66f      	b.n	80025d0 <d_encoding+0x3c>
 80028f0:	2176      	movs	r1, #118	; 0x76
 80028f2:	4620      	mov	r0, r4
 80028f4:	f7fe f80a 	bl	800090c <d_call_offset>
 80028f8:	2800      	cmp	r0, #0
 80028fa:	f43f aed8 	beq.w	80026ae <d_encoding+0x11a>
 80028fe:	2100      	movs	r1, #0
 8002900:	4620      	mov	r0, r4
 8002902:	f7ff fe47 	bl	8002594 <d_encoding>
 8002906:	2300      	movs	r3, #0
 8002908:	4602      	mov	r2, r0
 800290a:	2110      	movs	r1, #16
 800290c:	4620      	mov	r0, r4
 800290e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002912:	f7fd bc7d 	b.w	8000210 <d_make_comp>
 8002916:	2168      	movs	r1, #104	; 0x68
 8002918:	4620      	mov	r0, r4
 800291a:	f7fd fff7 	bl	800090c <d_call_offset>
 800291e:	2800      	cmp	r0, #0
 8002920:	f43f aec5 	beq.w	80026ae <d_encoding+0x11a>
 8002924:	2100      	movs	r1, #0
 8002926:	4620      	mov	r0, r4
 8002928:	f7ff fe34 	bl	8002594 <d_encoding>
 800292c:	2300      	movs	r3, #0
 800292e:	4602      	mov	r2, r0
 8002930:	210f      	movs	r1, #15
 8002932:	4620      	mov	r0, r4
 8002934:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002938:	f7fd bc6a 	b.w	8000210 <d_make_comp>
 800293c:	2100      	movs	r1, #0
 800293e:	4620      	mov	r0, r4
 8002940:	f7fd ffe4 	bl	800090c <d_call_offset>
 8002944:	2800      	cmp	r0, #0
 8002946:	f43f aeb2 	beq.w	80026ae <d_encoding+0x11a>
 800294a:	2100      	movs	r1, #0
 800294c:	4620      	mov	r0, r4
 800294e:	f7fd ffdd 	bl	800090c <d_call_offset>
 8002952:	2800      	cmp	r0, #0
 8002954:	f43f aeab 	beq.w	80026ae <d_encoding+0x11a>
 8002958:	2100      	movs	r1, #0
 800295a:	4620      	mov	r0, r4
 800295c:	f7ff fe1a 	bl	8002594 <d_encoding>
 8002960:	2300      	movs	r3, #0
 8002962:	4602      	mov	r2, r0
 8002964:	2111      	movs	r1, #17
 8002966:	4620      	mov	r0, r4
 8002968:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800296c:	f7fd bc50 	b.w	8000210 <d_make_comp>
 8002970:	4620      	mov	r0, r4
 8002972:	f7fe fd21 	bl	80013b8 <d_name>
 8002976:	2300      	movs	r3, #0
 8002978:	4602      	mov	r2, r0
 800297a:	2115      	movs	r1, #21
 800297c:	4620      	mov	r0, r4
 800297e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002982:	f7fd bc45 	b.w	8000210 <d_make_comp>
 8002986:	310f      	adds	r1, #15
 8002988:	6321      	str	r1, [r4, #48]	; 0x30
 800298a:	4620      	mov	r0, r4
 800298c:	f7fe fec0 	bl	8001710 <d_type>
 8002990:	2300      	movs	r3, #0
 8002992:	4602      	mov	r2, r0
 8002994:	2109      	movs	r1, #9
 8002996:	4620      	mov	r0, r4
 8002998:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800299c:	f7fd bc38 	b.w	8000210 <d_make_comp>
 80029a0:	310a      	adds	r1, #10
 80029a2:	6321      	str	r1, [r4, #48]	; 0x30
 80029a4:	4620      	mov	r0, r4
 80029a6:	f7fe feb3 	bl	8001710 <d_type>
 80029aa:	2300      	movs	r3, #0
 80029ac:	4602      	mov	r2, r0
 80029ae:	210a      	movs	r1, #10
 80029b0:	4620      	mov	r0, r4
 80029b2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029b6:	f7fd bc2b 	b.w	8000210 <d_make_comp>
 80029ba:	4620      	mov	r0, r4
 80029bc:	f7fe fea8 	bl	8001710 <d_type>
 80029c0:	2300      	movs	r3, #0
 80029c2:	4602      	mov	r2, r0
 80029c4:	210d      	movs	r1, #13
 80029c6:	4620      	mov	r0, r4
 80029c8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029cc:	f7fd bc20 	b.w	8000210 <d_make_comp>
 80029d0:	4620      	mov	r0, r4
 80029d2:	f7fe fe9d 	bl	8001710 <d_type>
 80029d6:	2300      	movs	r3, #0
 80029d8:	4602      	mov	r2, r0
 80029da:	2112      	movs	r1, #18
 80029dc:	4620      	mov	r0, r4
 80029de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029e2:	f7fd bc15 	b.w	8000210 <d_make_comp>
 80029e6:	4620      	mov	r0, r4
 80029e8:	f7fe fe92 	bl	8001710 <d_type>
 80029ec:	2300      	movs	r3, #0
 80029ee:	4602      	mov	r2, r0
 80029f0:	210c      	movs	r1, #12
 80029f2:	4620      	mov	r0, r4
 80029f4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029f8:	f7fd bc0a 	b.w	8000210 <d_make_comp>
 80029fc:	4620      	mov	r0, r4
 80029fe:	f7fe fcdb 	bl	80013b8 <d_name>
 8002a02:	2300      	movs	r3, #0
 8002a04:	4602      	mov	r2, r0
 8002a06:	2114      	movs	r1, #20
 8002a08:	4620      	mov	r0, r4
 8002a0a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a0e:	f7fd bbff 	b.w	8000210 <d_make_comp>
 8002a12:	4620      	mov	r0, r4
 8002a14:	f7fe fe7c 	bl	8001710 <d_type>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	210e      	movs	r1, #14
 8002a1e:	4620      	mov	r0, r4
 8002a20:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a24:	f7fd bbf4 	b.w	8000210 <d_make_comp>
 8002a28:	4620      	mov	r0, r4
 8002a2a:	f7fe fe71 	bl	8001710 <d_type>
 8002a2e:	4605      	mov	r5, r0
 8002a30:	f104 000c 	add.w	r0, r4, #12
 8002a34:	f7fd fce6 	bl	8000404 <d_number.isra.1>
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	f6ff ae38 	blt.w	80026ae <d_encoding+0x11a>
 8002a3e:	68e3      	ldr	r3, [r4, #12]
 8002a40:	781a      	ldrb	r2, [r3, #0]
 8002a42:	2a5f      	cmp	r2, #95	; 0x5f
 8002a44:	f47f ae33 	bne.w	80026ae <d_encoding+0x11a>
 8002a48:	3301      	adds	r3, #1
 8002a4a:	60e3      	str	r3, [r4, #12]
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	f7fe fe5f 	bl	8001710 <d_type>
 8002a52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a54:	1d59      	adds	r1, r3, #5
 8002a56:	6321      	str	r1, [r4, #48]	; 0x30
 8002a58:	4602      	mov	r2, r0
 8002a5a:	462b      	mov	r3, r5
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	210b      	movs	r1, #11
 8002a60:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a64:	f7fd bbd4 	b.w	8000210 <d_make_comp>
 8002a68:	463e      	mov	r6, r7
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	e004      	b.n	8002a78 <d_encoding+0x4e4>
 8002a6e:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8002a72:	b123      	cbz	r3, 8002a7e <d_encoding+0x4ea>
 8002a74:	2b24      	cmp	r3, #36	; 0x24
 8002a76:	d002      	beq.n	8002a7e <d_encoding+0x4ea>
 8002a78:	3101      	adds	r1, #1
 8002a7a:	42a9      	cmp	r1, r5
 8002a7c:	dbf7      	blt.n	8002a6e <d_encoding+0x4da>
 8002a7e:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002a82:	4283      	cmp	r3, r0
 8002a84:	da24      	bge.n	8002ad0 <d_encoding+0x53c>
 8002a86:	e9d4 c603 	ldrd	ip, r6, [r4, #12]
 8002a8a:	0118      	lsls	r0, r3, #4
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	6163      	str	r3, [r4, #20]
 8002a90:	1833      	adds	r3, r6, r0
 8002a92:	1a6d      	subs	r5, r5, r1
 8002a94:	f8c3 8004 	str.w	r8, [r3, #4]
 8002a98:	f806 8000 	strb.w	r8, [r6, r0]
 8002a9c:	609f      	str	r7, [r3, #8]
 8002a9e:	eb0c 0701 	add.w	r7, ip, r1
 8002aa2:	60d9      	str	r1, [r3, #12]
 8002aa4:	60e7      	str	r7, [r4, #12]
 8002aa6:	e6d6      	b.n	8002856 <d_encoding+0x2c2>
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	e6df      	b.n	800286c <d_encoding+0x2d8>
 8002aac:	2b4c      	cmp	r3, #76	; 0x4c
 8002aae:	f1a3 024e 	sub.w	r2, r3, #78	; 0x4e
 8002ab2:	d004      	beq.n	8002abe <d_encoding+0x52a>
 8002ab4:	f4ff ae79 	bcc.w	80027aa <d_encoding+0x216>
 8002ab8:	2a01      	cmp	r2, #1
 8002aba:	f63f ae76 	bhi.w	80027aa <d_encoding+0x216>
 8002abe:	6889      	ldr	r1, [r1, #8]
 8002ac0:	2900      	cmp	r1, #0
 8002ac2:	f47f add7 	bne.w	8002674 <d_encoding+0xe0>
 8002ac6:	e671      	b.n	80027ac <d_encoding+0x218>
 8002ac8:	212f      	movs	r1, #47	; 0x2f
 8002aca:	e6ae      	b.n	800282a <d_encoding+0x296>
 8002acc:	212e      	movs	r1, #46	; 0x2e
 8002ace:	e6ac      	b.n	800282a <d_encoding+0x296>
 8002ad0:	68e3      	ldr	r3, [r4, #12]
 8002ad2:	440b      	add	r3, r1
 8002ad4:	60e3      	str	r3, [r4, #12]
 8002ad6:	2500      	movs	r5, #0
 8002ad8:	e57a      	b.n	80025d0 <d_encoding+0x3c>
 8002ada:	f7ff fd5b 	bl	8002594 <d_encoding>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	2149      	movs	r1, #73	; 0x49
 8002ae4:	4620      	mov	r0, r4
 8002ae6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002aea:	f7fd bb91 	b.w	8000210 <d_make_comp>
 8002aee:	bf00      	nop

08002af0 <d_expr_primary>:
 8002af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af2:	68c2      	ldr	r2, [r0, #12]
 8002af4:	7813      	ldrb	r3, [r2, #0]
 8002af6:	2b4c      	cmp	r3, #76	; 0x4c
 8002af8:	d144      	bne.n	8002b84 <d_expr_primary+0x94>
 8002afa:	1c53      	adds	r3, r2, #1
 8002afc:	60c3      	str	r3, [r0, #12]
 8002afe:	7851      	ldrb	r1, [r2, #1]
 8002b00:	295f      	cmp	r1, #95	; 0x5f
 8002b02:	4604      	mov	r4, r0
 8002b04:	d040      	beq.n	8002b88 <d_expr_primary+0x98>
 8002b06:	295a      	cmp	r1, #90	; 0x5a
 8002b08:	d10c      	bne.n	8002b24 <d_expr_primary+0x34>
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	60e3      	str	r3, [r4, #12]
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4620      	mov	r0, r4
 8002b12:	f7ff fd3f 	bl	8002594 <d_encoding>
 8002b16:	68e3      	ldr	r3, [r4, #12]
 8002b18:	781a      	ldrb	r2, [r3, #0]
 8002b1a:	2a45      	cmp	r2, #69	; 0x45
 8002b1c:	d132      	bne.n	8002b84 <d_expr_primary+0x94>
 8002b1e:	3301      	adds	r3, #1
 8002b20:	60e3      	str	r3, [r4, #12]
 8002b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b24:	f7fe fdf4 	bl	8001710 <d_type>
 8002b28:	b360      	cbz	r0, 8002b84 <d_expr_primary+0x94>
 8002b2a:	7803      	ldrb	r3, [r0, #0]
 8002b2c:	2b27      	cmp	r3, #39	; 0x27
 8002b2e:	d032      	beq.n	8002b96 <d_expr_primary+0xa6>
 8002b30:	68e6      	ldr	r6, [r4, #12]
 8002b32:	7833      	ldrb	r3, [r6, #0]
 8002b34:	2b6e      	cmp	r3, #110	; 0x6e
 8002b36:	d037      	beq.n	8002ba8 <d_expr_primary+0xb8>
 8002b38:	213c      	movs	r1, #60	; 0x3c
 8002b3a:	2b45      	cmp	r3, #69	; 0x45
 8002b3c:	d040      	beq.n	8002bc0 <d_expr_primary+0xd0>
 8002b3e:	b30b      	cbz	r3, 8002b84 <d_expr_primary+0x94>
 8002b40:	4633      	mov	r3, r6
 8002b42:	e000      	b.n	8002b46 <d_expr_primary+0x56>
 8002b44:	b1f5      	cbz	r5, 8002b84 <d_expr_primary+0x94>
 8002b46:	3301      	adds	r3, #1
 8002b48:	60e3      	str	r3, [r4, #12]
 8002b4a:	781d      	ldrb	r5, [r3, #0]
 8002b4c:	2d45      	cmp	r5, #69	; 0x45
 8002b4e:	d1f9      	bne.n	8002b44 <d_expr_primary+0x54>
 8002b50:	1b9d      	subs	r5, r3, r6
 8002b52:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	da0b      	bge.n	8002b72 <d_expr_primary+0x82>
 8002b5a:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8002b5e:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 8002b62:	eb0e 030c 	add.w	r3, lr, ip
 8002b66:	3201      	adds	r2, #1
 8002b68:	2700      	movs	r7, #0
 8002b6a:	605f      	str	r7, [r3, #4]
 8002b6c:	6162      	str	r2, [r4, #20]
 8002b6e:	b106      	cbz	r6, 8002b72 <d_expr_primary+0x82>
 8002b70:	bb05      	cbnz	r5, 8002bb4 <d_expr_primary+0xc4>
 8002b72:	2300      	movs	r3, #0
 8002b74:	4602      	mov	r2, r0
 8002b76:	4620      	mov	r0, r4
 8002b78:	f7fd fb4a 	bl	8000210 <d_make_comp>
 8002b7c:	68e3      	ldr	r3, [r4, #12]
 8002b7e:	781a      	ldrb	r2, [r3, #0]
 8002b80:	2a45      	cmp	r2, #69	; 0x45
 8002b82:	d0cc      	beq.n	8002b1e <d_expr_primary+0x2e>
 8002b84:	2000      	movs	r0, #0
 8002b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b88:	1c93      	adds	r3, r2, #2
 8002b8a:	60c3      	str	r3, [r0, #12]
 8002b8c:	7892      	ldrb	r2, [r2, #2]
 8002b8e:	2a5a      	cmp	r2, #90	; 0x5a
 8002b90:	d0bb      	beq.n	8002b0a <d_expr_primary+0x1a>
 8002b92:	2000      	movs	r0, #0
 8002b94:	e7c1      	b.n	8002b1a <d_expr_primary+0x2a>
 8002b96:	6883      	ldr	r3, [r0, #8]
 8002b98:	7c1a      	ldrb	r2, [r3, #16]
 8002b9a:	2a00      	cmp	r2, #0
 8002b9c:	d0c8      	beq.n	8002b30 <d_expr_primary+0x40>
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	6323      	str	r3, [r4, #48]	; 0x30
 8002ba6:	e7c3      	b.n	8002b30 <d_expr_primary+0x40>
 8002ba8:	1c72      	adds	r2, r6, #1
 8002baa:	60e2      	str	r2, [r4, #12]
 8002bac:	7873      	ldrb	r3, [r6, #1]
 8002bae:	213d      	movs	r1, #61	; 0x3d
 8002bb0:	4616      	mov	r6, r2
 8002bb2:	e7c2      	b.n	8002b3a <d_expr_primary+0x4a>
 8002bb4:	605f      	str	r7, [r3, #4]
 8002bb6:	f80e 700c 	strb.w	r7, [lr, ip]
 8002bba:	e9c3 6502 	strd	r6, r5, [r3, #8]
 8002bbe:	e7d9      	b.n	8002b74 <d_expr_primary+0x84>
 8002bc0:	2500      	movs	r5, #0
 8002bc2:	e7c6      	b.n	8002b52 <d_expr_primary+0x62>

08002bc4 <d_print_comp>:
 8002bc4:	b112      	cbz	r2, 8002bcc <d_print_comp+0x8>
 8002bc6:	6853      	ldr	r3, [r2, #4]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	dd03      	ble.n	8002bd4 <d_print_comp+0x10>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8002bd2:	4770      	bx	lr
 8002bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bd8:	4615      	mov	r5, r2
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	606a      	str	r2, [r5, #4]
 8002bde:	b099      	sub	sp, #100	; 0x64
 8002be0:	f8d0 7118 	ldr.w	r7, [r0, #280]	; 0x118
 8002be4:	9504      	str	r5, [sp, #16]
 8002be6:	460e      	mov	r6, r1
 8002be8:	ab04      	add	r3, sp, #16
 8002bea:	f8d0 1128 	ldr.w	r1, [r0, #296]	; 0x128
 8002bee:	9105      	str	r1, [sp, #20]
 8002bf0:	4604      	mov	r4, r0
 8002bf2:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 8002bf6:	2f00      	cmp	r7, #0
 8002bf8:	f040 80d7 	bne.w	8002daa <d_print_comp+0x1e6>
 8002bfc:	7828      	ldrb	r0, [r5, #0]
 8002bfe:	284f      	cmp	r0, #79	; 0x4f
 8002c00:	f201 82ef 	bhi.w	80041e2 <d_print_comp+0x161e>
 8002c04:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002c08:	0ab80a87 	.word	0x0ab80a87
 8002c0c:	0a4f0ab8 	.word	0x0a4f0ab8
 8002c10:	079407c6 	.word	0x079407c6
 8002c14:	075e0767 	.word	0x075e0767
 8002c18:	070f0737 	.word	0x070f0737
 8002c1c:	06bf06e7 	.word	0x06bf06e7
 8002c20:	066f0697 	.word	0x066f0697
 8002c24:	061f0647 	.word	0x061f0647
 8002c28:	091f0947 	.word	0x091f0947
 8002c2c:	08cf08f7 	.word	0x08cf08f7
 8002c30:	087f08a7 	.word	0x087f08a7
 8002c34:	082f0857 	.word	0x082f0857
 8002c38:	09bf09d6 	.word	0x09bf09d6
 8002c3c:	09bf09bf 	.word	0x09bf09bf
 8002c40:	09990999 	.word	0x09990999
 8002c44:	09990999 	.word	0x09990999
 8002c48:	09990999 	.word	0x09990999
 8002c4c:	096f0999 	.word	0x096f0999
 8002c50:	0999096f 	.word	0x0999096f
 8002c54:	0a1d0999 	.word	0x0a1d0999
 8002c58:	06060a14 	.word	0x06060a14
 8002c5c:	05720592 	.word	0x05720592
 8002c60:	0572051b 	.word	0x0572051b
 8002c64:	04d304d3 	.word	0x04d304d3
 8002c68:	045c0488 	.word	0x045c0488
 8002c6c:	0aed0434 	.word	0x0aed0434
 8002c70:	0404040c 	.word	0x0404040c
 8002c74:	039c03b0 	.word	0x039c03b0
 8002c78:	038d0397 	.word	0x038d0397
 8002c7c:	03880388 	.word	0x03880388
 8002c80:	03330333 	.word	0x03330333
 8002c84:	02fe030b 	.word	0x02fe030b
 8002c88:	02aa02dc 	.word	0x02aa02dc
 8002c8c:	025a0282 	.word	0x025a0282
 8002c90:	01f80232 	.word	0x01f80232
 8002c94:	01d00aed 	.word	0x01d00aed
 8002c98:	015301a8 	.word	0x015301a8
 8002c9c:	017b0105 	.word	0x017b0105
 8002ca0:	00d80999 	.word	0x00d80999
 8002ca4:	09990999 	.word	0x09990999
 8002ca8:	68aa      	ldr	r2, [r5, #8]
 8002caa:	6893      	ldr	r3, [r2, #8]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	7859      	ldrb	r1, [r3, #1]
 8002cb0:	2963      	cmp	r1, #99	; 0x63
 8002cb2:	d109      	bne.n	8002cc8 <d_print_comp+0x104>
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	f1a3 0163 	sub.w	r1, r3, #99	; 0x63
 8002cba:	2901      	cmp	r1, #1
 8002cbc:	f242 8319 	bls.w	80052f2 <d_print_comp+0x272e>
 8002cc0:	3b72      	subs	r3, #114	; 0x72
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	f242 8315 	bls.w	80052f2 <d_print_comp+0x272e>
 8002cc8:	f105 030c 	add.w	r3, r5, #12
 8002ccc:	4631      	mov	r1, r6
 8002cce:	4620      	mov	r0, r4
 8002cd0:	f003 fcd2 	bl	8006678 <d_maybe_print_fold_expression.isra.20>
 8002cd4:	4680      	mov	r8, r0
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	f042 8400 	bne.w	80054dc <d_print_comp+0x2918>
 8002cdc:	68ab      	ldr	r3, [r5, #8]
 8002cde:	781a      	ldrb	r2, [r3, #0]
 8002ce0:	2a31      	cmp	r2, #49	; 0x31
 8002ce2:	f002 8592 	beq.w	800580a <d_print_comp+0x2c46>
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	49d7      	ldr	r1, [pc, #860]	; (8003048 <d_print_comp+0x484>)
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	f004 f850 	bl	8006d90 <strcmp>
 8002cf0:	68eb      	ldr	r3, [r5, #12]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	b918      	cbnz	r0, 8002cfe <d_print_comp+0x13a>
 8002cf6:	7813      	ldrb	r3, [r2, #0]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	f002 85d4 	beq.w	80058a6 <d_print_comp+0x2ce2>
 8002cfe:	4631      	mov	r1, r6
 8002d00:	4620      	mov	r0, r4
 8002d02:	f003 fc67 	bl	80065d4 <d_print_subexpr>
 8002d06:	68af      	ldr	r7, [r5, #8]
 8002d08:	49d0      	ldr	r1, [pc, #832]	; (800304c <d_print_comp+0x488>)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f8d3 8000 	ldr.w	r8, [r3]
 8002d10:	4640      	mov	r0, r8
 8002d12:	f004 f83d 	bl	8006d90 <strcmp>
 8002d16:	4681      	mov	r9, r0
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	f042 83d0 	bne.w	80054be <d_print_comp+0x28fa>
 8002d1e:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8002d22:	2fff      	cmp	r7, #255	; 0xff
 8002d24:	d110      	bne.n	8002d48 <d_print_comp+0x184>
 8002d26:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8002d2a:	4639      	mov	r1, r7
 8002d2c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d34:	4620      	mov	r0, r4
 8002d36:	4798      	blx	r3
 8002d38:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002d3c:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 8002d40:	3301      	adds	r3, #1
 8002d42:	464f      	mov	r7, r9
 8002d44:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002d48:	1c7a      	adds	r2, r7, #1
 8002d4a:	235b      	movs	r3, #91	; 0x5b
 8002d4c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002d50:	55e3      	strb	r3, [r4, r7]
 8002d52:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002d56:	68eb      	ldr	r3, [r5, #12]
 8002d58:	4631      	mov	r1, r6
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	f7ff ff31 	bl	8002bc4 <d_print_comp>
 8002d62:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8002d66:	2fff      	cmp	r7, #255	; 0xff
 8002d68:	d111      	bne.n	8002d8e <d_print_comp+0x1ca>
 8002d6a:	2600      	movs	r6, #0
 8002d6c:	4639      	mov	r1, r7
 8002d6e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d72:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002d76:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	4798      	blx	r3
 8002d7e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002d82:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8002d86:	3301      	adds	r3, #1
 8002d88:	4637      	mov	r7, r6
 8002d8a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002d8e:	235d      	movs	r3, #93	; 0x5d
 8002d90:	1c7a      	adds	r2, r7, #1
 8002d92:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002d96:	55e3      	strb	r3, [r4, r7]
 8002d98:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002d9c:	68ab      	ldr	r3, [r5, #8]
 8002d9e:	781a      	ldrb	r2, [r3, #0]
 8002da0:	2a31      	cmp	r2, #49	; 0x31
 8002da2:	f002 83ad 	beq.w	8005500 <d_print_comp+0x293c>
 8002da6:	9905      	ldr	r1, [sp, #20]
 8002da8:	686a      	ldr	r2, [r5, #4]
 8002daa:	f8c4 1128 	str.w	r1, [r4, #296]	; 0x128
 8002dae:	3a01      	subs	r2, #1
 8002db0:	606a      	str	r2, [r5, #4]
 8002db2:	b019      	add	sp, #100	; 0x64
 8002db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002db8:	4fa5      	ldr	r7, [pc, #660]	; (8003050 <d_print_comp+0x48c>)
 8002dba:	68aa      	ldr	r2, [r5, #8]
 8002dbc:	4631      	mov	r1, r6
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	f7ff ff00 	bl	8002bc4 <d_print_comp>
 8002dc4:	f107 0808 	add.w	r8, r7, #8
 8002dc8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002dcc:	f04f 0900 	mov.w	r9, #0
 8002dd0:	e016      	b.n	8002e00 <d_print_comp+0x23c>
 8002dd2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002dd6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002dda:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002dde:	4798      	blx	r3
 8002de0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002de4:	3301      	adds	r3, #1
 8002de6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002dea:	2200      	movs	r2, #0
 8002dec:	2301      	movs	r3, #1
 8002dee:	45b8      	cmp	r8, r7
 8002df0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002df4:	f804 a002 	strb.w	sl, [r4, r2]
 8002df8:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8002dfc:	f001 82f9 	beq.w	80043f2 <d_print_comp+0x182e>
 8002e00:	2bff      	cmp	r3, #255	; 0xff
 8002e02:	4619      	mov	r1, r3
 8002e04:	4620      	mov	r0, r4
 8002e06:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8002e0a:	d0e2      	beq.n	8002dd2 <d_print_comp+0x20e>
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	3301      	adds	r3, #1
 8002e10:	e7ed      	b.n	8002dee <d_print_comp+0x22a>
 8002e12:	68a9      	ldr	r1, [r5, #8]
 8002e14:	4620      	mov	r0, r4
 8002e16:	f7fd fcef 	bl	80007f8 <d_find_pack>
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	f002 81e1 	beq.w	80051e2 <d_print_comp+0x261e>
 8002e20:	2300      	movs	r3, #0
 8002e22:	7802      	ldrb	r2, [r0, #0]
 8002e24:	2a2f      	cmp	r2, #47	; 0x2f
 8002e26:	f041 85df 	bne.w	80049e8 <d_print_comp+0x1e24>
 8002e2a:	6882      	ldr	r2, [r0, #8]
 8002e2c:	2a00      	cmp	r2, #0
 8002e2e:	f001 85db 	beq.w	80049e8 <d_print_comp+0x1e24>
 8002e32:	68c0      	ldr	r0, [r0, #12]
 8002e34:	3301      	adds	r3, #1
 8002e36:	2800      	cmp	r0, #0
 8002e38:	d1f3      	bne.n	8002e22 <d_print_comp+0x25e>
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	68ab      	ldr	r3, [r5, #8]
 8002e3e:	9301      	str	r3, [sp, #4]
 8002e40:	1e4a      	subs	r2, r1, #1
 8002e42:	9202      	str	r2, [sp, #8]
 8002e44:	f04f 0a00 	mov.w	sl, #0
 8002e48:	4689      	mov	r9, r1
 8002e4a:	9503      	str	r5, [sp, #12]
 8002e4c:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
 8002e50:	9a01      	ldr	r2, [sp, #4]
 8002e52:	4631      	mov	r1, r6
 8002e54:	4620      	mov	r0, r4
 8002e56:	f7ff feb5 	bl	8002bc4 <d_print_comp>
 8002e5a:	9b02      	ldr	r3, [sp, #8]
 8002e5c:	429f      	cmp	r7, r3
 8002e5e:	f281 81c6 	bge.w	80041ee <d_print_comp+0x162a>
 8002e62:	4d7c      	ldr	r5, [pc, #496]	; (8003054 <d_print_comp+0x490>)
 8002e64:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002e68:	f105 0802 	add.w	r8, r5, #2
 8002e6c:	e016      	b.n	8002e9c <d_print_comp+0x2d8>
 8002e6e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e72:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e76:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8002e7a:	4798      	blx	r3
 8002e7c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002e80:	3301      	adds	r3, #1
 8002e82:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002e86:	2200      	movs	r2, #0
 8002e88:	2301      	movs	r3, #1
 8002e8a:	45a8      	cmp	r8, r5
 8002e8c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002e90:	f804 b002 	strb.w	fp, [r4, r2]
 8002e94:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 8002e98:	f001 81a9 	beq.w	80041ee <d_print_comp+0x162a>
 8002e9c:	2bff      	cmp	r3, #255	; 0xff
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f815 bb01 	ldrb.w	fp, [r5], #1
 8002ea6:	d0e2      	beq.n	8002e6e <d_print_comp+0x2aa>
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	3301      	adds	r3, #1
 8002eac:	e7ed      	b.n	8002e8a <d_print_comp+0x2c6>
 8002eae:	4f6a      	ldr	r7, [pc, #424]	; (8003058 <d_print_comp+0x494>)
 8002eb0:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002eb4:	f107 081a 	add.w	r8, r7, #26
 8002eb8:	f04f 0900 	mov.w	r9, #0
 8002ebc:	e016      	b.n	8002eec <d_print_comp+0x328>
 8002ebe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ec2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002ec6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002eca:	4798      	blx	r3
 8002ecc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	2301      	movs	r3, #1
 8002eda:	45b8      	cmp	r8, r7
 8002edc:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002ee0:	f804 a002 	strb.w	sl, [r4, r2]
 8002ee4:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8002ee8:	f001 82f1 	beq.w	80044ce <d_print_comp+0x190a>
 8002eec:	2bff      	cmp	r3, #255	; 0xff
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8002ef6:	d0e2      	beq.n	8002ebe <d_print_comp+0x2fa>
 8002ef8:	461a      	mov	r2, r3
 8002efa:	3301      	adds	r3, #1
 8002efc:	e7ed      	b.n	8002eda <d_print_comp+0x316>
 8002efe:	4f57      	ldr	r7, [pc, #348]	; (800305c <d_print_comp+0x498>)
 8002f00:	68aa      	ldr	r2, [r5, #8]
 8002f02:	4631      	mov	r1, r6
 8002f04:	4620      	mov	r0, r4
 8002f06:	f7ff fe5d 	bl	8002bc4 <d_print_comp>
 8002f0a:	f107 0805 	add.w	r8, r7, #5
 8002f0e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002f12:	f04f 0900 	mov.w	r9, #0
 8002f16:	e016      	b.n	8002f46 <d_print_comp+0x382>
 8002f18:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f1c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f20:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002f24:	4798      	blx	r3
 8002f26:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002f30:	2200      	movs	r2, #0
 8002f32:	2301      	movs	r3, #1
 8002f34:	45b8      	cmp	r8, r7
 8002f36:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002f3a:	f804 a002 	strb.w	sl, [r4, r2]
 8002f3e:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8002f42:	f001 827c 	beq.w	800443e <d_print_comp+0x187a>
 8002f46:	2bff      	cmp	r3, #255	; 0xff
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	f817 ab01 	ldrb.w	sl, [r7], #1
 8002f50:	d0e2      	beq.n	8002f18 <d_print_comp+0x354>
 8002f52:	461a      	mov	r2, r3
 8002f54:	3301      	adds	r3, #1
 8002f56:	e7ed      	b.n	8002f34 <d_print_comp+0x370>
 8002f58:	4f41      	ldr	r7, [pc, #260]	; (8003060 <d_print_comp+0x49c>)
 8002f5a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002f5e:	f107 0816 	add.w	r8, r7, #22
 8002f62:	f04f 0900 	mov.w	r9, #0
 8002f66:	e016      	b.n	8002f96 <d_print_comp+0x3d2>
 8002f68:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f6c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f70:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002f74:	4798      	blx	r3
 8002f76:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002f80:	2200      	movs	r2, #0
 8002f82:	2301      	movs	r3, #1
 8002f84:	45b8      	cmp	r8, r7
 8002f86:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002f8a:	f804 a002 	strb.w	sl, [r4, r2]
 8002f8e:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8002f92:	f001 81f4 	beq.w	800437e <d_print_comp+0x17ba>
 8002f96:	2bff      	cmp	r3, #255	; 0xff
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4620      	mov	r0, r4
 8002f9c:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8002fa0:	d0e2      	beq.n	8002f68 <d_print_comp+0x3a4>
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	e7ed      	b.n	8002f84 <d_print_comp+0x3c0>
 8002fa8:	4e2e      	ldr	r6, [pc, #184]	; (8003064 <d_print_comp+0x4a0>)
 8002faa:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002fae:	f106 070e 	add.w	r7, r6, #14
 8002fb2:	f04f 0800 	mov.w	r8, #0
 8002fb6:	e016      	b.n	8002fe6 <d_print_comp+0x422>
 8002fb8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002fbc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002fc0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002fc4:	4798      	blx	r3
 8002fc6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8002fca:	3301      	adds	r3, #1
 8002fcc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	42b7      	cmp	r7, r6
 8002fd6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002fda:	f804 9002 	strb.w	r9, [r4, r2]
 8002fde:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8002fe2:	f001 81d5 	beq.w	8004390 <d_print_comp+0x17cc>
 8002fe6:	2bff      	cmp	r3, #255	; 0xff
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4620      	mov	r0, r4
 8002fec:	f816 9f01 	ldrb.w	r9, [r6, #1]!
 8002ff0:	d0e2      	beq.n	8002fb8 <d_print_comp+0x3f4>
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	e7ed      	b.n	8002fd4 <d_print_comp+0x410>
 8002ff8:	4f1b      	ldr	r7, [pc, #108]	; (8003068 <d_print_comp+0x4a4>)
 8002ffa:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002ffe:	f107 0808 	add.w	r8, r7, #8
 8003002:	f04f 0900 	mov.w	r9, #0
 8003006:	e016      	b.n	8003036 <d_print_comp+0x472>
 8003008:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800300c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003010:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003014:	4798      	blx	r3
 8003016:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800301a:	3301      	adds	r3, #1
 800301c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003020:	2200      	movs	r2, #0
 8003022:	2301      	movs	r3, #1
 8003024:	45b8      	cmp	r8, r7
 8003026:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800302a:	f804 a002 	strb.w	sl, [r4, r2]
 800302e:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003032:	f001 8114 	beq.w	800425e <d_print_comp+0x169a>
 8003036:	2bff      	cmp	r3, #255	; 0xff
 8003038:	4619      	mov	r1, r3
 800303a:	4620      	mov	r0, r4
 800303c:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003040:	d0e2      	beq.n	8003008 <d_print_comp+0x444>
 8003042:	461a      	mov	r2, r3
 8003044:	3301      	adds	r3, #1
 8003046:	e7ed      	b.n	8003024 <d_print_comp+0x460>
 8003048:	080b3870 	.word	0x080b3870
 800304c:	080b3a70 	.word	0x080b3a70
 8003050:	080b3b2b 	.word	0x080b3b2b
 8003054:	080b3a44 	.word	0x080b3a44
 8003058:	080b3a0f 	.word	0x080b3a0f
 800305c:	080b38b0 	.word	0x080b38b0
 8003060:	080b3a13 	.word	0x080b3a13
 8003064:	080b3b1b 	.word	0x080b3b1b
 8003068:	080b3b0b 	.word	0x080b3b0b
 800306c:	4fb9      	ldr	r7, [pc, #740]	; (8003354 <d_print_comp+0x790>)
 800306e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003072:	f107 081c 	add.w	r8, r7, #28
 8003076:	f04f 0900 	mov.w	r9, #0
 800307a:	e016      	b.n	80030aa <d_print_comp+0x4e6>
 800307c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003080:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003084:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003088:	4798      	blx	r3
 800308a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800308e:	3301      	adds	r3, #1
 8003090:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003094:	2200      	movs	r2, #0
 8003096:	2301      	movs	r3, #1
 8003098:	45b8      	cmp	r8, r7
 800309a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800309e:	f804 a002 	strb.w	sl, [r4, r2]
 80030a2:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80030a6:	f001 810f 	beq.w	80042c8 <d_print_comp+0x1704>
 80030aa:	2bff      	cmp	r3, #255	; 0xff
 80030ac:	4619      	mov	r1, r3
 80030ae:	4620      	mov	r0, r4
 80030b0:	f817 af01 	ldrb.w	sl, [r7, #1]!
 80030b4:	d0e2      	beq.n	800307c <d_print_comp+0x4b8>
 80030b6:	461a      	mov	r2, r3
 80030b8:	3301      	adds	r3, #1
 80030ba:	e7ed      	b.n	8003098 <d_print_comp+0x4d4>
 80030bc:	4fa6      	ldr	r7, [pc, #664]	; (8003358 <d_print_comp+0x794>)
 80030be:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80030c2:	f107 081d 	add.w	r8, r7, #29
 80030c6:	f04f 0900 	mov.w	r9, #0
 80030ca:	e016      	b.n	80030fa <d_print_comp+0x536>
 80030cc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80030d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80030d4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80030d8:	4798      	blx	r3
 80030da:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80030de:	3301      	adds	r3, #1
 80030e0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80030e4:	2200      	movs	r2, #0
 80030e6:	2301      	movs	r3, #1
 80030e8:	4547      	cmp	r7, r8
 80030ea:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80030ee:	f804 a002 	strb.w	sl, [r4, r2]
 80030f2:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80030f6:	f001 8083 	beq.w	8004200 <d_print_comp+0x163c>
 80030fa:	2bff      	cmp	r3, #255	; 0xff
 80030fc:	4619      	mov	r1, r3
 80030fe:	4620      	mov	r0, r4
 8003100:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003104:	d0e2      	beq.n	80030cc <d_print_comp+0x508>
 8003106:	461a      	mov	r2, r3
 8003108:	3301      	adds	r3, #1
 800310a:	e7ed      	b.n	80030e8 <d_print_comp+0x524>
 800310c:	4f93      	ldr	r7, [pc, #588]	; (800335c <d_print_comp+0x798>)
 800310e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003112:	f107 080a 	add.w	r8, r7, #10
 8003116:	f04f 0900 	mov.w	r9, #0
 800311a:	e016      	b.n	800314a <d_print_comp+0x586>
 800311c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003120:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003124:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003128:	4798      	blx	r3
 800312a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800312e:	3301      	adds	r3, #1
 8003130:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003134:	2200      	movs	r2, #0
 8003136:	2301      	movs	r3, #1
 8003138:	45b8      	cmp	r8, r7
 800313a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800313e:	f804 a002 	strb.w	sl, [r4, r2]
 8003142:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003146:	f001 8064 	beq.w	8004212 <d_print_comp+0x164e>
 800314a:	2bff      	cmp	r3, #255	; 0xff
 800314c:	4619      	mov	r1, r3
 800314e:	4620      	mov	r0, r4
 8003150:	f817 ab01 	ldrb.w	sl, [r7], #1
 8003154:	d0e2      	beq.n	800311c <d_print_comp+0x558>
 8003156:	461a      	mov	r2, r3
 8003158:	3301      	adds	r3, #1
 800315a:	e7ed      	b.n	8003138 <d_print_comp+0x574>
 800315c:	a808      	add	r0, sp, #32
 800315e:	68aa      	ldr	r2, [r5, #8]
 8003160:	497f      	ldr	r1, [pc, #508]	; (8003360 <d_print_comp+0x79c>)
 8003162:	f026 f86f 	bl	8029244 <sprintf>
 8003166:	a808      	add	r0, sp, #32
 8003168:	f003 fe1c 	bl	8006da4 <strlen>
 800316c:	2800      	cmp	r0, #0
 800316e:	f001 81b7 	beq.w	80044e0 <d_print_comp+0x191c>
 8003172:	ae08      	add	r6, sp, #32
 8003174:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003178:	1837      	adds	r7, r6, r0
 800317a:	f04f 0800 	mov.w	r8, #0
 800317e:	e016      	b.n	80031ae <d_print_comp+0x5ea>
 8003180:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003184:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003188:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800318c:	4798      	blx	r3
 800318e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003192:	3301      	adds	r3, #1
 8003194:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003198:	2200      	movs	r2, #0
 800319a:	2301      	movs	r3, #1
 800319c:	42be      	cmp	r6, r7
 800319e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80031a2:	f804 9002 	strb.w	r9, [r4, r2]
 80031a6:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80031aa:	f001 8199 	beq.w	80044e0 <d_print_comp+0x191c>
 80031ae:	2bff      	cmp	r3, #255	; 0xff
 80031b0:	4619      	mov	r1, r3
 80031b2:	4620      	mov	r0, r4
 80031b4:	f816 9b01 	ldrb.w	r9, [r6], #1
 80031b8:	d0e2      	beq.n	8003180 <d_print_comp+0x5bc>
 80031ba:	461a      	mov	r2, r3
 80031bc:	3301      	adds	r3, #1
 80031be:	e7ed      	b.n	800319c <d_print_comp+0x5d8>
 80031c0:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80031c4:	f895 8008 	ldrb.w	r8, [r5, #8]
 80031c8:	2fff      	cmp	r7, #255	; 0xff
 80031ca:	d111      	bne.n	80031f0 <d_print_comp+0x62c>
 80031cc:	2600      	movs	r6, #0
 80031ce:	4639      	mov	r1, r7
 80031d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80031d4:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80031d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80031dc:	4620      	mov	r0, r4
 80031de:	4798      	blx	r3
 80031e0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80031e4:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80031e8:	3301      	adds	r3, #1
 80031ea:	4637      	mov	r7, r6
 80031ec:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80031f0:	1c7b      	adds	r3, r7, #1
 80031f2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80031f6:	f804 8007 	strb.w	r8, [r4, r7]
 80031fa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80031fe:	686a      	ldr	r2, [r5, #4]
 8003200:	9905      	ldr	r1, [sp, #20]
 8003202:	e5d2      	b.n	8002daa <d_print_comp+0x1e6>
 8003204:	68aa      	ldr	r2, [r5, #8]
 8003206:	4631      	mov	r1, r6
 8003208:	4620      	mov	r0, r4
 800320a:	f7ff fcdb 	bl	8002bc4 <d_print_comp>
 800320e:	4631      	mov	r1, r6
 8003210:	68ea      	ldr	r2, [r5, #12]
 8003212:	4620      	mov	r0, r4
 8003214:	f7ff fcd6 	bl	8002bc4 <d_print_comp>
 8003218:	9905      	ldr	r1, [sp, #20]
 800321a:	686a      	ldr	r2, [r5, #4]
 800321c:	e5c5      	b.n	8002daa <d_print_comp+0x1e6>
 800321e:	4f51      	ldr	r7, [pc, #324]	; (8003364 <d_print_comp+0x7a0>)
 8003220:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003224:	f107 080e 	add.w	r8, r7, #14
 8003228:	f04f 0900 	mov.w	r9, #0
 800322c:	e016      	b.n	800325c <d_print_comp+0x698>
 800322e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003232:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003236:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800323a:	4798      	blx	r3
 800323c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003240:	3301      	adds	r3, #1
 8003242:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003246:	2200      	movs	r2, #0
 8003248:	2301      	movs	r3, #1
 800324a:	45b8      	cmp	r8, r7
 800324c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003250:	f804 a002 	strb.w	sl, [r4, r2]
 8003254:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003258:	f001 8146 	beq.w	80044e8 <d_print_comp+0x1924>
 800325c:	2bff      	cmp	r3, #255	; 0xff
 800325e:	4619      	mov	r1, r3
 8003260:	4620      	mov	r0, r4
 8003262:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003266:	d0e2      	beq.n	800322e <d_print_comp+0x66a>
 8003268:	461a      	mov	r2, r3
 800326a:	3301      	adds	r3, #1
 800326c:	e7ed      	b.n	800324a <d_print_comp+0x686>
 800326e:	68ab      	ldr	r3, [r5, #8]
 8003270:	781a      	ldrb	r2, [r3, #0]
 8003272:	2a27      	cmp	r2, #39	; 0x27
 8003274:	f001 8572 	beq.w	8004d5c <d_print_comp+0x2198>
 8003278:	f04f 0800 	mov.w	r8, #0
 800327c:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003280:	2fff      	cmp	r7, #255	; 0xff
 8003282:	d112      	bne.n	80032aa <d_print_comp+0x6e6>
 8003284:	f04f 0900 	mov.w	r9, #0
 8003288:	4639      	mov	r1, r7
 800328a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800328e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003292:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003296:	4620      	mov	r0, r4
 8003298:	4798      	blx	r3
 800329a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800329e:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 80032a2:	3301      	adds	r3, #1
 80032a4:	464f      	mov	r7, r9
 80032a6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80032aa:	2328      	movs	r3, #40	; 0x28
 80032ac:	1c7a      	adds	r2, r7, #1
 80032ae:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80032b2:	55e3      	strb	r3, [r4, r7]
 80032b4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80032b8:	68aa      	ldr	r2, [r5, #8]
 80032ba:	4631      	mov	r1, r6
 80032bc:	4620      	mov	r0, r4
 80032be:	f7ff fc81 	bl	8002bc4 <d_print_comp>
 80032c2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80032c6:	2bff      	cmp	r3, #255	; 0xff
 80032c8:	f041 85b8 	bne.w	8004e3c <d_print_comp+0x2278>
 80032cc:	2200      	movs	r2, #0
 80032ce:	4619      	mov	r1, r3
 80032d0:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 80032d4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80032d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80032dc:	4620      	mov	r0, r4
 80032de:	4798      	blx	r3
 80032e0:	2329      	movs	r3, #41	; 0x29
 80032e2:	7023      	strb	r3, [r4, #0]
 80032e4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80032e8:	782a      	ldrb	r2, [r5, #0]
 80032ea:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80032ee:	2101      	movs	r1, #1
 80032f0:	3301      	adds	r3, #1
 80032f2:	2a3d      	cmp	r2, #61	; 0x3d
 80032f4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80032f8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80032fc:	f001 85bb 	beq.w	8004e76 <d_print_comp+0x22b2>
 8003300:	f1b8 0f08 	cmp.w	r8, #8
 8003304:	f001 8556 	beq.w	8004db4 <d_print_comp+0x21f0>
 8003308:	4631      	mov	r1, r6
 800330a:	68ea      	ldr	r2, [r5, #12]
 800330c:	4620      	mov	r0, r4
 800330e:	f7ff fc59 	bl	8002bc4 <d_print_comp>
 8003312:	9905      	ldr	r1, [sp, #20]
 8003314:	686a      	ldr	r2, [r5, #4]
 8003316:	e548      	b.n	8002daa <d_print_comp+0x1e6>
 8003318:	2301      	movs	r3, #1
 800331a:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800331e:	686a      	ldr	r2, [r5, #4]
 8003320:	e543      	b.n	8002daa <d_print_comp+0x1e6>
 8003322:	68eb      	ldr	r3, [r5, #12]
 8003324:	781a      	ldrb	r2, [r3, #0]
 8003326:	2a3a      	cmp	r2, #58	; 0x3a
 8003328:	f001 8405 	beq.w	8004b36 <d_print_comp+0x1f72>
 800332c:	2301      	movs	r3, #1
 800332e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8003332:	686a      	ldr	r2, [r5, #4]
 8003334:	e539      	b.n	8002daa <d_print_comp+0x1e6>
 8003336:	2301      	movs	r3, #1
 8003338:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800333c:	686a      	ldr	r2, [r5, #4]
 800333e:	e534      	b.n	8002daa <d_print_comp+0x1e6>
 8003340:	68eb      	ldr	r3, [r5, #12]
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	2b38      	cmp	r3, #56	; 0x38
 8003346:	f43f acaf 	beq.w	8002ca8 <d_print_comp+0xe4>
 800334a:	2301      	movs	r3, #1
 800334c:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8003350:	686a      	ldr	r2, [r5, #4]
 8003352:	e52a      	b.n	8002daa <d_print_comp+0x1e6>
 8003354:	080b3aeb 	.word	0x080b3aeb
 8003358:	080b3acb 	.word	0x080b3acb
 800335c:	080b3aac 	.word	0x080b3aac
 8003360:	080b3868 	.word	0x080b3868
 8003364:	080b3a9b 	.word	0x080b3a9b
 8003368:	e9d5 9802 	ldrd	r9, r8, [r5, #8]
 800336c:	f899 3000 	ldrb.w	r3, [r9]
 8003370:	2b31      	cmp	r3, #49	; 0x31
 8003372:	f001 843a 	beq.w	8004bea <d_print_comp+0x2026>
 8003376:	2b33      	cmp	r3, #51	; 0x33
 8003378:	f042 8192 	bne.w	80056a0 <d_print_comp+0x2adc>
 800337c:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003380:	2fff      	cmp	r7, #255	; 0xff
 8003382:	d112      	bne.n	80033aa <d_print_comp+0x7e6>
 8003384:	f04f 0a00 	mov.w	sl, #0
 8003388:	4639      	mov	r1, r7
 800338a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800338e:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8003392:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003396:	4620      	mov	r0, r4
 8003398:	4798      	blx	r3
 800339a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800339e:	f8c4 a100 	str.w	sl, [r4, #256]	; 0x100
 80033a2:	3301      	adds	r3, #1
 80033a4:	4657      	mov	r7, sl
 80033a6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80033aa:	1c7a      	adds	r2, r7, #1
 80033ac:	2328      	movs	r3, #40	; 0x28
 80033ae:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80033b2:	55e3      	strb	r3, [r4, r7]
 80033b4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80033b8:	f8d9 2008 	ldr.w	r2, [r9, #8]
 80033bc:	4631      	mov	r1, r6
 80033be:	4620      	mov	r0, r4
 80033c0:	f7ff fc00 	bl	8002bc4 <d_print_comp>
 80033c4:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80033c8:	2fff      	cmp	r7, #255	; 0xff
 80033ca:	d112      	bne.n	80033f2 <d_print_comp+0x82e>
 80033cc:	f04f 0900 	mov.w	r9, #0
 80033d0:	4639      	mov	r1, r7
 80033d2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033d6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80033da:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033de:	4620      	mov	r0, r4
 80033e0:	4798      	blx	r3
 80033e2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80033e6:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 80033ea:	3301      	adds	r3, #1
 80033ec:	464f      	mov	r7, r9
 80033ee:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80033f2:	2329      	movs	r3, #41	; 0x29
 80033f4:	1c7a      	adds	r2, r7, #1
 80033f6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80033fa:	55e3      	strb	r3, [r4, r7]
 80033fc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003400:	4642      	mov	r2, r8
 8003402:	4631      	mov	r1, r6
 8003404:	4620      	mov	r0, r4
 8003406:	f003 f8e5 	bl	80065d4 <d_print_subexpr>
 800340a:	9905      	ldr	r1, [sp, #20]
 800340c:	686a      	ldr	r2, [r5, #4]
 800340e:	e4cc      	b.n	8002daa <d_print_comp+0x1e6>
 8003410:	4631      	mov	r1, r6
 8003412:	68aa      	ldr	r2, [r5, #8]
 8003414:	4620      	mov	r0, r4
 8003416:	f003 f89d 	bl	8006554 <d_print_expr_op>
 800341a:	9905      	ldr	r1, [sp, #20]
 800341c:	686a      	ldr	r2, [r5, #4]
 800341e:	e4c4      	b.n	8002daa <d_print_comp+0x1e6>
 8003420:	4fd2      	ldr	r7, [pc, #840]	; (800376c <d_print_comp+0xba8>)
 8003422:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003426:	f107 0809 	add.w	r8, r7, #9
 800342a:	f04f 0900 	mov.w	r9, #0
 800342e:	e016      	b.n	800345e <d_print_comp+0x89a>
 8003430:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003434:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003438:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800343c:	4798      	blx	r3
 800343e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003442:	3301      	adds	r3, #1
 8003444:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003448:	2200      	movs	r2, #0
 800344a:	2301      	movs	r3, #1
 800344c:	45b8      	cmp	r8, r7
 800344e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003452:	f804 a002 	strb.w	sl, [r4, r2]
 8003456:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 800345a:	f001 8057 	beq.w	800450c <d_print_comp+0x1948>
 800345e:	2bff      	cmp	r3, #255	; 0xff
 8003460:	4619      	mov	r1, r3
 8003462:	4620      	mov	r0, r4
 8003464:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003468:	d0e2      	beq.n	8003430 <d_print_comp+0x86c>
 800346a:	461a      	mov	r2, r3
 800346c:	3301      	adds	r3, #1
 800346e:	e7ed      	b.n	800344c <d_print_comp+0x888>
 8003470:	4fbe      	ldr	r7, [pc, #760]	; (800376c <d_print_comp+0xba8>)
 8003472:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003476:	f107 0809 	add.w	r8, r7, #9
 800347a:	f04f 0900 	mov.w	r9, #0
 800347e:	e016      	b.n	80034ae <d_print_comp+0x8ea>
 8003480:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003484:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003488:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800348c:	4798      	blx	r3
 800348e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003492:	3301      	adds	r3, #1
 8003494:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003498:	2200      	movs	r2, #0
 800349a:	2301      	movs	r3, #1
 800349c:	45b8      	cmp	r8, r7
 800349e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80034a2:	f804 a002 	strb.w	sl, [r4, r2]
 80034a6:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80034aa:	f001 8026 	beq.w	80044fa <d_print_comp+0x1936>
 80034ae:	2bff      	cmp	r3, #255	; 0xff
 80034b0:	4619      	mov	r1, r3
 80034b2:	4620      	mov	r0, r4
 80034b4:	f817 af01 	ldrb.w	sl, [r7, #1]!
 80034b8:	d0e2      	beq.n	8003480 <d_print_comp+0x8bc>
 80034ba:	461a      	mov	r2, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	e7ed      	b.n	800349c <d_print_comp+0x8d8>
 80034c0:	f8d5 a008 	ldr.w	sl, [r5, #8]
 80034c4:	4eaa      	ldr	r6, [pc, #680]	; (8003770 <d_print_comp+0xbac>)
 80034c6:	f8da 7008 	ldr.w	r7, [sl, #8]
 80034ca:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80034ce:	f106 0808 	add.w	r8, r6, #8
 80034d2:	f04f 0900 	mov.w	r9, #0
 80034d6:	e016      	b.n	8003506 <d_print_comp+0x942>
 80034d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034dc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034e0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80034e4:	4798      	blx	r3
 80034e6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80034ea:	3301      	adds	r3, #1
 80034ec:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80034f0:	2200      	movs	r2, #0
 80034f2:	2301      	movs	r3, #1
 80034f4:	4546      	cmp	r6, r8
 80034f6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80034fa:	f804 b002 	strb.w	fp, [r4, r2]
 80034fe:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 8003502:	f001 8021 	beq.w	8004548 <d_print_comp+0x1984>
 8003506:	2bff      	cmp	r3, #255	; 0xff
 8003508:	4619      	mov	r1, r3
 800350a:	4620      	mov	r0, r4
 800350c:	f816 bf01 	ldrb.w	fp, [r6, #1]!
 8003510:	d0e2      	beq.n	80034d8 <d_print_comp+0x914>
 8003512:	461a      	mov	r2, r3
 8003514:	3301      	adds	r3, #1
 8003516:	e7ed      	b.n	80034f4 <d_print_comp+0x930>
 8003518:	e9d5 2802 	ldrd	r2, r8, [r5, #8]
 800351c:	b11a      	cbz	r2, 8003526 <d_print_comp+0x962>
 800351e:	4631      	mov	r1, r6
 8003520:	4620      	mov	r0, r4
 8003522:	f7ff fb4f 	bl	8002bc4 <d_print_comp>
 8003526:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800352a:	2fff      	cmp	r7, #255	; 0xff
 800352c:	d112      	bne.n	8003554 <d_print_comp+0x990>
 800352e:	f04f 0900 	mov.w	r9, #0
 8003532:	4639      	mov	r1, r7
 8003534:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003538:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800353c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003540:	4620      	mov	r0, r4
 8003542:	4798      	blx	r3
 8003544:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003548:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 800354c:	3301      	adds	r3, #1
 800354e:	464f      	mov	r7, r9
 8003550:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003554:	1c78      	adds	r0, r7, #1
 8003556:	237b      	movs	r3, #123	; 0x7b
 8003558:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 800355c:	4642      	mov	r2, r8
 800355e:	55e3      	strb	r3, [r4, r7]
 8003560:	4631      	mov	r1, r6
 8003562:	4620      	mov	r0, r4
 8003564:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003568:	f7ff fb2c 	bl	8002bc4 <d_print_comp>
 800356c:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003570:	2fff      	cmp	r7, #255	; 0xff
 8003572:	d111      	bne.n	8003598 <d_print_comp+0x9d4>
 8003574:	2600      	movs	r6, #0
 8003576:	4639      	mov	r1, r7
 8003578:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800357c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8003580:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003584:	4620      	mov	r0, r4
 8003586:	4798      	blx	r3
 8003588:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800358c:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8003590:	3301      	adds	r3, #1
 8003592:	4637      	mov	r7, r6
 8003594:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003598:	1c7a      	adds	r2, r7, #1
 800359a:	237d      	movs	r3, #125	; 0x7d
 800359c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80035a0:	55e3      	strb	r3, [r4, r7]
 80035a2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80035a6:	686a      	ldr	r2, [r5, #4]
 80035a8:	9905      	ldr	r1, [sp, #20]
 80035aa:	f7ff bbfe 	b.w	8002daa <d_print_comp+0x1e6>
 80035ae:	68aa      	ldr	r2, [r5, #8]
 80035b0:	b11a      	cbz	r2, 80035ba <d_print_comp+0x9f6>
 80035b2:	4631      	mov	r1, r6
 80035b4:	4620      	mov	r0, r4
 80035b6:	f7ff fb05 	bl	8002bc4 <d_print_comp>
 80035ba:	68eb      	ldr	r3, [r5, #12]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f001 853d 	beq.w	800503c <d_print_comp+0x2478>
 80035c2:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80035c6:	2ffd      	cmp	r7, #253	; 0xfd
 80035c8:	d912      	bls.n	80035f0 <d_print_comp+0xa2c>
 80035ca:	f04f 0800 	mov.w	r8, #0
 80035ce:	f804 8007 	strb.w	r8, [r4, r7]
 80035d2:	4639      	mov	r1, r7
 80035d4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80035d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80035dc:	4620      	mov	r0, r4
 80035de:	4798      	blx	r3
 80035e0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80035e4:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80035e8:	3301      	adds	r3, #1
 80035ea:	4647      	mov	r7, r8
 80035ec:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80035f0:	f8df 8188 	ldr.w	r8, [pc, #392]	; 800377c <d_print_comp+0xbb8>
 80035f4:	f04f 0a00 	mov.w	sl, #0
 80035f8:	f108 0b02 	add.w	fp, r8, #2
 80035fc:	e016      	b.n	800362c <d_print_comp+0xa68>
 80035fe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003602:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8003606:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800360a:	4798      	blx	r3
 800360c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003610:	3301      	adds	r3, #1
 8003612:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003616:	2701      	movs	r7, #1
 8003618:	2300      	movs	r3, #0
 800361a:	45c3      	cmp	fp, r8
 800361c:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8003620:	f804 9003 	strb.w	r9, [r4, r3]
 8003624:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8003628:	f001 80cf 	beq.w	80047ca <d_print_comp+0x1c06>
 800362c:	2fff      	cmp	r7, #255	; 0xff
 800362e:	4639      	mov	r1, r7
 8003630:	4620      	mov	r0, r4
 8003632:	f818 9b01 	ldrb.w	r9, [r8], #1
 8003636:	d0e2      	beq.n	80035fe <d_print_comp+0xa3a>
 8003638:	463b      	mov	r3, r7
 800363a:	3701      	adds	r7, #1
 800363c:	e7ed      	b.n	800361a <d_print_comp+0xa56>
 800363e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003642:	2b00      	cmp	r3, #0
 8003644:	f041 84a0 	bne.w	8004f88 <d_print_comp+0x23c4>
 8003648:	68aa      	ldr	r2, [r5, #8]
 800364a:	4b4a      	ldr	r3, [pc, #296]	; (8003774 <d_print_comp+0xbb0>)
 800364c:	6891      	ldr	r1, [r2, #8]
 800364e:	4299      	cmp	r1, r3
 8003650:	d020      	beq.n	8003694 <d_print_comp+0xad0>
 8003652:	4631      	mov	r1, r6
 8003654:	4620      	mov	r0, r4
 8003656:	f7ff fab5 	bl	8002bc4 <d_print_comp>
 800365a:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800365e:	2fff      	cmp	r7, #255	; 0xff
 8003660:	d111      	bne.n	8003686 <d_print_comp+0xac2>
 8003662:	2600      	movs	r6, #0
 8003664:	4639      	mov	r1, r7
 8003666:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800366a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800366e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003672:	4620      	mov	r0, r4
 8003674:	4798      	blx	r3
 8003676:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800367a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800367e:	3301      	adds	r3, #1
 8003680:	4637      	mov	r7, r6
 8003682:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003686:	2320      	movs	r3, #32
 8003688:	1c7a      	adds	r2, r7, #1
 800368a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800368e:	55e3      	strb	r3, [r4, r7]
 8003690:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003694:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
 8003698:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800369c:	2a00      	cmp	r2, #0
 800369e:	f001 80a6 	beq.w	80047ee <d_print_comp+0x1c2a>
 80036a2:	4e35      	ldr	r6, [pc, #212]	; (8003778 <d_print_comp+0xbb4>)
 80036a4:	f04f 0800 	mov.w	r8, #0
 80036a8:	f106 0906 	add.w	r9, r6, #6
 80036ac:	e015      	b.n	80036da <d_print_comp+0xb16>
 80036ae:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80036b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80036b6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80036ba:	4798      	blx	r3
 80036bc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80036c0:	3301      	adds	r3, #1
 80036c2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80036c6:	2200      	movs	r2, #0
 80036c8:	2301      	movs	r3, #1
 80036ca:	45b1      	cmp	r9, r6
 80036cc:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80036d0:	54a7      	strb	r7, [r4, r2]
 80036d2:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80036d6:	f001 8183 	beq.w	80049e0 <d_print_comp+0x1e1c>
 80036da:	2bff      	cmp	r3, #255	; 0xff
 80036dc:	4619      	mov	r1, r3
 80036de:	4620      	mov	r0, r4
 80036e0:	f816 7b01 	ldrb.w	r7, [r6], #1
 80036e4:	d0e3      	beq.n	80036ae <d_print_comp+0xaea>
 80036e6:	461a      	mov	r2, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	e7ee      	b.n	80036ca <d_print_comp+0xb06>
 80036ec:	ab18      	add	r3, sp, #96	; 0x60
 80036ee:	f8d4 2114 	ldr.w	r2, [r4, #276]	; 0x114
 80036f2:	f843 2d40 	str.w	r2, [r3, #-64]!
 80036f6:	2000      	movs	r0, #0
 80036f8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80036fc:	900a      	str	r0, [sp, #40]	; 0x28
 80036fe:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8003702:	68ea      	ldr	r2, [r5, #12]
 8003704:	930b      	str	r3, [sp, #44]	; 0x2c
 8003706:	4631      	mov	r1, r6
 8003708:	4620      	mov	r0, r4
 800370a:	9509      	str	r5, [sp, #36]	; 0x24
 800370c:	f7ff fa5a 	bl	8002bc4 <d_print_comp>
 8003710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003712:	b923      	cbnz	r3, 800371e <d_print_comp+0xb5a>
 8003714:	4631      	mov	r1, r6
 8003716:	462a      	mov	r2, r5
 8003718:	4620      	mov	r0, r4
 800371a:	f002 f8e9 	bl	80058f0 <d_print_mod>
 800371e:	9b08      	ldr	r3, [sp, #32]
 8003720:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003724:	9905      	ldr	r1, [sp, #20]
 8003726:	686a      	ldr	r2, [r5, #4]
 8003728:	f7ff bb3f 	b.w	8002daa <d_print_comp+0x1e6>
 800372c:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8003730:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 8003734:	f849 cd40 	str.w	ip, [r9, #-64]!
 8003738:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 800373c:	f8cd c004 	str.w	ip, [sp, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	4667      	mov	r7, ip
 8003744:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8003748:	9509      	str	r5, [sp, #36]	; 0x24
 800374a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800374e:	2f00      	cmp	r7, #0
 8003750:	f001 852f 	beq.w	80051b2 <d_print_comp+0x25ee>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	3b19      	subs	r3, #25
 800375a:	2b02      	cmp	r3, #2
 800375c:	f201 8529 	bhi.w	80051b2 <d_print_comp+0x25ee>
 8003760:	4623      	mov	r3, r4
 8003762:	f04f 0801 	mov.w	r8, #1
 8003766:	464c      	mov	r4, r9
 8003768:	469c      	mov	ip, r3
 800376a:	e00e      	b.n	800378a <d_print_comp+0xbc6>
 800376c:	080b3a53 	.word	0x080b3a53
 8003770:	080b3a47 	.word	0x080b3a47
 8003774:	08031784 	.word	0x08031784
 8003778:	080b3a34 	.word	0x080b3a34
 800377c:	080b3a44 	.word	0x080b3a44
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	3b19      	subs	r3, #25
 8003786:	2b02      	cmp	r3, #2
 8003788:	d81d      	bhi.n	80037c6 <d_print_comp+0xc02>
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	ea4f 1e08 	mov.w	lr, r8, lsl #4
 8003790:	aa18      	add	r2, sp, #96	; 0x60
 8003792:	eb02 0b0e 	add.w	fp, r2, lr
 8003796:	b99b      	cbnz	r3, 80037c0 <d_print_comp+0xbfc>
 8003798:	f1b8 0f03 	cmp.w	r8, #3
 800379c:	f201 8517 	bhi.w	80051ce <d_print_comp+0x260a>
 80037a0:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80037a4:	f1ab 0a40 	sub.w	sl, fp, #64	; 0x40
 80037a8:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 80037ac:	f84b 4c40 	str.w	r4, [fp, #-64]
 80037b0:	2301      	movs	r3, #1
 80037b2:	eb09 040e 	add.w	r4, r9, lr
 80037b6:	f8cc 4114 	str.w	r4, [ip, #276]	; 0x114
 80037ba:	f108 0801 	add.w	r8, r8, #1
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	683f      	ldr	r7, [r7, #0]
 80037c2:	2f00      	cmp	r7, #0
 80037c4:	d1dc      	bne.n	8003780 <d_print_comp+0xbbc>
 80037c6:	68ea      	ldr	r2, [r5, #12]
 80037c8:	4631      	mov	r1, r6
 80037ca:	4660      	mov	r0, ip
 80037cc:	4664      	mov	r4, ip
 80037ce:	f7ff f9f9 	bl	8002bc4 <d_print_comp>
 80037d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037d4:	9a01      	ldr	r2, [sp, #4]
 80037d6:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80037da:	b9bb      	cbnz	r3, 800380c <d_print_comp+0xc48>
 80037dc:	f1b8 0f01 	cmp.w	r8, #1
 80037e0:	d00c      	beq.n	80037fc <d_print_comp+0xc38>
 80037e2:	eb09 1808 	add.w	r8, r9, r8, lsl #4
 80037e6:	af0c      	add	r7, sp, #48	; 0x30
 80037e8:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 80037ec:	4631      	mov	r1, r6
 80037ee:	f1a8 0810 	sub.w	r8, r8, #16
 80037f2:	4620      	mov	r0, r4
 80037f4:	f002 f87c 	bl	80058f0 <d_print_mod>
 80037f8:	4547      	cmp	r7, r8
 80037fa:	d1f5      	bne.n	80037e8 <d_print_comp+0xc24>
 80037fc:	4631      	mov	r1, r6
 80037fe:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8003802:	f105 0208 	add.w	r2, r5, #8
 8003806:	4620      	mov	r0, r4
 8003808:	f002 fdca 	bl	80063a0 <d_print_array_type.isra.14>
 800380c:	9905      	ldr	r1, [sp, #20]
 800380e:	686a      	ldr	r2, [r5, #4]
 8003810:	f7ff bacb 	b.w	8002daa <d_print_comp+0x1e6>
 8003814:	06b2      	lsls	r2, r6, #26
 8003816:	f026 0860 	bic.w	r8, r6, #96	; 0x60
 800381a:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800381e:	f101 825a 	bmi.w	8004cd6 <d_print_comp+0x2112>
 8003822:	68aa      	ldr	r2, [r5, #8]
 8003824:	b11a      	cbz	r2, 800382e <d_print_comp+0xc6a>
 8003826:	f016 0640 	ands.w	r6, r6, #64	; 0x40
 800382a:	f001 85c3 	beq.w	80053b4 <d_print_comp+0x27f0>
 800382e:	4641      	mov	r1, r8
 8003830:	f105 020c 	add.w	r2, r5, #12
 8003834:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8003838:	4620      	mov	r0, r4
 800383a:	f002 fb87 	bl	8005f4c <d_print_function_type.isra.15>
 800383e:	9905      	ldr	r1, [sp, #20]
 8003840:	686a      	ldr	r2, [r5, #4]
 8003842:	f7ff bab2 	b.w	8002daa <d_print_comp+0x1e6>
 8003846:	4fcb      	ldr	r7, [pc, #812]	; (8003b74 <d_print_comp+0xfb0>)
 8003848:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800384c:	f107 0815 	add.w	r8, r7, #21
 8003850:	f04f 0900 	mov.w	r9, #0
 8003854:	e016      	b.n	8003884 <d_print_comp+0xcc0>
 8003856:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800385a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800385e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003862:	4798      	blx	r3
 8003864:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003868:	3301      	adds	r3, #1
 800386a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800386e:	2200      	movs	r2, #0
 8003870:	2301      	movs	r3, #1
 8003872:	45b8      	cmp	r8, r7
 8003874:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003878:	f804 a002 	strb.w	sl, [r4, r2]
 800387c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003880:	f000 8789 	beq.w	8004796 <d_print_comp+0x1bd2>
 8003884:	2bff      	cmp	r3, #255	; 0xff
 8003886:	4619      	mov	r1, r3
 8003888:	4620      	mov	r0, r4
 800388a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 800388e:	d0e2      	beq.n	8003856 <d_print_comp+0xc92>
 8003890:	461a      	mov	r2, r3
 8003892:	3301      	adds	r3, #1
 8003894:	e7ed      	b.n	8003872 <d_print_comp+0xcae>
 8003896:	4fb8      	ldr	r7, [pc, #736]	; (8003b78 <d_print_comp+0xfb4>)
 8003898:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800389c:	f107 0810 	add.w	r8, r7, #16
 80038a0:	f04f 0900 	mov.w	r9, #0
 80038a4:	e016      	b.n	80038d4 <d_print_comp+0xd10>
 80038a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80038aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80038ae:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80038b2:	4798      	blx	r3
 80038b4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80038b8:	3301      	adds	r3, #1
 80038ba:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80038be:	2200      	movs	r2, #0
 80038c0:	2301      	movs	r3, #1
 80038c2:	45b8      	cmp	r8, r7
 80038c4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80038c8:	f804 a002 	strb.w	sl, [r4, r2]
 80038cc:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80038d0:	f000 876a 	beq.w	80047a8 <d_print_comp+0x1be4>
 80038d4:	2bff      	cmp	r3, #255	; 0xff
 80038d6:	4619      	mov	r1, r3
 80038d8:	4620      	mov	r0, r4
 80038da:	f817 af01 	ldrb.w	sl, [r7, #1]!
 80038de:	d0e2      	beq.n	80038a6 <d_print_comp+0xce2>
 80038e0:	461a      	mov	r2, r3
 80038e2:	3301      	adds	r3, #1
 80038e4:	e7ed      	b.n	80038c2 <d_print_comp+0xcfe>
 80038e6:	4fa5      	ldr	r7, [pc, #660]	; (8003b7c <d_print_comp+0xfb8>)
 80038e8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80038ec:	f107 0812 	add.w	r8, r7, #18
 80038f0:	f04f 0900 	mov.w	r9, #0
 80038f4:	e016      	b.n	8003924 <d_print_comp+0xd60>
 80038f6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80038fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80038fe:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003902:	4798      	blx	r3
 8003904:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003908:	3301      	adds	r3, #1
 800390a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800390e:	2200      	movs	r2, #0
 8003910:	2301      	movs	r3, #1
 8003912:	45b8      	cmp	r8, r7
 8003914:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003918:	f804 a002 	strb.w	sl, [r4, r2]
 800391c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003920:	f000 8727 	beq.w	8004772 <d_print_comp+0x1bae>
 8003924:	2bff      	cmp	r3, #255	; 0xff
 8003926:	4619      	mov	r1, r3
 8003928:	4620      	mov	r0, r4
 800392a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 800392e:	d0e2      	beq.n	80038f6 <d_print_comp+0xd32>
 8003930:	461a      	mov	r2, r3
 8003932:	3301      	adds	r3, #1
 8003934:	e7ed      	b.n	8003912 <d_print_comp+0xd4e>
 8003936:	4f92      	ldr	r7, [pc, #584]	; (8003b80 <d_print_comp+0xfbc>)
 8003938:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800393c:	f107 080d 	add.w	r8, r7, #13
 8003940:	f04f 0900 	mov.w	r9, #0
 8003944:	e016      	b.n	8003974 <d_print_comp+0xdb0>
 8003946:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800394a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800394e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003952:	4798      	blx	r3
 8003954:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003958:	3301      	adds	r3, #1
 800395a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800395e:	2200      	movs	r2, #0
 8003960:	2301      	movs	r3, #1
 8003962:	45b8      	cmp	r8, r7
 8003964:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003968:	f804 a002 	strb.w	sl, [r4, r2]
 800396c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003970:	f000 8708 	beq.w	8004784 <d_print_comp+0x1bc0>
 8003974:	2bff      	cmp	r3, #255	; 0xff
 8003976:	4619      	mov	r1, r3
 8003978:	4620      	mov	r0, r4
 800397a:	f817 ab01 	ldrb.w	sl, [r7], #1
 800397e:	d0e2      	beq.n	8003946 <d_print_comp+0xd82>
 8003980:	461a      	mov	r2, r3
 8003982:	3301      	adds	r3, #1
 8003984:	e7ed      	b.n	8003962 <d_print_comp+0xd9e>
 8003986:	4f7f      	ldr	r7, [pc, #508]	; (8003b84 <d_print_comp+0xfc0>)
 8003988:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800398c:	f107 0818 	add.w	r8, r7, #24
 8003990:	f04f 0900 	mov.w	r9, #0
 8003994:	e016      	b.n	80039c4 <d_print_comp+0xe00>
 8003996:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800399a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800399e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80039a2:	4798      	blx	r3
 80039a4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80039a8:	3301      	adds	r3, #1
 80039aa:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80039ae:	2200      	movs	r2, #0
 80039b0:	2301      	movs	r3, #1
 80039b2:	45b8      	cmp	r8, r7
 80039b4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80039b8:	f804 a002 	strb.w	sl, [r4, r2]
 80039bc:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80039c0:	f000 8699 	beq.w	80046f6 <d_print_comp+0x1b32>
 80039c4:	2bff      	cmp	r3, #255	; 0xff
 80039c6:	4619      	mov	r1, r3
 80039c8:	4620      	mov	r0, r4
 80039ca:	f817 af01 	ldrb.w	sl, [r7, #1]!
 80039ce:	d0e2      	beq.n	8003996 <d_print_comp+0xdd2>
 80039d0:	461a      	mov	r2, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	e7ed      	b.n	80039b2 <d_print_comp+0xdee>
 80039d6:	4f6c      	ldr	r7, [pc, #432]	; (8003b88 <d_print_comp+0xfc4>)
 80039d8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80039dc:	f107 0808 	add.w	r8, r7, #8
 80039e0:	f04f 0900 	mov.w	r9, #0
 80039e4:	e016      	b.n	8003a14 <d_print_comp+0xe50>
 80039e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039ea:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039ee:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80039f2:	4798      	blx	r3
 80039f4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80039f8:	3301      	adds	r3, #1
 80039fa:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80039fe:	2200      	movs	r2, #0
 8003a00:	2301      	movs	r3, #1
 8003a02:	45b8      	cmp	r8, r7
 8003a04:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003a08:	f804 a002 	strb.w	sl, [r4, r2]
 8003a0c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003a10:	f000 86a6 	beq.w	8004760 <d_print_comp+0x1b9c>
 8003a14:	2bff      	cmp	r3, #255	; 0xff
 8003a16:	4619      	mov	r1, r3
 8003a18:	4620      	mov	r0, r4
 8003a1a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003a1e:	d0e2      	beq.n	80039e6 <d_print_comp+0xe22>
 8003a20:	461a      	mov	r2, r3
 8003a22:	3301      	adds	r3, #1
 8003a24:	e7ed      	b.n	8003a02 <d_print_comp+0xe3e>
 8003a26:	4f59      	ldr	r7, [pc, #356]	; (8003b8c <d_print_comp+0xfc8>)
 8003a28:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003a2c:	f107 080b 	add.w	r8, r7, #11
 8003a30:	f04f 0900 	mov.w	r9, #0
 8003a34:	e016      	b.n	8003a64 <d_print_comp+0xea0>
 8003a36:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a3a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a3e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003a42:	4798      	blx	r3
 8003a44:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003a48:	3301      	adds	r3, #1
 8003a4a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2301      	movs	r3, #1
 8003a52:	45b8      	cmp	r8, r7
 8003a54:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003a58:	f804 a002 	strb.w	sl, [r4, r2]
 8003a5c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003a60:	f000 85cc 	beq.w	80045fc <d_print_comp+0x1a38>
 8003a64:	2bff      	cmp	r3, #255	; 0xff
 8003a66:	4619      	mov	r1, r3
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f817 ab01 	ldrb.w	sl, [r7], #1
 8003a6e:	d0e2      	beq.n	8003a36 <d_print_comp+0xe72>
 8003a70:	461a      	mov	r2, r3
 8003a72:	3301      	adds	r3, #1
 8003a74:	e7ed      	b.n	8003a52 <d_print_comp+0xe8e>
 8003a76:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003a7a:	2fff      	cmp	r7, #255	; 0xff
 8003a7c:	d112      	bne.n	8003aa4 <d_print_comp+0xee0>
 8003a7e:	f04f 0800 	mov.w	r8, #0
 8003a82:	4639      	mov	r1, r7
 8003a84:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a88:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003a8c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a90:	4620      	mov	r0, r4
 8003a92:	4798      	blx	r3
 8003a94:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003a98:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	4647      	mov	r7, r8
 8003aa0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003aa4:	237e      	movs	r3, #126	; 0x7e
 8003aa6:	1c7a      	adds	r2, r7, #1
 8003aa8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003aac:	55e3      	strb	r3, [r4, r7]
 8003aae:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	68ea      	ldr	r2, [r5, #12]
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	f7ff f884 	bl	8002bc4 <d_print_comp>
 8003abc:	9905      	ldr	r1, [sp, #20]
 8003abe:	686a      	ldr	r2, [r5, #4]
 8003ac0:	f7ff b973 	b.w	8002daa <d_print_comp+0x1e6>
 8003ac4:	4631      	mov	r1, r6
 8003ac6:	68ea      	ldr	r2, [r5, #12]
 8003ac8:	4620      	mov	r0, r4
 8003aca:	f7ff f87b 	bl	8002bc4 <d_print_comp>
 8003ace:	9905      	ldr	r1, [sp, #20]
 8003ad0:	686a      	ldr	r2, [r5, #4]
 8003ad2:	f7ff b96a 	b.w	8002daa <d_print_comp+0x1e6>
 8003ad6:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8003ada:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003ade:	f1b8 0f00 	cmp.w	r8, #0
 8003ae2:	f000 878b 	beq.w	80049fc <d_print_comp+0x1e38>
 8003ae6:	4e2a      	ldr	r6, [pc, #168]	; (8003b90 <d_print_comp+0xfcc>)
 8003ae8:	f04f 0900 	mov.w	r9, #0
 8003aec:	f106 0a06 	add.w	sl, r6, #6
 8003af0:	e015      	b.n	8003b1e <d_print_comp+0xf5a>
 8003af2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003af6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003afa:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003afe:	4798      	blx	r3
 8003b00:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003b04:	3301      	adds	r3, #1
 8003b06:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	45b2      	cmp	sl, r6
 8003b10:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003b14:	54a7      	strb	r7, [r4, r2]
 8003b16:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003b1a:	f000 868f 	beq.w	800483c <d_print_comp+0x1c78>
 8003b1e:	2bff      	cmp	r3, #255	; 0xff
 8003b20:	4619      	mov	r1, r3
 8003b22:	4620      	mov	r0, r4
 8003b24:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003b28:	d0e3      	beq.n	8003af2 <d_print_comp+0xf2e>
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	e7ee      	b.n	8003b0e <d_print_comp+0xf4a>
 8003b30:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f040 86d1 	bne.w	80048dc <d_print_comp+0x1d18>
 8003b3a:	f105 0108 	add.w	r1, r5, #8
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f7fc fe4a 	bl	80007d8 <d_lookup_template_argument.isra.10>
 8003b44:	4602      	mov	r2, r0
 8003b46:	2800      	cmp	r0, #0
 8003b48:	f001 8271 	beq.w	800502e <d_print_comp+0x246a>
 8003b4c:	7803      	ldrb	r3, [r0, #0]
 8003b4e:	2b2f      	cmp	r3, #47	; 0x2f
 8003b50:	f001 8262 	beq.w	8005018 <d_print_comp+0x2454>
 8003b54:	f8d4 7110 	ldr.w	r7, [r4, #272]	; 0x110
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8003b5e:	4631      	mov	r1, r6
 8003b60:	4620      	mov	r0, r4
 8003b62:	f7ff f82f 	bl	8002bc4 <d_print_comp>
 8003b66:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
 8003b6a:	9905      	ldr	r1, [sp, #20]
 8003b6c:	686a      	ldr	r2, [r5, #4]
 8003b6e:	f7ff b91c 	b.w	8002daa <d_print_comp+0x1e6>
 8003b72:	bf00      	nop
 8003b74:	080b3957 	.word	0x080b3957
 8003b78:	080b3943 	.word	0x080b3943
 8003b7c:	080b392f 	.word	0x080b392f
 8003b80:	080b3920 	.word	0x080b3920
 8003b84:	080b38fb 	.word	0x080b38fb
 8003b88:	080b38ef 	.word	0x080b38ef
 8003b8c:	080b38e4 	.word	0x080b38e4
 8003b90:	080b3ac4 	.word	0x080b3ac4
 8003b94:	2300      	movs	r3, #0
 8003b96:	0771      	lsls	r1, r6, #29
 8003b98:	f8d4 9114 	ldr.w	r9, [r4, #276]	; 0x114
 8003b9c:	f8d4 8144 	ldr.w	r8, [r4, #324]	; 0x144
 8003ba0:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003ba4:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144
 8003ba8:	68af      	ldr	r7, [r5, #8]
 8003baa:	d505      	bpl.n	8003bb8 <d_print_comp+0xff4>
 8003bac:	783b      	ldrb	r3, [r7, #0]
 8003bae:	b91b      	cbnz	r3, 8003bb8 <d_print_comp+0xff4>
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	2a06      	cmp	r2, #6
 8003bb4:	f001 8433 	beq.w	800541e <d_print_comp+0x285a>
 8003bb8:	463a      	mov	r2, r7
 8003bba:	4631      	mov	r1, r6
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	f7ff f801 	bl	8002bc4 <d_print_comp>
 8003bc2:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003bc6:	2b3c      	cmp	r3, #60	; 0x3c
 8003bc8:	f001 8206 	beq.w	8004fd8 <d_print_comp+0x2414>
 8003bcc:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003bd0:	2fff      	cmp	r7, #255	; 0xff
 8003bd2:	d112      	bne.n	8003bfa <d_print_comp+0x1036>
 8003bd4:	f04f 0a00 	mov.w	sl, #0
 8003bd8:	4639      	mov	r1, r7
 8003bda:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003bde:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8003be2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003be6:	4620      	mov	r0, r4
 8003be8:	4798      	blx	r3
 8003bea:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003bee:	f8c4 a100 	str.w	sl, [r4, #256]	; 0x100
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	4657      	mov	r7, sl
 8003bf6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003bfa:	233c      	movs	r3, #60	; 0x3c
 8003bfc:	1c7a      	adds	r2, r7, #1
 8003bfe:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c02:	55e3      	strb	r3, [r4, r7]
 8003c04:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c08:	4631      	mov	r1, r6
 8003c0a:	68ea      	ldr	r2, [r5, #12]
 8003c0c:	4620      	mov	r0, r4
 8003c0e:	f7fe ffd9 	bl	8002bc4 <d_print_comp>
 8003c12:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003c16:	2b3e      	cmp	r3, #62	; 0x3e
 8003c18:	f001 806f 	beq.w	8004cfa <d_print_comp+0x2136>
 8003c1c:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8003c20:	2fff      	cmp	r7, #255	; 0xff
 8003c22:	d111      	bne.n	8003c48 <d_print_comp+0x1084>
 8003c24:	2600      	movs	r6, #0
 8003c26:	4639      	mov	r1, r7
 8003c28:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c2c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8003c30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c34:	4620      	mov	r0, r4
 8003c36:	4798      	blx	r3
 8003c38:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003c3c:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8003c40:	3301      	adds	r3, #1
 8003c42:	4637      	mov	r7, r6
 8003c44:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003c48:	233e      	movs	r3, #62	; 0x3e
 8003c4a:	1c7a      	adds	r2, r7, #1
 8003c4c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c50:	55e3      	strb	r3, [r4, r7]
 8003c52:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c56:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8003c5a:	f8c4 8144 	str.w	r8, [r4, #324]	; 0x144
 8003c5e:	9905      	ldr	r1, [sp, #20]
 8003c60:	686a      	ldr	r2, [r5, #4]
 8003c62:	f7ff b8a2 	b.w	8002daa <d_print_comp+0x1e6>
 8003c66:	4fda      	ldr	r7, [pc, #872]	; (8003fd0 <d_print_comp+0x140c>)
 8003c68:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003c6c:	f107 0811 	add.w	r8, r7, #17
 8003c70:	f04f 0900 	mov.w	r9, #0
 8003c74:	e016      	b.n	8003ca4 <d_print_comp+0x10e0>
 8003c76:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c7a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c7e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003c82:	4798      	blx	r3
 8003c84:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003c88:	3301      	adds	r3, #1
 8003c8a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2301      	movs	r3, #1
 8003c92:	45b8      	cmp	r8, r7
 8003c94:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003c98:	f804 a002 	strb.w	sl, [r4, r2]
 8003c9c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003ca0:	f000 84eb 	beq.w	800467a <d_print_comp+0x1ab6>
 8003ca4:	2bff      	cmp	r3, #255	; 0xff
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	4620      	mov	r0, r4
 8003caa:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003cae:	d0e2      	beq.n	8003c76 <d_print_comp+0x10b2>
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	e7ed      	b.n	8003c92 <d_print_comp+0x10ce>
 8003cb6:	4fc7      	ldr	r7, [pc, #796]	; (8003fd4 <d_print_comp+0x1410>)
 8003cb8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003cbc:	f107 0815 	add.w	r8, r7, #21
 8003cc0:	f04f 0900 	mov.w	r9, #0
 8003cc4:	e016      	b.n	8003cf4 <d_print_comp+0x1130>
 8003cc6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003cca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003cce:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003cd2:	4798      	blx	r3
 8003cd4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003cd8:	3301      	adds	r3, #1
 8003cda:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003cde:	2200      	movs	r2, #0
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	45b8      	cmp	r8, r7
 8003ce4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003ce8:	f804 a002 	strb.w	sl, [r4, r2]
 8003cec:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003cf0:	f000 84cc 	beq.w	800468c <d_print_comp+0x1ac8>
 8003cf4:	2bff      	cmp	r3, #255	; 0xff
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4620      	mov	r0, r4
 8003cfa:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003cfe:	d0e2      	beq.n	8003cc6 <d_print_comp+0x1102>
 8003d00:	461a      	mov	r2, r3
 8003d02:	3301      	adds	r3, #1
 8003d04:	e7ed      	b.n	8003ce2 <d_print_comp+0x111e>
 8003d06:	4fb4      	ldr	r7, [pc, #720]	; (8003fd8 <d_print_comp+0x1414>)
 8003d08:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003d0c:	f107 0819 	add.w	r8, r7, #25
 8003d10:	f04f 0900 	mov.w	r9, #0
 8003d14:	e016      	b.n	8003d44 <d_print_comp+0x1180>
 8003d16:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003d1a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003d1e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003d22:	4798      	blx	r3
 8003d24:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003d28:	3301      	adds	r3, #1
 8003d2a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2301      	movs	r3, #1
 8003d32:	45b8      	cmp	r8, r7
 8003d34:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003d38:	f804 a002 	strb.w	sl, [r4, r2]
 8003d3c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003d40:	f000 8489 	beq.w	8004656 <d_print_comp+0x1a92>
 8003d44:	2bff      	cmp	r3, #255	; 0xff
 8003d46:	4619      	mov	r1, r3
 8003d48:	4620      	mov	r0, r4
 8003d4a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003d4e:	d0e2      	beq.n	8003d16 <d_print_comp+0x1152>
 8003d50:	461a      	mov	r2, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	e7ed      	b.n	8003d32 <d_print_comp+0x116e>
 8003d56:	4fa1      	ldr	r7, [pc, #644]	; (8003fdc <d_print_comp+0x1418>)
 8003d58:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003d5c:	f107 0816 	add.w	r8, r7, #22
 8003d60:	f04f 0900 	mov.w	r9, #0
 8003d64:	e016      	b.n	8003d94 <d_print_comp+0x11d0>
 8003d66:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003d6a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003d6e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003d72:	4798      	blx	r3
 8003d74:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003d78:	3301      	adds	r3, #1
 8003d7a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2301      	movs	r3, #1
 8003d82:	45b8      	cmp	r8, r7
 8003d84:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003d88:	f804 a002 	strb.w	sl, [r4, r2]
 8003d8c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003d90:	f000 846a 	beq.w	8004668 <d_print_comp+0x1aa4>
 8003d94:	2bff      	cmp	r3, #255	; 0xff
 8003d96:	4619      	mov	r1, r3
 8003d98:	4620      	mov	r0, r4
 8003d9a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003d9e:	d0e2      	beq.n	8003d66 <d_print_comp+0x11a2>
 8003da0:	461a      	mov	r2, r3
 8003da2:	3301      	adds	r3, #1
 8003da4:	e7ed      	b.n	8003d82 <d_print_comp+0x11be>
 8003da6:	4f8e      	ldr	r7, [pc, #568]	; (8003fe0 <d_print_comp+0x141c>)
 8003da8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003dac:	f107 0813 	add.w	r8, r7, #19
 8003db0:	f04f 0900 	mov.w	r9, #0
 8003db4:	e016      	b.n	8003de4 <d_print_comp+0x1220>
 8003db6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003dba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003dbe:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003dc2:	4798      	blx	r3
 8003dc4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003dc8:	3301      	adds	r3, #1
 8003dca:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	45b8      	cmp	r8, r7
 8003dd4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003dd8:	f804 a002 	strb.w	sl, [r4, r2]
 8003ddc:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003de0:	f000 8427 	beq.w	8004632 <d_print_comp+0x1a6e>
 8003de4:	2bff      	cmp	r3, #255	; 0xff
 8003de6:	4619      	mov	r1, r3
 8003de8:	4620      	mov	r0, r4
 8003dea:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003dee:	d0e2      	beq.n	8003db6 <d_print_comp+0x11f2>
 8003df0:	461a      	mov	r2, r3
 8003df2:	3301      	adds	r3, #1
 8003df4:	e7ed      	b.n	8003dd2 <d_print_comp+0x120e>
 8003df6:	4f7b      	ldr	r7, [pc, #492]	; (8003fe4 <d_print_comp+0x1420>)
 8003df8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003dfc:	f107 080f 	add.w	r8, r7, #15
 8003e00:	f04f 0900 	mov.w	r9, #0
 8003e04:	e016      	b.n	8003e34 <d_print_comp+0x1270>
 8003e06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e0a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e0e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003e12:	4798      	blx	r3
 8003e14:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003e18:	3301      	adds	r3, #1
 8003e1a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2301      	movs	r3, #1
 8003e22:	45b8      	cmp	r8, r7
 8003e24:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003e28:	f804 a002 	strb.w	sl, [r4, r2]
 8003e2c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003e30:	f000 8408 	beq.w	8004644 <d_print_comp+0x1a80>
 8003e34:	2bff      	cmp	r3, #255	; 0xff
 8003e36:	4619      	mov	r1, r3
 8003e38:	4620      	mov	r0, r4
 8003e3a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003e3e:	d0e2      	beq.n	8003e06 <d_print_comp+0x1242>
 8003e40:	461a      	mov	r2, r3
 8003e42:	3301      	adds	r3, #1
 8003e44:	e7ed      	b.n	8003e22 <d_print_comp+0x125e>
 8003e46:	4f68      	ldr	r7, [pc, #416]	; (8003fe8 <d_print_comp+0x1424>)
 8003e48:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003e4c:	f107 081a 	add.w	r8, r7, #26
 8003e50:	f04f 0900 	mov.w	r9, #0
 8003e54:	e016      	b.n	8003e84 <d_print_comp+0x12c0>
 8003e56:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e5a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e5e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003e62:	4798      	blx	r3
 8003e64:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003e68:	3301      	adds	r3, #1
 8003e6a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2301      	movs	r3, #1
 8003e72:	45b8      	cmp	r8, r7
 8003e74:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003e78:	f804 a002 	strb.w	sl, [r4, r2]
 8003e7c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003e80:	f000 83c5 	beq.w	800460e <d_print_comp+0x1a4a>
 8003e84:	2bff      	cmp	r3, #255	; 0xff
 8003e86:	4619      	mov	r1, r3
 8003e88:	4620      	mov	r0, r4
 8003e8a:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003e8e:	d0e2      	beq.n	8003e56 <d_print_comp+0x1292>
 8003e90:	461a      	mov	r2, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	e7ed      	b.n	8003e72 <d_print_comp+0x12ae>
 8003e96:	4f55      	ldr	r7, [pc, #340]	; (8003fec <d_print_comp+0x1428>)
 8003e98:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003e9c:	f107 0811 	add.w	r8, r7, #17
 8003ea0:	f04f 0900 	mov.w	r9, #0
 8003ea4:	e016      	b.n	8003ed4 <d_print_comp+0x1310>
 8003ea6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003eaa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003eae:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003eb2:	4798      	blx	r3
 8003eb4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003eb8:	3301      	adds	r3, #1
 8003eba:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	45b8      	cmp	r8, r7
 8003ec4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003ec8:	f804 a002 	strb.w	sl, [r4, r2]
 8003ecc:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003ed0:	f000 83a6 	beq.w	8004620 <d_print_comp+0x1a5c>
 8003ed4:	2bff      	cmp	r3, #255	; 0xff
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8003ede:	d0e2      	beq.n	8003ea6 <d_print_comp+0x12e2>
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	e7ed      	b.n	8003ec2 <d_print_comp+0x12fe>
 8003ee6:	f8d4 711c 	ldr.w	r7, [r4, #284]	; 0x11c
 8003eea:	f8d5 9008 	ldr.w	r9, [r5, #8]
 8003eee:	2f00      	cmp	r7, #0
 8003ef0:	f040 85ae 	bne.w	8004a50 <d_print_comp+0x1e8c>
 8003ef4:	f899 2000 	ldrb.w	r2, [r9]
 8003ef8:	2a05      	cmp	r2, #5
 8003efa:	f001 8180 	beq.w	80051fe <d_print_comp+0x263a>
 8003efe:	f899 3000 	ldrb.w	r3, [r9]
 8003f02:	2b23      	cmp	r3, #35	; 0x23
 8003f04:	f000 85a0 	beq.w	8004a48 <d_print_comp+0x1e84>
 8003f08:	782a      	ldrb	r2, [r5, #0]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	f000 859c 	beq.w	8004a48 <d_print_comp+0x1e84>
 8003f10:	2b24      	cmp	r3, #36	; 0x24
 8003f12:	f001 8162 	beq.w	80051da <d_print_comp+0x2616>
 8003f16:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 8003f1a:	46a9      	mov	r9, r5
 8003f1c:	ab18      	add	r3, sp, #96	; 0x60
 8003f1e:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8003f22:	f843 cd40 	str.w	ip, [r3, #-64]!
 8003f26:	2100      	movs	r1, #0
 8003f28:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
 8003f2c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003f30:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003f34:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8003f38:	e010      	b.n	8003f5c <d_print_comp+0x1398>
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	ab18      	add	r3, sp, #96	; 0x60
 8003f3e:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8003f42:	f843 1d40 	str.w	r1, [r3, #-64]!
 8003f46:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8003f4a:	9509      	str	r5, [sp, #36]	; 0x24
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003f52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003f56:	46a9      	mov	r9, r5
 8003f58:	2a00      	cmp	r2, #0
 8003f5a:	d0eb      	beq.n	8003f34 <d_print_comp+0x1370>
 8003f5c:	4631      	mov	r1, r6
 8003f5e:	4620      	mov	r0, r4
 8003f60:	f7fe fe30 	bl	8002bc4 <d_print_comp>
 8003f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f66:	b923      	cbnz	r3, 8003f72 <d_print_comp+0x13ae>
 8003f68:	464a      	mov	r2, r9
 8003f6a:	4631      	mov	r1, r6
 8003f6c:	4620      	mov	r0, r4
 8003f6e:	f001 fcbf 	bl	80058f0 <d_print_mod>
 8003f72:	9b08      	ldr	r3, [sp, #32]
 8003f74:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003f78:	b10f      	cbz	r7, 8003f7e <d_print_comp+0x13ba>
 8003f7a:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
 8003f7e:	9905      	ldr	r1, [sp, #20]
 8003f80:	686a      	ldr	r2, [r5, #4]
 8003f82:	f7fe bf12 	b.w	8002daa <d_print_comp+0x1e6>
 8003f86:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 8003f8a:	4663      	mov	r3, ip
 8003f8c:	f1bc 0f00 	cmp.w	ip, #0
 8003f90:	d0c3      	beq.n	8003f1a <d_print_comp+0x1356>
 8003f92:	6899      	ldr	r1, [r3, #8]
 8003f94:	b951      	cbnz	r1, 8003fac <d_print_comp+0x13e8>
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	7812      	ldrb	r2, [r2, #0]
 8003f9a:	f1a2 0e19 	sub.w	lr, r2, #25
 8003f9e:	f1be 0f02 	cmp.w	lr, #2
 8003fa2:	f201 80fc 	bhi.w	800519e <d_print_comp+0x25da>
 8003fa6:	4290      	cmp	r0, r2
 8003fa8:	f001 80f0 	beq.w	800518c <d_print_comp+0x25c8>
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1ef      	bne.n	8003f92 <d_print_comp+0x13ce>
 8003fb2:	e7b2      	b.n	8003f1a <d_print_comp+0x1356>
 8003fb4:	e9d5 6702 	ldrd	r6, r7, [r5, #8]
 8003fb8:	2f00      	cmp	r7, #0
 8003fba:	f43e aef6 	beq.w	8002daa <d_print_comp+0x1e6>
 8003fbe:	4437      	add	r7, r6
 8003fc0:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003fc4:	3f01      	subs	r7, #1
 8003fc6:	3e01      	subs	r6, #1
 8003fc8:	f04f 0800 	mov.w	r8, #0
 8003fcc:	e027      	b.n	800401e <d_print_comp+0x145a>
 8003fce:	bf00      	nop
 8003fd0:	080b39fb 	.word	0x080b39fb
 8003fd4:	080b39e3 	.word	0x080b39e3
 8003fd8:	080b39c7 	.word	0x080b39c7
 8003fdc:	080b39af 	.word	0x080b39af
 8003fe0:	080b399b 	.word	0x080b399b
 8003fe4:	080b398b 	.word	0x080b398b
 8003fe8:	080b396f 	.word	0x080b396f
 8003fec:	080b395b 	.word	0x080b395b
 8003ff0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ff4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ff8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003ffc:	4798      	blx	r3
 8003ffe:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004002:	3301      	adds	r3, #1
 8004004:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004008:	2200      	movs	r2, #0
 800400a:	2301      	movs	r3, #1
 800400c:	42b7      	cmp	r7, r6
 800400e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004012:	f804 9002 	strb.w	r9, [r4, r2]
 8004016:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800401a:	f000 83ce 	beq.w	80047ba <d_print_comp+0x1bf6>
 800401e:	2bff      	cmp	r3, #255	; 0xff
 8004020:	4619      	mov	r1, r3
 8004022:	4620      	mov	r0, r4
 8004024:	f816 9f01 	ldrb.w	r9, [r6, #1]!
 8004028:	d0e2      	beq.n	8003ff0 <d_print_comp+0x142c>
 800402a:	461a      	mov	r2, r3
 800402c:	3301      	adds	r3, #1
 800402e:	e7ed      	b.n	800400c <d_print_comp+0x1448>
 8004030:	4631      	mov	r1, r6
 8004032:	68aa      	ldr	r2, [r5, #8]
 8004034:	4620      	mov	r0, r4
 8004036:	f7fe fdc5 	bl	8002bc4 <d_print_comp>
 800403a:	9905      	ldr	r1, [sp, #20]
 800403c:	686a      	ldr	r2, [r5, #4]
 800403e:	f7fe beb4 	b.w	8002daa <d_print_comp+0x1e6>
 8004042:	f016 0604 	ands.w	r6, r6, #4
 8004046:	68a8      	ldr	r0, [r5, #8]
 8004048:	f040 8505 	bne.w	8004a56 <d_print_comp+0x1e92>
 800404c:	e9d0 7300 	ldrd	r7, r3, [r0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	f43e aeaa 	beq.w	8002daa <d_print_comp+0x1e6>
 8004056:	eb07 0803 	add.w	r8, r7, r3
 800405a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800405e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004062:	3f01      	subs	r7, #1
 8004064:	46b1      	mov	r9, r6
 8004066:	e015      	b.n	8004094 <d_print_comp+0x14d0>
 8004068:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800406c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004070:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004074:	4798      	blx	r3
 8004076:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800407a:	3301      	adds	r3, #1
 800407c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004080:	2200      	movs	r2, #0
 8004082:	2301      	movs	r3, #1
 8004084:	45b8      	cmp	r8, r7
 8004086:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800408a:	54a6      	strb	r6, [r4, r2]
 800408c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004090:	f000 8545 	beq.w	8004b1e <d_print_comp+0x1f5a>
 8004094:	2bff      	cmp	r3, #255	; 0xff
 8004096:	4619      	mov	r1, r3
 8004098:	4620      	mov	r0, r4
 800409a:	f817 6f01 	ldrb.w	r6, [r7, #1]!
 800409e:	d0e3      	beq.n	8004068 <d_print_comp+0x14a4>
 80040a0:	461a      	mov	r2, r3
 80040a2:	3301      	adds	r3, #1
 80040a4:	e7ee      	b.n	8004084 <d_print_comp+0x14c0>
 80040a6:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80040aa:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80040ae:	9302      	str	r3, [sp, #8]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80040b6:	f1b8 0f00 	cmp.w	r8, #0
 80040ba:	d025      	beq.n	8004108 <d_print_comp+0x1544>
 80040bc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 80040c0:	9301      	str	r3, [sp, #4]
 80040c2:	f10d 0920 	add.w	r9, sp, #32
 80040c6:	4623      	mov	r3, r4
 80040c8:	4617      	mov	r7, r2
 80040ca:	4644      	mov	r4, r8
 80040cc:	4692      	mov	sl, r2
 80040ce:	4649      	mov	r1, r9
 80040d0:	46ab      	mov	fp, r5
 80040d2:	4698      	mov	r8, r3
 80040d4:	7825      	ldrb	r5, [r4, #0]
 80040d6:	9b01      	ldr	r3, [sp, #4]
 80040d8:	600a      	str	r2, [r1, #0]
 80040da:	4628      	mov	r0, r5
 80040dc:	e9c1 4a01 	strd	r4, sl, [r1, #4]
 80040e0:	60cb      	str	r3, [r1, #12]
 80040e2:	3701      	adds	r7, #1
 80040e4:	460a      	mov	r2, r1
 80040e6:	f7fc f97f 	bl	80003e8 <is_fnqual_component_type>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	f000 87c8 	beq.w	8005080 <d_print_comp+0x24bc>
 80040f0:	68a4      	ldr	r4, [r4, #8]
 80040f2:	2c00      	cmp	r4, #0
 80040f4:	f001 8057 	beq.w	80051a6 <d_print_comp+0x25e2>
 80040f8:	2f04      	cmp	r7, #4
 80040fa:	f101 0110 	add.w	r1, r1, #16
 80040fe:	d1e9      	bne.n	80040d4 <d_print_comp+0x1510>
 8004100:	4644      	mov	r4, r8
 8004102:	465d      	mov	r5, fp
 8004104:	f8c8 2114 	str.w	r2, [r8, #276]	; 0x114
 8004108:	2301      	movs	r3, #1
 800410a:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800410e:	9905      	ldr	r1, [sp, #20]
 8004110:	686a      	ldr	r2, [r5, #4]
 8004112:	f7fe be4a 	b.w	8002daa <d_print_comp+0x1e6>
 8004116:	f016 0604 	ands.w	r6, r6, #4
 800411a:	68af      	ldr	r7, [r5, #8]
 800411c:	f040 8405 	bne.w	800492a <d_print_comp+0x1d66>
 8004120:	68eb      	ldr	r3, [r5, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	f43e ae41 	beq.w	8002daa <d_print_comp+0x1e6>
 8004128:	eb07 0803 	add.w	r8, r7, r3
 800412c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004130:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004134:	3f01      	subs	r7, #1
 8004136:	46b1      	mov	r9, r6
 8004138:	e015      	b.n	8004166 <d_print_comp+0x15a2>
 800413a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800413e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004142:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004146:	4798      	blx	r3
 8004148:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800414c:	3301      	adds	r3, #1
 800414e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004152:	2200      	movs	r2, #0
 8004154:	2301      	movs	r3, #1
 8004156:	45b8      	cmp	r8, r7
 8004158:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800415c:	54a6      	strb	r6, [r4, r2]
 800415e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004162:	f000 84e0 	beq.w	8004b26 <d_print_comp+0x1f62>
 8004166:	2bff      	cmp	r3, #255	; 0xff
 8004168:	4619      	mov	r1, r3
 800416a:	4620      	mov	r0, r4
 800416c:	f817 6f01 	ldrb.w	r6, [r7, #1]!
 8004170:	d0e3      	beq.n	800413a <d_print_comp+0x1576>
 8004172:	461a      	mov	r2, r3
 8004174:	3301      	adds	r3, #1
 8004176:	e7ee      	b.n	8004156 <d_print_comp+0x1592>
 8004178:	68aa      	ldr	r2, [r5, #8]
 800417a:	4631      	mov	r1, r6
 800417c:	4620      	mov	r0, r4
 800417e:	f7fe fd21 	bl	8002bc4 <d_print_comp>
 8004182:	f016 0904 	ands.w	r9, r6, #4
 8004186:	f000 8681 	beq.w	8004e8c <d_print_comp+0x22c8>
 800418a:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800418e:	2fff      	cmp	r7, #255	; 0xff
 8004190:	d112      	bne.n	80041b8 <d_print_comp+0x15f4>
 8004192:	f04f 0800 	mov.w	r8, #0
 8004196:	4639      	mov	r1, r7
 8004198:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800419c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80041a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041a4:	4620      	mov	r0, r4
 80041a6:	4798      	blx	r3
 80041a8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80041ac:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80041b0:	3301      	adds	r3, #1
 80041b2:	4647      	mov	r7, r8
 80041b4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80041b8:	232e      	movs	r3, #46	; 0x2e
 80041ba:	1c7a      	adds	r2, r7, #1
 80041bc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80041c0:	55e3      	strb	r3, [r4, r7]
 80041c2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80041c6:	68ef      	ldr	r7, [r5, #12]
 80041c8:	783b      	ldrb	r3, [r7, #0]
 80041ca:	2b46      	cmp	r3, #70	; 0x46
 80041cc:	f000 873a 	beq.w	8005044 <d_print_comp+0x2480>
 80041d0:	463a      	mov	r2, r7
 80041d2:	4631      	mov	r1, r6
 80041d4:	4620      	mov	r0, r4
 80041d6:	f7fe fcf5 	bl	8002bc4 <d_print_comp>
 80041da:	9905      	ldr	r1, [sp, #20]
 80041dc:	686a      	ldr	r2, [r5, #4]
 80041de:	f7fe bde4 	b.w	8002daa <d_print_comp+0x1e6>
 80041e2:	2301      	movs	r3, #1
 80041e4:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80041e8:	686a      	ldr	r2, [r5, #4]
 80041ea:	f7fe bdde 	b.w	8002daa <d_print_comp+0x1e6>
 80041ee:	3701      	adds	r7, #1
 80041f0:	454f      	cmp	r7, r9
 80041f2:	f47e ae2b 	bne.w	8002e4c <d_print_comp+0x288>
 80041f6:	9d03      	ldr	r5, [sp, #12]
 80041f8:	9905      	ldr	r1, [sp, #20]
 80041fa:	686a      	ldr	r2, [r5, #4]
 80041fc:	f7fe bdd5 	b.w	8002daa <d_print_comp+0x1e6>
 8004200:	4631      	mov	r1, r6
 8004202:	68aa      	ldr	r2, [r5, #8]
 8004204:	4620      	mov	r0, r4
 8004206:	f7fe fcdd 	bl	8002bc4 <d_print_comp>
 800420a:	9905      	ldr	r1, [sp, #20]
 800420c:	686a      	ldr	r2, [r5, #4]
 800420e:	f7fe bdcc 	b.w	8002daa <d_print_comp+0x1e6>
 8004212:	4631      	mov	r1, r6
 8004214:	68aa      	ldr	r2, [r5, #8]
 8004216:	4620      	mov	r0, r4
 8004218:	f7fe fcd4 	bl	8002bc4 <d_print_comp>
 800421c:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004220:	2fff      	cmp	r7, #255	; 0xff
 8004222:	d111      	bne.n	8004248 <d_print_comp+0x1684>
 8004224:	2600      	movs	r6, #0
 8004226:	4639      	mov	r1, r7
 8004228:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800422c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004230:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004234:	4620      	mov	r0, r4
 8004236:	4798      	blx	r3
 8004238:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800423c:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004240:	3301      	adds	r3, #1
 8004242:	4637      	mov	r7, r6
 8004244:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004248:	1c7a      	adds	r2, r7, #1
 800424a:	2329      	movs	r3, #41	; 0x29
 800424c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004250:	55e3      	strb	r3, [r4, r7]
 8004252:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004256:	686a      	ldr	r2, [r5, #4]
 8004258:	9905      	ldr	r1, [sp, #20]
 800425a:	f7fe bda6 	b.w	8002daa <d_print_comp+0x1e6>
 800425e:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8004262:	68aa      	ldr	r2, [r5, #8]
 8004264:	4fd3      	ldr	r7, [pc, #844]	; (80045b4 <d_print_comp+0x19f0>)
 8004266:	3301      	adds	r3, #1
 8004268:	4631      	mov	r1, r6
 800426a:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 800426e:	4620      	mov	r0, r4
 8004270:	f7fe fca8 	bl	8002bc4 <d_print_comp>
 8004274:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
 8004278:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800427c:	3a01      	subs	r2, #1
 800427e:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
 8004282:	1cbe      	adds	r6, r7, #2
 8004284:	f04f 0800 	mov.w	r8, #0
 8004288:	e015      	b.n	80042b6 <d_print_comp+0x16f2>
 800428a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800428e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004292:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004296:	4798      	blx	r3
 8004298:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800429c:	3301      	adds	r3, #1
 800429e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80042a2:	2200      	movs	r2, #0
 80042a4:	2301      	movs	r3, #1
 80042a6:	42b7      	cmp	r7, r6
 80042a8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80042ac:	f804 9002 	strb.w	r9, [r4, r2]
 80042b0:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80042b4:	d011      	beq.n	80042da <d_print_comp+0x1716>
 80042b6:	2bff      	cmp	r3, #255	; 0xff
 80042b8:	4619      	mov	r1, r3
 80042ba:	4620      	mov	r0, r4
 80042bc:	f817 9b01 	ldrb.w	r9, [r7], #1
 80042c0:	d0e3      	beq.n	800428a <d_print_comp+0x16c6>
 80042c2:	461a      	mov	r2, r3
 80042c4:	3301      	adds	r3, #1
 80042c6:	e7ee      	b.n	80042a6 <d_print_comp+0x16e2>
 80042c8:	4631      	mov	r1, r6
 80042ca:	68aa      	ldr	r2, [r5, #8]
 80042cc:	4620      	mov	r0, r4
 80042ce:	f7fe fc79 	bl	8002bc4 <d_print_comp>
 80042d2:	9905      	ldr	r1, [sp, #20]
 80042d4:	686a      	ldr	r2, [r5, #4]
 80042d6:	f7fe bd68 	b.w	8002daa <d_print_comp+0x1e6>
 80042da:	68ea      	ldr	r2, [r5, #12]
 80042dc:	49b6      	ldr	r1, [pc, #728]	; (80045b8 <d_print_comp+0x19f4>)
 80042de:	3201      	adds	r2, #1
 80042e0:	a808      	add	r0, sp, #32
 80042e2:	f024 ffaf 	bl	8029244 <sprintf>
 80042e6:	a808      	add	r0, sp, #32
 80042e8:	f002 fd5c 	bl	8006da4 <strlen>
 80042ec:	b328      	cbz	r0, 800433a <d_print_comp+0x1776>
 80042ee:	ae08      	add	r6, sp, #32
 80042f0:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80042f4:	1837      	adds	r7, r6, r0
 80042f6:	f04f 0800 	mov.w	r8, #0
 80042fa:	e015      	b.n	8004328 <d_print_comp+0x1764>
 80042fc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004300:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004304:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004308:	4798      	blx	r3
 800430a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800430e:	3301      	adds	r3, #1
 8004310:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004314:	2200      	movs	r2, #0
 8004316:	2301      	movs	r3, #1
 8004318:	42be      	cmp	r6, r7
 800431a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800431e:	f804 9002 	strb.w	r9, [r4, r2]
 8004322:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8004326:	d00a      	beq.n	800433e <d_print_comp+0x177a>
 8004328:	2bff      	cmp	r3, #255	; 0xff
 800432a:	4619      	mov	r1, r3
 800432c:	4620      	mov	r0, r4
 800432e:	f816 9b01 	ldrb.w	r9, [r6], #1
 8004332:	d0e3      	beq.n	80042fc <d_print_comp+0x1738>
 8004334:	461a      	mov	r2, r3
 8004336:	3301      	adds	r3, #1
 8004338:	e7ee      	b.n	8004318 <d_print_comp+0x1754>
 800433a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800433e:	2bff      	cmp	r3, #255	; 0xff
 8004340:	d110      	bne.n	8004364 <d_print_comp+0x17a0>
 8004342:	2600      	movs	r6, #0
 8004344:	4619      	mov	r1, r3
 8004346:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800434a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800434e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004352:	4620      	mov	r0, r4
 8004354:	4798      	blx	r3
 8004356:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800435a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800435e:	3301      	adds	r3, #1
 8004360:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004364:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 8004368:	9905      	ldr	r1, [sp, #20]
 800436a:	1c50      	adds	r0, r2, #1
 800436c:	237d      	movs	r3, #125	; 0x7d
 800436e:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8004372:	54a3      	strb	r3, [r4, r2]
 8004374:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004378:	686a      	ldr	r2, [r5, #4]
 800437a:	f7fe bd16 	b.w	8002daa <d_print_comp+0x1e6>
 800437e:	4631      	mov	r1, r6
 8004380:	68aa      	ldr	r2, [r5, #8]
 8004382:	4620      	mov	r0, r4
 8004384:	f7fe fc1e 	bl	8002bc4 <d_print_comp>
 8004388:	9905      	ldr	r1, [sp, #20]
 800438a:	686a      	ldr	r2, [r5, #4]
 800438c:	f7fe bd0d 	b.w	8002daa <d_print_comp+0x1e6>
 8004390:	68aa      	ldr	r2, [r5, #8]
 8004392:	4989      	ldr	r1, [pc, #548]	; (80045b8 <d_print_comp+0x19f4>)
 8004394:	3201      	adds	r2, #1
 8004396:	a808      	add	r0, sp, #32
 8004398:	f024 ff54 	bl	8029244 <sprintf>
 800439c:	a808      	add	r0, sp, #32
 800439e:	f002 fd01 	bl	8006da4 <strlen>
 80043a2:	2800      	cmp	r0, #0
 80043a4:	d071      	beq.n	800448a <d_print_comp+0x18c6>
 80043a6:	ae08      	add	r6, sp, #32
 80043a8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80043ac:	1837      	adds	r7, r6, r0
 80043ae:	f04f 0800 	mov.w	r8, #0
 80043b2:	e015      	b.n	80043e0 <d_print_comp+0x181c>
 80043b4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80043b8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80043bc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80043c0:	4798      	blx	r3
 80043c2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80043c6:	3301      	adds	r3, #1
 80043c8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80043cc:	2200      	movs	r2, #0
 80043ce:	2301      	movs	r3, #1
 80043d0:	42b7      	cmp	r7, r6
 80043d2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043d6:	f804 9002 	strb.w	r9, [r4, r2]
 80043da:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80043de:	d056      	beq.n	800448e <d_print_comp+0x18ca>
 80043e0:	2bff      	cmp	r3, #255	; 0xff
 80043e2:	4619      	mov	r1, r3
 80043e4:	4620      	mov	r0, r4
 80043e6:	f816 9b01 	ldrb.w	r9, [r6], #1
 80043ea:	d0e3      	beq.n	80043b4 <d_print_comp+0x17f0>
 80043ec:	461a      	mov	r2, r3
 80043ee:	3301      	adds	r3, #1
 80043f0:	e7ee      	b.n	80043d0 <d_print_comp+0x180c>
 80043f2:	4631      	mov	r1, r6
 80043f4:	68ea      	ldr	r2, [r5, #12]
 80043f6:	4620      	mov	r0, r4
 80043f8:	f7fe fbe4 	bl	8002bc4 <d_print_comp>
 80043fc:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004400:	2fff      	cmp	r7, #255	; 0xff
 8004402:	d111      	bne.n	8004428 <d_print_comp+0x1864>
 8004404:	2600      	movs	r6, #0
 8004406:	4639      	mov	r1, r7
 8004408:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800440c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004410:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004414:	4620      	mov	r0, r4
 8004416:	4798      	blx	r3
 8004418:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800441c:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004420:	3301      	adds	r3, #1
 8004422:	4637      	mov	r7, r6
 8004424:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004428:	1c7a      	adds	r2, r7, #1
 800442a:	235d      	movs	r3, #93	; 0x5d
 800442c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004430:	55e3      	strb	r3, [r4, r7]
 8004432:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004436:	686a      	ldr	r2, [r5, #4]
 8004438:	9905      	ldr	r1, [sp, #20]
 800443a:	f7fe bcb6 	b.w	8002daa <d_print_comp+0x1e6>
 800443e:	4631      	mov	r1, r6
 8004440:	68ea      	ldr	r2, [r5, #12]
 8004442:	4620      	mov	r0, r4
 8004444:	f7fe fbbe 	bl	8002bc4 <d_print_comp>
 8004448:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800444c:	2fff      	cmp	r7, #255	; 0xff
 800444e:	d111      	bne.n	8004474 <d_print_comp+0x18b0>
 8004450:	2600      	movs	r6, #0
 8004452:	4639      	mov	r1, r7
 8004454:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004458:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800445c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004460:	4620      	mov	r0, r4
 8004462:	4798      	blx	r3
 8004464:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004468:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800446c:	3301      	adds	r3, #1
 800446e:	4637      	mov	r7, r6
 8004470:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004474:	1c7a      	adds	r2, r7, #1
 8004476:	235d      	movs	r3, #93	; 0x5d
 8004478:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800447c:	55e3      	strb	r3, [r4, r7]
 800447e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004482:	686a      	ldr	r2, [r5, #4]
 8004484:	9905      	ldr	r1, [sp, #20]
 8004486:	f7fe bc90 	b.w	8002daa <d_print_comp+0x1e6>
 800448a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800448e:	2bff      	cmp	r3, #255	; 0xff
 8004490:	d110      	bne.n	80044b4 <d_print_comp+0x18f0>
 8004492:	2600      	movs	r6, #0
 8004494:	4619      	mov	r1, r3
 8004496:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800449a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800449e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80044a2:	4620      	mov	r0, r4
 80044a4:	4798      	blx	r3
 80044a6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80044aa:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80044ae:	3301      	adds	r3, #1
 80044b0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80044b4:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 80044b8:	9905      	ldr	r1, [sp, #20]
 80044ba:	1c50      	adds	r0, r2, #1
 80044bc:	237d      	movs	r3, #125	; 0x7d
 80044be:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 80044c2:	54a3      	strb	r3, [r4, r2]
 80044c4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80044c8:	686a      	ldr	r2, [r5, #4]
 80044ca:	f7fe bc6e 	b.w	8002daa <d_print_comp+0x1e6>
 80044ce:	4631      	mov	r1, r6
 80044d0:	68aa      	ldr	r2, [r5, #8]
 80044d2:	4620      	mov	r0, r4
 80044d4:	f7fe fb76 	bl	8002bc4 <d_print_comp>
 80044d8:	9905      	ldr	r1, [sp, #20]
 80044da:	686a      	ldr	r2, [r5, #4]
 80044dc:	f7fe bc65 	b.w	8002daa <d_print_comp+0x1e6>
 80044e0:	9905      	ldr	r1, [sp, #20]
 80044e2:	686a      	ldr	r2, [r5, #4]
 80044e4:	f7fe bc61 	b.w	8002daa <d_print_comp+0x1e6>
 80044e8:	4631      	mov	r1, r6
 80044ea:	68aa      	ldr	r2, [r5, #8]
 80044ec:	4620      	mov	r0, r4
 80044ee:	f7fe fb69 	bl	8002bc4 <d_print_comp>
 80044f2:	9905      	ldr	r1, [sp, #20]
 80044f4:	686a      	ldr	r2, [r5, #4]
 80044f6:	f7fe bc58 	b.w	8002daa <d_print_comp+0x1e6>
 80044fa:	4631      	mov	r1, r6
 80044fc:	68ea      	ldr	r2, [r5, #12]
 80044fe:	4620      	mov	r0, r4
 8004500:	f7fe fb60 	bl	8002bc4 <d_print_comp>
 8004504:	9905      	ldr	r1, [sp, #20]
 8004506:	686a      	ldr	r2, [r5, #4]
 8004508:	f7fe bc4f 	b.w	8002daa <d_print_comp+0x1e6>
 800450c:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
 8004510:	b13a      	cbz	r2, 8004522 <d_print_comp+0x195e>
 8004512:	ab18      	add	r3, sp, #96	; 0x60
 8004514:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8004518:	f843 1d40 	str.w	r1, [r3, #-64]!
 800451c:	9209      	str	r2, [sp, #36]	; 0x24
 800451e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004522:	68aa      	ldr	r2, [r5, #8]
 8004524:	7813      	ldrb	r3, [r2, #0]
 8004526:	2b04      	cmp	r3, #4
 8004528:	f000 84d6 	beq.w	8004ed8 <d_print_comp+0x2314>
 800452c:	4631      	mov	r1, r6
 800452e:	4620      	mov	r0, r4
 8004530:	f7fe fb48 	bl	8002bc4 <d_print_comp>
 8004534:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 8004538:	b113      	cbz	r3, 8004540 <d_print_comp+0x197c>
 800453a:	9b08      	ldr	r3, [sp, #32]
 800453c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004540:	9905      	ldr	r1, [sp, #20]
 8004542:	686a      	ldr	r2, [r5, #4]
 8004544:	f7fe bc31 	b.w	8002daa <d_print_comp+0x1e6>
 8004548:	f8da 6004 	ldr.w	r6, [sl, #4]
 800454c:	7832      	ldrb	r2, [r6, #0]
 800454e:	3a61      	subs	r2, #97	; 0x61
 8004550:	2a19      	cmp	r2, #25
 8004552:	d81d      	bhi.n	8004590 <d_print_comp+0x19cc>
 8004554:	2bff      	cmp	r3, #255	; 0xff
 8004556:	d110      	bne.n	800457a <d_print_comp+0x19b6>
 8004558:	2600      	movs	r6, #0
 800455a:	4619      	mov	r1, r3
 800455c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004560:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004564:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004568:	4620      	mov	r0, r4
 800456a:	4798      	blx	r3
 800456c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004570:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004574:	3301      	adds	r3, #1
 8004576:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800457a:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 800457e:	2320      	movs	r3, #32
 8004580:	1c51      	adds	r1, r2, #1
 8004582:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004586:	54a3      	strb	r3, [r4, r2]
 8004588:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800458c:	f8da 6004 	ldr.w	r6, [sl, #4]
 8004590:	19f3      	adds	r3, r6, r7
 8004592:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8004596:	2b20      	cmp	r3, #32
 8004598:	bf08      	it	eq
 800459a:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 800459e:	2f00      	cmp	r7, #0
 80045a0:	f000 86fb 	beq.w	800539a <d_print_comp+0x27d6>
 80045a4:	3e01      	subs	r6, #1
 80045a6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80045aa:	4437      	add	r7, r6
 80045ac:	f04f 0800 	mov.w	r8, #0
 80045b0:	e01b      	b.n	80045ea <d_print_comp+0x1a26>
 80045b2:	bf00      	nop
 80045b4:	080b3b18 	.word	0x080b3b18
 80045b8:	080b3868 	.word	0x080b3868
 80045bc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80045c0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80045c4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80045c8:	4798      	blx	r3
 80045ca:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80045ce:	3301      	adds	r3, #1
 80045d0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80045d4:	2200      	movs	r2, #0
 80045d6:	2301      	movs	r3, #1
 80045d8:	42be      	cmp	r6, r7
 80045da:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80045de:	f804 9002 	strb.w	r9, [r4, r2]
 80045e2:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80045e6:	f000 80ec 	beq.w	80047c2 <d_print_comp+0x1bfe>
 80045ea:	2bff      	cmp	r3, #255	; 0xff
 80045ec:	4619      	mov	r1, r3
 80045ee:	4620      	mov	r0, r4
 80045f0:	f816 9f01 	ldrb.w	r9, [r6, #1]!
 80045f4:	d0e2      	beq.n	80045bc <d_print_comp+0x19f8>
 80045f6:	461a      	mov	r2, r3
 80045f8:	3301      	adds	r3, #1
 80045fa:	e7ed      	b.n	80045d8 <d_print_comp+0x1a14>
 80045fc:	4631      	mov	r1, r6
 80045fe:	68aa      	ldr	r2, [r5, #8]
 8004600:	4620      	mov	r0, r4
 8004602:	f7fe fadf 	bl	8002bc4 <d_print_comp>
 8004606:	9905      	ldr	r1, [sp, #20]
 8004608:	686a      	ldr	r2, [r5, #4]
 800460a:	f7fe bbce 	b.w	8002daa <d_print_comp+0x1e6>
 800460e:	4631      	mov	r1, r6
 8004610:	68aa      	ldr	r2, [r5, #8]
 8004612:	4620      	mov	r0, r4
 8004614:	f7fe fad6 	bl	8002bc4 <d_print_comp>
 8004618:	9905      	ldr	r1, [sp, #20]
 800461a:	686a      	ldr	r2, [r5, #4]
 800461c:	f7fe bbc5 	b.w	8002daa <d_print_comp+0x1e6>
 8004620:	4631      	mov	r1, r6
 8004622:	68aa      	ldr	r2, [r5, #8]
 8004624:	4620      	mov	r0, r4
 8004626:	f7fe facd 	bl	8002bc4 <d_print_comp>
 800462a:	9905      	ldr	r1, [sp, #20]
 800462c:	686a      	ldr	r2, [r5, #4]
 800462e:	f7fe bbbc 	b.w	8002daa <d_print_comp+0x1e6>
 8004632:	4631      	mov	r1, r6
 8004634:	68aa      	ldr	r2, [r5, #8]
 8004636:	4620      	mov	r0, r4
 8004638:	f7fe fac4 	bl	8002bc4 <d_print_comp>
 800463c:	9905      	ldr	r1, [sp, #20]
 800463e:	686a      	ldr	r2, [r5, #4]
 8004640:	f7fe bbb3 	b.w	8002daa <d_print_comp+0x1e6>
 8004644:	4631      	mov	r1, r6
 8004646:	68aa      	ldr	r2, [r5, #8]
 8004648:	4620      	mov	r0, r4
 800464a:	f7fe fabb 	bl	8002bc4 <d_print_comp>
 800464e:	9905      	ldr	r1, [sp, #20]
 8004650:	686a      	ldr	r2, [r5, #4]
 8004652:	f7fe bbaa 	b.w	8002daa <d_print_comp+0x1e6>
 8004656:	4631      	mov	r1, r6
 8004658:	68aa      	ldr	r2, [r5, #8]
 800465a:	4620      	mov	r0, r4
 800465c:	f7fe fab2 	bl	8002bc4 <d_print_comp>
 8004660:	9905      	ldr	r1, [sp, #20]
 8004662:	686a      	ldr	r2, [r5, #4]
 8004664:	f7fe bba1 	b.w	8002daa <d_print_comp+0x1e6>
 8004668:	4631      	mov	r1, r6
 800466a:	68aa      	ldr	r2, [r5, #8]
 800466c:	4620      	mov	r0, r4
 800466e:	f7fe faa9 	bl	8002bc4 <d_print_comp>
 8004672:	9905      	ldr	r1, [sp, #20]
 8004674:	686a      	ldr	r2, [r5, #4]
 8004676:	f7fe bb98 	b.w	8002daa <d_print_comp+0x1e6>
 800467a:	4631      	mov	r1, r6
 800467c:	68aa      	ldr	r2, [r5, #8]
 800467e:	4620      	mov	r0, r4
 8004680:	f7fe faa0 	bl	8002bc4 <d_print_comp>
 8004684:	9905      	ldr	r1, [sp, #20]
 8004686:	686a      	ldr	r2, [r5, #4]
 8004688:	f7fe bb8f 	b.w	8002daa <d_print_comp+0x1e6>
 800468c:	4fcf      	ldr	r7, [pc, #828]	; (80049cc <d_print_comp+0x1e08>)
 800468e:	68ea      	ldr	r2, [r5, #12]
 8004690:	4631      	mov	r1, r6
 8004692:	4620      	mov	r0, r4
 8004694:	f7fe fa96 	bl	8002bc4 <d_print_comp>
 8004698:	f107 0805 	add.w	r8, r7, #5
 800469c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80046a0:	f04f 0900 	mov.w	r9, #0
 80046a4:	e015      	b.n	80046d2 <d_print_comp+0x1b0e>
 80046a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80046aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80046ae:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80046b2:	4798      	blx	r3
 80046b4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80046b8:	3301      	adds	r3, #1
 80046ba:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80046be:	2200      	movs	r2, #0
 80046c0:	2301      	movs	r3, #1
 80046c2:	4547      	cmp	r7, r8
 80046c4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80046c8:	f804 a002 	strb.w	sl, [r4, r2]
 80046cc:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80046d0:	d008      	beq.n	80046e4 <d_print_comp+0x1b20>
 80046d2:	2bff      	cmp	r3, #255	; 0xff
 80046d4:	4619      	mov	r1, r3
 80046d6:	4620      	mov	r0, r4
 80046d8:	f817 ab01 	ldrb.w	sl, [r7], #1
 80046dc:	d0e3      	beq.n	80046a6 <d_print_comp+0x1ae2>
 80046de:	461a      	mov	r2, r3
 80046e0:	3301      	adds	r3, #1
 80046e2:	e7ee      	b.n	80046c2 <d_print_comp+0x1afe>
 80046e4:	4631      	mov	r1, r6
 80046e6:	68aa      	ldr	r2, [r5, #8]
 80046e8:	4620      	mov	r0, r4
 80046ea:	f7fe fa6b 	bl	8002bc4 <d_print_comp>
 80046ee:	9905      	ldr	r1, [sp, #20]
 80046f0:	686a      	ldr	r2, [r5, #4]
 80046f2:	f7fe bb5a 	b.w	8002daa <d_print_comp+0x1e6>
 80046f6:	4fb6      	ldr	r7, [pc, #728]	; (80049d0 <d_print_comp+0x1e0c>)
 80046f8:	68aa      	ldr	r2, [r5, #8]
 80046fa:	4631      	mov	r1, r6
 80046fc:	4620      	mov	r0, r4
 80046fe:	f7fe fa61 	bl	8002bc4 <d_print_comp>
 8004702:	f107 0804 	add.w	r8, r7, #4
 8004706:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800470a:	f04f 0900 	mov.w	r9, #0
 800470e:	e015      	b.n	800473c <d_print_comp+0x1b78>
 8004710:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004714:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004718:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800471c:	4798      	blx	r3
 800471e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004722:	3301      	adds	r3, #1
 8004724:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004728:	2200      	movs	r2, #0
 800472a:	2301      	movs	r3, #1
 800472c:	45b8      	cmp	r8, r7
 800472e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004732:	f804 a002 	strb.w	sl, [r4, r2]
 8004736:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 800473a:	d008      	beq.n	800474e <d_print_comp+0x1b8a>
 800473c:	2bff      	cmp	r3, #255	; 0xff
 800473e:	4619      	mov	r1, r3
 8004740:	4620      	mov	r0, r4
 8004742:	f817 ab01 	ldrb.w	sl, [r7], #1
 8004746:	d0e3      	beq.n	8004710 <d_print_comp+0x1b4c>
 8004748:	461a      	mov	r2, r3
 800474a:	3301      	adds	r3, #1
 800474c:	e7ee      	b.n	800472c <d_print_comp+0x1b68>
 800474e:	4631      	mov	r1, r6
 8004750:	68ea      	ldr	r2, [r5, #12]
 8004752:	4620      	mov	r0, r4
 8004754:	f7fe fa36 	bl	8002bc4 <d_print_comp>
 8004758:	9905      	ldr	r1, [sp, #20]
 800475a:	686a      	ldr	r2, [r5, #4]
 800475c:	f7fe bb25 	b.w	8002daa <d_print_comp+0x1e6>
 8004760:	4631      	mov	r1, r6
 8004762:	68aa      	ldr	r2, [r5, #8]
 8004764:	4620      	mov	r0, r4
 8004766:	f7fe fa2d 	bl	8002bc4 <d_print_comp>
 800476a:	9905      	ldr	r1, [sp, #20]
 800476c:	686a      	ldr	r2, [r5, #4]
 800476e:	f7fe bb1c 	b.w	8002daa <d_print_comp+0x1e6>
 8004772:	4631      	mov	r1, r6
 8004774:	68aa      	ldr	r2, [r5, #8]
 8004776:	4620      	mov	r0, r4
 8004778:	f7fe fa24 	bl	8002bc4 <d_print_comp>
 800477c:	9905      	ldr	r1, [sp, #20]
 800477e:	686a      	ldr	r2, [r5, #4]
 8004780:	f7fe bb13 	b.w	8002daa <d_print_comp+0x1e6>
 8004784:	4631      	mov	r1, r6
 8004786:	68aa      	ldr	r2, [r5, #8]
 8004788:	4620      	mov	r0, r4
 800478a:	f7fe fa1b 	bl	8002bc4 <d_print_comp>
 800478e:	9905      	ldr	r1, [sp, #20]
 8004790:	686a      	ldr	r2, [r5, #4]
 8004792:	f7fe bb0a 	b.w	8002daa <d_print_comp+0x1e6>
 8004796:	4631      	mov	r1, r6
 8004798:	68aa      	ldr	r2, [r5, #8]
 800479a:	4620      	mov	r0, r4
 800479c:	f7fe fa12 	bl	8002bc4 <d_print_comp>
 80047a0:	9905      	ldr	r1, [sp, #20]
 80047a2:	686a      	ldr	r2, [r5, #4]
 80047a4:	f7fe bb01 	b.w	8002daa <d_print_comp+0x1e6>
 80047a8:	4631      	mov	r1, r6
 80047aa:	68aa      	ldr	r2, [r5, #8]
 80047ac:	4620      	mov	r0, r4
 80047ae:	f7fe fa09 	bl	8002bc4 <d_print_comp>
 80047b2:	9905      	ldr	r1, [sp, #20]
 80047b4:	686a      	ldr	r2, [r5, #4]
 80047b6:	f7fe baf8 	b.w	8002daa <d_print_comp+0x1e6>
 80047ba:	9905      	ldr	r1, [sp, #20]
 80047bc:	686a      	ldr	r2, [r5, #4]
 80047be:	f7fe baf4 	b.w	8002daa <d_print_comp+0x1e6>
 80047c2:	9905      	ldr	r1, [sp, #20]
 80047c4:	686a      	ldr	r2, [r5, #4]
 80047c6:	f7fe baf0 	b.w	8002daa <d_print_comp+0x1e6>
 80047ca:	4631      	mov	r1, r6
 80047cc:	68ea      	ldr	r2, [r5, #12]
 80047ce:	9301      	str	r3, [sp, #4]
 80047d0:	4620      	mov	r0, r4
 80047d2:	f8d4 6124 	ldr.w	r6, [r4, #292]	; 0x124
 80047d6:	f7fe f9f5 	bl	8002bc4 <d_print_comp>
 80047da:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80047de:	9b01      	ldr	r3, [sp, #4]
 80047e0:	4296      	cmp	r6, r2
 80047e2:	f000 8441 	beq.w	8005068 <d_print_comp+0x24a4>
 80047e6:	9905      	ldr	r1, [sp, #20]
 80047e8:	686a      	ldr	r2, [r5, #4]
 80047ea:	f7fe bade 	b.w	8002daa <d_print_comp+0x1e6>
 80047ee:	4e79      	ldr	r6, [pc, #484]	; (80049d4 <d_print_comp+0x1e10>)
 80047f0:	4690      	mov	r8, r2
 80047f2:	f106 0906 	add.w	r9, r6, #6
 80047f6:	e014      	b.n	8004822 <d_print_comp+0x1c5e>
 80047f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004800:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004804:	4798      	blx	r3
 8004806:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800480a:	3301      	adds	r3, #1
 800480c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004810:	2200      	movs	r2, #0
 8004812:	2301      	movs	r3, #1
 8004814:	45b1      	cmp	r9, r6
 8004816:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800481a:	54a7      	strb	r7, [r4, r2]
 800481c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004820:	d008      	beq.n	8004834 <d_print_comp+0x1c70>
 8004822:	2bff      	cmp	r3, #255	; 0xff
 8004824:	4619      	mov	r1, r3
 8004826:	4620      	mov	r0, r4
 8004828:	f816 7b01 	ldrb.w	r7, [r6], #1
 800482c:	d0e4      	beq.n	80047f8 <d_print_comp+0x1c34>
 800482e:	461a      	mov	r2, r3
 8004830:	3301      	adds	r3, #1
 8004832:	e7ef      	b.n	8004814 <d_print_comp+0x1c50>
 8004834:	9905      	ldr	r1, [sp, #20]
 8004836:	686a      	ldr	r2, [r5, #4]
 8004838:	f7fe bab7 	b.w	8002daa <d_print_comp+0x1e6>
 800483c:	4642      	mov	r2, r8
 800483e:	a808      	add	r0, sp, #32
 8004840:	4965      	ldr	r1, [pc, #404]	; (80049d8 <d_print_comp+0x1e14>)
 8004842:	f024 fcff 	bl	8029244 <sprintf>
 8004846:	a808      	add	r0, sp, #32
 8004848:	f002 faac 	bl	8006da4 <strlen>
 800484c:	b328      	cbz	r0, 800489a <d_print_comp+0x1cd6>
 800484e:	ae08      	add	r6, sp, #32
 8004850:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004854:	eb06 0900 	add.w	r9, r6, r0
 8004858:	f04f 0800 	mov.w	r8, #0
 800485c:	e014      	b.n	8004888 <d_print_comp+0x1cc4>
 800485e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004862:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004866:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800486a:	4798      	blx	r3
 800486c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004870:	3301      	adds	r3, #1
 8004872:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004876:	2200      	movs	r2, #0
 8004878:	2301      	movs	r3, #1
 800487a:	45b1      	cmp	r9, r6
 800487c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004880:	54a7      	strb	r7, [r4, r2]
 8004882:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004886:	d008      	beq.n	800489a <d_print_comp+0x1cd6>
 8004888:	2bff      	cmp	r3, #255	; 0xff
 800488a:	4619      	mov	r1, r3
 800488c:	4620      	mov	r0, r4
 800488e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004892:	d0e4      	beq.n	800485e <d_print_comp+0x1c9a>
 8004894:	461a      	mov	r2, r3
 8004896:	3301      	adds	r3, #1
 8004898:	e7ef      	b.n	800487a <d_print_comp+0x1cb6>
 800489a:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800489e:	2fff      	cmp	r7, #255	; 0xff
 80048a0:	d111      	bne.n	80048c6 <d_print_comp+0x1d02>
 80048a2:	2600      	movs	r6, #0
 80048a4:	4639      	mov	r1, r7
 80048a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80048aa:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80048ae:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80048b2:	4620      	mov	r0, r4
 80048b4:	4798      	blx	r3
 80048b6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80048ba:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80048be:	3301      	adds	r3, #1
 80048c0:	4637      	mov	r7, r6
 80048c2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80048c6:	1c7a      	adds	r2, r7, #1
 80048c8:	237d      	movs	r3, #125	; 0x7d
 80048ca:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80048ce:	55e3      	strb	r3, [r4, r7]
 80048d0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80048d4:	686a      	ldr	r2, [r5, #4]
 80048d6:	9905      	ldr	r1, [sp, #20]
 80048d8:	f7fe ba67 	b.w	8002daa <d_print_comp+0x1e6>
 80048dc:	4e3f      	ldr	r6, [pc, #252]	; (80049dc <d_print_comp+0x1e18>)
 80048de:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80048e2:	f106 0905 	add.w	r9, r6, #5
 80048e6:	f04f 0800 	mov.w	r8, #0
 80048ea:	e015      	b.n	8004918 <d_print_comp+0x1d54>
 80048ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80048f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80048f4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80048f8:	4798      	blx	r3
 80048fa:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80048fe:	3301      	adds	r3, #1
 8004900:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004904:	2200      	movs	r2, #0
 8004906:	2301      	movs	r3, #1
 8004908:	45b1      	cmp	r9, r6
 800490a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800490e:	54a7      	strb	r7, [r4, r2]
 8004910:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004914:	f000 80cf 	beq.w	8004ab6 <d_print_comp+0x1ef2>
 8004918:	2bff      	cmp	r3, #255	; 0xff
 800491a:	4619      	mov	r1, r3
 800491c:	4620      	mov	r0, r4
 800491e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004922:	d0e3      	beq.n	80048ec <d_print_comp+0x1d28>
 8004924:	461a      	mov	r2, r3
 8004926:	3301      	adds	r3, #1
 8004928:	e7ee      	b.n	8004908 <d_print_comp+0x1d44>
 800492a:	68ee      	ldr	r6, [r5, #12]
 800492c:	443e      	add	r6, r7
 800492e:	42be      	cmp	r6, r7
 8004930:	f67e aa3b 	bls.w	8002daa <d_print_comp+0x1e6>
 8004934:	f04f 0800 	mov.w	r8, #0
 8004938:	e018      	b.n	800496c <d_print_comp+0x1da8>
 800493a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800493e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004942:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004946:	4620      	mov	r0, r4
 8004948:	4798      	blx	r3
 800494a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800494e:	3301      	adds	r3, #1
 8004950:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004954:	2100      	movs	r1, #0
 8004956:	2301      	movs	r3, #1
 8004958:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800495c:	f804 9001 	strb.w	r9, [r4, r1]
 8004960:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8004964:	3701      	adds	r7, #1
 8004966:	42be      	cmp	r6, r7
 8004968:	f240 80e1 	bls.w	8004b2e <d_print_comp+0x1f6a>
 800496c:	1bf3      	subs	r3, r6, r7
 800496e:	2b03      	cmp	r3, #3
 8004970:	f897 9000 	ldrb.w	r9, [r7]
 8004974:	dd02      	ble.n	800497c <d_print_comp+0x1db8>
 8004976:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800497a:	d005      	beq.n	8004988 <d_print_comp+0x1dc4>
 800497c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004980:	29ff      	cmp	r1, #255	; 0xff
 8004982:	d0da      	beq.n	800493a <d_print_comp+0x1d76>
 8004984:	1c4b      	adds	r3, r1, #1
 8004986:	e7e7      	b.n	8004958 <d_print_comp+0x1d94>
 8004988:	787b      	ldrb	r3, [r7, #1]
 800498a:	2b5f      	cmp	r3, #95	; 0x5f
 800498c:	d1f6      	bne.n	800497c <d_print_comp+0x1db8>
 800498e:	78bb      	ldrb	r3, [r7, #2]
 8004990:	2b55      	cmp	r3, #85	; 0x55
 8004992:	d1f3      	bne.n	800497c <d_print_comp+0x1db8>
 8004994:	1cf9      	adds	r1, r7, #3
 8004996:	2000      	movs	r0, #0
 8004998:	e002      	b.n	80049a0 <d_print_comp+0x1ddc>
 800499a:	4613      	mov	r3, r2
 800499c:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 80049a0:	428e      	cmp	r6, r1
 80049a2:	468a      	mov	sl, r1
 80049a4:	d9ea      	bls.n	800497c <d_print_comp+0x1db8>
 80049a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80049ae:	fa5f fe82 	uxtb.w	lr, r2
 80049b2:	f1be 0f09 	cmp.w	lr, #9
 80049b6:	f1a3 0c41 	sub.w	ip, r3, #65	; 0x41
 80049ba:	d9ee      	bls.n	800499a <d_print_comp+0x1dd6>
 80049bc:	f1bc 0f05 	cmp.w	ip, #5
 80049c0:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80049c4:	f200 85c7 	bhi.w	8005556 <d_print_comp+0x2992>
 80049c8:	3b37      	subs	r3, #55	; 0x37
 80049ca:	e7e7      	b.n	800499c <d_print_comp+0x1dd8>
 80049cc:	080b39dc 	.word	0x080b39dc
 80049d0:	080b3918 	.word	0x080b3918
 80049d4:	080b3a3c 	.word	0x080b3a3c
 80049d8:	080b3868 	.word	0x080b3868
 80049dc:	080b38dc 	.word	0x080b38dc
 80049e0:	9905      	ldr	r1, [sp, #20]
 80049e2:	686a      	ldr	r2, [r5, #4]
 80049e4:	f7fe b9e1 	b.w	8002daa <d_print_comp+0x1e6>
 80049e8:	68aa      	ldr	r2, [r5, #8]
 80049ea:	9201      	str	r2, [sp, #4]
 80049ec:	4619      	mov	r1, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f47e aa26 	bne.w	8002e40 <d_print_comp+0x27c>
 80049f4:	9905      	ldr	r1, [sp, #20]
 80049f6:	686a      	ldr	r2, [r5, #4]
 80049f8:	f7fe b9d7 	b.w	8002daa <d_print_comp+0x1e6>
 80049fc:	4ece      	ldr	r6, [pc, #824]	; (8004d38 <d_print_comp+0x2174>)
 80049fe:	f106 0904 	add.w	r9, r6, #4
 8004a02:	e014      	b.n	8004a2e <d_print_comp+0x1e6a>
 8004a04:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004a08:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a0c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004a10:	4798      	blx	r3
 8004a12:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004a16:	3301      	adds	r3, #1
 8004a18:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2301      	movs	r3, #1
 8004a20:	45b1      	cmp	r9, r6
 8004a22:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004a26:	54a7      	strb	r7, [r4, r2]
 8004a28:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004a2c:	d008      	beq.n	8004a40 <d_print_comp+0x1e7c>
 8004a2e:	2bff      	cmp	r3, #255	; 0xff
 8004a30:	4619      	mov	r1, r3
 8004a32:	4620      	mov	r0, r4
 8004a34:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004a38:	d0e4      	beq.n	8004a04 <d_print_comp+0x1e40>
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	e7ef      	b.n	8004a20 <d_print_comp+0x1e5c>
 8004a40:	9905      	ldr	r1, [sp, #20]
 8004a42:	686a      	ldr	r2, [r5, #4]
 8004a44:	f7fe b9b1 	b.w	8002daa <d_print_comp+0x1e6>
 8004a48:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 8004a4c:	f7ff ba66 	b.w	8003f1c <d_print_comp+0x1358>
 8004a50:	2700      	movs	r7, #0
 8004a52:	f7ff ba54 	b.w	8003efe <d_print_comp+0x133a>
 8004a56:	e9d0 6702 	ldrd	r6, r7, [r0, #8]
 8004a5a:	2f00      	cmp	r7, #0
 8004a5c:	f43e a9a5 	beq.w	8002daa <d_print_comp+0x1e6>
 8004a60:	4437      	add	r7, r6
 8004a62:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004a66:	3f01      	subs	r7, #1
 8004a68:	3e01      	subs	r6, #1
 8004a6a:	f04f 0900 	mov.w	r9, #0
 8004a6e:	e015      	b.n	8004a9c <d_print_comp+0x1ed8>
 8004a70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004a74:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a78:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004a7c:	4798      	blx	r3
 8004a7e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004a82:	3301      	adds	r3, #1
 8004a84:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	42b7      	cmp	r7, r6
 8004a8e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004a92:	f804 8002 	strb.w	r8, [r4, r2]
 8004a96:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8004a9a:	d008      	beq.n	8004aae <d_print_comp+0x1eea>
 8004a9c:	2bff      	cmp	r3, #255	; 0xff
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8004aa6:	d0e3      	beq.n	8004a70 <d_print_comp+0x1eac>
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	3301      	adds	r3, #1
 8004aac:	e7ee      	b.n	8004a8c <d_print_comp+0x1ec8>
 8004aae:	9905      	ldr	r1, [sp, #20]
 8004ab0:	686a      	ldr	r2, [r5, #4]
 8004ab2:	f7fe b97a 	b.w	8002daa <d_print_comp+0x1e6>
 8004ab6:	68aa      	ldr	r2, [r5, #8]
 8004ab8:	49a0      	ldr	r1, [pc, #640]	; (8004d3c <d_print_comp+0x2178>)
 8004aba:	3201      	adds	r2, #1
 8004abc:	a808      	add	r0, sp, #32
 8004abe:	f024 fbc1 	bl	8029244 <sprintf>
 8004ac2:	a808      	add	r0, sp, #32
 8004ac4:	f002 f96e 	bl	8006da4 <strlen>
 8004ac8:	b328      	cbz	r0, 8004b16 <d_print_comp+0x1f52>
 8004aca:	ae08      	add	r6, sp, #32
 8004acc:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004ad0:	eb06 0900 	add.w	r9, r6, r0
 8004ad4:	f04f 0800 	mov.w	r8, #0
 8004ad8:	e014      	b.n	8004b04 <d_print_comp+0x1f40>
 8004ada:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ade:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ae2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004ae6:	4798      	blx	r3
 8004ae8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004aec:	3301      	adds	r3, #1
 8004aee:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004af2:	2200      	movs	r2, #0
 8004af4:	2301      	movs	r3, #1
 8004af6:	45b1      	cmp	r9, r6
 8004af8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004afc:	54a7      	strb	r7, [r4, r2]
 8004afe:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004b02:	d008      	beq.n	8004b16 <d_print_comp+0x1f52>
 8004b04:	2bff      	cmp	r3, #255	; 0xff
 8004b06:	4619      	mov	r1, r3
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004b0e:	d0e4      	beq.n	8004ada <d_print_comp+0x1f16>
 8004b10:	461a      	mov	r2, r3
 8004b12:	3301      	adds	r3, #1
 8004b14:	e7ef      	b.n	8004af6 <d_print_comp+0x1f32>
 8004b16:	9905      	ldr	r1, [sp, #20]
 8004b18:	686a      	ldr	r2, [r5, #4]
 8004b1a:	f7fe b946 	b.w	8002daa <d_print_comp+0x1e6>
 8004b1e:	9905      	ldr	r1, [sp, #20]
 8004b20:	686a      	ldr	r2, [r5, #4]
 8004b22:	f7fe b942 	b.w	8002daa <d_print_comp+0x1e6>
 8004b26:	9905      	ldr	r1, [sp, #20]
 8004b28:	686a      	ldr	r2, [r5, #4]
 8004b2a:	f7fe b93e 	b.w	8002daa <d_print_comp+0x1e6>
 8004b2e:	9905      	ldr	r1, [sp, #20]
 8004b30:	686a      	ldr	r2, [r5, #4]
 8004b32:	f7fe b93a 	b.w	8002daa <d_print_comp+0x1e6>
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	2b3b      	cmp	r3, #59	; 0x3b
 8004b3c:	f47e abf6 	bne.w	800332c <d_print_comp+0x768>
 8004b40:	f105 030c 	add.w	r3, r5, #12
 8004b44:	68aa      	ldr	r2, [r5, #8]
 8004b46:	4631      	mov	r1, r6
 8004b48:	4620      	mov	r0, r4
 8004b4a:	f001 fd95 	bl	8006678 <d_maybe_print_fold_expression.isra.20>
 8004b4e:	4680      	mov	r8, r0
 8004b50:	2800      	cmp	r0, #0
 8004b52:	f040 86a0 	bne.w	8005896 <d_print_comp+0x2cd2>
 8004b56:	e9d5 7202 	ldrd	r7, r2, [r5, #8]
 8004b5a:	68b9      	ldr	r1, [r7, #8]
 8004b5c:	68d3      	ldr	r3, [r2, #12]
 8004b5e:	6808      	ldr	r0, [r1, #0]
 8004b60:	4977      	ldr	r1, [pc, #476]	; (8004d40 <d_print_comp+0x217c>)
 8004b62:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8004b66:	e9d3 a902 	ldrd	sl, r9, [r3, #8]
 8004b6a:	f002 f911 	bl	8006d90 <strcmp>
 8004b6e:	2800      	cmp	r0, #0
 8004b70:	f000 8674 	beq.w	800585c <d_print_comp+0x2c98>
 8004b74:	2204      	movs	r2, #4
 8004b76:	4973      	ldr	r1, [pc, #460]	; (8004d44 <d_print_comp+0x2180>)
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f7fb fbff 	bl	800037c <d_append_buffer>
 8004b7e:	f8db 3008 	ldr.w	r3, [fp, #8]
 8004b82:	b303      	cbz	r3, 8004bc6 <d_print_comp+0x2002>
 8004b84:	465a      	mov	r2, fp
 8004b86:	4631      	mov	r1, r6
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f001 fd23 	bl	80065d4 <d_print_subexpr>
 8004b8e:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004b92:	2fff      	cmp	r7, #255	; 0xff
 8004b94:	d110      	bne.n	8004bb8 <d_print_comp+0x1ff4>
 8004b96:	4639      	mov	r1, r7
 8004b98:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004b9c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004ba0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	4798      	blx	r3
 8004ba8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004bac:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	4647      	mov	r7, r8
 8004bb4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004bb8:	2320      	movs	r3, #32
 8004bba:	1c7a      	adds	r2, r7, #1
 8004bbc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004bc0:	55e3      	strb	r3, [r4, r7]
 8004bc2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004bc6:	4652      	mov	r2, sl
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4620      	mov	r0, r4
 8004bcc:	f7fd fffa 	bl	8002bc4 <d_print_comp>
 8004bd0:	f1b9 0f00 	cmp.w	r9, #0
 8004bd4:	f000 8663 	beq.w	800589e <d_print_comp+0x2cda>
 8004bd8:	464a      	mov	r2, r9
 8004bda:	4631      	mov	r1, r6
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f001 fcf9 	bl	80065d4 <d_print_subexpr>
 8004be2:	9905      	ldr	r1, [sp, #20]
 8004be4:	686a      	ldr	r2, [r5, #4]
 8004be6:	f7fe b8e0 	b.w	8002daa <d_print_comp+0x1e6>
 8004bea:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004bee:	4956      	ldr	r1, [pc, #344]	; (8004d48 <d_print_comp+0x2184>)
 8004bf0:	f8d3 a000 	ldr.w	sl, [r3]
 8004bf4:	4650      	mov	r0, sl
 8004bf6:	f002 f8cb 	bl	8006d90 <strcmp>
 8004bfa:	f898 3000 	ldrb.w	r3, [r8]
 8004bfe:	b910      	cbnz	r0, 8004c06 <d_print_comp+0x2042>
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	f000 852b 	beq.w	800565c <d_print_comp+0x2a98>
 8004c06:	2b38      	cmp	r3, #56	; 0x38
 8004c08:	f000 850c 	beq.w	8005624 <d_print_comp+0x2a60>
 8004c0c:	494f      	ldr	r1, [pc, #316]	; (8004d4c <d_print_comp+0x2188>)
 8004c0e:	4650      	mov	r0, sl
 8004c10:	f002 f8be 	bl	8006d90 <strcmp>
 8004c14:	4607      	mov	r7, r0
 8004c16:	2800      	cmp	r0, #0
 8004c18:	f000 8513 	beq.w	8005642 <d_print_comp+0x2a7e>
 8004c1c:	494c      	ldr	r1, [pc, #304]	; (8004d50 <d_print_comp+0x218c>)
 8004c1e:	4650      	mov	r0, sl
 8004c20:	f002 f8b6 	bl	8006d90 <strcmp>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	f000 8333 	beq.w	8005290 <d_print_comp+0x26cc>
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	4620      	mov	r0, r4
 8004c2e:	464a      	mov	r2, r9
 8004c30:	f001 fc90 	bl	8006554 <d_print_expr_op>
 8004c34:	4947      	ldr	r1, [pc, #284]	; (8004d54 <d_print_comp+0x2190>)
 8004c36:	4650      	mov	r0, sl
 8004c38:	f002 f8aa 	bl	8006d90 <strcmp>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	f000 83b0 	beq.w	80053a2 <d_print_comp+0x27de>
 8004c42:	4650      	mov	r0, sl
 8004c44:	4944      	ldr	r1, [pc, #272]	; (8004d58 <d_print_comp+0x2194>)
 8004c46:	f002 f8a3 	bl	8006d90 <strcmp>
 8004c4a:	4681      	mov	r9, r0
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	f47e abd7 	bne.w	8003400 <d_print_comp+0x83c>
 8004c52:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004c56:	2fff      	cmp	r7, #255	; 0xff
 8004c58:	d110      	bne.n	8004c7c <d_print_comp+0x20b8>
 8004c5a:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8004c5e:	4639      	mov	r1, r7
 8004c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c64:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c68:	4620      	mov	r0, r4
 8004c6a:	4798      	blx	r3
 8004c6c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004c70:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 8004c74:	3301      	adds	r3, #1
 8004c76:	464f      	mov	r7, r9
 8004c78:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004c7c:	1c78      	adds	r0, r7, #1
 8004c7e:	2328      	movs	r3, #40	; 0x28
 8004c80:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8004c84:	4642      	mov	r2, r8
 8004c86:	55e3      	strb	r3, [r4, r7]
 8004c88:	4631      	mov	r1, r6
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004c90:	f7fd ff98 	bl	8002bc4 <d_print_comp>
 8004c94:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004c98:	2fff      	cmp	r7, #255	; 0xff
 8004c9a:	d111      	bne.n	8004cc0 <d_print_comp+0x20fc>
 8004c9c:	2600      	movs	r6, #0
 8004c9e:	4639      	mov	r1, r7
 8004ca0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ca4:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004ca8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004cac:	4620      	mov	r0, r4
 8004cae:	4798      	blx	r3
 8004cb0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004cb4:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004cb8:	3301      	adds	r3, #1
 8004cba:	4637      	mov	r7, r6
 8004cbc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004cc0:	1c7a      	adds	r2, r7, #1
 8004cc2:	2329      	movs	r3, #41	; 0x29
 8004cc4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004cc8:	55e3      	strb	r3, [r4, r7]
 8004cca:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004cce:	686a      	ldr	r2, [r5, #4]
 8004cd0:	9905      	ldr	r1, [sp, #20]
 8004cd2:	f7fe b86a 	b.w	8002daa <d_print_comp+0x1e6>
 8004cd6:	f105 020c 	add.w	r2, r5, #12
 8004cda:	4641      	mov	r1, r8
 8004cdc:	4620      	mov	r0, r4
 8004cde:	f001 f935 	bl	8005f4c <d_print_function_type.isra.15>
 8004ce2:	68aa      	ldr	r2, [r5, #8]
 8004ce4:	2a00      	cmp	r2, #0
 8004ce6:	f000 83fd 	beq.w	80054e4 <d_print_comp+0x2920>
 8004cea:	4641      	mov	r1, r8
 8004cec:	4620      	mov	r0, r4
 8004cee:	f7fd ff69 	bl	8002bc4 <d_print_comp>
 8004cf2:	9905      	ldr	r1, [sp, #20]
 8004cf4:	686a      	ldr	r2, [r5, #4]
 8004cf6:	f7fe b858 	b.w	8002daa <d_print_comp+0x1e6>
 8004cfa:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004cfe:	2fff      	cmp	r7, #255	; 0xff
 8004d00:	d111      	bne.n	8004d26 <d_print_comp+0x2162>
 8004d02:	2600      	movs	r6, #0
 8004d04:	4639      	mov	r1, r7
 8004d06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d0a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004d0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d12:	4620      	mov	r0, r4
 8004d14:	4798      	blx	r3
 8004d16:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004d1a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004d1e:	3301      	adds	r3, #1
 8004d20:	4637      	mov	r7, r6
 8004d22:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004d26:	2320      	movs	r3, #32
 8004d28:	1c7a      	adds	r2, r7, #1
 8004d2a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004d2e:	55e3      	strb	r3, [r4, r7]
 8004d30:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004d34:	f7fe bf72 	b.w	8003c1c <d_print_comp+0x1058>
 8004d38:	080b3abc 	.word	0x080b3abc
 8004d3c:	080b3868 	.word	0x080b3868
 8004d40:	080b387c 	.word	0x080b387c
 8004d44:	080b3a78 	.word	0x080b3a78
 8004d48:	080b3a60 	.word	0x080b3a60
 8004d4c:	080b3a64 	.word	0x080b3a64
 8004d50:	080b386c 	.word	0x080b386c
 8004d54:	080b3a68 	.word	0x080b3a68
 8004d58:	080b3d88 	.word	0x080b3d88
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f893 8010 	ldrb.w	r8, [r3, #16]
 8004d62:	f1b8 0f00 	cmp.w	r8, #0
 8004d66:	f43e aa89 	beq.w	800327c <d_print_comp+0x6b8>
 8004d6a:	f1b8 0f06 	cmp.w	r8, #6
 8004d6e:	f240 843f 	bls.w	80055f0 <d_print_comp+0x2a2c>
 8004d72:	f1b8 0f07 	cmp.w	r8, #7
 8004d76:	f47e aa81 	bne.w	800327c <d_print_comp+0x6b8>
 8004d7a:	68eb      	ldr	r3, [r5, #12]
 8004d7c:	781a      	ldrb	r2, [r3, #0]
 8004d7e:	2a00      	cmp	r2, #0
 8004d80:	f47e aa7c 	bne.w	800327c <d_print_comp+0x6b8>
 8004d84:	68da      	ldr	r2, [r3, #12]
 8004d86:	2a01      	cmp	r2, #1
 8004d88:	f47e aa78 	bne.w	800327c <d_print_comp+0x6b8>
 8004d8c:	283c      	cmp	r0, #60	; 0x3c
 8004d8e:	f47e aa75 	bne.w	800327c <d_print_comp+0x6b8>
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	2b30      	cmp	r3, #48	; 0x30
 8004d98:	f000 84b6 	beq.w	8005708 <d_print_comp+0x2b44>
 8004d9c:	2b31      	cmp	r3, #49	; 0x31
 8004d9e:	f47e aa6d 	bne.w	800327c <d_print_comp+0x6b8>
 8004da2:	2204      	movs	r2, #4
 8004da4:	49c3      	ldr	r1, [pc, #780]	; (80050b4 <d_print_comp+0x24f0>)
 8004da6:	4620      	mov	r0, r4
 8004da8:	f7fb fae8 	bl	800037c <d_append_buffer>
 8004dac:	9905      	ldr	r1, [sp, #20]
 8004dae:	686a      	ldr	r2, [r5, #4]
 8004db0:	f7fd bffb 	b.w	8002daa <d_print_comp+0x1e6>
 8004db4:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004db8:	2fff      	cmp	r7, #255	; 0xff
 8004dba:	d112      	bne.n	8004de2 <d_print_comp+0x221e>
 8004dbc:	f04f 0800 	mov.w	r8, #0
 8004dc0:	4639      	mov	r1, r7
 8004dc2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004dc6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004dca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4798      	blx	r3
 8004dd2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004dd6:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8004dda:	3301      	adds	r3, #1
 8004ddc:	4647      	mov	r7, r8
 8004dde:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004de2:	1c7a      	adds	r2, r7, #1
 8004de4:	235b      	movs	r3, #91	; 0x5b
 8004de6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004dea:	55e3      	strb	r3, [r4, r7]
 8004dec:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004df0:	4631      	mov	r1, r6
 8004df2:	68ea      	ldr	r2, [r5, #12]
 8004df4:	4620      	mov	r0, r4
 8004df6:	f7fd fee5 	bl	8002bc4 <d_print_comp>
 8004dfa:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004dfe:	2fff      	cmp	r7, #255	; 0xff
 8004e00:	d111      	bne.n	8004e26 <d_print_comp+0x2262>
 8004e02:	2600      	movs	r6, #0
 8004e04:	4639      	mov	r1, r7
 8004e06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004e0a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004e0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004e12:	4620      	mov	r0, r4
 8004e14:	4798      	blx	r3
 8004e16:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004e1a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004e1e:	3301      	adds	r3, #1
 8004e20:	4637      	mov	r7, r6
 8004e22:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004e26:	1c7a      	adds	r2, r7, #1
 8004e28:	235d      	movs	r3, #93	; 0x5d
 8004e2a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004e2e:	55e3      	strb	r3, [r4, r7]
 8004e30:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004e34:	686a      	ldr	r2, [r5, #4]
 8004e36:	9905      	ldr	r1, [sp, #20]
 8004e38:	f7fd bfb7 	b.w	8002daa <d_print_comp+0x1e6>
 8004e3c:	1c59      	adds	r1, r3, #1
 8004e3e:	2229      	movs	r2, #41	; 0x29
 8004e40:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004e44:	54e2      	strb	r2, [r4, r3]
 8004e46:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004e4a:	782b      	ldrb	r3, [r5, #0]
 8004e4c:	2b3d      	cmp	r3, #61	; 0x3d
 8004e4e:	f47e aa57 	bne.w	8003300 <d_print_comp+0x73c>
 8004e52:	29ff      	cmp	r1, #255	; 0xff
 8004e54:	d10f      	bne.n	8004e76 <d_print_comp+0x22b2>
 8004e56:	2700      	movs	r7, #0
 8004e58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004e5c:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8004e60:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004e64:	4620      	mov	r0, r4
 8004e66:	4798      	blx	r3
 8004e68:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004e6c:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8004e70:	3301      	adds	r3, #1
 8004e72:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004e76:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 8004e7a:	232d      	movs	r3, #45	; 0x2d
 8004e7c:	1c51      	adds	r1, r2, #1
 8004e7e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004e82:	54a3      	strb	r3, [r4, r2]
 8004e84:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004e88:	f7fe ba3a 	b.w	8003300 <d_print_comp+0x73c>
 8004e8c:	4f8a      	ldr	r7, [pc, #552]	; (80050b8 <d_print_comp+0x24f4>)
 8004e8e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004e92:	f107 0a02 	add.w	sl, r7, #2
 8004e96:	e016      	b.n	8004ec6 <d_print_comp+0x2302>
 8004e98:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004e9c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ea0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004ea4:	4798      	blx	r3
 8004ea6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004eaa:	3301      	adds	r3, #1
 8004eac:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	45ba      	cmp	sl, r7
 8004eb6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004eba:	f804 8002 	strb.w	r8, [r4, r2]
 8004ebe:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8004ec2:	f43f a980 	beq.w	80041c6 <d_print_comp+0x1602>
 8004ec6:	2bff      	cmp	r3, #255	; 0xff
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f817 8b01 	ldrb.w	r8, [r7], #1
 8004ed0:	d0e2      	beq.n	8004e98 <d_print_comp+0x22d4>
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	e7ed      	b.n	8004eb4 <d_print_comp+0x22f0>
 8004ed8:	6892      	ldr	r2, [r2, #8]
 8004eda:	4631      	mov	r1, r6
 8004edc:	4620      	mov	r0, r4
 8004ede:	f7fd fe71 	bl	8002bc4 <d_print_comp>
 8004ee2:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 8004ee6:	b113      	cbz	r3, 8004eee <d_print_comp+0x232a>
 8004ee8:	9b08      	ldr	r3, [sp, #32]
 8004eea:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004eee:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8004ef2:	2b3c      	cmp	r3, #60	; 0x3c
 8004ef4:	f000 82c4 	beq.w	8005480 <d_print_comp+0x28bc>
 8004ef8:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004efc:	2fff      	cmp	r7, #255	; 0xff
 8004efe:	d112      	bne.n	8004f26 <d_print_comp+0x2362>
 8004f00:	f04f 0800 	mov.w	r8, #0
 8004f04:	4639      	mov	r1, r7
 8004f06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f0a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004f0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f12:	4620      	mov	r0, r4
 8004f14:	4798      	blx	r3
 8004f16:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004f1a:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8004f1e:	3301      	adds	r3, #1
 8004f20:	4647      	mov	r7, r8
 8004f22:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004f26:	233c      	movs	r3, #60	; 0x3c
 8004f28:	1c7a      	adds	r2, r7, #1
 8004f2a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004f2e:	55e3      	strb	r3, [r4, r7]
 8004f30:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004f34:	68ab      	ldr	r3, [r5, #8]
 8004f36:	4631      	mov	r1, r6
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	f7fd fe42 	bl	8002bc4 <d_print_comp>
 8004f40:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8004f44:	2b3e      	cmp	r3, #62	; 0x3e
 8004f46:	f000 827d 	beq.w	8005444 <d_print_comp+0x2880>
 8004f4a:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004f4e:	2fff      	cmp	r7, #255	; 0xff
 8004f50:	d111      	bne.n	8004f76 <d_print_comp+0x23b2>
 8004f52:	2600      	movs	r6, #0
 8004f54:	4639      	mov	r1, r7
 8004f56:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f5a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004f5e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f62:	4620      	mov	r0, r4
 8004f64:	4798      	blx	r3
 8004f66:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004f6a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004f6e:	3301      	adds	r3, #1
 8004f70:	4637      	mov	r7, r6
 8004f72:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004f76:	233e      	movs	r3, #62	; 0x3e
 8004f78:	1c7a      	adds	r2, r7, #1
 8004f7a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004f7e:	55e3      	strb	r3, [r4, r7]
 8004f80:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004f84:	f7ff badc 	b.w	8004540 <d_print_comp+0x197c>
 8004f88:	4f4c      	ldr	r7, [pc, #304]	; (80050bc <d_print_comp+0x24f8>)
 8004f8a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004f8e:	f107 0905 	add.w	r9, r7, #5
 8004f92:	f04f 0a00 	mov.w	sl, #0
 8004f96:	e016      	b.n	8004fc6 <d_print_comp+0x2402>
 8004f98:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f9c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004fa0:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8004fa4:	4798      	blx	r3
 8004fa6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004faa:	3301      	adds	r3, #1
 8004fac:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	45b9      	cmp	r9, r7
 8004fb6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004fba:	f804 8002 	strb.w	r8, [r4, r2]
 8004fbe:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8004fc2:	f43e ab41 	beq.w	8003648 <d_print_comp+0xa84>
 8004fc6:	2bff      	cmp	r3, #255	; 0xff
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f817 8b01 	ldrb.w	r8, [r7], #1
 8004fd0:	d0e2      	beq.n	8004f98 <d_print_comp+0x23d4>
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	e7ed      	b.n	8004fb4 <d_print_comp+0x23f0>
 8004fd8:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8004fdc:	2fff      	cmp	r7, #255	; 0xff
 8004fde:	d112      	bne.n	8005006 <d_print_comp+0x2442>
 8004fe0:	f04f 0a00 	mov.w	sl, #0
 8004fe4:	4639      	mov	r1, r7
 8004fe6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004fea:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8004fee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	4798      	blx	r3
 8004ff6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004ffa:	f8c4 a100 	str.w	sl, [r4, #256]	; 0x100
 8004ffe:	3301      	adds	r3, #1
 8005000:	4657      	mov	r7, sl
 8005002:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005006:	2320      	movs	r3, #32
 8005008:	1c7a      	adds	r2, r7, #1
 800500a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800500e:	55e3      	strb	r3, [r4, r7]
 8005010:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005014:	f7fe bdda 	b.w	8003bcc <d_print_comp+0x1008>
 8005018:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 800501c:	2900      	cmp	r1, #0
 800501e:	f6fe ad99 	blt.w	8003b54 <d_print_comp+0xf90>
 8005022:	f7fb fbc3 	bl	80007ac <d_index_template_argument.part.9>
 8005026:	4602      	mov	r2, r0
 8005028:	2800      	cmp	r0, #0
 800502a:	f47e ad93 	bne.w	8003b54 <d_print_comp+0xf90>
 800502e:	2301      	movs	r3, #1
 8005030:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8005034:	686a      	ldr	r2, [r5, #4]
 8005036:	9905      	ldr	r1, [sp, #20]
 8005038:	f7fd beb7 	b.w	8002daa <d_print_comp+0x1e6>
 800503c:	9905      	ldr	r1, [sp, #20]
 800503e:	686a      	ldr	r2, [r5, #4]
 8005040:	f7fd beb3 	b.w	8002daa <d_print_comp+0x1e6>
 8005044:	220d      	movs	r2, #13
 8005046:	491e      	ldr	r1, [pc, #120]	; (80050c0 <d_print_comp+0x24fc>)
 8005048:	4620      	mov	r0, r4
 800504a:	f7fb f997 	bl	800037c <d_append_buffer>
 800504e:	68f9      	ldr	r1, [r7, #12]
 8005050:	4620      	mov	r0, r4
 8005052:	3101      	adds	r1, #1
 8005054:	f7fb fc84 	bl	8000960 <d_append_num>
 8005058:	2203      	movs	r2, #3
 800505a:	491a      	ldr	r1, [pc, #104]	; (80050c4 <d_print_comp+0x2500>)
 800505c:	4620      	mov	r0, r4
 800505e:	f7fb f98d 	bl	800037c <d_append_buffer>
 8005062:	68bf      	ldr	r7, [r7, #8]
 8005064:	f7ff b8b4 	b.w	80041d0 <d_print_comp+0x160c>
 8005068:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 800506c:	9905      	ldr	r1, [sp, #20]
 800506e:	686a      	ldr	r2, [r5, #4]
 8005070:	42b8      	cmp	r0, r7
 8005072:	f47d ae9a 	bne.w	8002daa <d_print_comp+0x1e6>
 8005076:	3b01      	subs	r3, #1
 8005078:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800507c:	f7fd be95 	b.w	8002daa <d_print_comp+0x1e6>
 8005080:	4642      	mov	r2, r8
 8005082:	465b      	mov	r3, fp
 8005084:	46ab      	mov	fp, r5
 8005086:	f1bb 0f04 	cmp.w	fp, #4
 800508a:	46a0      	mov	r8, r4
 800508c:	461d      	mov	r5, r3
 800508e:	4614      	mov	r4, r2
 8005090:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
 8005094:	f000 82a3 	beq.w	80055de <d_print_comp+0x2a1a>
 8005098:	f1bb 0f02 	cmp.w	fp, #2
 800509c:	d137      	bne.n	800510e <d_print_comp+0x254a>
 800509e:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 80050a2:	f89a 3000 	ldrb.w	r3, [sl]
 80050a6:	2b46      	cmp	r3, #70	; 0x46
 80050a8:	f000 8327 	beq.w	80056fa <d_print_comp+0x2b36>
 80050ac:	eb09 1207 	add.w	r2, r9, r7, lsl #4
 80050b0:	3a0c      	subs	r2, #12
 80050b2:	e020      	b.n	80050f6 <d_print_comp+0x2532>
 80050b4:	080b3a94 	.word	0x080b3a94
 80050b8:	080b38b8 	.word	0x080b38b8
 80050bc:	080b3a2c 	.word	0x080b3a2c
 80050c0:	080b38bc 	.word	0x080b38bc
 80050c4:	080b38cc 	.word	0x080b38cc
 80050c8:	2f04      	cmp	r7, #4
 80050ca:	f43f a81d 	beq.w	8004108 <d_print_comp+0x1544>
 80050ce:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 80050d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80050d6:	2300      	movs	r3, #0
 80050d8:	f84e 3c0c 	str.w	r3, [lr, #-12]
 80050dc:	f84e ac10 	str.w	sl, [lr, #-16]
 80050e0:	9b01      	ldr	r3, [sp, #4]
 80050e2:	f8da a008 	ldr.w	sl, [sl, #8]
 80050e6:	f8c4 c114 	str.w	ip, [r4, #276]	; 0x114
 80050ea:	3701      	adds	r7, #1
 80050ec:	f84e bc04 	str.w	fp, [lr, #-4]
 80050f0:	f84e 3c08 	str.w	r3, [lr, #-8]
 80050f4:	4672      	mov	r2, lr
 80050f6:	f89a 0000 	ldrb.w	r0, [sl]
 80050fa:	f7fb f975 	bl	80003e8 <is_fnqual_component_type>
 80050fe:	f1a2 0b04 	sub.w	fp, r2, #4
 8005102:	f102 0e10 	add.w	lr, r2, #16
 8005106:	f102 0c0c 	add.w	ip, r2, #12
 800510a:	2800      	cmp	r0, #0
 800510c:	d1dc      	bne.n	80050c8 <d_print_comp+0x2504>
 800510e:	68ea      	ldr	r2, [r5, #12]
 8005110:	4631      	mov	r1, r6
 8005112:	4620      	mov	r0, r4
 8005114:	f7fd fd56 	bl	8002bc4 <d_print_comp>
 8005118:	f898 3000 	ldrb.w	r3, [r8]
 800511c:	2b04      	cmp	r3, #4
 800511e:	bf04      	itt	eq
 8005120:	9b06      	ldreq	r3, [sp, #24]
 8005122:	f8c4 3110 	streq.w	r3, [r4, #272]	; 0x110
 8005126:	013f      	lsls	r7, r7, #4
 8005128:	f04f 0a20 	mov.w	sl, #32
 800512c:	46a8      	mov	r8, r5
 800512e:	eb09 0b07 	add.w	fp, r9, r7
 8005132:	f85b 5c08 	ldr.w	r5, [fp, #-8]
 8005136:	bb0d      	cbnz	r5, 800517c <d_print_comp+0x25b8>
 8005138:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800513c:	2bff      	cmp	r3, #255	; 0xff
 800513e:	4620      	mov	r0, r4
 8005140:	4619      	mov	r1, r3
 8005142:	d10e      	bne.n	8005162 <d_print_comp+0x259e>
 8005144:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005148:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800514c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005150:	4798      	blx	r3
 8005152:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005156:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005160:	462b      	mov	r3, r5
 8005162:	1c59      	adds	r1, r3, #1
 8005164:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005168:	f85b 2c0c 	ldr.w	r2, [fp, #-12]
 800516c:	f804 a003 	strb.w	sl, [r4, r3]
 8005170:	4631      	mov	r1, r6
 8005172:	4620      	mov	r0, r4
 8005174:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8005178:	f000 fbba 	bl	80058f0 <d_print_mod>
 800517c:	3f10      	subs	r7, #16
 800517e:	d1d6      	bne.n	800512e <d_print_comp+0x256a>
 8005180:	9b02      	ldr	r3, [sp, #8]
 8005182:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8005186:	4645      	mov	r5, r8
 8005188:	f7fe bfc1 	b.w	800410e <d_print_comp+0x154a>
 800518c:	4631      	mov	r1, r6
 800518e:	68aa      	ldr	r2, [r5, #8]
 8005190:	4620      	mov	r0, r4
 8005192:	f7fd fd17 	bl	8002bc4 <d_print_comp>
 8005196:	9905      	ldr	r1, [sp, #20]
 8005198:	686a      	ldr	r2, [r5, #4]
 800519a:	f7fd be06 	b.w	8002daa <d_print_comp+0x1e6>
 800519e:	460f      	mov	r7, r1
 80051a0:	46a9      	mov	r9, r5
 80051a2:	f7fe bebb 	b.w	8003f1c <d_print_comp+0x1358>
 80051a6:	4644      	mov	r4, r8
 80051a8:	465d      	mov	r5, fp
 80051aa:	f8c8 1114 	str.w	r1, [r8, #276]	; 0x114
 80051ae:	f7fe bfab 	b.w	8004108 <d_print_comp+0x1544>
 80051b2:	68ea      	ldr	r2, [r5, #12]
 80051b4:	4631      	mov	r1, r6
 80051b6:	4620      	mov	r0, r4
 80051b8:	f7fd fd04 	bl	8002bc4 <d_print_comp>
 80051bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051be:	9a01      	ldr	r2, [sp, #4]
 80051c0:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f43e ab19 	beq.w	80037fc <d_print_comp+0xc38>
 80051ca:	f7fe bb1f 	b.w	800380c <d_print_comp+0xc48>
 80051ce:	2301      	movs	r3, #1
 80051d0:	4664      	mov	r4, ip
 80051d2:	f8cc 3118 	str.w	r3, [ip, #280]	; 0x118
 80051d6:	f7fe bb19 	b.w	800380c <d_print_comp+0xc48>
 80051da:	f8d9 2008 	ldr.w	r2, [r9, #8]
 80051de:	f7fe bead 	b.w	8003f3c <d_print_comp+0x1378>
 80051e2:	4631      	mov	r1, r6
 80051e4:	68aa      	ldr	r2, [r5, #8]
 80051e6:	4620      	mov	r0, r4
 80051e8:	f001 f9f4 	bl	80065d4 <d_print_subexpr>
 80051ec:	2203      	movs	r2, #3
 80051ee:	49bf      	ldr	r1, [pc, #764]	; (80054ec <d_print_comp+0x2928>)
 80051f0:	4620      	mov	r0, r4
 80051f2:	f7fb f8c3 	bl	800037c <d_append_buffer>
 80051f6:	9905      	ldr	r1, [sp, #20]
 80051f8:	686a      	ldr	r2, [r5, #4]
 80051fa:	f7fd bdd6 	b.w	8002daa <d_print_comp+0x1e6>
 80051fe:	f8d4 e130 	ldr.w	lr, [r4, #304]	; 0x130
 8005202:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
 8005206:	f1be 0f00 	cmp.w	lr, #0
 800520a:	dd17      	ble.n	800523c <d_print_comp+0x2678>
 800520c:	6810      	ldr	r0, [r2, #0]
 800520e:	4581      	cmp	r9, r0
 8005210:	f000 81a7 	beq.w	8005562 <d_print_comp+0x299e>
 8005214:	f102 0b08 	add.w	fp, r2, #8
 8005218:	46bc      	mov	ip, r7
 800521a:	9101      	str	r1, [sp, #4]
 800521c:	4670      	mov	r0, lr
 800521e:	e004      	b.n	800522a <d_print_comp+0x2666>
 8005220:	f852 103c 	ldr.w	r1, [r2, ip, lsl #3]
 8005224:	4589      	cmp	r9, r1
 8005226:	f000 819d 	beq.w	8005564 <d_print_comp+0x29a0>
 800522a:	f10c 0c01 	add.w	ip, ip, #1
 800522e:	4560      	cmp	r0, ip
 8005230:	46da      	mov	sl, fp
 8005232:	f10b 0b08 	add.w	fp, fp, #8
 8005236:	d1f3      	bne.n	8005220 <d_print_comp+0x265c>
 8005238:	9901      	ldr	r1, [sp, #4]
 800523a:	4686      	mov	lr, r0
 800523c:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 8005240:	459e      	cmp	lr, r3
 8005242:	f280 8344 	bge.w	80058ce <d_print_comp+0x2d0a>
 8005246:	f10e 0301 	add.w	r3, lr, #1
 800524a:	eb02 0cce 	add.w	ip, r2, lr, lsl #3
 800524e:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
 8005252:	f8d4 0110 	ldr.w	r0, [r4, #272]	; 0x110
 8005256:	f842 903e 	str.w	r9, [r2, lr, lsl #3]
 800525a:	f10c 0c04 	add.w	ip, ip, #4
 800525e:	2800      	cmp	r0, #0
 8005260:	f000 825b 	beq.w	800571a <d_print_comp+0x2b56>
 8005264:	f8d4 213c 	ldr.w	r2, [r4, #316]	; 0x13c
 8005268:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800526c:	429a      	cmp	r2, r3
 800526e:	f102 0e01 	add.w	lr, r2, #1
 8005272:	f280 832c 	bge.w	80058ce <d_print_comp+0x2d0a>
 8005276:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 800527a:	f8c4 e13c 	str.w	lr, [r4, #316]	; 0x13c
 800527e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005282:	6842      	ldr	r2, [r0, #4]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	f8cc 3000 	str.w	r3, [ip]
 800528a:	6800      	ldr	r0, [r0, #0]
 800528c:	469c      	mov	ip, r3
 800528e:	e7e6      	b.n	800525e <d_print_comp+0x269a>
 8005290:	4606      	mov	r6, r0
 8005292:	4647      	mov	r7, r8
 8005294:	e001      	b.n	800529a <d_print_comp+0x26d6>
 8005296:	68ff      	ldr	r7, [r7, #12]
 8005298:	b31f      	cbz	r7, 80052e2 <d_print_comp+0x271e>
 800529a:	783b      	ldrb	r3, [r7, #0]
 800529c:	2b2f      	cmp	r3, #47	; 0x2f
 800529e:	d120      	bne.n	80052e2 <d_print_comp+0x271e>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	b1f3      	cbz	r3, 80052e2 <d_print_comp+0x271e>
 80052a4:	781a      	ldrb	r2, [r3, #0]
 80052a6:	2a4a      	cmp	r2, #74	; 0x4a
 80052a8:	bf18      	it	ne
 80052aa:	3601      	addne	r6, #1
 80052ac:	d1f3      	bne.n	8005296 <d_print_comp+0x26d2>
 80052ae:	6899      	ldr	r1, [r3, #8]
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7fb faa1 	bl	80007f8 <d_find_pack>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	f000 81ef 	beq.w	800569a <d_print_comp+0x2ad6>
 80052bc:	7803      	ldrb	r3, [r0, #0]
 80052be:	2b2f      	cmp	r3, #47	; 0x2f
 80052c0:	f040 81eb 	bne.w	800569a <d_print_comp+0x2ad6>
 80052c4:	6883      	ldr	r3, [r0, #8]
 80052c6:	b153      	cbz	r3, 80052de <d_print_comp+0x271a>
 80052c8:	2300      	movs	r3, #0
 80052ca:	e004      	b.n	80052d6 <d_print_comp+0x2712>
 80052cc:	7802      	ldrb	r2, [r0, #0]
 80052ce:	2a2f      	cmp	r2, #47	; 0x2f
 80052d0:	d105      	bne.n	80052de <d_print_comp+0x271a>
 80052d2:	6882      	ldr	r2, [r0, #8]
 80052d4:	b11a      	cbz	r2, 80052de <d_print_comp+0x271a>
 80052d6:	68c0      	ldr	r0, [r0, #12]
 80052d8:	3301      	adds	r3, #1
 80052da:	2800      	cmp	r0, #0
 80052dc:	d1f6      	bne.n	80052cc <d_print_comp+0x2708>
 80052de:	441e      	add	r6, r3
 80052e0:	e7d9      	b.n	8005296 <d_print_comp+0x26d2>
 80052e2:	4631      	mov	r1, r6
 80052e4:	4620      	mov	r0, r4
 80052e6:	f7fb fb3b 	bl	8000960 <d_append_num>
 80052ea:	9905      	ldr	r1, [sp, #20]
 80052ec:	686a      	ldr	r2, [r5, #4]
 80052ee:	f7fd bd5c 	b.w	8002daa <d_print_comp+0x1e6>
 80052f2:	4631      	mov	r1, r6
 80052f4:	4620      	mov	r0, r4
 80052f6:	f001 f92d 	bl	8006554 <d_print_expr_op>
 80052fa:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80052fe:	2fff      	cmp	r7, #255	; 0xff
 8005300:	d112      	bne.n	8005328 <d_print_comp+0x2764>
 8005302:	f04f 0800 	mov.w	r8, #0
 8005306:	4639      	mov	r1, r7
 8005308:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800530c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005310:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005314:	4620      	mov	r0, r4
 8005316:	4798      	blx	r3
 8005318:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800531c:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8005320:	3301      	adds	r3, #1
 8005322:	4647      	mov	r7, r8
 8005324:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005328:	1c7a      	adds	r2, r7, #1
 800532a:	233c      	movs	r3, #60	; 0x3c
 800532c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005330:	55e3      	strb	r3, [r4, r7]
 8005332:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005336:	68eb      	ldr	r3, [r5, #12]
 8005338:	4631      	mov	r1, r6
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	4620      	mov	r0, r4
 800533e:	f7fd fc41 	bl	8002bc4 <d_print_comp>
 8005342:	2202      	movs	r2, #2
 8005344:	496a      	ldr	r1, [pc, #424]	; (80054f0 <d_print_comp+0x292c>)
 8005346:	4620      	mov	r0, r4
 8005348:	f7fb f818 	bl	800037c <d_append_buffer>
 800534c:	68eb      	ldr	r3, [r5, #12]
 800534e:	4631      	mov	r1, r6
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	4620      	mov	r0, r4
 8005354:	f7fd fc36 	bl	8002bc4 <d_print_comp>
 8005358:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800535c:	2fff      	cmp	r7, #255	; 0xff
 800535e:	d111      	bne.n	8005384 <d_print_comp+0x27c0>
 8005360:	2600      	movs	r6, #0
 8005362:	4639      	mov	r1, r7
 8005364:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005368:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800536c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005370:	4620      	mov	r0, r4
 8005372:	4798      	blx	r3
 8005374:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005378:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800537c:	3301      	adds	r3, #1
 800537e:	4637      	mov	r7, r6
 8005380:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005384:	1c7a      	adds	r2, r7, #1
 8005386:	2329      	movs	r3, #41	; 0x29
 8005388:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800538c:	55e3      	strb	r3, [r4, r7]
 800538e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005392:	686a      	ldr	r2, [r5, #4]
 8005394:	9905      	ldr	r1, [sp, #20]
 8005396:	f7fd bd08 	b.w	8002daa <d_print_comp+0x1e6>
 800539a:	9905      	ldr	r1, [sp, #20]
 800539c:	686a      	ldr	r2, [r5, #4]
 800539e:	f7fd bd04 	b.w	8002daa <d_print_comp+0x1e6>
 80053a2:	4642      	mov	r2, r8
 80053a4:	4631      	mov	r1, r6
 80053a6:	4620      	mov	r0, r4
 80053a8:	f7fd fc0c 	bl	8002bc4 <d_print_comp>
 80053ac:	9905      	ldr	r1, [sp, #20]
 80053ae:	686a      	ldr	r2, [r5, #4]
 80053b0:	f7fd bcfb 	b.w	8002daa <d_print_comp+0x1e6>
 80053b4:	a918      	add	r1, sp, #96	; 0x60
 80053b6:	4620      	mov	r0, r4
 80053b8:	f841 3d40 	str.w	r3, [r1, #-64]!
 80053bc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 80053c0:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 80053c4:	4641      	mov	r1, r8
 80053c6:	960a      	str	r6, [sp, #40]	; 0x28
 80053c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80053ca:	9509      	str	r5, [sp, #36]	; 0x24
 80053cc:	f7fd fbfa 	bl	8002bc4 <d_print_comp>
 80053d0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80053d2:	9b08      	ldr	r3, [sp, #32]
 80053d4:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80053d8:	b9ee      	cbnz	r6, 8005416 <d_print_comp+0x2852>
 80053da:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80053de:	2fff      	cmp	r7, #255	; 0xff
 80053e0:	d110      	bne.n	8005404 <d_print_comp+0x2840>
 80053e2:	4639      	mov	r1, r7
 80053e4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80053e8:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80053ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80053f0:	4620      	mov	r0, r4
 80053f2:	4798      	blx	r3
 80053f4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80053f8:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80053fc:	3301      	adds	r3, #1
 80053fe:	4637      	mov	r7, r6
 8005400:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005404:	2320      	movs	r3, #32
 8005406:	1c7a      	adds	r2, r7, #1
 8005408:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800540c:	55e3      	strb	r3, [r4, r7]
 800540e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005412:	f7fe ba0c 	b.w	800382e <d_print_comp+0xc6a>
 8005416:	9905      	ldr	r1, [sp, #20]
 8005418:	686a      	ldr	r2, [r5, #4]
 800541a:	f7fd bcc6 	b.w	8002daa <d_print_comp+0x1e6>
 800541e:	4935      	ldr	r1, [pc, #212]	; (80054f4 <d_print_comp+0x2930>)
 8005420:	68b8      	ldr	r0, [r7, #8]
 8005422:	f023 ff2f 	bl	8029284 <strncmp>
 8005426:	2800      	cmp	r0, #0
 8005428:	f47e abc6 	bne.w	8003bb8 <d_print_comp+0xff4>
 800542c:	4631      	mov	r1, r6
 800542e:	68ea      	ldr	r2, [r5, #12]
 8005430:	4620      	mov	r0, r4
 8005432:	f7fd fbc7 	bl	8002bc4 <d_print_comp>
 8005436:	2202      	movs	r2, #2
 8005438:	492f      	ldr	r1, [pc, #188]	; (80054f8 <d_print_comp+0x2934>)
 800543a:	4620      	mov	r0, r4
 800543c:	f7fa ff9e 	bl	800037c <d_append_buffer>
 8005440:	f7fe bc09 	b.w	8003c56 <d_print_comp+0x1092>
 8005444:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8005448:	2fff      	cmp	r7, #255	; 0xff
 800544a:	d111      	bne.n	8005470 <d_print_comp+0x28ac>
 800544c:	2600      	movs	r6, #0
 800544e:	4639      	mov	r1, r7
 8005450:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005454:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005458:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800545c:	4620      	mov	r0, r4
 800545e:	4798      	blx	r3
 8005460:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005464:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005468:	3301      	adds	r3, #1
 800546a:	4637      	mov	r7, r6
 800546c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005470:	2320      	movs	r3, #32
 8005472:	1c7a      	adds	r2, r7, #1
 8005474:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005478:	55e3      	strb	r3, [r4, r7]
 800547a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800547e:	e564      	b.n	8004f4a <d_print_comp+0x2386>
 8005480:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8005484:	2fff      	cmp	r7, #255	; 0xff
 8005486:	d112      	bne.n	80054ae <d_print_comp+0x28ea>
 8005488:	f04f 0800 	mov.w	r8, #0
 800548c:	4639      	mov	r1, r7
 800548e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005492:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005496:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800549a:	4620      	mov	r0, r4
 800549c:	4798      	blx	r3
 800549e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80054a2:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80054a6:	3301      	adds	r3, #1
 80054a8:	4647      	mov	r7, r8
 80054aa:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80054ae:	2320      	movs	r3, #32
 80054b0:	1c7a      	adds	r2, r7, #1
 80054b2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80054b6:	55e3      	strb	r3, [r4, r7]
 80054b8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80054bc:	e51c      	b.n	8004ef8 <d_print_comp+0x2334>
 80054be:	4640      	mov	r0, r8
 80054c0:	490e      	ldr	r1, [pc, #56]	; (80054fc <d_print_comp+0x2938>)
 80054c2:	f001 fc65 	bl	8006d90 <strcmp>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f040 81fb 	bne.w	80058c2 <d_print_comp+0x2cfe>
 80054cc:	68eb      	ldr	r3, [r5, #12]
 80054ce:	4631      	mov	r1, r6
 80054d0:	68da      	ldr	r2, [r3, #12]
 80054d2:	4620      	mov	r0, r4
 80054d4:	f001 f87e 	bl	80065d4 <d_print_subexpr>
 80054d8:	f7fd bc60 	b.w	8002d9c <d_print_comp+0x1d8>
 80054dc:	9905      	ldr	r1, [sp, #20]
 80054de:	686a      	ldr	r2, [r5, #4]
 80054e0:	f7fd bc63 	b.w	8002daa <d_print_comp+0x1e6>
 80054e4:	9905      	ldr	r1, [sp, #20]
 80054e6:	686a      	ldr	r2, [r5, #4]
 80054e8:	f7fd bc5f 	b.w	8002daa <d_print_comp+0x1e6>
 80054ec:	080b3ab8 	.word	0x080b3ab8
 80054f0:	080b3a6c 	.word	0x080b3a6c
 80054f4:	080b38d0 	.word	0x080b38d0
 80054f8:	080b38d8 	.word	0x080b38d8
 80054fc:	080b3870 	.word	0x080b3870
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	689a      	ldr	r2, [r3, #8]
 8005504:	2a01      	cmp	r2, #1
 8005506:	f47d ac4e 	bne.w	8002da6 <d_print_comp+0x1e2>
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b3e      	cmp	r3, #62	; 0x3e
 8005510:	f47d ac49 	bne.w	8002da6 <d_print_comp+0x1e2>
 8005514:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8005518:	2fff      	cmp	r7, #255	; 0xff
 800551a:	d111      	bne.n	8005540 <d_print_comp+0x297c>
 800551c:	2600      	movs	r6, #0
 800551e:	4639      	mov	r1, r7
 8005520:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005524:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005528:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800552c:	4620      	mov	r0, r4
 800552e:	4798      	blx	r3
 8005530:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005534:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005538:	3301      	adds	r3, #1
 800553a:	4637      	mov	r7, r6
 800553c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005540:	1c7a      	adds	r2, r7, #1
 8005542:	2329      	movs	r3, #41	; 0x29
 8005544:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005548:	55e3      	strb	r3, [r4, r7]
 800554a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800554e:	686a      	ldr	r2, [r5, #4]
 8005550:	9905      	ldr	r1, [sp, #20]
 8005552:	f7fd bc2a 	b.w	8002daa <d_print_comp+0x1e6>
 8005556:	2a05      	cmp	r2, #5
 8005558:	f200 80a9 	bhi.w	80056ae <d_print_comp+0x2aea>
 800555c:	3b57      	subs	r3, #87	; 0x57
 800555e:	f7ff ba1d 	b.w	800499c <d_print_comp+0x1dd8>
 8005562:	4692      	mov	sl, r2
 8005564:	461a      	mov	r2, r3
 8005566:	e001      	b.n	800556c <d_print_comp+0x29a8>
 8005568:	6852      	ldr	r2, [r2, #4]
 800556a:	b342      	cbz	r2, 80055be <d_print_comp+0x29fa>
 800556c:	6811      	ldr	r1, [r2, #0]
 800556e:	4589      	cmp	r9, r1
 8005570:	d003      	beq.n	800557a <d_print_comp+0x29b6>
 8005572:	428d      	cmp	r5, r1
 8005574:	d1f8      	bne.n	8005568 <d_print_comp+0x29a4>
 8005576:	429a      	cmp	r2, r3
 8005578:	d0f6      	beq.n	8005568 <d_print_comp+0x29a4>
 800557a:	f109 0108 	add.w	r1, r9, #8
 800557e:	4620      	mov	r0, r4
 8005580:	f7fb f92a 	bl	80007d8 <d_lookup_template_argument.isra.10>
 8005584:	4681      	mov	r9, r0
 8005586:	b198      	cbz	r0, 80055b0 <d_print_comp+0x29ec>
 8005588:	f899 3000 	ldrb.w	r3, [r9]
 800558c:	2b2f      	cmp	r3, #47	; 0x2f
 800558e:	f47e acb6 	bne.w	8003efe <d_print_comp+0x133a>
 8005592:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8005596:	2900      	cmp	r1, #0
 8005598:	f6fe acb6 	blt.w	8003f08 <d_print_comp+0x1344>
 800559c:	4648      	mov	r0, r9
 800559e:	f7fb f905 	bl	80007ac <d_index_template_argument.part.9>
 80055a2:	4681      	mov	r9, r0
 80055a4:	2800      	cmp	r0, #0
 80055a6:	f47e acaa 	bne.w	8003efe <d_print_comp+0x133a>
 80055aa:	b10f      	cbz	r7, 80055b0 <d_print_comp+0x29ec>
 80055ac:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
 80055b0:	2301      	movs	r3, #1
 80055b2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80055b6:	686a      	ldr	r2, [r5, #4]
 80055b8:	9905      	ldr	r1, [sp, #20]
 80055ba:	f7fd bbf6 	b.w	8002daa <d_print_comp+0x1e6>
 80055be:	f8da 3004 	ldr.w	r3, [sl, #4]
 80055c2:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 80055c6:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80055ca:	f109 0108 	add.w	r1, r9, #8
 80055ce:	4620      	mov	r0, r4
 80055d0:	f7fb f902 	bl	80007d8 <d_lookup_template_argument.isra.10>
 80055d4:	2701      	movs	r7, #1
 80055d6:	4681      	mov	r9, r0
 80055d8:	2800      	cmp	r0, #0
 80055da:	d1d5      	bne.n	8005588 <d_print_comp+0x29c4>
 80055dc:	e7e6      	b.n	80055ac <d_print_comp+0x29e8>
 80055de:	ab18      	add	r3, sp, #96	; 0x60
 80055e0:	9a01      	ldr	r2, [sp, #4]
 80055e2:	f843 2d48 	str.w	r2, [r3, #-72]!
 80055e6:	f8cd 801c 	str.w	r8, [sp, #28]
 80055ea:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80055ee:	e58e      	b.n	800510e <d_print_comp+0x254a>
 80055f0:	68eb      	ldr	r3, [r5, #12]
 80055f2:	f893 9000 	ldrb.w	r9, [r3]
 80055f6:	f1b9 0f00 	cmp.w	r9, #0
 80055fa:	f47d ae3f 	bne.w	800327c <d_print_comp+0x6b8>
 80055fe:	283d      	cmp	r0, #61	; 0x3d
 8005600:	f000 80e6 	beq.w	80057d0 <d_print_comp+0x2c0c>
 8005604:	4631      	mov	r1, r6
 8005606:	68ea      	ldr	r2, [r5, #12]
 8005608:	4620      	mov	r0, r4
 800560a:	f1a8 0802 	sub.w	r8, r8, #2
 800560e:	f7fd fad9 	bl	8002bc4 <d_print_comp>
 8005612:	f1b8 0f04 	cmp.w	r8, #4
 8005616:	f200 80d7 	bhi.w	80057c8 <d_print_comp+0x2c04>
 800561a:	e8df f008 	tbb	[pc, r8]
 800561e:	93b4      	.short	0x93b4
 8005620:	818a      	.short	0x818a
 8005622:	35          	.byte	0x35
 8005623:	00          	.byte	0x00
 8005624:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8005628:	4631      	mov	r1, r6
 800562a:	4620      	mov	r0, r4
 800562c:	f000 ffd2 	bl	80065d4 <d_print_subexpr>
 8005630:	464a      	mov	r2, r9
 8005632:	4631      	mov	r1, r6
 8005634:	4620      	mov	r0, r4
 8005636:	f000 ff8d 	bl	8006554 <d_print_expr_op>
 800563a:	9905      	ldr	r1, [sp, #20]
 800563c:	686a      	ldr	r2, [r5, #4]
 800563e:	f7fd bbb4 	b.w	8002daa <d_print_comp+0x1e6>
 8005642:	4641      	mov	r1, r8
 8005644:	4620      	mov	r0, r4
 8005646:	f7fb f8d7 	bl	80007f8 <d_find_pack>
 800564a:	b1a8      	cbz	r0, 8005678 <d_print_comp+0x2ab4>
 800564c:	7803      	ldrb	r3, [r0, #0]
 800564e:	2b2f      	cmp	r3, #47	; 0x2f
 8005650:	d112      	bne.n	8005678 <d_print_comp+0x2ab4>
 8005652:	6883      	ldr	r3, [r0, #8]
 8005654:	b183      	cbz	r3, 8005678 <d_print_comp+0x2ab4>
 8005656:	68c0      	ldr	r0, [r0, #12]
 8005658:	3701      	adds	r7, #1
 800565a:	e7f6      	b.n	800564a <d_print_comp+0x2a86>
 800565c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005660:	781a      	ldrb	r2, [r3, #0]
 8005662:	2a01      	cmp	r2, #1
 8005664:	f47f aad2 	bne.w	8004c0c <d_print_comp+0x2048>
 8005668:	f8d8 200c 	ldr.w	r2, [r8, #12]
 800566c:	7812      	ldrb	r2, [r2, #0]
 800566e:	2a29      	cmp	r2, #41	; 0x29
 8005670:	bf08      	it	eq
 8005672:	4698      	moveq	r8, r3
 8005674:	f7ff baca 	b.w	8004c0c <d_print_comp+0x2048>
 8005678:	4639      	mov	r1, r7
 800567a:	4620      	mov	r0, r4
 800567c:	f7fb f970 	bl	8000960 <d_append_num>
 8005680:	9905      	ldr	r1, [sp, #20]
 8005682:	686a      	ldr	r2, [r5, #4]
 8005684:	f7fd bb91 	b.w	8002daa <d_print_comp+0x1e6>
 8005688:	2203      	movs	r2, #3
 800568a:	4994      	ldr	r1, [pc, #592]	; (80058dc <d_print_comp+0x2d18>)
 800568c:	4620      	mov	r0, r4
 800568e:	f7fa fe75 	bl	800037c <d_append_buffer>
 8005692:	9905      	ldr	r1, [sp, #20]
 8005694:	686a      	ldr	r2, [r5, #4]
 8005696:	f7fd bb88 	b.w	8002daa <d_print_comp+0x1e6>
 800569a:	2300      	movs	r3, #0
 800569c:	441e      	add	r6, r3
 800569e:	e5fa      	b.n	8005296 <d_print_comp+0x26d2>
 80056a0:	464a      	mov	r2, r9
 80056a2:	4631      	mov	r1, r6
 80056a4:	4620      	mov	r0, r4
 80056a6:	f000 ff55 	bl	8006554 <d_print_expr_op>
 80056aa:	f7fd bea9 	b.w	8003400 <d_print_comp+0x83c>
 80056ae:	2b5f      	cmp	r3, #95	; 0x5f
 80056b0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80056b4:	f47f a964 	bne.w	8004980 <d_print_comp+0x1dbc>
 80056b8:	28ff      	cmp	r0, #255	; 0xff
 80056ba:	f63f a961 	bhi.w	8004980 <d_print_comp+0x1dbc>
 80056be:	29ff      	cmp	r1, #255	; 0xff
 80056c0:	fa5f f980 	uxtb.w	r9, r0
 80056c4:	d10f      	bne.n	80056e6 <d_print_comp+0x2b22>
 80056c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80056ca:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80056ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80056d2:	4620      	mov	r0, r4
 80056d4:	4798      	blx	r3
 80056d6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80056da:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80056de:	3301      	adds	r3, #1
 80056e0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80056e4:	2100      	movs	r1, #0
 80056e6:	1c4b      	adds	r3, r1, #1
 80056e8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80056ec:	4657      	mov	r7, sl
 80056ee:	f804 9001 	strb.w	r9, [r4, r1]
 80056f2:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80056f6:	f7ff b935 	b.w	8004964 <d_print_comp+0x1da0>
 80056fa:	f8da a008 	ldr.w	sl, [sl, #8]
 80056fe:	f1ba 0f00 	cmp.w	sl, #0
 8005702:	f43e ad01 	beq.w	8004108 <d_print_comp+0x1544>
 8005706:	e4d1      	b.n	80050ac <d_print_comp+0x24e8>
 8005708:	2205      	movs	r2, #5
 800570a:	4975      	ldr	r1, [pc, #468]	; (80058e0 <d_print_comp+0x2d1c>)
 800570c:	4620      	mov	r0, r4
 800570e:	f7fa fe35 	bl	800037c <d_append_buffer>
 8005712:	9905      	ldr	r1, [sp, #20]
 8005714:	686a      	ldr	r2, [r5, #4]
 8005716:	f7fd bb48 	b.w	8002daa <d_print_comp+0x1e6>
 800571a:	f8cc 0000 	str.w	r0, [ip]
 800571e:	e72c      	b.n	800557a <d_print_comp+0x29b6>
 8005720:	2202      	movs	r2, #2
 8005722:	4970      	ldr	r1, [pc, #448]	; (80058e4 <d_print_comp+0x2d20>)
 8005724:	4620      	mov	r0, r4
 8005726:	f7fa fe29 	bl	800037c <d_append_buffer>
 800572a:	9905      	ldr	r1, [sp, #20]
 800572c:	686a      	ldr	r2, [r5, #4]
 800572e:	f7fd bb3c 	b.w	8002daa <d_print_comp+0x1e6>
 8005732:	2202      	movs	r2, #2
 8005734:	496c      	ldr	r1, [pc, #432]	; (80058e8 <d_print_comp+0x2d24>)
 8005736:	4620      	mov	r0, r4
 8005738:	f7fa fe20 	bl	800037c <d_append_buffer>
 800573c:	9905      	ldr	r1, [sp, #20]
 800573e:	686a      	ldr	r2, [r5, #4]
 8005740:	f7fd bb33 	b.w	8002daa <d_print_comp+0x1e6>
 8005744:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8005748:	2fff      	cmp	r7, #255	; 0xff
 800574a:	d111      	bne.n	8005770 <d_print_comp+0x2bac>
 800574c:	2600      	movs	r6, #0
 800574e:	4639      	mov	r1, r7
 8005750:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005754:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005758:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800575c:	4620      	mov	r0, r4
 800575e:	4798      	blx	r3
 8005760:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005764:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005768:	3301      	adds	r3, #1
 800576a:	4637      	mov	r7, r6
 800576c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005770:	1c7a      	adds	r2, r7, #1
 8005772:	236c      	movs	r3, #108	; 0x6c
 8005774:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005778:	55e3      	strb	r3, [r4, r7]
 800577a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800577e:	686a      	ldr	r2, [r5, #4]
 8005780:	9905      	ldr	r1, [sp, #20]
 8005782:	f7fd bb12 	b.w	8002daa <d_print_comp+0x1e6>
 8005786:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 800578a:	2fff      	cmp	r7, #255	; 0xff
 800578c:	d111      	bne.n	80057b2 <d_print_comp+0x2bee>
 800578e:	2600      	movs	r6, #0
 8005790:	4639      	mov	r1, r7
 8005792:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005796:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800579a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800579e:	4620      	mov	r0, r4
 80057a0:	4798      	blx	r3
 80057a2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80057a6:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80057aa:	3301      	adds	r3, #1
 80057ac:	4637      	mov	r7, r6
 80057ae:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80057b2:	1c7a      	adds	r2, r7, #1
 80057b4:	2375      	movs	r3, #117	; 0x75
 80057b6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80057ba:	55e3      	strb	r3, [r4, r7]
 80057bc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80057c0:	686a      	ldr	r2, [r5, #4]
 80057c2:	9905      	ldr	r1, [sp, #20]
 80057c4:	f7fd baf1 	b.w	8002daa <d_print_comp+0x1e6>
 80057c8:	9905      	ldr	r1, [sp, #20]
 80057ca:	686a      	ldr	r2, [r5, #4]
 80057cc:	f7fd baed 	b.w	8002daa <d_print_comp+0x1e6>
 80057d0:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80057d4:	2fff      	cmp	r7, #255	; 0xff
 80057d6:	d110      	bne.n	80057fa <d_print_comp+0x2c36>
 80057d8:	4639      	mov	r1, r7
 80057da:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80057de:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80057e2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80057e6:	4620      	mov	r0, r4
 80057e8:	4798      	blx	r3
 80057ea:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80057ee:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 80057f2:	3301      	adds	r3, #1
 80057f4:	464f      	mov	r7, r9
 80057f6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80057fa:	232d      	movs	r3, #45	; 0x2d
 80057fc:	1c7a      	adds	r2, r7, #1
 80057fe:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005802:	55e3      	strb	r3, [r4, r7]
 8005804:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005808:	e6fc      	b.n	8005604 <d_print_comp+0x2a40>
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	6891      	ldr	r1, [r2, #8]
 800580e:	2901      	cmp	r1, #1
 8005810:	f47d aa69 	bne.w	8002ce6 <d_print_comp+0x122>
 8005814:	6852      	ldr	r2, [r2, #4]
 8005816:	7812      	ldrb	r2, [r2, #0]
 8005818:	2a3e      	cmp	r2, #62	; 0x3e
 800581a:	f47d aa64 	bne.w	8002ce6 <d_print_comp+0x122>
 800581e:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 8005822:	2fff      	cmp	r7, #255	; 0xff
 8005824:	d110      	bne.n	8005848 <d_print_comp+0x2c84>
 8005826:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 800582a:	4639      	mov	r1, r7
 800582c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005830:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005834:	4620      	mov	r0, r4
 8005836:	4798      	blx	r3
 8005838:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800583c:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8005840:	3301      	adds	r3, #1
 8005842:	4647      	mov	r7, r8
 8005844:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005848:	2328      	movs	r3, #40	; 0x28
 800584a:	1c7a      	adds	r2, r7, #1
 800584c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005850:	55e3      	strb	r3, [r4, r7]
 8005852:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005856:	68ab      	ldr	r3, [r5, #8]
 8005858:	f7fd ba45 	b.w	8002ce6 <d_print_comp+0x122>
 800585c:	465a      	mov	r2, fp
 800585e:	4631      	mov	r1, r6
 8005860:	4620      	mov	r0, r4
 8005862:	f000 feb7 	bl	80065d4 <d_print_subexpr>
 8005866:	463a      	mov	r2, r7
 8005868:	4631      	mov	r1, r6
 800586a:	4620      	mov	r0, r4
 800586c:	f000 fe72 	bl	8006554 <d_print_expr_op>
 8005870:	4652      	mov	r2, sl
 8005872:	4631      	mov	r1, r6
 8005874:	4620      	mov	r0, r4
 8005876:	f000 fead 	bl	80065d4 <d_print_subexpr>
 800587a:	2203      	movs	r2, #3
 800587c:	491b      	ldr	r1, [pc, #108]	; (80058ec <d_print_comp+0x2d28>)
 800587e:	4620      	mov	r0, r4
 8005880:	f7fa fd7c 	bl	800037c <d_append_buffer>
 8005884:	464a      	mov	r2, r9
 8005886:	4631      	mov	r1, r6
 8005888:	4620      	mov	r0, r4
 800588a:	f000 fea3 	bl	80065d4 <d_print_subexpr>
 800588e:	9905      	ldr	r1, [sp, #20]
 8005890:	686a      	ldr	r2, [r5, #4]
 8005892:	f7fd ba8a 	b.w	8002daa <d_print_comp+0x1e6>
 8005896:	9905      	ldr	r1, [sp, #20]
 8005898:	686a      	ldr	r2, [r5, #4]
 800589a:	f7fd ba86 	b.w	8002daa <d_print_comp+0x1e6>
 800589e:	9905      	ldr	r1, [sp, #20]
 80058a0:	686a      	ldr	r2, [r5, #4]
 80058a2:	f7fd ba82 	b.w	8002daa <d_print_comp+0x1e6>
 80058a6:	68d3      	ldr	r3, [r2, #12]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b29      	cmp	r3, #41	; 0x29
 80058ac:	bf1c      	itt	ne
 80058ae:	2301      	movne	r3, #1
 80058b0:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 80058b4:	6892      	ldr	r2, [r2, #8]
 80058b6:	4631      	mov	r1, r6
 80058b8:	4620      	mov	r0, r4
 80058ba:	f000 fe8b 	bl	80065d4 <d_print_subexpr>
 80058be:	f7fd ba22 	b.w	8002d06 <d_print_comp+0x142>
 80058c2:	463a      	mov	r2, r7
 80058c4:	4631      	mov	r1, r6
 80058c6:	4620      	mov	r0, r4
 80058c8:	f000 fe44 	bl	8006554 <d_print_expr_op>
 80058cc:	e5fe      	b.n	80054cc <d_print_comp+0x2908>
 80058ce:	2301      	movs	r3, #1
 80058d0:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80058d4:	686a      	ldr	r2, [r5, #4]
 80058d6:	f7fd ba68 	b.w	8002daa <d_print_comp+0x1e6>
 80058da:	bf00      	nop
 80058dc:	080b3a88 	.word	0x080b3a88
 80058e0:	080b3a8c 	.word	0x080b3a8c
 80058e4:	080b3a84 	.word	0x080b3a84
 80058e8:	080b3a80 	.word	0x080b3a80
 80058ec:	080b3a74 	.word	0x080b3a74

080058f0 <d_print_mod>:
 80058f0:	7813      	ldrb	r3, [r2, #0]
 80058f2:	3b03      	subs	r3, #3
 80058f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058f8:	4615      	mov	r5, r2
 80058fa:	4604      	mov	r4, r0
 80058fc:	460e      	mov	r6, r1
 80058fe:	2b4c      	cmp	r3, #76	; 0x4c
 8005900:	f200 82c8 	bhi.w	8005e94 <d_print_mod+0x5a4>
 8005904:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005908:	02c60075 	.word	0x02c60075
 800590c:	02c602c6 	.word	0x02c602c6
 8005910:	02c602c6 	.word	0x02c602c6
 8005914:	02c602c6 	.word	0x02c602c6
 8005918:	02c602c6 	.word	0x02c602c6
 800591c:	02c602c6 	.word	0x02c602c6
 8005920:	02c602c6 	.word	0x02c602c6
 8005924:	02c602c6 	.word	0x02c602c6
 8005928:	02c602c6 	.word	0x02c602c6
 800592c:	02c602c6 	.word	0x02c602c6
 8005930:	02c602c6 	.word	0x02c602c6
 8005934:	00a1007a 	.word	0x00a1007a
 8005938:	007a00c8 	.word	0x007a00c8
 800593c:	00c800a1 	.word	0x00c800a1
 8005940:	010a00ee 	.word	0x010a00ee
 8005944:	01480126 	.word	0x01480126
 8005948:	02790166 	.word	0x02790166
 800594c:	029f0252 	.word	0x029f0252
 8005950:	02c602c6 	.word	0x02c602c6
 8005954:	02c602c6 	.word	0x02c602c6
 8005958:	02c60184 	.word	0x02c60184
 800595c:	02c601cc 	.word	0x02c601cc
 8005960:	02c602c6 	.word	0x02c602c6
 8005964:	02c602c6 	.word	0x02c602c6
 8005968:	02c602c6 	.word	0x02c602c6
 800596c:	02c602c6 	.word	0x02c602c6
 8005970:	02c602c6 	.word	0x02c602c6
 8005974:	02c602c6 	.word	0x02c602c6
 8005978:	02c602c6 	.word	0x02c602c6
 800597c:	02c602c6 	.word	0x02c602c6
 8005980:	02c602c6 	.word	0x02c602c6
 8005984:	02c602c6 	.word	0x02c602c6
 8005988:	02c602c6 	.word	0x02c602c6
 800598c:	02c602c6 	.word	0x02c602c6
 8005990:	02c602c6 	.word	0x02c602c6
 8005994:	02c602c6 	.word	0x02c602c6
 8005998:	01f402c6 	.word	0x01f402c6
 800599c:	022a02c6 	.word	0x022a02c6
 80059a0:	004d      	.short	0x004d
 80059a2:	4fd7      	ldr	r7, [pc, #860]	; (8005d00 <d_print_mod+0x410>)
 80059a4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80059a8:	f107 0806 	add.w	r8, r7, #6
 80059ac:	f04f 0900 	mov.w	r9, #0
 80059b0:	e016      	b.n	80059e0 <d_print_mod+0xf0>
 80059b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80059b6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80059ba:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80059be:	4798      	blx	r3
 80059c0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80059c4:	3301      	adds	r3, #1
 80059c6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80059ca:	2200      	movs	r2, #0
 80059cc:	2301      	movs	r3, #1
 80059ce:	4547      	cmp	r7, r8
 80059d0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80059d4:	f804 a002 	strb.w	sl, [r4, r2]
 80059d8:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80059dc:	f000 825f 	beq.w	8005e9e <d_print_mod+0x5ae>
 80059e0:	2bff      	cmp	r3, #255	; 0xff
 80059e2:	4619      	mov	r1, r3
 80059e4:	4620      	mov	r0, r4
 80059e6:	f817 ab01 	ldrb.w	sl, [r7], #1
 80059ea:	d0e2      	beq.n	80059b2 <d_print_mod+0xc2>
 80059ec:	461a      	mov	r2, r3
 80059ee:	3301      	adds	r3, #1
 80059f0:	e7ed      	b.n	80059ce <d_print_mod+0xde>
 80059f2:	68aa      	ldr	r2, [r5, #8]
 80059f4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f8:	f7fd b8e4 	b.w	8002bc4 <d_print_comp>
 80059fc:	4dc1      	ldr	r5, [pc, #772]	; (8005d04 <d_print_mod+0x414>)
 80059fe:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005a02:	f105 0609 	add.w	r6, r5, #9
 8005a06:	2700      	movs	r7, #0
 8005a08:	e016      	b.n	8005a38 <d_print_mod+0x148>
 8005a0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005a0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005a12:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005a16:	4798      	blx	r3
 8005a18:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005a22:	2200      	movs	r2, #0
 8005a24:	2301      	movs	r3, #1
 8005a26:	42ae      	cmp	r6, r5
 8005a28:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005a2c:	f804 8002 	strb.w	r8, [r4, r2]
 8005a30:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005a34:	f000 80ea 	beq.w	8005c0c <d_print_mod+0x31c>
 8005a38:	2bff      	cmp	r3, #255	; 0xff
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 8005a42:	d0e2      	beq.n	8005a0a <d_print_mod+0x11a>
 8005a44:	461a      	mov	r2, r3
 8005a46:	3301      	adds	r3, #1
 8005a48:	e7ed      	b.n	8005a26 <d_print_mod+0x136>
 8005a4a:	4daf      	ldr	r5, [pc, #700]	; (8005d08 <d_print_mod+0x418>)
 8005a4c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005a50:	f105 0609 	add.w	r6, r5, #9
 8005a54:	2700      	movs	r7, #0
 8005a56:	e016      	b.n	8005a86 <d_print_mod+0x196>
 8005a58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005a5c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005a60:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005a64:	4798      	blx	r3
 8005a66:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005a70:	2200      	movs	r2, #0
 8005a72:	2301      	movs	r3, #1
 8005a74:	42ae      	cmp	r6, r5
 8005a76:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005a7a:	f804 8002 	strb.w	r8, [r4, r2]
 8005a7e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005a82:	f000 80c3 	beq.w	8005c0c <d_print_mod+0x31c>
 8005a86:	2bff      	cmp	r3, #255	; 0xff
 8005a88:	4619      	mov	r1, r3
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 8005a90:	d0e2      	beq.n	8005a58 <d_print_mod+0x168>
 8005a92:	461a      	mov	r2, r3
 8005a94:	3301      	adds	r3, #1
 8005a96:	e7ed      	b.n	8005a74 <d_print_mod+0x184>
 8005a98:	4d9c      	ldr	r5, [pc, #624]	; (8005d0c <d_print_mod+0x41c>)
 8005a9a:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005a9e:	1dae      	adds	r6, r5, #6
 8005aa0:	2700      	movs	r7, #0
 8005aa2:	e016      	b.n	8005ad2 <d_print_mod+0x1e2>
 8005aa4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005aa8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005aac:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005ab0:	4798      	blx	r3
 8005ab2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005abc:	2200      	movs	r2, #0
 8005abe:	2301      	movs	r3, #1
 8005ac0:	42b5      	cmp	r5, r6
 8005ac2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005ac6:	f804 8002 	strb.w	r8, [r4, r2]
 8005aca:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005ace:	f000 809d 	beq.w	8005c0c <d_print_mod+0x31c>
 8005ad2:	2bff      	cmp	r3, #255	; 0xff
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f815 8b01 	ldrb.w	r8, [r5], #1
 8005adc:	d0e2      	beq.n	8005aa4 <d_print_mod+0x1b4>
 8005ade:	461a      	mov	r2, r3
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	e7ed      	b.n	8005ac0 <d_print_mod+0x1d0>
 8005ae4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005ae8:	29ff      	cmp	r1, #255	; 0xff
 8005aea:	d10f      	bne.n	8005b0c <d_print_mod+0x21c>
 8005aec:	2500      	movs	r5, #0
 8005aee:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005af2:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005af6:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005afa:	4798      	blx	r3
 8005afc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005b00:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8005b04:	3301      	adds	r3, #1
 8005b06:	4629      	mov	r1, r5
 8005b08:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	1c4b      	adds	r3, r1, #1
 8005b10:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005b14:	5462      	strb	r2, [r4, r1]
 8005b16:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005b1a:	e05d      	b.n	8005bd8 <d_print_mod+0x2e8>
 8005b1c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005b20:	29ff      	cmp	r1, #255	; 0xff
 8005b22:	d10f      	bne.n	8005b44 <d_print_mod+0x254>
 8005b24:	2500      	movs	r5, #0
 8005b26:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005b2a:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005b2e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005b32:	4798      	blx	r3
 8005b34:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005b38:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	4629      	mov	r1, r5
 8005b40:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005b44:	2220      	movs	r2, #32
 8005b46:	1c4b      	adds	r3, r1, #1
 8005b48:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005b4c:	5462      	strb	r2, [r4, r1]
 8005b4e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005b52:	e154      	b.n	8005dfe <d_print_mod+0x50e>
 8005b54:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005b58:	29ff      	cmp	r1, #255	; 0xff
 8005b5a:	d10f      	bne.n	8005b7c <d_print_mod+0x28c>
 8005b5c:	2700      	movs	r7, #0
 8005b5e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005b62:	f880 70ff 	strb.w	r7, [r0, #255]	; 0xff
 8005b66:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005b6a:	4798      	blx	r3
 8005b6c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005b70:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8005b74:	3301      	adds	r3, #1
 8005b76:	4639      	mov	r1, r7
 8005b78:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005b7c:	1c4a      	adds	r2, r1, #1
 8005b7e:	2320      	movs	r3, #32
 8005b80:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005b84:	5463      	strb	r3, [r4, r1]
 8005b86:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005b8a:	4631      	mov	r1, r6
 8005b8c:	68ea      	ldr	r2, [r5, #12]
 8005b8e:	4620      	mov	r0, r4
 8005b90:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b94:	f7fd b816 	b.w	8002bc4 <d_print_comp>
 8005b98:	f011 0604 	ands.w	r6, r1, #4
 8005b9c:	d136      	bne.n	8005c0c <d_print_mod+0x31c>
 8005b9e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005ba2:	29ff      	cmp	r1, #255	; 0xff
 8005ba4:	d10e      	bne.n	8005bc4 <d_print_mod+0x2d4>
 8005ba6:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005baa:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8005bae:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005bb2:	4798      	blx	r3
 8005bb4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005bb8:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005bc4:	232a      	movs	r3, #42	; 0x2a
 8005bc6:	1c4a      	adds	r2, r1, #1
 8005bc8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005bcc:	5463      	strb	r3, [r4, r1]
 8005bce:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005bd2:	e01b      	b.n	8005c0c <d_print_mod+0x31c>
 8005bd4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005bd8:	2bff      	cmp	r3, #255	; 0xff
 8005bda:	f040 81a9 	bne.w	8005f30 <d_print_mod+0x640>
 8005bde:	2500      	movs	r5, #0
 8005be0:	4619      	mov	r1, r3
 8005be2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005be6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005bea:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4798      	blx	r3
 8005bf2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005bfc:	462b      	mov	r3, r5
 8005bfe:	2101      	movs	r1, #1
 8005c00:	2226      	movs	r2, #38	; 0x26
 8005c02:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005c06:	54e2      	strb	r2, [r4, r3]
 8005c08:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c10:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 8005c14:	2b28      	cmp	r3, #40	; 0x28
 8005c16:	d019      	beq.n	8005c4c <d_print_mod+0x35c>
 8005c18:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005c1c:	29ff      	cmp	r1, #255	; 0xff
 8005c1e:	f040 818b 	bne.w	8005f38 <d_print_mod+0x648>
 8005c22:	2700      	movs	r7, #0
 8005c24:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005c28:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005c2c:	f880 70ff 	strb.w	r7, [r0, #255]	; 0xff
 8005c30:	4798      	blx	r3
 8005c32:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005c36:	3301      	adds	r3, #1
 8005c38:	4639      	mov	r1, r7
 8005c3a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005c3e:	2201      	movs	r2, #1
 8005c40:	2320      	movs	r3, #32
 8005c42:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005c46:	5463      	strb	r3, [r4, r1]
 8005c48:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005c4c:	68aa      	ldr	r2, [r5, #8]
 8005c4e:	4d30      	ldr	r5, [pc, #192]	; (8005d10 <d_print_mod+0x420>)
 8005c50:	4631      	mov	r1, r6
 8005c52:	4620      	mov	r0, r4
 8005c54:	f7fc ffb6 	bl	8002bc4 <d_print_comp>
 8005c58:	1cee      	adds	r6, r5, #3
 8005c5a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005c5e:	2700      	movs	r7, #0
 8005c60:	e015      	b.n	8005c8e <d_print_mod+0x39e>
 8005c62:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005c66:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005c6a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005c6e:	4798      	blx	r3
 8005c70:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005c74:	3301      	adds	r3, #1
 8005c76:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	42ae      	cmp	r6, r5
 8005c80:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005c84:	f804 8002 	strb.w	r8, [r4, r2]
 8005c88:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005c8c:	d0be      	beq.n	8005c0c <d_print_mod+0x31c>
 8005c8e:	2bff      	cmp	r3, #255	; 0xff
 8005c90:	4619      	mov	r1, r3
 8005c92:	4620      	mov	r0, r4
 8005c94:	f815 8b01 	ldrb.w	r8, [r5], #1
 8005c98:	d0e3      	beq.n	8005c62 <d_print_mod+0x372>
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	e7ee      	b.n	8005c7e <d_print_mod+0x38e>
 8005ca0:	4f1c      	ldr	r7, [pc, #112]	; (8005d14 <d_print_mod+0x424>)
 8005ca2:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005ca6:	f107 080a 	add.w	r8, r7, #10
 8005caa:	f04f 0900 	mov.w	r9, #0
 8005cae:	e016      	b.n	8005cde <d_print_mod+0x3ee>
 8005cb0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005cb4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005cb8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005cbc:	4798      	blx	r3
 8005cbe:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2301      	movs	r3, #1
 8005ccc:	45b8      	cmp	r8, r7
 8005cce:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005cd2:	f804 a002 	strb.w	sl, [r4, r2]
 8005cd6:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8005cda:	f000 811e 	beq.w	8005f1a <d_print_mod+0x62a>
 8005cde:	2bff      	cmp	r3, #255	; 0xff
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	f817 ab01 	ldrb.w	sl, [r7], #1
 8005ce8:	d0e2      	beq.n	8005cb0 <d_print_mod+0x3c0>
 8005cea:	461a      	mov	r2, r3
 8005cec:	3301      	adds	r3, #1
 8005cee:	e7ed      	b.n	8005ccc <d_print_mod+0x3dc>
 8005cf0:	4d09      	ldr	r5, [pc, #36]	; (8005d18 <d_print_mod+0x428>)
 8005cf2:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005cf6:	f105 0611 	add.w	r6, r5, #17
 8005cfa:	2700      	movs	r7, #0
 8005cfc:	e025      	b.n	8005d4a <d_print_mod+0x45a>
 8005cfe:	bf00      	nop
 8005d00:	080b3b78 	.word	0x080b3b78
 8005d04:	080b3b37 	.word	0x080b3b37
 8005d08:	080b3b43 	.word	0x080b3b43
 8005d0c:	080b3b50 	.word	0x080b3b50
 8005d10:	080b3b9c 	.word	0x080b3b9c
 8005d14:	080b3ba0 	.word	0x080b3ba0
 8005d18:	080b3b57 	.word	0x080b3b57
 8005d1c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005d20:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005d24:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005d28:	4798      	blx	r3
 8005d2a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005d2e:	3301      	adds	r3, #1
 8005d30:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005d34:	2200      	movs	r2, #0
 8005d36:	2301      	movs	r3, #1
 8005d38:	42ae      	cmp	r6, r5
 8005d3a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005d3e:	f804 8002 	strb.w	r8, [r4, r2]
 8005d42:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005d46:	f43f af61 	beq.w	8005c0c <d_print_mod+0x31c>
 8005d4a:	2bff      	cmp	r3, #255	; 0xff
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 8005d54:	d0e2      	beq.n	8005d1c <d_print_mod+0x42c>
 8005d56:	461a      	mov	r2, r3
 8005d58:	3301      	adds	r3, #1
 8005d5a:	e7ed      	b.n	8005d38 <d_print_mod+0x448>
 8005d5c:	4f77      	ldr	r7, [pc, #476]	; (8005f3c <d_print_mod+0x64c>)
 8005d5e:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005d62:	f107 0809 	add.w	r8, r7, #9
 8005d66:	f04f 0900 	mov.w	r9, #0
 8005d6a:	e016      	b.n	8005d9a <d_print_mod+0x4aa>
 8005d6c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005d70:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005d74:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005d78:	4798      	blx	r3
 8005d7a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005d84:	2200      	movs	r2, #0
 8005d86:	2301      	movs	r3, #1
 8005d88:	4547      	cmp	r7, r8
 8005d8a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005d8e:	f804 a002 	strb.w	sl, [r4, r2]
 8005d92:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8005d96:	f000 8082 	beq.w	8005e9e <d_print_mod+0x5ae>
 8005d9a:	2bff      	cmp	r3, #255	; 0xff
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4620      	mov	r0, r4
 8005da0:	f817 af01 	ldrb.w	sl, [r7, #1]!
 8005da4:	d0e2      	beq.n	8005d6c <d_print_mod+0x47c>
 8005da6:	461a      	mov	r2, r3
 8005da8:	3301      	adds	r3, #1
 8005daa:	e7ed      	b.n	8005d88 <d_print_mod+0x498>
 8005dac:	4d64      	ldr	r5, [pc, #400]	; (8005f40 <d_print_mod+0x650>)
 8005dae:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005db2:	f105 0608 	add.w	r6, r5, #8
 8005db6:	2700      	movs	r7, #0
 8005db8:	e016      	b.n	8005de8 <d_print_mod+0x4f8>
 8005dba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005dbe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005dc2:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005dc6:	4798      	blx	r3
 8005dc8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005dcc:	3301      	adds	r3, #1
 8005dce:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	42ae      	cmp	r6, r5
 8005dd8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005ddc:	f804 8002 	strb.w	r8, [r4, r2]
 8005de0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005de4:	f43f af12 	beq.w	8005c0c <d_print_mod+0x31c>
 8005de8:	2bff      	cmp	r3, #255	; 0xff
 8005dea:	4619      	mov	r1, r3
 8005dec:	4620      	mov	r0, r4
 8005dee:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 8005df2:	d0e2      	beq.n	8005dba <d_print_mod+0x4ca>
 8005df4:	461a      	mov	r2, r3
 8005df6:	3301      	adds	r3, #1
 8005df8:	e7ed      	b.n	8005dd6 <d_print_mod+0x4e6>
 8005dfa:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005dfe:	4d51      	ldr	r5, [pc, #324]	; (8005f44 <d_print_mod+0x654>)
 8005e00:	2700      	movs	r7, #0
 8005e02:	1cae      	adds	r6, r5, #2
 8005e04:	e016      	b.n	8005e34 <d_print_mod+0x544>
 8005e06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005e0a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005e0e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005e12:	4798      	blx	r3
 8005e14:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005e18:	3301      	adds	r3, #1
 8005e1a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2301      	movs	r3, #1
 8005e22:	42b5      	cmp	r5, r6
 8005e24:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005e28:	f804 8002 	strb.w	r8, [r4, r2]
 8005e2c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005e30:	f43f aeec 	beq.w	8005c0c <d_print_mod+0x31c>
 8005e34:	2bff      	cmp	r3, #255	; 0xff
 8005e36:	4619      	mov	r1, r3
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f815 8b01 	ldrb.w	r8, [r5], #1
 8005e3e:	d0e2      	beq.n	8005e06 <d_print_mod+0x516>
 8005e40:	461a      	mov	r2, r3
 8005e42:	3301      	adds	r3, #1
 8005e44:	e7ed      	b.n	8005e22 <d_print_mod+0x532>
 8005e46:	4d40      	ldr	r5, [pc, #256]	; (8005f48 <d_print_mod+0x658>)
 8005e48:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005e4c:	f105 060a 	add.w	r6, r5, #10
 8005e50:	2700      	movs	r7, #0
 8005e52:	e016      	b.n	8005e82 <d_print_mod+0x592>
 8005e54:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005e58:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005e5c:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005e60:	4798      	blx	r3
 8005e62:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005e66:	3301      	adds	r3, #1
 8005e68:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2301      	movs	r3, #1
 8005e70:	42b5      	cmp	r5, r6
 8005e72:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005e76:	f804 8002 	strb.w	r8, [r4, r2]
 8005e7a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8005e7e:	f43f aec5 	beq.w	8005c0c <d_print_mod+0x31c>
 8005e82:	2bff      	cmp	r3, #255	; 0xff
 8005e84:	4619      	mov	r1, r3
 8005e86:	4620      	mov	r0, r4
 8005e88:	f815 8b01 	ldrb.w	r8, [r5], #1
 8005e8c:	d0e2      	beq.n	8005e54 <d_print_mod+0x564>
 8005e8e:	461a      	mov	r2, r3
 8005e90:	3301      	adds	r3, #1
 8005e92:	e7ed      	b.n	8005e70 <d_print_mod+0x580>
 8005e94:	462a      	mov	r2, r5
 8005e96:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e9a:	f7fc be93 	b.w	8002bc4 <d_print_comp>
 8005e9e:	68ea      	ldr	r2, [r5, #12]
 8005ea0:	2a00      	cmp	r2, #0
 8005ea2:	f43f aeb3 	beq.w	8005c0c <d_print_mod+0x31c>
 8005ea6:	2bff      	cmp	r3, #255	; 0xff
 8005ea8:	d144      	bne.n	8005f34 <d_print_mod+0x644>
 8005eaa:	2700      	movs	r7, #0
 8005eac:	4619      	mov	r1, r3
 8005eae:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005eb2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005eb6:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005eba:	4620      	mov	r0, r4
 8005ebc:	4798      	blx	r3
 8005ebe:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005ec2:	68ea      	ldr	r2, [r5, #12]
 8005ec4:	1c59      	adds	r1, r3, #1
 8005ec6:	f8c4 1124 	str.w	r1, [r4, #292]	; 0x124
 8005eca:	463b      	mov	r3, r7
 8005ecc:	2101      	movs	r1, #1
 8005ece:	2528      	movs	r5, #40	; 0x28
 8005ed0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	54e5      	strb	r5, [r4, r3]
 8005eda:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8005ede:	f7fc fe71 	bl	8002bc4 <d_print_comp>
 8005ee2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005ee6:	29ff      	cmp	r1, #255	; 0xff
 8005ee8:	d120      	bne.n	8005f2c <d_print_mod+0x63c>
 8005eea:	2500      	movs	r5, #0
 8005eec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005ef0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005ef4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005ef8:	4620      	mov	r0, r4
 8005efa:	4798      	blx	r3
 8005efc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005f00:	3301      	adds	r3, #1
 8005f02:	4629      	mov	r1, r5
 8005f04:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005f08:	2201      	movs	r2, #1
 8005f0a:	2329      	movs	r3, #41	; 0x29
 8005f0c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005f10:	5463      	strb	r3, [r4, r1]
 8005f12:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	68aa      	ldr	r2, [r5, #8]
 8005f1e:	4620      	mov	r0, r4
 8005f20:	f7fc fe50 	bl	8002bc4 <d_print_comp>
 8005f24:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005f28:	29ff      	cmp	r1, #255	; 0xff
 8005f2a:	d0de      	beq.n	8005eea <d_print_mod+0x5fa>
 8005f2c:	1c4a      	adds	r2, r1, #1
 8005f2e:	e7ec      	b.n	8005f0a <d_print_mod+0x61a>
 8005f30:	1c59      	adds	r1, r3, #1
 8005f32:	e665      	b.n	8005c00 <d_print_mod+0x310>
 8005f34:	1c59      	adds	r1, r3, #1
 8005f36:	e7ca      	b.n	8005ece <d_print_mod+0x5de>
 8005f38:	1c4a      	adds	r2, r1, #1
 8005f3a:	e681      	b.n	8005c40 <d_print_mod+0x350>
 8005f3c:	080b3b6b 	.word	0x080b3b6b
 8005f40:	080b3b83 	.word	0x080b3b83
 8005f44:	080b3b80 	.word	0x080b3b80
 8005f48:	080b3b90 	.word	0x080b3b90

08005f4c <d_print_function_type.isra.15>:
 8005f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f50:	4604      	mov	r4, r0
 8005f52:	460e      	mov	r6, r1
 8005f54:	4617      	mov	r7, r2
 8005f56:	461d      	mov	r5, r3
 8005f58:	b1d3      	cbz	r3, 8005f90 <d_print_function_type.isra.15+0x44>
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	b9c3      	cbnz	r3, 8005f90 <d_print_function_type.isra.15+0x44>
 8005f5e:	462a      	mov	r2, r5
 8005f60:	2001      	movs	r0, #1
 8005f62:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 800612c <d_print_function_type.isra.15+0x1e0>
 8005f66:	e001      	b.n	8005f6c <d_print_function_type.isra.15+0x20>
 8005f68:	6893      	ldr	r3, [r2, #8]
 8005f6a:	b98b      	cbnz	r3, 8005f90 <d_print_function_type.isra.15+0x44>
 8005f6c:	6853      	ldr	r3, [r2, #4]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	3b19      	subs	r3, #25
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b12      	cmp	r3, #18
 8005f76:	fa00 f103 	lsl.w	r1, r0, r3
 8005f7a:	d806      	bhi.n	8005f8a <d_print_function_type.isra.15+0x3e>
 8005f7c:	ea11 0f0c 	tst.w	r1, ip
 8005f80:	f040 80c7 	bne.w	8006112 <d_print_function_type.isra.15+0x1c6>
 8005f84:	f411 6f60 	tst.w	r1, #3584	; 0xe00
 8005f88:	d154      	bne.n	8006034 <d_print_function_type.isra.15+0xe8>
 8005f8a:	6812      	ldr	r2, [r2, #0]
 8005f8c:	2a00      	cmp	r2, #0
 8005f8e:	d1eb      	bne.n	8005f68 <d_print_function_type.isra.15+0x1c>
 8005f90:	2300      	movs	r3, #0
 8005f92:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8005f96:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8005f9a:	4631      	mov	r1, r6
 8005f9c:	462a      	mov	r2, r5
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	f000 f8c6 	bl	8006130 <d_print_mod_list>
 8005fa4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005fa8:	29ff      	cmp	r1, #255	; 0xff
 8005faa:	f040 80a4 	bne.w	80060f6 <d_print_function_type.isra.15+0x1aa>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 8005fb4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005fb8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	4798      	blx	r3
 8005fc0:	2328      	movs	r3, #40	; 0x28
 8005fc2:	7023      	strb	r3, [r4, #0]
 8005fc4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005fc8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005fcc:	683a      	ldr	r2, [r7, #0]
 8005fce:	1c59      	adds	r1, r3, #1
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	f8c4 1124 	str.w	r1, [r4, #292]	; 0x124
 8005fd6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005fda:	2a00      	cmp	r2, #0
 8005fdc:	f000 8097 	beq.w	800610e <d_print_function_type.isra.15+0x1c2>
 8005fe0:	4631      	mov	r1, r6
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	f7fc fdee 	bl	8002bc4 <d_print_comp>
 8005fe8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005fec:	2bff      	cmp	r3, #255	; 0xff
 8005fee:	f040 808e 	bne.w	800610e <d_print_function_type.isra.15+0x1c2>
 8005ff2:	2700      	movs	r7, #0
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005ffa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005ffe:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8006002:	4620      	mov	r0, r4
 8006004:	4798      	blx	r3
 8006006:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800600a:	1c5a      	adds	r2, r3, #1
 800600c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8006010:	463b      	mov	r3, r7
 8006012:	2201      	movs	r2, #1
 8006014:	2029      	movs	r0, #41	; 0x29
 8006016:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800601a:	4631      	mov	r1, r6
 800601c:	54e0      	strb	r0, [r4, r3]
 800601e:	462a      	mov	r2, r5
 8006020:	f884 0104 	strb.w	r0, [r4, #260]	; 0x104
 8006024:	2301      	movs	r3, #1
 8006026:	4620      	mov	r0, r4
 8006028:	f000 f882 	bl	8006130 <d_print_mod_list>
 800602c:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 8006030:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006034:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8006038:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800603c:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8006040:	2a28      	cmp	r2, #40	; 0x28
 8006042:	d01e      	beq.n	8006082 <d_print_function_type.isra.15+0x136>
 8006044:	2b20      	cmp	r3, #32
 8006046:	d01c      	beq.n	8006082 <d_print_function_type.isra.15+0x136>
 8006048:	29ff      	cmp	r1, #255	; 0xff
 800604a:	d112      	bne.n	8006072 <d_print_function_type.isra.15+0x126>
 800604c:	2300      	movs	r3, #0
 800604e:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 8006052:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006056:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800605a:	4620      	mov	r0, r4
 800605c:	4798      	blx	r3
 800605e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006062:	2220      	movs	r2, #32
 8006064:	3301      	adds	r3, #1
 8006066:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800606a:	7022      	strb	r2, [r4, #0]
 800606c:	2101      	movs	r1, #1
 800606e:	1c4a      	adds	r2, r1, #1
 8006070:	e01a      	b.n	80060a8 <d_print_function_type.isra.15+0x15c>
 8006072:	1c4b      	adds	r3, r1, #1
 8006074:	2220      	movs	r2, #32
 8006076:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800607a:	5462      	strb	r2, [r4, r1]
 800607c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8006080:	4619      	mov	r1, r3
 8006082:	29ff      	cmp	r1, #255	; 0xff
 8006084:	d1f3      	bne.n	800606e <d_print_function_type.isra.15+0x122>
 8006086:	f04f 0800 	mov.w	r8, #0
 800608a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800608e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006092:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8006096:	4620      	mov	r0, r4
 8006098:	4798      	blx	r3
 800609a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800609e:	3301      	adds	r3, #1
 80060a0:	4641      	mov	r1, r8
 80060a2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80060a6:	2201      	movs	r2, #1
 80060a8:	2328      	movs	r3, #40	; 0x28
 80060aa:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80060ae:	5463      	strb	r3, [r4, r1]
 80060b0:	f04f 0900 	mov.w	r9, #0
 80060b4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80060b8:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 80060bc:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 80060c0:	464b      	mov	r3, r9
 80060c2:	462a      	mov	r2, r5
 80060c4:	4631      	mov	r1, r6
 80060c6:	4620      	mov	r0, r4
 80060c8:	f000 f832 	bl	8006130 <d_print_mod_list>
 80060cc:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80060d0:	2bff      	cmp	r3, #255	; 0xff
 80060d2:	d123      	bne.n	800611c <d_print_function_type.isra.15+0x1d0>
 80060d4:	4619      	mov	r1, r3
 80060d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80060da:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80060de:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80060e2:	4620      	mov	r0, r4
 80060e4:	4798      	blx	r3
 80060e6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80060ea:	2229      	movs	r2, #41	; 0x29
 80060ec:	3301      	adds	r3, #1
 80060ee:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80060f2:	7022      	strb	r2, [r4, #0]
 80060f4:	2101      	movs	r1, #1
 80060f6:	2228      	movs	r2, #40	; 0x28
 80060f8:	1c4b      	adds	r3, r1, #1
 80060fa:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80060fe:	5462      	strb	r2, [r4, r1]
 8006100:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	2a00      	cmp	r2, #0
 8006108:	f43f af70 	beq.w	8005fec <d_print_function_type.isra.15+0xa0>
 800610c:	e768      	b.n	8005fe0 <d_print_function_type.isra.15+0x94>
 800610e:	1c5a      	adds	r2, r3, #1
 8006110:	e780      	b.n	8006014 <d_print_function_type.isra.15+0xc8>
 8006112:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8006116:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800611a:	e793      	b.n	8006044 <d_print_function_type.isra.15+0xf8>
 800611c:	2229      	movs	r2, #41	; 0x29
 800611e:	1c59      	adds	r1, r3, #1
 8006120:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006124:	54e2      	strb	r2, [r4, r3]
 8006126:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800612a:	e73d      	b.n	8005fa8 <d_print_function_type.isra.15+0x5c>
 800612c:	00043107 	.word	0x00043107

08006130 <d_print_mod_list>:
 8006130:	2a00      	cmp	r2, #0
 8006132:	f000 80ac 	beq.w	800628e <d_print_mod_list+0x15e>
 8006136:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613a:	461f      	mov	r7, r3
 800613c:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8006140:	b089      	sub	sp, #36	; 0x24
 8006142:	4605      	mov	r5, r0
 8006144:	bb4b      	cbnz	r3, 800619a <d_print_mod_list+0x6a>
 8006146:	4688      	mov	r8, r1
 8006148:	4614      	mov	r4, r2
 800614a:	f04f 0901 	mov.w	r9, #1
 800614e:	e002      	b.n	8006156 <d_print_mod_list+0x26>
 8006150:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8006154:	bb0b      	cbnz	r3, 800619a <d_print_mod_list+0x6a>
 8006156:	68a3      	ldr	r3, [r4, #8]
 8006158:	b9e3      	cbnz	r3, 8006194 <d_print_mod_list+0x64>
 800615a:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800615e:	f89a 6000 	ldrb.w	r6, [sl]
 8006162:	4630      	mov	r0, r6
 8006164:	b917      	cbnz	r7, 800616c <d_print_mod_list+0x3c>
 8006166:	f7fa f93f 	bl	80003e8 <is_fnqual_component_type>
 800616a:	b998      	cbnz	r0, 8006194 <d_print_mod_list+0x64>
 800616c:	68e3      	ldr	r3, [r4, #12]
 800616e:	f8c4 9008 	str.w	r9, [r4, #8]
 8006172:	2e29      	cmp	r6, #41	; 0x29
 8006174:	f8d5 b110 	ldr.w	fp, [r5, #272]	; 0x110
 8006178:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
 800617c:	4652      	mov	r2, sl
 800617e:	4641      	mov	r1, r8
 8006180:	4628      	mov	r0, r5
 8006182:	d00d      	beq.n	80061a0 <d_print_mod_list+0x70>
 8006184:	2e2a      	cmp	r6, #42	; 0x2a
 8006186:	d015      	beq.n	80061b4 <d_print_mod_list+0x84>
 8006188:	2e02      	cmp	r6, #2
 800618a:	d01d      	beq.n	80061c8 <d_print_mod_list+0x98>
 800618c:	f7ff fbb0 	bl	80058f0 <d_print_mod>
 8006190:	f8c5 b110 	str.w	fp, [r5, #272]	; 0x110
 8006194:	6824      	ldr	r4, [r4, #0]
 8006196:	2c00      	cmp	r4, #0
 8006198:	d1da      	bne.n	8006150 <d_print_mod_list+0x20>
 800619a:	b009      	add	sp, #36	; 0x24
 800619c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	f10a 020c 	add.w	r2, sl, #12
 80061a6:	f7ff fed1 	bl	8005f4c <d_print_function_type.isra.15>
 80061aa:	f8c5 b110 	str.w	fp, [r5, #272]	; 0x110
 80061ae:	b009      	add	sp, #36	; 0x24
 80061b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	f10a 0208 	add.w	r2, sl, #8
 80061ba:	f000 f8f1 	bl	80063a0 <d_print_array_type.isra.14>
 80061be:	f8c5 b110 	str.w	fp, [r5, #272]	; 0x110
 80061c2:	b009      	add	sp, #36	; 0x24
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c8:	2600      	movs	r6, #0
 80061ca:	f8d5 7114 	ldr.w	r7, [r5, #276]	; 0x114
 80061ce:	f8da 2008 	ldr.w	r2, [sl, #8]
 80061d2:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 80061d6:	f7fc fcf5 	bl	8002bc4 <d_print_comp>
 80061da:	f8c5 7114 	str.w	r7, [r5, #276]	; 0x114
 80061de:	f018 0704 	ands.w	r7, r8, #4
 80061e2:	d02f      	beq.n	8006244 <d_print_mod_list+0x114>
 80061e4:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80061e8:	29ff      	cmp	r1, #255	; 0xff
 80061ea:	f040 80cf 	bne.w	800638c <d_print_mod_list+0x25c>
 80061ee:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80061f2:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80061f6:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 80061fa:	4628      	mov	r0, r5
 80061fc:	4798      	blx	r3
 80061fe:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 8006202:	3301      	adds	r3, #1
 8006204:	4631      	mov	r1, r6
 8006206:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 800620a:	2201      	movs	r2, #1
 800620c:	232e      	movs	r3, #46	; 0x2e
 800620e:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8006212:	546b      	strb	r3, [r5, r1]
 8006214:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8006218:	6863      	ldr	r3, [r4, #4]
 800621a:	68dc      	ldr	r4, [r3, #12]
 800621c:	7820      	ldrb	r0, [r4, #0]
 800621e:	2846      	cmp	r0, #70	; 0x46
 8006220:	d102      	bne.n	8006228 <d_print_mod_list+0xf8>
 8006222:	e035      	b.n	8006290 <d_print_mod_list+0x160>
 8006224:	68a4      	ldr	r4, [r4, #8]
 8006226:	7820      	ldrb	r0, [r4, #0]
 8006228:	f7fa f8de 	bl	80003e8 <is_fnqual_component_type>
 800622c:	2800      	cmp	r0, #0
 800622e:	d1f9      	bne.n	8006224 <d_print_mod_list+0xf4>
 8006230:	4622      	mov	r2, r4
 8006232:	4641      	mov	r1, r8
 8006234:	4628      	mov	r0, r5
 8006236:	f7fc fcc5 	bl	8002bc4 <d_print_comp>
 800623a:	f8c5 b110 	str.w	fp, [r5, #272]	; 0x110
 800623e:	b009      	add	sp, #36	; 0x24
 8006240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	4e52      	ldr	r6, [pc, #328]	; (8006390 <d_print_mod_list+0x260>)
 8006246:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 800624a:	f106 0902 	add.w	r9, r6, #2
 800624e:	e015      	b.n	800627c <d_print_mod_list+0x14c>
 8006250:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8006254:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8006258:	f885 70ff 	strb.w	r7, [r5, #255]	; 0xff
 800625c:	4798      	blx	r3
 800625e:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 8006262:	3301      	adds	r3, #1
 8006264:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 8006268:	2200      	movs	r2, #0
 800626a:	2301      	movs	r3, #1
 800626c:	45b1      	cmp	r9, r6
 800626e:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8006272:	f805 a002 	strb.w	sl, [r5, r2]
 8006276:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 800627a:	d0cd      	beq.n	8006218 <d_print_mod_list+0xe8>
 800627c:	2bff      	cmp	r3, #255	; 0xff
 800627e:	4619      	mov	r1, r3
 8006280:	4628      	mov	r0, r5
 8006282:	f816 ab01 	ldrb.w	sl, [r6], #1
 8006286:	d0e3      	beq.n	8006250 <d_print_mod_list+0x120>
 8006288:	461a      	mov	r2, r3
 800628a:	3301      	adds	r3, #1
 800628c:	e7ee      	b.n	800626c <d_print_mod_list+0x13c>
 800628e:	4770      	bx	lr
 8006290:	4e40      	ldr	r6, [pc, #256]	; (8006394 <d_print_mod_list+0x264>)
 8006292:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 8006296:	f106 070d 	add.w	r7, r6, #13
 800629a:	f04f 0900 	mov.w	r9, #0
 800629e:	e015      	b.n	80062cc <d_print_mod_list+0x19c>
 80062a0:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80062a4:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80062a8:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 80062ac:	4798      	blx	r3
 80062ae:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 80062b2:	3301      	adds	r3, #1
 80062b4:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 80062b8:	2200      	movs	r2, #0
 80062ba:	2301      	movs	r3, #1
 80062bc:	42b7      	cmp	r7, r6
 80062be:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 80062c2:	f805 a002 	strb.w	sl, [r5, r2]
 80062c6:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 80062ca:	d008      	beq.n	80062de <d_print_mod_list+0x1ae>
 80062cc:	2bff      	cmp	r3, #255	; 0xff
 80062ce:	4619      	mov	r1, r3
 80062d0:	4628      	mov	r0, r5
 80062d2:	f816 ab01 	ldrb.w	sl, [r6], #1
 80062d6:	d0e3      	beq.n	80062a0 <d_print_mod_list+0x170>
 80062d8:	461a      	mov	r2, r3
 80062da:	3301      	adds	r3, #1
 80062dc:	e7ee      	b.n	80062bc <d_print_mod_list+0x18c>
 80062de:	68e2      	ldr	r2, [r4, #12]
 80062e0:	492d      	ldr	r1, [pc, #180]	; (8006398 <d_print_mod_list+0x268>)
 80062e2:	3201      	adds	r2, #1
 80062e4:	a801      	add	r0, sp, #4
 80062e6:	f022 ffad 	bl	8029244 <sprintf>
 80062ea:	a801      	add	r0, sp, #4
 80062ec:	f000 fd5a 	bl	8006da4 <strlen>
 80062f0:	b328      	cbz	r0, 800633e <d_print_mod_list+0x20e>
 80062f2:	ae01      	add	r6, sp, #4
 80062f4:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 80062f8:	1837      	adds	r7, r6, r0
 80062fa:	f04f 0900 	mov.w	r9, #0
 80062fe:	e015      	b.n	800632c <d_print_mod_list+0x1fc>
 8006300:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8006304:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8006308:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 800630c:	4798      	blx	r3
 800630e:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 8006312:	3301      	adds	r3, #1
 8006314:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 8006318:	2200      	movs	r2, #0
 800631a:	2301      	movs	r3, #1
 800631c:	42be      	cmp	r6, r7
 800631e:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8006322:	f805 a002 	strb.w	sl, [r5, r2]
 8006326:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 800632a:	d00a      	beq.n	8006342 <d_print_mod_list+0x212>
 800632c:	2bff      	cmp	r3, #255	; 0xff
 800632e:	4619      	mov	r1, r3
 8006330:	4628      	mov	r0, r5
 8006332:	f816 ab01 	ldrb.w	sl, [r6], #1
 8006336:	d0e3      	beq.n	8006300 <d_print_mod_list+0x1d0>
 8006338:	461a      	mov	r2, r3
 800633a:	3301      	adds	r3, #1
 800633c:	e7ee      	b.n	800631c <d_print_mod_list+0x1ec>
 800633e:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 8006342:	4e16      	ldr	r6, [pc, #88]	; (800639c <d_print_mod_list+0x26c>)
 8006344:	f04f 0900 	mov.w	r9, #0
 8006348:	1cf7      	adds	r7, r6, #3
 800634a:	e016      	b.n	800637a <d_print_mod_list+0x24a>
 800634c:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8006350:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8006354:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 8006358:	4798      	blx	r3
 800635a:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 800635e:	3301      	adds	r3, #1
 8006360:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 8006364:	2200      	movs	r2, #0
 8006366:	2301      	movs	r3, #1
 8006368:	42b7      	cmp	r7, r6
 800636a:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 800636e:	f805 a002 	strb.w	sl, [r5, r2]
 8006372:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 8006376:	f43f af55 	beq.w	8006224 <d_print_mod_list+0xf4>
 800637a:	2bff      	cmp	r3, #255	; 0xff
 800637c:	4619      	mov	r1, r3
 800637e:	4628      	mov	r0, r5
 8006380:	f816 ab01 	ldrb.w	sl, [r6], #1
 8006384:	d0e2      	beq.n	800634c <d_print_mod_list+0x21c>
 8006386:	461a      	mov	r2, r3
 8006388:	3301      	adds	r3, #1
 800638a:	e7ed      	b.n	8006368 <d_print_mod_list+0x238>
 800638c:	1c4a      	adds	r2, r1, #1
 800638e:	e73d      	b.n	800620c <d_print_mod_list+0xdc>
 8006390:	080b38b8 	.word	0x080b38b8
 8006394:	080b38bc 	.word	0x080b38bc
 8006398:	080b3868 	.word	0x080b3868
 800639c:	080b38cc 	.word	0x080b38cc

080063a0 <d_print_array_type.isra.14>:
 80063a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	4604      	mov	r4, r0
 80063a6:	460f      	mov	r7, r1
 80063a8:	4690      	mov	r8, r2
 80063aa:	b15b      	cbz	r3, 80063c4 <d_print_array_type.isra.14+0x24>
 80063ac:	461e      	mov	r6, r3
 80063ae:	689d      	ldr	r5, [r3, #8]
 80063b0:	2d00      	cmp	r5, #0
 80063b2:	d042      	beq.n	800643a <d_print_array_type.isra.14+0x9a>
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1f9      	bne.n	80063ae <d_print_array_type.isra.14+0xe>
 80063ba:	4632      	mov	r2, r6
 80063bc:	4639      	mov	r1, r7
 80063be:	4620      	mov	r0, r4
 80063c0:	f7ff feb6 	bl	8006130 <d_print_mod_list>
 80063c4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80063c8:	29ff      	cmp	r1, #255	; 0xff
 80063ca:	f040 80b1 	bne.w	8006530 <d_print_array_type.isra.14+0x190>
 80063ce:	2300      	movs	r3, #0
 80063d0:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 80063d4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80063d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80063dc:	4620      	mov	r0, r4
 80063de:	4798      	blx	r3
 80063e0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80063e4:	2220      	movs	r2, #32
 80063e6:	3301      	adds	r3, #1
 80063e8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80063ec:	7022      	strb	r2, [r4, #0]
 80063ee:	2301      	movs	r3, #1
 80063f0:	225b      	movs	r2, #91	; 0x5b
 80063f2:	1c59      	adds	r1, r3, #1
 80063f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80063f8:	54e2      	strb	r2, [r4, r3]
 80063fa:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80063fe:	f8d8 2000 	ldr.w	r2, [r8]
 8006402:	2a00      	cmp	r2, #0
 8006404:	d140      	bne.n	8006488 <d_print_array_type.isra.14+0xe8>
 8006406:	29ff      	cmp	r1, #255	; 0xff
 8006408:	d145      	bne.n	8006496 <d_print_array_type.isra.14+0xf6>
 800640a:	2500      	movs	r5, #0
 800640c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006410:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006414:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8006418:	4620      	mov	r0, r4
 800641a:	4798      	blx	r3
 800641c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006420:	3301      	adds	r3, #1
 8006422:	4629      	mov	r1, r5
 8006424:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006428:	2201      	movs	r2, #1
 800642a:	235d      	movs	r3, #93	; 0x5d
 800642c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006430:	5463      	strb	r3, [r4, r1]
 8006432:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006436:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	2b2a      	cmp	r3, #42	; 0x2a
 8006440:	d12b      	bne.n	800649a <d_print_array_type.isra.14+0xfa>
 8006442:	462b      	mov	r3, r5
 8006444:	4632      	mov	r2, r6
 8006446:	4639      	mov	r1, r7
 8006448:	4620      	mov	r0, r4
 800644a:	f7ff fe71 	bl	8006130 <d_print_mod_list>
 800644e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8006452:	2bff      	cmp	r3, #255	; 0xff
 8006454:	d1cc      	bne.n	80063f0 <d_print_array_type.isra.14+0x50>
 8006456:	2200      	movs	r2, #0
 8006458:	4619      	mov	r1, r3
 800645a:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 800645e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006462:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006466:	4620      	mov	r0, r4
 8006468:	4798      	blx	r3
 800646a:	235b      	movs	r3, #91	; 0x5b
 800646c:	7023      	strb	r3, [r4, #0]
 800646e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006472:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006476:	f8d8 2000 	ldr.w	r2, [r8]
 800647a:	3301      	adds	r3, #1
 800647c:	2101      	movs	r1, #1
 800647e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006482:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006486:	b132      	cbz	r2, 8006496 <d_print_array_type.isra.14+0xf6>
 8006488:	4639      	mov	r1, r7
 800648a:	4620      	mov	r0, r4
 800648c:	f7fc fb9a 	bl	8002bc4 <d_print_comp>
 8006490:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006494:	e7b7      	b.n	8006406 <d_print_array_type.isra.14+0x66>
 8006496:	1c4a      	adds	r2, r1, #1
 8006498:	e7c7      	b.n	800642a <d_print_array_type.isra.14+0x8a>
 800649a:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 8006550 <d_print_array_type.isra.14+0x1b0>
 800649e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80064a2:	f109 0a02 	add.w	sl, r9, #2
 80064a6:	e016      	b.n	80064d6 <d_print_array_type.isra.14+0x136>
 80064a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80064ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80064b0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80064b4:	4798      	blx	r3
 80064b6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80064ba:	2200      	movs	r2, #0
 80064bc:	3301      	adds	r3, #1
 80064be:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80064c2:	45ca      	cmp	sl, r9
 80064c4:	f04f 0301 	mov.w	r3, #1
 80064c8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80064cc:	f804 b002 	strb.w	fp, [r4, r2]
 80064d0:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 80064d4:	d010      	beq.n	80064f8 <d_print_array_type.isra.14+0x158>
 80064d6:	2bff      	cmp	r3, #255	; 0xff
 80064d8:	4619      	mov	r1, r3
 80064da:	4620      	mov	r0, r4
 80064dc:	f819 bb01 	ldrb.w	fp, [r9], #1
 80064e0:	d0e2      	beq.n	80064a8 <d_print_array_type.isra.14+0x108>
 80064e2:	461a      	mov	r2, r3
 80064e4:	45ca      	cmp	sl, r9
 80064e6:	f103 0301 	add.w	r3, r3, #1
 80064ea:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80064ee:	f804 b002 	strb.w	fp, [r4, r2]
 80064f2:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 80064f6:	d1ee      	bne.n	80064d6 <d_print_array_type.isra.14+0x136>
 80064f8:	2300      	movs	r3, #0
 80064fa:	4632      	mov	r2, r6
 80064fc:	4639      	mov	r1, r7
 80064fe:	4620      	mov	r0, r4
 8006500:	f7ff fe16 	bl	8006130 <d_print_mod_list>
 8006504:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8006508:	2bff      	cmp	r3, #255	; 0xff
 800650a:	d119      	bne.n	8006540 <d_print_array_type.isra.14+0x1a0>
 800650c:	2200      	movs	r2, #0
 800650e:	4619      	mov	r1, r3
 8006510:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8006514:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006518:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800651c:	4620      	mov	r0, r4
 800651e:	4798      	blx	r3
 8006520:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006524:	2229      	movs	r2, #41	; 0x29
 8006526:	3301      	adds	r3, #1
 8006528:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800652c:	7022      	strb	r2, [r4, #0]
 800652e:	2101      	movs	r1, #1
 8006530:	2220      	movs	r2, #32
 8006532:	1c4b      	adds	r3, r1, #1
 8006534:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8006538:	5462      	strb	r2, [r4, r1]
 800653a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800653e:	e788      	b.n	8006452 <d_print_array_type.isra.14+0xb2>
 8006540:	2229      	movs	r2, #41	; 0x29
 8006542:	1c59      	adds	r1, r3, #1
 8006544:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006548:	54e2      	strb	r2, [r4, r3]
 800654a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800654e:	e73b      	b.n	80063c8 <d_print_array_type.isra.14+0x28>
 8006550:	080b3ab4 	.word	0x080b3ab4

08006554 <d_print_expr_op>:
 8006554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006558:	7815      	ldrb	r5, [r2, #0]
 800655a:	2d31      	cmp	r5, #49	; 0x31
 800655c:	d003      	beq.n	8006566 <d_print_expr_op+0x12>
 800655e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006562:	f7fc bb2f 	b.w	8002bc4 <d_print_comp>
 8006566:	6893      	ldr	r3, [r2, #8]
 8006568:	e9d3 5601 	ldrd	r5, r6, [r3, #4]
 800656c:	b37e      	cbz	r6, 80065ce <d_print_expr_op+0x7a>
 800656e:	442e      	add	r6, r5
 8006570:	4604      	mov	r4, r0
 8006572:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8006576:	3e01      	subs	r6, #1
 8006578:	3d01      	subs	r5, #1
 800657a:	2700      	movs	r7, #0
 800657c:	e016      	b.n	80065ac <d_print_expr_op+0x58>
 800657e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006582:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006586:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800658a:	4798      	blx	r3
 800658c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006590:	2200      	movs	r2, #0
 8006592:	3301      	adds	r3, #1
 8006594:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006598:	42b5      	cmp	r5, r6
 800659a:	f04f 0301 	mov.w	r3, #1
 800659e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80065a2:	f804 8002 	strb.w	r8, [r4, r2]
 80065a6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80065aa:	d010      	beq.n	80065ce <d_print_expr_op+0x7a>
 80065ac:	2bff      	cmp	r3, #255	; 0xff
 80065ae:	4619      	mov	r1, r3
 80065b0:	4620      	mov	r0, r4
 80065b2:	f815 8f01 	ldrb.w	r8, [r5, #1]!
 80065b6:	d0e2      	beq.n	800657e <d_print_expr_op+0x2a>
 80065b8:	461a      	mov	r2, r3
 80065ba:	42b5      	cmp	r5, r6
 80065bc:	f103 0301 	add.w	r3, r3, #1
 80065c0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80065c4:	f804 8002 	strb.w	r8, [r4, r2]
 80065c8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80065cc:	d1ee      	bne.n	80065ac <d_print_expr_op+0x58>
 80065ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d2:	bf00      	nop

080065d4 <d_print_subexpr>:
 80065d4:	7813      	ldrb	r3, [r2, #0]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065dc:	4604      	mov	r4, r0
 80065de:	d941      	bls.n	8006664 <d_print_subexpr+0x90>
 80065e0:	2b30      	cmp	r3, #48	; 0x30
 80065e2:	d03f      	beq.n	8006664 <d_print_subexpr+0x90>
 80065e4:	2b06      	cmp	r3, #6
 80065e6:	d03d      	beq.n	8006664 <d_print_subexpr+0x90>
 80065e8:	f8d0 7100 	ldr.w	r7, [r0, #256]	; 0x100
 80065ec:	2fff      	cmp	r7, #255	; 0xff
 80065ee:	460e      	mov	r6, r1
 80065f0:	4615      	mov	r5, r2
 80065f2:	d13e      	bne.n	8006672 <d_print_subexpr+0x9e>
 80065f4:	f04f 0800 	mov.w	r8, #0
 80065f8:	4639      	mov	r1, r7
 80065fa:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80065fe:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8006602:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8006606:	4798      	blx	r3
 8006608:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800660c:	3301      	adds	r3, #1
 800660e:	4647      	mov	r7, r8
 8006610:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006614:	2201      	movs	r2, #1
 8006616:	2328      	movs	r3, #40	; 0x28
 8006618:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800661c:	4631      	mov	r1, r6
 800661e:	55e3      	strb	r3, [r4, r7]
 8006620:	462a      	mov	r2, r5
 8006622:	4620      	mov	r0, r4
 8006624:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006628:	f7fc facc 	bl	8002bc4 <d_print_comp>
 800662c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006630:	29ff      	cmp	r1, #255	; 0xff
 8006632:	d11c      	bne.n	800666e <d_print_subexpr+0x9a>
 8006634:	2500      	movs	r5, #0
 8006636:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800663a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800663e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8006642:	4620      	mov	r0, r4
 8006644:	4798      	blx	r3
 8006646:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800664a:	3301      	adds	r3, #1
 800664c:	4629      	mov	r1, r5
 800664e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006652:	2201      	movs	r2, #1
 8006654:	2329      	movs	r3, #41	; 0x29
 8006656:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800665a:	5463      	strb	r3, [r4, r1]
 800665c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006664:	4620      	mov	r0, r4
 8006666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800666a:	f7fc baab 	b.w	8002bc4 <d_print_comp>
 800666e:	1c4a      	adds	r2, r1, #1
 8006670:	e7f0      	b.n	8006654 <d_print_subexpr+0x80>
 8006672:	1c7a      	adds	r2, r7, #1
 8006674:	e7cf      	b.n	8006616 <d_print_subexpr+0x42>
 8006676:	bf00      	nop

08006678 <d_maybe_print_fold_expression.isra.20>:
 8006678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800667c:	6892      	ldr	r2, [r2, #8]
 800667e:	6812      	ldr	r2, [r2, #0]
 8006680:	7816      	ldrb	r6, [r2, #0]
 8006682:	2e66      	cmp	r6, #102	; 0x66
 8006684:	b083      	sub	sp, #12
 8006686:	d003      	beq.n	8006690 <d_maybe_print_fold_expression.isra.20+0x18>
 8006688:	2000      	movs	r0, #0
 800668a:	b003      	add	sp, #12
 800668c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8006696:	f899 3000 	ldrb.w	r3, [r9]
 800669a:	2b3b      	cmp	r3, #59	; 0x3b
 800669c:	f000 8110 	beq.w	80068c0 <d_maybe_print_fold_expression.isra.20+0x248>
 80066a0:	2300      	movs	r3, #0
 80066a2:	9301      	str	r3, [sp, #4]
 80066a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066a8:	f8d0 7120 	ldr.w	r7, [r0, #288]	; 0x120
 80066ac:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 80066b0:	7853      	ldrb	r3, [r2, #1]
 80066b2:	3b4c      	subs	r3, #76	; 0x4c
 80066b4:	460d      	mov	r5, r1
 80066b6:	4604      	mov	r4, r0
 80066b8:	2b26      	cmp	r3, #38	; 0x26
 80066ba:	d83a      	bhi.n	8006732 <d_maybe_print_fold_expression.isra.20+0xba>
 80066bc:	e8df f003 	tbb	[pc, r3]
 80066c0:	393939b0 	.word	0x393939b0
 80066c4:	39b03939 	.word	0x39b03939
 80066c8:	39393939 	.word	0x39393939
 80066cc:	39393939 	.word	0x39393939
 80066d0:	39393939 	.word	0x39393939
 80066d4:	39393939 	.word	0x39393939
 80066d8:	39393939 	.word	0x39393939
 80066dc:	39393939 	.word	0x39393939
 80066e0:	39393989 	.word	0x39393989
 80066e4:	3939      	.short	0x3939
 80066e6:	3f          	.byte	0x3f
 80066e7:	00          	.byte	0x00
 80066e8:	4642      	mov	r2, r8
 80066ea:	4629      	mov	r1, r5
 80066ec:	4620      	mov	r0, r4
 80066ee:	f7ff ff31 	bl	8006554 <d_print_expr_op>
 80066f2:	9a01      	ldr	r2, [sp, #4]
 80066f4:	4629      	mov	r1, r5
 80066f6:	4620      	mov	r0, r4
 80066f8:	f7ff ff6c 	bl	80065d4 <d_print_subexpr>
 80066fc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006700:	29ff      	cmp	r1, #255	; 0xff
 8006702:	f040 80ea 	bne.w	80068da <d_maybe_print_fold_expression.isra.20+0x262>
 8006706:	2500      	movs	r5, #0
 8006708:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800670c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006710:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8006714:	4620      	mov	r0, r4
 8006716:	4798      	blx	r3
 8006718:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800671c:	3301      	adds	r3, #1
 800671e:	4629      	mov	r1, r5
 8006720:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006724:	2201      	movs	r2, #1
 8006726:	2329      	movs	r3, #41	; 0x29
 8006728:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800672c:	5463      	strb	r3, [r4, r1]
 800672e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006732:	2001      	movs	r0, #1
 8006734:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
 8006738:	b003      	add	sp, #12
 800673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8006742:	29ff      	cmp	r1, #255	; 0xff
 8006744:	f040 80cb 	bne.w	80068de <d_maybe_print_fold_expression.isra.20+0x266>
 8006748:	2600      	movs	r6, #0
 800674a:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800674e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8006752:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8006756:	4798      	blx	r3
 8006758:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800675c:	3301      	adds	r3, #1
 800675e:	4631      	mov	r1, r6
 8006760:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006764:	2201      	movs	r2, #1
 8006766:	2328      	movs	r3, #40	; 0x28
 8006768:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800676c:	4620      	mov	r0, r4
 800676e:	5463      	strb	r3, [r4, r1]
 8006770:	464a      	mov	r2, r9
 8006772:	4629      	mov	r1, r5
 8006774:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006778:	f7ff ff2c 	bl	80065d4 <d_print_subexpr>
 800677c:	4629      	mov	r1, r5
 800677e:	4d59      	ldr	r5, [pc, #356]	; (80068e4 <d_maybe_print_fold_expression.isra.20+0x26c>)
 8006780:	4642      	mov	r2, r8
 8006782:	4620      	mov	r0, r4
 8006784:	f7ff fee6 	bl	8006554 <d_print_expr_op>
 8006788:	1d2e      	adds	r6, r5, #4
 800678a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800678e:	f04f 0800 	mov.w	r8, #0
 8006792:	e015      	b.n	80067c0 <d_maybe_print_fold_expression.isra.20+0x148>
 8006794:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006798:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800679c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80067a0:	4798      	blx	r3
 80067a2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80067a6:	3301      	adds	r3, #1
 80067a8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80067ac:	2200      	movs	r2, #0
 80067ae:	2301      	movs	r3, #1
 80067b0:	42ae      	cmp	r6, r5
 80067b2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80067b6:	f804 9002 	strb.w	r9, [r4, r2]
 80067ba:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80067be:	d0b8      	beq.n	8006732 <d_maybe_print_fold_expression.isra.20+0xba>
 80067c0:	2bff      	cmp	r3, #255	; 0xff
 80067c2:	4619      	mov	r1, r3
 80067c4:	4620      	mov	r0, r4
 80067c6:	f815 9b01 	ldrb.w	r9, [r5], #1
 80067ca:	d0e3      	beq.n	8006794 <d_maybe_print_fold_expression.isra.20+0x11c>
 80067cc:	461a      	mov	r2, r3
 80067ce:	3301      	adds	r3, #1
 80067d0:	e7ee      	b.n	80067b0 <d_maybe_print_fold_expression.isra.20+0x138>
 80067d2:	4e45      	ldr	r6, [pc, #276]	; (80068e8 <d_maybe_print_fold_expression.isra.20+0x270>)
 80067d4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80067d8:	f106 0a04 	add.w	sl, r6, #4
 80067dc:	e017      	b.n	800680e <d_maybe_print_fold_expression.isra.20+0x196>
 80067de:	f04f 0300 	mov.w	r3, #0
 80067e2:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 80067e6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80067ea:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80067ee:	4798      	blx	r3
 80067f0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80067f4:	3301      	adds	r3, #1
 80067f6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80067fa:	2200      	movs	r2, #0
 80067fc:	2301      	movs	r3, #1
 80067fe:	45b2      	cmp	sl, r6
 8006800:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8006804:	f804 b002 	strb.w	fp, [r4, r2]
 8006808:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 800680c:	d05e      	beq.n	80068cc <d_maybe_print_fold_expression.isra.20+0x254>
 800680e:	2bff      	cmp	r3, #255	; 0xff
 8006810:	4619      	mov	r1, r3
 8006812:	4620      	mov	r0, r4
 8006814:	f816 bb01 	ldrb.w	fp, [r6], #1
 8006818:	d0e1      	beq.n	80067de <d_maybe_print_fold_expression.isra.20+0x166>
 800681a:	461a      	mov	r2, r3
 800681c:	3301      	adds	r3, #1
 800681e:	e7ee      	b.n	80067fe <d_maybe_print_fold_expression.isra.20+0x186>
 8006820:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8006824:	2bff      	cmp	r3, #255	; 0xff
 8006826:	d110      	bne.n	800684a <d_maybe_print_fold_expression.isra.20+0x1d2>
 8006828:	2600      	movs	r6, #0
 800682a:	4619      	mov	r1, r3
 800682c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8006830:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8006834:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8006838:	4798      	blx	r3
 800683a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800683e:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8006848:	4633      	mov	r3, r6
 800684a:	1c59      	adds	r1, r3, #1
 800684c:	f04f 0c28 	mov.w	ip, #40	; 0x28
 8006850:	464a      	mov	r2, r9
 8006852:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006856:	4620      	mov	r0, r4
 8006858:	f804 c003 	strb.w	ip, [r4, r3]
 800685c:	4629      	mov	r1, r5
 800685e:	f884 c104 	strb.w	ip, [r4, #260]	; 0x104
 8006862:	f8df 9088 	ldr.w	r9, [pc, #136]	; 80068ec <d_maybe_print_fold_expression.isra.20+0x274>
 8006866:	f7ff feb5 	bl	80065d4 <d_print_subexpr>
 800686a:	4642      	mov	r2, r8
 800686c:	4629      	mov	r1, r5
 800686e:	4620      	mov	r0, r4
 8006870:	f7ff fe70 	bl	8006554 <d_print_expr_op>
 8006874:	f109 0a03 	add.w	sl, r9, #3
 8006878:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800687c:	2600      	movs	r6, #0
 800687e:	e016      	b.n	80068ae <d_maybe_print_fold_expression.isra.20+0x236>
 8006880:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006884:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006888:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800688c:	4798      	blx	r3
 800688e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006892:	3301      	adds	r3, #1
 8006894:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006898:	2200      	movs	r2, #0
 800689a:	2301      	movs	r3, #1
 800689c:	45d1      	cmp	r9, sl
 800689e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80068a2:	f804 b002 	strb.w	fp, [r4, r2]
 80068a6:	f884 b104 	strb.w	fp, [r4, #260]	; 0x104
 80068aa:	f43f af1d 	beq.w	80066e8 <d_maybe_print_fold_expression.isra.20+0x70>
 80068ae:	2bff      	cmp	r3, #255	; 0xff
 80068b0:	4619      	mov	r1, r3
 80068b2:	4620      	mov	r0, r4
 80068b4:	f819 bb01 	ldrb.w	fp, [r9], #1
 80068b8:	d0e2      	beq.n	8006880 <d_maybe_print_fold_expression.isra.20+0x208>
 80068ba:	461a      	mov	r2, r3
 80068bc:	3301      	adds	r3, #1
 80068be:	e7ed      	b.n	800689c <d_maybe_print_fold_expression.isra.20+0x224>
 80068c0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80068c4:	9301      	str	r3, [sp, #4]
 80068c6:	f8d9 9008 	ldr.w	r9, [r9, #8]
 80068ca:	e6eb      	b.n	80066a4 <d_maybe_print_fold_expression.isra.20+0x2c>
 80068cc:	4642      	mov	r2, r8
 80068ce:	4629      	mov	r1, r5
 80068d0:	4620      	mov	r0, r4
 80068d2:	f7ff fe3f 	bl	8006554 <d_print_expr_op>
 80068d6:	464a      	mov	r2, r9
 80068d8:	e70c      	b.n	80066f4 <d_maybe_print_fold_expression.isra.20+0x7c>
 80068da:	1c4a      	adds	r2, r1, #1
 80068dc:	e723      	b.n	8006726 <d_maybe_print_fold_expression.isra.20+0xae>
 80068de:	1c4a      	adds	r2, r1, #1
 80068e0:	e741      	b.n	8006766 <d_maybe_print_fold_expression.isra.20+0xee>
 80068e2:	bf00      	nop
 80068e4:	080b3bb4 	.word	0x080b3bb4
 80068e8:	080b3bac 	.word	0x080b3bac
 80068ec:	080b3ab8 	.word	0x080b3ab8

080068f0 <d_demangle_callback.constprop.22>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	b0e5      	sub	sp, #404	; 0x194
 80068f6:	f890 a000 	ldrb.w	sl, [r0]
 80068fa:	f1ba 0f5f 	cmp.w	sl, #95	; 0x5f
 80068fe:	af00      	add	r7, sp, #0
 8006900:	4605      	mov	r5, r0
 8006902:	4688      	mov	r8, r1
 8006904:	4616      	mov	r6, r2
 8006906:	f000 80f3 	beq.w	8006af0 <d_demangle_callback.constprop.22+0x200>
 800690a:	2208      	movs	r2, #8
 800690c:	49bb      	ldr	r1, [pc, #748]	; (8006bfc <d_demangle_callback.constprop.22+0x30c>)
 800690e:	4628      	mov	r0, r5
 8006910:	f022 fcb8 	bl	8029284 <strncmp>
 8006914:	b948      	cbnz	r0, 800692a <d_demangle_callback.constprop.22+0x3a>
 8006916:	7a2b      	ldrb	r3, [r5, #8]
 8006918:	2b2e      	cmp	r3, #46	; 0x2e
 800691a:	f000 80d8 	beq.w	8006ace <d_demangle_callback.constprop.22+0x1de>
 800691e:	2b5f      	cmp	r3, #95	; 0x5f
 8006920:	f000 80d5 	beq.w	8006ace <d_demangle_callback.constprop.22+0x1de>
 8006924:	2b24      	cmp	r3, #36	; 0x24
 8006926:	f000 80d2 	beq.w	8006ace <d_demangle_callback.constprop.22+0x1de>
 800692a:	f04f 0900 	mov.w	r9, #0
 800692e:	4628      	mov	r0, r5
 8006930:	f000 fa38 	bl	8006da4 <strlen>
 8006934:	0142      	lsls	r2, r0, #5
 8006936:	0083      	lsls	r3, r0, #2
 8006938:	3208      	adds	r2, #8
 800693a:	330a      	adds	r3, #10
 800693c:	ebad 0d02 	sub.w	sp, sp, r2
 8006940:	f023 0307 	bic.w	r3, r3, #7
 8006944:	2400      	movs	r4, #0
 8006946:	46eb      	mov	fp, sp
 8006948:	1829      	adds	r1, r5, r0
 800694a:	ebad 0d03 	sub.w	sp, sp, r3
 800694e:	2211      	movs	r2, #17
 8006950:	0043      	lsls	r3, r0, #1
 8006952:	f1b9 0f01 	cmp.w	r9, #1
 8006956:	f8c7 b01c 	str.w	fp, [r7, #28]
 800695a:	f8c7 d028 	str.w	sp, [r7, #40]	; 0x28
 800695e:	60fd      	str	r5, [r7, #12]
 8006960:	61bd      	str	r5, [r7, #24]
 8006962:	6338      	str	r0, [r7, #48]	; 0x30
 8006964:	6139      	str	r1, [r7, #16]
 8006966:	627b      	str	r3, [r7, #36]	; 0x24
 8006968:	617a      	str	r2, [r7, #20]
 800696a:	623c      	str	r4, [r7, #32]
 800696c:	62fc      	str	r4, [r7, #44]	; 0x2c
 800696e:	e9c7 440d 	strd	r4, r4, [r7, #52]	; 0x34
 8006972:	e9c7 440f 	strd	r4, r4, [r7, #60]	; 0x3c
 8006976:	647c      	str	r4, [r7, #68]	; 0x44
 8006978:	f000 80a0 	beq.w	8006abc <d_demangle_callback.constprop.22+0x1cc>
 800697c:	f0c0 80bf 	bcc.w	8006afe <d_demangle_callback.constprop.22+0x20e>
 8006980:	7aea      	ldrb	r2, [r5, #11]
 8006982:	f1b9 0f02 	cmp.w	r9, #2
 8006986:	f105 0a0b 	add.w	sl, r5, #11
 800698a:	bf14      	ite	ne
 800698c:	f04f 0944 	movne.w	r9, #68	; 0x44
 8006990:	f04f 0943 	moveq.w	r9, #67	; 0x43
 8006994:	2a5f      	cmp	r2, #95	; 0x5f
 8006996:	f8c7 a018 	str.w	sl, [r7, #24]
 800699a:	f000 80b9 	beq.w	8006b10 <d_demangle_callback.constprop.22+0x220>
 800699e:	4650      	mov	r0, sl
 80069a0:	607b      	str	r3, [r7, #4]
 80069a2:	f000 f9ff 	bl	8006da4 <strlen>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f340 8123 	ble.w	8006bf4 <d_demangle_callback.constprop.22+0x304>
 80069ae:	2300      	movs	r3, #0
 80069b0:	2201      	movs	r2, #1
 80069b2:	f8cb 3004 	str.w	r3, [fp, #4]
 80069b6:	623a      	str	r2, [r7, #32]
 80069b8:	2800      	cmp	r0, #0
 80069ba:	f000 811b 	beq.w	8006bf4 <d_demangle_callback.constprop.22+0x304>
 80069be:	e9cb a002 	strd	sl, r0, [fp, #8]
 80069c2:	f88b 3000 	strb.w	r3, [fp]
 80069c6:	4649      	mov	r1, r9
 80069c8:	2300      	movs	r3, #0
 80069ca:	465a      	mov	r2, fp
 80069cc:	f107 000c 	add.w	r0, r7, #12
 80069d0:	f7f9 fc1e 	bl	8000210 <d_make_comp>
 80069d4:	69bc      	ldr	r4, [r7, #24]
 80069d6:	4605      	mov	r5, r0
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 f9e3 	bl	8006da4 <strlen>
 80069de:	1823      	adds	r3, r4, r0
 80069e0:	61bb      	str	r3, [r7, #24]
 80069e2:	f814 9000 	ldrb.w	r9, [r4, r0]
 80069e6:	f1b9 0f00 	cmp.w	r9, #0
 80069ea:	d16a      	bne.n	8006ac2 <d_demangle_callback.constprop.22+0x1d2>
 80069ec:	2d00      	cmp	r5, #0
 80069ee:	d068      	beq.n	8006ac2 <d_demangle_callback.constprop.22+0x1d2>
 80069f0:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80069f4:	462a      	mov	r2, r5
 80069f6:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 80069fa:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 80069fe:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
 8006a02:	f8c4 610c 	str.w	r6, [r4, #268]	; 0x10c
 8006a06:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 8006a0a:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8006a0e:	f8c4 9110 	str.w	r9, [r4, #272]	; 0x110
 8006a12:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8006a16:	f8c4 9120 	str.w	r9, [r4, #288]	; 0x120
 8006a1a:	f8c4 9124 	str.w	r9, [r4, #292]	; 0x124
 8006a1e:	f8c4 9118 	str.w	r9, [r4, #280]	; 0x118
 8006a22:	f8c4 911c 	str.w	r9, [r4, #284]	; 0x11c
 8006a26:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 8006a2a:	f8c4 912c 	str.w	r9, [r4, #300]	; 0x12c
 8006a2e:	f8c4 9130 	str.w	r9, [r4, #304]	; 0x130
 8006a32:	f8c4 9134 	str.w	r9, [r4, #308]	; 0x134
 8006a36:	f8c4 9138 	str.w	r9, [r4, #312]	; 0x138
 8006a3a:	f8c4 913c 	str.w	r9, [r4, #316]	; 0x13c
 8006a3e:	f8c4 9140 	str.w	r9, [r4, #320]	; 0x140
 8006a42:	f7f9 fc49 	bl	80002d8 <d_count_templates_scopes>
 8006a46:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 8006a4a:	f8d4 6140 	ldr.w	r6, [r4, #320]	; 0x140
 8006a4e:	f8c4 9144 	str.w	r9, [r4, #324]	; 0x144
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	fb06 f603 	mul.w	r6, r6, r3
 8006a58:	461a      	mov	r2, r3
 8006a5a:	bfb8      	it	lt
 8006a5c:	2201      	movlt	r2, #1
 8006a5e:	00d2      	lsls	r2, r2, #3
 8006a60:	2e01      	cmp	r6, #1
 8006a62:	4633      	mov	r3, r6
 8006a64:	f102 0208 	add.w	r2, r2, #8
 8006a68:	bfb8      	it	lt
 8006a6a:	2301      	movlt	r3, #1
 8006a6c:	46e8      	mov	r8, sp
 8006a6e:	00db      	lsls	r3, r3, #3
 8006a70:	ebad 0d02 	sub.w	sp, sp, r2
 8006a74:	3308      	adds	r3, #8
 8006a76:	4669      	mov	r1, sp
 8006a78:	462a      	mov	r2, r5
 8006a7a:	ebad 0d03 	sub.w	sp, sp, r3
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f8c4 112c 	str.w	r1, [r4, #300]	; 0x12c
 8006a84:	2111      	movs	r1, #17
 8006a86:	f8c4 d138 	str.w	sp, [r4, #312]	; 0x138
 8006a8a:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
 8006a8e:	f7fc f899 	bl	8002bc4 <d_print_comp>
 8006a92:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006a96:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006a9a:	f804 9001 	strb.w	r9, [r4, r1]
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	46c5      	mov	sp, r8
 8006aa2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006aa6:	4798      	blx	r3
 8006aa8:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 8006aac:	fab0 f080 	clz	r0, r0
 8006ab0:	0940      	lsrs	r0, r0, #5
 8006ab2:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006abc:	f1ba 0f5f 	cmp.w	sl, #95	; 0x5f
 8006ac0:	d033      	beq.n	8006b2a <d_demangle_callback.constprop.22+0x23a>
 8006ac2:	2000      	movs	r0, #0
 8006ac4:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ace:	7a6b      	ldrb	r3, [r5, #9]
 8006ad0:	2b44      	cmp	r3, #68	; 0x44
 8006ad2:	d002      	beq.n	8006ada <d_demangle_callback.constprop.22+0x1ea>
 8006ad4:	2b49      	cmp	r3, #73	; 0x49
 8006ad6:	f47f af28 	bne.w	800692a <d_demangle_callback.constprop.22+0x3a>
 8006ada:	7aaa      	ldrb	r2, [r5, #10]
 8006adc:	2a5f      	cmp	r2, #95	; 0x5f
 8006ade:	f47f af24 	bne.w	800692a <d_demangle_callback.constprop.22+0x3a>
 8006ae2:	2b49      	cmp	r3, #73	; 0x49
 8006ae4:	bf14      	ite	ne
 8006ae6:	f04f 0903 	movne.w	r9, #3
 8006aea:	f04f 0902 	moveq.w	r9, #2
 8006aee:	e71e      	b.n	800692e <d_demangle_callback.constprop.22+0x3e>
 8006af0:	7843      	ldrb	r3, [r0, #1]
 8006af2:	2b5a      	cmp	r3, #90	; 0x5a
 8006af4:	f47f af09 	bne.w	800690a <d_demangle_callback.constprop.22+0x1a>
 8006af8:	f04f 0901 	mov.w	r9, #1
 8006afc:	e717      	b.n	800692e <d_demangle_callback.constprop.22+0x3e>
 8006afe:	f107 000c 	add.w	r0, r7, #12
 8006b02:	f7fa fe05 	bl	8001710 <d_type>
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	4605      	mov	r5, r0
 8006b0a:	f893 9000 	ldrb.w	r9, [r3]
 8006b0e:	e76a      	b.n	80069e6 <d_demangle_callback.constprop.22+0xf6>
 8006b10:	7b2a      	ldrb	r2, [r5, #12]
 8006b12:	2a5a      	cmp	r2, #90	; 0x5a
 8006b14:	f47f af43 	bne.w	800699e <d_demangle_callback.constprop.22+0xae>
 8006b18:	350d      	adds	r5, #13
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	f107 000c 	add.w	r0, r7, #12
 8006b20:	61bd      	str	r5, [r7, #24]
 8006b22:	f7fb fd37 	bl	8002594 <d_encoding>
 8006b26:	4683      	mov	fp, r0
 8006b28:	e74d      	b.n	80069c6 <d_demangle_callback.constprop.22+0xd6>
 8006b2a:	786b      	ldrb	r3, [r5, #1]
 8006b2c:	2b5a      	cmp	r3, #90	; 0x5a
 8006b2e:	d1c8      	bne.n	8006ac2 <d_demangle_callback.constprop.22+0x1d2>
 8006b30:	3502      	adds	r5, #2
 8006b32:	4649      	mov	r1, r9
 8006b34:	f107 000c 	add.w	r0, r7, #12
 8006b38:	61bd      	str	r5, [r7, #24]
 8006b3a:	f7fb fd2b 	bl	8002594 <d_encoding>
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	07db      	lsls	r3, r3, #31
 8006b42:	4605      	mov	r5, r0
 8006b44:	d552      	bpl.n	8006bec <d_demangle_callback.constprop.22+0x2fc>
 8006b46:	69b8      	ldr	r0, [r7, #24]
 8006b48:	f890 9000 	ldrb.w	r9, [r0]
 8006b4c:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
 8006b50:	f47f af49 	bne.w	80069e6 <d_demangle_callback.constprop.22+0xf6>
 8006b54:	7843      	ldrb	r3, [r0, #1]
 8006b56:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006b5a:	2a19      	cmp	r2, #25
 8006b5c:	d93a      	bls.n	8006bd4 <d_demangle_callback.constprop.22+0x2e4>
 8006b5e:	2b5f      	cmp	r3, #95	; 0x5f
 8006b60:	d038      	beq.n	8006bd4 <d_demangle_callback.constprop.22+0x2e4>
 8006b62:	3b30      	subs	r3, #48	; 0x30
 8006b64:	2b09      	cmp	r3, #9
 8006b66:	d841      	bhi.n	8006bec <d_demangle_callback.constprop.22+0x2fc>
 8006b68:	7803      	ldrb	r3, [r0, #0]
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	2b2e      	cmp	r3, #46	; 0x2e
 8006b6e:	d112      	bne.n	8006b96 <d_demangle_callback.constprop.22+0x2a6>
 8006b70:	7853      	ldrb	r3, [r2, #1]
 8006b72:	3b30      	subs	r3, #48	; 0x30
 8006b74:	2b09      	cmp	r3, #9
 8006b76:	d80e      	bhi.n	8006b96 <d_demangle_callback.constprop.22+0x2a6>
 8006b78:	7893      	ldrb	r3, [r2, #2]
 8006b7a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006b7e:	2909      	cmp	r1, #9
 8006b80:	f102 0202 	add.w	r2, r2, #2
 8006b84:	d8f2      	bhi.n	8006b6c <d_demangle_callback.constprop.22+0x27c>
 8006b86:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8006b8a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006b8e:	2909      	cmp	r1, #9
 8006b90:	d9f9      	bls.n	8006b86 <d_demangle_callback.constprop.22+0x296>
 8006b92:	2b2e      	cmp	r3, #46	; 0x2e
 8006b94:	d0ec      	beq.n	8006b70 <d_demangle_callback.constprop.22+0x280>
 8006b96:	e9d7 1308 	ldrd	r1, r3, [r7, #32]
 8006b9a:	4299      	cmp	r1, r3
 8006b9c:	61ba      	str	r2, [r7, #24]
 8006b9e:	da17      	bge.n	8006bd0 <d_demangle_callback.constprop.22+0x2e0>
 8006ba0:	f8d7 e01c 	ldr.w	lr, [r7, #28]
 8006ba4:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 8006ba8:	eb0e 030c 	add.w	r3, lr, ip
 8006bac:	3101      	adds	r1, #1
 8006bae:	1a12      	subs	r2, r2, r0
 8006bb0:	605c      	str	r4, [r3, #4]
 8006bb2:	6239      	str	r1, [r7, #32]
 8006bb4:	d00c      	beq.n	8006bd0 <d_demangle_callback.constprop.22+0x2e0>
 8006bb6:	605c      	str	r4, [r3, #4]
 8006bb8:	f80e 400c 	strb.w	r4, [lr, ip]
 8006bbc:	e9c3 0202 	strd	r0, r2, [r3, #8]
 8006bc0:	462a      	mov	r2, r5
 8006bc2:	214d      	movs	r1, #77	; 0x4d
 8006bc4:	f107 000c 	add.w	r0, r7, #12
 8006bc8:	f7f9 fb22 	bl	8000210 <d_make_comp>
 8006bcc:	4605      	mov	r5, r0
 8006bce:	e7ba      	b.n	8006b46 <d_demangle_callback.constprop.22+0x256>
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e7f5      	b.n	8006bc0 <d_demangle_callback.constprop.22+0x2d0>
 8006bd4:	1c81      	adds	r1, r0, #2
 8006bd6:	460a      	mov	r2, r1
 8006bd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bdc:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 8006be0:	f1bc 0f19 	cmp.w	ip, #25
 8006be4:	d9f7      	bls.n	8006bd6 <d_demangle_callback.constprop.22+0x2e6>
 8006be6:	2b5f      	cmp	r3, #95	; 0x5f
 8006be8:	d0f5      	beq.n	8006bd6 <d_demangle_callback.constprop.22+0x2e6>
 8006bea:	e7bf      	b.n	8006b6c <d_demangle_callback.constprop.22+0x27c>
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	f893 9000 	ldrb.w	r9, [r3]
 8006bf2:	e6f8      	b.n	80069e6 <d_demangle_callback.constprop.22+0xf6>
 8006bf4:	f04f 0b00 	mov.w	fp, #0
 8006bf8:	e6e5      	b.n	80069c6 <d_demangle_callback.constprop.22+0xd6>
 8006bfa:	bf00      	nop
 8006bfc:	080b3844 	.word	0x080b3844

08006c00 <__cxa_demangle>:
 8006c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c04:	b084      	sub	sp, #16
 8006c06:	b380      	cbz	r0, 8006c6a <__cxa_demangle+0x6a>
 8006c08:	b101      	cbz	r1, 8006c0c <__cxa_demangle+0xc>
 8006c0a:	b372      	cbz	r2, 8006c6a <__cxa_demangle+0x6a>
 8006c0c:	2400      	movs	r4, #0
 8006c0e:	4617      	mov	r7, r2
 8006c10:	460e      	mov	r6, r1
 8006c12:	466a      	mov	r2, sp
 8006c14:	492b      	ldr	r1, [pc, #172]	; (8006cc4 <__cxa_demangle+0xc4>)
 8006c16:	461d      	mov	r5, r3
 8006c18:	e9cd 4400 	strd	r4, r4, [sp]
 8006c1c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8006c20:	f7ff fe66 	bl	80068f0 <d_demangle_callback.constprop.22>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	d047      	beq.n	8006cb8 <__cxa_demangle+0xb8>
 8006c28:	9b03      	ldr	r3, [sp, #12]
 8006c2a:	9c00      	ldr	r4, [sp, #0]
 8006c2c:	b9ab      	cbnz	r3, 8006c5a <__cxa_demangle+0x5a>
 8006c2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006c32:	b36c      	cbz	r4, 8006c90 <__cxa_demangle+0x90>
 8006c34:	b1b6      	cbz	r6, 8006c64 <__cxa_demangle+0x64>
 8006c36:	4620      	mov	r0, r4
 8006c38:	f000 f8b4 	bl	8006da4 <strlen>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	4298      	cmp	r0, r3
 8006c40:	d31c      	bcc.n	8006c7c <__cxa_demangle+0x7c>
 8006c42:	4630      	mov	r0, r6
 8006c44:	f021 fe3e 	bl	80288c4 <free>
 8006c48:	f8c7 8000 	str.w	r8, [r7]
 8006c4c:	b195      	cbz	r5, 8006c74 <__cxa_demangle+0x74>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	4620      	mov	r0, r4
 8006c52:	602b      	str	r3, [r5, #0]
 8006c54:	b004      	add	sp, #16
 8006c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c5a:	b334      	cbz	r4, 8006caa <__cxa_demangle+0xaa>
 8006c5c:	f04f 0801 	mov.w	r8, #1
 8006c60:	2e00      	cmp	r6, #0
 8006c62:	d1e8      	bne.n	8006c36 <__cxa_demangle+0x36>
 8006c64:	2f00      	cmp	r7, #0
 8006c66:	d1ef      	bne.n	8006c48 <__cxa_demangle+0x48>
 8006c68:	e7f0      	b.n	8006c4c <__cxa_demangle+0x4c>
 8006c6a:	b113      	cbz	r3, 8006c72 <__cxa_demangle+0x72>
 8006c6c:	f06f 0202 	mvn.w	r2, #2
 8006c70:	601a      	str	r2, [r3, #0]
 8006c72:	2400      	movs	r4, #0
 8006c74:	4620      	mov	r0, r4
 8006c76:	b004      	add	sp, #16
 8006c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c7c:	1c42      	adds	r2, r0, #1
 8006c7e:	4621      	mov	r1, r4
 8006c80:	4630      	mov	r0, r6
 8006c82:	f022 f86c 	bl	8028d5e <memcpy>
 8006c86:	4620      	mov	r0, r4
 8006c88:	f021 fe1c 	bl	80288c4 <free>
 8006c8c:	4634      	mov	r4, r6
 8006c8e:	e7dd      	b.n	8006c4c <__cxa_demangle+0x4c>
 8006c90:	2d00      	cmp	r5, #0
 8006c92:	d0ee      	beq.n	8006c72 <__cxa_demangle+0x72>
 8006c94:	f1b8 0f01 	cmp.w	r8, #1
 8006c98:	d009      	beq.n	8006cae <__cxa_demangle+0xae>
 8006c9a:	2400      	movs	r4, #0
 8006c9c:	f06f 0301 	mvn.w	r3, #1
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	602b      	str	r3, [r5, #0]
 8006ca4:	b004      	add	sp, #16
 8006ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	d0e1      	beq.n	8006c72 <__cxa_demangle+0x72>
 8006cae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cb2:	602b      	str	r3, [r5, #0]
 8006cb4:	2400      	movs	r4, #0
 8006cb6:	e7dd      	b.n	8006c74 <__cxa_demangle+0x74>
 8006cb8:	9800      	ldr	r0, [sp, #0]
 8006cba:	f021 fe03 	bl	80288c4 <free>
 8006cbe:	2d00      	cmp	r5, #0
 8006cc0:	d1eb      	bne.n	8006c9a <__cxa_demangle+0x9a>
 8006cc2:	e7d6      	b.n	8006c72 <__cxa_demangle+0x72>
 8006cc4:	08000889 	.word	0x08000889

08006cc8 <__gcclibcxx_demangle_callback>:
 8006cc8:	b160      	cbz	r0, 8006ce4 <__gcclibcxx_demangle_callback+0x1c>
 8006cca:	b508      	push	{r3, lr}
 8006ccc:	b139      	cbz	r1, 8006cde <__gcclibcxx_demangle_callback+0x16>
 8006cce:	f7ff fe0f 	bl	80068f0 <d_demangle_callback.constprop.22>
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	bf0c      	ite	eq
 8006cd6:	f06f 0001 	mvneq.w	r0, #1
 8006cda:	2000      	movne	r0, #0
 8006cdc:	bd08      	pop	{r3, pc}
 8006cde:	f06f 0002 	mvn.w	r0, #2
 8006ce2:	bd08      	pop	{r3, pc}
 8006ce4:	f06f 0002 	mvn.w	r0, #2
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	0000      	movs	r0, r0
	...

08006cf0 <memchr>:
 8006cf0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8006cf4:	2a10      	cmp	r2, #16
 8006cf6:	db2b      	blt.n	8006d50 <memchr+0x60>
 8006cf8:	f010 0f07 	tst.w	r0, #7
 8006cfc:	d008      	beq.n	8006d10 <memchr+0x20>
 8006cfe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006d02:	3a01      	subs	r2, #1
 8006d04:	428b      	cmp	r3, r1
 8006d06:	d02d      	beq.n	8006d64 <memchr+0x74>
 8006d08:	f010 0f07 	tst.w	r0, #7
 8006d0c:	b342      	cbz	r2, 8006d60 <memchr+0x70>
 8006d0e:	d1f6      	bne.n	8006cfe <memchr+0xe>
 8006d10:	b4f0      	push	{r4, r5, r6, r7}
 8006d12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8006d16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8006d1a:	f022 0407 	bic.w	r4, r2, #7
 8006d1e:	f07f 0700 	mvns.w	r7, #0
 8006d22:	2300      	movs	r3, #0
 8006d24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8006d28:	3c08      	subs	r4, #8
 8006d2a:	ea85 0501 	eor.w	r5, r5, r1
 8006d2e:	ea86 0601 	eor.w	r6, r6, r1
 8006d32:	fa85 f547 	uadd8	r5, r5, r7
 8006d36:	faa3 f587 	sel	r5, r3, r7
 8006d3a:	fa86 f647 	uadd8	r6, r6, r7
 8006d3e:	faa5 f687 	sel	r6, r5, r7
 8006d42:	b98e      	cbnz	r6, 8006d68 <memchr+0x78>
 8006d44:	d1ee      	bne.n	8006d24 <memchr+0x34>
 8006d46:	bcf0      	pop	{r4, r5, r6, r7}
 8006d48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8006d4c:	f002 0207 	and.w	r2, r2, #7
 8006d50:	b132      	cbz	r2, 8006d60 <memchr+0x70>
 8006d52:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006d56:	3a01      	subs	r2, #1
 8006d58:	ea83 0301 	eor.w	r3, r3, r1
 8006d5c:	b113      	cbz	r3, 8006d64 <memchr+0x74>
 8006d5e:	d1f8      	bne.n	8006d52 <memchr+0x62>
 8006d60:	2000      	movs	r0, #0
 8006d62:	4770      	bx	lr
 8006d64:	3801      	subs	r0, #1
 8006d66:	4770      	bx	lr
 8006d68:	2d00      	cmp	r5, #0
 8006d6a:	bf06      	itte	eq
 8006d6c:	4635      	moveq	r5, r6
 8006d6e:	3803      	subeq	r0, #3
 8006d70:	3807      	subne	r0, #7
 8006d72:	f015 0f01 	tst.w	r5, #1
 8006d76:	d107      	bne.n	8006d88 <memchr+0x98>
 8006d78:	3001      	adds	r0, #1
 8006d7a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8006d7e:	bf02      	ittt	eq
 8006d80:	3001      	addeq	r0, #1
 8006d82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8006d86:	3001      	addeq	r0, #1
 8006d88:	bcf0      	pop	{r4, r5, r6, r7}
 8006d8a:	3801      	subs	r0, #1
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop

08006d90 <strcmp>:
 8006d90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d98:	2a01      	cmp	r2, #1
 8006d9a:	bf28      	it	cs
 8006d9c:	429a      	cmpcs	r2, r3
 8006d9e:	d0f7      	beq.n	8006d90 <strcmp>
 8006da0:	1ad0      	subs	r0, r2, r3
 8006da2:	4770      	bx	lr

08006da4 <strlen>:
 8006da4:	4603      	mov	r3, r0
 8006da6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006daa:	2a00      	cmp	r2, #0
 8006dac:	d1fb      	bne.n	8006da6 <strlen+0x2>
 8006dae:	1a18      	subs	r0, r3, r0
 8006db0:	3801      	subs	r0, #1
 8006db2:	4770      	bx	lr

08006db4 <__aeabi_drsub>:
 8006db4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8006db8:	e002      	b.n	8006dc0 <__adddf3>
 8006dba:	bf00      	nop

08006dbc <__aeabi_dsub>:
 8006dbc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08006dc0 <__adddf3>:
 8006dc0:	b530      	push	{r4, r5, lr}
 8006dc2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8006dc6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8006dca:	ea94 0f05 	teq	r4, r5
 8006dce:	bf08      	it	eq
 8006dd0:	ea90 0f02 	teqeq	r0, r2
 8006dd4:	bf1f      	itttt	ne
 8006dd6:	ea54 0c00 	orrsne.w	ip, r4, r0
 8006dda:	ea55 0c02 	orrsne.w	ip, r5, r2
 8006dde:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8006de2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006de6:	f000 80e2 	beq.w	8006fae <__adddf3+0x1ee>
 8006dea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8006dee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8006df2:	bfb8      	it	lt
 8006df4:	426d      	neglt	r5, r5
 8006df6:	dd0c      	ble.n	8006e12 <__adddf3+0x52>
 8006df8:	442c      	add	r4, r5
 8006dfa:	ea80 0202 	eor.w	r2, r0, r2
 8006dfe:	ea81 0303 	eor.w	r3, r1, r3
 8006e02:	ea82 0000 	eor.w	r0, r2, r0
 8006e06:	ea83 0101 	eor.w	r1, r3, r1
 8006e0a:	ea80 0202 	eor.w	r2, r0, r2
 8006e0e:	ea81 0303 	eor.w	r3, r1, r3
 8006e12:	2d36      	cmp	r5, #54	; 0x36
 8006e14:	bf88      	it	hi
 8006e16:	bd30      	pophi	{r4, r5, pc}
 8006e18:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8006e1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006e20:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8006e24:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006e28:	d002      	beq.n	8006e30 <__adddf3+0x70>
 8006e2a:	4240      	negs	r0, r0
 8006e2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006e30:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8006e34:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006e38:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8006e3c:	d002      	beq.n	8006e44 <__adddf3+0x84>
 8006e3e:	4252      	negs	r2, r2
 8006e40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006e44:	ea94 0f05 	teq	r4, r5
 8006e48:	f000 80a7 	beq.w	8006f9a <__adddf3+0x1da>
 8006e4c:	f1a4 0401 	sub.w	r4, r4, #1
 8006e50:	f1d5 0e20 	rsbs	lr, r5, #32
 8006e54:	db0d      	blt.n	8006e72 <__adddf3+0xb2>
 8006e56:	fa02 fc0e 	lsl.w	ip, r2, lr
 8006e5a:	fa22 f205 	lsr.w	r2, r2, r5
 8006e5e:	1880      	adds	r0, r0, r2
 8006e60:	f141 0100 	adc.w	r1, r1, #0
 8006e64:	fa03 f20e 	lsl.w	r2, r3, lr
 8006e68:	1880      	adds	r0, r0, r2
 8006e6a:	fa43 f305 	asr.w	r3, r3, r5
 8006e6e:	4159      	adcs	r1, r3
 8006e70:	e00e      	b.n	8006e90 <__adddf3+0xd0>
 8006e72:	f1a5 0520 	sub.w	r5, r5, #32
 8006e76:	f10e 0e20 	add.w	lr, lr, #32
 8006e7a:	2a01      	cmp	r2, #1
 8006e7c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8006e80:	bf28      	it	cs
 8006e82:	f04c 0c02 	orrcs.w	ip, ip, #2
 8006e86:	fa43 f305 	asr.w	r3, r3, r5
 8006e8a:	18c0      	adds	r0, r0, r3
 8006e8c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8006e90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006e94:	d507      	bpl.n	8006ea6 <__adddf3+0xe6>
 8006e96:	f04f 0e00 	mov.w	lr, #0
 8006e9a:	f1dc 0c00 	rsbs	ip, ip, #0
 8006e9e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8006ea2:	eb6e 0101 	sbc.w	r1, lr, r1
 8006ea6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006eaa:	d31b      	bcc.n	8006ee4 <__adddf3+0x124>
 8006eac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8006eb0:	d30c      	bcc.n	8006ecc <__adddf3+0x10c>
 8006eb2:	0849      	lsrs	r1, r1, #1
 8006eb4:	ea5f 0030 	movs.w	r0, r0, rrx
 8006eb8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8006ebc:	f104 0401 	add.w	r4, r4, #1
 8006ec0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8006ec4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8006ec8:	f080 809a 	bcs.w	8007000 <__adddf3+0x240>
 8006ecc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8006ed0:	bf08      	it	eq
 8006ed2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8006ed6:	f150 0000 	adcs.w	r0, r0, #0
 8006eda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006ede:	ea41 0105 	orr.w	r1, r1, r5
 8006ee2:	bd30      	pop	{r4, r5, pc}
 8006ee4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8006ee8:	4140      	adcs	r0, r0
 8006eea:	eb41 0101 	adc.w	r1, r1, r1
 8006eee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006ef2:	f1a4 0401 	sub.w	r4, r4, #1
 8006ef6:	d1e9      	bne.n	8006ecc <__adddf3+0x10c>
 8006ef8:	f091 0f00 	teq	r1, #0
 8006efc:	bf04      	itt	eq
 8006efe:	4601      	moveq	r1, r0
 8006f00:	2000      	moveq	r0, #0
 8006f02:	fab1 f381 	clz	r3, r1
 8006f06:	bf08      	it	eq
 8006f08:	3320      	addeq	r3, #32
 8006f0a:	f1a3 030b 	sub.w	r3, r3, #11
 8006f0e:	f1b3 0220 	subs.w	r2, r3, #32
 8006f12:	da0c      	bge.n	8006f2e <__adddf3+0x16e>
 8006f14:	320c      	adds	r2, #12
 8006f16:	dd08      	ble.n	8006f2a <__adddf3+0x16a>
 8006f18:	f102 0c14 	add.w	ip, r2, #20
 8006f1c:	f1c2 020c 	rsb	r2, r2, #12
 8006f20:	fa01 f00c 	lsl.w	r0, r1, ip
 8006f24:	fa21 f102 	lsr.w	r1, r1, r2
 8006f28:	e00c      	b.n	8006f44 <__adddf3+0x184>
 8006f2a:	f102 0214 	add.w	r2, r2, #20
 8006f2e:	bfd8      	it	le
 8006f30:	f1c2 0c20 	rsble	ip, r2, #32
 8006f34:	fa01 f102 	lsl.w	r1, r1, r2
 8006f38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8006f3c:	bfdc      	itt	le
 8006f3e:	ea41 010c 	orrle.w	r1, r1, ip
 8006f42:	4090      	lslle	r0, r2
 8006f44:	1ae4      	subs	r4, r4, r3
 8006f46:	bfa2      	ittt	ge
 8006f48:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8006f4c:	4329      	orrge	r1, r5
 8006f4e:	bd30      	popge	{r4, r5, pc}
 8006f50:	ea6f 0404 	mvn.w	r4, r4
 8006f54:	3c1f      	subs	r4, #31
 8006f56:	da1c      	bge.n	8006f92 <__adddf3+0x1d2>
 8006f58:	340c      	adds	r4, #12
 8006f5a:	dc0e      	bgt.n	8006f7a <__adddf3+0x1ba>
 8006f5c:	f104 0414 	add.w	r4, r4, #20
 8006f60:	f1c4 0220 	rsb	r2, r4, #32
 8006f64:	fa20 f004 	lsr.w	r0, r0, r4
 8006f68:	fa01 f302 	lsl.w	r3, r1, r2
 8006f6c:	ea40 0003 	orr.w	r0, r0, r3
 8006f70:	fa21 f304 	lsr.w	r3, r1, r4
 8006f74:	ea45 0103 	orr.w	r1, r5, r3
 8006f78:	bd30      	pop	{r4, r5, pc}
 8006f7a:	f1c4 040c 	rsb	r4, r4, #12
 8006f7e:	f1c4 0220 	rsb	r2, r4, #32
 8006f82:	fa20 f002 	lsr.w	r0, r0, r2
 8006f86:	fa01 f304 	lsl.w	r3, r1, r4
 8006f8a:	ea40 0003 	orr.w	r0, r0, r3
 8006f8e:	4629      	mov	r1, r5
 8006f90:	bd30      	pop	{r4, r5, pc}
 8006f92:	fa21 f004 	lsr.w	r0, r1, r4
 8006f96:	4629      	mov	r1, r5
 8006f98:	bd30      	pop	{r4, r5, pc}
 8006f9a:	f094 0f00 	teq	r4, #0
 8006f9e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8006fa2:	bf06      	itte	eq
 8006fa4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8006fa8:	3401      	addeq	r4, #1
 8006faa:	3d01      	subne	r5, #1
 8006fac:	e74e      	b.n	8006e4c <__adddf3+0x8c>
 8006fae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006fb2:	bf18      	it	ne
 8006fb4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006fb8:	d029      	beq.n	800700e <__adddf3+0x24e>
 8006fba:	ea94 0f05 	teq	r4, r5
 8006fbe:	bf08      	it	eq
 8006fc0:	ea90 0f02 	teqeq	r0, r2
 8006fc4:	d005      	beq.n	8006fd2 <__adddf3+0x212>
 8006fc6:	ea54 0c00 	orrs.w	ip, r4, r0
 8006fca:	bf04      	itt	eq
 8006fcc:	4619      	moveq	r1, r3
 8006fce:	4610      	moveq	r0, r2
 8006fd0:	bd30      	pop	{r4, r5, pc}
 8006fd2:	ea91 0f03 	teq	r1, r3
 8006fd6:	bf1e      	ittt	ne
 8006fd8:	2100      	movne	r1, #0
 8006fda:	2000      	movne	r0, #0
 8006fdc:	bd30      	popne	{r4, r5, pc}
 8006fde:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8006fe2:	d105      	bne.n	8006ff0 <__adddf3+0x230>
 8006fe4:	0040      	lsls	r0, r0, #1
 8006fe6:	4149      	adcs	r1, r1
 8006fe8:	bf28      	it	cs
 8006fea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8006fee:	bd30      	pop	{r4, r5, pc}
 8006ff0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8006ff4:	bf3c      	itt	cc
 8006ff6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8006ffa:	bd30      	popcc	{r4, r5, pc}
 8006ffc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007000:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8007004:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007008:	f04f 0000 	mov.w	r0, #0
 800700c:	bd30      	pop	{r4, r5, pc}
 800700e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007012:	bf1a      	itte	ne
 8007014:	4619      	movne	r1, r3
 8007016:	4610      	movne	r0, r2
 8007018:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800701c:	bf1c      	itt	ne
 800701e:	460b      	movne	r3, r1
 8007020:	4602      	movne	r2, r0
 8007022:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007026:	bf06      	itte	eq
 8007028:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800702c:	ea91 0f03 	teqeq	r1, r3
 8007030:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8007034:	bd30      	pop	{r4, r5, pc}
 8007036:	bf00      	nop

08007038 <__aeabi_ui2d>:
 8007038:	f090 0f00 	teq	r0, #0
 800703c:	bf04      	itt	eq
 800703e:	2100      	moveq	r1, #0
 8007040:	4770      	bxeq	lr
 8007042:	b530      	push	{r4, r5, lr}
 8007044:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007048:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800704c:	f04f 0500 	mov.w	r5, #0
 8007050:	f04f 0100 	mov.w	r1, #0
 8007054:	e750      	b.n	8006ef8 <__adddf3+0x138>
 8007056:	bf00      	nop

08007058 <__aeabi_i2d>:
 8007058:	f090 0f00 	teq	r0, #0
 800705c:	bf04      	itt	eq
 800705e:	2100      	moveq	r1, #0
 8007060:	4770      	bxeq	lr
 8007062:	b530      	push	{r4, r5, lr}
 8007064:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007068:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800706c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8007070:	bf48      	it	mi
 8007072:	4240      	negmi	r0, r0
 8007074:	f04f 0100 	mov.w	r1, #0
 8007078:	e73e      	b.n	8006ef8 <__adddf3+0x138>
 800707a:	bf00      	nop

0800707c <__aeabi_f2d>:
 800707c:	0042      	lsls	r2, r0, #1
 800707e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8007082:	ea4f 0131 	mov.w	r1, r1, rrx
 8007086:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800708a:	bf1f      	itttt	ne
 800708c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8007090:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007094:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007098:	4770      	bxne	lr
 800709a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800709e:	bf08      	it	eq
 80070a0:	4770      	bxeq	lr
 80070a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80070a6:	bf04      	itt	eq
 80070a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80070ac:	4770      	bxeq	lr
 80070ae:	b530      	push	{r4, r5, lr}
 80070b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80070b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80070b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80070bc:	e71c      	b.n	8006ef8 <__adddf3+0x138>
 80070be:	bf00      	nop

080070c0 <__aeabi_ul2d>:
 80070c0:	ea50 0201 	orrs.w	r2, r0, r1
 80070c4:	bf08      	it	eq
 80070c6:	4770      	bxeq	lr
 80070c8:	b530      	push	{r4, r5, lr}
 80070ca:	f04f 0500 	mov.w	r5, #0
 80070ce:	e00a      	b.n	80070e6 <__aeabi_l2d+0x16>

080070d0 <__aeabi_l2d>:
 80070d0:	ea50 0201 	orrs.w	r2, r0, r1
 80070d4:	bf08      	it	eq
 80070d6:	4770      	bxeq	lr
 80070d8:	b530      	push	{r4, r5, lr}
 80070da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80070de:	d502      	bpl.n	80070e6 <__aeabi_l2d+0x16>
 80070e0:	4240      	negs	r0, r0
 80070e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80070e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80070ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80070ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80070f2:	f43f aed8 	beq.w	8006ea6 <__adddf3+0xe6>
 80070f6:	f04f 0203 	mov.w	r2, #3
 80070fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80070fe:	bf18      	it	ne
 8007100:	3203      	addne	r2, #3
 8007102:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007106:	bf18      	it	ne
 8007108:	3203      	addne	r2, #3
 800710a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800710e:	f1c2 0320 	rsb	r3, r2, #32
 8007112:	fa00 fc03 	lsl.w	ip, r0, r3
 8007116:	fa20 f002 	lsr.w	r0, r0, r2
 800711a:	fa01 fe03 	lsl.w	lr, r1, r3
 800711e:	ea40 000e 	orr.w	r0, r0, lr
 8007122:	fa21 f102 	lsr.w	r1, r1, r2
 8007126:	4414      	add	r4, r2
 8007128:	e6bd      	b.n	8006ea6 <__adddf3+0xe6>
 800712a:	bf00      	nop

0800712c <__aeabi_dmul>:
 800712c:	b570      	push	{r4, r5, r6, lr}
 800712e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007132:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007136:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800713a:	bf1d      	ittte	ne
 800713c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007140:	ea94 0f0c 	teqne	r4, ip
 8007144:	ea95 0f0c 	teqne	r5, ip
 8007148:	f000 f8de 	bleq	8007308 <__aeabi_dmul+0x1dc>
 800714c:	442c      	add	r4, r5
 800714e:	ea81 0603 	eor.w	r6, r1, r3
 8007152:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8007156:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800715a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800715e:	bf18      	it	ne
 8007160:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007164:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007168:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800716c:	d038      	beq.n	80071e0 <__aeabi_dmul+0xb4>
 800716e:	fba0 ce02 	umull	ip, lr, r0, r2
 8007172:	f04f 0500 	mov.w	r5, #0
 8007176:	fbe1 e502 	umlal	lr, r5, r1, r2
 800717a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800717e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8007182:	f04f 0600 	mov.w	r6, #0
 8007186:	fbe1 5603 	umlal	r5, r6, r1, r3
 800718a:	f09c 0f00 	teq	ip, #0
 800718e:	bf18      	it	ne
 8007190:	f04e 0e01 	orrne.w	lr, lr, #1
 8007194:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8007198:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800719c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80071a0:	d204      	bcs.n	80071ac <__aeabi_dmul+0x80>
 80071a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80071a6:	416d      	adcs	r5, r5
 80071a8:	eb46 0606 	adc.w	r6, r6, r6
 80071ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80071b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80071b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80071b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80071bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80071c0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80071c4:	bf88      	it	hi
 80071c6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80071ca:	d81e      	bhi.n	800720a <__aeabi_dmul+0xde>
 80071cc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80071d0:	bf08      	it	eq
 80071d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80071d6:	f150 0000 	adcs.w	r0, r0, #0
 80071da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80071de:	bd70      	pop	{r4, r5, r6, pc}
 80071e0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80071e4:	ea46 0101 	orr.w	r1, r6, r1
 80071e8:	ea40 0002 	orr.w	r0, r0, r2
 80071ec:	ea81 0103 	eor.w	r1, r1, r3
 80071f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80071f4:	bfc2      	ittt	gt
 80071f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80071fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80071fe:	bd70      	popgt	{r4, r5, r6, pc}
 8007200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007204:	f04f 0e00 	mov.w	lr, #0
 8007208:	3c01      	subs	r4, #1
 800720a:	f300 80ab 	bgt.w	8007364 <__aeabi_dmul+0x238>
 800720e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8007212:	bfde      	ittt	le
 8007214:	2000      	movle	r0, #0
 8007216:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800721a:	bd70      	pople	{r4, r5, r6, pc}
 800721c:	f1c4 0400 	rsb	r4, r4, #0
 8007220:	3c20      	subs	r4, #32
 8007222:	da35      	bge.n	8007290 <__aeabi_dmul+0x164>
 8007224:	340c      	adds	r4, #12
 8007226:	dc1b      	bgt.n	8007260 <__aeabi_dmul+0x134>
 8007228:	f104 0414 	add.w	r4, r4, #20
 800722c:	f1c4 0520 	rsb	r5, r4, #32
 8007230:	fa00 f305 	lsl.w	r3, r0, r5
 8007234:	fa20 f004 	lsr.w	r0, r0, r4
 8007238:	fa01 f205 	lsl.w	r2, r1, r5
 800723c:	ea40 0002 	orr.w	r0, r0, r2
 8007240:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007244:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007248:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800724c:	fa21 f604 	lsr.w	r6, r1, r4
 8007250:	eb42 0106 	adc.w	r1, r2, r6
 8007254:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007258:	bf08      	it	eq
 800725a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800725e:	bd70      	pop	{r4, r5, r6, pc}
 8007260:	f1c4 040c 	rsb	r4, r4, #12
 8007264:	f1c4 0520 	rsb	r5, r4, #32
 8007268:	fa00 f304 	lsl.w	r3, r0, r4
 800726c:	fa20 f005 	lsr.w	r0, r0, r5
 8007270:	fa01 f204 	lsl.w	r2, r1, r4
 8007274:	ea40 0002 	orr.w	r0, r0, r2
 8007278:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800727c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007280:	f141 0100 	adc.w	r1, r1, #0
 8007284:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007288:	bf08      	it	eq
 800728a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	f1c4 0520 	rsb	r5, r4, #32
 8007294:	fa00 f205 	lsl.w	r2, r0, r5
 8007298:	ea4e 0e02 	orr.w	lr, lr, r2
 800729c:	fa20 f304 	lsr.w	r3, r0, r4
 80072a0:	fa01 f205 	lsl.w	r2, r1, r5
 80072a4:	ea43 0302 	orr.w	r3, r3, r2
 80072a8:	fa21 f004 	lsr.w	r0, r1, r4
 80072ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80072b0:	fa21 f204 	lsr.w	r2, r1, r4
 80072b4:	ea20 0002 	bic.w	r0, r0, r2
 80072b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80072bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80072c0:	bf08      	it	eq
 80072c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80072c6:	bd70      	pop	{r4, r5, r6, pc}
 80072c8:	f094 0f00 	teq	r4, #0
 80072cc:	d10f      	bne.n	80072ee <__aeabi_dmul+0x1c2>
 80072ce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80072d2:	0040      	lsls	r0, r0, #1
 80072d4:	eb41 0101 	adc.w	r1, r1, r1
 80072d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80072dc:	bf08      	it	eq
 80072de:	3c01      	subeq	r4, #1
 80072e0:	d0f7      	beq.n	80072d2 <__aeabi_dmul+0x1a6>
 80072e2:	ea41 0106 	orr.w	r1, r1, r6
 80072e6:	f095 0f00 	teq	r5, #0
 80072ea:	bf18      	it	ne
 80072ec:	4770      	bxne	lr
 80072ee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80072f2:	0052      	lsls	r2, r2, #1
 80072f4:	eb43 0303 	adc.w	r3, r3, r3
 80072f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80072fc:	bf08      	it	eq
 80072fe:	3d01      	subeq	r5, #1
 8007300:	d0f7      	beq.n	80072f2 <__aeabi_dmul+0x1c6>
 8007302:	ea43 0306 	orr.w	r3, r3, r6
 8007306:	4770      	bx	lr
 8007308:	ea94 0f0c 	teq	r4, ip
 800730c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007310:	bf18      	it	ne
 8007312:	ea95 0f0c 	teqne	r5, ip
 8007316:	d00c      	beq.n	8007332 <__aeabi_dmul+0x206>
 8007318:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800731c:	bf18      	it	ne
 800731e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007322:	d1d1      	bne.n	80072c8 <__aeabi_dmul+0x19c>
 8007324:	ea81 0103 	eor.w	r1, r1, r3
 8007328:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800732c:	f04f 0000 	mov.w	r0, #0
 8007330:	bd70      	pop	{r4, r5, r6, pc}
 8007332:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007336:	bf06      	itte	eq
 8007338:	4610      	moveq	r0, r2
 800733a:	4619      	moveq	r1, r3
 800733c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007340:	d019      	beq.n	8007376 <__aeabi_dmul+0x24a>
 8007342:	ea94 0f0c 	teq	r4, ip
 8007346:	d102      	bne.n	800734e <__aeabi_dmul+0x222>
 8007348:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800734c:	d113      	bne.n	8007376 <__aeabi_dmul+0x24a>
 800734e:	ea95 0f0c 	teq	r5, ip
 8007352:	d105      	bne.n	8007360 <__aeabi_dmul+0x234>
 8007354:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8007358:	bf1c      	itt	ne
 800735a:	4610      	movne	r0, r2
 800735c:	4619      	movne	r1, r3
 800735e:	d10a      	bne.n	8007376 <__aeabi_dmul+0x24a>
 8007360:	ea81 0103 	eor.w	r1, r1, r3
 8007364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007368:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800736c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007370:	f04f 0000 	mov.w	r0, #0
 8007374:	bd70      	pop	{r4, r5, r6, pc}
 8007376:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800737a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800737e:	bd70      	pop	{r4, r5, r6, pc}

08007380 <__aeabi_ddiv>:
 8007380:	b570      	push	{r4, r5, r6, lr}
 8007382:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007386:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800738a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800738e:	bf1d      	ittte	ne
 8007390:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007394:	ea94 0f0c 	teqne	r4, ip
 8007398:	ea95 0f0c 	teqne	r5, ip
 800739c:	f000 f8a7 	bleq	80074ee <__aeabi_ddiv+0x16e>
 80073a0:	eba4 0405 	sub.w	r4, r4, r5
 80073a4:	ea81 0e03 	eor.w	lr, r1, r3
 80073a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80073ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80073b0:	f000 8088 	beq.w	80074c4 <__aeabi_ddiv+0x144>
 80073b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80073b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80073bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80073c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80073c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80073c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80073cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80073d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80073d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80073d8:	429d      	cmp	r5, r3
 80073da:	bf08      	it	eq
 80073dc:	4296      	cmpeq	r6, r2
 80073de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80073e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80073e6:	d202      	bcs.n	80073ee <__aeabi_ddiv+0x6e>
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80073ee:	1ab6      	subs	r6, r6, r2
 80073f0:	eb65 0503 	sbc.w	r5, r5, r3
 80073f4:	085b      	lsrs	r3, r3, #1
 80073f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80073fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80073fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8007402:	ebb6 0e02 	subs.w	lr, r6, r2
 8007406:	eb75 0e03 	sbcs.w	lr, r5, r3
 800740a:	bf22      	ittt	cs
 800740c:	1ab6      	subcs	r6, r6, r2
 800740e:	4675      	movcs	r5, lr
 8007410:	ea40 000c 	orrcs.w	r0, r0, ip
 8007414:	085b      	lsrs	r3, r3, #1
 8007416:	ea4f 0232 	mov.w	r2, r2, rrx
 800741a:	ebb6 0e02 	subs.w	lr, r6, r2
 800741e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007422:	bf22      	ittt	cs
 8007424:	1ab6      	subcs	r6, r6, r2
 8007426:	4675      	movcs	r5, lr
 8007428:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800742c:	085b      	lsrs	r3, r3, #1
 800742e:	ea4f 0232 	mov.w	r2, r2, rrx
 8007432:	ebb6 0e02 	subs.w	lr, r6, r2
 8007436:	eb75 0e03 	sbcs.w	lr, r5, r3
 800743a:	bf22      	ittt	cs
 800743c:	1ab6      	subcs	r6, r6, r2
 800743e:	4675      	movcs	r5, lr
 8007440:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007444:	085b      	lsrs	r3, r3, #1
 8007446:	ea4f 0232 	mov.w	r2, r2, rrx
 800744a:	ebb6 0e02 	subs.w	lr, r6, r2
 800744e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007452:	bf22      	ittt	cs
 8007454:	1ab6      	subcs	r6, r6, r2
 8007456:	4675      	movcs	r5, lr
 8007458:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800745c:	ea55 0e06 	orrs.w	lr, r5, r6
 8007460:	d018      	beq.n	8007494 <__aeabi_ddiv+0x114>
 8007462:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007466:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800746a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800746e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007472:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007476:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800747a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800747e:	d1c0      	bne.n	8007402 <__aeabi_ddiv+0x82>
 8007480:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007484:	d10b      	bne.n	800749e <__aeabi_ddiv+0x11e>
 8007486:	ea41 0100 	orr.w	r1, r1, r0
 800748a:	f04f 0000 	mov.w	r0, #0
 800748e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007492:	e7b6      	b.n	8007402 <__aeabi_ddiv+0x82>
 8007494:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007498:	bf04      	itt	eq
 800749a:	4301      	orreq	r1, r0
 800749c:	2000      	moveq	r0, #0
 800749e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80074a2:	bf88      	it	hi
 80074a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80074a8:	f63f aeaf 	bhi.w	800720a <__aeabi_dmul+0xde>
 80074ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80074b0:	bf04      	itt	eq
 80074b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80074b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80074ba:	f150 0000 	adcs.w	r0, r0, #0
 80074be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80074c2:	bd70      	pop	{r4, r5, r6, pc}
 80074c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80074c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80074cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80074d0:	bfc2      	ittt	gt
 80074d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80074d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80074da:	bd70      	popgt	{r4, r5, r6, pc}
 80074dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80074e0:	f04f 0e00 	mov.w	lr, #0
 80074e4:	3c01      	subs	r4, #1
 80074e6:	e690      	b.n	800720a <__aeabi_dmul+0xde>
 80074e8:	ea45 0e06 	orr.w	lr, r5, r6
 80074ec:	e68d      	b.n	800720a <__aeabi_dmul+0xde>
 80074ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80074f2:	ea94 0f0c 	teq	r4, ip
 80074f6:	bf08      	it	eq
 80074f8:	ea95 0f0c 	teqeq	r5, ip
 80074fc:	f43f af3b 	beq.w	8007376 <__aeabi_dmul+0x24a>
 8007500:	ea94 0f0c 	teq	r4, ip
 8007504:	d10a      	bne.n	800751c <__aeabi_ddiv+0x19c>
 8007506:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800750a:	f47f af34 	bne.w	8007376 <__aeabi_dmul+0x24a>
 800750e:	ea95 0f0c 	teq	r5, ip
 8007512:	f47f af25 	bne.w	8007360 <__aeabi_dmul+0x234>
 8007516:	4610      	mov	r0, r2
 8007518:	4619      	mov	r1, r3
 800751a:	e72c      	b.n	8007376 <__aeabi_dmul+0x24a>
 800751c:	ea95 0f0c 	teq	r5, ip
 8007520:	d106      	bne.n	8007530 <__aeabi_ddiv+0x1b0>
 8007522:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007526:	f43f aefd 	beq.w	8007324 <__aeabi_dmul+0x1f8>
 800752a:	4610      	mov	r0, r2
 800752c:	4619      	mov	r1, r3
 800752e:	e722      	b.n	8007376 <__aeabi_dmul+0x24a>
 8007530:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007534:	bf18      	it	ne
 8007536:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800753a:	f47f aec5 	bne.w	80072c8 <__aeabi_dmul+0x19c>
 800753e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8007542:	f47f af0d 	bne.w	8007360 <__aeabi_dmul+0x234>
 8007546:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800754a:	f47f aeeb 	bne.w	8007324 <__aeabi_dmul+0x1f8>
 800754e:	e712      	b.n	8007376 <__aeabi_dmul+0x24a>

08007550 <__gedf2>:
 8007550:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007554:	e006      	b.n	8007564 <__cmpdf2+0x4>
 8007556:	bf00      	nop

08007558 <__ledf2>:
 8007558:	f04f 0c01 	mov.w	ip, #1
 800755c:	e002      	b.n	8007564 <__cmpdf2+0x4>
 800755e:	bf00      	nop

08007560 <__cmpdf2>:
 8007560:	f04f 0c01 	mov.w	ip, #1
 8007564:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007568:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800756c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007570:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007574:	bf18      	it	ne
 8007576:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800757a:	d01b      	beq.n	80075b4 <__cmpdf2+0x54>
 800757c:	b001      	add	sp, #4
 800757e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8007582:	bf0c      	ite	eq
 8007584:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007588:	ea91 0f03 	teqne	r1, r3
 800758c:	bf02      	ittt	eq
 800758e:	ea90 0f02 	teqeq	r0, r2
 8007592:	2000      	moveq	r0, #0
 8007594:	4770      	bxeq	lr
 8007596:	f110 0f00 	cmn.w	r0, #0
 800759a:	ea91 0f03 	teq	r1, r3
 800759e:	bf58      	it	pl
 80075a0:	4299      	cmppl	r1, r3
 80075a2:	bf08      	it	eq
 80075a4:	4290      	cmpeq	r0, r2
 80075a6:	bf2c      	ite	cs
 80075a8:	17d8      	asrcs	r0, r3, #31
 80075aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80075ae:	f040 0001 	orr.w	r0, r0, #1
 80075b2:	4770      	bx	lr
 80075b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80075b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80075bc:	d102      	bne.n	80075c4 <__cmpdf2+0x64>
 80075be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80075c2:	d107      	bne.n	80075d4 <__cmpdf2+0x74>
 80075c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80075c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80075cc:	d1d6      	bne.n	800757c <__cmpdf2+0x1c>
 80075ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80075d2:	d0d3      	beq.n	800757c <__cmpdf2+0x1c>
 80075d4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop

080075dc <__aeabi_cdrcmple>:
 80075dc:	4684      	mov	ip, r0
 80075de:	4610      	mov	r0, r2
 80075e0:	4662      	mov	r2, ip
 80075e2:	468c      	mov	ip, r1
 80075e4:	4619      	mov	r1, r3
 80075e6:	4663      	mov	r3, ip
 80075e8:	e000      	b.n	80075ec <__aeabi_cdcmpeq>
 80075ea:	bf00      	nop

080075ec <__aeabi_cdcmpeq>:
 80075ec:	b501      	push	{r0, lr}
 80075ee:	f7ff ffb7 	bl	8007560 <__cmpdf2>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	bf48      	it	mi
 80075f6:	f110 0f00 	cmnmi.w	r0, #0
 80075fa:	bd01      	pop	{r0, pc}

080075fc <__aeabi_dcmpeq>:
 80075fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007600:	f7ff fff4 	bl	80075ec <__aeabi_cdcmpeq>
 8007604:	bf0c      	ite	eq
 8007606:	2001      	moveq	r0, #1
 8007608:	2000      	movne	r0, #0
 800760a:	f85d fb08 	ldr.w	pc, [sp], #8
 800760e:	bf00      	nop

08007610 <__aeabi_dcmplt>:
 8007610:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007614:	f7ff ffea 	bl	80075ec <__aeabi_cdcmpeq>
 8007618:	bf34      	ite	cc
 800761a:	2001      	movcc	r0, #1
 800761c:	2000      	movcs	r0, #0
 800761e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007622:	bf00      	nop

08007624 <__aeabi_dcmple>:
 8007624:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007628:	f7ff ffe0 	bl	80075ec <__aeabi_cdcmpeq>
 800762c:	bf94      	ite	ls
 800762e:	2001      	movls	r0, #1
 8007630:	2000      	movhi	r0, #0
 8007632:	f85d fb08 	ldr.w	pc, [sp], #8
 8007636:	bf00      	nop

08007638 <__aeabi_dcmpge>:
 8007638:	f84d ed08 	str.w	lr, [sp, #-8]!
 800763c:	f7ff ffce 	bl	80075dc <__aeabi_cdrcmple>
 8007640:	bf94      	ite	ls
 8007642:	2001      	movls	r0, #1
 8007644:	2000      	movhi	r0, #0
 8007646:	f85d fb08 	ldr.w	pc, [sp], #8
 800764a:	bf00      	nop

0800764c <__aeabi_dcmpgt>:
 800764c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007650:	f7ff ffc4 	bl	80075dc <__aeabi_cdrcmple>
 8007654:	bf34      	ite	cc
 8007656:	2001      	movcc	r0, #1
 8007658:	2000      	movcs	r0, #0
 800765a:	f85d fb08 	ldr.w	pc, [sp], #8
 800765e:	bf00      	nop

08007660 <__aeabi_dcmpun>:
 8007660:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007664:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007668:	d102      	bne.n	8007670 <__aeabi_dcmpun+0x10>
 800766a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800766e:	d10a      	bne.n	8007686 <__aeabi_dcmpun+0x26>
 8007670:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007674:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007678:	d102      	bne.n	8007680 <__aeabi_dcmpun+0x20>
 800767a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800767e:	d102      	bne.n	8007686 <__aeabi_dcmpun+0x26>
 8007680:	f04f 0000 	mov.w	r0, #0
 8007684:	4770      	bx	lr
 8007686:	f04f 0001 	mov.w	r0, #1
 800768a:	4770      	bx	lr

0800768c <__aeabi_d2iz>:
 800768c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007690:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007694:	d215      	bcs.n	80076c2 <__aeabi_d2iz+0x36>
 8007696:	d511      	bpl.n	80076bc <__aeabi_d2iz+0x30>
 8007698:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800769c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80076a0:	d912      	bls.n	80076c8 <__aeabi_d2iz+0x3c>
 80076a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80076a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80076aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80076ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80076b2:	fa23 f002 	lsr.w	r0, r3, r2
 80076b6:	bf18      	it	ne
 80076b8:	4240      	negne	r0, r0
 80076ba:	4770      	bx	lr
 80076bc:	f04f 0000 	mov.w	r0, #0
 80076c0:	4770      	bx	lr
 80076c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80076c6:	d105      	bne.n	80076d4 <__aeabi_d2iz+0x48>
 80076c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80076cc:	bf08      	it	eq
 80076ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80076d2:	4770      	bx	lr
 80076d4:	f04f 0000 	mov.w	r0, #0
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop

080076dc <__aeabi_d2f>:
 80076dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80076e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80076e4:	bf24      	itt	cs
 80076e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80076ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80076ee:	d90d      	bls.n	800770c <__aeabi_d2f+0x30>
 80076f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80076f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80076f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80076fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8007700:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8007704:	bf08      	it	eq
 8007706:	f020 0001 	biceq.w	r0, r0, #1
 800770a:	4770      	bx	lr
 800770c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8007710:	d121      	bne.n	8007756 <__aeabi_d2f+0x7a>
 8007712:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8007716:	bfbc      	itt	lt
 8007718:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800771c:	4770      	bxlt	lr
 800771e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007722:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8007726:	f1c2 0218 	rsb	r2, r2, #24
 800772a:	f1c2 0c20 	rsb	ip, r2, #32
 800772e:	fa10 f30c 	lsls.w	r3, r0, ip
 8007732:	fa20 f002 	lsr.w	r0, r0, r2
 8007736:	bf18      	it	ne
 8007738:	f040 0001 	orrne.w	r0, r0, #1
 800773c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007740:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007744:	fa03 fc0c 	lsl.w	ip, r3, ip
 8007748:	ea40 000c 	orr.w	r0, r0, ip
 800774c:	fa23 f302 	lsr.w	r3, r3, r2
 8007750:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007754:	e7cc      	b.n	80076f0 <__aeabi_d2f+0x14>
 8007756:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800775a:	d107      	bne.n	800776c <__aeabi_d2f+0x90>
 800775c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8007760:	bf1e      	ittt	ne
 8007762:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8007766:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800776a:	4770      	bxne	lr
 800776c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8007770:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007774:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop

0800777c <__aeabi_uldivmod>:
 800777c:	b953      	cbnz	r3, 8007794 <__aeabi_uldivmod+0x18>
 800777e:	b94a      	cbnz	r2, 8007794 <__aeabi_uldivmod+0x18>
 8007780:	2900      	cmp	r1, #0
 8007782:	bf08      	it	eq
 8007784:	2800      	cmpeq	r0, #0
 8007786:	bf1c      	itt	ne
 8007788:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800778c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007790:	f001 b8f8 	b.w	8008984 <__aeabi_idiv0>
 8007794:	f1ad 0c08 	sub.w	ip, sp, #8
 8007798:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800779c:	f000 f806 	bl	80077ac <__udivmoddi4>
 80077a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80077a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077a8:	b004      	add	sp, #16
 80077aa:	4770      	bx	lr

080077ac <__udivmoddi4>:
 80077ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b0:	9e08      	ldr	r6, [sp, #32]
 80077b2:	4604      	mov	r4, r0
 80077b4:	4688      	mov	r8, r1
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d14b      	bne.n	8007852 <__udivmoddi4+0xa6>
 80077ba:	428a      	cmp	r2, r1
 80077bc:	4615      	mov	r5, r2
 80077be:	d967      	bls.n	8007890 <__udivmoddi4+0xe4>
 80077c0:	fab2 f282 	clz	r2, r2
 80077c4:	b14a      	cbz	r2, 80077da <__udivmoddi4+0x2e>
 80077c6:	f1c2 0720 	rsb	r7, r2, #32
 80077ca:	fa01 f302 	lsl.w	r3, r1, r2
 80077ce:	fa20 f707 	lsr.w	r7, r0, r7
 80077d2:	4095      	lsls	r5, r2
 80077d4:	ea47 0803 	orr.w	r8, r7, r3
 80077d8:	4094      	lsls	r4, r2
 80077da:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80077de:	0c23      	lsrs	r3, r4, #16
 80077e0:	fbb8 f7fe 	udiv	r7, r8, lr
 80077e4:	fa1f fc85 	uxth.w	ip, r5
 80077e8:	fb0e 8817 	mls	r8, lr, r7, r8
 80077ec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80077f0:	fb07 f10c 	mul.w	r1, r7, ip
 80077f4:	4299      	cmp	r1, r3
 80077f6:	d909      	bls.n	800780c <__udivmoddi4+0x60>
 80077f8:	18eb      	adds	r3, r5, r3
 80077fa:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80077fe:	f080 811b 	bcs.w	8007a38 <__udivmoddi4+0x28c>
 8007802:	4299      	cmp	r1, r3
 8007804:	f240 8118 	bls.w	8007a38 <__udivmoddi4+0x28c>
 8007808:	3f02      	subs	r7, #2
 800780a:	442b      	add	r3, r5
 800780c:	1a5b      	subs	r3, r3, r1
 800780e:	b2a4      	uxth	r4, r4
 8007810:	fbb3 f0fe 	udiv	r0, r3, lr
 8007814:	fb0e 3310 	mls	r3, lr, r0, r3
 8007818:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800781c:	fb00 fc0c 	mul.w	ip, r0, ip
 8007820:	45a4      	cmp	ip, r4
 8007822:	d909      	bls.n	8007838 <__udivmoddi4+0x8c>
 8007824:	192c      	adds	r4, r5, r4
 8007826:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800782a:	f080 8107 	bcs.w	8007a3c <__udivmoddi4+0x290>
 800782e:	45a4      	cmp	ip, r4
 8007830:	f240 8104 	bls.w	8007a3c <__udivmoddi4+0x290>
 8007834:	3802      	subs	r0, #2
 8007836:	442c      	add	r4, r5
 8007838:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800783c:	eba4 040c 	sub.w	r4, r4, ip
 8007840:	2700      	movs	r7, #0
 8007842:	b11e      	cbz	r6, 800784c <__udivmoddi4+0xa0>
 8007844:	40d4      	lsrs	r4, r2
 8007846:	2300      	movs	r3, #0
 8007848:	e9c6 4300 	strd	r4, r3, [r6]
 800784c:	4639      	mov	r1, r7
 800784e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007852:	428b      	cmp	r3, r1
 8007854:	d909      	bls.n	800786a <__udivmoddi4+0xbe>
 8007856:	2e00      	cmp	r6, #0
 8007858:	f000 80eb 	beq.w	8007a32 <__udivmoddi4+0x286>
 800785c:	2700      	movs	r7, #0
 800785e:	e9c6 0100 	strd	r0, r1, [r6]
 8007862:	4638      	mov	r0, r7
 8007864:	4639      	mov	r1, r7
 8007866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800786a:	fab3 f783 	clz	r7, r3
 800786e:	2f00      	cmp	r7, #0
 8007870:	d147      	bne.n	8007902 <__udivmoddi4+0x156>
 8007872:	428b      	cmp	r3, r1
 8007874:	d302      	bcc.n	800787c <__udivmoddi4+0xd0>
 8007876:	4282      	cmp	r2, r0
 8007878:	f200 80fa 	bhi.w	8007a70 <__udivmoddi4+0x2c4>
 800787c:	1a84      	subs	r4, r0, r2
 800787e:	eb61 0303 	sbc.w	r3, r1, r3
 8007882:	2001      	movs	r0, #1
 8007884:	4698      	mov	r8, r3
 8007886:	2e00      	cmp	r6, #0
 8007888:	d0e0      	beq.n	800784c <__udivmoddi4+0xa0>
 800788a:	e9c6 4800 	strd	r4, r8, [r6]
 800788e:	e7dd      	b.n	800784c <__udivmoddi4+0xa0>
 8007890:	b902      	cbnz	r2, 8007894 <__udivmoddi4+0xe8>
 8007892:	deff      	udf	#255	; 0xff
 8007894:	fab2 f282 	clz	r2, r2
 8007898:	2a00      	cmp	r2, #0
 800789a:	f040 808f 	bne.w	80079bc <__udivmoddi4+0x210>
 800789e:	1b49      	subs	r1, r1, r5
 80078a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80078a4:	fa1f f885 	uxth.w	r8, r5
 80078a8:	2701      	movs	r7, #1
 80078aa:	fbb1 fcfe 	udiv	ip, r1, lr
 80078ae:	0c23      	lsrs	r3, r4, #16
 80078b0:	fb0e 111c 	mls	r1, lr, ip, r1
 80078b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80078b8:	fb08 f10c 	mul.w	r1, r8, ip
 80078bc:	4299      	cmp	r1, r3
 80078be:	d907      	bls.n	80078d0 <__udivmoddi4+0x124>
 80078c0:	18eb      	adds	r3, r5, r3
 80078c2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80078c6:	d202      	bcs.n	80078ce <__udivmoddi4+0x122>
 80078c8:	4299      	cmp	r1, r3
 80078ca:	f200 80cd 	bhi.w	8007a68 <__udivmoddi4+0x2bc>
 80078ce:	4684      	mov	ip, r0
 80078d0:	1a59      	subs	r1, r3, r1
 80078d2:	b2a3      	uxth	r3, r4
 80078d4:	fbb1 f0fe 	udiv	r0, r1, lr
 80078d8:	fb0e 1410 	mls	r4, lr, r0, r1
 80078dc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80078e0:	fb08 f800 	mul.w	r8, r8, r0
 80078e4:	45a0      	cmp	r8, r4
 80078e6:	d907      	bls.n	80078f8 <__udivmoddi4+0x14c>
 80078e8:	192c      	adds	r4, r5, r4
 80078ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80078ee:	d202      	bcs.n	80078f6 <__udivmoddi4+0x14a>
 80078f0:	45a0      	cmp	r8, r4
 80078f2:	f200 80b6 	bhi.w	8007a62 <__udivmoddi4+0x2b6>
 80078f6:	4618      	mov	r0, r3
 80078f8:	eba4 0408 	sub.w	r4, r4, r8
 80078fc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8007900:	e79f      	b.n	8007842 <__udivmoddi4+0x96>
 8007902:	f1c7 0c20 	rsb	ip, r7, #32
 8007906:	40bb      	lsls	r3, r7
 8007908:	fa22 fe0c 	lsr.w	lr, r2, ip
 800790c:	ea4e 0e03 	orr.w	lr, lr, r3
 8007910:	fa01 f407 	lsl.w	r4, r1, r7
 8007914:	fa20 f50c 	lsr.w	r5, r0, ip
 8007918:	fa21 f30c 	lsr.w	r3, r1, ip
 800791c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8007920:	4325      	orrs	r5, r4
 8007922:	fbb3 f9f8 	udiv	r9, r3, r8
 8007926:	0c2c      	lsrs	r4, r5, #16
 8007928:	fb08 3319 	mls	r3, r8, r9, r3
 800792c:	fa1f fa8e 	uxth.w	sl, lr
 8007930:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8007934:	fb09 f40a 	mul.w	r4, r9, sl
 8007938:	429c      	cmp	r4, r3
 800793a:	fa02 f207 	lsl.w	r2, r2, r7
 800793e:	fa00 f107 	lsl.w	r1, r0, r7
 8007942:	d90b      	bls.n	800795c <__udivmoddi4+0x1b0>
 8007944:	eb1e 0303 	adds.w	r3, lr, r3
 8007948:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800794c:	f080 8087 	bcs.w	8007a5e <__udivmoddi4+0x2b2>
 8007950:	429c      	cmp	r4, r3
 8007952:	f240 8084 	bls.w	8007a5e <__udivmoddi4+0x2b2>
 8007956:	f1a9 0902 	sub.w	r9, r9, #2
 800795a:	4473      	add	r3, lr
 800795c:	1b1b      	subs	r3, r3, r4
 800795e:	b2ad      	uxth	r5, r5
 8007960:	fbb3 f0f8 	udiv	r0, r3, r8
 8007964:	fb08 3310 	mls	r3, r8, r0, r3
 8007968:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 800796c:	fb00 fa0a 	mul.w	sl, r0, sl
 8007970:	45a2      	cmp	sl, r4
 8007972:	d908      	bls.n	8007986 <__udivmoddi4+0x1da>
 8007974:	eb1e 0404 	adds.w	r4, lr, r4
 8007978:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800797c:	d26b      	bcs.n	8007a56 <__udivmoddi4+0x2aa>
 800797e:	45a2      	cmp	sl, r4
 8007980:	d969      	bls.n	8007a56 <__udivmoddi4+0x2aa>
 8007982:	3802      	subs	r0, #2
 8007984:	4474      	add	r4, lr
 8007986:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800798a:	fba0 8902 	umull	r8, r9, r0, r2
 800798e:	eba4 040a 	sub.w	r4, r4, sl
 8007992:	454c      	cmp	r4, r9
 8007994:	46c2      	mov	sl, r8
 8007996:	464b      	mov	r3, r9
 8007998:	d354      	bcc.n	8007a44 <__udivmoddi4+0x298>
 800799a:	d051      	beq.n	8007a40 <__udivmoddi4+0x294>
 800799c:	2e00      	cmp	r6, #0
 800799e:	d069      	beq.n	8007a74 <__udivmoddi4+0x2c8>
 80079a0:	ebb1 050a 	subs.w	r5, r1, sl
 80079a4:	eb64 0403 	sbc.w	r4, r4, r3
 80079a8:	fa04 fc0c 	lsl.w	ip, r4, ip
 80079ac:	40fd      	lsrs	r5, r7
 80079ae:	40fc      	lsrs	r4, r7
 80079b0:	ea4c 0505 	orr.w	r5, ip, r5
 80079b4:	e9c6 5400 	strd	r5, r4, [r6]
 80079b8:	2700      	movs	r7, #0
 80079ba:	e747      	b.n	800784c <__udivmoddi4+0xa0>
 80079bc:	f1c2 0320 	rsb	r3, r2, #32
 80079c0:	fa20 f703 	lsr.w	r7, r0, r3
 80079c4:	4095      	lsls	r5, r2
 80079c6:	fa01 f002 	lsl.w	r0, r1, r2
 80079ca:	fa21 f303 	lsr.w	r3, r1, r3
 80079ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80079d2:	4338      	orrs	r0, r7
 80079d4:	0c01      	lsrs	r1, r0, #16
 80079d6:	fbb3 f7fe 	udiv	r7, r3, lr
 80079da:	fa1f f885 	uxth.w	r8, r5
 80079de:	fb0e 3317 	mls	r3, lr, r7, r3
 80079e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80079e6:	fb07 f308 	mul.w	r3, r7, r8
 80079ea:	428b      	cmp	r3, r1
 80079ec:	fa04 f402 	lsl.w	r4, r4, r2
 80079f0:	d907      	bls.n	8007a02 <__udivmoddi4+0x256>
 80079f2:	1869      	adds	r1, r5, r1
 80079f4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80079f8:	d22f      	bcs.n	8007a5a <__udivmoddi4+0x2ae>
 80079fa:	428b      	cmp	r3, r1
 80079fc:	d92d      	bls.n	8007a5a <__udivmoddi4+0x2ae>
 80079fe:	3f02      	subs	r7, #2
 8007a00:	4429      	add	r1, r5
 8007a02:	1acb      	subs	r3, r1, r3
 8007a04:	b281      	uxth	r1, r0
 8007a06:	fbb3 f0fe 	udiv	r0, r3, lr
 8007a0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8007a0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007a12:	fb00 f308 	mul.w	r3, r0, r8
 8007a16:	428b      	cmp	r3, r1
 8007a18:	d907      	bls.n	8007a2a <__udivmoddi4+0x27e>
 8007a1a:	1869      	adds	r1, r5, r1
 8007a1c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8007a20:	d217      	bcs.n	8007a52 <__udivmoddi4+0x2a6>
 8007a22:	428b      	cmp	r3, r1
 8007a24:	d915      	bls.n	8007a52 <__udivmoddi4+0x2a6>
 8007a26:	3802      	subs	r0, #2
 8007a28:	4429      	add	r1, r5
 8007a2a:	1ac9      	subs	r1, r1, r3
 8007a2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8007a30:	e73b      	b.n	80078aa <__udivmoddi4+0xfe>
 8007a32:	4637      	mov	r7, r6
 8007a34:	4630      	mov	r0, r6
 8007a36:	e709      	b.n	800784c <__udivmoddi4+0xa0>
 8007a38:	4607      	mov	r7, r0
 8007a3a:	e6e7      	b.n	800780c <__udivmoddi4+0x60>
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	e6fb      	b.n	8007838 <__udivmoddi4+0x8c>
 8007a40:	4541      	cmp	r1, r8
 8007a42:	d2ab      	bcs.n	800799c <__udivmoddi4+0x1f0>
 8007a44:	ebb8 0a02 	subs.w	sl, r8, r2
 8007a48:	eb69 020e 	sbc.w	r2, r9, lr
 8007a4c:	3801      	subs	r0, #1
 8007a4e:	4613      	mov	r3, r2
 8007a50:	e7a4      	b.n	800799c <__udivmoddi4+0x1f0>
 8007a52:	4660      	mov	r0, ip
 8007a54:	e7e9      	b.n	8007a2a <__udivmoddi4+0x27e>
 8007a56:	4618      	mov	r0, r3
 8007a58:	e795      	b.n	8007986 <__udivmoddi4+0x1da>
 8007a5a:	4667      	mov	r7, ip
 8007a5c:	e7d1      	b.n	8007a02 <__udivmoddi4+0x256>
 8007a5e:	4681      	mov	r9, r0
 8007a60:	e77c      	b.n	800795c <__udivmoddi4+0x1b0>
 8007a62:	3802      	subs	r0, #2
 8007a64:	442c      	add	r4, r5
 8007a66:	e747      	b.n	80078f8 <__udivmoddi4+0x14c>
 8007a68:	f1ac 0c02 	sub.w	ip, ip, #2
 8007a6c:	442b      	add	r3, r5
 8007a6e:	e72f      	b.n	80078d0 <__udivmoddi4+0x124>
 8007a70:	4638      	mov	r0, r7
 8007a72:	e708      	b.n	8007886 <__udivmoddi4+0xda>
 8007a74:	4637      	mov	r7, r6
 8007a76:	e6e9      	b.n	800784c <__udivmoddi4+0xa0>

08007a78 <selfrel_offset31>:
 8007a78:	6803      	ldr	r3, [r0, #0]
 8007a7a:	005a      	lsls	r2, r3, #1
 8007a7c:	bf4c      	ite	mi
 8007a7e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007a82:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8007a86:	4418      	add	r0, r3
 8007a88:	4770      	bx	lr
 8007a8a:	bf00      	nop

08007a8c <search_EIT_table>:
 8007a8c:	b361      	cbz	r1, 8007ae8 <search_EIT_table+0x5c>
 8007a8e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a92:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8007a96:	4690      	mov	r8, r2
 8007a98:	4606      	mov	r6, r0
 8007a9a:	46d1      	mov	r9, sl
 8007a9c:	2700      	movs	r7, #0
 8007a9e:	eb07 0409 	add.w	r4, r7, r9
 8007aa2:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8007aa6:	1064      	asrs	r4, r4, #1
 8007aa8:	00e5      	lsls	r5, r4, #3
 8007aaa:	1971      	adds	r1, r6, r5
 8007aac:	4608      	mov	r0, r1
 8007aae:	f7ff ffe3 	bl	8007a78 <selfrel_offset31>
 8007ab2:	45a2      	cmp	sl, r4
 8007ab4:	4683      	mov	fp, r0
 8007ab6:	f105 0008 	add.w	r0, r5, #8
 8007aba:	4430      	add	r0, r6
 8007abc:	d009      	beq.n	8007ad2 <search_EIT_table+0x46>
 8007abe:	f7ff ffdb 	bl	8007a78 <selfrel_offset31>
 8007ac2:	45c3      	cmp	fp, r8
 8007ac4:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8007ac8:	d805      	bhi.n	8007ad6 <search_EIT_table+0x4a>
 8007aca:	4540      	cmp	r0, r8
 8007acc:	d209      	bcs.n	8007ae2 <search_EIT_table+0x56>
 8007ace:	1c67      	adds	r7, r4, #1
 8007ad0:	e7e5      	b.n	8007a9e <search_EIT_table+0x12>
 8007ad2:	45c3      	cmp	fp, r8
 8007ad4:	d905      	bls.n	8007ae2 <search_EIT_table+0x56>
 8007ad6:	42a7      	cmp	r7, r4
 8007ad8:	d002      	beq.n	8007ae0 <search_EIT_table+0x54>
 8007ada:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 8007ade:	e7de      	b.n	8007a9e <search_EIT_table+0x12>
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4608      	mov	r0, r1
 8007ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	4608      	mov	r0, r1
 8007aea:	4770      	bx	lr

08007aec <__gnu_unwind_get_pr_addr>:
 8007aec:	2801      	cmp	r0, #1
 8007aee:	d007      	beq.n	8007b00 <__gnu_unwind_get_pr_addr+0x14>
 8007af0:	2802      	cmp	r0, #2
 8007af2:	d007      	beq.n	8007b04 <__gnu_unwind_get_pr_addr+0x18>
 8007af4:	4b04      	ldr	r3, [pc, #16]	; (8007b08 <__gnu_unwind_get_pr_addr+0x1c>)
 8007af6:	2800      	cmp	r0, #0
 8007af8:	bf0c      	ite	eq
 8007afa:	4618      	moveq	r0, r3
 8007afc:	2000      	movne	r0, #0
 8007afe:	4770      	bx	lr
 8007b00:	4802      	ldr	r0, [pc, #8]	; (8007b0c <__gnu_unwind_get_pr_addr+0x20>)
 8007b02:	4770      	bx	lr
 8007b04:	4802      	ldr	r0, [pc, #8]	; (8007b10 <__gnu_unwind_get_pr_addr+0x24>)
 8007b06:	4770      	bx	lr
 8007b08:	080081d9 	.word	0x080081d9
 8007b0c:	080081dd 	.word	0x080081dd
 8007b10:	080081e1 	.word	0x080081e1

08007b14 <get_eit_entry>:
 8007b14:	b530      	push	{r4, r5, lr}
 8007b16:	4b25      	ldr	r3, [pc, #148]	; (8007bac <get_eit_entry+0x98>)
 8007b18:	b083      	sub	sp, #12
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	1e8d      	subs	r5, r1, #2
 8007b1e:	b34b      	cbz	r3, 8007b74 <get_eit_entry+0x60>
 8007b20:	a901      	add	r1, sp, #4
 8007b22:	4628      	mov	r0, r5
 8007b24:	f3af 8000 	nop.w
 8007b28:	b1f0      	cbz	r0, 8007b68 <get_eit_entry+0x54>
 8007b2a:	9901      	ldr	r1, [sp, #4]
 8007b2c:	462a      	mov	r2, r5
 8007b2e:	f7ff ffad 	bl	8007a8c <search_EIT_table>
 8007b32:	4601      	mov	r1, r0
 8007b34:	b1c0      	cbz	r0, 8007b68 <get_eit_entry+0x54>
 8007b36:	f7ff ff9f 	bl	8007a78 <selfrel_offset31>
 8007b3a:	684b      	ldr	r3, [r1, #4]
 8007b3c:	64a0      	str	r0, [r4, #72]	; 0x48
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d02e      	beq.n	8007ba0 <get_eit_entry+0x8c>
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	f101 0004 	add.w	r0, r1, #4
 8007b48:	db26      	blt.n	8007b98 <get_eit_entry+0x84>
 8007b4a:	f7ff ff95 	bl	8007a78 <selfrel_offset31>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8007b54:	6803      	ldr	r3, [r0, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	db12      	blt.n	8007b80 <get_eit_entry+0x6c>
 8007b5a:	f7ff ff8d 	bl	8007a78 <selfrel_offset31>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	6120      	str	r0, [r4, #16]
 8007b62:	4618      	mov	r0, r3
 8007b64:	b003      	add	sp, #12
 8007b66:	bd30      	pop	{r4, r5, pc}
 8007b68:	2300      	movs	r3, #0
 8007b6a:	6123      	str	r3, [r4, #16]
 8007b6c:	2309      	movs	r3, #9
 8007b6e:	4618      	mov	r0, r3
 8007b70:	b003      	add	sp, #12
 8007b72:	bd30      	pop	{r4, r5, pc}
 8007b74:	490e      	ldr	r1, [pc, #56]	; (8007bb0 <get_eit_entry+0x9c>)
 8007b76:	480f      	ldr	r0, [pc, #60]	; (8007bb4 <get_eit_entry+0xa0>)
 8007b78:	1a09      	subs	r1, r1, r0
 8007b7a:	10c9      	asrs	r1, r1, #3
 8007b7c:	9101      	str	r1, [sp, #4]
 8007b7e:	e7d5      	b.n	8007b2c <get_eit_entry+0x18>
 8007b80:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8007b84:	f7ff ffb2 	bl	8007aec <__gnu_unwind_get_pr_addr>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	bf14      	ite	ne
 8007b8c:	2300      	movne	r3, #0
 8007b8e:	2309      	moveq	r3, #9
 8007b90:	6120      	str	r0, [r4, #16]
 8007b92:	4618      	mov	r0, r3
 8007b94:	b003      	add	sp, #12
 8007b96:	bd30      	pop	{r4, r5, pc}
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8007b9e:	e7d9      	b.n	8007b54 <get_eit_entry+0x40>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	6123      	str	r3, [r4, #16]
 8007ba4:	2305      	movs	r3, #5
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	b003      	add	sp, #12
 8007baa:	bd30      	pop	{r4, r5, pc}
 8007bac:	00000000 	.word	0x00000000
 8007bb0:	080b45d4 	.word	0x080b45d4
 8007bb4:	080b4444 	.word	0x080b4444

08007bb8 <restore_non_core_regs>:
 8007bb8:	6803      	ldr	r3, [r0, #0]
 8007bba:	07da      	lsls	r2, r3, #31
 8007bbc:	b510      	push	{r4, lr}
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	d406      	bmi.n	8007bd0 <restore_non_core_regs+0x18>
 8007bc2:	079b      	lsls	r3, r3, #30
 8007bc4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8007bc8:	d509      	bpl.n	8007bde <restore_non_core_regs+0x26>
 8007bca:	f000 fc5f 	bl	800848c <__gnu_Unwind_Restore_VFP_D>
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	0759      	lsls	r1, r3, #29
 8007bd2:	d509      	bpl.n	8007be8 <restore_non_core_regs+0x30>
 8007bd4:	071a      	lsls	r2, r3, #28
 8007bd6:	d50e      	bpl.n	8007bf6 <restore_non_core_regs+0x3e>
 8007bd8:	06db      	lsls	r3, r3, #27
 8007bda:	d513      	bpl.n	8007c04 <restore_non_core_regs+0x4c>
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	f000 fc4d 	bl	800847c <__gnu_Unwind_Restore_VFP>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	0759      	lsls	r1, r3, #29
 8007be6:	d4f5      	bmi.n	8007bd4 <restore_non_core_regs+0x1c>
 8007be8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007bec:	f000 fc56 	bl	800849c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	071a      	lsls	r2, r3, #28
 8007bf4:	d4f0      	bmi.n	8007bd8 <restore_non_core_regs+0x20>
 8007bf6:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8007bfa:	f000 fc57 	bl	80084ac <__gnu_Unwind_Restore_WMMXD>
 8007bfe:	6823      	ldr	r3, [r4, #0]
 8007c00:	06db      	lsls	r3, r3, #27
 8007c02:	d4eb      	bmi.n	8007bdc <restore_non_core_regs+0x24>
 8007c04:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8007c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c0c:	f000 bc92 	b.w	8008534 <__gnu_Unwind_Restore_WMMXC>

08007c10 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8007c10:	6803      	ldr	r3, [r0, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8007c14:	4403      	add	r3, r0
 8007c16:	4618      	mov	r0, r3
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop

08007c1c <__gnu_unwind_24bit.isra.1>:
 8007c1c:	2009      	movs	r0, #9
 8007c1e:	4770      	bx	lr

08007c20 <_Unwind_DebugHook>:
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop

08007c24 <unwind_phase2>:
 8007c24:	b570      	push	{r4, r5, r6, lr}
 8007c26:	4604      	mov	r4, r0
 8007c28:	460d      	mov	r5, r1
 8007c2a:	e008      	b.n	8007c3e <unwind_phase2+0x1a>
 8007c2c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8007c2e:	6163      	str	r3, [r4, #20]
 8007c30:	462a      	mov	r2, r5
 8007c32:	6923      	ldr	r3, [r4, #16]
 8007c34:	4621      	mov	r1, r4
 8007c36:	2001      	movs	r0, #1
 8007c38:	4798      	blx	r3
 8007c3a:	2808      	cmp	r0, #8
 8007c3c:	d108      	bne.n	8007c50 <unwind_phase2+0x2c>
 8007c3e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8007c40:	4620      	mov	r0, r4
 8007c42:	f7ff ff67 	bl	8007b14 <get_eit_entry>
 8007c46:	4606      	mov	r6, r0
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d0ef      	beq.n	8007c2c <unwind_phase2+0x8>
 8007c4c:	f020 fbe8 	bl	8028420 <abort>
 8007c50:	2807      	cmp	r0, #7
 8007c52:	d1fb      	bne.n	8007c4c <unwind_phase2+0x28>
 8007c54:	4630      	mov	r0, r6
 8007c56:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8007c58:	f7ff ffe2 	bl	8007c20 <_Unwind_DebugHook>
 8007c5c:	1d28      	adds	r0, r5, #4
 8007c5e:	f000 fc01 	bl	8008464 <__restore_core_regs>
 8007c62:	bf00      	nop

08007c64 <unwind_phase2_forced>:
 8007c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c68:	1d0c      	adds	r4, r1, #4
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	4617      	mov	r7, r2
 8007c6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c70:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8007c74:	ae03      	add	r6, sp, #12
 8007c76:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c7a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c7e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c80:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8007c84:	ac02      	add	r4, sp, #8
 8007c86:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8007c8a:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8007c8e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8007c92:	2300      	movs	r3, #0
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	e021      	b.n	8007cdc <unwind_phase2_forced+0x78>
 8007c98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c9a:	616b      	str	r3, [r5, #20]
 8007c9c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8007ca0:	4621      	mov	r1, r4
 8007ca2:	a87a      	add	r0, sp, #488	; 0x1e8
 8007ca4:	f021 f85b 	bl	8028d5e <memcpy>
 8007ca8:	692b      	ldr	r3, [r5, #16]
 8007caa:	aa7a      	add	r2, sp, #488	; 0x1e8
 8007cac:	4629      	mov	r1, r5
 8007cae:	4630      	mov	r0, r6
 8007cb0:	4798      	blx	r3
 8007cb2:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8007cb4:	e9cd 4900 	strd	r4, r9, [sp]
 8007cb8:	4682      	mov	sl, r0
 8007cba:	6463      	str	r3, [r4, #68]	; 0x44
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	462b      	mov	r3, r5
 8007cc0:	462a      	mov	r2, r5
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	47c0      	blx	r8
 8007cc6:	4607      	mov	r7, r0
 8007cc8:	b9f8      	cbnz	r0, 8007d0a <unwind_phase2_forced+0xa6>
 8007cca:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8007cce:	a97a      	add	r1, sp, #488	; 0x1e8
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f021 f844 	bl	8028d5e <memcpy>
 8007cd6:	f1ba 0f08 	cmp.w	sl, #8
 8007cda:	d11c      	bne.n	8007d16 <unwind_phase2_forced+0xb2>
 8007cdc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f7ff ff18 	bl	8007b14 <get_eit_entry>
 8007ce4:	2f00      	cmp	r7, #0
 8007ce6:	bf08      	it	eq
 8007ce8:	2609      	moveq	r6, #9
 8007cea:	4607      	mov	r7, r0
 8007cec:	bf18      	it	ne
 8007cee:	260a      	movne	r6, #10
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d0d1      	beq.n	8007c98 <unwind_phase2_forced+0x34>
 8007cf4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007cf6:	f046 0110 	orr.w	r1, r6, #16
 8007cfa:	e9cd 4900 	strd	r4, r9, [sp]
 8007cfe:	462a      	mov	r2, r5
 8007d00:	6463      	str	r3, [r4, #68]	; 0x44
 8007d02:	2001      	movs	r0, #1
 8007d04:	462b      	mov	r3, r5
 8007d06:	47c0      	blx	r8
 8007d08:	b100      	cbz	r0, 8007d0c <unwind_phase2_forced+0xa8>
 8007d0a:	2709      	movs	r7, #9
 8007d0c:	4638      	mov	r0, r7
 8007d0e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8007d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d16:	f1ba 0f07 	cmp.w	sl, #7
 8007d1a:	d1f6      	bne.n	8007d0a <unwind_phase2_forced+0xa6>
 8007d1c:	4638      	mov	r0, r7
 8007d1e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007d20:	f7ff ff7e 	bl	8007c20 <_Unwind_DebugHook>
 8007d24:	a803      	add	r0, sp, #12
 8007d26:	f000 fb9d 	bl	8008464 <__restore_core_regs>
 8007d2a:	bf00      	nop

08007d2c <_Unwind_GetCFA>:
 8007d2c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8007d2e:	4770      	bx	lr

08007d30 <__gnu_Unwind_RaiseException>:
 8007d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d32:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007d34:	640b      	str	r3, [r1, #64]	; 0x40
 8007d36:	1d0d      	adds	r5, r1, #4
 8007d38:	460f      	mov	r7, r1
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d3e:	b0f9      	sub	sp, #484	; 0x1e4
 8007d40:	ac01      	add	r4, sp, #4
 8007d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d4c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007d50:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007d54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007d58:	9500      	str	r5, [sp, #0]
 8007d5a:	e006      	b.n	8007d6a <__gnu_Unwind_RaiseException+0x3a>
 8007d5c:	6933      	ldr	r3, [r6, #16]
 8007d5e:	466a      	mov	r2, sp
 8007d60:	4631      	mov	r1, r6
 8007d62:	4798      	blx	r3
 8007d64:	2808      	cmp	r0, #8
 8007d66:	4604      	mov	r4, r0
 8007d68:	d108      	bne.n	8007d7c <__gnu_Unwind_RaiseException+0x4c>
 8007d6a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	f7ff fed1 	bl	8007b14 <get_eit_entry>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	d0f2      	beq.n	8007d5c <__gnu_Unwind_RaiseException+0x2c>
 8007d76:	2009      	movs	r0, #9
 8007d78:	b079      	add	sp, #484	; 0x1e4
 8007d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d7c:	4668      	mov	r0, sp
 8007d7e:	f7ff ff1b 	bl	8007bb8 <restore_non_core_regs>
 8007d82:	2c06      	cmp	r4, #6
 8007d84:	d1f7      	bne.n	8007d76 <__gnu_Unwind_RaiseException+0x46>
 8007d86:	4639      	mov	r1, r7
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f7ff ff4b 	bl	8007c24 <unwind_phase2>
 8007d8e:	bf00      	nop

08007d90 <__gnu_Unwind_ForcedUnwind>:
 8007d90:	b430      	push	{r4, r5}
 8007d92:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8007d94:	60c1      	str	r1, [r0, #12]
 8007d96:	6182      	str	r2, [r0, #24]
 8007d98:	4619      	mov	r1, r3
 8007d9a:	641d      	str	r5, [r3, #64]	; 0x40
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	bc30      	pop	{r4, r5}
 8007da0:	e760      	b.n	8007c64 <unwind_phase2_forced>
 8007da2:	bf00      	nop

08007da4 <__gnu_Unwind_Resume>:
 8007da4:	b570      	push	{r4, r5, r6, lr}
 8007da6:	68c6      	ldr	r6, [r0, #12]
 8007da8:	6943      	ldr	r3, [r0, #20]
 8007daa:	640b      	str	r3, [r1, #64]	; 0x40
 8007dac:	b9be      	cbnz	r6, 8007dde <__gnu_Unwind_Resume+0x3a>
 8007dae:	6903      	ldr	r3, [r0, #16]
 8007db0:	460a      	mov	r2, r1
 8007db2:	4604      	mov	r4, r0
 8007db4:	460d      	mov	r5, r1
 8007db6:	4601      	mov	r1, r0
 8007db8:	2002      	movs	r0, #2
 8007dba:	4798      	blx	r3
 8007dbc:	2807      	cmp	r0, #7
 8007dbe:	d007      	beq.n	8007dd0 <__gnu_Unwind_Resume+0x2c>
 8007dc0:	2808      	cmp	r0, #8
 8007dc2:	d103      	bne.n	8007dcc <__gnu_Unwind_Resume+0x28>
 8007dc4:	4629      	mov	r1, r5
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f7ff ff2c 	bl	8007c24 <unwind_phase2>
 8007dcc:	f020 fb28 	bl	8028420 <abort>
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8007dd4:	f7ff ff24 	bl	8007c20 <_Unwind_DebugHook>
 8007dd8:	1d28      	adds	r0, r5, #4
 8007dda:	f000 fb43 	bl	8008464 <__restore_core_regs>
 8007dde:	2201      	movs	r2, #1
 8007de0:	f7ff ff40 	bl	8007c64 <unwind_phase2_forced>
 8007de4:	f020 fb1c 	bl	8028420 <abort>

08007de8 <__gnu_Unwind_Resume_or_Rethrow>:
 8007de8:	68c2      	ldr	r2, [r0, #12]
 8007dea:	b11a      	cbz	r2, 8007df4 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8007dec:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8007dee:	640a      	str	r2, [r1, #64]	; 0x40
 8007df0:	2200      	movs	r2, #0
 8007df2:	e737      	b.n	8007c64 <unwind_phase2_forced>
 8007df4:	e79c      	b.n	8007d30 <__gnu_Unwind_RaiseException>
 8007df6:	bf00      	nop

08007df8 <_Unwind_Complete>:
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop

08007dfc <_Unwind_DeleteException>:
 8007dfc:	6883      	ldr	r3, [r0, #8]
 8007dfe:	b113      	cbz	r3, 8007e06 <_Unwind_DeleteException+0xa>
 8007e00:	4601      	mov	r1, r0
 8007e02:	2001      	movs	r0, #1
 8007e04:	4718      	bx	r3
 8007e06:	4770      	bx	lr

08007e08 <_Unwind_VRS_Get>:
 8007e08:	2904      	cmp	r1, #4
 8007e0a:	d807      	bhi.n	8007e1c <_Unwind_VRS_Get+0x14>
 8007e0c:	e8df f001 	tbb	[pc, r1]
 8007e10:	08060803 	.word	0x08060803
 8007e14:	08          	.byte	0x08
 8007e15:	00          	.byte	0x00
 8007e16:	b90b      	cbnz	r3, 8007e1c <_Unwind_VRS_Get+0x14>
 8007e18:	2a0f      	cmp	r2, #15
 8007e1a:	d903      	bls.n	8007e24 <_Unwind_VRS_Get+0x1c>
 8007e1c:	2002      	movs	r0, #2
 8007e1e:	4770      	bx	lr
 8007e20:	2001      	movs	r0, #1
 8007e22:	4770      	bx	lr
 8007e24:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007e28:	4618      	mov	r0, r3
 8007e2a:	6853      	ldr	r3, [r2, #4]
 8007e2c:	9a00      	ldr	r2, [sp, #0]
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop

08007e34 <_Unwind_GetGR>:
 8007e34:	b510      	push	{r4, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	2300      	movs	r3, #0
 8007e3a:	ac03      	add	r4, sp, #12
 8007e3c:	460a      	mov	r2, r1
 8007e3e:	9400      	str	r4, [sp, #0]
 8007e40:	4619      	mov	r1, r3
 8007e42:	f7ff ffe1 	bl	8007e08 <_Unwind_VRS_Get>
 8007e46:	9803      	ldr	r0, [sp, #12]
 8007e48:	b004      	add	sp, #16
 8007e4a:	bd10      	pop	{r4, pc}

08007e4c <_Unwind_VRS_Set>:
 8007e4c:	2904      	cmp	r1, #4
 8007e4e:	d807      	bhi.n	8007e60 <_Unwind_VRS_Set+0x14>
 8007e50:	e8df f001 	tbb	[pc, r1]
 8007e54:	08060803 	.word	0x08060803
 8007e58:	08          	.byte	0x08
 8007e59:	00          	.byte	0x00
 8007e5a:	b90b      	cbnz	r3, 8007e60 <_Unwind_VRS_Set+0x14>
 8007e5c:	2a0f      	cmp	r2, #15
 8007e5e:	d903      	bls.n	8007e68 <_Unwind_VRS_Set+0x1c>
 8007e60:	2002      	movs	r0, #2
 8007e62:	4770      	bx	lr
 8007e64:	2001      	movs	r0, #1
 8007e66:	4770      	bx	lr
 8007e68:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007e6c:	9a00      	ldr	r2, [sp, #0]
 8007e6e:	6812      	ldr	r2, [r2, #0]
 8007e70:	6042      	str	r2, [r0, #4]
 8007e72:	4618      	mov	r0, r3
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop

08007e78 <_Unwind_SetGR>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	ac04      	add	r4, sp, #16
 8007e7e:	2300      	movs	r3, #0
 8007e80:	f844 2d04 	str.w	r2, [r4, #-4]!
 8007e84:	460a      	mov	r2, r1
 8007e86:	9400      	str	r4, [sp, #0]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	f7ff ffdf 	bl	8007e4c <_Unwind_VRS_Set>
 8007e8e:	b004      	add	sp, #16
 8007e90:	bd10      	pop	{r4, pc}
 8007e92:	bf00      	nop

08007e94 <__gnu_Unwind_Backtrace>:
 8007e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e96:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8007e98:	6413      	str	r3, [r2, #64]	; 0x40
 8007e9a:	1d15      	adds	r5, r2, #4
 8007e9c:	4607      	mov	r7, r0
 8007e9e:	460e      	mov	r6, r1
 8007ea0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007ea2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8007ea6:	ac17      	add	r4, sp, #92	; 0x5c
 8007ea8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007eaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007eac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007eae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007eb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007eb2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007eb6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007eba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007ebe:	9516      	str	r5, [sp, #88]	; 0x58
 8007ec0:	e010      	b.n	8007ee4 <__gnu_Unwind_Backtrace+0x50>
 8007ec2:	a816      	add	r0, sp, #88	; 0x58
 8007ec4:	f7ff ffd8 	bl	8007e78 <_Unwind_SetGR>
 8007ec8:	4631      	mov	r1, r6
 8007eca:	a816      	add	r0, sp, #88	; 0x58
 8007ecc:	47b8      	blx	r7
 8007ece:	aa16      	add	r2, sp, #88	; 0x58
 8007ed0:	4669      	mov	r1, sp
 8007ed2:	b978      	cbnz	r0, 8007ef4 <__gnu_Unwind_Backtrace+0x60>
 8007ed4:	9b04      	ldr	r3, [sp, #16]
 8007ed6:	2008      	movs	r0, #8
 8007ed8:	4798      	blx	r3
 8007eda:	2805      	cmp	r0, #5
 8007edc:	4604      	mov	r4, r0
 8007ede:	d00a      	beq.n	8007ef6 <__gnu_Unwind_Backtrace+0x62>
 8007ee0:	2809      	cmp	r0, #9
 8007ee2:	d007      	beq.n	8007ef4 <__gnu_Unwind_Backtrace+0x60>
 8007ee4:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007ee6:	4668      	mov	r0, sp
 8007ee8:	f7ff fe14 	bl	8007b14 <get_eit_entry>
 8007eec:	466a      	mov	r2, sp
 8007eee:	210c      	movs	r1, #12
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d0e6      	beq.n	8007ec2 <__gnu_Unwind_Backtrace+0x2e>
 8007ef4:	2409      	movs	r4, #9
 8007ef6:	a816      	add	r0, sp, #88	; 0x58
 8007ef8:	f7ff fe5e 	bl	8007bb8 <restore_non_core_regs>
 8007efc:	4620      	mov	r0, r4
 8007efe:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8007f02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007f04 <__gnu_unwind_pr_common>:
 8007f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f08:	460d      	mov	r5, r1
 8007f0a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8007f0c:	b089      	sub	sp, #36	; 0x24
 8007f0e:	1d0c      	adds	r4, r1, #4
 8007f10:	4616      	mov	r6, r2
 8007f12:	f000 0b03 	and.w	fp, r0, #3
 8007f16:	680a      	ldr	r2, [r1, #0]
 8007f18:	9406      	str	r4, [sp, #24]
 8007f1a:	461f      	mov	r7, r3
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d068      	beq.n	8007ff2 <__gnu_unwind_pr_common+0xee>
 8007f20:	0c13      	lsrs	r3, r2, #16
 8007f22:	b2d9      	uxtb	r1, r3
 8007f24:	0412      	lsls	r2, r2, #16
 8007f26:	f88d 301d 	strb.w	r3, [sp, #29]
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8007f30:	9205      	str	r2, [sp, #20]
 8007f32:	f88d 301c 	strb.w	r3, [sp, #28]
 8007f36:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8007f38:	f1bb 0f02 	cmp.w	fp, #2
 8007f3c:	bf08      	it	eq
 8007f3e:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8007f40:	f013 0301 	ands.w	r3, r3, #1
 8007f44:	d146      	bne.n	8007fd4 <__gnu_unwind_pr_common+0xd0>
 8007f46:	9301      	str	r3, [sp, #4]
 8007f48:	f000 0308 	and.w	r3, r0, #8
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	f8d4 9000 	ldr.w	r9, [r4]
 8007f52:	f1b9 0f00 	cmp.w	r9, #0
 8007f56:	f000 80f3 	beq.w	8008140 <__gnu_unwind_pr_common+0x23c>
 8007f5a:	2f02      	cmp	r7, #2
 8007f5c:	d045      	beq.n	8007fea <__gnu_unwind_pr_common+0xe6>
 8007f5e:	f8b4 9000 	ldrh.w	r9, [r4]
 8007f62:	f8b4 8002 	ldrh.w	r8, [r4, #2]
 8007f66:	3404      	adds	r4, #4
 8007f68:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8007f6a:	f028 0a01 	bic.w	sl, r8, #1
 8007f6e:	210f      	movs	r1, #15
 8007f70:	4630      	mov	r0, r6
 8007f72:	449a      	add	sl, r3
 8007f74:	f7ff ff5e 	bl	8007e34 <_Unwind_GetGR>
 8007f78:	4582      	cmp	sl, r0
 8007f7a:	d834      	bhi.n	8007fe6 <__gnu_unwind_pr_common+0xe2>
 8007f7c:	f029 0301 	bic.w	r3, r9, #1
 8007f80:	4453      	add	r3, sl
 8007f82:	4283      	cmp	r3, r0
 8007f84:	bf94      	ite	ls
 8007f86:	2000      	movls	r0, #0
 8007f88:	2001      	movhi	r0, #1
 8007f8a:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8007f8e:	f008 0802 	and.w	r8, r8, #2
 8007f92:	f009 0901 	and.w	r9, r9, #1
 8007f96:	ea48 0809 	orr.w	r8, r8, r9
 8007f9a:	f1b8 0f01 	cmp.w	r8, #1
 8007f9e:	d03a      	beq.n	8008016 <__gnu_unwind_pr_common+0x112>
 8007fa0:	d331      	bcc.n	8008006 <__gnu_unwind_pr_common+0x102>
 8007fa2:	f1b8 0f02 	cmp.w	r8, #2
 8007fa6:	d11a      	bne.n	8007fde <__gnu_unwind_pr_common+0xda>
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	f023 4a00 	bic.w	sl, r3, #2147483648	; 0x80000000
 8007fae:	f1bb 0f00 	cmp.w	fp, #0
 8007fb2:	d166      	bne.n	8008082 <__gnu_unwind_pr_common+0x17e>
 8007fb4:	b130      	cbz	r0, 8007fc4 <__gnu_unwind_pr_common+0xc0>
 8007fb6:	9a00      	ldr	r2, [sp, #0]
 8007fb8:	2a00      	cmp	r2, #0
 8007fba:	d06c      	beq.n	8008096 <__gnu_unwind_pr_common+0x192>
 8007fbc:	f1ba 0f00 	cmp.w	sl, #0
 8007fc0:	f000 8090 	beq.w	80080e4 <__gnu_unwind_pr_common+0x1e0>
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	da00      	bge.n	8007fca <__gnu_unwind_pr_common+0xc6>
 8007fc8:	3404      	adds	r4, #4
 8007fca:	f10a 0301 	add.w	r3, sl, #1
 8007fce:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007fd2:	e7bc      	b.n	8007f4e <__gnu_unwind_pr_common+0x4a>
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	a905      	add	r1, sp, #20
 8007fd8:	f000 fb46 	bl	8008668 <__gnu_unwind_execute>
 8007fdc:	b178      	cbz	r0, 8007ffe <__gnu_unwind_pr_common+0xfa>
 8007fde:	2009      	movs	r0, #9
 8007fe0:	b009      	add	sp, #36	; 0x24
 8007fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe6:	2000      	movs	r0, #0
 8007fe8:	e7cf      	b.n	8007f8a <__gnu_unwind_pr_common+0x86>
 8007fea:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8007fee:	3408      	adds	r4, #8
 8007ff0:	e7ba      	b.n	8007f68 <__gnu_unwind_pr_common+0x64>
 8007ff2:	0212      	lsls	r2, r2, #8
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	9205      	str	r2, [sp, #20]
 8007ff8:	f8ad 301c 	strh.w	r3, [sp, #28]
 8007ffc:	e79b      	b.n	8007f36 <__gnu_unwind_pr_common+0x32>
 8007ffe:	2008      	movs	r0, #8
 8008000:	b009      	add	sp, #36	; 0x24
 8008002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008006:	f1bb 0f00 	cmp.w	fp, #0
 800800a:	d002      	beq.n	8008012 <__gnu_unwind_pr_common+0x10e>
 800800c:	2800      	cmp	r0, #0
 800800e:	f040 80b4 	bne.w	800817a <__gnu_unwind_pr_common+0x276>
 8008012:	3404      	adds	r4, #4
 8008014:	e79b      	b.n	8007f4e <__gnu_unwind_pr_common+0x4a>
 8008016:	f1bb 0f00 	cmp.w	fp, #0
 800801a:	d118      	bne.n	800804e <__gnu_unwind_pr_common+0x14a>
 800801c:	b1a8      	cbz	r0, 800804a <__gnu_unwind_pr_common+0x146>
 800801e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008022:	1c99      	adds	r1, r3, #2
 8008024:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8008028:	d0d9      	beq.n	8007fde <__gnu_unwind_pr_common+0xda>
 800802a:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800802e:	3301      	adds	r3, #1
 8008030:	9104      	str	r1, [sp, #16]
 8008032:	f000 80b5 	beq.w	80081a0 <__gnu_unwind_pr_common+0x29c>
 8008036:	1d20      	adds	r0, r4, #4
 8008038:	f7ff fdea 	bl	8007c10 <_Unwind_decode_typeinfo_ptr.isra.0>
 800803c:	ab04      	add	r3, sp, #16
 800803e:	4601      	mov	r1, r0
 8008040:	4628      	mov	r0, r5
 8008042:	f01e ffb9 	bl	8026fb8 <__cxa_type_match>
 8008046:	2800      	cmp	r0, #0
 8008048:	d167      	bne.n	800811a <__gnu_unwind_pr_common+0x216>
 800804a:	3408      	adds	r4, #8
 800804c:	e77f      	b.n	8007f4e <__gnu_unwind_pr_common+0x4a>
 800804e:	210d      	movs	r1, #13
 8008050:	4630      	mov	r0, r6
 8008052:	f8d5 8020 	ldr.w	r8, [r5, #32]
 8008056:	f7ff feed 	bl	8007e34 <_Unwind_GetGR>
 800805a:	4580      	cmp	r8, r0
 800805c:	d1f5      	bne.n	800804a <__gnu_unwind_pr_common+0x146>
 800805e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008060:	429c      	cmp	r4, r3
 8008062:	d1f2      	bne.n	800804a <__gnu_unwind_pr_common+0x146>
 8008064:	4620      	mov	r0, r4
 8008066:	f7ff fd07 	bl	8007a78 <selfrel_offset31>
 800806a:	210f      	movs	r1, #15
 800806c:	4602      	mov	r2, r0
 800806e:	4630      	mov	r0, r6
 8008070:	f7ff ff02 	bl	8007e78 <_Unwind_SetGR>
 8008074:	4630      	mov	r0, r6
 8008076:	462a      	mov	r2, r5
 8008078:	2100      	movs	r1, #0
 800807a:	f7ff fefd 	bl	8007e78 <_Unwind_SetGR>
 800807e:	2007      	movs	r0, #7
 8008080:	e7ae      	b.n	8007fe0 <__gnu_unwind_pr_common+0xdc>
 8008082:	210d      	movs	r1, #13
 8008084:	4630      	mov	r0, r6
 8008086:	f8d5 8020 	ldr.w	r8, [r5, #32]
 800808a:	f7ff fed3 	bl	8007e34 <_Unwind_GetGR>
 800808e:	4580      	cmp	r8, r0
 8008090:	d032      	beq.n	80080f8 <__gnu_unwind_pr_common+0x1f4>
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	e796      	b.n	8007fc4 <__gnu_unwind_pr_common+0xc0>
 8008096:	f1ba 0f00 	cmp.w	sl, #0
 800809a:	d023      	beq.n	80080e4 <__gnu_unwind_pr_common+0x1e0>
 800809c:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80080a0:	f104 0804 	add.w	r8, r4, #4
 80080a4:	f8cd b008 	str.w	fp, [sp, #8]
 80080a8:	f8dd 9000 	ldr.w	r9, [sp]
 80080ac:	9703      	str	r7, [sp, #12]
 80080ae:	46a3      	mov	fp, r4
 80080b0:	461c      	mov	r4, r3
 80080b2:	e002      	b.n	80080ba <__gnu_unwind_pr_common+0x1b6>
 80080b4:	4557      	cmp	r7, sl
 80080b6:	46b9      	mov	r9, r7
 80080b8:	d040      	beq.n	800813c <__gnu_unwind_pr_common+0x238>
 80080ba:	4640      	mov	r0, r8
 80080bc:	9404      	str	r4, [sp, #16]
 80080be:	f7ff fda7 	bl	8007c10 <_Unwind_decode_typeinfo_ptr.isra.0>
 80080c2:	ab04      	add	r3, sp, #16
 80080c4:	4601      	mov	r1, r0
 80080c6:	2200      	movs	r2, #0
 80080c8:	4628      	mov	r0, r5
 80080ca:	f01e ff75 	bl	8026fb8 <__cxa_type_match>
 80080ce:	f109 0701 	add.w	r7, r9, #1
 80080d2:	f108 0804 	add.w	r8, r8, #4
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d0ec      	beq.n	80080b4 <__gnu_unwind_pr_common+0x1b0>
 80080da:	45d1      	cmp	r9, sl
 80080dc:	465c      	mov	r4, fp
 80080de:	e9dd b702 	ldrd	fp, r7, [sp, #8]
 80080e2:	d1d6      	bne.n	8008092 <__gnu_unwind_pr_common+0x18e>
 80080e4:	4630      	mov	r0, r6
 80080e6:	210d      	movs	r1, #13
 80080e8:	f7ff fea4 	bl	8007e34 <_Unwind_GetGR>
 80080ec:	9b04      	ldr	r3, [sp, #16]
 80080ee:	6228      	str	r0, [r5, #32]
 80080f0:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 80080f4:	2006      	movs	r0, #6
 80080f6:	e773      	b.n	8007fe0 <__gnu_unwind_pr_common+0xdc>
 80080f8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80080fa:	429c      	cmp	r4, r3
 80080fc:	d1c9      	bne.n	8008092 <__gnu_unwind_pr_common+0x18e>
 80080fe:	2204      	movs	r2, #4
 8008100:	f04f 0800 	mov.w	r8, #0
 8008104:	18a3      	adds	r3, r4, r2
 8008106:	e9c5 a80a 	strd	sl, r8, [r5, #40]	; 0x28
 800810a:	e9c5 230c 	strd	r2, r3, [r5, #48]	; 0x30
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	4543      	cmp	r3, r8
 8008112:	db4d      	blt.n	80081b0 <__gnu_unwind_pr_common+0x2ac>
 8008114:	2301      	movs	r3, #1
 8008116:	9301      	str	r3, [sp, #4]
 8008118:	e757      	b.n	8007fca <__gnu_unwind_pr_common+0xc6>
 800811a:	4680      	mov	r8, r0
 800811c:	210d      	movs	r1, #13
 800811e:	4630      	mov	r0, r6
 8008120:	f7ff fe88 	bl	8007e34 <_Unwind_GetGR>
 8008124:	f1b8 0f02 	cmp.w	r8, #2
 8008128:	6228      	str	r0, [r5, #32]
 800812a:	d13e      	bne.n	80081aa <__gnu_unwind_pr_common+0x2a6>
 800812c:	462b      	mov	r3, r5
 800812e:	9a04      	ldr	r2, [sp, #16]
 8008130:	f843 2f2c 	str.w	r2, [r3, #44]!
 8008134:	626b      	str	r3, [r5, #36]	; 0x24
 8008136:	62ac      	str	r4, [r5, #40]	; 0x28
 8008138:	2006      	movs	r0, #6
 800813a:	e751      	b.n	8007fe0 <__gnu_unwind_pr_common+0xdc>
 800813c:	465c      	mov	r4, fp
 800813e:	e7d1      	b.n	80080e4 <__gnu_unwind_pr_common+0x1e0>
 8008140:	a905      	add	r1, sp, #20
 8008142:	4630      	mov	r0, r6
 8008144:	f000 fa90 	bl	8008668 <__gnu_unwind_execute>
 8008148:	2800      	cmp	r0, #0
 800814a:	f47f af48 	bne.w	8007fde <__gnu_unwind_pr_common+0xda>
 800814e:	9b01      	ldr	r3, [sp, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	f43f af54 	beq.w	8007ffe <__gnu_unwind_pr_common+0xfa>
 8008156:	210f      	movs	r1, #15
 8008158:	4630      	mov	r0, r6
 800815a:	f7ff fe6b 	bl	8007e34 <_Unwind_GetGR>
 800815e:	210e      	movs	r1, #14
 8008160:	4602      	mov	r2, r0
 8008162:	4630      	mov	r0, r6
 8008164:	f7ff fe88 	bl	8007e78 <_Unwind_SetGR>
 8008168:	4630      	mov	r0, r6
 800816a:	4a1a      	ldr	r2, [pc, #104]	; (80081d4 <__gnu_unwind_pr_common+0x2d0>)
 800816c:	210f      	movs	r1, #15
 800816e:	f7ff fe83 	bl	8007e78 <_Unwind_SetGR>
 8008172:	2007      	movs	r0, #7
 8008174:	b009      	add	sp, #36	; 0x24
 8008176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817a:	4620      	mov	r0, r4
 800817c:	f7ff fc7c 	bl	8007a78 <selfrel_offset31>
 8008180:	3404      	adds	r4, #4
 8008182:	4607      	mov	r7, r0
 8008184:	63ac      	str	r4, [r5, #56]	; 0x38
 8008186:	4628      	mov	r0, r5
 8008188:	f01e ff6e 	bl	8027068 <__cxa_begin_cleanup>
 800818c:	2800      	cmp	r0, #0
 800818e:	f43f af26 	beq.w	8007fde <__gnu_unwind_pr_common+0xda>
 8008192:	4630      	mov	r0, r6
 8008194:	463a      	mov	r2, r7
 8008196:	210f      	movs	r1, #15
 8008198:	f7ff fe6e 	bl	8007e78 <_Unwind_SetGR>
 800819c:	2007      	movs	r0, #7
 800819e:	e71f      	b.n	8007fe0 <__gnu_unwind_pr_common+0xdc>
 80081a0:	4630      	mov	r0, r6
 80081a2:	210d      	movs	r1, #13
 80081a4:	f7ff fe46 	bl	8007e34 <_Unwind_GetGR>
 80081a8:	6228      	str	r0, [r5, #32]
 80081aa:	9b04      	ldr	r3, [sp, #16]
 80081ac:	626b      	str	r3, [r5, #36]	; 0x24
 80081ae:	e7c2      	b.n	8008136 <__gnu_unwind_pr_common+0x232>
 80081b0:	f10a 0001 	add.w	r0, sl, #1
 80081b4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80081b8:	f7ff fc5e 	bl	8007a78 <selfrel_offset31>
 80081bc:	210f      	movs	r1, #15
 80081be:	4602      	mov	r2, r0
 80081c0:	4630      	mov	r0, r6
 80081c2:	f7ff fe59 	bl	8007e78 <_Unwind_SetGR>
 80081c6:	4630      	mov	r0, r6
 80081c8:	462a      	mov	r2, r5
 80081ca:	4641      	mov	r1, r8
 80081cc:	f7ff fe54 	bl	8007e78 <_Unwind_SetGR>
 80081d0:	2007      	movs	r0, #7
 80081d2:	e705      	b.n	8007fe0 <__gnu_unwind_pr_common+0xdc>
 80081d4:	08027199 	.word	0x08027199

080081d8 <__aeabi_unwind_cpp_pr0>:
 80081d8:	2300      	movs	r3, #0
 80081da:	e693      	b.n	8007f04 <__gnu_unwind_pr_common>

080081dc <__aeabi_unwind_cpp_pr1>:
 80081dc:	2301      	movs	r3, #1
 80081de:	e691      	b.n	8007f04 <__gnu_unwind_pr_common>

080081e0 <__aeabi_unwind_cpp_pr2>:
 80081e0:	2302      	movs	r3, #2
 80081e2:	e68f      	b.n	8007f04 <__gnu_unwind_pr_common>

080081e4 <_Unwind_VRS_Pop>:
 80081e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e8:	4605      	mov	r5, r0
 80081ea:	b0c4      	sub	sp, #272	; 0x110
 80081ec:	2904      	cmp	r1, #4
 80081ee:	d806      	bhi.n	80081fe <_Unwind_VRS_Pop+0x1a>
 80081f0:	e8df f001 	tbb	[pc, r1]
 80081f4:	03052b4d 	.word	0x03052b4d
 80081f8:	09          	.byte	0x09
 80081f9:	00          	.byte	0x00
 80081fa:	2b03      	cmp	r3, #3
 80081fc:	d05f      	beq.n	80082be <_Unwind_VRS_Pop+0xda>
 80081fe:	2002      	movs	r0, #2
 8008200:	b044      	add	sp, #272	; 0x110
 8008202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1f9      	bne.n	80081fe <_Unwind_VRS_Pop+0x1a>
 800820a:	2a10      	cmp	r2, #16
 800820c:	d8f7      	bhi.n	80081fe <_Unwind_VRS_Pop+0x1a>
 800820e:	682b      	ldr	r3, [r5, #0]
 8008210:	06dc      	lsls	r4, r3, #27
 8008212:	f100 80f4 	bmi.w	80083fe <_Unwind_VRS_Pop+0x21a>
 8008216:	ac22      	add	r4, sp, #136	; 0x88
 8008218:	4620      	mov	r0, r4
 800821a:	9201      	str	r2, [sp, #4]
 800821c:	f000 f994 	bl	8008548 <__gnu_Unwind_Save_WMMXC>
 8008220:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8008222:	9a01      	ldr	r2, [sp, #4]
 8008224:	2300      	movs	r3, #0
 8008226:	2601      	movs	r6, #1
 8008228:	fa06 f103 	lsl.w	r1, r6, r3
 800822c:	4211      	tst	r1, r2
 800822e:	d003      	beq.n	8008238 <_Unwind_VRS_Pop+0x54>
 8008230:	6801      	ldr	r1, [r0, #0]
 8008232:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8008236:	3004      	adds	r0, #4
 8008238:	3301      	adds	r3, #1
 800823a:	2b04      	cmp	r3, #4
 800823c:	d1f4      	bne.n	8008228 <_Unwind_VRS_Pop+0x44>
 800823e:	63a8      	str	r0, [r5, #56]	; 0x38
 8008240:	4620      	mov	r0, r4
 8008242:	f000 f977 	bl	8008534 <__gnu_Unwind_Restore_WMMXC>
 8008246:	2000      	movs	r0, #0
 8008248:	e7da      	b.n	8008200 <_Unwind_VRS_Pop+0x1c>
 800824a:	2b01      	cmp	r3, #1
 800824c:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8008250:	b297      	uxth	r7, r2
 8008252:	d052      	beq.n	80082fa <_Unwind_VRS_Pop+0x116>
 8008254:	2b05      	cmp	r3, #5
 8008256:	d1d2      	bne.n	80081fe <_Unwind_VRS_Pop+0x1a>
 8008258:	eb06 0807 	add.w	r8, r6, r7
 800825c:	f1b8 0f20 	cmp.w	r8, #32
 8008260:	d8cd      	bhi.n	80081fe <_Unwind_VRS_Pop+0x1a>
 8008262:	2e0f      	cmp	r6, #15
 8008264:	f240 8099 	bls.w	800839a <_Unwind_VRS_Pop+0x1b6>
 8008268:	46b8      	mov	r8, r7
 800826a:	2f00      	cmp	r7, #0
 800826c:	f040 80db 	bne.w	8008426 <_Unwind_VRS_Pop+0x242>
 8008270:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8008272:	63aa      	str	r2, [r5, #56]	; 0x38
 8008274:	2e0f      	cmp	r6, #15
 8008276:	f240 80be 	bls.w	80083f6 <_Unwind_VRS_Pop+0x212>
 800827a:	f1b8 0f00 	cmp.w	r8, #0
 800827e:	d002      	beq.n	8008286 <_Unwind_VRS_Pop+0xa2>
 8008280:	a802      	add	r0, sp, #8
 8008282:	f000 f90b 	bl	800849c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8008286:	2000      	movs	r0, #0
 8008288:	b044      	add	sp, #272	; 0x110
 800828a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1b5      	bne.n	80081fe <_Unwind_VRS_Pop+0x1a>
 8008292:	6bac      	ldr	r4, [r5, #56]	; 0x38
 8008294:	b297      	uxth	r7, r2
 8008296:	1d28      	adds	r0, r5, #4
 8008298:	2601      	movs	r6, #1
 800829a:	fa06 f103 	lsl.w	r1, r6, r3
 800829e:	4239      	tst	r1, r7
 80082a0:	f103 0301 	add.w	r3, r3, #1
 80082a4:	d002      	beq.n	80082ac <_Unwind_VRS_Pop+0xc8>
 80082a6:	6821      	ldr	r1, [r4, #0]
 80082a8:	6001      	str	r1, [r0, #0]
 80082aa:	3404      	adds	r4, #4
 80082ac:	2b10      	cmp	r3, #16
 80082ae:	f100 0004 	add.w	r0, r0, #4
 80082b2:	d1f2      	bne.n	800829a <_Unwind_VRS_Pop+0xb6>
 80082b4:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80082b8:	d1e5      	bne.n	8008286 <_Unwind_VRS_Pop+0xa2>
 80082ba:	63ac      	str	r4, [r5, #56]	; 0x38
 80082bc:	e7a0      	b.n	8008200 <_Unwind_VRS_Pop+0x1c>
 80082be:	0c16      	lsrs	r6, r2, #16
 80082c0:	b297      	uxth	r7, r2
 80082c2:	19f3      	adds	r3, r6, r7
 80082c4:	2b10      	cmp	r3, #16
 80082c6:	d89a      	bhi.n	80081fe <_Unwind_VRS_Pop+0x1a>
 80082c8:	682b      	ldr	r3, [r5, #0]
 80082ca:	071a      	lsls	r2, r3, #28
 80082cc:	d45d      	bmi.n	800838a <_Unwind_VRS_Pop+0x1a6>
 80082ce:	ac22      	add	r4, sp, #136	; 0x88
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 f90d 	bl	80084f0 <__gnu_Unwind_Save_WMMXD>
 80082d6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80082da:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80082dc:	b13f      	cbz	r7, 80082ee <_Unwind_VRS_Pop+0x10a>
 80082de:	eb03 02c7 	add.w	r2, r3, r7, lsl #3
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	f841 0b04 	str.w	r0, [r1], #4
 80082e8:	3304      	adds	r3, #4
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d1f9      	bne.n	80082e2 <_Unwind_VRS_Pop+0xfe>
 80082ee:	4620      	mov	r0, r4
 80082f0:	63ab      	str	r3, [r5, #56]	; 0x38
 80082f2:	f000 f8db 	bl	80084ac <__gnu_Unwind_Restore_WMMXD>
 80082f6:	2000      	movs	r0, #0
 80082f8:	e782      	b.n	8008200 <_Unwind_VRS_Pop+0x1c>
 80082fa:	19f2      	adds	r2, r6, r7
 80082fc:	2a10      	cmp	r2, #16
 80082fe:	f63f af7e 	bhi.w	80081fe <_Unwind_VRS_Pop+0x1a>
 8008302:	2e0f      	cmp	r6, #15
 8008304:	f63f af7b 	bhi.w	80081fe <_Unwind_VRS_Pop+0x1a>
 8008308:	682a      	ldr	r2, [r5, #0]
 800830a:	07d1      	lsls	r1, r2, #31
 800830c:	d508      	bpl.n	8008320 <_Unwind_VRS_Pop+0x13c>
 800830e:	4628      	mov	r0, r5
 8008310:	f022 0203 	bic.w	r2, r2, #3
 8008314:	f840 2b48 	str.w	r2, [r0], #72
 8008318:	9301      	str	r3, [sp, #4]
 800831a:	f000 f8b3 	bl	8008484 <__gnu_Unwind_Save_VFP>
 800831e:	9b01      	ldr	r3, [sp, #4]
 8008320:	9301      	str	r3, [sp, #4]
 8008322:	ac22      	add	r4, sp, #136	; 0x88
 8008324:	4620      	mov	r0, r4
 8008326:	f000 f8ad 	bl	8008484 <__gnu_Unwind_Save_VFP>
 800832a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800832c:	9b01      	ldr	r3, [sp, #4]
 800832e:	2f00      	cmp	r7, #0
 8008330:	f000 8095 	beq.w	800845e <_Unwind_VRS_Pop+0x27a>
 8008334:	007f      	lsls	r7, r7, #1
 8008336:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800833a:	f04f 0800 	mov.w	r8, #0
 800833e:	3c04      	subs	r4, #4
 8008340:	eb01 0287 	add.w	r2, r1, r7, lsl #2
 8008344:	f851 0b04 	ldr.w	r0, [r1], #4
 8008348:	f844 0f04 	str.w	r0, [r4, #4]!
 800834c:	4291      	cmp	r1, r2
 800834e:	d1f9      	bne.n	8008344 <_Unwind_VRS_Pop+0x160>
 8008350:	f1b8 0f00 	cmp.w	r8, #0
 8008354:	d00f      	beq.n	8008376 <_Unwind_VRS_Pop+0x192>
 8008356:	ac02      	add	r4, sp, #8
 8008358:	2e10      	cmp	r6, #16
 800835a:	4631      	mov	r1, r6
 800835c:	bf38      	it	cc
 800835e:	2110      	movcc	r1, #16
 8008360:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8008364:	3984      	subs	r1, #132	; 0x84
 8008366:	eb02 04c8 	add.w	r4, r2, r8, lsl #3
 800836a:	f852 0b04 	ldr.w	r0, [r2], #4
 800836e:	f841 0f04 	str.w	r0, [r1, #4]!
 8008372:	4294      	cmp	r4, r2
 8008374:	d1f9      	bne.n	800836a <_Unwind_VRS_Pop+0x186>
 8008376:	2b01      	cmp	r3, #1
 8008378:	f47f af7b 	bne.w	8008272 <_Unwind_VRS_Pop+0x8e>
 800837c:	ac22      	add	r4, sp, #136	; 0x88
 800837e:	3204      	adds	r2, #4
 8008380:	63aa      	str	r2, [r5, #56]	; 0x38
 8008382:	4620      	mov	r0, r4
 8008384:	f000 f87a 	bl	800847c <__gnu_Unwind_Restore_VFP>
 8008388:	e77d      	b.n	8008286 <_Unwind_VRS_Pop+0xa2>
 800838a:	f023 0308 	bic.w	r3, r3, #8
 800838e:	602b      	str	r3, [r5, #0]
 8008390:	f505 70a8 	add.w	r0, r5, #336	; 0x150
 8008394:	f000 f8ac 	bl	80084f0 <__gnu_Unwind_Save_WMMXD>
 8008398:	e799      	b.n	80082ce <_Unwind_VRS_Pop+0xea>
 800839a:	f1b8 0f10 	cmp.w	r8, #16
 800839e:	682a      	ldr	r2, [r5, #0]
 80083a0:	d943      	bls.n	800842a <_Unwind_VRS_Pop+0x246>
 80083a2:	07d0      	lsls	r0, r2, #31
 80083a4:	f1a8 0810 	sub.w	r8, r8, #16
 80083a8:	d50b      	bpl.n	80083c2 <_Unwind_VRS_Pop+0x1de>
 80083aa:	4628      	mov	r0, r5
 80083ac:	f022 0201 	bic.w	r2, r2, #1
 80083b0:	f042 0202 	orr.w	r2, r2, #2
 80083b4:	f840 2b48 	str.w	r2, [r0], #72
 80083b8:	9301      	str	r3, [sp, #4]
 80083ba:	f000 f86b 	bl	8008494 <__gnu_Unwind_Save_VFP_D>
 80083be:	682a      	ldr	r2, [r5, #0]
 80083c0:	9b01      	ldr	r3, [sp, #4]
 80083c2:	0751      	lsls	r1, r2, #29
 80083c4:	d425      	bmi.n	8008412 <_Unwind_VRS_Pop+0x22e>
 80083c6:	2e0f      	cmp	r6, #15
 80083c8:	d804      	bhi.n	80083d4 <_Unwind_VRS_Pop+0x1f0>
 80083ca:	a822      	add	r0, sp, #136	; 0x88
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	f000 f861 	bl	8008494 <__gnu_Unwind_Save_VFP_D>
 80083d2:	9b01      	ldr	r3, [sp, #4]
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	ac02      	add	r4, sp, #8
 80083d8:	4620      	mov	r0, r4
 80083da:	f000 f863 	bl	80084a4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80083de:	f1c6 0110 	rsb	r1, r6, #16
 80083e2:	2900      	cmp	r1, #0
 80083e4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80083e6:	9b01      	ldr	r3, [sp, #4]
 80083e8:	ddb6      	ble.n	8008358 <_Unwind_VRS_Pop+0x174>
 80083ea:	ac22      	add	r4, sp, #136	; 0x88
 80083ec:	004f      	lsls	r7, r1, #1
 80083ee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80083f2:	4611      	mov	r1, r2
 80083f4:	e7a3      	b.n	800833e <_Unwind_VRS_Pop+0x15a>
 80083f6:	a822      	add	r0, sp, #136	; 0x88
 80083f8:	f000 f848 	bl	800848c <__gnu_Unwind_Restore_VFP_D>
 80083fc:	e73d      	b.n	800827a <_Unwind_VRS_Pop+0x96>
 80083fe:	f023 0310 	bic.w	r3, r3, #16
 8008402:	602b      	str	r3, [r5, #0]
 8008404:	f505 70e8 	add.w	r0, r5, #464	; 0x1d0
 8008408:	9201      	str	r2, [sp, #4]
 800840a:	f000 f89d 	bl	8008548 <__gnu_Unwind_Save_WMMXC>
 800840e:	9a01      	ldr	r2, [sp, #4]
 8008410:	e701      	b.n	8008216 <_Unwind_VRS_Pop+0x32>
 8008412:	4628      	mov	r0, r5
 8008414:	f022 0204 	bic.w	r2, r2, #4
 8008418:	f840 2bd0 	str.w	r2, [r0], #208
 800841c:	9301      	str	r3, [sp, #4]
 800841e:	f000 f841 	bl	80084a4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8008422:	9b01      	ldr	r3, [sp, #4]
 8008424:	e7cf      	b.n	80083c6 <_Unwind_VRS_Pop+0x1e2>
 8008426:	682a      	ldr	r2, [r5, #0]
 8008428:	e7cb      	b.n	80083c2 <_Unwind_VRS_Pop+0x1de>
 800842a:	07d0      	lsls	r0, r2, #31
 800842c:	d50a      	bpl.n	8008444 <_Unwind_VRS_Pop+0x260>
 800842e:	4628      	mov	r0, r5
 8008430:	f022 0201 	bic.w	r2, r2, #1
 8008434:	f042 0202 	orr.w	r2, r2, #2
 8008438:	f840 2b48 	str.w	r2, [r0], #72
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	f000 f829 	bl	8008494 <__gnu_Unwind_Save_VFP_D>
 8008442:	9b01      	ldr	r3, [sp, #4]
 8008444:	9301      	str	r3, [sp, #4]
 8008446:	ac22      	add	r4, sp, #136	; 0x88
 8008448:	4620      	mov	r0, r4
 800844a:	f000 f823 	bl	8008494 <__gnu_Unwind_Save_VFP_D>
 800844e:	46b8      	mov	r8, r7
 8008450:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008452:	9b01      	ldr	r3, [sp, #4]
 8008454:	2f00      	cmp	r7, #0
 8008456:	f47f af6d 	bne.w	8008334 <_Unwind_VRS_Pop+0x150>
 800845a:	460a      	mov	r2, r1
 800845c:	e709      	b.n	8008272 <_Unwind_VRS_Pop+0x8e>
 800845e:	460a      	mov	r2, r1
 8008460:	e78d      	b.n	800837e <_Unwind_VRS_Pop+0x19a>
 8008462:	bf00      	nop

08008464 <__restore_core_regs>:
 8008464:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8008468:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800846c:	469c      	mov	ip, r3
 800846e:	46a6      	mov	lr, r4
 8008470:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8008474:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8008478:	46e5      	mov	sp, ip
 800847a:	bd00      	pop	{pc}

0800847c <__gnu_Unwind_Restore_VFP>:
 800847c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop

08008484 <__gnu_Unwind_Save_VFP>:
 8008484:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop

0800848c <__gnu_Unwind_Restore_VFP_D>:
 800848c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop

08008494 <__gnu_Unwind_Save_VFP_D>:
 8008494:	ec80 0b20 	vstmia	r0, {d0-d15}
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop

0800849c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800849c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop

080084a4 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80084a4:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop

080084ac <__gnu_Unwind_Restore_WMMXD>:
 80084ac:	ecf0 0102 	ldfe	f0, [r0], #8
 80084b0:	ecf0 1102 	ldfe	f1, [r0], #8
 80084b4:	ecf0 2102 	ldfe	f2, [r0], #8
 80084b8:	ecf0 3102 	ldfe	f3, [r0], #8
 80084bc:	ecf0 4102 	ldfe	f4, [r0], #8
 80084c0:	ecf0 5102 	ldfe	f5, [r0], #8
 80084c4:	ecf0 6102 	ldfe	f6, [r0], #8
 80084c8:	ecf0 7102 	ldfe	f7, [r0], #8
 80084cc:	ecf0 8102 	ldfp	f0, [r0], #8
 80084d0:	ecf0 9102 	ldfp	f1, [r0], #8
 80084d4:	ecf0 a102 	ldfp	f2, [r0], #8
 80084d8:	ecf0 b102 	ldfp	f3, [r0], #8
 80084dc:	ecf0 c102 	ldfp	f4, [r0], #8
 80084e0:	ecf0 d102 	ldfp	f5, [r0], #8
 80084e4:	ecf0 e102 	ldfp	f6, [r0], #8
 80084e8:	ecf0 f102 	ldfp	f7, [r0], #8
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop

080084f0 <__gnu_Unwind_Save_WMMXD>:
 80084f0:	ece0 0102 	stfe	f0, [r0], #8
 80084f4:	ece0 1102 	stfe	f1, [r0], #8
 80084f8:	ece0 2102 	stfe	f2, [r0], #8
 80084fc:	ece0 3102 	stfe	f3, [r0], #8
 8008500:	ece0 4102 	stfe	f4, [r0], #8
 8008504:	ece0 5102 	stfe	f5, [r0], #8
 8008508:	ece0 6102 	stfe	f6, [r0], #8
 800850c:	ece0 7102 	stfe	f7, [r0], #8
 8008510:	ece0 8102 	stfp	f0, [r0], #8
 8008514:	ece0 9102 	stfp	f1, [r0], #8
 8008518:	ece0 a102 	stfp	f2, [r0], #8
 800851c:	ece0 b102 	stfp	f3, [r0], #8
 8008520:	ece0 c102 	stfp	f4, [r0], #8
 8008524:	ece0 d102 	stfp	f5, [r0], #8
 8008528:	ece0 e102 	stfp	f6, [r0], #8
 800852c:	ece0 f102 	stfp	f7, [r0], #8
 8008530:	4770      	bx	lr
 8008532:	bf00      	nop

08008534 <__gnu_Unwind_Restore_WMMXC>:
 8008534:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8008538:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 800853c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8008540:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop

08008548 <__gnu_Unwind_Save_WMMXC>:
 8008548:	fca0 8101 	stc2	1, cr8, [r0], #4
 800854c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8008550:	fca0 a101 	stc2	1, cr10, [r0], #4
 8008554:	fca0 b101 	stc2	1, cr11, [r0], #4
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop

0800855c <_Unwind_RaiseException>:
 800855c:	46ec      	mov	ip, sp
 800855e:	b500      	push	{lr}
 8008560:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008564:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008570:	a901      	add	r1, sp, #4
 8008572:	f7ff fbdd 	bl	8007d30 <__gnu_Unwind_RaiseException>
 8008576:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800857a:	b012      	add	sp, #72	; 0x48
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop

08008580 <_Unwind_Resume>:
 8008580:	46ec      	mov	ip, sp
 8008582:	b500      	push	{lr}
 8008584:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008588:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800858c:	f04f 0300 	mov.w	r3, #0
 8008590:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008594:	a901      	add	r1, sp, #4
 8008596:	f7ff fc05 	bl	8007da4 <__gnu_Unwind_Resume>
 800859a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800859e:	b012      	add	sp, #72	; 0x48
 80085a0:	4770      	bx	lr
 80085a2:	bf00      	nop

080085a4 <_Unwind_Resume_or_Rethrow>:
 80085a4:	46ec      	mov	ip, sp
 80085a6:	b500      	push	{lr}
 80085a8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80085ac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80085b0:	f04f 0300 	mov.w	r3, #0
 80085b4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80085b8:	a901      	add	r1, sp, #4
 80085ba:	f7ff fc15 	bl	8007de8 <__gnu_Unwind_Resume_or_Rethrow>
 80085be:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80085c2:	b012      	add	sp, #72	; 0x48
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop

080085c8 <_Unwind_ForcedUnwind>:
 80085c8:	46ec      	mov	ip, sp
 80085ca:	b500      	push	{lr}
 80085cc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80085d0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80085d4:	f04f 0300 	mov.w	r3, #0
 80085d8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80085dc:	ab01      	add	r3, sp, #4
 80085de:	f7ff fbd7 	bl	8007d90 <__gnu_Unwind_ForcedUnwind>
 80085e2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80085e6:	b012      	add	sp, #72	; 0x48
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop

080085ec <_Unwind_Backtrace>:
 80085ec:	46ec      	mov	ip, sp
 80085ee:	b500      	push	{lr}
 80085f0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80085f4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80085f8:	f04f 0300 	mov.w	r3, #0
 80085fc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008600:	aa01      	add	r2, sp, #4
 8008602:	f7ff fc47 	bl	8007e94 <__gnu_Unwind_Backtrace>
 8008606:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800860a:	b012      	add	sp, #72	; 0x48
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <next_unwind_byte>:
 8008610:	7a02      	ldrb	r2, [r0, #8]
 8008612:	b982      	cbnz	r2, 8008636 <next_unwind_byte+0x26>
 8008614:	7a43      	ldrb	r3, [r0, #9]
 8008616:	b1ab      	cbz	r3, 8008644 <next_unwind_byte+0x34>
 8008618:	6842      	ldr	r2, [r0, #4]
 800861a:	3b01      	subs	r3, #1
 800861c:	b410      	push	{r4}
 800861e:	7243      	strb	r3, [r0, #9]
 8008620:	6813      	ldr	r3, [r2, #0]
 8008622:	2103      	movs	r1, #3
 8008624:	1d14      	adds	r4, r2, #4
 8008626:	7201      	strb	r1, [r0, #8]
 8008628:	021a      	lsls	r2, r3, #8
 800862a:	6044      	str	r4, [r0, #4]
 800862c:	6002      	str	r2, [r0, #0]
 800862e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008632:	0e18      	lsrs	r0, r3, #24
 8008634:	4770      	bx	lr
 8008636:	6803      	ldr	r3, [r0, #0]
 8008638:	3a01      	subs	r2, #1
 800863a:	7202      	strb	r2, [r0, #8]
 800863c:	021a      	lsls	r2, r3, #8
 800863e:	6002      	str	r2, [r0, #0]
 8008640:	0e18      	lsrs	r0, r3, #24
 8008642:	4770      	bx	lr
 8008644:	20b0      	movs	r0, #176	; 0xb0
 8008646:	4770      	bx	lr

08008648 <_Unwind_GetGR.constprop.0>:
 8008648:	b500      	push	{lr}
 800864a:	b085      	sub	sp, #20
 800864c:	aa03      	add	r2, sp, #12
 800864e:	2300      	movs	r3, #0
 8008650:	9200      	str	r2, [sp, #0]
 8008652:	4619      	mov	r1, r3
 8008654:	220c      	movs	r2, #12
 8008656:	f7ff fbd7 	bl	8007e08 <_Unwind_VRS_Get>
 800865a:	9803      	ldr	r0, [sp, #12]
 800865c:	b005      	add	sp, #20
 800865e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008662:	bf00      	nop

08008664 <unwind_UCB_from_context>:
 8008664:	e7f0      	b.n	8008648 <_Unwind_GetGR.constprop.0>
 8008666:	bf00      	nop

08008668 <__gnu_unwind_execute>:
 8008668:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800866c:	4605      	mov	r5, r0
 800866e:	b085      	sub	sp, #20
 8008670:	460e      	mov	r6, r1
 8008672:	f04f 0800 	mov.w	r8, #0
 8008676:	4630      	mov	r0, r6
 8008678:	f7ff ffca 	bl	8008610 <next_unwind_byte>
 800867c:	28b0      	cmp	r0, #176	; 0xb0
 800867e:	4604      	mov	r4, r0
 8008680:	f000 80b1 	beq.w	80087e6 <__gnu_unwind_execute+0x17e>
 8008684:	0607      	lsls	r7, r0, #24
 8008686:	d520      	bpl.n	80086ca <__gnu_unwind_execute+0x62>
 8008688:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 800868c:	2b80      	cmp	r3, #128	; 0x80
 800868e:	d065      	beq.n	800875c <__gnu_unwind_execute+0xf4>
 8008690:	2b90      	cmp	r3, #144	; 0x90
 8008692:	d036      	beq.n	8008702 <__gnu_unwind_execute+0x9a>
 8008694:	2ba0      	cmp	r3, #160	; 0xa0
 8008696:	d078      	beq.n	800878a <__gnu_unwind_execute+0x122>
 8008698:	2bb0      	cmp	r3, #176	; 0xb0
 800869a:	d047      	beq.n	800872c <__gnu_unwind_execute+0xc4>
 800869c:	2bc0      	cmp	r3, #192	; 0xc0
 800869e:	f000 808a 	beq.w	80087b6 <__gnu_unwind_execute+0x14e>
 80086a2:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80086a6:	2bd0      	cmp	r3, #208	; 0xd0
 80086a8:	d10b      	bne.n	80086c2 <__gnu_unwind_execute+0x5a>
 80086aa:	f000 0207 	and.w	r2, r0, #7
 80086ae:	3201      	adds	r2, #1
 80086b0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80086b4:	2305      	movs	r3, #5
 80086b6:	2101      	movs	r1, #1
 80086b8:	4628      	mov	r0, r5
 80086ba:	f7ff fd93 	bl	80081e4 <_Unwind_VRS_Pop>
 80086be:	2800      	cmp	r0, #0
 80086c0:	d0d9      	beq.n	8008676 <__gnu_unwind_execute+0xe>
 80086c2:	2009      	movs	r0, #9
 80086c4:	b005      	add	sp, #20
 80086c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086ca:	f10d 090c 	add.w	r9, sp, #12
 80086ce:	2300      	movs	r3, #0
 80086d0:	4619      	mov	r1, r3
 80086d2:	0087      	lsls	r7, r0, #2
 80086d4:	f8cd 9000 	str.w	r9, [sp]
 80086d8:	220d      	movs	r2, #13
 80086da:	4628      	mov	r0, r5
 80086dc:	f7ff fb94 	bl	8007e08 <_Unwind_VRS_Get>
 80086e0:	b2ff      	uxtb	r7, r7
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	f8cd 9000 	str.w	r9, [sp]
 80086e8:	3704      	adds	r7, #4
 80086ea:	0660      	lsls	r0, r4, #25
 80086ec:	bf4c      	ite	mi
 80086ee:	1bdf      	submi	r7, r3, r7
 80086f0:	18ff      	addpl	r7, r7, r3
 80086f2:	2300      	movs	r3, #0
 80086f4:	4619      	mov	r1, r3
 80086f6:	220d      	movs	r2, #13
 80086f8:	4628      	mov	r0, r5
 80086fa:	9703      	str	r7, [sp, #12]
 80086fc:	f7ff fba6 	bl	8007e4c <_Unwind_VRS_Set>
 8008700:	e7b9      	b.n	8008676 <__gnu_unwind_execute+0xe>
 8008702:	f000 030d 	and.w	r3, r0, #13
 8008706:	2b0d      	cmp	r3, #13
 8008708:	d0db      	beq.n	80086c2 <__gnu_unwind_execute+0x5a>
 800870a:	af03      	add	r7, sp, #12
 800870c:	2300      	movs	r3, #0
 800870e:	f000 020f 	and.w	r2, r0, #15
 8008712:	4619      	mov	r1, r3
 8008714:	9700      	str	r7, [sp, #0]
 8008716:	4628      	mov	r0, r5
 8008718:	f7ff fb76 	bl	8007e08 <_Unwind_VRS_Get>
 800871c:	2300      	movs	r3, #0
 800871e:	9700      	str	r7, [sp, #0]
 8008720:	4619      	mov	r1, r3
 8008722:	220d      	movs	r2, #13
 8008724:	4628      	mov	r0, r5
 8008726:	f7ff fb91 	bl	8007e4c <_Unwind_VRS_Set>
 800872a:	e7a4      	b.n	8008676 <__gnu_unwind_execute+0xe>
 800872c:	28b1      	cmp	r0, #177	; 0xb1
 800872e:	d05f      	beq.n	80087f0 <__gnu_unwind_execute+0x188>
 8008730:	28b2      	cmp	r0, #178	; 0xb2
 8008732:	f000 80cc 	beq.w	80088ce <__gnu_unwind_execute+0x266>
 8008736:	28b3      	cmp	r0, #179	; 0xb3
 8008738:	d07e      	beq.n	8008838 <__gnu_unwind_execute+0x1d0>
 800873a:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 800873e:	2bb4      	cmp	r3, #180	; 0xb4
 8008740:	d0bf      	beq.n	80086c2 <__gnu_unwind_execute+0x5a>
 8008742:	f000 0207 	and.w	r2, r0, #7
 8008746:	3201      	adds	r2, #1
 8008748:	2301      	movs	r3, #1
 800874a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800874e:	4619      	mov	r1, r3
 8008750:	4628      	mov	r0, r5
 8008752:	f7ff fd47 	bl	80081e4 <_Unwind_VRS_Pop>
 8008756:	2800      	cmp	r0, #0
 8008758:	d08d      	beq.n	8008676 <__gnu_unwind_execute+0xe>
 800875a:	e7b2      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 800875c:	4630      	mov	r0, r6
 800875e:	f7ff ff57 	bl	8008610 <next_unwind_byte>
 8008762:	0224      	lsls	r4, r4, #8
 8008764:	4304      	orrs	r4, r0
 8008766:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800876a:	d0aa      	beq.n	80086c2 <__gnu_unwind_execute+0x5a>
 800876c:	0124      	lsls	r4, r4, #4
 800876e:	2300      	movs	r3, #0
 8008770:	b2a2      	uxth	r2, r4
 8008772:	4619      	mov	r1, r3
 8008774:	4628      	mov	r0, r5
 8008776:	f7ff fd35 	bl	80081e4 <_Unwind_VRS_Pop>
 800877a:	2800      	cmp	r0, #0
 800877c:	d1a1      	bne.n	80086c2 <__gnu_unwind_execute+0x5a>
 800877e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8008782:	bf18      	it	ne
 8008784:	f04f 0801 	movne.w	r8, #1
 8008788:	e775      	b.n	8008676 <__gnu_unwind_execute+0xe>
 800878a:	43c2      	mvns	r2, r0
 800878c:	f002 0307 	and.w	r3, r2, #7
 8008790:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8008794:	411a      	asrs	r2, r3
 8008796:	0701      	lsls	r1, r0, #28
 8008798:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 800879c:	f04f 0300 	mov.w	r3, #0
 80087a0:	bf48      	it	mi
 80087a2:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 80087a6:	4619      	mov	r1, r3
 80087a8:	4628      	mov	r0, r5
 80087aa:	f7ff fd1b 	bl	80081e4 <_Unwind_VRS_Pop>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	f43f af61 	beq.w	8008676 <__gnu_unwind_execute+0xe>
 80087b4:	e785      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 80087b6:	28c6      	cmp	r0, #198	; 0xc6
 80087b8:	d051      	beq.n	800885e <__gnu_unwind_execute+0x1f6>
 80087ba:	28c7      	cmp	r0, #199	; 0xc7
 80087bc:	d05a      	beq.n	8008874 <__gnu_unwind_execute+0x20c>
 80087be:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80087c2:	2bc0      	cmp	r3, #192	; 0xc0
 80087c4:	d069      	beq.n	800889a <__gnu_unwind_execute+0x232>
 80087c6:	28c8      	cmp	r0, #200	; 0xc8
 80087c8:	d075      	beq.n	80088b6 <__gnu_unwind_execute+0x24e>
 80087ca:	28c9      	cmp	r0, #201	; 0xc9
 80087cc:	f47f af79 	bne.w	80086c2 <__gnu_unwind_execute+0x5a>
 80087d0:	4630      	mov	r0, r6
 80087d2:	f7ff ff1d 	bl	8008610 <next_unwind_byte>
 80087d6:	0302      	lsls	r2, r0, #12
 80087d8:	f000 000f 	and.w	r0, r0, #15
 80087dc:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80087e0:	3001      	adds	r0, #1
 80087e2:	4302      	orrs	r2, r0
 80087e4:	e766      	b.n	80086b4 <__gnu_unwind_execute+0x4c>
 80087e6:	f1b8 0f00 	cmp.w	r8, #0
 80087ea:	d014      	beq.n	8008816 <__gnu_unwind_execute+0x1ae>
 80087ec:	2000      	movs	r0, #0
 80087ee:	e769      	b.n	80086c4 <__gnu_unwind_execute+0x5c>
 80087f0:	4630      	mov	r0, r6
 80087f2:	f7ff ff0d 	bl	8008610 <next_unwind_byte>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	f43f af63 	beq.w	80086c2 <__gnu_unwind_execute+0x5a>
 80087fc:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8008800:	f47f af5f 	bne.w	80086c2 <__gnu_unwind_execute+0x5a>
 8008804:	4602      	mov	r2, r0
 8008806:	4619      	mov	r1, r3
 8008808:	4628      	mov	r0, r5
 800880a:	f7ff fceb 	bl	80081e4 <_Unwind_VRS_Pop>
 800880e:	2800      	cmp	r0, #0
 8008810:	f43f af31 	beq.w	8008676 <__gnu_unwind_execute+0xe>
 8008814:	e755      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 8008816:	ac03      	add	r4, sp, #12
 8008818:	4643      	mov	r3, r8
 800881a:	220e      	movs	r2, #14
 800881c:	4641      	mov	r1, r8
 800881e:	9400      	str	r4, [sp, #0]
 8008820:	4628      	mov	r0, r5
 8008822:	f7ff faf1 	bl	8007e08 <_Unwind_VRS_Get>
 8008826:	9400      	str	r4, [sp, #0]
 8008828:	4628      	mov	r0, r5
 800882a:	4643      	mov	r3, r8
 800882c:	220f      	movs	r2, #15
 800882e:	4641      	mov	r1, r8
 8008830:	f7ff fb0c 	bl	8007e4c <_Unwind_VRS_Set>
 8008834:	4640      	mov	r0, r8
 8008836:	e745      	b.n	80086c4 <__gnu_unwind_execute+0x5c>
 8008838:	4630      	mov	r0, r6
 800883a:	f7ff fee9 	bl	8008610 <next_unwind_byte>
 800883e:	0301      	lsls	r1, r0, #12
 8008840:	f000 000f 	and.w	r0, r0, #15
 8008844:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8008848:	1c42      	adds	r2, r0, #1
 800884a:	2301      	movs	r3, #1
 800884c:	430a      	orrs	r2, r1
 800884e:	4628      	mov	r0, r5
 8008850:	4619      	mov	r1, r3
 8008852:	f7ff fcc7 	bl	80081e4 <_Unwind_VRS_Pop>
 8008856:	2800      	cmp	r0, #0
 8008858:	f43f af0d 	beq.w	8008676 <__gnu_unwind_execute+0xe>
 800885c:	e731      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 800885e:	4630      	mov	r0, r6
 8008860:	f7ff fed6 	bl	8008610 <next_unwind_byte>
 8008864:	0301      	lsls	r1, r0, #12
 8008866:	f000 000f 	and.w	r0, r0, #15
 800886a:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800886e:	1c42      	adds	r2, r0, #1
 8008870:	2303      	movs	r3, #3
 8008872:	e7eb      	b.n	800884c <__gnu_unwind_execute+0x1e4>
 8008874:	4630      	mov	r0, r6
 8008876:	f7ff fecb 	bl	8008610 <next_unwind_byte>
 800887a:	4602      	mov	r2, r0
 800887c:	2800      	cmp	r0, #0
 800887e:	f43f af20 	beq.w	80086c2 <__gnu_unwind_execute+0x5a>
 8008882:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8008886:	f47f af1c 	bne.w	80086c2 <__gnu_unwind_execute+0x5a>
 800888a:	2104      	movs	r1, #4
 800888c:	4628      	mov	r0, r5
 800888e:	f7ff fca9 	bl	80081e4 <_Unwind_VRS_Pop>
 8008892:	2800      	cmp	r0, #0
 8008894:	f43f aeef 	beq.w	8008676 <__gnu_unwind_execute+0xe>
 8008898:	e713      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 800889a:	f000 020f 	and.w	r2, r0, #15
 800889e:	3201      	adds	r2, #1
 80088a0:	2303      	movs	r3, #3
 80088a2:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80088a6:	4619      	mov	r1, r3
 80088a8:	4628      	mov	r0, r5
 80088aa:	f7ff fc9b 	bl	80081e4 <_Unwind_VRS_Pop>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	f43f aee1 	beq.w	8008676 <__gnu_unwind_execute+0xe>
 80088b4:	e705      	b.n	80086c2 <__gnu_unwind_execute+0x5a>
 80088b6:	4630      	mov	r0, r6
 80088b8:	f7ff feaa 	bl	8008610 <next_unwind_byte>
 80088bc:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80088c0:	f000 030f 	and.w	r3, r0, #15
 80088c4:	3210      	adds	r2, #16
 80088c6:	3301      	adds	r3, #1
 80088c8:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80088cc:	e6f2      	b.n	80086b4 <__gnu_unwind_execute+0x4c>
 80088ce:	2300      	movs	r3, #0
 80088d0:	f10d 090c 	add.w	r9, sp, #12
 80088d4:	220d      	movs	r2, #13
 80088d6:	4619      	mov	r1, r3
 80088d8:	f8cd 9000 	str.w	r9, [sp]
 80088dc:	4628      	mov	r0, r5
 80088de:	f7ff fa93 	bl	8007e08 <_Unwind_VRS_Get>
 80088e2:	4630      	mov	r0, r6
 80088e4:	f7ff fe94 	bl	8008610 <next_unwind_byte>
 80088e8:	0602      	lsls	r2, r0, #24
 80088ea:	f04f 0702 	mov.w	r7, #2
 80088ee:	d50c      	bpl.n	800890a <__gnu_unwind_execute+0x2a2>
 80088f0:	9b03      	ldr	r3, [sp, #12]
 80088f2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80088f6:	40b8      	lsls	r0, r7
 80088f8:	4403      	add	r3, r0
 80088fa:	4630      	mov	r0, r6
 80088fc:	9303      	str	r3, [sp, #12]
 80088fe:	f7ff fe87 	bl	8008610 <next_unwind_byte>
 8008902:	0603      	lsls	r3, r0, #24
 8008904:	f107 0707 	add.w	r7, r7, #7
 8008908:	d4f2      	bmi.n	80088f0 <__gnu_unwind_execute+0x288>
 800890a:	9b03      	ldr	r3, [sp, #12]
 800890c:	f8cd 9000 	str.w	r9, [sp]
 8008910:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 8008914:	f503 7201 	add.w	r2, r3, #516	; 0x204
 8008918:	40bc      	lsls	r4, r7
 800891a:	2300      	movs	r3, #0
 800891c:	4414      	add	r4, r2
 800891e:	4619      	mov	r1, r3
 8008920:	220d      	movs	r2, #13
 8008922:	4628      	mov	r0, r5
 8008924:	9403      	str	r4, [sp, #12]
 8008926:	f7ff fa91 	bl	8007e4c <_Unwind_VRS_Set>
 800892a:	e6a4      	b.n	8008676 <__gnu_unwind_execute+0xe>

0800892c <__gnu_unwind_frame>:
 800892c:	b510      	push	{r4, lr}
 800892e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008930:	b084      	sub	sp, #16
 8008932:	685a      	ldr	r2, [r3, #4]
 8008934:	2003      	movs	r0, #3
 8008936:	f88d 000c 	strb.w	r0, [sp, #12]
 800893a:	79dc      	ldrb	r4, [r3, #7]
 800893c:	f88d 400d 	strb.w	r4, [sp, #13]
 8008940:	0212      	lsls	r2, r2, #8
 8008942:	3308      	adds	r3, #8
 8008944:	4608      	mov	r0, r1
 8008946:	a901      	add	r1, sp, #4
 8008948:	9201      	str	r2, [sp, #4]
 800894a:	9302      	str	r3, [sp, #8]
 800894c:	f7ff fe8c 	bl	8008668 <__gnu_unwind_execute>
 8008950:	b004      	add	sp, #16
 8008952:	bd10      	pop	{r4, pc}

08008954 <_Unwind_GetRegionStart>:
 8008954:	b508      	push	{r3, lr}
 8008956:	f7ff fe85 	bl	8008664 <unwind_UCB_from_context>
 800895a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800895c:	bd08      	pop	{r3, pc}
 800895e:	bf00      	nop

08008960 <_Unwind_GetLanguageSpecificData>:
 8008960:	b508      	push	{r3, lr}
 8008962:	f7ff fe7f 	bl	8008664 <unwind_UCB_from_context>
 8008966:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8008968:	79c3      	ldrb	r3, [r0, #7]
 800896a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800896e:	3008      	adds	r0, #8
 8008970:	bd08      	pop	{r3, pc}
 8008972:	bf00      	nop

08008974 <_Unwind_GetDataRelBase>:
 8008974:	b508      	push	{r3, lr}
 8008976:	f01f fd53 	bl	8028420 <abort>
 800897a:	bf00      	nop

0800897c <_Unwind_GetTextRelBase>:
 800897c:	b508      	push	{r3, lr}
 800897e:	f7ff fff9 	bl	8008974 <_Unwind_GetDataRelBase>
 8008982:	bf00      	nop

08008984 <__aeabi_idiv0>:
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop

08008988 <BSP_PB_Init>:
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8008988:	4a25      	ldr	r2, [pc, #148]	; (8008a20 <BSP_PB_Init+0x98>)
{
 800898a:	460b      	mov	r3, r1
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800898c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800898e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
{
 8008992:	b530      	push	{r4, r5, lr}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8008994:	6311      	str	r1, [r2, #48]	; 0x30
{
 8008996:	b089      	sub	sp, #36	; 0x24
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8008998:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800899a:	4604      	mov	r4, r0
 800899c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80089a0:	bb28      	cbnz	r0, 80089ee <BSP_PB_Init+0x66>
 80089a2:	9200      	str	r2, [sp, #0]
 80089a4:	9a00      	ldr	r2, [sp, #0]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80089a6:	b343      	cbz	r3, 80089fa <BSP_PB_Init+0x72>
    gpio_init_structure.Pull = GPIO_NOPULL;
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d11e      	bne.n	80089ea <BSP_PB_Init+0x62>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
    gpio_init_structure.Pull = GPIO_NOPULL;
 80089ac:	2500      	movs	r5, #0
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
    
    if(Button != BUTTON_WAKEUP)
    {
      gpio_init_structure.Mode = GPIO_MODE_IT_FALLING; 
 80089ae:	481d      	ldr	r0, [pc, #116]	; (8008a24 <BSP_PB_Init+0x9c>)
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80089b0:	491d      	ldr	r1, [pc, #116]	; (8008a28 <BSP_PB_Init+0xa0>)
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80089b2:	2202      	movs	r2, #2
      gpio_init_structure.Mode = GPIO_MODE_IT_FALLING; 
 80089b4:	4b1d      	ldr	r3, [pc, #116]	; (8008a2c <BSP_PB_Init+0xa4>)
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80089b6:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
      gpio_init_structure.Mode = GPIO_MODE_IT_FALLING; 
 80089ba:	42ac      	cmp	r4, r5
 80089bc:	bf18      	it	ne
 80089be:	4603      	movne	r3, r0
    else
    {
      gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
    }
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80089c0:	481b      	ldr	r0, [pc, #108]	; (8008a30 <BSP_PB_Init+0xa8>)
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80089c2:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80089c4:	a903      	add	r1, sp, #12
 80089c6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80089ca:	9206      	str	r2, [sp, #24]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80089cc:	e9cd 3504 	strd	r3, r5, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80089d0:	f000 ff78 	bl	80098c4 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80089d4:	4b17      	ldr	r3, [pc, #92]	; (8008a34 <BSP_PB_Init+0xac>)
 80089d6:	462a      	mov	r2, r5
 80089d8:	210f      	movs	r1, #15
 80089da:	f913 4014 	ldrsb.w	r4, [r3, r4, lsl #1]
 80089de:	4620      	mov	r0, r4
 80089e0:	f000 fcc8 	bl	8009374 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80089e4:	4620      	mov	r0, r4
 80089e6:	f000 fcfb 	bl	80093e0 <HAL_NVIC_EnableIRQ>
  }
}
 80089ea:	b009      	add	sp, #36	; 0x24
 80089ec:	bd30      	pop	{r4, r5, pc}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80089ee:	2801      	cmp	r0, #1
 80089f0:	d013      	beq.n	8008a1a <BSP_PB_Init+0x92>
 80089f2:	9202      	str	r2, [sp, #8]
 80089f4:	9a02      	ldr	r2, [sp, #8]
  if(ButtonMode == BUTTON_MODE_GPIO)
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1d6      	bne.n	80089a8 <BSP_PB_Init+0x20>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80089fa:	4d0b      	ldr	r5, [pc, #44]	; (8008a28 <BSP_PB_Init+0xa0>)
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80089fc:	2202      	movs	r2, #2
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80089fe:	480c      	ldr	r0, [pc, #48]	; (8008a30 <BSP_PB_Init+0xa8>)
 8008a00:	a903      	add	r1, sp, #12
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8008a02:	f835 5014 	ldrh.w	r5, [r5, r4, lsl #1]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8008a06:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8008a0a:	9503      	str	r5, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8008a0c:	9206      	str	r2, [sp, #24]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8008a0e:	e9cd 3304 	strd	r3, r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8008a12:	f000 ff57 	bl	80098c4 <HAL_GPIO_Init>
}
 8008a16:	b009      	add	sp, #36	; 0x24
 8008a18:	bd30      	pop	{r4, r5, pc}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8008a1a:	9201      	str	r2, [sp, #4]
 8008a1c:	9a01      	ldr	r2, [sp, #4]
 8008a1e:	e7c2      	b.n	80089a6 <BSP_PB_Init+0x1e>
 8008a20:	40023800 	.word	0x40023800
 8008a24:	10210000 	.word	0x10210000
 8008a28:	08031dc0 	.word	0x08031dc0
 8008a2c:	10110000 	.word	0x10110000
 8008a30:	20000000 	.word	0x20000000
 8008a34:	08031db8 	.word	0x08031db8

08008a38 <BSP_PB_GetState>:
  *       are mapped on the same push button named "User"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8008a38:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8008a3a:	4a04      	ldr	r2, [pc, #16]	; (8008a4c <BSP_PB_GetState+0x14>)
 8008a3c:	4b04      	ldr	r3, [pc, #16]	; (8008a50 <BSP_PB_GetState+0x18>)
 8008a3e:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 8008a42:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8008a46:	f001 f85b 	bl	8009b00 <HAL_GPIO_ReadPin>
}
 8008a4a:	bd08      	pop	{r3, pc}
 8008a4c:	08031dc0 	.word	0x08031dc0
 8008a50:	20000000 	.word	0x20000000

08008a54 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008a54:	4b03      	ldr	r3, [pc, #12]	; (8008a64 <BSP_LCD_GetXSize+0x10>)
 8008a56:	2134      	movs	r1, #52	; 0x34
 8008a58:	4a03      	ldr	r2, [pc, #12]	; (8008a68 <BSP_LCD_GetXSize+0x14>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	fb01 2303 	mla	r3, r1, r3, r2
}
 8008a60:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8008a62:	4770      	bx	lr
 8008a64:	20008dfc 	.word	0x20008dfc
 8008a68:	20008e58 	.word	0x20008e58

08008a6c <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8008a6c:	4b03      	ldr	r3, [pc, #12]	; (8008a7c <BSP_LCD_GetYSize+0x10>)
 8008a6e:	2134      	movs	r1, #52	; 0x34
 8008a70:	4a03      	ldr	r2, [pc, #12]	; (8008a80 <BSP_LCD_GetYSize+0x14>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	fb01 2303 	mla	r3, r1, r3, r2
}
 8008a78:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8008a7a:	4770      	bx	lr
 8008a7c:	20008dfc 	.word	0x20008dfc
 8008a80:	20008e58 	.word	0x20008e58

08008a84 <BSP_LCD_LayerRgb565Init>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008a84:	4b1b      	ldr	r3, [pc, #108]	; (8008af4 <BSP_LCD_LayerRgb565Init+0x70>)
  /* Layer Init */
  layer_cfg.WindowX0 = 0;
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
  layer_cfg.WindowY0 = 0;
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8008a86:	f04f 0c02 	mov.w	ip, #2
{     
 8008a8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	2634      	movs	r6, #52	; 0x34
 8008a90:	4d19      	ldr	r5, [pc, #100]	; (8008af8 <BSP_LCD_LayerRgb565Init+0x74>)
{     
 8008a92:	b08f      	sub	sp, #60	; 0x3c
 8008a94:	4604      	mov	r4, r0
  layer_cfg.WindowX0 = 0;
 8008a96:	2300      	movs	r3, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008a98:	fb06 5202 	mla	r2, r6, r2, r5
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8008a9c:	4628      	mov	r0, r5
  layer_cfg.FBStartAdress = FB_Address;
 8008a9e:	910a      	str	r1, [sp, #40]	; 0x28
  layer_cfg.Alpha = 255;
 8008aa0:	27ff      	movs	r7, #255	; 0xff
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8008aa2:	f44f 66c0 	mov.w	r6, #1536	; 0x600
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8008aa6:	2507      	movs	r5, #7
  layer_cfg.WindowX0 = 0;
 8008aa8:	9301      	str	r3, [sp, #4]
  layer_cfg.WindowY0 = 0;
 8008aaa:	9303      	str	r3, [sp, #12]
  layer_cfg.Alpha0 = 0;
 8008aac:	9307      	str	r3, [sp, #28]
  layer_cfg.Backcolor.Blue = 0;
 8008aae:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  layer_cfg.Backcolor.Green = 0;
 8008ab2:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8008ab6:	f8cd c014 	str.w	ip, [sp, #20]
  layer_cfg.Alpha = 255;
 8008aba:	9706      	str	r7, [sp, #24]
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8008abc:	e9d2 1218 	ldrd	r1, r2, [r2, #96]	; 0x60
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8008ac0:	e9cd 6508 	strd	r6, r5, [sp, #32]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8008ac4:	9204      	str	r2, [sp, #16]

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
  DrawProp[LayerIndex].pFont     = &Font24;
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8008ac6:	f04f 457f 	mov.w	r5, #4278190080	; 0xff000000
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8008aca:	920c      	str	r2, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8008acc:	4622      	mov	r2, r4
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8008ace:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8008ad2:	9102      	str	r1, [sp, #8]
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8008ad4:	910b      	str	r1, [sp, #44]	; 0x2c
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8008ad6:	a901      	add	r1, sp, #4
 8008ad8:	f001 fbf6 	bl	800a2c8 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8008adc:	4a07      	ldr	r2, [pc, #28]	; (8008afc <BSP_LCD_LayerRgb565Init+0x78>)
 8008ade:	00a4      	lsls	r4, r4, #2
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  DrawProp[LayerIndex].pFont     = &Font24;
 8008ae4:	4906      	ldr	r1, [pc, #24]	; (8008b00 <BSP_LCD_LayerRgb565Init+0x7c>)
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8008ae6:	1913      	adds	r3, r2, r4
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8008ae8:	5115      	str	r5, [r2, r4]
  DrawProp[LayerIndex].pFont     = &Font24;
 8008aea:	e9c3 0101 	strd	r0, r1, [r3, #4]
}
 8008aee:	b00f      	add	sp, #60	; 0x3c
 8008af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af2:	bf00      	nop
 8008af4:	20008dfc 	.word	0x20008dfc
 8008af8:	20008e58 	.word	0x20008e58
 8008afc:	20008e00 	.word	0x20008e00
 8008b00:	2000841c 	.word	0x2000841c

08008b04 <BSP_LCD_SelectLayer>:
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
  ActiveLayer = LayerIndex;
 8008b04:	4b01      	ldr	r3, [pc, #4]	; (8008b0c <BSP_LCD_SelectLayer+0x8>)
 8008b06:	6018      	str	r0, [r3, #0]
} 
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	20008dfc 	.word	0x20008dfc

08008b10 <BSP_LCD_SetTransparency>:
  *           This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF 
  * @retval None
  */
void BSP_LCD_SetTransparency(uint32_t LayerIndex, uint8_t Transparency)
{    
  HAL_LTDC_SetAlpha(&hLtdcHandler, Transparency, LayerIndex);
 8008b10:	4602      	mov	r2, r0
 8008b12:	4801      	ldr	r0, [pc, #4]	; (8008b18 <BSP_LCD_SetTransparency+0x8>)
 8008b14:	f001 bca0 	b.w	800a458 <HAL_LTDC_SetAlpha>
 8008b18:	20008e58 	.word	0x20008e58

08008b1c <BSP_LCD_SetTextColor>:
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[ActiveLayer].TextColor = Color;
 8008b1c:	4b03      	ldr	r3, [pc, #12]	; (8008b2c <BSP_LCD_SetTextColor+0x10>)
 8008b1e:	4a04      	ldr	r2, [pc, #16]	; (8008b30 <BSP_LCD_SetTextColor+0x14>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008b26:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8008b2a:	4770      	bx	lr
 8008b2c:	20008dfc 	.word	0x20008dfc
 8008b30:	20008e00 	.word	0x20008e00

08008b34 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8008b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8008b38:	4c1a      	ldr	r4, [pc, #104]	; (8008ba4 <BSP_LCD_Clear+0x70>)
 8008b3a:	2334      	movs	r3, #52	; 0x34
 8008b3c:	491a      	ldr	r1, [pc, #104]	; (8008ba8 <BSP_LCD_Clear+0x74>)
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8008b3e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8008b42:	6825      	ldr	r5, [r4, #0]
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8008b44:	2600      	movs	r6, #0
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8008b46:	4c19      	ldr	r4, [pc, #100]	; (8008bac <BSP_LCD_Clear+0x78>)
{ 
 8008b48:	b083      	sub	sp, #12
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8008b4a:	fb03 1305 	mla	r3, r3, r5, r1
  
  hDma2dHandler.Instance = DMA2D;
 8008b4e:	4918      	ldr	r1, [pc, #96]	; (8008bb0 <BSP_LCD_Clear+0x7c>)
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8008b50:	6062      	str	r2, [r4, #4]
{ 
 8008b52:	4607      	mov	r7, r0
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008b54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8008b56:	4620      	mov	r0, r4
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8008b58:	60e6      	str	r6, [r4, #12]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008b5a:	2a02      	cmp	r2, #2
  hDma2dHandler.Instance = DMA2D;
 8008b5c:	6021      	str	r1, [r4, #0]
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8008b5e:	6dde      	ldr	r6, [r3, #92]	; 0x5c
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8008b60:	bf18      	it	ne
 8008b62:	2200      	movne	r2, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8008b64:	e9d3 8918 	ldrd	r8, r9, [r3, #96]	; 0x60
 8008b68:	60a2      	str	r2, [r4, #8]
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8008b6a:	f000 fd3f 	bl	80095ec <HAL_DMA2D_Init>
 8008b6e:	b110      	cbz	r0, 8008b76 <BSP_LCD_Clear+0x42>
}
 8008b70:	b003      	add	sp, #12
 8008b72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8008b76:	4629      	mov	r1, r5
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f000 fe51 	bl	8009820 <HAL_DMA2D_ConfigLayer>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d1f6      	bne.n	8008b70 <BSP_LCD_Clear+0x3c>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8008b82:	f8cd 9000 	str.w	r9, [sp]
 8008b86:	4643      	mov	r3, r8
 8008b88:	4632      	mov	r2, r6
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f000 fd5b 	bl	8009648 <HAL_DMA2D_Start>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	d1ec      	bne.n	8008b70 <BSP_LCD_Clear+0x3c>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8008b96:	4620      	mov	r0, r4
 8008b98:	210a      	movs	r1, #10
}
 8008b9a:	b003      	add	sp, #12
 8008b9c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8008ba0:	f000 bda8 	b.w	80096f4 <HAL_DMA2D_PollForTransfer>
 8008ba4:	20008dfc 	.word	0x20008dfc
 8008ba8:	20008e58 	.word	0x20008e58
 8008bac:	20008e18 	.word	0x20008e18
 8008bb0:	4002b000 	.word	0x4002b000

08008bb4 <BSP_LCD_DisplayChar>:
{
 8008bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008bb8:	4c3b      	ldr	r4, [pc, #236]	; (8008ca8 <BSP_LCD_DisplayChar+0xf4>)
{
 8008bba:	b087      	sub	sp, #28
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008bbc:	4b3b      	ldr	r3, [pc, #236]	; (8008cac <BSP_LCD_DisplayChar+0xf8>)
{
 8008bbe:	4682      	mov	sl, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008bc0:	6825      	ldr	r5, [r4, #0]
 8008bc2:	3a20      	subs	r2, #32
{
 8008bc4:	9103      	str	r1, [sp, #12]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008bc6:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8008bca:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 8008bce:	f8de 3008 	ldr.w	r3, [lr, #8]
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8008bd2:	8898      	ldrh	r0, [r3, #4]
 8008bd4:	88de      	ldrh	r6, [r3, #6]
 8008bd6:	1dc1      	adds	r1, r0, #7
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008bd8:	681c      	ldr	r4, [r3, #0]
 8008bda:	fb06 f202 	mul.w	r2, r6, r2
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8008bde:	10c9      	asrs	r1, r1, #3
 8008be0:	9602      	str	r6, [sp, #8]
  offset =  8 *((width + 7)/8) -  width ;
 8008be2:	ebc0 03c1 	rsb	r3, r0, r1, lsl #3
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8008be6:	9101      	str	r1, [sp, #4]
 8008be8:	fb01 f202 	mul.w	r2, r1, r2
  offset =  8 *((width + 7)/8) -  width ;
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	9304      	str	r3, [sp, #16]
  for(i = 0; i < height; i++)
 8008bf0:	2e00      	cmp	r6, #0
 8008bf2:	d04c      	beq.n	8008c8e <BSP_LCD_DisplayChar+0xda>
 8008bf4:	4b2e      	ldr	r3, [pc, #184]	; (8008cb0 <BSP_LCD_DisplayChar+0xfc>)
 8008bf6:	2134      	movs	r1, #52	; 0x34
 8008bf8:	eb04 0b02 	add.w	fp, r4, r2
 8008bfc:	fb01 3505 	mla	r5, r1, r5, r3
 8008c00:	2300      	movs	r3, #0
 8008c02:	9300      	str	r3, [sp, #0]
 8008c04:	1e43      	subs	r3, r0, #1
 8008c06:	9305      	str	r3, [sp, #20]
 8008c08:	9b03      	ldr	r3, [sp, #12]
 8008c0a:	9a00      	ldr	r2, [sp, #0]
 8008c0c:	f89b 7000 	ldrb.w	r7, [fp]
 8008c10:	eb03 0c02 	add.w	ip, r3, r2
    switch(((width + 7)/8))
 8008c14:	9b01      	ldr	r3, [sp, #4]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	fa1f fc8c 	uxth.w	ip, ip
 8008c1c:	d005      	beq.n	8008c2a <BSP_LCD_DisplayChar+0x76>
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d138      	bne.n	8008c94 <BSP_LCD_DisplayChar+0xe0>
      line =  (pchar[0]<< 8) | pchar[1];      
 8008c22:	f8bb 7000 	ldrh.w	r7, [fp]
 8008c26:	ba7f      	rev16	r7, r7
 8008c28:	b2bf      	uxth	r7, r7
    for (j = 0; j < width; j++)
 8008c2a:	b340      	cbz	r0, 8008c7e <BSP_LCD_DisplayChar+0xca>
 8008c2c:	2100      	movs	r1, #0
      if(line & (1 << (width- j + offset- 1))) 
 8008c2e:	f04f 0801 	mov.w	r8, #1
 8008c32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c36:	eb03 0902 	add.w	r9, r3, r2
 8008c3a:	e008      	b.n	8008c4e <BSP_LCD_DisplayChar+0x9a>
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008c3c:	2e02      	cmp	r6, #2
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8008c3e:	f8de 2000 	ldr.w	r2, [lr]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008c42:	d016      	beq.n	8008c72 <BSP_LCD_DisplayChar+0xbe>
    for (j = 0; j < width; j++)
 8008c44:	3101      	adds	r1, #1
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8008c46:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for (j = 0; j < width; j++)
 8008c4a:	4288      	cmp	r0, r1
 8008c4c:	d017      	beq.n	8008c7e <BSP_LCD_DisplayChar+0xca>
      if(line & (1 << (width- j + offset- 1))) 
 8008c4e:	eba9 0201 	sub.w	r2, r9, r1
 8008c52:	eb0a 0301 	add.w	r3, sl, r1
 8008c56:	6e2c      	ldr	r4, [r5, #96]	; 0x60
 8008c58:	fa08 f202 	lsl.w	r2, r8, r2
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	6cae      	ldr	r6, [r5, #72]	; 0x48
 8008c60:	423a      	tst	r2, r7
 8008c62:	fb04 330c 	mla	r3, r4, ip, r3
 8008c66:	6dec      	ldr	r4, [r5, #92]	; 0x5c
 8008c68:	d1e8      	bne.n	8008c3c <BSP_LCD_DisplayChar+0x88>
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008c6a:	2e02      	cmp	r6, #2
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8008c6c:	f8de 2004 	ldr.w	r2, [lr, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008c70:	d1e8      	bne.n	8008c44 <BSP_LCD_DisplayChar+0x90>
    for (j = 0; j < width; j++)
 8008c72:	3101      	adds	r1, #1
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8008c74:	b292      	uxth	r2, r2
    for (j = 0; j < width; j++)
 8008c76:	4288      	cmp	r0, r1
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8008c78:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
    for (j = 0; j < width; j++)
 8008c7c:	d1e7      	bne.n	8008c4e <BSP_LCD_DisplayChar+0x9a>
  for(i = 0; i < height; i++)
 8008c7e:	9b00      	ldr	r3, [sp, #0]
 8008c80:	9a01      	ldr	r2, [sp, #4]
 8008c82:	3301      	adds	r3, #1
 8008c84:	4493      	add	fp, r2
 8008c86:	9a02      	ldr	r2, [sp, #8]
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d1bc      	bne.n	8008c08 <BSP_LCD_DisplayChar+0x54>
}
 8008c8e:	b007      	add	sp, #28
 8008c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8008c94:	043f      	lsls	r7, r7, #16
 8008c96:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8008c9a:	f89b 3002 	ldrb.w	r3, [fp, #2]
 8008c9e:	ea47 2702 	orr.w	r7, r7, r2, lsl #8
 8008ca2:	431f      	orrs	r7, r3
 8008ca4:	e7c1      	b.n	8008c2a <BSP_LCD_DisplayChar+0x76>
 8008ca6:	bf00      	nop
 8008ca8:	20008dfc 	.word	0x20008dfc
 8008cac:	20008e00 	.word	0x20008e00
 8008cb0:	20008e58 	.word	0x20008e58

08008cb4 <BSP_LCD_DisplayStringAt>:
{
 8008cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cb8:	4616      	mov	r6, r2
  while (*ptr++) size ++ ;
 8008cba:	7812      	ldrb	r2, [r2, #0]
{
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	4688      	mov	r8, r1
  while (*ptr++) size ++ ;
 8008cc0:	2a00      	cmp	r2, #0
 8008cc2:	d04b      	beq.n	8008d5c <BSP_LCD_DisplayStringAt+0xa8>
 8008cc4:	1c71      	adds	r1, r6, #1
 8008cc6:	1b8d      	subs	r5, r1, r6
 8008cc8:	f811 0b01 	ldrb.w	r0, [r1], #1
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	d1fa      	bne.n	8008cc6 <BSP_LCD_DisplayStringAt+0x12>
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008cd0:	4f23      	ldr	r7, [pc, #140]	; (8008d60 <BSP_LCD_DisplayStringAt+0xac>)
 8008cd2:	2034      	movs	r0, #52	; 0x34
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8008cd4:	4923      	ldr	r1, [pc, #140]	; (8008d64 <BSP_LCD_DisplayStringAt+0xb0>)
  switch (Mode)
 8008cd6:	2b01      	cmp	r3, #1
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008cd8:	f8d7 9000 	ldr.w	r9, [r7]
 8008cdc:	f8df c088 	ldr.w	ip, [pc, #136]	; 8008d68 <BSP_LCD_DisplayStringAt+0xb4>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8008ce0:	eb09 0749 	add.w	r7, r9, r9, lsl #1
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008ce4:	fb00 c009 	mla	r0, r0, r9, ip
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8008ce8:	eb01 0187 	add.w	r1, r1, r7, lsl #2
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008cec:	6e00      	ldr	r0, [r0, #96]	; 0x60
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8008cee:	688f      	ldr	r7, [r1, #8]
 8008cf0:	f8b7 e004 	ldrh.w	lr, [r7, #4]
 8008cf4:	fbb0 f1fe 	udiv	r1, r0, lr
  switch (Mode)
 8008cf8:	d029      	beq.n	8008d4e <BSP_LCD_DisplayStringAt+0x9a>
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d021      	beq.n	8008d42 <BSP_LCD_DisplayStringAt+0x8e>
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8008cfe:	b223      	sxth	r3, r4
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d00:	b280      	uxth	r0, r0
    ref_column = 1;
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bfd8      	it	le
 8008d06:	2401      	movle	r4, #1
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d08:	4586      	cmp	lr, r0
 8008d0a:	d818      	bhi.n	8008d3e <BSP_LCD_DisplayStringAt+0x8a>
 8008d0c:	b1ba      	cbz	r2, 8008d3e <BSP_LCD_DisplayStringAt+0x8a>
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008d0e:	2334      	movs	r3, #52	; 0x34
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d10:	4635      	mov	r5, r6
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8008d12:	fb03 c909 	mla	r9, r3, r9, ip
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8008d16:	4620      	mov	r0, r4
 8008d18:	4641      	mov	r1, r8
 8008d1a:	f7ff ff4b 	bl	8008bb4 <BSP_LCD_DisplayChar>
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d1e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8008d22:	88b8      	ldrh	r0, [r7, #4]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d24:	1bab      	subs	r3, r5, r6
 8008d26:	f8d9 1060 	ldr.w	r1, [r9, #96]	; 0x60
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8008d2a:	4404      	add	r4, r0
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d2c:	b29b      	uxth	r3, r3
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8008d2e:	b2a4      	uxth	r4, r4
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008d30:	fb00 1313 	mls	r3, r0, r3, r1
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	4283      	cmp	r3, r0
 8008d38:	d301      	bcc.n	8008d3e <BSP_LCD_DisplayStringAt+0x8a>
 8008d3a:	2a00      	cmp	r2, #0
 8008d3c:	d1eb      	bne.n	8008d16 <BSP_LCD_DisplayStringAt+0x62>
}
 8008d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8008d42:	1b49      	subs	r1, r1, r5
 8008d44:	fb11 f10e 	smulbb	r1, r1, lr
 8008d48:	1b0c      	subs	r4, r1, r4
 8008d4a:	b2a4      	uxth	r4, r4
      break;
 8008d4c:	e7d7      	b.n	8008cfe <BSP_LCD_DisplayStringAt+0x4a>
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8008d4e:	1b49      	subs	r1, r1, r5
 8008d50:	fb0e f101 	mul.w	r1, lr, r1
 8008d54:	eb04 0451 	add.w	r4, r4, r1, lsr #1
 8008d58:	b2a4      	uxth	r4, r4
      break;
 8008d5a:	e7d0      	b.n	8008cfe <BSP_LCD_DisplayStringAt+0x4a>
  uint32_t size = 0, xsize = 0; 
 8008d5c:	4615      	mov	r5, r2
 8008d5e:	e7b7      	b.n	8008cd0 <BSP_LCD_DisplayStringAt+0x1c>
 8008d60:	20008dfc 	.word	0x20008dfc
 8008d64:	20008e00 	.word	0x20008e00
 8008d68:	20008e58 	.word	0x20008e58

08008d6c <BSP_LCD_DrawPixel>:
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008d6c:	4b0b      	ldr	r3, [pc, #44]	; (8008d9c <BSP_LCD_DrawPixel+0x30>)
{
 8008d6e:	b430      	push	{r4, r5}
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2534      	movs	r5, #52	; 0x34
 8008d74:	4c0a      	ldr	r4, [pc, #40]	; (8008da0 <BSP_LCD_DrawPixel+0x34>)
 8008d76:	fb05 4303 	mla	r3, r5, r3, r4
 8008d7a:	6c9d      	ldr	r5, [r3, #72]	; 0x48
 8008d7c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8008d7e:	2d02      	cmp	r5, #2
 8008d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d82:	fb04 0101 	mla	r1, r4, r1, r0
 8008d86:	d003      	beq.n	8008d90 <BSP_LCD_DrawPixel+0x24>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8008d88:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8008d8c:	bc30      	pop	{r4, r5}
 8008d8e:	4770      	bx	lr
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8008d90:	b292      	uxth	r2, r2
}
 8008d92:	bc30      	pop	{r4, r5}
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8008d94:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	20008dfc 	.word	0x20008dfc
 8008da0:	20008e58 	.word	0x20008e58

08008da4 <BSP_LCD_DisplayOn>:
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8008da4:	4b09      	ldr	r3, [pc, #36]	; (8008dcc <BSP_LCD_DisplayOn+0x28>)
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8008da6:	2201      	movs	r2, #1
 8008da8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008dac:	4808      	ldr	r0, [pc, #32]	; (8008dd0 <BSP_LCD_DisplayOn+0x2c>)
{
 8008dae:	b510      	push	{r4, lr}
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8008db0:	681c      	ldr	r4, [r3, #0]
 8008db2:	69a3      	ldr	r3, [r4, #24]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	61a3      	str	r3, [r4, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8008db8:	f000 fea8 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	2108      	movs	r1, #8
 8008dc0:	4804      	ldr	r0, [pc, #16]	; (8008dd4 <BSP_LCD_DisplayOn+0x30>)
}
 8008dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8008dc6:	f000 bea1 	b.w	8009b0c <HAL_GPIO_WritePin>
 8008dca:	bf00      	nop
 8008dcc:	20008e58 	.word	0x20008e58
 8008dd0:	40022000 	.word	0x40022000
 8008dd4:	40022800 	.word	0x40022800

08008dd8 <BSP_LCD_MspInit>:
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008dd8:	4b4e      	ldr	r3, [pc, #312]	; (8008f14 <BSP_LCD_MspInit+0x13c>)
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8008dda:	f04f 0c10 	mov.w	ip, #16
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8008dde:	484e      	ldr	r0, [pc, #312]	; (8008f18 <BSP_LCD_MspInit+0x140>)
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008de0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008de2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
{
 8008de6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008dea:	645a      	str	r2, [r3, #68]	; 0x44
{
 8008dec:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008dee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008df0:	2402      	movs	r4, #2
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8008df2:	250e      	movs	r5, #14
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8008df4:	2700      	movs	r7, #0
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008df6:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8008dfa:	a909      	add	r1, sp, #36	; 0x24
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8008dfc:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8008e00:	f8df 9124 	ldr.w	r9, [pc, #292]	; 8008f28 <BSP_LCD_MspInit+0x150>
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008e04:	9200      	str	r2, [sp, #0]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8008e06:	f04f 0801 	mov.w	r8, #1
  __HAL_RCC_LTDC_CLK_ENABLE();
 8008e0a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8008e0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e0e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008e12:	631a      	str	r2, [r3, #48]	; 0x30
 8008e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e16:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8008e1a:	9201      	str	r2, [sp, #4]
 8008e1c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008e1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e20:	ea42 020c 	orr.w	r2, r2, ip
 8008e24:	631a      	str	r2, [r3, #48]	; 0x30
 8008e26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e28:	ea02 020c 	and.w	r2, r2, ip
 8008e2c:	9202      	str	r2, [sp, #8]
 8008e2e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e36:	631a      	str	r2, [r3, #48]	; 0x30
 8008e38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e3a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8008e3e:	9203      	str	r2, [sp, #12]
 8008e40:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8008e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e48:	631a      	str	r2, [r3, #48]	; 0x30
 8008e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e4c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8008e50:	9204      	str	r2, [sp, #16]
 8008e52:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8008e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e5a:	631a      	str	r2, [r3, #48]	; 0x30
 8008e5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e5e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8008e62:	9205      	str	r2, [sp, #20]
 8008e64:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8008e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e6c:	631a      	str	r2, [r3, #48]	; 0x30
 8008e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e70:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8008e74:	9206      	str	r2, [sp, #24]
 8008e76:	9a06      	ldr	r2, [sp, #24]
  LCD_DISP_GPIO_CLK_ENABLE();
 8008e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e7e:	631a      	str	r2, [r3, #48]	; 0x30
 8008e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e82:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8008e86:	9207      	str	r2, [sp, #28]
 8008e88:	9a07      	ldr	r2, [sp, #28]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8008e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e90:	631a      	str	r2, [r3, #48]	; 0x30
 8008e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8008e94:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8008e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8008e9c:	970b      	str	r7, [sp, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008e9e:	940a      	str	r4, [sp, #40]	; 0x28
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8008ea0:	9308      	str	r3, [sp, #32]
 8008ea2:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8008ea4:	940c      	str	r4, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8008ea6:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8008ea8:	f000 fd0c 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8008eac:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8008eae:	a909      	add	r1, sp, #36	; 0x24
 8008eb0:	481a      	ldr	r0, [pc, #104]	; (8008f1c <BSP_LCD_MspInit+0x144>)
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8008eb2:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8008eb4:	4f1a      	ldr	r7, [pc, #104]	; (8008f20 <BSP_LCD_MspInit+0x148>)
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8008eb6:	e9cd 6409 	strd	r6, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8008eba:	f000 fd03 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | \
 8008ebe:	f44f 4367 	mov.w	r3, #59136	; 0xe700
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8008ec2:	a909      	add	r1, sp, #36	; 0x24
 8008ec4:	4648      	mov	r0, r9
  gpio_init_structure.Pin       = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | \
 8008ec6:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008ec8:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8008eca:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8008ecc:	f000 fcfa 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8008ed0:	f64e 73ff 	movw	r3, #61439	; 0xefff
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8008ed4:	a909      	add	r1, sp, #36	; 0x24
 8008ed6:	4813      	ldr	r0, [pc, #76]	; (8008f24 <BSP_LCD_MspInit+0x14c>)
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8008ed8:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008eda:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8008edc:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8008ede:	f000 fcf1 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8008ee2:	23f7      	movs	r3, #247	; 0xf7
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8008ee4:	a909      	add	r1, sp, #36	; 0x24
 8008ee6:	4638      	mov	r0, r7
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008ee8:	940a      	str	r4, [sp, #40]	; 0x28
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8008eea:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8008eec:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8008eee:	f000 fce9 	bl	80098c4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8008ef2:	4648      	mov	r0, r9
 8008ef4:	a909      	add	r1, sp, #36	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8008ef6:	e9cd 6809 	strd	r6, r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8008efa:	f000 fce3 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8008efe:	2308      	movs	r3, #8
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8008f00:	a909      	add	r1, sp, #36	; 0x24
 8008f02:	4638      	mov	r0, r7
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8008f04:	e9cd 3809 	strd	r3, r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8008f08:	f000 fcdc 	bl	80098c4 <HAL_GPIO_Init>
}
 8008f0c:	b00f      	add	sp, #60	; 0x3c
 8008f0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f12:	bf00      	nop
 8008f14:	40023800 	.word	0x40023800
 8008f18:	40021000 	.word	0x40021000
 8008f1c:	40021800 	.word	0x40021800
 8008f20:	40022800 	.word	0x40022800
 8008f24:	40022400 	.word	0x40022400
 8008f28:	40022000 	.word	0x40022000

08008f2c <BSP_LCD_ClockConfig>:
{
 8008f2c:	b430      	push	{r4, r5}
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8008f2e:	4b07      	ldr	r3, [pc, #28]	; (8008f4c <BSP_LCD_ClockConfig+0x20>)
 8008f30:	2508      	movs	r5, #8
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8008f32:	24c0      	movs	r4, #192	; 0xc0
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8008f34:	2105      	movs	r1, #5
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8008f36:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8008f3a:	601d      	str	r5, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8008f3c:	615c      	str	r4, [r3, #20]
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8008f3e:	4618      	mov	r0, r3
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8008f40:	61d9      	str	r1, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8008f42:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008f44:	bc30      	pop	{r4, r5}
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8008f46:	f001 be7d 	b.w	800ac44 <HAL_RCCEx_PeriphCLKConfig>
 8008f4a:	bf00      	nop
 8008f4c:	20008f00 	.word	0x20008f00

08008f50 <BSP_LCD_Init>:
{    
 8008f50:	b538      	push	{r3, r4, r5, lr}
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8008f52:	2209      	movs	r2, #9
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8008f54:	4c25      	ldr	r4, [pc, #148]	; (8008fec <BSP_LCD_Init+0x9c>)
 8008f56:	2528      	movs	r5, #40	; 0x28
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008f58:	2335      	movs	r3, #53	; 0x35
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8008f5a:	200b      	movs	r0, #11
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8008f5c:	f240 111b 	movw	r1, #283	; 0x11b
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8008f60:	6165      	str	r5, [r4, #20]
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008f62:	f240 2515 	movw	r5, #533	; 0x215
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8008f66:	61a2      	str	r2, [r4, #24]
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8008f68:	f240 121d 	movw	r2, #285	; 0x11d
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008f6c:	61e3      	str	r3, [r4, #28]
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8008f6e:	f240 2335 	movw	r3, #565	; 0x235
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8008f72:	6220      	str	r0, [r4, #32]
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8008f74:	4620      	mov	r0, r4
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8008f76:	62a1      	str	r1, [r4, #40]	; 0x28
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8008f78:	2100      	movs	r1, #0
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008f7a:	6265      	str	r5, [r4, #36]	; 0x24
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8008f7c:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8008f80:	e9c4 320b 	strd	r3, r2, [r4, #44]	; 0x2c
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8008f84:	f7ff ffd2 	bl	8008f2c <BSP_LCD_ClockConfig>
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8008f88:	2300      	movs	r3, #0
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8008f8a:	f44f 7188 	mov.w	r1, #272	; 0x110
  hLtdcHandler.Instance = LTDC;
 8008f8e:	4a18      	ldr	r2, [pc, #96]	; (8008ff0 <BSP_LCD_Init+0xa0>)
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8008f90:	4620      	mov	r0, r4
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8008f92:	86a3      	strh	r3, [r4, #52]	; 0x34
  hLtdcHandler.Instance = LTDC;
 8008f94:	6022      	str	r2, [r4, #0]
  hLtdcHandler.Init.Backcolor.Green = 0;
 8008f96:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8008f9a:	e9c4 5118 	strd	r5, r1, [r4, #96]	; 0x60
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8008f9e:	e9c4 3301 	strd	r3, r3, [r4, #4]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8008fa2:	e9c4 3303 	strd	r3, r3, [r4, #12]
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8008fa6:	f001 fb23 	bl	800a5f0 <HAL_LTDC_GetState>
 8008faa:	b918      	cbnz	r0, 8008fb4 <BSP_LCD_Init+0x64>
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8008fac:	4601      	mov	r1, r0
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f7ff ff12 	bl	8008dd8 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&hLtdcHandler);
 8008fb4:	480d      	ldr	r0, [pc, #52]	; (8008fec <BSP_LCD_Init+0x9c>)
 8008fb6:	f001 f90f 	bl	800a1d8 <HAL_LTDC_Init>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008fc0:	480c      	ldr	r0, [pc, #48]	; (8008ff4 <BSP_LCD_Init+0xa4>)
 8008fc2:	f000 fda3 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	2108      	movs	r1, #8
 8008fca:	480b      	ldr	r0, [pc, #44]	; (8008ff8 <BSP_LCD_Init+0xa8>)
 8008fcc:	f000 fd9e 	bl	8009b0c <HAL_GPIO_WritePin>
  BSP_SDRAM_Init();
 8008fd0:	f000 f8d4 	bl	800917c <BSP_SDRAM_Init>
  DrawProp[ActiveLayer].pFont = fonts;
 8008fd4:	4b09      	ldr	r3, [pc, #36]	; (8008ffc <BSP_LCD_Init+0xac>)
 8008fd6:	4a0a      	ldr	r2, [pc, #40]	; (8009000 <BSP_LCD_Init+0xb0>)
}
 8008fd8:	2000      	movs	r0, #0
  DrawProp[ActiveLayer].pFont = fonts;
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4909      	ldr	r1, [pc, #36]	; (8009004 <BSP_LCD_Init+0xb4>)
 8008fde:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008fe2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fe6:	6099      	str	r1, [r3, #8]
}
 8008fe8:	bd38      	pop	{r3, r4, r5, pc}
 8008fea:	bf00      	nop
 8008fec:	20008e58 	.word	0x20008e58
 8008ff0:	40016800 	.word	0x40016800
 8008ff4:	40022000 	.word	0x40022000
 8008ff8:	40022800 	.word	0x40022800
 8008ffc:	20008dfc 	.word	0x20008dfc
 8009000:	20008e00 	.word	0x20008e00
 8009004:	2000841c 	.word	0x2000841c

08009008 <BSP_SDRAM_MspInit>:
{  
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8009008:	4b53      	ldr	r3, [pc, #332]	; (8009158 <BSP_SDRAM_MspInit+0x150>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800900a:	2102      	movs	r1, #2
  __HAL_RCC_FMC_CLK_ENABLE();
 800900c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800900e:	f042 0201 	orr.w	r2, r2, #1
{  
 8009012:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_FMC_CLK_ENABLE();
 8009014:	639a      	str	r2, [r3, #56]	; 0x38
{  
 8009016:	4606      	mov	r6, r0
  __HAL_RCC_FMC_CLK_ENABLE();
 8009018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800901a:	2001      	movs	r0, #1
{  
 800901c:	b08e      	sub	sp, #56	; 0x38
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800901e:	2508      	movs	r5, #8
  __HAL_RCC_FMC_CLK_ENABLE();
 8009020:	4002      	ands	r2, r0
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8009022:	ac0e      	add	r4, sp, #56	; 0x38
  __HAL_RCC_FMC_CLK_ENABLE();
 8009024:	9201      	str	r2, [sp, #4]
 8009026:	9a01      	ldr	r2, [sp, #4]
  __DMAx_CLK_ENABLE();
 8009028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800902a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800902e:	631a      	str	r2, [r3, #48]	; 0x30
 8009030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009032:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8009036:	9202      	str	r2, [sp, #8]
 8009038:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800903a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800903c:	f042 0204 	orr.w	r2, r2, #4
 8009040:	631a      	str	r2, [r3, #48]	; 0x30
 8009042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009044:	f002 0204 	and.w	r2, r2, #4
 8009048:	9203      	str	r2, [sp, #12]
 800904a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800904c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800904e:	432a      	orrs	r2, r5
 8009050:	631a      	str	r2, [r3, #48]	; 0x30
 8009052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009054:	402a      	ands	r2, r5
 8009056:	9204      	str	r2, [sp, #16]
 8009058:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800905a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800905c:	f042 0210 	orr.w	r2, r2, #16
 8009060:	631a      	str	r2, [r3, #48]	; 0x30
 8009062:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009064:	f002 0210 	and.w	r2, r2, #16
 8009068:	9205      	str	r2, [sp, #20]
 800906a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800906c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800906e:	f042 0220 	orr.w	r2, r2, #32
 8009072:	631a      	str	r2, [r3, #48]	; 0x30
 8009074:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009076:	f002 0220 	and.w	r2, r2, #32
 800907a:	9206      	str	r2, [sp, #24]
 800907c:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800907e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009080:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009084:	631a      	str	r2, [r3, #48]	; 0x30
 8009086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009088:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800908c:	9207      	str	r2, [sp, #28]
 800908e:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009092:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009096:	631a      	str	r2, [r3, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8009098:	220c      	movs	r2, #12
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800909a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800909c:	f844 5d14 	str.w	r5, [r4, #-20]!
  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80090a0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80090a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80090a6:	910a      	str	r1, [sp, #40]	; 0x28
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80090a8:	910c      	str	r1, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80090aa:	4621      	mov	r1, r4
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80090ac:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80090ae:	900b      	str	r0, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80090b0:	482a      	ldr	r0, [pc, #168]	; (800915c <BSP_SDRAM_MspInit+0x154>)
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80090b2:	920d      	str	r2, [sp, #52]	; 0x34
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80090b4:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80090b6:	f000 fc05 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_9 |
 80090ba:	f24c 730b 	movw	r3, #50955	; 0xc70b
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80090be:	4621      	mov	r1, r4
 80090c0:	4827      	ldr	r0, [pc, #156]	; (8009160 <BSP_SDRAM_MspInit+0x158>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_9 |
 80090c2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80090c4:	f000 fbfe 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80090c8:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80090cc:	4621      	mov	r1, r4
 80090ce:	4825      	ldr	r0, [pc, #148]	; (8009164 <BSP_SDRAM_MspInit+0x15c>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80090d0:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80090d2:	f000 fbf7 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80090d6:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80090da:	4621      	mov	r1, r4
 80090dc:	4822      	ldr	r0, [pc, #136]	; (8009168 <BSP_SDRAM_MspInit+0x160>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80090de:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80090e0:	f000 fbf0 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80090e4:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80090e8:	4621      	mov	r1, r4
 80090ea:	4820      	ldr	r0, [pc, #128]	; (800916c <BSP_SDRAM_MspInit+0x164>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80090ec:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80090ee:	f000 fbe9 	bl	80098c4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80090f2:	2328      	movs	r3, #40	; 0x28
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80090f4:	4621      	mov	r1, r4
 80090f6:	481e      	ldr	r0, [pc, #120]	; (8009170 <BSP_SDRAM_MspInit+0x168>)
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80090f8:	4c1e      	ldr	r4, [pc, #120]	; (8009174 <BSP_SDRAM_MspInit+0x16c>)
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80090fa:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80090fc:	f000 fbe2 	bl	80098c4 <HAL_GPIO_Init>
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8009100:	f44f 7300 	mov.w	r3, #512	; 0x200
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8009104:	2180      	movs	r1, #128	; 0x80
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8009106:	f44f 6280 	mov.w	r2, #1024	; 0x400
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800910a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800910e:	60e3      	str	r3, [r4, #12]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
  dma_handle.Init.Mode                = DMA_NORMAL;
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8009110:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8009114:	60a1      	str	r1, [r4, #8]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8009116:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800911a:	6122      	str	r2, [r4, #16]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800911c:	2203      	movs	r2, #3
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800911e:	6223      	str	r3, [r4, #32]
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8009120:	4b15      	ldr	r3, [pc, #84]	; (8009178 <BSP_SDRAM_MspInit+0x170>)
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8009122:	6325      	str	r5, [r4, #48]	; 0x30
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009124:	6160      	str	r0, [r4, #20]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8009126:	4620      	mov	r0, r4
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8009128:	6334      	str	r4, [r6, #48]	; 0x30
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800912a:	61a1      	str	r1, [r4, #24]
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800912c:	62a2      	str	r2, [r4, #40]	; 0x28
  dma_handle.Init.Mode                = DMA_NORMAL;
 800912e:	61e5      	str	r5, [r4, #28]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8009130:	6265      	str	r5, [r4, #36]	; 0x24
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8009132:	62e5      	str	r5, [r4, #44]	; 0x2c
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8009134:	63a6      	str	r6, [r4, #56]	; 0x38
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8009136:	e9c4 3500 	strd	r3, r5, [r4]
  HAL_DMA_DeInit(&dma_handle);
 800913a:	f000 fa13 	bl	8009564 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800913e:	4620      	mov	r0, r4
 8009140:	f000 f974 	bl	800942c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 5, 0);
 8009144:	462a      	mov	r2, r5
 8009146:	2105      	movs	r1, #5
 8009148:	2038      	movs	r0, #56	; 0x38
 800914a:	f000 f913 	bl	8009374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800914e:	2038      	movs	r0, #56	; 0x38
 8009150:	f000 f946 	bl	80093e0 <HAL_NVIC_EnableIRQ>
}
 8009154:	b00e      	add	sp, #56	; 0x38
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	40023800 	.word	0x40023800
 800915c:	40020800 	.word	0x40020800
 8009160:	40020c00 	.word	0x40020c00
 8009164:	40021000 	.word	0x40021000
 8009168:	40021400 	.word	0x40021400
 800916c:	40021800 	.word	0x40021800
 8009170:	40021c00 	.word	0x40021c00
 8009174:	20008fb0 	.word	0x20008fb0
 8009178:	40026410 	.word	0x40026410

0800917c <BSP_SDRAM_Init>:
{ 
 800917c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8009180:	483d      	ldr	r0, [pc, #244]	; (8009278 <BSP_SDRAM_Init+0xfc>)
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8009182:	2600      	movs	r6, #0
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8009184:	4d3d      	ldr	r5, [pc, #244]	; (800927c <BSP_SDRAM_Init+0x100>)
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8009186:	2140      	movs	r1, #64	; 0x40
  Timing.LoadToActiveDelay    = 2;
 8009188:	4c3d      	ldr	r4, [pc, #244]	; (8009280 <BSP_SDRAM_Init+0x104>)
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800918a:	f44f 6c00 	mov.w	ip, #2048	; 0x800
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800918e:	f04f 0810 	mov.w	r8, #16
  Timing.LoadToActiveDelay    = 2;
 8009192:	f04f 0902 	mov.w	r9, #2
  Timing.ExitSelfRefreshDelay = 7;
 8009196:	2307      	movs	r3, #7
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8009198:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  Timing.SelfRefreshTime      = 4;
 800919c:	f04f 0a04 	mov.w	sl, #4
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80091a0:	f44f 7780 	mov.w	r7, #256	; 0x100
{ 
 80091a4:	b083      	sub	sp, #12
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80091a6:	6028      	str	r0, [r5, #0]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80091a8:	6169      	str	r1, [r5, #20]
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80091aa:	4628      	mov	r0, r5
 80091ac:	4631      	mov	r1, r6
  Timing.ExitSelfRefreshDelay = 7;
 80091ae:	6063      	str	r3, [r4, #4]
  Timing.RowCycleDelay        = 7;
 80091b0:	60e3      	str	r3, [r4, #12]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80091b2:	61af      	str	r7, [r5, #24]
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80091b4:	2701      	movs	r7, #1
  Timing.SelfRefreshTime      = 4;
 80091b6:	f8c4 a008 	str.w	sl, [r4, #8]
  Timing.LoadToActiveDelay    = 2;
 80091ba:	f8c4 9000 	str.w	r9, [r4]
  Timing.RCDDelay             = 2;
 80091be:	f8c4 9018 	str.w	r9, [r4, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80091c2:	61ee      	str	r6, [r5, #28]
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80091c4:	62ae      	str	r6, [r5, #40]	; 0x28
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80091c6:	f8c5 a00c 	str.w	sl, [r5, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80091ca:	f8c5 8010 	str.w	r8, [r5, #16]
 80091ce:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 8009288 <BSP_SDRAM_Init+0x10c>
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80091d2:	e9c5 c208 	strd	ip, r2, [r5, #32]
  Timing.RPDelay              = 2;
 80091d6:	e9c4 9904 	strd	r9, r9, [r4, #16]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80091da:	e9c5 6601 	strd	r6, r6, [r5, #4]
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80091de:	f7ff ff13 	bl	8009008 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80091e2:	4621      	mov	r1, r4
 80091e4:	4628      	mov	r0, r5
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80091e6:	4c27      	ldr	r4, [pc, #156]	; (8009284 <BSP_SDRAM_Init+0x108>)
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80091e8:	f001 ffce 	bl	800b188 <HAL_SDRAM_Init>
 80091ec:	1b83      	subs	r3, r0, r6
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80091ee:	4621      	mov	r1, r4
 80091f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80091f4:	bf18      	it	ne
 80091f6:	2301      	movne	r3, #1
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80091f8:	4628      	mov	r0, r5
  __IO uint32_t tmpmrd = 0;
 80091fa:	9601      	str	r6, [sp, #4]
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80091fc:	f88b 3000 	strb.w	r3, [fp]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009200:	f8c4 8004 	str.w	r8, [r4, #4]
  Command.ModeRegisterDefinition = 0;
 8009204:	60e6      	str	r6, [r4, #12]
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8009206:	6027      	str	r7, [r4, #0]
  Command.AutoRefreshNumber      = 1;
 8009208:	60a7      	str	r7, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800920a:	f001 ffdf 	bl	800b1cc <HAL_SDRAM_SendCommand>
  HAL_Delay(1);
 800920e:	4638      	mov	r0, r7
 8009210:	f000 f88a 	bl	8009328 <HAL_Delay>
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8009214:	4621      	mov	r1, r4
 8009216:	4628      	mov	r0, r5
 8009218:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800921c:	e9c4 9800 	strd	r9, r8, [r4]
  Command.ModeRegisterDefinition = 0;
 8009220:	e9c4 7602 	strd	r7, r6, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8009224:	f001 ffd2 	bl	800b1cc <HAL_SDRAM_SendCommand>
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8009228:	f04f 0c03 	mov.w	ip, #3
  Command.AutoRefreshNumber      = 8;
 800922c:	2308      	movs	r3, #8
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800922e:	4621      	mov	r1, r4
 8009230:	4628      	mov	r0, r5
 8009232:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8009236:	f8c4 c000 	str.w	ip, [r4]
  Command.AutoRefreshNumber      = 8;
 800923a:	60a3      	str	r3, [r4, #8]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800923c:	f8c4 8004 	str.w	r8, [r4, #4]
  Command.ModeRegisterDefinition = 0;
 8009240:	60e6      	str	r6, [r4, #12]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8009242:	f001 ffc3 	bl	800b1cc <HAL_SDRAM_SendCommand>
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8009246:	f44f 7308 	mov.w	r3, #544	; 0x220
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800924a:	4621      	mov	r1, r4
 800924c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009250:	4628      	mov	r0, r5
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8009252:	9301      	str	r3, [sp, #4]
  Command.ModeRegisterDefinition = tmpmrd;
 8009254:	9b01      	ldr	r3, [sp, #4]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009256:	e9c4 a800 	strd	sl, r8, [r4]
  Command.ModeRegisterDefinition = tmpmrd;
 800925a:	e9c4 7302 	strd	r7, r3, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800925e:	f001 ffb5 	bl	800b1cc <HAL_SDRAM_SendCommand>
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8009262:	4628      	mov	r0, r5
 8009264:	f240 6103 	movw	r1, #1539	; 0x603
 8009268:	f001 ffca 	bl	800b200 <HAL_SDRAM_ProgramRefreshRate>
}
 800926c:	f89b 0000 	ldrb.w	r0, [fp]
 8009270:	b003      	add	sp, #12
 8009272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009276:	bf00      	nop
 8009278:	a0000140 	.word	0xa0000140
 800927c:	20009010 	.word	0x20009010
 8009280:	20008f94 	.word	0x20008f94
 8009284:	20008f84 	.word	0x20008f84
 8009288:	2000000c 	.word	0x2000000c

0800928c <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop

08009290 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009290:	4a0e      	ldr	r2, [pc, #56]	; (80092cc <HAL_InitTick+0x3c>)
 8009292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009296:	490e      	ldr	r1, [pc, #56]	; (80092d0 <HAL_InitTick+0x40>)
 8009298:	7812      	ldrb	r2, [r2, #0]
 800929a:	fbb3 f3f2 	udiv	r3, r3, r2
{
 800929e:	b510      	push	{r4, lr}
 80092a0:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80092a2:	6808      	ldr	r0, [r1, #0]
 80092a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80092a8:	f000 f8a8 	bl	80093fc <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80092ac:	b908      	cbnz	r0, 80092b2 <HAL_InitTick+0x22>
 80092ae:	2c0f      	cmp	r4, #15
 80092b0:	d901      	bls.n	80092b6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80092b2:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 80092b4:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80092b6:	2200      	movs	r2, #0
 80092b8:	4621      	mov	r1, r4
 80092ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092be:	f000 f859 	bl	8009374 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80092c2:	4b04      	ldr	r3, [pc, #16]	; (80092d4 <HAL_InitTick+0x44>)
 80092c4:	2000      	movs	r0, #0
 80092c6:	601c      	str	r4, [r3, #0]
}
 80092c8:	bd10      	pop	{r4, pc}
 80092ca:	bf00      	nop
 80092cc:	2000000d 	.word	0x2000000d
 80092d0:	20000018 	.word	0x20000018
 80092d4:	20000010 	.word	0x20000010

080092d8 <HAL_Init>:
{
 80092d8:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 80092da:	4b09      	ldr	r3, [pc, #36]	; (8009300 <HAL_Init+0x28>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80092dc:	2003      	movs	r0, #3
   __HAL_FLASH_ART_ENABLE();
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092e4:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80092ec:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80092ee:	f000 f82d 	bl	800934c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80092f2:	2000      	movs	r0, #0
 80092f4:	f7ff ffcc 	bl	8009290 <HAL_InitTick>
  HAL_MspInit();
 80092f8:	f7ff ffc8 	bl	800928c <HAL_MspInit>
}
 80092fc:	2000      	movs	r0, #0
 80092fe:	bd08      	pop	{r3, pc}
 8009300:	40023c00 	.word	0x40023c00

08009304 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8009304:	4a03      	ldr	r2, [pc, #12]	; (8009314 <HAL_IncTick+0x10>)
 8009306:	4b04      	ldr	r3, [pc, #16]	; (8009318 <HAL_IncTick+0x14>)
 8009308:	6811      	ldr	r1, [r2, #0]
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	440b      	add	r3, r1
 800930e:	6013      	str	r3, [r2, #0]
}
 8009310:	4770      	bx	lr
 8009312:	bf00      	nop
 8009314:	2003cf80 	.word	0x2003cf80
 8009318:	2000000d 	.word	0x2000000d

0800931c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800931c:	4b01      	ldr	r3, [pc, #4]	; (8009324 <HAL_GetTick+0x8>)
 800931e:	6818      	ldr	r0, [r3, #0]
}
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	2003cf80 	.word	0x2003cf80

08009328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800932c:	f7ff fff6 	bl	800931c <HAL_GetTick>
 8009330:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009332:	1c63      	adds	r3, r4, #1
 8009334:	d002      	beq.n	800933c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8009336:	4b04      	ldr	r3, [pc, #16]	; (8009348 <HAL_Delay+0x20>)
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800933c:	f7ff ffee 	bl	800931c <HAL_GetTick>
 8009340:	1b40      	subs	r0, r0, r5
 8009342:	42a0      	cmp	r0, r4
 8009344:	d3fa      	bcc.n	800933c <HAL_Delay+0x14>
  {
  }
}
 8009346:	bd38      	pop	{r3, r4, r5, pc}
 8009348:	2000000d 	.word	0x2000000d

0800934c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800934c:	4907      	ldr	r1, [pc, #28]	; (800936c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800934e:	0200      	lsls	r0, r0, #8
 8009350:	4b07      	ldr	r3, [pc, #28]	; (8009370 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009352:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009354:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009358:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800935a:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 800935e:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8009360:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009364:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009366:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8009368:	60c8      	str	r0, [r1, #12]
 800936a:	4770      	bx	lr
 800936c:	e000ed00 	.word	0xe000ed00
 8009370:	05fa0000 	.word	0x05fa0000

08009374 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009374:	4b17      	ldr	r3, [pc, #92]	; (80093d4 <HAL_NVIC_SetPriority+0x60>)
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800937c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800937e:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009382:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009384:	2d04      	cmp	r5, #4
 8009386:	bf28      	it	cs
 8009388:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800938a:	2c06      	cmp	r4, #6
 800938c:	d918      	bls.n	80093c0 <HAL_NVIC_SetPriority+0x4c>
 800938e:	3b03      	subs	r3, #3
 8009390:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009394:	409c      	lsls	r4, r3
 8009396:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800939a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 800939e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80093a0:	fa02 f205 	lsl.w	r2, r2, r5
 80093a4:	ea21 0102 	bic.w	r1, r1, r2
 80093a8:	fa01 f203 	lsl.w	r2, r1, r3
 80093ac:	ea42 0204 	orr.w	r2, r2, r4
 80093b0:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80093b4:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 80093b6:	db06      	blt.n	80093c6 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093b8:	4b07      	ldr	r3, [pc, #28]	; (80093d8 <HAL_NVIC_SetPriority+0x64>)
 80093ba:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80093bc:	bc30      	pop	{r4, r5}
 80093be:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80093c0:	2400      	movs	r4, #0
 80093c2:	4623      	mov	r3, r4
 80093c4:	e7e9      	b.n	800939a <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093c6:	f000 000f 	and.w	r0, r0, #15
 80093ca:	4b04      	ldr	r3, [pc, #16]	; (80093dc <HAL_NVIC_SetPriority+0x68>)
 80093cc:	541a      	strb	r2, [r3, r0]
 80093ce:	bc30      	pop	{r4, r5}
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	e000ed00 	.word	0xe000ed00
 80093d8:	e000e400 	.word	0xe000e400
 80093dc:	e000ed14 	.word	0xe000ed14

080093e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80093e0:	2800      	cmp	r0, #0
 80093e2:	db07      	blt.n	80093f4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80093e4:	2301      	movs	r3, #1
 80093e6:	f000 011f 	and.w	r1, r0, #31
 80093ea:	4a03      	ldr	r2, [pc, #12]	; (80093f8 <HAL_NVIC_EnableIRQ+0x18>)
 80093ec:	0940      	lsrs	r0, r0, #5
 80093ee:	408b      	lsls	r3, r1
 80093f0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	e000e100 	.word	0xe000e100

080093fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80093fc:	3801      	subs	r0, #1
 80093fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8009402:	d20d      	bcs.n	8009420 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009404:	4b07      	ldr	r3, [pc, #28]	; (8009424 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009406:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009408:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800940a:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800940c:	25f0      	movs	r5, #240	; 0xf0
 800940e:	4c06      	ldr	r4, [pc, #24]	; (8009428 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009410:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009412:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009414:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800941a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800941c:	bc30      	pop	{r4, r5}
 800941e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8009420:	2001      	movs	r0, #1
 8009422:	4770      	bx	lr
 8009424:	e000e010 	.word	0xe000e010
 8009428:	e000ed00 	.word	0xe000ed00

0800942c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800942c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800942e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8009430:	f7ff ff74 	bl	800931c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009434:	2c00      	cmp	r4, #0
 8009436:	d053      	beq.n	80094e0 <HAL_DMA_Init+0xb4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009438:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800943a:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800943c:	2100      	movs	r1, #0
 800943e:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8009440:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8009444:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8009446:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800944a:	f022 0201 	bic.w	r2, r2, #1
 800944e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009450:	e005      	b.n	800945e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009452:	f7ff ff63 	bl	800931c <HAL_GetTick>
 8009456:	1b40      	subs	r0, r0, r5
 8009458:	2805      	cmp	r0, #5
 800945a:	d83a      	bhi.n	80094d2 <HAL_DMA_Init+0xa6>
 800945c:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	07d1      	lsls	r1, r2, #31
 8009462:	d4f6      	bmi.n	8009452 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009464:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8009468:	68e1      	ldr	r1, [r4, #12]
 800946a:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CR;
 800946c:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800946e:	e9d4 0504 	ldrd	r0, r5, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009472:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009474:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 8009476:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009478:	e9d4 6106 	ldrd	r6, r1, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800947c:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800947e:	4d35      	ldr	r5, [pc, #212]	; (8009554 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009480:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009482:	403d      	ands	r5, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009484:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009486:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8009488:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800948a:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800948c:	ea42 0205 	orr.w	r2, r2, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009490:	d028      	beq.n	80094e4 <HAL_DMA_Init+0xb8>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009492:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009494:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009496:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800949a:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800949c:	b2da      	uxtb	r2, r3
 800949e:	4d2e      	ldr	r5, [pc, #184]	; (8009558 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 80094a0:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094a2:	3a10      	subs	r2, #16
 80094a4:	492d      	ldr	r1, [pc, #180]	; (800955c <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80094a6:	482e      	ldr	r0, [pc, #184]	; (8009560 <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094a8:	fba5 5202 	umull	r5, r2, r5, r2
 80094ac:	4019      	ands	r1, r3
  hdma->State = HAL_DMA_STATE_READY;
 80094ae:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094b0:	0913      	lsrs	r3, r2, #4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80094b2:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80094b4:	5cc0      	ldrb	r0, [r0, r3]
  
  if (stream_number > 3U)
 80094b6:	2b03      	cmp	r3, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80094b8:	f04f 033f 	mov.w	r3, #63	; 0x3f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80094bc:	bf88      	it	hi
 80094be:	3104      	addhi	r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80094c0:	65e0      	str	r0, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80094c2:	4083      	lsls	r3, r0
  return HAL_OK;
 80094c4:	4610      	mov	r0, r2
 80094c6:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80094c8:	608b      	str	r3, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80094ca:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80094cc:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 80094d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80094d2:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80094d4:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80094d6:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80094d8:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80094da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80094de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80094e0:	2001      	movs	r0, #1
}
 80094e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094e4:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80094e8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094ea:	ea45 0001 	orr.w	r0, r5, r1
    tmp |= hdma->Init.FIFOThreshold;
 80094ee:	f047 0104 	orr.w	r1, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094f2:	4302      	orrs	r2, r0
  hdma->Instance->CR = tmp;  
 80094f4:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80094f6:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80094f8:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 80094fc:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80094fe:	2d00      	cmp	r5, #0
 8009500:	d0cc      	beq.n	800949c <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009502:	b17e      	cbz	r6, 8009524 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009504:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8009508:	d016      	beq.n	8009538 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800950a:	2f02      	cmp	r7, #2
 800950c:	d903      	bls.n	8009516 <HAL_DMA_Init+0xea>
 800950e:	2f03      	cmp	r7, #3
 8009510:	d1c4      	bne.n	800949c <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009512:	01ea      	lsls	r2, r5, #7
 8009514:	d5c2      	bpl.n	800949c <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 8009516:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009518:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 800951a:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800951c:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800951e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8009522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8009524:	2f01      	cmp	r7, #1
 8009526:	d003      	beq.n	8009530 <HAL_DMA_Init+0x104>
 8009528:	d3f3      	bcc.n	8009512 <HAL_DMA_Init+0xe6>
 800952a:	2f02      	cmp	r7, #2
 800952c:	d1b6      	bne.n	800949c <HAL_DMA_Init+0x70>
 800952e:	e7f0      	b.n	8009512 <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009530:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8009534:	d1b2      	bne.n	800949c <HAL_DMA_Init+0x70>
 8009536:	e7ee      	b.n	8009516 <HAL_DMA_Init+0xea>
    switch (tmp)
 8009538:	2f03      	cmp	r7, #3
 800953a:	d8af      	bhi.n	800949c <HAL_DMA_Init+0x70>
 800953c:	a201      	add	r2, pc, #4	; (adr r2, 8009544 <HAL_DMA_Init+0x118>)
 800953e:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8009542:	bf00      	nop
 8009544:	08009517 	.word	0x08009517
 8009548:	08009513 	.word	0x08009513
 800954c:	08009517 	.word	0x08009517
 8009550:	08009531 	.word	0x08009531
 8009554:	f010803f 	.word	0xf010803f
 8009558:	aaaaaaab 	.word	0xaaaaaaab
 800955c:	fffffc00 	.word	0xfffffc00
 8009560:	08031dc8 	.word	0x08031dc8

08009564 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8009564:	2800      	cmp	r0, #0
 8009566:	d035      	beq.n	80095d4 <HAL_DMA_DeInit+0x70>
 8009568:	4603      	mov	r3, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800956a:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 800956e:	b2c0      	uxtb	r0, r0
 8009570:	2802      	cmp	r0, #2
 8009572:	d031      	beq.n	80095d8 <HAL_DMA_DeInit+0x74>
  __HAL_DMA_DISABLE(hdma);
 8009574:	681a      	ldr	r2, [r3, #0]
  hdma->Instance->CR   = 0U;
 8009576:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009578:	b2d1      	uxtb	r1, r2
{
 800957a:	b470      	push	{r4, r5, r6}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800957c:	3910      	subs	r1, #16
  __HAL_DMA_DISABLE(hdma);
 800957e:	6814      	ldr	r4, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009580:	4d16      	ldr	r5, [pc, #88]	; (80095dc <HAL_DMA_DeInit+0x78>)
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8009582:	2621      	movs	r6, #33	; 0x21
  __HAL_DMA_DISABLE(hdma);
 8009584:	f024 0401 	bic.w	r4, r4, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009588:	fba5 5101 	umull	r5, r1, r5, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800958c:	4d14      	ldr	r5, [pc, #80]	; (80095e0 <HAL_DMA_DeInit+0x7c>)
  __HAL_DMA_DISABLE(hdma);
 800958e:	6014      	str	r4, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009590:	0909      	lsrs	r1, r1, #4
 8009592:	4c14      	ldr	r4, [pc, #80]	; (80095e4 <HAL_DMA_DeInit+0x80>)
  hdma->Instance->CR   = 0U;
 8009594:	6010      	str	r0, [r2, #0]
 8009596:	4014      	ands	r4, r2
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009598:	5c6d      	ldrb	r5, [r5, r1]
  if (stream_number > 3U)
 800959a:	2903      	cmp	r1, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800959c:	f04f 013f 	mov.w	r1, #63	; 0x3f
  hdma->Instance->NDTR = 0U;
 80095a0:	6050      	str	r0, [r2, #4]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80095a2:	bf88      	it	hi
 80095a4:	3404      	addhi	r4, #4
  hdma->Instance->PAR  = 0U;
 80095a6:	6090      	str	r0, [r2, #8]
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80095a8:	40a9      	lsls	r1, r5
  hdma->Instance->M0AR = 0U;
 80095aa:	60d0      	str	r0, [r2, #12]
  hdma->Instance->M1AR = 0U;
 80095ac:	6110      	str	r0, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80095ae:	6156      	str	r6, [r2, #20]
  hdma->XferCpltCallback = NULL;
 80095b0:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80095b2:	65dd      	str	r5, [r3, #92]	; 0x5c
 80095b4:	659c      	str	r4, [r3, #88]	; 0x58
  return HAL_OK;
 80095b6:	4610      	mov	r0, r2
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80095b8:	60a1      	str	r1, [r4, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80095ba:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 80095bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 80095c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 80095c4:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 80095c8:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 80095cc:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
}
 80095d0:	bc70      	pop	{r4, r5, r6}
 80095d2:	4770      	bx	lr
    return HAL_ERROR;
 80095d4:	2001      	movs	r0, #1
 80095d6:	4770      	bx	lr
}
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	aaaaaaab 	.word	0xaaaaaaab
 80095e0:	08031dc8 	.word	0x08031dc8
 80095e4:	fffffc00 	.word	0xfffffc00

080095e8 <HAL_DMA2D_MspInit>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop

080095ec <HAL_DMA2D_Init>:
  if(hdma2d == NULL)
 80095ec:	b340      	cbz	r0, 8009640 <HAL_DMA2D_Init+0x54>
{ 
 80095ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80095f0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80095f4:	4604      	mov	r4, r0
 80095f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80095fa:	b1e3      	cbz	r3, 8009636 <HAL_DMA2D_Init+0x4a>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 80095fc:	2202      	movs	r2, #2
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80095fe:	68a7      	ldr	r7, [r4, #8]
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8009600:	2500      	movs	r5, #0
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8009602:	2601      	movs	r6, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8009604:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  return HAL_OK;
 8009608:	4628      	mov	r0, r5
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800960a:	e9d4 3100 	ldrd	r3, r1, [r4]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8009614:	430a      	orrs	r2, r1
 8009616:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8009618:	6b59      	ldr	r1, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 800961a:	4a0a      	ldr	r2, [pc, #40]	; (8009644 <HAL_DMA2D_Init+0x58>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800961c:	f021 0107 	bic.w	r1, r1, #7
 8009620:	4339      	orrs	r1, r7
 8009622:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8009624:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8009626:	400a      	ands	r2, r1
 8009628:	68e1      	ldr	r1, [r4, #12]
 800962a:	430a      	orrs	r2, r1
 800962c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800962e:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8009630:	f884 6039 	strb.w	r6, [r4, #57]	; 0x39
}
 8009634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8009636:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 800963a:	f7ff ffd5 	bl	80095e8 <HAL_DMA2D_MspInit>
 800963e:	e7dd      	b.n	80095fc <HAL_DMA2D_Init+0x10>
     return HAL_ERROR;
 8009640:	2001      	movs	r0, #1
}
 8009642:	4770      	bx	lr
 8009644:	ffffc000 	.word	0xffffc000

08009648 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8009648:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 800964a:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 800964e:	2c01      	cmp	r4, #1
 8009650:	d036      	beq.n	80096c0 <HAL_DMA2D_Start+0x78>
  uint32_t tmp2 = 0;
  uint32_t tmp3 = 0;
  uint32_t tmp4 = 0;
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8009652:	6804      	ldr	r4, [r0, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8009654:	2502      	movs	r5, #2
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8009656:	9e03      	ldr	r6, [sp, #12]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8009658:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 800965c:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
 8009660:	6c65      	ldr	r5, [r4, #68]	; 0x44
  __HAL_LOCK(hdma2d);
 8009662:	2601      	movs	r6, #1
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8009664:	f005 4540 	and.w	r5, r5, #3221225472	; 0xc0000000
  __HAL_LOCK(hdma2d);
 8009668:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800966c:	6846      	ldr	r6, [r0, #4]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 800966e:	432b      	orrs	r3, r5
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8009670:	f5b6 3f40 	cmp.w	r6, #196608	; 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8009674:	6463      	str	r3, [r4, #68]	; 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8009676:	63e2      	str	r2, [r4, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8009678:	d007      	beq.n	800968a <HAL_DMA2D_Start+0x42>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
  } 
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800967a:	60e1      	str	r1, [r4, #12]
  __HAL_DMA2D_ENABLE(hdma2d);
 800967c:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 800967e:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8009680:	f043 0301 	orr.w	r3, r3, #1
 8009684:	6023      	str	r3, [r4, #0]
}
 8009686:	bc70      	pop	{r4, r5, r6}
 8009688:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800968a:	6882      	ldr	r2, [r0, #8]
 800968c:	b1b2      	cbz	r2, 80096bc <HAL_DMA2D_Start+0x74>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800968e:	2a01      	cmp	r2, #1
 8009690:	d024      	beq.n	80096dc <HAL_DMA2D_Start+0x94>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8009692:	2a02      	cmp	r2, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8009694:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8009698:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800969c:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800969e:	d020      	beq.n	80096e2 <HAL_DMA2D_Start+0x9a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80096a0:	2a03      	cmp	r2, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80096a2:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80096a6:	d00e      	beq.n	80096c6 <HAL_DMA2D_Start+0x7e>
      tmp2 = (tmp2 >> 20);
 80096a8:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12);
 80096aa:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 80096ac:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28);
 80096ae:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 80096b0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 80096b4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80096b8:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 80096bc:	63a1      	str	r1, [r4, #56]	; 0x38
 80096be:	e7dd      	b.n	800967c <HAL_DMA2D_Start+0x34>
  __HAL_LOCK(hdma2d);
 80096c0:	2002      	movs	r0, #2
}
 80096c2:	bc70      	pop	{r4, r5, r6}
 80096c4:	4770      	bx	lr
      tmp2 = (tmp2 >> 19);
 80096c6:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11);
 80096c8:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 80096ca:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31);
 80096cc:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 80096ce:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 80096d2:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 80096d6:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 80096da:	e7ef      	b.n	80096bc <HAL_DMA2D_Start+0x74>
      tmp = (tmp3 | tmp2 | tmp4);  
 80096dc:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80096e0:	e7ec      	b.n	80096bc <HAL_DMA2D_Start+0x74>
      tmp2 = (tmp2 >> 19);
 80096e2:	0cd9      	lsrs	r1, r3, #19
      tmp3 = (tmp3 >> 10);
 80096e4:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 80096e6:	02c9      	lsls	r1, r1, #11
 80096e8:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 80096ec:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 80096f0:	e7e4      	b.n	80096bc <HAL_DMA2D_Start+0x74>
 80096f2:	bf00      	nop

080096f4 <HAL_DMA2D_PollForTransfer>:
{
 80096f4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0;  
 80096f6:	2200      	movs	r2, #0
{
 80096f8:	b082      	sub	sp, #8
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 80096fa:	6803      	ldr	r3, [r0, #0]
{
 80096fc:	4604      	mov	r4, r0
  __IO uint32_t isrflags = 0x0;  
 80096fe:	9201      	str	r2, [sp, #4]
{
 8009700:	460d      	mov	r5, r1
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	07d2      	lsls	r2, r2, #31
 8009706:	d420      	bmi.n	800974a <HAL_DMA2D_PollForTransfer+0x56>
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8009708:	69da      	ldr	r2, [r3, #28]
 800970a:	0690      	lsls	r0, r2, #26
 800970c:	d402      	bmi.n	8009714 <HAL_DMA2D_PollForTransfer+0x20>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 800970e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8009710:	0691      	lsls	r1, r2, #26
 8009712:	d50f      	bpl.n	8009734 <HAL_DMA2D_PollForTransfer+0x40>
    tickstart = HAL_GetTick();
 8009714:	f7ff fe02 	bl	800931c <HAL_GetTick>
 8009718:	4606      	mov	r6, r0
 800971a:	1c68      	adds	r0, r5, #1
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 800971c:	6823      	ldr	r3, [r4, #0]
 800971e:	d006      	beq.n	800972e <HAL_DMA2D_PollForTransfer+0x3a>
 8009720:	e032      	b.n	8009788 <HAL_DMA2D_PollForTransfer+0x94>
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 8009722:	685a      	ldr	r2, [r3, #4]
 8009724:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8009726:	9a01      	ldr	r2, [sp, #4]
 8009728:	f012 0f29 	tst.w	r2, #41	; 0x29
 800972c:	d147      	bne.n	80097be <HAL_DMA2D_PollForTransfer+0xca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	06d1      	lsls	r1, r2, #27
 8009732:	d5f6      	bpl.n	8009722 <HAL_DMA2D_PollForTransfer+0x2e>
  __HAL_UNLOCK(hdma2d);
 8009734:	2200      	movs	r2, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8009736:	2512      	movs	r5, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8009738:	2101      	movs	r1, #1
  return HAL_OK;
 800973a:	4610      	mov	r0, r2
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 800973c:	609d      	str	r5, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 800973e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8009742:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
}
 8009746:	b002      	add	sp, #8
 8009748:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
 800974a:	f7ff fde7 	bl	800931c <HAL_GetTick>
 800974e:	4606      	mov	r6, r0
 8009750:	1c68      	adds	r0, r5, #1
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8009752:	6823      	ldr	r3, [r4, #0]
 8009754:	d153      	bne.n	80097fe <HAL_DMA2D_PollForTransfer+0x10a>
 8009756:	685a      	ldr	r2, [r3, #4]
 8009758:	0791      	lsls	r1, r2, #30
 800975a:	d4d5      	bmi.n	8009708 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8009760:	9a01      	ldr	r2, [sp, #4]
 8009762:	f012 0f21 	tst.w	r2, #33	; 0x21
 8009766:	d0f6      	beq.n	8009756 <HAL_DMA2D_PollForTransfer+0x62>
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8009768:	9a01      	ldr	r2, [sp, #4]
 800976a:	0696      	lsls	r6, r2, #26
 800976c:	d503      	bpl.n	8009776 <HAL_DMA2D_PollForTransfer+0x82>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800976e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8009770:	f042 0202 	orr.w	r2, r2, #2
 8009774:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8009776:	9a01      	ldr	r2, [sp, #4]
 8009778:	07d5      	lsls	r5, r2, #31
 800977a:	d503      	bpl.n	8009784 <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 800977c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800977e:	f042 0201 	orr.w	r2, r2, #1
 8009782:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8009784:	2521      	movs	r5, #33	; 0x21
 8009786:	e030      	b.n	80097ea <HAL_DMA2D_PollForTransfer+0xf6>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8009788:	685a      	ldr	r2, [r3, #4]
 800978a:	06d2      	lsls	r2, r2, #27
 800978c:	d4d2      	bmi.n	8009734 <HAL_DMA2D_PollForTransfer+0x40>
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8009792:	9a01      	ldr	r2, [sp, #4]
 8009794:	f012 0f29 	tst.w	r2, #41	; 0x29
 8009798:	d111      	bne.n	80097be <HAL_DMA2D_PollForTransfer+0xca>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800979a:	b125      	cbz	r5, 80097a6 <HAL_DMA2D_PollForTransfer+0xb2>
 800979c:	f7ff fdbe 	bl	800931c <HAL_GetTick>
 80097a0:	1b80      	subs	r0, r0, r6
 80097a2:	42a8      	cmp	r0, r5
 80097a4:	d9b9      	bls.n	800971a <HAL_DMA2D_PollForTransfer+0x26>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80097a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80097a8:	2203      	movs	r2, #3
          __HAL_UNLOCK(hdma2d);
 80097aa:	2100      	movs	r1, #0
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80097ac:	f043 0320 	orr.w	r3, r3, #32
          return HAL_TIMEOUT;
 80097b0:	4610      	mov	r0, r2
          __HAL_UNLOCK(hdma2d);
 80097b2:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80097b6:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80097b8:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
          return HAL_TIMEOUT;
 80097bc:	e7c3      	b.n	8009746 <HAL_DMA2D_PollForTransfer+0x52>
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 80097be:	9a01      	ldr	r2, [sp, #4]
 80097c0:	0712      	lsls	r2, r2, #28
 80097c2:	d503      	bpl.n	80097cc <HAL_DMA2D_PollForTransfer+0xd8>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 80097c4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80097c6:	f042 0204 	orr.w	r2, r2, #4
 80097ca:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 80097cc:	9a01      	ldr	r2, [sp, #4]
 80097ce:	0696      	lsls	r6, r2, #26
 80097d0:	d503      	bpl.n	80097da <HAL_DMA2D_PollForTransfer+0xe6>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 80097d2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80097d4:	f042 0202 	orr.w	r2, r2, #2
 80097d8:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 80097da:	9a01      	ldr	r2, [sp, #4]
 80097dc:	07d5      	lsls	r5, r2, #31
 80097de:	d503      	bpl.n	80097e8 <HAL_DMA2D_PollForTransfer+0xf4>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 80097e0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80097e2:	f042 0201 	orr.w	r2, r2, #1
 80097e6:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80097e8:	2529      	movs	r5, #41	; 0x29
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80097ea:	2104      	movs	r1, #4
        __HAL_UNLOCK(hdma2d);
 80097ec:	2200      	movs	r2, #0
        return HAL_ERROR;      
 80097ee:	2001      	movs	r0, #1
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80097f0:	609d      	str	r5, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80097f2:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 80097f6:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
}
 80097fa:	b002      	add	sp, #8
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	0792      	lsls	r2, r2, #30
 8009802:	d481      	bmi.n	8009708 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 8009804:	685a      	ldr	r2, [r3, #4]
 8009806:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8009808:	9a01      	ldr	r2, [sp, #4]
 800980a:	f012 0f21 	tst.w	r2, #33	; 0x21
 800980e:	d1ab      	bne.n	8009768 <HAL_DMA2D_PollForTransfer+0x74>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8009810:	2d00      	cmp	r5, #0
 8009812:	d0c8      	beq.n	80097a6 <HAL_DMA2D_PollForTransfer+0xb2>
 8009814:	f7ff fd82 	bl	800931c <HAL_GetTick>
 8009818:	1b80      	subs	r0, r0, r6
 800981a:	42a8      	cmp	r0, r5
 800981c:	d998      	bls.n	8009750 <HAL_DMA2D_PollForTransfer+0x5c>
 800981e:	e7c2      	b.n	80097a6 <HAL_DMA2D_PollForTransfer+0xb2>

08009820 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8009820:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8009824:	2a01      	cmp	r2, #1
 8009826:	d049      	beq.n	80098bc <HAL_DMA2D_ConfigLayer+0x9c>
 8009828:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800982a:	eb00 1001 	add.w	r0, r0, r1, lsl #4
{ 
 800982e:	b4f0      	push	{r4, r5, r6, r7}
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8009830:	e9d0 2507 	ldrd	r2, r5, [r0, #28]
  __HAL_LOCK(hdma2d);
 8009834:	2701      	movs	r7, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8009836:	2402      	movs	r4, #2
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8009838:	f1a2 0609 	sub.w	r6, r2, #9
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800983c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  __HAL_LOCK(hdma2d);
 8009840:	f883 7038 	strb.w	r7, [r3, #56]	; 0x38
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8009844:	42be      	cmp	r6, r7
 8009846:	6a45      	ldr	r5, [r0, #36]	; 0x24
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8009848:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
 800984c:	681c      	ldr	r4, [r3, #0]
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800984e:	d91a      	bls.n	8009886 <HAL_DMA2D_ConfigLayer+0x66>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8009850:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  if(LayerIdx == 0)
 8009854:	b179      	cbz	r1, 8009876 <HAL_DMA2D_ConfigLayer+0x56>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8009856:	69e5      	ldr	r5, [r4, #28]
 8009858:	4919      	ldr	r1, [pc, #100]	; (80098c0 <HAL_DMA2D_ConfigLayer+0xa0>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 800985a:	6980      	ldr	r0, [r0, #24]
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800985c:	4029      	ands	r1, r5
 800985e:	430a      	orrs	r2, r1
 8009860:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 8009862:	6120      	str	r0, [r4, #16]
  __HAL_UNLOCK(hdma2d);  
 8009864:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8009866:	2101      	movs	r1, #1
  return HAL_OK;
 8009868:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800986a:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);  
 800986e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8009872:	bcf0      	pop	{r4, r5, r6, r7}
 8009874:	4770      	bx	lr
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8009876:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009878:	4911      	ldr	r1, [pc, #68]	; (80098c0 <HAL_DMA2D_ConfigLayer+0xa0>)
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800987a:	6998      	ldr	r0, [r3, #24]
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800987c:	4029      	ands	r1, r5
 800987e:	430a      	orrs	r2, r1
 8009880:	6262      	str	r2, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8009882:	61a0      	str	r0, [r4, #24]
 8009884:	e7ee      	b.n	8009864 <HAL_DMA2D_ConfigLayer+0x44>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8009886:	f005 467f 	and.w	r6, r5, #4278190080	; 0xff000000
 800988a:	4332      	orrs	r2, r6
  if(LayerIdx == 0)
 800988c:	b151      	cbz	r1, 80098a4 <HAL_DMA2D_ConfigLayer+0x84>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800988e:	69e6      	ldr	r6, [r4, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 8009890:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8009894:	490a      	ldr	r1, [pc, #40]	; (80098c0 <HAL_DMA2D_ConfigLayer+0xa0>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 8009896:	6980      	ldr	r0, [r0, #24]
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8009898:	4031      	ands	r1, r6
 800989a:	430a      	orrs	r2, r1
 800989c:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 800989e:	6120      	str	r0, [r4, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 80098a0:	6225      	str	r5, [r4, #32]
 80098a2:	e7df      	b.n	8009864 <HAL_DMA2D_ConfigLayer+0x44>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80098a4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80098a6:	4906      	ldr	r1, [pc, #24]	; (80098c0 <HAL_DMA2D_ConfigLayer+0xa0>)
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80098a8:	6a58      	ldr	r0, [r3, #36]	; 0x24
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80098aa:	4029      	ands	r1, r5
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80098ac:	699d      	ldr	r5, [r3, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80098ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80098b2:	430a      	orrs	r2, r1
 80098b4:	6262      	str	r2, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80098b6:	61a5      	str	r5, [r4, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80098b8:	62a0      	str	r0, [r4, #40]	; 0x28
 80098ba:	e7d3      	b.n	8009864 <HAL_DMA2D_ConfigLayer+0x44>
  __HAL_LOCK(hdma2d);
 80098bc:	2002      	movs	r0, #2
}
 80098be:	4770      	bx	lr
 80098c0:	00fcfff0 	.word	0x00fcfff0

080098c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80098c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80098c8:	f8df c22c 	ldr.w	ip, [pc, #556]	; 8009af8 <HAL_GPIO_Init+0x234>
{
 80098cc:	b083      	sub	sp, #12
 80098ce:	468e      	mov	lr, r1
  for(position = 0; position < GPIO_NUMBER; position++)
 80098d0:	2500      	movs	r5, #0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80098d2:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8009afc <HAL_GPIO_Init+0x238>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80098d6:	f8d1 8000 	ldr.w	r8, [r1]
 80098da:	e003      	b.n	80098e4 <HAL_GPIO_Init+0x20>
  for(position = 0; position < GPIO_NUMBER; position++)
 80098dc:	3501      	adds	r5, #1
 80098de:	2d10      	cmp	r5, #16
 80098e0:	f000 80b6 	beq.w	8009a50 <HAL_GPIO_Init+0x18c>
    ioposition = ((uint32_t)0x01) << position;
 80098e4:	2301      	movs	r3, #1
 80098e6:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80098e8:	ea08 0103 	and.w	r1, r8, r3
    if(iocurrent == ioposition)
 80098ec:	428b      	cmp	r3, r1
 80098ee:	d1f5      	bne.n	80098dc <HAL_GPIO_Init+0x18>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80098f0:	f8de 4004 	ldr.w	r4, [lr, #4]
 80098f4:	f024 0710 	bic.w	r7, r4, #16
 80098f8:	2f02      	cmp	r7, #2
 80098fa:	f040 80ac 	bne.w	8009a56 <HAL_GPIO_Init+0x192>
        temp = GPIOx->AFR[position >> 3];
 80098fe:	08ef      	lsrs	r7, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009900:	f005 0a07 	and.w	sl, r5, #7
 8009904:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009908:	f8de 2010 	ldr.w	r2, [lr, #16]
 800990c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009910:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8009914:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009916:	fa0b fb0a 	lsl.w	fp, fp, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800991a:	fa02 f20a 	lsl.w	r2, r2, sl
 800991e:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009922:	ea26 060b 	bic.w	r6, r6, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009926:	f04f 0b03 	mov.w	fp, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800992a:	4332      	orrs	r2, r6
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800992c:	fa0b fb0a 	lsl.w	fp, fp, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009930:	f004 0603 	and.w	r6, r4, #3
        GPIOx->AFR[position >> 3] = temp;
 8009934:	623a      	str	r2, [r7, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009936:	ea6f 020b 	mvn.w	r2, fp
      temp = GPIOx->MODER;
 800993a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800993c:	fa06 f60a 	lsl.w	r6, r6, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009940:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009942:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8009944:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8009946:	6886      	ldr	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009948:	f3c4 1700 	ubfx	r7, r4, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800994c:	ea06 0b02 	and.w	fp, r6, r2
        temp |= (GPIO_Init->Speed << (position * 2));
 8009950:	f8de 600c 	ldr.w	r6, [lr, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009954:	40af      	lsls	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8009956:	fa06 f60a 	lsl.w	r6, r6, sl
 800995a:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->OSPEEDR = temp;
 800995e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8009960:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009962:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009966:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8009968:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800996a:	68c6      	ldr	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800996c:	00e7      	lsls	r7, r4, #3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800996e:	f8de 3008 	ldr.w	r3, [lr, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009972:	ea02 0206 	and.w	r2, r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8009976:	fa03 f30a 	lsl.w	r3, r3, sl
 800997a:	ea43 0302 	orr.w	r3, r3, r2
      GPIOx->PUPDR = temp;
 800997e:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009980:	d5ac      	bpl.n	80098dc <HAL_GPIO_Init+0x18>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009982:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8009986:	f025 0703 	bic.w	r7, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800998a:	f005 0303 	and.w	r3, r5, #3
 800998e:	220f      	movs	r2, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009990:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8009994:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009998:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800999a:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 800999e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 80099a2:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80099a6:	fa02 fa03 	lsl.w	sl, r2, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80099aa:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80099ae:	9601      	str	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80099b0:	4e48      	ldr	r6, [pc, #288]	; (8009ad4 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80099b2:	9a01      	ldr	r2, [sp, #4]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80099b4:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2];
 80099b6:	68ba      	ldr	r2, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80099b8:	ea22 020a 	bic.w	r2, r2, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80099bc:	d020      	beq.n	8009a00 <HAL_GPIO_Init+0x13c>
 80099be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80099c2:	42b0      	cmp	r0, r6
 80099c4:	d05e      	beq.n	8009a84 <HAL_GPIO_Init+0x1c0>
 80099c6:	4e44      	ldr	r6, [pc, #272]	; (8009ad8 <HAL_GPIO_Init+0x214>)
 80099c8:	42b0      	cmp	r0, r6
 80099ca:	d060      	beq.n	8009a8e <HAL_GPIO_Init+0x1ca>
 80099cc:	4e43      	ldr	r6, [pc, #268]	; (8009adc <HAL_GPIO_Init+0x218>)
 80099ce:	42b0      	cmp	r0, r6
 80099d0:	d062      	beq.n	8009a98 <HAL_GPIO_Init+0x1d4>
 80099d2:	4e43      	ldr	r6, [pc, #268]	; (8009ae0 <HAL_GPIO_Init+0x21c>)
 80099d4:	42b0      	cmp	r0, r6
 80099d6:	d064      	beq.n	8009aa2 <HAL_GPIO_Init+0x1de>
 80099d8:	4e42      	ldr	r6, [pc, #264]	; (8009ae4 <HAL_GPIO_Init+0x220>)
 80099da:	42b0      	cmp	r0, r6
 80099dc:	d06b      	beq.n	8009ab6 <HAL_GPIO_Init+0x1f2>
 80099de:	4e42      	ldr	r6, [pc, #264]	; (8009ae8 <HAL_GPIO_Init+0x224>)
 80099e0:	42b0      	cmp	r0, r6
 80099e2:	d06d      	beq.n	8009ac0 <HAL_GPIO_Init+0x1fc>
 80099e4:	4e41      	ldr	r6, [pc, #260]	; (8009aec <HAL_GPIO_Init+0x228>)
 80099e6:	42b0      	cmp	r0, r6
 80099e8:	d060      	beq.n	8009aac <HAL_GPIO_Init+0x1e8>
 80099ea:	4e41      	ldr	r6, [pc, #260]	; (8009af0 <HAL_GPIO_Init+0x22c>)
 80099ec:	42b0      	cmp	r0, r6
 80099ee:	d06c      	beq.n	8009aca <HAL_GPIO_Init+0x206>
 80099f0:	4e40      	ldr	r6, [pc, #256]	; (8009af4 <HAL_GPIO_Init+0x230>)
 80099f2:	42b0      	cmp	r0, r6
 80099f4:	bf0c      	ite	eq
 80099f6:	2609      	moveq	r6, #9
 80099f8:	260a      	movne	r6, #10
 80099fa:	fa06 f303 	lsl.w	r3, r6, r3
 80099fe:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2] = temp;
 8009a00:	60ba      	str	r2, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009a02:	03e6      	lsls	r6, r4, #15
        temp = EXTI->IMR;
 8009a04:	f8dc 3000 	ldr.w	r3, [ip]
        temp &= ~((uint32_t)iocurrent);
 8009a08:	ea6f 0201 	mvn.w	r2, r1
  for(position = 0; position < GPIO_NUMBER; position++)
 8009a0c:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8009a10:	bf54      	ite	pl
 8009a12:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8009a14:	430b      	orrmi	r3, r1
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009a16:	03a7      	lsls	r7, r4, #14
        EXTI->IMR = temp;
 8009a18:	f8cc 3000 	str.w	r3, [ip]
        temp = EXTI->EMR;
 8009a1c:	f8dc 3004 	ldr.w	r3, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 8009a20:	bf54      	ite	pl
 8009a22:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8009a24:	430b      	orrmi	r3, r1
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8009a26:	02e6      	lsls	r6, r4, #11
        EXTI->EMR = temp;
 8009a28:	f8cc 3004 	str.w	r3, [ip, #4]
        temp = EXTI->RTSR;
 8009a2c:	f8dc 3008 	ldr.w	r3, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
 8009a30:	bf54      	ite	pl
 8009a32:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8009a34:	430b      	orrmi	r3, r1
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009a36:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8009a38:	f8cc 3008 	str.w	r3, [ip, #8]
        temp = EXTI->FTSR;
 8009a3c:	f8dc 300c 	ldr.w	r3, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
 8009a40:	bf54      	ite	pl
 8009a42:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8009a44:	430b      	orrmi	r3, r1
  for(position = 0; position < GPIO_NUMBER; position++)
 8009a46:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8009a48:	f8cc 300c 	str.w	r3, [ip, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8009a4c:	f47f af4a 	bne.w	80098e4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8009a50:	b003      	add	sp, #12
 8009a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a56:	ea4f 0a45 	mov.w	sl, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009a5a:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 8009a5c:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009a60:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009a62:	ea04 0602 	and.w	r6, r4, r2
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009a66:	fa02 f20a 	lsl.w	r2, r2, sl
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009a6a:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009a6c:	ea6f 0202 	mvn.w	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009a70:	fa06 f60a 	lsl.w	r6, r6, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009a74:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009a78:	ea46 060b 	orr.w	r6, r6, fp
      GPIOx->MODER = temp;
 8009a7c:	6006      	str	r6, [r0, #0]
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009a7e:	f63f af74 	bhi.w	800996a <HAL_GPIO_Init+0xa6>
 8009a82:	e760      	b.n	8009946 <HAL_GPIO_Init+0x82>
 8009a84:	2601      	movs	r6, #1
 8009a86:	fa06 f303 	lsl.w	r3, r6, r3
 8009a8a:	431a      	orrs	r2, r3
 8009a8c:	e7b8      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009a8e:	2602      	movs	r6, #2
 8009a90:	fa06 f303 	lsl.w	r3, r6, r3
 8009a94:	431a      	orrs	r2, r3
 8009a96:	e7b3      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009a98:	2603      	movs	r6, #3
 8009a9a:	fa06 f303 	lsl.w	r3, r6, r3
 8009a9e:	431a      	orrs	r2, r3
 8009aa0:	e7ae      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009aa2:	2604      	movs	r6, #4
 8009aa4:	fa06 f303 	lsl.w	r3, r6, r3
 8009aa8:	431a      	orrs	r2, r3
 8009aaa:	e7a9      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009aac:	2607      	movs	r6, #7
 8009aae:	fa06 f303 	lsl.w	r3, r6, r3
 8009ab2:	431a      	orrs	r2, r3
 8009ab4:	e7a4      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009ab6:	2605      	movs	r6, #5
 8009ab8:	fa06 f303 	lsl.w	r3, r6, r3
 8009abc:	431a      	orrs	r2, r3
 8009abe:	e79f      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009ac0:	2606      	movs	r6, #6
 8009ac2:	fa06 f303 	lsl.w	r3, r6, r3
 8009ac6:	431a      	orrs	r2, r3
 8009ac8:	e79a      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009aca:	2608      	movs	r6, #8
 8009acc:	fa06 f303 	lsl.w	r3, r6, r3
 8009ad0:	431a      	orrs	r2, r3
 8009ad2:	e795      	b.n	8009a00 <HAL_GPIO_Init+0x13c>
 8009ad4:	40020000 	.word	0x40020000
 8009ad8:	40020800 	.word	0x40020800
 8009adc:	40020c00 	.word	0x40020c00
 8009ae0:	40021000 	.word	0x40021000
 8009ae4:	40021400 	.word	0x40021400
 8009ae8:	40021800 	.word	0x40021800
 8009aec:	40021c00 	.word	0x40021c00
 8009af0:	40022000 	.word	0x40022000
 8009af4:	40022400 	.word	0x40022400
 8009af8:	40013c00 	.word	0x40013c00
 8009afc:	40023800 	.word	0x40023800

08009b00 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009b00:	6903      	ldr	r3, [r0, #16]
 8009b02:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8009b04:	bf14      	ite	ne
 8009b06:	2001      	movne	r0, #1
 8009b08:	2000      	moveq	r0, #0
 8009b0a:	4770      	bx	lr

08009b0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009b0c:	b902      	cbnz	r2, 8009b10 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009b0e:	0409      	lsls	r1, r1, #16
 8009b10:	6181      	str	r1, [r0, #24]
  }
}
 8009b12:	4770      	bx	lr

08009b14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b16:	4604      	mov	r4, r0
 8009b18:	4616      	mov	r6, r2
 8009b1a:	460d      	mov	r5, r1
 8009b1c:	b941      	cbnz	r1, 8009b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
 8009b1e:	e03f      	b.n	8009ba0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    {
      return HAL_ERROR;
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009b20:	699a      	ldr	r2, [r3, #24]
 8009b22:	0697      	lsls	r7, r2, #26
 8009b24:	d453      	bmi.n	8009bce <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
        return HAL_ERROR;
      }
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b26:	f7ff fbf9 	bl	800931c <HAL_GetTick>
 8009b2a:	1b80      	subs	r0, r0, r6
 8009b2c:	4285      	cmp	r5, r0
 8009b2e:	d341      	bcc.n	8009bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009b30:	6823      	ldr	r3, [r4, #0]
 8009b32:	699a      	ldr	r2, [r3, #24]
 8009b34:	0751      	lsls	r1, r2, #29
 8009b36:	d448      	bmi.n	8009bca <I2C_WaitOnRXNEFlagUntilTimeout+0xb6>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009b38:	699a      	ldr	r2, [r3, #24]
 8009b3a:	06d2      	lsls	r2, r2, #27
 8009b3c:	d5f0      	bpl.n	8009b20 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 8009b3e:	1c69      	adds	r1, r5, #1
 8009b40:	d122      	bne.n	8009b88 <I2C_WaitOnRXNEFlagUntilTimeout+0x74>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009b42:	699a      	ldr	r2, [r3, #24]
 8009b44:	0692      	lsls	r2, r2, #26
 8009b46:	d5fc      	bpl.n	8009b42 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b48:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b4a:	2110      	movs	r1, #16
 8009b4c:	61d9      	str	r1, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b4e:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009b50:	699a      	ldr	r2, [r3, #24]
 8009b52:	0796      	lsls	r6, r2, #30
 8009b54:	d501      	bpl.n	8009b5a <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    hi2c->Instance->TXDR = 0x00U;
 8009b56:	2200      	movs	r2, #0
 8009b58:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009b5a:	699a      	ldr	r2, [r3, #24]
 8009b5c:	07d5      	lsls	r5, r2, #31
 8009b5e:	d403      	bmi.n	8009b68 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009b60:	699a      	ldr	r2, [r3, #24]
 8009b62:	f042 0201 	orr.w	r2, r2, #1
 8009b66:	619a      	str	r2, [r3, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b68:	685a      	ldr	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b6a:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8009b6c:	4f28      	ldr	r7, [pc, #160]	; (8009c10 <I2C_WaitOnRXNEFlagUntilTimeout+0xfc>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009b6e:	2604      	movs	r6, #4
    hi2c->State = HAL_I2C_STATE_READY;
 8009b70:	2520      	movs	r5, #32
      return HAL_ERROR;
 8009b72:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8009b74:	403a      	ands	r2, r7
 8009b76:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009b78:	6466      	str	r6, [r4, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b7a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8009b7e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b82:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8009b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009b88:	699a      	ldr	r2, [r3, #24]
 8009b8a:	0697      	lsls	r7, r2, #26
 8009b8c:	d4dc      	bmi.n	8009b48 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b8e:	2d00      	cmp	r5, #0
 8009b90:	d033      	beq.n	8009bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
 8009b92:	f7ff fbc3 	bl	800931c <HAL_GetTick>
 8009b96:	1b80      	subs	r0, r0, r6
 8009b98:	4285      	cmp	r5, r0
 8009b9a:	d32e      	bcc.n	8009bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	e7ce      	b.n	8009b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009ba0:	6803      	ldr	r3, [r0, #0]
 8009ba2:	699a      	ldr	r2, [r3, #24]
 8009ba4:	0752      	lsls	r2, r2, #29
 8009ba6:	d410      	bmi.n	8009bca <I2C_WaitOnRXNEFlagUntilTimeout+0xb6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ba8:	699a      	ldr	r2, [r3, #24]
 8009baa:	06d0      	lsls	r0, r2, #27
 8009bac:	d4c7      	bmi.n	8009b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009bae:	699a      	ldr	r2, [r3, #24]
 8009bb0:	0690      	lsls	r0, r2, #26
 8009bb2:	d40c      	bmi.n	8009bce <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bb4:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009bb6:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 8009bb8:	2100      	movs	r1, #0
      return HAL_TIMEOUT;
 8009bba:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bbc:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 8009bbe:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bc2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009bc4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
}
 8009bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_OK;
 8009bca:	2000      	movs	r0, #0
}
 8009bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009bce:	699a      	ldr	r2, [r3, #24]
 8009bd0:	0751      	lsls	r1, r2, #29
 8009bd2:	d502      	bpl.n	8009bda <I2C_WaitOnRXNEFlagUntilTimeout+0xc6>
 8009bd4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8009bd6:	2a00      	cmp	r2, #0
 8009bd8:	d1f7      	bne.n	8009bca <I2C_WaitOnRXNEFlagUntilTimeout+0xb6>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009bda:	2520      	movs	r5, #32
        I2C_RESET_CR2(hi2c);
 8009bdc:	4e0c      	ldr	r6, [pc, #48]	; (8009c10 <I2C_WaitOnRXNEFlagUntilTimeout+0xfc>)
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009bde:	2200      	movs	r2, #0
        return HAL_ERROR;
 8009be0:	2001      	movs	r0, #1
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009be2:	61dd      	str	r5, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8009be4:	6859      	ldr	r1, [r3, #4]
 8009be6:	4031      	ands	r1, r6
 8009be8:	6059      	str	r1, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009bea:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8009bec:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8009bf0:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bf4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8009bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bfa:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8009bfc:	2220      	movs	r2, #32
      return HAL_ERROR;
 8009bfe:	2001      	movs	r0, #1
          hi2c->State = HAL_I2C_STATE_READY;
 8009c00:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8009c04:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8009c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	fe00e800 	.word	0xfe00e800

08009c14 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8009c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c16:	4604      	mov	r4, r0
 8009c18:	460d      	mov	r5, r1
 8009c1a:	4616      	mov	r6, r2
 8009c1c:	1c6f      	adds	r7, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	d12a      	bne.n	8009c78 <I2C_WaitOnTXISFlagUntilTimeout+0x64>
 8009c22:	699a      	ldr	r2, [r3, #24]
 8009c24:	0790      	lsls	r0, r2, #30
 8009c26:	d425      	bmi.n	8009c74 <I2C_WaitOnTXISFlagUntilTimeout+0x60>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c28:	699a      	ldr	r2, [r3, #24]
 8009c2a:	06d1      	lsls	r1, r2, #27
 8009c2c:	d5f9      	bpl.n	8009c22 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c2e:	699a      	ldr	r2, [r3, #24]
 8009c30:	0695      	lsls	r5, r2, #26
 8009c32:	d5fc      	bpl.n	8009c2e <I2C_WaitOnTXISFlagUntilTimeout+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c34:	2110      	movs	r1, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c36:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c38:	61d9      	str	r1, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c3a:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009c3c:	699a      	ldr	r2, [r3, #24]
 8009c3e:	0791      	lsls	r1, r2, #30
 8009c40:	d501      	bpl.n	8009c46 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
    hi2c->Instance->TXDR = 0x00U;
 8009c42:	2200      	movs	r2, #0
 8009c44:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c46:	699a      	ldr	r2, [r3, #24]
 8009c48:	07d2      	lsls	r2, r2, #31
 8009c4a:	d403      	bmi.n	8009c54 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009c4c:	699a      	ldr	r2, [r3, #24]
 8009c4e:	f042 0201 	orr.w	r2, r2, #1
 8009c52:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 8009c54:	685a      	ldr	r2, [r3, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c56:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8009c58:	4f1e      	ldr	r7, [pc, #120]	; (8009cd4 <I2C_WaitOnTXISFlagUntilTimeout+0xc0>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009c5a:	2604      	movs	r6, #4
    hi2c->State = HAL_I2C_STATE_READY;
 8009c5c:	2520      	movs	r5, #32
      return HAL_ERROR;
 8009c5e:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8009c60:	403a      	ands	r2, r7
 8009c62:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009c64:	6466      	str	r6, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8009c66:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8009c6a:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c6e:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8009c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8009c74:	2000      	movs	r0, #0
}
 8009c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009c78:	699a      	ldr	r2, [r3, #24]
 8009c7a:	0792      	lsls	r2, r2, #30
 8009c7c:	d4fa      	bmi.n	8009c74 <I2C_WaitOnTXISFlagUntilTimeout+0x60>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c7e:	699a      	ldr	r2, [r3, #24]
 8009c80:	06d7      	lsls	r7, r2, #27
 8009c82:	d419      	bmi.n	8009cb8 <I2C_WaitOnTXISFlagUntilTimeout+0xa4>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009c84:	b125      	cbz	r5, 8009c90 <I2C_WaitOnTXISFlagUntilTimeout+0x7c>
 8009c86:	f7ff fb49 	bl	800931c <HAL_GetTick>
 8009c8a:	1b80      	subs	r0, r0, r6
 8009c8c:	42a8      	cmp	r0, r5
 8009c8e:	d9c5      	bls.n	8009c1c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c90:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009c92:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c94:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8009c96:	2003      	movs	r0, #3
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c98:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8009c9a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c9e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ca0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ca4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8009ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009caa:	b14d      	cbz	r5, 8009cc0 <I2C_WaitOnTXISFlagUntilTimeout+0xac>
 8009cac:	f7ff fb36 	bl	800931c <HAL_GetTick>
 8009cb0:	1b80      	subs	r0, r0, r6
 8009cb2:	4285      	cmp	r5, r0
 8009cb4:	d304      	bcc.n	8009cc0 <I2C_WaitOnTXISFlagUntilTimeout+0xac>
 8009cb6:	6823      	ldr	r3, [r4, #0]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cb8:	699a      	ldr	r2, [r3, #24]
 8009cba:	0690      	lsls	r0, r2, #26
 8009cbc:	d5f5      	bpl.n	8009caa <I2C_WaitOnTXISFlagUntilTimeout+0x96>
 8009cbe:	e7b9      	b.n	8009c34 <I2C_WaitOnTXISFlagUntilTimeout+0x20>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cc0:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8009cc2:	2220      	movs	r2, #32
      return HAL_ERROR;
 8009cc4:	2001      	movs	r0, #1
          hi2c->State = HAL_I2C_STATE_READY;
 8009cc6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8009cca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8009cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cd4:	fe00e800 	.word	0xfe00e800

08009cd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8009cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cda:	4604      	mov	r4, r0
 8009cdc:	4616      	mov	r6, r2
 8009cde:	460d      	mov	r5, r1
 8009ce0:	b929      	cbnz	r1, 8009cee <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8009ce2:	e03b      	b.n	8009d5c <I2C_WaitOnSTOPFlagUntilTimeout+0x84>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009ce4:	f7ff fb1a 	bl	800931c <HAL_GetTick>
 8009ce8:	1b80      	subs	r0, r0, r6
 8009cea:	4285      	cmp	r5, r0
 8009cec:	d33d      	bcc.n	8009d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x92>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cee:	6823      	ldr	r3, [r4, #0]
 8009cf0:	699a      	ldr	r2, [r3, #24]
 8009cf2:	0692      	lsls	r2, r2, #26
 8009cf4:	d446      	bmi.n	8009d84 <I2C_WaitOnSTOPFlagUntilTimeout+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cf6:	699a      	ldr	r2, [r3, #24]
 8009cf8:	06d7      	lsls	r7, r2, #27
 8009cfa:	d5f3      	bpl.n	8009ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 8009cfc:	1c69      	adds	r1, r5, #1
 8009cfe:	d122      	bne.n	8009d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d00:	699a      	ldr	r2, [r3, #24]
 8009d02:	0692      	lsls	r2, r2, #26
 8009d04:	d5fc      	bpl.n	8009d00 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d06:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d08:	2110      	movs	r1, #16
 8009d0a:	61d9      	str	r1, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d0c:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009d0e:	699a      	ldr	r2, [r3, #24]
 8009d10:	0790      	lsls	r0, r2, #30
 8009d12:	d501      	bpl.n	8009d18 <I2C_WaitOnSTOPFlagUntilTimeout+0x40>
    hi2c->Instance->TXDR = 0x00U;
 8009d14:	2200      	movs	r2, #0
 8009d16:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d18:	699a      	ldr	r2, [r3, #24]
 8009d1a:	07d1      	lsls	r1, r2, #31
 8009d1c:	d403      	bmi.n	8009d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009d1e:	699a      	ldr	r2, [r3, #24]
 8009d20:	f042 0201 	orr.w	r2, r2, #1
 8009d24:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 8009d26:	685a      	ldr	r2, [r3, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d28:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8009d2a:	4f1c      	ldr	r7, [pc, #112]	; (8009d9c <I2C_WaitOnSTOPFlagUntilTimeout+0xc4>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009d2c:	2604      	movs	r6, #4
    hi2c->State = HAL_I2C_STATE_READY;
 8009d2e:	2520      	movs	r5, #32
      return HAL_ERROR;
 8009d30:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8009d32:	403a      	ands	r2, r7
 8009d34:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009d36:	6466      	str	r6, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8009d38:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8009d3c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8009d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d46:	699a      	ldr	r2, [r3, #24]
 8009d48:	0697      	lsls	r7, r2, #26
 8009d4a:	d4dc      	bmi.n	8009d06 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009d4c:	b1e5      	cbz	r5, 8009d88 <I2C_WaitOnSTOPFlagUntilTimeout+0xb0>
 8009d4e:	f7ff fae5 	bl	800931c <HAL_GetTick>
 8009d52:	1b80      	subs	r0, r0, r6
 8009d54:	4285      	cmp	r5, r0
 8009d56:	d317      	bcc.n	8009d88 <I2C_WaitOnSTOPFlagUntilTimeout+0xb0>
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	e7cf      	b.n	8009cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d5c:	6803      	ldr	r3, [r0, #0]
 8009d5e:	699a      	ldr	r2, [r3, #24]
 8009d60:	0692      	lsls	r2, r2, #26
 8009d62:	d40f      	bmi.n	8009d84 <I2C_WaitOnSTOPFlagUntilTimeout+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d64:	699a      	ldr	r2, [r3, #24]
 8009d66:	06d0      	lsls	r0, r2, #27
 8009d68:	d4c8      	bmi.n	8009cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d6c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d6e:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8009d70:	2003      	movs	r0, #3
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d72:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8009d74:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d78:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d7a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d7e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8009d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8009d84:	2000      	movs	r0, #0
}
 8009d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d88:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8009d8a:	2220      	movs	r2, #32
      return HAL_ERROR;
 8009d8c:	2001      	movs	r0, #1
          hi2c->State = HAL_I2C_STATE_READY;
 8009d8e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8009d92:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8009d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d9c:	fe00e800 	.word	0xfe00e800

08009da0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8009da0:	2800      	cmp	r0, #0
 8009da2:	d04d      	beq.n	8009e40 <HAL_I2C_Init+0xa0>
{
 8009da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009da6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8009daa:	4604      	mov	r4, r0
 8009dac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d040      	beq.n	8009e36 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8009db4:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009db6:	68e5      	ldr	r5, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009db8:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8009dbc:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009dc0:	2d01      	cmp	r5, #1
  __HAL_I2C_DISABLE(hi2c);
 8009dc2:	6818      	ldr	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009dc4:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
 8009dc8:	68a2      	ldr	r2, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8009dca:	f020 0001 	bic.w	r0, r0, #1
 8009dce:	6018      	str	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009dd0:	6119      	str	r1, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009dd2:	6899      	ldr	r1, [r3, #8]
 8009dd4:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8009dd8:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009dda:	d028      	beq.n	8009e2e <HAL_I2C_Init+0x8e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009ddc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009de0:	2d02      	cmp	r5, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009de2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009de4:	d102      	bne.n	8009dec <HAL_I2C_Init+0x4c>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009de6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009dea:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009dec:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009dee:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009df0:	4814      	ldr	r0, [pc, #80]	; (8009e44 <HAL_I2C_Init+0xa4>)
  hi2c->State = HAL_I2C_STATE_READY;
 8009df2:	2720      	movs	r7, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8009df4:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009df6:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8009df8:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009dfc:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8009dfe:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009e00:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009e02:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8009e04:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009e08:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009e0a:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009e0e:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009e10:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 8009e12:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8009e14:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009e16:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	f042 0201 	orr.w	r2, r2, #1
 8009e1e:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e20:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009e22:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009e26:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e28:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8009e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009e2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009e32:	609a      	str	r2, [r3, #8]
 8009e34:	e7da      	b.n	8009dec <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 8009e36:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8009e3a:	f007 fd97 	bl	801196c <HAL_I2C_MspInit>
 8009e3e:	e7b9      	b.n	8009db4 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8009e40:	2001      	movs	r0, #1
}
 8009e42:	4770      	bx	lr
 8009e44:	02008000 	.word	0x02008000

08009e48 <HAL_I2C_Master_Transmit>:
{
 8009e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e4c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8009e50:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e52:	2c20      	cmp	r4, #32
 8009e54:	d16a      	bne.n	8009f2c <HAL_I2C_Master_Transmit+0xe4>
    __HAL_LOCK(hi2c);
 8009e56:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8009e5a:	2c01      	cmp	r4, #1
 8009e5c:	d066      	beq.n	8009f2c <HAL_I2C_Master_Transmit+0xe4>
 8009e5e:	4698      	mov	r8, r3
 8009e60:	2301      	movs	r3, #1
 8009e62:	4691      	mov	r9, r2
 8009e64:	460f      	mov	r7, r1
 8009e66:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8009e6a:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8009e6c:	f7ff fa56 	bl	800931c <HAL_GetTick>
 8009e70:	4605      	mov	r5, r0
 8009e72:	e004      	b.n	8009e7e <HAL_I2C_Master_Transmit+0x36>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009e74:	f7ff fa52 	bl	800931c <HAL_GetTick>
 8009e78:	1b40      	subs	r0, r0, r5
 8009e7a:	2819      	cmp	r0, #25
 8009e7c:	d864      	bhi.n	8009f48 <HAL_I2C_Master_Transmit+0x100>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	6998      	ldr	r0, [r3, #24]
 8009e82:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8009e86:	d1f5      	bne.n	8009e74 <HAL_I2C_Master_Transmit+0x2c>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009e88:	2210      	movs	r2, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009e8a:	2121      	movs	r1, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8009e8c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8009e90:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009e94:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009e98:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e9c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8009e9e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ea2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009ea4:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ea6:	2aff      	cmp	r2, #255	; 0xff
 8009ea8:	d972      	bls.n	8009f90 <HAL_I2C_Master_Transmit+0x148>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009eaa:	685a      	ldr	r2, [r3, #4]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009eac:	20ff      	movs	r0, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009eae:	f8df c12c 	ldr.w	ip, [pc, #300]	; 8009fdc <HAL_I2C_Master_Transmit+0x194>
 8009eb2:	4947      	ldr	r1, [pc, #284]	; (8009fd0 <HAL_I2C_Master_Transmit+0x188>)
 8009eb4:	ea02 020c 	and.w	r2, r2, ip
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009eb8:	8520      	strh	r0, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009eba:	4339      	orrs	r1, r7
 8009ebc:	430a      	orrs	r2, r1
 8009ebe:	605a      	str	r2, [r3, #4]
 8009ec0:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8009fe0 <HAL_I2C_Master_Transmit+0x198>
 8009ec4:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8009fe4 <HAL_I2C_Master_Transmit+0x19c>
 8009ec8:	ea47 0808 	orr.w	r8, r7, r8
    while (hi2c->XferCount > 0U)
 8009ecc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ece:	462a      	mov	r2, r5
 8009ed0:	4631      	mov	r1, r6
 8009ed2:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d041      	beq.n	8009f5e <HAL_I2C_Master_Transmit+0x116>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009eda:	f7ff fe9b 	bl	8009c14 <I2C_WaitOnTXISFlagUntilTimeout>
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	d140      	bne.n	8009f64 <HAL_I2C_Master_Transmit+0x11c>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8009ee2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009ee4:	6821      	ldr	r1, [r4, #0]
 8009ee6:	1c50      	adds	r0, r2, #1
      hi2c->XferSize--;
 8009ee8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8009eea:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8009eec:	3b01      	subs	r3, #1
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8009eee:	7812      	ldrb	r2, [r2, #0]
      hi2c->XferSize--;
 8009ef0:	b29b      	uxth	r3, r3
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8009ef2:	628a      	str	r2, [r1, #40]	; 0x28
      hi2c->XferCount--;
 8009ef4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8009ef6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8009ef8:	3a01      	subs	r2, #1
 8009efa:	b292      	uxth	r2, r2
 8009efc:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e4      	bne.n	8009ecc <HAL_I2C_Master_Transmit+0x84>
 8009f02:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d0e0      	beq.n	8009ecc <HAL_I2C_Master_Transmit+0x84>
 8009f0a:	1c70      	adds	r0, r6, #1
 8009f0c:	d111      	bne.n	8009f32 <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f0e:	698b      	ldr	r3, [r1, #24]
 8009f10:	061a      	lsls	r2, r3, #24
 8009f12:	d5fc      	bpl.n	8009f0e <HAL_I2C_Master_Transmit+0xc6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009f16:	2bff      	cmp	r3, #255	; 0xff
 8009f18:	d92b      	bls.n	8009f72 <HAL_I2C_Master_Transmit+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f1a:	684b      	ldr	r3, [r1, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009f1c:	22ff      	movs	r2, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f1e:	ea03 0309 	and.w	r3, r3, r9
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009f22:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f24:	ea43 0308 	orr.w	r3, r3, r8
 8009f28:	604b      	str	r3, [r1, #4]
 8009f2a:	e7cf      	b.n	8009ecc <HAL_I2C_Master_Transmit+0x84>
    return HAL_BUSY;
 8009f2c:	2002      	movs	r0, #2
}
 8009f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f32:	698b      	ldr	r3, [r1, #24]
 8009f34:	061b      	lsls	r3, r3, #24
 8009f36:	d4ed      	bmi.n	8009f14 <HAL_I2C_Master_Transmit+0xcc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009f38:	b136      	cbz	r6, 8009f48 <HAL_I2C_Master_Transmit+0x100>
 8009f3a:	f7ff f9ef 	bl	800931c <HAL_GetTick>
 8009f3e:	1b40      	subs	r0, r0, r5
 8009f40:	4286      	cmp	r6, r0
 8009f42:	d301      	bcc.n	8009f48 <HAL_I2C_Master_Transmit+0x100>
 8009f44:	6821      	ldr	r1, [r4, #0]
 8009f46:	e7e0      	b.n	8009f0a <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f48:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8009f4a:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 8009f4c:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 8009f4e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8009f52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8009f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009f5e:	f7ff febb 	bl	8009cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009f62:	b330      	cbz	r0, 8009fb2 <HAL_I2C_Master_Transmit+0x16a>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f64:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8009f66:	2b04      	cmp	r3, #4
          return HAL_ERROR;
 8009f68:	bf0c      	ite	eq
 8009f6a:	2001      	moveq	r0, #1
          return HAL_TIMEOUT;
 8009f6c:	2003      	movne	r0, #3
}
 8009f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 8009f72:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f74:	f047 7300 	orr.w	r3, r7, #33554432	; 0x2000000
 8009f78:	6848      	ldr	r0, [r1, #4]
          hi2c->XferSize = hi2c->XferCount;
 8009f7a:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f7c:	ea00 0009 	and.w	r0, r0, r9
 8009f80:	fa5f fc82 	uxtb.w	ip, r2
          hi2c->XferSize = hi2c->XferCount;
 8009f84:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f86:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8009f8a:	4303      	orrs	r3, r0
 8009f8c:	604b      	str	r3, [r1, #4]
 8009f8e:	e79d      	b.n	8009ecc <HAL_I2C_Master_Transmit+0x84>
      hi2c->XferSize = hi2c->XferCount;
 8009f90:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f92:	4a10      	ldr	r2, [pc, #64]	; (8009fd4 <HAL_I2C_Master_Transmit+0x18c>)
      hi2c->XferSize = hi2c->XferCount;
 8009f94:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009f96:	6858      	ldr	r0, [r3, #4]
 8009f98:	433a      	orrs	r2, r7
 8009f9a:	f8df e040 	ldr.w	lr, [pc, #64]	; 8009fdc <HAL_I2C_Master_Transmit+0x194>
 8009f9e:	fa5f fc81 	uxtb.w	ip, r1
      hi2c->XferSize = hi2c->XferCount;
 8009fa2:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009fa4:	ea00 010e 	and.w	r1, r0, lr
 8009fa8:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8009fac:	430a      	orrs	r2, r1
 8009fae:	605a      	str	r2, [r3, #4]
 8009fb0:	e786      	b.n	8009ec0 <HAL_I2C_Master_Transmit+0x78>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009fb2:	6823      	ldr	r3, [r4, #0]
 8009fb4:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8009fb6:	4d08      	ldr	r5, [pc, #32]	; (8009fd8 <HAL_I2C_Master_Transmit+0x190>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009fb8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8009fba:	685a      	ldr	r2, [r3, #4]
 8009fbc:	402a      	ands	r2, r5
 8009fbe:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009fc0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8009fc4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009fc8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8009fcc:	e7af      	b.n	8009f2e <HAL_I2C_Master_Transmit+0xe6>
 8009fce:	bf00      	nop
 8009fd0:	81ff2000 	.word	0x81ff2000
 8009fd4:	82002000 	.word	0x82002000
 8009fd8:	fe00e800 	.word	0xfe00e800
 8009fdc:	fc009800 	.word	0xfc009800
 8009fe0:	01ff0000 	.word	0x01ff0000
 8009fe4:	fc009c00 	.word	0xfc009c00

08009fe8 <HAL_I2C_Master_Receive>:
{
 8009fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fec:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8009ff0:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ff2:	2c20      	cmp	r4, #32
 8009ff4:	d16b      	bne.n	800a0ce <HAL_I2C_Master_Receive+0xe6>
    __HAL_LOCK(hi2c);
 8009ff6:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8009ffa:	2c01      	cmp	r4, #1
 8009ffc:	d067      	beq.n	800a0ce <HAL_I2C_Master_Receive+0xe6>
 8009ffe:	4698      	mov	r8, r3
 800a000:	2301      	movs	r3, #1
 800a002:	4691      	mov	r9, r2
 800a004:	460f      	mov	r7, r1
 800a006:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800a00a:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 800a00c:	f7ff f986 	bl	800931c <HAL_GetTick>
 800a010:	4605      	mov	r5, r0
 800a012:	e004      	b.n	800a01e <HAL_I2C_Master_Receive+0x36>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a014:	f7ff f982 	bl	800931c <HAL_GetTick>
 800a018:	1b40      	subs	r0, r0, r5
 800a01a:	2819      	cmp	r0, #25
 800a01c:	d863      	bhi.n	800a0e6 <HAL_I2C_Master_Receive+0xfe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	6998      	ldr	r0, [r3, #24]
 800a022:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 800a026:	d1f5      	bne.n	800a014 <HAL_I2C_Master_Receive+0x2c>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a028:	2210      	movs	r2, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a02a:	2122      	movs	r1, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 800a02c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 800a030:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a034:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a038:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a03c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800a03e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a042:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a044:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a046:	2aff      	cmp	r2, #255	; 0xff
 800a048:	d971      	bls.n	800a12e <HAL_I2C_Master_Receive+0x146>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a04a:	685a      	ldr	r2, [r3, #4]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a04c:	20ff      	movs	r0, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a04e:	f8df c128 	ldr.w	ip, [pc, #296]	; 800a178 <HAL_I2C_Master_Receive+0x190>
 800a052:	4946      	ldr	r1, [pc, #280]	; (800a16c <HAL_I2C_Master_Receive+0x184>)
 800a054:	ea02 020c 	and.w	r2, r2, ip
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a058:	8520      	strh	r0, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a05a:	4339      	orrs	r1, r7
 800a05c:	430a      	orrs	r2, r1
 800a05e:	605a      	str	r2, [r3, #4]
 800a060:	f8df 8118 	ldr.w	r8, [pc, #280]	; 800a17c <HAL_I2C_Master_Receive+0x194>
 800a064:	f8df 9118 	ldr.w	r9, [pc, #280]	; 800a180 <HAL_I2C_Master_Receive+0x198>
 800a068:	ea47 0808 	orr.w	r8, r7, r8
    while (hi2c->XferCount > 0U)
 800a06c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a06e:	462a      	mov	r2, r5
 800a070:	4631      	mov	r1, r6
 800a072:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800a074:	b29b      	uxth	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d040      	beq.n	800a0fc <HAL_I2C_Master_Receive+0x114>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a07a:	f7ff fd4b 	bl	8009b14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a07e:	2800      	cmp	r0, #0
 800a080:	d13f      	bne.n	800a102 <HAL_I2C_Master_Receive+0x11a>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800a082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a084:	6822      	ldr	r2, [r4, #0]
 800a086:	1c59      	adds	r1, r3, #1
 800a088:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a08a:	6261      	str	r1, [r4, #36]	; 0x24
 800a08c:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800a08e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800a090:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800a092:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800a094:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 800a096:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800a098:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800a09a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800a09c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1e4      	bne.n	800a06c <HAL_I2C_Master_Receive+0x84>
 800a0a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d0e0      	beq.n	800a06c <HAL_I2C_Master_Receive+0x84>
 800a0aa:	1c70      	adds	r0, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a0ac:	6822      	ldr	r2, [r4, #0]
 800a0ae:	d111      	bne.n	800a0d4 <HAL_I2C_Master_Receive+0xec>
 800a0b0:	6993      	ldr	r3, [r2, #24]
 800a0b2:	0619      	lsls	r1, r3, #24
 800a0b4:	d5fc      	bpl.n	800a0b0 <HAL_I2C_Master_Receive+0xc8>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a0b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800a0b8:	2bff      	cmp	r3, #255	; 0xff
 800a0ba:	d929      	bls.n	800a110 <HAL_I2C_Master_Receive+0x128>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a0bc:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a0be:	21ff      	movs	r1, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a0c0:	ea03 0309 	and.w	r3, r3, r9
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a0c4:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a0c6:	ea43 0308 	orr.w	r3, r3, r8
 800a0ca:	6053      	str	r3, [r2, #4]
 800a0cc:	e7ce      	b.n	800a06c <HAL_I2C_Master_Receive+0x84>
    return HAL_BUSY;
 800a0ce:	2002      	movs	r0, #2
}
 800a0d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a0d4:	6993      	ldr	r3, [r2, #24]
 800a0d6:	061b      	lsls	r3, r3, #24
 800a0d8:	d4ed      	bmi.n	800a0b6 <HAL_I2C_Master_Receive+0xce>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a0da:	b126      	cbz	r6, 800a0e6 <HAL_I2C_Master_Receive+0xfe>
 800a0dc:	f7ff f91e 	bl	800931c <HAL_GetTick>
 800a0e0:	1b40      	subs	r0, r0, r5
 800a0e2:	4286      	cmp	r6, r0
 800a0e4:	d2e1      	bcs.n	800a0aa <HAL_I2C_Master_Receive+0xc2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0e6:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800a0e8:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 800a0ea:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 800a0ec:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 800a0f0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 800a0f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0fc:	f7ff fdec 	bl	8009cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a100:	b330      	cbz	r0, 800a150 <HAL_I2C_Master_Receive+0x168>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a102:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a104:	2b04      	cmp	r3, #4
          return HAL_ERROR;
 800a106:	bf0c      	ite	eq
 800a108:	2001      	moveq	r0, #1
          return HAL_TIMEOUT;
 800a10a:	2003      	movne	r0, #3
}
 800a10c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 800a110:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a112:	f047 7300 	orr.w	r3, r7, #33554432	; 0x2000000
 800a116:	6850      	ldr	r0, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 800a118:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a11a:	ea00 0009 	and.w	r0, r0, r9
 800a11e:	fa5f fc81 	uxtb.w	ip, r1
          hi2c->XferSize = hi2c->XferCount;
 800a122:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a124:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800a128:	4303      	orrs	r3, r0
 800a12a:	6053      	str	r3, [r2, #4]
 800a12c:	e79e      	b.n	800a06c <HAL_I2C_Master_Receive+0x84>
      hi2c->XferSize = hi2c->XferCount;
 800a12e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a130:	4a0f      	ldr	r2, [pc, #60]	; (800a170 <HAL_I2C_Master_Receive+0x188>)
      hi2c->XferSize = hi2c->XferCount;
 800a132:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a134:	6858      	ldr	r0, [r3, #4]
 800a136:	433a      	orrs	r2, r7
 800a138:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800a178 <HAL_I2C_Master_Receive+0x190>
 800a13c:	fa5f fc81 	uxtb.w	ip, r1
      hi2c->XferSize = hi2c->XferCount;
 800a140:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a142:	ea00 010e 	and.w	r1, r0, lr
 800a146:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800a14a:	430a      	orrs	r2, r1
 800a14c:	605a      	str	r2, [r3, #4]
 800a14e:	e787      	b.n	800a060 <HAL_I2C_Master_Receive+0x78>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800a154:	4d07      	ldr	r5, [pc, #28]	; (800a174 <HAL_I2C_Master_Receive+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a156:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800a158:	685a      	ldr	r2, [r3, #4]
 800a15a:	402a      	ands	r2, r5
 800a15c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800a15e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a162:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a166:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800a16a:	e7b1      	b.n	800a0d0 <HAL_I2C_Master_Receive+0xe8>
 800a16c:	81ff2400 	.word	0x81ff2400
 800a170:	82002400 	.word	0x82002400
 800a174:	fe00e800 	.word	0xfe00e800
 800a178:	fc009800 	.word	0xfc009800
 800a17c:	01ff0000 	.word	0x01ff0000
 800a180:	fc009c00 	.word	0xfc009c00

0800a184 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a184:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b20      	cmp	r3, #32
{
 800a18c:	b470      	push	{r4, r5, r6}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a18e:	d11f      	bne.n	800a1d0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a190:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 800a194:	2a01      	cmp	r2, #1
 800a196:	d01b      	beq.n	800a1d0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a198:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a19a:	2424      	movs	r4, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a19c:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a19e:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800a1a2:	6815      	ldr	r5, [r2, #0]

    return HAL_OK;
 800a1a4:	4634      	mov	r4, r6
    __HAL_I2C_DISABLE(hi2c);
 800a1a6:	f025 0501 	bic.w	r5, r5, #1
 800a1aa:	6015      	str	r5, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a1ac:	6815      	ldr	r5, [r2, #0]
 800a1ae:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800a1b2:	6015      	str	r5, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800a1b4:	6815      	ldr	r5, [r2, #0]
 800a1b6:	4329      	orrs	r1, r5
 800a1b8:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800a1ba:	6811      	ldr	r1, [r2, #0]
 800a1bc:	f041 0101 	orr.w	r1, r1, #1
 800a1c0:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800a1c2:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800a1c6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  }
  else
  {
    return HAL_BUSY;
  }
}
 800a1ca:	4620      	mov	r0, r4
 800a1cc:	bc70      	pop	{r4, r5, r6}
 800a1ce:	4770      	bx	lr
    return HAL_BUSY;
 800a1d0:	2402      	movs	r4, #2
}
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	bc70      	pop	{r4, r5, r6}
 800a1d6:	4770      	bx	lr

0800a1d8 <HAL_LTDC_Init>:
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
  uint32_t tmp = 0, tmp1 = 0;

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	d071      	beq.n	800a2c0 <HAL_LTDC_Init+0xe8>
{
 800a1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 800a1de:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d064      	beq.n	800a2b6 <HAL_LTDC_Init+0xde>
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a1ec:	68a0      	ldr	r0, [r4, #8]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a1ee:	2502      	movs	r5, #2
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a1f0:	68e6      	ldr	r6, [r4, #12]

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 800a1f2:	2100      	movs	r1, #0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a1f4:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a1f8:	6925      	ldr	r5, [r4, #16]
  tmp = (hltdc->Init.HorizontalSync << 16);
 800a1fa:	6967      	ldr	r7, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800a1fc:	f8d4 c018 	ldr.w	ip, [r4, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a200:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a204:	4302      	orrs	r2, r0
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a206:	6998      	ldr	r0, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a208:	4332      	orrs	r2, r6
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a20a:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800a20e:	4e2d      	ldr	r6, [pc, #180]	; (800a2c4 <HAL_LTDC_Init+0xec>)
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a210:	6198      	str	r0, [r3, #24]
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a212:	432a      	orrs	r2, r5
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a214:	6998      	ldr	r0, [r3, #24]

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a216:	2501      	movs	r5, #1
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a218:	4302      	orrs	r2, r0
 800a21a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800a21c:	689a      	ldr	r2, [r3, #8]
 800a21e:	4032      	ands	r2, r6
 800a220:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800a222:	6898      	ldr	r0, [r3, #8]
 800a224:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 800a228:	69e7      	ldr	r7, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800a22a:	ea40 000c 	orr.w	r0, r0, ip
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800a22e:	f8d4 c020 	ldr.w	ip, [r4, #32]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800a232:	6098      	str	r0, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800a234:	68d8      	ldr	r0, [r3, #12]
 800a236:	4030      	ands	r0, r6
 800a238:	60d8      	str	r0, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800a23a:	68da      	ldr	r2, [r3, #12]
 800a23c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 800a240:	6a67      	ldr	r7, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800a242:	ea42 020c 	orr.w	r2, r2, ip
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800a246:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800a24a:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800a24c:	691a      	ldr	r2, [r3, #16]
 800a24e:	4032      	ands	r2, r6
 800a250:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800a252:	6918      	ldr	r0, [r3, #16]
 800a254:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.TotalWidth << 16);
 800a258:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800a25a:	ea40 000c 	orr.w	r0, r0, ip
 800a25e:	6118      	str	r0, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800a260:	6958      	ldr	r0, [r3, #20]
 800a262:	4006      	ands	r6, r0
 800a264:	615e      	str	r6, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800a266:	695a      	ldr	r2, [r3, #20]
 800a268:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a26a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800a26e:	4302      	orrs	r2, r0
 800a270:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a272:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 800a274:	f894 7035 	ldrb.w	r7, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a278:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 800a27c:	f894 6036 	ldrb.w	r6, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a280:	62d8      	str	r0, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a282:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a284:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 800a288:	4302      	orrs	r2, r0

  return HAL_OK;
 800a28a:	4608      	mov	r0, r1
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a28c:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800a290:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800a294:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 800a296:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a298:	f042 0204 	orr.w	r2, r2, #4
 800a29c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 800a29e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2a0:	f042 0202 	orr.w	r2, r2, #2
 800a2a4:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 800a2a6:	699a      	ldr	r2, [r3, #24]
 800a2a8:	432a      	orrs	r2, r5
 800a2aa:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 800a2ac:	f8c4 10a4 	str.w	r1, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 800a2b0:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
}
 800a2b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hltdc->Lock = HAL_UNLOCKED;
 800a2b6:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 800a2ba:	f007 fc59 	bl	8011b70 <HAL_LTDC_MspInit>
 800a2be:	e795      	b.n	800a1ec <HAL_LTDC_Init+0x14>
    return HAL_ERROR;
 800a2c0:	2001      	movs	r0, #1
}
 800a2c2:	4770      	bx	lr
 800a2c4:	f000f800 	.word	0xf000f800

0800a2c8 <HAL_LTDC_ConfigLayer>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
  /* Process locked */
  __HAL_LOCK(hltdc);
 800a2c8:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	f000 80b9 	beq.w	800a444 <HAL_LTDC_ConfigLayer+0x17c>
  uint32_t tmp1 = 0;
  uint32_t tmp2 = 0;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a2d2:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a2d6:	2302      	movs	r3, #2
{   
 800a2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a2dc:	f10c 0c84 	add.w	ip, ip, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a2e0:	6806      	ldr	r6, [r0, #0]
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800a2e2:	f04f 0834 	mov.w	r8, #52	; 0x34
 800a2e6:	460d      	mov	r5, r1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a2e8:	eb06 040c 	add.w	r4, r6, ip
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a2ec:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800a2f0:	fb08 0202 	mla	r2, r8, r2, r0
 800a2f4:	4689      	mov	r9, r1
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a2f6:	68f1      	ldr	r1, [r6, #12]
 800a2f8:	4607      	mov	r7, r0
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a2fa:	6863      	ldr	r3, [r4, #4]
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800a2fc:	f102 0838 	add.w	r8, r2, #56	; 0x38
  __HAL_LOCK(hltdc);
 800a300:	f04f 0201 	mov.w	r2, #1
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a304:	f3c1 4a0b 	ubfx	sl, r1, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a308:	f403 4e70 	and.w	lr, r3, #61440	; 0xf000
  __HAL_LOCK(hltdc);
 800a30c:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800a310:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a314:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a318:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a31c:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a320:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a324:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a328:	f8d9 3000 	ldr.w	r3, [r9]
  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a32c:	4848      	ldr	r0, [pc, #288]	; (800a450 <HAL_LTDC_ConfigLayer+0x188>)
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 800a32e:	f8c8 3000 	str.w	r3, [r8]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a332:	686b      	ldr	r3, [r5, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a334:	f8c4 e004 	str.w	lr, [r4, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a338:	f8d5 e000 	ldr.w	lr, [r5]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a33c:	449a      	add	sl, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a33e:	68f1      	ldr	r1, [r6, #12]
 800a340:	f10e 0801 	add.w	r8, lr, #1
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a344:	f8d5 900c 	ldr.w	r9, [r5, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a348:	f3c1 410b 	ubfx	r1, r1, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a34c:	68aa      	ldr	r2, [r5, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a34e:	4441      	add	r1, r8
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a350:	f8d5 8010 	ldr.w	r8, [r5, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a354:	3201      	adds	r2, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a356:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 800a35a:	f8d5 a018 	ldr.w	sl, [r5, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a35e:	6061      	str	r1, [r4, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a360:	68f1      	ldr	r1, [r6, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a362:	f8d4 b008 	ldr.w	fp, [r4, #8]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a366:	f3c1 010a 	ubfx	r1, r1, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a36a:	f40b 4b70 	and.w	fp, fp, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a36e:	4449      	add	r1, r9
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a370:	f8d5 9014 	ldr.w	r9, [r5, #20]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a374:	f8c4 b008 	str.w	fp, [r4, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a378:	f8d6 b00c 	ldr.w	fp, [r6, #12]
 800a37c:	f3cb 0b0a 	ubfx	fp, fp, #0, #11
 800a380:	445a      	add	r2, fp
 800a382:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a386:	60a2      	str	r2, [r4, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a388:	6922      	ldr	r2, [r4, #16]
 800a38a:	f022 0207 	bic.w	r2, r2, #7
 800a38e:	6122      	str	r2, [r4, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a390:	f8c4 8010 	str.w	r8, [r4, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800a394:	69a2      	ldr	r2, [r4, #24]
 800a396:	2200      	movs	r2, #0
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 800a398:	f895 1031 	ldrb.w	r1, [r5, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800a39c:	f895 b032 	ldrb.w	fp, [r5, #50]	; 0x32
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800a3a0:	61a2      	str	r2, [r4, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a3a2:	f895 2030 	ldrb.w	r2, [r5, #48]	; 0x30
 800a3a6:	ea42 620a 	orr.w	r2, r2, sl, lsl #24
 800a3aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a3ae:	6a29      	ldr	r1, [r5, #32]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a3b0:	ea42 4a0b 	orr.w	sl, r2, fp, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a3b4:	69ea      	ldr	r2, [r5, #28]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a3b6:	f8c4 a018 	str.w	sl, [r4, #24]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a3ba:	4311      	orrs	r1, r2
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a3bc:	6962      	ldr	r2, [r4, #20]
 800a3be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800a3c2:	6162      	str	r2, [r4, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a3c4:	f8c4 9014 	str.w	r9, [r4, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a3c8:	69e2      	ldr	r2, [r4, #28]
 800a3ca:	4010      	ands	r0, r2
 800a3cc:	61e0      	str	r0, [r4, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a3ce:	61e1      	str	r1, [r4, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800a3d0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	62a2      	str	r2, [r4, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800a3d6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800a3d8:	62a2      	str	r2, [r4, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a3da:	f1b8 0f00 	cmp.w	r8, #0
 800a3de:	d00b      	beq.n	800a3f8 <HAL_LTDC_ConfigLayer+0x130>
  {
    tmp = 4;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a3e0:	f1b8 0f01 	cmp.w	r8, #1
 800a3e4:	d030      	beq.n	800a448 <HAL_LTDC_ConfigLayer+0x180>
  {
    tmp = 3;
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a3e6:	f1a8 0202 	sub.w	r2, r8, #2
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a3ea:	2a02      	cmp	r2, #2
 800a3ec:	d902      	bls.n	800a3f4 <HAL_LTDC_ConfigLayer+0x12c>
 800a3ee:	f1b8 0f07 	cmp.w	r8, #7
 800a3f2:	d12b      	bne.n	800a44c <HAL_LTDC_ConfigLayer+0x184>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
  {
    tmp = 2;
 800a3f4:	2202      	movs	r2, #2
 800a3f6:	e000      	b.n	800a3fa <HAL_LTDC_ConfigLayer+0x132>
    tmp = 4;
 800a3f8:	2204      	movs	r2, #4
    tmp = 1;
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a3fa:	eba3 030e 	sub.w	r3, r3, lr

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a3fe:	e9d5 1e0a 	ldrd	r1, lr, [r5, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a402:	fb02 f303 	mul.w	r3, r2, r3
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a406:	2501      	movs	r5, #1
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a408:	fb01 f202 	mul.w	r2, r1, r2
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a40c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a40e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a410:	f001 21e0 	and.w	r1, r1, #3758153728	; 0xe000e000
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a418:	4a0e      	ldr	r2, [pc, #56]	; (800a454 <HAL_LTDC_ConfigLayer+0x18c>)
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a41a:	62e1      	str	r1, [r4, #44]	; 0x2c
  __HAL_UNLOCK(hltdc);
 800a41c:	2100      	movs	r1, #0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a41e:	62e3      	str	r3, [r4, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a420:	6b23      	ldr	r3, [r4, #48]	; 0x30
  return HAL_OK;
 800a422:	4608      	mov	r0, r1
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a424:	401a      	ands	r2, r3
 800a426:	6322      	str	r2, [r4, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a428:	f8c4 e030 	str.w	lr, [r4, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a42c:	f856 300c 	ldr.w	r3, [r6, ip]
 800a430:	432b      	orrs	r3, r5
 800a432:	f846 300c 	str.w	r3, [r6, ip]
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a436:	6275      	str	r5, [r6, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a438:	f887 50a1 	strb.w	r5, [r7, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 800a43c:	f887 10a0 	strb.w	r1, [r7, #160]	; 0xa0
}
 800a440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(hltdc);
 800a444:	2002      	movs	r0, #2
}
 800a446:	4770      	bx	lr
    tmp = 3;
 800a448:	2203      	movs	r2, #3
 800a44a:	e7d6      	b.n	800a3fa <HAL_LTDC_ConfigLayer+0x132>
    tmp = 1;
 800a44c:	2201      	movs	r2, #1
 800a44e:	e7d4      	b.n	800a3fa <HAL_LTDC_ConfigLayer+0x132>
 800a450:	fffff8f8 	.word	0xfffff8f8
 800a454:	fffff800 	.word	0xfffff800

0800a458 <HAL_LTDC_SetAlpha>:
  __HAL_LOCK(hltdc);
 800a458:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800a45c:	2b01      	cmp	r3, #1
{
 800a45e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a462:	b083      	sub	sp, #12
  __HAL_LOCK(hltdc);
 800a464:	f000 80b4 	beq.w	800a5d0 <HAL_LTDC_SetAlpha+0x178>
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a468:	01d7      	lsls	r7, r2, #7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a46a:	6806      	ldr	r6, [r0, #0]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a46c:	2302      	movs	r3, #2
  pLayerCfg->Alpha = Alpha;
 800a46e:	2434      	movs	r4, #52	; 0x34
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a470:	3784      	adds	r7, #132	; 0x84
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800a472:	f04f 0800 	mov.w	r8, #0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a476:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a47a:	19f3      	adds	r3, r6, r7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a47c:	68f5      	ldr	r5, [r6, #12]
  pLayerCfg->Alpha = Alpha;
 800a47e:	fb04 0402 	mla	r4, r4, r2, r0
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a482:	f8d3 9004 	ldr.w	r9, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a486:	f3c5 4c0b 	ubfx	ip, r5, #16, #12
 800a48a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a48c:	f409 4970 	and.w	r9, r9, #61440	; 0xf000
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a490:	f8d4 e038 	ldr.w	lr, [r4, #56]	; 0x38
  pLayerCfg->Alpha = Alpha;
 800a494:	64e1      	str	r1, [r4, #76]	; 0x4c
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a496:	eb0c 0a05 	add.w	sl, ip, r5
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a49a:	f8c3 9004 	str.w	r9, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a49e:	f10e 0b01 	add.w	fp, lr, #1
 800a4a2:	f8d6 c00c 	ldr.w	ip, [r6, #12]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a4a6:	f8d4 9044 	ldr.w	r9, [r4, #68]	; 0x44
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a4aa:	f3cc 4c0b 	ubfx	ip, ip, #16, #12
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 800a4ae:	9501      	str	r5, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a4b0:	6c25      	ldr	r5, [r4, #64]	; 0x40
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a4b2:	44dc      	add	ip, fp
 800a4b4:	ea4c 4c0a 	orr.w	ip, ip, sl, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a4b8:	f105 0a01 	add.w	sl, r5, #1
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a4bc:	6d25      	ldr	r5, [r4, #80]	; 0x50
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800a4be:	f8c3 c004 	str.w	ip, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a4c2:	f8d6 b00c 	ldr.w	fp, [r6, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a4c6:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a4ca:	f3cb 0b0a 	ubfx	fp, fp, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a4ce:	f40c 4c70 	and.w	ip, ip, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800a4d2:	44d9      	add	r9, fp
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a4d4:	f8c3 c008 	str.w	ip, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a4d8:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 800a4dc:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
 800a4e0:	44e2      	add	sl, ip
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a4e2:	f894 c068 	ldrb.w	ip, [r4, #104]	; 0x68
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a4e6:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 800a4ea:	f894 a069 	ldrb.w	sl, [r4, #105]	; 0x69
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a4ee:	ea4c 6c05 	orr.w	ip, ip, r5, lsl #24
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 800a4f2:	f8c3 9008 	str.w	r9, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a4f6:	ea4c 2c0a 	orr.w	ip, ip, sl, lsl #8
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800a4fa:	f894 906a 	ldrb.w	r9, [r4, #106]	; 0x6a
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a4fe:	f8d3 a010 	ldr.w	sl, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a502:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a506:	f8d4 9048 	ldr.w	r9, [r4, #72]	; 0x48
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a50a:	f02a 0a07 	bic.w	sl, sl, #7
 800a50e:	f8c3 a010 	str.w	sl, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a512:	f8c3 9010 	str.w	r9, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800a516:	f8d3 a018 	ldr.w	sl, [r3, #24]
 800a51a:	f8c3 8018 	str.w	r8, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 800a51e:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a522:	f8d3 c014 	ldr.w	ip, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a526:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a5ec <HAL_LTDC_SetAlpha+0x194>
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a52a:	f02c 0cff 	bic.w	ip, ip, #255	; 0xff
 800a52e:	f8c3 c014 	str.w	ip, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a532:	6159      	str	r1, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a534:	69d9      	ldr	r1, [r3, #28]
 800a536:	ea01 0a0a 	and.w	sl, r1, sl
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a53a:	e9d4 1c15 	ldrd	r1, ip, [r4, #84]	; 0x54
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800a53e:	6de4      	ldr	r4, [r4, #92]	; 0x5c
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a540:	ea41 010c 	orr.w	r1, r1, ip
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a544:	f8c3 a01c 	str.w	sl, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a548:	61d9      	str	r1, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800a54a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800a54c:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800a550:	629c      	str	r4, [r3, #40]	; 0x28
  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a552:	f1b9 0f00 	cmp.w	r9, #0
 800a556:	d00c      	beq.n	800a572 <HAL_LTDC_SetAlpha+0x11a>
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a558:	f1b9 0f01 	cmp.w	r9, #1
 800a55c:	d03d      	beq.n	800a5da <HAL_LTDC_SetAlpha+0x182>
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a55e:	f1a9 0102 	sub.w	r1, r9, #2
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a562:	2902      	cmp	r1, #2
 800a564:	d902      	bls.n	800a56c <HAL_LTDC_SetAlpha+0x114>
 800a566:	f1b9 0f07 	cmp.w	r9, #7
 800a56a:	d139      	bne.n	800a5e0 <HAL_LTDC_SetAlpha+0x188>
    tmp = 2;
 800a56c:	f04f 0c02 	mov.w	ip, #2
 800a570:	e001      	b.n	800a576 <HAL_LTDC_SetAlpha+0x11e>
    tmp = 4;
 800a572:	f04f 0c04 	mov.w	ip, #4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a576:	9901      	ldr	r1, [sp, #4]
 800a578:	2434      	movs	r4, #52	; 0x34
 800a57a:	eba1 050e 	sub.w	r5, r1, lr
 800a57e:	fb04 0202 	mla	r2, r4, r2, r0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a582:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a584:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800a586:	fb0c f505 	mul.w	r5, ip, r5
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a58a:	f001 21e0 	and.w	r1, r1, #3758153728	; 0xe000e000
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a58e:	f8d2 e064 	ldr.w	lr, [r2, #100]	; 0x64
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a592:	fb04 f40c 	mul.w	r4, r4, ip
 800a596:	3503      	adds	r5, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a598:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a59a:	f04f 0c01 	mov.w	ip, #1
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a59e:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a5a2:	4911      	ldr	r1, [pc, #68]	; (800a5e8 <HAL_LTDC_SetAlpha+0x190>)
  __HAL_UNLOCK(hltdc);
 800a5a4:	2200      	movs	r2, #0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 800a5a6:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a5a8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  return HAL_OK;
 800a5aa:	4614      	mov	r4, r2
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a5ac:	4029      	ands	r1, r5
 800a5ae:	6319      	str	r1, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a5b0:	f8c3 e030 	str.w	lr, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a5b4:	59f3      	ldr	r3, [r6, r7]
 800a5b6:	ea43 030c 	orr.w	r3, r3, ip
 800a5ba:	51f3      	str	r3, [r6, r7]
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a5bc:	f8c6 c024 	str.w	ip, [r6, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 800a5c0:	f880 c0a1 	strb.w	ip, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 800a5c4:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
}
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	b003      	add	sp, #12
 800a5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(hltdc);
 800a5d0:	2402      	movs	r4, #2
}
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	b003      	add	sp, #12
 800a5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = 3;
 800a5da:	f04f 0c03 	mov.w	ip, #3
 800a5de:	e7ca      	b.n	800a576 <HAL_LTDC_SetAlpha+0x11e>
    tmp = 1;
 800a5e0:	f04f 0c01 	mov.w	ip, #1
 800a5e4:	e7c7      	b.n	800a576 <HAL_LTDC_SetAlpha+0x11e>
 800a5e6:	bf00      	nop
 800a5e8:	fffff800 	.word	0xfffff800
 800a5ec:	fffff8f8 	.word	0xfffff8f8

0800a5f0 <HAL_LTDC_GetState>:
  return hltdc->State;
 800a5f0:	f890 00a1 	ldrb.w	r0, [r0, #161]	; 0xa1
}
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop

0800a5f8 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800a5f8:	4a1b      	ldr	r2, [pc, #108]	; (800a668 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a5fa:	4b1c      	ldr	r3, [pc, #112]	; (800a66c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800a5fc:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800a5fe:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 800a602:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800a604:	6411      	str	r1, [r2, #64]	; 0x40
{
 800a606:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800a608:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a60a:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800a60c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800a610:	9201      	str	r2, [sp, #4]
 800a612:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a614:	681a      	ldr	r2, [r3, #0]
 800a616:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a61a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800a61c:	f7fe fe7e 	bl	800931c <HAL_GetTick>
 800a620:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a622:	e005      	b.n	800a630 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a624:	f7fe fe7a 	bl	800931c <HAL_GetTick>
 800a628:	1b40      	subs	r0, r0, r5
 800a62a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a62e:	d817      	bhi.n	800a660 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a630:	6863      	ldr	r3, [r4, #4]
 800a632:	03da      	lsls	r2, r3, #15
 800a634:	d5f6      	bpl.n	800a624 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a636:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a638:	4d0c      	ldr	r5, [pc, #48]	; (800a66c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a63a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a63e:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a640:	f7fe fe6c 	bl	800931c <HAL_GetTick>
 800a644:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a646:	e005      	b.n	800a654 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a648:	f7fe fe68 	bl	800931c <HAL_GetTick>
 800a64c:	1b00      	subs	r0, r0, r4
 800a64e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a652:	d805      	bhi.n	800a660 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a654:	686b      	ldr	r3, [r5, #4]
 800a656:	039b      	lsls	r3, r3, #14
 800a658:	d5f6      	bpl.n	800a648 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800a65a:	2000      	movs	r0, #0
}
 800a65c:	b003      	add	sp, #12
 800a65e:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800a660:	2003      	movs	r0, #3
}
 800a662:	b003      	add	sp, #12
 800a664:	bd30      	pop	{r4, r5, pc}
 800a666:	bf00      	nop
 800a668:	40023800 	.word	0x40023800
 800a66c:	40007000 	.word	0x40007000

0800a670 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a670:	2800      	cmp	r0, #0
 800a672:	f000 8134 	beq.w	800a8de <HAL_RCC_OscConfig+0x26e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a676:	6803      	ldr	r3, [r0, #0]
{
 800a678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a67c:	07dd      	lsls	r5, r3, #31
{
 800a67e:	b082      	sub	sp, #8
 800a680:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a682:	d535      	bpl.n	800a6f0 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a684:	49ab      	ldr	r1, [pc, #684]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a686:	688a      	ldr	r2, [r1, #8]
 800a688:	f002 020c 	and.w	r2, r2, #12
 800a68c:	2a04      	cmp	r2, #4
 800a68e:	f000 80fe 	beq.w	800a88e <HAL_RCC_OscConfig+0x21e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a692:	688a      	ldr	r2, [r1, #8]
 800a694:	f002 020c 	and.w	r2, r2, #12
 800a698:	2a08      	cmp	r2, #8
 800a69a:	f000 80f4 	beq.w	800a886 <HAL_RCC_OscConfig+0x216>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a69e:	6863      	ldr	r3, [r4, #4]
 800a6a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6a4:	d010      	beq.n	800a6c8 <HAL_RCC_OscConfig+0x58>
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f000 811b 	beq.w	800a8e2 <HAL_RCC_OscConfig+0x272>
 800a6ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a6b0:	4ba0      	ldr	r3, [pc, #640]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	f000 8162 	beq.w	800a97c <HAL_RCC_OscConfig+0x30c>
 800a6b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a6bc:	601a      	str	r2, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a6c4:	601a      	str	r2, [r3, #0]
 800a6c6:	e004      	b.n	800a6d2 <HAL_RCC_OscConfig+0x62>
 800a6c8:	4a9a      	ldr	r2, [pc, #616]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a6ca:	6813      	ldr	r3, [r2, #0]
 800a6cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a6d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6d2:	f7fe fe23 	bl	800931c <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6d6:	4d97      	ldr	r5, [pc, #604]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
        tickstart = HAL_GetTick();
 800a6d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6da:	e005      	b.n	800a6e8 <HAL_RCC_OscConfig+0x78>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6dc:	f7fe fe1e 	bl	800931c <HAL_GetTick>
 800a6e0:	1b80      	subs	r0, r0, r6
 800a6e2:	2864      	cmp	r0, #100	; 0x64
 800a6e4:	f200 80ee 	bhi.w	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	039a      	lsls	r2, r3, #14
 800a6ec:	d5f6      	bpl.n	800a6dc <HAL_RCC_OscConfig+0x6c>
 800a6ee:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6f0:	079f      	lsls	r7, r3, #30
 800a6f2:	d442      	bmi.n	800a77a <HAL_RCC_OscConfig+0x10a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a6f4:	071a      	lsls	r2, r3, #28
 800a6f6:	d517      	bpl.n	800a728 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a6f8:	6963      	ldr	r3, [r4, #20]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	f000 80b0 	beq.w	800a860 <HAL_RCC_OscConfig+0x1f0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a700:	4b8c      	ldr	r3, [pc, #560]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a702:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a704:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 800a706:	f042 0201 	orr.w	r2, r2, #1
 800a70a:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a70c:	f7fe fe06 	bl	800931c <HAL_GetTick>
 800a710:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a712:	e005      	b.n	800a720 <HAL_RCC_OscConfig+0xb0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a714:	f7fe fe02 	bl	800931c <HAL_GetTick>
 800a718:	1b80      	subs	r0, r0, r6
 800a71a:	2802      	cmp	r0, #2
 800a71c:	f200 80d2 	bhi.w	800a8c4 <HAL_RCC_OscConfig+0x254>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a720:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a722:	079b      	lsls	r3, r3, #30
 800a724:	d5f6      	bpl.n	800a714 <HAL_RCC_OscConfig+0xa4>
 800a726:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a728:	075d      	lsls	r5, r3, #29
 800a72a:	d56b      	bpl.n	800a804 <HAL_RCC_OscConfig+0x194>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a72c:	4b81      	ldr	r3, [pc, #516]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a72e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a730:	00d0      	lsls	r0, r2, #3
 800a732:	f100 80ed 	bmi.w	800a910 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800a736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800a738:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800a73a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a73e:	641a      	str	r2, [r3, #64]	; 0x40
 800a740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a746:	9301      	str	r3, [sp, #4]
 800a748:	9b01      	ldr	r3, [sp, #4]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a74a:	4b7b      	ldr	r3, [pc, #492]	; (800a938 <HAL_RCC_OscConfig+0x2c8>)
 800a74c:	681a      	ldr	r2, [r3, #0]
 800a74e:	05d1      	lsls	r1, r2, #23
 800a750:	f140 80a7 	bpl.w	800a8a2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a754:	68a3      	ldr	r3, [r4, #8]
 800a756:	2b01      	cmp	r3, #1
 800a758:	d039      	beq.n	800a7ce <HAL_RCC_OscConfig+0x15e>
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	f000 80da 	beq.w	800a914 <HAL_RCC_OscConfig+0x2a4>
 800a760:	2b05      	cmp	r3, #5
 800a762:	4b74      	ldr	r3, [pc, #464]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a764:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a766:	f000 8111 	beq.w	800a98c <HAL_RCC_OscConfig+0x31c>
 800a76a:	f022 0201 	bic.w	r2, r2, #1
 800a76e:	671a      	str	r2, [r3, #112]	; 0x70
 800a770:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a772:	f022 0204 	bic.w	r2, r2, #4
 800a776:	671a      	str	r2, [r3, #112]	; 0x70
 800a778:	e02e      	b.n	800a7d8 <HAL_RCC_OscConfig+0x168>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a77a:	4a6e      	ldr	r2, [pc, #440]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a77c:	6891      	ldr	r1, [r2, #8]
 800a77e:	f011 0f0c 	tst.w	r1, #12
 800a782:	d062      	beq.n	800a84a <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a784:	6891      	ldr	r1, [r2, #8]
 800a786:	f001 010c 	and.w	r1, r1, #12
 800a78a:	2908      	cmp	r1, #8
 800a78c:	d05a      	beq.n	800a844 <HAL_RCC_OscConfig+0x1d4>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a78e:	68e3      	ldr	r3, [r4, #12]
 800a790:	2b00      	cmp	r3, #0
 800a792:	f000 80df 	beq.w	800a954 <HAL_RCC_OscConfig+0x2e4>
        __HAL_RCC_HSI_ENABLE();
 800a796:	4b67      	ldr	r3, [pc, #412]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a798:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a79a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 800a79c:	f042 0201 	orr.w	r2, r2, #1
 800a7a0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a7a2:	f7fe fdbb 	bl	800931c <HAL_GetTick>
 800a7a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7a8:	e005      	b.n	800a7b6 <HAL_RCC_OscConfig+0x146>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a7aa:	f7fe fdb7 	bl	800931c <HAL_GetTick>
 800a7ae:	1b80      	subs	r0, r0, r6
 800a7b0:	2802      	cmp	r0, #2
 800a7b2:	f200 8087 	bhi.w	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7b6:	682b      	ldr	r3, [r5, #0]
 800a7b8:	0798      	lsls	r0, r3, #30
 800a7ba:	d5f6      	bpl.n	800a7aa <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	6922      	ldr	r2, [r4, #16]
 800a7c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a7c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a7c8:	602b      	str	r3, [r5, #0]
 800a7ca:	6823      	ldr	r3, [r4, #0]
 800a7cc:	e792      	b.n	800a6f4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7ce:	4a59      	ldr	r2, [pc, #356]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a7d0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800a7d2:	f043 0301 	orr.w	r3, r3, #1
 800a7d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7d8:	f7fe fda0 	bl	800931c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a7dc:	4e55      	ldr	r6, [pc, #340]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
      tickstart = HAL_GetTick();
 800a7de:	4680      	mov	r8, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a7e0:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a7e4:	e005      	b.n	800a7f2 <HAL_RCC_OscConfig+0x182>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a7e6:	f7fe fd99 	bl	800931c <HAL_GetTick>
 800a7ea:	eba0 0008 	sub.w	r0, r0, r8
 800a7ee:	42b8      	cmp	r0, r7
 800a7f0:	d868      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a7f2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a7f4:	079b      	lsls	r3, r3, #30
 800a7f6:	d5f6      	bpl.n	800a7e6 <HAL_RCC_OscConfig+0x176>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a7f8:	b125      	cbz	r5, 800a804 <HAL_RCC_OscConfig+0x194>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a7fa:	4a4e      	ldr	r2, [pc, #312]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a7fc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800a7fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a802:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a804:	69a3      	ldr	r3, [r4, #24]
 800a806:	b1cb      	cbz	r3, 800a83c <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a808:	4a4a      	ldr	r2, [pc, #296]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a80a:	6891      	ldr	r1, [r2, #8]
 800a80c:	f001 010c 	and.w	r1, r1, #12
 800a810:	2908      	cmp	r1, #8
 800a812:	d021      	beq.n	800a858 <HAL_RCC_OscConfig+0x1e8>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a814:	2b02      	cmp	r3, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a816:	6813      	ldr	r3, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a818:	f000 80c0 	beq.w	800a99c <HAL_RCC_OscConfig+0x32c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a81c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a820:	4614      	mov	r4, r2
        __HAL_RCC_PLL_DISABLE();
 800a822:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a824:	f7fe fd7a 	bl	800931c <HAL_GetTick>
 800a828:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a82a:	e004      	b.n	800a836 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a82c:	f7fe fd76 	bl	800931c <HAL_GetTick>
 800a830:	1b40      	subs	r0, r0, r5
 800a832:	2802      	cmp	r0, #2
 800a834:	d846      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a836:	6823      	ldr	r3, [r4, #0]
 800a838:	019b      	lsls	r3, r3, #6
 800a83a:	d4f7      	bmi.n	800a82c <HAL_RCC_OscConfig+0x1bc>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800a83c:	2000      	movs	r0, #0
}
 800a83e:	b002      	add	sp, #8
 800a840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a844:	6852      	ldr	r2, [r2, #4]
 800a846:	0256      	lsls	r6, r2, #9
 800a848:	d4a1      	bmi.n	800a78e <HAL_RCC_OscConfig+0x11e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a84a:	4a3a      	ldr	r2, [pc, #232]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a84c:	6812      	ldr	r2, [r2, #0]
 800a84e:	0795      	lsls	r5, r2, #30
 800a850:	d53c      	bpl.n	800a8cc <HAL_RCC_OscConfig+0x25c>
 800a852:	68e2      	ldr	r2, [r4, #12]
 800a854:	2a01      	cmp	r2, #1
 800a856:	d039      	beq.n	800a8cc <HAL_RCC_OscConfig+0x25c>
    return HAL_ERROR;
 800a858:	2001      	movs	r0, #1
}
 800a85a:	b002      	add	sp, #8
 800a85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800a860:	4b34      	ldr	r3, [pc, #208]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a862:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a864:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 800a866:	f022 0201 	bic.w	r2, r2, #1
 800a86a:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a86c:	f7fe fd56 	bl	800931c <HAL_GetTick>
 800a870:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a872:	e004      	b.n	800a87e <HAL_RCC_OscConfig+0x20e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a874:	f7fe fd52 	bl	800931c <HAL_GetTick>
 800a878:	1b80      	subs	r0, r0, r6
 800a87a:	2802      	cmp	r0, #2
 800a87c:	d822      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a87e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a880:	079f      	lsls	r7, r3, #30
 800a882:	d4f7      	bmi.n	800a874 <HAL_RCC_OscConfig+0x204>
 800a884:	e74f      	b.n	800a726 <HAL_RCC_OscConfig+0xb6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a886:	684a      	ldr	r2, [r1, #4]
 800a888:	0250      	lsls	r0, r2, #9
 800a88a:	f57f af08 	bpl.w	800a69e <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a88e:	4a29      	ldr	r2, [pc, #164]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a890:	6812      	ldr	r2, [r2, #0]
 800a892:	0391      	lsls	r1, r2, #14
 800a894:	f57f af2c 	bpl.w	800a6f0 <HAL_RCC_OscConfig+0x80>
 800a898:	6862      	ldr	r2, [r4, #4]
 800a89a:	2a00      	cmp	r2, #0
 800a89c:	f47f af28 	bne.w	800a6f0 <HAL_RCC_OscConfig+0x80>
 800a8a0:	e7da      	b.n	800a858 <HAL_RCC_OscConfig+0x1e8>
      PWR->CR1 |= PWR_CR1_DBP;
 800a8a2:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8a4:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800a8a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8aa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800a8ac:	f7fe fd36 	bl	800931c <HAL_GetTick>
 800a8b0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8b2:	6833      	ldr	r3, [r6, #0]
 800a8b4:	05da      	lsls	r2, r3, #23
 800a8b6:	f53f af4d 	bmi.w	800a754 <HAL_RCC_OscConfig+0xe4>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a8ba:	f7fe fd2f 	bl	800931c <HAL_GetTick>
 800a8be:	1bc0      	subs	r0, r0, r7
 800a8c0:	2864      	cmp	r0, #100	; 0x64
 800a8c2:	d9f6      	bls.n	800a8b2 <HAL_RCC_OscConfig+0x242>
            return HAL_TIMEOUT;
 800a8c4:	2003      	movs	r0, #3
}
 800a8c6:	b002      	add	sp, #8
 800a8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8cc:	4919      	ldr	r1, [pc, #100]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a8ce:	6920      	ldr	r0, [r4, #16]
 800a8d0:	680a      	ldr	r2, [r1, #0]
 800a8d2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800a8d6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800a8da:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a8dc:	e70a      	b.n	800a6f4 <HAL_RCC_OscConfig+0x84>
    return HAL_ERROR;
 800a8de:	2001      	movs	r0, #1
}
 800a8e0:	4770      	bx	lr
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8e2:	4b14      	ldr	r3, [pc, #80]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
 800a8e4:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a8e6:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a8ec:	601a      	str	r2, [r3, #0]
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a8f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a8f6:	f7fe fd11 	bl	800931c <HAL_GetTick>
 800a8fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a8fc:	e004      	b.n	800a908 <HAL_RCC_OscConfig+0x298>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a8fe:	f7fe fd0d 	bl	800931c <HAL_GetTick>
 800a902:	1b80      	subs	r0, r0, r6
 800a904:	2864      	cmp	r0, #100	; 0x64
 800a906:	d8dd      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a908:	682b      	ldr	r3, [r5, #0]
 800a90a:	039b      	lsls	r3, r3, #14
 800a90c:	d4f7      	bmi.n	800a8fe <HAL_RCC_OscConfig+0x28e>
 800a90e:	e6ee      	b.n	800a6ee <HAL_RCC_OscConfig+0x7e>
  FlagStatus pwrclkchanged = RESET;
 800a910:	2500      	movs	r5, #0
 800a912:	e71a      	b.n	800a74a <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a914:	4b07      	ldr	r3, [pc, #28]	; (800a934 <HAL_RCC_OscConfig+0x2c4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a916:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a91a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a91c:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a91e:	f022 0201 	bic.w	r2, r2, #1
 800a922:	671a      	str	r2, [r3, #112]	; 0x70
 800a924:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a926:	f022 0204 	bic.w	r2, r2, #4
 800a92a:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a92c:	f7fe fcf6 	bl	800931c <HAL_GetTick>
 800a930:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a932:	e008      	b.n	800a946 <HAL_RCC_OscConfig+0x2d6>
 800a934:	40023800 	.word	0x40023800
 800a938:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a93c:	f7fe fcee 	bl	800931c <HAL_GetTick>
 800a940:	1bc0      	subs	r0, r0, r7
 800a942:	4540      	cmp	r0, r8
 800a944:	d8be      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a946:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a948:	0798      	lsls	r0, r3, #30
 800a94a:	d4f7      	bmi.n	800a93c <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 800a94c:	2d00      	cmp	r5, #0
 800a94e:	f43f af59 	beq.w	800a804 <HAL_RCC_OscConfig+0x194>
 800a952:	e752      	b.n	800a7fa <HAL_RCC_OscConfig+0x18a>
        __HAL_RCC_HSI_DISABLE();
 800a954:	4b2b      	ldr	r3, [pc, #172]	; (800aa04 <HAL_RCC_OscConfig+0x394>)
 800a956:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a958:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800a95a:	f022 0201 	bic.w	r2, r2, #1
 800a95e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a960:	f7fe fcdc 	bl	800931c <HAL_GetTick>
 800a964:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a966:	e004      	b.n	800a972 <HAL_RCC_OscConfig+0x302>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a968:	f7fe fcd8 	bl	800931c <HAL_GetTick>
 800a96c:	1b80      	subs	r0, r0, r6
 800a96e:	2802      	cmp	r0, #2
 800a970:	d8a8      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a972:	682b      	ldr	r3, [r5, #0]
 800a974:	0799      	lsls	r1, r3, #30
 800a976:	d4f7      	bmi.n	800a968 <HAL_RCC_OscConfig+0x2f8>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	e6bb      	b.n	800a6f4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a97c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a980:	601a      	str	r2, [r3, #0]
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a988:	601a      	str	r2, [r3, #0]
 800a98a:	e6a2      	b.n	800a6d2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a98c:	f042 0204 	orr.w	r2, r2, #4
 800a990:	671a      	str	r2, [r3, #112]	; 0x70
 800a992:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a994:	f042 0201 	orr.w	r2, r2, #1
 800a998:	671a      	str	r2, [r3, #112]	; 0x70
 800a99a:	e71d      	b.n	800a7d8 <HAL_RCC_OscConfig+0x168>
        __HAL_RCC_PLL_DISABLE();
 800a99c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9a0:	4615      	mov	r5, r2
        __HAL_RCC_PLL_DISABLE();
 800a9a2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a9a4:	f7fe fcba 	bl	800931c <HAL_GetTick>
 800a9a8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9aa:	e004      	b.n	800a9b6 <HAL_RCC_OscConfig+0x346>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9ac:	f7fe fcb6 	bl	800931c <HAL_GetTick>
 800a9b0:	1b80      	subs	r0, r0, r6
 800a9b2:	2802      	cmp	r0, #2
 800a9b4:	d886      	bhi.n	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9b6:	682b      	ldr	r3, [r5, #0]
 800a9b8:	0199      	lsls	r1, r3, #6
 800a9ba:	d4f7      	bmi.n	800a9ac <HAL_RCC_OscConfig+0x33c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9bc:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800a9c0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 800a9c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9cc:	4c0d      	ldr	r4, [pc, #52]	; (800aa04 <HAL_RCC_OscConfig+0x394>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9ce:	0852      	lsrs	r2, r2, #1
 800a9d0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a9d4:	3a01      	subs	r2, #1
 800a9d6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a9da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9de:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800a9e0:	682b      	ldr	r3, [r5, #0]
 800a9e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a9e8:	f7fe fc98 	bl	800931c <HAL_GetTick>
 800a9ec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9ee:	e005      	b.n	800a9fc <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9f0:	f7fe fc94 	bl	800931c <HAL_GetTick>
 800a9f4:	1b40      	subs	r0, r0, r5
 800a9f6:	2802      	cmp	r0, #2
 800a9f8:	f63f af64 	bhi.w	800a8c4 <HAL_RCC_OscConfig+0x254>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9fc:	6823      	ldr	r3, [r4, #0]
 800a9fe:	019a      	lsls	r2, r3, #6
 800aa00:	d5f6      	bpl.n	800a9f0 <HAL_RCC_OscConfig+0x380>
 800aa02:	e71b      	b.n	800a83c <HAL_RCC_OscConfig+0x1cc>
 800aa04:	40023800 	.word	0x40023800

0800aa08 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aa08:	b178      	cbz	r0, 800aa2a <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aa0a:	4a5e      	ldr	r2, [pc, #376]	; (800ab84 <HAL_RCC_ClockConfig+0x17c>)
 800aa0c:	6813      	ldr	r3, [r2, #0]
 800aa0e:	f003 030f 	and.w	r3, r3, #15
 800aa12:	428b      	cmp	r3, r1
 800aa14:	d20b      	bcs.n	800aa2e <HAL_RCC_ClockConfig+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa16:	6813      	ldr	r3, [r2, #0]
 800aa18:	f023 030f 	bic.w	r3, r3, #15
 800aa1c:	430b      	orrs	r3, r1
 800aa1e:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa20:	6813      	ldr	r3, [r2, #0]
 800aa22:	f003 030f 	and.w	r3, r3, #15
 800aa26:	428b      	cmp	r3, r1
 800aa28:	d001      	beq.n	800aa2e <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 800aa2a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 800aa2c:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa2e:	6803      	ldr	r3, [r0, #0]
{
 800aa30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa34:	079d      	lsls	r5, r3, #30
 800aa36:	d514      	bpl.n	800aa62 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa38:	075c      	lsls	r4, r3, #29
 800aa3a:	d504      	bpl.n	800aa46 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aa3c:	4c52      	ldr	r4, [pc, #328]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aa3e:	68a2      	ldr	r2, [r4, #8]
 800aa40:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800aa44:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa46:	071a      	lsls	r2, r3, #28
 800aa48:	d504      	bpl.n	800aa54 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800aa4a:	4c4f      	ldr	r4, [pc, #316]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aa4c:	68a2      	ldr	r2, [r4, #8]
 800aa4e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800aa52:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa54:	4c4c      	ldr	r4, [pc, #304]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aa56:	6885      	ldr	r5, [r0, #8]
 800aa58:	68a2      	ldr	r2, [r4, #8]
 800aa5a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800aa5e:	432a      	orrs	r2, r5
 800aa60:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa62:	07df      	lsls	r7, r3, #31
 800aa64:	4604      	mov	r4, r0
 800aa66:	460d      	mov	r5, r1
 800aa68:	d521      	bpl.n	800aaae <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa6a:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aa6c:	4b46      	ldr	r3, [pc, #280]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa6e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aa70:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa72:	d063      	beq.n	800ab3c <HAL_RCC_ClockConfig+0x134>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aa74:	2a02      	cmp	r2, #2
 800aa76:	d078      	beq.n	800ab6a <HAL_RCC_ClockConfig+0x162>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa78:	0799      	lsls	r1, r3, #30
 800aa7a:	d528      	bpl.n	800aace <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800aa7c:	4942      	ldr	r1, [pc, #264]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa7e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800aa82:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa84:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800aa86:	f023 0303 	bic.w	r3, r3, #3
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800aa8e:	f7fe fc45 	bl	800931c <HAL_GetTick>
 800aa92:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa94:	e004      	b.n	800aaa0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa96:	f7fe fc41 	bl	800931c <HAL_GetTick>
 800aa9a:	1bc0      	subs	r0, r0, r7
 800aa9c:	4540      	cmp	r0, r8
 800aa9e:	d862      	bhi.n	800ab66 <HAL_RCC_ClockConfig+0x15e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aaa0:	68b3      	ldr	r3, [r6, #8]
 800aaa2:	6862      	ldr	r2, [r4, #4]
 800aaa4:	f003 030c 	and.w	r3, r3, #12
 800aaa8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800aaac:	d1f3      	bne.n	800aa96 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aaae:	4a35      	ldr	r2, [pc, #212]	; (800ab84 <HAL_RCC_ClockConfig+0x17c>)
 800aab0:	6813      	ldr	r3, [r2, #0]
 800aab2:	f003 030f 	and.w	r3, r3, #15
 800aab6:	42ab      	cmp	r3, r5
 800aab8:	d90c      	bls.n	800aad4 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaba:	6813      	ldr	r3, [r2, #0]
 800aabc:	f023 030f 	bic.w	r3, r3, #15
 800aac0:	432b      	orrs	r3, r5
 800aac2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aac4:	6813      	ldr	r3, [r2, #0]
 800aac6:	f003 030f 	and.w	r3, r3, #15
 800aaca:	42ab      	cmp	r3, r5
 800aacc:	d002      	beq.n	800aad4 <HAL_RCC_ClockConfig+0xcc>
    return HAL_ERROR;
 800aace:	2001      	movs	r0, #1
}
 800aad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	075a      	lsls	r2, r3, #29
 800aad8:	d506      	bpl.n	800aae8 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aada:	492b      	ldr	r1, [pc, #172]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aadc:	68e0      	ldr	r0, [r4, #12]
 800aade:	688a      	ldr	r2, [r1, #8]
 800aae0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800aae4:	4302      	orrs	r2, r0
 800aae6:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aae8:	071b      	lsls	r3, r3, #28
 800aaea:	d507      	bpl.n	800aafc <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800aaec:	4a26      	ldr	r2, [pc, #152]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aaee:	6921      	ldr	r1, [r4, #16]
 800aaf0:	6893      	ldr	r3, [r2, #8]
 800aaf2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800aaf6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800aafa:	6093      	str	r3, [r2, #8]
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aafc:	4922      	ldr	r1, [pc, #136]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800aafe:	688b      	ldr	r3, [r1, #8]
 800ab00:	f003 030c 	and.w	r3, r3, #12
 800ab04:	2b04      	cmp	r3, #4
 800ab06:	d01c      	beq.n	800ab42 <HAL_RCC_ClockConfig+0x13a>
 800ab08:	2b08      	cmp	r3, #8
 800ab0a:	d12a      	bne.n	800ab62 <HAL_RCC_ClockConfig+0x15a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ab0c:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800ab0e:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ab10:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ab14:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800ab16:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800ab1a:	d129      	bne.n	800ab70 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ab1c:	481b      	ldr	r0, [pc, #108]	; (800ab8c <HAL_RCC_ClockConfig+0x184>)
 800ab1e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800ab22:	fba1 0100 	umull	r0, r1, r1, r0
 800ab26:	f7fc fe29 	bl	800777c <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800ab2a:	4b17      	ldr	r3, [pc, #92]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800ab32:	3301      	adds	r3, #1
 800ab34:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800ab36:	fbb0 f3f3 	udiv	r3, r0, r3
 800ab3a:	e003      	b.n	800ab44 <HAL_RCC_ClockConfig+0x13c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab3c:	039e      	lsls	r6, r3, #14
 800ab3e:	d49d      	bmi.n	800aa7c <HAL_RCC_ClockConfig+0x74>
 800ab40:	e7c5      	b.n	800aace <HAL_RCC_ClockConfig+0xc6>
      sysclockfreq = HSE_VALUE;
 800ab42:	4b13      	ldr	r3, [pc, #76]	; (800ab90 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ab44:	4a10      	ldr	r2, [pc, #64]	; (800ab88 <HAL_RCC_ClockConfig+0x180>)
  HAL_InitTick (TICK_INT_PRIORITY);
 800ab46:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ab48:	4c12      	ldr	r4, [pc, #72]	; (800ab94 <HAL_RCC_ClockConfig+0x18c>)
 800ab4a:	6892      	ldr	r2, [r2, #8]
 800ab4c:	4912      	ldr	r1, [pc, #72]	; (800ab98 <HAL_RCC_ClockConfig+0x190>)
 800ab4e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800ab52:	5ca2      	ldrb	r2, [r4, r2]
 800ab54:	40d3      	lsrs	r3, r2
 800ab56:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800ab58:	f7fe fb9a 	bl	8009290 <HAL_InitTick>
  return HAL_OK;
 800ab5c:	2000      	movs	r0, #0
}
 800ab5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSI_VALUE;
 800ab62:	4b0a      	ldr	r3, [pc, #40]	; (800ab8c <HAL_RCC_ClockConfig+0x184>)
 800ab64:	e7ee      	b.n	800ab44 <HAL_RCC_ClockConfig+0x13c>
        return HAL_TIMEOUT;
 800ab66:	2003      	movs	r0, #3
 800ab68:	e7b2      	b.n	800aad0 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab6a:	0198      	lsls	r0, r3, #6
 800ab6c:	d486      	bmi.n	800aa7c <HAL_RCC_ClockConfig+0x74>
 800ab6e:	e7ae      	b.n	800aace <HAL_RCC_ClockConfig+0xc6>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ab70:	4807      	ldr	r0, [pc, #28]	; (800ab90 <HAL_RCC_ClockConfig+0x188>)
 800ab72:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800ab76:	2300      	movs	r3, #0
 800ab78:	fba1 0100 	umull	r0, r1, r1, r0
 800ab7c:	f7fc fdfe 	bl	800777c <__aeabi_uldivmod>
 800ab80:	e7d3      	b.n	800ab2a <HAL_RCC_ClockConfig+0x122>
 800ab82:	bf00      	nop
 800ab84:	40023c00 	.word	0x40023c00
 800ab88:	40023800 	.word	0x40023800
 800ab8c:	00f42400 	.word	0x00f42400
 800ab90:	017d7840 	.word	0x017d7840
 800ab94:	08032340 	.word	0x08032340
 800ab98:	20000018 	.word	0x20000018

0800ab9c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ab9c:	4916      	ldr	r1, [pc, #88]	; (800abf8 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800ab9e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aba0:	688b      	ldr	r3, [r1, #8]
 800aba2:	f003 030c 	and.w	r3, r3, #12
 800aba6:	2b04      	cmp	r3, #4
 800aba8:	d01b      	beq.n	800abe2 <HAL_RCC_GetSysClockFreq+0x46>
 800abaa:	2b08      	cmp	r3, #8
 800abac:	d117      	bne.n	800abde <HAL_RCC_GetSysClockFreq+0x42>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800abae:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800abb0:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800abb2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800abb6:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800abb8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800abbc:	d113      	bne.n	800abe6 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800abbe:	480f      	ldr	r0, [pc, #60]	; (800abfc <HAL_RCC_GetSysClockFreq+0x60>)
 800abc0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800abc4:	fba1 0100 	umull	r0, r1, r1, r0
 800abc8:	f7fc fdd8 	bl	800777c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800abcc:	4b0a      	ldr	r3, [pc, #40]	; (800abf8 <HAL_RCC_GetSysClockFreq+0x5c>)
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800abd4:	3301      	adds	r3, #1
 800abd6:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800abd8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800abdc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800abde:	4807      	ldr	r0, [pc, #28]	; (800abfc <HAL_RCC_GetSysClockFreq+0x60>)
}
 800abe0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800abe2:	4807      	ldr	r0, [pc, #28]	; (800ac00 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800abe4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800abe6:	4806      	ldr	r0, [pc, #24]	; (800ac00 <HAL_RCC_GetSysClockFreq+0x64>)
 800abe8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800abec:	2300      	movs	r3, #0
 800abee:	fba1 0100 	umull	r0, r1, r1, r0
 800abf2:	f7fc fdc3 	bl	800777c <__aeabi_uldivmod>
 800abf6:	e7e9      	b.n	800abcc <HAL_RCC_GetSysClockFreq+0x30>
 800abf8:	40023800 	.word	0x40023800
 800abfc:	00f42400 	.word	0x00f42400
 800ac00:	017d7840 	.word	0x017d7840

0800ac04 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800ac04:	4b04      	ldr	r3, [pc, #16]	; (800ac18 <HAL_RCC_GetPCLK1Freq+0x14>)
 800ac06:	4a05      	ldr	r2, [pc, #20]	; (800ac1c <HAL_RCC_GetPCLK1Freq+0x18>)
 800ac08:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800ac0a:	4905      	ldr	r1, [pc, #20]	; (800ac20 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800ac0c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800ac10:	6808      	ldr	r0, [r1, #0]
 800ac12:	5cd3      	ldrb	r3, [r2, r3]
}
 800ac14:	40d8      	lsrs	r0, r3
 800ac16:	4770      	bx	lr
 800ac18:	40023800 	.word	0x40023800
 800ac1c:	08032350 	.word	0x08032350
 800ac20:	20000018 	.word	0x20000018

0800ac24 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ac24:	4b04      	ldr	r3, [pc, #16]	; (800ac38 <HAL_RCC_GetPCLK2Freq+0x14>)
 800ac26:	4a05      	ldr	r2, [pc, #20]	; (800ac3c <HAL_RCC_GetPCLK2Freq+0x18>)
 800ac28:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800ac2a:	4905      	ldr	r1, [pc, #20]	; (800ac40 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ac2c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800ac30:	6808      	ldr	r0, [r1, #0]
 800ac32:	5cd3      	ldrb	r3, [r2, r3]
}
 800ac34:	40d8      	lsrs	r0, r3
 800ac36:	4770      	bx	lr
 800ac38:	40023800 	.word	0x40023800
 800ac3c:	08032350 	.word	0x08032350
 800ac40:	20000018 	.word	0x20000018

0800ac44 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800ac44:	6803      	ldr	r3, [r0, #0]
{
 800ac46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800ac4a:	f013 0601 	ands.w	r6, r3, #1
{
 800ac4e:	b083      	sub	sp, #12
 800ac50:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800ac52:	d00b      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ac54:	4ab8      	ldr	r2, [pc, #736]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ac56:	6891      	ldr	r1, [r2, #8]
 800ac58:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800ac5c:	6091      	str	r1, [r2, #8]
 800ac5e:	6b46      	ldr	r6, [r0, #52]	; 0x34
 800ac60:	6891      	ldr	r1, [r2, #8]
 800ac62:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800ac64:	fab6 f686 	clz	r6, r6
 800ac68:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ac6a:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800ac6c:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800ac70:	d010      	beq.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac72:	49b1      	ldr	r1, [pc, #708]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ac74:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800ac76:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ac7a:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac7e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800ac82:	ea42 0205 	orr.w	r2, r2, r5
 800ac86:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ac8a:	f000 81b0 	beq.w	800afee <HAL_RCCEx_PeriphCLKConfig+0x3aa>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ac8e:	fab5 f585 	clz	r5, r5
 800ac92:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ac94:	02d9      	lsls	r1, r3, #11
 800ac96:	d510      	bpl.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ac98:	48a7      	ldr	r0, [pc, #668]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ac9a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ac9c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800aca0:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800aca4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800aca8:	ea42 0201 	orr.w	r2, r2, r1
 800acac:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800acb0:	f000 819b 	beq.w	800afea <HAL_RCCEx_PeriphCLKConfig+0x3a6>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800acb4:	2900      	cmp	r1, #0
 800acb6:	bf08      	it	eq
 800acb8:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800acba:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800acbe:	bf18      	it	ne
 800acc0:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800acc2:	069a      	lsls	r2, r3, #26
 800acc4:	f100 8149 	bmi.w	800af5a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800acc8:	06d9      	lsls	r1, r3, #27
 800acca:	d50c      	bpl.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800accc:	4a9a      	ldr	r2, [pc, #616]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800acce:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800acd2:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800acd6:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 800acda:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800acde:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800ace0:	4301      	orrs	r1, r0
 800ace2:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ace6:	045a      	lsls	r2, r3, #17
 800ace8:	d508      	bpl.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800acea:	4993      	ldr	r1, [pc, #588]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800acec:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800acee:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800acf2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800acf6:	4302      	orrs	r2, r0
 800acf8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800acfc:	041f      	lsls	r7, r3, #16
 800acfe:	d508      	bpl.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ad00:	498d      	ldr	r1, [pc, #564]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad02:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800ad04:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad08:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800ad0c:	4302      	orrs	r2, r0
 800ad0e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ad12:	03d8      	lsls	r0, r3, #15
 800ad14:	d508      	bpl.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ad16:	4988      	ldr	r1, [pc, #544]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad18:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ad1a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad1e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800ad22:	4302      	orrs	r2, r0
 800ad24:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ad28:	0399      	lsls	r1, r3, #14
 800ad2a:	d508      	bpl.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ad2c:	4982      	ldr	r1, [pc, #520]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad2e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800ad30:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad34:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800ad38:	4302      	orrs	r2, r0
 800ad3a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ad3e:	065a      	lsls	r2, r3, #25
 800ad40:	d508      	bpl.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ad42:	497d      	ldr	r1, [pc, #500]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad44:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ad46:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad4a:	f022 0203 	bic.w	r2, r2, #3
 800ad4e:	4302      	orrs	r2, r0
 800ad50:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ad54:	061f      	lsls	r7, r3, #24
 800ad56:	d508      	bpl.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ad58:	4977      	ldr	r1, [pc, #476]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad5a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ad5c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad60:	f022 020c 	bic.w	r2, r2, #12
 800ad64:	4302      	orrs	r2, r0
 800ad66:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ad6a:	05d8      	lsls	r0, r3, #23
 800ad6c:	d508      	bpl.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ad6e:	4972      	ldr	r1, [pc, #456]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad70:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800ad72:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad76:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800ad7a:	4302      	orrs	r2, r0
 800ad7c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ad80:	0599      	lsls	r1, r3, #22
 800ad82:	d508      	bpl.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ad84:	496c      	ldr	r1, [pc, #432]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad86:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ad88:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ad8c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ad90:	4302      	orrs	r2, r0
 800ad92:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ad96:	055a      	lsls	r2, r3, #21
 800ad98:	d508      	bpl.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ad9a:	4967      	ldr	r1, [pc, #412]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ad9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad9e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ada2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800ada6:	4302      	orrs	r2, r0
 800ada8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800adac:	051f      	lsls	r7, r3, #20
 800adae:	d508      	bpl.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800adb0:	4961      	ldr	r1, [pc, #388]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800adb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adb4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800adb8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800adbc:	4302      	orrs	r2, r0
 800adbe:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800adc2:	04d8      	lsls	r0, r3, #19
 800adc4:	d508      	bpl.n	800add8 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800adc6:	495c      	ldr	r1, [pc, #368]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800adc8:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800adca:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800adce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800add2:	4302      	orrs	r2, r0
 800add4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800add8:	0499      	lsls	r1, r3, #18
 800adda:	d508      	bpl.n	800adee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800addc:	4956      	ldr	r1, [pc, #344]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800adde:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800ade0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ade4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ade8:	4302      	orrs	r2, r0
 800adea:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800adee:	025a      	lsls	r2, r3, #9
 800adf0:	d508      	bpl.n	800ae04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800adf2:	4951      	ldr	r1, [pc, #324]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800adf4:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800adf6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800adfa:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800adfe:	4302      	orrs	r2, r0
 800ae00:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800ae04:	029f      	lsls	r7, r3, #10
 800ae06:	d50c      	bpl.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ae08:	494b      	ldr	r1, [pc, #300]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ae0a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ae0c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800ae10:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ae14:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 800ae18:	bf08      	it	eq
 800ae1a:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ae1c:	4302      	orrs	r2, r0
 800ae1e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800ae22:	f013 0f08 	tst.w	r3, #8
 800ae26:	bf18      	it	ne
 800ae28:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ae2a:	0358      	lsls	r0, r3, #13
 800ae2c:	d508      	bpl.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ae2e:	4942      	ldr	r1, [pc, #264]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ae30:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800ae32:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ae36:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800ae3a:	4302      	orrs	r2, r0
 800ae3c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800ae40:	0219      	lsls	r1, r3, #8
 800ae42:	d40b      	bmi.n	800ae5c <HAL_RCCEx_PeriphCLKConfig+0x218>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800ae44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ae48:	d016      	beq.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800ae4a:	07f2      	lsls	r2, r6, #31
 800ae4c:	d414      	bmi.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800ae4e:	2d01      	cmp	r5, #1
 800ae50:	f000 80d0 	beq.w	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800ae54:	2000      	movs	r0, #0
}
 800ae56:	b003      	add	sp, #12
 800ae58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ae5c:	4936      	ldr	r1, [pc, #216]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800ae5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ae62:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800ae66:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800ae6a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ae6e:	ea42 0200 	orr.w	r2, r2, r0
 800ae72:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800ae76:	d1e8      	bne.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_PLLI2S_DISABLE();
 800ae78:	4b2f      	ldr	r3, [pc, #188]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ae7a:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ae7c:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800ae7e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800ae82:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800ae84:	f7fe fa4a 	bl	800931c <HAL_GetTick>
 800ae88:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ae8a:	e004      	b.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0x252>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ae8c:	f7fe fa46 	bl	800931c <HAL_GetTick>
 800ae90:	1bc0      	subs	r0, r0, r7
 800ae92:	2864      	cmp	r0, #100	; 0x64
 800ae94:	d85d      	bhi.n	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ae96:	6833      	ldr	r3, [r6, #0]
 800ae98:	011b      	lsls	r3, r3, #4
 800ae9a:	d4f7      	bmi.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x248>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	07df      	lsls	r7, r3, #31
 800aea0:	d512      	bpl.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0x284>
 800aea2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800aea4:	b982      	cbnz	r2, 800aec8 <HAL_RCCEx_PeriphCLKConfig+0x284>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800aea6:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800aeaa:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800aeae:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800aeb2:	6860      	ldr	r0, [r4, #4]
 800aeb4:	f007 6770 	and.w	r7, r7, #251658240	; 0xf000000
 800aeb8:	68a1      	ldr	r1, [r4, #8]
 800aeba:	433a      	orrs	r2, r7
 800aebc:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800aec0:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800aec4:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800aec8:	031e      	lsls	r6, r3, #12
 800aeca:	f100 8111 	bmi.w	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 800aece:	02d8      	lsls	r0, r3, #11
 800aed0:	d504      	bpl.n	800aedc <HAL_RCCEx_PeriphCLKConfig+0x298>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800aed2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800aed4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800aed8:	f000 810f 	beq.w	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x4b6>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800aedc:	01d9      	lsls	r1, r3, #7
 800aede:	d511      	bpl.n	800af04 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800aee0:	4e15      	ldr	r6, [pc, #84]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800aee2:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800aee4:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800aee8:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800aeec:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800aef0:	6921      	ldr	r1, [r4, #16]
 800aef2:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800aef6:	433a      	orrs	r2, r7
 800aef8:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800aefc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800af00:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800af04:	019a      	lsls	r2, r3, #6
 800af06:	d50d      	bpl.n	800af24 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	6862      	ldr	r2, [r4, #4]
 800af0c:	041b      	lsls	r3, r3, #16
 800af0e:	e9d4 1002 	ldrd	r1, r0, [r4, #8]
 800af12:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800af16:	4a08      	ldr	r2, [pc, #32]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800af18:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800af1c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800af20:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800af24:	4b04      	ldr	r3, [pc, #16]	; (800af38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800af26:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800af28:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800af2a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800af2e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800af30:	f7fe f9f4 	bl	800931c <HAL_GetTick>
 800af34:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800af36:	e006      	b.n	800af46 <HAL_RCCEx_PeriphCLKConfig+0x302>
 800af38:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800af3c:	f7fe f9ee 	bl	800931c <HAL_GetTick>
 800af40:	1bc0      	subs	r0, r0, r7
 800af42:	2864      	cmp	r0, #100	; 0x64
 800af44:	d805      	bhi.n	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800af46:	6833      	ldr	r3, [r6, #0]
 800af48:	011b      	lsls	r3, r3, #4
 800af4a:	d5f7      	bpl.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if(pllsaiused == 1)
 800af4c:	2d01      	cmp	r5, #1
 800af4e:	d181      	bne.n	800ae54 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800af50:	e050      	b.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        return HAL_TIMEOUT;
 800af52:	2003      	movs	r0, #3
}
 800af54:	b003      	add	sp, #12
 800af56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800af5a:	4a87      	ldr	r2, [pc, #540]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
    PWR->CR1 |= PWR_CR1_DBP;
 800af5c:	4b87      	ldr	r3, [pc, #540]	; (800b17c <HAL_RCCEx_PeriphCLKConfig+0x538>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800af5e:	6c11      	ldr	r1, [r2, #64]	; 0x40
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800af60:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800af62:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800af66:	6411      	str	r1, [r2, #64]	; 0x40
 800af68:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800af6a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800af6e:	9201      	str	r2, [sp, #4]
 800af70:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800af72:	681a      	ldr	r2, [r3, #0]
 800af74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af78:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800af7a:	f7fe f9cf 	bl	800931c <HAL_GetTick>
 800af7e:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800af80:	e005      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af82:	f7fe f9cb 	bl	800931c <HAL_GetTick>
 800af86:	eba0 0008 	sub.w	r0, r0, r8
 800af8a:	2864      	cmp	r0, #100	; 0x64
 800af8c:	d8e1      	bhi.n	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	05db      	lsls	r3, r3, #23
 800af92:	d5f6      	bpl.n	800af82 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800af94:	4a78      	ldr	r2, [pc, #480]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800af96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800af98:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800af9a:	f403 7040 	and.w	r0, r3, #768	; 0x300
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800af9e:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 800afa2:	d011      	beq.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800afa4:	4281      	cmp	r1, r0
 800afa6:	d00f      	beq.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x384>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800afa8:	6f11      	ldr	r1, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800afaa:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800afac:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800afb0:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 800afb4:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800afb6:	6f17      	ldr	r7, [r2, #112]	; 0x70
 800afb8:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 800afbc:	6717      	str	r7, [r2, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 800afbe:	6711      	str	r1, [r2, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800afc0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800afc2:	07cf      	lsls	r7, r1, #31
 800afc4:	f100 80c3 	bmi.w	800b14e <HAL_RCCEx_PeriphCLKConfig+0x50a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800afc8:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 800afcc:	f000 80b1 	beq.w	800b132 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800afd0:	4969      	ldr	r1, [pc, #420]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800afd2:	688a      	ldr	r2, [r1, #8]
 800afd4:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800afd8:	608a      	str	r2, [r1, #8]
 800afda:	4a67      	ldr	r2, [pc, #412]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800afdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afe0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800afe2:	430b      	orrs	r3, r1
 800afe4:	6713      	str	r3, [r2, #112]	; 0x70
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	e66e      	b.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0x84>
      plli2sused = 1;
 800afea:	2601      	movs	r6, #1
 800afec:	e665      	b.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x76>
  uint32_t pllsaiused = 0;
 800afee:	2500      	movs	r5, #0
      plli2sused = 1;
 800aff0:	2601      	movs	r6, #1
 800aff2:	e64f      	b.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0x50>
    __HAL_RCC_PLLSAI_DISABLE();
 800aff4:	4b60      	ldr	r3, [pc, #384]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800aff6:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800aff8:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800affa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800affe:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800b000:	f7fe f98c 	bl	800931c <HAL_GetTick>
 800b004:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b006:	e004      	b.n	800b012 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b008:	f7fe f988 	bl	800931c <HAL_GetTick>
 800b00c:	1b80      	subs	r0, r0, r6
 800b00e:	2864      	cmp	r0, #100	; 0x64
 800b010:	d89f      	bhi.n	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b012:	682b      	ldr	r3, [r5, #0]
 800b014:	009f      	lsls	r7, r3, #2
 800b016:	d4f7      	bmi.n	800b008 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800b018:	6823      	ldr	r3, [r4, #0]
 800b01a:	031d      	lsls	r5, r3, #12
 800b01c:	f100 8092 	bmi.w	800b144 <HAL_RCCEx_PeriphCLKConfig+0x500>
 800b020:	02d8      	lsls	r0, r3, #11
 800b022:	d51d      	bpl.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x41c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800b024:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b026:	b9da      	cbnz	r2, 800b060 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800b028:	4953      	ldr	r1, [pc, #332]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800b02a:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800b02c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b030:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800b034:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800b038:	69a0      	ldr	r0, [r4, #24]
 800b03a:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800b03e:	4332      	orrs	r2, r6
 800b040:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800b044:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800b048:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800b04c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800b050:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800b052:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800b056:	3801      	subs	r0, #1
 800b058:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b05c:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800b060:	0299      	lsls	r1, r3, #10
 800b062:	d515      	bpl.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800b064:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800b066:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800b06a:	d111      	bne.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0x44c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b06c:	4942      	ldr	r1, [pc, #264]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800b06e:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b070:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b074:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800b078:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800b07c:	6a20      	ldr	r0, [r4, #32]
 800b07e:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800b082:	4332      	orrs	r2, r6
 800b084:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800b088:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800b08c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800b090:	071a      	lsls	r2, r3, #28
 800b092:	d519      	bpl.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x484>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b094:	4a38      	ldr	r2, [pc, #224]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800b096:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b098:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800b09c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800b0a0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800b0a4:	69e0      	ldr	r0, [r4, #28]
 800b0a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b0aa:	430b      	orrs	r3, r1
 800b0ac:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800b0b0:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800b0b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800b0b8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800b0bc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b0be:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800b0c2:	430b      	orrs	r3, r1
 800b0c4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800b0c8:	4b2b      	ldr	r3, [pc, #172]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800b0ca:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b0cc:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800b0ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b0d2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800b0d4:	f7fe f922 	bl	800931c <HAL_GetTick>
 800b0d8:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b0da:	e005      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b0dc:	f7fe f91e 	bl	800931c <HAL_GetTick>
 800b0e0:	1b40      	subs	r0, r0, r5
 800b0e2:	2864      	cmp	r0, #100	; 0x64
 800b0e4:	f63f af35 	bhi.w	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	009b      	lsls	r3, r3, #2
 800b0ec:	d5f6      	bpl.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b0ee:	e6b1      	b.n	800ae54 <HAL_RCCEx_PeriphCLKConfig+0x210>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b0f0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b0f2:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800b0f6:	f47f aeea 	bne.w	800aece <HAL_RCCEx_PeriphCLKConfig+0x28a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b0fa:	4e1f      	ldr	r6, [pc, #124]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800b0fc:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b0fe:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b102:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800b106:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800b10a:	68e1      	ldr	r1, [r4, #12]
 800b10c:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800b110:	433a      	orrs	r2, r7
 800b112:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800b116:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800b11a:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800b11e:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 800b122:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800b124:	f021 011f 	bic.w	r1, r1, #31
 800b128:	3a01      	subs	r2, #1
 800b12a:	430a      	orrs	r2, r1
 800b12c:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 800b130:	e6d4      	b.n	800aedc <HAL_RCCEx_PeriphCLKConfig+0x298>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b132:	4811      	ldr	r0, [pc, #68]	; (800b178 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800b134:	4912      	ldr	r1, [pc, #72]	; (800b180 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800b136:	6882      	ldr	r2, [r0, #8]
 800b138:	4019      	ands	r1, r3
 800b13a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800b13e:	430a      	orrs	r2, r1
 800b140:	6082      	str	r2, [r0, #8]
 800b142:	e74a      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x396>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800b144:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b146:	2a00      	cmp	r2, #0
 800b148:	f43f af6e 	beq.w	800b028 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b14c:	e768      	b.n	800b020 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b14e:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b150:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800b154:	f7fe f8e2 	bl	800931c <HAL_GetTick>
 800b158:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b15a:	e006      	b.n	800b16a <HAL_RCCEx_PeriphCLKConfig+0x526>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b15c:	f7fe f8de 	bl	800931c <HAL_GetTick>
 800b160:	eba0 0009 	sub.w	r0, r0, r9
 800b164:	4540      	cmp	r0, r8
 800b166:	f63f aef4 	bhi.w	800af52 <HAL_RCCEx_PeriphCLKConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b16a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b16c:	0798      	lsls	r0, r3, #30
 800b16e:	d5f5      	bpl.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b170:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b172:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800b176:	e727      	b.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800b178:	40023800 	.word	0x40023800
 800b17c:	40007000 	.word	0x40007000
 800b180:	0ffffcff 	.word	0x0ffffcff

0800b184 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 800b184:	4770      	bx	lr
 800b186:	bf00      	nop

0800b188 <HAL_SDRAM_Init>:
  if(hsdram == NULL)
 800b188:	b1e8      	cbz	r0, 800b1c6 <HAL_SDRAM_Init+0x3e>
{   
 800b18a:	b538      	push	{r3, r4, r5, lr}
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800b18c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800b190:	4604      	mov	r4, r0
 800b192:	460d      	mov	r5, r1
 800b194:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b198:	b183      	cbz	r3, 800b1bc <HAL_SDRAM_Init+0x34>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b19a:	2302      	movs	r3, #2
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b19c:	1d21      	adds	r1, r4, #4
 800b19e:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b1a0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b1a4:	f000 ff08 	bl	800bfb8 <FMC_SDRAM_Init>
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800b1a8:	4629      	mov	r1, r5
 800b1aa:	e9d4 0200 	ldrd	r0, r2, [r4]
 800b1ae:	f000 ff41 	bl	800c034 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b1b2:	2301      	movs	r3, #1
  return HAL_OK;
 800b1b4:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b1b6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800b1ba:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 800b1bc:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 800b1c0:	f7ff ffe0 	bl	800b184 <HAL_SDRAM_MspInit>
 800b1c4:	e7e9      	b.n	800b19a <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 800b1c6:	2001      	movs	r0, #1
}
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop

0800b1cc <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b1cc:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800b1ce:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d010      	beq.n	800b1fa <HAL_SDRAM_SendCommand+0x2e>
 800b1d8:	4604      	mov	r4, r0
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b1da:	2302      	movs	r3, #2
 800b1dc:	460d      	mov	r5, r1
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800b1de:	6800      	ldr	r0, [r0, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b1e0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800b1e4:	f000 ff78 	bl	800c0d8 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800b1e8:	682b      	ldr	r3, [r5, #0]
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  
  return HAL_OK;  
 800b1ea:	2000      	movs	r0, #0
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800b1ec:	2b02      	cmp	r3, #2
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800b1ee:	bf0c      	ite	eq
 800b1f0:	2305      	moveq	r3, #5
    hsdram->State = HAL_SDRAM_STATE_READY;
 800b1f2:	2301      	movne	r3, #1
 800b1f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800b1f8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 800b1fa:	4618      	mov	r0, r3
}
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	bf00      	nop

0800b200 <HAL_SDRAM_ProgramRefreshRate>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800b200:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800b204:	b2db      	uxtb	r3, r3
 800b206:	2b02      	cmp	r3, #2
 800b208:	d00c      	beq.n	800b224 <HAL_SDRAM_ProgramRefreshRate+0x24>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b20a:	2302      	movs	r3, #2
{
 800b20c:	b510      	push	{r4, lr}
 800b20e:	4604      	mov	r4, r0
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800b210:	6800      	ldr	r0, [r0, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b212:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800b216:	f000 ff75 	bl	800c104 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b21a:	2301      	movs	r3, #1
  
  return HAL_OK;   
 800b21c:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b21e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800b222:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800b224:	4618      	mov	r0, r3
}
 800b226:	4770      	bx	lr

0800b228 <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 800b228:	b570      	push	{r4, r5, r6, lr}
 800b22a:	b082      	sub	sp, #8
 800b22c:	4604      	mov	r4, r0
 800b22e:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800b230:	f7fe f874 	bl	800931c <HAL_GetTick>
 800b234:	4606      	mov	r6, r0
 800b236:	1c69      	adds	r1, r5, #1
  while((hspi->Instance->SR & Fifo) != State)
 800b238:	6822      	ldr	r2, [r4, #0]
 800b23a:	d120      	bne.n	800b27e <SPI_EndRxTxTransaction+0x56>
 800b23c:	6893      	ldr	r3, [r2, #8]
 800b23e:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800b242:	d1fb      	bne.n	800b23c <SPI_EndRxTxTransaction+0x14>
  uint32_t tickstart = HAL_GetTick();
 800b244:	f7fe f86a 	bl	800931c <HAL_GetTick>
 800b248:	4606      	mov	r6, r0
 800b24a:	1c6b      	adds	r3, r5, #1
  while((hspi->Instance->SR & Flag) != State)
 800b24c:	6822      	ldr	r2, [r4, #0]
 800b24e:	d143      	bne.n	800b2d8 <SPI_EndRxTxTransaction+0xb0>
 800b250:	6893      	ldr	r3, [r2, #8]
 800b252:	0618      	lsls	r0, r3, #24
 800b254:	d4fc      	bmi.n	800b250 <SPI_EndRxTxTransaction+0x28>
  uint32_t tickstart = HAL_GetTick();
 800b256:	f7fe f861 	bl	800931c <HAL_GetTick>
 800b25a:	4606      	mov	r6, r0
 800b25c:	1c6b      	adds	r3, r5, #1
  while((hspi->Instance->SR & Fifo) != State)
 800b25e:	6822      	ldr	r2, [r4, #0]
 800b260:	d006      	beq.n	800b270 <SPI_EndRxTxTransaction+0x48>
 800b262:	e044      	b.n	800b2ee <SPI_EndRxTxTransaction+0xc6>
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 800b264:	7b13      	ldrb	r3, [r2, #12]
 800b266:	b2db      	uxtb	r3, r3
 800b268:	f88d 3007 	strb.w	r3, [sp, #7]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800b26c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  while((hspi->Instance->SR & Fifo) != State)
 800b270:	6893      	ldr	r3, [r2, #8]
 800b272:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800b276:	d1f5      	bne.n	800b264 <SPI_EndRxTxTransaction+0x3c>
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  return HAL_OK;
 800b278:	2000      	movs	r0, #0
}
 800b27a:	b002      	add	sp, #8
 800b27c:	bd70      	pop	{r4, r5, r6, pc}
  while((hspi->Instance->SR & Fifo) != State)
 800b27e:	6893      	ldr	r3, [r2, #8]
 800b280:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800b284:	d0de      	beq.n	800b244 <SPI_EndRxTxTransaction+0x1c>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b286:	b12d      	cbz	r5, 800b294 <SPI_EndRxTxTransaction+0x6c>
 800b288:	f7fe f848 	bl	800931c <HAL_GetTick>
 800b28c:	1b80      	subs	r0, r0, r6
 800b28e:	4285      	cmp	r5, r0
 800b290:	d8d1      	bhi.n	800b236 <SPI_EndRxTxTransaction+0xe>
 800b292:	6822      	ldr	r2, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b294:	6853      	ldr	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b296:	6861      	ldr	r1, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b298:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b29c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b2a0:	6053      	str	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b2a2:	d036      	beq.n	800b312 <SPI_EndRxTxTransaction+0xea>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b2a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b2a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2aa:	d108      	bne.n	800b2be <SPI_EndRxTxTransaction+0x96>
          SPI_RESET_CRC(hspi);
 800b2ac:	6813      	ldr	r3, [r2, #0]
 800b2ae:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b2b2:	400b      	ands	r3, r1
 800b2b4:	6013      	str	r3, [r2, #0]
 800b2b6:	6813      	ldr	r3, [r2, #0]
 800b2b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b2bc:	6013      	str	r3, [r2, #0]
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800b2be:	6e23      	ldr	r3, [r4, #96]	; 0x60
        hspi->State= HAL_SPI_STATE_READY;
 800b2c0:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800b2c2:	2200      	movs	r2, #0
    return HAL_TIMEOUT;
 800b2c4:	2003      	movs	r0, #3
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800b2c6:	f043 0320 	orr.w	r3, r3, #32
        hspi->State= HAL_SPI_STATE_READY;
 800b2ca:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800b2ce:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800b2d2:	6623      	str	r3, [r4, #96]	; 0x60
}
 800b2d4:	b002      	add	sp, #8
 800b2d6:	bd70      	pop	{r4, r5, r6, pc}
  while((hspi->Instance->SR & Flag) != State)
 800b2d8:	6893      	ldr	r3, [r2, #8]
 800b2da:	0619      	lsls	r1, r3, #24
 800b2dc:	d5bb      	bpl.n	800b256 <SPI_EndRxTxTransaction+0x2e>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b2de:	2d00      	cmp	r5, #0
 800b2e0:	d0d8      	beq.n	800b294 <SPI_EndRxTxTransaction+0x6c>
 800b2e2:	f7fe f81b 	bl	800931c <HAL_GetTick>
 800b2e6:	1b80      	subs	r0, r0, r6
 800b2e8:	4285      	cmp	r5, r0
 800b2ea:	d8ae      	bhi.n	800b24a <SPI_EndRxTxTransaction+0x22>
 800b2ec:	e7d1      	b.n	800b292 <SPI_EndRxTxTransaction+0x6a>
  while((hspi->Instance->SR & Fifo) != State)
 800b2ee:	6893      	ldr	r3, [r2, #8]
 800b2f0:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800b2f4:	d0c0      	beq.n	800b278 <SPI_EndRxTxTransaction+0x50>
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 800b2f6:	7b13      	ldrb	r3, [r2, #12]
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	f88d 3007 	strb.w	r3, [sp, #7]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800b2fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b302:	2d00      	cmp	r5, #0
 800b304:	d0c6      	beq.n	800b294 <SPI_EndRxTxTransaction+0x6c>
 800b306:	f7fe f809 	bl	800931c <HAL_GetTick>
 800b30a:	1b80      	subs	r0, r0, r6
 800b30c:	4285      	cmp	r5, r0
 800b30e:	d8a5      	bhi.n	800b25c <SPI_EndRxTxTransaction+0x34>
 800b310:	e7bf      	b.n	800b292 <SPI_EndRxTxTransaction+0x6a>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b312:	68a3      	ldr	r3, [r4, #8]
 800b314:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b318:	d002      	beq.n	800b320 <SPI_EndRxTxTransaction+0xf8>
 800b31a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b31e:	d1c1      	bne.n	800b2a4 <SPI_EndRxTxTransaction+0x7c>
          __HAL_SPI_DISABLE(hspi);
 800b320:	6813      	ldr	r3, [r2, #0]
 800b322:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b326:	6013      	str	r3, [r2, #0]
 800b328:	e7bc      	b.n	800b2a4 <SPI_EndRxTxTransaction+0x7c>
 800b32a:	bf00      	nop

0800b32c <HAL_SPI_Init>:
  if(hspi == NULL)
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d060      	beq.n	800b3f2 <HAL_SPI_Init+0xc6>
{
 800b330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hspi->State == HAL_SPI_STATE_RESET)
 800b332:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800b336:	4604      	mov	r4, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d055      	beq.n	800b3e8 <HAL_SPI_Init+0xbc>
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b33c:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800b33e:	2502      	movs	r5, #2
  __HAL_SPI_DISABLE(hspi);
 800b340:	6821      	ldr	r1, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b342:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 800b346:	f422 6000 	bic.w	r0, r2, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800b34a:	680b      	ldr	r3, [r1, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b34c:	bf94      	ite	ls
 800b34e:	f44f 5e80 	movls.w	lr, #4096	; 0x1000
 800b352:	f04f 0e00 	movhi.w	lr, #0
  __HAL_SPI_DISABLE(hspi);
 800b356:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 800b35a:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800b35e:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800b362:	600b      	str	r3, [r1, #0]
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 800b364:	d13c      	bne.n	800b3e0 <HAL_SPI_Init+0xb4>
 800b366:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b36a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800b36c:	b920      	cbnz	r0, 800b378 <HAL_SPI_Init+0x4c>
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b36e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800b372:	d940      	bls.n	800b3f6 <HAL_SPI_Init+0xca>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b374:	2002      	movs	r0, #2
 800b376:	6320      	str	r0, [r4, #48]	; 0x30
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800b378:	6927      	ldr	r7, [r4, #16]
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800b37a:	2802      	cmp	r0, #2
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800b37c:	6a25      	ldr	r5, [r4, #32]
 800b37e:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 800b382:	ea43 0306 	orr.w	r3, r3, r6
 800b386:	69e6      	ldr	r6, [r4, #28]
 800b388:	ea43 0307 	orr.w	r3, r3, r7
 800b38c:	6967      	ldr	r7, [r4, #20]
 800b38e:	ea43 0307 	orr.w	r3, r3, r7
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800b392:	69a7      	ldr	r7, [r4, #24]
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800b394:	ea43 0306 	orr.w	r3, r3, r6
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800b398:	f407 7600 	and.w	r6, r7, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800b39c:	ea43 0305 	orr.w	r3, r3, r5
 800b3a0:	ea43 0306 	orr.w	r3, r3, r6
 800b3a4:	ea43 030c 	orr.w	r3, r3, ip
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 800b3a8:	600b      	str	r3, [r1, #0]
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800b3aa:	d103      	bne.n	800b3b4 <HAL_SPI_Init+0x88>
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 800b3ac:	680b      	ldr	r3, [r1, #0]
 800b3ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b3b2:	600b      	str	r3, [r1, #0]
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800b3b4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b3b6:	0c3f      	lsrs	r7, r7, #16
 800b3b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
  hspi->State= HAL_SPI_STATE_READY;
 800b3ba:	2601      	movs	r6, #1
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800b3bc:	4302      	orrs	r2, r0
 800b3be:	f007 0704 	and.w	r7, r7, #4
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800b3c2:	f8d4 c02c 	ldr.w	ip, [r4, #44]	; 0x2c
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800b3c6:	431a      	orrs	r2, r3
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b3c8:	2300      	movs	r3, #0
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800b3ca:	433a      	orrs	r2, r7
  return HAL_OK;
 800b3cc:	4618      	mov	r0, r3
                         hspi->Init.DataSize ) | frxth;
 800b3ce:	ea4e 0502 	orr.w	r5, lr, r2
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800b3d2:	604d      	str	r5, [r1, #4]
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800b3d4:	f8c1 c010 	str.w	ip, [r1, #16]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b3d8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State= HAL_SPI_STATE_READY;
 800b3da:	f884 605d 	strb.w	r6, [r4, #93]	; 0x5d
}
 800b3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	469c      	mov	ip, r3
 800b3e4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3e6:	e7c0      	b.n	800b36a <HAL_SPI_Init+0x3e>
    hspi->Lock = HAL_UNLOCKED;
 800b3e8:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800b3ec:	f006 fb02 	bl	80119f4 <HAL_SPI_MspInit>
 800b3f0:	e7a4      	b.n	800b33c <HAL_SPI_Init+0x10>
    return HAL_ERROR;
 800b3f2:	2001      	movs	r0, #1
}
 800b3f4:	4770      	bx	lr
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	6323      	str	r3, [r4, #48]	; 0x30
 800b3fc:	e7bc      	b.n	800b378 <HAL_SPI_Init+0x4c>
 800b3fe:	bf00      	nop

0800b400 <HAL_SPI_Transmit>:
{
 800b400:	b570      	push	{r4, r5, r6, lr}
 800b402:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800b404:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 800b408:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	f000 8108 	beq.w	800b620 <HAL_SPI_Transmit+0x220>
 800b410:	4604      	mov	r4, r0
 800b412:	2301      	movs	r3, #1
  if(hspi->State != HAL_SPI_STATE_READY)
 800b414:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
  __HAL_LOCK(hspi);
 800b418:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  if(hspi->State != HAL_SPI_STATE_READY)
 800b41c:	4298      	cmp	r0, r3
 800b41e:	d159      	bne.n	800b4d4 <HAL_SPI_Transmit+0xd4>
  if((pData == NULL ) || (Size == 0))
 800b420:	2900      	cmp	r1, #0
 800b422:	d05f      	beq.n	800b4e4 <HAL_SPI_Transmit+0xe4>
 800b424:	fab2 f382 	clz	r3, r2
 800b428:	095b      	lsrs	r3, r3, #5
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d15a      	bne.n	800b4e4 <HAL_SPI_Transmit+0xe4>
  hspi->pTxBuffPtr  = pData;
 800b42e:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b430:	2003      	movs	r0, #3
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b432:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b434:	6623      	str	r3, [r4, #96]	; 0x60
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b436:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 800b43a:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b43c:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b43e:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b442:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
 800b446:	6823      	ldr	r3, [r4, #0]
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b448:	f000 8090 	beq.w	800b56c <HAL_SPI_Transmit+0x16c>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b44c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800b44e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b452:	f000 8081 	beq.w	800b558 <HAL_SPI_Transmit+0x158>
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b456:	6819      	ldr	r1, [r3, #0]
 800b458:	0648      	lsls	r0, r1, #25
 800b45a:	d574      	bpl.n	800b546 <HAL_SPI_Transmit+0x146>
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b45c:	68e3      	ldr	r3, [r4, #12]
 800b45e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b462:	d959      	bls.n	800b518 <HAL_SPI_Transmit+0x118>
  uint32_t tickstart = HAL_GetTick();
 800b464:	f7fd ff5a 	bl	800931c <HAL_GetTick>
 800b468:	4606      	mov	r6, r0
 800b46a:	1c69      	adds	r1, r5, #1
  while((hspi->Instance->SR & Flag) != State)
 800b46c:	6820      	ldr	r0, [r4, #0]
 800b46e:	f040 80aa 	bne.w	800b5c6 <HAL_SPI_Transmit+0x1c6>
 800b472:	6882      	ldr	r2, [r0, #8]
 800b474:	0792      	lsls	r2, r2, #30
 800b476:	d5fc      	bpl.n	800b472 <HAL_SPI_Transmit+0x72>
      hspi->TxXferCount--;
 800b478:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b47a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800b47c:	3b01      	subs	r3, #1
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b47e:	f832 1b02 	ldrh.w	r1, [r2], #2
      hspi->TxXferCount--;
 800b482:	b29b      	uxth	r3, r3
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b484:	60c1      	str	r1, [r0, #12]
      hspi->TxXferCount--;
 800b486:	87e3      	strh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b488:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->TxXferCount > 0)
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d1ea      	bne.n	800b464 <HAL_SPI_Transmit+0x64>
 800b48e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b494:	d104      	bne.n	800b4a0 <HAL_SPI_Transmit+0xa0>
     hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 800b496:	6822      	ldr	r2, [r4, #0]
 800b498:	6813      	ldr	r3, [r2, #0]
 800b49a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b49e:	6013      	str	r3, [r2, #0]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	f7ff fec0 	bl	800b228 <SPI_EndRxTxTransaction>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f040 80c8 	bne.w	800b63e <HAL_SPI_Transmit+0x23e>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b4ae:	68a3      	ldr	r3, [r4, #8]
 800b4b0:	b92b      	cbnz	r3, 800b4be <HAL_SPI_Transmit+0xbe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	68da      	ldr	r2, [r3, #12]
 800b4b6:	9201      	str	r2, [sp, #4]
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	9301      	str	r3, [sp, #4]
 800b4bc:	9b01      	ldr	r3, [sp, #4]
  __HAL_UNLOCK(hspi);
 800b4be:	2300      	movs	r3, #0
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4c0:	6e20      	ldr	r0, [r4, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY; 
 800b4c2:	2201      	movs	r2, #1
  __HAL_LOCK(hspi);
 800b4c4:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 800b4c6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hspi->State = HAL_SPI_STATE_READY; 
 800b4ca:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_LOCK(hspi);
 800b4ce:	bf18      	it	ne
 800b4d0:	2001      	movne	r0, #1
 800b4d2:	e005      	b.n	800b4e0 <HAL_SPI_Transmit+0xe0>
   __HAL_UNLOCK(hspi);
 800b4d4:	2200      	movs	r2, #0
   return HAL_BUSY;
 800b4d6:	2002      	movs	r0, #2
    hspi->State = HAL_SPI_STATE_READY;
 800b4d8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
   __HAL_UNLOCK(hspi);
 800b4dc:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 800b4e0:	b002      	add	sp, #8
 800b4e2:	bd70      	pop	{r4, r5, r6, pc}
   __HAL_UNLOCK(hspi);
 800b4e4:	2300      	movs	r3, #0
    return HAL_ERROR;
 800b4e6:	2001      	movs	r0, #1
   __HAL_UNLOCK(hspi);
 800b4e8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800b4ec:	b002      	add	sp, #8
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tickstart = HAL_GetTick();
 800b4f0:	f7fd ff14 	bl	800931c <HAL_GetTick>
 800b4f4:	4606      	mov	r6, r0
 800b4f6:	1c68      	adds	r0, r5, #1
  while((hspi->Instance->SR & Flag) != State)
 800b4f8:	6823      	ldr	r3, [r4, #0]
 800b4fa:	d171      	bne.n	800b5e0 <HAL_SPI_Transmit+0x1e0>
 800b4fc:	689a      	ldr	r2, [r3, #8]
 800b4fe:	0791      	lsls	r1, r2, #30
 800b500:	d5fc      	bpl.n	800b4fc <HAL_SPI_Transmit+0xfc>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*hspi->pTxBuffPtr++);
 800b502:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b504:	1c51      	adds	r1, r2, #1
 800b506:	63a1      	str	r1, [r4, #56]	; 0x38
 800b508:	7812      	ldrb	r2, [r2, #0]
 800b50a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;    
 800b50c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800b50e:	3a01      	subs	r2, #1
 800b510:	b292      	uxth	r2, r2
 800b512:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0)
 800b514:	2a00      	cmp	r2, #0
 800b516:	d0ba      	beq.n	800b48e <HAL_SPI_Transmit+0x8e>
      if(hspi->TxXferCount != 0x1)
 800b518:	2a01      	cmp	r2, #1
 800b51a:	d0e9      	beq.n	800b4f0 <HAL_SPI_Transmit+0xf0>
  uint32_t tickstart = HAL_GetTick();
 800b51c:	f7fd fefe 	bl	800931c <HAL_GetTick>
 800b520:	4606      	mov	r6, r0
 800b522:	1c69      	adds	r1, r5, #1
  while((hspi->Instance->SR & Flag) != State)
 800b524:	6820      	ldr	r0, [r4, #0]
 800b526:	d126      	bne.n	800b576 <HAL_SPI_Transmit+0x176>
 800b528:	6882      	ldr	r2, [r0, #8]
 800b52a:	0792      	lsls	r2, r2, #30
 800b52c:	d5fc      	bpl.n	800b528 <HAL_SPI_Transmit+0x128>
        hspi->TxXferCount -= 2;
 800b52e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800b530:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2;
 800b532:	3a02      	subs	r2, #2
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800b534:	f833 1b02 	ldrh.w	r1, [r3], #2
        hspi->TxXferCount -= 2;
 800b538:	b292      	uxth	r2, r2
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800b53a:	60c1      	str	r1, [r0, #12]
        hspi->TxXferCount -= 2;
 800b53c:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b53e:	63a3      	str	r3, [r4, #56]	; 0x38
    while (hspi->TxXferCount > 0)
 800b540:	2a00      	cmp	r2, #0
 800b542:	d1e9      	bne.n	800b518 <HAL_SPI_Transmit+0x118>
 800b544:	e7a3      	b.n	800b48e <HAL_SPI_Transmit+0x8e>
    __HAL_SPI_ENABLE(hspi);
 800b546:	6819      	ldr	r1, [r3, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b548:	68e0      	ldr	r0, [r4, #12]
    __HAL_SPI_ENABLE(hspi);
 800b54a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b54e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
    __HAL_SPI_ENABLE(hspi);
 800b552:	6019      	str	r1, [r3, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b554:	d886      	bhi.n	800b464 <HAL_SPI_Transmit+0x64>
 800b556:	e7df      	b.n	800b518 <HAL_SPI_Transmit+0x118>
    SPI_RESET_CRC(hspi);
 800b558:	6819      	ldr	r1, [r3, #0]
 800b55a:	f64d 70ff 	movw	r0, #57343	; 0xdfff
 800b55e:	4001      	ands	r1, r0
 800b560:	6019      	str	r1, [r3, #0]
 800b562:	6819      	ldr	r1, [r3, #0]
 800b564:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800b568:	6019      	str	r1, [r3, #0]
 800b56a:	e774      	b.n	800b456 <HAL_SPI_Transmit+0x56>
    SPI_1LINE_TX(hspi);
 800b56c:	6819      	ldr	r1, [r3, #0]
 800b56e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800b572:	6019      	str	r1, [r3, #0]
 800b574:	e76a      	b.n	800b44c <HAL_SPI_Transmit+0x4c>
  while((hspi->Instance->SR & Flag) != State)
 800b576:	6883      	ldr	r3, [r0, #8]
 800b578:	079b      	lsls	r3, r3, #30
 800b57a:	d4d8      	bmi.n	800b52e <HAL_SPI_Transmit+0x12e>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b57c:	b12d      	cbz	r5, 800b58a <HAL_SPI_Transmit+0x18a>
 800b57e:	f7fd fecd 	bl	800931c <HAL_GetTick>
 800b582:	1b80      	subs	r0, r0, r6
 800b584:	4285      	cmp	r5, r0
 800b586:	d8cc      	bhi.n	800b522 <HAL_SPI_Transmit+0x122>
 800b588:	6820      	ldr	r0, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b58a:	6843      	ldr	r3, [r0, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b58c:	6862      	ldr	r2, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b58e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b592:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b596:	6043      	str	r3, [r0, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b598:	d045      	beq.n	800b626 <HAL_SPI_Transmit+0x226>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b59a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b59c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b5a0:	d108      	bne.n	800b5b4 <HAL_SPI_Transmit+0x1b4>
          SPI_RESET_CRC(hspi);
 800b5a2:	6803      	ldr	r3, [r0, #0]
 800b5a4:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 800b5a8:	4013      	ands	r3, r2
 800b5aa:	6003      	str	r3, [r0, #0]
 800b5ac:	6803      	ldr	r3, [r0, #0]
 800b5ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b5b2:	6003      	str	r3, [r0, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800b5b4:	2201      	movs	r2, #1
       __HAL_UNLOCK(hspi);
 800b5b6:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800b5b8:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800b5ba:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
       __HAL_UNLOCK(hspi);
 800b5be:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800b5c2:	b002      	add	sp, #8
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
  while((hspi->Instance->SR & Flag) != State)
 800b5c6:	6883      	ldr	r3, [r0, #8]
 800b5c8:	079b      	lsls	r3, r3, #30
 800b5ca:	f53f af55 	bmi.w	800b478 <HAL_SPI_Transmit+0x78>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b5ce:	2d00      	cmp	r5, #0
 800b5d0:	d0db      	beq.n	800b58a <HAL_SPI_Transmit+0x18a>
 800b5d2:	f7fd fea3 	bl	800931c <HAL_GetTick>
 800b5d6:	1b80      	subs	r0, r0, r6
 800b5d8:	4285      	cmp	r5, r0
 800b5da:	f63f af46 	bhi.w	800b46a <HAL_SPI_Transmit+0x6a>
 800b5de:	e7d3      	b.n	800b588 <HAL_SPI_Transmit+0x188>
  while((hspi->Instance->SR & Flag) != State)
 800b5e0:	689a      	ldr	r2, [r3, #8]
 800b5e2:	0792      	lsls	r2, r2, #30
 800b5e4:	d48d      	bmi.n	800b502 <HAL_SPI_Transmit+0x102>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b5e6:	b12d      	cbz	r5, 800b5f4 <HAL_SPI_Transmit+0x1f4>
 800b5e8:	f7fd fe98 	bl	800931c <HAL_GetTick>
 800b5ec:	1b80      	subs	r0, r0, r6
 800b5ee:	4285      	cmp	r5, r0
 800b5f0:	d881      	bhi.n	800b4f6 <HAL_SPI_Transmit+0xf6>
 800b5f2:	6823      	ldr	r3, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b5f4:	685a      	ldr	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5f6:	6861      	ldr	r1, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b5f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5fc:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b600:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b602:	d01e      	beq.n	800b642 <HAL_SPI_Transmit+0x242>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b604:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800b606:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800b60a:	d1d3      	bne.n	800b5b4 <HAL_SPI_Transmit+0x1b4>
          SPI_RESET_CRC(hspi);
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b612:	400a      	ands	r2, r1
 800b614:	601a      	str	r2, [r3, #0]
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b61c:	601a      	str	r2, [r3, #0]
 800b61e:	e7c9      	b.n	800b5b4 <HAL_SPI_Transmit+0x1b4>
  __HAL_LOCK(hspi);
 800b620:	2002      	movs	r0, #2
}
 800b622:	b002      	add	sp, #8
 800b624:	bd70      	pop	{r4, r5, r6, pc}
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b626:	68a3      	ldr	r3, [r4, #8]
 800b628:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b62c:	d002      	beq.n	800b634 <HAL_SPI_Transmit+0x234>
 800b62e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b632:	d1b2      	bne.n	800b59a <HAL_SPI_Transmit+0x19a>
          __HAL_SPI_DISABLE(hspi);
 800b634:	6803      	ldr	r3, [r0, #0]
 800b636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b63a:	6003      	str	r3, [r0, #0]
 800b63c:	e7ad      	b.n	800b59a <HAL_SPI_Transmit+0x19a>
    return HAL_TIMEOUT;
 800b63e:	2003      	movs	r0, #3
 800b640:	e74e      	b.n	800b4e0 <HAL_SPI_Transmit+0xe0>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b642:	68a2      	ldr	r2, [r4, #8]
 800b644:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800b648:	d002      	beq.n	800b650 <HAL_SPI_Transmit+0x250>
 800b64a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800b64e:	d1d9      	bne.n	800b604 <HAL_SPI_Transmit+0x204>
          __HAL_SPI_DISABLE(hspi);
 800b650:	681a      	ldr	r2, [r3, #0]
 800b652:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b656:	601a      	str	r2, [r3, #0]
 800b658:	e7d4      	b.n	800b604 <HAL_SPI_Transmit+0x204>
 800b65a:	bf00      	nop

0800b65c <HAL_SPI_TransmitReceive>:
{
 800b65c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b660:	4604      	mov	r4, r0
 800b662:	b083      	sub	sp, #12
  __IO uint16_t tmpreg = 0;
 800b664:	2000      	movs	r0, #0
{
 800b666:	461d      	mov	r5, r3
 800b668:	4689      	mov	r9, r1
 800b66a:	4690      	mov	r8, r2
  __IO uint16_t tmpreg = 0;
 800b66c:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 800b670:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  uint32_t tickstart = HAL_GetTick();
 800b672:	f7fd fe53 	bl	800931c <HAL_GetTick>
  if(hspi->State != HAL_SPI_STATE_READY) 
 800b676:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d10c      	bne.n	800b698 <HAL_SPI_TransmitReceive+0x3c>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 800b67e:	2d00      	cmp	r5, #0
 800b680:	bf18      	it	ne
 800b682:	f1b8 0f00 	cmpne.w	r8, #0
 800b686:	d003      	beq.n	800b690 <HAL_SPI_TransmitReceive+0x34>
 800b688:	fab9 f289 	clz	r2, r9
 800b68c:	0952      	lsrs	r2, r2, #5
 800b68e:	b13a      	cbz	r2, 800b6a0 <HAL_SPI_TransmitReceive+0x44>
    return HAL_ERROR;
 800b690:	2001      	movs	r0, #1
}
 800b692:	b003      	add	sp, #12
 800b694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800b698:	2002      	movs	r0, #2
}
 800b69a:	b003      	add	sp, #12
 800b69c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi); 
 800b6a0:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
 800b6a4:	2901      	cmp	r1, #1
 800b6a6:	d0f7      	beq.n	800b698 <HAL_SPI_TransmitReceive+0x3c>
 800b6a8:	4607      	mov	r7, r0
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b6aa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800b6ac:	2105      	movs	r1, #5
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b6ae:	6622      	str	r2, [r4, #96]	; 0x60
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b6b0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
  __HAL_LOCK(hspi); 
 800b6b4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hspi->pRxBuffPtr  = pRxData;
 800b6b8:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b6bc:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b6c0:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 800b6c4:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b6c8:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b6ca:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800b6cc:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
 800b6d0:	6822      	ldr	r2, [r4, #0]
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b6d2:	d108      	bne.n	800b6e6 <HAL_SPI_TransmitReceive+0x8a>
    SPI_RESET_CRC(hspi);
 800b6d4:	6813      	ldr	r3, [r2, #0]
 800b6d6:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b6da:	400b      	ands	r3, r1
 800b6dc:	6013      	str	r3, [r2, #0]
 800b6de:	6813      	ldr	r3, [r2, #0]
 800b6e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b6e4:	6013      	str	r3, [r2, #0]
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800b6e6:	68e1      	ldr	r1, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6e8:	6853      	ldr	r3, [r2, #4]
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800b6ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b6ee:	d801      	bhi.n	800b6f4 <HAL_SPI_TransmitReceive+0x98>
 800b6f0:	2d01      	cmp	r5, #1
 800b6f2:	d946      	bls.n	800b782 <HAL_SPI_TransmitReceive+0x126>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b6f8:	6053      	str	r3, [r2, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800b6fa:	6813      	ldr	r3, [r2, #0]
 800b6fc:	0658      	lsls	r0, r3, #25
 800b6fe:	d403      	bmi.n	800b708 <HAL_SPI_TransmitReceive+0xac>
    __HAL_SPI_ENABLE(hspi);
 800b700:	6813      	ldr	r3, [r2, #0]
 800b702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b706:	6013      	str	r3, [r2, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b708:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b70c:	d93f      	bls.n	800b78e <HAL_SPI_TransmitReceive+0x132>
 800b70e:	4629      	mov	r1, r5
 800b710:	1c73      	adds	r3, r6, #1
 800b712:	f040 80b6 	bne.w	800b882 <HAL_SPI_TransmitReceive+0x226>
 800b716:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800b718:	2d00      	cmp	r5, #0
 800b71a:	f000 808c 	beq.w	800b836 <HAL_SPI_TransmitReceive+0x1da>
 800b71e:	6822      	ldr	r2, [r4, #0]
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800b720:	6893      	ldr	r3, [r2, #8]
        hspi->TxXferCount--;
 800b722:	3d01      	subs	r5, #1
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800b724:	f013 0f02 	tst.w	r3, #2
        hspi->TxXferCount--;
 800b728:	b2ad      	uxth	r5, r5
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800b72a:	d009      	beq.n	800b740 <HAL_SPI_TransmitReceive+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b72c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b72e:	f833 7b02 	ldrh.w	r7, [r3], #2
 800b732:	60d7      	str	r7, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b734:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800b736:	87e5      	strh	r5, [r4, #62]	; 0x3e
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800b738:	b915      	cbnz	r5, 800b740 <HAL_SPI_TransmitReceive+0xe4>
 800b73a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800b73e:	d075      	beq.n	800b82c <HAL_SPI_TransmitReceive+0x1d0>
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b740:	2900      	cmp	r1, #0
 800b742:	d17b      	bne.n	800b83c <HAL_SPI_TransmitReceive+0x1e0>
 800b744:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800b746:	2d00      	cmp	r5, #0
 800b748:	d1ea      	bne.n	800b720 <HAL_SPI_TransmitReceive+0xc4>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b74a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800b74e:	f000 80da 	beq.w	800b906 <HAL_SPI_TransmitReceive+0x2aa>
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800b752:	4631      	mov	r1, r6
 800b754:	4620      	mov	r0, r4
 800b756:	f7ff fd67 	bl	800b228 <SPI_EndRxTxTransaction>
 800b75a:	4601      	mov	r1, r0
 800b75c:	2800      	cmp	r0, #0
 800b75e:	f040 80d0 	bne.w	800b902 <HAL_SPI_TransmitReceive+0x2a6>
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800b762:	6825      	ldr	r5, [r4, #0]
  hspi->State = HAL_SPI_STATE_READY;
 800b764:	2301      	movs	r3, #1
 800b766:	6e20      	ldr	r0, [r4, #96]	; 0x60
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800b768:	68aa      	ldr	r2, [r5, #8]
  hspi->State = HAL_SPI_STATE_READY;
 800b76a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800b76e:	f012 0210 	ands.w	r2, r2, #16
 800b772:	f040 80b1 	bne.w	800b8d8 <HAL_SPI_TransmitReceive+0x27c>
    return HAL_BUSY;
 800b776:	3000      	adds	r0, #0
  __HAL_UNLOCK(hspi);
 800b778:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    return HAL_BUSY;
 800b77c:	bf18      	it	ne
 800b77e:	2001      	movne	r0, #1
 800b780:	e787      	b.n	800b692 <HAL_SPI_TransmitReceive+0x36>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b782:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b786:	6053      	str	r3, [r2, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800b788:	6813      	ldr	r3, [r2, #0]
 800b78a:	065b      	lsls	r3, r3, #25
 800b78c:	d5b8      	bpl.n	800b700 <HAL_SPI_TransmitReceive+0xa4>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800b78e:	bb0d      	cbnz	r5, 800b7d4 <HAL_SPI_TransmitReceive+0x178>
 800b790:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800b794:	2b00      	cmp	r3, #0
 800b796:	f000 8085 	beq.w	800b8a4 <HAL_SPI_TransmitReceive+0x248>
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b79a:	6821      	ldr	r1, [r4, #0]
 800b79c:	688a      	ldr	r2, [r1, #8]
 800b79e:	07d5      	lsls	r5, r2, #31
 800b7a0:	d513      	bpl.n	800b7ca <HAL_SPI_TransmitReceive+0x16e>
        if(hspi->RxXferCount > 1)
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b7a6:	d962      	bls.n	800b86e <HAL_SPI_TransmitReceive+0x212>
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	68ca      	ldr	r2, [r1, #12]
 800b7ac:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->RxXferCount -= 2;
 800b7b0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b7b4:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 800b7b6:	1e93      	subs	r3, r2, #2
 800b7b8:	b29b      	uxth	r3, r3
          if(hspi->RxXferCount <= 1)
 800b7ba:	2b01      	cmp	r3, #1
          hspi->RxXferCount -= 2;
 800b7bc:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 800b7c0:	d803      	bhi.n	800b7ca <HAL_SPI_TransmitReceive+0x16e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b7c2:	684b      	ldr	r3, [r1, #4]
 800b7c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b7c8:	604b      	str	r3, [r1, #4]
      if(Timeout != HAL_MAX_DELAY)
 800b7ca:	1c70      	adds	r0, r6, #1
 800b7cc:	d120      	bne.n	800b810 <HAL_SPI_TransmitReceive+0x1b4>
 800b7ce:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800b7d0:	2d00      	cmp	r5, #0
 800b7d2:	d0dd      	beq.n	800b790 <HAL_SPI_TransmitReceive+0x134>
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800b7d4:	6823      	ldr	r3, [r4, #0]
 800b7d6:	689a      	ldr	r2, [r3, #8]
 800b7d8:	0792      	lsls	r2, r2, #30
 800b7da:	d513      	bpl.n	800b804 <HAL_SPI_TransmitReceive+0x1a8>
        if(hspi->TxXferCount > 1)
 800b7dc:	2d01      	cmp	r5, #1
 800b7de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b7e0:	d93c      	bls.n	800b85c <HAL_SPI_TransmitReceive+0x200>
          hspi->TxXferCount -= 2;
 800b7e2:	3d02      	subs	r5, #2
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800b7e4:	f832 1b02 	ldrh.w	r1, [r2], #2
          hspi->TxXferCount -= 2;
 800b7e8:	b2ad      	uxth	r5, r5
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800b7ea:	60d9      	str	r1, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b7ec:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2;
 800b7ee:	87e5      	strh	r5, [r4, #62]	; 0x3e
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800b7f0:	b945      	cbnz	r5, 800b804 <HAL_SPI_TransmitReceive+0x1a8>
 800b7f2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800b7f4:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800b7f8:	d104      	bne.n	800b804 <HAL_SPI_TransmitReceive+0x1a8>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800b7fa:	6822      	ldr	r2, [r4, #0]
 800b7fc:	6813      	ldr	r3, [r2, #0]
 800b7fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b802:	6013      	str	r3, [r2, #0]
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b804:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d1c6      	bne.n	800b79a <HAL_SPI_TransmitReceive+0x13e>
      if(Timeout != HAL_MAX_DELAY)
 800b80c:	1c70      	adds	r0, r6, #1
 800b80e:	d0de      	beq.n	800b7ce <HAL_SPI_TransmitReceive+0x172>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800b810:	b126      	cbz	r6, 800b81c <HAL_SPI_TransmitReceive+0x1c0>
 800b812:	f7fd fd83 	bl	800931c <HAL_GetTick>
 800b816:	1bc0      	subs	r0, r0, r7
 800b818:	42b0      	cmp	r0, r6
 800b81a:	d9d8      	bls.n	800b7ce <HAL_SPI_TransmitReceive+0x172>
          hspi->State = HAL_SPI_STATE_READY;
 800b81c:	2201      	movs	r2, #1
          __HAL_UNLOCK(hspi);
 800b81e:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800b820:	2003      	movs	r0, #3
          hspi->State = HAL_SPI_STATE_READY;
 800b822:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 800b826:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
          return HAL_TIMEOUT;
 800b82a:	e732      	b.n	800b692 <HAL_SPI_TransmitReceive+0x36>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800b82c:	6813      	ldr	r3, [r2, #0]
 800b82e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	e784      	b.n	800b740 <HAL_SPI_TransmitReceive+0xe4>
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800b836:	2900      	cmp	r1, #0
 800b838:	d087      	beq.n	800b74a <HAL_SPI_TransmitReceive+0xee>
 800b83a:	6822      	ldr	r2, [r4, #0]
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b83c:	6893      	ldr	r3, [r2, #8]
 800b83e:	07dd      	lsls	r5, r3, #31
 800b840:	d50a      	bpl.n	800b858 <HAL_SPI_TransmitReceive+0x1fc>
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b842:	68d2      	ldr	r2, [r2, #12]
 800b844:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b846:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 800b84a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b84e:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800b850:	3901      	subs	r1, #1
 800b852:	b289      	uxth	r1, r1
 800b854:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
 800b858:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
 800b85a:	e75d      	b.n	800b718 <HAL_SPI_TransmitReceive+0xbc>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800b85c:	1c51      	adds	r1, r2, #1
 800b85e:	63a1      	str	r1, [r4, #56]	; 0x38
 800b860:	7812      	ldrb	r2, [r2, #0]
 800b862:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800b864:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
 800b866:	3d01      	subs	r5, #1
 800b868:	b2ad      	uxth	r5, r5
 800b86a:	87e5      	strh	r5, [r4, #62]	; 0x3e
 800b86c:	e7c0      	b.n	800b7f0 <HAL_SPI_TransmitReceive+0x194>
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 800b86e:	1c53      	adds	r3, r2, #1
 800b870:	6423      	str	r3, [r4, #64]	; 0x40
 800b872:	7b0b      	ldrb	r3, [r1, #12]
 800b874:	7013      	strb	r3, [r2, #0]
          hspi->RxXferCount--;
 800b876:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800b87a:	3b01      	subs	r3, #1
 800b87c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800b880:	e7a3      	b.n	800b7ca <HAL_SPI_TransmitReceive+0x16e>
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800b882:	b98d      	cbnz	r5, 800b8a8 <HAL_SPI_TransmitReceive+0x24c>
 800b884:	b171      	cbz	r1, 800b8a4 <HAL_SPI_TransmitReceive+0x248>
 800b886:	6823      	ldr	r3, [r4, #0]
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b888:	689a      	ldr	r2, [r3, #8]
 800b88a:	07d2      	lsls	r2, r2, #31
 800b88c:	d42e      	bmi.n	800b8ec <HAL_SPI_TransmitReceive+0x290>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 800b88e:	2e00      	cmp	r6, #0
 800b890:	d0c4      	beq.n	800b81c <HAL_SPI_TransmitReceive+0x1c0>
 800b892:	f7fd fd43 	bl	800931c <HAL_GetTick>
 800b896:	1bc0      	subs	r0, r0, r7
 800b898:	42b0      	cmp	r0, r6
 800b89a:	d8bf      	bhi.n	800b81c <HAL_SPI_TransmitReceive+0x1c0>
 800b89c:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
 800b89e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800b8a2:	e735      	b.n	800b710 <HAL_SPI_TransmitReceive+0xb4>
 800b8a4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800b8a6:	e750      	b.n	800b74a <HAL_SPI_TransmitReceive+0xee>
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800b8a8:	6823      	ldr	r3, [r4, #0]
 800b8aa:	689a      	ldr	r2, [r3, #8]
 800b8ac:	0790      	lsls	r0, r2, #30
 800b8ae:	d510      	bpl.n	800b8d2 <HAL_SPI_TransmitReceive+0x276>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b8b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800b8b2:	3d01      	subs	r5, #1
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b8b4:	f832 0b02 	ldrh.w	r0, [r2], #2
        hspi->TxXferCount--;
 800b8b8:	b2ad      	uxth	r5, r5
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b8ba:	60d8      	str	r0, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b8bc:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800b8be:	87e5      	strh	r5, [r4, #62]	; 0x3e
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800b8c0:	b93d      	cbnz	r5, 800b8d2 <HAL_SPI_TransmitReceive+0x276>
 800b8c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800b8c4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800b8c8:	d103      	bne.n	800b8d2 <HAL_SPI_TransmitReceive+0x276>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b8d0:	601a      	str	r2, [r3, #0]
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800b8d2:	2900      	cmp	r1, #0
 800b8d4:	d0db      	beq.n	800b88e <HAL_SPI_TransmitReceive+0x232>
 800b8d6:	e7d7      	b.n	800b888 <HAL_SPI_TransmitReceive+0x22c>
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b8d8:	f040 0202 	orr.w	r2, r0, #2
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800b8dc:	f64f 76ef 	movw	r6, #65519	; 0xffef
    return HAL_ERROR;
 800b8e0:	4618      	mov	r0, r3
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b8e2:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800b8e4:	60ae      	str	r6, [r5, #8]
    __HAL_UNLOCK(hspi);
 800b8e6:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
    return HAL_ERROR;
 800b8ea:	e6d2      	b.n	800b692 <HAL_SPI_TransmitReceive+0x36>
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b8ec:	68db      	ldr	r3, [r3, #12]
 800b8ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b8f0:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800b8f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b8f8:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800b8fa:	3b01      	subs	r3, #1
 800b8fc:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800b900:	e7c5      	b.n	800b88e <HAL_SPI_TransmitReceive+0x232>
    return HAL_TIMEOUT;
 800b902:	2003      	movs	r0, #3
 800b904:	e6c5      	b.n	800b692 <HAL_SPI_TransmitReceive+0x36>
  uint32_t tickstart = HAL_GetTick();
 800b906:	f7fd fd09 	bl	800931c <HAL_GetTick>
 800b90a:	4605      	mov	r5, r0
 800b90c:	1c71      	adds	r1, r6, #1
  while((hspi->Instance->SR & Flag) != State)
 800b90e:	6822      	ldr	r2, [r4, #0]
 800b910:	d11e      	bne.n	800b950 <HAL_SPI_TransmitReceive+0x2f4>
 800b912:	6893      	ldr	r3, [r2, #8]
 800b914:	07db      	lsls	r3, r3, #31
 800b916:	d5fc      	bpl.n	800b912 <HAL_SPI_TransmitReceive+0x2b6>
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b918:	68e3      	ldr	r3, [r4, #12]
 800b91a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b91e:	d041      	beq.n	800b9a4 <HAL_SPI_TransmitReceive+0x348>
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800b920:	7b13      	ldrb	r3, [r2, #12]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800b922:	6b22      	ldr	r2, [r4, #48]	; 0x30
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800b924:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800b928:	2a02      	cmp	r2, #2
      UNUSED(tmpreg); /* To avoid GCC warning */
 800b92a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800b92e:	f47f af10 	bne.w	800b752 <HAL_SPI_TransmitReceive+0xf6>
  uint32_t tickstart = HAL_GetTick();
 800b932:	f7fd fcf3 	bl	800931c <HAL_GetTick>
 800b936:	4605      	mov	r5, r0
 800b938:	1c70      	adds	r0, r6, #1
  while((hspi->Instance->SR & Flag) != State)
 800b93a:	6822      	ldr	r2, [r4, #0]
 800b93c:	d139      	bne.n	800b9b2 <HAL_SPI_TransmitReceive+0x356>
 800b93e:	6893      	ldr	r3, [r2, #8]
 800b940:	07d9      	lsls	r1, r3, #31
 800b942:	d5fc      	bpl.n	800b93e <HAL_SPI_TransmitReceive+0x2e2>
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800b944:	7b13      	ldrb	r3, [r2, #12]
 800b946:	f8ad 3006 	strh.w	r3, [sp, #6]
        UNUSED(tmpreg); /* To avoid GCC warning */
 800b94a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b94e:	e700      	b.n	800b752 <HAL_SPI_TransmitReceive+0xf6>
  while((hspi->Instance->SR & Flag) != State)
 800b950:	6893      	ldr	r3, [r2, #8]
 800b952:	07df      	lsls	r7, r3, #31
 800b954:	d4e0      	bmi.n	800b918 <HAL_SPI_TransmitReceive+0x2bc>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b956:	b12e      	cbz	r6, 800b964 <HAL_SPI_TransmitReceive+0x308>
 800b958:	f7fd fce0 	bl	800931c <HAL_GetTick>
 800b95c:	1b40      	subs	r0, r0, r5
 800b95e:	4286      	cmp	r6, r0
 800b960:	d8d4      	bhi.n	800b90c <HAL_SPI_TransmitReceive+0x2b0>
 800b962:	6822      	ldr	r2, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b964:	6853      	ldr	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b966:	6861      	ldr	r1, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b968:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b96c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b970:	6053      	str	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b972:	d048      	beq.n	800ba06 <HAL_SPI_TransmitReceive+0x3aa>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b974:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b976:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b97a:	d108      	bne.n	800b98e <HAL_SPI_TransmitReceive+0x332>
          SPI_RESET_CRC(hspi);
 800b97c:	6813      	ldr	r3, [r2, #0]
 800b97e:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b982:	400b      	ands	r3, r1
 800b984:	6013      	str	r3, [r2, #0]
 800b986:	6813      	ldr	r3, [r2, #0]
 800b988:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b98c:	6013      	str	r3, [r2, #0]
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b98e:	6e23      	ldr	r3, [r4, #96]	; 0x60
        hspi->State= HAL_SPI_STATE_READY;
 800b990:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 800b992:	2100      	movs	r1, #0
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b994:	f043 0302 	orr.w	r3, r3, #2
        hspi->State= HAL_SPI_STATE_READY;
 800b998:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800b99c:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b9a0:	6623      	str	r3, [r4, #96]	; 0x60
 800b9a2:	e7b9      	b.n	800b918 <HAL_SPI_TransmitReceive+0x2bc>
      tmpreg = hspi->Instance->DR;
 800b9a4:	68d3      	ldr	r3, [r2, #12]
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	f8ad 3006 	strh.w	r3, [sp, #6]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800b9ac:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b9b0:	e6cf      	b.n	800b752 <HAL_SPI_TransmitReceive+0xf6>
  while((hspi->Instance->SR & Flag) != State)
 800b9b2:	6893      	ldr	r3, [r2, #8]
 800b9b4:	07db      	lsls	r3, r3, #31
 800b9b6:	d4c5      	bmi.n	800b944 <HAL_SPI_TransmitReceive+0x2e8>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800b9b8:	b12e      	cbz	r6, 800b9c6 <HAL_SPI_TransmitReceive+0x36a>
 800b9ba:	f7fd fcaf 	bl	800931c <HAL_GetTick>
 800b9be:	1b40      	subs	r0, r0, r5
 800b9c0:	4286      	cmp	r6, r0
 800b9c2:	d8b9      	bhi.n	800b938 <HAL_SPI_TransmitReceive+0x2dc>
 800b9c4:	6822      	ldr	r2, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b9c6:	6853      	ldr	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b9c8:	6861      	ldr	r1, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b9ca:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b9ce:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b9d2:	6053      	str	r3, [r2, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b9d4:	d023      	beq.n	800ba1e <HAL_SPI_TransmitReceive+0x3c2>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b9d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b9d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9dc:	d108      	bne.n	800b9f0 <HAL_SPI_TransmitReceive+0x394>
          SPI_RESET_CRC(hspi);
 800b9de:	6813      	ldr	r3, [r2, #0]
 800b9e0:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b9e4:	400b      	ands	r3, r1
 800b9e6:	6013      	str	r3, [r2, #0]
 800b9e8:	6813      	ldr	r3, [r2, #0]
 800b9ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b9ee:	6013      	str	r3, [r2, #0]
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b9f0:	6e23      	ldr	r3, [r4, #96]	; 0x60
        hspi->State= HAL_SPI_STATE_READY;
 800b9f2:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 800b9f4:	2100      	movs	r1, #0
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800b9f6:	f043 0302 	orr.w	r3, r3, #2
        hspi->State= HAL_SPI_STATE_READY;
 800b9fa:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800b9fe:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800ba02:	6623      	str	r3, [r4, #96]	; 0x60
 800ba04:	e79e      	b.n	800b944 <HAL_SPI_TransmitReceive+0x2e8>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba06:	68a3      	ldr	r3, [r4, #8]
 800ba08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba0c:	d002      	beq.n	800ba14 <HAL_SPI_TransmitReceive+0x3b8>
 800ba0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba12:	d1af      	bne.n	800b974 <HAL_SPI_TransmitReceive+0x318>
          __HAL_SPI_DISABLE(hspi);
 800ba14:	6813      	ldr	r3, [r2, #0]
 800ba16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba1a:	6013      	str	r3, [r2, #0]
 800ba1c:	e7aa      	b.n	800b974 <HAL_SPI_TransmitReceive+0x318>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba1e:	68a3      	ldr	r3, [r4, #8]
 800ba20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba24:	d002      	beq.n	800ba2c <HAL_SPI_TransmitReceive+0x3d0>
 800ba26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba2a:	d1d4      	bne.n	800b9d6 <HAL_SPI_TransmitReceive+0x37a>
          __HAL_SPI_DISABLE(hspi);
 800ba2c:	6813      	ldr	r3, [r2, #0]
 800ba2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	e7cf      	b.n	800b9d6 <HAL_SPI_TransmitReceive+0x37a>
 800ba36:	bf00      	nop

0800ba38 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba3c:	4699      	mov	r9, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800ba3e:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
{
 800ba42:	b083      	sub	sp, #12
  if(huart->RxState == HAL_UART_STATE_READY)
 800ba44:	2b20      	cmp	r3, #32
 800ba46:	d150      	bne.n	800baea <HAL_UART_Receive+0xb2>
 800ba48:	4688      	mov	r8, r1
  {
    if((pData == NULL ) || (Size == 0U))
 800ba4a:	2900      	cmp	r1, #0
 800ba4c:	d051      	beq.n	800baf2 <HAL_UART_Receive+0xba>
 800ba4e:	fab2 f382 	clz	r3, r2
 800ba52:	9201      	str	r2, [sp, #4]
 800ba54:	095b      	lsrs	r3, r3, #5
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d14b      	bne.n	800baf2 <HAL_UART_Receive+0xba>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ba5a:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 800ba5e:	4605      	mov	r5, r0
 800ba60:	2901      	cmp	r1, #1
 800ba62:	d042      	beq.n	800baea <HAL_UART_Receive+0xb2>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba64:	66c3      	str	r3, [r0, #108]	; 0x6c
    __HAL_LOCK(huart);
 800ba66:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ba68:	2322      	movs	r3, #34	; 0x22
    __HAL_LOCK(huart);
 800ba6a:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ba6e:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800ba72:	f7fd fc53 	bl	800931c <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800ba76:	68ab      	ldr	r3, [r5, #8]
    huart->RxXferSize = Size;
 800ba78:	9a01      	ldr	r2, [sp, #4]
    tickstart = HAL_GetTick();
 800ba7a:	4607      	mov	r7, r0
    UART_MASK_COMPUTATION(huart);
 800ba7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 800ba80:	f8a5 2058 	strh.w	r2, [r5, #88]	; 0x58
    huart->RxXferCount = Size;
 800ba84:	f8a5 205a 	strh.w	r2, [r5, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800ba88:	d05f      	beq.n	800bb4a <HAL_UART_Receive+0x112>
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d165      	bne.n	800bb5a <HAL_UART_Receive+0x122>
 800ba8e:	692b      	ldr	r3, [r5, #16]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d168      	bne.n	800bb66 <HAL_UART_Receive+0x12e>
 800ba94:	26ff      	movs	r6, #255	; 0xff
 800ba96:	f8a5 605c 	strh.w	r6, [r5, #92]	; 0x5c
    uhMask = huart->Mask;

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 800ba9a:	f8b5 005a 	ldrh.w	r0, [r5, #90]	; 0x5a
 800ba9e:	b280      	uxth	r0, r0
 800baa0:	b1d8      	cbz	r0, 800bada <HAL_UART_Receive+0xa2>
    {
      huart->RxXferCount--;
 800baa2:	f8b5 205a 	ldrh.w	r2, [r5, #90]	; 0x5a
 800baa6:	3a01      	subs	r2, #1
 800baa8:	b292      	uxth	r2, r2
 800baaa:	f8a5 205a 	strh.w	r2, [r5, #90]	; 0x5a
 800baae:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bab2:	682c      	ldr	r4, [r5, #0]
 800bab4:	d121      	bne.n	800bafa <HAL_UART_Receive+0xc2>
 800bab6:	69e2      	ldr	r2, [r4, #28]
 800bab8:	0692      	lsls	r2, r2, #26
 800baba:	d5fc      	bpl.n	800bab6 <HAL_UART_Receive+0x7e>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800babc:	68ab      	ldr	r3, [r5, #8]
 800babe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bac2:	d03a      	beq.n	800bb3a <HAL_UART_Receive+0x102>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800bac4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bac6:	f108 0801 	add.w	r8, r8, #1
 800baca:	4033      	ands	r3, r6
 800bacc:	f808 3c01 	strb.w	r3, [r8, #-1]
    while(huart->RxXferCount > 0U)
 800bad0:	f8b5 005a 	ldrh.w	r0, [r5, #90]	; 0x5a
 800bad4:	b280      	uxth	r0, r0
 800bad6:	2800      	cmp	r0, #0
 800bad8:	d1e3      	bne.n	800baa2 <HAL_UART_Receive+0x6a>
    huart->RxState = HAL_UART_STATE_READY;
 800bada:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800badc:	f885 0068 	strb.w	r0, [r5, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 800bae0:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
}
 800bae4:	b003      	add	sp, #12
 800bae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800baea:	2002      	movs	r0, #2
}
 800baec:	b003      	add	sp, #12
 800baee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800baf2:	2001      	movs	r0, #1
}
 800baf4:	b003      	add	sp, #12
 800baf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bafa:	69e3      	ldr	r3, [r4, #28]
 800bafc:	069b      	lsls	r3, r3, #26
 800bafe:	d4dd      	bmi.n	800babc <HAL_UART_Receive+0x84>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800bb00:	f1b9 0f00 	cmp.w	r9, #0
 800bb04:	d005      	beq.n	800bb12 <HAL_UART_Receive+0xda>
 800bb06:	f7fd fc09 	bl	800931c <HAL_GetTick>
 800bb0a:	1bc0      	subs	r0, r0, r7
 800bb0c:	4581      	cmp	r9, r0
 800bb0e:	d8ce      	bhi.n	800baae <HAL_UART_Receive+0x76>
 800bb10:	682c      	ldr	r4, [r5, #0]
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bb12:	6823      	ldr	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState = HAL_UART_STATE_READY;
 800bb14:	2220      	movs	r2, #32
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bb16:	2100      	movs	r1, #0
        return HAL_TIMEOUT;
 800bb18:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bb1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bb1e:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb20:	68a3      	ldr	r3, [r4, #8]
 800bb22:	f023 0301 	bic.w	r3, r3, #1
 800bb26:	60a3      	str	r3, [r4, #8]
        huart->gState = HAL_UART_STATE_READY;
 800bb28:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800bb2c:	f885 1068 	strb.w	r1, [r5, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800bb30:	f885 206a 	strb.w	r2, [r5, #106]	; 0x6a
}
 800bb34:	b003      	add	sp, #12
 800bb36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb3a:	692b      	ldr	r3, [r5, #16]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d1c1      	bne.n	800bac4 <HAL_UART_Receive+0x8c>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800bb40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb42:	4033      	ands	r3, r6
 800bb44:	f828 3b02 	strh.w	r3, [r8], #2
        pData +=2U;
 800bb48:	e7a7      	b.n	800ba9a <HAL_UART_Receive+0x62>
    UART_MASK_COMPUTATION(huart);
 800bb4a:	692b      	ldr	r3, [r5, #16]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1a1      	bne.n	800ba94 <HAL_UART_Receive+0x5c>
 800bb50:	f240 16ff 	movw	r6, #511	; 0x1ff
 800bb54:	f8a5 605c 	strh.w	r6, [r5, #92]	; 0x5c
 800bb58:	e79f      	b.n	800ba9a <HAL_UART_Receive+0x62>
 800bb5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb5e:	d006      	beq.n	800bb6e <HAL_UART_Receive+0x136>
 800bb60:	f8b5 605c 	ldrh.w	r6, [r5, #92]	; 0x5c
 800bb64:	e799      	b.n	800ba9a <HAL_UART_Receive+0x62>
 800bb66:	267f      	movs	r6, #127	; 0x7f
 800bb68:	f8a5 605c 	strh.w	r6, [r5, #92]	; 0x5c
 800bb6c:	e795      	b.n	800ba9a <HAL_UART_Receive+0x62>
 800bb6e:	692b      	ldr	r3, [r5, #16]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d0f8      	beq.n	800bb66 <HAL_UART_Receive+0x12e>
 800bb74:	263f      	movs	r6, #63	; 0x3f
 800bb76:	f8a5 605c 	strh.w	r6, [r5, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 800bb7a:	e78e      	b.n	800ba9a <HAL_UART_Receive+0x62>

0800bb7c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bb7e:	07da      	lsls	r2, r3, #31
{
 800bb80:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb82:	d506      	bpl.n	800bb92 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb84:	6801      	ldr	r1, [r0, #0]
 800bb86:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800bb88:	684a      	ldr	r2, [r1, #4]
 800bb8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800bb8e:	4322      	orrs	r2, r4
 800bb90:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb92:	079c      	lsls	r4, r3, #30
 800bb94:	d506      	bpl.n	800bba4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb96:	6801      	ldr	r1, [r0, #0]
 800bb98:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800bb9a:	684a      	ldr	r2, [r1, #4]
 800bb9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800bba0:	4322      	orrs	r2, r4
 800bba2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bba4:	0759      	lsls	r1, r3, #29
 800bba6:	d506      	bpl.n	800bbb6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bba8:	6801      	ldr	r1, [r0, #0]
 800bbaa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800bbac:	684a      	ldr	r2, [r1, #4]
 800bbae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bbb2:	4322      	orrs	r2, r4
 800bbb4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bbb6:	071a      	lsls	r2, r3, #28
 800bbb8:	d506      	bpl.n	800bbc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bbba:	6801      	ldr	r1, [r0, #0]
 800bbbc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800bbbe:	684a      	ldr	r2, [r1, #4]
 800bbc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bbc4:	4322      	orrs	r2, r4
 800bbc6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbc8:	06dc      	lsls	r4, r3, #27
 800bbca:	d506      	bpl.n	800bbda <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbcc:	6801      	ldr	r1, [r0, #0]
 800bbce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800bbd0:	688a      	ldr	r2, [r1, #8]
 800bbd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bbd6:	4322      	orrs	r2, r4
 800bbd8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbda:	0699      	lsls	r1, r3, #26
 800bbdc:	d506      	bpl.n	800bbec <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bbde:	6801      	ldr	r1, [r0, #0]
 800bbe0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800bbe2:	688a      	ldr	r2, [r1, #8]
 800bbe4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bbe8:	4322      	orrs	r2, r4
 800bbea:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bbec:	065a      	lsls	r2, r3, #25
 800bbee:	d50a      	bpl.n	800bc06 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bbf0:	6801      	ldr	r1, [r0, #0]
 800bbf2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800bbf4:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bbf6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bbfa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800bbfe:	ea42 0204 	orr.w	r2, r2, r4
 800bc02:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc04:	d00b      	beq.n	800bc1e <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc06:	061b      	lsls	r3, r3, #24
 800bc08:	d506      	bpl.n	800bc18 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc0a:	6802      	ldr	r2, [r0, #0]
 800bc0c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800bc0e:	6853      	ldr	r3, [r2, #4]
 800bc10:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800bc14:	430b      	orrs	r3, r1
 800bc16:	6053      	str	r3, [r2, #4]
  }
}
 800bc18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc1c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc1e:	684a      	ldr	r2, [r1, #4]
 800bc20:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800bc22:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800bc26:	4322      	orrs	r2, r4
 800bc28:	604a      	str	r2, [r1, #4]
 800bc2a:	e7ec      	b.n	800bc06 <UART_AdvFeatureConfig+0x8a>

0800bc2c <HAL_UART_Init>:
  if(huart == NULL)
 800bc2c:	2800      	cmp	r0, #0
 800bc2e:	f000 8129 	beq.w	800be84 <HAL_UART_Init+0x258>
{
 800bc32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 800bc34:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800bc38:	4604      	mov	r4, r0
 800bc3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d047      	beq.n	800bcd2 <HAL_UART_Init+0xa6>
  __HAL_UART_DISABLE(huart);
 800bc42:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800bc44:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc46:	6920      	ldr	r0, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800bc48:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc4c:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800bc4e:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc50:	4302      	orrs	r2, r0
 800bc52:	6960      	ldr	r0, [r4, #20]
  __HAL_UART_DISABLE(huart);
 800bc54:	f021 0101 	bic.w	r1, r1, #1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bc58:	4dbb      	ldr	r5, [pc, #748]	; (800bf48 <HAL_UART_Init+0x31c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc5a:	4302      	orrs	r2, r0
 800bc5c:	69e0      	ldr	r0, [r4, #28]
  __HAL_UART_DISABLE(huart);
 800bc5e:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bc60:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc62:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc64:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bc66:	400d      	ands	r5, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800bc68:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bc6a:	432a      	orrs	r2, r5
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800bc6c:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bc6e:	601a      	str	r2, [r3, #0]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800bc70:	ea41 0205 	orr.w	r2, r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc74:	6859      	ldr	r1, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc76:	4db5      	ldr	r5, [pc, #724]	; (800bf4c <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc78:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc7c:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc7e:	ea41 0106 	orr.w	r1, r1, r6
 800bc82:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800bc84:	6899      	ldr	r1, [r3, #8]
 800bc86:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800bc8a:	ea42 0201 	orr.w	r2, r2, r1
 800bc8e:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc90:	d024      	beq.n	800bcdc <HAL_UART_Init+0xb0>
 800bc92:	4aaf      	ldr	r2, [pc, #700]	; (800bf50 <HAL_UART_Init+0x324>)
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d043      	beq.n	800bd20 <HAL_UART_Init+0xf4>
 800bc98:	4aae      	ldr	r2, [pc, #696]	; (800bf54 <HAL_UART_Init+0x328>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	f000 80a2 	beq.w	800bde4 <HAL_UART_Init+0x1b8>
 800bca0:	4aad      	ldr	r2, [pc, #692]	; (800bf58 <HAL_UART_Init+0x32c>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d045      	beq.n	800bd32 <HAL_UART_Init+0x106>
 800bca6:	4aad      	ldr	r2, [pc, #692]	; (800bf5c <HAL_UART_Init+0x330>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	f000 80b2 	beq.w	800be12 <HAL_UART_Init+0x1e6>
 800bcae:	4aac      	ldr	r2, [pc, #688]	; (800bf60 <HAL_UART_Init+0x334>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	f000 8134 	beq.w	800bf1e <HAL_UART_Init+0x2f2>
 800bcb6:	4aab      	ldr	r2, [pc, #684]	; (800bf64 <HAL_UART_Init+0x338>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	f000 8163 	beq.w	800bf84 <HAL_UART_Init+0x358>
 800bcbe:	4aaa      	ldr	r2, [pc, #680]	; (800bf68 <HAL_UART_Init+0x33c>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	f000 8119 	beq.w	800bef8 <HAL_UART_Init+0x2cc>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcc6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bcca:	f000 8170 	beq.w	800bfae <HAL_UART_Init+0x382>
    return HAL_ERROR;
 800bcce:	2001      	movs	r0, #1
}
 800bcd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 800bcd2:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800bcd6:	f005 fedb 	bl	8011a90 <HAL_UART_MspInit>
 800bcda:	e7b2      	b.n	800bc42 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bcdc:	4aa3      	ldr	r2, [pc, #652]	; (800bf6c <HAL_UART_Init+0x340>)
 800bcde:	49a4      	ldr	r1, [pc, #656]	; (800bf70 <HAL_UART_Init+0x344>)
 800bce0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bce4:	f002 0203 	and.w	r2, r2, #3
 800bce8:	5c8a      	ldrb	r2, [r1, r2]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcea:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bcee:	d02f      	beq.n	800bd50 <HAL_UART_Init+0x124>
    switch (clocksource)
 800bcf0:	2a08      	cmp	r2, #8
 800bcf2:	d8ec      	bhi.n	800bcce <HAL_UART_Init+0xa2>
 800bcf4:	a101      	add	r1, pc, #4	; (adr r1, 800bcfc <HAL_UART_Init+0xd0>)
 800bcf6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bcfa:	bf00      	nop
 800bcfc:	0800bddf 	.word	0x0800bddf
 800bd00:	0800bd79 	.word	0x0800bd79
 800bd04:	0800be01 	.word	0x0800be01
 800bd08:	0800bccf 	.word	0x0800bccf
 800bd0c:	0800be2b 	.word	0x0800be2b
 800bd10:	0800bccf 	.word	0x0800bccf
 800bd14:	0800bccf 	.word	0x0800bccf
 800bd18:	0800bccf 	.word	0x0800bccf
 800bd1c:	0800be31 	.word	0x0800be31
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bd20:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 800bd24:	4993      	ldr	r1, [pc, #588]	; (800bf74 <HAL_UART_Init+0x348>)
 800bd26:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bd2a:	f002 020c 	and.w	r2, r2, #12
 800bd2e:	5c8a      	ldrb	r2, [r1, r2]
 800bd30:	e7db      	b.n	800bcea <HAL_UART_Init+0xbe>
 800bd32:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 800bd36:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bd3a:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800bd3e:	2a40      	cmp	r2, #64	; 0x40
 800bd40:	d070      	beq.n	800be24 <HAL_UART_Init+0x1f8>
 800bd42:	d945      	bls.n	800bdd0 <HAL_UART_Init+0x1a4>
 800bd44:	2a80      	cmp	r2, #128	; 0x80
 800bd46:	d058      	beq.n	800bdfa <HAL_UART_Init+0x1ce>
 800bd48:	2ac0      	cmp	r2, #192	; 0xc0
 800bd4a:	f000 80a5 	beq.w	800be98 <HAL_UART_Init+0x26c>
 800bd4e:	e7ba      	b.n	800bcc6 <HAL_UART_Init+0x9a>
    switch (clocksource)
 800bd50:	2a08      	cmp	r2, #8
 800bd52:	f200 812c 	bhi.w	800bfae <HAL_UART_Init+0x382>
 800bd56:	e8df f012 	tbh	[pc, r2, lsl #1]
 800bd5a:	00cc      	.short	0x00cc
 800bd5c:	00c700b0 	.word	0x00c700b0
 800bd60:	00c4012a 	.word	0x00c4012a
 800bd64:	012a012a 	.word	0x012a012a
 800bd68:	00a2012a 	.word	0x00a2012a
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bd6c:	2a00      	cmp	r2, #0
 800bd6e:	d1aa      	bne.n	800bcc6 <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bd70:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bd74:	f000 80a1 	beq.w	800beba <HAL_UART_Init+0x28e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800bd78:	f7fe ff54 	bl	800ac24 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bd7c:	e9d4 3100 	ldrd	r3, r1, [r4]
 800bd80:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 800bd84:	fbb2 f2f1 	udiv	r2, r2, r1
 800bd88:	b292      	uxth	r2, r2
 800bd8a:	60da      	str	r2, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bd8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800bd8e:	2a00      	cmp	r2, #0
 800bd90:	d157      	bne.n	800be42 <HAL_UART_Init+0x216>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd92:	685a      	ldr	r2, [r3, #4]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd94:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bd9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bd9c:	689a      	ldr	r2, [r3, #8]
 800bd9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bda2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800bda4:	681a      	ldr	r2, [r3, #0]
 800bda6:	f042 0201 	orr.w	r2, r2, #1
 800bdaa:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdac:	66e1      	str	r1, [r4, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800bdae:	f7fd fab5 	bl	800931c <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bdb2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800bdb4:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	0712      	lsls	r2, r2, #28
 800bdba:	d447      	bmi.n	800be4c <HAL_UART_Init+0x220>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800bdbc:	2220      	movs	r2, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bdbe:	2300      	movs	r3, #0
  huart->gState= HAL_UART_STATE_READY;
 800bdc0:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69

  return HAL_OK;
 800bdc4:	4618      	mov	r0, r3
  huart->RxState= HAL_UART_STATE_READY;
 800bdc6:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 800bdca:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
}
 800bdce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bdd0:	2a00      	cmp	r2, #0
 800bdd2:	f47f af78 	bne.w	800bcc6 <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdd6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bdda:	f000 808a 	beq.w	800bef2 <HAL_UART_Init+0x2c6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800bdde:	f7fe ff11 	bl	800ac04 <HAL_RCC_GetPCLK1Freq>
 800bde2:	e7cb      	b.n	800bd7c <HAL_UART_Init+0x150>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bde4:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 800bde8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bdec:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800bdf0:	2a10      	cmp	r2, #16
 800bdf2:	d017      	beq.n	800be24 <HAL_UART_Init+0x1f8>
 800bdf4:	d9ec      	bls.n	800bdd0 <HAL_UART_Init+0x1a4>
 800bdf6:	2a20      	cmp	r2, #32
 800bdf8:	d170      	bne.n	800bedc <HAL_UART_Init+0x2b0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdfa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bdfe:	d073      	beq.n	800bee8 <HAL_UART_Init+0x2bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800be00:	6861      	ldr	r1, [r4, #4]
 800be02:	4a5d      	ldr	r2, [pc, #372]	; (800bf78 <HAL_UART_Init+0x34c>)
 800be04:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 800be08:	fbb2 f2f1 	udiv	r2, r2, r1
 800be0c:	b292      	uxth	r2, r2
 800be0e:	60da      	str	r2, [r3, #12]
 800be10:	e7bc      	b.n	800bd8c <HAL_UART_Init+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be12:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 800be16:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800be1a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800be1e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800be22:	d131      	bne.n	800be88 <HAL_UART_Init+0x25c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be24:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800be28:	d05b      	beq.n	800bee2 <HAL_UART_Init+0x2b6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800be2a:	f7fe feb7 	bl	800ab9c <HAL_RCC_GetSysClockFreq>
 800be2e:	e7a5      	b.n	800bd7c <HAL_UART_Init+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800be30:	6861      	ldr	r1, [r4, #4]
 800be32:	084a      	lsrs	r2, r1, #1
 800be34:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800be38:	fbb2 f2f1 	udiv	r2, r2, r1
 800be3c:	b292      	uxth	r2, r2
 800be3e:	60da      	str	r2, [r3, #12]
 800be40:	e7a4      	b.n	800bd8c <HAL_UART_Init+0x160>
    UART_AdvFeatureConfig(huart);
 800be42:	4620      	mov	r0, r4
 800be44:	f7ff fe9a 	bl	800bb7c <UART_AdvFeatureConfig>
 800be48:	6823      	ldr	r3, [r4, #0]
 800be4a:	e7a2      	b.n	800bd92 <HAL_UART_Init+0x166>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800be4c:	4f4b      	ldr	r7, [pc, #300]	; (800bf7c <HAL_UART_Init+0x350>)
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be4e:	69dd      	ldr	r5, [r3, #28]
 800be50:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800be54:	d1b2      	bne.n	800bdbc <HAL_UART_Init+0x190>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800be56:	f7fd fa61 	bl	800931c <HAL_GetTick>
 800be5a:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800be5c:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800be5e:	42b8      	cmp	r0, r7
 800be60:	d9f5      	bls.n	800be4e <HAL_UART_Init+0x222>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800be62:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800be64:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 800be66:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800be68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800be6c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be6e:	689a      	ldr	r2, [r3, #8]
 800be70:	f022 0201 	bic.w	r2, r2, #1
 800be74:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800be76:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800be7a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800be7e:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
}
 800be82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800be84:	2001      	movs	r0, #1
}
 800be86:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be88:	d9a2      	bls.n	800bdd0 <HAL_UART_Init+0x1a4>
 800be8a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800be8e:	d0b4      	beq.n	800bdfa <HAL_UART_Init+0x1ce>
 800be90:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800be94:	f47f af17 	bne.w	800bcc6 <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be98:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800be9c:	d1c8      	bne.n	800be30 <HAL_UART_Init+0x204>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800be9e:	6861      	ldr	r1, [r4, #4]
 800bea0:	084a      	lsrs	r2, r1, #1
 800bea2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800bea6:	fbb2 f2f1 	udiv	r2, r2, r1
    brrtemp = usartdiv & 0xFFF0U;
 800beaa:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800beae:	f3c2 0242 	ubfx	r2, r2, #1, #3
    brrtemp = usartdiv & 0xFFF0U;
 800beb2:	b289      	uxth	r1, r1
    huart->Instance->BRR = brrtemp;
 800beb4:	430a      	orrs	r2, r1
 800beb6:	60da      	str	r2, [r3, #12]
 800beb8:	e768      	b.n	800bd8c <HAL_UART_Init+0x160>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800beba:	f7fe feb3 	bl	800ac24 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = brrtemp;
 800bebe:	e9d4 3100 	ldrd	r3, r1, [r4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bec2:	084a      	lsrs	r2, r1, #1
 800bec4:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800bec8:	fbb0 f0f1 	udiv	r0, r0, r1
    brrtemp = usartdiv & 0xFFF0U;
 800becc:	f020 020f 	bic.w	r2, r0, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bed0:	f3c0 0042 	ubfx	r0, r0, #1, #3
    brrtemp = usartdiv & 0xFFF0U;
 800bed4:	b292      	uxth	r2, r2
    huart->Instance->BRR = brrtemp;
 800bed6:	4310      	orrs	r0, r2
 800bed8:	60d8      	str	r0, [r3, #12]
 800beda:	e757      	b.n	800bd8c <HAL_UART_Init+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bedc:	2a30      	cmp	r2, #48	; 0x30
 800bede:	d0db      	beq.n	800be98 <HAL_UART_Init+0x26c>
 800bee0:	e6f1      	b.n	800bcc6 <HAL_UART_Init+0x9a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bee2:	f7fe fe5b 	bl	800ab9c <HAL_RCC_GetSysClockFreq>
 800bee6:	e7ea      	b.n	800bebe <HAL_UART_Init+0x292>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800bee8:	6861      	ldr	r1, [r4, #4]
 800beea:	4a25      	ldr	r2, [pc, #148]	; (800bf80 <HAL_UART_Init+0x354>)
 800beec:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 800bef0:	e7d9      	b.n	800bea6 <HAL_UART_Init+0x27a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800bef2:	f7fe fe87 	bl	800ac04 <HAL_RCC_GetPCLK1Freq>
 800bef6:	e7e2      	b.n	800bebe <HAL_UART_Init+0x292>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bef8:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 800befc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bf00:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800bf04:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800bf08:	d08c      	beq.n	800be24 <HAL_UART_Init+0x1f8>
 800bf0a:	f67f af61 	bls.w	800bdd0 <HAL_UART_Init+0x1a4>
 800bf0e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800bf12:	f43f af72 	beq.w	800bdfa <HAL_UART_Init+0x1ce>
 800bf16:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 800bf1a:	d0bd      	beq.n	800be98 <HAL_UART_Init+0x26c>
 800bf1c:	e6d3      	b.n	800bcc6 <HAL_UART_Init+0x9a>
 800bf1e:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 800bf22:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bf26:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800bf2a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800bf2e:	f43f af79 	beq.w	800be24 <HAL_UART_Init+0x1f8>
 800bf32:	f67f af1b 	bls.w	800bd6c <HAL_UART_Init+0x140>
 800bf36:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800bf3a:	f43f af5e 	beq.w	800bdfa <HAL_UART_Init+0x1ce>
 800bf3e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800bf42:	d0a9      	beq.n	800be98 <HAL_UART_Init+0x26c>
 800bf44:	e6bf      	b.n	800bcc6 <HAL_UART_Init+0x9a>
 800bf46:	bf00      	nop
 800bf48:	efff69f3 	.word	0xefff69f3
 800bf4c:	40011000 	.word	0x40011000
 800bf50:	40004400 	.word	0x40004400
 800bf54:	40004800 	.word	0x40004800
 800bf58:	40004c00 	.word	0x40004c00
 800bf5c:	40005000 	.word	0x40005000
 800bf60:	40011400 	.word	0x40011400
 800bf64:	40007800 	.word	0x40007800
 800bf68:	40007c00 	.word	0x40007c00
 800bf6c:	40023800 	.word	0x40023800
 800bf70:	08031dd0 	.word	0x08031dd0
 800bf74:	08031dd4 	.word	0x08031dd4
 800bf78:	00f42400 	.word	0x00f42400
 800bf7c:	01fffffe 	.word	0x01fffffe
 800bf80:	01e84800 	.word	0x01e84800
 800bf84:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800bf88:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800bf8c:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 800bf90:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800bf94:	f43f af46 	beq.w	800be24 <HAL_UART_Init+0x1f8>
 800bf98:	f67f af1a 	bls.w	800bdd0 <HAL_UART_Init+0x1a4>
 800bf9c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800bfa0:	f43f af2b 	beq.w	800bdfa <HAL_UART_Init+0x1ce>
 800bfa4:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800bfa8:	f43f af76 	beq.w	800be98 <HAL_UART_Init+0x26c>
 800bfac:	e68b      	b.n	800bcc6 <HAL_UART_Init+0x9a>
    huart->Instance->BRR = brrtemp;
 800bfae:	2200      	movs	r2, #0
    return HAL_ERROR;
 800bfb0:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 800bfb2:	60da      	str	r2, [r3, #12]
}
 800bfb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfb6:	bf00      	nop

0800bfb8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800bfb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800bfbc:	680f      	ldr	r7, [r1, #0]
 800bfbe:	f8d1 e024 	ldr.w	lr, [r1, #36]	; 0x24
 800bfc2:	2f01      	cmp	r7, #1
 800bfc4:	e9d1 3207 	ldrd	r3, r2, [r1, #28]
 800bfc8:	e9d1 4801 	ldrd	r4, r8, [r1, #4]
 800bfcc:	e9d1 c603 	ldrd	ip, r6, [r1, #12]
 800bfd0:	e9d1 5105 	ldrd	r5, r1, [r1, #20]
 800bfd4:	d012      	beq.n	800bffc <FMC_SDRAM_Init+0x44>
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800bfd6:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800bfd8:	4f15      	ldr	r7, [pc, #84]	; (800c030 <FMC_SDRAM_Init+0x78>)
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800bfda:	6803      	ldr	r3, [r0, #0]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800bfdc:	ea42 020e 	orr.w	r2, r2, lr
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800bfe0:	401f      	ands	r7, r3
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800bfe2:	4322      	orrs	r2, r4
 800bfe4:	ea42 0308 	orr.w	r3, r2, r8
 800bfe8:	ea43 030c 	orr.w	r3, r3, ip
 800bfec:	4333      	orrs	r3, r6
 800bfee:	432b      	orrs	r3, r5
 800bff0:	430b      	orrs	r3, r1
 800bff2:	433b      	orrs	r3, r7
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800bff4:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800bff6:	2000      	movs	r0, #0
 800bff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800bffc:	ea44 0408 	orr.w	r4, r4, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c000:	431a      	orrs	r2, r3
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c002:	6807      	ldr	r7, [r0, #0]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c004:	ea44 030c 	orr.w	r3, r4, ip
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800c008:	f8d0 c004 	ldr.w	ip, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c00c:	4c08      	ldr	r4, [pc, #32]	; (800c030 <FMC_SDRAM_Init+0x78>)
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c00e:	ea42 020e 	orr.w	r2, r2, lr
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c012:	4333      	orrs	r3, r6
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800c014:	f427 46f8 	bic.w	r6, r7, #31744	; 0x7c00
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c018:	ea0c 0404 	and.w	r4, ip, r4
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c01c:	432b      	orrs	r3, r5
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c01e:	4332      	orrs	r2, r6
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c020:	430b      	orrs	r3, r1
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c022:	6002      	str	r2, [r0, #0]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c024:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800c026:	6043      	str	r3, [r0, #4]
}
 800c028:	2000      	movs	r0, #0
 800c02a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02e:	bf00      	nop
 800c030:	ffff8000 	.word	0xffff8000

0800c034 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c038:	690b      	ldr	r3, [r1, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800c03a:	2a01      	cmp	r2, #1
 800c03c:	68cf      	ldr	r7, [r1, #12]
 800c03e:	694e      	ldr	r6, [r1, #20]
 800c040:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800c044:	684d      	ldr	r5, [r1, #4]
 800c046:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 800c04a:	688c      	ldr	r4, [r1, #8]
 800c04c:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 800c050:	f8d1 c018 	ldr.w	ip, [r1, #24]
 800c054:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800c058:	6809      	ldr	r1, [r1, #0]
 800c05a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c05e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800c062:	ea4f 3707 	mov.w	r7, r7, lsl #12
 800c066:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 800c06a:	ea4f 5606 	mov.w	r6, r6, lsl #20
 800c06e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c072:	ea4f 2104 	mov.w	r1, r4, lsl #8
 800c076:	ea4f 4e03 	mov.w	lr, r3, lsl #16
 800c07a:	ea4f 6c0c 	mov.w	ip, ip, lsl #24
 800c07e:	d012      	beq.n	800c0a6 <FMC_SDRAM_Timing_Init+0x72>
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c080:	ea47 0206 	orr.w	r2, r7, r6
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c084:	6884      	ldr	r4, [r0, #8]
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c086:	ea42 0208 	orr.w	r2, r2, r8
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c08a:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c08e:	ea42 0305 	orr.w	r3, r2, r5
 800c092:	430b      	orrs	r3, r1
 800c094:	ea43 030e 	orr.w	r3, r3, lr
 800c098:	ea43 030c 	orr.w	r3, r3, ip
 800c09c:	4323      	orrs	r3, r4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
                       (((Timing->RPDelay)-1) << 20)             |\
                       (((Timing->RCDDelay)-1) << 24));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c09e:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c0a6:	4329      	orrs	r1, r5
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c0a8:	ea47 0206 	orr.w	r2, r7, r6
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c0ac:	6885      	ldr	r5, [r0, #8]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c0ae:	ea41 0108 	orr.w	r1, r1, r8
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800c0b2:	68c4      	ldr	r4, [r0, #12]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800c0b4:	4e07      	ldr	r6, [pc, #28]	; (800c0d4 <FMC_SDRAM_Timing_Init+0xa0>)
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c0b6:	ea41 030e 	orr.w	r3, r1, lr
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c0ba:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800c0be:	402e      	ands	r6, r5
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c0c0:	ea43 030c 	orr.w	r3, r3, ip
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c0c4:	4316      	orrs	r6, r2
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c0c6:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c0c8:	6086      	str	r6, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800c0ca:	60c3      	str	r3, [r0, #12]
}
 800c0cc:	2000      	movs	r0, #0
 800c0ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0d2:	bf00      	nop
 800c0d4:	ff0f0fff 	.word	0xff0f0fff

0800c0d8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800c0d8:	b430      	push	{r4, r5}
  __IO uint32_t tmpr = 0;
 800c0da:	2200      	movs	r2, #0
{
 800c0dc:	b082      	sub	sp, #8
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c0de:	684d      	ldr	r5, [r1, #4]
{
 800c0e0:	4604      	mov	r4, r0
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c0e2:	680b      	ldr	r3, [r1, #0]
                    );
    
  Device->SDCMR = tmpr;
  
  return HAL_OK;  
}
 800c0e4:	4610      	mov	r0, r2
  __IO uint32_t tmpr = 0;
 800c0e6:	9201      	str	r2, [sp, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c0e8:	432b      	orrs	r3, r5
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800c0ea:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c0ee:	ea43 2345 	orr.w	r3, r3, r5, lsl #9
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800c0f2:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c0f4:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800c0f8:	9301      	str	r3, [sp, #4]
  Device->SDCMR = tmpr;
 800c0fa:	9b01      	ldr	r3, [sp, #4]
 800c0fc:	6123      	str	r3, [r4, #16]
}
 800c0fe:	b002      	add	sp, #8
 800c100:	bc30      	pop	{r4, r5}
 800c102:	4770      	bx	lr

0800c104 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800c104:	4602      	mov	r2, r0
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
  
  return HAL_OK;   
}
 800c106:	2000      	movs	r0, #0
  Device->SDRTR |= (RefreshRate<<1);
 800c108:	6953      	ldr	r3, [r2, #20]
 800c10a:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 800c10e:	6151      	str	r1, [r2, #20]
}
 800c110:	4770      	bx	lr
 800c112:	bf00      	nop

0800c114 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv>:
}

uint8_t JPEGDecoder::pjpeg_callback(uint8_t *pBuf, uint8_t buf_size,
                                    uint8_t *pBytes_actually_read,
                                    void *pCallback_data) {
  JPEGDecoder *thisPtr = JpegDec.thisPtr;
 800c114:	4b0f      	ldr	r3, [pc, #60]	; (800c154 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x40>)
 800c116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                                    void *pCallback_data) {
 800c118:	b470      	push	{r4, r5, r6}
uint8_t JPEGDecoder::pjpeg_need_bytes_callback(uint8_t *pBuf, uint8_t buf_size,
                                               uint8_t *pBytes_actually_read,
                                               void *pCallback_data) {
  uint n;

  n = jpg_min(g_nInFileSize - g_nInFileOfs, buf_size);
 800c11a:	e9d3 460f 	ldrd	r4, r6, [r3, #60]	; 0x3c

  if (jpg_source == JPEG_ARRAY) {
 800c11e:	f893 5059 	ldrb.w	r5, [r3, #89]	; 0x59
  n = jpg_min(g_nInFileSize - g_nInFileOfs, buf_size);
 800c122:	1ba4      	subs	r4, r4, r6
 800c124:	42a1      	cmp	r1, r4
 800c126:	bf28      	it	cs
 800c128:	4621      	movcs	r1, r4
  if (jpg_source == JPEG_ARRAY) {
 800c12a:	b95d      	cbnz	r5, 800c144 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x30>
    for (int i = 0; i < n; i++) {
 800c12c:	b151      	cbz	r1, 800c144 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x30>
 800c12e:	1846      	adds	r6, r0, r1
 800c130:	3801      	subs	r0, #1
 800c132:	3e01      	subs	r6, #1
      pBuf[i] = *jpg_data++;
 800c134:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 800c136:	1c65      	adds	r5, r4, #1
 800c138:	65dd      	str	r5, [r3, #92]	; 0x5c
 800c13a:	7824      	ldrb	r4, [r4, #0]
 800c13c:	f800 4f01 	strb.w	r4, [r0, #1]!
    for (int i = 0; i < n; i++) {
 800c140:	4286      	cmp	r6, r0
 800c142:	d1f7      	bne.n	800c134 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x20>
#if defined(LOAD_SD_LIBRARY) || defined(LOAD_SDFAT_LIBRARY)
  if (jpg_source == JPEG_SD_FILE)
    g_pInFileSd.read(pBuf, n);
#endif

  *pBytes_actually_read = (uint8_t)(n);
 800c144:	7011      	strb	r1, [r2, #0]
}
 800c146:	2000      	movs	r0, #0
  g_nInFileOfs += n;
 800c148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c14a:	4411      	add	r1, r2
}
 800c14c:	bc70      	pop	{r4, r5, r6}
  g_nInFileOfs += n;
 800c14e:	6419      	str	r1, [r3, #64]	; 0x40
}
 800c150:	4770      	bx	lr
 800c152:	bf00      	nop
 800c154:	20009044 	.word	0x20009044

0800c158 <_ZN11JPEGDecoder4readEv>:
    }
  }
  return 1;
}

int JPEGDecoder::read(void) {
 800c158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c15c:	6e01      	ldr	r1, [r0, #96]	; 0x60
 800c15e:	b095      	sub	sp, #84	; 0x54
  int y, x;
  uint16_t *pDst_row;

  if (is_available == 0 || mcu_y >= image_info.m_MCUSPerCol) {
 800c160:	6b03      	ldr	r3, [r0, #48]	; 0x30
int JPEGDecoder::read(void) {
 800c162:	900a      	str	r0, [sp, #40]	; 0x28
 800c164:	9106      	str	r1, [sp, #24]
  if (is_available == 0 || mcu_y >= image_info.m_MCUSPerCol) {
 800c166:	2b00      	cmp	r3, #0
 800c168:	f000 80f8 	beq.w	800c35c <_ZN11JPEGDecoder4readEv+0x204>
 800c16c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800c16e:	6943      	ldr	r3, [r0, #20]
 800c170:	9212      	str	r2, [sp, #72]	; 0x48
 800c172:	429a      	cmp	r2, r3
 800c174:	f280 80f2 	bge.w	800c35c <_ZN11JPEGDecoder4readEv+0x204>
    abort();
    return 0;
  }

  pDst_row = pImage;
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800c178:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c17a:	6a13      	ldr	r3, [r2, #32]
 800c17c:	4611      	mov	r1, r2
 800c17e:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800c180:	2b00      	cmp	r3, #0
 800c182:	9713      	str	r7, [sp, #76]	; 0x4c
 800c184:	f340 80fa 	ble.w	800c37c <_ZN11JPEGDecoder4readEv+0x224>
 800c188:	6c50      	ldr	r0, [r2, #68]	; 0x44
 800c18a:	4616      	mov	r6, r2

    const int by_limit =
        jpg_min(8, image_info.m_height - (mcu_y * image_info.m_MCUHeight + y));

    for (x = 0; x < image_info.m_MCUWidth; x += 8) {
 800c18c:	69cc      	ldr	r4, [r1, #28]
 800c18e:	0105      	lsls	r5, r0, #4
 800c190:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c192:	2c00      	cmp	r4, #0
 800c194:	950d      	str	r5, [sp, #52]	; 0x34
 800c196:	fb03 f202 	mul.w	r2, r3, r2
        jpg_min(8, image_info.m_height - (mcu_y * image_info.m_MCUHeight + y));
 800c19a:	688d      	ldr	r5, [r1, #8]
 800c19c:	f340 80ee 	ble.w	800c37c <_ZN11JPEGDecoder4readEv+0x224>
      const uint8_t *pSrcR = image_info.m_pMCUBufR + src_ofs;
      const uint8_t *pSrcG = image_info.m_pMCUBufG + src_ofs;
      const uint8_t *pSrcB = image_info.m_pMCUBufB + src_ofs;

      const int bx_limit =
          jpg_min(8, image_info.m_width - (mcu_x * image_info.m_MCUWidth + x));
 800c1a0:	6849      	ldr	r1, [r1, #4]
 800c1a2:	1aad      	subs	r5, r5, r2
 800c1a4:	1e62      	subs	r2, r4, #1
 800c1a6:	3b01      	subs	r3, #1
 800c1a8:	fb04 1117 	mls	r1, r4, r7, r1
 800c1ac:	f1a5 0408 	sub.w	r4, r5, #8
 800c1b0:	f022 0207 	bic.w	r2, r2, #7
 800c1b4:	f023 0307 	bic.w	r3, r3, #7
 800c1b8:	9111      	str	r1, [sp, #68]	; 0x44
 800c1ba:	3908      	subs	r1, #8
 800c1bc:	1ae3      	subs	r3, r4, r3

          pSrcR += (8 - bx_limit);
          pSrcG += (8 - bx_limit);
          pSrcB += (8 - bx_limit);

          pDst_block += row_pitch;
 800c1be:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 800c1c2:	1a8a      	subs	r2, r1, r2
      const uint8_t *pSrcR = image_info.m_pMCUBufR + src_ofs;
 800c1c4:	6a70      	ldr	r0, [r6, #36]	; 0x24
 800c1c6:	930c      	str	r3, [sp, #48]	; 0x30
 800c1c8:	9204      	str	r2, [sp, #16]
      const uint8_t *pSrcG = image_info.m_pMCUBufG + src_ofs;
 800c1ca:	6ab2      	ldr	r2, [r6, #40]	; 0x28
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800c1cc:	7e33      	ldrb	r3, [r6, #24]
      const uint8_t *pSrcG = image_info.m_pMCUBufG + src_ofs;
 800c1ce:	920f      	str	r2, [sp, #60]	; 0x3c
      const uint8_t *pSrcB = image_info.m_pMCUBufB + src_ofs;
 800c1d0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800c1d2:	9305      	str	r3, [sp, #20]
 800c1d4:	462b      	mov	r3, r5
      const uint8_t *pSrcB = image_info.m_pMCUBufB + src_ofs;
 800c1d6:	9210      	str	r2, [sp, #64]	; 0x40
          pDst_block += row_pitch;
 800c1d8:	2200      	movs	r2, #0
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c1da:	f8df b378 	ldr.w	fp, [pc, #888]	; 800c554 <_ZN11JPEGDecoder4readEv+0x3fc>
          pDst_block += row_pitch;
 800c1de:	9209      	str	r2, [sp, #36]	; 0x24
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	9502      	str	r5, [sp, #8]
 800c1e4:	940b      	str	r4, [sp, #44]	; 0x2c
      const uint8_t *pSrcR = image_info.m_pMCUBufR + src_ofs;
 800c1e6:	900e      	str	r0, [sp, #56]	; 0x38
    const int by_limit =
 800c1e8:	2b08      	cmp	r3, #8
 800c1ea:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800c1ec:	f04f 0900 	mov.w	r9, #0
 800c1f0:	bfa8      	it	ge
 800c1f2:	2308      	movge	r3, #8
 800c1f4:	4698      	mov	r8, r3
 800c1f6:	9b06      	ldr	r3, [sp, #24]
 800c1f8:	9301      	str	r3, [sp, #4]
 800c1fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1fc:	441a      	add	r2, r3
 800c1fe:	9203      	str	r2, [sp, #12]
 800c200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c202:	441a      	add	r2, r3
 800c204:	9207      	str	r2, [sp, #28]
 800c206:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c208:	18d3      	adds	r3, r2, r3
 800c20a:	9308      	str	r3, [sp, #32]
 800c20c:	9b03      	ldr	r3, [sp, #12]
      const int bx_limit =
 800c20e:	2d08      	cmp	r5, #8
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800c210:	9e05      	ldr	r6, [sp, #20]
      const int bx_limit =
 800c212:	46ac      	mov	ip, r5
      uint16_t *pDst_block = pDst_row + x;
 800c214:	9a01      	ldr	r2, [sp, #4]
 800c216:	444b      	add	r3, r9
      const int bx_limit =
 800c218:	bfa8      	it	ge
 800c21a:	f04f 0c08 	movge.w	ip, #8
        for (by = 0; by < by_limit; by++) {
 800c21e:	9902      	ldr	r1, [sp, #8]
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800c220:	2e00      	cmp	r6, #0
 800c222:	f040 80d4 	bne.w	800c3ce <_ZN11JPEGDecoder4readEv+0x276>
        for (by = 0; by < by_limit; by++) {
 800c226:	2900      	cmp	r1, #0
 800c228:	dd7c      	ble.n	800c324 <_ZN11JPEGDecoder4readEv+0x1cc>
 800c22a:	f1cc 0c08 	rsb	ip, ip, #8
          for (bx = 0; bx < bx_limit; bx++) {
 800c22e:	2d00      	cmp	r5, #0
 800c230:	dd73      	ble.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c232:	7818      	ldrb	r0, [r3, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800c234:	2d01      	cmp	r5, #1
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c236:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c23a:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c23e:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c242:	ea41 0104 	orr.w	r1, r1, r4
 800c246:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c24a:	8011      	strh	r1, [r2, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800c24c:	f000 8157 	beq.w	800c4fe <_ZN11JPEGDecoder4readEv+0x3a6>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c250:	7858      	ldrb	r0, [r3, #1]
          for (bx = 0; bx < bx_limit; bx++) {
 800c252:	2d02      	cmp	r5, #2
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c254:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c258:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c25c:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c260:	ea41 0104 	orr.w	r1, r1, r4
 800c264:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c268:	8051      	strh	r1, [r2, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800c26a:	f000 814e 	beq.w	800c50a <_ZN11JPEGDecoder4readEv+0x3b2>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c26e:	7898      	ldrb	r0, [r3, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800c270:	2d03      	cmp	r5, #3
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c272:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c276:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c27a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c27e:	ea41 0104 	orr.w	r1, r1, r4
 800c282:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c286:	8091      	strh	r1, [r2, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800c288:	f000 8149 	beq.w	800c51e <_ZN11JPEGDecoder4readEv+0x3c6>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c28c:	78d8      	ldrb	r0, [r3, #3]
          for (bx = 0; bx < bx_limit; bx++) {
 800c28e:	2d04      	cmp	r5, #4
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c290:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c294:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c298:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c29c:	ea41 0104 	orr.w	r1, r1, r4
 800c2a0:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c2a4:	80d1      	strh	r1, [r2, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2a6:	f000 8140 	beq.w	800c52a <_ZN11JPEGDecoder4readEv+0x3d2>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2aa:	7918      	ldrb	r0, [r3, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2ac:	2d05      	cmp	r5, #5
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2ae:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c2b2:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c2b6:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c2ba:	ea41 0104 	orr.w	r1, r1, r4
 800c2be:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c2c2:	8111      	strh	r1, [r2, #8]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2c4:	f000 8133 	beq.w	800c52e <_ZN11JPEGDecoder4readEv+0x3d6>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2c8:	7958      	ldrb	r0, [r3, #5]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2ca:	2d06      	cmp	r5, #6
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2cc:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c2d0:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c2d4:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c2d8:	ea41 0104 	orr.w	r1, r1, r4
 800c2dc:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c2e0:	8151      	strh	r1, [r2, #10]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2e2:	f000 812a 	beq.w	800c53a <_ZN11JPEGDecoder4readEv+0x3e2>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2e6:	7998      	ldrb	r0, [r3, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800c2e8:	2d07      	cmp	r5, #7
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c2ea:	ea4f 04c0 	mov.w	r4, r0, lsl #3
 800c2ee:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c2f2:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c2f6:	ea41 0104 	orr.w	r1, r1, r4
 800c2fa:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c2fe:	8191      	strh	r1, [r2, #12]
          for (bx = 0; bx < bx_limit; bx++) {
 800c300:	f000 8121 	beq.w	800c546 <_ZN11JPEGDecoder4readEv+0x3ee>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c304:	79d8      	ldrb	r0, [r3, #7]
            pSrcR++;
 800c306:	3308      	adds	r3, #8
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800c308:	00c4      	lsls	r4, r0, #3
 800c30a:	ea0b 2100 	and.w	r1, fp, r0, lsl #8
 800c30e:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c312:	4321      	orrs	r1, r4
 800c314:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c318:	81d1      	strh	r1, [r2, #14]
        for (by = 0; by < by_limit; by++) {
 800c31a:	3601      	adds	r6, #1
          pSrcR += (8 - bx_limit);
 800c31c:	4463      	add	r3, ip
          pDst_block += row_pitch;
 800c31e:	4452      	add	r2, sl
        for (by = 0; by < by_limit; by++) {
 800c320:	45b0      	cmp	r8, r6
 800c322:	dc84      	bgt.n	800c22e <_ZN11JPEGDecoder4readEv+0xd6>
 800c324:	9b01      	ldr	r3, [sp, #4]
 800c326:	3d08      	subs	r5, #8
 800c328:	f109 0940 	add.w	r9, r9, #64	; 0x40
 800c32c:	3310      	adds	r3, #16
 800c32e:	9301      	str	r3, [sp, #4]
    for (x = 0; x < image_info.m_MCUWidth; x += 8) {
 800c330:	9b04      	ldr	r3, [sp, #16]
 800c332:	429d      	cmp	r5, r3
 800c334:	f47f af6a 	bne.w	800c20c <_ZN11JPEGDecoder4readEv+0xb4>
        }
      }
    }
    pDst_row += (row_pitch * 8);
 800c338:	9b06      	ldr	r3, [sp, #24]
 800c33a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c33c:	4413      	add	r3, r2
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800c33e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    pDst_row += (row_pitch * 8);
 800c340:	9306      	str	r3, [sp, #24]
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800c342:	4611      	mov	r1, r2
 800c344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c346:	3380      	adds	r3, #128	; 0x80
 800c348:	9309      	str	r3, [sp, #36]	; 0x24
 800c34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c34c:	4299      	cmp	r1, r3
 800c34e:	9302      	str	r3, [sp, #8]
 800c350:	d014      	beq.n	800c37c <_ZN11JPEGDecoder4readEv+0x224>
 800c352:	3b08      	subs	r3, #8
 800c354:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c356:	930b      	str	r3, [sp, #44]	; 0x2c
 800c358:	9b02      	ldr	r3, [sp, #8]
 800c35a:	e745      	b.n	800c1e8 <_ZN11JPEGDecoder4readEv+0x90>
  return decode_mcu();
}

void JPEGDecoder::abort(void) {

  mcu_x = 0;
 800c35c:	2300      	movs	r3, #0
 800c35e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  mcu_y = 0;
 800c360:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
  is_available = 0;
 800c364:	6313      	str	r3, [r2, #48]	; 0x30
  if (pImage)
 800c366:	9b06      	ldr	r3, [sp, #24]
 800c368:	b113      	cbz	r3, 800c370 <_ZN11JPEGDecoder4readEv+0x218>
    delete[] pImage;
 800c36a:	4618      	mov	r0, r3
 800c36c:	f01a fb0c 	bl	8026988 <_ZdaPv>
  pImage = NULL;
 800c370:	2000      	movs	r0, #0
 800c372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c374:	6618      	str	r0, [r3, #96]	; 0x60
}
 800c376:	b015      	add	sp, #84	; 0x54
 800c378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (mcu_x == image_info.m_MCUSPerRow) {
 800c37c:	990a      	ldr	r1, [sp, #40]	; 0x28
  mcu_x++;
 800c37e:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  if (mcu_x == image_info.m_MCUSPerRow) {
 800c380:	690a      	ldr	r2, [r1, #16]
  mcu_x++;
 800c382:	1c63      	adds	r3, r4, #1
  MCUy = mcu_y;
 800c384:	9812      	ldr	r0, [sp, #72]	; 0x48
  MCUx = mcu_x;
 800c386:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  if (mcu_x == image_info.m_MCUSPerRow) {
 800c38a:	4293      	cmp	r3, r2
  mcu_x++;
 800c38c:	634b      	str	r3, [r1, #52]	; 0x34
  MCUy = mcu_y;
 800c38e:	f8c1 008c 	str.w	r0, [r1, #140]	; 0x8c
  if (mcu_x == image_info.m_MCUSPerRow) {
 800c392:	d00f      	beq.n	800c3b4 <_ZN11JPEGDecoder4readEv+0x25c>
  status = pjpeg_decode_mcu();
 800c394:	f003 fb94 	bl	800fac0 <pjpeg_decode_mcu>
 800c398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c39a:	f882 0058 	strb.w	r0, [r2, #88]	; 0x58
  if (status) {
 800c39e:	b128      	cbz	r0, 800c3ac <_ZN11JPEGDecoder4readEv+0x254>
    is_available = 0;
 800c3a0:	2300      	movs	r3, #0
  return 1;
 800c3a2:	2001      	movs	r0, #1
    is_available = 0;
 800c3a4:	6313      	str	r3, [r2, #48]	; 0x30
}
 800c3a6:	b015      	add	sp, #84	; 0x54
 800c3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return 1;
 800c3ac:	2001      	movs	r0, #1
}
 800c3ae:	b015      	add	sp, #84	; 0x54
 800c3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    mcu_y++;
 800c3b4:	4603      	mov	r3, r0
    mcu_x = 0;
 800c3b6:	2200      	movs	r2, #0
    mcu_y++;
 800c3b8:	3301      	adds	r3, #1
    mcu_x = 0;
 800c3ba:	e9c1 230d 	strd	r2, r3, [r1, #52]	; 0x34
  status = pjpeg_decode_mcu();
 800c3be:	f003 fb7f 	bl	800fac0 <pjpeg_decode_mcu>
 800c3c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3c4:	f882 0058 	strb.w	r0, [r2, #88]	; 0x58
  if (status) {
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d1e9      	bne.n	800c3a0 <_ZN11JPEGDecoder4readEv+0x248>
 800c3cc:	e7ee      	b.n	800c3ac <_ZN11JPEGDecoder4readEv+0x254>
        for (by = 0; by < by_limit; by++) {
 800c3ce:	2900      	cmp	r1, #0
 800c3d0:	dda8      	ble.n	800c324 <_ZN11JPEGDecoder4readEv+0x1cc>
 800c3d2:	9907      	ldr	r1, [sp, #28]
 800c3d4:	f1cc 0c08 	rsb	ip, ip, #8
 800c3d8:	f04f 0e00 	mov.w	lr, #0
 800c3dc:	eb01 0709 	add.w	r7, r1, r9
 800c3e0:	9908      	ldr	r1, [sp, #32]
 800c3e2:	eb01 0609 	add.w	r6, r1, r9
          for (bx = 0; bx < bx_limit; bx++) {
 800c3e6:	2d00      	cmp	r5, #0
 800c3e8:	dd7f      	ble.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c3ea:	783c      	ldrb	r4, [r7, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800c3ec:	2d01      	cmp	r5, #1
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c3ee:	7819      	ldrb	r1, [r3, #0]
 800c3f0:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c3f4:	7830      	ldrb	r0, [r6, #0]
 800c3f6:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c3fa:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c3fe:	ea41 0104 	orr.w	r1, r1, r4
 800c402:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c406:	8011      	strh	r1, [r2, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800c408:	d07b      	beq.n	800c502 <_ZN11JPEGDecoder4readEv+0x3aa>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c40a:	787c      	ldrb	r4, [r7, #1]
          for (bx = 0; bx < bx_limit; bx++) {
 800c40c:	2d02      	cmp	r5, #2
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c40e:	7859      	ldrb	r1, [r3, #1]
 800c410:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c414:	7870      	ldrb	r0, [r6, #1]
 800c416:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c41a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c41e:	ea41 0104 	orr.w	r1, r1, r4
 800c422:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c426:	8051      	strh	r1, [r2, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800c428:	d071      	beq.n	800c50e <_ZN11JPEGDecoder4readEv+0x3b6>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c42a:	78bc      	ldrb	r4, [r7, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800c42c:	2d03      	cmp	r5, #3
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c42e:	7899      	ldrb	r1, [r3, #2]
 800c430:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c434:	78b0      	ldrb	r0, [r6, #2]
 800c436:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c43a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c43e:	ea41 0104 	orr.w	r1, r1, r4
 800c442:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c446:	8091      	strh	r1, [r2, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800c448:	d065      	beq.n	800c516 <_ZN11JPEGDecoder4readEv+0x3be>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c44a:	78fc      	ldrb	r4, [r7, #3]
          for (bx = 0; bx < bx_limit; bx++) {
 800c44c:	2d04      	cmp	r5, #4
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c44e:	78d9      	ldrb	r1, [r3, #3]
 800c450:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c454:	78f0      	ldrb	r0, [r6, #3]
 800c456:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c45a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c45e:	ea41 0104 	orr.w	r1, r1, r4
 800c462:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c466:	80d1      	strh	r1, [r2, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800c468:	d05b      	beq.n	800c522 <_ZN11JPEGDecoder4readEv+0x3ca>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c46a:	793c      	ldrb	r4, [r7, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800c46c:	2d05      	cmp	r5, #5
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c46e:	7919      	ldrb	r1, [r3, #4]
 800c470:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c474:	7930      	ldrb	r0, [r6, #4]
 800c476:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c47a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c47e:	ea41 0104 	orr.w	r1, r1, r4
 800c482:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c486:	8111      	strh	r1, [r2, #8]
          for (bx = 0; bx < bx_limit; bx++) {
 800c488:	d053      	beq.n	800c532 <_ZN11JPEGDecoder4readEv+0x3da>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c48a:	797c      	ldrb	r4, [r7, #5]
          for (bx = 0; bx < bx_limit; bx++) {
 800c48c:	2d06      	cmp	r5, #6
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c48e:	7959      	ldrb	r1, [r3, #5]
 800c490:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c494:	7970      	ldrb	r0, [r6, #5]
 800c496:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c49a:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c49e:	ea41 0104 	orr.w	r1, r1, r4
 800c4a2:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c4a6:	8151      	strh	r1, [r2, #10]
          for (bx = 0; bx < bx_limit; bx++) {
 800c4a8:	d049      	beq.n	800c53e <_ZN11JPEGDecoder4readEv+0x3e6>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4aa:	79bc      	ldrb	r4, [r7, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800c4ac:	2d07      	cmp	r5, #7
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4ae:	7999      	ldrb	r1, [r3, #6]
 800c4b0:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800c4b4:	79b0      	ldrb	r0, [r6, #6]
 800c4b6:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
 800c4ba:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c4be:	ea41 0104 	orr.w	r1, r1, r4
 800c4c2:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c4c6:	8191      	strh	r1, [r2, #12]
          for (bx = 0; bx < bx_limit; bx++) {
 800c4c8:	d03f      	beq.n	800c54a <_ZN11JPEGDecoder4readEv+0x3f2>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4ca:	79fc      	ldrb	r4, [r7, #7]
            pSrcR++;
 800c4cc:	3308      	adds	r3, #8
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
            pSrcG++;
 800c4d2:	3708      	adds	r7, #8
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4d4:	00e4      	lsls	r4, r4, #3
 800c4d6:	79f0      	ldrb	r0, [r6, #7]
 800c4d8:	ea0b 2101 	and.w	r1, fp, r1, lsl #8
            pSrcB++;
 800c4dc:	3608      	adds	r6, #8
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800c4de:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800c4e2:	4321      	orrs	r1, r4
 800c4e4:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 800c4e8:	81d1      	strh	r1, [r2, #14]
        for (by = 0; by < by_limit; by++) {
 800c4ea:	f10e 0e01 	add.w	lr, lr, #1
          pSrcR += (8 - bx_limit);
 800c4ee:	4463      	add	r3, ip
          pSrcG += (8 - bx_limit);
 800c4f0:	4467      	add	r7, ip
          pSrcB += (8 - bx_limit);
 800c4f2:	4466      	add	r6, ip
        for (by = 0; by < by_limit; by++) {
 800c4f4:	45f0      	cmp	r8, lr
          pDst_block += row_pitch;
 800c4f6:	4452      	add	r2, sl
        for (by = 0; by < by_limit; by++) {
 800c4f8:	f73f af75 	bgt.w	800c3e6 <_ZN11JPEGDecoder4readEv+0x28e>
 800c4fc:	e712      	b.n	800c324 <_ZN11JPEGDecoder4readEv+0x1cc>
            pSrcR++;
 800c4fe:	3301      	adds	r3, #1
 800c500:	e70b      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c502:	3301      	adds	r3, #1
            pSrcG++;
 800c504:	3701      	adds	r7, #1
            pSrcB++;
 800c506:	3601      	adds	r6, #1
 800c508:	e7ef      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c50a:	3302      	adds	r3, #2
 800c50c:	e705      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c50e:	3302      	adds	r3, #2
            pSrcG++;
 800c510:	3702      	adds	r7, #2
            pSrcB++;
 800c512:	3602      	adds	r6, #2
 800c514:	e7e9      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c516:	3303      	adds	r3, #3
            pSrcG++;
 800c518:	3703      	adds	r7, #3
            pSrcB++;
 800c51a:	3603      	adds	r6, #3
 800c51c:	e7e5      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c51e:	3303      	adds	r3, #3
 800c520:	e6fb      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c522:	3304      	adds	r3, #4
            pSrcG++;
 800c524:	3704      	adds	r7, #4
            pSrcB++;
 800c526:	3604      	adds	r6, #4
 800c528:	e7df      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c52a:	3304      	adds	r3, #4
 800c52c:	e6f5      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
 800c52e:	3305      	adds	r3, #5
 800c530:	e6f3      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c532:	3305      	adds	r3, #5
            pSrcG++;
 800c534:	3705      	adds	r7, #5
            pSrcB++;
 800c536:	3605      	adds	r6, #5
 800c538:	e7d7      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c53a:	3306      	adds	r3, #6
 800c53c:	e6ed      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c53e:	3306      	adds	r3, #6
            pSrcG++;
 800c540:	3706      	adds	r7, #6
            pSrcB++;
 800c542:	3606      	adds	r6, #6
 800c544:	e7d1      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
            pSrcR++;
 800c546:	3307      	adds	r3, #7
 800c548:	e6e7      	b.n	800c31a <_ZN11JPEGDecoder4readEv+0x1c2>
            pSrcR++;
 800c54a:	3307      	adds	r3, #7
            pSrcG++;
 800c54c:	3707      	adds	r7, #7
            pSrcB++;
 800c54e:	3607      	adds	r6, #7
 800c550:	e7cb      	b.n	800c4ea <_ZN11JPEGDecoder4readEv+0x392>
 800c552:	bf00      	nop
 800c554:	fffff800 	.word	0xfffff800

0800c558 <_ZN11JPEGDecoder11decodeArrayEPKhm>:
int JPEGDecoder::decodeArray(const uint8_t array[], uint32_t array_size) {
 800c558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c55a:	4604      	mov	r4, r0
  jpg_source = JPEG_ARRAY;
 800c55c:	2500      	movs	r5, #0
  jpg_data = (uint8_t *)array;
 800c55e:	65c1      	str	r1, [r0, #92]	; 0x5c
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800c560:	3004      	adds	r0, #4
  g_nInFileSize = array_size;
 800c562:	6382      	str	r2, [r0, #56]	; 0x38
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800c564:	462b      	mov	r3, r5
  jpg_source = JPEG_ARRAY;
 800c566:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800c56a:	462a      	mov	r2, r5
  g_nInFileOfs = 0;
 800c56c:	6425      	str	r5, [r4, #64]	; 0x40
  MCUSPerCol = 0;
 800c56e:	67a5      	str	r5, [r4, #120]	; 0x78
  scanType = (pjpeg_scan_type_t)0;
 800c570:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800c574:	4926      	ldr	r1, [pc, #152]	; (800c610 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xb8>)
  height = 0;
 800c576:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
  MCUSPerRow = 0;
 800c57a:	e9c4 551c 	strd	r5, r5, [r4, #112]	; 0x70
  MCUHeight = 0;
 800c57e:	e9c4 5520 	strd	r5, r5, [r4, #128]	; 0x80
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800c582:	f004 fddf 	bl	8011144 <pjpeg_decode_init>
 800c586:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
  if (status) {
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d13a      	bne.n	800c604 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xac>
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800c58e:	4a21      	ldr	r2, [pc, #132]	; (800c614 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xbc>)
  decoded_width = image_info.m_width;
 800c590:	6865      	ldr	r5, [r4, #4]
  decoded_height = image_info.m_height;
 800c592:	68a1      	ldr	r1, [r4, #8]
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800c594:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
  decoded_height = image_info.m_height;
 800c598:	64e1      	str	r1, [r4, #76]	; 0x4c
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800c59a:	fb00 f003 	mul.w	r0, r0, r3
 800c59e:	4290      	cmp	r0, r2
  decoded_width = image_info.m_width;
 800c5a0:	e9c4 3511 	strd	r3, r5, [r4, #68]	; 0x44
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800c5a4:	bf94      	ite	ls
 800c5a6:	0040      	lslls	r0, r0, #1
 800c5a8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c5ac:	f01a f9ee 	bl	802698c <_Znaj>
  memset(pImage, 0,
 800c5b0:	2100      	movs	r1, #0
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800c5b2:	6620      	str	r0, [r4, #96]	; 0x60
         image_info.m_MCUWidth * image_info.m_MCUHeight * sizeof(*pImage));
 800c5b4:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
 800c5b8:	fb05 f206 	mul.w	r2, r5, r6
  memset(pImage, 0,
 800c5bc:	0052      	lsls	r2, r2, #1
 800c5be:	f01c fbf2 	bl	8028da6 <memset>
  is_available = 1;
 800c5c2:	2301      	movs	r3, #1
  row_blocks_per_mcu = image_info.m_MCUWidth >> 3;
 800c5c4:	10f1      	asrs	r1, r6, #3
  width = decoded_width;
 800c5c6:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  col_blocks_per_mcu = image_info.m_MCUHeight >> 3;
 800c5c8:	10ea      	asrs	r2, r5, #3
  MCUWidth = image_info.m_MCUWidth;
 800c5ca:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
  row_blocks_per_mcu = image_info.m_MCUWidth >> 3;
 800c5ce:	6521      	str	r1, [r4, #80]	; 0x50
  height = decoded_height;
 800c5d0:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
  MCUSPerRow = image_info.m_MCUSPerRow;
 800c5d2:	6920      	ldr	r0, [r4, #16]
  MCUSPerCol = image_info.m_MCUSPerCol;
 800c5d4:	6961      	ldr	r1, [r4, #20]
  col_blocks_per_mcu = image_info.m_MCUHeight >> 3;
 800c5d6:	6562      	str	r2, [r4, #84]	; 0x54
  scanType = image_info.m_scanType;
 800c5d8:	7e22      	ldrb	r2, [r4, #24]
  MCUHeight = image_info.m_MCUHeight;
 800c5da:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  is_available = 1;
 800c5de:	6323      	str	r3, [r4, #48]	; 0x30
  comps = 1;
 800c5e0:	6723      	str	r3, [r4, #112]	; 0x70
  scanType = image_info.m_scanType;
 800c5e2:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
  height = decoded_height;
 800c5e6:	e9c4 761a 	strd	r7, r6, [r4, #104]	; 0x68
  MCUSPerCol = image_info.m_MCUSPerCol;
 800c5ea:	e9c4 011d 	strd	r0, r1, [r4, #116]	; 0x74
  status = pjpeg_decode_mcu();
 800c5ee:	f003 fa67 	bl	800fac0 <pjpeg_decode_mcu>
 800c5f2:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
  if (status) {
 800c5f6:	b118      	cbz	r0, 800c600 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xa8>
    is_available = 0;
 800c5f8:	2300      	movs	r3, #0
    if (status != PJPG_NO_MORE_BLOCKS) {
 800c5fa:	2801      	cmp	r0, #1
    is_available = 0;
 800c5fc:	6323      	str	r3, [r4, #48]	; 0x30
    if (status != PJPG_NO_MORE_BLOCKS) {
 800c5fe:	d103      	bne.n	800c608 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xb0>
  return 1;
 800c600:	2001      	movs	r0, #1
}
 800c602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return 0;
 800c604:	4628      	mov	r0, r5
}
 800c606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return -1;
 800c608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800c60c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c60e:	bf00      	nop
 800c610:	0800c115 	.word	0x0800c115
 800c614:	3ffffffc 	.word	0x3ffffffc

0800c618 <_GLOBAL__sub_I_JpegDec>:
JPEGDecoder::JPEGDecoder() {
 800c618:	4b04      	ldr	r3, [pc, #16]	; (800c62c <_GLOBAL__sub_I_JpegDec+0x14>)
 800c61a:	2200      	movs	r2, #0
  thisPtr = this;
 800c61c:	665b      	str	r3, [r3, #100]	; 0x64
JPEGDecoder::JPEGDecoder() {
 800c61e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
  is_available = 0;
 800c622:	631a      	str	r2, [r3, #48]	; 0x30
  mcu_y = 0;
 800c624:	e9c3 220d 	strd	r2, r2, [r3, #52]	; 0x34
#if defined(LOAD_SD_LIBRARY) || defined(LOAD_SDFAT_LIBRARY)
  if (jpg_source == JPEG_SD_FILE)
    if (g_pInFileSd)
      g_pInFileSd.close();
#endif
}
 800c628:	4770      	bx	lr
 800c62a:	bf00      	nop
 800c62c:	20009044 	.word	0x20009044

0800c630 <_GLOBAL__sub_D_JpegDec>:
  if (pImage)
 800c630:	4b02      	ldr	r3, [pc, #8]	; (800c63c <_GLOBAL__sub_D_JpegDec+0xc>)
 800c632:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800c634:	b108      	cbz	r0, 800c63a <_GLOBAL__sub_D_JpegDec+0xa>
    delete[] pImage;
 800c636:	f01a b9a7 	b.w	8026988 <_ZdaPv>
}
 800c63a:	4770      	bx	lr
 800c63c:	20009044 	.word	0x20009044

0800c640 <_Z10initCamerav>:

void start_capture(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_START_MASK); }

void set_format(byte fmt) { m_fmt = fmt; }

int initCamera() {
 800c640:	b538      	push	{r3, r4, r5, lr}
  int camrror = camSPISetup();
 800c642:	f000 faaf 	bl	800cba4 <_Z11camSPISetupv>
 800c646:	4604      	mov	r4, r0
  camrror += camI2CSetup();
 800c648:	f000 f9a8 	bl	800c99c <_Z11camI2CSetupv>

  wrSensorReg8_8(0xff, 0x01);
 800c64c:	2101      	movs	r1, #1
  camrror += camI2CSetup();
 800c64e:	4404      	add	r4, r0
  wrSensorReg8_8(0xff, 0x01);
 800c650:	20ff      	movs	r0, #255	; 0xff
 800c652:	f000 fa1b 	bl	800ca8c <_Z14wrSensorReg8_8hh>

  wrSensorReg8_8(0x12, 0x80);
 800c656:	2180      	movs	r1, #128	; 0x80
 800c658:	2012      	movs	r0, #18
 800c65a:	f000 fa17 	bl	800ca8c <_Z14wrSensorReg8_8hh>

  HAL_Delay(100);
 800c65e:	2064      	movs	r0, #100	; 0x64
 800c660:	f7fc fe62 	bl	8009328 <HAL_Delay>
  if (m_fmt == JPEG) {
 800c664:	4b13      	ldr	r3, [pc, #76]	; (800c6b4 <_Z10initCamerav+0x74>)
 800c666:	781d      	ldrb	r5, [r3, #0]
 800c668:	2d01      	cmp	r5, #1
 800c66a:	d00a      	beq.n	800c682 <_Z10initCamerav+0x42>
    wrSensorReg8_8(0x15, 0x00);
    wrSensorRegs8_8(OV2640_320x240_JPEG);
    HAL_Delay(100);

  } else {
    wrSensorRegs8_8(OV2640_QVGA);
 800c66c:	4812      	ldr	r0, [pc, #72]	; (800c6b8 <_Z10initCamerav+0x78>)
 800c66e:	f000 fa25 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
}

void OV2640_set_JPEG_size(uint8_t size) {
  switch (size) {
  case OV2640_160x120:
    wrSensorRegs8_8(OV2640_160x120_JPEG);
 800c672:	4812      	ldr	r0, [pc, #72]	; (800c6bc <_Z10initCamerav+0x7c>)
 800c674:	f000 fa22 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
  HAL_Delay(100);
 800c678:	2064      	movs	r0, #100	; 0x64
 800c67a:	f7fc fe55 	bl	8009328 <HAL_Delay>
}
 800c67e:	4620      	mov	r0, r4
 800c680:	bd38      	pop	{r3, r4, r5, pc}
    wrSensorRegs8_8(OV2640_JPEG_INIT);
 800c682:	480f      	ldr	r0, [pc, #60]	; (800c6c0 <_Z10initCamerav+0x80>)
 800c684:	f000 fa1a 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorRegs8_8(OV2640_YUV422);
 800c688:	480e      	ldr	r0, [pc, #56]	; (800c6c4 <_Z10initCamerav+0x84>)
 800c68a:	f000 fa17 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorRegs8_8(OV2640_JPEG);
 800c68e:	480e      	ldr	r0, [pc, #56]	; (800c6c8 <_Z10initCamerav+0x88>)
 800c690:	f000 fa14 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorReg8_8(0xff, 0x01);
 800c694:	4629      	mov	r1, r5
 800c696:	20ff      	movs	r0, #255	; 0xff
 800c698:	f000 f9f8 	bl	800ca8c <_Z14wrSensorReg8_8hh>
    wrSensorReg8_8(0x15, 0x00);
 800c69c:	2100      	movs	r1, #0
 800c69e:	2015      	movs	r0, #21
 800c6a0:	f000 f9f4 	bl	800ca8c <_Z14wrSensorReg8_8hh>
    wrSensorRegs8_8(OV2640_320x240_JPEG);
 800c6a4:	4809      	ldr	r0, [pc, #36]	; (800c6cc <_Z10initCamerav+0x8c>)
 800c6a6:	f000 fa09 	bl	800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>
    HAL_Delay(100);
 800c6aa:	2064      	movs	r0, #100	; 0x64
 800c6ac:	f7fc fe3c 	bl	8009328 <HAL_Delay>
 800c6b0:	e7df      	b.n	800c672 <_Z10initCamerav+0x32>
 800c6b2:	bf00      	nop
 800c6b4:	20000014 	.word	0x20000014
 800c6b8:	08031df8 	.word	0x08031df8
 800c6bc:	08032110 	.word	0x08032110
 800c6c0:	08031f90 	.word	0x08031f90
 800c6c4:	08031f7c 	.word	0x08031f7c
 800c6c8:	08031de4 	.word	0x08031de4
 800c6cc:	08032160 	.word	0x08032160

0800c6d0 <_Z22DecodeandProcessAndRGBiiPaPti>:
  }
}

int DecodeandProcessAndRGB(int image_width, int image_height,
                           int8_t *image_data, uint16_t *lcd_data,
                           int scale_factor) {
 800c6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  JpegDec.decodeArray(imgBuf, imgLength);
 800c6d4:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 800c8b4 <_Z22DecodeandProcessAndRGBiiPaPti+0x1e4>
                           int scale_factor) {
 800c6d8:	b08f      	sub	sp, #60	; 0x3c
  JpegDec.decodeArray(imgBuf, imgLength);
 800c6da:	4d74      	ldr	r5, [pc, #464]	; (800c8ac <_Z22DecodeandProcessAndRGBiiPaPti+0x1dc>)
                           int scale_factor) {
 800c6dc:	460c      	mov	r4, r1
 800c6de:	4606      	mov	r6, r0
 800c6e0:	900b      	str	r0, [sp, #44]	; 0x2c
 800c6e2:	9203      	str	r2, [sp, #12]
  JpegDec.decodeArray(imgBuf, imgLength);
 800c6e4:	4650      	mov	r0, sl
 800c6e6:	4972      	ldr	r1, [pc, #456]	; (800c8b0 <_Z22DecodeandProcessAndRGBiiPaPti+0x1e0>)
 800c6e8:	682a      	ldr	r2, [r5, #0]
                           int scale_factor) {
 800c6ea:	f8dd b060 	ldr.w	fp, [sp, #96]	; 0x60
 800c6ee:	930d      	str	r3, [sp, #52]	; 0x34
  JpegDec.decodeArray(imgBuf, imgLength);
 800c6f0:	f7ff ff32 	bl	800c558 <_ZN11JPEGDecoder11decodeArrayEPKhm>

  const int keep_x_mcus = image_width / JpegDec.MCUWidth;
  const int keep_y_mcus = image_height / JpegDec.MCUHeight;

  const int skip_x_mcus = JpegDec.MCUSPerRow - keep_x_mcus;
 800c6f4:	f8da 1074 	ldr.w	r1, [sl, #116]	; 0x74
  const int keep_y_mcus = image_height / JpegDec.MCUHeight;
 800c6f8:	e9da 2320 	ldrd	r2, r3, [sl, #128]	; 0x80
  const int keep_x_mcus = image_width / JpegDec.MCUWidth;
 800c6fc:	fb96 f2f2 	sdiv	r2, r6, r2

  const int skip_start_x_mcus = skip_x_mcus / 2;
 800c700:	1a89      	subs	r1, r1, r2
 800c702:	bf48      	it	mi
 800c704:	3101      	addmi	r1, #1
 800c706:	1049      	asrs	r1, r1, #1
 800c708:	4608      	mov	r0, r1
 800c70a:	9109      	str	r1, [sp, #36]	; 0x24

  const int skip_end_x_mcu_index = skip_start_x_mcus + keep_x_mcus;

  const int skip_y_mcus = JpegDec.MCUSPerCol - keep_y_mcus;
 800c70c:	f8da 1078 	ldr.w	r1, [sl, #120]	; 0x78
  const int skip_end_x_mcu_index = skip_start_x_mcus + keep_x_mcus;
 800c710:	4402      	add	r2, r0
  uint16_t *pImg;

  uint16_t color;

  for (int i = 0;
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c712:	980b      	ldr	r0, [sp, #44]	; 0x2c
  const int keep_y_mcus = image_height / JpegDec.MCUHeight;
 800c714:	fb94 f3f3 	sdiv	r3, r4, r3
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c718:	fb90 f0fb 	sdiv	r0, r0, fp
  const int skip_end_x_mcu_index = skip_start_x_mcus + keep_x_mcus;
 800c71c:	920c      	str	r2, [sp, #48]	; 0x30
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800c71e:	1ac9      	subs	r1, r1, r3
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c720:	9004      	str	r0, [sp, #16]
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800c722:	bf48      	it	mi
 800c724:	3101      	addmi	r1, #1
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c726:	fb94 f2fb 	sdiv	r2, r4, fp
 800c72a:	fb00 f202 	mul.w	r2, r0, r2
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800c72e:	1049      	asrs	r1, r1, #1
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c730:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  const int skip_end_y_mcu_index = skip_start_y_mcus + keep_y_mcus;
 800c734:	440b      	add	r3, r1
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800c736:	9105      	str	r1, [sp, #20]
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c738:	2a00      	cmp	r2, #0
  const int skip_end_y_mcu_index = skip_start_y_mcus + keep_y_mcus;
 800c73a:	930a      	str	r3, [sp, #40]	; 0x28
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800c73c:	dd03      	ble.n	800c746 <_Z22DecodeandProcessAndRGBiiPaPti+0x76>
 800c73e:	2180      	movs	r1, #128	; 0x80
 800c740:	9803      	ldr	r0, [sp, #12]
 800c742:	f01c fb30 	bl	8028da6 <memset>
 800c746:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        }
        if (scale_factor != 1 &&
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
          continue;

        if (image_width % scale_factor != 0)
 800c748:	9a04      	ldr	r2, [sp, #16]
 800c74a:	0059      	lsls	r1, r3, #1
 800c74c:	4610      	mov	r0, r2
 800c74e:	9108      	str	r1, [sp, #32]
 800c750:	fb0b 3210 	mls	r2, fp, r0, r3
 800c754:	18cb      	adds	r3, r1, r3
 800c756:	9206      	str	r2, [sp, #24]
 800c758:	9307      	str	r3, [sp, #28]
  while (JpegDec.read()) {
 800c75a:	4856      	ldr	r0, [pc, #344]	; (800c8b4 <_Z22DecodeandProcessAndRGBiiPaPti+0x1e4>)
 800c75c:	f7ff fcfc 	bl	800c158 <_ZN11JPEGDecoder4readEv>
 800c760:	2800      	cmp	r0, #0
 800c762:	f000 8097 	beq.w	800c894 <_Z22DecodeandProcessAndRGBiiPaPti+0x1c4>
    if (JpegDec.MCUy < skip_start_y_mcus) {
 800c766:	f8da 308c 	ldr.w	r3, [sl, #140]	; 0x8c
 800c76a:	9a05      	ldr	r2, [sp, #20]
 800c76c:	4293      	cmp	r3, r2
 800c76e:	dbf4      	blt.n	800c75a <_Z22DecodeandProcessAndRGBiiPaPti+0x8a>
    if (JpegDec.MCUy >= skip_end_y_mcu_index) {
 800c770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    if (JpegDec.MCUx < skip_start_x_mcus ||
 800c772:	f8da 1088 	ldr.w	r1, [sl, #136]	; 0x88
    if (JpegDec.MCUy >= skip_end_y_mcu_index) {
 800c776:	4293      	cmp	r3, r2
 800c778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c77a:	bfb4      	ite	lt
 800c77c:	2200      	movlt	r2, #0
 800c77e:	2201      	movge	r2, #1
 800c780:	4281      	cmp	r1, r0
 800c782:	bfb8      	it	lt
 800c784:	f042 0201 	orrlt.w	r2, r2, #1
 800c788:	2a00      	cmp	r2, #0
 800c78a:	d1e6      	bne.n	800c75a <_Z22DecodeandProcessAndRGBiiPaPti+0x8a>
 800c78c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c78e:	4291      	cmp	r1, r2
 800c790:	bfb4      	ite	lt
 800c792:	2400      	movlt	r4, #0
 800c794:	2401      	movge	r4, #1
 800c796:	2c00      	cmp	r4, #0
 800c798:	d1df      	bne.n	800c75a <_Z22DecodeandProcessAndRGBiiPaPti+0x8a>
    int relative_mcu_y = JpegDec.MCUy - skip_start_y_mcus;
 800c79a:	9a05      	ldr	r2, [sp, #20]
    int relative_mcu_x = JpegDec.MCUx - skip_start_x_mcus;
 800c79c:	1a09      	subs	r1, r1, r0
    pImg = JpegDec.pImage;
 800c79e:	f8da e060 	ldr.w	lr, [sl, #96]	; 0x60
    int relative_mcu_y = JpegDec.MCUy - skip_start_y_mcus;
 800c7a2:	1a9b      	subs	r3, r3, r2
    int y_origin = relative_mcu_y * JpegDec.MCUHeight;
 800c7a4:	e9da 2020 	ldrd	r2, r0, [sl, #128]	; 0x80
    int x_origin = relative_mcu_x * JpegDec.MCUWidth;
 800c7a8:	fb02 f101 	mul.w	r1, r2, r1
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800c7ac:	2800      	cmp	r0, #0
    int y_origin = relative_mcu_y * JpegDec.MCUHeight;
 800c7ae:	fb00 f703 	mul.w	r7, r0, r3
    int x_origin = relative_mcu_x * JpegDec.MCUWidth;
 800c7b2:	9100      	str	r1, [sp, #0]
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800c7b4:	ddd1      	ble.n	800c75a <_Z22DecodeandProcessAndRGBiiPaPti+0x8a>
 800c7b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7b8:	9402      	str	r4, [sp, #8]
 800c7ba:	fb03 1307 	mla	r3, r3, r7, r1
 800c7be:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c7c0:	ea4f 0943 	mov.w	r9, r3, lsl #1
 800c7c4:	444b      	add	r3, r9
 800c7c6:	4489      	add	r9, r1
 800c7c8:	9903      	ldr	r1, [sp, #12]
 800c7ca:	18cb      	adds	r3, r1, r3
 800c7cc:	9301      	str	r3, [sp, #4]
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800c7ce:	2a00      	cmp	r2, #0
 800c7d0:	dd4e      	ble.n	800c870 <_Z22DecodeandProcessAndRGBiiPaPti+0x1a0>
 800c7d2:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	e013      	b.n	800c802 <_Z22DecodeandProcessAndRGBiiPaPti+0x132>
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
 800c7da:	fb97 f8fb 	sdiv	r8, r7, fp
 800c7de:	fb0b 7418 	mls	r4, fp, r8, r7
        if (scale_factor != 1 &&
 800c7e2:	b93c      	cbnz	r4, 800c7f4 <_Z22DecodeandProcessAndRGBiiPaPti+0x124>
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
 800c7e4:	fb96 f5fb 	sdiv	r5, r6, fp
 800c7e8:	fb0b 6615 	mls	r6, fp, r5, r6
 800c7ec:	b916      	cbnz	r6, 800c7f4 <_Z22DecodeandProcessAndRGBiiPaPti+0x124>
        if (image_width % scale_factor != 0)
 800c7ee:	9c06      	ldr	r4, [sp, #24]
 800c7f0:	2c00      	cmp	r4, #0
 800c7f2:	d053      	beq.n	800c89c <_Z22DecodeandProcessAndRGBiiPaPti+0x1cc>
 800c7f4:	f8da 2080 	ldr.w	r2, [sl, #128]	; 0x80
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800c7f8:	3301      	adds	r3, #1
 800c7fa:	f10c 0c03 	add.w	ip, ip, #3
 800c7fe:	4293      	cmp	r3, r2
 800c800:	da34      	bge.n	800c86c <_Z22DecodeandProcessAndRGBiiPaPti+0x19c>
        if (current_y >= 120)
 800c802:	2f77      	cmp	r7, #119	; 0x77
        color = *pImg++;
 800c804:	f10e 0e02 	add.w	lr, lr, #2
        if (current_y >= 120)
 800c808:	dcf6      	bgt.n	800c7f8 <_Z22DecodeandProcessAndRGBiiPaPti+0x128>
        color = *pImg++;
 800c80a:	f83e 4c02 	ldrh.w	r4, [lr, #-2]
        if (scale_factor == 1) {
 800c80e:	f1bb 0f01 	cmp.w	fp, #1
 800c812:	9a00      	ldr	r2, [sp, #0]
        r = ((color & 0xF800) >> 11) * 8;
 800c814:	ea4f 20d4 	mov.w	r0, r4, lsr #11
        b = ((color & 0x001F) >> 0) * 8;
 800c818:	f004 011f 	and.w	r1, r4, #31
 800c81c:	eb03 0602 	add.w	r6, r3, r2
        g = ((color & 0x07E0) >> 5) * 4;
 800c820:	f3c4 1245 	ubfx	r2, r4, #5, #6
        lcd_data[index] = color;
 800c824:	f829 4013 	strh.w	r4, [r9, r3, lsl #1]
        r = ((color & 0xF800) >> 11) * 8;
 800c828:	ea4f 00c0 	mov.w	r0, r0, lsl #3
        g = ((color & 0x07E0) >> 5) * 4;
 800c82c:	ea4f 0282 	mov.w	r2, r2, lsl #2
        b = ((color & 0x001F) >> 0) * 8;
 800c830:	ea4f 01c1 	mov.w	r1, r1, lsl #3
        if (scale_factor == 1) {
 800c834:	d1d1      	bne.n	800c7da <_Z22DecodeandProcessAndRGBiiPaPti+0x10a>
          image_data[index * 3] = r - 128;
 800c836:	3880      	subs	r0, #128	; 0x80
          image_data[index * 3 + 1] = g - 128;
 800c838:	3a80      	subs	r2, #128	; 0x80
          image_data[index * 3 + 2] = b - 128;
 800c83a:	3980      	subs	r1, #128	; 0x80
 800c83c:	4635      	mov	r5, r6
          image_data[index * 3] = r - 128;
 800c83e:	b240      	sxtb	r0, r0
 800c840:	46b8      	mov	r8, r7
          image_data[index * 3 + 1] = g - 128;
 800c842:	b252      	sxtb	r2, r2
          image_data[index * 3 + 2] = b - 128;
 800c844:	b249      	sxtb	r1, r1
          image_data[index * 3] = r - 128;
 800c846:	f88c 0000 	strb.w	r0, [ip]
          image_data[index * 3 + 1] = g - 128;
 800c84a:	f88c 2001 	strb.w	r2, [ip, #1]
          image_data[index * 3 + 2] = b - 128;
 800c84e:	f88c 1002 	strb.w	r1, [ip, #2]
          lcd_data[index] = color;
 800c852:	f829 4013 	strh.w	r4, [r9, r3, lsl #1]
          continue;
        int width = image_width;
        if (width > 120)
          width = 120;
        int Iindex = (current_y / scale_factor) * (image_width / scale_factor) +
 800c856:	9c04      	ldr	r4, [sp, #16]
                     current_x / scale_factor;

        image_data[Iindex * 3] = r - 128;
        image_data[Iindex * 3 + 1] = g - 128;
 800c858:	9e03      	ldr	r6, [sp, #12]
        int Iindex = (current_y / scale_factor) * (image_width / scale_factor) +
 800c85a:	fb04 5508 	mla	r5, r4, r8, r5
        image_data[Iindex * 3] = r - 128;
 800c85e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
        image_data[Iindex * 3 + 1] = g - 128;
 800c862:	1974      	adds	r4, r6, r5
        image_data[Iindex * 3] = r - 128;
 800c864:	5570      	strb	r0, [r6, r5]
        image_data[Iindex * 3 + 1] = g - 128;
 800c866:	7062      	strb	r2, [r4, #1]
        image_data[Iindex * 3 + 2] = b - 128;
 800c868:	70a1      	strb	r1, [r4, #2]
 800c86a:	e7c3      	b.n	800c7f4 <_Z22DecodeandProcessAndRGBiiPaPti+0x124>
 800c86c:	f8da 0084 	ldr.w	r0, [sl, #132]	; 0x84
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800c870:	9b02      	ldr	r3, [sp, #8]
 800c872:	3701      	adds	r7, #1
 800c874:	9908      	ldr	r1, [sp, #32]
 800c876:	3301      	adds	r3, #1
 800c878:	9c07      	ldr	r4, [sp, #28]
 800c87a:	4489      	add	r9, r1
 800c87c:	9901      	ldr	r1, [sp, #4]
 800c87e:	4283      	cmp	r3, r0
 800c880:	9302      	str	r3, [sp, #8]
 800c882:	4421      	add	r1, r4
 800c884:	9101      	str	r1, [sp, #4]
 800c886:	dba2      	blt.n	800c7ce <_Z22DecodeandProcessAndRGBiiPaPti+0xfe>
  while (JpegDec.read()) {
 800c888:	480a      	ldr	r0, [pc, #40]	; (800c8b4 <_Z22DecodeandProcessAndRGBiiPaPti+0x1e4>)
 800c88a:	f7ff fc65 	bl	800c158 <_ZN11JPEGDecoder4readEv>
 800c88e:	2800      	cmp	r0, #0
 800c890:	f47f af69 	bne.w	800c766 <_Z22DecodeandProcessAndRGBiiPaPti+0x96>
      }
    }
  }
}
 800c894:	2000      	movs	r0, #0
 800c896:	b00f      	add	sp, #60	; 0x3c
 800c898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c89c:	3880      	subs	r0, #128	; 0x80
 800c89e:	3a80      	subs	r2, #128	; 0x80
 800c8a0:	3980      	subs	r1, #128	; 0x80
 800c8a2:	b240      	sxtb	r0, r0
 800c8a4:	b252      	sxtb	r2, r2
 800c8a6:	b249      	sxtb	r1, r1
 800c8a8:	e7d5      	b.n	800c856 <_Z22DecodeandProcessAndRGBiiPaPti+0x186>
 800c8aa:	bf00      	nop
 800c8ac:	2000a4d4 	.word	0x2000a4d4
 800c8b0:	200090d4 	.word	0x200090d4
 800c8b4:	20009044 	.word	0x20009044

0800c8b8 <_Z12StartCapturev>:
  read_fifo_burst();

  return 0;
}

int StartCapture() {
 800c8b8:	b508      	push	{r3, lr}
void flush_fifo(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800c8ba:	2101      	movs	r1, #1
 800c8bc:	2004      	movs	r0, #4
 800c8be:	f000 f9e3 	bl	800cc88 <_Z11camWriteReghh>

  flush_fifo();
  HAL_Delay(1);
 800c8c2:	2001      	movs	r0, #1
 800c8c4:	f7fc fd30 	bl	8009328 <HAL_Delay>
void clear_fifo_flag(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800c8c8:	2101      	movs	r1, #1
 800c8ca:	2004      	movs	r0, #4
 800c8cc:	f000 f9dc 	bl	800cc88 <_Z11camWriteReghh>
  clear_fifo_flag();
  HAL_Delay(1);
 800c8d0:	2001      	movs	r0, #1
 800c8d2:	f7fc fd29 	bl	8009328 <HAL_Delay>
void start_capture(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_START_MASK); }
 800c8d6:	2102      	movs	r1, #2
 800c8d8:	2004      	movs	r0, #4
 800c8da:	f000 f9d5 	bl	800cc88 <_Z11camWriteReghh>

  start_capture();

  return 0;
}
 800c8de:	2000      	movs	r0, #0
 800c8e0:	bd08      	pop	{r3, pc}
 800c8e2:	bf00      	nop

0800c8e4 <_Z15read_fifo_burstv>:
  read_fifo_burst();

  return 0;
}

uint8_t read_fifo_burst() {
 800c8e4:	b570      	push	{r4, r5, r6, lr}
  len1 = camReadReg(FIFO_SIZE1);
 800c8e6:	2042      	movs	r0, #66	; 0x42
uint8_t read_fifo_burst() {
 800c8e8:	b082      	sub	sp, #8
  len1 = camReadReg(FIFO_SIZE1);
 800c8ea:	f000 fa25 	bl	800cd38 <_Z10camReadRegh>
 800c8ee:	4604      	mov	r4, r0
  len2 = camReadReg(FIFO_SIZE2);
 800c8f0:	2043      	movs	r0, #67	; 0x43
 800c8f2:	f000 fa21 	bl	800cd38 <_Z10camReadRegh>
 800c8f6:	4605      	mov	r5, r0
  len3 = camReadReg(FIFO_SIZE3) & 0x7f;
 800c8f8:	2044      	movs	r0, #68	; 0x44
 800c8fa:	f000 fa1d 	bl	800cd38 <_Z10camReadRegh>
 800c8fe:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  length = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 800c902:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  uint32_t length = read_fifo_length();
  if (length >= MAX_FIFO_SIZE) {

    return 0;
  }
  if (length == 0) {
 800c906:	4b18      	ldr	r3, [pc, #96]	; (800c968 <_Z15read_fifo_burstv+0x84>)
  length = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 800c908:	ea44 4500 	orr.w	r5, r4, r0, lsl #16
  if (length == 0) {
 800c90c:	1e6c      	subs	r4, r5, #1
 800c90e:	429c      	cmp	r4, r3
 800c910:	d902      	bls.n	800c918 <_Z15read_fifo_burstv+0x34>

    return 0;
 800c912:	2000      	movs	r0, #0

  ARDUCAM_CS_HIGH;

  is_header = false;
  return 1;
}
 800c914:	b002      	add	sp, #8
 800c916:	bd70      	pop	{r4, r5, r6, pc}
  ARDUCAM_CS_LOW;
 800c918:	2200      	movs	r2, #0
 800c91a:	2101      	movs	r1, #1
 800c91c:	4813      	ldr	r0, [pc, #76]	; (800c96c <_Z15read_fifo_burstv+0x88>)
 800c91e:	f7fd f8f5 	bl	8009b0c <HAL_GPIO_WritePin>
  camTransfers(imgBuf, length);
 800c922:	4e13      	ldr	r6, [pc, #76]	; (800c970 <_Z15read_fifo_burstv+0x8c>)
  volatile uint8_t burst = camTransfer(BURST_FIFO_READ);
 800c924:	203c      	movs	r0, #60	; 0x3c
 800c926:	f000 f9d1 	bl	800cccc <_Z11camTransferh>
 800c92a:	4603      	mov	r3, r0
  camTransfers(imgBuf, length);
 800c92c:	4629      	mov	r1, r5
 800c92e:	4630      	mov	r0, r6
  volatile uint8_t burst = camTransfer(BURST_FIFO_READ);
 800c930:	f88d 3007 	strb.w	r3, [sp, #7]
  camTransfers(imgBuf, length);
 800c934:	f000 f9e0 	bl	800ccf8 <_Z12camTransfersPhm>
  for (index = length - 1; index >= 0; index--) {
 800c938:	4623      	mov	r3, r4
 800c93a:	1930      	adds	r0, r6, r4
    if (imgBuf[index] != 0) {
 800c93c:	f810 2901 	ldrb.w	r2, [r0], #-1
 800c940:	b982      	cbnz	r2, 800c964 <_Z15read_fifo_burstv+0x80>
  for (index = length - 1; index >= 0; index--) {
 800c942:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 800c946:	d2f9      	bcs.n	800c93c <_Z15read_fifo_burstv+0x58>
 800c948:	4613      	mov	r3, r2
  ARDUCAM_CS_HIGH;
 800c94a:	2201      	movs	r2, #1
  imgLength = index + 1;
 800c94c:	4c09      	ldr	r4, [pc, #36]	; (800c974 <_Z15read_fifo_burstv+0x90>)
  ARDUCAM_CS_HIGH;
 800c94e:	4807      	ldr	r0, [pc, #28]	; (800c96c <_Z15read_fifo_burstv+0x88>)
 800c950:	4611      	mov	r1, r2
  imgLength = index + 1;
 800c952:	6023      	str	r3, [r4, #0]
  ARDUCAM_CS_HIGH;
 800c954:	f7fd f8da 	bl	8009b0c <HAL_GPIO_WritePin>
  is_header = false;
 800c958:	4b07      	ldr	r3, [pc, #28]	; (800c978 <_Z15read_fifo_burstv+0x94>)
 800c95a:	2200      	movs	r2, #0
  return 1;
 800c95c:	2001      	movs	r0, #1
  is_header = false;
 800c95e:	701a      	strb	r2, [r3, #0]
}
 800c960:	b002      	add	sp, #8
 800c962:	bd70      	pop	{r4, r5, r6, pc}
 800c964:	3301      	adds	r3, #1
 800c966:	e7f0      	b.n	800c94a <_Z15read_fifo_burstv+0x66>
 800c968:	0005fffd 	.word	0x0005fffd
 800c96c:	40022000 	.word	0x40022000
 800c970:	200090d4 	.word	0x200090d4
 800c974:	2000a4d4 	.word	0x2000a4d4
 800c978:	2000a4d8 	.word	0x2000a4d8

0800c97c <_Z11ReadCapturev>:
int ReadCapture() {
 800c97c:	b508      	push	{r3, lr}
  while (!camReadRegBit(ARDUCHIP_TRIG, CAP_DONE_MASK)) {
 800c97e:	2108      	movs	r1, #8
 800c980:	2041      	movs	r0, #65	; 0x41
 800c982:	f000 f9fb 	bl	800cd7c <_Z13camReadRegBithh>
 800c986:	2800      	cmp	r0, #0
 800c988:	d0f9      	beq.n	800c97e <_Z11ReadCapturev+0x2>
void clear_fifo_flag(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800c98a:	2101      	movs	r1, #1
 800c98c:	2004      	movs	r0, #4
 800c98e:	f000 f97b 	bl	800cc88 <_Z11camWriteReghh>
  read_fifo_burst();
 800c992:	f7ff ffa7 	bl	800c8e4 <_Z15read_fifo_burstv>
}
 800c996:	2000      	movs	r0, #0
 800c998:	bd08      	pop	{r3, pc}
 800c99a:	bf00      	nop

0800c99c <_Z11camI2CSetupv>:
  while (cycleCount--)
    ;
}

static I2C_HandleTypeDef I2cHandle;
int camI2CSetup() {
 800c99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  int error = 0;

  I2cHandle.Instance = I2Cx;
 800c9a0:	4c37      	ldr	r4, [pc, #220]	; (800ca80 <_Z11camI2CSetupv+0xe4>)
  I2cHandle.Init.Timing = I2C_TIMING;
  I2cHandle.Init.OwnAddress1 = I2C_ADDRESS;
 800c9a2:	220f      	movs	r2, #15
  I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  I2cHandle.Init.OwnAddress2 = 0xFF;
 800c9a4:	23ff      	movs	r3, #255	; 0xff
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c9a6:	2600      	movs	r6, #0
  I2cHandle.Init.Timing = I2C_TIMING;
 800c9a8:	4936      	ldr	r1, [pc, #216]	; (800ca84 <_Z11camI2CSetupv+0xe8>)
  I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c9aa:	2701      	movs	r7, #1
  I2cHandle.Instance = I2Cx;
 800c9ac:	4d36      	ldr	r5, [pc, #216]	; (800ca88 <_Z11camI2CSetupv+0xec>)
int camI2CSetup() {
 800c9ae:	b084      	sub	sp, #16
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;

  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c9b0:	4620      	mov	r0, r4
  I2cHandle.Init.OwnAddress1 = I2C_ADDRESS;
 800c9b2:	60a2      	str	r2, [r4, #8]
  I2cHandle.Init.OwnAddress2 = 0xFF;
 800c9b4:	6163      	str	r3, [r4, #20]
#define TEST
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
  uint8_t tx_buffer[2];
  tx_buffer[0] = regID & 0xFF;
  tx_buffer[1] = regDat & 0xFF;
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c9b6:	f04f 080a 	mov.w	r8, #10
  I2cHandle.Instance = I2Cx;
 800c9ba:	6025      	str	r5, [r4, #0]
  tx_buffer[0] = regID & 0xFF;
 800c9bc:	ad04      	add	r5, sp, #16
  I2cHandle.Init.Timing = I2C_TIMING;
 800c9be:	6061      	str	r1, [r4, #4]
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c9c0:	e9c4 7603 	strd	r7, r6, [r4, #12]
  I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c9c4:	e9c4 6607 	strd	r6, r6, [r4, #28]
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c9c8:	f7fd f9ea 	bl	8009da0 <HAL_I2C_Init>
  HAL_I2CEx_ConfigAnalogFilter(&I2cHandle, I2C_ANALOGFILTER_ENABLE);
 800c9cc:	4631      	mov	r1, r6
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c9ce:	1b86      	subs	r6, r0, r6
  HAL_I2CEx_ConfigAnalogFilter(&I2cHandle, I2C_ANALOGFILTER_ENABLE);
 800c9d0:	4620      	mov	r0, r4
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c9d2:	bf18      	it	ne
 800c9d4:	2601      	movne	r6, #1
  HAL_I2CEx_ConfigAnalogFilter(&I2cHandle, I2C_ANALOGFILTER_ENABLE);
 800c9d6:	f7fd fbd5 	bl	800a184 <HAL_I2CEx_ConfigAnalogFilter>
  tx_buffer[0] = regID & 0xFF;
 800c9da:	f240 13ff 	movw	r3, #511	; 0x1ff
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c9de:	2160      	movs	r1, #96	; 0x60
 800c9e0:	f8cd 8000 	str.w	r8, [sp]
 800c9e4:	4620      	mov	r0, r4
  tx_buffer[0] = regID & 0xFF;
 800c9e6:	f825 3d04 	strh.w	r3, [r5, #-4]!
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c9ea:	2302      	movs	r3, #2
 800c9ec:	462a      	mov	r2, r5
 800c9ee:	f7fd fa2b 	bl	8009e48 <HAL_I2C_Master_Transmit>
                          sizeof(tx_buffer), SSCB_TIMEOUT);

  HAL_Delay(1);
 800c9f2:	4638      	mov	r0, r7
 800c9f4:	f7fc fc98 	bl	8009328 <HAL_Delay>

  return 1;
}

int rdSensorReg8_8(uint8_t regID, uint8_t *regDat) {
  if (HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, &regID, 1,
 800c9f8:	462a      	mov	r2, r5
 800c9fa:	f8cd 8000 	str.w	r8, [sp]
 800c9fe:	463b      	mov	r3, r7
 800ca00:	4620      	mov	r0, r4
 800ca02:	2160      	movs	r1, #96	; 0x60
 800ca04:	f88d 800c 	strb.w	r8, [sp, #12]
 800ca08:	f7fd fa1e 	bl	8009e48 <HAL_I2C_Master_Transmit>
 800ca0c:	b1a0      	cbz	r0, 800ca38 <_Z11camI2CSetupv+0x9c>
 800ca0e:	210b      	movs	r1, #11
 800ca10:	aa04      	add	r2, sp, #16
 800ca12:	240a      	movs	r4, #10
 800ca14:	2301      	movs	r3, #1
 800ca16:	f802 1d05 	strb.w	r1, [r2, #-5]!
 800ca1a:	2160      	movs	r1, #96	; 0x60
 800ca1c:	9400      	str	r4, [sp, #0]
 800ca1e:	4818      	ldr	r0, [pc, #96]	; (800ca80 <_Z11camI2CSetupv+0xe4>)
 800ca20:	f7fd fa12 	bl	8009e48 <HAL_I2C_Master_Transmit>
 800ca24:	b1d0      	cbz	r0, 800ca5c <_Z11camI2CSetupv+0xc0>
  if ((vid != 0x26) && ((pid != 0x41) || (pid != 0x42))) {
 800ca26:	f89d 0009 	ldrb.w	r0, [sp, #9]
}
 800ca2a:	2826      	cmp	r0, #38	; 0x26
 800ca2c:	bf0c      	ite	eq
 800ca2e:	4630      	moveq	r0, r6
 800ca30:	1c70      	addne	r0, r6, #1
 800ca32:	b004      	add	sp, #16
 800ca34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                              SSCB_TIMEOUT) != HAL_OK)
    return false;

  HAL_Delay(1);
 800ca38:	4638      	mov	r0, r7
 800ca3a:	f7fc fc75 	bl	8009328 <HAL_Delay>

  if (HAL_I2C_Master_Receive(&I2cHandle, CAM_READ_ADDRESS, (uint8_t *)regDat, 1,
 800ca3e:	f8cd 8000 	str.w	r8, [sp]
 800ca42:	4620      	mov	r0, r4
 800ca44:	463b      	mov	r3, r7
 800ca46:	f10d 0209 	add.w	r2, sp, #9
 800ca4a:	2161      	movs	r1, #97	; 0x61
 800ca4c:	f7fd facc 	bl	8009fe8 <HAL_I2C_Master_Receive>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d1dc      	bne.n	800ca0e <_Z11camI2CSetupv+0x72>
                             SSCB_TIMEOUT) != HAL_OK)
    return false;

  HAL_Delay(1);
 800ca54:	4638      	mov	r0, r7
 800ca56:	f7fc fc67 	bl	8009328 <HAL_Delay>
 800ca5a:	e7d8      	b.n	800ca0e <_Z11camI2CSetupv+0x72>
  HAL_Delay(1);
 800ca5c:	2001      	movs	r0, #1
 800ca5e:	f7fc fc63 	bl	8009328 <HAL_Delay>
  if (HAL_I2C_Master_Receive(&I2cHandle, CAM_READ_ADDRESS, (uint8_t *)regDat, 1,
 800ca62:	9400      	str	r4, [sp, #0]
 800ca64:	2301      	movs	r3, #1
 800ca66:	eb0d 0204 	add.w	r2, sp, r4
 800ca6a:	2161      	movs	r1, #97	; 0x61
 800ca6c:	4804      	ldr	r0, [pc, #16]	; (800ca80 <_Z11camI2CSetupv+0xe4>)
 800ca6e:	f7fd fabb 	bl	8009fe8 <HAL_I2C_Master_Receive>
 800ca72:	2800      	cmp	r0, #0
 800ca74:	d1d7      	bne.n	800ca26 <_Z11camI2CSetupv+0x8a>
  HAL_Delay(1);
 800ca76:	2001      	movs	r0, #1
 800ca78:	f7fc fc56 	bl	8009328 <HAL_Delay>
 800ca7c:	e7d3      	b.n	800ca26 <_Z11camI2CSetupv+0x8a>
 800ca7e:	bf00      	nop
 800ca80:	2000a4dc 	.word	0x2000a4dc
 800ca84:	40912732 	.word	0x40912732
 800ca88:	40005400 	.word	0x40005400

0800ca8c <_Z14wrSensorReg8_8hh>:
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
 800ca8c:	b500      	push	{lr}
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800ca8e:	220a      	movs	r2, #10
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
 800ca90:	b085      	sub	sp, #20
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800ca92:	2302      	movs	r3, #2
  tx_buffer[0] = regID & 0xFF;
 800ca94:	f88d 000c 	strb.w	r0, [sp, #12]
  tx_buffer[1] = regDat & 0xFF;
 800ca98:	f88d 100d 	strb.w	r1, [sp, #13]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800ca9c:	2160      	movs	r1, #96	; 0x60
 800ca9e:	9200      	str	r2, [sp, #0]
 800caa0:	aa03      	add	r2, sp, #12
 800caa2:	4805      	ldr	r0, [pc, #20]	; (800cab8 <_Z14wrSensorReg8_8hh+0x2c>)
 800caa4:	f7fd f9d0 	bl	8009e48 <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 800caa8:	2001      	movs	r0, #1
 800caaa:	f7fc fc3d 	bl	8009328 <HAL_Delay>
}
 800caae:	2001      	movs	r0, #1
 800cab0:	b005      	add	sp, #20
 800cab2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cab6:	bf00      	nop
 800cab8:	2000a4dc 	.word	0x2000a4dc

0800cabc <_Z15wrSensorRegs8_8PK10sensor_reg>:
int wrSensorRegs8_8(const struct sensor_reg reglist[]) {
 800cabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cac0:	1c84      	adds	r4, r0, #2
 800cac2:	b084      	sub	sp, #16
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800cac4:	f04f 080a 	mov.w	r8, #10
 800cac8:	4f0e      	ldr	r7, [pc, #56]	; (800cb04 <_Z15wrSensorRegs8_8PK10sensor_reg+0x48>)
    reg_addr = next->reg;
 800caca:	f814 5c02 	ldrb.w	r5, [r4, #-2]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800cace:	2302      	movs	r3, #2
    reg_val = next->val;
 800cad0:	f814 6c01 	ldrb.w	r6, [r4, #-1]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800cad4:	aa03      	add	r2, sp, #12
 800cad6:	2160      	movs	r1, #96	; 0x60
 800cad8:	f8cd 8000 	str.w	r8, [sp]
 800cadc:	4638      	mov	r0, r7
  tx_buffer[0] = regID & 0xFF;
 800cade:	f88d 500c 	strb.w	r5, [sp, #12]
  tx_buffer[1] = regDat & 0xFF;
 800cae2:	f88d 600d 	strb.w	r6, [sp, #13]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800cae6:	f7fd f9af 	bl	8009e48 <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 800caea:	2001      	movs	r0, #1
 800caec:	3402      	adds	r4, #2
 800caee:	f7fc fc1b 	bl	8009328 <HAL_Delay>
  while ((reg_addr != 0xff) | (reg_val != 0xff)) {
 800caf2:	2dff      	cmp	r5, #255	; 0xff
 800caf4:	d1e9      	bne.n	800caca <_Z15wrSensorRegs8_8PK10sensor_reg+0xe>
 800caf6:	2eff      	cmp	r6, #255	; 0xff
 800caf8:	d1e7      	bne.n	800caca <_Z15wrSensorRegs8_8PK10sensor_reg+0xe>
}
 800cafa:	2001      	movs	r0, #1
 800cafc:	b004      	add	sp, #16
 800cafe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb02:	bf00      	nop
 800cb04:	2000a4dc 	.word	0x2000a4dc

0800cb08 <_Z15camSPIErrorTestv>:
  camSPIReset();
  error += camSPIErrorTest();
  return error;
}

int camSPIErrorTest() {
 800cb08:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t val = 0x55;
  volatile uint8_t rval;
  int error = 0;
 800cb0a:	2700      	movs	r7, #0
int camSPIErrorTest() {
 800cb0c:	b087      	sub	sp, #28
  uint8_t val = 0x55;
 800cb0e:	2455      	movs	r4, #85	; 0x55
  HAL_Delay(100);
}

void camWriteReg(const uint8_t reg, const uint8_t val) {
  uint8_t buff[2] = {reg | 0x80, val};
  ARDUCAM_CS_LOW;
 800cb10:	4d22      	ldr	r5, [pc, #136]	; (800cb9c <_Z15camSPIErrorTestv+0x94>)
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800cb12:	4e23      	ldr	r6, [pc, #140]	; (800cba0 <_Z15camSPIErrorTestv+0x98>)
    val++;
 800cb14:	3401      	adds	r4, #1
  uint8_t buff[2] = {reg | 0x80, val};
 800cb16:	2380      	movs	r3, #128	; 0x80
  ARDUCAM_CS_LOW;
 800cb18:	2200      	movs	r2, #0
 800cb1a:	2101      	movs	r1, #1
    val++;
 800cb1c:	b2e4      	uxtb	r4, r4
  ARDUCAM_CS_LOW;
 800cb1e:	4628      	mov	r0, r5
  uint8_t buff[2] = {reg | 0x80, val};
 800cb20:	f88d 3014 	strb.w	r3, [sp, #20]
 800cb24:	f88d 4015 	strb.w	r4, [sp, #21]
  ARDUCAM_CS_LOW;
 800cb28:	f7fc fff0 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800cb2c:	2364      	movs	r3, #100	; 0x64
 800cb2e:	2202      	movs	r2, #2
 800cb30:	a905      	add	r1, sp, #20
 800cb32:	4630      	mov	r0, r6
 800cb34:	f7fe fc64 	bl	800b400 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800cb38:	2201      	movs	r2, #1
 800cb3a:	4628      	mov	r0, r5
 800cb3c:	4611      	mov	r1, r2
 800cb3e:	f7fc ffe5 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800cb42:	2001      	movs	r0, #1
 800cb44:	f7fc fbf0 	bl	8009328 <HAL_Delay>

  return ret;
}

uint8_t camReadReg(const uint8_t reg) {
  uint8_t buff[2] = {reg, 0x00};
 800cb48:	2300      	movs	r3, #0
  uint8_t rbuff[2];
  ARDUCAM_CS_LOW;
 800cb4a:	2101      	movs	r1, #1
 800cb4c:	4628      	mov	r0, r5
 800cb4e:	461a      	mov	r2, r3
  uint8_t buff[2] = {reg, 0x00};
 800cb50:	f8ad 3010 	strh.w	r3, [sp, #16]
  ARDUCAM_CS_LOW;
 800cb54:	f7fc ffda 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800cb58:	2164      	movs	r1, #100	; 0x64
 800cb5a:	2302      	movs	r3, #2
 800cb5c:	aa05      	add	r2, sp, #20
 800cb5e:	9100      	str	r1, [sp, #0]
 800cb60:	4630      	mov	r0, r6
 800cb62:	a904      	add	r1, sp, #16
 800cb64:	f7fe fd7a 	bl	800b65c <HAL_SPI_TransmitReceive>
                          100);
  ARDUCAM_CS_HIGH;
 800cb68:	2201      	movs	r2, #1
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	4611      	mov	r1, r2
 800cb6e:	f7fc ffcd 	bl	8009b0c <HAL_GPIO_WritePin>

  return rbuff[1];
 800cb72:	f89d 3015 	ldrb.w	r3, [sp, #21]
    rval = camReadReg(0x00);
 800cb76:	f88d 300f 	strb.w	r3, [sp, #15]
    if (rval != val)
 800cb7a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800cb7e:	42a3      	cmp	r3, r4
 800cb80:	d006      	beq.n	800cb90 <_Z15camSPIErrorTestv+0x88>
  for (int i = 0; i < 10; i++) {
 800cb82:	2c5f      	cmp	r4, #95	; 0x5f
      error++;
 800cb84:	f107 0701 	add.w	r7, r7, #1
  for (int i = 0; i < 10; i++) {
 800cb88:	d1c4      	bne.n	800cb14 <_Z15camSPIErrorTestv+0xc>
}
 800cb8a:	4638      	mov	r0, r7
 800cb8c:	b007      	add	sp, #28
 800cb8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  for (int i = 0; i < 10; i++) {
 800cb90:	2c5f      	cmp	r4, #95	; 0x5f
 800cb92:	d1bf      	bne.n	800cb14 <_Z15camSPIErrorTestv+0xc>
}
 800cb94:	4638      	mov	r0, r7
 800cb96:	b007      	add	sp, #28
 800cb98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	40022000 	.word	0x40022000
 800cba0:	2000a528 	.word	0x2000a528

0800cba4 <_Z11camSPISetupv>:
int camSPISetup() {
 800cba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  SpiHandle.Instance = SPIx;
 800cba8:	4c34      	ldr	r4, [pc, #208]	; (800cc7c <_Z11camSPISetupv+0xd8>)
int camSPISetup() {
 800cbaa:	b086      	sub	sp, #24
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800cbac:	f04f 0e10 	mov.w	lr, #16
  SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800cbb0:	f44f 6ce0 	mov.w	ip, #1792	; 0x700
  SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800cbb4:	2600      	movs	r6, #0
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cbb6:	4f32      	ldr	r7, [pc, #200]	; (800cc80 <_Z11camSPISetupv+0xdc>)
  SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800cbb8:	f44f 7200 	mov.w	r2, #512	; 0x200
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800cbbc:	f44f 7382 	mov.w	r3, #260	; 0x104
  SpiHandle.Init.CRCPolynomial = 7;
 800cbc0:	2107      	movs	r1, #7
  SpiHandle.Instance = SPIx;
 800cbc2:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 800cc84 <_Z11camSPISetupv+0xe0>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800cbc6:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800cbc8:	f04f 0902 	mov.w	r9, #2
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800cbcc:	4620      	mov	r0, r4
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800cbce:	f8c4 e01c 	str.w	lr, [r4, #28]
  SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800cbd2:	f8c4 c00c 	str.w	ip, [r4, #12]
  SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800cbd6:	61a2      	str	r2, [r4, #24]
  SpiHandle.Instance = SPIx;
 800cbd8:	f8c4 8000 	str.w	r8, [r4]
  uint8_t buff[2] = {reg | 0x80, val};
 800cbdc:	f10d 0818 	add.w	r8, sp, #24
  SpiHandle.Init.CRCPolynomial = 7;
 800cbe0:	62e1      	str	r1, [r4, #44]	; 0x2c
  SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cbe2:	62a6      	str	r6, [r4, #40]	; 0x28
  SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800cbe4:	e9c4 3601 	strd	r3, r6, [r4, #4]
  SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800cbe8:	e9c4 6604 	strd	r6, r6, [r4, #16]
  SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800cbec:	e9c4 6608 	strd	r6, r6, [r4, #32]
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800cbf0:	f7fe fb9c 	bl	800b32c <HAL_SPI_Init>
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cbf4:	a901      	add	r1, sp, #4
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800cbf6:	4682      	mov	sl, r0
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cbf8:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cbfa:	e9cd 5501 	strd	r5, r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800cbfe:	e9cd 5903 	strd	r5, r9, [sp, #12]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cc02:	f7fc fe5f 	bl	80098c4 <HAL_GPIO_Init>
  uint8_t buff[2] = {reg | 0x80, val};
 800cc06:	f248 0387 	movw	r3, #32903	; 0x8087
  ARDUCAM_CS_LOW;
 800cc0a:	4632      	mov	r2, r6
 800cc0c:	4629      	mov	r1, r5
  uint8_t buff[2] = {reg | 0x80, val};
 800cc0e:	f828 3d18 	strh.w	r3, [r8, #-24]!
  ARDUCAM_CS_LOW;
 800cc12:	4638      	mov	r0, r7
 800cc14:	f7fc ff7a 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800cc18:	2364      	movs	r3, #100	; 0x64
 800cc1a:	4641      	mov	r1, r8
 800cc1c:	464a      	mov	r2, r9
 800cc1e:	4620      	mov	r0, r4
 800cc20:	f7fe fbee 	bl	800b400 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800cc24:	462a      	mov	r2, r5
 800cc26:	4629      	mov	r1, r5
 800cc28:	4638      	mov	r0, r7
 800cc2a:	f7fc ff6f 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800cc2e:	4628      	mov	r0, r5
 800cc30:	f7fc fb7a 	bl	8009328 <HAL_Delay>
  HAL_Delay(100);
 800cc34:	2064      	movs	r0, #100	; 0x64
 800cc36:	f7fc fb77 	bl	8009328 <HAL_Delay>
  uint8_t buff[2] = {reg | 0x80, val};
 800cc3a:	2387      	movs	r3, #135	; 0x87
  ARDUCAM_CS_LOW;
 800cc3c:	4632      	mov	r2, r6
 800cc3e:	4629      	mov	r1, r5
 800cc40:	4638      	mov	r0, r7
  uint8_t buff[2] = {reg | 0x80, val};
 800cc42:	f8ad 3000 	strh.w	r3, [sp]
  ARDUCAM_CS_LOW;
 800cc46:	f7fc ff61 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800cc4a:	2364      	movs	r3, #100	; 0x64
 800cc4c:	4641      	mov	r1, r8
 800cc4e:	464a      	mov	r2, r9
 800cc50:	4620      	mov	r0, r4
 800cc52:	f7fe fbd5 	bl	800b400 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800cc56:	462a      	mov	r2, r5
 800cc58:	4629      	mov	r1, r5
 800cc5a:	4638      	mov	r0, r7
 800cc5c:	f7fc ff56 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800cc60:	4628      	mov	r0, r5
 800cc62:	f7fc fb61 	bl	8009328 <HAL_Delay>
  HAL_Delay(100);
 800cc66:	2064      	movs	r0, #100	; 0x64
 800cc68:	f7fc fb5e 	bl	8009328 <HAL_Delay>
  error += camSPIErrorTest();
 800cc6c:	f7ff ff4c 	bl	800cb08 <_Z15camSPIErrorTestv>
}
 800cc70:	45b2      	cmp	sl, r6
 800cc72:	bf18      	it	ne
 800cc74:	3001      	addne	r0, #1
 800cc76:	b006      	add	sp, #24
 800cc78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc7c:	2000a528 	.word	0x2000a528
 800cc80:	40022000 	.word	0x40022000
 800cc84:	40003800 	.word	0x40003800

0800cc88 <_Z11camWriteReghh>:
void camWriteReg(const uint8_t reg, const uint8_t val) {
 800cc88:	b510      	push	{r4, lr}
  ARDUCAM_CS_LOW;
 800cc8a:	4c0e      	ldr	r4, [pc, #56]	; (800ccc4 <_Z11camWriteReghh+0x3c>)
void camWriteReg(const uint8_t reg, const uint8_t val) {
 800cc8c:	b082      	sub	sp, #8
  uint8_t buff[2] = {reg | 0x80, val};
 800cc8e:	f060 037f 	orn	r3, r0, #127	; 0x7f
  ARDUCAM_CS_LOW;
 800cc92:	2200      	movs	r2, #0
  uint8_t buff[2] = {reg | 0x80, val};
 800cc94:	f88d 1005 	strb.w	r1, [sp, #5]
  ARDUCAM_CS_LOW;
 800cc98:	4620      	mov	r0, r4
 800cc9a:	2101      	movs	r1, #1
  uint8_t buff[2] = {reg | 0x80, val};
 800cc9c:	f88d 3004 	strb.w	r3, [sp, #4]
  ARDUCAM_CS_LOW;
 800cca0:	f7fc ff34 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800cca4:	2364      	movs	r3, #100	; 0x64
 800cca6:	a901      	add	r1, sp, #4
 800cca8:	2202      	movs	r2, #2
 800ccaa:	4807      	ldr	r0, [pc, #28]	; (800ccc8 <_Z11camWriteReghh+0x40>)
 800ccac:	f7fe fba8 	bl	800b400 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	4620      	mov	r0, r4
 800ccb4:	4611      	mov	r1, r2
 800ccb6:	f7fc ff29 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800ccba:	2001      	movs	r0, #1
 800ccbc:	f7fc fb34 	bl	8009328 <HAL_Delay>
}
 800ccc0:	b002      	add	sp, #8
 800ccc2:	bd10      	pop	{r4, pc}
 800ccc4:	40022000 	.word	0x40022000
 800ccc8:	2000a528 	.word	0x2000a528

0800cccc <_Z11camTransferh>:
uint8_t camTransfer(const uint8_t val) {
 800cccc:	b500      	push	{lr}
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800ccce:	2164      	movs	r1, #100	; 0x64
uint8_t camTransfer(const uint8_t val) {
 800ccd0:	b087      	sub	sp, #28
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800ccd2:	2301      	movs	r3, #1
uint8_t camTransfer(const uint8_t val) {
 800ccd4:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800ccd8:	f10d 0217 	add.w	r2, sp, #23
 800ccdc:	9100      	str	r1, [sp, #0]
 800ccde:	f10d 010f 	add.w	r1, sp, #15
 800cce2:	4804      	ldr	r0, [pc, #16]	; (800ccf4 <_Z11camTransferh+0x28>)
 800cce4:	f7fe fcba 	bl	800b65c <HAL_SPI_TransmitReceive>
}
 800cce8:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800ccec:	b007      	add	sp, #28
 800ccee:	f85d fb04 	ldr.w	pc, [sp], #4
 800ccf2:	bf00      	nop
 800ccf4:	2000a528 	.word	0x2000a528

0800ccf8 <_Z12camTransfersPhm>:
uint8_t camTransfers(uint8_t *buf, const uint32_t length) {
 800ccf8:	b570      	push	{r4, r5, r6, lr}
  if (!dummyinit) {
 800ccfa:	4c0c      	ldr	r4, [pc, #48]	; (800cd2c <_Z12camTransfersPhm+0x34>)
uint8_t camTransfers(uint8_t *buf, const uint32_t length) {
 800ccfc:	460e      	mov	r6, r1
 800ccfe:	b082      	sub	sp, #8
 800cd00:	4605      	mov	r5, r0
  if (!dummyinit) {
 800cd02:	6821      	ldr	r1, [r4, #0]
 800cd04:	b931      	cbnz	r1, 800cd14 <_Z12camTransfersPhm+0x1c>
 800cd06:	f44f 52fd 	mov.w	r2, #8096	; 0x1fa0
 800cd0a:	4809      	ldr	r0, [pc, #36]	; (800cd30 <_Z12camTransfersPhm+0x38>)
 800cd0c:	f01c f84b 	bl	8028da6 <memset>
    dummyinit = 1;
 800cd10:	2301      	movs	r3, #1
 800cd12:	6023      	str	r3, [r4, #0]
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)dummy, (uint8_t *)buf, length,
 800cd14:	2064      	movs	r0, #100	; 0x64
 800cd16:	b2b3      	uxth	r3, r6
 800cd18:	462a      	mov	r2, r5
 800cd1a:	4905      	ldr	r1, [pc, #20]	; (800cd30 <_Z12camTransfersPhm+0x38>)
 800cd1c:	9000      	str	r0, [sp, #0]
 800cd1e:	4805      	ldr	r0, [pc, #20]	; (800cd34 <_Z12camTransfersPhm+0x3c>)
 800cd20:	f7fe fc9c 	bl	800b65c <HAL_SPI_TransmitReceive>
}
 800cd24:	2000      	movs	r0, #0
 800cd26:	b002      	add	sp, #8
 800cd28:	bd70      	pop	{r4, r5, r6, pc}
 800cd2a:	bf00      	nop
 800cd2c:	2000a58c 	.word	0x2000a58c
 800cd30:	2000a590 	.word	0x2000a590
 800cd34:	2000a528 	.word	0x2000a528

0800cd38 <_Z10camReadRegh>:
uint8_t camReadReg(const uint8_t reg) {
 800cd38:	b510      	push	{r4, lr}
  uint8_t buff[2] = {reg, 0x00};
 800cd3a:	2200      	movs	r2, #0
uint8_t camReadReg(const uint8_t reg) {
 800cd3c:	b084      	sub	sp, #16
  ARDUCAM_CS_LOW;
 800cd3e:	4c0d      	ldr	r4, [pc, #52]	; (800cd74 <_Z10camReadRegh+0x3c>)
 800cd40:	2101      	movs	r1, #1
  uint8_t buff[2] = {reg, 0x00};
 800cd42:	f8ad 2008 	strh.w	r2, [sp, #8]
 800cd46:	f88d 0008 	strb.w	r0, [sp, #8]
  ARDUCAM_CS_LOW;
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	f7fc fede 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800cd50:	2164      	movs	r1, #100	; 0x64
 800cd52:	2302      	movs	r3, #2
 800cd54:	aa03      	add	r2, sp, #12
 800cd56:	9100      	str	r1, [sp, #0]
 800cd58:	a902      	add	r1, sp, #8
 800cd5a:	4807      	ldr	r0, [pc, #28]	; (800cd78 <_Z10camReadRegh+0x40>)
 800cd5c:	f7fe fc7e 	bl	800b65c <HAL_SPI_TransmitReceive>
  ARDUCAM_CS_HIGH;
 800cd60:	2201      	movs	r2, #1
 800cd62:	4620      	mov	r0, r4
 800cd64:	4611      	mov	r1, r2
 800cd66:	f7fc fed1 	bl	8009b0c <HAL_GPIO_WritePin>
}
 800cd6a:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800cd6e:	b004      	add	sp, #16
 800cd70:	bd10      	pop	{r4, pc}
 800cd72:	bf00      	nop
 800cd74:	40022000 	.word	0x40022000
 800cd78:	2000a528 	.word	0x2000a528

0800cd7c <_Z13camReadRegBithh>:

uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800cd7c:	b530      	push	{r4, r5, lr}
  uint8_t buff[2] = {reg, 0x00};
 800cd7e:	2200      	movs	r2, #0
uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800cd80:	b085      	sub	sp, #20
  ARDUCAM_CS_LOW;
 800cd82:	4c0e      	ldr	r4, [pc, #56]	; (800cdbc <_Z13camReadRegBithh+0x40>)
uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800cd84:	460d      	mov	r5, r1
  uint8_t buff[2] = {reg, 0x00};
 800cd86:	f8ad 2008 	strh.w	r2, [sp, #8]
  ARDUCAM_CS_LOW;
 800cd8a:	2101      	movs	r1, #1
  uint8_t buff[2] = {reg, 0x00};
 800cd8c:	f88d 0008 	strb.w	r0, [sp, #8]
  ARDUCAM_CS_LOW;
 800cd90:	4620      	mov	r0, r4
 800cd92:	f7fc febb 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800cd96:	2164      	movs	r1, #100	; 0x64
 800cd98:	2302      	movs	r3, #2
 800cd9a:	aa03      	add	r2, sp, #12
 800cd9c:	9100      	str	r1, [sp, #0]
 800cd9e:	a902      	add	r1, sp, #8
 800cda0:	4807      	ldr	r0, [pc, #28]	; (800cdc0 <_Z13camReadRegBithh+0x44>)
 800cda2:	f7fe fc5b 	bl	800b65c <HAL_SPI_TransmitReceive>
  ARDUCAM_CS_HIGH;
 800cda6:	2201      	movs	r2, #1
 800cda8:	4620      	mov	r0, r4
 800cdaa:	4611      	mov	r1, r2
 800cdac:	f7fc feae 	bl	8009b0c <HAL_GPIO_WritePin>
  return rbuff[1];
 800cdb0:	f89d 000d 	ldrb.w	r0, [sp, #13]
  uint8_t temp;
  temp = camReadReg(addr);
  temp = temp & bit;
  return temp;
}
 800cdb4:	4028      	ands	r0, r5
 800cdb6:	b005      	add	sp, #20
 800cdb8:	bd30      	pop	{r4, r5, pc}
 800cdba:	bf00      	nop
 800cdbc:	40022000 	.word	0x40022000
 800cdc0:	2000a528 	.word	0x2000a528

0800cdc4 <_Z13loadRGB565LCDmmmmPth>:
#include "stm32f7xx_hal.h"

#define TRANS 128

void loadRGB565LCD(uint32_t x, uint32_t y, uint32_t width, uint32_t height,
                   uint16_t *src, uint8_t resize) {
 800cdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	b08b      	sub	sp, #44	; 0x2c
 800cdca:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800cdcc:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
  for (int i = 0; i < height; i++) {
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d052      	beq.n	800ce7a <_Z13loadRGB565LCDmmmmPth+0xb6>
 800cdd4:	2a00      	cmp	r2, #0
 800cdd6:	d050      	beq.n	800ce7a <_Z13loadRGB565LCDmmmmPth+0xb6>
 800cdd8:	f1bb 0f00 	cmp.w	fp, #0
 800cddc:	d04d      	beq.n	800ce7a <_Z13loadRGB565LCDmmmmPth+0xb6>
 800cdde:	2500      	movs	r5, #0
 800cde0:	9309      	str	r3, [sp, #36]	; 0x24
 800cde2:	4613      	mov	r3, r2
 800cde4:	4602      	mov	r2, r0
 800cde6:	fa1f f08b 	uxth.w	r0, fp
 800cdea:	9504      	str	r5, [sp, #16]
 800cdec:	ebc3 75c3 	rsb	r5, r3, r3, lsl #31
 800cdf0:	4402      	add	r2, r0
 800cdf2:	9002      	str	r0, [sp, #8]
 800cdf4:	ebc3 7083 	rsb	r0, r3, r3, lsl #30
 800cdf8:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800cdfc:	fa1f f981 	uxth.w	r9, r1
 800ce00:	9303      	str	r3, [sp, #12]
 800ce02:	b293      	uxth	r3, r2
 800ce04:	9307      	str	r3, [sp, #28]
 800ce06:	006b      	lsls	r3, r5, #1
 800ce08:	9306      	str	r3, [sp, #24]
 800ce0a:	0083      	lsls	r3, r0, #2
 800ce0c:	9308      	str	r3, [sp, #32]
 800ce0e:	9b03      	ldr	r3, [sp, #12]
 800ce10:	9a06      	ldr	r2, [sp, #24]
 800ce12:	9d07      	ldr	r5, [sp, #28]
 800ce14:	4413      	add	r3, r2
 800ce16:	9305      	str	r3, [sp, #20]
 800ce18:	9301      	str	r3, [sp, #4]
 800ce1a:	9b02      	ldr	r3, [sp, #8]
    for (int j = 0; j < width; j++) {

      uint16_t color = src[i * width + j];

      for (int ti = 0; ti < resize; ti++) {
 800ce1c:	2700      	movs	r7, #0
 800ce1e:	eba5 0803 	sub.w	r8, r5, r3
      uint16_t color = src[i * width + j];
 800ce22:	9b01      	ldr	r3, [sp, #4]
 800ce24:	fa1f f888 	uxth.w	r8, r8
 800ce28:	f833 6b02 	ldrh.w	r6, [r3], #2
 800ce2c:	9301      	str	r3, [sp, #4]
 800ce2e:	eb09 0a07 	add.w	sl, r9, r7
      for (int ti = 0; ti < resize; ti++) {
 800ce32:	4644      	mov	r4, r8
 800ce34:	fa1f fa8a 	uxth.w	sl, sl
        for (int tj = 0; tj < resize; tj++) {
          BSP_LCD_DrawPixel(x + j * resize + tj, y + i * resize + ti, color);
 800ce38:	4620      	mov	r0, r4
 800ce3a:	3401      	adds	r4, #1
 800ce3c:	4632      	mov	r2, r6
 800ce3e:	4651      	mov	r1, sl
 800ce40:	b2a4      	uxth	r4, r4
 800ce42:	f7fb ff93 	bl	8008d6c <BSP_LCD_DrawPixel>
        for (int tj = 0; tj < resize; tj++) {
 800ce46:	42a5      	cmp	r5, r4
 800ce48:	d1f6      	bne.n	800ce38 <_Z13loadRGB565LCDmmmmPth+0x74>
      for (int ti = 0; ti < resize; ti++) {
 800ce4a:	3701      	adds	r7, #1
 800ce4c:	455f      	cmp	r7, fp
 800ce4e:	d1ee      	bne.n	800ce2e <_Z13loadRGB565LCDmmmmPth+0x6a>
 800ce50:	9b02      	ldr	r3, [sp, #8]
    for (int j = 0; j < width; j++) {
 800ce52:	9a03      	ldr	r2, [sp, #12]
 800ce54:	441d      	add	r5, r3
 800ce56:	9b01      	ldr	r3, [sp, #4]
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	b2ad      	uxth	r5, r5
 800ce5c:	d1dd      	bne.n	800ce1a <_Z13loadRGB565LCDmmmmPth+0x56>
 800ce5e:	9b02      	ldr	r3, [sp, #8]
 800ce60:	9a05      	ldr	r2, [sp, #20]
 800ce62:	9908      	ldr	r1, [sp, #32]
 800ce64:	4499      	add	r9, r3
  for (int i = 0; i < height; i++) {
 800ce66:	9b04      	ldr	r3, [sp, #16]
 800ce68:	1a52      	subs	r2, r2, r1
 800ce6a:	fa1f f989 	uxth.w	r9, r9
 800ce6e:	3301      	adds	r3, #1
 800ce70:	9203      	str	r2, [sp, #12]
 800ce72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce74:	9304      	str	r3, [sp, #16]
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d1c9      	bne.n	800ce0e <_Z13loadRGB565LCDmmmmPth+0x4a>
        }
      }
    }
  }
}
 800ce7a:	b00b      	add	sp, #44	; 0x2c
 800ce7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce80 <_Z13displaystringPcii>:
    for (int j = y1 - 1; j < y2; j++) {
      BSP_LCD_DrawPixel(i, j, black);
    }
}

void displaystring(char *buf, int x, int y) {
 800ce80:	b430      	push	{r4, r5}
  BSP_LCD_DisplayStringAt(x, y, buf, LEFT_MODE);
 800ce82:	b295      	uxth	r5, r2
 800ce84:	2303      	movs	r3, #3
 800ce86:	b28c      	uxth	r4, r1
 800ce88:	4602      	mov	r2, r0
 800ce8a:	4629      	mov	r1, r5
 800ce8c:	4620      	mov	r0, r4
}
 800ce8e:	bc30      	pop	{r4, r5}
  BSP_LCD_DisplayStringAt(x, y, buf, LEFT_MODE);
 800ce90:	f7fb bf10 	b.w	8008cb4 <BSP_LCD_DisplayStringAt>

0800ce94 <_Z14detectResponseifiii>:
#define USENEW
int unper_cnt = 0;

#ifdef USENEW
void detectResponse(int person, float ms, int training_mode, int pred,
                    int label) {
 800ce94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce98:	4616      	mov	r6, r2
 800ce9a:	461d      	mov	r5, r3
 800ce9c:	ed2d 8b02 	vpush	{d8}
 800cea0:	eeb0 8a40 	vmov.f32	s16, s0
 800cea4:	b088      	sub	sp, #32
  char buf[20];
  if (person) {
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d05b      	beq.n	800cf62 <_Z14detectResponseifiii+0xce>
    unper_cnt = 0;
 800ceaa:	4bc0      	ldr	r3, [pc, #768]	; (800d1ac <_Z14detectResponseifiii+0x318>)
 800ceac:	2200      	movs	r2, #0
 800ceae:	601a      	str	r2, [r3, #0]
    if (training_mode) {
 800ceb0:	2900      	cmp	r1, #0
 800ceb2:	f000 813d 	beq.w	800d130 <_Z14detectResponseifiii+0x29c>
  for (int i = x1 - 1; i < x2; i++)
 800ceb6:	f240 180d 	movw	r8, #269	; 0x10d
 800ceba:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cebe:	2427      	movs	r4, #39	; 0x27
      BSP_LCD_DrawPixel(i, j, green);
 800cec0:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cec2:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800cec4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800cec8:	4638      	mov	r0, r7
 800ceca:	f7fb ff4f 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cece:	2c64      	cmp	r4, #100	; 0x64
 800ced0:	d1f6      	bne.n	800cec0 <_Z14detectResponseifiii+0x2c>
  for (int i = x1 - 1; i < x2; i++)
 800ced2:	f108 0801 	add.w	r8, r8, #1
 800ced6:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800ceda:	d1ee      	bne.n	800ceba <_Z14detectResponseifiii+0x26>
 800cedc:	f240 180d 	movw	r8, #269	; 0x10d
 800cee0:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cee4:	247c      	movs	r4, #124	; 0x7c
      BSP_LCD_DrawPixel(i, j, green);
 800cee6:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cee8:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800ceea:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800ceee:	4638      	mov	r0, r7
 800cef0:	f7fb ff3c 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cef4:	2cb4      	cmp	r4, #180	; 0xb4
 800cef6:	d1f6      	bne.n	800cee6 <_Z14detectResponseifiii+0x52>
  for (int i = x1 - 1; i < x2; i++)
 800cef8:	f108 0801 	add.w	r8, r8, #1
 800cefc:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800cf00:	d1ee      	bne.n	800cee0 <_Z14detectResponseifiii+0x4c>
 800cf02:	f240 180d 	movw	r8, #269	; 0x10d
 800cf06:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cf0a:	24cc      	movs	r4, #204	; 0xcc
      BSP_LCD_DrawPixel(i, j, green);
 800cf0c:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cf0e:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800cf10:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800cf14:	4638      	mov	r0, r7
 800cf16:	f7fb ff29 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cf1a:	2cfa      	cmp	r4, #250	; 0xfa
 800cf1c:	d1f6      	bne.n	800cf0c <_Z14detectResponseifiii+0x78>
  for (int i = x1 - 1; i < x2; i++)
 800cf1e:	f108 0801 	add.w	r8, r8, #1
 800cf22:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800cf26:	d1ee      	bne.n	800cf06 <_Z14detectResponseifiii+0x72>
      drawGreenBackground(270, 480, 40, 100);
      drawGreenBackground(270, 480, 125, 180);
      drawGreenBackground(270, 480, 205, 250);
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800cf28:	48a1      	ldr	r0, [pc, #644]	; (800d1b0 <_Z14detectResponseifiii+0x31c>)
      sprintf(buf, " Prediction:");
 800cf2a:	ac03      	add	r4, sp, #12
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800cf2c:	f7fb fdf6 	bl	8008b1c <BSP_LCD_SetTextColor>
      sprintf(buf, " Prediction:");
 800cf30:	4ba0      	ldr	r3, [pc, #640]	; (800d1b4 <_Z14detectResponseifiii+0x320>)
 800cf32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cf34:	c407      	stmia	r4!, {r0, r1, r2}
      BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800cf36:	aa03      	add	r2, sp, #12
      sprintf(buf, " Prediction:");
 800cf38:	7023      	strb	r3, [r4, #0]
      BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800cf3a:	2150      	movs	r1, #80	; 0x50
 800cf3c:	2303      	movs	r3, #3
 800cf3e:	f240 1011 	movw	r0, #273	; 0x111
 800cf42:	f7fb feb7 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      sprintf(buf, "  class %d  ", pred);
 800cf46:	4632      	mov	r2, r6
 800cf48:	499b      	ldr	r1, [pc, #620]	; (800d1b8 <_Z14detectResponseifiii+0x324>)
 800cf4a:	a803      	add	r0, sp, #12
 800cf4c:	f01c f97a 	bl	8029244 <sprintf>
      BSP_LCD_DisplayStringAt(273, 100, buf, LEFT_MODE);
 800cf50:	2303      	movs	r3, #3
 800cf52:	aa03      	add	r2, sp, #12
 800cf54:	2164      	movs	r1, #100	; 0x64
 800cf56:	f240 1011 	movw	r0, #273	; 0x111
 800cf5a:	f7fb feab 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      sprintf(buf, "Ground True:");
 800cf5e:	4b97      	ldr	r3, [pc, #604]	; (800d1bc <_Z14detectResponseifiii+0x328>)
 800cf60:	e057      	b.n	800d012 <_Z14detectResponseifiii+0x17e>
      drawBlueBackground(270, 480, 205, 250);
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
      BSP_LCD_DisplayStringAt(273, 100, "   Person   ", LEFT_MODE);
    }
  } else {
    if (training_mode) {
 800cf62:	2900      	cmp	r1, #0
 800cf64:	f000 80a0 	beq.w	800d0a8 <_Z14detectResponseifiii+0x214>
  for (int i = x1 - 1; i < x2; i++)
 800cf68:	f240 180d 	movw	r8, #269	; 0x10d
 800cf6c:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cf70:	2427      	movs	r4, #39	; 0x27
      BSP_LCD_DrawPixel(i, j, red);
 800cf72:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cf74:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800cf76:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800cf7a:	4638      	mov	r0, r7
 800cf7c:	f7fb fef6 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cf80:	2c64      	cmp	r4, #100	; 0x64
 800cf82:	d1f6      	bne.n	800cf72 <_Z14detectResponseifiii+0xde>
  for (int i = x1 - 1; i < x2; i++)
 800cf84:	f108 0801 	add.w	r8, r8, #1
 800cf88:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800cf8c:	d1ee      	bne.n	800cf6c <_Z14detectResponseifiii+0xd8>
 800cf8e:	f240 180d 	movw	r8, #269	; 0x10d
 800cf92:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cf96:	247c      	movs	r4, #124	; 0x7c
      BSP_LCD_DrawPixel(i, j, red);
 800cf98:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cf9a:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800cf9c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	f7fb fee3 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cfa6:	2cb4      	cmp	r4, #180	; 0xb4
 800cfa8:	d1f6      	bne.n	800cf98 <_Z14detectResponseifiii+0x104>
  for (int i = x1 - 1; i < x2; i++)
 800cfaa:	f108 0801 	add.w	r8, r8, #1
 800cfae:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800cfb2:	d1ee      	bne.n	800cf92 <_Z14detectResponseifiii+0xfe>
 800cfb4:	f240 180d 	movw	r8, #269	; 0x10d
 800cfb8:	fa1f f788 	uxth.w	r7, r8
    for (int j = y1 - 1; j < y2; j++) {
 800cfbc:	24cc      	movs	r4, #204	; 0xcc
      BSP_LCD_DrawPixel(i, j, red);
 800cfbe:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800cfc0:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800cfc2:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800cfc6:	4638      	mov	r0, r7
 800cfc8:	f7fb fed0 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800cfcc:	2cfa      	cmp	r4, #250	; 0xfa
 800cfce:	d1f6      	bne.n	800cfbe <_Z14detectResponseifiii+0x12a>
  for (int i = x1 - 1; i < x2; i++)
 800cfd0:	f108 0801 	add.w	r8, r8, #1
 800cfd4:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
 800cfd8:	d1ee      	bne.n	800cfb8 <_Z14detectResponseifiii+0x124>
      drawRedBackground(270, 480, 40, 100);
      drawRedBackground(270, 480, 125, 180);
      drawRedBackground(270, 480, 205, 250);
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800cfda:	4875      	ldr	r0, [pc, #468]	; (800d1b0 <_Z14detectResponseifiii+0x31c>)
      sprintf(buf, " Prediction:");
 800cfdc:	ac03      	add	r4, sp, #12
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800cfde:	f7fb fd9d 	bl	8008b1c <BSP_LCD_SetTextColor>
      sprintf(buf, " Prediction:");
 800cfe2:	4b74      	ldr	r3, [pc, #464]	; (800d1b4 <_Z14detectResponseifiii+0x320>)
 800cfe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cfe6:	c407      	stmia	r4!, {r0, r1, r2}
      BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800cfe8:	aa03      	add	r2, sp, #12
      sprintf(buf, " Prediction:");
 800cfea:	7023      	strb	r3, [r4, #0]
      BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800cfec:	2150      	movs	r1, #80	; 0x50
 800cfee:	2303      	movs	r3, #3
 800cff0:	f240 1011 	movw	r0, #273	; 0x111
 800cff4:	f7fb fe5e 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      sprintf(buf, "  class %d   ", pred);
 800cff8:	4632      	mov	r2, r6
 800cffa:	4971      	ldr	r1, [pc, #452]	; (800d1c0 <_Z14detectResponseifiii+0x32c>)
 800cffc:	a803      	add	r0, sp, #12
 800cffe:	f01c f921 	bl	8029244 <sprintf>
      BSP_LCD_DisplayStringAt(273, 100, buf, LEFT_MODE);
 800d002:	2303      	movs	r3, #3
 800d004:	aa03      	add	r2, sp, #12
 800d006:	2164      	movs	r1, #100	; 0x64
 800d008:	f240 1011 	movw	r0, #273	; 0x111
 800d00c:	f7fb fe52 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      sprintf(buf, "Ground-Truth");
 800d010:	4b6c      	ldr	r3, [pc, #432]	; (800d1c4 <_Z14detectResponseifiii+0x330>)
 800d012:	ae03      	add	r6, sp, #12
 800d014:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d016:	c607      	stmia	r6!, {r0, r1, r2}
 800d018:	7023      	strb	r3, [r4, #0]
      BSP_LCD_DisplayStringAt(273, 120, buf, LEFT_MODE);
 800d01a:	aa03      	add	r2, sp, #12
 800d01c:	2303      	movs	r3, #3
 800d01e:	2178      	movs	r1, #120	; 0x78
 800d020:	f240 1011 	movw	r0, #273	; 0x111
 800d024:	f7fb fe46 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      sprintf(buf, "  class %d   ", label);
 800d028:	462a      	mov	r2, r5
 800d02a:	4965      	ldr	r1, [pc, #404]	; (800d1c0 <_Z14detectResponseifiii+0x32c>)
 800d02c:	a803      	add	r0, sp, #12
 800d02e:	f01c f909 	bl	8029244 <sprintf>
      BSP_LCD_DisplayStringAt(273, 140, buf, LEFT_MODE);
 800d032:	aa03      	add	r2, sp, #12
 800d034:	2303      	movs	r3, #3
 800d036:	218c      	movs	r1, #140	; 0x8c
 800d038:	f240 1011 	movw	r0, #273	; 0x111
 800d03c:	f7fb fe3a 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
      BSP_LCD_DisplayStringAt(273, 100, "  No Person ", LEFT_MODE);
    }
  }

  if (ms == 0)
 800d040:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d048:	d06d      	beq.n	800d126 <_Z14detectResponseifiii+0x292>
    return;
  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800d04a:	485f      	ldr	r0, [pc, #380]	; (800d1c8 <_Z14detectResponseifiii+0x334>)
 800d04c:	f7fb fd66 	bl	8008b1c <BSP_LCD_SetTextColor>
  volatile float rate = 1000 / ms;
 800d050:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d1cc <_Z14detectResponseifiii+0x338>
  volatile int decimal = (int)rate;
  volatile int floating = (int)((rate - (float)decimal) * 1000);
  sprintf(buf, "  fps:%d.%03d ", decimal, floating);
 800d054:	a803      	add	r0, sp, #12
 800d056:	495e      	ldr	r1, [pc, #376]	; (800d1d0 <_Z14detectResponseifiii+0x33c>)
  volatile float rate = 1000 / ms;
 800d058:	eec6 7a88 	vdiv.f32	s15, s13, s16
 800d05c:	edcd 7a00 	vstr	s15, [sp]
  volatile int decimal = (int)rate;
 800d060:	eddd 7a00 	vldr	s15, [sp]
 800d064:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d068:	edcd 7a01 	vstr	s15, [sp, #4]
  volatile int floating = (int)((rate - (float)decimal) * 1000);
 800d06c:	ed9d 7a00 	vldr	s14, [sp]
 800d070:	eddd 7a01 	vldr	s15, [sp, #4]
 800d074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d07c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d084:	edcd 7a02 	vstr	s15, [sp, #8]
  sprintf(buf, "  fps:%d.%03d ", decimal, floating);
 800d088:	9a01      	ldr	r2, [sp, #4]
 800d08a:	9b02      	ldr	r3, [sp, #8]
 800d08c:	f01c f8da 	bl	8029244 <sprintf>
  BSP_LCD_DisplayStringAt(273, 180, buf, LEFT_MODE);
 800d090:	aa03      	add	r2, sp, #12
 800d092:	2303      	movs	r3, #3
 800d094:	21b4      	movs	r1, #180	; 0xb4
 800d096:	f240 1011 	movw	r0, #273	; 0x111
 800d09a:	f7fb fe0b 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
}
 800d09e:	b008      	add	sp, #32
 800d0a0:	ecbd 8b02 	vpop	{d8}
 800d0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (int i = x1 - 1; i < x2; i++)
 800d0a8:	f240 160d 	movw	r6, #269	; 0x10d
 800d0ac:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d0ae:	2427      	movs	r4, #39	; 0x27
      BSP_LCD_DrawPixel(i, j, black);
 800d0b0:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d0b2:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	4628      	mov	r0, r5
 800d0b8:	f7fb fe58 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d0bc:	2c64      	cmp	r4, #100	; 0x64
 800d0be:	d1f7      	bne.n	800d0b0 <_Z14detectResponseifiii+0x21c>
  for (int i = x1 - 1; i < x2; i++)
 800d0c0:	3601      	adds	r6, #1
 800d0c2:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d0c6:	d1f1      	bne.n	800d0ac <_Z14detectResponseifiii+0x218>
 800d0c8:	f240 160d 	movw	r6, #269	; 0x10d
 800d0cc:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d0ce:	247c      	movs	r4, #124	; 0x7c
      BSP_LCD_DrawPixel(i, j, black);
 800d0d0:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d0d2:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	4628      	mov	r0, r5
 800d0d8:	f7fb fe48 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d0dc:	2cb4      	cmp	r4, #180	; 0xb4
 800d0de:	d1f7      	bne.n	800d0d0 <_Z14detectResponseifiii+0x23c>
  for (int i = x1 - 1; i < x2; i++)
 800d0e0:	3601      	adds	r6, #1
 800d0e2:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d0e6:	d1f1      	bne.n	800d0cc <_Z14detectResponseifiii+0x238>
 800d0e8:	f240 160d 	movw	r6, #269	; 0x10d
 800d0ec:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d0ee:	24cc      	movs	r4, #204	; 0xcc
      BSP_LCD_DrawPixel(i, j, black);
 800d0f0:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d0f2:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	4628      	mov	r0, r5
 800d0f8:	f7fb fe38 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d0fc:	2cfa      	cmp	r4, #250	; 0xfa
 800d0fe:	d1f7      	bne.n	800d0f0 <_Z14detectResponseifiii+0x25c>
  for (int i = x1 - 1; i < x2; i++)
 800d100:	3601      	adds	r6, #1
 800d102:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d106:	d1f1      	bne.n	800d0ec <_Z14detectResponseifiii+0x258>
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800d108:	4829      	ldr	r0, [pc, #164]	; (800d1b0 <_Z14detectResponseifiii+0x31c>)
 800d10a:	f7fb fd07 	bl	8008b1c <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAt(273, 100, "  No Person ", LEFT_MODE);
 800d10e:	2303      	movs	r3, #3
 800d110:	4a30      	ldr	r2, [pc, #192]	; (800d1d4 <_Z14detectResponseifiii+0x340>)
 800d112:	2164      	movs	r1, #100	; 0x64
 800d114:	f240 1011 	movw	r0, #273	; 0x111
 800d118:	f7fb fdcc 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
  if (ms == 0)
 800d11c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d124:	d191      	bne.n	800d04a <_Z14detectResponseifiii+0x1b6>
}
 800d126:	b008      	add	sp, #32
 800d128:	ecbd 8b02 	vpop	{d8}
 800d12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (int i = x1 - 1; i < x2; i++)
 800d130:	f240 160d 	movw	r6, #269	; 0x10d
 800d134:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d136:	2427      	movs	r4, #39	; 0x27
      BSP_LCD_DrawPixel(i, j, blue);
 800d138:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d13a:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800d13c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800d140:	4628      	mov	r0, r5
 800d142:	f7fb fe13 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d146:	2c64      	cmp	r4, #100	; 0x64
 800d148:	d1f6      	bne.n	800d138 <_Z14detectResponseifiii+0x2a4>
  for (int i = x1 - 1; i < x2; i++)
 800d14a:	3601      	adds	r6, #1
 800d14c:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d150:	d1f0      	bne.n	800d134 <_Z14detectResponseifiii+0x2a0>
 800d152:	f240 160d 	movw	r6, #269	; 0x10d
 800d156:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d158:	247c      	movs	r4, #124	; 0x7c
      BSP_LCD_DrawPixel(i, j, blue);
 800d15a:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d15c:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800d15e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800d162:	4628      	mov	r0, r5
 800d164:	f7fb fe02 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d168:	2cb4      	cmp	r4, #180	; 0xb4
 800d16a:	d1f6      	bne.n	800d15a <_Z14detectResponseifiii+0x2c6>
  for (int i = x1 - 1; i < x2; i++)
 800d16c:	3601      	adds	r6, #1
 800d16e:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d172:	d1f0      	bne.n	800d156 <_Z14detectResponseifiii+0x2c2>
 800d174:	f240 160d 	movw	r6, #269	; 0x10d
 800d178:	b2b5      	uxth	r5, r6
    for (int j = y1 - 1; j < y2; j++) {
 800d17a:	24cc      	movs	r4, #204	; 0xcc
      BSP_LCD_DrawPixel(i, j, blue);
 800d17c:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800d17e:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800d180:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800d184:	4628      	mov	r0, r5
 800d186:	f7fb fdf1 	bl	8008d6c <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800d18a:	2cfa      	cmp	r4, #250	; 0xfa
 800d18c:	d1f6      	bne.n	800d17c <_Z14detectResponseifiii+0x2e8>
  for (int i = x1 - 1; i < x2; i++)
 800d18e:	3601      	adds	r6, #1
 800d190:	f5b6 7ff0 	cmp.w	r6, #480	; 0x1e0
 800d194:	d1f0      	bne.n	800d178 <_Z14detectResponseifiii+0x2e4>
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800d196:	4806      	ldr	r0, [pc, #24]	; (800d1b0 <_Z14detectResponseifiii+0x31c>)
 800d198:	f7fb fcc0 	bl	8008b1c <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAt(273, 100, "   Person   ", LEFT_MODE);
 800d19c:	2303      	movs	r3, #3
 800d19e:	4a0e      	ldr	r2, [pc, #56]	; (800d1d8 <_Z14detectResponseifiii+0x344>)
 800d1a0:	2164      	movs	r1, #100	; 0x64
 800d1a2:	f240 1011 	movw	r0, #273	; 0x111
 800d1a6:	f7fb fd85 	bl	8008cb4 <BSP_LCD_DisplayStringAt>
 800d1aa:	e7b7      	b.n	800d11c <_Z14detectResponseifiii+0x288>
 800d1ac:	2000c530 	.word	0x2000c530
 800d1b0:	ffff0000 	.word	0xffff0000
 800d1b4:	080321b0 	.word	0x080321b0
 800d1b8:	080321c0 	.word	0x080321c0
 800d1bc:	080321d0 	.word	0x080321d0
 800d1c0:	080321e0 	.word	0x080321e0
 800d1c4:	08032200 	.word	0x08032200
 800d1c8:	ff0000ff 	.word	0xff0000ff
 800d1cc:	447a0000 	.word	0x447a0000
 800d1d0:	08032220 	.word	0x08032220
 800d1d4:	08032210 	.word	0x08032210
 800d1d8:	080321f0 	.word	0x080321f0

0800d1dc <_Z8lcdsetupv>:
  sprintf(buf, "  fps:%d.%03d ", decimal, floating);
  BSP_LCD_DisplayStringAt(273, 180, buf, LEFT_MODE);
}
#endif

void lcdsetup() {
 800d1dc:	b510      	push	{r4, lr}
 800d1de:	b0a2      	sub	sp, #136	; 0x88
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800d1e0:	2205      	movs	r2, #5
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800d1e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800d1e6:	21c0      	movs	r1, #192	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800d1e8:	2408      	movs	r4, #8
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800d1ea:	a801      	add	r0, sp, #4
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800d1ec:	9208      	str	r2, [sp, #32]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800d1ee:	930c      	str	r3, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800d1f0:	9106      	str	r1, [sp, #24]
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800d1f2:	9401      	str	r4, [sp, #4]
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800d1f4:	f7fd fd26 	bl	800ac44 <HAL_RCCEx_PeriphCLKConfig>

  BSP_LCD_Init();
 800d1f8:	f7fb feaa 	bl	8008f50 <BSP_LCD_Init>

  BSP_LCD_LayerRgb565Init(0, LCD_FB_START_ADDRESS);
 800d1fc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800d200:	2000      	movs	r0, #0
 800d202:	f7fb fc3f 	bl	8008a84 <BSP_LCD_LayerRgb565Init>
  BSP_LCD_LayerRgb565Init(1, LCD_FB_START_ADDRESS +
                                 (BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4));
 800d206:	f7fb fc25 	bl	8008a54 <BSP_LCD_GetXSize>
 800d20a:	4604      	mov	r4, r0
 800d20c:	f7fb fc2e 	bl	8008a6c <BSP_LCD_GetYSize>
 800d210:	fb00 f104 	mul.w	r1, r0, r4
  BSP_LCD_LayerRgb565Init(1, LCD_FB_START_ADDRESS +
 800d214:	2001      	movs	r0, #1
 800d216:	f101 5140 	add.w	r1, r1, #805306368	; 0x30000000
 800d21a:	0089      	lsls	r1, r1, #2
 800d21c:	f7fb fc32 	bl	8008a84 <BSP_LCD_LayerRgb565Init>

  BSP_LCD_DisplayOn();
 800d220:	f7fb fdc0 	bl	8008da4 <BSP_LCD_DisplayOn>

  BSP_LCD_SelectLayer(0);
 800d224:	2000      	movs	r0, #0
 800d226:	f7fb fc6d 	bl	8008b04 <BSP_LCD_SelectLayer>

  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800d22a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800d22e:	f7fb fc81 	bl	8008b34 <BSP_LCD_Clear>

  BSP_LCD_SelectLayer(1);
 800d232:	2001      	movs	r0, #1
 800d234:	f7fb fc66 	bl	8008b04 <BSP_LCD_SelectLayer>

  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800d238:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800d23c:	f7fb fc7a 	bl	8008b34 <BSP_LCD_Clear>

  BSP_LCD_SetTransparency(0, 0);
 800d240:	2100      	movs	r1, #0
 800d242:	4608      	mov	r0, r1
 800d244:	f7fb fc64 	bl	8008b10 <BSP_LCD_SetTransparency>
  BSP_LCD_SetTransparency(1, 100);
 800d248:	2164      	movs	r1, #100	; 0x64
 800d24a:	2001      	movs	r0, #1
 800d24c:	f7fb fc60 	bl	8008b10 <BSP_LCD_SetTransparency>

  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800d250:	4802      	ldr	r0, [pc, #8]	; (800d25c <_Z8lcdsetupv+0x80>)
 800d252:	f7fb fc63 	bl	8008b1c <BSP_LCD_SetTextColor>
}
 800d256:	b022      	add	sp, #136	; 0x88
 800d258:	bd10      	pop	{r4, pc}
 800d25a:	bf00      	nop
 800d25c:	ff0000ff 	.word	0xff0000ff

0800d260 <_Z27invoke_new_weights_givenimgPa>:
      labels[i] = 0.0f;
  }
  invoke(labels);
}

void invoke_new_weights_givenimg(signed char *out_int8) {
 800d260:	b510      	push	{r4, lr}
 800d262:	4604      	mov	r4, r0
  invoke_inf();
 800d264:	f00b f92c 	bl	80184c0 <invoke_inf>
  signed char *output = (signed char *)getOutput();
 800d268:	f008 f97a 	bl	8015560 <getOutput>
 800d26c:	f100 0208 	add.w	r2, r0, #8
 800d270:	f104 0308 	add.w	r3, r4, #8
 800d274:	4298      	cmp	r0, r3
 800d276:	bf38      	it	cc
 800d278:	4294      	cmpcc	r4, r2
 800d27a:	d30e      	bcc.n	800d29a <_Z27invoke_new_weights_givenimgPa+0x3a>
 800d27c:	ea40 0304 	orr.w	r3, r0, r4
 800d280:	075b      	lsls	r3, r3, #29
 800d282:	d10a      	bne.n	800d29a <_Z27invoke_new_weights_givenimgPa+0x3a>
  for (int i = 0; i < 10; i++)
    out_int8[i] = output[i];
 800d284:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d288:	e9c4 2300 	strd	r2, r3, [r4]
 800d28c:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800d290:	7223      	strb	r3, [r4, #8]
 800d292:	f990 3009 	ldrsb.w	r3, [r0, #9]
 800d296:	7263      	strb	r3, [r4, #9]
}
 800d298:	bd10      	pop	{r4, pc}
    out_int8[i] = output[i];
 800d29a:	f990 3000 	ldrsb.w	r3, [r0]
 800d29e:	7023      	strb	r3, [r4, #0]
 800d2a0:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800d2a4:	7063      	strb	r3, [r4, #1]
 800d2a6:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800d2aa:	70a3      	strb	r3, [r4, #2]
 800d2ac:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800d2b0:	70e3      	strb	r3, [r4, #3]
 800d2b2:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800d2b6:	7123      	strb	r3, [r4, #4]
 800d2b8:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800d2bc:	7163      	strb	r3, [r4, #5]
 800d2be:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800d2c2:	71a3      	strb	r3, [r4, #6]
 800d2c4:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800d2c8:	71e3      	strb	r3, [r4, #7]
 800d2ca:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800d2ce:	7223      	strb	r3, [r4, #8]
 800d2d0:	f990 3009 	ldrsb.w	r3, [r0, #9]
 800d2d4:	7263      	strb	r3, [r4, #9]
}
 800d2d6:	bd10      	pop	{r4, pc}

0800d2d8 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800d2d8:	4b3c      	ldr	r3, [pc, #240]	; (800d3cc <main+0xf4>)
#define RES_W 128
#define RES_H 120

uint16_t *RGBbuf;
#define ENABLE_TRAIN
int main(void) {
 800d2da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2de:	ed2d 8b02 	vpush	{d8}
 800d2e2:	695a      	ldr	r2, [r3, #20]
 800d2e4:	b0bf      	sub	sp, #252	; 0xfc
 800d2e6:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 800d2ea:	d111      	bne.n	800d310 <main+0x38>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800d2ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800d2f0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800d2f4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800d2f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800d2fc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800d300:	695a      	ldr	r2, [r3, #20]
 800d302:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800d306:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800d308:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800d30c:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800d310:	4a2e      	ldr	r2, [pc, #184]	; (800d3cc <main+0xf4>)
 800d312:	6953      	ldr	r3, [r2, #20]
 800d314:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800d318:	d128      	bne.n	800d36c <main+0x94>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800d31a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800d31e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800d322:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d326:	f643 77e0 	movw	r7, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800d32a:	f3c3 05c9 	ubfx	r5, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800d32e:	f3c3 334e 	ubfx	r3, r3, #13, #15
 800d332:	07ae      	lsls	r6, r5, #30
 800d334:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d336:	ea03 0c07 	and.w	ip, r3, r7
 800d33a:	4630      	mov	r0, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800d33c:	4629      	mov	r1, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d33e:	ea4c 0400 	orr.w	r4, ip, r0
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800d342:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800d344:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 800d348:	f8c2 4260 	str.w	r4, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 800d34c:	1c4c      	adds	r4, r1, #1
 800d34e:	d1f6      	bne.n	800d33e <main+0x66>
 800d350:	3b20      	subs	r3, #32
    } while(sets-- != 0U);
 800d352:	f113 0f20 	cmn.w	r3, #32
 800d356:	d1ee      	bne.n	800d336 <main+0x5e>
 800d358:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800d35c:	6953      	ldr	r3, [r2, #20]
 800d35e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d362:	6153      	str	r3, [r2, #20]
 800d364:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800d368:	f3bf 8f6f 	isb	sy
  char buf[150];
  char showbuf[150];

  CPU_CACHE_Enable();
  HAL_Init();
 800d36c:	f7fb ffb4 	bl	80092d8 <HAL_Init>
void SystemClock_Config(void) {
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d370:	2701      	movs	r7, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d372:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLM = 25;
  RCC_OscInitStruct.PLL.PLLN = 432;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 9;

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800d376:	ac18      	add	r4, sp, #96	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d378:	2602      	movs	r6, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d37a:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 25;
 800d37e:	2119      	movs	r1, #25
  RCC_OscInitStruct.PLL.PLLN = 432;
 800d380:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800d384:	4620      	mov	r0, r4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d386:	961e      	str	r6, [sp, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d388:	9622      	str	r6, [sp, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLN = 432;
 800d38a:	9221      	str	r2, [sp, #132]	; 0x84
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d38c:	e9cd 7318 	strd	r7, r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800d390:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLM = 25;
 800d392:	e9cd 511f 	strd	r5, r1, [sp, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800d396:	9323      	str	r3, [sp, #140]	; 0x8c
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800d398:	f7fd f96a 	bl	800a670 <HAL_RCC_OscConfig>
  if (ret != HAL_OK) {
 800d39c:	b100      	cbz	r0, 800d3a0 <main+0xc8>
 800d39e:	e7fe      	b.n	800d39e <main+0xc6>
    while (1) {
      ;
    }
  }

  ret = HAL_PWREx_EnableOverDrive();
 800d3a0:	f7fd f92a 	bl	800a5f8 <HAL_PWREx_EnableOverDrive>
  if (ret != HAL_OK) {
 800d3a4:	b100      	cbz	r0, 800d3a8 <main+0xd0>
 800d3a6:	e7fe      	b.n	800d3a6 <main+0xce>
    while (1) {
      ;
    }
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 800d3a8:	220f      	movs	r2, #15
                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d3aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d3ae:	f44f 5a80 	mov.w	sl, #4096	; 0x1000

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800d3b2:	2107      	movs	r1, #7
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 800d3b4:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d3b6:	e9cd 6014 	strd	r6, r0, [sp, #80]	; 0x50
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800d3ba:	a813      	add	r0, sp, #76	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d3bc:	e9cd 3a16 	strd	r3, sl, [sp, #88]	; 0x58
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800d3c0:	f7fd fb22 	bl	800aa08 <HAL_RCC_ClockConfig>
  if (ret != HAL_OK) {
 800d3c4:	4605      	mov	r5, r0
 800d3c6:	b118      	cbz	r0, 800d3d0 <main+0xf8>
 800d3c8:	e7fe      	b.n	800d3c8 <main+0xf0>
 800d3ca:	bf00      	nop
 800d3cc:	e000ed00 	.word	0xe000ed00
}

static void MX_GPIO_Init(void) {
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d3d0:	4bda      	ldr	r3, [pc, #872]	; (800d73c <main+0x464>)
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);

  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin,
                    GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800d3d2:	f04f 0b08 	mov.w	fp, #8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3d6:	6020      	str	r0, [r4, #0]
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800d3d8:	2120      	movs	r1, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3da:	6060      	str	r0, [r4, #4]
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800d3dc:	463a      	mov	r2, r7
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3de:	60a0      	str	r0, [r4, #8]
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d3e0:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin |
                        ULPI_D2_Pin | ULPI_D1_Pin | ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800d3e4:	f04f 090a 	mov.w	r9, #10
      labels[i] = 0.0f;
 800d3e8:	ed9f 8ad5 	vldr	s16, [pc, #852]	; 800d740 <main+0x468>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3ec:	e9c4 0003 	strd	r0, r0, [r4, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d3f0:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800d3f4:	48d3      	ldr	r0, [pc, #844]	; (800d744 <main+0x46c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d3f6:	f04c 0c10 	orr.w	ip, ip, #16
 800d3fa:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d3fe:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
  int t_mode = 0;
 800d402:	9503      	str	r5, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d404:	f00c 0c10 	and.w	ip, ip, #16
 800d408:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800d40c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800d410:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d414:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
 800d418:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d41c:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d420:	f00c 0c40 	and.w	ip, ip, #64	; 0x40
 800d424:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800d428:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d42c:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d430:	f04c 0c02 	orr.w	ip, ip, #2
 800d434:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d438:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d43c:	f00c 0c02 	and.w	ip, ip, #2
 800d440:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800d444:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d448:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d44c:	ea4c 0c0b 	orr.w	ip, ip, fp
 800d450:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d454:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d458:	ea0c 0c0b 	and.w	ip, ip, fp
 800d45c:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 800d460:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d464:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d468:	f04c 0c04 	orr.w	ip, ip, #4
 800d46c:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d470:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d474:	f00c 0c04 	and.w	ip, ip, #4
 800d478:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 800d47c:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d480:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d484:	f04c 0c01 	orr.w	ip, ip, #1
 800d488:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d48c:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d490:	f00c 0c01 	and.w	ip, ip, #1
 800d494:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 800d498:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800d49c:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4a0:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 800d4a4:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d4a8:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4ac:	f40c 7c00 	and.w	ip, ip, #512	; 0x200
 800d4b0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800d4b4:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800d4b8:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4bc:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
 800d4c0:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d4c4:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4c8:	f40c 7c80 	and.w	ip, ip, #256	; 0x100
 800d4cc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 800d4d0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800d4d4:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4d8:	f44c 6c80 	orr.w	ip, ip, #1024	; 0x400
 800d4dc:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d4e0:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4e4:	f40c 6c80 	and.w	ip, ip, #1024	; 0x400
 800d4e8:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
 800d4ec:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800d4f0:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d4f4:	ea4c 0c01 	orr.w	ip, ip, r1
 800d4f8:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d4fc:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d500:	ea0c 0c01 	and.w	ip, ip, r1
 800d504:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800d508:	f8dd c048 	ldr.w	ip, [sp, #72]	; 0x48
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d50c:	f8d3 c030 	ldr.w	ip, [r3, #48]	; 0x30
 800d510:	f04c 0c80 	orr.w	ip, ip, #128	; 0x80
 800d514:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
 800d518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d51a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d51e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d520:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800d522:	f7fc faf3 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin | ARDUINO_D8_Pin, GPIO_PIN_RESET);
 800d526:	462a      	mov	r2, r5
 800d528:	210c      	movs	r1, #12
 800d52a:	4887      	ldr	r0, [pc, #540]	; (800d748 <main+0x470>)
 800d52c:	f7fc faee 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800d530:	463a      	mov	r2, r7
 800d532:	4659      	mov	r1, fp
 800d534:	4885      	ldr	r0, [pc, #532]	; (800d74c <main+0x474>)
 800d536:	f7fc fae9 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800d53a:	463a      	mov	r2, r7
 800d53c:	4651      	mov	r1, sl
 800d53e:	4882      	ldr	r0, [pc, #520]	; (800d748 <main+0x470>)
 800d540:	f7fc fae4 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800d544:	462a      	mov	r2, r5
 800d546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d54a:	4881      	ldr	r0, [pc, #516]	; (800d750 <main+0x478>)
 800d54c:	f7fc fade 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin,
 800d550:	462a      	mov	r2, r5
 800d552:	21c8      	movs	r1, #200	; 0xc8
 800d554:	487f      	ldr	r0, [pc, #508]	; (800d754 <main+0x47c>)
 800d556:	f7fc fad9 	bl	8009b0c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800d55a:	4621      	mov	r1, r4
 800d55c:	487e      	ldr	r0, [pc, #504]	; (800d758 <main+0x480>)
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800d55e:	f8cd b060 	str.w	fp, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d562:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800d566:	f7fc f9ad 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 800d56a:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d56e:	4621      	mov	r1, r4
 800d570:	4878      	ldr	r0, [pc, #480]	; (800d754 <main+0x47c>)
  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 800d572:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d574:	230b      	movs	r3, #11
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d576:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d57a:	931c      	str	r3, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d57c:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d580:	f7fc f9a0 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin |
 800d584:	f643 4323 	movw	r3, #15395	; 0x3c23
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d588:	4621      	mov	r1, r4
 800d58a:	4874      	ldr	r0, [pc, #464]	; (800d75c <main+0x484>)
  GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin |
 800d58c:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d58e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800d592:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d596:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d59a:	f7fc f993 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800d59e:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800d5a0:	4621      	mov	r1, r4
 800d5a2:	4868      	ldr	r0, [pc, #416]	; (800d744 <main+0x46c>)
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800d5a4:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800d5a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d5aa:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5ac:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800d5b0:	f7fc f988 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800d5b4:	4621      	mov	r1, r4
 800d5b6:	486a      	ldr	r0, [pc, #424]	; (800d760 <main+0x488>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5b8:	951a      	str	r5, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d5ba:	e9cd a518 	strd	sl, r5, [sp, #96]	; 0x60
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800d5be:	f7fc f981 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800d5c2:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800d5c4:	4621      	mov	r1, r4
 800d5c6:	485f      	ldr	r0, [pc, #380]	; (800d744 <main+0x46c>)
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800d5c8:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800d5ca:	4b66      	ldr	r3, [pc, #408]	; (800d764 <main+0x48c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5cc:	951a      	str	r5, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800d5ce:	9319      	str	r3, [sp, #100]	; 0x64
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800d5d0:	f7fc f978 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 800d5d4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5d8:	4621      	mov	r1, r4
 800d5da:	4863      	ldr	r0, [pc, #396]	; (800d768 <main+0x490>)
  GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 800d5dc:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5de:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d5e2:	e9cd 891b 	strd	r8, r9, [sp, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5e6:	f7fc f96d 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800d5ea:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800d5ec:	4621      	mov	r1, r4
 800d5ee:	4855      	ldr	r0, [pc, #340]	; (800d744 <main+0x46c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d5f0:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800d5f2:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5f4:	e9cd 7519 	strd	r7, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800d5f8:	f7fc f964 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 800d5fc:	f241 030c 	movw	r3, #4108	; 0x100c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d600:	4621      	mov	r1, r4
 800d602:	4851      	ldr	r0, [pc, #324]	; (800d748 <main+0x470>)
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 800d604:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d606:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d608:	e9cd 7519 	strd	r7, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d60c:	f7fc f95a 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800d610:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800d614:	4621      	mov	r1, r4
 800d616:	4855      	ldr	r0, [pc, #340]	; (800d76c <main+0x494>)
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800d618:	9218      	str	r2, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d61a:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800d61e:	f7fc f951 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800d622:	4621      	mov	r1, r4
 800d624:	4849      	ldr	r0, [pc, #292]	; (800d74c <main+0x474>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d626:	e9cd b718 	strd	fp, r7, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d62a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800d62e:	f7fc f949 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800d632:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800d634:	4621      	mov	r1, r4
 800d636:	4843      	ldr	r0, [pc, #268]	; (800d744 <main+0x46c>)
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800d638:	9218      	str	r2, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d63a:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800d63e:	f7fc f941 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 800d642:	f248 0304 	movw	r3, #32772	; 0x8004
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d646:	4621      	mov	r1, r4
 800d648:	4841      	ldr	r0, [pc, #260]	; (800d750 <main+0x478>)
  GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 800d64a:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d64c:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d650:	f7fc f938 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d654:	2205      	movs	r2, #5
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800d656:	4621      	mov	r1, r4
 800d658:	483b      	ldr	r0, [pc, #236]	; (800d748 <main+0x470>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d65a:	921c      	str	r2, [sp, #112]	; 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d65c:	e9cd 6618 	strd	r6, r6, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d660:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800d664:	f7fc f92e 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800d668:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800d66c:	4621      	mov	r1, r4
 800d66e:	4838      	ldr	r0, [pc, #224]	; (800d750 <main+0x478>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d670:	e9cd 2718 	strd	r2, r7, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d674:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800d678:	f7fc f924 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800d67c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d680:	4621      	mov	r1, r4
 800d682:	4831      	ldr	r0, [pc, #196]	; (800d748 <main+0x470>)
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800d684:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d686:	e9cd 8519 	strd	r8, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d68a:	f7fc f91b 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800d68e:	4a35      	ldr	r2, [pc, #212]	; (800d764 <main+0x48c>)
 800d690:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800d694:	4621      	mov	r1, r4
 800d696:	482c      	ldr	r0, [pc, #176]	; (800d748 <main+0x470>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d698:	951a      	str	r5, [sp, #104]	; 0x68
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800d69a:	e9cd 3218 	strd	r3, r2, [sp, #96]	; 0x60
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800d69e:	f7fc f911 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800d6a2:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800d6a4:	4621      	mov	r1, r4
 800d6a6:	482a      	ldr	r0, [pc, #168]	; (800d750 <main+0x478>)
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800d6a8:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6aa:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800d6ae:	e9cd 891b 	strd	r8, r9, [sp, #108]	; 0x6c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800d6b2:	f7fc f907 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 800d6b6:	23c8      	movs	r3, #200	; 0xc8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d6b8:	4621      	mov	r1, r4
 800d6ba:	4826      	ldr	r0, [pc, #152]	; (800d754 <main+0x47c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d6bc:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 800d6be:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6c0:	e9cd 7519 	strd	r7, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d6c4:	f7fc f8fe 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 800d6c8:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6ca:	4621      	mov	r1, r4
 800d6cc:	4827      	ldr	r0, [pc, #156]	; (800d76c <main+0x494>)
  GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 800d6ce:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6d0:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800d6d4:	e9cd 891b 	strd	r8, r9, [sp, #108]	; 0x6c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6d8:	f7fc f8f4 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d6dc:	220b      	movs	r2, #11
  GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 800d6de:	2332      	movs	r3, #50	; 0x32
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6e0:	4621      	mov	r1, r4
 800d6e2:	4822      	ldr	r0, [pc, #136]	; (800d76c <main+0x494>)
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d6e4:	921c      	str	r2, [sp, #112]	; 0x70
  GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 800d6e6:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d6e8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6ec:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6f0:	f7fc f8e8 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800d6f4:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800d6f6:	4621      	mov	r1, r4
 800d6f8:	4816      	ldr	r0, [pc, #88]	; (800d754 <main+0x47c>)
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800d6fa:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6fc:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800d700:	f7fc f8e0 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d704:	220b      	movs	r2, #11
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 800d706:	2386      	movs	r3, #134	; 0x86
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d708:	4621      	mov	r1, r4
 800d70a:	4817      	ldr	r0, [pc, #92]	; (800d768 <main+0x490>)
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 800d70c:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d70e:	e9cd 821b 	strd	r8, r2, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d712:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d716:	f7fc f8d5 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 800d71a:	2328      	movs	r3, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d71c:	4621      	mov	r1, r4
 800d71e:	4812      	ldr	r0, [pc, #72]	; (800d768 <main+0x490>)
  GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 800d720:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d722:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d726:	e9cd 891b 	strd	r8, r9, [sp, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d72a:	f7fc f8cb 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d72e:	2205      	movs	r2, #5
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 800d730:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d734:	4621      	mov	r1, r4
 800d736:	4809      	ldr	r0, [pc, #36]	; (800d75c <main+0x484>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d738:	921c      	str	r2, [sp, #112]	; 0x70
 800d73a:	e019      	b.n	800d770 <main+0x498>
 800d73c:	40023800 	.word	0x40023800
 800d740:	00000000 	.word	0x00000000
 800d744:	40020c00 	.word	0x40020c00
 800d748:	40022000 	.word	0x40022000
 800d74c:	40022800 	.word	0x40022800
 800d750:	40021c00 	.word	0x40021c00
 800d754:	40021800 	.word	0x40021800
 800d758:	40021000 	.word	0x40021000
 800d75c:	40020400 	.word	0x40020400
 800d760:	40022400 	.word	0x40022400
 800d764:	10120000 	.word	0x10120000
 800d768:	40020000 	.word	0x40020000
 800d76c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 800d770:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d772:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d774:	e9cd 6519 	strd	r6, r5, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d778:	f7fc f8a4 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 800d77c:	4621      	mov	r1, r4
 800d77e:	48a8      	ldr	r0, [pc, #672]	; (800da20 <main+0x748>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d780:	971a      	str	r7, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d782:	e9cd 7518 	strd	r7, r5, [sp, #96]	; 0x60
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 800d786:	f7fc f89d 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON2_Pin;
 800d78a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 800d78e:	4621      	mov	r1, r4
 800d790:	48a4      	ldr	r0, [pc, #656]	; (800da24 <main+0x74c>)
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 800d792:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d794:	e9cd 5719 	strd	r5, r7, [sp, #100]	; 0x64
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 800d798:	f7fc f894 	bl	80098c4 <HAL_GPIO_Init>
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 800d79c:	4629      	mov	r1, r5
 800d79e:	4630      	mov	r0, r6
 800d7a0:	4fa1      	ldr	r7, [pc, #644]	; (800da28 <main+0x750>)
 800d7a2:	f7fb f8f1 	bl	8008988 <BSP_PB_Init>
 800d7a6:	4da1      	ldr	r5, [pc, #644]	; (800da2c <main+0x754>)
  lcdsetup();
 800d7a8:	f7ff fd18 	bl	800d1dc <_Z8lcdsetupv>
 800d7ac:	4ea0      	ldr	r6, [pc, #640]	; (800da30 <main+0x758>)
  int camErr = initCamera();
 800d7ae:	f7fe ff47 	bl	800c640 <_Z10initCamerav>
  StartCapture();
 800d7b2:	f7ff f881 	bl	800c8b8 <_Z12StartCapturev>
  signed char *input = getInput();
 800d7b6:	f007 fecf 	bl	8015558 <getInput>
  RGBbuf = (uint16_t *)&input[128 * 128 * 4];
 800d7ba:	4a9e      	ldr	r2, [pc, #632]	; (800da34 <main+0x75c>)
 800d7bc:	f500 3380 	add.w	r3, r0, #65536	; 0x10000
 800d7c0:	f500 4134 	add.w	r1, r0, #46080	; 0xb400
 800d7c4:	f500 4b40 	add.w	fp, r0, #49152	; 0xc000
  signed char *input = getInput();
 800d7c8:	9004      	str	r0, [sp, #16]
 800d7ca:	9106      	str	r1, [sp, #24]
  RGBbuf = (uint16_t *)&input[128 * 128 * 4];
 800d7cc:	6013      	str	r3, [r2, #0]
    starti = HAL_GetTick();
 800d7ce:	f7fb fda5 	bl	800931c <HAL_GetTick>
 800d7d2:	4680      	mov	r8, r0
    ReadCapture();
 800d7d4:	f7ff f8d2 	bl	800c97c <_Z11ReadCapturev>
    StartCapture();
 800d7d8:	f7ff f86e 	bl	800c8b8 <_Z12StartCapturev>
    DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800d7dc:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800d7e0:	2001      	movs	r0, #1
 800d7e2:	4b94      	ldr	r3, [pc, #592]	; (800da34 <main+0x75c>)
 800d7e4:	464a      	mov	r2, r9
 800d7e6:	2178      	movs	r1, #120	; 0x78
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	9000      	str	r0, [sp, #0]
 800d7ec:	2080      	movs	r0, #128	; 0x80
 800d7ee:	f7fe ff6f 	bl	800c6d0 <_Z22DecodeandProcessAndRGBiiPaPti>
 800d7f2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800d7f6:	2180      	movs	r1, #128	; 0x80
 800d7f8:	9806      	ldr	r0, [sp, #24]
 800d7fa:	f01b fad4 	bl	8028da6 <memset>
        RGBbuf[j + RES_W * i] = (uint16_t)(r | g | b);
 800d7fe:	4b8d      	ldr	r3, [pc, #564]	; (800da34 <main+0x75c>)
 800d800:	4648      	mov	r0, r9
 800d802:	f8d3 e000 	ldr.w	lr, [r3]
 800d806:	f1ae 0a02 	sub.w	sl, lr, #2
 800d80a:	f500 7cc0 	add.w	ip, r0, #384	; 0x180
  int t_mode = 0;
 800d80e:	4651      	mov	r1, sl
        uint8_t red = (int32_t)input[(128 * i + j) * 3] + 128;
 800d810:	7803      	ldrb	r3, [r0, #0]
 800d812:	3003      	adds	r0, #3
        uint8_t green = (int32_t)input[(128 * i + j) * 3 + 1] + 128;
 800d814:	f810 9c02 	ldrb.w	r9, [r0, #-2]
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800d818:	f083 0380 	eor.w	r3, r3, #128	; 0x80
        uint8_t blue = (int32_t)input[(128 * i + j) * 3 + 2] + 128;
 800d81c:	f810 2c01 	ldrb.w	r2, [r0, #-1]
        uint16_t g = ((green >> 2) & 0x3f) << 5;
 800d820:	f089 0980 	eor.w	r9, r9, #128	; 0x80
      for (int j = 0; j < RES_W; j++) {
 800d824:	4584      	cmp	ip, r0
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800d826:	ea4f 03d3 	mov.w	r3, r3, lsr #3
        uint16_t b = (blue >> 3) & 0x1f;
 800d82a:	f082 0280 	eor.w	r2, r2, #128	; 0x80
        uint16_t g = ((green >> 2) & 0x3f) << 5;
 800d82e:	ea4f 0999 	mov.w	r9, r9, lsr #2
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800d832:	ea4f 23c3 	mov.w	r3, r3, lsl #11
        RGBbuf[j + RES_W * i] = (uint16_t)(r | g | b);
 800d836:	ea43 1349 	orr.w	r3, r3, r9, lsl #5
 800d83a:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
 800d83e:	f821 3f02 	strh.w	r3, [r1, #2]!
      for (int j = 0; j < RES_W; j++) {
 800d842:	d1e5      	bne.n	800d810 <main+0x538>
    for (int i = 0; i < RES_W; i++) {
 800d844:	45e3      	cmp	fp, ip
 800d846:	f50a 7a80 	add.w	sl, sl, #256	; 0x100
 800d84a:	d1de      	bne.n	800d80a <main+0x532>
    loadRGB565LCD(10, 10, RES_W, RES_W, RGBbuf, 2);
 800d84c:	2380      	movs	r3, #128	; 0x80
 800d84e:	210a      	movs	r1, #10
 800d850:	f04f 0902 	mov.w	r9, #2
 800d854:	461a      	mov	r2, r3
 800d856:	4608      	mov	r0, r1
 800d858:	e9cd e900 	strd	lr, r9, [sp]
 800d85c:	f7ff fab2 	bl	800cdc4 <_Z13loadRGB565LCDmmmmPth>
    endi = HAL_GetTick();
 800d860:	f7fb fd5c 	bl	800931c <HAL_GetTick>
    uint8_t button0 = BSP_PB_GetState(BUTTON_KEY) == GPIO_PIN_SET;
 800d864:	4648      	mov	r0, r9
 800d866:	f7fb f8e7 	bl	8008a38 <BSP_PB_GetState>
    uint8_t button1 = !HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 800d86a:	2101      	movs	r1, #1
 800d86c:	486c      	ldr	r0, [pc, #432]	; (800da20 <main+0x748>)
 800d86e:	f7fc f947 	bl	8009b00 <HAL_GPIO_ReadPin>
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800d872:	f44f 6180 	mov.w	r1, #1024	; 0x400
    uint8_t button1 = !HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 800d876:	fab0 fa80 	clz	sl, r0
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800d87a:	486a      	ldr	r0, [pc, #424]	; (800da24 <main+0x74c>)
 800d87c:	f7fc f940 	bl	8009b00 <HAL_GPIO_ReadPin>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
}

void recieveChar(char *s) {
	static int is_initialized = 0;
	if (!is_initialized) {
 800d880:	4b6d      	ldr	r3, [pc, #436]	; (800da38 <main+0x760>)
    s[0] = 'c';
 800d882:	2263      	movs	r2, #99	; 0x63
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800d884:	fab0 f980 	clz	r9, r0
 800d888:	681b      	ldr	r3, [r3, #0]
    uint8_t button1 = !HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 800d88a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
    s[0] = 'c';
 800d88e:	f88d 2020 	strb.w	r2, [sp, #32]
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800d892:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800d896:	2b00      	cmp	r3, #0
 800d898:	f000 80ad 	beq.w	800d9f6 <main+0x71e>
		if (HAL_UART_Init(&UART) != HAL_OK) {
			//Error handling
		}
		is_initialized = 1;
	}
	HAL_UART_Receive(&UART, (uint8_t*) s, 1, 10);
 800d89c:	230a      	movs	r3, #10
 800d89e:	2201      	movs	r2, #1
 800d8a0:	a908      	add	r1, sp, #32
 800d8a2:	4861      	ldr	r0, [pc, #388]	; (800da28 <main+0x750>)
 800d8a4:	f7fe f8c8 	bl	800ba38 <HAL_UART_Receive>
    if (s[0] == '3')
 800d8a8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800d8ac:	2b33      	cmp	r3, #51	; 0x33
 800d8ae:	d058      	beq.n	800d962 <main+0x68a>
    if (t_mode) {
 800d8b0:	2b34      	cmp	r3, #52	; 0x34
 800d8b2:	d00f      	beq.n	800d8d4 <main+0x5fc>
 800d8b4:	9a03      	ldr	r2, [sp, #12]
 800d8b6:	b16a      	cbz	r2, 800d8d4 <main+0x5fc>
      if ((button2 || button1 || s[0] == '1' || s[0] == '2')) {
 800d8b8:	f1ba 0f00 	cmp.w	sl, #0
 800d8bc:	d157      	bne.n	800d96e <main+0x696>
 800d8be:	f1b9 0f00 	cmp.w	r9, #0
 800d8c2:	d154      	bne.n	800d96e <main+0x696>
 800d8c4:	2b31      	cmp	r3, #49	; 0x31
 800d8c6:	d057      	beq.n	800d978 <main+0x6a0>
 800d8c8:	2b32      	cmp	r3, #50	; 0x32
 800d8ca:	f000 80bf 	beq.w	800da4c <main+0x774>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	9303      	str	r3, [sp, #12]
  }
 800d8d2:	e77c      	b.n	800d7ce <main+0x4f6>
      start = HAL_GetTick();
 800d8d4:	f7fb fd22 	bl	800931c <HAL_GetTick>
      detectResponse(person, end - starti, t_mode, 0, 0);
 800d8d8:	2300      	movs	r3, #0
 800d8da:	9303      	str	r3, [sp, #12]
  invoke_inf();
 800d8dc:	f00a fdf0 	bl	80184c0 <invoke_inf>
  signed char *output = (signed char *)getOutput();
 800d8e0:	f007 fe3e 	bl	8015560 <getOutput>
    out_int8[i] = output[i];
 800d8e4:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800d8e8:	f990 a000 	ldrsb.w	sl, [r0]
 800d8ec:	f990 9001 	ldrsb.w	r9, [r0, #1]
 800d8f0:	70ab      	strb	r3, [r5, #2]
 800d8f2:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800d8f6:	f885 a000 	strb.w	sl, [r5]
 800d8fa:	70eb      	strb	r3, [r5, #3]
 800d8fc:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800d900:	f885 9001 	strb.w	r9, [r5, #1]
 800d904:	712b      	strb	r3, [r5, #4]
 800d906:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800d90a:	716b      	strb	r3, [r5, #5]
 800d90c:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800d910:	71ab      	strb	r3, [r5, #6]
 800d912:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800d916:	71eb      	strb	r3, [r5, #7]
 800d918:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800d91c:	722b      	strb	r3, [r5, #8]
 800d91e:	f990 3009 	ldrsb.w	r3, [r0, #9]
 800d922:	726b      	strb	r3, [r5, #9]
      end = HAL_GetTick();
 800d924:	f7fb fcfa 	bl	800931c <HAL_GetTick>
      sprintf(showbuf, " Inference ");
 800d928:	4b44      	ldr	r3, [pc, #272]	; (800da3c <main+0x764>)
      end = HAL_GetTick();
 800d92a:	9005      	str	r0, [sp, #20]
      sprintf(showbuf, " Inference ");
 800d92c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d930:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      displaystring(showbuf, 273, 10);
 800d934:	4620      	mov	r0, r4
 800d936:	220a      	movs	r2, #10
 800d938:	f240 1111 	movw	r1, #273	; 0x111
 800d93c:	f7ff faa0 	bl	800ce80 <_Z13displaystringPcii>
      detectResponse(person, end - starti, t_mode, 0, 0);
 800d940:	9b05      	ldr	r3, [sp, #20]
 800d942:	45ca      	cmp	sl, r9
 800d944:	eba3 0308 	sub.w	r3, r3, r8
 800d948:	bfd4      	ite	le
 800d94a:	2000      	movle	r0, #0
 800d94c:	2001      	movgt	r0, #1
 800d94e:	ee00 3a10 	vmov	s0, r3
 800d952:	2300      	movs	r3, #0
 800d954:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800d958:	461a      	mov	r2, r3
 800d95a:	4619      	mov	r1, r3
 800d95c:	f7ff fa9a 	bl	800ce94 <_Z14detectResponseifiii>
 800d960:	e735      	b.n	800d7ce <main+0x4f6>
      if ((button2 || button1 || s[0] == '1' || s[0] == '2')) {
 800d962:	f1ba 0f00 	cmp.w	sl, #0
 800d966:	d102      	bne.n	800d96e <main+0x696>
 800d968:	f1b9 0f00 	cmp.w	r9, #0
 800d96c:	d0af      	beq.n	800d8ce <main+0x5f6>
        if (button2 || s[0] == '1') {
 800d96e:	2b31      	cmp	r3, #49	; 0x31
 800d970:	d002      	beq.n	800d978 <main+0x6a0>
 800d972:	f1b9 0f00 	cmp.w	r9, #0
 800d976:	d069      	beq.n	800da4c <main+0x774>
          sprintf(showbuf, "Train cls 1");
 800d978:	4b31      	ldr	r3, [pc, #196]	; (800da40 <main+0x768>)
        DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800d97a:	f04f 0901 	mov.w	r9, #1
          sprintf(showbuf, "Train cls 1");
 800d97e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d982:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        start = HAL_GetTick();
 800d986:	f7fb fcc9 	bl	800931c <HAL_GetTick>
        invoke_new_weights_givenimg(out_int);
 800d98a:	4828      	ldr	r0, [pc, #160]	; (800da2c <main+0x754>)
 800d98c:	f7ff fc68 	bl	800d260 <_Z27invoke_new_weights_givenimgPa>
        if (out_int[0] > out_int[1]) {
 800d990:	f995 8001 	ldrsb.w	r8, [r5, #1]
 800d994:	f995 3000 	ldrsb.w	r3, [r5]
      labels[i] = 1.0f;
 800d998:	f8cd 9014 	str.w	r9, [sp, #20]
        if (out_int[0] > out_int[1]) {
 800d99c:	4598      	cmp	r8, r3
 800d99e:	bfb4      	ite	lt
 800d9a0:	f04f 0800 	movlt.w	r8, #0
 800d9a4:	f04f 0801 	movge.w	r8, #1
        end = HAL_GetTick();
 800d9a8:	f7fb fcb8 	bl	800931c <HAL_GetTick>
        detectResponse(answer_right, 0, t_mode, p, label);
 800d9ac:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800da44 <main+0x76c>
 800d9b0:	464b      	mov	r3, r9
 800d9b2:	4642      	mov	r2, r8
 800d9b4:	4649      	mov	r1, r9
 800d9b6:	4640      	mov	r0, r8
 800d9b8:	f7ff fa6c 	bl	800ce94 <_Z14detectResponseifiii>
      labels[i] = 1.0f;
 800d9bc:	46c2      	mov	sl, r8
        ReadCapture();
 800d9be:	f7fe ffdd 	bl	800c97c <_Z11ReadCapturev>
        StartCapture();
 800d9c2:	f7fe ff79 	bl	800c8b8 <_Z12StartCapturev>
        DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800d9c6:	4b1b      	ldr	r3, [pc, #108]	; (800da34 <main+0x75c>)
 800d9c8:	9a04      	ldr	r2, [sp, #16]
 800d9ca:	2178      	movs	r1, #120	; 0x78
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	2080      	movs	r0, #128	; 0x80
 800d9d0:	f8cd 9000 	str.w	r9, [sp]
 800d9d4:	f7fe fe7c 	bl	800c6d0 <_Z22DecodeandProcessAndRGBiiPaPti>
        displaystring(showbuf, 273, 10);
 800d9d8:	220a      	movs	r2, #10
 800d9da:	f240 1111 	movw	r1, #273	; 0x111
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f7ff fa4e 	bl	800ce80 <_Z13displaystringPcii>
        start = HAL_GetTick();
 800d9e4:	f7fb fc9a 	bl	800931c <HAL_GetTick>
      labels[i] = 1.0f;
 800d9e8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
        start = HAL_GetTick();
 800d9ec:	4603      	mov	r3, r0
      labels[i] = 0.0f;
 800d9ee:	ed86 8a00 	vstr	s16, [r6]
      labels[i] = 1.0f;
 800d9f2:	6072      	str	r2, [r6, #4]
 800d9f4:	e067      	b.n	800dac6 <main+0x7ee>
		UART.Instance = USART1;
 800d9f6:	4814      	ldr	r0, [pc, #80]	; (800da48 <main+0x770>)
		UART.Init.Mode = UART_MODE_TX_RX;
 800d9f8:	220c      	movs	r2, #12
		UART.Init.BaudRate = 115200;
 800d9fa:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
		UART.Init.Parity = UART_PARITY_NONE;
 800d9fe:	613b      	str	r3, [r7, #16]
		UART.Instance = USART1;
 800da00:	6038      	str	r0, [r7, #0]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800da02:	4809      	ldr	r0, [pc, #36]	; (800da28 <main+0x750>)
		UART.Init.Mode = UART_MODE_TX_RX;
 800da04:	617a      	str	r2, [r7, #20]
		UART.Init.BaudRate = 115200;
 800da06:	6079      	str	r1, [r7, #4]
		UART.Init.StopBits = UART_STOPBITS_1;
 800da08:	e9c7 3302 	strd	r3, r3, [r7, #8]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800da0c:	e9c7 3306 	strd	r3, r3, [r7, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800da10:	e9c7 3308 	strd	r3, r3, [r7, #32]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800da14:	f7fe f90a 	bl	800bc2c <HAL_UART_Init>
		is_initialized = 1;
 800da18:	2301      	movs	r3, #1
 800da1a:	4a07      	ldr	r2, [pc, #28]	; (800da38 <main+0x760>)
 800da1c:	6013      	str	r3, [r2, #0]
 800da1e:	e73d      	b.n	800d89c <main+0x5c4>
 800da20:	40020000 	.word	0x40020000
 800da24:	40021400 	.word	0x40021400
 800da28:	2000c538 	.word	0x2000c538
 800da2c:	2000c5d4 	.word	0x2000c5d4
 800da30:	2000c5ac 	.word	0x2000c5ac
 800da34:	2000c534 	.word	0x2000c534
 800da38:	2000c5a8 	.word	0x2000c5a8
 800da3c:	08032248 	.word	0x08032248
 800da40:	08032230 	.word	0x08032230
 800da44:	00000000 	.word	0x00000000
 800da48:	40011000 	.word	0x40011000
          sprintf(showbuf, "Train cls 0");
 800da4c:	4b37      	ldr	r3, [pc, #220]	; (800db2c <main+0x854>)
 800da4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        start = HAL_GetTick();
 800da56:	f7fb fc61 	bl	800931c <HAL_GetTick>
        invoke_new_weights_givenimg(out_int);
 800da5a:	4835      	ldr	r0, [pc, #212]	; (800db30 <main+0x858>)
 800da5c:	f7ff fc00 	bl	800d260 <_Z27invoke_new_weights_givenimgPa>
        if (out_int[0] > out_int[1]) {
 800da60:	f995 2001 	ldrsb.w	r2, [r5, #1]
 800da64:	f995 3000 	ldrsb.w	r3, [r5]
      labels[i] = 0.0f;
 800da68:	2100      	movs	r1, #0
          p = 1;
 800da6a:	429a      	cmp	r2, r3
      labels[i] = 0.0f;
 800da6c:	9105      	str	r1, [sp, #20]
          p = 1;
 800da6e:	bfb3      	iteet	lt
 800da70:	468a      	movlt	sl, r1
 800da72:	4688      	movge	r8, r1
 800da74:	f04f 0a01 	movge.w	sl, #1
 800da78:	f04f 0801 	movlt.w	r8, #1
        end = HAL_GetTick();
 800da7c:	f7fb fc4e 	bl	800931c <HAL_GetTick>
        detectResponse(answer_right, 0, t_mode, p, label);
 800da80:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800db34 <main+0x85c>
 800da84:	2300      	movs	r3, #0
 800da86:	4652      	mov	r2, sl
 800da88:	2101      	movs	r1, #1
 800da8a:	4640      	mov	r0, r8
 800da8c:	f7ff fa02 	bl	800ce94 <_Z14detectResponseifiii>
        ReadCapture();
 800da90:	f7fe ff74 	bl	800c97c <_Z11ReadCapturev>
        StartCapture();
 800da94:	f7fe ff10 	bl	800c8b8 <_Z12StartCapturev>
        DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800da98:	2001      	movs	r0, #1
 800da9a:	4b27      	ldr	r3, [pc, #156]	; (800db38 <main+0x860>)
 800da9c:	2178      	movs	r1, #120	; 0x78
 800da9e:	9a04      	ldr	r2, [sp, #16]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	9000      	str	r0, [sp, #0]
 800daa4:	2080      	movs	r0, #128	; 0x80
 800daa6:	f7fe fe13 	bl	800c6d0 <_Z22DecodeandProcessAndRGBiiPaPti>
        displaystring(showbuf, 273, 10);
 800daaa:	220a      	movs	r2, #10
 800daac:	f240 1111 	movw	r1, #273	; 0x111
 800dab0:	4620      	mov	r0, r4
 800dab2:	f7ff f9e5 	bl	800ce80 <_Z13displaystringPcii>
        start = HAL_GetTick();
 800dab6:	f7fb fc31 	bl	800931c <HAL_GetTick>
      labels[i] = 1.0f;
 800daba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
        start = HAL_GetTick();
 800dabe:	4603      	mov	r3, r0
      labels[i] = 0.0f;
 800dac0:	ed86 8a01 	vstr	s16, [r6, #4]
      labels[i] = 1.0f;
 800dac4:	6032      	str	r2, [r6, #0]
 800dac6:	9307      	str	r3, [sp, #28]
        detectResponse(answer_right, end - start, t_mode, p, label);
 800dac8:	2301      	movs	r3, #1
  invoke(labels);
 800daca:	481c      	ldr	r0, [pc, #112]	; (800db3c <main+0x864>)
        detectResponse(answer_right, end - start, t_mode, p, label);
 800dacc:	9303      	str	r3, [sp, #12]
      labels[i] = 0.0f;
 800dace:	ed86 8a02 	vstr	s16, [r6, #8]
 800dad2:	ed86 8a03 	vstr	s16, [r6, #12]
 800dad6:	ed86 8a04 	vstr	s16, [r6, #16]
 800dada:	ed86 8a05 	vstr	s16, [r6, #20]
 800dade:	ed86 8a06 	vstr	s16, [r6, #24]
 800dae2:	ed86 8a07 	vstr	s16, [r6, #28]
 800dae6:	ed86 8a08 	vstr	s16, [r6, #32]
 800daea:	ed86 8a09 	vstr	s16, [r6, #36]	; 0x24
  invoke(labels);
 800daee:	f007 fd3b 	bl	8015568 <invoke>
        end = HAL_GetTick();
 800daf2:	f7fb fc13 	bl	800931c <HAL_GetTick>
        sprintf(showbuf, "Train done ");
 800daf6:	4b12      	ldr	r3, [pc, #72]	; (800db40 <main+0x868>)
        end = HAL_GetTick();
 800daf8:	4681      	mov	r9, r0
        sprintf(showbuf, "Train done ");
 800dafa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dafe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        displaystring(showbuf, 273, 10);
 800db02:	4620      	mov	r0, r4
 800db04:	220a      	movs	r2, #10
 800db06:	f240 1111 	movw	r1, #273	; 0x111
 800db0a:	f7ff f9b9 	bl	800ce80 <_Z13displaystringPcii>
        detectResponse(answer_right, end - start, t_mode, p, label);
 800db0e:	9b07      	ldr	r3, [sp, #28]
 800db10:	4652      	mov	r2, sl
 800db12:	4640      	mov	r0, r8
 800db14:	eba9 0303 	sub.w	r3, r9, r3
 800db18:	2101      	movs	r1, #1
 800db1a:	ee00 3a10 	vmov	s0, r3
 800db1e:	9b05      	ldr	r3, [sp, #20]
 800db20:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800db24:	f7ff f9b6 	bl	800ce94 <_Z14detectResponseifiii>
 800db28:	e651      	b.n	800d7ce <main+0x4f6>
 800db2a:	bf00      	nop
 800db2c:	0803223c 	.word	0x0803223c
 800db30:	2000c5d4 	.word	0x2000c5d4
 800db34:	00000000 	.word	0x00000000
 800db38:	2000c534 	.word	0x2000c534
 800db3c:	2000c5ac 	.word	0x2000c5ac
 800db40:	08032254 	.word	0x08032254

0800db44 <upsampleCb>:
  return (uint8)b;
}
static void upsampleCb(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800db44:	4a75      	ldr	r2, [pc, #468]	; (800dd1c <upsampleCb+0x1d8>)
 800db46:	3102      	adds	r1, #2
 800db48:	4b75      	ldr	r3, [pc, #468]	; (800dd20 <upsampleCb+0x1dc>)
 800db4a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800db4e:	eb03 0c01 	add.w	ip, r3, r1
static void upsampleCb(uint8 srcOfs, uint8 dstOfs) {
 800db52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db56:	4f73      	ldr	r7, [pc, #460]	; (800dd24 <upsampleCb+0x1e0>)
 800db58:	f100 0840 	add.w	r8, r0, #64	; 0x40
 800db5c:	440f      	add	r7, r1
 800db5e:	4686      	mov	lr, r0
 800db60:	f100 0608 	add.w	r6, r0, #8
 800db64:	463d      	mov	r5, r7
 800db66:	4664      	mov	r4, ip
  uint8 *pDstG = gMCUBufG + dstOfs;
  uint8 *pDstB = gMCUBufB + dstOfs;
  for (y = 0; y < 4; y++) {
    for (x = 0; x < 4; x++) {
      uint8 cb = (uint8)*pSrc++;
 800db68:	f930 3b02 	ldrsh.w	r3, [r0], #2
  b = a - b;
 800db6c:	f814 9c02 	ldrb.w	r9, [r4, #-2]
      uint8 cb = (uint8)*pSrc++;
 800db70:	b2db      	uxtb	r3, r3
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
 800db72:	b219      	sxth	r1, r3
 800db74:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800db78:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800db7c:	0952      	lsrs	r2, r2, #5
 800db7e:	3a2c      	subs	r2, #44	; 0x2c
 800db80:	b292      	uxth	r2, r2
  b = a - b;
 800db82:	eba9 0902 	sub.w	r9, r9, r2
 800db86:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800db8a:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800db8e:	f240 80ad 	bls.w	800dcec <upsampleCb+0x1a8>
  b = a - b;
 800db92:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800db96:	f1ba 0f00 	cmp.w	sl, #0
 800db9a:	f2c0 80ad 	blt.w	800dcf8 <upsampleCb+0x1b4>
    else if (b > 255)
 800db9e:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dba2:	f340 80a3 	ble.w	800dcec <upsampleCb+0x1a8>
      return 255;
 800dba6:	f04f 0aff 	mov.w	sl, #255	; 0xff
  b = a - b;
 800dbaa:	f814 9c01 	ldrb.w	r9, [r4, #-1]
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800dbae:	f804 ac02 	strb.w	sl, [r4, #-2]
  b = a - b;
 800dbb2:	eba9 0902 	sub.w	r9, r9, r2
 800dbb6:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800dbba:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800dbbe:	f240 8092 	bls.w	800dce6 <upsampleCb+0x1a2>
  b = a - b;
 800dbc2:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800dbc6:	f1ba 0f00 	cmp.w	sl, #0
 800dbca:	f2c0 8092 	blt.w	800dcf2 <upsampleCb+0x1ae>
    else if (b > 255)
 800dbce:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dbd2:	f340 8088 	ble.w	800dce6 <upsampleCb+0x1a2>
      return 255;
 800dbd6:	f04f 0aff 	mov.w	sl, #255	; 0xff
  b = a - b;
 800dbda:	f894 9006 	ldrb.w	r9, [r4, #6]
      pDstG[1] = subAndClamp(pDstG[1], cbG);
 800dbde:	f804 ac01 	strb.w	sl, [r4, #-1]
  b = a - b;
 800dbe2:	eba9 0902 	sub.w	r9, r9, r2
 800dbe6:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800dbea:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800dbee:	d977      	bls.n	800dce0 <upsampleCb+0x19c>
  b = a - b;
 800dbf0:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800dbf4:	f1ba 0f00 	cmp.w	sl, #0
 800dbf8:	f2c0 8084 	blt.w	800dd04 <upsampleCb+0x1c0>
    else if (b > 255)
 800dbfc:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dc00:	dd6e      	ble.n	800dce0 <upsampleCb+0x19c>
      return 255;
 800dc02:	f04f 09ff 	mov.w	r9, #255	; 0xff
  b = a - b;
 800dc06:	f894 a007 	ldrb.w	sl, [r4, #7]
      pDstG[8] = subAndClamp(pDstG[8], cbG);
 800dc0a:	f884 9006 	strb.w	r9, [r4, #6]
  b = a - b;
 800dc0e:	ebaa 0202 	sub.w	r2, sl, r2
 800dc12:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dc14:	2aff      	cmp	r2, #255	; 0xff
 800dc16:	d960      	bls.n	800dcda <upsampleCb+0x196>
  b = a - b;
 800dc18:	fa0f f982 	sxth.w	r9, r2
    if (b < 0)
 800dc1c:	f1b9 0f00 	cmp.w	r9, #0
 800dc20:	db6d      	blt.n	800dcfe <upsampleCb+0x1ba>
    else if (b > 255)
 800dc22:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800dc26:	dd58      	ble.n	800dcda <upsampleCb+0x196>
      return 255;
 800dc28:	f04f 09ff 	mov.w	r9, #255	; 0xff
      pDstG[9] = subAndClamp(pDstG[9], cbG);

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800dc2c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800dc30:	3be3      	subs	r3, #227	; 0xe3
  b = a + b;
 800dc32:	f815 2c02 	ldrb.w	r2, [r5, #-2]
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800dc36:	eb01 1141 	add.w	r1, r1, r1, lsl #5
      pDstG[9] = subAndClamp(pDstG[9], cbG);
 800dc3a:	f884 9007 	strb.w	r9, [r4, #7]
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800dc3e:	eb03 11d1 	add.w	r1, r3, r1, lsr #7
 800dc42:	b28b      	uxth	r3, r1
  b = a + b;
 800dc44:	441a      	add	r2, r3
 800dc46:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dc48:	2aff      	cmp	r2, #255	; 0xff
 800dc4a:	d944      	bls.n	800dcd6 <upsampleCb+0x192>
  b = a + b;
 800dc4c:	b211      	sxth	r1, r2
    if (b < 0)
 800dc4e:	2900      	cmp	r1, #0
 800dc50:	db5d      	blt.n	800dd0e <upsampleCb+0x1ca>
    else if (b > 255)
 800dc52:	29ff      	cmp	r1, #255	; 0xff
 800dc54:	dd3f      	ble.n	800dcd6 <upsampleCb+0x192>
      return 255;
 800dc56:	21ff      	movs	r1, #255	; 0xff
  b = a + b;
 800dc58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800dc5c:	f805 1c02 	strb.w	r1, [r5, #-2]
  b = a + b;
 800dc60:	441a      	add	r2, r3
 800dc62:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dc64:	2aff      	cmp	r2, #255	; 0xff
 800dc66:	d934      	bls.n	800dcd2 <upsampleCb+0x18e>
  b = a + b;
 800dc68:	b211      	sxth	r1, r2
    if (b < 0)
 800dc6a:	2900      	cmp	r1, #0
 800dc6c:	db4d      	blt.n	800dd0a <upsampleCb+0x1c6>
    else if (b > 255)
 800dc6e:	29ff      	cmp	r1, #255	; 0xff
 800dc70:	dd2f      	ble.n	800dcd2 <upsampleCb+0x18e>
      return 255;
 800dc72:	21ff      	movs	r1, #255	; 0xff
  b = a + b;
 800dc74:	79aa      	ldrb	r2, [r5, #6]
      pDstB[1] = addAndClamp(pDstB[1], cbB);
 800dc76:	f805 1c01 	strb.w	r1, [r5, #-1]
  b = a + b;
 800dc7a:	441a      	add	r2, r3
 800dc7c:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dc7e:	2aff      	cmp	r2, #255	; 0xff
 800dc80:	d925      	bls.n	800dcce <upsampleCb+0x18a>
  b = a + b;
 800dc82:	b211      	sxth	r1, r2
    if (b < 0)
 800dc84:	2900      	cmp	r1, #0
 800dc86:	db46      	blt.n	800dd16 <upsampleCb+0x1d2>
    else if (b > 255)
 800dc88:	29ff      	cmp	r1, #255	; 0xff
 800dc8a:	dd20      	ble.n	800dcce <upsampleCb+0x18a>
      return 255;
 800dc8c:	22ff      	movs	r2, #255	; 0xff
  b = a + b;
 800dc8e:	79e9      	ldrb	r1, [r5, #7]
      pDstB[8] = addAndClamp(pDstB[8], cbB);
 800dc90:	71aa      	strb	r2, [r5, #6]
  b = a + b;
 800dc92:	440b      	add	r3, r1
 800dc94:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800dc96:	2bff      	cmp	r3, #255	; 0xff
 800dc98:	d917      	bls.n	800dcca <upsampleCb+0x186>
  b = a + b;
 800dc9a:	b21a      	sxth	r2, r3
    if (b < 0)
 800dc9c:	2a00      	cmp	r2, #0
 800dc9e:	db38      	blt.n	800dd12 <upsampleCb+0x1ce>
    else if (b > 255)
 800dca0:	2aff      	cmp	r2, #255	; 0xff
 800dca2:	dd12      	ble.n	800dcca <upsampleCb+0x186>
      return 255;
 800dca4:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 4; x++) {
 800dca6:	4286      	cmp	r6, r0
      pDstB[9] = addAndClamp(pDstB[9], cbB);
 800dca8:	71eb      	strb	r3, [r5, #7]
 800dcaa:	f104 0402 	add.w	r4, r4, #2
 800dcae:	f105 0502 	add.w	r5, r5, #2
    for (x = 0; x < 4; x++) {
 800dcb2:	f47f af59 	bne.w	800db68 <upsampleCb+0x24>
 800dcb6:	f10e 0010 	add.w	r0, lr, #16
 800dcba:	f10c 0c10 	add.w	ip, ip, #16
 800dcbe:	3710      	adds	r7, #16
  for (y = 0; y < 4; y++) {
 800dcc0:	4580      	cmp	r8, r0
 800dcc2:	f47f af4c 	bne.w	800db5e <upsampleCb+0x1a>

    pSrc = pSrc - 4 + 8;
    pDstG = pDstG - 8 + 16;
    pDstB = pDstB - 8 + 16;
  }
}
 800dcc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return (uint8)b;
 800dcca:	b2db      	uxtb	r3, r3
 800dccc:	e7eb      	b.n	800dca6 <upsampleCb+0x162>
 800dcce:	b2d2      	uxtb	r2, r2
 800dcd0:	e7dd      	b.n	800dc8e <upsampleCb+0x14a>
 800dcd2:	b2d1      	uxtb	r1, r2
 800dcd4:	e7ce      	b.n	800dc74 <upsampleCb+0x130>
 800dcd6:	b2d1      	uxtb	r1, r2
 800dcd8:	e7be      	b.n	800dc58 <upsampleCb+0x114>
  return (uint8)b;
 800dcda:	fa5f f982 	uxtb.w	r9, r2
 800dcde:	e7a5      	b.n	800dc2c <upsampleCb+0xe8>
 800dce0:	fa5f f989 	uxtb.w	r9, r9
 800dce4:	e78f      	b.n	800dc06 <upsampleCb+0xc2>
 800dce6:	fa5f fa89 	uxtb.w	sl, r9
 800dcea:	e776      	b.n	800dbda <upsampleCb+0x96>
 800dcec:	fa5f fa89 	uxtb.w	sl, r9
 800dcf0:	e75b      	b.n	800dbaa <upsampleCb+0x66>
      return 0;
 800dcf2:	f04f 0a00 	mov.w	sl, #0
 800dcf6:	e770      	b.n	800dbda <upsampleCb+0x96>
 800dcf8:	f04f 0a00 	mov.w	sl, #0
 800dcfc:	e755      	b.n	800dbaa <upsampleCb+0x66>
 800dcfe:	f04f 0900 	mov.w	r9, #0
 800dd02:	e793      	b.n	800dc2c <upsampleCb+0xe8>
 800dd04:	f04f 0900 	mov.w	r9, #0
 800dd08:	e77d      	b.n	800dc06 <upsampleCb+0xc2>
      return 0;
 800dd0a:	2100      	movs	r1, #0
 800dd0c:	e7b2      	b.n	800dc74 <upsampleCb+0x130>
 800dd0e:	2100      	movs	r1, #0
 800dd10:	e7a2      	b.n	800dc58 <upsampleCb+0x114>
 800dd12:	2300      	movs	r3, #0
 800dd14:	e7c7      	b.n	800dca6 <upsampleCb+0x162>
 800dd16:	2200      	movs	r2, #0
 800dd18:	e7b9      	b.n	800dc8e <upsampleCb+0x14a>
 800dd1a:	bf00      	nop
 800dd1c:	2000c5dc 	.word	0x2000c5dc
 800dd20:	2000cbec 	.word	0x2000cbec
 800dd24:	2000caec 	.word	0x2000caec

0800dd28 <upsampleCbH>:

static void upsampleCbH(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800dd28:	4b49      	ldr	r3, [pc, #292]	; (800de50 <upsampleCbH+0x128>)
 800dd2a:	3102      	adds	r1, #2
static void upsampleCbH(uint8 srcOfs, uint8 dstOfs) {
 800dd2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  int16 *pSrc = gCoeffBuf + srcOfs;
 800dd30:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800dd34:	4f47      	ldr	r7, [pc, #284]	; (800de54 <upsampleCbH+0x12c>)
 800dd36:	4e48      	ldr	r6, [pc, #288]	; (800de58 <upsampleCbH+0x130>)
 800dd38:	440f      	add	r7, r1
 800dd3a:	f100 0e80 	add.w	lr, r0, #128	; 0x80
 800dd3e:	440e      	add	r6, r1
 800dd40:	4684      	mov	ip, r0
 800dd42:	f100 0508 	add.w	r5, r0, #8
static void upsampleCbH(uint8 srcOfs, uint8 dstOfs) {
 800dd46:	4634      	mov	r4, r6
 800dd48:	4639      	mov	r1, r7
  uint8 *pDstG = gMCUBufG + dstOfs;
  uint8 *pDstB = gMCUBufB + dstOfs;
  for (y = 0; y < 8; y++) {
    for (x = 0; x < 4; x++) {
      uint8 cb = (uint8)*pSrc++;
 800dd4a:	f930 2b02 	ldrsh.w	r2, [r0], #2
  b = a - b;
 800dd4e:	f811 9c02 	ldrb.w	r9, [r1, #-2]
      uint8 cb = (uint8)*pSrc++;
 800dd52:	b2d2      	uxtb	r2, r2
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
 800dd54:	b213      	sxth	r3, r2
 800dd56:	eb03 0883 	add.w	r8, r3, r3, lsl #2
 800dd5a:	eb03 0848 	add.w	r8, r3, r8, lsl #1
 800dd5e:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800dd62:	f1a8 082c 	sub.w	r8, r8, #44	; 0x2c
 800dd66:	fa1f f888 	uxth.w	r8, r8
  b = a - b;
 800dd6a:	eba9 0908 	sub.w	r9, r9, r8
 800dd6e:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800dd72:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800dd76:	d95d      	bls.n	800de34 <upsampleCbH+0x10c>
  b = a - b;
 800dd78:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800dd7c:	f1ba 0f00 	cmp.w	sl, #0
 800dd80:	db5e      	blt.n	800de40 <upsampleCbH+0x118>
    else if (b > 255)
 800dd82:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dd86:	dd55      	ble.n	800de34 <upsampleCbH+0x10c>
      return 255;
 800dd88:	f04f 09ff 	mov.w	r9, #255	; 0xff
  b = a - b;
 800dd8c:	f811 ac01 	ldrb.w	sl, [r1, #-1]
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800dd90:	f801 9c02 	strb.w	r9, [r1, #-2]
  b = a - b;
 800dd94:	ebaa 0808 	sub.w	r8, sl, r8
 800dd98:	fa1f f888 	uxth.w	r8, r8
  if ((uint16)b > 255U) {
 800dd9c:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800dda0:	d945      	bls.n	800de2e <upsampleCbH+0x106>
  b = a - b;
 800dda2:	fa0f f988 	sxth.w	r9, r8
    if (b < 0)
 800dda6:	f1b9 0f00 	cmp.w	r9, #0
 800ddaa:	db46      	blt.n	800de3a <upsampleCbH+0x112>
    else if (b > 255)
 800ddac:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800ddb0:	dd3d      	ble.n	800de2e <upsampleCbH+0x106>
      return 255;
 800ddb2:	f04f 08ff 	mov.w	r8, #255	; 0xff
      pDstG[1] = subAndClamp(pDstG[1], cbG);

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800ddb6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ddba:	f1a2 09e3 	sub.w	r9, r2, #227	; 0xe3
  b = a + b;
 800ddbe:	f814 2c02 	ldrb.w	r2, [r4, #-2]
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800ddc2:	eb03 1343 	add.w	r3, r3, r3, lsl #5
      pDstG[1] = subAndClamp(pDstG[1], cbG);
 800ddc6:	f801 8c01 	strb.w	r8, [r1, #-1]
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800ddca:	eb09 13d3 	add.w	r3, r9, r3, lsr #7
 800ddce:	b29b      	uxth	r3, r3
  b = a + b;
 800ddd0:	441a      	add	r2, r3
 800ddd2:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800ddd4:	2aff      	cmp	r2, #255	; 0xff
 800ddd6:	d928      	bls.n	800de2a <upsampleCbH+0x102>
  b = a + b;
 800ddd8:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800dddc:	f1b8 0f00 	cmp.w	r8, #0
 800dde0:	db33      	blt.n	800de4a <upsampleCbH+0x122>
    else if (b > 255)
 800dde2:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800dde6:	dd20      	ble.n	800de2a <upsampleCbH+0x102>
      return 255;
 800dde8:	22ff      	movs	r2, #255	; 0xff
  b = a + b;
 800ddea:	f814 8c01 	ldrb.w	r8, [r4, #-1]
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800ddee:	f804 2c02 	strb.w	r2, [r4, #-2]
  b = a + b;
 800ddf2:	4443      	add	r3, r8
 800ddf4:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800ddf6:	2bff      	cmp	r3, #255	; 0xff
 800ddf8:	d915      	bls.n	800de26 <upsampleCbH+0xfe>
  b = a + b;
 800ddfa:	b21a      	sxth	r2, r3
    if (b < 0)
 800ddfc:	2a00      	cmp	r2, #0
 800ddfe:	db22      	blt.n	800de46 <upsampleCbH+0x11e>
    else if (b > 255)
 800de00:	2aff      	cmp	r2, #255	; 0xff
 800de02:	dd10      	ble.n	800de26 <upsampleCbH+0xfe>
      return 255;
 800de04:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 4; x++) {
 800de06:	4285      	cmp	r5, r0
      pDstB[1] = addAndClamp(pDstB[1], cbB);
 800de08:	f804 3c01 	strb.w	r3, [r4, #-1]
 800de0c:	f101 0102 	add.w	r1, r1, #2
 800de10:	f104 0402 	add.w	r4, r4, #2
    for (x = 0; x < 4; x++) {
 800de14:	d199      	bne.n	800dd4a <upsampleCbH+0x22>
 800de16:	f10c 0010 	add.w	r0, ip, #16
 800de1a:	3708      	adds	r7, #8
 800de1c:	3608      	adds	r6, #8
  for (y = 0; y < 8; y++) {
 800de1e:	4586      	cmp	lr, r0
 800de20:	d18e      	bne.n	800dd40 <upsampleCbH+0x18>
      pDstB += 2;
    }

    pSrc = pSrc - 4 + 8;
  }
}
 800de22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return (uint8)b;
 800de26:	b2db      	uxtb	r3, r3
 800de28:	e7ed      	b.n	800de06 <upsampleCbH+0xde>
 800de2a:	b2d2      	uxtb	r2, r2
 800de2c:	e7dd      	b.n	800ddea <upsampleCbH+0xc2>
  return (uint8)b;
 800de2e:	fa5f f888 	uxtb.w	r8, r8
 800de32:	e7c0      	b.n	800ddb6 <upsampleCbH+0x8e>
 800de34:	fa5f f989 	uxtb.w	r9, r9
 800de38:	e7a8      	b.n	800dd8c <upsampleCbH+0x64>
      return 0;
 800de3a:	f04f 0800 	mov.w	r8, #0
 800de3e:	e7ba      	b.n	800ddb6 <upsampleCbH+0x8e>
 800de40:	f04f 0900 	mov.w	r9, #0
 800de44:	e7a2      	b.n	800dd8c <upsampleCbH+0x64>
      return 0;
 800de46:	2300      	movs	r3, #0
 800de48:	e7dd      	b.n	800de06 <upsampleCbH+0xde>
 800de4a:	2200      	movs	r2, #0
 800de4c:	e7cd      	b.n	800ddea <upsampleCbH+0xc2>
 800de4e:	bf00      	nop
 800de50:	2000c5dc 	.word	0x2000c5dc
 800de54:	2000cbec 	.word	0x2000cbec
 800de58:	2000caec 	.word	0x2000caec

0800de5c <upsampleCbV>:

static void upsampleCbV(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800de5c:	4b4a      	ldr	r3, [pc, #296]	; (800df88 <upsampleCbV+0x12c>)
  uint8 *pDstG = gMCUBufG + dstOfs;
  uint8 *pDstB = gMCUBufB + dstOfs;
 800de5e:	4a4b      	ldr	r2, [pc, #300]	; (800df8c <upsampleCbV+0x130>)
  int16 *pSrc = gCoeffBuf + srcOfs;
 800de60:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800de64:	4b4a      	ldr	r3, [pc, #296]	; (800df90 <upsampleCbV+0x134>)
static void upsampleCbV(uint8 srcOfs, uint8 dstOfs) {
 800de66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8 *pDstB = gMCUBufB + dstOfs;
 800de6a:	eb02 0e01 	add.w	lr, r2, r1
 800de6e:	f100 0840 	add.w	r8, r0, #64	; 0x40
 800de72:	4419      	add	r1, r3
 800de74:	f101 0709 	add.w	r7, r1, #9
 800de78:	f10e 0608 	add.w	r6, lr, #8
 800de7c:	f100 0c10 	add.w	ip, r0, #16
static void upsampleCbV(uint8 srcOfs, uint8 dstOfs) {
 800de80:	4675      	mov	r5, lr
 800de82:	460c      	mov	r4, r1
 800de84:	e048      	b.n	800df18 <upsampleCbV+0xbc>
  b = a - b;
 800de86:	fa0f fb8a 	sxth.w	fp, sl
    if (b < 0)
 800de8a:	f1bb 0f00 	cmp.w	fp, #0
 800de8e:	db70      	blt.n	800df72 <upsampleCbV+0x116>
    else if (b > 255)
 800de90:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 800de94:	dd57      	ble.n	800df46 <upsampleCbV+0xea>
      return 255;
 800de96:	f04f 0aff 	mov.w	sl, #255	; 0xff
    for (x = 0; x < 8; x++) {
      uint8 cb = (uint8)*pSrc++;
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800de9a:	f884 a000 	strb.w	sl, [r4]
  b = a - b;
 800de9e:	f897 a000 	ldrb.w	sl, [r7]
 800dea2:	ebaa 0909 	sub.w	r9, sl, r9
 800dea6:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800deaa:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800deae:	d95d      	bls.n	800df6c <upsampleCbV+0x110>
  b = a - b;
 800deb0:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800deb4:	f1ba 0f00 	cmp.w	sl, #0
 800deb8:	db62      	blt.n	800df80 <upsampleCbV+0x124>
    else if (b > 255)
 800deba:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800debe:	dd55      	ble.n	800df6c <upsampleCbV+0x110>
      return 255;
 800dec0:	f04f 09ff 	mov.w	r9, #255	; 0xff
      pDstG[8] = subAndClamp(pDstG[8], cbG);

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800dec4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800dec8:	f1a2 0ae3 	sub.w	sl, r2, #227	; 0xe3
  b = a + b;
 800decc:	782a      	ldrb	r2, [r5, #0]
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800dece:	eb03 1343 	add.w	r3, r3, r3, lsl #5
      pDstG[8] = subAndClamp(pDstG[8], cbG);
 800ded2:	f807 9b01 	strb.w	r9, [r7], #1
      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800ded6:	eb0a 13d3 	add.w	r3, sl, r3, lsr #7
 800deda:	b29b      	uxth	r3, r3
  b = a + b;
 800dedc:	441a      	add	r2, r3
 800dede:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dee0:	2aff      	cmp	r2, #255	; 0xff
 800dee2:	d941      	bls.n	800df68 <upsampleCbV+0x10c>
  b = a + b;
 800dee4:	fa0f f982 	sxth.w	r9, r2
    if (b < 0)
 800dee8:	f1b9 0f00 	cmp.w	r9, #0
 800deec:	db46      	blt.n	800df7c <upsampleCbV+0x120>
    else if (b > 255)
 800deee:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800def2:	dd39      	ble.n	800df68 <upsampleCbV+0x10c>
      return 255;
 800def4:	22ff      	movs	r2, #255	; 0xff
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800def6:	f805 2b01 	strb.w	r2, [r5], #1
  b = a + b;
 800defa:	7832      	ldrb	r2, [r6, #0]
 800defc:	4413      	add	r3, r2
 800defe:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800df00:	2bff      	cmp	r3, #255	; 0xff
 800df02:	d923      	bls.n	800df4c <upsampleCbV+0xf0>
  b = a + b;
 800df04:	b21a      	sxth	r2, r3
    if (b < 0)
 800df06:	2a00      	cmp	r2, #0
 800df08:	db36      	blt.n	800df78 <upsampleCbV+0x11c>
    else if (b > 255)
 800df0a:	2aff      	cmp	r2, #255	; 0xff
 800df0c:	dd1e      	ble.n	800df4c <upsampleCbV+0xf0>
      return 255;
 800df0e:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 8; x++) {
 800df10:	4584      	cmp	ip, r0
      pDstB[8] = addAndClamp(pDstB[8], cbB);
 800df12:	f806 3b01 	strb.w	r3, [r6], #1
    for (x = 0; x < 8; x++) {
 800df16:	d01e      	beq.n	800df56 <upsampleCbV+0xfa>
      uint8 cb = (uint8)*pSrc++;
 800df18:	f930 2b02 	ldrsh.w	r2, [r0], #2
  b = a - b;
 800df1c:	f814 af01 	ldrb.w	sl, [r4, #1]!
      uint8 cb = (uint8)*pSrc++;
 800df20:	b2d2      	uxtb	r2, r2
      cbG = ((cb * 88U) >> 8U) - 44U;
 800df22:	b213      	sxth	r3, r2
 800df24:	eb03 0983 	add.w	r9, r3, r3, lsl #2
 800df28:	eb03 0949 	add.w	r9, r3, r9, lsl #1
 800df2c:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800df30:	f1a9 092c 	sub.w	r9, r9, #44	; 0x2c
 800df34:	fa1f f989 	uxth.w	r9, r9
  b = a - b;
 800df38:	ebaa 0a09 	sub.w	sl, sl, r9
 800df3c:	fa1f fa8a 	uxth.w	sl, sl
  if ((uint16)b > 255U) {
 800df40:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800df44:	d89f      	bhi.n	800de86 <upsampleCbV+0x2a>
  return (uint8)b;
 800df46:	fa5f fa8a 	uxtb.w	sl, sl
 800df4a:	e7a6      	b.n	800de9a <upsampleCbV+0x3e>
  return (uint8)b;
 800df4c:	b2db      	uxtb	r3, r3
    for (x = 0; x < 8; x++) {
 800df4e:	4584      	cmp	ip, r0
      pDstB[8] = addAndClamp(pDstB[8], cbB);
 800df50:	f806 3b01 	strb.w	r3, [r6], #1
    for (x = 0; x < 8; x++) {
 800df54:	d1e0      	bne.n	800df18 <upsampleCbV+0xbc>
  for (y = 0; y < 4; y++) {
 800df56:	45c4      	cmp	ip, r8
 800df58:	f101 0110 	add.w	r1, r1, #16
      ++pDstG;
      ++pDstB;
    }

    pDstG = pDstG - 8 + 16;
    pDstB = pDstB - 8 + 16;
 800df5c:	f10e 0e10 	add.w	lr, lr, #16
 800df60:	4660      	mov	r0, ip
  for (y = 0; y < 4; y++) {
 800df62:	d187      	bne.n	800de74 <upsampleCbV+0x18>
  }
}
 800df64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return (uint8)b;
 800df68:	b2d2      	uxtb	r2, r2
 800df6a:	e7c4      	b.n	800def6 <upsampleCbV+0x9a>
  return (uint8)b;
 800df6c:	fa5f f989 	uxtb.w	r9, r9
 800df70:	e7a8      	b.n	800dec4 <upsampleCbV+0x68>
      return 0;
 800df72:	f04f 0a00 	mov.w	sl, #0
 800df76:	e790      	b.n	800de9a <upsampleCbV+0x3e>
      return 0;
 800df78:	2300      	movs	r3, #0
 800df7a:	e7c9      	b.n	800df10 <upsampleCbV+0xb4>
 800df7c:	2200      	movs	r2, #0
 800df7e:	e7ba      	b.n	800def6 <upsampleCbV+0x9a>
      return 0;
 800df80:	f04f 0900 	mov.w	r9, #0
 800df84:	e79e      	b.n	800dec4 <upsampleCbV+0x68>
 800df86:	bf00      	nop
 800df88:	2000c5dc 	.word	0x2000c5dc
 800df8c:	2000caec 	.word	0x2000caec
 800df90:	2000cbeb 	.word	0x2000cbeb

0800df94 <upsampleCr>:
static void upsampleCr(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800df94:	4b76      	ldr	r3, [pc, #472]	; (800e170 <upsampleCr+0x1dc>)
 800df96:	3102      	adds	r1, #2
static void upsampleCr(uint8 srcOfs, uint8 dstOfs) {
 800df98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int16 *pSrc = gCoeffBuf + srcOfs;
 800df9c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800dfa0:	4f74      	ldr	r7, [pc, #464]	; (800e174 <upsampleCr+0x1e0>)
 800dfa2:	4e75      	ldr	r6, [pc, #468]	; (800e178 <upsampleCr+0x1e4>)
 800dfa4:	440f      	add	r7, r1
 800dfa6:	f100 0e40 	add.w	lr, r0, #64	; 0x40
 800dfaa:	440e      	add	r6, r1
 800dfac:	4684      	mov	ip, r0
 800dfae:	f100 0508 	add.w	r5, r0, #8
static void upsampleCr(uint8 srcOfs, uint8 dstOfs) {
 800dfb2:	4634      	mov	r4, r6
 800dfb4:	4639      	mov	r1, r7
  uint8 *pDstR = gMCUBufR + dstOfs;
  uint8 *pDstG = gMCUBufG + dstOfs;
  for (y = 0; y < 4; y++) {
    for (x = 0; x < 4; x++) {
      uint8 cr = (uint8)*pSrc++;
 800dfb6:	f930 3b02 	ldrsh.w	r3, [r0], #2
  b = a + b;
 800dfba:	f811 2c02 	ldrb.w	r2, [r1, #-2]
      uint8 cr = (uint8)*pSrc++;
 800dfbe:	b2db      	uxtb	r3, r3
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800dfc0:	fa0f f983 	sxth.w	r9, r3
 800dfc4:	3bb3      	subs	r3, #179	; 0xb3
 800dfc6:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800dfca:	eb08 1808 	add.w	r8, r8, r8, lsl #4
 800dfce:	eb09 0848 	add.w	r8, r9, r8, lsl #1
 800dfd2:	eb03 2318 	add.w	r3, r3, r8, lsr #8
 800dfd6:	b29b      	uxth	r3, r3
  b = a + b;
 800dfd8:	441a      	add	r2, r3
 800dfda:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800dfdc:	2aff      	cmp	r2, #255	; 0xff
 800dfde:	f240 80af 	bls.w	800e140 <upsampleCr+0x1ac>
  b = a + b;
 800dfe2:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800dfe6:	f1b8 0f00 	cmp.w	r8, #0
 800dfea:	f2c0 80af 	blt.w	800e14c <upsampleCr+0x1b8>
    else if (b > 255)
 800dfee:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800dff2:	f340 80a5 	ble.w	800e140 <upsampleCr+0x1ac>
      return 255;
 800dff6:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a + b;
 800dffa:	f811 2c01 	ldrb.w	r2, [r1, #-1]
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800dffe:	f801 8c02 	strb.w	r8, [r1, #-2]
  b = a + b;
 800e002:	441a      	add	r2, r3
 800e004:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e006:	2aff      	cmp	r2, #255	; 0xff
 800e008:	f240 8097 	bls.w	800e13a <upsampleCr+0x1a6>
  b = a + b;
 800e00c:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800e010:	f1b8 0f00 	cmp.w	r8, #0
 800e014:	f2c0 8097 	blt.w	800e146 <upsampleCr+0x1b2>
    else if (b > 255)
 800e018:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e01c:	f340 808d 	ble.w	800e13a <upsampleCr+0x1a6>
      return 255;
 800e020:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a + b;
 800e024:	798a      	ldrb	r2, [r1, #6]
      pDstR[1] = addAndClamp(pDstR[1], crR);
 800e026:	f801 8c01 	strb.w	r8, [r1, #-1]
  b = a + b;
 800e02a:	441a      	add	r2, r3
 800e02c:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e02e:	2aff      	cmp	r2, #255	; 0xff
 800e030:	f240 8081 	bls.w	800e136 <upsampleCr+0x1a2>
  b = a + b;
 800e034:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800e038:	f1b8 0f00 	cmp.w	r8, #0
 800e03c:	f2c0 808b 	blt.w	800e156 <upsampleCr+0x1c2>
    else if (b > 255)
 800e040:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e044:	dd77      	ble.n	800e136 <upsampleCr+0x1a2>
      return 255;
 800e046:	22ff      	movs	r2, #255	; 0xff
  b = a + b;
 800e048:	f891 8007 	ldrb.w	r8, [r1, #7]
      pDstR[8] = addAndClamp(pDstR[8], crR);
 800e04c:	718a      	strb	r2, [r1, #6]
  b = a + b;
 800e04e:	eb03 0208 	add.w	r2, r3, r8
 800e052:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e054:	2aff      	cmp	r2, #255	; 0xff
 800e056:	d96c      	bls.n	800e132 <upsampleCr+0x19e>
  b = a + b;
 800e058:	b213      	sxth	r3, r2
    if (b < 0)
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	db79      	blt.n	800e152 <upsampleCr+0x1be>
    else if (b > 255)
 800e05e:	2bff      	cmp	r3, #255	; 0xff
 800e060:	dd67      	ble.n	800e132 <upsampleCr+0x19e>
      return 255;
 800e062:	22ff      	movs	r2, #255	; 0xff
      pDstR[9] = addAndClamp(pDstR[9], crR);

      crG = ((cr * 183U) >> 8U) - 91;
 800e064:	ebc9 1309 	rsb	r3, r9, r9, lsl #4
  b = a - b;
 800e068:	f814 8c02 	ldrb.w	r8, [r4, #-2]
      pDstR[9] = addAndClamp(pDstR[9], crR);
 800e06c:	71ca      	strb	r2, [r1, #7]
      crG = ((cr * 183U) >> 8U) - 91;
 800e06e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800e072:	ebc3 0383 	rsb	r3, r3, r3, lsl #2
 800e076:	0a1b      	lsrs	r3, r3, #8
 800e078:	3b5b      	subs	r3, #91	; 0x5b
 800e07a:	b29b      	uxth	r3, r3
  b = a - b;
 800e07c:	eba8 0803 	sub.w	r8, r8, r3
 800e080:	fa1f f888 	uxth.w	r8, r8
  if ((uint16)b > 255U) {
 800e084:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e088:	d950      	bls.n	800e12c <upsampleCr+0x198>
  b = a - b;
 800e08a:	fa0f f288 	sxth.w	r2, r8
    if (b < 0)
 800e08e:	2a00      	cmp	r2, #0
 800e090:	db66      	blt.n	800e160 <upsampleCr+0x1cc>
    else if (b > 255)
 800e092:	2aff      	cmp	r2, #255	; 0xff
 800e094:	dd4a      	ble.n	800e12c <upsampleCr+0x198>
      return 255;
 800e096:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a - b;
 800e09a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800e09e:	f804 8c02 	strb.w	r8, [r4, #-2]
  b = a - b;
 800e0a2:	1ad2      	subs	r2, r2, r3
 800e0a4:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e0a6:	2aff      	cmp	r2, #255	; 0xff
 800e0a8:	d93d      	bls.n	800e126 <upsampleCr+0x192>
  b = a - b;
 800e0aa:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800e0ae:	f1b8 0f00 	cmp.w	r8, #0
 800e0b2:	db52      	blt.n	800e15a <upsampleCr+0x1c6>
    else if (b > 255)
 800e0b4:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e0b8:	dd35      	ble.n	800e126 <upsampleCr+0x192>
      return 255;
 800e0ba:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a - b;
 800e0be:	79a2      	ldrb	r2, [r4, #6]
      pDstG[1] = subAndClamp(pDstG[1], crG);
 800e0c0:	f804 8c01 	strb.w	r8, [r4, #-1]
  b = a - b;
 800e0c4:	1ad2      	subs	r2, r2, r3
 800e0c6:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e0c8:	2aff      	cmp	r2, #255	; 0xff
 800e0ca:	d929      	bls.n	800e120 <upsampleCr+0x18c>
  b = a - b;
 800e0cc:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800e0d0:	f1b8 0f00 	cmp.w	r8, #0
 800e0d4:	db49      	blt.n	800e16a <upsampleCr+0x1d6>
    else if (b > 255)
 800e0d6:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e0da:	dd21      	ble.n	800e120 <upsampleCr+0x18c>
      return 255;
 800e0dc:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a - b;
 800e0e0:	79e2      	ldrb	r2, [r4, #7]
      pDstG[8] = subAndClamp(pDstG[8], crG);
 800e0e2:	f884 8006 	strb.w	r8, [r4, #6]
  b = a - b;
 800e0e6:	1ad3      	subs	r3, r2, r3
 800e0e8:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800e0ea:	2bff      	cmp	r3, #255	; 0xff
 800e0ec:	d916      	bls.n	800e11c <upsampleCr+0x188>
  b = a - b;
 800e0ee:	b21a      	sxth	r2, r3
    if (b < 0)
 800e0f0:	2a00      	cmp	r2, #0
 800e0f2:	db38      	blt.n	800e166 <upsampleCr+0x1d2>
    else if (b > 255)
 800e0f4:	2aff      	cmp	r2, #255	; 0xff
 800e0f6:	dd11      	ble.n	800e11c <upsampleCr+0x188>
      return 255;
 800e0f8:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 4; x++) {
 800e0fa:	4285      	cmp	r5, r0
      pDstG[9] = subAndClamp(pDstG[9], crG);
 800e0fc:	71e3      	strb	r3, [r4, #7]
 800e0fe:	f101 0102 	add.w	r1, r1, #2
 800e102:	f104 0402 	add.w	r4, r4, #2
    for (x = 0; x < 4; x++) {
 800e106:	f47f af56 	bne.w	800dfb6 <upsampleCr+0x22>
 800e10a:	f10c 0010 	add.w	r0, ip, #16
 800e10e:	3710      	adds	r7, #16
 800e110:	3610      	adds	r6, #16
  for (y = 0; y < 4; y++) {
 800e112:	4586      	cmp	lr, r0
 800e114:	f47f af4a 	bne.w	800dfac <upsampleCr+0x18>

    pSrc = pSrc - 4 + 8;
    pDstR = pDstR - 8 + 16;
    pDstG = pDstG - 8 + 16;
  }
}
 800e118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return (uint8)b;
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	e7ec      	b.n	800e0fa <upsampleCr+0x166>
 800e120:	fa5f f882 	uxtb.w	r8, r2
 800e124:	e7dc      	b.n	800e0e0 <upsampleCr+0x14c>
 800e126:	fa5f f882 	uxtb.w	r8, r2
 800e12a:	e7c8      	b.n	800e0be <upsampleCr+0x12a>
 800e12c:	fa5f f888 	uxtb.w	r8, r8
 800e130:	e7b3      	b.n	800e09a <upsampleCr+0x106>
  return (uint8)b;
 800e132:	b2d2      	uxtb	r2, r2
 800e134:	e796      	b.n	800e064 <upsampleCr+0xd0>
 800e136:	b2d2      	uxtb	r2, r2
 800e138:	e786      	b.n	800e048 <upsampleCr+0xb4>
 800e13a:	fa5f f882 	uxtb.w	r8, r2
 800e13e:	e771      	b.n	800e024 <upsampleCr+0x90>
 800e140:	fa5f f882 	uxtb.w	r8, r2
 800e144:	e759      	b.n	800dffa <upsampleCr+0x66>
      return 0;
 800e146:	f04f 0800 	mov.w	r8, #0
 800e14a:	e76b      	b.n	800e024 <upsampleCr+0x90>
 800e14c:	f04f 0800 	mov.w	r8, #0
 800e150:	e753      	b.n	800dffa <upsampleCr+0x66>
 800e152:	2200      	movs	r2, #0
 800e154:	e786      	b.n	800e064 <upsampleCr+0xd0>
 800e156:	2200      	movs	r2, #0
 800e158:	e776      	b.n	800e048 <upsampleCr+0xb4>
      return 0;
 800e15a:	f04f 0800 	mov.w	r8, #0
 800e15e:	e7ae      	b.n	800e0be <upsampleCr+0x12a>
 800e160:	f04f 0800 	mov.w	r8, #0
 800e164:	e799      	b.n	800e09a <upsampleCr+0x106>
 800e166:	2300      	movs	r3, #0
 800e168:	e7c7      	b.n	800e0fa <upsampleCr+0x166>
 800e16a:	f04f 0800 	mov.w	r8, #0
 800e16e:	e7b7      	b.n	800e0e0 <upsampleCr+0x14c>
 800e170:	2000c5dc 	.word	0x2000c5dc
 800e174:	2000ccec 	.word	0x2000ccec
 800e178:	2000cbec 	.word	0x2000cbec

0800e17c <upsampleCrH>:

static void upsampleCrH(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e17c:	4b47      	ldr	r3, [pc, #284]	; (800e29c <upsampleCrH+0x120>)
 800e17e:	3102      	adds	r1, #2
static void upsampleCrH(uint8 srcOfs, uint8 dstOfs) {
 800e180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e184:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800e188:	4f45      	ldr	r7, [pc, #276]	; (800e2a0 <upsampleCrH+0x124>)
 800e18a:	4e46      	ldr	r6, [pc, #280]	; (800e2a4 <upsampleCrH+0x128>)
 800e18c:	440f      	add	r7, r1
 800e18e:	f100 0e80 	add.w	lr, r0, #128	; 0x80
 800e192:	440e      	add	r6, r1
 800e194:	4684      	mov	ip, r0
 800e196:	f100 0508 	add.w	r5, r0, #8
static void upsampleCrH(uint8 srcOfs, uint8 dstOfs) {
 800e19a:	4634      	mov	r4, r6
 800e19c:	4639      	mov	r1, r7
  uint8 *pDstR = gMCUBufR + dstOfs;
  uint8 *pDstG = gMCUBufG + dstOfs;
  for (y = 0; y < 8; y++) {
    for (x = 0; x < 4; x++) {
      uint8 cr = (uint8)*pSrc++;
 800e19e:	f930 2b02 	ldrsh.w	r2, [r0], #2
  b = a + b;
 800e1a2:	f811 8c02 	ldrb.w	r8, [r1, #-2]
      uint8 cr = (uint8)*pSrc++;
 800e1a6:	b2d2      	uxtb	r2, r2
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800e1a8:	b213      	sxth	r3, r2
 800e1aa:	3ab3      	subs	r2, #179	; 0xb3
 800e1ac:	eb03 0943 	add.w	r9, r3, r3, lsl #1
 800e1b0:	eb09 1909 	add.w	r9, r9, r9, lsl #4
 800e1b4:	eb03 0949 	add.w	r9, r3, r9, lsl #1
 800e1b8:	eb02 2219 	add.w	r2, r2, r9, lsr #8
 800e1bc:	b292      	uxth	r2, r2
  b = a + b;
 800e1be:	4490      	add	r8, r2
 800e1c0:	fa1f f888 	uxth.w	r8, r8
  if ((uint16)b > 255U) {
 800e1c4:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e1c8:	d95b      	bls.n	800e282 <upsampleCrH+0x106>
  b = a + b;
 800e1ca:	fa0f f988 	sxth.w	r9, r8
    if (b < 0)
 800e1ce:	f1b9 0f00 	cmp.w	r9, #0
 800e1d2:	db5b      	blt.n	800e28c <upsampleCrH+0x110>
    else if (b > 255)
 800e1d4:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800e1d8:	dd53      	ble.n	800e282 <upsampleCrH+0x106>
      return 255;
 800e1da:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a + b;
 800e1de:	f811 9c01 	ldrb.w	r9, [r1, #-1]
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800e1e2:	f801 8c02 	strb.w	r8, [r1, #-2]
  b = a + b;
 800e1e6:	444a      	add	r2, r9
 800e1e8:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e1ea:	2aff      	cmp	r2, #255	; 0xff
 800e1ec:	d947      	bls.n	800e27e <upsampleCrH+0x102>
  b = a + b;
 800e1ee:	fa0f f882 	sxth.w	r8, r2
    if (b < 0)
 800e1f2:	f1b8 0f00 	cmp.w	r8, #0
 800e1f6:	db47      	blt.n	800e288 <upsampleCrH+0x10c>
    else if (b > 255)
 800e1f8:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e1fc:	dd3f      	ble.n	800e27e <upsampleCrH+0x102>
      return 255;
 800e1fe:	22ff      	movs	r2, #255	; 0xff
      pDstR[1] = addAndClamp(pDstR[1], crR);

      crG = ((cr * 183U) >> 8U) - 91;
 800e200:	ebc3 1903 	rsb	r9, r3, r3, lsl #4
  b = a - b;
 800e204:	f814 8c02 	ldrb.w	r8, [r4, #-2]
      pDstR[1] = addAndClamp(pDstR[1], crR);
 800e208:	f801 2c01 	strb.w	r2, [r1, #-1]
      crG = ((cr * 183U) >> 8U) - 91;
 800e20c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800e210:	ebc3 0383 	rsb	r3, r3, r3, lsl #2
 800e214:	0a1b      	lsrs	r3, r3, #8
 800e216:	3b5b      	subs	r3, #91	; 0x5b
 800e218:	b29b      	uxth	r3, r3
  b = a - b;
 800e21a:	eba8 0803 	sub.w	r8, r8, r3
 800e21e:	fa1f f888 	uxth.w	r8, r8
  if ((uint16)b > 255U) {
 800e222:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e226:	d927      	bls.n	800e278 <upsampleCrH+0xfc>
  b = a - b;
 800e228:	fa0f f288 	sxth.w	r2, r8
    if (b < 0)
 800e22c:	2a00      	cmp	r2, #0
 800e22e:	db32      	blt.n	800e296 <upsampleCrH+0x11a>
    else if (b > 255)
 800e230:	2aff      	cmp	r2, #255	; 0xff
 800e232:	dd21      	ble.n	800e278 <upsampleCrH+0xfc>
      return 255;
 800e234:	f04f 08ff 	mov.w	r8, #255	; 0xff
  b = a - b;
 800e238:	f814 2c01 	ldrb.w	r2, [r4, #-1]
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800e23c:	f804 8c02 	strb.w	r8, [r4, #-2]
  b = a - b;
 800e240:	1ad3      	subs	r3, r2, r3
 800e242:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800e244:	2bff      	cmp	r3, #255	; 0xff
 800e246:	d915      	bls.n	800e274 <upsampleCrH+0xf8>
  b = a - b;
 800e248:	b21a      	sxth	r2, r3
    if (b < 0)
 800e24a:	2a00      	cmp	r2, #0
 800e24c:	db21      	blt.n	800e292 <upsampleCrH+0x116>
    else if (b > 255)
 800e24e:	2aff      	cmp	r2, #255	; 0xff
 800e250:	dd10      	ble.n	800e274 <upsampleCrH+0xf8>
      return 255;
 800e252:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 4; x++) {
 800e254:	4285      	cmp	r5, r0
      pDstG[1] = subAndClamp(pDstG[1], crG);
 800e256:	f804 3c01 	strb.w	r3, [r4, #-1]
 800e25a:	f101 0102 	add.w	r1, r1, #2
 800e25e:	f104 0402 	add.w	r4, r4, #2
    for (x = 0; x < 4; x++) {
 800e262:	d19c      	bne.n	800e19e <upsampleCrH+0x22>
 800e264:	f10c 0010 	add.w	r0, ip, #16
 800e268:	3708      	adds	r7, #8
 800e26a:	3608      	adds	r6, #8
  for (y = 0; y < 8; y++) {
 800e26c:	4586      	cmp	lr, r0
 800e26e:	d191      	bne.n	800e194 <upsampleCrH+0x18>
      pDstG += 2;
    }

    pSrc = pSrc - 4 + 8;
  }
}
 800e270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return (uint8)b;
 800e274:	b2db      	uxtb	r3, r3
 800e276:	e7ed      	b.n	800e254 <upsampleCrH+0xd8>
 800e278:	fa5f f888 	uxtb.w	r8, r8
 800e27c:	e7dc      	b.n	800e238 <upsampleCrH+0xbc>
  return (uint8)b;
 800e27e:	b2d2      	uxtb	r2, r2
 800e280:	e7be      	b.n	800e200 <upsampleCrH+0x84>
 800e282:	fa5f f888 	uxtb.w	r8, r8
 800e286:	e7aa      	b.n	800e1de <upsampleCrH+0x62>
      return 0;
 800e288:	2200      	movs	r2, #0
 800e28a:	e7b9      	b.n	800e200 <upsampleCrH+0x84>
 800e28c:	f04f 0800 	mov.w	r8, #0
 800e290:	e7a5      	b.n	800e1de <upsampleCrH+0x62>
      return 0;
 800e292:	2300      	movs	r3, #0
 800e294:	e7de      	b.n	800e254 <upsampleCrH+0xd8>
 800e296:	f04f 0800 	mov.w	r8, #0
 800e29a:	e7cd      	b.n	800e238 <upsampleCrH+0xbc>
 800e29c:	2000c5dc 	.word	0x2000c5dc
 800e2a0:	2000ccec 	.word	0x2000ccec
 800e2a4:	2000cbec 	.word	0x2000cbec

0800e2a8 <upsampleCrV>:

static void upsampleCrV(uint8 srcOfs, uint8 dstOfs) {

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e2a8:	4b49      	ldr	r3, [pc, #292]	; (800e3d0 <upsampleCrV+0x128>)
  uint8 *pDstR = gMCUBufR + dstOfs;
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e2aa:	4a4a      	ldr	r2, [pc, #296]	; (800e3d4 <upsampleCrV+0x12c>)
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e2ac:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800e2b0:	4b49      	ldr	r3, [pc, #292]	; (800e3d8 <upsampleCrV+0x130>)
static void upsampleCrV(uint8 srcOfs, uint8 dstOfs) {
 800e2b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e2b6:	eb02 0e01 	add.w	lr, r2, r1
 800e2ba:	f100 0840 	add.w	r8, r0, #64	; 0x40
 800e2be:	4419      	add	r1, r3
 800e2c0:	f101 0709 	add.w	r7, r1, #9
 800e2c4:	f10e 0608 	add.w	r6, lr, #8
 800e2c8:	f100 0c10 	add.w	ip, r0, #16
static void upsampleCrV(uint8 srcOfs, uint8 dstOfs) {
 800e2cc:	4675      	mov	r5, lr
 800e2ce:	460c      	mov	r4, r1
 800e2d0:	e047      	b.n	800e362 <upsampleCrV+0xba>
  b = a + b;
 800e2d2:	fa0f fa89 	sxth.w	sl, r9
    if (b < 0)
 800e2d6:	f1ba 0f00 	cmp.w	sl, #0
 800e2da:	db6e      	blt.n	800e3ba <upsampleCrV+0x112>
    else if (b > 255)
 800e2dc:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e2e0:	dd55      	ble.n	800e38e <upsampleCrV+0xe6>
      return 255;
 800e2e2:	f04f 09ff 	mov.w	r9, #255	; 0xff
    for (x = 0; x < 8; x++) {
      uint8 cr = (uint8)*pSrc++;
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800e2e6:	f884 9000 	strb.w	r9, [r4]
  b = a + b;
 800e2ea:	f897 9000 	ldrb.w	r9, [r7]
 800e2ee:	444a      	add	r2, r9
 800e2f0:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 800e2f2:	2aff      	cmp	r2, #255	; 0xff
 800e2f4:	d95f      	bls.n	800e3b6 <upsampleCrV+0x10e>
  b = a + b;
 800e2f6:	fa0f f982 	sxth.w	r9, r2
    if (b < 0)
 800e2fa:	f1b9 0f00 	cmp.w	r9, #0
 800e2fe:	db64      	blt.n	800e3ca <upsampleCrV+0x122>
    else if (b > 255)
 800e300:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800e304:	dd57      	ble.n	800e3b6 <upsampleCrV+0x10e>
      return 255;
 800e306:	22ff      	movs	r2, #255	; 0xff
      pDstR[8] = addAndClamp(pDstR[8], crR);

      crG = ((cr * 183U) >> 8U) - 91;
 800e308:	ebc3 1a03 	rsb	sl, r3, r3, lsl #4
  b = a - b;
 800e30c:	f895 9000 	ldrb.w	r9, [r5]
      pDstR[8] = addAndClamp(pDstR[8], crR);
 800e310:	f807 2b01 	strb.w	r2, [r7], #1
      crG = ((cr * 183U) >> 8U) - 91;
 800e314:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e318:	ebc3 0383 	rsb	r3, r3, r3, lsl #2
 800e31c:	0a1b      	lsrs	r3, r3, #8
 800e31e:	3b5b      	subs	r3, #91	; 0x5b
 800e320:	b29b      	uxth	r3, r3
  b = a - b;
 800e322:	eba9 0903 	sub.w	r9, r9, r3
 800e326:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800e32a:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800e32e:	d93f      	bls.n	800e3b0 <upsampleCrV+0x108>
  b = a - b;
 800e330:	fa0f f289 	sxth.w	r2, r9
    if (b < 0)
 800e334:	2a00      	cmp	r2, #0
 800e336:	db45      	blt.n	800e3c4 <upsampleCrV+0x11c>
    else if (b > 255)
 800e338:	2aff      	cmp	r2, #255	; 0xff
 800e33a:	dd39      	ble.n	800e3b0 <upsampleCrV+0x108>
      return 255;
 800e33c:	f04f 09ff 	mov.w	r9, #255	; 0xff
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800e340:	f805 9b01 	strb.w	r9, [r5], #1
  b = a - b;
 800e344:	7832      	ldrb	r2, [r6, #0]
 800e346:	1ad3      	subs	r3, r2, r3
 800e348:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 800e34a:	2bff      	cmp	r3, #255	; 0xff
 800e34c:	d922      	bls.n	800e394 <upsampleCrV+0xec>
  b = a - b;
 800e34e:	b21a      	sxth	r2, r3
    if (b < 0)
 800e350:	2a00      	cmp	r2, #0
 800e352:	db35      	blt.n	800e3c0 <upsampleCrV+0x118>
    else if (b > 255)
 800e354:	2aff      	cmp	r2, #255	; 0xff
 800e356:	dd1d      	ble.n	800e394 <upsampleCrV+0xec>
      return 255;
 800e358:	23ff      	movs	r3, #255	; 0xff
    for (x = 0; x < 8; x++) {
 800e35a:	4584      	cmp	ip, r0
      pDstG[8] = subAndClamp(pDstG[8], crG);
 800e35c:	f806 3b01 	strb.w	r3, [r6], #1
    for (x = 0; x < 8; x++) {
 800e360:	d01d      	beq.n	800e39e <upsampleCrV+0xf6>
      uint8 cr = (uint8)*pSrc++;
 800e362:	f930 2b02 	ldrsh.w	r2, [r0], #2
  b = a + b;
 800e366:	f814 9f01 	ldrb.w	r9, [r4, #1]!
      uint8 cr = (uint8)*pSrc++;
 800e36a:	b2d2      	uxtb	r2, r2
      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800e36c:	b213      	sxth	r3, r2
 800e36e:	3ab3      	subs	r2, #179	; 0xb3
 800e370:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800e374:	eb0a 1a0a 	add.w	sl, sl, sl, lsl #4
 800e378:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
 800e37c:	eb02 221a 	add.w	r2, r2, sl, lsr #8
 800e380:	b292      	uxth	r2, r2
  b = a + b;
 800e382:	4491      	add	r9, r2
 800e384:	fa1f f989 	uxth.w	r9, r9
  if ((uint16)b > 255U) {
 800e388:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 800e38c:	d8a1      	bhi.n	800e2d2 <upsampleCrV+0x2a>
  return (uint8)b;
 800e38e:	fa5f f989 	uxtb.w	r9, r9
 800e392:	e7a8      	b.n	800e2e6 <upsampleCrV+0x3e>
  return (uint8)b;
 800e394:	b2db      	uxtb	r3, r3
    for (x = 0; x < 8; x++) {
 800e396:	4584      	cmp	ip, r0
      pDstG[8] = subAndClamp(pDstG[8], crG);
 800e398:	f806 3b01 	strb.w	r3, [r6], #1
    for (x = 0; x < 8; x++) {
 800e39c:	d1e1      	bne.n	800e362 <upsampleCrV+0xba>
  for (y = 0; y < 4; y++) {
 800e39e:	45e0      	cmp	r8, ip
 800e3a0:	f101 0110 	add.w	r1, r1, #16
      ++pDstR;
      ++pDstG;
    }

    pDstR = pDstR - 8 + 16;
    pDstG = pDstG - 8 + 16;
 800e3a4:	f10e 0e10 	add.w	lr, lr, #16
 800e3a8:	4660      	mov	r0, ip
  for (y = 0; y < 4; y++) {
 800e3aa:	d189      	bne.n	800e2c0 <upsampleCrV+0x18>
  }
}
 800e3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return (uint8)b;
 800e3b0:	fa5f f989 	uxtb.w	r9, r9
 800e3b4:	e7c4      	b.n	800e340 <upsampleCrV+0x98>
  return (uint8)b;
 800e3b6:	b2d2      	uxtb	r2, r2
 800e3b8:	e7a6      	b.n	800e308 <upsampleCrV+0x60>
      return 0;
 800e3ba:	f04f 0900 	mov.w	r9, #0
 800e3be:	e792      	b.n	800e2e6 <upsampleCrV+0x3e>
      return 0;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	e7ca      	b.n	800e35a <upsampleCrV+0xb2>
 800e3c4:	f04f 0900 	mov.w	r9, #0
 800e3c8:	e7ba      	b.n	800e340 <upsampleCrV+0x98>
      return 0;
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	e79c      	b.n	800e308 <upsampleCrV+0x60>
 800e3ce:	bf00      	nop
 800e3d0:	2000c5dc 	.word	0x2000c5dc
 800e3d4:	2000cbec 	.word	0x2000cbec
 800e3d8:	2000cceb 	.word	0x2000cceb

0800e3dc <huffDecode>:
                                    const uint8 *pHuffVal) {
 800e3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!gBitsLeft) {
 800e3e0:	4ab0      	ldr	r2, [pc, #704]	; (800e6a4 <huffDecode+0x2c8>)
                                    const uint8 *pHuffVal) {
 800e3e2:	b087      	sub	sp, #28
  if (gBitBuf & 0x8000)
 800e3e4:	f8df b2dc 	ldr.w	fp, [pc, #732]	; 800e6c4 <huffDecode+0x2e8>
                                    const uint8 *pHuffVal) {
 800e3e8:	9003      	str	r0, [sp, #12]
  if (gBitBuf & 0x8000)
 800e3ea:	f8bb 3000 	ldrh.w	r3, [fp]
  if (!gBitsLeft) {
 800e3ee:	7810      	ldrb	r0, [r2, #0]
                                    const uint8 *pHuffVal) {
 800e3f0:	9105      	str	r1, [sp, #20]
  if (gBitBuf & 0x8000)
 800e3f2:	0bdc      	lsrs	r4, r3, #15
  if (!gBitsLeft) {
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	f000 80ca 	beq.w	800e58e <huffDecode+0x1b2>
 800e3fa:	9a03      	ldr	r2, [sp, #12]
  gBitsLeft--;
 800e3fc:	3801      	subs	r0, #1
  gBitBuf <<= 1;
 800e3fe:	005b      	lsls	r3, r3, #1
  uint16 code = getBit();
 800e400:	2600      	movs	r6, #0
 800e402:	f102 081e 	add.w	r8, r2, #30
  gBitsLeft--;
 800e406:	b2c0      	uxtb	r0, r0
  gBitBuf <<= 1;
 800e408:	b29b      	uxth	r3, r3
  gBitsLeft--;
 800e40a:	4aa6      	ldr	r2, [pc, #664]	; (800e6a4 <huffDecode+0x2c8>)
  uint16 code = getBit();
 800e40c:	b2a4      	uxth	r4, r4
  if (!gInBufLeft) {
 800e40e:	f8df a2b0 	ldr.w	sl, [pc, #688]	; 800e6c0 <huffDecode+0x2e4>
  gBitsLeft--;
 800e412:	7010      	strb	r0, [r2, #0]
  gBitBuf <<= 1;
 800e414:	f8ab 3000 	strh.w	r3, [fp]
 800e418:	e00c      	b.n	800e434 <huffDecode+0x58>
  gBitsLeft--;
 800e41a:	3801      	subs	r0, #1
  gBitBuf <<= 1;
 800e41c:	005b      	lsls	r3, r3, #1
 800e41e:	3601      	adds	r6, #1
  gBitsLeft--;
 800e420:	4aa0      	ldr	r2, [pc, #640]	; (800e6a4 <huffDecode+0x2c8>)
 800e422:	b2c0      	uxtb	r0, r0
    code |= getBit();
 800e424:	432c      	orrs	r4, r5
  gBitBuf <<= 1;
 800e426:	b29b      	uxth	r3, r3
    if (i == 16)
 800e428:	2e10      	cmp	r6, #16
  gBitsLeft--;
 800e42a:	7010      	strb	r0, [r2, #0]
  gBitBuf <<= 1;
 800e42c:	f8ab 3000 	strh.w	r3, [fp]
    if (i == 16)
 800e430:	f000 80a9 	beq.w	800e586 <huffDecode+0x1aa>
    maxCode = pHuffTable->mMaxCode[i];
 800e434:	f838 2f02 	ldrh.w	r2, [r8, #2]!
    if ((code <= maxCode) && (maxCode != 0xFFFF))
 800e438:	42a2      	cmp	r2, r4
 800e43a:	d303      	bcc.n	800e444 <huffDecode+0x68>
 800e43c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800e440:	428a      	cmp	r2, r1
 800e442:	d178      	bne.n	800e536 <huffDecode+0x15a>
    code <<= 1;
 800e444:	0064      	lsls	r4, r4, #1
  if (gBitBuf & 0x8000)
 800e446:	0bdd      	lsrs	r5, r3, #15
    code <<= 1;
 800e448:	b2a4      	uxth	r4, r4
  if (!gBitsLeft) {
 800e44a:	2800      	cmp	r0, #0
 800e44c:	d1e5      	bne.n	800e41a <huffDecode+0x3e>
  if (!gInBufLeft) {
 800e44e:	f89a 3000 	ldrb.w	r3, [sl]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d155      	bne.n	800e502 <huffDecode+0x126>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e456:	4a94      	ldr	r2, [pc, #592]	; (800e6a8 <huffDecode+0x2cc>)
  gInBufOfs = 4;
 800e458:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e45c:	4b93      	ldr	r3, [pc, #588]	; (800e6ac <huffDecode+0x2d0>)
 800e45e:	21fc      	movs	r1, #252	; 0xfc
 800e460:	4617      	mov	r7, r2
  gInBufLeft = 0;
 800e462:	f88a 0000 	strb.w	r0, [sl]
  gInBufOfs = 4;
 800e466:	f8df 9260 	ldr.w	r9, [pc, #608]	; 800e6c8 <huffDecode+0x2ec>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e46a:	6838      	ldr	r0, [r7, #0]
 800e46c:	9302      	str	r3, [sp, #8]
 800e46e:	9201      	str	r2, [sp, #4]
 800e470:	4607      	mov	r7, r0
 800e472:	4652      	mov	r2, sl
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	488e      	ldr	r0, [pc, #568]	; (800e6b0 <huffDecode+0x2d4>)
  gInBufOfs = 4;
 800e478:	f889 c000 	strb.w	ip, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e47c:	47b8      	blx	r7
  if (status) {
 800e47e:	b108      	cbz	r0, 800e484 <huffDecode+0xa8>
    gCallbackStatus = status;
 800e480:	4b8c      	ldr	r3, [pc, #560]	; (800e6b4 <huffDecode+0x2d8>)
 800e482:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e484:	f89a 3000 	ldrb.w	r3, [sl]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d13c      	bne.n	800e506 <huffDecode+0x12a>
      gTemFlag = ~gTemFlag;
 800e48c:	4a8a      	ldr	r2, [pc, #552]	; (800e6b8 <huffDecode+0x2dc>)
 800e48e:	7813      	ldrb	r3, [r2, #0]
 800e490:	43db      	mvns	r3, r3
 800e492:	b2db      	uxtb	r3, r3
 800e494:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e496:	2b00      	cmp	r3, #0
 800e498:	d05c      	beq.n	800e554 <huffDecode+0x178>
 800e49a:	4b88      	ldr	r3, [pc, #544]	; (800e6bc <huffDecode+0x2e0>)
 800e49c:	9304      	str	r3, [sp, #16]
 800e49e:	9b01      	ldr	r3, [sp, #4]
  gInBufLeft = 0;
 800e4a0:	2000      	movs	r0, #0
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e4a2:	681f      	ldr	r7, [r3, #0]
 800e4a4:	9b02      	ldr	r3, [sp, #8]
  gInBufOfs = 4;
 800e4a6:	f04f 0c04 	mov.w	ip, #4
  gInBufLeft = 0;
 800e4aa:	f88a 0000 	strb.w	r0, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e4ae:	4652      	mov	r2, sl
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	21fc      	movs	r1, #252	; 0xfc
 800e4b4:	487e      	ldr	r0, [pc, #504]	; (800e6b0 <huffDecode+0x2d4>)
  gInBufOfs = 4;
 800e4b6:	f889 c000 	strb.w	ip, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e4ba:	47b8      	blx	r7
  if (status) {
 800e4bc:	2800      	cmp	r0, #0
 800e4be:	d14b      	bne.n	800e558 <huffDecode+0x17c>
    if (!gInBufLeft) {
 800e4c0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d14d      	bne.n	800e564 <huffDecode+0x188>
      gTemFlag = ~gTemFlag;
 800e4c8:	487b      	ldr	r0, [pc, #492]	; (800e6b8 <huffDecode+0x2dc>)
 800e4ca:	f899 2000 	ldrb.w	r2, [r9]
 800e4ce:	7801      	ldrb	r1, [r0, #0]
 800e4d0:	43c9      	mvns	r1, r1
 800e4d2:	b2c9      	uxtb	r1, r1
 800e4d4:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e4d6:	2900      	cmp	r1, #0
 800e4d8:	f040 80c4 	bne.w	800e664 <huffDecode+0x288>
 800e4dc:	20d9      	movs	r0, #217	; 0xd9
 800e4de:	9f04      	ldr	r7, [sp, #16]
  gInBufOfs--;
 800e4e0:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
  gInBufLeft++;
 800e4e4:	1c8b      	adds	r3, r1, #2
  gInBufOfs--;
 800e4e6:	3a02      	subs	r2, #2
  gInBuf[gInBufOfs] = i;
 800e4e8:	fa5f f18c 	uxtb.w	r1, ip
  gInBufLeft++;
 800e4ec:	f88a 3000 	strb.w	r3, [sl]
  gInBufOfs--;
 800e4f0:	b2d2      	uxtb	r2, r2
  gInBufLeft++;
 800e4f2:	23ff      	movs	r3, #255	; 0xff
  gInBuf[gInBufOfs] = i;
 800e4f4:	5478      	strb	r0, [r7, r1]
 800e4f6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  gInBufOfs--;
 800e4fa:	f889 2000 	strb.w	r2, [r9]
  gInBuf[gInBufOfs] = i;
 800e4fe:	54b9      	strb	r1, [r7, r2]
 800e500:	e011      	b.n	800e526 <huffDecode+0x14a>
 800e502:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 800e6c8 <huffDecode+0x2ec>
  return gInBuf[gInBufOfs++];
 800e506:	f899 2000 	ldrb.w	r2, [r9]
  gInBufLeft--;
 800e50a:	3b01      	subs	r3, #1
  return gInBuf[gInBufOfs++];
 800e50c:	486b      	ldr	r0, [pc, #428]	; (800e6bc <huffDecode+0x2e0>)
 800e50e:	1c51      	adds	r1, r2, #1
  gInBufLeft--;
 800e510:	b2db      	uxtb	r3, r3
  return gInBuf[gInBufOfs++];
 800e512:	5c82      	ldrb	r2, [r0, r2]
 800e514:	9004      	str	r0, [sp, #16]
  if ((FFCheck) && (c == 0xFF)) {
 800e516:	2aff      	cmp	r2, #255	; 0xff
  gInBufLeft--;
 800e518:	f88a 3000 	strb.w	r3, [sl]
  return gInBuf[gInBufOfs++];
 800e51c:	f889 1000 	strb.w	r1, [r9]
  if ((FFCheck) && (c == 0xFF)) {
 800e520:	f000 80d4 	beq.w	800e6cc <huffDecode+0x2f0>
 800e524:	b293      	uxth	r3, r2
    gBitsLeft += 8;
 800e526:	4a5f      	ldr	r2, [pc, #380]	; (800e6a4 <huffDecode+0x2c8>)
 800e528:	7810      	ldrb	r0, [r2, #0]
    gBitBuf |= getOctet(1);
 800e52a:	f8bb 2000 	ldrh.w	r2, [fp]
    gBitsLeft += 8;
 800e52e:	3008      	adds	r0, #8
    gBitBuf |= getOctet(1);
 800e530:	4313      	orrs	r3, r2
    gBitsLeft += 8;
 800e532:	b2c0      	uxtb	r0, r0
 800e534:	e771      	b.n	800e41a <huffDecode+0x3e>
  j = pHuffTable->mValPtr[i];
 800e536:	9b03      	ldr	r3, [sp, #12]
 800e538:	199a      	adds	r2, r3, r6
  j = (uint8)(j + (code - pHuffTable->mMinCode[i]));
 800e53a:	f813 3016 	ldrb.w	r3, [r3, r6, lsl #1]
 800e53e:	f892 5040 	ldrb.w	r5, [r2, #64]	; 0x40
 800e542:	442c      	add	r4, r5
 800e544:	1ae4      	subs	r4, r4, r3
  return pHuffVal[j];
 800e546:	9b05      	ldr	r3, [sp, #20]
 800e548:	f004 04ff 	and.w	r4, r4, #255	; 0xff
 800e54c:	5d18      	ldrb	r0, [r3, r4]
}
 800e54e:	b007      	add	sp, #28
 800e550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return gTemFlag ? 0xFF : 0xD9;
 800e554:	23d9      	movs	r3, #217	; 0xd9
 800e556:	e7e6      	b.n	800e526 <huffDecode+0x14a>
    gCallbackStatus = status;
 800e558:	4b56      	ldr	r3, [pc, #344]	; (800e6b4 <huffDecode+0x2d8>)
 800e55a:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e55c:	f89a 3000 	ldrb.w	r3, [sl]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d0b1      	beq.n	800e4c8 <huffDecode+0xec>
  return gInBuf[gInBufOfs++];
 800e564:	f899 0000 	ldrb.w	r0, [r9]
  gInBufLeft--;
 800e568:	3b01      	subs	r3, #1
  return gInBuf[gInBufOfs++];
 800e56a:	1c42      	adds	r2, r0, #1
  gInBufLeft--;
 800e56c:	b2d9      	uxtb	r1, r3
  return gInBuf[gInBufOfs++];
 800e56e:	9b04      	ldr	r3, [sp, #16]
 800e570:	b2d2      	uxtb	r2, r2
  gInBufLeft--;
 800e572:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800e576:	5c18      	ldrb	r0, [r3, r0]
 800e578:	f889 2000 	strb.w	r2, [r9]
    if (n) {
 800e57c:	2800      	cmp	r0, #0
 800e57e:	f040 808c 	bne.w	800e69a <huffDecode+0x2be>
 800e582:	23ff      	movs	r3, #255	; 0xff
 800e584:	e7cf      	b.n	800e526 <huffDecode+0x14a>
      return 0;
 800e586:	2000      	movs	r0, #0
}
 800e588:	b007      	add	sp, #28
 800e58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (!gInBufLeft) {
 800e58e:	4e4c      	ldr	r6, [pc, #304]	; (800e6c0 <huffDecode+0x2e4>)
 800e590:	7833      	ldrb	r3, [r6, #0]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d14f      	bne.n	800e636 <huffDecode+0x25a>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e596:	f8df 9114 	ldr.w	r9, [pc, #276]	; 800e6ac <huffDecode+0x2d0>
  gInBufOfs = 4;
 800e59a:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e59e:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800e6a8 <huffDecode+0x2cc>
 800e5a2:	4632      	mov	r2, r6
  gInBufOfs = 4;
 800e5a4:	f8df a120 	ldr.w	sl, [pc, #288]	; 800e6c8 <huffDecode+0x2ec>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5a8:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800e5aa:	7033      	strb	r3, [r6, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5ac:	f8d8 5000 	ldr.w	r5, [r8]
 800e5b0:	f8d9 3000 	ldr.w	r3, [r9]
 800e5b4:	483e      	ldr	r0, [pc, #248]	; (800e6b0 <huffDecode+0x2d4>)
  gInBufOfs = 4;
 800e5b6:	f88a c000 	strb.w	ip, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5ba:	47a8      	blx	r5
  if (status) {
 800e5bc:	b108      	cbz	r0, 800e5c2 <huffDecode+0x1e6>
    gCallbackStatus = status;
 800e5be:	4b3d      	ldr	r3, [pc, #244]	; (800e6b4 <huffDecode+0x2d8>)
 800e5c0:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e5c2:	7833      	ldrb	r3, [r6, #0]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d138      	bne.n	800e63a <huffDecode+0x25e>
      gTemFlag = ~gTemFlag;
 800e5c8:	4a3b      	ldr	r2, [pc, #236]	; (800e6b8 <huffDecode+0x2dc>)
 800e5ca:	7813      	ldrb	r3, [r2, #0]
 800e5cc:	43db      	mvns	r3, r3
 800e5ce:	b2db      	uxtb	r3, r3
 800e5d0:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d04a      	beq.n	800e66c <huffDecode+0x290>
 800e5d6:	4d39      	ldr	r5, [pc, #228]	; (800e6bc <huffDecode+0x2e0>)
  gInBufLeft = 0;
 800e5d8:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800e5da:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5de:	f8d8 8000 	ldr.w	r8, [r8]
 800e5e2:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800e5e4:	7032      	strb	r2, [r6, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5e6:	f8d9 3000 	ldr.w	r3, [r9]
 800e5ea:	4a35      	ldr	r2, [pc, #212]	; (800e6c0 <huffDecode+0x2e4>)
 800e5ec:	4830      	ldr	r0, [pc, #192]	; (800e6b0 <huffDecode+0x2d4>)
  gInBufOfs = 4;
 800e5ee:	f88a c000 	strb.w	ip, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e5f2:	47c0      	blx	r8
  if (status) {
 800e5f4:	b108      	cbz	r0, 800e5fa <huffDecode+0x21e>
    gCallbackStatus = status;
 800e5f6:	4b2f      	ldr	r3, [pc, #188]	; (800e6b4 <huffDecode+0x2d8>)
 800e5f8:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e5fa:	7832      	ldrb	r2, [r6, #0]
 800e5fc:	2a00      	cmp	r2, #0
 800e5fe:	d137      	bne.n	800e670 <huffDecode+0x294>
      gTemFlag = ~gTemFlag;
 800e600:	492d      	ldr	r1, [pc, #180]	; (800e6b8 <huffDecode+0x2dc>)
 800e602:	f89a 0000 	ldrb.w	r0, [sl]
 800e606:	780b      	ldrb	r3, [r1, #0]
 800e608:	43db      	mvns	r3, r3
 800e60a:	b2db      	uxtb	r3, r3
 800e60c:	700b      	strb	r3, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d045      	beq.n	800e69e <huffDecode+0x2c2>
 800e612:	4613      	mov	r3, r2
 800e614:	21ff      	movs	r1, #255	; 0xff
  gInBufOfs--;
 800e616:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800e61a:	1e82      	subs	r2, r0, #2
  gInBufLeft++;
 800e61c:	3302      	adds	r3, #2
  gInBuf[gInBufOfs] = i;
 800e61e:	20ff      	movs	r0, #255	; 0xff
  gInBufOfs--;
 800e620:	b2d2      	uxtb	r2, r2
  gInBuf[gInBufOfs] = i;
 800e622:	fa5f fc8c 	uxtb.w	ip, ip
  gInBufLeft++;
 800e626:	7033      	strb	r3, [r6, #0]
  gInBufOfs--;
 800e628:	f88a 2000 	strb.w	r2, [sl]
  gInBufLeft++;
 800e62c:	4603      	mov	r3, r0
  gInBuf[gInBufOfs] = i;
 800e62e:	f805 100c 	strb.w	r1, [r5, ip]
 800e632:	54a8      	strb	r0, [r5, r2]
 800e634:	e00e      	b.n	800e654 <huffDecode+0x278>
 800e636:	f8df a090 	ldr.w	sl, [pc, #144]	; 800e6c8 <huffDecode+0x2ec>
  return gInBuf[gInBufOfs++];
 800e63a:	f89a 1000 	ldrb.w	r1, [sl]
  gInBufLeft--;
 800e63e:	3b01      	subs	r3, #1
  return gInBuf[gInBufOfs++];
 800e640:	4d1e      	ldr	r5, [pc, #120]	; (800e6bc <huffDecode+0x2e0>)
  gInBufLeft--;
 800e642:	b2da      	uxtb	r2, r3
  return gInBuf[gInBufOfs++];
 800e644:	1c48      	adds	r0, r1, #1
 800e646:	5c6b      	ldrb	r3, [r5, r1]
  gInBufLeft--;
 800e648:	7032      	strb	r2, [r6, #0]
  if ((FFCheck) && (c == 0xFF)) {
 800e64a:	2bff      	cmp	r3, #255	; 0xff
  return gInBuf[gInBufOfs++];
 800e64c:	f88a 0000 	strb.w	r0, [sl]
  if ((FFCheck) && (c == 0xFF)) {
 800e650:	d01c      	beq.n	800e68c <huffDecode+0x2b0>
 800e652:	b29b      	uxth	r3, r3
    gBitsLeft += 8;
 800e654:	4a13      	ldr	r2, [pc, #76]	; (800e6a4 <huffDecode+0x2c8>)
 800e656:	7810      	ldrb	r0, [r2, #0]
    gBitBuf |= getOctet(1);
 800e658:	f8bb 2000 	ldrh.w	r2, [fp]
    gBitsLeft += 8;
 800e65c:	3008      	adds	r0, #8
    gBitBuf |= getOctet(1);
 800e65e:	4313      	orrs	r3, r2
    gBitsLeft += 8;
 800e660:	b2c0      	uxtb	r0, r0
 800e662:	e6ca      	b.n	800e3fa <huffDecode+0x1e>
      return gTemFlag ? 0xFF : 0xD9;
 800e664:	4619      	mov	r1, r3
 800e666:	20ff      	movs	r0, #255	; 0xff
 800e668:	9f04      	ldr	r7, [sp, #16]
 800e66a:	e739      	b.n	800e4e0 <huffDecode+0x104>
 800e66c:	23d9      	movs	r3, #217	; 0xd9
 800e66e:	e7f1      	b.n	800e654 <huffDecode+0x278>
  return gInBuf[gInBufOfs++];
 800e670:	f89a 1000 	ldrb.w	r1, [sl]
  gInBufLeft--;
 800e674:	3a01      	subs	r2, #1
  return gInBuf[gInBufOfs++];
 800e676:	1c48      	adds	r0, r1, #1
  gInBufLeft--;
 800e678:	b2d3      	uxtb	r3, r2
  return gInBuf[gInBufOfs++];
 800e67a:	5c69      	ldrb	r1, [r5, r1]
 800e67c:	b2c0      	uxtb	r0, r0
  gInBufLeft--;
 800e67e:	7033      	strb	r3, [r6, #0]
  return gInBuf[gInBufOfs++];
 800e680:	f88a 0000 	strb.w	r0, [sl]
    if (n) {
 800e684:	2900      	cmp	r1, #0
 800e686:	d1c6      	bne.n	800e616 <huffDecode+0x23a>
 800e688:	23ff      	movs	r3, #255	; 0xff
 800e68a:	e7e3      	b.n	800e654 <huffDecode+0x278>
  if (!gInBufLeft) {
 800e68c:	2a00      	cmp	r2, #0
 800e68e:	d1ef      	bne.n	800e670 <huffDecode+0x294>
 800e690:	f8df 9018 	ldr.w	r9, [pc, #24]	; 800e6ac <huffDecode+0x2d0>
 800e694:	f8df 8010 	ldr.w	r8, [pc, #16]	; 800e6a8 <huffDecode+0x2cc>
 800e698:	e79e      	b.n	800e5d8 <huffDecode+0x1fc>
 800e69a:	461f      	mov	r7, r3
 800e69c:	e720      	b.n	800e4e0 <huffDecode+0x104>
      return gTemFlag ? 0xFF : 0xD9;
 800e69e:	21d9      	movs	r1, #217	; 0xd9
 800e6a0:	e7b9      	b.n	800e616 <huffDecode+0x23a>
 800e6a2:	bf00      	nop
 800e6a4:	2000c5d8 	.word	0x2000c5d8
 800e6a8:	2000cf10 	.word	0x2000cf10
 800e6ac:	2000cf0c 	.word	0x2000cf0c
 800e6b0:	2000c9e4 	.word	0x2000c9e4
 800e6b4:	2000c5d9 	.word	0x2000c5d9
 800e6b8:	2000cf07 	.word	0x2000cf07
 800e6bc:	2000c9e0 	.word	0x2000c9e0
 800e6c0:	2000cae0 	.word	0x2000cae0
 800e6c4:	2000c5d6 	.word	0x2000c5d6
 800e6c8:	2000cae1 	.word	0x2000cae1
  if (!gInBufLeft) {
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	f47f af49 	bne.w	800e564 <huffDecode+0x188>
 800e6d2:	4b02      	ldr	r3, [pc, #8]	; (800e6dc <huffDecode+0x300>)
 800e6d4:	9302      	str	r3, [sp, #8]
 800e6d6:	4b02      	ldr	r3, [pc, #8]	; (800e6e0 <huffDecode+0x304>)
 800e6d8:	9301      	str	r3, [sp, #4]
 800e6da:	e6e1      	b.n	800e4a0 <huffDecode+0xc4>
 800e6dc:	2000cf0c 	.word	0x2000cf0c
 800e6e0:	2000cf10 	.word	0x2000cf10

0800e6e4 <getBits.constprop.6>:
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800e6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (numBits > 8) {
 800e6e8:	2808      	cmp	r0, #8
  uint16 ret = gBitBuf;
 800e6ea:	f8df 82ec 	ldr.w	r8, [pc, #748]	; 800e9d8 <getBits.constprop.6+0x2f4>
 800e6ee:	f8df a2ec 	ldr.w	sl, [pc, #748]	; 800e9dc <getBits.constprop.6+0x2f8>
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	4605      	mov	r5, r0
  uint16 ret = gBitBuf;
 800e6f6:	f8b8 4000 	ldrh.w	r4, [r8]
 800e6fa:	f89a 1000 	ldrb.w	r1, [sl]
  if (numBits > 8) {
 800e6fe:	d812      	bhi.n	800e726 <getBits.constprop.6+0x42>
 800e700:	4623      	mov	r3, r4
 800e702:	4606      	mov	r6, r0
  if (gBitsLeft < numBits) {
 800e704:	428e      	cmp	r6, r1
 800e706:	d86a      	bhi.n	800e7de <getBits.constprop.6+0xfa>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800e708:	1b89      	subs	r1, r1, r6
    gBitBuf <<= numBits;
 800e70a:	fa03 f606 	lsl.w	r6, r3, r6
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800e70e:	f88a 1000 	strb.w	r1, [sl]
    gBitBuf <<= numBits;
 800e712:	f8a8 6000 	strh.w	r6, [r8]
  return ret >> (16 - origBits);
 800e716:	f1c5 0510 	rsb	r5, r5, #16
 800e71a:	fa44 f505 	asr.w	r5, r4, r5
}
 800e71e:	b2a8      	uxth	r0, r5
 800e720:	b005      	add	sp, #20
 800e722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (!gInBufLeft) {
 800e726:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 800e9d4 <getBits.constprop.6+0x2f0>
    numBits -= 8;
 800e72a:	f1a0 0608 	sub.w	r6, r0, #8
    gBitBuf <<= gBitsLeft;
 800e72e:	fa04 f301 	lsl.w	r3, r4, r1
  if (!gInBufLeft) {
 800e732:	f899 0000 	ldrb.w	r0, [r9]
    numBits -= 8;
 800e736:	b2f6      	uxtb	r6, r6
    gBitBuf <<= gBitsLeft;
 800e738:	f8a8 3000 	strh.w	r3, [r8]
  if (!gInBufLeft) {
 800e73c:	2800      	cmp	r0, #0
 800e73e:	f040 80b2 	bne.w	800e8a6 <getBits.constprop.6+0x1c2>
  gInBufOfs = 4;
 800e742:	4f9e      	ldr	r7, [pc, #632]	; (800e9bc <getBits.constprop.6+0x2d8>)
 800e744:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e748:	4b9d      	ldr	r3, [pc, #628]	; (800e9c0 <getBits.constprop.6+0x2dc>)
 800e74a:	464a      	mov	r2, r9
 800e74c:	f8df b290 	ldr.w	fp, [pc, #656]	; 800e9e0 <getBits.constprop.6+0x2fc>
 800e750:	21fc      	movs	r1, #252	; 0xfc
 800e752:	9302      	str	r3, [sp, #8]
  gInBufOfs = 4;
 800e754:	9701      	str	r7, [sp, #4]
  gInBufLeft = 0;
 800e756:	f889 0000 	strb.w	r0, [r9]
  gInBufOfs = 4;
 800e75a:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4898      	ldr	r0, [pc, #608]	; (800e9c4 <getBits.constprop.6+0x2e0>)
 800e762:	f8db 7000 	ldr.w	r7, [fp]
 800e766:	47b8      	blx	r7
  if (status) {
 800e768:	b108      	cbz	r0, 800e76e <getBits.constprop.6+0x8a>
    gCallbackStatus = status;
 800e76a:	4b97      	ldr	r3, [pc, #604]	; (800e9c8 <getBits.constprop.6+0x2e4>)
 800e76c:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e76e:	f899 0000 	ldrb.w	r0, [r9]
 800e772:	2800      	cmp	r0, #0
 800e774:	f040 8099 	bne.w	800e8aa <getBits.constprop.6+0x1c6>
      gTemFlag = ~gTemFlag;
 800e778:	4a94      	ldr	r2, [pc, #592]	; (800e9cc <getBits.constprop.6+0x2e8>)
 800e77a:	7813      	ldrb	r3, [r2, #0]
 800e77c:	43db      	mvns	r3, r3
 800e77e:	b2db      	uxtb	r3, r3
 800e780:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e782:	2b00      	cmp	r3, #0
 800e784:	f000 80ce 	beq.w	800e924 <getBits.constprop.6+0x240>
 800e788:	4b91      	ldr	r3, [pc, #580]	; (800e9d0 <getBits.constprop.6+0x2ec>)
 800e78a:	9303      	str	r3, [sp, #12]
 800e78c:	e9dd 7301 	ldrd	r7, r3, [sp, #4]
  gInBufLeft = 0;
 800e790:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800e792:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e796:	f8db b000 	ldr.w	fp, [fp]
 800e79a:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800e79c:	f889 2000 	strb.w	r2, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	4a8c      	ldr	r2, [pc, #560]	; (800e9d4 <getBits.constprop.6+0x2f0>)
 800e7a4:	4887      	ldr	r0, [pc, #540]	; (800e9c4 <getBits.constprop.6+0x2e0>)
  gInBufOfs = 4;
 800e7a6:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e7aa:	47d8      	blx	fp
  if (status) {
 800e7ac:	b108      	cbz	r0, 800e7b2 <getBits.constprop.6+0xce>
    gCallbackStatus = status;
 800e7ae:	4b86      	ldr	r3, [pc, #536]	; (800e9c8 <getBits.constprop.6+0x2e4>)
 800e7b0:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e7b2:	f899 0000 	ldrb.w	r0, [r9]
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	f000 80b6 	beq.w	800e928 <getBits.constprop.6+0x244>
 800e7bc:	9b01      	ldr	r3, [sp, #4]
 800e7be:	781b      	ldrb	r3, [r3, #0]
  gInBufLeft--;
 800e7c0:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800e7c2:	1c5a      	adds	r2, r3, #1
 800e7c4:	9903      	ldr	r1, [sp, #12]
 800e7c6:	b2d2      	uxtb	r2, r2
 800e7c8:	5cc9      	ldrb	r1, [r1, r3]
  gInBufLeft--;
 800e7ca:	b2c3      	uxtb	r3, r0
  return gInBuf[gInBufOfs++];
 800e7cc:	9801      	ldr	r0, [sp, #4]
  gInBufLeft--;
 800e7ce:	f889 3000 	strb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800e7d2:	7002      	strb	r2, [r0, #0]
    if (n) {
 800e7d4:	2900      	cmp	r1, #0
 800e7d6:	f040 80b3 	bne.w	800e940 <getBits.constprop.6+0x25c>
 800e7da:	22ff      	movs	r2, #255	; 0xff
 800e7dc:	e074      	b.n	800e8c8 <getBits.constprop.6+0x1e4>
  if (!gInBufLeft) {
 800e7de:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 800e9d4 <getBits.constprop.6+0x2f0>
    gBitBuf <<= gBitsLeft;
 800e7e2:	408b      	lsls	r3, r1
  if (!gInBufLeft) {
 800e7e4:	f899 0000 	ldrb.w	r0, [r9]
    gBitBuf <<= gBitsLeft;
 800e7e8:	f8a8 3000 	strh.w	r3, [r8]
  if (!gInBufLeft) {
 800e7ec:	2800      	cmp	r0, #0
 800e7ee:	d17a      	bne.n	800e8e6 <getBits.constprop.6+0x202>
  gInBufOfs = 4;
 800e7f0:	4f72      	ldr	r7, [pc, #456]	; (800e9bc <getBits.constprop.6+0x2d8>)
 800e7f2:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e7f6:	4b72      	ldr	r3, [pc, #456]	; (800e9c0 <getBits.constprop.6+0x2dc>)
 800e7f8:	464a      	mov	r2, r9
 800e7fa:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 800e9e0 <getBits.constprop.6+0x2fc>
 800e7fe:	21fc      	movs	r1, #252	; 0xfc
 800e800:	9302      	str	r3, [sp, #8]
  gInBufOfs = 4;
 800e802:	9701      	str	r7, [sp, #4]
  gInBufLeft = 0;
 800e804:	f889 0000 	strb.w	r0, [r9]
  gInBufOfs = 4;
 800e808:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	486d      	ldr	r0, [pc, #436]	; (800e9c4 <getBits.constprop.6+0x2e0>)
 800e810:	f8db 7000 	ldr.w	r7, [fp]
 800e814:	47b8      	blx	r7
  if (status) {
 800e816:	b108      	cbz	r0, 800e81c <getBits.constprop.6+0x138>
    gCallbackStatus = status;
 800e818:	4b6b      	ldr	r3, [pc, #428]	; (800e9c8 <getBits.constprop.6+0x2e4>)
 800e81a:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e81c:	f899 0000 	ldrb.w	r0, [r9]
 800e820:	2800      	cmp	r0, #0
 800e822:	d162      	bne.n	800e8ea <getBits.constprop.6+0x206>
      gTemFlag = ~gTemFlag;
 800e824:	4a69      	ldr	r2, [pc, #420]	; (800e9cc <getBits.constprop.6+0x2e8>)
 800e826:	7813      	ldrb	r3, [r2, #0]
 800e828:	43db      	mvns	r3, r3
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e82e:	2b00      	cmp	r3, #0
 800e830:	f000 809a 	beq.w	800e968 <getBits.constprop.6+0x284>
 800e834:	4b66      	ldr	r3, [pc, #408]	; (800e9d0 <getBits.constprop.6+0x2ec>)
 800e836:	9303      	str	r3, [sp, #12]
 800e838:	e9dd 7301 	ldrd	r7, r3, [sp, #4]
  gInBufLeft = 0;
 800e83c:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800e83e:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e842:	f8db b000 	ldr.w	fp, [fp]
 800e846:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800e848:	f889 2000 	strb.w	r2, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	4a61      	ldr	r2, [pc, #388]	; (800e9d4 <getBits.constprop.6+0x2f0>)
 800e850:	485c      	ldr	r0, [pc, #368]	; (800e9c4 <getBits.constprop.6+0x2e0>)
  gInBufOfs = 4;
 800e852:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800e856:	47d8      	blx	fp
  if (status) {
 800e858:	b108      	cbz	r0, 800e85e <getBits.constprop.6+0x17a>
    gCallbackStatus = status;
 800e85a:	4b5b      	ldr	r3, [pc, #364]	; (800e9c8 <getBits.constprop.6+0x2e4>)
 800e85c:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800e85e:	f899 0000 	ldrb.w	r0, [r9]
 800e862:	2800      	cmp	r0, #0
 800e864:	f040 8082 	bne.w	800e96c <getBits.constprop.6+0x288>
      gTemFlag = ~gTemFlag;
 800e868:	4958      	ldr	r1, [pc, #352]	; (800e9cc <getBits.constprop.6+0x2e8>)
 800e86a:	9b01      	ldr	r3, [sp, #4]
 800e86c:	781a      	ldrb	r2, [r3, #0]
 800e86e:	780b      	ldrb	r3, [r1, #0]
 800e870:	43db      	mvns	r3, r3
 800e872:	b2db      	uxtb	r3, r3
 800e874:	700b      	strb	r3, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800e876:	2b00      	cmp	r3, #0
 800e878:	f000 809d 	beq.w	800e9b6 <getBits.constprop.6+0x2d2>
 800e87c:	4603      	mov	r3, r0
 800e87e:	21ff      	movs	r1, #255	; 0xff
  gInBufLeft++;
 800e880:	1c98      	adds	r0, r3, #2
  gInBufOfs--;
 800e882:	f102 3eff 	add.w	lr, r2, #4294967295	; 0xffffffff
 800e886:	3a02      	subs	r2, #2
  gInBuf[gInBufOfs] = i;
 800e888:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e88c:	fa5f f38e 	uxtb.w	r3, lr
  gInBufLeft++;
 800e890:	f889 0000 	strb.w	r0, [r9]
  gInBuf[gInBufOfs] = i;
 800e894:	9803      	ldr	r0, [sp, #12]
  gInBufOfs--;
 800e896:	b2d2      	uxtb	r2, r2
  gInBuf[gInBufOfs] = i;
 800e898:	54c1      	strb	r1, [r0, r3]
  gInBufLeft++;
 800e89a:	4663      	mov	r3, ip
  gInBufOfs--;
 800e89c:	9901      	ldr	r1, [sp, #4]
  gInBuf[gInBufOfs] = i;
 800e89e:	f800 c002 	strb.w	ip, [r0, r2]
  gInBufOfs--;
 800e8a2:	700a      	strb	r2, [r1, #0]
 800e8a4:	e030      	b.n	800e908 <getBits.constprop.6+0x224>
 800e8a6:	4b45      	ldr	r3, [pc, #276]	; (800e9bc <getBits.constprop.6+0x2d8>)
 800e8a8:	9301      	str	r3, [sp, #4]
  return gInBuf[gInBufOfs++];
 800e8aa:	9f01      	ldr	r7, [sp, #4]
  gInBufLeft--;
 800e8ac:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800e8ae:	4948      	ldr	r1, [pc, #288]	; (800e9d0 <getBits.constprop.6+0x2ec>)
 800e8b0:	783a      	ldrb	r2, [r7, #0]
  gInBufLeft--;
 800e8b2:	b2c0      	uxtb	r0, r0
  return gInBuf[gInBufOfs++];
 800e8b4:	9103      	str	r1, [sp, #12]
 800e8b6:	1c53      	adds	r3, r2, #1
 800e8b8:	5c8a      	ldrb	r2, [r1, r2]
  gInBufLeft--;
 800e8ba:	f889 0000 	strb.w	r0, [r9]
  return gInBuf[gInBufOfs++];
 800e8be:	b2db      	uxtb	r3, r3
  if ((FFCheck) && (c == 0xFF)) {
 800e8c0:	2aff      	cmp	r2, #255	; 0xff
  return gInBuf[gInBufOfs++];
 800e8c2:	703b      	strb	r3, [r7, #0]
  if ((FFCheck) && (c == 0xFF)) {
 800e8c4:	d068      	beq.n	800e998 <getBits.constprop.6+0x2b4>
 800e8c6:	b292      	uxth	r2, r2
    gBitBuf <<= (8 - gBitsLeft);
 800e8c8:	f89a 1000 	ldrb.w	r1, [sl]
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800e8cc:	f024 04ff 	bic.w	r4, r4, #255	; 0xff
    gBitBuf |= getOctet(FFCheck);
 800e8d0:	f8b8 3000 	ldrh.w	r3, [r8]
    gBitBuf <<= (8 - gBitsLeft);
 800e8d4:	f1c1 0008 	rsb	r0, r1, #8
 800e8d8:	4313      	orrs	r3, r2
 800e8da:	4083      	lsls	r3, r0
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800e8dc:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800e8e0:	b29b      	uxth	r3, r3
 800e8e2:	4304      	orrs	r4, r0
 800e8e4:	e70e      	b.n	800e704 <getBits.constprop.6+0x20>
 800e8e6:	4b35      	ldr	r3, [pc, #212]	; (800e9bc <getBits.constprop.6+0x2d8>)
 800e8e8:	9301      	str	r3, [sp, #4]
  return gInBuf[gInBufOfs++];
 800e8ea:	9f01      	ldr	r7, [sp, #4]
  gInBufLeft--;
 800e8ec:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800e8ee:	4938      	ldr	r1, [pc, #224]	; (800e9d0 <getBits.constprop.6+0x2ec>)
 800e8f0:	783b      	ldrb	r3, [r7, #0]
  gInBufLeft--;
 800e8f2:	b2c0      	uxtb	r0, r0
  return gInBuf[gInBufOfs++];
 800e8f4:	9103      	str	r1, [sp, #12]
 800e8f6:	1c5a      	adds	r2, r3, #1
 800e8f8:	5ccb      	ldrb	r3, [r1, r3]
  gInBufLeft--;
 800e8fa:	f889 0000 	strb.w	r0, [r9]
  return gInBuf[gInBufOfs++];
 800e8fe:	b2d2      	uxtb	r2, r2
  if ((FFCheck) && (c == 0xFF)) {
 800e900:	2bff      	cmp	r3, #255	; 0xff
  return gInBuf[gInBufOfs++];
 800e902:	703a      	strb	r2, [r7, #0]
  if ((FFCheck) && (c == 0xFF)) {
 800e904:	d050      	beq.n	800e9a8 <getBits.constprop.6+0x2c4>
 800e906:	b29b      	uxth	r3, r3
    gBitBuf <<= (numBits - gBitsLeft);
 800e908:	f89a 2000 	ldrb.w	r2, [sl]
    gBitBuf |= getOctet(FFCheck);
 800e90c:	f8b8 0000 	ldrh.w	r0, [r8]
    gBitBuf <<= (numBits - gBitsLeft);
 800e910:	1ab1      	subs	r1, r6, r2
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800e912:	3208      	adds	r2, #8
    gBitBuf <<= (numBits - gBitsLeft);
 800e914:	4303      	orrs	r3, r0
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800e916:	1b96      	subs	r6, r2, r6
    gBitBuf <<= (numBits - gBitsLeft);
 800e918:	408b      	lsls	r3, r1
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800e91a:	f88a 6000 	strb.w	r6, [sl]
    gBitBuf <<= (numBits - gBitsLeft);
 800e91e:	f8a8 3000 	strh.w	r3, [r8]
 800e922:	e6f8      	b.n	800e716 <getBits.constprop.6+0x32>
      return gTemFlag ? 0xFF : 0xD9;
 800e924:	22d9      	movs	r2, #217	; 0xd9
 800e926:	e7cf      	b.n	800e8c8 <getBits.constprop.6+0x1e4>
      gTemFlag = ~gTemFlag;
 800e928:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800e9cc <getBits.constprop.6+0x2e8>
 800e92c:	9b01      	ldr	r3, [sp, #4]
 800e92e:	781a      	ldrb	r2, [r3, #0]
 800e930:	f89c 3000 	ldrb.w	r3, [ip]
 800e934:	43d9      	mvns	r1, r3
 800e936:	b2cb      	uxtb	r3, r1
 800e938:	f88c 3000 	strb.w	r3, [ip]
      return gTemFlag ? 0xFF : 0xD9;
 800e93c:	bb4b      	cbnz	r3, 800e992 <getBits.constprop.6+0x2ae>
 800e93e:	21d9      	movs	r1, #217	; 0xd9
  gInBufLeft++;
 800e940:	1c98      	adds	r0, r3, #2
  gInBufOfs--;
 800e942:	f102 3eff 	add.w	lr, r2, #4294967295	; 0xffffffff
 800e946:	3a02      	subs	r2, #2
  gInBuf[gInBufOfs] = i;
 800e948:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e94c:	fa5f fe8e 	uxtb.w	lr, lr
  gInBufLeft++;
 800e950:	f889 0000 	strb.w	r0, [r9]
  gInBuf[gInBufOfs] = i;
 800e954:	9803      	ldr	r0, [sp, #12]
  gInBufOfs--;
 800e956:	b2d3      	uxtb	r3, r2
  gInBufLeft++;
 800e958:	4662      	mov	r2, ip
  gInBuf[gInBufOfs] = i;
 800e95a:	f800 100e 	strb.w	r1, [r0, lr]
  gInBufOfs--;
 800e95e:	9901      	ldr	r1, [sp, #4]
  gInBuf[gInBufOfs] = i;
 800e960:	f800 c003 	strb.w	ip, [r0, r3]
  gInBufOfs--;
 800e964:	700b      	strb	r3, [r1, #0]
 800e966:	e7af      	b.n	800e8c8 <getBits.constprop.6+0x1e4>
      return gTemFlag ? 0xFF : 0xD9;
 800e968:	23d9      	movs	r3, #217	; 0xd9
 800e96a:	e7cd      	b.n	800e908 <getBits.constprop.6+0x224>
 800e96c:	9b01      	ldr	r3, [sp, #4]
 800e96e:	781a      	ldrb	r2, [r3, #0]
  gInBufLeft--;
 800e970:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800e972:	9b03      	ldr	r3, [sp, #12]
 800e974:	f102 0c01 	add.w	ip, r2, #1
 800e978:	5c99      	ldrb	r1, [r3, r2]
  gInBufLeft--;
 800e97a:	b2c3      	uxtb	r3, r0
  return gInBuf[gInBufOfs++];
 800e97c:	fa5f f28c 	uxtb.w	r2, ip
 800e980:	9801      	ldr	r0, [sp, #4]
  gInBufLeft--;
 800e982:	f889 3000 	strb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800e986:	7002      	strb	r2, [r0, #0]
    if (n) {
 800e988:	2900      	cmp	r1, #0
 800e98a:	f47f af79 	bne.w	800e880 <getBits.constprop.6+0x19c>
 800e98e:	23ff      	movs	r3, #255	; 0xff
 800e990:	e7ba      	b.n	800e908 <getBits.constprop.6+0x224>
      return gTemFlag ? 0xFF : 0xD9;
 800e992:	4603      	mov	r3, r0
 800e994:	21ff      	movs	r1, #255	; 0xff
 800e996:	e7d3      	b.n	800e940 <getBits.constprop.6+0x25c>
  if (!gInBufLeft) {
 800e998:	2800      	cmp	r0, #0
 800e99a:	f47f af11 	bne.w	800e7c0 <getBits.constprop.6+0xdc>
 800e99e:	4b08      	ldr	r3, [pc, #32]	; (800e9c0 <getBits.constprop.6+0x2dc>)
 800e9a0:	f8df b03c 	ldr.w	fp, [pc, #60]	; 800e9e0 <getBits.constprop.6+0x2fc>
 800e9a4:	9302      	str	r3, [sp, #8]
 800e9a6:	e6f3      	b.n	800e790 <getBits.constprop.6+0xac>
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	d1e1      	bne.n	800e970 <getBits.constprop.6+0x28c>
 800e9ac:	4b04      	ldr	r3, [pc, #16]	; (800e9c0 <getBits.constprop.6+0x2dc>)
 800e9ae:	f8df b030 	ldr.w	fp, [pc, #48]	; 800e9e0 <getBits.constprop.6+0x2fc>
 800e9b2:	9302      	str	r3, [sp, #8]
 800e9b4:	e742      	b.n	800e83c <getBits.constprop.6+0x158>
      return gTemFlag ? 0xFF : 0xD9;
 800e9b6:	21d9      	movs	r1, #217	; 0xd9
 800e9b8:	e762      	b.n	800e880 <getBits.constprop.6+0x19c>
 800e9ba:	bf00      	nop
 800e9bc:	2000cae1 	.word	0x2000cae1
 800e9c0:	2000cf0c 	.word	0x2000cf0c
 800e9c4:	2000c9e4 	.word	0x2000c9e4
 800e9c8:	2000c5d9 	.word	0x2000c5d9
 800e9cc:	2000cf07 	.word	0x2000cf07
 800e9d0:	2000c9e0 	.word	0x2000c9e0
 800e9d4:	2000cae0 	.word	0x2000cae0
 800e9d8:	2000c5d6 	.word	0x2000c5d6
 800e9dc:	2000c5d8 	.word	0x2000c5d8
 800e9e0:	2000cf10 	.word	0x2000cf10

0800e9e4 <getBits.constprop.4>:
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800e9e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16 ret = gBitBuf;
 800e9e8:	4d46      	ldr	r5, [pc, #280]	; (800eb04 <getBits.constprop.4+0x120>)
    gBitBuf <<= gBitsLeft;
 800e9ea:	4e47      	ldr	r6, [pc, #284]	; (800eb08 <getBits.constprop.4+0x124>)
  uint16 ret = gBitBuf;
 800e9ec:	f8b5 8000 	ldrh.w	r8, [r5]
    gBitBuf <<= gBitsLeft;
 800e9f0:	7831      	ldrb	r1, [r6, #0]
  if (!gInBufLeft) {
 800e9f2:	4c46      	ldr	r4, [pc, #280]	; (800eb0c <getBits.constprop.4+0x128>)
    gBitBuf <<= gBitsLeft;
 800e9f4:	fa08 f301 	lsl.w	r3, r8, r1
  if (!gInBufLeft) {
 800e9f8:	7820      	ldrb	r0, [r4, #0]
    gBitBuf <<= gBitsLeft;
 800e9fa:	fa1f fc83 	uxth.w	ip, r3
 800e9fe:	f8a5 c000 	strh.w	ip, [r5]
  if (!gInBufLeft) {
 800ea02:	2800      	cmp	r0, #0
 800ea04:	d17c      	bne.n	800eb00 <getBits.constprop.4+0x11c>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea06:	4b42      	ldr	r3, [pc, #264]	; (800eb10 <getBits.constprop.4+0x12c>)
  gInBufOfs = 4;
 800ea08:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea0c:	f8df e114 	ldr.w	lr, [pc, #276]	; 800eb24 <getBits.constprop.4+0x140>
 800ea10:	4622      	mov	r2, r4
  gInBufOfs = 4;
 800ea12:	4f40      	ldr	r7, [pc, #256]	; (800eb14 <getBits.constprop.4+0x130>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea14:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800ea16:	7020      	strb	r0, [r4, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	f8de 9000 	ldr.w	r9, [lr]
 800ea1e:	483e      	ldr	r0, [pc, #248]	; (800eb18 <getBits.constprop.4+0x134>)
  gInBufOfs = 4;
 800ea20:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea24:	47c8      	blx	r9
  if (status) {
 800ea26:	b108      	cbz	r0, 800ea2c <getBits.constprop.4+0x48>
    gCallbackStatus = status;
 800ea28:	4b3c      	ldr	r3, [pc, #240]	; (800eb1c <getBits.constprop.4+0x138>)
 800ea2a:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800ea2c:	7820      	ldrb	r0, [r4, #0]
 800ea2e:	b308      	cbz	r0, 800ea74 <getBits.constprop.4+0x90>
 800ea30:	f8b5 c000 	ldrh.w	ip, [r5]
 800ea34:	7831      	ldrb	r1, [r6, #0]
  return gInBuf[gInBufOfs++];
 800ea36:	783b      	ldrb	r3, [r7, #0]
  gInBufLeft--;
 800ea38:	1e42      	subs	r2, r0, #1
  return gInBuf[gInBufOfs++];
 800ea3a:	f8df e0ec 	ldr.w	lr, [pc, #236]	; 800eb28 <getBits.constprop.4+0x144>
 800ea3e:	1c58      	adds	r0, r3, #1
  gInBufLeft--;
 800ea40:	b2d2      	uxtb	r2, r2
 800ea42:	f81e 3003 	ldrb.w	r3, [lr, r3]
 800ea46:	7022      	strb	r2, [r4, #0]
  return gInBuf[gInBufOfs++];
 800ea48:	7038      	strb	r0, [r7, #0]
    gBitBuf <<= (8 - gBitsLeft);
 800ea4a:	ea43 030c 	orr.w	r3, r3, ip
 800ea4e:	f1c1 0008 	rsb	r0, r1, #8
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800ea52:	f028 08ff 	bic.w	r8, r8, #255	; 0xff
  if (gBitsLeft < numBits) {
 800ea56:	2907      	cmp	r1, #7
    gBitBuf <<= (8 - gBitsLeft);
 800ea58:	fa03 f300 	lsl.w	r3, r3, r0
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800ea5c:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 800ea60:	ea48 080c 	orr.w	r8, r8, ip
  if (gBitsLeft < numBits) {
 800ea64:	d912      	bls.n	800ea8c <getBits.constprop.4+0xa8>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ea66:	3908      	subs	r1, #8
    gBitBuf <<= numBits;
 800ea68:	021b      	lsls	r3, r3, #8
}
 800ea6a:	4640      	mov	r0, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ea6c:	7031      	strb	r1, [r6, #0]
    gBitBuf <<= numBits;
 800ea6e:	802b      	strh	r3, [r5, #0]
}
 800ea70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      gTemFlag = ~gTemFlag;
 800ea74:	4b2a      	ldr	r3, [pc, #168]	; (800eb20 <getBits.constprop.4+0x13c>)
 800ea76:	f8b5 c000 	ldrh.w	ip, [r5]
 800ea7a:	781a      	ldrb	r2, [r3, #0]
 800ea7c:	7831      	ldrb	r1, [r6, #0]
 800ea7e:	43d2      	mvns	r2, r2
 800ea80:	b2d2      	uxtb	r2, r2
 800ea82:	701a      	strb	r2, [r3, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800ea84:	b362      	cbz	r2, 800eae0 <getBits.constprop.4+0xfc>
 800ea86:	4602      	mov	r2, r0
 800ea88:	23ff      	movs	r3, #255	; 0xff
 800ea8a:	e7de      	b.n	800ea4a <getBits.constprop.4+0x66>
    gBitBuf <<= gBitsLeft;
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	408b      	lsls	r3, r1
 800ea90:	b29b      	uxth	r3, r3
 800ea92:	802b      	strh	r3, [r5, #0]
  if (!gInBufLeft) {
 800ea94:	b9b2      	cbnz	r2, 800eac4 <getBits.constprop.4+0xe0>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea96:	4823      	ldr	r0, [pc, #140]	; (800eb24 <getBits.constprop.4+0x140>)
  gInBufOfs = 4;
 800ea98:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ea9c:	4b1c      	ldr	r3, [pc, #112]	; (800eb10 <getBits.constprop.4+0x12c>)
 800ea9e:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800eaa0:	7022      	strb	r2, [r4, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eaa2:	f8d0 9000 	ldr.w	r9, [r0]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	4a18      	ldr	r2, [pc, #96]	; (800eb0c <getBits.constprop.4+0x128>)
 800eaaa:	481b      	ldr	r0, [pc, #108]	; (800eb18 <getBits.constprop.4+0x134>)
  gInBufOfs = 4;
 800eaac:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eab0:	47c8      	blx	r9
  if (status) {
 800eab2:	b108      	cbz	r0, 800eab8 <getBits.constprop.4+0xd4>
    gCallbackStatus = status;
 800eab4:	4b19      	ldr	r3, [pc, #100]	; (800eb1c <getBits.constprop.4+0x138>)
 800eab6:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800eab8:	7822      	ldrb	r2, [r4, #0]
 800eaba:	b19a      	cbz	r2, 800eae4 <getBits.constprop.4+0x100>
 800eabc:	7830      	ldrb	r0, [r6, #0]
 800eabe:	882b      	ldrh	r3, [r5, #0]
 800eac0:	f1c0 0008 	rsb	r0, r0, #8
  return gInBuf[gInBufOfs++];
 800eac4:	7839      	ldrb	r1, [r7, #0]
  gInBufLeft--;
 800eac6:	3a01      	subs	r2, #1
  return gInBuf[gInBufOfs++];
 800eac8:	4e17      	ldr	r6, [pc, #92]	; (800eb28 <getBits.constprop.4+0x144>)
  gInBufLeft--;
 800eaca:	7022      	strb	r2, [r4, #0]
  return gInBuf[gInBufOfs++];
 800eacc:	1c4c      	adds	r4, r1, #1
 800eace:	5c72      	ldrb	r2, [r6, r1]
 800ead0:	703c      	strb	r4, [r7, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800ead2:	4313      	orrs	r3, r2
 800ead4:	fa03 f000 	lsl.w	r0, r3, r0
 800ead8:	8028      	strh	r0, [r5, #0]
}
 800eada:	4640      	mov	r0, r8
 800eadc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return gTemFlag ? 0xFF : 0xD9;
 800eae0:	23d9      	movs	r3, #217	; 0xd9
 800eae2:	e7b2      	b.n	800ea4a <getBits.constprop.4+0x66>
      gTemFlag = ~gTemFlag;
 800eae4:	490e      	ldr	r1, [pc, #56]	; (800eb20 <getBits.constprop.4+0x13c>)
 800eae6:	7830      	ldrb	r0, [r6, #0]
 800eae8:	780a      	ldrb	r2, [r1, #0]
 800eaea:	f1c0 0008 	rsb	r0, r0, #8
 800eaee:	882b      	ldrh	r3, [r5, #0]
 800eaf0:	43d2      	mvns	r2, r2
 800eaf2:	b2d2      	uxtb	r2, r2
      return gTemFlag ? 0xFF : 0xD9;
 800eaf4:	2a00      	cmp	r2, #0
      gTemFlag = ~gTemFlag;
 800eaf6:	700a      	strb	r2, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800eaf8:	bf0c      	ite	eq
 800eafa:	22d9      	moveq	r2, #217	; 0xd9
 800eafc:	22ff      	movne	r2, #255	; 0xff
 800eafe:	e7e8      	b.n	800ead2 <getBits.constprop.4+0xee>
 800eb00:	4f04      	ldr	r7, [pc, #16]	; (800eb14 <getBits.constprop.4+0x130>)
 800eb02:	e798      	b.n	800ea36 <getBits.constprop.4+0x52>
 800eb04:	2000c5d6 	.word	0x2000c5d6
 800eb08:	2000c5d8 	.word	0x2000c5d8
 800eb0c:	2000cae0 	.word	0x2000cae0
 800eb10:	2000cf0c 	.word	0x2000cf0c
 800eb14:	2000cae1 	.word	0x2000cae1
 800eb18:	2000c9e4 	.word	0x2000c9e4
 800eb1c:	2000c5d9 	.word	0x2000c5d9
 800eb20:	2000cf07 	.word	0x2000cf07
 800eb24:	2000cf10 	.word	0x2000cf10
 800eb28:	2000c9e0 	.word	0x2000c9e0

0800eb2c <getBits.constprop.5>:
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800eb2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (gBitsLeft < numBits) {
 800eb30:	4e55      	ldr	r6, [pc, #340]	; (800ec88 <getBits.constprop.5+0x15c>)
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800eb32:	b083      	sub	sp, #12
  uint16 ret = gBitBuf;
 800eb34:	4d55      	ldr	r5, [pc, #340]	; (800ec8c <getBits.constprop.5+0x160>)
  if (gBitsLeft < numBits) {
 800eb36:	7833      	ldrb	r3, [r6, #0]
 800eb38:	882c      	ldrh	r4, [r5, #0]
 800eb3a:	2b07      	cmp	r3, #7
 800eb3c:	d907      	bls.n	800eb4e <getBits.constprop.5+0x22>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eb3e:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800eb40:	0222      	lsls	r2, r4, #8
  return ret >> (16 - origBits);
 800eb42:	0a20      	lsrs	r0, r4, #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eb44:	7033      	strb	r3, [r6, #0]
    gBitBuf <<= numBits;
 800eb46:	802a      	strh	r2, [r5, #0]
}
 800eb48:	b003      	add	sp, #12
 800eb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (!gInBufLeft) {
 800eb4e:	f8df 814c 	ldr.w	r8, [pc, #332]	; 800ec9c <getBits.constprop.5+0x170>
    gBitBuf <<= gBitsLeft;
 800eb52:	fa04 f303 	lsl.w	r3, r4, r3
 800eb56:	9001      	str	r0, [sp, #4]
  if (!gInBufLeft) {
 800eb58:	f898 0000 	ldrb.w	r0, [r8]
    gBitBuf <<= gBitsLeft;
 800eb5c:	802b      	strh	r3, [r5, #0]
  if (!gInBufLeft) {
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	f040 808d 	bne.w	800ec7e <getBits.constprop.5+0x152>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eb64:	f8df a13c 	ldr.w	sl, [pc, #316]	; 800eca4 <getBits.constprop.5+0x178>
  gInBufOfs = 4;
 800eb68:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eb6c:	f8df b138 	ldr.w	fp, [pc, #312]	; 800eca8 <getBits.constprop.5+0x17c>
 800eb70:	4642      	mov	r2, r8
  gInBufOfs = 4;
 800eb72:	f8df 9138 	ldr.w	r9, [pc, #312]	; 800ecac <getBits.constprop.5+0x180>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eb76:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800eb78:	f888 0000 	strb.w	r0, [r8]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eb7c:	f8da 3000 	ldr.w	r3, [sl]
 800eb80:	f8db 7000 	ldr.w	r7, [fp]
 800eb84:	4842      	ldr	r0, [pc, #264]	; (800ec90 <getBits.constprop.5+0x164>)
  gInBufOfs = 4;
 800eb86:	f889 c000 	strb.w	ip, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eb8a:	47b8      	blx	r7
  if (status) {
 800eb8c:	b108      	cbz	r0, 800eb92 <getBits.constprop.5+0x66>
    gCallbackStatus = status;
 800eb8e:	4b41      	ldr	r3, [pc, #260]	; (800ec94 <getBits.constprop.5+0x168>)
 800eb90:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800eb92:	f898 0000 	ldrb.w	r0, [r8]
 800eb96:	2800      	cmp	r0, #0
 800eb98:	d04b      	beq.n	800ec32 <getBits.constprop.5+0x106>
  return gInBuf[gInBufOfs++];
 800eb9a:	f899 3000 	ldrb.w	r3, [r9]
  gInBufLeft--;
 800eb9e:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800eba0:	4f3d      	ldr	r7, [pc, #244]	; (800ec98 <getBits.constprop.5+0x16c>)
 800eba2:	1c5a      	adds	r2, r3, #1
  gInBufLeft--;
 800eba4:	b2c0      	uxtb	r0, r0
  return gInBuf[gInBufOfs++];
 800eba6:	5cfb      	ldrb	r3, [r7, r3]
 800eba8:	b2d2      	uxtb	r2, r2
  gInBufLeft--;
 800ebaa:	f888 0000 	strb.w	r0, [r8]
  if ((FFCheck) && (c == 0xFF)) {
 800ebae:	2bff      	cmp	r3, #255	; 0xff
 800ebb0:	b299      	uxth	r1, r3
  return gInBuf[gInBufOfs++];
 800ebb2:	f889 2000 	strb.w	r2, [r9]
  if ((FFCheck) && (c == 0xFF)) {
 800ebb6:	d143      	bne.n	800ec40 <getBits.constprop.5+0x114>
 800ebb8:	9b01      	ldr	r3, [sp, #4]
 800ebba:	07db      	lsls	r3, r3, #31
 800ebbc:	d540      	bpl.n	800ec40 <getBits.constprop.5+0x114>
  if (!gInBufLeft) {
 800ebbe:	2800      	cmp	r0, #0
 800ebc0:	d14f      	bne.n	800ec62 <getBits.constprop.5+0x136>
 800ebc2:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800eca4 <getBits.constprop.5+0x178>
 800ebc6:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 800eca8 <getBits.constprop.5+0x17c>
  gInBufLeft = 0;
 800ebca:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800ebcc:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ebd0:	f8db b000 	ldr.w	fp, [fp]
 800ebd4:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800ebd6:	f888 2000 	strb.w	r2, [r8]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ebda:	f8da 3000 	ldr.w	r3, [sl]
 800ebde:	4a2f      	ldr	r2, [pc, #188]	; (800ec9c <getBits.constprop.5+0x170>)
 800ebe0:	482b      	ldr	r0, [pc, #172]	; (800ec90 <getBits.constprop.5+0x164>)
  gInBufOfs = 4;
 800ebe2:	f889 c000 	strb.w	ip, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ebe6:	47d8      	blx	fp
  if (status) {
 800ebe8:	b108      	cbz	r0, 800ebee <getBits.constprop.5+0xc2>
    gCallbackStatus = status;
 800ebea:	4b2a      	ldr	r3, [pc, #168]	; (800ec94 <getBits.constprop.5+0x168>)
 800ebec:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800ebee:	f898 0000 	ldrb.w	r0, [r8]
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	d133      	bne.n	800ec5e <getBits.constprop.5+0x132>
      gTemFlag = ~gTemFlag;
 800ebf6:	492a      	ldr	r1, [pc, #168]	; (800eca0 <getBits.constprop.5+0x174>)
 800ebf8:	f899 3000 	ldrb.w	r3, [r9]
 800ebfc:	780a      	ldrb	r2, [r1, #0]
 800ebfe:	43d2      	mvns	r2, r2
 800ec00:	b2d2      	uxtb	r2, r2
 800ec02:	700a      	strb	r2, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800ec04:	2a00      	cmp	r2, #0
 800ec06:	d03d      	beq.n	800ec84 <getBits.constprop.5+0x158>
 800ec08:	4602      	mov	r2, r0
 800ec0a:	21ff      	movs	r1, #255	; 0xff
  gInBufOfs--;
 800ec0c:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
 800ec10:	3b02      	subs	r3, #2
  gInBufLeft++;
 800ec12:	1c90      	adds	r0, r2, #2
  gInBuf[gInBufOfs] = i;
 800ec14:	f04f 0eff 	mov.w	lr, #255	; 0xff
  gInBufOfs--;
 800ec18:	b2da      	uxtb	r2, r3
  gInBuf[gInBufOfs] = i;
 800ec1a:	fa5f fc8c 	uxtb.w	ip, ip
  gInBufLeft++;
 800ec1e:	f888 0000 	strb.w	r0, [r8]
  gInBufOfs--;
 800ec22:	f889 2000 	strb.w	r2, [r9]
  gInBuf[gInBufOfs] = i;
 800ec26:	f807 100c 	strb.w	r1, [r7, ip]
  gInBufLeft++;
 800ec2a:	4671      	mov	r1, lr
  gInBuf[gInBufOfs] = i;
 800ec2c:	f807 e002 	strb.w	lr, [r7, r2]
 800ec30:	e006      	b.n	800ec40 <getBits.constprop.5+0x114>
      gTemFlag = ~gTemFlag;
 800ec32:	4a1b      	ldr	r2, [pc, #108]	; (800eca0 <getBits.constprop.5+0x174>)
 800ec34:	7813      	ldrb	r3, [r2, #0]
 800ec36:	43db      	mvns	r3, r3
 800ec38:	b2db      	uxtb	r3, r3
 800ec3a:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800ec3c:	b95b      	cbnz	r3, 800ec56 <getBits.constprop.5+0x12a>
 800ec3e:	21d9      	movs	r1, #217	; 0xd9
    gBitBuf |= getOctet(FFCheck);
 800ec40:	882b      	ldrh	r3, [r5, #0]
  return ret >> (16 - origBits);
 800ec42:	0a20      	lsrs	r0, r4, #8
    gBitBuf <<= (numBits - gBitsLeft);
 800ec44:	7832      	ldrb	r2, [r6, #0]
 800ec46:	430b      	orrs	r3, r1
 800ec48:	f1c2 0208 	rsb	r2, r2, #8
 800ec4c:	4093      	lsls	r3, r2
 800ec4e:	802b      	strh	r3, [r5, #0]
}
 800ec50:	b003      	add	sp, #12
 800ec52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((FFCheck) && (c == 0xFF)) {
 800ec56:	9b01      	ldr	r3, [sp, #4]
 800ec58:	b97b      	cbnz	r3, 800ec7a <getBits.constprop.5+0x14e>
    if (n) {
 800ec5a:	21ff      	movs	r1, #255	; 0xff
 800ec5c:	e7f0      	b.n	800ec40 <getBits.constprop.5+0x114>
 800ec5e:	f899 2000 	ldrb.w	r2, [r9]
  return gInBuf[gInBufOfs++];
 800ec62:	1c53      	adds	r3, r2, #1
  gInBufLeft--;
 800ec64:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800ec66:	5cb9      	ldrb	r1, [r7, r2]
 800ec68:	b2db      	uxtb	r3, r3
  gInBufLeft--;
 800ec6a:	b2c2      	uxtb	r2, r0
  return gInBuf[gInBufOfs++];
 800ec6c:	f889 3000 	strb.w	r3, [r9]
  gInBufLeft--;
 800ec70:	f888 2000 	strb.w	r2, [r8]
    if (n) {
 800ec74:	2900      	cmp	r1, #0
 800ec76:	d0f0      	beq.n	800ec5a <getBits.constprop.5+0x12e>
 800ec78:	e7c8      	b.n	800ec0c <getBits.constprop.5+0xe0>
 800ec7a:	4f07      	ldr	r7, [pc, #28]	; (800ec98 <getBits.constprop.5+0x16c>)
 800ec7c:	e7a5      	b.n	800ebca <getBits.constprop.5+0x9e>
 800ec7e:	f8df 902c 	ldr.w	r9, [pc, #44]	; 800ecac <getBits.constprop.5+0x180>
 800ec82:	e78a      	b.n	800eb9a <getBits.constprop.5+0x6e>
      return gTemFlag ? 0xFF : 0xD9;
 800ec84:	21d9      	movs	r1, #217	; 0xd9
 800ec86:	e7c1      	b.n	800ec0c <getBits.constprop.5+0xe0>
 800ec88:	2000c5d8 	.word	0x2000c5d8
 800ec8c:	2000c5d6 	.word	0x2000c5d6
 800ec90:	2000c9e4 	.word	0x2000c9e4
 800ec94:	2000c5d9 	.word	0x2000c5d9
 800ec98:	2000c9e0 	.word	0x2000c9e0
 800ec9c:	2000cae0 	.word	0x2000cae0
 800eca0:	2000cf07 	.word	0x2000cf07
 800eca4:	2000cf0c 	.word	0x2000cf0c
 800eca8:	2000cf10 	.word	0x2000cf10
 800ecac:	2000cae1 	.word	0x2000cae1

0800ecb0 <processMarkers>:
static uint8 processMarkers(uint8 *pMarker) {
 800ecb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb4:	f8df b34c 	ldr.w	fp, [pc, #844]	; 800f004 <processMarkers+0x354>
 800ecb8:	b08b      	sub	sp, #44	; 0x2c
 800ecba:	f8df 934c 	ldr.w	r9, [pc, #844]	; 800f008 <processMarkers+0x358>
 800ecbe:	f8bb 8000 	ldrh.w	r8, [fp]
 800ecc2:	f899 3000 	ldrb.w	r3, [r9]
  if (!gInBufLeft) {
 800ecc6:	f8df a344 	ldr.w	sl, [pc, #836]	; 800f00c <processMarkers+0x35c>
static uint8 processMarkers(uint8 *pMarker) {
 800ecca:	9005      	str	r0, [sp, #20]
  if (gBitsLeft < numBits) {
 800eccc:	2b07      	cmp	r3, #7
 800ecce:	4644      	mov	r4, r8
 800ecd0:	d90d      	bls.n	800ecee <processMarkers+0x3e>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ecd2:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800ecd4:	ea4f 2808 	mov.w	r8, r8, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ecd8:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800ecda:	fa1f f888 	uxth.w	r8, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ecde:	f889 3000 	strb.w	r3, [r9]
  return ret >> (16 - origBits);
 800ece2:	1224      	asrs	r4, r4, #8
    } while (c != 0xFF);
 800ece4:	2cff      	cmp	r4, #255	; 0xff
 800ece6:	d046      	beq.n	800ed76 <processMarkers+0xc6>
  if (gBitsLeft < numBits) {
 800ece8:	2b07      	cmp	r3, #7
 800ecea:	4644      	mov	r4, r8
 800ecec:	d8f1      	bhi.n	800ecd2 <processMarkers+0x22>
    gBitBuf <<= gBitsLeft;
 800ecee:	fa08 f803 	lsl.w	r8, r8, r3
  if (!gInBufLeft) {
 800ecf2:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800ecf6:	fa1f f288 	uxth.w	r2, r8
 800ecfa:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800ecfe:	b9d1      	cbnz	r1, 800ed36 <processMarkers+0x86>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed00:	4bb6      	ldr	r3, [pc, #728]	; (800efdc <processMarkers+0x32c>)
  gInBufOfs = 4;
 800ed02:	f04f 0c04 	mov.w	ip, #4
 800ed06:	4fb6      	ldr	r7, [pc, #728]	; (800efe0 <processMarkers+0x330>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed08:	4652      	mov	r2, sl
 800ed0a:	681d      	ldr	r5, [r3, #0]
 800ed0c:	4bb5      	ldr	r3, [pc, #724]	; (800efe4 <processMarkers+0x334>)
  gInBufLeft = 0;
 800ed0e:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed12:	21fc      	movs	r1, #252	; 0xfc
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	48b4      	ldr	r0, [pc, #720]	; (800efe8 <processMarkers+0x338>)
  gInBufOfs = 4;
 800ed18:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed1c:	47a8      	blx	r5
  if (status) {
 800ed1e:	b108      	cbz	r0, 800ed24 <processMarkers+0x74>
    gCallbackStatus = status;
 800ed20:	4bb2      	ldr	r3, [pc, #712]	; (800efec <processMarkers+0x33c>)
 800ed22:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800ed24:	f89a 1000 	ldrb.w	r1, [sl]
 800ed28:	2900      	cmp	r1, #0
 800ed2a:	f000 8089 	beq.w	800ee40 <processMarkers+0x190>
 800ed2e:	f8bb 2000 	ldrh.w	r2, [fp]
 800ed32:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800ed36:	4faa      	ldr	r7, [pc, #680]	; (800efe0 <processMarkers+0x330>)
  gInBufLeft--;
 800ed38:	3901      	subs	r1, #1
 800ed3a:	4ead      	ldr	r6, [pc, #692]	; (800eff0 <processMarkers+0x340>)
  return gInBuf[gInBufOfs++];
 800ed3c:	7838      	ldrb	r0, [r7, #0]
  gInBufLeft--;
 800ed3e:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800ed42:	1c45      	adds	r5, r0, #1
 800ed44:	f816 8000 	ldrb.w	r8, [r6, r0]
 800ed48:	703d      	strb	r5, [r7, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800ed4a:	ea48 0802 	orr.w	r8, r8, r2
 800ed4e:	f1c3 0208 	rsb	r2, r3, #8
 800ed52:	fa08 f802 	lsl.w	r8, r8, r2
 800ed56:	fa1f f888 	uxth.w	r8, r8
 800ed5a:	e7c2      	b.n	800ece2 <processMarkers+0x32>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ed5c:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800ed5e:	ea4f 2808 	mov.w	r8, r8, lsl #8
  return ret >> (16 - origBits);
 800ed62:	1224      	asrs	r4, r4, #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ed64:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800ed66:	fa1f f888 	uxth.w	r8, r8
    } while (c == 0xFF);
 800ed6a:	2cff      	cmp	r4, #255	; 0xff
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ed6c:	f889 3000 	strb.w	r3, [r9]
    gBitBuf <<= numBits;
 800ed70:	f8ab 8000 	strh.w	r8, [fp]
    } while (c == 0xFF);
 800ed74:	d13b      	bne.n	800edee <processMarkers+0x13e>
  if (gBitsLeft < numBits) {
 800ed76:	2b07      	cmp	r3, #7
 800ed78:	4644      	mov	r4, r8
 800ed7a:	d8ef      	bhi.n	800ed5c <processMarkers+0xac>
    gBitBuf <<= gBitsLeft;
 800ed7c:	fa08 f803 	lsl.w	r8, r8, r3
  if (!gInBufLeft) {
 800ed80:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800ed84:	fa1f f288 	uxth.w	r2, r8
 800ed88:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800ed8c:	b9c1      	cbnz	r1, 800edc0 <processMarkers+0x110>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed8e:	4b93      	ldr	r3, [pc, #588]	; (800efdc <processMarkers+0x32c>)
  gInBufOfs = 4;
 800ed90:	f04f 0c04 	mov.w	ip, #4
 800ed94:	4f92      	ldr	r7, [pc, #584]	; (800efe0 <processMarkers+0x330>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ed96:	4652      	mov	r2, sl
 800ed98:	681d      	ldr	r5, [r3, #0]
 800ed9a:	4b92      	ldr	r3, [pc, #584]	; (800efe4 <processMarkers+0x334>)
  gInBufLeft = 0;
 800ed9c:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800eda0:	21fc      	movs	r1, #252	; 0xfc
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4890      	ldr	r0, [pc, #576]	; (800efe8 <processMarkers+0x338>)
  gInBufOfs = 4;
 800eda6:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800edaa:	47a8      	blx	r5
  if (status) {
 800edac:	b108      	cbz	r0, 800edb2 <processMarkers+0x102>
    gCallbackStatus = status;
 800edae:	4b8f      	ldr	r3, [pc, #572]	; (800efec <processMarkers+0x33c>)
 800edb0:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800edb2:	f89a 1000 	ldrb.w	r1, [sl]
 800edb6:	b399      	cbz	r1, 800ee20 <processMarkers+0x170>
 800edb8:	f8bb 2000 	ldrh.w	r2, [fp]
 800edbc:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800edc0:	4f87      	ldr	r7, [pc, #540]	; (800efe0 <processMarkers+0x330>)
  gInBufLeft--;
 800edc2:	3901      	subs	r1, #1
 800edc4:	4e8a      	ldr	r6, [pc, #552]	; (800eff0 <processMarkers+0x340>)
  return gInBuf[gInBufOfs++];
 800edc6:	7838      	ldrb	r0, [r7, #0]
  gInBufLeft--;
 800edc8:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800edcc:	1c45      	adds	r5, r0, #1
 800edce:	f816 8000 	ldrb.w	r8, [r6, r0]
 800edd2:	703d      	strb	r5, [r7, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800edd4:	ea48 0802 	orr.w	r8, r8, r2
 800edd8:	f1c3 0208 	rsb	r2, r3, #8
  return ret >> (16 - origBits);
 800eddc:	1224      	asrs	r4, r4, #8
    gBitBuf <<= (numBits - gBitsLeft);
 800edde:	fa08 f802 	lsl.w	r8, r8, r2
    } while (c == 0xFF);
 800ede2:	2cff      	cmp	r4, #255	; 0xff
    gBitBuf <<= (numBits - gBitsLeft);
 800ede4:	fa1f f888 	uxth.w	r8, r8
 800ede8:	f8ab 8000 	strh.w	r8, [fp]
    } while (c == 0xFF);
 800edec:	d0c3      	beq.n	800ed76 <processMarkers+0xc6>
      c = (uint8)getBits1(8);
 800edee:	b2e2      	uxtb	r2, r4
  } while (c == 0);
 800edf0:	2c00      	cmp	r4, #0
 800edf2:	f43f af6b 	beq.w	800eccc <processMarkers+0x1c>
    switch (c) {
 800edf6:	2acb      	cmp	r2, #203	; 0xcb
 800edf8:	d932      	bls.n	800ee60 <processMarkers+0x1b0>
 800edfa:	2ad7      	cmp	r2, #215	; 0xd7
 800edfc:	d93c      	bls.n	800ee78 <processMarkers+0x1c8>
 800edfe:	2adb      	cmp	r2, #219	; 0xdb
 800ee00:	d042      	beq.n	800ee88 <processMarkers+0x1d8>
 800ee02:	f0c0 8095 	bcc.w	800ef30 <processMarkers+0x280>
 800ee06:	2add      	cmp	r2, #221	; 0xdd
 800ee08:	f040 819b 	bne.w	800f142 <processMarkers+0x492>
  return getBits(numBits, 0);
 800ee0c:	f7ff fdea 	bl	800e9e4 <getBits.constprop.4>
  if (getBits1(16) != 4)
 800ee10:	2804      	cmp	r0, #4
 800ee12:	f000 84b0 	beq.w	800f776 <processMarkers+0xac6>
 800ee16:	f8bb 8000 	ldrh.w	r8, [fp]
 800ee1a:	f899 3000 	ldrb.w	r3, [r9]
 800ee1e:	e755      	b.n	800eccc <processMarkers+0x1c>
      gTemFlag = ~gTemFlag;
 800ee20:	4874      	ldr	r0, [pc, #464]	; (800eff4 <processMarkers+0x344>)
 800ee22:	f8bb 2000 	ldrh.w	r2, [fp]
 800ee26:	7801      	ldrb	r1, [r0, #0]
 800ee28:	f899 3000 	ldrb.w	r3, [r9]
 800ee2c:	43c9      	mvns	r1, r1
 800ee2e:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800ee30:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800ee32:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800ee34:	bf14      	ite	ne
 800ee36:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800ee3a:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800ee3e:	e7c9      	b.n	800edd4 <processMarkers+0x124>
      gTemFlag = ~gTemFlag;
 800ee40:	486c      	ldr	r0, [pc, #432]	; (800eff4 <processMarkers+0x344>)
 800ee42:	f8bb 2000 	ldrh.w	r2, [fp]
 800ee46:	7801      	ldrb	r1, [r0, #0]
 800ee48:	f899 3000 	ldrb.w	r3, [r9]
 800ee4c:	43c9      	mvns	r1, r1
 800ee4e:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800ee50:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800ee52:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800ee54:	bf14      	ite	ne
 800ee56:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800ee5a:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800ee5e:	e774      	b.n	800ed4a <processMarkers+0x9a>
    switch (c) {
 800ee60:	2ac9      	cmp	r2, #201	; 0xc9
 800ee62:	d265      	bcs.n	800ef30 <processMarkers+0x280>
 800ee64:	2ac4      	cmp	r2, #196	; 0xc4
 800ee66:	f000 817e 	beq.w	800f166 <processMarkers+0x4b6>
 800ee6a:	d95a      	bls.n	800ef22 <processMarkers+0x272>
 800ee6c:	2ac7      	cmp	r2, #199	; 0xc7
 800ee6e:	d95f      	bls.n	800ef30 <processMarkers+0x280>
      return PJPG_UNEXPECTED_MARKER;
 800ee70:	2012      	movs	r0, #18
}
 800ee72:	b00b      	add	sp, #44	; 0x2c
 800ee74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch (c) {
 800ee78:	2ad0      	cmp	r2, #208	; 0xd0
 800ee7a:	d2f9      	bcs.n	800ee70 <processMarkers+0x1c0>
 800ee7c:	2acc      	cmp	r2, #204	; 0xcc
 800ee7e:	d157      	bne.n	800ef30 <processMarkers+0x280>
      return PJPG_NO_ARITHMITIC_SUPPORT;
 800ee80:	2011      	movs	r0, #17
}
 800ee82:	b00b      	add	sp, #44	; 0x2c
 800ee84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return getBits(numBits, 0);
 800ee88:	f7ff fdac 	bl	800e9e4 <getBits.constprop.4>
  if (left < 2)
 800ee8c:	2801      	cmp	r0, #1
 800ee8e:	d9c2      	bls.n	800ee16 <processMarkers+0x166>
  left -= 2;
 800ee90:	3802      	subs	r0, #2
 800ee92:	b283      	uxth	r3, r0
 800ee94:	9303      	str	r3, [sp, #12]
  while (left) {
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d0bd      	beq.n	800ee16 <processMarkers+0x166>
 800ee9a:	f899 3000 	ldrb.w	r3, [r9]
 800ee9e:	f8bb 8000 	ldrh.w	r8, [fp]
  if (gBitsLeft < numBits) {
 800eea2:	2b07      	cmp	r3, #7
 800eea4:	4644      	mov	r4, r8
 800eea6:	f240 8118 	bls.w	800f0da <processMarkers+0x42a>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eeaa:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800eeac:	ea4f 2808 	mov.w	r8, r8, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eeb0:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800eeb2:	fa1f f888 	uxth.w	r8, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eeb6:	f889 3000 	strb.w	r3, [r9]
    uint8 n = (uint8)getBits1(8);
 800eeba:	0a22      	lsrs	r2, r4, #8
    n &= 0x0F;
 800eebc:	f002 070f 	and.w	r7, r2, #15
    uint8 prec = n >> 4;
 800eec0:	0912      	lsrs	r2, r2, #4
    if (n > 1)
 800eec2:	2f01      	cmp	r7, #1
    uint8 prec = n >> 4;
 800eec4:	9201      	str	r2, [sp, #4]
    if (n > 1)
 800eec6:	f63f af01 	bhi.w	800eccc <processMarkers+0x1c>
    gValidQuantTables |= (n ? 2 : 1);
 800eeca:	2f00      	cmp	r7, #0
 800eecc:	494a      	ldr	r1, [pc, #296]	; (800eff8 <processMarkers+0x348>)
 800eece:	f04f 0600 	mov.w	r6, #0
 800eed2:	9702      	str	r7, [sp, #8]
 800eed4:	7808      	ldrb	r0, [r1, #0]
 800eed6:	bf0c      	ite	eq
 800eed8:	2201      	moveq	r2, #1
 800eeda:	2202      	movne	r2, #2
 800eedc:	4302      	orrs	r2, r0
 800eede:	700a      	strb	r2, [r1, #0]
 800eee0:	e009      	b.n	800eef6 <processMarkers+0x246>
        gQuant1[i] = (int16)temp;
 800eee2:	4946      	ldr	r1, [pc, #280]	; (800effc <processMarkers+0x34c>)
 800eee4:	f8bb 8000 	ldrh.w	r8, [fp]
        gQuant0[i] = (int16)temp;
 800eee8:	538c      	strh	r4, [r1, r6]
 800eeea:	3602      	adds	r6, #2
 800eeec:	f899 3000 	ldrb.w	r3, [r9]
    for (i = 0; i < 64; i++) {
 800eef0:	2e80      	cmp	r6, #128	; 0x80
 800eef2:	f000 80cf 	beq.w	800f094 <processMarkers+0x3e4>
  if (gBitsLeft < numBits) {
 800eef6:	2b07      	cmp	r3, #7
 800eef8:	d932      	bls.n	800ef60 <processMarkers+0x2b0>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800eefa:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800eefc:	ea4f 2408 	mov.w	r4, r8, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ef00:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800ef02:	b2a4      	uxth	r4, r4
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ef04:	f889 3000 	strb.w	r3, [r9]
    gBitBuf <<= numBits;
 800ef08:	f8ab 4000 	strh.w	r4, [fp]
      if (prec)
 800ef0c:	9a01      	ldr	r2, [sp, #4]
  return ret >> (16 - origBits);
 800ef0e:	ea4f 2818 	mov.w	r8, r8, lsr #8
      if (prec)
 800ef12:	b99a      	cbnz	r2, 800ef3c <processMarkers+0x28c>
      if (n)
 800ef14:	9b02      	ldr	r3, [sp, #8]
 800ef16:	fa0f f488 	sxth.w	r4, r8
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d1e1      	bne.n	800eee2 <processMarkers+0x232>
        gQuant0[i] = (int16)temp;
 800ef1e:	4938      	ldr	r1, [pc, #224]	; (800f000 <processMarkers+0x350>)
 800ef20:	e7e0      	b.n	800eee4 <processMarkers+0x234>
    switch (c) {
 800ef22:	2a01      	cmp	r2, #1
 800ef24:	d0a4      	beq.n	800ee70 <processMarkers+0x1c0>
 800ef26:	f0c0 810c 	bcc.w	800f142 <processMarkers+0x492>
 800ef2a:	2ac0      	cmp	r2, #192	; 0xc0
 800ef2c:	f0c0 8109 	bcc.w	800f142 <processMarkers+0x492>
      *pMarker = c;
 800ef30:	9b05      	ldr	r3, [sp, #20]
      return 0;
 800ef32:	2000      	movs	r0, #0
      *pMarker = c;
 800ef34:	701a      	strb	r2, [r3, #0]
}
 800ef36:	b00b      	add	sp, #44	; 0x2c
 800ef38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = (temp << 8) + getBits1(8);
 800ef3c:	ea4f 2808 	mov.w	r8, r8, lsl #8
  if (gBitsLeft < numBits) {
 800ef40:	2b07      	cmp	r3, #7
        temp = (temp << 8) + getBits1(8);
 800ef42:	fa1f f888 	uxth.w	r8, r8
  if (gBitsLeft < numBits) {
 800ef46:	d963      	bls.n	800f010 <processMarkers+0x360>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ef48:	f1a3 0208 	sub.w	r2, r3, #8
    gBitBuf <<= numBits;
 800ef4c:	0223      	lsls	r3, r4, #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800ef4e:	f889 2000 	strb.w	r2, [r9]
    gBitBuf <<= numBits;
 800ef52:	f8ab 3000 	strh.w	r3, [fp]
        temp = (temp << 8) + getBits1(8);
 800ef56:	eb08 2814 	add.w	r8, r8, r4, lsr #8
 800ef5a:	fa1f f888 	uxth.w	r8, r8
 800ef5e:	e7d9      	b.n	800ef14 <processMarkers+0x264>
    gBitBuf <<= gBitsLeft;
 800ef60:	fa08 f203 	lsl.w	r2, r8, r3
  if (!gInBufLeft) {
 800ef64:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800ef68:	b292      	uxth	r2, r2
 800ef6a:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800ef6e:	b9b1      	cbnz	r1, 800ef9e <processMarkers+0x2ee>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ef70:	4b1a      	ldr	r3, [pc, #104]	; (800efdc <processMarkers+0x32c>)
  gInBufOfs = 4;
 800ef72:	2504      	movs	r5, #4
 800ef74:	4f1a      	ldr	r7, [pc, #104]	; (800efe0 <processMarkers+0x330>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ef76:	4652      	mov	r2, sl
 800ef78:	681c      	ldr	r4, [r3, #0]
 800ef7a:	4b1a      	ldr	r3, [pc, #104]	; (800efe4 <processMarkers+0x334>)
  gInBufLeft = 0;
 800ef7c:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ef80:	21fc      	movs	r1, #252	; 0xfc
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	4818      	ldr	r0, [pc, #96]	; (800efe8 <processMarkers+0x338>)
  gInBufOfs = 4;
 800ef86:	703d      	strb	r5, [r7, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800ef88:	47a0      	blx	r4
  if (status) {
 800ef8a:	b108      	cbz	r0, 800ef90 <processMarkers+0x2e0>
    gCallbackStatus = status;
 800ef8c:	4b17      	ldr	r3, [pc, #92]	; (800efec <processMarkers+0x33c>)
 800ef8e:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800ef90:	f89a 1000 	ldrb.w	r1, [sl]
 800ef94:	b1a1      	cbz	r1, 800efc0 <processMarkers+0x310>
 800ef96:	f8bb 2000 	ldrh.w	r2, [fp]
 800ef9a:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800ef9e:	4f10      	ldr	r7, [pc, #64]	; (800efe0 <processMarkers+0x330>)
  gInBufLeft--;
 800efa0:	3901      	subs	r1, #1
 800efa2:	4c13      	ldr	r4, [pc, #76]	; (800eff0 <processMarkers+0x340>)
  return gInBuf[gInBufOfs++];
 800efa4:	7838      	ldrb	r0, [r7, #0]
  gInBufLeft--;
 800efa6:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800efaa:	1c45      	adds	r5, r0, #1
 800efac:	5c24      	ldrb	r4, [r4, r0]
 800efae:	703d      	strb	r5, [r7, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800efb0:	4314      	orrs	r4, r2
 800efb2:	f1c3 0208 	rsb	r2, r3, #8
 800efb6:	4094      	lsls	r4, r2
 800efb8:	b2a4      	uxth	r4, r4
 800efba:	f8ab 4000 	strh.w	r4, [fp]
 800efbe:	e7a5      	b.n	800ef0c <processMarkers+0x25c>
      gTemFlag = ~gTemFlag;
 800efc0:	480c      	ldr	r0, [pc, #48]	; (800eff4 <processMarkers+0x344>)
 800efc2:	f8bb 2000 	ldrh.w	r2, [fp]
 800efc6:	7801      	ldrb	r1, [r0, #0]
 800efc8:	f899 3000 	ldrb.w	r3, [r9]
 800efcc:	43c9      	mvns	r1, r1
 800efce:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800efd0:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800efd2:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800efd4:	bf14      	ite	ne
 800efd6:	24ff      	movne	r4, #255	; 0xff
 800efd8:	24d9      	moveq	r4, #217	; 0xd9
 800efda:	e7e9      	b.n	800efb0 <processMarkers+0x300>
 800efdc:	2000cf10 	.word	0x2000cf10
 800efe0:	2000cae1 	.word	0x2000cae1
 800efe4:	2000cf0c 	.word	0x2000cf0c
 800efe8:	2000c9e4 	.word	0x2000c9e4
 800efec:	2000c5d9 	.word	0x2000c5d9
 800eff0:	2000c9e0 	.word	0x2000c9e0
 800eff4:	2000cf07 	.word	0x2000cf07
 800eff8:	2000cf09 	.word	0x2000cf09
 800effc:	2000ce80 	.word	0x2000ce80
 800f000:	2000ce00 	.word	0x2000ce00
 800f004:	2000c5d6 	.word	0x2000c5d6
 800f008:	2000c5d8 	.word	0x2000c5d8
 800f00c:	2000cae0 	.word	0x2000cae0
    gBitBuf <<= gBitsLeft;
 800f010:	fa04 f003 	lsl.w	r0, r4, r3
  if (!gInBufLeft) {
 800f014:	f89a 2000 	ldrb.w	r2, [sl]
    gBitBuf <<= gBitsLeft;
 800f018:	b280      	uxth	r0, r0
 800f01a:	f8ab 0000 	strh.w	r0, [fp]
  if (!gInBufLeft) {
 800f01e:	b9c2      	cbnz	r2, 800f052 <processMarkers+0x3a2>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f020:	4baa      	ldr	r3, [pc, #680]	; (800f2cc <processMarkers+0x61c>)
  gInBufOfs = 4;
 800f022:	f04f 0c04 	mov.w	ip, #4
 800f026:	4faa      	ldr	r7, [pc, #680]	; (800f2d0 <processMarkers+0x620>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f028:	21fc      	movs	r1, #252	; 0xfc
 800f02a:	681d      	ldr	r5, [r3, #0]
 800f02c:	4ba9      	ldr	r3, [pc, #676]	; (800f2d4 <processMarkers+0x624>)
  gInBufLeft = 0;
 800f02e:	f88a 2000 	strb.w	r2, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f032:	4652      	mov	r2, sl
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	48a8      	ldr	r0, [pc, #672]	; (800f2d8 <processMarkers+0x628>)
  gInBufOfs = 4;
 800f038:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f03c:	47a8      	blx	r5
  if (status) {
 800f03e:	b108      	cbz	r0, 800f044 <processMarkers+0x394>
    gCallbackStatus = status;
 800f040:	4ba6      	ldr	r3, [pc, #664]	; (800f2dc <processMarkers+0x62c>)
 800f042:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f044:	f89a 2000 	ldrb.w	r2, [sl]
 800f048:	b1b2      	cbz	r2, 800f078 <processMarkers+0x3c8>
 800f04a:	f8bb 0000 	ldrh.w	r0, [fp]
 800f04e:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f052:	4f9f      	ldr	r7, [pc, #636]	; (800f2d0 <processMarkers+0x620>)
  gInBufLeft--;
 800f054:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 800f058:	4aa1      	ldr	r2, [pc, #644]	; (800f2e0 <processMarkers+0x630>)
  return gInBuf[gInBufOfs++];
 800f05a:	7839      	ldrb	r1, [r7, #0]
  gInBufLeft--;
 800f05c:	f88a c000 	strb.w	ip, [sl]
  return gInBuf[gInBufOfs++];
 800f060:	1c4d      	adds	r5, r1, #1
 800f062:	5c51      	ldrb	r1, [r2, r1]
 800f064:	703d      	strb	r5, [r7, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800f066:	ea41 0200 	orr.w	r2, r1, r0
 800f06a:	f1c3 0308 	rsb	r3, r3, #8
 800f06e:	fa02 f303 	lsl.w	r3, r2, r3
 800f072:	f8ab 3000 	strh.w	r3, [fp]
 800f076:	e76e      	b.n	800ef56 <processMarkers+0x2a6>
      gTemFlag = ~gTemFlag;
 800f078:	499a      	ldr	r1, [pc, #616]	; (800f2e4 <processMarkers+0x634>)
 800f07a:	f8bb 0000 	ldrh.w	r0, [fp]
 800f07e:	780a      	ldrb	r2, [r1, #0]
 800f080:	f899 3000 	ldrb.w	r3, [r9]
 800f084:	43d2      	mvns	r2, r2
 800f086:	b2d2      	uxtb	r2, r2
      return gTemFlag ? 0xFF : 0xD9;
 800f088:	2a00      	cmp	r2, #0
      gTemFlag = ~gTemFlag;
 800f08a:	700a      	strb	r2, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f08c:	bf14      	ite	ne
 800f08e:	21ff      	movne	r1, #255	; 0xff
 800f090:	21d9      	moveq	r1, #217	; 0xd9
 800f092:	e7e8      	b.n	800f066 <processMarkers+0x3b6>
 800f094:	4894      	ldr	r0, [pc, #592]	; (800f2e8 <processMarkers+0x638>)
 800f096:	3902      	subs	r1, #2
    pQuant[i] = (int16)((x + (1 << (PJPG_WINOGRAD_QUANT_SCALE_BITS -
 800f098:	2504      	movs	r5, #4
 800f09a:	f100 0440 	add.w	r4, r0, #64	; 0x40
 800f09e:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 800f0a2:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  for (i = 0; i < 64; i++) {
 800f0a6:	4284      	cmp	r4, r0
    pQuant[i] = (int16)((x + (1 << (PJPG_WINOGRAD_QUANT_SCALE_BITS -
 800f0a8:	fb12 5206 	smlabb	r2, r2, r6, r5
                                    PJPG_DCT_SCALE_BITS - 1))) >>
 800f0ac:	ea4f 02e2 	mov.w	r2, r2, asr #3
    pQuant[i] = (int16)((x + (1 << (PJPG_WINOGRAD_QUANT_SCALE_BITS -
 800f0b0:	800a      	strh	r2, [r1, #0]
  for (i = 0; i < 64; i++) {
 800f0b2:	d1f4      	bne.n	800f09e <processMarkers+0x3ee>
    totalRead = 64 + 1;
 800f0b4:	9a01      	ldr	r2, [sp, #4]
    if (left < totalRead)
 800f0b6:	9903      	ldr	r1, [sp, #12]
    totalRead = 64 + 1;
 800f0b8:	2a00      	cmp	r2, #0
 800f0ba:	bf14      	ite	ne
 800f0bc:	2281      	movne	r2, #129	; 0x81
 800f0be:	2241      	moveq	r2, #65	; 0x41
    if (left < totalRead)
 800f0c0:	4291      	cmp	r1, r2
 800f0c2:	f4ff ae03 	bcc.w	800eccc <processMarkers+0x1c>
    left = (uint16)(left - totalRead);
 800f0c6:	1a8a      	subs	r2, r1, r2
 800f0c8:	b292      	uxth	r2, r2
 800f0ca:	9203      	str	r2, [sp, #12]
  while (left) {
 800f0cc:	2a00      	cmp	r2, #0
 800f0ce:	f43f adfd 	beq.w	800eccc <processMarkers+0x1c>
  if (gBitsLeft < numBits) {
 800f0d2:	2b07      	cmp	r3, #7
 800f0d4:	4644      	mov	r4, r8
 800f0d6:	f63f aee8 	bhi.w	800eeaa <processMarkers+0x1fa>
    gBitBuf <<= gBitsLeft;
 800f0da:	fa08 f203 	lsl.w	r2, r8, r3
  if (!gInBufLeft) {
 800f0de:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800f0e2:	b292      	uxth	r2, r2
 800f0e4:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800f0e8:	b9c1      	cbnz	r1, 800f11c <processMarkers+0x46c>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f0ea:	4b78      	ldr	r3, [pc, #480]	; (800f2cc <processMarkers+0x61c>)
  gInBufOfs = 4;
 800f0ec:	2604      	movs	r6, #4
 800f0ee:	4f78      	ldr	r7, [pc, #480]	; (800f2d0 <processMarkers+0x620>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f0f0:	4652      	mov	r2, sl
 800f0f2:	681d      	ldr	r5, [r3, #0]
 800f0f4:	4b77      	ldr	r3, [pc, #476]	; (800f2d4 <processMarkers+0x624>)
  gInBufLeft = 0;
 800f0f6:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f0fa:	21fc      	movs	r1, #252	; 0xfc
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	4876      	ldr	r0, [pc, #472]	; (800f2d8 <processMarkers+0x628>)
  gInBufOfs = 4;
 800f100:	703e      	strb	r6, [r7, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f102:	47a8      	blx	r5
  if (status) {
 800f104:	b108      	cbz	r0, 800f10a <processMarkers+0x45a>
    gCallbackStatus = status;
 800f106:	4b75      	ldr	r3, [pc, #468]	; (800f2dc <processMarkers+0x62c>)
 800f108:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f10a:	f89a 1000 	ldrb.w	r1, [sl]
 800f10e:	2900      	cmp	r1, #0
 800f110:	f000 8311 	beq.w	800f736 <processMarkers+0xa86>
 800f114:	f8bb 2000 	ldrh.w	r2, [fp]
 800f118:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f11c:	4e6c      	ldr	r6, [pc, #432]	; (800f2d0 <processMarkers+0x620>)
  gInBufLeft--;
 800f11e:	3901      	subs	r1, #1
 800f120:	4f6f      	ldr	r7, [pc, #444]	; (800f2e0 <processMarkers+0x630>)
  return gInBuf[gInBufOfs++];
 800f122:	7830      	ldrb	r0, [r6, #0]
  gInBufLeft--;
 800f124:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800f128:	1c45      	adds	r5, r0, #1
 800f12a:	f817 8000 	ldrb.w	r8, [r7, r0]
 800f12e:	7035      	strb	r5, [r6, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800f130:	ea48 0802 	orr.w	r8, r8, r2
 800f134:	f1c3 0208 	rsb	r2, r3, #8
 800f138:	fa08 f802 	lsl.w	r8, r8, r2
 800f13c:	fa1f f888 	uxth.w	r8, r8
 800f140:	e6bb      	b.n	800eeba <processMarkers+0x20a>
  return getBits(numBits, 0);
 800f142:	f7ff fc4f 	bl	800e9e4 <getBits.constprop.4>
  if (left < 2)
 800f146:	2801      	cmp	r0, #1
 800f148:	f67f ae65 	bls.w	800ee16 <processMarkers+0x166>
  left -= 2;
 800f14c:	3802      	subs	r0, #2
 800f14e:	b284      	uxth	r4, r0
  while (left) {
 800f150:	2c00      	cmp	r4, #0
 800f152:	f43f ae60 	beq.w	800ee16 <processMarkers+0x166>
    left--;
 800f156:	3c01      	subs	r4, #1
  return getBits(numBits, 0);
 800f158:	2000      	movs	r0, #0
 800f15a:	f7ff fce7 	bl	800eb2c <getBits.constprop.5>
    left--;
 800f15e:	b2a4      	uxth	r4, r4
  while (left) {
 800f160:	2c00      	cmp	r4, #0
 800f162:	d1f8      	bne.n	800f156 <processMarkers+0x4a6>
 800f164:	e657      	b.n	800ee16 <processMarkers+0x166>
  return getBits(numBits, 0);
 800f166:	f7ff fc3d 	bl	800e9e4 <getBits.constprop.4>
  if (left < 2)
 800f16a:	2801      	cmp	r0, #1
 800f16c:	f67f ae53 	bls.w	800ee16 <processMarkers+0x166>
  left -= 2;
 800f170:	3802      	subs	r0, #2
 800f172:	b283      	uxth	r3, r0
 800f174:	9302      	str	r3, [sp, #8]
  while (left) {
 800f176:	2b00      	cmp	r3, #0
 800f178:	f43f ae4d 	beq.w	800ee16 <processMarkers+0x166>
  if (gBitsLeft < numBits) {
 800f17c:	f899 3000 	ldrb.w	r3, [r9]
 800f180:	f8bb 4000 	ldrh.w	r4, [fp]
 800f184:	2b07      	cmp	r3, #7
 800f186:	f240 8212 	bls.w	800f5ae <processMarkers+0x8fe>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f18a:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800f18c:	ea4f 2804 	mov.w	r8, r4, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f190:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800f192:	fa1f f888 	uxth.w	r8, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f196:	f889 3000 	strb.w	r3, [r9]
  return ret >> (16 - origBits);
 800f19a:	1224      	asrs	r4, r4, #8
    index = (uint8)getBits1(8);
 800f19c:	b2e2      	uxtb	r2, r4
    if (((index & 0xF) > 1) || ((index & 0xF0) > 0x10))
 800f19e:	f002 010f 	and.w	r1, r2, #15
 800f1a2:	2901      	cmp	r1, #1
 800f1a4:	f63f ad92 	bhi.w	800eccc <processMarkers+0x1c>
 800f1a8:	f002 01f0 	and.w	r1, r2, #240	; 0xf0
 800f1ac:	2910      	cmp	r1, #16
 800f1ae:	f63f ad8d 	bhi.w	800eccc <processMarkers+0x1c>
    tableIndex = ((index >> 3) & 2) + (index & 1);
 800f1b2:	08d2      	lsrs	r2, r2, #3
 800f1b4:	f004 0401 	and.w	r4, r4, #1
    gValidHuffTables |= (1 << tableIndex);
 800f1b8:	2001      	movs	r0, #1
 800f1ba:	494c      	ldr	r1, [pc, #304]	; (800f2ec <processMarkers+0x63c>)
    tableIndex = ((index >> 3) & 2) + (index & 1);
 800f1bc:	f002 0702 	and.w	r7, r2, #2
 800f1c0:	4d4b      	ldr	r5, [pc, #300]	; (800f2f0 <processMarkers+0x640>)
    gValidHuffTables |= (1 << tableIndex);
 800f1c2:	780a      	ldrb	r2, [r1, #0]
 800f1c4:	f10d 0617 	add.w	r6, sp, #23
    tableIndex = ((index >> 3) & 2) + (index & 1);
 800f1c8:	433c      	orrs	r4, r7
 800f1ca:	4627      	mov	r7, r4
 800f1cc:	4c49      	ldr	r4, [pc, #292]	; (800f2f4 <processMarkers+0x644>)
    gValidHuffTables |= (1 << tableIndex);
 800f1ce:	9703      	str	r7, [sp, #12]
 800f1d0:	fa00 f707 	lsl.w	r7, r0, r7
    tableIndex = ((index >> 3) & 2) + (index & 1);
 800f1d4:	f89d 000c 	ldrb.w	r0, [sp, #12]
    gValidHuffTables |= (1 << tableIndex);
 800f1d8:	433a      	orrs	r2, r7
 800f1da:	f855 7020 	ldr.w	r7, [r5, r0, lsl #2]
    count = 0;
 800f1de:	2500      	movs	r5, #0
 800f1e0:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
    gValidHuffTables |= (1 << tableIndex);
 800f1e4:	700a      	strb	r2, [r1, #0]
 800f1e6:	9001      	str	r0, [sp, #4]
    count = 0;
 800f1e8:	9704      	str	r7, [sp, #16]
 800f1ea:	e012      	b.n	800f212 <processMarkers+0x562>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f1ec:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800f1ee:	ea4f 2808 	mov.w	r8, r8, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f1f2:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800f1f4:	fa1f f888 	uxth.w	r8, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f1f8:	f889 3000 	strb.w	r3, [r9]
    gBitBuf <<= numBits;
 800f1fc:	f8ab 8000 	strh.w	r8, [fp]
  return ret >> (16 - origBits);
 800f200:	1224      	asrs	r4, r4, #8
    for (i = 0; i <= 15; i++) {
 800f202:	f10d 0227 	add.w	r2, sp, #39	; 0x27
      count = (uint16)(count + n);
 800f206:	4425      	add	r5, r4
      uint8 n = (uint8)getBits1(8);
 800f208:	f806 4f01 	strb.w	r4, [r6, #1]!
    for (i = 0; i <= 15; i++) {
 800f20c:	42b2      	cmp	r2, r6
      count = (uint16)(count + n);
 800f20e:	b2ad      	uxth	r5, r5
    for (i = 0; i <= 15; i++) {
 800f210:	d04d      	beq.n	800f2ae <processMarkers+0x5fe>
  if (gBitsLeft < numBits) {
 800f212:	2b07      	cmp	r3, #7
 800f214:	4644      	mov	r4, r8
 800f216:	d8e9      	bhi.n	800f1ec <processMarkers+0x53c>
    gBitBuf <<= gBitsLeft;
 800f218:	fa08 f803 	lsl.w	r8, r8, r3
  if (!gInBufLeft) {
 800f21c:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800f220:	fa1f f288 	uxth.w	r2, r8
 800f224:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800f228:	b9c9      	cbnz	r1, 800f25e <processMarkers+0x5ae>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f22a:	4b28      	ldr	r3, [pc, #160]	; (800f2cc <processMarkers+0x61c>)
  gInBufOfs = 4;
 800f22c:	f04f 0c04 	mov.w	ip, #4
 800f230:	4f27      	ldr	r7, [pc, #156]	; (800f2d0 <processMarkers+0x620>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f232:	4652      	mov	r2, sl
 800f234:	f8d3 8000 	ldr.w	r8, [r3]
 800f238:	4b26      	ldr	r3, [pc, #152]	; (800f2d4 <processMarkers+0x624>)
  gInBufLeft = 0;
 800f23a:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f23e:	21fc      	movs	r1, #252	; 0xfc
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	4825      	ldr	r0, [pc, #148]	; (800f2d8 <processMarkers+0x628>)
  gInBufOfs = 4;
 800f244:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f248:	47c0      	blx	r8
  if (status) {
 800f24a:	b108      	cbz	r0, 800f250 <processMarkers+0x5a0>
    gCallbackStatus = status;
 800f24c:	4b23      	ldr	r3, [pc, #140]	; (800f2dc <processMarkers+0x62c>)
 800f24e:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f250:	f89a 1000 	ldrb.w	r1, [sl]
 800f254:	b1d9      	cbz	r1, 800f28e <processMarkers+0x5de>
 800f256:	f8bb 2000 	ldrh.w	r2, [fp]
 800f25a:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f25e:	4f1c      	ldr	r7, [pc, #112]	; (800f2d0 <processMarkers+0x620>)
  gInBufLeft--;
 800f260:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 800f264:	491e      	ldr	r1, [pc, #120]	; (800f2e0 <processMarkers+0x630>)
  return gInBuf[gInBufOfs++];
 800f266:	7838      	ldrb	r0, [r7, #0]
  gInBufLeft--;
 800f268:	f88a e000 	strb.w	lr, [sl]
  return gInBuf[gInBufOfs++];
 800f26c:	f100 0c01 	add.w	ip, r0, #1
 800f270:	f811 8000 	ldrb.w	r8, [r1, r0]
 800f274:	f887 c000 	strb.w	ip, [r7]
    gBitBuf <<= (numBits - gBitsLeft);
 800f278:	ea48 0802 	orr.w	r8, r8, r2
 800f27c:	f1c3 0208 	rsb	r2, r3, #8
 800f280:	fa08 f802 	lsl.w	r8, r8, r2
 800f284:	fa1f f888 	uxth.w	r8, r8
 800f288:	f8ab 8000 	strh.w	r8, [fp]
 800f28c:	e7b8      	b.n	800f200 <processMarkers+0x550>
      gTemFlag = ~gTemFlag;
 800f28e:	4815      	ldr	r0, [pc, #84]	; (800f2e4 <processMarkers+0x634>)
 800f290:	f8bb 2000 	ldrh.w	r2, [fp]
 800f294:	7801      	ldrb	r1, [r0, #0]
 800f296:	f899 3000 	ldrb.w	r3, [r9]
 800f29a:	43c9      	mvns	r1, r1
 800f29c:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800f29e:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800f2a0:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f2a2:	bf14      	ite	ne
 800f2a4:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800f2a8:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800f2ac:	e7e4      	b.n	800f278 <processMarkers+0x5c8>
static uint16 getMaxHuffCodes(uint8 index) { return (index < 2) ? 12 : 255; }
 800f2ae:	e9dd 2703 	ldrd	r2, r7, [sp, #12]
 800f2b2:	2a01      	cmp	r2, #1
 800f2b4:	bfcc      	ite	gt
 800f2b6:	22ff      	movgt	r2, #255	; 0xff
 800f2b8:	220c      	movle	r2, #12
    if (count > getMaxHuffCodes(tableIndex))
 800f2ba:	4295      	cmp	r5, r2
 800f2bc:	f63f ad06 	bhi.w	800eccc <processMarkers+0x1c>
    for (i = 0; i < count; i++)
 800f2c0:	2d00      	cmp	r5, #0
 800f2c2:	d06b      	beq.n	800f39c <processMarkers+0x6ec>
 800f2c4:	2600      	movs	r6, #0
 800f2c6:	9703      	str	r7, [sp, #12]
 800f2c8:	e027      	b.n	800f31a <processMarkers+0x66a>
 800f2ca:	bf00      	nop
 800f2cc:	2000cf10 	.word	0x2000cf10
 800f2d0:	2000cae1 	.word	0x2000cae1
 800f2d4:	2000cf0c 	.word	0x2000cf0c
 800f2d8:	2000c9e4 	.word	0x2000c9e4
 800f2dc:	2000c5d9 	.word	0x2000c5d9
 800f2e0:	2000c9e0 	.word	0x2000c9e0
 800f2e4:	2000cf07 	.word	0x2000cf07
 800f2e8:	080322ff 	.word	0x080322ff
 800f2ec:	2000cf08 	.word	0x2000cf08
 800f2f0:	080322a0 	.word	0x080322a0
 800f2f4:	080322b0 	.word	0x080322b0
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f2f8:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 800f2fa:	ea4f 2808 	mov.w	r8, r8, lsl #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f2fe:	b2db      	uxtb	r3, r3
    gBitBuf <<= numBits;
 800f300:	fa1f f888 	uxth.w	r8, r8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f304:	f889 3000 	strb.w	r3, [r9]
    gBitBuf <<= numBits;
 800f308:	f8ab 8000 	strh.w	r8, [fp]
  return ret >> (16 - origBits);
 800f30c:	1224      	asrs	r4, r4, #8
    for (i = 0; i < count; i++)
 800f30e:	1c72      	adds	r2, r6, #1
      pHuffVal[i] = (uint8)getBits1(8);
 800f310:	9901      	ldr	r1, [sp, #4]
 800f312:	558c      	strb	r4, [r1, r6]
    for (i = 0; i < count; i++)
 800f314:	b2d6      	uxtb	r6, r2
 800f316:	42b5      	cmp	r5, r6
 800f318:	d93f      	bls.n	800f39a <processMarkers+0x6ea>
  if (gBitsLeft < numBits) {
 800f31a:	2b07      	cmp	r3, #7
 800f31c:	4644      	mov	r4, r8
 800f31e:	d8eb      	bhi.n	800f2f8 <processMarkers+0x648>
    gBitBuf <<= gBitsLeft;
 800f320:	fa08 f803 	lsl.w	r8, r8, r3
  if (!gInBufLeft) {
 800f324:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800f328:	fa1f f288 	uxth.w	r2, r8
 800f32c:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800f330:	b9d9      	cbnz	r1, 800f36a <processMarkers+0x6ba>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f332:	4bb9      	ldr	r3, [pc, #740]	; (800f618 <processMarkers+0x968>)
  gInBufOfs = 4;
 800f334:	f04f 0c04 	mov.w	ip, #4
 800f338:	4fb8      	ldr	r7, [pc, #736]	; (800f61c <processMarkers+0x96c>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f33a:	4652      	mov	r2, sl
 800f33c:	f8d3 8000 	ldr.w	r8, [r3]
 800f340:	4bb7      	ldr	r3, [pc, #732]	; (800f620 <processMarkers+0x970>)
  gInBufLeft = 0;
 800f342:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f346:	21fc      	movs	r1, #252	; 0xfc
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	48b6      	ldr	r0, [pc, #728]	; (800f624 <processMarkers+0x974>)
  gInBufOfs = 4;
 800f34c:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f350:	47c0      	blx	r8
  if (status) {
 800f352:	b108      	cbz	r0, 800f358 <processMarkers+0x6a8>
    gCallbackStatus = status;
 800f354:	4bb4      	ldr	r3, [pc, #720]	; (800f628 <processMarkers+0x978>)
 800f356:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f358:	f89a 1000 	ldrb.w	r1, [sl]
 800f35c:	2900      	cmp	r1, #0
 800f35e:	f000 8167 	beq.w	800f630 <processMarkers+0x980>
 800f362:	f8bb 2000 	ldrh.w	r2, [fp]
 800f366:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f36a:	4fac      	ldr	r7, [pc, #688]	; (800f61c <processMarkers+0x96c>)
  gInBufLeft--;
 800f36c:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 800f370:	49ae      	ldr	r1, [pc, #696]	; (800f62c <processMarkers+0x97c>)
  return gInBuf[gInBufOfs++];
 800f372:	7838      	ldrb	r0, [r7, #0]
  gInBufLeft--;
 800f374:	f88a e000 	strb.w	lr, [sl]
  return gInBuf[gInBufOfs++];
 800f378:	f100 0c01 	add.w	ip, r0, #1
 800f37c:	f811 8000 	ldrb.w	r8, [r1, r0]
 800f380:	f887 c000 	strb.w	ip, [r7]
    gBitBuf <<= (numBits - gBitsLeft);
 800f384:	ea48 0802 	orr.w	r8, r8, r2
 800f388:	f1c3 0208 	rsb	r2, r3, #8
 800f38c:	fa08 f802 	lsl.w	r8, r8, r2
 800f390:	fa1f f888 	uxth.w	r8, r8
 800f394:	f8ab 8000 	strh.w	r8, [fp]
 800f398:	e7b8      	b.n	800f30c <processMarkers+0x65c>
 800f39a:	9f03      	ldr	r7, [sp, #12]
    totalRead = 1 + 16 + count;
 800f39c:	f105 0211 	add.w	r2, r5, #17
    if (left < totalRead)
 800f3a0:	9902      	ldr	r1, [sp, #8]
    totalRead = 1 + 16 + count;
 800f3a2:	b292      	uxth	r2, r2
    if (left < totalRead)
 800f3a4:	428a      	cmp	r2, r1
 800f3a6:	f63f ac91 	bhi.w	800eccc <processMarkers+0x1c>
    left = (uint16)(left - totalRead);
 800f3aa:	1a8b      	subs	r3, r1, r2
    uint8 num = pBits[i];
 800f3ac:	f89d 2018 	ldrb.w	r2, [sp, #24]
    left = (uint16)(left - totalRead);
 800f3b0:	b29b      	uxth	r3, r3
 800f3b2:	9302      	str	r3, [sp, #8]
    if (!num) {
 800f3b4:	2a00      	cmp	r2, #0
 800f3b6:	f000 81b6 	beq.w	800f726 <processMarkers+0xa76>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3ba:	b293      	uxth	r3, r2
      pHuffTable->mMinCode[i] = code;
 800f3bc:	2100      	movs	r1, #0
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3be:	1e58      	subs	r0, r3, #1
 800f3c0:	005b      	lsls	r3, r3, #1
      pHuffTable->mMinCode[i] = code;
 800f3c2:	8039      	strh	r1, [r7, #0]
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3c4:	8438      	strh	r0, [r7, #32]
      pHuffTable->mValPtr[i] = j;
 800f3c6:	f887 1040 	strb.w	r1, [r7, #64]	; 0x40
    uint8 num = pBits[i];
 800f3ca:	f89d 1019 	ldrb.w	r1, [sp, #25]
    if (!num) {
 800f3ce:	2900      	cmp	r1, #0
 800f3d0:	f000 81a2 	beq.w	800f718 <processMarkers+0xa68>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3d4:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f3d6:	807b      	strh	r3, [r7, #2]
      j = (uint8)(j + num);
 800f3d8:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f3da:	f887 2041 	strb.w	r2, [r7, #65]	; 0x41
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3de:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f3e0:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3e2:	1e59      	subs	r1, r3, #1
 800f3e4:	8479      	strh	r1, [r7, #34]	; 0x22
    code <<= 1;
 800f3e6:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f3e8:	f89d 101a 	ldrb.w	r1, [sp, #26]
    code <<= 1;
 800f3ec:	b29b      	uxth	r3, r3
    if (!num) {
 800f3ee:	2900      	cmp	r1, #0
 800f3f0:	f000 818b 	beq.w	800f70a <processMarkers+0xa5a>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3f4:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f3f6:	80bb      	strh	r3, [r7, #4]
      j = (uint8)(j + num);
 800f3f8:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f3fa:	f887 2042 	strb.w	r2, [r7, #66]	; 0x42
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f3fe:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f400:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f402:	1e59      	subs	r1, r3, #1
 800f404:	84b9      	strh	r1, [r7, #36]	; 0x24
    code <<= 1;
 800f406:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f408:	f89d 101b 	ldrb.w	r1, [sp, #27]
    code <<= 1;
 800f40c:	b29b      	uxth	r3, r3
    if (!num) {
 800f40e:	2900      	cmp	r1, #0
 800f410:	f000 8174 	beq.w	800f6fc <processMarkers+0xa4c>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f414:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f416:	80fb      	strh	r3, [r7, #6]
      j = (uint8)(j + num);
 800f418:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f41a:	f887 2043 	strb.w	r2, [r7, #67]	; 0x43
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f41e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f420:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f422:	1e59      	subs	r1, r3, #1
 800f424:	84f9      	strh	r1, [r7, #38]	; 0x26
    code <<= 1;
 800f426:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f428:	f89d 101c 	ldrb.w	r1, [sp, #28]
    code <<= 1;
 800f42c:	b29b      	uxth	r3, r3
    if (!num) {
 800f42e:	2900      	cmp	r1, #0
 800f430:	f000 815d 	beq.w	800f6ee <processMarkers+0xa3e>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f434:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f436:	813b      	strh	r3, [r7, #8]
      j = (uint8)(j + num);
 800f438:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f43a:	f887 2044 	strb.w	r2, [r7, #68]	; 0x44
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f43e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f440:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f442:	1e59      	subs	r1, r3, #1
 800f444:	8539      	strh	r1, [r7, #40]	; 0x28
    code <<= 1;
 800f446:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f448:	f89d 101d 	ldrb.w	r1, [sp, #29]
    code <<= 1;
 800f44c:	b29b      	uxth	r3, r3
    if (!num) {
 800f44e:	2900      	cmp	r1, #0
 800f450:	f000 8146 	beq.w	800f6e0 <processMarkers+0xa30>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f454:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f456:	817b      	strh	r3, [r7, #10]
      j = (uint8)(j + num);
 800f458:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f45a:	f887 2045 	strb.w	r2, [r7, #69]	; 0x45
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f45e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f460:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f462:	1e59      	subs	r1, r3, #1
 800f464:	8579      	strh	r1, [r7, #42]	; 0x2a
    code <<= 1;
 800f466:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f468:	f89d 101e 	ldrb.w	r1, [sp, #30]
    code <<= 1;
 800f46c:	b29b      	uxth	r3, r3
    if (!num) {
 800f46e:	2900      	cmp	r1, #0
 800f470:	f000 812f 	beq.w	800f6d2 <processMarkers+0xa22>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f474:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f476:	81bb      	strh	r3, [r7, #12]
      j = (uint8)(j + num);
 800f478:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f47a:	f887 2046 	strb.w	r2, [r7, #70]	; 0x46
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f47e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f480:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f482:	1e59      	subs	r1, r3, #1
 800f484:	85b9      	strh	r1, [r7, #44]	; 0x2c
    code <<= 1;
 800f486:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f488:	f89d 101f 	ldrb.w	r1, [sp, #31]
    code <<= 1;
 800f48c:	b29b      	uxth	r3, r3
    if (!num) {
 800f48e:	2900      	cmp	r1, #0
 800f490:	f000 8118 	beq.w	800f6c4 <processMarkers+0xa14>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f494:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f496:	81fb      	strh	r3, [r7, #14]
      j = (uint8)(j + num);
 800f498:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f49a:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f49e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f4a0:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4a2:	1e59      	subs	r1, r3, #1
 800f4a4:	85f9      	strh	r1, [r7, #46]	; 0x2e
    code <<= 1;
 800f4a6:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f4a8:	f89d 1020 	ldrb.w	r1, [sp, #32]
    code <<= 1;
 800f4ac:	b29b      	uxth	r3, r3
    if (!num) {
 800f4ae:	2900      	cmp	r1, #0
 800f4b0:	f000 8101 	beq.w	800f6b6 <processMarkers+0xa06>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4b4:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f4b6:	823b      	strh	r3, [r7, #16]
      j = (uint8)(j + num);
 800f4b8:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f4ba:	f887 2048 	strb.w	r2, [r7, #72]	; 0x48
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4be:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f4c0:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4c2:	1e59      	subs	r1, r3, #1
 800f4c4:	8639      	strh	r1, [r7, #48]	; 0x30
    code <<= 1;
 800f4c6:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f4c8:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    code <<= 1;
 800f4cc:	b29b      	uxth	r3, r3
    if (!num) {
 800f4ce:	2900      	cmp	r1, #0
 800f4d0:	f000 80ea 	beq.w	800f6a8 <processMarkers+0x9f8>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4d4:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f4d6:	827b      	strh	r3, [r7, #18]
      j = (uint8)(j + num);
 800f4d8:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f4da:	f887 2049 	strb.w	r2, [r7, #73]	; 0x49
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4de:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f4e0:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4e2:	1e59      	subs	r1, r3, #1
 800f4e4:	8679      	strh	r1, [r7, #50]	; 0x32
    code <<= 1;
 800f4e6:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f4e8:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    code <<= 1;
 800f4ec:	b29b      	uxth	r3, r3
    if (!num) {
 800f4ee:	2900      	cmp	r1, #0
 800f4f0:	f000 80d3 	beq.w	800f69a <processMarkers+0x9ea>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4f4:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f4f6:	82bb      	strh	r3, [r7, #20]
      j = (uint8)(j + num);
 800f4f8:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f4fa:	f887 204a 	strb.w	r2, [r7, #74]	; 0x4a
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f4fe:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f500:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f502:	1e59      	subs	r1, r3, #1
 800f504:	86b9      	strh	r1, [r7, #52]	; 0x34
    code <<= 1;
 800f506:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f508:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
    code <<= 1;
 800f50c:	b29b      	uxth	r3, r3
    if (!num) {
 800f50e:	2900      	cmp	r1, #0
 800f510:	f000 80bc 	beq.w	800f68c <processMarkers+0x9dc>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f514:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f516:	82fb      	strh	r3, [r7, #22]
      j = (uint8)(j + num);
 800f518:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f51a:	f887 204b 	strb.w	r2, [r7, #75]	; 0x4b
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f51e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f520:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f522:	1e59      	subs	r1, r3, #1
 800f524:	86f9      	strh	r1, [r7, #54]	; 0x36
    code <<= 1;
 800f526:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f528:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
    code <<= 1;
 800f52c:	b29b      	uxth	r3, r3
    if (!num) {
 800f52e:	2900      	cmp	r1, #0
 800f530:	f000 80a5 	beq.w	800f67e <processMarkers+0x9ce>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f534:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f536:	833b      	strh	r3, [r7, #24]
      j = (uint8)(j + num);
 800f538:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f53a:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f53e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f540:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f542:	1e59      	subs	r1, r3, #1
 800f544:	8739      	strh	r1, [r7, #56]	; 0x38
    code <<= 1;
 800f546:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f548:	f89d 1025 	ldrb.w	r1, [sp, #37]	; 0x25
    code <<= 1;
 800f54c:	b29b      	uxth	r3, r3
    if (!num) {
 800f54e:	2900      	cmp	r1, #0
 800f550:	f000 808e 	beq.w	800f670 <processMarkers+0x9c0>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f554:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f556:	837b      	strh	r3, [r7, #26]
      j = (uint8)(j + num);
 800f558:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f55a:	f887 204d 	strb.w	r2, [r7, #77]	; 0x4d
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f55e:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f560:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f562:	1e59      	subs	r1, r3, #1
 800f564:	8779      	strh	r1, [r7, #58]	; 0x3a
    code <<= 1;
 800f566:	005b      	lsls	r3, r3, #1
    uint8 num = pBits[i];
 800f568:	f89d 1026 	ldrb.w	r1, [sp, #38]	; 0x26
    code <<= 1;
 800f56c:	b29b      	uxth	r3, r3
    if (!num) {
 800f56e:	2900      	cmp	r1, #0
 800f570:	d077      	beq.n	800f662 <processMarkers+0x9b2>
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f572:	1858      	adds	r0, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f574:	83bb      	strh	r3, [r7, #28]
      j = (uint8)(j + num);
 800f576:	4411      	add	r1, r2
      pHuffTable->mValPtr[i] = j;
 800f578:	f887 204e 	strb.w	r2, [r7, #78]	; 0x4e
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f57c:	b283      	uxth	r3, r0
      j = (uint8)(j + num);
 800f57e:	b2ca      	uxtb	r2, r1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f580:	1e59      	subs	r1, r3, #1
 800f582:	87b9      	strh	r1, [r7, #60]	; 0x3c
    uint8 num = pBits[i];
 800f584:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    if (!num) {
 800f588:	2900      	cmp	r1, #0
 800f58a:	d161      	bne.n	800f650 <processMarkers+0x9a0>
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f58c:	f64f 73ff 	movw	r3, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f590:	83f9      	strh	r1, [r7, #30]
      pHuffTable->mValPtr[i] = 0;
 800f592:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f596:	87fb      	strh	r3, [r7, #62]	; 0x3e
  while (left) {
 800f598:	9b02      	ldr	r3, [sp, #8]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	f43f ac3b 	beq.w	800ee16 <processMarkers+0x166>
  if (gBitsLeft < numBits) {
 800f5a0:	f899 3000 	ldrb.w	r3, [r9]
 800f5a4:	f8bb 4000 	ldrh.w	r4, [fp]
 800f5a8:	2b07      	cmp	r3, #7
 800f5aa:	f63f adee 	bhi.w	800f18a <processMarkers+0x4da>
    gBitBuf <<= gBitsLeft;
 800f5ae:	fa04 f203 	lsl.w	r2, r4, r3
  if (!gInBufLeft) {
 800f5b2:	f89a 1000 	ldrb.w	r1, [sl]
    gBitBuf <<= gBitsLeft;
 800f5b6:	b292      	uxth	r2, r2
 800f5b8:	f8ab 2000 	strh.w	r2, [fp]
  if (!gInBufLeft) {
 800f5bc:	b9c1      	cbnz	r1, 800f5f0 <processMarkers+0x940>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f5be:	4b16      	ldr	r3, [pc, #88]	; (800f618 <processMarkers+0x968>)
  gInBufOfs = 4;
 800f5c0:	2604      	movs	r6, #4
 800f5c2:	4f16      	ldr	r7, [pc, #88]	; (800f61c <processMarkers+0x96c>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f5c4:	4652      	mov	r2, sl
 800f5c6:	681d      	ldr	r5, [r3, #0]
 800f5c8:	4b15      	ldr	r3, [pc, #84]	; (800f620 <processMarkers+0x970>)
  gInBufLeft = 0;
 800f5ca:	f88a 1000 	strb.w	r1, [sl]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f5ce:	21fc      	movs	r1, #252	; 0xfc
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	4814      	ldr	r0, [pc, #80]	; (800f624 <processMarkers+0x974>)
  gInBufOfs = 4;
 800f5d4:	703e      	strb	r6, [r7, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f5d6:	47a8      	blx	r5
  if (status) {
 800f5d8:	b108      	cbz	r0, 800f5de <processMarkers+0x92e>
    gCallbackStatus = status;
 800f5da:	4b13      	ldr	r3, [pc, #76]	; (800f628 <processMarkers+0x978>)
 800f5dc:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f5de:	f89a 1000 	ldrb.w	r1, [sl]
 800f5e2:	2900      	cmp	r1, #0
 800f5e4:	f000 80b7 	beq.w	800f756 <processMarkers+0xaa6>
 800f5e8:	f8bb 2000 	ldrh.w	r2, [fp]
 800f5ec:	f899 3000 	ldrb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f5f0:	4e0a      	ldr	r6, [pc, #40]	; (800f61c <processMarkers+0x96c>)
  gInBufLeft--;
 800f5f2:	3901      	subs	r1, #1
 800f5f4:	4f0d      	ldr	r7, [pc, #52]	; (800f62c <processMarkers+0x97c>)
  return gInBuf[gInBufOfs++];
 800f5f6:	7830      	ldrb	r0, [r6, #0]
  gInBufLeft--;
 800f5f8:	f88a 1000 	strb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 800f5fc:	1c45      	adds	r5, r0, #1
 800f5fe:	f817 8000 	ldrb.w	r8, [r7, r0]
 800f602:	7035      	strb	r5, [r6, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 800f604:	ea48 0802 	orr.w	r8, r8, r2
 800f608:	f1c3 0208 	rsb	r2, r3, #8
 800f60c:	fa08 f802 	lsl.w	r8, r8, r2
 800f610:	fa1f f888 	uxth.w	r8, r8
 800f614:	e5c1      	b.n	800f19a <processMarkers+0x4ea>
 800f616:	bf00      	nop
 800f618:	2000cf10 	.word	0x2000cf10
 800f61c:	2000cae1 	.word	0x2000cae1
 800f620:	2000cf0c 	.word	0x2000cf0c
 800f624:	2000c9e4 	.word	0x2000c9e4
 800f628:	2000c5d9 	.word	0x2000c5d9
 800f62c:	2000c9e0 	.word	0x2000c9e0
      gTemFlag = ~gTemFlag;
 800f630:	4856      	ldr	r0, [pc, #344]	; (800f78c <processMarkers+0xadc>)
 800f632:	f8bb 2000 	ldrh.w	r2, [fp]
 800f636:	7801      	ldrb	r1, [r0, #0]
 800f638:	f899 3000 	ldrb.w	r3, [r9]
 800f63c:	43c9      	mvns	r1, r1
 800f63e:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800f640:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800f642:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f644:	bf14      	ite	ne
 800f646:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800f64a:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800f64e:	e699      	b.n	800f384 <processMarkers+0x6d4>
    code <<= 1;
 800f650:	005b      	lsls	r3, r3, #1
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f652:	3901      	subs	r1, #1
      pHuffTable->mValPtr[i] = j;
 800f654:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
    code <<= 1;
 800f658:	b29b      	uxth	r3, r3
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f65a:	185a      	adds	r2, r3, r1
      pHuffTable->mMinCode[i] = code;
 800f65c:	83fb      	strh	r3, [r7, #30]
      pHuffTable->mMaxCode[i] = code + num - 1;
 800f65e:	87fa      	strh	r2, [r7, #62]	; 0x3e
 800f660:	e79a      	b.n	800f598 <processMarkers+0x8e8>
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f662:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f666:	83b9      	strh	r1, [r7, #28]
      pHuffTable->mValPtr[i] = 0;
 800f668:	f887 104e 	strb.w	r1, [r7, #78]	; 0x4e
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f66c:	87b8      	strh	r0, [r7, #60]	; 0x3c
 800f66e:	e789      	b.n	800f584 <processMarkers+0x8d4>
 800f670:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f674:	8379      	strh	r1, [r7, #26]
      pHuffTable->mValPtr[i] = 0;
 800f676:	f887 104d 	strb.w	r1, [r7, #77]	; 0x4d
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f67a:	8778      	strh	r0, [r7, #58]	; 0x3a
 800f67c:	e773      	b.n	800f566 <processMarkers+0x8b6>
 800f67e:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f682:	8339      	strh	r1, [r7, #24]
      pHuffTable->mValPtr[i] = 0;
 800f684:	f887 104c 	strb.w	r1, [r7, #76]	; 0x4c
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f688:	8738      	strh	r0, [r7, #56]	; 0x38
 800f68a:	e75c      	b.n	800f546 <processMarkers+0x896>
 800f68c:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f690:	82f9      	strh	r1, [r7, #22]
      pHuffTable->mValPtr[i] = 0;
 800f692:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f696:	86f8      	strh	r0, [r7, #54]	; 0x36
 800f698:	e745      	b.n	800f526 <processMarkers+0x876>
 800f69a:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f69e:	82b9      	strh	r1, [r7, #20]
      pHuffTable->mValPtr[i] = 0;
 800f6a0:	f887 104a 	strb.w	r1, [r7, #74]	; 0x4a
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6a4:	86b8      	strh	r0, [r7, #52]	; 0x34
 800f6a6:	e72e      	b.n	800f506 <processMarkers+0x856>
 800f6a8:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6ac:	8279      	strh	r1, [r7, #18]
      pHuffTable->mValPtr[i] = 0;
 800f6ae:	f887 1049 	strb.w	r1, [r7, #73]	; 0x49
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6b2:	8678      	strh	r0, [r7, #50]	; 0x32
 800f6b4:	e717      	b.n	800f4e6 <processMarkers+0x836>
 800f6b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6ba:	8239      	strh	r1, [r7, #16]
      pHuffTable->mValPtr[i] = 0;
 800f6bc:	f887 1048 	strb.w	r1, [r7, #72]	; 0x48
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6c0:	8638      	strh	r0, [r7, #48]	; 0x30
 800f6c2:	e700      	b.n	800f4c6 <processMarkers+0x816>
 800f6c4:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6c8:	81f9      	strh	r1, [r7, #14]
      pHuffTable->mValPtr[i] = 0;
 800f6ca:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6ce:	85f8      	strh	r0, [r7, #46]	; 0x2e
 800f6d0:	e6e9      	b.n	800f4a6 <processMarkers+0x7f6>
 800f6d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6d6:	81b9      	strh	r1, [r7, #12]
      pHuffTable->mValPtr[i] = 0;
 800f6d8:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6dc:	85b8      	strh	r0, [r7, #44]	; 0x2c
 800f6de:	e6d2      	b.n	800f486 <processMarkers+0x7d6>
 800f6e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6e4:	8179      	strh	r1, [r7, #10]
      pHuffTable->mValPtr[i] = 0;
 800f6e6:	f887 1045 	strb.w	r1, [r7, #69]	; 0x45
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6ea:	8578      	strh	r0, [r7, #42]	; 0x2a
 800f6ec:	e6bb      	b.n	800f466 <processMarkers+0x7b6>
 800f6ee:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f6f2:	8139      	strh	r1, [r7, #8]
      pHuffTable->mValPtr[i] = 0;
 800f6f4:	f887 1044 	strb.w	r1, [r7, #68]	; 0x44
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f6f8:	8538      	strh	r0, [r7, #40]	; 0x28
 800f6fa:	e6a4      	b.n	800f446 <processMarkers+0x796>
 800f6fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f700:	80f9      	strh	r1, [r7, #6]
      pHuffTable->mValPtr[i] = 0;
 800f702:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f706:	84f8      	strh	r0, [r7, #38]	; 0x26
 800f708:	e68d      	b.n	800f426 <processMarkers+0x776>
 800f70a:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f70e:	80b9      	strh	r1, [r7, #4]
      pHuffTable->mValPtr[i] = 0;
 800f710:	f887 1042 	strb.w	r1, [r7, #66]	; 0x42
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f714:	84b8      	strh	r0, [r7, #36]	; 0x24
 800f716:	e676      	b.n	800f406 <processMarkers+0x756>
 800f718:	f64f 70ff 	movw	r0, #65535	; 0xffff
      pHuffTable->mMinCode[i] = 0x0000;
 800f71c:	8079      	strh	r1, [r7, #2]
      pHuffTable->mValPtr[i] = 0;
 800f71e:	f887 1041 	strb.w	r1, [r7, #65]	; 0x41
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f722:	8478      	strh	r0, [r7, #34]	; 0x22
 800f724:	e65f      	b.n	800f3e6 <processMarkers+0x736>
 800f726:	f64f 71ff 	movw	r1, #65535	; 0xffff
      pHuffTable->mValPtr[i] = 0;
 800f72a:	4613      	mov	r3, r2
      pHuffTable->mMinCode[i] = 0x0000;
 800f72c:	803a      	strh	r2, [r7, #0]
      pHuffTable->mValPtr[i] = 0;
 800f72e:	f887 2040 	strb.w	r2, [r7, #64]	; 0x40
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800f732:	8439      	strh	r1, [r7, #32]
 800f734:	e649      	b.n	800f3ca <processMarkers+0x71a>
      gTemFlag = ~gTemFlag;
 800f736:	4815      	ldr	r0, [pc, #84]	; (800f78c <processMarkers+0xadc>)
 800f738:	f8bb 2000 	ldrh.w	r2, [fp]
 800f73c:	7801      	ldrb	r1, [r0, #0]
 800f73e:	f899 3000 	ldrb.w	r3, [r9]
 800f742:	43c9      	mvns	r1, r1
 800f744:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800f746:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800f748:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f74a:	bf0c      	ite	eq
 800f74c:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800f750:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800f754:	e4ec      	b.n	800f130 <processMarkers+0x480>
      gTemFlag = ~gTemFlag;
 800f756:	480d      	ldr	r0, [pc, #52]	; (800f78c <processMarkers+0xadc>)
 800f758:	f8bb 2000 	ldrh.w	r2, [fp]
 800f75c:	7801      	ldrb	r1, [r0, #0]
 800f75e:	f899 3000 	ldrb.w	r3, [r9]
 800f762:	43c9      	mvns	r1, r1
 800f764:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 800f766:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 800f768:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f76a:	bf0c      	ite	eq
 800f76c:	f04f 08d9 	moveq.w	r8, #217	; 0xd9
 800f770:	f04f 08ff 	movne.w	r8, #255	; 0xff
 800f774:	e746      	b.n	800f604 <processMarkers+0x954>
  return getBits(numBits, 0);
 800f776:	f7ff f935 	bl	800e9e4 <getBits.constprop.4>
  gRestartInterval = getBits1(16);
 800f77a:	4b05      	ldr	r3, [pc, #20]	; (800f790 <processMarkers+0xae0>)
 800f77c:	f8bb 8000 	ldrh.w	r8, [fp]
 800f780:	8018      	strh	r0, [r3, #0]
 800f782:	f899 3000 	ldrb.w	r3, [r9]
 800f786:	f7ff baa1 	b.w	800eccc <processMarkers+0x1c>
 800f78a:	bf00      	nop
 800f78c:	2000cf07 	.word	0x2000cf07
 800f790:	2000cf02 	.word	0x2000cf02

0800f794 <getBits>:
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800f794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (numBits > 8) {
 800f798:	2808      	cmp	r0, #8
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800f79a:	b085      	sub	sp, #20
  uint16 ret = gBitBuf;
 800f79c:	f8df 8314 	ldr.w	r8, [pc, #788]	; 800fab4 <getBits+0x320>
static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800f7a0:	4604      	mov	r4, r0
 800f7a2:	f8df a314 	ldr.w	sl, [pc, #788]	; 800fab8 <getBits+0x324>
 800f7a6:	9101      	str	r1, [sp, #4]
  uint16 ret = gBitBuf;
 800f7a8:	f8b8 5000 	ldrh.w	r5, [r8]
 800f7ac:	f89a 2000 	ldrb.w	r2, [sl]
  if (numBits > 8) {
 800f7b0:	d812      	bhi.n	800f7d8 <getBits+0x44>
 800f7b2:	4606      	mov	r6, r0
 800f7b4:	462b      	mov	r3, r5
  if (gBitsLeft < numBits) {
 800f7b6:	4296      	cmp	r6, r2
 800f7b8:	f200 808a 	bhi.w	800f8d0 <getBits+0x13c>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f7bc:	1b92      	subs	r2, r2, r6
    gBitBuf <<= numBits;
 800f7be:	fa03 f606 	lsl.w	r6, r3, r6
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800f7c2:	f88a 2000 	strb.w	r2, [sl]
    gBitBuf <<= numBits;
 800f7c6:	f8a8 6000 	strh.w	r6, [r8]
  return ret >> (16 - origBits);
 800f7ca:	f1c4 0010 	rsb	r0, r4, #16
 800f7ce:	4105      	asrs	r5, r0
 800f7d0:	b2a8      	uxth	r0, r5
}
 800f7d2:	b005      	add	sp, #20
 800f7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (!gInBufLeft) {
 800f7d8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800faac <getBits+0x318>
    numBits -= 8;
 800f7dc:	f1a0 0608 	sub.w	r6, r0, #8
    gBitBuf <<= gBitsLeft;
 800f7e0:	fa05 f302 	lsl.w	r3, r5, r2
  if (!gInBufLeft) {
 800f7e4:	f899 0000 	ldrb.w	r0, [r9]
    numBits -= 8;
 800f7e8:	b2f6      	uxtb	r6, r6
    gBitBuf <<= gBitsLeft;
 800f7ea:	f8a8 3000 	strh.w	r3, [r8]
  if (!gInBufLeft) {
 800f7ee:	2800      	cmp	r0, #0
 800f7f0:	f040 814a 	bne.w	800fa88 <getBits+0x2f4>
  gInBufOfs = 4;
 800f7f4:	4fa8      	ldr	r7, [pc, #672]	; (800fa98 <getBits+0x304>)
 800f7f6:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f7fa:	4ba8      	ldr	r3, [pc, #672]	; (800fa9c <getBits+0x308>)
 800f7fc:	464a      	mov	r2, r9
 800f7fe:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 800fabc <getBits+0x328>
 800f802:	21fc      	movs	r1, #252	; 0xfc
 800f804:	9302      	str	r3, [sp, #8]
  gInBufOfs = 4;
 800f806:	9700      	str	r7, [sp, #0]
  gInBufLeft = 0;
 800f808:	f889 0000 	strb.w	r0, [r9]
  gInBufOfs = 4;
 800f80c:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	48a3      	ldr	r0, [pc, #652]	; (800faa0 <getBits+0x30c>)
 800f814:	f8db 7000 	ldr.w	r7, [fp]
 800f818:	47b8      	blx	r7
  if (status) {
 800f81a:	b108      	cbz	r0, 800f820 <getBits+0x8c>
    gCallbackStatus = status;
 800f81c:	4ba1      	ldr	r3, [pc, #644]	; (800faa4 <getBits+0x310>)
 800f81e:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f820:	f899 0000 	ldrb.w	r0, [r9]
 800f824:	2800      	cmp	r0, #0
 800f826:	f000 80c9 	beq.w	800f9bc <getBits+0x228>
  return gInBuf[gInBufOfs++];
 800f82a:	9f00      	ldr	r7, [sp, #0]
  gInBufLeft--;
 800f82c:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800f82e:	499e      	ldr	r1, [pc, #632]	; (800faa8 <getBits+0x314>)
 800f830:	783b      	ldrb	r3, [r7, #0]
  gInBufLeft--;
 800f832:	b2c0      	uxtb	r0, r0
  return gInBuf[gInBufOfs++];
 800f834:	9103      	str	r1, [sp, #12]
 800f836:	1c5a      	adds	r2, r3, #1
 800f838:	5ccb      	ldrb	r3, [r1, r3]
  gInBufLeft--;
 800f83a:	f889 0000 	strb.w	r0, [r9]
  return gInBuf[gInBufOfs++];
 800f83e:	b2d2      	uxtb	r2, r2
  if ((FFCheck) && (c == 0xFF)) {
 800f840:	2bff      	cmp	r3, #255	; 0xff
 800f842:	b299      	uxth	r1, r3
  return gInBuf[gInBufOfs++];
 800f844:	703a      	strb	r2, [r7, #0]
  if ((FFCheck) && (c == 0xFF)) {
 800f846:	d12f      	bne.n	800f8a8 <getBits+0x114>
 800f848:	9b01      	ldr	r3, [sp, #4]
 800f84a:	07db      	lsls	r3, r3, #31
 800f84c:	d52c      	bpl.n	800f8a8 <getBits+0x114>
  if (!gInBufLeft) {
 800f84e:	b9d8      	cbnz	r0, 800f888 <getBits+0xf4>
 800f850:	4b92      	ldr	r3, [pc, #584]	; (800fa9c <getBits+0x308>)
 800f852:	f8df b268 	ldr.w	fp, [pc, #616]	; 800fabc <getBits+0x328>
 800f856:	9302      	str	r3, [sp, #8]
  gInBufLeft = 0;
 800f858:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800f85a:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f85e:	f8db b000 	ldr.w	fp, [fp]
 800f862:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800f864:	f889 2000 	strb.w	r2, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	4a90      	ldr	r2, [pc, #576]	; (800faac <getBits+0x318>)
 800f86c:	488c      	ldr	r0, [pc, #560]	; (800faa0 <getBits+0x30c>)
  gInBufOfs = 4;
 800f86e:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f872:	47d8      	blx	fp
  if (status) {
 800f874:	b108      	cbz	r0, 800f87a <getBits+0xe6>
    gCallbackStatus = status;
 800f876:	4b8b      	ldr	r3, [pc, #556]	; (800faa4 <getBits+0x310>)
 800f878:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f87a:	f899 0000 	ldrb.w	r0, [r9]
 800f87e:	2800      	cmp	r0, #0
 800f880:	f000 80c6 	beq.w	800fa10 <getBits+0x27c>
 800f884:	9b00      	ldr	r3, [sp, #0]
 800f886:	781a      	ldrb	r2, [r3, #0]
  gInBufLeft--;
 800f888:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800f88a:	9b03      	ldr	r3, [sp, #12]
 800f88c:	f102 0c01 	add.w	ip, r2, #1
 800f890:	5c99      	ldrb	r1, [r3, r2]
  gInBufLeft--;
 800f892:	b2c3      	uxtb	r3, r0
  return gInBuf[gInBufOfs++];
 800f894:	fa5f f28c 	uxtb.w	r2, ip
 800f898:	9800      	ldr	r0, [sp, #0]
  gInBufLeft--;
 800f89a:	f889 3000 	strb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800f89e:	7002      	strb	r2, [r0, #0]
    if (n) {
 800f8a0:	2900      	cmp	r1, #0
 800f8a2:	f040 80c2 	bne.w	800fa2a <getBits+0x296>
 800f8a6:	21ff      	movs	r1, #255	; 0xff
    gBitBuf <<= (8 - gBitsLeft);
 800f8a8:	f89a 2000 	ldrb.w	r2, [sl]
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800f8ac:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
    gBitBuf |= getOctet(FFCheck);
 800f8b0:	f8b8 3000 	ldrh.w	r3, [r8]
    gBitBuf <<= (8 - gBitsLeft);
 800f8b4:	f1c2 0008 	rsb	r0, r2, #8
  if (gBitsLeft < numBits) {
 800f8b8:	4296      	cmp	r6, r2
    gBitBuf <<= (8 - gBitsLeft);
 800f8ba:	ea43 0301 	orr.w	r3, r3, r1
 800f8be:	fa03 f300 	lsl.w	r3, r3, r0
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800f8c2:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800f8c6:	b29b      	uxth	r3, r3
 800f8c8:	ea45 0500 	orr.w	r5, r5, r0
  if (gBitsLeft < numBits) {
 800f8cc:	f67f af76 	bls.w	800f7bc <getBits+0x28>
  if (!gInBufLeft) {
 800f8d0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 800faac <getBits+0x318>
    gBitBuf <<= gBitsLeft;
 800f8d4:	4093      	lsls	r3, r2
  if (!gInBufLeft) {
 800f8d6:	f899 0000 	ldrb.w	r0, [r9]
    gBitBuf <<= gBitsLeft;
 800f8da:	f8a8 3000 	strh.w	r3, [r8]
  if (!gInBufLeft) {
 800f8de:	2800      	cmp	r0, #0
 800f8e0:	f040 80d5 	bne.w	800fa8e <getBits+0x2fa>
  gInBufOfs = 4;
 800f8e4:	4f6c      	ldr	r7, [pc, #432]	; (800fa98 <getBits+0x304>)
 800f8e6:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f8ea:	4b6c      	ldr	r3, [pc, #432]	; (800fa9c <getBits+0x308>)
 800f8ec:	464a      	mov	r2, r9
 800f8ee:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 800fabc <getBits+0x328>
 800f8f2:	21fc      	movs	r1, #252	; 0xfc
 800f8f4:	9302      	str	r3, [sp, #8]
  gInBufOfs = 4;
 800f8f6:	9700      	str	r7, [sp, #0]
  gInBufLeft = 0;
 800f8f8:	f889 0000 	strb.w	r0, [r9]
  gInBufOfs = 4;
 800f8fc:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	4867      	ldr	r0, [pc, #412]	; (800faa0 <getBits+0x30c>)
 800f904:	f8db 7000 	ldr.w	r7, [fp]
 800f908:	47b8      	blx	r7
  if (status) {
 800f90a:	b108      	cbz	r0, 800f910 <getBits+0x17c>
    gCallbackStatus = status;
 800f90c:	4b65      	ldr	r3, [pc, #404]	; (800faa4 <getBits+0x310>)
 800f90e:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f910:	f899 0000 	ldrb.w	r0, [r9]
 800f914:	2800      	cmp	r0, #0
 800f916:	d059      	beq.n	800f9cc <getBits+0x238>
  return gInBuf[gInBufOfs++];
 800f918:	9f00      	ldr	r7, [sp, #0]
  gInBufLeft--;
 800f91a:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800f91c:	4a62      	ldr	r2, [pc, #392]	; (800faa8 <getBits+0x314>)
 800f91e:	783b      	ldrb	r3, [r7, #0]
  gInBufLeft--;
 800f920:	b2c0      	uxtb	r0, r0
  return gInBuf[gInBufOfs++];
 800f922:	9203      	str	r2, [sp, #12]
 800f924:	1c59      	adds	r1, r3, #1
 800f926:	5cd3      	ldrb	r3, [r2, r3]
  gInBufLeft--;
 800f928:	f889 0000 	strb.w	r0, [r9]
  return gInBuf[gInBufOfs++];
 800f92c:	b2c9      	uxtb	r1, r1
  if ((FFCheck) && (c == 0xFF)) {
 800f92e:	2bff      	cmp	r3, #255	; 0xff
 800f930:	fa1f fc83 	uxth.w	ip, r3
  return gInBuf[gInBufOfs++];
 800f934:	7039      	strb	r1, [r7, #0]
  if ((FFCheck) && (c == 0xFF)) {
 800f936:	d152      	bne.n	800f9de <getBits+0x24a>
 800f938:	9b01      	ldr	r3, [sp, #4]
 800f93a:	07db      	lsls	r3, r3, #31
 800f93c:	d54f      	bpl.n	800f9de <getBits+0x24a>
  if (!gInBufLeft) {
 800f93e:	2800      	cmp	r0, #0
 800f940:	f040 808e 	bne.w	800fa60 <getBits+0x2cc>
 800f944:	4b55      	ldr	r3, [pc, #340]	; (800fa9c <getBits+0x308>)
 800f946:	f8df b174 	ldr.w	fp, [pc, #372]	; 800fabc <getBits+0x328>
 800f94a:	9302      	str	r3, [sp, #8]
  gInBufLeft = 0;
 800f94c:	2200      	movs	r2, #0
  gInBufOfs = 4;
 800f94e:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f952:	f8db b000 	ldr.w	fp, [fp]
 800f956:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 800f958:	f889 2000 	strb.w	r2, [r9]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	4a53      	ldr	r2, [pc, #332]	; (800faac <getBits+0x318>)
 800f960:	484f      	ldr	r0, [pc, #316]	; (800faa0 <getBits+0x30c>)
  gInBufOfs = 4;
 800f962:	f887 c000 	strb.w	ip, [r7]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800f966:	47d8      	blx	fp
  if (status) {
 800f968:	b108      	cbz	r0, 800f96e <getBits+0x1da>
    gCallbackStatus = status;
 800f96a:	4b4e      	ldr	r3, [pc, #312]	; (800faa4 <getBits+0x310>)
 800f96c:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 800f96e:	f899 0000 	ldrb.w	r0, [r9]
 800f972:	2800      	cmp	r0, #0
 800f974:	d172      	bne.n	800fa5c <getBits+0x2c8>
      gTemFlag = ~gTemFlag;
 800f976:	f8df c138 	ldr.w	ip, [pc, #312]	; 800fab0 <getBits+0x31c>
 800f97a:	9b00      	ldr	r3, [sp, #0]
 800f97c:	781a      	ldrb	r2, [r3, #0]
 800f97e:	f89c 3000 	ldrb.w	r3, [ip]
 800f982:	43d9      	mvns	r1, r3
 800f984:	b2cb      	uxtb	r3, r1
 800f986:	f88c 3000 	strb.w	r3, [ip]
      return gTemFlag ? 0xFF : 0xD9;
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	f000 8082 	beq.w	800fa94 <getBits+0x300>
 800f990:	4603      	mov	r3, r0
 800f992:	21ff      	movs	r1, #255	; 0xff
  gInBufOfs--;
 800f994:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 800f998:	3a02      	subs	r2, #2
  gInBufLeft++;
 800f99a:	1c98      	adds	r0, r3, #2
  gInBuf[gInBufOfs] = i;
 800f99c:	f04f 0eff 	mov.w	lr, #255	; 0xff
  gInBufOfs--;
 800f9a0:	b2d3      	uxtb	r3, r2
  gInBuf[gInBufOfs] = i;
 800f9a2:	9a03      	ldr	r2, [sp, #12]
 800f9a4:	fa5f fc8c 	uxtb.w	ip, ip
  gInBufLeft++;
 800f9a8:	f889 0000 	strb.w	r0, [r9]
  gInBuf[gInBufOfs] = i;
 800f9ac:	f802 100c 	strb.w	r1, [r2, ip]
  gInBufLeft++;
 800f9b0:	46f4      	mov	ip, lr
  gInBufOfs--;
 800f9b2:	9900      	ldr	r1, [sp, #0]
  gInBuf[gInBufOfs] = i;
 800f9b4:	f802 e003 	strb.w	lr, [r2, r3]
  gInBufOfs--;
 800f9b8:	700b      	strb	r3, [r1, #0]
 800f9ba:	e010      	b.n	800f9de <getBits+0x24a>
      gTemFlag = ~gTemFlag;
 800f9bc:	4a3c      	ldr	r2, [pc, #240]	; (800fab0 <getBits+0x31c>)
 800f9be:	7813      	ldrb	r3, [r2, #0]
 800f9c0:	43db      	mvns	r3, r3
 800f9c2:	b2db      	uxtb	r3, r3
 800f9c4:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f9c6:	b9d3      	cbnz	r3, 800f9fe <getBits+0x26a>
 800f9c8:	21d9      	movs	r1, #217	; 0xd9
 800f9ca:	e76d      	b.n	800f8a8 <getBits+0x114>
      gTemFlag = ~gTemFlag;
 800f9cc:	4a38      	ldr	r2, [pc, #224]	; (800fab0 <getBits+0x31c>)
 800f9ce:	7813      	ldrb	r3, [r2, #0]
 800f9d0:	43db      	mvns	r3, r3
 800f9d2:	b2db      	uxtb	r3, r3
 800f9d4:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d13b      	bne.n	800fa52 <getBits+0x2be>
 800f9da:	f04f 0cd9 	mov.w	ip, #217	; 0xd9
    gBitBuf <<= (numBits - gBitsLeft);
 800f9de:	f89a 3000 	ldrb.w	r3, [sl]
    gBitBuf |= getOctet(FFCheck);
 800f9e2:	f8b8 2000 	ldrh.w	r2, [r8]
    gBitBuf <<= (numBits - gBitsLeft);
 800f9e6:	1af1      	subs	r1, r6, r3
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800f9e8:	3308      	adds	r3, #8
    gBitBuf <<= (numBits - gBitsLeft);
 800f9ea:	ea4c 0202 	orr.w	r2, ip, r2
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800f9ee:	1b9e      	subs	r6, r3, r6
    gBitBuf <<= (numBits - gBitsLeft);
 800f9f0:	fa02 f301 	lsl.w	r3, r2, r1
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800f9f4:	f88a 6000 	strb.w	r6, [sl]
    gBitBuf <<= (numBits - gBitsLeft);
 800f9f8:	f8a8 3000 	strh.w	r3, [r8]
 800f9fc:	e6e5      	b.n	800f7ca <getBits+0x36>
  if ((FFCheck) && (c == 0xFF)) {
 800f9fe:	9b01      	ldr	r3, [sp, #4]
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	f43f af50 	beq.w	800f8a6 <getBits+0x112>
 800fa06:	4b28      	ldr	r3, [pc, #160]	; (800faa8 <getBits+0x314>)
 800fa08:	9f00      	ldr	r7, [sp, #0]
 800fa0a:	9303      	str	r3, [sp, #12]
 800fa0c:	9b02      	ldr	r3, [sp, #8]
 800fa0e:	e723      	b.n	800f858 <getBits+0xc4>
      gTemFlag = ~gTemFlag;
 800fa10:	f8df c09c 	ldr.w	ip, [pc, #156]	; 800fab0 <getBits+0x31c>
 800fa14:	9b00      	ldr	r3, [sp, #0]
 800fa16:	781a      	ldrb	r2, [r3, #0]
 800fa18:	f89c 3000 	ldrb.w	r3, [ip]
 800fa1c:	43d9      	mvns	r1, r3
 800fa1e:	b2cb      	uxtb	r3, r1
 800fa20:	f88c 3000 	strb.w	r3, [ip]
      return gTemFlag ? 0xFF : 0xD9;
 800fa24:	b373      	cbz	r3, 800fa84 <getBits+0x2f0>
 800fa26:	4603      	mov	r3, r0
 800fa28:	21ff      	movs	r1, #255	; 0xff
  gInBufLeft++;
 800fa2a:	1c98      	adds	r0, r3, #2
  gInBufOfs--;
 800fa2c:	f102 3eff 	add.w	lr, r2, #4294967295	; 0xffffffff
 800fa30:	3a02      	subs	r2, #2
  gInBuf[gInBufOfs] = i;
 800fa32:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800fa36:	fa5f fe8e 	uxtb.w	lr, lr
  gInBufLeft++;
 800fa3a:	f889 0000 	strb.w	r0, [r9]
  gInBufOfs--;
 800fa3e:	b2d3      	uxtb	r3, r2
 800fa40:	9800      	ldr	r0, [sp, #0]
  gInBuf[gInBufOfs] = i;
 800fa42:	9a03      	ldr	r2, [sp, #12]
  gInBufOfs--;
 800fa44:	7003      	strb	r3, [r0, #0]
  gInBuf[gInBufOfs] = i;
 800fa46:	f802 100e 	strb.w	r1, [r2, lr]
  gInBufLeft++;
 800fa4a:	4661      	mov	r1, ip
  gInBuf[gInBufOfs] = i;
 800fa4c:	f802 c003 	strb.w	ip, [r2, r3]
 800fa50:	e72a      	b.n	800f8a8 <getBits+0x114>
  if ((FFCheck) && (c == 0xFF)) {
 800fa52:	9b01      	ldr	r3, [sp, #4]
 800fa54:	b98b      	cbnz	r3, 800fa7a <getBits+0x2e6>
    if (n) {
 800fa56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800fa5a:	e7c0      	b.n	800f9de <getBits+0x24a>
 800fa5c:	9b00      	ldr	r3, [sp, #0]
 800fa5e:	7819      	ldrb	r1, [r3, #0]
  gInBufLeft--;
 800fa60:	3801      	subs	r0, #1
  return gInBuf[gInBufOfs++];
 800fa62:	1c4a      	adds	r2, r1, #1
 800fa64:	9b03      	ldr	r3, [sp, #12]
 800fa66:	b2d2      	uxtb	r2, r2
 800fa68:	5c59      	ldrb	r1, [r3, r1]
  gInBufLeft--;
 800fa6a:	b2c3      	uxtb	r3, r0
  return gInBuf[gInBufOfs++];
 800fa6c:	9800      	ldr	r0, [sp, #0]
  gInBufLeft--;
 800fa6e:	f889 3000 	strb.w	r3, [r9]
  return gInBuf[gInBufOfs++];
 800fa72:	7002      	strb	r2, [r0, #0]
    if (n) {
 800fa74:	2900      	cmp	r1, #0
 800fa76:	d0ee      	beq.n	800fa56 <getBits+0x2c2>
 800fa78:	e78c      	b.n	800f994 <getBits+0x200>
 800fa7a:	4b0b      	ldr	r3, [pc, #44]	; (800faa8 <getBits+0x314>)
 800fa7c:	9f00      	ldr	r7, [sp, #0]
 800fa7e:	9303      	str	r3, [sp, #12]
 800fa80:	9b02      	ldr	r3, [sp, #8]
 800fa82:	e763      	b.n	800f94c <getBits+0x1b8>
      return gTemFlag ? 0xFF : 0xD9;
 800fa84:	21d9      	movs	r1, #217	; 0xd9
 800fa86:	e7d0      	b.n	800fa2a <getBits+0x296>
 800fa88:	4b03      	ldr	r3, [pc, #12]	; (800fa98 <getBits+0x304>)
 800fa8a:	9300      	str	r3, [sp, #0]
 800fa8c:	e6cd      	b.n	800f82a <getBits+0x96>
 800fa8e:	4b02      	ldr	r3, [pc, #8]	; (800fa98 <getBits+0x304>)
 800fa90:	9300      	str	r3, [sp, #0]
 800fa92:	e741      	b.n	800f918 <getBits+0x184>
 800fa94:	21d9      	movs	r1, #217	; 0xd9
 800fa96:	e77d      	b.n	800f994 <getBits+0x200>
 800fa98:	2000cae1 	.word	0x2000cae1
 800fa9c:	2000cf0c 	.word	0x2000cf0c
 800faa0:	2000c9e4 	.word	0x2000c9e4
 800faa4:	2000c5d9 	.word	0x2000c5d9
 800faa8:	2000c9e0 	.word	0x2000c9e0
 800faac:	2000cae0 	.word	0x2000cae0
 800fab0:	2000cf07 	.word	0x2000cf07
 800fab4:	2000c5d6 	.word	0x2000c5d6
 800fab8:	2000c5d8 	.word	0x2000c5d8
 800fabc:	2000cf10 	.word	0x2000cf10

0800fac0 <pjpeg_decode_mcu>:
}

unsigned char pjpeg_decode_mcu(void) {
  uint8 status;

  if (gCallbackStatus)
 800fac0:	4bb1      	ldr	r3, [pc, #708]	; (800fd88 <pjpeg_decode_mcu+0x2c8>)
 800fac2:	7818      	ldrb	r0, [r3, #0]
 800fac4:	b920      	cbnz	r0, 800fad0 <pjpeg_decode_mcu+0x10>
    return gCallbackStatus;

  if (!gNumMCUSRemaining)
 800fac6:	4bb1      	ldr	r3, [pc, #708]	; (800fd8c <pjpeg_decode_mcu+0x2cc>)
 800fac8:	881b      	ldrh	r3, [r3, #0]
 800faca:	b913      	cbnz	r3, 800fad2 <pjpeg_decode_mcu+0x12>
    return PJPG_NO_MORE_BLOCKS;
 800facc:	2001      	movs	r0, #1
 800face:	4770      	bx	lr
    return gCallbackStatus ? gCallbackStatus : status;

  gNumMCUSRemaining--;

  return 0;
}
 800fad0:	4770      	bx	lr
  if (gRestartInterval) {
 800fad2:	4aaf      	ldr	r2, [pc, #700]	; (800fd90 <pjpeg_decode_mcu+0x2d0>)
 800fad4:	8812      	ldrh	r2, [r2, #0]
unsigned char pjpeg_decode_mcu(void) {
 800fad6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fada:	b085      	sub	sp, #20
  if (gRestartInterval) {
 800fadc:	2a00      	cmp	r2, #0
 800fade:	f000 851c 	beq.w	801051a <pjpeg_decode_mcu+0xa5a>
    if (gRestartsLeft == 0) {
 800fae2:	4bac      	ldr	r3, [pc, #688]	; (800fd94 <pjpeg_decode_mcu+0x2d4>)
 800fae4:	881b      	ldrh	r3, [r3, #0]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	f001 8141 	beq.w	8010d6e <pjpeg_decode_mcu+0x12ae>
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 800faec:	4aaa      	ldr	r2, [pc, #680]	; (800fd98 <pjpeg_decode_mcu+0x2d8>)
    gRestartsLeft--;
 800faee:	3b01      	subs	r3, #1
 800faf0:	49a8      	ldr	r1, [pc, #672]	; (800fd94 <pjpeg_decode_mcu+0x2d4>)
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 800faf2:	9203      	str	r2, [sp, #12]
 800faf4:	7812      	ldrb	r2, [r2, #0]
    gRestartsLeft--;
 800faf6:	800b      	strh	r3, [r1, #0]
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 800faf8:	2a00      	cmp	r2, #0
 800fafa:	f000 84db 	beq.w	80104b4 <pjpeg_decode_mcu+0x9f4>
  if (!gInBufLeft) {
 800fafe:	2300      	movs	r3, #0
 800fb00:	9301      	str	r3, [sp, #4]
 800fb02:	9a01      	ldr	r2, [sp, #4]
 800fb04:	4ba5      	ldr	r3, [pc, #660]	; (800fd9c <pjpeg_decode_mcu+0x2dc>)
 800fb06:	9302      	str	r3, [sp, #8]
    uint8 compQuant = gCompQuant[componentID];
 800fb08:	4ba5      	ldr	r3, [pc, #660]	; (800fda0 <pjpeg_decode_mcu+0x2e0>)
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800fb0a:	48a6      	ldr	r0, [pc, #664]	; (800fda4 <pjpeg_decode_mcu+0x2e4>)
    uint8 compQuant = gCompQuant[componentID];
 800fb0c:	5c9c      	ldrb	r4, [r3, r2]
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800fb0e:	4ba6      	ldr	r3, [pc, #664]	; (800fda8 <pjpeg_decode_mcu+0x2e8>)
 800fb10:	4aa6      	ldr	r2, [pc, #664]	; (800fdac <pjpeg_decode_mcu+0x2ec>)
 800fb12:	5d1e      	ldrb	r6, [r3, r4]
    uint8 compDCTab = gCompDCTab[componentID];
 800fb14:	4ba6      	ldr	r3, [pc, #664]	; (800fdb0 <pjpeg_decode_mcu+0x2f0>)
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800fb16:	2e00      	cmp	r6, #0
 800fb18:	bf18      	it	ne
 800fb1a:	4602      	movne	r2, r0
    uint8 s = huffDecode(compDCTab ? &gHuffTab1 : &gHuffTab0,
 800fb1c:	49a5      	ldr	r1, [pc, #660]	; (800fdb4 <pjpeg_decode_mcu+0x2f4>)
    uint8 compDCTab = gCompDCTab[componentID];
 800fb1e:	5d1b      	ldrb	r3, [r3, r4]
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800fb20:	4616      	mov	r6, r2
    uint8 s = huffDecode(compDCTab ? &gHuffTab1 : &gHuffTab0,
 800fb22:	4aa5      	ldr	r2, [pc, #660]	; (800fdb8 <pjpeg_decode_mcu+0x2f8>)
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	4ba5      	ldr	r3, [pc, #660]	; (800fdbc <pjpeg_decode_mcu+0x2fc>)
 800fb28:	48a5      	ldr	r0, [pc, #660]	; (800fdc0 <pjpeg_decode_mcu+0x300>)
 800fb2a:	bf04      	itt	eq
 800fb2c:	4611      	moveq	r1, r2
 800fb2e:	4618      	moveq	r0, r3
 800fb30:	f7fe fc54 	bl	800e3dc <huffDecode>
 800fb34:	4605      	mov	r5, r0
    if (numExtraBits)
 800fb36:	f010 000f 	ands.w	r0, r0, #15
 800fb3a:	f040 84da 	bne.w	80104f2 <pjpeg_decode_mcu+0xa32>
 800fb3e:	3d01      	subs	r5, #1
 800fb40:	b2ed      	uxtb	r5, r5
 800fb42:	2d0e      	cmp	r5, #14
 800fb44:	f200 83f5 	bhi.w	8010332 <pjpeg_decode_mcu+0x872>
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800fb48:	4b9e      	ldr	r3, [pc, #632]	; (800fdc4 <pjpeg_decode_mcu+0x304>)
 800fb4a:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800fb4e:	4283      	cmp	r3, r0
 800fb50:	f240 83ef 	bls.w	8010332 <pjpeg_decode_mcu+0x872>
 800fb54:	4b9c      	ldr	r3, [pc, #624]	; (800fdc8 <pjpeg_decode_mcu+0x308>)
 800fb56:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800fb5a:	4403      	add	r3, r0
 800fb5c:	b21b      	sxth	r3, r3
    dc = dc + gLastDC[componentID];
 800fb5e:	9d02      	ldr	r5, [sp, #8]
    gCoeffBuf[0] = dc * pQ[0];
 800fb60:	8832      	ldrh	r2, [r6, #0]
    dc = dc + gLastDC[componentID];
 800fb62:	f835 0014 	ldrh.w	r0, [r5, r4, lsl #1]
    if (gReduce) {
 800fb66:	4999      	ldr	r1, [pc, #612]	; (800fdcc <pjpeg_decode_mcu+0x30c>)
    dc = dc + gLastDC[componentID];
 800fb68:	fa10 f383 	uxtah	r3, r0, r3
    compACTab = gCompACTab[componentID];
 800fb6c:	4898      	ldr	r0, [pc, #608]	; (800fdd0 <pjpeg_decode_mcu+0x310>)
    if (gReduce) {
 800fb6e:	7809      	ldrb	r1, [r1, #0]
    dc = dc + gLastDC[componentID];
 800fb70:	b29b      	uxth	r3, r3
    compACTab = gCompACTab[componentID];
 800fb72:	5d00      	ldrb	r0, [r0, r4]
    gCoeffBuf[0] = dc * pQ[0];
 800fb74:	fb12 f203 	smulbb	r2, r2, r3
    gLastDC[componentID] = dc;
 800fb78:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    gCoeffBuf[0] = dc * pQ[0];
 800fb7c:	4b95      	ldr	r3, [pc, #596]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fb7e:	801a      	strh	r2, [r3, #0]
    if (gReduce) {
 800fb80:	2900      	cmp	r1, #0
 800fb82:	d038      	beq.n	800fbf6 <pjpeg_decode_mcu+0x136>
 800fb84:	2800      	cmp	r0, #0
 800fb86:	4b94      	ldr	r3, [pc, #592]	; (800fdd8 <pjpeg_decode_mcu+0x318>)
 800fb88:	4a94      	ldr	r2, [pc, #592]	; (800fddc <pjpeg_decode_mcu+0x31c>)
      for (k = 1; k < 64; k++) {
 800fb8a:	f04f 0401 	mov.w	r4, #1
 800fb8e:	bf18      	it	ne
 800fb90:	461f      	movne	r7, r3
 800fb92:	4b93      	ldr	r3, [pc, #588]	; (800fde0 <pjpeg_decode_mcu+0x320>)
 800fb94:	bf08      	it	eq
 800fb96:	4617      	moveq	r7, r2
 800fb98:	4a92      	ldr	r2, [pc, #584]	; (800fde4 <pjpeg_decode_mcu+0x324>)
 800fb9a:	bf14      	ite	ne
 800fb9c:	461e      	movne	r6, r3
 800fb9e:	4616      	moveq	r6, r2
 800fba0:	e00a      	b.n	800fbb8 <pjpeg_decode_mcu+0xf8>
          if (r == 15) {
 800fba2:	2b0f      	cmp	r3, #15
 800fba4:	f040 83c7 	bne.w	8010336 <pjpeg_decode_mcu+0x876>
            if ((k + 16) > 64)
 800fba8:	2c30      	cmp	r4, #48	; 0x30
            k += (16 - 1);
 800fbaa:	b2d4      	uxtb	r4, r2
            if ((k + 16) > 64)
 800fbac:	d81a      	bhi.n	800fbe4 <pjpeg_decode_mcu+0x124>
      for (k = 1; k < 64; k++) {
 800fbae:	3401      	adds	r4, #1
 800fbb0:	b2e4      	uxtb	r4, r4
 800fbb2:	2c3f      	cmp	r4, #63	; 0x3f
 800fbb4:	f200 83bf 	bhi.w	8010336 <pjpeg_decode_mcu+0x876>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800fbb8:	4639      	mov	r1, r7
 800fbba:	4630      	mov	r0, r6
 800fbbc:	f7fe fc0e 	bl	800e3dc <huffDecode>
 800fbc0:	4605      	mov	r5, r0
          if (r == 15) {
 800fbc2:	f3c0 1307 	ubfx	r3, r0, #4, #8
        if (numExtraBits)
 800fbc6:	f010 000f 	ands.w	r0, r0, #15
            k += (16 - 1);
 800fbca:	f104 020f 	add.w	r2, r4, #15
        if (numExtraBits)
 800fbce:	d0e8      	beq.n	800fba2 <pjpeg_decode_mcu+0xe2>
        r = s >> 4;
 800fbd0:	f3c5 1507 	ubfx	r5, r5, #4, #8
  return getBits(numBits, 1);
 800fbd4:	f7fe fd86 	bl	800e6e4 <getBits.constprop.6>
            if ((k + r) > 63)
 800fbd8:	1963      	adds	r3, r4, r5
          if (r) {
 800fbda:	2d00      	cmp	r5, #0
 800fbdc:	d0e7      	beq.n	800fbae <pjpeg_decode_mcu+0xee>
            if ((k + r) > 63)
 800fbde:	2b3f      	cmp	r3, #63	; 0x3f
            k = (uint8)(k + r);
 800fbe0:	b2dc      	uxtb	r4, r3
            if ((k + r) > 63)
 800fbe2:	dde4      	ble.n	800fbae <pjpeg_decode_mcu+0xee>
  int16 *pSrc = gCoeffBuf;
 800fbe4:	201c      	movs	r0, #28
    return gCallbackStatus ? gCallbackStatus : status;
 800fbe6:	4b68      	ldr	r3, [pc, #416]	; (800fd88 <pjpeg_decode_mcu+0x2c8>)
 800fbe8:	781b      	ldrb	r3, [r3, #0]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	bf18      	it	ne
 800fbee:	4618      	movne	r0, r3
}
 800fbf0:	b005      	add	sp, #20
 800fbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	4b77      	ldr	r3, [pc, #476]	; (800fdd8 <pjpeg_decode_mcu+0x318>)
 800fbfa:	4a78      	ldr	r2, [pc, #480]	; (800fddc <pjpeg_decode_mcu+0x31c>)
      for (k = 1; k < 64; k++) {
 800fbfc:	f04f 0401 	mov.w	r4, #1
 800fc00:	bf18      	it	ne
 800fc02:	4698      	movne	r8, r3
 800fc04:	4b76      	ldr	r3, [pc, #472]	; (800fde0 <pjpeg_decode_mcu+0x320>)
 800fc06:	bf08      	it	eq
 800fc08:	4690      	moveq	r8, r2
 800fc0a:	4a76      	ldr	r2, [pc, #472]	; (800fde4 <pjpeg_decode_mcu+0x324>)
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800fc0c:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 800fdc4 <pjpeg_decode_mcu+0x304>
 800fc10:	bf14      	ite	ne
 800fc12:	461f      	movne	r7, r3
 800fc14:	4617      	moveq	r7, r2
 800fc16:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 800fdc8 <pjpeg_decode_mcu+0x308>
 800fc1a:	9600      	str	r6, [sp, #0]
 800fc1c:	e084      	b.n	800fd28 <pjpeg_decode_mcu+0x268>
          if (r == 15) {
 800fc1e:	f3c0 1b07 	ubfx	fp, r0, #4, #8
 800fc22:	f1bb 0f0f 	cmp.w	fp, #15
 800fc26:	f040 847f 	bne.w	8010528 <pjpeg_decode_mcu+0xa68>
            if ((k + 16) > 64)
 800fc2a:	2c30      	cmp	r4, #48	; 0x30
 800fc2c:	d8da      	bhi.n	800fbe4 <pjpeg_decode_mcu+0x124>
              gCoeffBuf[ZAG[k++]] = 0;
 800fc2e:	496e      	ldr	r1, [pc, #440]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fc30:	1c62      	adds	r2, r4, #1
 800fc32:	4e68      	ldr	r6, [pc, #416]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fc34:	1ca3      	adds	r3, r4, #2
 800fc36:	5709      	ldrsb	r1, [r1, r4]
 800fc38:	b2d2      	uxtb	r2, r2
 800fc3a:	f104 0e03 	add.w	lr, r4, #3
 800fc3e:	f104 0c04 	add.w	ip, r4, #4
 800fc42:	f826 5011 	strh.w	r5, [r6, r1, lsl #1]
 800fc46:	1d60      	adds	r0, r4, #5
 800fc48:	4967      	ldr	r1, [pc, #412]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fc4a:	b2db      	uxtb	r3, r3
 800fc4c:	fa5f fe8e 	uxtb.w	lr, lr
 800fc50:	f104 0b07 	add.w	fp, r4, #7
 800fc54:	460e      	mov	r6, r1
 800fc56:	568a      	ldrsb	r2, [r1, r2]
 800fc58:	1da1      	adds	r1, r4, #6
 800fc5a:	fa5f fc8c 	uxtb.w	ip, ip
 800fc5e:	b2c0      	uxtb	r0, r0
 800fc60:	56f3      	ldrsb	r3, [r6, r3]
 800fc62:	b2c9      	uxtb	r1, r1
 800fc64:	f916 e00e 	ldrsb.w	lr, [r6, lr]
 800fc68:	f916 c00c 	ldrsb.w	ip, [r6, ip]
 800fc6c:	fa5f fb8b 	uxtb.w	fp, fp
 800fc70:	5630      	ldrsb	r0, [r6, r0]
 800fc72:	5671      	ldrsb	r1, [r6, r1]
 800fc74:	4e57      	ldr	r6, [pc, #348]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fc76:	f826 5012 	strh.w	r5, [r6, r2, lsl #1]
 800fc7a:	f104 0208 	add.w	r2, r4, #8
 800fc7e:	4e5a      	ldr	r6, [pc, #360]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fc80:	b2d2      	uxtb	r2, r2
 800fc82:	f916 b00b 	ldrsb.w	fp, [r6, fp]
 800fc86:	4e53      	ldr	r6, [pc, #332]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fc88:	f826 5013 	strh.w	r5, [r6, r3, lsl #1]
 800fc8c:	f104 0309 	add.w	r3, r4, #9
 800fc90:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800fc94:	4e54      	ldr	r6, [pc, #336]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fc96:	b2db      	uxtb	r3, r3
 800fc98:	f916 e002 	ldrsb.w	lr, [r6, r2]
 800fc9c:	f104 020a 	add.w	r2, r4, #10
 800fca0:	4e4c      	ldr	r6, [pc, #304]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fca2:	b2d2      	uxtb	r2, r2
 800fca4:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 800fca8:	4e4f      	ldr	r6, [pc, #316]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fcaa:	f916 c003 	ldrsb.w	ip, [r6, r3]
 800fcae:	f104 030b 	add.w	r3, r4, #11
 800fcb2:	4e48      	ldr	r6, [pc, #288]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fcb4:	b2db      	uxtb	r3, r3
 800fcb6:	f826 5010 	strh.w	r5, [r6, r0, lsl #1]
 800fcba:	4e4b      	ldr	r6, [pc, #300]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fcbc:	56b0      	ldrsb	r0, [r6, r2]
 800fcbe:	f104 020c 	add.w	r2, r4, #12
 800fcc2:	4e44      	ldr	r6, [pc, #272]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fcc4:	b2d2      	uxtb	r2, r2
 800fcc6:	f826 5011 	strh.w	r5, [r6, r1, lsl #1]
 800fcca:	4e47      	ldr	r6, [pc, #284]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fccc:	56f1      	ldrsb	r1, [r6, r3]
 800fcce:	f104 030d 	add.w	r3, r4, #13
 800fcd2:	4e40      	ldr	r6, [pc, #256]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fcd4:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800fcd8:	fa5f fb83 	uxtb.w	fp, r3
 800fcdc:	4e42      	ldr	r6, [pc, #264]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fcde:	f104 030e 	add.w	r3, r4, #14
 800fce2:	340f      	adds	r4, #15
 800fce4:	56b2      	ldrsb	r2, [r6, r2]
 800fce6:	b2db      	uxtb	r3, r3
 800fce8:	4e3a      	ldr	r6, [pc, #232]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fcea:	b2e4      	uxtb	r4, r4
 800fcec:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800fcf0:	4e3d      	ldr	r6, [pc, #244]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fcf2:	f916 e00b 	ldrsb.w	lr, [r6, fp]
 800fcf6:	4e37      	ldr	r6, [pc, #220]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fcf8:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 800fcfc:	4e3a      	ldr	r6, [pc, #232]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fcfe:	f916 c003 	ldrsb.w	ip, [r6, r3]
 800fd02:	4b34      	ldr	r3, [pc, #208]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fd04:	f823 5010 	strh.w	r5, [r3, r0, lsl #1]
 800fd08:	f823 5011 	strh.w	r5, [r3, r1, lsl #1]
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	f823 5012 	strh.w	r5, [r3, r2, lsl #1]
 800fd12:	5733      	ldrsb	r3, [r6, r4]
      for (k = 1; k < 64; k++) {
 800fd14:	3401      	adds	r4, #1
              gCoeffBuf[ZAG[k++]] = 0;
 800fd16:	f821 501e 	strh.w	r5, [r1, lr, lsl #1]
      for (k = 1; k < 64; k++) {
 800fd1a:	b2e4      	uxtb	r4, r4
              gCoeffBuf[ZAG[k++]] = 0;
 800fd1c:	f821 501c 	strh.w	r5, [r1, ip, lsl #1]
 800fd20:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
      for (k = 1; k < 64; k++) {
 800fd24:	2c3f      	cmp	r4, #63	; 0x3f
 800fd26:	d828      	bhi.n	800fd7a <pjpeg_decode_mcu+0x2ba>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800fd28:	4641      	mov	r1, r8
 800fd2a:	4638      	mov	r0, r7
 800fd2c:	f7fe fb56 	bl	800e3dc <huffDecode>
        if (numExtraBits)
 800fd30:	f010 050f 	ands.w	r5, r0, #15
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800fd34:	4683      	mov	fp, r0
        if (numExtraBits)
 800fd36:	f43f af72 	beq.w	800fc1e <pjpeg_decode_mcu+0x15e>
  return getBits(numBits, 1);
 800fd3a:	4628      	mov	r0, r5
 800fd3c:	f7fe fcd2 	bl	800e6e4 <getBits.constprop.6>
        r = s >> 4;
 800fd40:	f3cb 1307 	ubfx	r3, fp, #4, #8
          if (r) {
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	f040 82dc 	bne.w	8010302 <pjpeg_decode_mcu+0x842>
 800fd4a:	3d01      	subs	r5, #1
 800fd4c:	b2ed      	uxtb	r5, r5
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800fd4e:	f839 3015 	ldrh.w	r3, [r9, r5, lsl #1]
 800fd52:	4283      	cmp	r3, r0
 800fd54:	bf84      	itt	hi
 800fd56:	f83a 3015 	ldrhhi.w	r3, [sl, r5, lsl #1]
 800fd5a:	18c0      	addhi	r0, r0, r3
          gCoeffBuf[ZAG[k]] = ac * pQ[k];
 800fd5c:	9b00      	ldr	r3, [sp, #0]
 800fd5e:	f833 2014 	ldrh.w	r2, [r3, r4, lsl #1]
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800fd62:	b200      	sxth	r0, r0
          gCoeffBuf[ZAG[k]] = ac * pQ[k];
 800fd64:	4b20      	ldr	r3, [pc, #128]	; (800fde8 <pjpeg_decode_mcu+0x328>)
 800fd66:	fb12 f000 	smulbb	r0, r2, r0
 800fd6a:	4a1a      	ldr	r2, [pc, #104]	; (800fdd4 <pjpeg_decode_mcu+0x314>)
 800fd6c:	571b      	ldrsb	r3, [r3, r4]
      for (k = 1; k < 64; k++) {
 800fd6e:	3401      	adds	r4, #1
 800fd70:	b2e4      	uxtb	r4, r4
          gCoeffBuf[ZAG[k]] = ac * pQ[k];
 800fd72:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
      for (k = 1; k < 64; k++) {
 800fd76:	2c3f      	cmp	r4, #63	; 0x3f
 800fd78:	d9d6      	bls.n	800fd28 <pjpeg_decode_mcu+0x268>
 800fd7a:	4e1c      	ldr	r6, [pc, #112]	; (800fdec <pjpeg_decode_mcu+0x32c>)
  x += 128L;
 800fd7c:	2780      	movs	r7, #128	; 0x80
  x += 128L;
 800fd7e:	f44f 7eb5 	mov.w	lr, #362	; 0x16a
 800fd82:	eb06 0c07 	add.w	ip, r6, r7
 800fd86:	e045      	b.n	800fe14 <pjpeg_decode_mcu+0x354>
 800fd88:	2000c5d9 	.word	0x2000c5d9
 800fd8c:	2000cdfc 	.word	0x2000cdfc
 800fd90:	2000cf02 	.word	0x2000cf02
 800fd94:	2000cf04 	.word	0x2000cf04
 800fd98:	2000cdf2 	.word	0x2000cdf2
 800fd9c:	2000cae4 	.word	0x2000cae4
 800fda0:	2000cdec 	.word	0x2000cdec
 800fda4:	2000ce80 	.word	0x2000ce80
 800fda8:	2000c670 	.word	0x2000c670
 800fdac:	2000ce00 	.word	0x2000ce00
 800fdb0:	2000c660 	.word	0x2000c660
 800fdb4:	2000c7cc 	.word	0x2000c7cc
 800fdb8:	2000c7bc 	.word	0x2000c7bc
 800fdbc:	2000c67c 	.word	0x2000c67c
 800fdc0:	2000c6cc 	.word	0x2000c6cc
 800fdc4:	08032260 	.word	0x08032260
 800fdc8:	08032280 	.word	0x08032280
 800fdcc:	2000cf00 	.word	0x2000cf00
 800fdd0:	2000c65c 	.word	0x2000c65c
 800fdd4:	2000c5dc 	.word	0x2000c5dc
 800fdd8:	2000c8dc 	.word	0x2000c8dc
 800fddc:	2000c7dc 	.word	0x2000c7dc
 800fde0:	2000c76c 	.word	0x2000c76c
 800fde4:	2000c71c 	.word	0x2000c71c
 800fde8:	080322c0 	.word	0x080322c0
 800fdec:	2000c5ec 	.word	0x2000c5ec
      *(pSrc + 1) = src0;
 800fdf0:	f826 5c0e 	strh.w	r5, [r6, #-14]
 800fdf4:	3610      	adds	r6, #16
      *(pSrc + 2) = src0;
 800fdf6:	f826 5c1c 	strh.w	r5, [r6, #-28]
      *(pSrc + 3) = src0;
 800fdfa:	f826 5c1a 	strh.w	r5, [r6, #-26]
      *(pSrc + 4) = src0;
 800fdfe:	f826 5c18 	strh.w	r5, [r6, #-24]
      *(pSrc + 5) = src0;
 800fe02:	f826 5c16 	strh.w	r5, [r6, #-22]
      *(pSrc + 6) = src0;
 800fe06:	f826 5c14 	strh.w	r5, [r6, #-20]
      *(pSrc + 7) = src0;
 800fe0a:	f826 5c12 	strh.w	r5, [r6, #-18]
  for (i = 0; i < 8; i++) {
 800fe0e:	45b4      	cmp	ip, r6
 800fe10:	f000 80b7 	beq.w	800ff82 <pjpeg_decode_mcu+0x4c2>
    if ((pSrc[1] | pSrc[2] | pSrc[3] | pSrc[4] | pSrc[5] | pSrc[6] | pSrc[7]) ==
 800fe14:	f936 9c0e 	ldrsh.w	r9, [r6, #-14]
 800fe18:	f936 8c0c 	ldrsh.w	r8, [r6, #-12]
 800fe1c:	f936 2c0a 	ldrsh.w	r2, [r6, #-10]
 800fe20:	ea48 0309 	orr.w	r3, r8, r9
 800fe24:	f936 0c08 	ldrsh.w	r0, [r6, #-8]
 800fe28:	f936 ac06 	ldrsh.w	sl, [r6, #-6]
 800fe2c:	4313      	orrs	r3, r2
 800fe2e:	f936 1c04 	ldrsh.w	r1, [r6, #-4]
 800fe32:	f936 4c02 	ldrsh.w	r4, [r6, #-2]
 800fe36:	4303      	orrs	r3, r0
 800fe38:	f936 5c10 	ldrsh.w	r5, [r6, #-16]
 800fe3c:	ea4a 0303 	orr.w	r3, sl, r3
 800fe40:	430b      	orrs	r3, r1
 800fe42:	4323      	orrs	r3, r4
 800fe44:	d0d4      	beq.n	800fdf0 <pjpeg_decode_mcu+0x330>
      int16 x4 = src4 - src7;
 800fe46:	fa1f fa8a 	uxth.w	sl, sl
  x += 128L;
 800fe4a:	f04f 0bc4 	mov.w	fp, #196	; 0xc4
      int16 x5 = src5 + src6;
 800fe4e:	fa1f f989 	uxth.w	r9, r9
 800fe52:	3610      	adds	r6, #16
      int16 x4 = src4 - src7;
 800fe54:	b293      	uxth	r3, r2
      int16 x5 = src5 + src6;
 800fe56:	b2a4      	uxth	r4, r4
      int16 x4 = src4 - src7;
 800fe58:	ebaa 0203 	sub.w	r2, sl, r3
      int16 x7 = src4 + src7;
 800fe5c:	4453      	add	r3, sl
      int16 x6 = src5 - src6;
 800fe5e:	eba9 0a04 	sub.w	sl, r9, r4
      int16 x5 = src5 + src6;
 800fe62:	444c      	add	r4, r9
      int16 x4 = src4 - src7;
 800fe64:	b292      	uxth	r2, r2
      int16 x6 = src5 - src6;
 800fe66:	fa1f fa8a 	uxth.w	sl, sl
      int16 x5 = src5 + src6;
 800fe6a:	b2a4      	uxth	r4, r4
      int16 tmp1 = imul_b5(x4 - x6);
 800fe6c:	eba2 090a 	sub.w	r9, r2, sl
      int16 x6 = src5 - src6;
 800fe70:	fa0f fa8a 	sxth.w	sl, sl
      int16 x4 = src4 - src7;
 800fe74:	b212      	sxth	r2, r2
  x += 128L;
 800fe76:	fb19 790b 	smlabb	r9, r9, fp, r7
      int16 x7 = src4 + src7;
 800fe7a:	b29b      	uxth	r3, r3
      int16 x12 = src2 - src3;
 800fe7c:	fa1f f888 	uxth.w	r8, r8
  long r = (unsigned long)x >> 8U;
 800fe80:	ea4f 2b19 	mov.w	fp, r9, lsr #8
  if (x < 0)
 800fe84:	f1b9 0f00 	cmp.w	r9, #0
  x += 128L;
 800fe88:	f240 1915 	movw	r9, #277	; 0x115
      int16 x12 = src2 - src3;
 800fe8c:	b289      	uxth	r1, r1
    r |= ~(~(unsigned long)0U >> 8U);
 800fe8e:	bfb8      	it	lt
 800fe90:	f04b 4b7f 	orrlt.w	fp, fp, #4278190080	; 0xff000000
      int16 x30 = src0 + src1;
 800fe94:	b2ad      	uxth	r5, r5
  x += 128L;
 800fe96:	fb1a 7a09 	smlabb	sl, sl, r9, r7
      int16 x30 = src0 + src1;
 800fe9a:	b280      	uxth	r0, r0
      int16 stg26 = imul_b4(x6) - tmp1;
 800fe9c:	fa1f fb8b 	uxth.w	fp, fp
  long r = (unsigned long)x >> 8U;
 800fea0:	ea4f 291a 	mov.w	r9, sl, lsr #8
  if (x < 0)
 800fea4:	f1ba 0f00 	cmp.w	sl, #0
  x += 128L;
 800fea8:	f240 2a9d 	movw	sl, #669	; 0x29d
    r |= ~(~(unsigned long)0U >> 8U);
 800feac:	bfb8      	it	lt
 800feae:	f049 497f 	orrlt.w	r9, r9, #4278190080	; 0xff000000
  x += 128L;
 800feb2:	fb12 720a 	smlabb	r2, r2, sl, r7
      int16 stg26 = imul_b4(x6) - tmp1;
 800feb6:	eba9 090b 	sub.w	r9, r9, fp
  long r = (unsigned long)x >> 8U;
 800feba:	ea4f 2a12 	mov.w	sl, r2, lsr #8
  if (x < 0)
 800febe:	2a00      	cmp	r2, #0
      int16 x17 = x5 + x7;
 800fec0:	eb04 0203 	add.w	r2, r4, r3
      int16 x15 = x5 - x7;
 800fec4:	eba4 0303 	sub.w	r3, r4, r3
    r |= ~(~(unsigned long)0U >> 8U);
 800fec8:	bfb8      	it	lt
 800feca:	f04a 4a7f 	orrlt.w	sl, sl, #4278190080	; 0xff000000
      int16 stg26 = imul_b4(x6) - tmp1;
 800fece:	fa1f f989 	uxth.w	r9, r9
  x += 128L;
 800fed2:	fb13 730e 	smlabb	r3, r3, lr, r7
      int16 x24 = tmp1 - imul_b2(x4);
 800fed6:	ebab 0b0a 	sub.w	fp, fp, sl
      int16 x17 = x5 + x7;
 800feda:	fa1f fa82 	uxth.w	sl, r2
  long r = (unsigned long)x >> 8U;
 800fede:	0a1c      	lsrs	r4, r3, #8
  if (x < 0)
 800fee0:	2b00      	cmp	r3, #0
      int16 x12 = src2 - src3;
 800fee2:	eba8 0301 	sub.w	r3, r8, r1
      int16 x24 = tmp1 - imul_b2(x4);
 800fee6:	fa1f f28b 	uxth.w	r2, fp
      int16 tmp2 = stg26 - x17;
 800feea:	eba9 090a 	sub.w	r9, r9, sl
    r |= ~(~(unsigned long)0U >> 8U);
 800feee:	bfb8      	it	lt
 800fef0:	f044 447f 	orrlt.w	r4, r4, #4278190080	; 0xff000000
  x += 128L;
 800fef4:	fb13 7b0e 	smlabb	fp, r3, lr, r7
      int16 x13 = src2 + src3;
 800fef8:	4441      	add	r1, r8
      int16 tmp2 = stg26 - x17;
 800fefa:	fa1f f989 	uxth.w	r9, r9
      int16 x30 = src0 + src1;
 800fefe:	eb00 0805 	add.w	r8, r0, r5
  long r = (unsigned long)x >> 8U;
 800ff02:	ea4f 231b 	mov.w	r3, fp, lsr #8
  if (x < 0)
 800ff06:	f1bb 0f00 	cmp.w	fp, #0
      int16 x13 = src2 + src3;
 800ff0a:	b289      	uxth	r1, r1
      int16 x31 = src0 - src1;
 800ff0c:	eba5 0000 	sub.w	r0, r5, r0
    r |= ~(~(unsigned long)0U >> 8U);
 800ff10:	bfb8      	it	lt
 800ff12:	f043 437f 	orrlt.w	r3, r3, #4278190080	; 0xff000000
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 800ff16:	eba4 0409 	sub.w	r4, r4, r9
      int16 x30 = src0 + src1;
 800ff1a:	fa1f f888 	uxth.w	r8, r8
      int16 x32 = imul_b1_b3(x12) - x13;
 800ff1e:	1a5b      	subs	r3, r3, r1
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 800ff20:	b2a4      	uxth	r4, r4
      int16 x31 = src0 - src1;
 800ff22:	b280      	uxth	r0, r0
      int16 x40 = x30 + x13;
 800ff24:	eb01 0508 	add.w	r5, r1, r8
      int16 x32 = imul_b1_b3(x12) - x13;
 800ff28:	b29b      	uxth	r3, r3
      int16 x43 = x30 - x13;
 800ff2a:	eba8 0801 	sub.w	r8, r8, r1
      int16 x44 = tmp3 + x24;
 800ff2e:	4422      	add	r2, r4
      int16 x40 = x30 + x13;
 800ff30:	b2ad      	uxth	r5, r5
      int16 x41 = x31 + x32;
 800ff32:	1819      	adds	r1, r3, r0
      int16 x42 = x31 - x32;
 800ff34:	1ac0      	subs	r0, r0, r3
      int16 x43 = x30 - x13;
 800ff36:	fa1f f888 	uxth.w	r8, r8
      *(pSrc + 0) = x40 + x17;
 800ff3a:	eb05 0b0a 	add.w	fp, r5, sl
      int16 x44 = tmp3 + x24;
 800ff3e:	b292      	uxth	r2, r2
      *(pSrc + 7) = x40 - x17;
 800ff40:	eba5 050a 	sub.w	r5, r5, sl
      int16 x41 = x31 + x32;
 800ff44:	b289      	uxth	r1, r1
      *(pSrc + 0) = x40 + x17;
 800ff46:	f826 bc20 	strh.w	fp, [r6, #-32]
      int16 x42 = x31 - x32;
 800ff4a:	b280      	uxth	r0, r0
      *(pSrc + 3) = x43 - x44;
 800ff4c:	eba8 0302 	sub.w	r3, r8, r2
      *(pSrc + 1) = x41 + tmp2;
 800ff50:	eb01 0a09 	add.w	sl, r1, r9
      *(pSrc + 4) = x43 + x44;
 800ff54:	4442      	add	r2, r8
      *(pSrc + 6) = x41 - tmp2;
 800ff56:	eba1 0109 	sub.w	r1, r1, r9
      *(pSrc + 2) = x42 + tmp3;
 800ff5a:	eb00 0804 	add.w	r8, r0, r4
      *(pSrc + 5) = x42 - tmp3;
 800ff5e:	1b00      	subs	r0, r0, r4
      *(pSrc + 1) = x41 + tmp2;
 800ff60:	f826 ac1e 	strh.w	sl, [r6, #-30]
      *(pSrc + 6) = x41 - tmp2;
 800ff64:	f826 1c14 	strh.w	r1, [r6, #-20]
      *(pSrc + 2) = x42 + tmp3;
 800ff68:	f826 8c1c 	strh.w	r8, [r6, #-28]
      *(pSrc + 5) = x42 - tmp3;
 800ff6c:	f826 0c16 	strh.w	r0, [r6, #-22]
      *(pSrc + 7) = x40 - x17;
 800ff70:	f826 5c12 	strh.w	r5, [r6, #-18]
      *(pSrc + 3) = x43 - x44;
 800ff74:	f826 3c1a 	strh.w	r3, [r6, #-26]
      *(pSrc + 4) = x43 + x44;
 800ff78:	f826 2c18 	strh.w	r2, [r6, #-24]
  for (i = 0; i < 8; i++) {
 800ff7c:	45b4      	cmp	ip, r6
 800ff7e:	f47f af49 	bne.w	800fe14 <pjpeg_decode_mcu+0x354>
 800ff82:	4d03      	ldr	r5, [pc, #12]	; (800ff90 <pjpeg_decode_mcu+0x4d0>)
  x += 128L;
 800ff84:	2680      	movs	r6, #128	; 0x80
  x += 128L;
 800ff86:	f44f 7cb5 	mov.w	ip, #362	; 0x16a
 800ff8a:	f105 0710 	add.w	r7, r5, #16
 800ff8e:	e029      	b.n	800ffe4 <pjpeg_decode_mcu+0x524>
 800ff90:	2000c5da 	.word	0x2000c5da
      uint8 c = clamp(PJPG_DESCALE(*pSrc) + 128);
 800ff94:	f10e 0e40 	add.w	lr, lr, #64	; 0x40
 800ff98:	fa1f fe8e 	uxth.w	lr, lr
  if (x < 0)
 800ff9c:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
  int16 r = (uint16)x >> (uint8)n;
 800ffa0:	ea4f 12de 	mov.w	r2, lr, lsr #7
  if (x < 0)
 800ffa4:	d003      	beq.n	800ffae <pjpeg_decode_mcu+0x4ee>
    r |= replicateSignBit16(n);
 800ffa6:	ea6f 52c2 	mvn.w	r2, r2, lsl #23
 800ffaa:	ea6f 52d2 	mvn.w	r2, r2, lsr #23
      uint8 c = clamp(PJPG_DESCALE(*pSrc) + 128);
 800ffae:	3280      	adds	r2, #128	; 0x80
 800ffb0:	b292      	uxth	r2, r2
  if ((uint16)s > 255U) {
 800ffb2:	2aff      	cmp	r2, #255	; 0xff
 800ffb4:	f240 829b 	bls.w	80104ee <pjpeg_decode_mcu+0xa2e>
      uint8 c = clamp(PJPG_DESCALE(*pSrc) + 128);
 800ffb8:	b211      	sxth	r1, r2
    if (s < 0)
 800ffba:	2900      	cmp	r1, #0
 800ffbc:	db03      	blt.n	800ffc6 <pjpeg_decode_mcu+0x506>
    else if (s > 255)
 800ffbe:	29ff      	cmp	r1, #255	; 0xff
 800ffc0:	f340 8295 	ble.w	80104ee <pjpeg_decode_mcu+0xa2e>
 800ffc4:	23ff      	movs	r3, #255	; 0xff
  for (i = 0; i < 8; i++) {
 800ffc6:	42bd      	cmp	r5, r7
      *(pSrc + 0 * 8) = c;
 800ffc8:	802b      	strh	r3, [r5, #0]
      *(pSrc + 1 * 8) = c;
 800ffca:	822b      	strh	r3, [r5, #16]
      *(pSrc + 2 * 8) = c;
 800ffcc:	842b      	strh	r3, [r5, #32]
      *(pSrc + 3 * 8) = c;
 800ffce:	862b      	strh	r3, [r5, #48]	; 0x30
      *(pSrc + 4 * 8) = c;
 800ffd0:	f8a5 3040 	strh.w	r3, [r5, #64]	; 0x40
      *(pSrc + 5 * 8) = c;
 800ffd4:	f8a5 3050 	strh.w	r3, [r5, #80]	; 0x50
      *(pSrc + 6 * 8) = c;
 800ffd8:	f8a5 3060 	strh.w	r3, [r5, #96]	; 0x60
      *(pSrc + 7 * 8) = c;
 800ffdc:	f8a5 3070 	strh.w	r3, [r5, #112]	; 0x70
  for (i = 0; i < 8; i++) {
 800ffe0:	f000 8183 	beq.w	80102ea <pjpeg_decode_mcu+0x82a>
    if ((pSrc[1 * 8] | pSrc[2 * 8] | pSrc[3 * 8] | pSrc[4 * 8] | pSrc[5 * 8] |
 800ffe4:	f9b5 9012 	ldrsh.w	r9, [r5, #18]
 800ffe8:	f9b5 8022 	ldrsh.w	r8, [r5, #34]	; 0x22
 800ffec:	f9b5 2032 	ldrsh.w	r2, [r5, #50]	; 0x32
         pSrc[6 * 8] | pSrc[7 * 8]) == 0) {
 800fff0:	ea48 0309 	orr.w	r3, r8, r9
    if ((pSrc[1 * 8] | pSrc[2 * 8] | pSrc[3 * 8] | pSrc[4 * 8] | pSrc[5 * 8] |
 800fff4:	f9b5 4042 	ldrsh.w	r4, [r5, #66]	; 0x42
 800fff8:	f9b5 a052 	ldrsh.w	sl, [r5, #82]	; 0x52
         pSrc[6 * 8] | pSrc[7 * 8]) == 0) {
 800fffc:	4313      	orrs	r3, r2
 800fffe:	f9b5 0062 	ldrsh.w	r0, [r5, #98]	; 0x62
 8010002:	f9b5 1072 	ldrsh.w	r1, [r5, #114]	; 0x72
 8010006:	4323      	orrs	r3, r4
 8010008:	f835 ef02 	ldrh.w	lr, [r5, #2]!
 801000c:	ea4a 0303 	orr.w	r3, sl, r3
 8010010:	4303      	orrs	r3, r0
    if ((pSrc[1 * 8] | pSrc[2 * 8] | pSrc[3 * 8] | pSrc[4 * 8] | pSrc[5 * 8] |
 8010012:	430b      	orrs	r3, r1
 8010014:	d0be      	beq.n	800ff94 <pjpeg_decode_mcu+0x4d4>
      int16 x4 = src4 - src7;
 8010016:	fa1f fa8a 	uxth.w	sl, sl
      int16 x5 = src5 + src6;
 801001a:	fa1f f389 	uxth.w	r3, r9
 801001e:	fa1f fb81 	uxth.w	fp, r1
      int16 x4 = src4 - src7;
 8010022:	b292      	uxth	r2, r2
      int16 x6 = src5 - src6;
 8010024:	eba3 090b 	sub.w	r9, r3, fp
      int16 x5 = src5 + src6;
 8010028:	449b      	add	fp, r3
      int16 x4 = src4 - src7;
 801002a:	ebaa 0102 	sub.w	r1, sl, r2
      int16 x7 = src4 + src7;
 801002e:	4452      	add	r2, sl
      int16 x6 = src5 - src6;
 8010030:	fa1f f989 	uxth.w	r9, r9
  x += 128L;
 8010034:	f04f 0ac4 	mov.w	sl, #196	; 0xc4
      int16 x4 = src4 - src7;
 8010038:	b289      	uxth	r1, r1
      int16 x5 = src5 + src6;
 801003a:	fa1f fb8b 	uxth.w	fp, fp
      int16 tmp1 = imul_b5(x4 - x6);
 801003e:	eba1 0309 	sub.w	r3, r1, r9
      int16 x6 = src5 - src6;
 8010042:	fa0f f989 	sxth.w	r9, r9
      int16 x4 = src4 - src7;
 8010046:	b209      	sxth	r1, r1
  x += 128L;
 8010048:	fb13 630a 	smlabb	r3, r3, sl, r6
      int16 x7 = src4 + src7;
 801004c:	b292      	uxth	r2, r2
      int16 x12 = src2 - src3;
 801004e:	fa1f f888 	uxth.w	r8, r8
  long r = (unsigned long)x >> 8U;
 8010052:	ea4f 2a13 	mov.w	sl, r3, lsr #8
  if (x < 0)
 8010056:	2b00      	cmp	r3, #0
  x += 128L;
 8010058:	f240 1315 	movw	r3, #277	; 0x115
      int16 x12 = src2 - src3;
 801005c:	b280      	uxth	r0, r0
    r |= ~(~(unsigned long)0U >> 8U);
 801005e:	bfb8      	it	lt
 8010060:	f04a 4a7f 	orrlt.w	sl, sl, #4278190080	; 0xff000000
      int16 x30 = src0 + src1;
 8010064:	b2a4      	uxth	r4, r4
  x += 128L;
 8010066:	fb19 6903 	smlabb	r9, r9, r3, r6
      int16 stg26 = imul_b4(x6) - tmp1;
 801006a:	fa1f fa8a 	uxth.w	sl, sl
  long r = (unsigned long)x >> 8U;
 801006e:	ea4f 2319 	mov.w	r3, r9, lsr #8
  if (x < 0)
 8010072:	f1b9 0f00 	cmp.w	r9, #0
  x += 128L;
 8010076:	f240 299d 	movw	r9, #669	; 0x29d
    r |= ~(~(unsigned long)0U >> 8U);
 801007a:	bfb8      	it	lt
 801007c:	f043 437f 	orrlt.w	r3, r3, #4278190080	; 0xff000000
  x += 128L;
 8010080:	fb11 6109 	smlabb	r1, r1, r9, r6
      int16 stg26 = imul_b4(x6) - tmp1;
 8010084:	eba3 030a 	sub.w	r3, r3, sl
  long r = (unsigned long)x >> 8U;
 8010088:	ea4f 2911 	mov.w	r9, r1, lsr #8
  if (x < 0)
 801008c:	2900      	cmp	r1, #0
      int16 x17 = x5 + x7;
 801008e:	eb0b 0102 	add.w	r1, fp, r2
      int16 x15 = x5 - x7;
 8010092:	ebab 0202 	sub.w	r2, fp, r2
    r |= ~(~(unsigned long)0U >> 8U);
 8010096:	bfb8      	it	lt
 8010098:	f049 497f 	orrlt.w	r9, r9, #4278190080	; 0xff000000
      int16 stg26 = imul_b4(x6) - tmp1;
 801009c:	b29b      	uxth	r3, r3
  x += 128L;
 801009e:	fb12 620c 	smlabb	r2, r2, ip, r6
      int16 x24 = tmp1 - imul_b2(x4);
 80100a2:	ebaa 0a09 	sub.w	sl, sl, r9
      int16 x17 = x5 + x7;
 80100a6:	fa1f f981 	uxth.w	r9, r1
  if (x < 0)
 80100aa:	2a00      	cmp	r2, #0
  long r = (unsigned long)x >> 8U;
 80100ac:	ea4f 2112 	mov.w	r1, r2, lsr #8
      int16 x12 = src2 - src3;
 80100b0:	eba8 0200 	sub.w	r2, r8, r0
      int16 x13 = src2 + src3;
 80100b4:	4440      	add	r0, r8
    r |= ~(~(unsigned long)0U >> 8U);
 80100b6:	bfb8      	it	lt
 80100b8:	f041 417f 	orrlt.w	r1, r1, #4278190080	; 0xff000000
      int16 tmp2 = stg26 - x17;
 80100bc:	eba3 0309 	sub.w	r3, r3, r9
  x += 128L;
 80100c0:	fb12 6b0c 	smlabb	fp, r2, ip, r6
      int16 x30 = src0 + src1;
 80100c4:	eb04 020e 	add.w	r2, r4, lr
      int16 x13 = src2 + src3;
 80100c8:	b280      	uxth	r0, r0
      int16 x31 = src0 - src1;
 80100ca:	ebae 0404 	sub.w	r4, lr, r4
      int16 x30 = src0 + src1;
 80100ce:	b292      	uxth	r2, r2
  if (x < 0)
 80100d0:	f1bb 0f00 	cmp.w	fp, #0
  long r = (unsigned long)x >> 8U;
 80100d4:	ea4f 2e1b 	mov.w	lr, fp, lsr #8
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 80100d8:	f109 0b40 	add.w	fp, r9, #64	; 0x40
      int16 x40 = x30 + x13;
 80100dc:	eb00 0802 	add.w	r8, r0, r2
      int16 tmp2 = stg26 - x17;
 80100e0:	b29b      	uxth	r3, r3
    r |= ~(~(unsigned long)0U >> 8U);
 80100e2:	bfb8      	it	lt
 80100e4:	f04e 4e7f 	orrlt.w	lr, lr, #4278190080	; 0xff000000
      int16 x31 = src0 - src1;
 80100e8:	b2a4      	uxth	r4, r4
      int16 x40 = x30 + x13;
 80100ea:	fa1f f888 	uxth.w	r8, r8
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 80100ee:	1ac9      	subs	r1, r1, r3
      int16 x32 = imul_b1_b3(x12) - x13;
 80100f0:	ebae 0e00 	sub.w	lr, lr, r0
      int16 x24 = tmp1 - imul_b2(x4);
 80100f4:	fa1f fa8a 	uxth.w	sl, sl
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 80100f8:	44c3      	add	fp, r8
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 80100fa:	b289      	uxth	r1, r1
      int16 x32 = imul_b1_b3(x12) - x13;
 80100fc:	fa1f fe8e 	uxth.w	lr, lr
      int16 x43 = x30 - x13;
 8010100:	1a12      	subs	r2, r2, r0
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 8010102:	fa1f fb8b 	uxth.w	fp, fp
      int16 x44 = tmp3 + x24;
 8010106:	448a      	add	sl, r1
      int16 x41 = x31 + x32;
 8010108:	eb0e 0004 	add.w	r0, lr, r4
      int16 x42 = x31 - x32;
 801010c:	eba4 040e 	sub.w	r4, r4, lr
  if (x < 0)
 8010110:	f41b 4f00 	tst.w	fp, #32768	; 0x8000
      int16 x44 = tmp3 + x24;
 8010114:	fa1f fa8a 	uxth.w	sl, sl
      int16 x41 = x31 + x32;
 8010118:	fa1f fe80 	uxth.w	lr, r0
      int16 x43 = x30 - x13;
 801011c:	b292      	uxth	r2, r2
  int16 r = (uint16)x >> (uint8)n;
 801011e:	ea4f 10db 	mov.w	r0, fp, lsr #7
      int16 x42 = x31 - x32;
 8010122:	b2a4      	uxth	r4, r4
  if (x < 0)
 8010124:	d003      	beq.n	801012e <pjpeg_decode_mcu+0x66e>
    r |= replicateSignBit16(n);
 8010126:	ea6f 50c0 	mvn.w	r0, r0, lsl #23
 801012a:	ea6f 50d0 	mvn.w	r0, r0, lsr #23
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 801012e:	3080      	adds	r0, #128	; 0x80
 8010130:	b280      	uxth	r0, r0
  if ((uint16)s > 255U) {
 8010132:	28ff      	cmp	r0, #255	; 0xff
 8010134:	f240 81d9 	bls.w	80104ea <pjpeg_decode_mcu+0xa2a>
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 8010138:	fa0f fb80 	sxth.w	fp, r0
    if (s < 0)
 801013c:	f1bb 0f00 	cmp.w	fp, #0
 8010140:	f2c0 81e9 	blt.w	8010516 <pjpeg_decode_mcu+0xa56>
    else if (s > 255)
 8010144:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 8010148:	f340 81cf 	ble.w	80104ea <pjpeg_decode_mcu+0xa2a>
 801014c:	20ff      	movs	r0, #255	; 0xff
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 801014e:	f103 0b40 	add.w	fp, r3, #64	; 0x40
      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 8010152:	8028      	strh	r0, [r5, #0]
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 8010154:	44f3      	add	fp, lr
 8010156:	fa1f fb8b 	uxth.w	fp, fp
  if (x < 0)
 801015a:	f41b 4f00 	tst.w	fp, #32768	; 0x8000
  int16 r = (uint16)x >> (uint8)n;
 801015e:	ea4f 10db 	mov.w	r0, fp, lsr #7
  if (x < 0)
 8010162:	d003      	beq.n	801016c <pjpeg_decode_mcu+0x6ac>
    r |= replicateSignBit16(n);
 8010164:	ea6f 50c0 	mvn.w	r0, r0, lsl #23
 8010168:	ea6f 50d0 	mvn.w	r0, r0, lsr #23
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 801016c:	3080      	adds	r0, #128	; 0x80
 801016e:	b280      	uxth	r0, r0
  if ((uint16)s > 255U) {
 8010170:	28ff      	cmp	r0, #255	; 0xff
 8010172:	f240 81b8 	bls.w	80104e6 <pjpeg_decode_mcu+0xa26>
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 8010176:	fa0f fb80 	sxth.w	fp, r0
    if (s < 0)
 801017a:	f1bb 0f00 	cmp.w	fp, #0
 801017e:	f2c0 81c8 	blt.w	8010512 <pjpeg_decode_mcu+0xa52>
    else if (s > 255)
 8010182:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 8010186:	f340 81ae 	ble.w	80104e6 <pjpeg_decode_mcu+0xa26>
 801018a:	20ff      	movs	r0, #255	; 0xff
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 801018c:	f101 0b40 	add.w	fp, r1, #64	; 0x40
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 8010190:	8228      	strh	r0, [r5, #16]
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 8010192:	44a3      	add	fp, r4
 8010194:	fa1f fb8b 	uxth.w	fp, fp
  if (x < 0)
 8010198:	f41b 4f00 	tst.w	fp, #32768	; 0x8000
  int16 r = (uint16)x >> (uint8)n;
 801019c:	ea4f 10db 	mov.w	r0, fp, lsr #7
  if (x < 0)
 80101a0:	d003      	beq.n	80101aa <pjpeg_decode_mcu+0x6ea>
    r |= replicateSignBit16(n);
 80101a2:	ea6f 50c0 	mvn.w	r0, r0, lsl #23
 80101a6:	ea6f 50d0 	mvn.w	r0, r0, lsr #23
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 80101aa:	3080      	adds	r0, #128	; 0x80
 80101ac:	b280      	uxth	r0, r0
  if ((uint16)s > 255U) {
 80101ae:	28ff      	cmp	r0, #255	; 0xff
 80101b0:	f240 8197 	bls.w	80104e2 <pjpeg_decode_mcu+0xa22>
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 80101b4:	fa0f fb80 	sxth.w	fp, r0
    if (s < 0)
 80101b8:	f1bb 0f00 	cmp.w	fp, #0
 80101bc:	f2c0 81a7 	blt.w	801050e <pjpeg_decode_mcu+0xa4e>
    else if (s > 255)
 80101c0:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 80101c4:	f340 818d 	ble.w	80104e2 <pjpeg_decode_mcu+0xa22>
 80101c8:	20ff      	movs	r0, #255	; 0xff
 80101ca:	3240      	adds	r2, #64	; 0x40
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 80101cc:	8428      	strh	r0, [r5, #32]
 80101ce:	b292      	uxth	r2, r2
      *(pSrc + 3 * 8) = clamp(PJPG_DESCALE(x43 - x44) + 128);
 80101d0:	eba2 0b0a 	sub.w	fp, r2, sl
 80101d4:	fa1f fb8b 	uxth.w	fp, fp
  if (x < 0)
 80101d8:	f41b 4f00 	tst.w	fp, #32768	; 0x8000
  int16 r = (uint16)x >> (uint8)n;
 80101dc:	ea4f 10db 	mov.w	r0, fp, lsr #7
  if (x < 0)
 80101e0:	d003      	beq.n	80101ea <pjpeg_decode_mcu+0x72a>
    r |= replicateSignBit16(n);
 80101e2:	ea6f 50c0 	mvn.w	r0, r0, lsl #23
 80101e6:	ea6f 50d0 	mvn.w	r0, r0, lsr #23
      *(pSrc + 3 * 8) = clamp(PJPG_DESCALE(x43 - x44) + 128);
 80101ea:	3080      	adds	r0, #128	; 0x80
 80101ec:	b280      	uxth	r0, r0
  if ((uint16)s > 255U) {
 80101ee:	28ff      	cmp	r0, #255	; 0xff
 80101f0:	f240 8175 	bls.w	80104de <pjpeg_decode_mcu+0xa1e>
      *(pSrc + 3 * 8) = clamp(PJPG_DESCALE(x43 - x44) + 128);
 80101f4:	fa0f fb80 	sxth.w	fp, r0
    if (s < 0)
 80101f8:	f1bb 0f00 	cmp.w	fp, #0
 80101fc:	f2c0 8185 	blt.w	801050a <pjpeg_decode_mcu+0xa4a>
    else if (s > 255)
 8010200:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 8010204:	f340 816b 	ble.w	80104de <pjpeg_decode_mcu+0xa1e>
 8010208:	20ff      	movs	r0, #255	; 0xff
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 801020a:	4492      	add	sl, r2
      *(pSrc + 3 * 8) = clamp(PJPG_DESCALE(x43 - x44) + 128);
 801020c:	8628      	strh	r0, [r5, #48]	; 0x30
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 801020e:	fa1f fa8a 	uxth.w	sl, sl
  if (x < 0)
 8010212:	f41a 4f00 	tst.w	sl, #32768	; 0x8000
  int16 r = (uint16)x >> (uint8)n;
 8010216:	ea4f 12da 	mov.w	r2, sl, lsr #7
  if (x < 0)
 801021a:	d003      	beq.n	8010224 <pjpeg_decode_mcu+0x764>
    r |= replicateSignBit16(n);
 801021c:	ea6f 52c2 	mvn.w	r2, r2, lsl #23
 8010220:	ea6f 52d2 	mvn.w	r2, r2, lsr #23
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 8010224:	3280      	adds	r2, #128	; 0x80
 8010226:	b292      	uxth	r2, r2
  if ((uint16)s > 255U) {
 8010228:	2aff      	cmp	r2, #255	; 0xff
 801022a:	f240 8156 	bls.w	80104da <pjpeg_decode_mcu+0xa1a>
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 801022e:	b210      	sxth	r0, r2
    if (s < 0)
 8010230:	2800      	cmp	r0, #0
 8010232:	f2c0 8168 	blt.w	8010506 <pjpeg_decode_mcu+0xa46>
    else if (s > 255)
 8010236:	28ff      	cmp	r0, #255	; 0xff
 8010238:	f340 814f 	ble.w	80104da <pjpeg_decode_mcu+0xa1a>
 801023c:	22ff      	movs	r2, #255	; 0xff
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 801023e:	f1c1 0140 	rsb	r1, r1, #64	; 0x40
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 8010242:	f8a5 2040 	strh.w	r2, [r5, #64]	; 0x40
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 8010246:	440c      	add	r4, r1
 8010248:	b2a4      	uxth	r4, r4
  if (x < 0)
 801024a:	0420      	lsls	r0, r4, #16
  int16 r = (uint16)x >> (uint8)n;
 801024c:	ea4f 12d4 	mov.w	r2, r4, lsr #7
  if (x < 0)
 8010250:	d503      	bpl.n	801025a <pjpeg_decode_mcu+0x79a>
    r |= replicateSignBit16(n);
 8010252:	ea6f 52c2 	mvn.w	r2, r2, lsl #23
 8010256:	ea6f 52d2 	mvn.w	r2, r2, lsr #23
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 801025a:	3280      	adds	r2, #128	; 0x80
 801025c:	b292      	uxth	r2, r2
  if ((uint16)s > 255U) {
 801025e:	2aff      	cmp	r2, #255	; 0xff
 8010260:	f240 8139 	bls.w	80104d6 <pjpeg_decode_mcu+0xa16>
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 8010264:	b211      	sxth	r1, r2
    if (s < 0)
 8010266:	2900      	cmp	r1, #0
 8010268:	f2c0 8149 	blt.w	80104fe <pjpeg_decode_mcu+0xa3e>
    else if (s > 255)
 801026c:	29ff      	cmp	r1, #255	; 0xff
 801026e:	f340 8132 	ble.w	80104d6 <pjpeg_decode_mcu+0xa16>
 8010272:	22ff      	movs	r2, #255	; 0xff
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 8010274:	f1c3 0040 	rsb	r0, r3, #64	; 0x40
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 8010278:	f8a5 2050 	strh.w	r2, [r5, #80]	; 0x50
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 801027c:	4470      	add	r0, lr
 801027e:	b280      	uxth	r0, r0
  if (x < 0)
 8010280:	0401      	lsls	r1, r0, #16
  int16 r = (uint16)x >> (uint8)n;
 8010282:	ea4f 13d0 	mov.w	r3, r0, lsr #7
  if (x < 0)
 8010286:	d503      	bpl.n	8010290 <pjpeg_decode_mcu+0x7d0>
    r |= replicateSignBit16(n);
 8010288:	ea6f 53c3 	mvn.w	r3, r3, lsl #23
 801028c:	ea6f 53d3 	mvn.w	r3, r3, lsr #23
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 8010290:	3380      	adds	r3, #128	; 0x80
 8010292:	b29b      	uxth	r3, r3
  if ((uint16)s > 255U) {
 8010294:	2bff      	cmp	r3, #255	; 0xff
 8010296:	f240 811a 	bls.w	80104ce <pjpeg_decode_mcu+0xa0e>
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 801029a:	b21a      	sxth	r2, r3
    if (s < 0)
 801029c:	2a00      	cmp	r2, #0
 801029e:	f2c0 812c 	blt.w	80104fa <pjpeg_decode_mcu+0xa3a>
    else if (s > 255)
 80102a2:	2aff      	cmp	r2, #255	; 0xff
 80102a4:	f340 8113 	ble.w	80104ce <pjpeg_decode_mcu+0xa0e>
 80102a8:	23ff      	movs	r3, #255	; 0xff
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 80102aa:	eba8 0809 	sub.w	r8, r8, r9
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 80102ae:	f8a5 3060 	strh.w	r3, [r5, #96]	; 0x60
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 80102b2:	f108 0240 	add.w	r2, r8, #64	; 0x40
 80102b6:	b292      	uxth	r2, r2
  int16 r = (uint16)x >> (uint8)n;
 80102b8:	09d3      	lsrs	r3, r2, #7
  if (x < 0)
 80102ba:	0412      	lsls	r2, r2, #16
 80102bc:	d503      	bpl.n	80102c6 <pjpeg_decode_mcu+0x806>
    r |= replicateSignBit16(n);
 80102be:	ea6f 53c3 	mvn.w	r3, r3, lsl #23
 80102c2:	ea6f 53d3 	mvn.w	r3, r3, lsr #23
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 80102c6:	3380      	adds	r3, #128	; 0x80
 80102c8:	b29b      	uxth	r3, r3
  if ((uint16)s > 255U) {
 80102ca:	2bff      	cmp	r3, #255	; 0xff
 80102cc:	f240 8101 	bls.w	80104d2 <pjpeg_decode_mcu+0xa12>
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 80102d0:	b21a      	sxth	r2, r3
    if (s < 0)
 80102d2:	2a00      	cmp	r2, #0
 80102d4:	f2c0 8115 	blt.w	8010502 <pjpeg_decode_mcu+0xa42>
    else if (s > 255)
 80102d8:	2aff      	cmp	r2, #255	; 0xff
 80102da:	f340 80fa 	ble.w	80104d2 <pjpeg_decode_mcu+0xa12>
 80102de:	23ff      	movs	r3, #255	; 0xff
  for (i = 0; i < 8; i++) {
 80102e0:	42bd      	cmp	r5, r7
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 80102e2:	f8a5 3070 	strh.w	r3, [r5, #112]	; 0x70
  for (i = 0; i < 8; i++) {
 80102e6:	f47f ae7d 	bne.w	800ffe4 <pjpeg_decode_mcu+0x524>
  switch (gScanType) {
 80102ea:	4ba9      	ldr	r3, [pc, #676]	; (8010590 <pjpeg_decode_mcu+0xad0>)
 80102ec:	781b      	ldrb	r3, [r3, #0]
 80102ee:	2b04      	cmp	r3, #4
 80102f0:	f200 80d7 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 80102f4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80102f8:	013d012b 	.word	0x013d012b
 80102fc:	019b01a5 	.word	0x019b01a5
 8010300:	01af      	.short	0x01af
            if ((k + r) > 63)
 8010302:	1919      	adds	r1, r3, r4
 8010304:	293f      	cmp	r1, #63	; 0x3f
 8010306:	f73f ac6d 	bgt.w	800fbe4 <pjpeg_decode_mcu+0x124>
        r = s >> 4;
 801030a:	b29b      	uxth	r3, r3
              gCoeffBuf[ZAG[k++]] = 0;
 801030c:	f04f 0c00 	mov.w	ip, #0
 8010310:	9e00      	ldr	r6, [sp, #0]
 8010312:	468e      	mov	lr, r1
 8010314:	499f      	ldr	r1, [pc, #636]	; (8010594 <pjpeg_decode_mcu+0xad4>)
              r--;
 8010316:	3b01      	subs	r3, #1
              gCoeffBuf[ZAG[k++]] = 0;
 8010318:	1c62      	adds	r2, r4, #1
              r--;
 801031a:	b29b      	uxth	r3, r3
              gCoeffBuf[ZAG[k++]] = 0;
 801031c:	570c      	ldrsb	r4, [r1, r4]
 801031e:	499e      	ldr	r1, [pc, #632]	; (8010598 <pjpeg_decode_mcu+0xad8>)
 8010320:	f821 c014 	strh.w	ip, [r1, r4, lsl #1]
 8010324:	b2d4      	uxtb	r4, r2
            while (r) {
 8010326:	2b00      	cmp	r3, #0
 8010328:	d1f4      	bne.n	8010314 <pjpeg_decode_mcu+0x854>
 801032a:	9600      	str	r6, [sp, #0]
 801032c:	fa5f f48e 	uxtb.w	r4, lr
 8010330:	e50b      	b.n	800fd4a <pjpeg_decode_mcu+0x28a>
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 8010332:	b203      	sxth	r3, r0
 8010334:	e413      	b.n	800fb5e <pjpeg_decode_mcu+0x9e>
  uint8 c = clamp(PJPG_DESCALE(gCoeffBuf[0]) + 128);
 8010336:	4b98      	ldr	r3, [pc, #608]	; (8010598 <pjpeg_decode_mcu+0xad8>)
 8010338:	881a      	ldrh	r2, [r3, #0]
 801033a:	3240      	adds	r2, #64	; 0x40
 801033c:	b292      	uxth	r2, r2
  if (x < 0)
 801033e:	0414      	lsls	r4, r2, #16
  int16 r = (uint16)x >> (uint8)n;
 8010340:	ea4f 13d2 	mov.w	r3, r2, lsr #7
  if (x < 0)
 8010344:	d503      	bpl.n	801034e <pjpeg_decode_mcu+0x88e>
    r |= replicateSignBit16(n);
 8010346:	ea6f 53c3 	mvn.w	r3, r3, lsl #23
 801034a:	ea6f 53d3 	mvn.w	r3, r3, lsr #23
  uint8 c = clamp(PJPG_DESCALE(gCoeffBuf[0]) + 128);
 801034e:	3380      	adds	r3, #128	; 0x80
 8010350:	b29b      	uxth	r3, r3
  if ((uint16)s > 255U) {
 8010352:	2bff      	cmp	r3, #255	; 0xff
 8010354:	d906      	bls.n	8010364 <pjpeg_decode_mcu+0x8a4>
  uint8 c = clamp(PJPG_DESCALE(gCoeffBuf[0]) + 128);
 8010356:	b21a      	sxth	r2, r3
    if (s < 0)
 8010358:	2a00      	cmp	r2, #0
 801035a:	f2c0 8505 	blt.w	8010d68 <pjpeg_decode_mcu+0x12a8>
    else if (s > 255)
 801035e:	2aff      	cmp	r2, #255	; 0xff
 8010360:	f300 81e9 	bgt.w	8010736 <pjpeg_decode_mcu+0xc76>
  return (uint8)s;
 8010364:	b2db      	uxtb	r3, r3
  switch (gScanType) {
 8010366:	4a8a      	ldr	r2, [pc, #552]	; (8010590 <pjpeg_decode_mcu+0xad0>)
 8010368:	7812      	ldrb	r2, [r2, #0]
 801036a:	2a04      	cmp	r2, #4
 801036c:	f200 8099 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 8010370:	e8df f012 	tbh	[pc, r2, lsl #1]
 8010374:	01a401de 	.word	0x01a401de
 8010378:	0190019a 	.word	0x0190019a
 801037c:	017d      	.short	0x017d
      crR = (c + ((c * 103U) >> 8U)) - 179;
 801037e:	b21a      	sxth	r2, r3
 8010380:	3bb3      	subs	r3, #179	; 0xb3
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 8010382:	4886      	ldr	r0, [pc, #536]	; (801059c <pjpeg_decode_mcu+0xadc>)
      crR = (c + ((c * 103U) >> 8U)) - 179;
 8010384:	eb02 0442 	add.w	r4, r2, r2, lsl #1
  b = a + b;
 8010388:	7801      	ldrb	r1, [r0, #0]
      crR = (c + ((c * 103U) >> 8U)) - 179;
 801038a:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 801038e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8010392:	eb03 2314 	add.w	r3, r3, r4, lsr #8
 8010396:	b29b      	uxth	r3, r3
  b = a + b;
 8010398:	4419      	add	r1, r3
 801039a:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 801039c:	29ff      	cmp	r1, #255	; 0xff
 801039e:	d906      	bls.n	80103ae <pjpeg_decode_mcu+0x8ee>
  b = a + b;
 80103a0:	b20c      	sxth	r4, r1
    if (b < 0)
 80103a2:	2c00      	cmp	r4, #0
 80103a4:	f2c0 86c1 	blt.w	801112a <pjpeg_decode_mcu+0x166a>
    else if (b > 255)
 80103a8:	2cff      	cmp	r4, #255	; 0xff
 80103aa:	f300 866e 	bgt.w	801108a <pjpeg_decode_mcu+0x15ca>
  return (uint8)b;
 80103ae:	b2c9      	uxtb	r1, r1
  b = a + b;
 80103b0:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 80103b4:	7001      	strb	r1, [r0, #0]
  b = a + b;
 80103b6:	441c      	add	r4, r3
 80103b8:	b2a4      	uxth	r4, r4
  if ((uint16)b > 255U) {
 80103ba:	2cff      	cmp	r4, #255	; 0xff
 80103bc:	d906      	bls.n	80103cc <pjpeg_decode_mcu+0x90c>
  b = a + b;
 80103be:	b221      	sxth	r1, r4
    if (b < 0)
 80103c0:	2900      	cmp	r1, #0
 80103c2:	f2c0 8683 	blt.w	80110cc <pjpeg_decode_mcu+0x160c>
    else if (b > 255)
 80103c6:	29ff      	cmp	r1, #255	; 0xff
 80103c8:	f300 8662 	bgt.w	8011090 <pjpeg_decode_mcu+0x15d0>
  return (uint8)b;
 80103cc:	b2e4      	uxtb	r4, r4
  b = a + b;
 80103ce:	f890 1080 	ldrb.w	r1, [r0, #128]	; 0x80
      gMCUBufR[64] = addAndClamp(gMCUBufR[64], crR);
 80103d2:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  b = a + b;
 80103d6:	4419      	add	r1, r3
 80103d8:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 80103da:	29ff      	cmp	r1, #255	; 0xff
 80103dc:	d906      	bls.n	80103ec <pjpeg_decode_mcu+0x92c>
  b = a + b;
 80103de:	b20c      	sxth	r4, r1
    if (b < 0)
 80103e0:	2c00      	cmp	r4, #0
 80103e2:	f2c0 8676 	blt.w	80110d2 <pjpeg_decode_mcu+0x1612>
    else if (b > 255)
 80103e6:	2cff      	cmp	r4, #255	; 0xff
 80103e8:	f300 8655 	bgt.w	8011096 <pjpeg_decode_mcu+0x15d6>
  return (uint8)b;
 80103ec:	b2c9      	uxtb	r1, r1
  b = a + b;
 80103ee:	f890 40c0 	ldrb.w	r4, [r0, #192]	; 0xc0
      gMCUBufR[128] = addAndClamp(gMCUBufR[128], crR);
 80103f2:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80
  b = a + b;
 80103f6:	4423      	add	r3, r4
 80103f8:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 80103fa:	2bff      	cmp	r3, #255	; 0xff
 80103fc:	d906      	bls.n	801040c <pjpeg_decode_mcu+0x94c>
  b = a + b;
 80103fe:	b219      	sxth	r1, r3
    if (b < 0)
 8010400:	2900      	cmp	r1, #0
 8010402:	f2c0 8669 	blt.w	80110d8 <pjpeg_decode_mcu+0x1618>
    else if (b > 255)
 8010406:	29ff      	cmp	r1, #255	; 0xff
 8010408:	f300 8648 	bgt.w	801109c <pjpeg_decode_mcu+0x15dc>
  return (uint8)b;
 801040c:	b2db      	uxtb	r3, r3
      crG = ((c * 183U) >> 8U) - 91;
 801040e:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
      gMCUBufR[192] = addAndClamp(gMCUBufR[192], crR);
 8010412:	f880 30c0 	strb.w	r3, [r0, #192]	; 0xc0
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 8010416:	4c62      	ldr	r4, [pc, #392]	; (80105a0 <pjpeg_decode_mcu+0xae0>)
      crG = ((c * 183U) >> 8U) - 91;
 8010418:	eb02 0381 	add.w	r3, r2, r1, lsl #2
  b = a - b;
 801041c:	7821      	ldrb	r1, [r4, #0]
      crG = ((c * 183U) >> 8U) - 91;
 801041e:	ebc3 0383 	rsb	r3, r3, r3, lsl #2
 8010422:	0a1b      	lsrs	r3, r3, #8
 8010424:	3b5b      	subs	r3, #91	; 0x5b
 8010426:	b29b      	uxth	r3, r3
  b = a - b;
 8010428:	1ac9      	subs	r1, r1, r3
 801042a:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 801042c:	29ff      	cmp	r1, #255	; 0xff
 801042e:	d906      	bls.n	801043e <pjpeg_decode_mcu+0x97e>
  b = a - b;
 8010430:	b20a      	sxth	r2, r1
    if (b < 0)
 8010432:	2a00      	cmp	r2, #0
 8010434:	f2c0 8653 	blt.w	80110de <pjpeg_decode_mcu+0x161e>
    else if (b > 255)
 8010438:	2aff      	cmp	r2, #255	; 0xff
 801043a:	f300 8632 	bgt.w	80110a2 <pjpeg_decode_mcu+0x15e2>
  return (uint8)b;
 801043e:	b2c9      	uxtb	r1, r1
  b = a - b;
 8010440:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 8010444:	7021      	strb	r1, [r4, #0]
  b = a - b;
 8010446:	1ad2      	subs	r2, r2, r3
 8010448:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 801044a:	2aff      	cmp	r2, #255	; 0xff
 801044c:	d906      	bls.n	801045c <pjpeg_decode_mcu+0x99c>
  b = a - b;
 801044e:	b211      	sxth	r1, r2
    if (b < 0)
 8010450:	2900      	cmp	r1, #0
 8010452:	f2c0 8635 	blt.w	80110c0 <pjpeg_decode_mcu+0x1600>
    else if (b > 255)
 8010456:	29ff      	cmp	r1, #255	; 0xff
 8010458:	f300 8626 	bgt.w	80110a8 <pjpeg_decode_mcu+0x15e8>
  return (uint8)b;
 801045c:	b2d2      	uxtb	r2, r2
  b = a - b;
 801045e:	f894 1080 	ldrb.w	r1, [r4, #128]	; 0x80
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], crG);
 8010462:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  b = a - b;
 8010466:	1ac9      	subs	r1, r1, r3
 8010468:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 801046a:	29ff      	cmp	r1, #255	; 0xff
 801046c:	d906      	bls.n	801047c <pjpeg_decode_mcu+0x9bc>
  b = a - b;
 801046e:	b20a      	sxth	r2, r1
    if (b < 0)
 8010470:	2a00      	cmp	r2, #0
 8010472:	f2c0 8628 	blt.w	80110c6 <pjpeg_decode_mcu+0x1606>
    else if (b > 255)
 8010476:	2aff      	cmp	r2, #255	; 0xff
 8010478:	f300 8619 	bgt.w	80110ae <pjpeg_decode_mcu+0x15ee>
  return (uint8)b;
 801047c:	b2c9      	uxtb	r1, r1
  b = a - b;
 801047e:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], crG);
 8010482:	f884 1080 	strb.w	r1, [r4, #128]	; 0x80
  b = a - b;
 8010486:	1ad3      	subs	r3, r2, r3
 8010488:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 801048a:	2bff      	cmp	r3, #255	; 0xff
 801048c:	d906      	bls.n	801049c <pjpeg_decode_mcu+0x9dc>
  b = a - b;
 801048e:	b21a      	sxth	r2, r3
    if (b < 0)
 8010490:	2a00      	cmp	r2, #0
 8010492:	f2c0 8612 	blt.w	80110ba <pjpeg_decode_mcu+0x15fa>
    else if (b > 255)
 8010496:	2aff      	cmp	r2, #255	; 0xff
 8010498:	f300 860c 	bgt.w	80110b4 <pjpeg_decode_mcu+0x15f4>
  return (uint8)b;
 801049c:	b2db      	uxtb	r3, r3
      gMCUBufG[192] = subAndClamp(gMCUBufG[192], crG);
 801049e:	f884 30c0 	strb.w	r3, [r4, #192]	; 0xc0
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 80104a2:	9a01      	ldr	r2, [sp, #4]
 80104a4:	9b03      	ldr	r3, [sp, #12]
 80104a6:	3201      	adds	r2, #1
 80104a8:	781b      	ldrb	r3, [r3, #0]
 80104aa:	b2d2      	uxtb	r2, r2
 80104ac:	4293      	cmp	r3, r2
 80104ae:	9201      	str	r2, [sp, #4]
 80104b0:	f63f ab2a 	bhi.w	800fb08 <pjpeg_decode_mcu+0x48>
  if ((status) || (gCallbackStatus))
 80104b4:	4b3b      	ldr	r3, [pc, #236]	; (80105a4 <pjpeg_decode_mcu+0xae4>)
 80104b6:	7818      	ldrb	r0, [r3, #0]
 80104b8:	2800      	cmp	r0, #0
 80104ba:	f47f ab99 	bne.w	800fbf0 <pjpeg_decode_mcu+0x130>
 80104be:	4b3a      	ldr	r3, [pc, #232]	; (80105a8 <pjpeg_decode_mcu+0xae8>)
 80104c0:	881b      	ldrh	r3, [r3, #0]
  gNumMCUSRemaining--;
 80104c2:	3b01      	subs	r3, #1
 80104c4:	4a38      	ldr	r2, [pc, #224]	; (80105a8 <pjpeg_decode_mcu+0xae8>)
  return 0;
 80104c6:	2000      	movs	r0, #0
  gNumMCUSRemaining--;
 80104c8:	8013      	strh	r3, [r2, #0]
  return 0;
 80104ca:	f7ff bb91 	b.w	800fbf0 <pjpeg_decode_mcu+0x130>
 80104ce:	b2db      	uxtb	r3, r3
 80104d0:	e6eb      	b.n	80102aa <pjpeg_decode_mcu+0x7ea>
 80104d2:	b2db      	uxtb	r3, r3
 80104d4:	e704      	b.n	80102e0 <pjpeg_decode_mcu+0x820>
 80104d6:	b2d2      	uxtb	r2, r2
 80104d8:	e6cc      	b.n	8010274 <pjpeg_decode_mcu+0x7b4>
 80104da:	b2d2      	uxtb	r2, r2
 80104dc:	e6af      	b.n	801023e <pjpeg_decode_mcu+0x77e>
 80104de:	b2c0      	uxtb	r0, r0
 80104e0:	e693      	b.n	801020a <pjpeg_decode_mcu+0x74a>
 80104e2:	b2c0      	uxtb	r0, r0
 80104e4:	e671      	b.n	80101ca <pjpeg_decode_mcu+0x70a>
 80104e6:	b2c0      	uxtb	r0, r0
 80104e8:	e650      	b.n	801018c <pjpeg_decode_mcu+0x6cc>
 80104ea:	b2c0      	uxtb	r0, r0
 80104ec:	e62f      	b.n	801014e <pjpeg_decode_mcu+0x68e>
 80104ee:	b2d3      	uxtb	r3, r2
 80104f0:	e569      	b.n	800ffc6 <pjpeg_decode_mcu+0x506>
  return getBits(numBits, 1);
 80104f2:	f7fe f8f7 	bl	800e6e4 <getBits.constprop.6>
 80104f6:	f7ff bb22 	b.w	800fb3e <pjpeg_decode_mcu+0x7e>
    if (s < 0)
 80104fa:	2300      	movs	r3, #0
 80104fc:	e6d5      	b.n	80102aa <pjpeg_decode_mcu+0x7ea>
 80104fe:	2200      	movs	r2, #0
 8010500:	e6b8      	b.n	8010274 <pjpeg_decode_mcu+0x7b4>
 8010502:	2300      	movs	r3, #0
 8010504:	e6ec      	b.n	80102e0 <pjpeg_decode_mcu+0x820>
 8010506:	2200      	movs	r2, #0
 8010508:	e699      	b.n	801023e <pjpeg_decode_mcu+0x77e>
 801050a:	2000      	movs	r0, #0
 801050c:	e67d      	b.n	801020a <pjpeg_decode_mcu+0x74a>
 801050e:	2000      	movs	r0, #0
 8010510:	e65b      	b.n	80101ca <pjpeg_decode_mcu+0x70a>
 8010512:	2000      	movs	r0, #0
 8010514:	e63a      	b.n	801018c <pjpeg_decode_mcu+0x6cc>
 8010516:	2000      	movs	r0, #0
 8010518:	e619      	b.n	801014e <pjpeg_decode_mcu+0x68e>
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 801051a:	4a24      	ldr	r2, [pc, #144]	; (80105ac <pjpeg_decode_mcu+0xaec>)
 801051c:	9203      	str	r2, [sp, #12]
 801051e:	7812      	ldrb	r2, [r2, #0]
 8010520:	2a00      	cmp	r2, #0
 8010522:	f47f aaec 	bne.w	800fafe <pjpeg_decode_mcu+0x3e>
 8010526:	e7cc      	b.n	80104c2 <pjpeg_decode_mcu+0xa02>
      while (k < 64)
 8010528:	2c3f      	cmp	r4, #63	; 0x3f
 801052a:	f63f ac26 	bhi.w	800fd7a <pjpeg_decode_mcu+0x2ba>
 801052e:	4b20      	ldr	r3, [pc, #128]	; (80105b0 <pjpeg_decode_mcu+0xaf0>)
 8010530:	f1c4 023f 	rsb	r2, r4, #63	; 0x3f
 8010534:	4917      	ldr	r1, [pc, #92]	; (8010594 <pjpeg_decode_mcu+0xad4>)
 8010536:	4423      	add	r3, r4
 8010538:	440c      	add	r4, r1
 801053a:	fa53 f282 	uxtab	r2, r3, r2
        gCoeffBuf[ZAG[k++]] = 0;
 801053e:	f914 3b01 	ldrsb.w	r3, [r4], #1
 8010542:	4915      	ldr	r1, [pc, #84]	; (8010598 <pjpeg_decode_mcu+0xad8>)
      while (k < 64)
 8010544:	42a2      	cmp	r2, r4
        gCoeffBuf[ZAG[k++]] = 0;
 8010546:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
      while (k < 64)
 801054a:	d1f8      	bne.n	801053e <pjpeg_decode_mcu+0xa7e>
 801054c:	e415      	b.n	800fd7a <pjpeg_decode_mcu+0x2ba>
  int16 *pSrc = gCoeffBuf;
 801054e:	4a12      	ldr	r2, [pc, #72]	; (8010598 <pjpeg_decode_mcu+0xad8>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010550:	4d18      	ldr	r5, [pc, #96]	; (80105b4 <pjpeg_decode_mcu+0xaf4>)
 8010552:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010556:	4c12      	ldr	r4, [pc, #72]	; (80105a0 <pjpeg_decode_mcu+0xae0>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010558:	4810      	ldr	r0, [pc, #64]	; (801059c <pjpeg_decode_mcu+0xadc>)
    uint8 c = (uint8)*pSrc++;
 801055a:	f832 3b02 	ldrh.w	r3, [r2], #2
 801055e:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010560:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010562:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010566:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 801056a:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 801056e:	d1f4      	bne.n	801055a <pjpeg_decode_mcu+0xa9a>
 8010570:	e797      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
    switch (mcuBlock) {
 8010572:	9b01      	ldr	r3, [sp, #4]
 8010574:	2b01      	cmp	r3, #1
 8010576:	f000 84f4 	beq.w	8010f62 <pjpeg_decode_mcu+0x14a2>
 801057a:	f0c0 84df 	bcc.w	8010f3c <pjpeg_decode_mcu+0x147c>
 801057e:	2b02      	cmp	r3, #2
 8010580:	d18f      	bne.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  uint8 *pDstG = gMCUBufG + dstOfs;
 8010582:	4807      	ldr	r0, [pc, #28]	; (80105a0 <pjpeg_decode_mcu+0xae0>)
 8010584:	4c0c      	ldr	r4, [pc, #48]	; (80105b8 <pjpeg_decode_mcu+0xaf8>)
 8010586:	f100 0640 	add.w	r6, r0, #64	; 0x40
  int16 *pSrc = gCoeffBuf;
 801058a:	4d03      	ldr	r5, [pc, #12]	; (8010598 <pjpeg_decode_mcu+0xad8>)
 801058c:	e03a      	b.n	8010604 <pjpeg_decode_mcu+0xb44>
 801058e:	bf00      	nop
 8010590:	2000cf06 	.word	0x2000cf06
 8010594:	080322c0 	.word	0x080322c0
 8010598:	2000c5dc 	.word	0x2000c5dc
 801059c:	2000ccec 	.word	0x2000ccec
 80105a0:	2000cbec 	.word	0x2000cbec
 80105a4:	2000c5d9 	.word	0x2000c5d9
 80105a8:	2000cdfc 	.word	0x2000cdfc
 80105ac:	2000cdf2 	.word	0x2000cdf2
 80105b0:	080322c1 	.word	0x080322c1
 80105b4:	2000caec 	.word	0x2000caec
 80105b8:	2000cceb 	.word	0x2000cceb
  b = a + b;
 80105bc:	b211      	sxth	r1, r2
    if (b < 0)
 80105be:	2900      	cmp	r1, #0
 80105c0:	f2c0 83ce 	blt.w	8010d60 <pjpeg_decode_mcu+0x12a0>
    else if (b > 255)
 80105c4:	29ff      	cmp	r1, #255	; 0xff
 80105c6:	dd30      	ble.n	801062a <pjpeg_decode_mcu+0xb6a>
      return 255;
 80105c8:	22ff      	movs	r2, #255	; 0xff
    crG = ((cr * 183U) >> 8U) - 91;
 80105ca:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
    pDstR[0] = addAndClamp(pDstR[0], crR);
 80105ce:	7022      	strb	r2, [r4, #0]
  b = a - b;
 80105d0:	7802      	ldrb	r2, [r0, #0]
    crG = ((cr * 183U) >> 8U) - 91;
 80105d2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80105d6:	ebc3 0383 	rsb	r3, r3, r3, lsl #2
 80105da:	0a1b      	lsrs	r3, r3, #8
  b = a - b;
 80105dc:	f1c3 035b 	rsb	r3, r3, #91	; 0x5b
 80105e0:	4413      	add	r3, r2
 80105e2:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 80105e4:	2bff      	cmp	r3, #255	; 0xff
 80105e6:	f240 83b9 	bls.w	8010d5c <pjpeg_decode_mcu+0x129c>
  b = a - b;
 80105ea:	b21a      	sxth	r2, r3
    if (b < 0)
 80105ec:	2a00      	cmp	r2, #0
 80105ee:	f2c0 83b9 	blt.w	8010d64 <pjpeg_decode_mcu+0x12a4>
    else if (b > 255)
 80105f2:	2aff      	cmp	r2, #255	; 0xff
 80105f4:	f340 83b2 	ble.w	8010d5c <pjpeg_decode_mcu+0x129c>
      return 255;
 80105f8:	23ff      	movs	r3, #255	; 0xff
    pDstG[0] = subAndClamp(pDstG[0], crG);
 80105fa:	f800 3b01 	strb.w	r3, [r0], #1
  for (i = 64; i > 0; i--) {
 80105fe:	42b0      	cmp	r0, r6
 8010600:	f43f af4f 	beq.w	80104a2 <pjpeg_decode_mcu+0x9e2>
    uint8 cr = (uint8)*pSrc++;
 8010604:	f935 1b02 	ldrsh.w	r1, [r5], #2
  b = a + b;
 8010608:	f814 2f01 	ldrb.w	r2, [r4, #1]!
    uint8 cr = (uint8)*pSrc++;
 801060c:	b2c9      	uxtb	r1, r1
    crR = (cr + ((cr * 103U) >> 8U)) - 179;
 801060e:	b20b      	sxth	r3, r1
  b = a + b;
 8010610:	440a      	add	r2, r1
    crR = (cr + ((cr * 103U) >> 8U)) - 179;
 8010612:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  b = a + b;
 8010616:	3ab3      	subs	r2, #179	; 0xb3
    crR = (cr + ((cr * 103U) >> 8U)) - 179;
 8010618:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 801061c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  b = a + b;
 8010620:	eb02 2211 	add.w	r2, r2, r1, lsr #8
 8010624:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 8010626:	2aff      	cmp	r2, #255	; 0xff
 8010628:	d8c8      	bhi.n	80105bc <pjpeg_decode_mcu+0xafc>
  return (uint8)b;
 801062a:	b2d2      	uxtb	r2, r2
 801062c:	e7cd      	b.n	80105ca <pjpeg_decode_mcu+0xb0a>
    switch (mcuBlock) {
 801062e:	9b01      	ldr	r3, [sp, #4]
 8010630:	2b03      	cmp	r3, #3
 8010632:	f63f af36 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 8010636:	e8df f013 	tbh	[pc, r3, lsl #1]
 801063a:	00ad      	.short	0x00ad
 801063c:	01a8009b 	.word	0x01a8009b
 8010640:	019f      	.short	0x019f
    switch (mcuBlock) {
 8010642:	9b01      	ldr	r3, [sp, #4]
 8010644:	2b03      	cmp	r3, #3
 8010646:	f63f af2c 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 801064a:	e8df f013 	tbh	[pc, r3, lsl #1]
 801064e:	00c7      	.short	0x00c7
 8010650:	00e200b5 	.word	0x00e200b5
 8010654:	00d9      	.short	0x00d9
    switch (mcuBlock) {
 8010656:	9b01      	ldr	r3, [sp, #4]
 8010658:	2b05      	cmp	r3, #5
 801065a:	f63f af22 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 801065e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8010662:	0292      	.short	0x0292
 8010664:	026e0280 	.word	0x026e0280
 8010668:	02b5025c 	.word	0x02b5025c
 801066c:	02a4      	.short	0x02a4
    switch (mcuBlock) {
 801066e:	9a01      	ldr	r2, [sp, #4]
 8010670:	2a05      	cmp	r2, #5
 8010672:	f63f af16 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 8010676:	a101      	add	r1, pc, #4	; (adr r1, 801067c <pjpeg_decode_mcu+0xbbc>)
 8010678:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801067c:	0801073b 	.word	0x0801073b
 8010680:	08010749 	.word	0x08010749
 8010684:	0801075d 	.word	0x0801075d
 8010688:	08010bef 	.word	0x08010bef
 801068c:	08010c39 	.word	0x08010c39
 8010690:	0801037f 	.word	0x0801037f
    switch (mcuBlock) {
 8010694:	9a01      	ldr	r2, [sp, #4]
 8010696:	2a03      	cmp	r2, #3
 8010698:	f63f af03 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 801069c:	e8df f012 	tbh	[pc, r2, lsl #1]
 80106a0:	005e004d 	.word	0x005e004d
 80106a4:	00c20118 	.word	0x00c20118
    switch (mcuBlock) {
 80106a8:	9a01      	ldr	r2, [sp, #4]
 80106aa:	2a03      	cmp	r2, #3
 80106ac:	f63f aef9 	bhi.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 80106b0:	e8df f012 	tbh	[pc, r2, lsl #1]
 80106b4:	004a0043 	.word	0x004a0043
 80106b8:	018801df 	.word	0x018801df
    switch (mcuBlock) {
 80106bc:	9a01      	ldr	r2, [sp, #4]
 80106be:	2a01      	cmp	r2, #1
 80106c0:	f000 83ee 	beq.w	8010ea0 <pjpeg_decode_mcu+0x13e0>
 80106c4:	d339      	bcc.n	801073a <pjpeg_decode_mcu+0xc7a>
 80106c6:	2a02      	cmp	r2, #2
 80106c8:	f47f aeeb 	bne.w	80104a2 <pjpeg_decode_mcu+0x9e2>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80106cc:	b21a      	sxth	r2, r3
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 80106ce:	48b3      	ldr	r0, [pc, #716]	; (801099c <pjpeg_decode_mcu+0xedc>)
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80106d0:	eb02 0442 	add.w	r4, r2, r2, lsl #1
  b = a + b;
 80106d4:	7801      	ldrb	r1, [r0, #0]
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80106d6:	eb04 1404 	add.w	r4, r4, r4, lsl #4
  b = a + b;
 80106da:	39b3      	subs	r1, #179	; 0xb3
 80106dc:	440b      	add	r3, r1
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80106de:	eb02 0144 	add.w	r1, r2, r4, lsl #1
  b = a + b;
 80106e2:	eb03 2311 	add.w	r3, r3, r1, lsr #8
 80106e6:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 80106e8:	2bff      	cmp	r3, #255	; 0xff
 80106ea:	f240 8478 	bls.w	8010fde <pjpeg_decode_mcu+0x151e>
  b = a + b;
 80106ee:	b219      	sxth	r1, r3
    if (b < 0)
 80106f0:	2900      	cmp	r1, #0
 80106f2:	f2c0 84bf 	blt.w	8011074 <pjpeg_decode_mcu+0x15b4>
    else if (b > 255)
 80106f6:	29ff      	cmp	r1, #255	; 0xff
 80106f8:	f340 8471 	ble.w	8010fde <pjpeg_decode_mcu+0x151e>
      return 255;
 80106fc:	23ff      	movs	r3, #255	; 0xff
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 80106fe:	4ca8      	ldr	r4, [pc, #672]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      crG = ((c * 183U) >> 8U) - 91;
 8010700:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 8010704:	7003      	strb	r3, [r0, #0]
      crG = ((c * 183U) >> 8U) - 91;
 8010706:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  b = a - b;
 801070a:	7823      	ldrb	r3, [r4, #0]
      crG = ((c * 183U) >> 8U) - 91;
 801070c:	ebc2 0282 	rsb	r2, r2, r2, lsl #2
  b = a - b;
 8010710:	335b      	adds	r3, #91	; 0x5b
 8010712:	eba3 2312 	sub.w	r3, r3, r2, lsr #8
 8010716:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010718:	2bff      	cmp	r3, #255	; 0xff
 801071a:	d906      	bls.n	801072a <pjpeg_decode_mcu+0xc6a>
  b = a - b;
 801071c:	b21a      	sxth	r2, r3
    if (b < 0)
 801071e:	2a00      	cmp	r2, #0
 8010720:	f2c0 848a 	blt.w	8011038 <pjpeg_decode_mcu+0x1578>
    else if (b > 255)
 8010724:	2aff      	cmp	r2, #255	; 0xff
 8010726:	f300 84e8 	bgt.w	80110fa <pjpeg_decode_mcu+0x163a>
  return (uint8)b;
 801072a:	b2db      	uxtb	r3, r3
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 801072c:	7023      	strb	r3, [r4, #0]
 801072e:	e6b8      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
    gMCUBufR[0] = c;
 8010730:	4a9a      	ldr	r2, [pc, #616]	; (801099c <pjpeg_decode_mcu+0xedc>)
 8010732:	7013      	strb	r3, [r2, #0]
 8010734:	e6b5      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      return 255;
 8010736:	23ff      	movs	r3, #255	; 0xff
 8010738:	e615      	b.n	8010366 <pjpeg_decode_mcu+0x8a6>
      gMCUBufR[0] = c;
 801073a:	4a98      	ldr	r2, [pc, #608]	; (801099c <pjpeg_decode_mcu+0xedc>)
      gMCUBufG[0] = c;
 801073c:	4998      	ldr	r1, [pc, #608]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      gMCUBufR[0] = c;
 801073e:	7013      	strb	r3, [r2, #0]
      gMCUBufB[0] = c;
 8010740:	4a98      	ldr	r2, [pc, #608]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
      gMCUBufG[0] = c;
 8010742:	700b      	strb	r3, [r1, #0]
      gMCUBufB[0] = c;
 8010744:	7013      	strb	r3, [r2, #0]
 8010746:	e6ac      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      gMCUBufR[64] = c;
 8010748:	4a94      	ldr	r2, [pc, #592]	; (801099c <pjpeg_decode_mcu+0xedc>)
      gMCUBufG[64] = c;
 801074a:	4995      	ldr	r1, [pc, #596]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      gMCUBufR[64] = c;
 801074c:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
      gMCUBufB[64] = c;
 8010750:	4a94      	ldr	r2, [pc, #592]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
      gMCUBufG[64] = c;
 8010752:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
      gMCUBufB[64] = c;
 8010756:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
 801075a:	e6a2      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      gMCUBufR[128] = c;
 801075c:	4a8f      	ldr	r2, [pc, #572]	; (801099c <pjpeg_decode_mcu+0xedc>)
      gMCUBufG[128] = c;
 801075e:	4990      	ldr	r1, [pc, #576]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      gMCUBufR[128] = c;
 8010760:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
      gMCUBufB[128] = c;
 8010764:	4a8f      	ldr	r2, [pc, #572]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
      gMCUBufG[128] = c;
 8010766:	f881 3080 	strb.w	r3, [r1, #128]	; 0x80
      gMCUBufB[128] = c;
 801076a:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
 801076e:	e698      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010770:	4a8d      	ldr	r2, [pc, #564]	; (80109a8 <pjpeg_decode_mcu+0xee8>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010772:	4d8e      	ldr	r5, [pc, #568]	; (80109ac <pjpeg_decode_mcu+0xeec>)
 8010774:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010778:	4c8d      	ldr	r4, [pc, #564]	; (80109b0 <pjpeg_decode_mcu+0xef0>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 801077a:	488e      	ldr	r0, [pc, #568]	; (80109b4 <pjpeg_decode_mcu+0xef4>)
    uint8 c = (uint8)*pSrc++;
 801077c:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010780:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010782:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010784:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010788:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 801078c:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010790:	d1f4      	bne.n	801077c <pjpeg_decode_mcu+0xcbc>
 8010792:	e686      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010794:	4a84      	ldr	r2, [pc, #528]	; (80109a8 <pjpeg_decode_mcu+0xee8>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010796:	4d83      	ldr	r5, [pc, #524]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
 8010798:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 801079c:	4c80      	ldr	r4, [pc, #512]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 801079e:	487f      	ldr	r0, [pc, #508]	; (801099c <pjpeg_decode_mcu+0xedc>)
    uint8 c = (uint8)*pSrc++;
 80107a0:	f832 3b02 	ldrh.w	r3, [r2], #2
 80107a4:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 80107a6:	428a      	cmp	r2, r1
    *pRDst++ = c;
 80107a8:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 80107ac:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 80107b0:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 80107b4:	d1f4      	bne.n	80107a0 <pjpeg_decode_mcu+0xce0>
 80107b6:	e674      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 80107b8:	4a7b      	ldr	r2, [pc, #492]	; (80109a8 <pjpeg_decode_mcu+0xee8>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 80107ba:	4d7f      	ldr	r5, [pc, #508]	; (80109b8 <pjpeg_decode_mcu+0xef8>)
 80107bc:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 80107c0:	4c7e      	ldr	r4, [pc, #504]	; (80109bc <pjpeg_decode_mcu+0xefc>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 80107c2:	487f      	ldr	r0, [pc, #508]	; (80109c0 <pjpeg_decode_mcu+0xf00>)
    uint8 c = (uint8)*pSrc++;
 80107c4:	f832 3b02 	ldrh.w	r3, [r2], #2
 80107c8:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 80107ca:	428a      	cmp	r2, r1
    *pRDst++ = c;
 80107cc:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 80107d0:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 80107d4:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 80107d8:	d1f4      	bne.n	80107c4 <pjpeg_decode_mcu+0xd04>
 80107da:	e662      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 80107dc:	4a72      	ldr	r2, [pc, #456]	; (80109a8 <pjpeg_decode_mcu+0xee8>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 80107de:	4d71      	ldr	r5, [pc, #452]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
 80107e0:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 80107e4:	4c6e      	ldr	r4, [pc, #440]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 80107e6:	486d      	ldr	r0, [pc, #436]	; (801099c <pjpeg_decode_mcu+0xedc>)
    uint8 c = (uint8)*pSrc++;
 80107e8:	f832 3b02 	ldrh.w	r3, [r2], #2
 80107ec:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 80107ee:	428a      	cmp	r2, r1
    *pRDst++ = c;
 80107f0:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 80107f4:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 80107f8:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 80107fc:	d1f4      	bne.n	80107e8 <pjpeg_decode_mcu+0xd28>
 80107fe:	e650      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCrH(0, 0);
 8010800:	2100      	movs	r1, #0
 8010802:	4608      	mov	r0, r1
 8010804:	f7fd fcba 	bl	800e17c <upsampleCrH>
      upsampleCrH(4, 64);
 8010808:	2140      	movs	r1, #64	; 0x40
 801080a:	2004      	movs	r0, #4
 801080c:	f7fd fcb6 	bl	800e17c <upsampleCrH>
 8010810:	e647      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCbH(0, 0);
 8010812:	2100      	movs	r1, #0
 8010814:	4608      	mov	r0, r1
 8010816:	f7fd fa87 	bl	800dd28 <upsampleCbH>
      upsampleCbH(4, 64);
 801081a:	2140      	movs	r1, #64	; 0x40
 801081c:	2004      	movs	r0, #4
 801081e:	f7fd fa83 	bl	800dd28 <upsampleCbH>
 8010822:	e63e      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 8010824:	b21a      	sxth	r2, r3
 8010826:	3bb3      	subs	r3, #179	; 0xb3
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 8010828:	485c      	ldr	r0, [pc, #368]	; (801099c <pjpeg_decode_mcu+0xedc>)
      crR = (c + ((c * 103U) >> 8U)) - 179;
 801082a:	eb02 0442 	add.w	r4, r2, r2, lsl #1
  b = a + b;
 801082e:	7801      	ldrb	r1, [r0, #0]
      crR = (c + ((c * 103U) >> 8U)) - 179;
 8010830:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8010834:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8010838:	eb03 2314 	add.w	r3, r3, r4, lsr #8
 801083c:	b29b      	uxth	r3, r3
  b = a + b;
 801083e:	4419      	add	r1, r3
 8010840:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010842:	29ff      	cmp	r1, #255	; 0xff
 8010844:	f240 83ce 	bls.w	8010fe4 <pjpeg_decode_mcu+0x1524>
  b = a + b;
 8010848:	b20c      	sxth	r4, r1
    if (b < 0)
 801084a:	2c00      	cmp	r4, #0
 801084c:	f2c0 8400 	blt.w	8011050 <pjpeg_decode_mcu+0x1590>
    else if (b > 255)
 8010850:	2cff      	cmp	r4, #255	; 0xff
 8010852:	f340 83c7 	ble.w	8010fe4 <pjpeg_decode_mcu+0x1524>
      return 255;
 8010856:	21ff      	movs	r1, #255	; 0xff
  b = a + b;
 8010858:	f890 4080 	ldrb.w	r4, [r0, #128]	; 0x80
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 801085c:	7001      	strb	r1, [r0, #0]
  b = a + b;
 801085e:	4423      	add	r3, r4
 8010860:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010862:	2bff      	cmp	r3, #255	; 0xff
 8010864:	f240 83c0 	bls.w	8010fe8 <pjpeg_decode_mcu+0x1528>
  b = a + b;
 8010868:	b219      	sxth	r1, r3
    if (b < 0)
 801086a:	2900      	cmp	r1, #0
 801086c:	f2c0 83d8 	blt.w	8011020 <pjpeg_decode_mcu+0x1560>
    else if (b > 255)
 8010870:	29ff      	cmp	r1, #255	; 0xff
 8010872:	f340 83b9 	ble.w	8010fe8 <pjpeg_decode_mcu+0x1528>
      return 255;
 8010876:	23ff      	movs	r3, #255	; 0xff
      crG = ((c * 183U) >> 8U) - 91;
 8010878:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
      gMCUBufR[128] = addAndClamp(gMCUBufR[128], crR);
 801087c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 8010880:	4c47      	ldr	r4, [pc, #284]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      crG = ((c * 183U) >> 8U) - 91;
 8010882:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  b = a - b;
 8010886:	7821      	ldrb	r1, [r4, #0]
      crG = ((c * 183U) >> 8U) - 91;
 8010888:	ebc2 0282 	rsb	r2, r2, r2, lsl #2
 801088c:	0a13      	lsrs	r3, r2, #8
 801088e:	3b5b      	subs	r3, #91	; 0x5b
 8010890:	b29b      	uxth	r3, r3
  b = a - b;
 8010892:	1ac9      	subs	r1, r1, r3
 8010894:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010896:	29ff      	cmp	r1, #255	; 0xff
 8010898:	f240 83b0 	bls.w	8010ffc <pjpeg_decode_mcu+0x153c>
  b = a - b;
 801089c:	b20a      	sxth	r2, r1
    if (b < 0)
 801089e:	2a00      	cmp	r2, #0
 80108a0:	f2c0 83d4 	blt.w	801104c <pjpeg_decode_mcu+0x158c>
    else if (b > 255)
 80108a4:	2aff      	cmp	r2, #255	; 0xff
 80108a6:	f340 83a9 	ble.w	8010ffc <pjpeg_decode_mcu+0x153c>
      return 255;
 80108aa:	21ff      	movs	r1, #255	; 0xff
  b = a - b;
 80108ac:	f894 2080 	ldrb.w	r2, [r4, #128]	; 0x80
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 80108b0:	7021      	strb	r1, [r4, #0]
  b = a - b;
 80108b2:	1ad3      	subs	r3, r2, r3
 80108b4:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 80108b6:	2bff      	cmp	r3, #255	; 0xff
 80108b8:	d906      	bls.n	80108c8 <pjpeg_decode_mcu+0xe08>
  b = a - b;
 80108ba:	b21a      	sxth	r2, r3
    if (b < 0)
 80108bc:	2a00      	cmp	r2, #0
 80108be:	f2c0 83c9 	blt.w	8011054 <pjpeg_decode_mcu+0x1594>
    else if (b > 255)
 80108c2:	2aff      	cmp	r2, #255	; 0xff
 80108c4:	f300 840e 	bgt.w	80110e4 <pjpeg_decode_mcu+0x1624>
  return (uint8)b;
 80108c8:	b2db      	uxtb	r3, r3
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], crG);
 80108ca:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 80108ce:	e5e8      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      cbG = ((c * 88U) >> 8U) - 44U;
 80108d0:	b21a      	sxth	r2, r3
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 80108d2:	4c33      	ldr	r4, [pc, #204]	; (80109a0 <pjpeg_decode_mcu+0xee0>)
      cbG = ((c * 88U) >> 8U) - 44U;
 80108d4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  b = a - b;
 80108d8:	7820      	ldrb	r0, [r4, #0]
      cbG = ((c * 88U) >> 8U) - 44U;
 80108da:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80108de:	0949      	lsrs	r1, r1, #5
 80108e0:	392c      	subs	r1, #44	; 0x2c
 80108e2:	b28d      	uxth	r5, r1
  b = a - b;
 80108e4:	1b40      	subs	r0, r0, r5
 80108e6:	b280      	uxth	r0, r0
  if ((uint16)b > 255U) {
 80108e8:	28ff      	cmp	r0, #255	; 0xff
 80108ea:	f240 8385 	bls.w	8010ff8 <pjpeg_decode_mcu+0x1538>
  b = a - b;
 80108ee:	b201      	sxth	r1, r0
    if (b < 0)
 80108f0:	2900      	cmp	r1, #0
 80108f2:	f2c0 83bb 	blt.w	801106c <pjpeg_decode_mcu+0x15ac>
    else if (b > 255)
 80108f6:	29ff      	cmp	r1, #255	; 0xff
 80108f8:	f340 837e 	ble.w	8010ff8 <pjpeg_decode_mcu+0x1538>
      return 255;
 80108fc:	20ff      	movs	r0, #255	; 0xff
  b = a - b;
 80108fe:	f894 1080 	ldrb.w	r1, [r4, #128]	; 0x80
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010902:	7020      	strb	r0, [r4, #0]
  b = a - b;
 8010904:	1b49      	subs	r1, r1, r5
 8010906:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010908:	29ff      	cmp	r1, #255	; 0xff
 801090a:	f240 8373 	bls.w	8010ff4 <pjpeg_decode_mcu+0x1534>
  b = a - b;
 801090e:	b208      	sxth	r0, r1
    if (b < 0)
 8010910:	2800      	cmp	r0, #0
 8010912:	f2c0 83a9 	blt.w	8011068 <pjpeg_decode_mcu+0x15a8>
    else if (b > 255)
 8010916:	28ff      	cmp	r0, #255	; 0xff
 8010918:	f340 836c 	ble.w	8010ff4 <pjpeg_decode_mcu+0x1534>
      return 255;
 801091c:	21ff      	movs	r1, #255	; 0xff
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 801091e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010922:	f1a3 00e3 	sub.w	r0, r3, #227	; 0xe3
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], cbG);
 8010926:	f884 1080 	strb.w	r1, [r4, #128]	; 0x80
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 801092a:	eb02 1242 	add.w	r2, r2, r2, lsl #5
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 801092e:	491d      	ldr	r1, [pc, #116]	; (80109a4 <pjpeg_decode_mcu+0xee4>)
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010930:	f3c2 13d7 	ubfx	r3, r2, #7, #24
  b = a + b;
 8010934:	780a      	ldrb	r2, [r1, #0]
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010936:	4403      	add	r3, r0
 8010938:	b29b      	uxth	r3, r3
  b = a + b;
 801093a:	441a      	add	r2, r3
 801093c:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 801093e:	2aff      	cmp	r2, #255	; 0xff
 8010940:	f240 8354 	bls.w	8010fec <pjpeg_decode_mcu+0x152c>
  b = a + b;
 8010944:	b210      	sxth	r0, r2
    if (b < 0)
 8010946:	2800      	cmp	r0, #0
 8010948:	f2c0 8372 	blt.w	8011030 <pjpeg_decode_mcu+0x1570>
    else if (b > 255)
 801094c:	28ff      	cmp	r0, #255	; 0xff
 801094e:	f340 834d 	ble.w	8010fec <pjpeg_decode_mcu+0x152c>
      return 255;
 8010952:	22ff      	movs	r2, #255	; 0xff
  b = a + b;
 8010954:	f891 0080 	ldrb.w	r0, [r1, #128]	; 0x80
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010958:	700a      	strb	r2, [r1, #0]
  b = a + b;
 801095a:	4403      	add	r3, r0
 801095c:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 801095e:	2bff      	cmp	r3, #255	; 0xff
 8010960:	d906      	bls.n	8010970 <pjpeg_decode_mcu+0xeb0>
  b = a + b;
 8010962:	b21a      	sxth	r2, r3
    if (b < 0)
 8010964:	2a00      	cmp	r2, #0
 8010966:	f2c0 8359 	blt.w	801101c <pjpeg_decode_mcu+0x155c>
    else if (b > 255)
 801096a:	2aff      	cmp	r2, #255	; 0xff
 801096c:	f300 83c9 	bgt.w	8011102 <pjpeg_decode_mcu+0x1642>
  return (uint8)b;
 8010970:	b2db      	uxtb	r3, r3
      gMCUBufB[128] = addAndClamp(gMCUBufB[128], cbB);
 8010972:	f881 3080 	strb.w	r3, [r1, #128]	; 0x80
 8010976:	e594      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCrV(0, 0);
 8010978:	2100      	movs	r1, #0
 801097a:	4608      	mov	r0, r1
 801097c:	f7fd fc94 	bl	800e2a8 <upsampleCrV>
      upsampleCrV(4 * 8, 128);
 8010980:	2180      	movs	r1, #128	; 0x80
 8010982:	2020      	movs	r0, #32
 8010984:	f7fd fc90 	bl	800e2a8 <upsampleCrV>
 8010988:	e58b      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCbV(0, 0);
 801098a:	2100      	movs	r1, #0
 801098c:	4608      	mov	r0, r1
 801098e:	f7fd fa65 	bl	800de5c <upsampleCbV>
      upsampleCbV(4 * 8, 128);
 8010992:	2180      	movs	r1, #128	; 0x80
 8010994:	2020      	movs	r0, #32
 8010996:	f7fd fa61 	bl	800de5c <upsampleCbV>
 801099a:	e582      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
 801099c:	2000ccec 	.word	0x2000ccec
 80109a0:	2000cbec 	.word	0x2000cbec
 80109a4:	2000caec 	.word	0x2000caec
 80109a8:	2000c5dc 	.word	0x2000c5dc
 80109ac:	2000cb6c 	.word	0x2000cb6c
 80109b0:	2000cc6c 	.word	0x2000cc6c
 80109b4:	2000cd6c 	.word	0x2000cd6c
 80109b8:	2000cb2c 	.word	0x2000cb2c
 80109bc:	2000cc2c 	.word	0x2000cc2c
 80109c0:	2000cd2c 	.word	0x2000cd2c
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80109c4:	b21a      	sxth	r2, r3
 80109c6:	f1a3 01b3 	sub.w	r1, r3, #179	; 0xb3
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 80109ca:	488e      	ldr	r0, [pc, #568]	; (8010c04 <pjpeg_decode_mcu+0x1144>)
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80109cc:	eb02 0442 	add.w	r4, r2, r2, lsl #1
  b = a + b;
 80109d0:	7803      	ldrb	r3, [r0, #0]
      crR = (c + ((c * 103U) >> 8U)) - 179;
 80109d2:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 80109d6:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 80109da:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80109de:	b289      	uxth	r1, r1
  b = a + b;
 80109e0:	440b      	add	r3, r1
 80109e2:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 80109e4:	2bff      	cmp	r3, #255	; 0xff
 80109e6:	f240 830f 	bls.w	8011008 <pjpeg_decode_mcu+0x1548>
  b = a + b;
 80109ea:	b21c      	sxth	r4, r3
    if (b < 0)
 80109ec:	2c00      	cmp	r4, #0
 80109ee:	f2c0 8335 	blt.w	801105c <pjpeg_decode_mcu+0x159c>
    else if (b > 255)
 80109f2:	2cff      	cmp	r4, #255	; 0xff
 80109f4:	f340 8308 	ble.w	8011008 <pjpeg_decode_mcu+0x1548>
      return 255;
 80109f8:	23ff      	movs	r3, #255	; 0xff
  b = a + b;
 80109fa:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 80109fe:	7003      	strb	r3, [r0, #0]
  b = a + b;
 8010a00:	4421      	add	r1, r4
 8010a02:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010a04:	29ff      	cmp	r1, #255	; 0xff
 8010a06:	f240 8301 	bls.w	801100c <pjpeg_decode_mcu+0x154c>
  b = a + b;
 8010a0a:	b20b      	sxth	r3, r1
    if (b < 0)
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	f2c0 8327 	blt.w	8011060 <pjpeg_decode_mcu+0x15a0>
    else if (b > 255)
 8010a12:	2bff      	cmp	r3, #255	; 0xff
 8010a14:	f340 82fa 	ble.w	801100c <pjpeg_decode_mcu+0x154c>
      return 255;
 8010a18:	21ff      	movs	r1, #255	; 0xff
      crG = ((c * 183U) >> 8U) - 91;
 8010a1a:	ebc2 1302 	rsb	r3, r2, r2, lsl #4
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 8010a1e:	4c7a      	ldr	r4, [pc, #488]	; (8010c08 <pjpeg_decode_mcu+0x1148>)
      gMCUBufR[64] = addAndClamp(gMCUBufR[64], crR);
 8010a20:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
      crG = ((c * 183U) >> 8U) - 91;
 8010a24:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  b = a - b;
 8010a28:	7821      	ldrb	r1, [r4, #0]
      crG = ((c * 183U) >> 8U) - 91;
 8010a2a:	ebc2 0282 	rsb	r2, r2, r2, lsl #2
 8010a2e:	0a13      	lsrs	r3, r2, #8
 8010a30:	3b5b      	subs	r3, #91	; 0x5b
 8010a32:	b29b      	uxth	r3, r3
  b = a - b;
 8010a34:	1ac9      	subs	r1, r1, r3
 8010a36:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010a38:	29ff      	cmp	r1, #255	; 0xff
 8010a3a:	f240 82e9 	bls.w	8011010 <pjpeg_decode_mcu+0x1550>
  b = a - b;
 8010a3e:	b20a      	sxth	r2, r1
    if (b < 0)
 8010a40:	2a00      	cmp	r2, #0
 8010a42:	f2c0 82e9 	blt.w	8011018 <pjpeg_decode_mcu+0x1558>
    else if (b > 255)
 8010a46:	2aff      	cmp	r2, #255	; 0xff
 8010a48:	f340 82e2 	ble.w	8011010 <pjpeg_decode_mcu+0x1550>
      return 255;
 8010a4c:	21ff      	movs	r1, #255	; 0xff
  b = a - b;
 8010a4e:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 8010a52:	7021      	strb	r1, [r4, #0]
  b = a - b;
 8010a54:	1ad3      	subs	r3, r2, r3
 8010a56:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010a58:	2bff      	cmp	r3, #255	; 0xff
 8010a5a:	d906      	bls.n	8010a6a <pjpeg_decode_mcu+0xfaa>
  b = a - b;
 8010a5c:	b21a      	sxth	r2, r3
    if (b < 0)
 8010a5e:	2a00      	cmp	r2, #0
 8010a60:	f2c0 82ee 	blt.w	8011040 <pjpeg_decode_mcu+0x1580>
    else if (b > 255)
 8010a64:	2aff      	cmp	r2, #255	; 0xff
 8010a66:	f300 8350 	bgt.w	801110a <pjpeg_decode_mcu+0x164a>
  return (uint8)b;
 8010a6a:	b2db      	uxtb	r3, r3
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], crG);
 8010a6c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8010a70:	e517      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      cbG = ((c * 88U) >> 8U) - 44U;
 8010a72:	b21a      	sxth	r2, r3
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010a74:	4c64      	ldr	r4, [pc, #400]	; (8010c08 <pjpeg_decode_mcu+0x1148>)
      cbG = ((c * 88U) >> 8U) - 44U;
 8010a76:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  b = a - b;
 8010a7a:	7820      	ldrb	r0, [r4, #0]
      cbG = ((c * 88U) >> 8U) - 44U;
 8010a7c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010a80:	0949      	lsrs	r1, r1, #5
 8010a82:	392c      	subs	r1, #44	; 0x2c
 8010a84:	b28d      	uxth	r5, r1
  b = a - b;
 8010a86:	1b40      	subs	r0, r0, r5
 8010a88:	b280      	uxth	r0, r0
  if ((uint16)b > 255U) {
 8010a8a:	28ff      	cmp	r0, #255	; 0xff
 8010a8c:	f240 82ba 	bls.w	8011004 <pjpeg_decode_mcu+0x1544>
  b = a - b;
 8010a90:	b201      	sxth	r1, r0
    if (b < 0)
 8010a92:	2900      	cmp	r1, #0
 8010a94:	f2c0 82be 	blt.w	8011014 <pjpeg_decode_mcu+0x1554>
    else if (b > 255)
 8010a98:	29ff      	cmp	r1, #255	; 0xff
 8010a9a:	f340 82b3 	ble.w	8011004 <pjpeg_decode_mcu+0x1544>
      return 255;
 8010a9e:	20ff      	movs	r0, #255	; 0xff
  b = a - b;
 8010aa0:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010aa4:	7020      	strb	r0, [r4, #0]
  b = a - b;
 8010aa6:	1b49      	subs	r1, r1, r5
 8010aa8:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010aaa:	29ff      	cmp	r1, #255	; 0xff
 8010aac:	f240 82a8 	bls.w	8011000 <pjpeg_decode_mcu+0x1540>
  b = a - b;
 8010ab0:	b208      	sxth	r0, r1
    if (b < 0)
 8010ab2:	2800      	cmp	r0, #0
 8010ab4:	f2c0 82b6 	blt.w	8011024 <pjpeg_decode_mcu+0x1564>
    else if (b > 255)
 8010ab8:	28ff      	cmp	r0, #255	; 0xff
 8010aba:	f340 82a1 	ble.w	8011000 <pjpeg_decode_mcu+0x1540>
      return 255;
 8010abe:	21ff      	movs	r1, #255	; 0xff
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010ac0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010ac4:	f1a3 00e3 	sub.w	r0, r3, #227	; 0xe3
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], cbG);
 8010ac8:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010acc:	eb02 1242 	add.w	r2, r2, r2, lsl #5
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010ad0:	494e      	ldr	r1, [pc, #312]	; (8010c0c <pjpeg_decode_mcu+0x114c>)
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010ad2:	f3c2 13d7 	ubfx	r3, r2, #7, #24
  b = a + b;
 8010ad6:	780a      	ldrb	r2, [r1, #0]
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010ad8:	4403      	add	r3, r0
 8010ada:	b29b      	uxth	r3, r3
  b = a + b;
 8010adc:	441a      	add	r2, r3
 8010ade:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 8010ae0:	2aff      	cmp	r2, #255	; 0xff
 8010ae2:	f240 8285 	bls.w	8010ff0 <pjpeg_decode_mcu+0x1530>
  b = a + b;
 8010ae6:	b210      	sxth	r0, r2
    if (b < 0)
 8010ae8:	2800      	cmp	r0, #0
 8010aea:	f2c0 82a3 	blt.w	8011034 <pjpeg_decode_mcu+0x1574>
    else if (b > 255)
 8010aee:	28ff      	cmp	r0, #255	; 0xff
 8010af0:	f340 827e 	ble.w	8010ff0 <pjpeg_decode_mcu+0x1530>
      return 255;
 8010af4:	22ff      	movs	r2, #255	; 0xff
  b = a + b;
 8010af6:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010afa:	700a      	strb	r2, [r1, #0]
  b = a + b;
 8010afc:	4403      	add	r3, r0
 8010afe:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010b00:	2bff      	cmp	r3, #255	; 0xff
 8010b02:	d906      	bls.n	8010b12 <pjpeg_decode_mcu+0x1052>
  b = a + b;
 8010b04:	b21a      	sxth	r2, r3
    if (b < 0)
 8010b06:	2a00      	cmp	r2, #0
 8010b08:	f2c0 82ac 	blt.w	8011064 <pjpeg_decode_mcu+0x15a4>
    else if (b > 255)
 8010b0c:	2aff      	cmp	r2, #255	; 0xff
 8010b0e:	f300 8302 	bgt.w	8011116 <pjpeg_decode_mcu+0x1656>
  return (uint8)b;
 8010b12:	b2db      	uxtb	r3, r3
      gMCUBufB[64] = addAndClamp(gMCUBufB[64], cbB);
 8010b14:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
 8010b18:	e4c3      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010b1a:	4a3d      	ldr	r2, [pc, #244]	; (8010c10 <pjpeg_decode_mcu+0x1150>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010b1c:	4d3d      	ldr	r5, [pc, #244]	; (8010c14 <pjpeg_decode_mcu+0x1154>)
 8010b1e:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010b22:	4c3d      	ldr	r4, [pc, #244]	; (8010c18 <pjpeg_decode_mcu+0x1158>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010b24:	483d      	ldr	r0, [pc, #244]	; (8010c1c <pjpeg_decode_mcu+0x115c>)
    uint8 c = (uint8)*pSrc++;
 8010b26:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010b2a:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010b2c:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010b2e:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010b32:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 8010b36:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010b3a:	d1f4      	bne.n	8010b26 <pjpeg_decode_mcu+0x1066>
 8010b3c:	e4b1      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010b3e:	4a34      	ldr	r2, [pc, #208]	; (8010c10 <pjpeg_decode_mcu+0x1150>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010b40:	4d37      	ldr	r5, [pc, #220]	; (8010c20 <pjpeg_decode_mcu+0x1160>)
 8010b42:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010b46:	4c37      	ldr	r4, [pc, #220]	; (8010c24 <pjpeg_decode_mcu+0x1164>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010b48:	4837      	ldr	r0, [pc, #220]	; (8010c28 <pjpeg_decode_mcu+0x1168>)
    uint8 c = (uint8)*pSrc++;
 8010b4a:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010b4e:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010b50:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010b52:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010b56:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 8010b5a:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010b5e:	d1f4      	bne.n	8010b4a <pjpeg_decode_mcu+0x108a>
 8010b60:	e49f      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010b62:	4a2b      	ldr	r2, [pc, #172]	; (8010c10 <pjpeg_decode_mcu+0x1150>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010b64:	4d31      	ldr	r5, [pc, #196]	; (8010c2c <pjpeg_decode_mcu+0x116c>)
 8010b66:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010b6a:	4c31      	ldr	r4, [pc, #196]	; (8010c30 <pjpeg_decode_mcu+0x1170>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010b6c:	4831      	ldr	r0, [pc, #196]	; (8010c34 <pjpeg_decode_mcu+0x1174>)
    uint8 c = (uint8)*pSrc++;
 8010b6e:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010b72:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010b74:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010b76:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010b7a:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 8010b7e:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010b82:	d1f4      	bne.n	8010b6e <pjpeg_decode_mcu+0x10ae>
 8010b84:	e48d      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
  int16 *pSrc = gCoeffBuf;
 8010b86:	4a22      	ldr	r2, [pc, #136]	; (8010c10 <pjpeg_decode_mcu+0x1150>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010b88:	4d20      	ldr	r5, [pc, #128]	; (8010c0c <pjpeg_decode_mcu+0x114c>)
 8010b8a:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010b8e:	4c1e      	ldr	r4, [pc, #120]	; (8010c08 <pjpeg_decode_mcu+0x1148>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010b90:	481c      	ldr	r0, [pc, #112]	; (8010c04 <pjpeg_decode_mcu+0x1144>)
    uint8 c = (uint8)*pSrc++;
 8010b92:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010b96:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010b98:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010b9a:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010b9e:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 8010ba2:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010ba6:	d1f4      	bne.n	8010b92 <pjpeg_decode_mcu+0x10d2>
 8010ba8:	e47b      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCr(0, 0);
 8010baa:	2100      	movs	r1, #0
 8010bac:	4608      	mov	r0, r1
 8010bae:	f7fd f9f1 	bl	800df94 <upsampleCr>
      upsampleCr(4, 64);
 8010bb2:	2140      	movs	r1, #64	; 0x40
 8010bb4:	2004      	movs	r0, #4
 8010bb6:	f7fd f9ed 	bl	800df94 <upsampleCr>
      upsampleCr(4 * 8, 128);
 8010bba:	2180      	movs	r1, #128	; 0x80
 8010bbc:	2020      	movs	r0, #32
 8010bbe:	f7fd f9e9 	bl	800df94 <upsampleCr>
      upsampleCr(4 + 4 * 8, 192);
 8010bc2:	21c0      	movs	r1, #192	; 0xc0
 8010bc4:	2024      	movs	r0, #36	; 0x24
 8010bc6:	f7fd f9e5 	bl	800df94 <upsampleCr>
 8010bca:	e46a      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      upsampleCb(0, 0);
 8010bcc:	2100      	movs	r1, #0
 8010bce:	4608      	mov	r0, r1
 8010bd0:	f7fc ffb8 	bl	800db44 <upsampleCb>
      upsampleCb(4, 64);
 8010bd4:	2140      	movs	r1, #64	; 0x40
 8010bd6:	2004      	movs	r0, #4
 8010bd8:	f7fc ffb4 	bl	800db44 <upsampleCb>
      upsampleCb(4 * 8, 128);
 8010bdc:	2180      	movs	r1, #128	; 0x80
 8010bde:	2020      	movs	r0, #32
 8010be0:	f7fc ffb0 	bl	800db44 <upsampleCb>
      upsampleCb(4 + 4 * 8, 192);
 8010be4:	21c0      	movs	r1, #192	; 0xc0
 8010be6:	2024      	movs	r0, #36	; 0x24
 8010be8:	f7fc ffac 	bl	800db44 <upsampleCb>
 8010bec:	e459      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
      gMCUBufR[192] = c;
 8010bee:	4a05      	ldr	r2, [pc, #20]	; (8010c04 <pjpeg_decode_mcu+0x1144>)
      gMCUBufG[192] = c;
 8010bf0:	4905      	ldr	r1, [pc, #20]	; (8010c08 <pjpeg_decode_mcu+0x1148>)
      gMCUBufR[192] = c;
 8010bf2:	f882 30c0 	strb.w	r3, [r2, #192]	; 0xc0
      gMCUBufB[192] = c;
 8010bf6:	4a05      	ldr	r2, [pc, #20]	; (8010c0c <pjpeg_decode_mcu+0x114c>)
      gMCUBufG[192] = c;
 8010bf8:	f881 30c0 	strb.w	r3, [r1, #192]	; 0xc0
      gMCUBufB[192] = c;
 8010bfc:	f882 30c0 	strb.w	r3, [r2, #192]	; 0xc0
 8010c00:	e44f      	b.n	80104a2 <pjpeg_decode_mcu+0x9e2>
 8010c02:	bf00      	nop
 8010c04:	2000ccec 	.word	0x2000ccec
 8010c08:	2000cbec 	.word	0x2000cbec
 8010c0c:	2000caec 	.word	0x2000caec
 8010c10:	2000c5dc 	.word	0x2000c5dc
 8010c14:	2000cbac 	.word	0x2000cbac
 8010c18:	2000ccac 	.word	0x2000ccac
 8010c1c:	2000cdac 	.word	0x2000cdac
 8010c20:	2000cb6c 	.word	0x2000cb6c
 8010c24:	2000cc6c 	.word	0x2000cc6c
 8010c28:	2000cd6c 	.word	0x2000cd6c
 8010c2c:	2000cb2c 	.word	0x2000cb2c
 8010c30:	2000cc2c 	.word	0x2000cc2c
 8010c34:	2000cd2c 	.word	0x2000cd2c
      cbG = ((c * 88U) >> 8U) - 44U;
 8010c38:	b21a      	sxth	r2, r3
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010c3a:	4cb1      	ldr	r4, [pc, #708]	; (8010f00 <pjpeg_decode_mcu+0x1440>)
      cbG = ((c * 88U) >> 8U) - 44U;
 8010c3c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  b = a - b;
 8010c40:	7825      	ldrb	r5, [r4, #0]
      cbG = ((c * 88U) >> 8U) - 44U;
 8010c42:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010c46:	0949      	lsrs	r1, r1, #5
 8010c48:	392c      	subs	r1, #44	; 0x2c
 8010c4a:	b289      	uxth	r1, r1
  b = a - b;
 8010c4c:	1a6d      	subs	r5, r5, r1
 8010c4e:	b2ad      	uxth	r5, r5
  if ((uint16)b > 255U) {
 8010c50:	2dff      	cmp	r5, #255	; 0xff
 8010c52:	d906      	bls.n	8010c62 <pjpeg_decode_mcu+0x11a2>
  b = a - b;
 8010c54:	b228      	sxth	r0, r5
    if (b < 0)
 8010c56:	2800      	cmp	r0, #0
 8010c58:	f2c0 8255 	blt.w	8011106 <pjpeg_decode_mcu+0x1646>
    else if (b > 255)
 8010c5c:	28ff      	cmp	r0, #255	; 0xff
 8010c5e:	f300 81e3 	bgt.w	8011028 <pjpeg_decode_mcu+0x1568>
  return (uint8)b;
 8010c62:	b2ed      	uxtb	r5, r5
  b = a - b;
 8010c64:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010c68:	7025      	strb	r5, [r4, #0]
  b = a - b;
 8010c6a:	1a40      	subs	r0, r0, r1
 8010c6c:	b280      	uxth	r0, r0
  if ((uint16)b > 255U) {
 8010c6e:	28ff      	cmp	r0, #255	; 0xff
 8010c70:	d906      	bls.n	8010c80 <pjpeg_decode_mcu+0x11c0>
  b = a - b;
 8010c72:	b205      	sxth	r5, r0
    if (b < 0)
 8010c74:	2d00      	cmp	r5, #0
 8010c76:	f2c0 823e 	blt.w	80110f6 <pjpeg_decode_mcu+0x1636>
    else if (b > 255)
 8010c7a:	2dff      	cmp	r5, #255	; 0xff
 8010c7c:	f300 81d6 	bgt.w	801102c <pjpeg_decode_mcu+0x156c>
  return (uint8)b;
 8010c80:	b2c0      	uxtb	r0, r0
  b = a - b;
 8010c82:	f894 5080 	ldrb.w	r5, [r4, #128]	; 0x80
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], cbG);
 8010c86:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  b = a - b;
 8010c8a:	1a6d      	subs	r5, r5, r1
 8010c8c:	b2ad      	uxth	r5, r5
  if ((uint16)b > 255U) {
 8010c8e:	2dff      	cmp	r5, #255	; 0xff
 8010c90:	d906      	bls.n	8010ca0 <pjpeg_decode_mcu+0x11e0>
  b = a - b;
 8010c92:	b228      	sxth	r0, r5
    if (b < 0)
 8010c94:	2800      	cmp	r0, #0
 8010c96:	f2c0 8240 	blt.w	801111a <pjpeg_decode_mcu+0x165a>
    else if (b > 255)
 8010c9a:	28ff      	cmp	r0, #255	; 0xff
 8010c9c:	f300 81ed 	bgt.w	801107a <pjpeg_decode_mcu+0x15ba>
  return (uint8)b;
 8010ca0:	b2ed      	uxtb	r5, r5
  b = a - b;
 8010ca2:	f894 00c0 	ldrb.w	r0, [r4, #192]	; 0xc0
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], cbG);
 8010ca6:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
  b = a - b;
 8010caa:	1a41      	subs	r1, r0, r1
 8010cac:	b289      	uxth	r1, r1
  if ((uint16)b > 255U) {
 8010cae:	29ff      	cmp	r1, #255	; 0xff
 8010cb0:	d906      	bls.n	8010cc0 <pjpeg_decode_mcu+0x1200>
  b = a - b;
 8010cb2:	b208      	sxth	r0, r1
    if (b < 0)
 8010cb4:	2800      	cmp	r0, #0
 8010cb6:	f2c0 8232 	blt.w	801111e <pjpeg_decode_mcu+0x165e>
    else if (b > 255)
 8010cba:	28ff      	cmp	r0, #255	; 0xff
 8010cbc:	f300 81df 	bgt.w	801107e <pjpeg_decode_mcu+0x15be>
  return (uint8)b;
 8010cc0:	b2c9      	uxtb	r1, r1
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010cc2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010cc6:	f1a3 00e3 	sub.w	r0, r3, #227	; 0xe3
      gMCUBufG[192] = subAndClamp(gMCUBufG[192], cbG);
 8010cca:	f884 10c0 	strb.w	r1, [r4, #192]	; 0xc0
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010cce:	eb02 1242 	add.w	r2, r2, r2, lsl #5
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010cd2:	498c      	ldr	r1, [pc, #560]	; (8010f04 <pjpeg_decode_mcu+0x1444>)
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010cd4:	f3c2 13d7 	ubfx	r3, r2, #7, #24
  b = a + b;
 8010cd8:	780a      	ldrb	r2, [r1, #0]
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010cda:	4403      	add	r3, r0
 8010cdc:	b29b      	uxth	r3, r3
  b = a + b;
 8010cde:	441a      	add	r2, r3
 8010ce0:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 8010ce2:	2aff      	cmp	r2, #255	; 0xff
 8010ce4:	d906      	bls.n	8010cf4 <pjpeg_decode_mcu+0x1234>
  b = a + b;
 8010ce6:	b210      	sxth	r0, r2
    if (b < 0)
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	f2c0 821a 	blt.w	8011122 <pjpeg_decode_mcu+0x1662>
    else if (b > 255)
 8010cee:	28ff      	cmp	r0, #255	; 0xff
 8010cf0:	f300 81c7 	bgt.w	8011082 <pjpeg_decode_mcu+0x15c2>
  return (uint8)b;
 8010cf4:	b2d2      	uxtb	r2, r2
  b = a + b;
 8010cf6:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010cfa:	700a      	strb	r2, [r1, #0]
  b = a + b;
 8010cfc:	4418      	add	r0, r3
 8010cfe:	b280      	uxth	r0, r0
  if ((uint16)b > 255U) {
 8010d00:	28ff      	cmp	r0, #255	; 0xff
 8010d02:	d906      	bls.n	8010d12 <pjpeg_decode_mcu+0x1252>
  b = a + b;
 8010d04:	b202      	sxth	r2, r0
    if (b < 0)
 8010d06:	2a00      	cmp	r2, #0
 8010d08:	f2c0 820d 	blt.w	8011126 <pjpeg_decode_mcu+0x1666>
    else if (b > 255)
 8010d0c:	2aff      	cmp	r2, #255	; 0xff
 8010d0e:	f300 81ba 	bgt.w	8011086 <pjpeg_decode_mcu+0x15c6>
  return (uint8)b;
 8010d12:	b2c0      	uxtb	r0, r0
  b = a + b;
 8010d14:	f891 2080 	ldrb.w	r2, [r1, #128]	; 0x80
      gMCUBufB[64] = addAndClamp(gMCUBufB[64], cbB);
 8010d18:	f881 0040 	strb.w	r0, [r1, #64]	; 0x40
  b = a + b;
 8010d1c:	441a      	add	r2, r3
 8010d1e:	b292      	uxth	r2, r2
  if ((uint16)b > 255U) {
 8010d20:	2aff      	cmp	r2, #255	; 0xff
 8010d22:	d906      	bls.n	8010d32 <pjpeg_decode_mcu+0x1272>
  b = a + b;
 8010d24:	b210      	sxth	r0, r2
    if (b < 0)
 8010d26:	2800      	cmp	r0, #0
 8010d28:	f2c0 81df 	blt.w	80110ea <pjpeg_decode_mcu+0x162a>
    else if (b > 255)
 8010d2c:	28ff      	cmp	r0, #255	; 0xff
 8010d2e:	f300 8193 	bgt.w	8011058 <pjpeg_decode_mcu+0x1598>
  return (uint8)b;
 8010d32:	b2d2      	uxtb	r2, r2
  b = a + b;
 8010d34:	f891 00c0 	ldrb.w	r0, [r1, #192]	; 0xc0
      gMCUBufB[128] = addAndClamp(gMCUBufB[128], cbB);
 8010d38:	f881 2080 	strb.w	r2, [r1, #128]	; 0x80
  b = a + b;
 8010d3c:	4403      	add	r3, r0
 8010d3e:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010d40:	2bff      	cmp	r3, #255	; 0xff
 8010d42:	d906      	bls.n	8010d52 <pjpeg_decode_mcu+0x1292>
  b = a + b;
 8010d44:	b21a      	sxth	r2, r3
    if (b < 0)
 8010d46:	2a00      	cmp	r2, #0
 8010d48:	f2c0 81d3 	blt.w	80110f2 <pjpeg_decode_mcu+0x1632>
    else if (b > 255)
 8010d4c:	2aff      	cmp	r2, #255	; 0xff
 8010d4e:	f300 81ce 	bgt.w	80110ee <pjpeg_decode_mcu+0x162e>
  return (uint8)b;
 8010d52:	b2db      	uxtb	r3, r3
      gMCUBufB[192] = addAndClamp(gMCUBufB[192], cbB);
 8010d54:	f881 30c0 	strb.w	r3, [r1, #192]	; 0xc0
 8010d58:	f7ff bba3 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
  return (uint8)b;
 8010d5c:	b2db      	uxtb	r3, r3
 8010d5e:	e44c      	b.n	80105fa <pjpeg_decode_mcu+0xb3a>
      return 0;
 8010d60:	2200      	movs	r2, #0
 8010d62:	e432      	b.n	80105ca <pjpeg_decode_mcu+0xb0a>
      return 0;
 8010d64:	2300      	movs	r3, #0
 8010d66:	e448      	b.n	80105fa <pjpeg_decode_mcu+0xb3a>
      return 0;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	f7ff bafc 	b.w	8010366 <pjpeg_decode_mcu+0x8a6>
 8010d6e:	4d66      	ldr	r5, [pc, #408]	; (8010f08 <pjpeg_decode_mcu+0x1448>)
    if (gRestartsLeft == 0) {
 8010d70:	f44f 64c0 	mov.w	r4, #1536	; 0x600
 8010d74:	4e65      	ldr	r6, [pc, #404]	; (8010f0c <pjpeg_decode_mcu+0x144c>)
 8010d76:	782b      	ldrb	r3, [r5, #0]
  if (!gInBufLeft) {
 8010d78:	46a0      	mov	r8, r4
 8010d7a:	bb3b      	cbnz	r3, 8010dcc <pjpeg_decode_mcu+0x130c>
 8010d7c:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8010f34 <pjpeg_decode_mcu+0x1474>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010d80:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8010f08 <pjpeg_decode_mcu+0x1448>
 8010d84:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 8010f38 <pjpeg_decode_mcu+0x1478>
  gInBufLeft = 0;
 8010d88:	2300      	movs	r3, #0
  gInBufOfs = 4;
 8010d8a:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010d8e:	464a      	mov	r2, r9
 8010d90:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 8010d92:	702b      	strb	r3, [r5, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010d94:	4658      	mov	r0, fp
 8010d96:	4b5e      	ldr	r3, [pc, #376]	; (8010f10 <pjpeg_decode_mcu+0x1450>)
 8010d98:	f8da 7000 	ldr.w	r7, [sl]
 8010d9c:	681b      	ldr	r3, [r3, #0]
  gInBufOfs = 4;
 8010d9e:	f886 c000 	strb.w	ip, [r6]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010da2:	47b8      	blx	r7
  if (status) {
 8010da4:	b108      	cbz	r0, 8010daa <pjpeg_decode_mcu+0x12ea>
    gCallbackStatus = status;
 8010da6:	4b5b      	ldr	r3, [pc, #364]	; (8010f14 <pjpeg_decode_mcu+0x1454>)
 8010da8:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 8010daa:	782b      	ldrb	r3, [r5, #0]
 8010dac:	b95b      	cbnz	r3, 8010dc6 <pjpeg_decode_mcu+0x1306>
      gTemFlag = ~gTemFlag;
 8010dae:	485a      	ldr	r0, [pc, #360]	; (8010f18 <pjpeg_decode_mcu+0x1458>)
 8010db0:	1e61      	subs	r1, r4, #1
 8010db2:	7802      	ldrb	r2, [r0, #0]
 8010db4:	b28c      	uxth	r4, r1
 8010db6:	43d2      	mvns	r2, r2
 8010db8:	b2d2      	uxtb	r2, r2
 8010dba:	7002      	strb	r2, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 8010dbc:	b9c2      	cbnz	r2, 8010df0 <pjpeg_decode_mcu+0x1330>
 8010dbe:	46a0      	mov	r8, r4
  for (i = 1536; i > 0; i--)
 8010dc0:	2c00      	cmp	r4, #0
 8010dc2:	d1e1      	bne.n	8010d88 <pjpeg_decode_mcu+0x12c8>
 8010dc4:	e011      	b.n	8010dea <pjpeg_decode_mcu+0x132a>
 8010dc6:	4642      	mov	r2, r8
 8010dc8:	46a0      	mov	r8, r4
 8010dca:	4614      	mov	r4, r2
  return gInBuf[gInBufOfs++];
 8010dcc:	7832      	ldrb	r2, [r6, #0]
  gInBufLeft--;
 8010dce:	3b01      	subs	r3, #1
  return gInBuf[gInBufOfs++];
 8010dd0:	4852      	ldr	r0, [pc, #328]	; (8010f1c <pjpeg_decode_mcu+0x145c>)
 8010dd2:	1c51      	adds	r1, r2, #1
  gInBufLeft--;
 8010dd4:	b2db      	uxtb	r3, r3
    if (getChar() == 0xFF)
 8010dd6:	5c82      	ldrb	r2, [r0, r2]
  gInBufLeft--;
 8010dd8:	702b      	strb	r3, [r5, #0]
    if (getChar() == 0xFF)
 8010dda:	2aff      	cmp	r2, #255	; 0xff
  return gInBuf[gInBufOfs++];
 8010ddc:	7031      	strb	r1, [r6, #0]
    if (getChar() == 0xFF)
 8010dde:	d008      	beq.n	8010df2 <pjpeg_decode_mcu+0x1332>
 8010de0:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 8010de4:	b2a4      	uxth	r4, r4
  for (i = 1536; i > 0; i--)
 8010de6:	2c00      	cmp	r4, #0
 8010de8:	d1c6      	bne.n	8010d78 <pjpeg_decode_mcu+0x12b8>
    return PJPG_BAD_RESTART_MARKER;
 8010dea:	201d      	movs	r0, #29
 8010dec:	f7fe befb 	b.w	800fbe6 <pjpeg_decode_mcu+0x126>
 8010df0:	4644      	mov	r4, r8
 8010df2:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8010f10 <pjpeg_decode_mcu+0x1450>
  if (!gInBufLeft) {
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d140      	bne.n	8010e7c <pjpeg_decode_mcu+0x13bc>
 8010dfa:	f8df a138 	ldr.w	sl, [pc, #312]	; 8010f34 <pjpeg_decode_mcu+0x1474>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010dfe:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8010f08 <pjpeg_decode_mcu+0x1448>
 8010e02:	f8df b134 	ldr.w	fp, [pc, #308]	; 8010f38 <pjpeg_decode_mcu+0x1478>
  gInBufLeft = 0;
 8010e06:	2300      	movs	r3, #0
  gInBufOfs = 4;
 8010e08:	f04f 0c04 	mov.w	ip, #4
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010e0c:	464a      	mov	r2, r9
 8010e0e:	21fc      	movs	r1, #252	; 0xfc
  gInBufLeft = 0;
 8010e10:	702b      	strb	r3, [r5, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010e12:	4658      	mov	r0, fp
 8010e14:	f8d8 3000 	ldr.w	r3, [r8]
 8010e18:	f8da 7000 	ldr.w	r7, [sl]
  gInBufOfs = 4;
 8010e1c:	f886 c000 	strb.w	ip, [r6]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8010e20:	47b8      	blx	r7
  if (status) {
 8010e22:	b108      	cbz	r0, 8010e28 <pjpeg_decode_mcu+0x1368>
    gCallbackStatus = status;
 8010e24:	4b3b      	ldr	r3, [pc, #236]	; (8010f14 <pjpeg_decode_mcu+0x1454>)
 8010e26:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 8010e28:	782b      	ldrb	r3, [r5, #0]
 8010e2a:	bb3b      	cbnz	r3, 8010e7c <pjpeg_decode_mcu+0x13bc>
      gTemFlag = ~gTemFlag;
 8010e2c:	493a      	ldr	r1, [pc, #232]	; (8010f18 <pjpeg_decode_mcu+0x1458>)
  for (; i > 0; i--)
 8010e2e:	1e62      	subs	r2, r4, #1
      gTemFlag = ~gTemFlag;
 8010e30:	780b      	ldrb	r3, [r1, #0]
  for (; i > 0; i--)
 8010e32:	b294      	uxth	r4, r2
      gTemFlag = ~gTemFlag;
 8010e34:	43db      	mvns	r3, r3
 8010e36:	b2db      	uxtb	r3, r3
 8010e38:	700b      	strb	r3, [r1, #0]
      return gTemFlag ? 0xFF : 0xD9;
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d12d      	bne.n	8010e9a <pjpeg_decode_mcu+0x13da>
 8010e3e:	22d9      	movs	r2, #217	; 0xd9
  if (c != (gNextRestartNum + M_RST0))
 8010e40:	4937      	ldr	r1, [pc, #220]	; (8010f20 <pjpeg_decode_mcu+0x1460>)
 8010e42:	880b      	ldrh	r3, [r1, #0]
 8010e44:	f103 00d0 	add.w	r0, r3, #208	; 0xd0
 8010e48:	4290      	cmp	r0, r2
 8010e4a:	d1ce      	bne.n	8010dea <pjpeg_decode_mcu+0x132a>
  gNextRestartNum = (gNextRestartNum + 1) & 7;
 8010e4c:	3301      	adds	r3, #1
  gRestartsLeft = gRestartInterval;
 8010e4e:	4a35      	ldr	r2, [pc, #212]	; (8010f24 <pjpeg_decode_mcu+0x1464>)
  gLastDC[0] = 0;
 8010e50:	4d35      	ldr	r5, [pc, #212]	; (8010f28 <pjpeg_decode_mcu+0x1468>)
  gNextRestartNum = (gNextRestartNum + 1) & 7;
 8010e52:	f003 0307 	and.w	r3, r3, #7
  gRestartsLeft = gRestartInterval;
 8010e56:	8810      	ldrh	r0, [r2, #0]
 8010e58:	4e34      	ldr	r6, [pc, #208]	; (8010f2c <pjpeg_decode_mcu+0x146c>)
  gLastDC[0] = 0;
 8010e5a:	2200      	movs	r2, #0
  gNextRestartNum = (gNextRestartNum + 1) & 7;
 8010e5c:	800b      	strh	r3, [r1, #0]
  gBitsLeft = 8;
 8010e5e:	2308      	movs	r3, #8
 8010e60:	4c33      	ldr	r4, [pc, #204]	; (8010f30 <pjpeg_decode_mcu+0x1470>)
  gRestartsLeft = gRestartInterval;
 8010e62:	8030      	strh	r0, [r6, #0]
  return getBits(numBits, 1);
 8010e64:	2001      	movs	r0, #1
  gLastDC[0] = 0;
 8010e66:	602a      	str	r2, [r5, #0]
  gBitsLeft = 8;
 8010e68:	7023      	strb	r3, [r4, #0]
  gLastDC[2] = 0;
 8010e6a:	80aa      	strh	r2, [r5, #4]
  return getBits(numBits, 1);
 8010e6c:	f7fd fe5e 	bl	800eb2c <getBits.constprop.5>
 8010e70:	2001      	movs	r0, #1
 8010e72:	f7fd fe5b 	bl	800eb2c <getBits.constprop.5>
 8010e76:	8833      	ldrh	r3, [r6, #0]
 8010e78:	f7fe be38 	b.w	800faec <pjpeg_decode_mcu+0x2c>
  return gInBuf[gInBufOfs++];
 8010e7c:	7832      	ldrb	r2, [r6, #0]
  gInBufLeft--;
 8010e7e:	3b01      	subs	r3, #1
  return gInBuf[gInBufOfs++];
 8010e80:	4826      	ldr	r0, [pc, #152]	; (8010f1c <pjpeg_decode_mcu+0x145c>)
 8010e82:	1c51      	adds	r1, r2, #1
  gInBufLeft--;
 8010e84:	b2db      	uxtb	r3, r3
  return gInBuf[gInBufOfs++];
 8010e86:	5c82      	ldrb	r2, [r0, r2]
  gInBufLeft--;
 8010e88:	702b      	strb	r3, [r5, #0]
    if ((c = getChar()) != 0xFF)
 8010e8a:	2aff      	cmp	r2, #255	; 0xff
  return gInBuf[gInBufOfs++];
 8010e8c:	7031      	strb	r1, [r6, #0]
    if ((c = getChar()) != 0xFF)
 8010e8e:	d1d7      	bne.n	8010e40 <pjpeg_decode_mcu+0x1380>
  for (; i > 0; i--)
 8010e90:	3c01      	subs	r4, #1
 8010e92:	b2a4      	uxth	r4, r4
 8010e94:	2c00      	cmp	r4, #0
 8010e96:	d1ae      	bne.n	8010df6 <pjpeg_decode_mcu+0x1336>
 8010e98:	e7a7      	b.n	8010dea <pjpeg_decode_mcu+0x132a>
 8010e9a:	2c00      	cmp	r4, #0
 8010e9c:	d1b3      	bne.n	8010e06 <pjpeg_decode_mcu+0x1346>
 8010e9e:	e7a4      	b.n	8010dea <pjpeg_decode_mcu+0x132a>
      cbG = ((c * 88U) >> 8U) - 44U;
 8010ea0:	b21a      	sxth	r2, r3
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010ea2:	4c17      	ldr	r4, [pc, #92]	; (8010f00 <pjpeg_decode_mcu+0x1440>)
      cbG = ((c * 88U) >> 8U) - 44U;
 8010ea4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  b = a - b;
 8010ea8:	7820      	ldrb	r0, [r4, #0]
      cbG = ((c * 88U) >> 8U) - 44U;
 8010eaa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
  b = a - b;
 8010eae:	302c      	adds	r0, #44	; 0x2c
 8010eb0:	eba0 1051 	sub.w	r0, r0, r1, lsr #5
 8010eb4:	b280      	uxth	r0, r0
  if ((uint16)b > 255U) {
 8010eb6:	28ff      	cmp	r0, #255	; 0xff
 8010eb8:	f240 808f 	bls.w	8010fda <pjpeg_decode_mcu+0x151a>
  b = a - b;
 8010ebc:	b201      	sxth	r1, r0
    if (b < 0)
 8010ebe:	2900      	cmp	r1, #0
 8010ec0:	f2c0 80d6 	blt.w	8011070 <pjpeg_decode_mcu+0x15b0>
    else if (b > 255)
 8010ec4:	29ff      	cmp	r1, #255	; 0xff
 8010ec6:	f340 8088 	ble.w	8010fda <pjpeg_decode_mcu+0x151a>
      return 255;
 8010eca:	20ff      	movs	r0, #255	; 0xff
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010ecc:	490d      	ldr	r1, [pc, #52]	; (8010f04 <pjpeg_decode_mcu+0x1444>)
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010ece:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 8010ed2:	7020      	strb	r0, [r4, #0]
  b = a + b;
 8010ed4:	7808      	ldrb	r0, [r1, #0]
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010ed6:	eb02 1242 	add.w	r2, r2, r2, lsl #5
  b = a + b;
 8010eda:	38e3      	subs	r0, #227	; 0xe3
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 8010edc:	f3c2 12d7 	ubfx	r2, r2, #7, #24
  b = a + b;
 8010ee0:	4403      	add	r3, r0
 8010ee2:	4413      	add	r3, r2
 8010ee4:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010ee6:	2bff      	cmp	r3, #255	; 0xff
 8010ee8:	d906      	bls.n	8010ef8 <pjpeg_decode_mcu+0x1438>
  b = a + b;
 8010eea:	b21a      	sxth	r2, r3
    if (b < 0)
 8010eec:	2a00      	cmp	r2, #0
 8010eee:	f2c0 80a9 	blt.w	8011044 <pjpeg_decode_mcu+0x1584>
    else if (b > 255)
 8010ef2:	2aff      	cmp	r2, #255	; 0xff
 8010ef4:	f300 810b 	bgt.w	801110e <pjpeg_decode_mcu+0x164e>
  return (uint8)b;
 8010ef8:	b2db      	uxtb	r3, r3
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8010efa:	700b      	strb	r3, [r1, #0]
 8010efc:	f7ff bad1 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
 8010f00:	2000cbec 	.word	0x2000cbec
 8010f04:	2000caec 	.word	0x2000caec
 8010f08:	2000cae0 	.word	0x2000cae0
 8010f0c:	2000cae1 	.word	0x2000cae1
 8010f10:	2000cf0c 	.word	0x2000cf0c
 8010f14:	2000c5d9 	.word	0x2000c5d9
 8010f18:	2000cf07 	.word	0x2000cf07
 8010f1c:	2000c9e0 	.word	0x2000c9e0
 8010f20:	2000cdfa 	.word	0x2000cdfa
 8010f24:	2000cf02 	.word	0x2000cf02
 8010f28:	2000cae4 	.word	0x2000cae4
 8010f2c:	2000cf04 	.word	0x2000cf04
 8010f30:	2000c5d8 	.word	0x2000c5d8
 8010f34:	2000cf10 	.word	0x2000cf10
 8010f38:	2000c9e4 	.word	0x2000c9e4
  int16 *pSrc = gCoeffBuf;
 8010f3c:	4a7c      	ldr	r2, [pc, #496]	; (8011130 <pjpeg_decode_mcu+0x1670>)
  uint8 *pBDst = gMCUBufB + dstOfs;
 8010f3e:	4d7d      	ldr	r5, [pc, #500]	; (8011134 <pjpeg_decode_mcu+0x1674>)
 8010f40:	f102 0180 	add.w	r1, r2, #128	; 0x80
  uint8 *pGDst = gMCUBufG + dstOfs;
 8010f44:	4c7c      	ldr	r4, [pc, #496]	; (8011138 <pjpeg_decode_mcu+0x1678>)
  uint8 *pRDst = gMCUBufR + dstOfs;
 8010f46:	487d      	ldr	r0, [pc, #500]	; (801113c <pjpeg_decode_mcu+0x167c>)
    uint8 c = (uint8)*pSrc++;
 8010f48:	f832 3b02 	ldrh.w	r3, [r2], #2
 8010f4c:	b2db      	uxtb	r3, r3
  for (i = 64; i > 0; i--) {
 8010f4e:	428a      	cmp	r2, r1
    *pRDst++ = c;
 8010f50:	f800 3b01 	strb.w	r3, [r0], #1
    *pGDst++ = c;
 8010f54:	f804 3b01 	strb.w	r3, [r4], #1
    *pBDst++ = c;
 8010f58:	f805 3b01 	strb.w	r3, [r5], #1
  for (i = 64; i > 0; i--) {
 8010f5c:	d1f4      	bne.n	8010f48 <pjpeg_decode_mcu+0x1488>
 8010f5e:	f7ff baa0 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
  uint8 *pDstB = gMCUBufB + dstOfs;
 8010f62:	4974      	ldr	r1, [pc, #464]	; (8011134 <pjpeg_decode_mcu+0x1674>)
 8010f64:	4876      	ldr	r0, [pc, #472]	; (8011140 <pjpeg_decode_mcu+0x1680>)
 8010f66:	f101 0540 	add.w	r5, r1, #64	; 0x40
  int16 *pSrc = gCoeffBuf;
 8010f6a:	4c71      	ldr	r4, [pc, #452]	; (8011130 <pjpeg_decode_mcu+0x1670>)
 8010f6c:	e01d      	b.n	8010faa <pjpeg_decode_mcu+0x14ea>
  b = a - b;
 8010f6e:	b21f      	sxth	r7, r3
    if (b < 0)
 8010f70:	2f00      	cmp	r7, #0
 8010f72:	db30      	blt.n	8010fd6 <pjpeg_decode_mcu+0x1516>
    else if (b > 255)
 8010f74:	2fff      	cmp	r7, #255	; 0xff
 8010f76:	dd28      	ble.n	8010fca <pjpeg_decode_mcu+0x150a>
      return 255;
 8010f78:	23ff      	movs	r3, #255	; 0xff
    cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 8010f7a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  b = a + b;
 8010f7e:	3ee3      	subs	r6, #227	; 0xe3
    pDstG[0] = subAndClamp(pDstG[0], cbG);
 8010f80:	7003      	strb	r3, [r0, #0]
    cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 8010f82:	eb02 1242 	add.w	r2, r2, r2, lsl #5
  b = a + b;
 8010f86:	780b      	ldrb	r3, [r1, #0]
 8010f88:	eb06 12d2 	add.w	r2, r6, r2, lsr #7
 8010f8c:	4413      	add	r3, r2
 8010f8e:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010f90:	2bff      	cmp	r3, #255	; 0xff
 8010f92:	d91c      	bls.n	8010fce <pjpeg_decode_mcu+0x150e>
  b = a + b;
 8010f94:	b21a      	sxth	r2, r3
    if (b < 0)
 8010f96:	2a00      	cmp	r2, #0
 8010f98:	db1b      	blt.n	8010fd2 <pjpeg_decode_mcu+0x1512>
    else if (b > 255)
 8010f9a:	2aff      	cmp	r2, #255	; 0xff
 8010f9c:	dd17      	ble.n	8010fce <pjpeg_decode_mcu+0x150e>
      return 255;
 8010f9e:	23ff      	movs	r3, #255	; 0xff
    pDstB[0] = addAndClamp(pDstB[0], cbB);
 8010fa0:	f801 3b01 	strb.w	r3, [r1], #1
  for (i = 64; i > 0; i--) {
 8010fa4:	42a9      	cmp	r1, r5
 8010fa6:	f43f aa7c 	beq.w	80104a2 <pjpeg_decode_mcu+0x9e2>
    uint8 cb = (uint8)*pSrc++;
 8010faa:	f934 6b02 	ldrsh.w	r6, [r4], #2
  b = a - b;
 8010fae:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    uint8 cb = (uint8)*pSrc++;
 8010fb2:	b2f6      	uxtb	r6, r6
  b = a - b;
 8010fb4:	332c      	adds	r3, #44	; 0x2c
    cbG = ((cb * 88U) >> 8U) - 44U;
 8010fb6:	b232      	sxth	r2, r6
 8010fb8:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8010fbc:	eb02 0747 	add.w	r7, r2, r7, lsl #1
  b = a - b;
 8010fc0:	eba3 1357 	sub.w	r3, r3, r7, lsr #5
 8010fc4:	b29b      	uxth	r3, r3
  if ((uint16)b > 255U) {
 8010fc6:	2bff      	cmp	r3, #255	; 0xff
 8010fc8:	d8d1      	bhi.n	8010f6e <pjpeg_decode_mcu+0x14ae>
  return (uint8)b;
 8010fca:	b2db      	uxtb	r3, r3
 8010fcc:	e7d5      	b.n	8010f7a <pjpeg_decode_mcu+0x14ba>
  return (uint8)b;
 8010fce:	b2db      	uxtb	r3, r3
 8010fd0:	e7e6      	b.n	8010fa0 <pjpeg_decode_mcu+0x14e0>
      return 0;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	e7e4      	b.n	8010fa0 <pjpeg_decode_mcu+0x14e0>
      return 0;
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	e7cf      	b.n	8010f7a <pjpeg_decode_mcu+0x14ba>
  return (uint8)b;
 8010fda:	b2c0      	uxtb	r0, r0
 8010fdc:	e776      	b.n	8010ecc <pjpeg_decode_mcu+0x140c>
  return (uint8)b;
 8010fde:	b2db      	uxtb	r3, r3
 8010fe0:	f7ff bb8d 	b.w	80106fe <pjpeg_decode_mcu+0xc3e>
 8010fe4:	b2c9      	uxtb	r1, r1
 8010fe6:	e437      	b.n	8010858 <pjpeg_decode_mcu+0xd98>
 8010fe8:	b2db      	uxtb	r3, r3
 8010fea:	e445      	b.n	8010878 <pjpeg_decode_mcu+0xdb8>
 8010fec:	b2d2      	uxtb	r2, r2
 8010fee:	e4b1      	b.n	8010954 <pjpeg_decode_mcu+0xe94>
 8010ff0:	b2d2      	uxtb	r2, r2
 8010ff2:	e580      	b.n	8010af6 <pjpeg_decode_mcu+0x1036>
  return (uint8)b;
 8010ff4:	b2c9      	uxtb	r1, r1
 8010ff6:	e492      	b.n	801091e <pjpeg_decode_mcu+0xe5e>
 8010ff8:	b2c0      	uxtb	r0, r0
 8010ffa:	e480      	b.n	80108fe <pjpeg_decode_mcu+0xe3e>
 8010ffc:	b2c9      	uxtb	r1, r1
 8010ffe:	e455      	b.n	80108ac <pjpeg_decode_mcu+0xdec>
 8011000:	b2c9      	uxtb	r1, r1
 8011002:	e55d      	b.n	8010ac0 <pjpeg_decode_mcu+0x1000>
 8011004:	b2c0      	uxtb	r0, r0
 8011006:	e54b      	b.n	8010aa0 <pjpeg_decode_mcu+0xfe0>
  return (uint8)b;
 8011008:	b2db      	uxtb	r3, r3
 801100a:	e4f6      	b.n	80109fa <pjpeg_decode_mcu+0xf3a>
 801100c:	b2c9      	uxtb	r1, r1
 801100e:	e504      	b.n	8010a1a <pjpeg_decode_mcu+0xf5a>
  return (uint8)b;
 8011010:	b2c9      	uxtb	r1, r1
 8011012:	e51c      	b.n	8010a4e <pjpeg_decode_mcu+0xf8e>
      return 0;
 8011014:	2000      	movs	r0, #0
 8011016:	e543      	b.n	8010aa0 <pjpeg_decode_mcu+0xfe0>
 8011018:	2100      	movs	r1, #0
 801101a:	e518      	b.n	8010a4e <pjpeg_decode_mcu+0xf8e>
      return 0;
 801101c:	2300      	movs	r3, #0
 801101e:	e4a8      	b.n	8010972 <pjpeg_decode_mcu+0xeb2>
 8011020:	2300      	movs	r3, #0
 8011022:	e429      	b.n	8010878 <pjpeg_decode_mcu+0xdb8>
      return 0;
 8011024:	2100      	movs	r1, #0
 8011026:	e54b      	b.n	8010ac0 <pjpeg_decode_mcu+0x1000>
      return 255;
 8011028:	25ff      	movs	r5, #255	; 0xff
 801102a:	e61b      	b.n	8010c64 <pjpeg_decode_mcu+0x11a4>
 801102c:	20ff      	movs	r0, #255	; 0xff
 801102e:	e628      	b.n	8010c82 <pjpeg_decode_mcu+0x11c2>
      return 0;
 8011030:	2200      	movs	r2, #0
 8011032:	e48f      	b.n	8010954 <pjpeg_decode_mcu+0xe94>
 8011034:	2200      	movs	r2, #0
 8011036:	e55e      	b.n	8010af6 <pjpeg_decode_mcu+0x1036>
      return 0;
 8011038:	2300      	movs	r3, #0
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 801103a:	7023      	strb	r3, [r4, #0]
 801103c:	f7ff ba31 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
      return 0;
 8011040:	2300      	movs	r3, #0
 8011042:	e513      	b.n	8010a6c <pjpeg_decode_mcu+0xfac>
      return 0;
 8011044:	2300      	movs	r3, #0
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8011046:	700b      	strb	r3, [r1, #0]
 8011048:	f7ff ba2b 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
      return 0;
 801104c:	2100      	movs	r1, #0
 801104e:	e42d      	b.n	80108ac <pjpeg_decode_mcu+0xdec>
      return 0;
 8011050:	2100      	movs	r1, #0
 8011052:	e401      	b.n	8010858 <pjpeg_decode_mcu+0xd98>
      return 0;
 8011054:	2300      	movs	r3, #0
 8011056:	e438      	b.n	80108ca <pjpeg_decode_mcu+0xe0a>
      return 255;
 8011058:	22ff      	movs	r2, #255	; 0xff
 801105a:	e66b      	b.n	8010d34 <pjpeg_decode_mcu+0x1274>
      return 0;
 801105c:	2300      	movs	r3, #0
 801105e:	e4cc      	b.n	80109fa <pjpeg_decode_mcu+0xf3a>
 8011060:	2100      	movs	r1, #0
 8011062:	e4da      	b.n	8010a1a <pjpeg_decode_mcu+0xf5a>
 8011064:	2300      	movs	r3, #0
 8011066:	e555      	b.n	8010b14 <pjpeg_decode_mcu+0x1054>
      return 0;
 8011068:	2100      	movs	r1, #0
 801106a:	e458      	b.n	801091e <pjpeg_decode_mcu+0xe5e>
 801106c:	2000      	movs	r0, #0
 801106e:	e446      	b.n	80108fe <pjpeg_decode_mcu+0xe3e>
 8011070:	2000      	movs	r0, #0
 8011072:	e72b      	b.n	8010ecc <pjpeg_decode_mcu+0x140c>
      return 0;
 8011074:	2300      	movs	r3, #0
 8011076:	f7ff bb42 	b.w	80106fe <pjpeg_decode_mcu+0xc3e>
      return 255;
 801107a:	25ff      	movs	r5, #255	; 0xff
 801107c:	e611      	b.n	8010ca2 <pjpeg_decode_mcu+0x11e2>
 801107e:	21ff      	movs	r1, #255	; 0xff
 8011080:	e61f      	b.n	8010cc2 <pjpeg_decode_mcu+0x1202>
      return 255;
 8011082:	22ff      	movs	r2, #255	; 0xff
 8011084:	e637      	b.n	8010cf6 <pjpeg_decode_mcu+0x1236>
 8011086:	20ff      	movs	r0, #255	; 0xff
 8011088:	e644      	b.n	8010d14 <pjpeg_decode_mcu+0x1254>
 801108a:	21ff      	movs	r1, #255	; 0xff
 801108c:	f7ff b990 	b.w	80103b0 <pjpeg_decode_mcu+0x8f0>
 8011090:	24ff      	movs	r4, #255	; 0xff
 8011092:	f7ff b99c 	b.w	80103ce <pjpeg_decode_mcu+0x90e>
 8011096:	21ff      	movs	r1, #255	; 0xff
 8011098:	f7ff b9a9 	b.w	80103ee <pjpeg_decode_mcu+0x92e>
 801109c:	23ff      	movs	r3, #255	; 0xff
 801109e:	f7ff b9b6 	b.w	801040e <pjpeg_decode_mcu+0x94e>
      return 255;
 80110a2:	21ff      	movs	r1, #255	; 0xff
 80110a4:	f7ff b9cc 	b.w	8010440 <pjpeg_decode_mcu+0x980>
 80110a8:	22ff      	movs	r2, #255	; 0xff
 80110aa:	f7ff b9d8 	b.w	801045e <pjpeg_decode_mcu+0x99e>
 80110ae:	21ff      	movs	r1, #255	; 0xff
 80110b0:	f7ff b9e5 	b.w	801047e <pjpeg_decode_mcu+0x9be>
 80110b4:	23ff      	movs	r3, #255	; 0xff
 80110b6:	f7ff b9f2 	b.w	801049e <pjpeg_decode_mcu+0x9de>
      return 0;
 80110ba:	2300      	movs	r3, #0
 80110bc:	f7ff b9ef 	b.w	801049e <pjpeg_decode_mcu+0x9de>
 80110c0:	2200      	movs	r2, #0
 80110c2:	f7ff b9cc 	b.w	801045e <pjpeg_decode_mcu+0x99e>
 80110c6:	2100      	movs	r1, #0
 80110c8:	f7ff b9d9 	b.w	801047e <pjpeg_decode_mcu+0x9be>
      return 0;
 80110cc:	2400      	movs	r4, #0
 80110ce:	f7ff b97e 	b.w	80103ce <pjpeg_decode_mcu+0x90e>
 80110d2:	2100      	movs	r1, #0
 80110d4:	f7ff b98b 	b.w	80103ee <pjpeg_decode_mcu+0x92e>
 80110d8:	2300      	movs	r3, #0
 80110da:	f7ff b998 	b.w	801040e <pjpeg_decode_mcu+0x94e>
      return 0;
 80110de:	2100      	movs	r1, #0
 80110e0:	f7ff b9ae 	b.w	8010440 <pjpeg_decode_mcu+0x980>
      return 255;
 80110e4:	23ff      	movs	r3, #255	; 0xff
 80110e6:	f7ff bbf0 	b.w	80108ca <pjpeg_decode_mcu+0xe0a>
      return 0;
 80110ea:	2200      	movs	r2, #0
 80110ec:	e622      	b.n	8010d34 <pjpeg_decode_mcu+0x1274>
      return 255;
 80110ee:	23ff      	movs	r3, #255	; 0xff
 80110f0:	e630      	b.n	8010d54 <pjpeg_decode_mcu+0x1294>
      return 0;
 80110f2:	2300      	movs	r3, #0
 80110f4:	e62e      	b.n	8010d54 <pjpeg_decode_mcu+0x1294>
      return 0;
 80110f6:	2000      	movs	r0, #0
 80110f8:	e5c3      	b.n	8010c82 <pjpeg_decode_mcu+0x11c2>
      return 255;
 80110fa:	23ff      	movs	r3, #255	; 0xff
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 80110fc:	7023      	strb	r3, [r4, #0]
 80110fe:	f7ff b9d0 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
      return 255;
 8011102:	23ff      	movs	r3, #255	; 0xff
 8011104:	e435      	b.n	8010972 <pjpeg_decode_mcu+0xeb2>
      return 0;
 8011106:	2500      	movs	r5, #0
 8011108:	e5ac      	b.n	8010c64 <pjpeg_decode_mcu+0x11a4>
      return 255;
 801110a:	23ff      	movs	r3, #255	; 0xff
 801110c:	e4ae      	b.n	8010a6c <pjpeg_decode_mcu+0xfac>
      return 255;
 801110e:	23ff      	movs	r3, #255	; 0xff
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 8011110:	700b      	strb	r3, [r1, #0]
 8011112:	f7ff b9c6 	b.w	80104a2 <pjpeg_decode_mcu+0x9e2>
      return 255;
 8011116:	23ff      	movs	r3, #255	; 0xff
 8011118:	e4fc      	b.n	8010b14 <pjpeg_decode_mcu+0x1054>
      return 0;
 801111a:	2500      	movs	r5, #0
 801111c:	e5c1      	b.n	8010ca2 <pjpeg_decode_mcu+0x11e2>
 801111e:	2100      	movs	r1, #0
 8011120:	e5cf      	b.n	8010cc2 <pjpeg_decode_mcu+0x1202>
      return 0;
 8011122:	2200      	movs	r2, #0
 8011124:	e5e7      	b.n	8010cf6 <pjpeg_decode_mcu+0x1236>
 8011126:	2000      	movs	r0, #0
 8011128:	e5f4      	b.n	8010d14 <pjpeg_decode_mcu+0x1254>
 801112a:	2100      	movs	r1, #0
 801112c:	f7ff b940 	b.w	80103b0 <pjpeg_decode_mcu+0x8f0>
 8011130:	2000c5dc 	.word	0x2000c5dc
 8011134:	2000caec 	.word	0x2000caec
 8011138:	2000cbec 	.word	0x2000cbec
 801113c:	2000ccec 	.word	0x2000ccec
 8011140:	2000cbeb 	.word	0x2000cbeb

08011144 <pjpeg_decode_init>:

unsigned char
pjpeg_decode_init(pjpeg_image_info_t *pInfo,
                  pjpeg_need_bytes_callback_t pNeed_bytes_callback,
                  void *pCallback_data, unsigned char reduce) {
 8011144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8 status;

  pInfo->m_width = 0;
 8011148:	2500      	movs	r5, #0
  pInfo->m_pMCUBufG = (unsigned char *)0;
  pInfo->m_pMCUBufB = (unsigned char *)0;

  g_pNeedBytesCallback = pNeed_bytes_callback;
  g_pCallback_data = pCallback_data;
  gCallbackStatus = 0;
 801114a:	4f9e      	ldr	r7, [pc, #632]	; (80113c4 <pjpeg_decode_init+0x280>)
                  void *pCallback_data, unsigned char reduce) {
 801114c:	4604      	mov	r4, r0
  gBitBuf = 0;
 801114e:	f8df 92b4 	ldr.w	r9, [pc, #692]	; 8011404 <pjpeg_decode_init+0x2c0>
  gCallbackStatus = 0;
 8011152:	703d      	strb	r5, [r7, #0]
  return getBits(numBits, 0);
 8011154:	4628      	mov	r0, r5
  gImageXSize = 0;
 8011156:	4f9c      	ldr	r7, [pc, #624]	; (80113c8 <pjpeg_decode_init+0x284>)
  gBitsLeft = 8;
 8011158:	2608      	movs	r6, #8
  gInBufLeft = 0;
 801115a:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 8011400 <pjpeg_decode_init+0x2bc>
                  void *pCallback_data, unsigned char reduce) {
 801115e:	b087      	sub	sp, #28
  gImageXSize = 0;
 8011160:	803d      	strh	r5, [r7, #0]
  gImageYSize = 0;
 8011162:	4f9a      	ldr	r7, [pc, #616]	; (80113cc <pjpeg_decode_init+0x288>)
  pInfo->m_MCUSPerCol = 0;
 8011164:	6125      	str	r5, [r4, #16]
  gImageYSize = 0;
 8011166:	803d      	strh	r5, [r7, #0]
  gCompsInFrame = 0;
 8011168:	4f99      	ldr	r7, [pc, #612]	; (80113d0 <pjpeg_decode_init+0x28c>)
  pInfo->m_scanType = PJPG_GRAYSCALE;
 801116a:	7525      	strb	r5, [r4, #20]
  gCompsInFrame = 0;
 801116c:	703d      	strb	r5, [r7, #0]
  gRestartInterval = 0;
 801116e:	4f99      	ldr	r7, [pc, #612]	; (80113d4 <pjpeg_decode_init+0x290>)
  pInfo->m_pMCUBufB = (unsigned char *)0;
 8011170:	62a5      	str	r5, [r4, #40]	; 0x28
  gRestartInterval = 0;
 8011172:	803d      	strh	r5, [r7, #0]
  gCompsInScan = 0;
 8011174:	4f98      	ldr	r7, [pc, #608]	; (80113d8 <pjpeg_decode_init+0x294>)
  gBitBuf = 0;
 8011176:	f8a9 5000 	strh.w	r5, [r9]
  gCompsInScan = 0;
 801117a:	703d      	strb	r5, [r7, #0]
  gValidHuffTables = 0;
 801117c:	4f97      	ldr	r7, [pc, #604]	; (80113dc <pjpeg_decode_init+0x298>)
  gBitsLeft = 8;
 801117e:	f8df a288 	ldr.w	sl, [pc, #648]	; 8011408 <pjpeg_decode_init+0x2c4>
  gValidHuffTables = 0;
 8011182:	703d      	strb	r5, [r7, #0]
  gValidQuantTables = 0;
 8011184:	4f96      	ldr	r7, [pc, #600]	; (80113e0 <pjpeg_decode_init+0x29c>)
  gBitsLeft = 8;
 8011186:	f88a 6000 	strb.w	r6, [sl]
  gValidQuantTables = 0;
 801118a:	703d      	strb	r5, [r7, #0]
  gTemFlag = 0;
 801118c:	4f95      	ldr	r7, [pc, #596]	; (80113e4 <pjpeg_decode_init+0x2a0>)
 801118e:	703d      	strb	r5, [r7, #0]
  gInBufOfs = 0;
 8011190:	4f95      	ldr	r7, [pc, #596]	; (80113e8 <pjpeg_decode_init+0x2a4>)
  pInfo->m_height = 0;
 8011192:	e9c4 5500 	strd	r5, r5, [r4]
  pInfo->m_MCUSPerRow = 0;
 8011196:	e9c4 5502 	strd	r5, r5, [r4, #8]
  pInfo->m_MCUHeight = 0;
 801119a:	e9c4 5506 	strd	r5, r5, [r4, #24]
  pInfo->m_pMCUBufG = (unsigned char *)0;
 801119e:	e9c4 5508 	strd	r5, r5, [r4, #32]
  gInBufOfs = 0;
 80111a2:	703d      	strb	r5, [r7, #0]
  gInBufLeft = 0;
 80111a4:	f888 5000 	strb.w	r5, [r8]
  g_pNeedBytesCallback = pNeed_bytes_callback;
 80111a8:	4d90      	ldr	r5, [pc, #576]	; (80113ec <pjpeg_decode_init+0x2a8>)
 80111aa:	6029      	str	r1, [r5, #0]
  gReduce = reduce;
 80111ac:	4990      	ldr	r1, [pc, #576]	; (80113f0 <pjpeg_decode_init+0x2ac>)
  g_pCallback_data = pCallback_data;
 80111ae:	4d91      	ldr	r5, [pc, #580]	; (80113f4 <pjpeg_decode_init+0x2b0>)
  gReduce = reduce;
 80111b0:	700b      	strb	r3, [r1, #0]
  g_pCallback_data = pCallback_data;
 80111b2:	602a      	str	r2, [r5, #0]
  return getBits(numBits, 0);
 80111b4:	f7fd fcba 	bl	800eb2c <getBits.constprop.5>
  if (gBitsLeft < numBits) {
 80111b8:	f89a 3000 	ldrb.w	r3, [sl]
  uint16 ret = gBitBuf;
 80111bc:	f8b9 2000 	ldrh.w	r2, [r9]
  if (gBitsLeft < numBits) {
 80111c0:	2b07      	cmp	r3, #7
 80111c2:	d90d      	bls.n	80111e0 <pjpeg_decode_init+0x9c>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 80111c4:	3b08      	subs	r3, #8
    gBitBuf <<= numBits;
 80111c6:	0212      	lsls	r2, r2, #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 80111c8:	f88a 3000 	strb.w	r3, [sl]

  status = init();
  if ((status) || (gCallbackStatus))
 80111cc:	4b7d      	ldr	r3, [pc, #500]	; (80113c4 <pjpeg_decode_init+0x280>)
    gBitBuf <<= numBits;
 80111ce:	f8a9 2000 	strh.w	r2, [r9]
  if ((status) || (gCallbackStatus))
 80111d2:	781f      	ldrb	r7, [r3, #0]
 80111d4:	2f00      	cmp	r7, #0
 80111d6:	d035      	beq.n	8011244 <pjpeg_decode_init+0x100>
  pInfo->m_pMCUBufR = gMCUBufR;
  pInfo->m_pMCUBufG = gMCUBufG;
  pInfo->m_pMCUBufB = gMCUBufB;

  return 0;
}
 80111d8:	4638      	mov	r0, r7
 80111da:	b007      	add	sp, #28
 80111dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    gBitBuf <<= gBitsLeft;
 80111e0:	409a      	lsls	r2, r3
  if (!gInBufLeft) {
 80111e2:	f898 1000 	ldrb.w	r1, [r8]
    gBitBuf <<= gBitsLeft;
 80111e6:	b292      	uxth	r2, r2
 80111e8:	f8a9 2000 	strh.w	r2, [r9]
  if (!gInBufLeft) {
 80111ec:	b9b1      	cbnz	r1, 801121c <pjpeg_decode_init+0xd8>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 80111ee:	4b7f      	ldr	r3, [pc, #508]	; (80113ec <pjpeg_decode_init+0x2a8>)
  gInBufOfs = 4;
 80111f0:	2604      	movs	r6, #4
  gInBufLeft = 0;
 80111f2:	f888 1000 	strb.w	r1, [r8]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 80111f6:	4642      	mov	r2, r8
 80111f8:	681d      	ldr	r5, [r3, #0]
 80111fa:	21fc      	movs	r1, #252	; 0xfc
 80111fc:	4b7d      	ldr	r3, [pc, #500]	; (80113f4 <pjpeg_decode_init+0x2b0>)
 80111fe:	487e      	ldr	r0, [pc, #504]	; (80113f8 <pjpeg_decode_init+0x2b4>)
 8011200:	681b      	ldr	r3, [r3, #0]
  gInBufOfs = 4;
 8011202:	703e      	strb	r6, [r7, #0]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8011204:	47a8      	blx	r5
  if (status) {
 8011206:	b108      	cbz	r0, 801120c <pjpeg_decode_init+0xc8>
    gCallbackStatus = status;
 8011208:	4b6e      	ldr	r3, [pc, #440]	; (80113c4 <pjpeg_decode_init+0x280>)
 801120a:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 801120c:	f898 1000 	ldrb.w	r1, [r8]
 8011210:	2900      	cmp	r1, #0
 8011212:	d038      	beq.n	8011286 <pjpeg_decode_init+0x142>
 8011214:	f8b9 2000 	ldrh.w	r2, [r9]
 8011218:	f89a 3000 	ldrb.w	r3, [sl]
  return gInBuf[gInBufOfs++];
 801121c:	4e72      	ldr	r6, [pc, #456]	; (80113e8 <pjpeg_decode_init+0x2a4>)
  gInBufLeft--;
 801121e:	3901      	subs	r1, #1
  return gInBuf[gInBufOfs++];
 8011220:	4f76      	ldr	r7, [pc, #472]	; (80113fc <pjpeg_decode_init+0x2b8>)
 8011222:	7830      	ldrb	r0, [r6, #0]
  gInBufLeft--;
 8011224:	f888 1000 	strb.w	r1, [r8]
  return gInBuf[gInBufOfs++];
 8011228:	1c45      	adds	r5, r0, #1
 801122a:	5c39      	ldrb	r1, [r7, r0]
 801122c:	7035      	strb	r5, [r6, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 801122e:	430a      	orrs	r2, r1
 8011230:	f1c3 0308 	rsb	r3, r3, #8
 8011234:	fa02 f303 	lsl.w	r3, r2, r3
 8011238:	f8a9 3000 	strh.w	r3, [r9]
  if ((status) || (gCallbackStatus))
 801123c:	4b61      	ldr	r3, [pc, #388]	; (80113c4 <pjpeg_decode_init+0x280>)
 801123e:	781f      	ldrb	r7, [r3, #0]
 8011240:	2f00      	cmp	r7, #0
 8011242:	d1c9      	bne.n	80111d8 <pjpeg_decode_init+0x94>
  return getBits(numBits, 0);
 8011244:	4638      	mov	r0, r7
 8011246:	f7fd fc71 	bl	800eb2c <getBits.constprop.5>
 801124a:	4605      	mov	r5, r0
 801124c:	4638      	mov	r0, r7
  if ((lastchar == 0xFF) && (thischar == M_SOI))
 801124e:	b2ed      	uxtb	r5, r5
  return getBits(numBits, 0);
 8011250:	f7fd fc6c 	bl	800eb2c <getBits.constprop.5>
  if ((lastchar == 0xFF) && (thischar == M_SOI))
 8011254:	2dff      	cmp	r5, #255	; 0xff
  uint8 thischar = (uint8)getBits1(8);
 8011256:	fa5f fb80 	uxtb.w	fp, r0
  if ((lastchar == 0xFF) && (thischar == M_SOI))
 801125a:	d122      	bne.n	80112a2 <pjpeg_decode_init+0x15e>
 801125c:	f1bb 0fd8 	cmp.w	fp, #216	; 0xd8
 8011260:	d11f      	bne.n	80112a2 <pjpeg_decode_init+0x15e>
  status = processMarkers(&c);
 8011262:	f10d 0017 	add.w	r0, sp, #23
 8011266:	f7fd fd23 	bl	800ecb0 <processMarkers>
  if (status)
 801126a:	4607      	mov	r7, r0
 801126c:	2800      	cmp	r0, #0
 801126e:	d139      	bne.n	80112e4 <pjpeg_decode_init+0x1a0>
  switch (c) {
 8011270:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8011274:	2bc2      	cmp	r3, #194	; 0xc2
 8011276:	d07b      	beq.n	8011370 <pjpeg_decode_init+0x22c>
 8011278:	2bc9      	cmp	r3, #201	; 0xc9
 801127a:	f000 808c 	beq.w	8011396 <pjpeg_decode_init+0x252>
 801127e:	2bc0      	cmp	r3, #192	; 0xc0
 8011280:	d07e      	beq.n	8011380 <pjpeg_decode_init+0x23c>
    return PJPG_UNSUPPORTED_MARKER;
 8011282:	2714      	movs	r7, #20
 8011284:	e02e      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
      gTemFlag = ~gTemFlag;
 8011286:	4857      	ldr	r0, [pc, #348]	; (80113e4 <pjpeg_decode_init+0x2a0>)
 8011288:	f8b9 2000 	ldrh.w	r2, [r9]
 801128c:	7801      	ldrb	r1, [r0, #0]
 801128e:	f89a 3000 	ldrb.w	r3, [sl]
 8011292:	43c9      	mvns	r1, r1
 8011294:	b2c9      	uxtb	r1, r1
      return gTemFlag ? 0xFF : 0xD9;
 8011296:	2900      	cmp	r1, #0
      gTemFlag = ~gTemFlag;
 8011298:	7001      	strb	r1, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 801129a:	bf0c      	ite	eq
 801129c:	21d9      	moveq	r1, #217	; 0xd9
 801129e:	21ff      	movne	r1, #255	; 0xff
 80112a0:	e7c5      	b.n	801122e <pjpeg_decode_init+0xea>
  if ((lastchar == 0xFF) && (thischar == M_SOI))
 80112a2:	f640 76ff 	movw	r6, #4095	; 0xfff
 80112a6:	f8b9 3000 	ldrh.w	r3, [r9]
 80112aa:	f89a 1000 	ldrb.w	r1, [sl]
 80112ae:	9401      	str	r4, [sp, #4]
 80112b0:	e003      	b.n	80112ba <pjpeg_decode_init+0x176>
 80112b2:	3e01      	subs	r6, #1
 80112b4:	b2b6      	uxth	r6, r6
    if (--bytesleft == 0)
 80112b6:	b1a6      	cbz	r6, 80112e2 <pjpeg_decode_init+0x19e>
    thischar = (uint8)getBits1(8);
 80112b8:	4693      	mov	fp, r2
  if (gBitsLeft < numBits) {
 80112ba:	2907      	cmp	r1, #7
 80112bc:	461d      	mov	r5, r3
 80112be:	d917      	bls.n	80112f0 <pjpeg_decode_init+0x1ac>
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 80112c0:	3908      	subs	r1, #8
    gBitBuf <<= numBits;
 80112c2:	021b      	lsls	r3, r3, #8
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 80112c4:	b2c9      	uxtb	r1, r1
    gBitBuf <<= numBits;
 80112c6:	b29b      	uxth	r3, r3
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 80112c8:	f88a 1000 	strb.w	r1, [sl]
    gBitBuf <<= numBits;
 80112cc:	f8a9 3000 	strh.w	r3, [r9]
  return ret >> (16 - origBits);
 80112d0:	122d      	asrs	r5, r5, #8
    if (lastchar == 0xFF) {
 80112d2:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
    thischar = (uint8)getBits1(8);
 80112d6:	b2ea      	uxtb	r2, r5
    if (lastchar == 0xFF) {
 80112d8:	d1eb      	bne.n	80112b2 <pjpeg_decode_init+0x16e>
      if (thischar == M_SOI)
 80112da:	2dd8      	cmp	r5, #216	; 0xd8
 80112dc:	d04a      	beq.n	8011374 <pjpeg_decode_init+0x230>
      else if (thischar == M_EOI)
 80112de:	2dd9      	cmp	r5, #217	; 0xd9
 80112e0:	d1e7      	bne.n	80112b2 <pjpeg_decode_init+0x16e>
 80112e2:	2713      	movs	r7, #19
    return gCallbackStatus ? gCallbackStatus : status;
 80112e4:	4b37      	ldr	r3, [pc, #220]	; (80113c4 <pjpeg_decode_init+0x280>)
 80112e6:	781b      	ldrb	r3, [r3, #0]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	bf18      	it	ne
 80112ec:	461f      	movne	r7, r3
 80112ee:	e773      	b.n	80111d8 <pjpeg_decode_init+0x94>
    gBitBuf <<= gBitsLeft;
 80112f0:	408b      	lsls	r3, r1
  if (!gInBufLeft) {
 80112f2:	f898 0000 	ldrb.w	r0, [r8]
    gBitBuf <<= gBitsLeft;
 80112f6:	b29a      	uxth	r2, r3
 80112f8:	f8a9 2000 	strh.w	r2, [r9]
  if (!gInBufLeft) {
 80112fc:	b9c0      	cbnz	r0, 8011330 <pjpeg_decode_init+0x1ec>
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 80112fe:	4b3b      	ldr	r3, [pc, #236]	; (80113ec <pjpeg_decode_init+0x2a8>)
  gInBufOfs = 4;
 8011300:	f04f 0c04 	mov.w	ip, #4
 8011304:	4c38      	ldr	r4, [pc, #224]	; (80113e8 <pjpeg_decode_init+0x2a4>)
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8011306:	21fc      	movs	r1, #252	; 0xfc
 8011308:	681f      	ldr	r7, [r3, #0]
 801130a:	4b3a      	ldr	r3, [pc, #232]	; (80113f4 <pjpeg_decode_init+0x2b0>)
  gInBufLeft = 0;
 801130c:	f888 0000 	strb.w	r0, [r8]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 8011310:	4a3b      	ldr	r2, [pc, #236]	; (8011400 <pjpeg_decode_init+0x2bc>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	4838      	ldr	r0, [pc, #224]	; (80113f8 <pjpeg_decode_init+0x2b4>)
  gInBufOfs = 4;
 8011316:	f884 c000 	strb.w	ip, [r4]
  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 801131a:	47b8      	blx	r7
  if (status) {
 801131c:	b108      	cbz	r0, 8011322 <pjpeg_decode_init+0x1de>
    gCallbackStatus = status;
 801131e:	4b29      	ldr	r3, [pc, #164]	; (80113c4 <pjpeg_decode_init+0x280>)
 8011320:	7018      	strb	r0, [r3, #0]
    if (!gInBufLeft) {
 8011322:	f898 0000 	ldrb.w	r0, [r8]
 8011326:	b1a8      	cbz	r0, 8011354 <pjpeg_decode_init+0x210>
 8011328:	f8b9 2000 	ldrh.w	r2, [r9]
 801132c:	f89a 1000 	ldrb.w	r1, [sl]
  return gInBuf[gInBufOfs++];
 8011330:	4c2d      	ldr	r4, [pc, #180]	; (80113e8 <pjpeg_decode_init+0x2a4>)
  gInBufLeft--;
 8011332:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8011336:	4831      	ldr	r0, [pc, #196]	; (80113fc <pjpeg_decode_init+0x2b8>)
  return gInBuf[gInBufOfs++];
 8011338:	7823      	ldrb	r3, [r4, #0]
  gInBufLeft--;
 801133a:	f888 c000 	strb.w	ip, [r8]
  return gInBuf[gInBufOfs++];
 801133e:	1c5f      	adds	r7, r3, #1
 8011340:	5cc3      	ldrb	r3, [r0, r3]
 8011342:	7027      	strb	r7, [r4, #0]
    gBitBuf <<= (numBits - gBitsLeft);
 8011344:	4313      	orrs	r3, r2
 8011346:	f1c1 0208 	rsb	r2, r1, #8
 801134a:	4093      	lsls	r3, r2
 801134c:	b29b      	uxth	r3, r3
 801134e:	f8a9 3000 	strh.w	r3, [r9]
 8011352:	e7bd      	b.n	80112d0 <pjpeg_decode_init+0x18c>
      gTemFlag = ~gTemFlag;
 8011354:	4823      	ldr	r0, [pc, #140]	; (80113e4 <pjpeg_decode_init+0x2a0>)
 8011356:	f8b9 2000 	ldrh.w	r2, [r9]
 801135a:	7803      	ldrb	r3, [r0, #0]
 801135c:	f89a 1000 	ldrb.w	r1, [sl]
 8011360:	43db      	mvns	r3, r3
 8011362:	b2db      	uxtb	r3, r3
      return gTemFlag ? 0xFF : 0xD9;
 8011364:	2b00      	cmp	r3, #0
      gTemFlag = ~gTemFlag;
 8011366:	7003      	strb	r3, [r0, #0]
      return gTemFlag ? 0xFF : 0xD9;
 8011368:	bf0c      	ite	eq
 801136a:	23d9      	moveq	r3, #217	; 0xd9
 801136c:	23ff      	movne	r3, #255	; 0xff
 801136e:	e7e9      	b.n	8011344 <pjpeg_decode_init+0x200>
    return PJPG_UNSUPPORTED_MODE;
 8011370:	2725      	movs	r7, #37	; 0x25
 8011372:	e7b7      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
  if (thischar != 0xFF)
 8011374:	0a1b      	lsrs	r3, r3, #8
 8011376:	9c01      	ldr	r4, [sp, #4]
 8011378:	2bff      	cmp	r3, #255	; 0xff
 801137a:	f43f af72 	beq.w	8011262 <pjpeg_decode_init+0x11e>
 801137e:	e7b0      	b.n	80112e2 <pjpeg_decode_init+0x19e>
  return getBits(numBits, 0);
 8011380:	f7fd fb30 	bl	800e9e4 <getBits.constprop.4>
 8011384:	4605      	mov	r5, r0
 8011386:	4638      	mov	r0, r7
 8011388:	f7fd fbd0 	bl	800eb2c <getBits.constprop.5>
  if (getBits1(8) != 8)
 801138c:	2808      	cmp	r0, #8
  return getBits(numBits, 0);
 801138e:	4606      	mov	r6, r0
  if (getBits1(8) != 8)
 8011390:	d003      	beq.n	801139a <pjpeg_decode_init+0x256>
    return PJPG_BAD_PRECISION;
 8011392:	2707      	movs	r7, #7
 8011394:	e7a6      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    return PJPG_NO_ARITHMITIC_SUPPORT;
 8011396:	2711      	movs	r7, #17
 8011398:	e7a4      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
  return getBits(numBits, 0);
 801139a:	f7fd fb23 	bl	800e9e4 <getBits.constprop.4>
  if ((!gImageYSize) || (gImageYSize > PJPG_MAX_HEIGHT))
 801139e:	1e43      	subs	r3, r0, #1
  gImageYSize = getBits1(16);
 80113a0:	4a0a      	ldr	r2, [pc, #40]	; (80113cc <pjpeg_decode_init+0x288>)
  if ((!gImageYSize) || (gImageYSize > PJPG_MAX_HEIGHT))
 80113a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  gImageYSize = getBits1(16);
 80113a6:	8010      	strh	r0, [r2, #0]
  if ((!gImageYSize) || (gImageYSize > PJPG_MAX_HEIGHT))
 80113a8:	d301      	bcc.n	80113ae <pjpeg_decode_init+0x26a>
    return PJPG_BAD_HEIGHT;
 80113aa:	4637      	mov	r7, r6
 80113ac:	e79a      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
  return getBits(numBits, 0);
 80113ae:	f7fd fb19 	bl	800e9e4 <getBits.constprop.4>
  if ((!gImageXSize) || (gImageXSize > PJPG_MAX_WIDTH))
 80113b2:	1e43      	subs	r3, r0, #1
  gImageXSize = getBits1(16);
 80113b4:	4a04      	ldr	r2, [pc, #16]	; (80113c8 <pjpeg_decode_init+0x284>)
  if ((!gImageXSize) || (gImageXSize > PJPG_MAX_WIDTH))
 80113b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  gImageXSize = getBits1(16);
 80113ba:	8010      	strh	r0, [r2, #0]
  if ((!gImageXSize) || (gImageXSize > PJPG_MAX_WIDTH))
 80113bc:	d326      	bcc.n	801140c <pjpeg_decode_init+0x2c8>
    return PJPG_BAD_WIDTH;
 80113be:	2709      	movs	r7, #9
 80113c0:	e790      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
 80113c2:	bf00      	nop
 80113c4:	2000c5d9 	.word	0x2000c5d9
 80113c8:	2000c9dc 	.word	0x2000c9dc
 80113cc:	2000c9de 	.word	0x2000c9de
 80113d0:	2000c677 	.word	0x2000c677
 80113d4:	2000cf02 	.word	0x2000cf02
 80113d8:	2000c678 	.word	0x2000c678
 80113dc:	2000cf08 	.word	0x2000cf08
 80113e0:	2000cf09 	.word	0x2000cf09
 80113e4:	2000cf07 	.word	0x2000cf07
 80113e8:	2000cae1 	.word	0x2000cae1
 80113ec:	2000cf10 	.word	0x2000cf10
 80113f0:	2000cf00 	.word	0x2000cf00
 80113f4:	2000cf0c 	.word	0x2000cf0c
 80113f8:	2000c9e4 	.word	0x2000c9e4
 80113fc:	2000c9e0 	.word	0x2000c9e0
 8011400:	2000cae0 	.word	0x2000cae0
 8011404:	2000c5d6 	.word	0x2000c5d6
 8011408:	2000c5d8 	.word	0x2000c5d8
  return getBits(numBits, 0);
 801140c:	4638      	mov	r0, r7
 801140e:	f7fd fb8d 	bl	800eb2c <getBits.constprop.5>
  gCompsInFrame = (uint8)getBits1(8);
 8011412:	4ba8      	ldr	r3, [pc, #672]	; (80116b4 <pjpeg_decode_init+0x570>)
 8011414:	b2c0      	uxtb	r0, r0
  if (gCompsInFrame > 3)
 8011416:	2803      	cmp	r0, #3
  gCompsInFrame = (uint8)getBits1(8);
 8011418:	7018      	strb	r0, [r3, #0]
  if (gCompsInFrame > 3)
 801141a:	f200 8101 	bhi.w	8011620 <pjpeg_decode_init+0x4dc>
  if (left != (gCompsInFrame + gCompsInFrame + gCompsInFrame + 8))
 801141e:	2303      	movs	r3, #3
 8011420:	fb13 6600 	smlabb	r6, r3, r0, r6
 8011424:	42b5      	cmp	r5, r6
 8011426:	f040 80f9 	bne.w	801161c <pjpeg_decode_init+0x4d8>
  for (i = 0; i < gCompsInFrame; i++) {
 801142a:	2800      	cmp	r0, #0
 801142c:	f000 80fa 	beq.w	8011624 <pjpeg_decode_init+0x4e0>
 8011430:	4da1      	ldr	r5, [pc, #644]	; (80116b8 <pjpeg_decode_init+0x574>)
 8011432:	4ea2      	ldr	r6, [pc, #648]	; (80116bc <pjpeg_decode_init+0x578>)
  return getBits(numBits, 0);
 8011434:	2000      	movs	r0, #0
 8011436:	f7fd fb79 	bl	800eb2c <getBits.constprop.5>
    gCompIdent[i] = (uint8)getBits1(8);
 801143a:	4ba1      	ldr	r3, [pc, #644]	; (80116c0 <pjpeg_decode_init+0x57c>)
  return getBits(numBits, 0);
 801143c:	2100      	movs	r1, #0
    gCompIdent[i] = (uint8)getBits1(8);
 801143e:	55d8      	strb	r0, [r3, r7]
  return getBits(numBits, 0);
 8011440:	2004      	movs	r0, #4
 8011442:	f7fe f9a7 	bl	800f794 <getBits>
 8011446:	2100      	movs	r1, #0
    gCompHSamp[i] = (uint8)getBits1(4);
 8011448:	55e8      	strb	r0, [r5, r7]
  return getBits(numBits, 0);
 801144a:	2004      	movs	r0, #4
 801144c:	f7fe f9a2 	bl	800f794 <getBits>
    gCompVSamp[i] = (uint8)getBits1(4);
 8011450:	55f0      	strb	r0, [r6, r7]
  return getBits(numBits, 0);
 8011452:	2000      	movs	r0, #0
 8011454:	f7fd fb6a 	bl	800eb2c <getBits.constprop.5>
  for (i = 0; i < gCompsInFrame; i++) {
 8011458:	1c7b      	adds	r3, r7, #1
    gCompQuant[i] = (uint8)getBits1(8);
 801145a:	b2c0      	uxtb	r0, r0
 801145c:	4a99      	ldr	r2, [pc, #612]	; (80116c4 <pjpeg_decode_init+0x580>)
    if (gCompQuant[i] > 1)
 801145e:	2801      	cmp	r0, #1
    gCompQuant[i] = (uint8)getBits1(8);
 8011460:	55d0      	strb	r0, [r2, r7]
  for (i = 0; i < gCompsInFrame; i++) {
 8011462:	b2df      	uxtb	r7, r3
    if (gCompQuant[i] > 1)
 8011464:	f200 80d8 	bhi.w	8011618 <pjpeg_decode_init+0x4d4>
  for (i = 0; i < gCompsInFrame; i++) {
 8011468:	4b92      	ldr	r3, [pc, #584]	; (80116b4 <pjpeg_decode_init+0x570>)
 801146a:	781b      	ldrb	r3, [r3, #0]
 801146c:	429f      	cmp	r7, r3
 801146e:	d3e1      	bcc.n	8011434 <pjpeg_decode_init+0x2f0>
  if ((status) || (gCallbackStatus))
 8011470:	4a95      	ldr	r2, [pc, #596]	; (80116c8 <pjpeg_decode_init+0x584>)
 8011472:	7817      	ldrb	r7, [r2, #0]
 8011474:	2f00      	cmp	r7, #0
 8011476:	f47f aeaf 	bne.w	80111d8 <pjpeg_decode_init+0x94>
  if (gCompsInFrame == 1) {
 801147a:	2b01      	cmp	r3, #1
 801147c:	d016      	beq.n	80114ac <pjpeg_decode_init+0x368>
  } else if (gCompsInFrame == 3) {
 801147e:	2b03      	cmp	r3, #3
 8011480:	f040 808a 	bne.w	8011598 <pjpeg_decode_init+0x454>
    if (((gCompHSamp[1] != 1) || (gCompVSamp[1] != 1)) ||
 8011484:	786b      	ldrb	r3, [r5, #1]
 8011486:	2b01      	cmp	r3, #1
 8011488:	d10e      	bne.n	80114a8 <pjpeg_decode_init+0x364>
 801148a:	7873      	ldrb	r3, [r6, #1]
 801148c:	2b01      	cmp	r3, #1
 801148e:	d10b      	bne.n	80114a8 <pjpeg_decode_init+0x364>
 8011490:	78ab      	ldrb	r3, [r5, #2]
 8011492:	2b01      	cmp	r3, #1
 8011494:	d108      	bne.n	80114a8 <pjpeg_decode_init+0x364>
        ((gCompHSamp[2] != 1) || (gCompVSamp[2] != 1)))
 8011496:	78b3      	ldrb	r3, [r6, #2]
 8011498:	2b01      	cmp	r3, #1
 801149a:	d105      	bne.n	80114a8 <pjpeg_decode_init+0x364>
    if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 1)) {
 801149c:	782b      	ldrb	r3, [r5, #0]
 801149e:	2b01      	cmp	r3, #1
 80114a0:	f000 80a1 	beq.w	80115e6 <pjpeg_decode_init+0x4a2>
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 1)) {
 80114a4:	2b02      	cmp	r3, #2
 80114a6:	d07d      	beq.n	80115a4 <pjpeg_decode_init+0x460>
      return PJPG_UNSUPPORTED_SAMP_FACTORS;
 80114a8:	271b      	movs	r7, #27
 80114aa:	e695      	b.n	80111d8 <pjpeg_decode_init+0x94>
    if ((gCompHSamp[0] != 1) || (gCompVSamp[0] != 1))
 80114ac:	782b      	ldrb	r3, [r5, #0]
 80114ae:	2b01      	cmp	r3, #1
 80114b0:	d1fa      	bne.n	80114a8 <pjpeg_decode_init+0x364>
 80114b2:	7833      	ldrb	r3, [r6, #0]
 80114b4:	2b01      	cmp	r3, #1
 80114b6:	d1f7      	bne.n	80114a8 <pjpeg_decode_init+0x364>
    gMaxMCUXSize = 8;
 80114b8:	2008      	movs	r0, #8
    gMaxBlocksPerMCU = 1;
 80114ba:	4984      	ldr	r1, [pc, #528]	; (80116cc <pjpeg_decode_init+0x588>)
    gMCUOrg[0] = 0;
 80114bc:	4d84      	ldr	r5, [pc, #528]	; (80116d0 <pjpeg_decode_init+0x58c>)
    gMaxMCUYSize = 8;
 80114be:	2207      	movs	r2, #7
    gMaxBlocksPerMCU = 1;
 80114c0:	700b      	strb	r3, [r1, #0]
    gMaxMCUYSize = 8;
 80114c2:	4601      	mov	r1, r0
    gMCUOrg[0] = 0;
 80114c4:	702f      	strb	r7, [r5, #0]
    gMaxMCUYSize = 8;
 80114c6:	4b83      	ldr	r3, [pc, #524]	; (80116d4 <pjpeg_decode_init+0x590>)
    gScanType = PJPG_GRAYSCALE;
 80114c8:	4e83      	ldr	r6, [pc, #524]	; (80116d8 <pjpeg_decode_init+0x594>)
    gMaxMCUXSize = 8;
 80114ca:	4d84      	ldr	r5, [pc, #528]	; (80116dc <pjpeg_decode_init+0x598>)
    gScanType = PJPG_GRAYSCALE;
 80114cc:	7037      	strb	r7, [r6, #0]
    gMaxMCUYSize = 8;
 80114ce:	9301      	str	r3, [sp, #4]
    gMaxMCUXSize = 8;
 80114d0:	7028      	strb	r0, [r5, #0]
    gMaxMCUYSize = 8;
 80114d2:	7018      	strb	r0, [r3, #0]
      (gImageXSize + (gMaxMCUXSize - 1)) >> ((gMaxMCUXSize == 8) ? 3 : 4);
 80114d4:	4b82      	ldr	r3, [pc, #520]	; (80116e0 <pjpeg_decode_init+0x59c>)
 80114d6:	2003      	movs	r0, #3
 80114d8:	881b      	ldrh	r3, [r3, #0]
 80114da:	3307      	adds	r3, #7
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 80114dc:	2908      	cmp	r1, #8
 80114de:	4981      	ldr	r1, [pc, #516]	; (80116e4 <pjpeg_decode_init+0x5a0>)
      (gImageXSize + (gMaxMCUXSize - 1)) >> ((gMaxMCUXSize == 8) ? 3 : 4);
 80114e0:	fa43 f300 	asr.w	r3, r3, r0
  gNumMCUSRemaining = gMaxMCUSPerRow * gMaxMCUSPerCol;
 80114e4:	f8df c218 	ldr.w	ip, [pc, #536]	; 8011700 <pjpeg_decode_init+0x5bc>
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 80114e8:	8809      	ldrh	r1, [r1, #0]
 80114ea:	bf14      	ite	ne
 80114ec:	2704      	movne	r7, #4
 80114ee:	2703      	moveq	r7, #3
  gMaxMCUSPerRow =
 80114f0:	b29b      	uxth	r3, r3
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 80114f2:	440a      	add	r2, r1
  gMaxMCUSPerCol =
 80114f4:	497c      	ldr	r1, [pc, #496]	; (80116e8 <pjpeg_decode_init+0x5a4>)
  status = processMarkers(&c);
 80114f6:	f10d 0017 	add.w	r0, sp, #23
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 80114fa:	413a      	asrs	r2, r7
  gMaxMCUSPerCol =
 80114fc:	b292      	uxth	r2, r2
  gNumMCUSRemaining = gMaxMCUSPerRow * gMaxMCUSPerCol;
 80114fe:	fb13 f702 	smulbb	r7, r3, r2
  gMaxMCUSPerCol =
 8011502:	800a      	strh	r2, [r1, #0]
  gMaxMCUSPerRow =
 8011504:	4a79      	ldr	r2, [pc, #484]	; (80116ec <pjpeg_decode_init+0x5a8>)
  gNumMCUSRemaining = gMaxMCUSPerRow * gMaxMCUSPerCol;
 8011506:	f8ac 7000 	strh.w	r7, [ip]
  gMaxMCUSPerRow =
 801150a:	8013      	strh	r3, [r2, #0]
  status = processMarkers(&c);
 801150c:	f7fd fbd0 	bl	800ecb0 <processMarkers>
  if (status)
 8011510:	4607      	mov	r7, r0
 8011512:	2800      	cmp	r0, #0
 8011514:	f47f aee6 	bne.w	80112e4 <pjpeg_decode_init+0x1a0>
  if (c == M_EOI) {
 8011518:	f89d 3017 	ldrb.w	r3, [sp, #23]
 801151c:	2bda      	cmp	r3, #218	; 0xda
 801151e:	d13d      	bne.n	801159c <pjpeg_decode_init+0x458>
  return getBits(numBits, 0);
 8011520:	f7fd fa60 	bl	800e9e4 <getBits.constprop.4>
 8011524:	4683      	mov	fp, r0
 8011526:	4638      	mov	r0, r7
 8011528:	f7fd fb00 	bl	800eb2c <getBits.constprop.5>
  left -= 3;
 801152c:	f1ab 0203 	sub.w	r2, fp, #3
  gCompsInScan = (uint8)getBits1(8);
 8011530:	b2c0      	uxtb	r0, r0
  if ((left != (gCompsInScan + gCompsInScan + 3)) || (gCompsInScan < 1) ||
 8011532:	2303      	movs	r3, #3
  left -= 3;
 8011534:	b292      	uxth	r2, r2
  gCompsInScan = (uint8)getBits1(8);
 8011536:	496e      	ldr	r1, [pc, #440]	; (80116f0 <pjpeg_decode_init+0x5ac>)
  if ((left != (gCompsInScan + gCompsInScan + 3)) || (gCompsInScan < 1) ||
 8011538:	eb03 0340 	add.w	r3, r3, r0, lsl #1
  left -= 3;
 801153c:	9202      	str	r2, [sp, #8]
  if ((left != (gCompsInScan + gCompsInScan + 3)) || (gCompsInScan < 1) ||
 801153e:	429a      	cmp	r2, r3
  gCompsInScan = (uint8)getBits1(8);
 8011540:	7008      	strb	r0, [r1, #0]
  if ((left != (gCompsInScan + gCompsInScan + 3)) || (gCompsInScan < 1) ||
 8011542:	d12d      	bne.n	80115a0 <pjpeg_decode_init+0x45c>
 8011544:	3801      	subs	r0, #1
 8011546:	2802      	cmp	r0, #2
 8011548:	d82a      	bhi.n	80115a0 <pjpeg_decode_init+0x45c>
    gCompList[i] = ci;
 801154a:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 8011704 <pjpeg_decode_init+0x5c0>
  return getBits(numBits, 0);
 801154e:	2000      	movs	r0, #0
 8011550:	f7fd faec 	bl	800eb2c <getBits.constprop.5>
    uint8 cc = (uint8)getBits1(8);
 8011554:	b2c2      	uxtb	r2, r0
  return getBits(numBits, 0);
 8011556:	2000      	movs	r0, #0
    uint8 cc = (uint8)getBits1(8);
 8011558:	9203      	str	r2, [sp, #12]
  return getBits(numBits, 0);
 801155a:	f7fd fae7 	bl	800eb2c <getBits.constprop.5>
    left -= 2;
 801155e:	9b02      	ldr	r3, [sp, #8]
    uint8 c = (uint8)getBits1(8);
 8011560:	b2c0      	uxtb	r0, r0
    for (ci = 0; ci < gCompsInFrame; ci++)
 8011562:	4a54      	ldr	r2, [pc, #336]	; (80116b4 <pjpeg_decode_init+0x570>)
    left -= 2;
 8011564:	3b02      	subs	r3, #2
    for (ci = 0; ci < gCompsInFrame; ci++)
 8011566:	7811      	ldrb	r1, [r2, #0]
    left -= 2;
 8011568:	fa1f fc83 	uxth.w	ip, r3
    for (ci = 0; ci < gCompsInFrame; ci++)
 801156c:	b191      	cbz	r1, 8011594 <pjpeg_decode_init+0x450>
      if (cc == gCompIdent[ci])
 801156e:	4b54      	ldr	r3, [pc, #336]	; (80116c0 <pjpeg_decode_init+0x57c>)
 8011570:	9a03      	ldr	r2, [sp, #12]
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	4293      	cmp	r3, r2
 8011576:	f000 8082 	beq.w	801167e <pjpeg_decode_init+0x53a>
    for (ci = 0; ci < gCompsInFrame; ci++)
 801157a:	2901      	cmp	r1, #1
 801157c:	d90a      	bls.n	8011594 <pjpeg_decode_init+0x450>
      if (cc == gCompIdent[ci])
 801157e:	4b50      	ldr	r3, [pc, #320]	; (80116c0 <pjpeg_decode_init+0x57c>)
 8011580:	785b      	ldrb	r3, [r3, #1]
 8011582:	4293      	cmp	r3, r2
 8011584:	d068      	beq.n	8011658 <pjpeg_decode_init+0x514>
    for (ci = 0; ci < gCompsInFrame; ci++)
 8011586:	2902      	cmp	r1, #2
 8011588:	d004      	beq.n	8011594 <pjpeg_decode_init+0x450>
      if (cc == gCompIdent[ci])
 801158a:	4b4d      	ldr	r3, [pc, #308]	; (80116c0 <pjpeg_decode_init+0x57c>)
 801158c:	789b      	ldrb	r3, [r3, #2]
 801158e:	4293      	cmp	r3, r2
 8011590:	f000 817a 	beq.w	8011888 <pjpeg_decode_init+0x744>
      return PJPG_BAD_SOS_COMP_ID;
 8011594:	270f      	movs	r7, #15
 8011596:	e6a5      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    return PJPG_UNSUPPORTED_COLORSPACE;
 8011598:	271a      	movs	r7, #26
 801159a:	e61d      	b.n	80111d8 <pjpeg_decode_init+0x94>
    return PJPG_UNEXPECTED_MARKER;
 801159c:	2712      	movs	r7, #18
 801159e:	e6a1      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    return PJPG_BAD_SOS_LENGTH;
 80115a0:	270e      	movs	r7, #14
 80115a2:	e69f      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 1)) {
 80115a4:	7832      	ldrb	r2, [r6, #0]
 80115a6:	2a01      	cmp	r2, #1
 80115a8:	f000 8170 	beq.w	801188c <pjpeg_decode_init+0x748>
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 2)) {
 80115ac:	2a02      	cmp	r2, #2
 80115ae:	f47f af7b 	bne.w	80114a8 <pjpeg_decode_init+0x364>
      gScanType = PJPG_YH2V2;
 80115b2:	2104      	movs	r1, #4
 80115b4:	4e48      	ldr	r6, [pc, #288]	; (80116d8 <pjpeg_decode_init+0x594>)
      gMCUOrg[0] = 0;
 80115b6:	4a46      	ldr	r2, [pc, #280]	; (80116d0 <pjpeg_decode_init+0x58c>)
      gMaxBlocksPerMCU = 6;
 80115b8:	2506      	movs	r5, #6
 80115ba:	4b44      	ldr	r3, [pc, #272]	; (80116cc <pjpeg_decode_init+0x588>)
      gMCUOrg[0] = 0;
 80115bc:	2000      	movs	r0, #0
      gScanType = PJPG_YH2V2;
 80115be:	7031      	strb	r1, [r6, #0]
      gMCUOrg[0] = 0;
 80115c0:	f240 2101 	movw	r1, #513	; 0x201
      gMaxBlocksPerMCU = 6;
 80115c4:	701d      	strb	r5, [r3, #0]
      gMaxMCUXSize = 16;
 80115c6:	2310      	movs	r3, #16
      gMCUOrg[0] = 0;
 80115c8:	6010      	str	r0, [r2, #0]
      gMaxMCUXSize = 16;
 80115ca:	4d44      	ldr	r5, [pc, #272]	; (80116dc <pjpeg_decode_init+0x598>)
      gMCUOrg[0] = 0;
 80115cc:	8091      	strh	r1, [r2, #4]
      gMaxMCUYSize = 16;
 80115ce:	4a41      	ldr	r2, [pc, #260]	; (80116d4 <pjpeg_decode_init+0x590>)
      gMaxMCUXSize = 16;
 80115d0:	702b      	strb	r3, [r5, #0]
      gMaxMCUYSize = 16;
 80115d2:	9201      	str	r2, [sp, #4]
 80115d4:	7013      	strb	r3, [r2, #0]
 80115d6:	9a01      	ldr	r2, [sp, #4]
      (gImageXSize + (gMaxMCUXSize - 1)) >> ((gMaxMCUXSize == 8) ? 3 : 4);
 80115d8:	2004      	movs	r0, #4
 80115da:	4b41      	ldr	r3, [pc, #260]	; (80116e0 <pjpeg_decode_init+0x59c>)
 80115dc:	7811      	ldrb	r1, [r2, #0]
 80115de:	881b      	ldrh	r3, [r3, #0]
 80115e0:	1e4a      	subs	r2, r1, #1
 80115e2:	330f      	adds	r3, #15
 80115e4:	e77a      	b.n	80114dc <pjpeg_decode_init+0x398>
    if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 1)) {
 80115e6:	7833      	ldrb	r3, [r6, #0]
 80115e8:	2b01      	cmp	r3, #1
 80115ea:	d021      	beq.n	8011630 <pjpeg_decode_init+0x4ec>
    } else if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 2)) {
 80115ec:	2b02      	cmp	r3, #2
 80115ee:	f47f af5b 	bne.w	80114a8 <pjpeg_decode_init+0x364>
      gScanType = PJPG_YH1V2;
 80115f2:	2303      	movs	r3, #3
      gMCUOrg[0] = 0;
 80115f4:	4d36      	ldr	r5, [pc, #216]	; (80116d0 <pjpeg_decode_init+0x58c>)
 80115f6:	4f3f      	ldr	r7, [pc, #252]	; (80116f4 <pjpeg_decode_init+0x5b0>)
      gMaxBlocksPerMCU = 4;
 80115f8:	2104      	movs	r1, #4
      gScanType = PJPG_YH1V2;
 80115fa:	4e37      	ldr	r6, [pc, #220]	; (80116d8 <pjpeg_decode_init+0x594>)
      gMaxMCUXSize = 8;
 80115fc:	2008      	movs	r0, #8
      gMCUOrg[0] = 0;
 80115fe:	602f      	str	r7, [r5, #0]
      gMaxBlocksPerMCU = 4;
 8011600:	4a32      	ldr	r2, [pc, #200]	; (80116cc <pjpeg_decode_init+0x588>)
      gMaxMCUYSize = 16;
 8011602:	4f34      	ldr	r7, [pc, #208]	; (80116d4 <pjpeg_decode_init+0x590>)
      gScanType = PJPG_YH1V2;
 8011604:	7033      	strb	r3, [r6, #0]
      gMaxMCUYSize = 16;
 8011606:	2310      	movs	r3, #16
      gMaxMCUXSize = 8;
 8011608:	4d34      	ldr	r5, [pc, #208]	; (80116dc <pjpeg_decode_init+0x598>)
      gMaxBlocksPerMCU = 4;
 801160a:	7011      	strb	r1, [r2, #0]
      gMaxMCUYSize = 16;
 801160c:	220f      	movs	r2, #15
 801160e:	4619      	mov	r1, r3
 8011610:	9701      	str	r7, [sp, #4]
      gMaxMCUXSize = 8;
 8011612:	7028      	strb	r0, [r5, #0]
      gMaxMCUYSize = 16;
 8011614:	703b      	strb	r3, [r7, #0]
 8011616:	e75d      	b.n	80114d4 <pjpeg_decode_init+0x390>
      return PJPG_UNSUPPORTED_QUANT_TABLE;
 8011618:	2724      	movs	r7, #36	; 0x24
 801161a:	e663      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    return PJPG_BAD_SOF_LENGTH;
 801161c:	270b      	movs	r7, #11
 801161e:	e661      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    return PJPG_TOO_MANY_COMPONENTS;
 8011620:	270a      	movs	r7, #10
 8011622:	e65f      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
  if ((status) || (gCallbackStatus))
 8011624:	4b28      	ldr	r3, [pc, #160]	; (80116c8 <pjpeg_decode_init+0x584>)
 8011626:	781f      	ldrb	r7, [r3, #0]
    return PJPG_UNSUPPORTED_COLORSPACE;
 8011628:	2f00      	cmp	r7, #0
 801162a:	bf08      	it	eq
 801162c:	271a      	moveq	r7, #26
 801162e:	e5d3      	b.n	80111d8 <pjpeg_decode_init+0x94>
      gMCUOrg[0] = 0;
 8011630:	4827      	ldr	r0, [pc, #156]	; (80116d0 <pjpeg_decode_init+0x58c>)
 8011632:	f44f 7180 	mov.w	r1, #256	; 0x100
      gMCUOrg[1] = 1;
 8011636:	2502      	movs	r5, #2
      gScanType = PJPG_YH1V1;
 8011638:	4e27      	ldr	r6, [pc, #156]	; (80116d8 <pjpeg_decode_init+0x594>)
      gMCUOrg[0] = 0;
 801163a:	8001      	strh	r1, [r0, #0]
      gMaxBlocksPerMCU = 3;
 801163c:	2703      	movs	r7, #3
 801163e:	4a23      	ldr	r2, [pc, #140]	; (80116cc <pjpeg_decode_init+0x588>)
      gMCUOrg[1] = 1;
 8011640:	7085      	strb	r5, [r0, #2]
      gScanType = PJPG_YH1V1;
 8011642:	7033      	strb	r3, [r6, #0]
      gMaxMCUXSize = 8;
 8011644:	2308      	movs	r3, #8
      gMaxMCUYSize = 8;
 8011646:	4823      	ldr	r0, [pc, #140]	; (80116d4 <pjpeg_decode_init+0x590>)
      gMaxMCUXSize = 8;
 8011648:	4d24      	ldr	r5, [pc, #144]	; (80116dc <pjpeg_decode_init+0x598>)
      gMaxMCUYSize = 8;
 801164a:	4619      	mov	r1, r3
      gMaxBlocksPerMCU = 3;
 801164c:	7017      	strb	r7, [r2, #0]
      gMaxMCUYSize = 8;
 801164e:	2207      	movs	r2, #7
 8011650:	9001      	str	r0, [sp, #4]
      gMaxMCUXSize = 8;
 8011652:	702b      	strb	r3, [r5, #0]
      gMaxMCUYSize = 8;
 8011654:	7003      	strb	r3, [r0, #0]
 8011656:	e73d      	b.n	80114d4 <pjpeg_decode_init+0x390>
    for (ci = 0; ci < gCompsInFrame; ci++)
 8011658:	2301      	movs	r3, #1
  for (i = 0; i < gCompsInScan; i++) {
 801165a:	1c79      	adds	r1, r7, #1
    gCompDCTab[ci] = (c >> 4) & 15;
 801165c:	0902      	lsrs	r2, r0, #4
    gCompList[i] = ci;
 801165e:	f80b 3007 	strb.w	r3, [fp, r7]
    gCompACTab[ci] = (c & 15);
 8011662:	f000 000f 	and.w	r0, r0, #15
  for (i = 0; i < gCompsInScan; i++) {
 8011666:	b2cf      	uxtb	r7, r1
    gCompDCTab[ci] = (c >> 4) & 15;
 8011668:	4923      	ldr	r1, [pc, #140]	; (80116f8 <pjpeg_decode_init+0x5b4>)
 801166a:	54ca      	strb	r2, [r1, r3]
  for (i = 0; i < gCompsInScan; i++) {
 801166c:	4a20      	ldr	r2, [pc, #128]	; (80116f0 <pjpeg_decode_init+0x5ac>)
    gCompACTab[ci] = (c & 15);
 801166e:	4923      	ldr	r1, [pc, #140]	; (80116fc <pjpeg_decode_init+0x5b8>)
  for (i = 0; i < gCompsInScan; i++) {
 8011670:	7812      	ldrb	r2, [r2, #0]
    gCompACTab[ci] = (c & 15);
 8011672:	54c8      	strb	r0, [r1, r3]
  for (i = 0; i < gCompsInScan; i++) {
 8011674:	42ba      	cmp	r2, r7
 8011676:	d904      	bls.n	8011682 <pjpeg_decode_init+0x53e>
    left -= 2;
 8011678:	f8cd c008 	str.w	ip, [sp, #8]
 801167c:	e767      	b.n	801154e <pjpeg_decode_init+0x40a>
    for (ci = 0; ci < gCompsInFrame; ci++)
 801167e:	2300      	movs	r3, #0
 8011680:	e7eb      	b.n	801165a <pjpeg_decode_init+0x516>
  return getBits(numBits, 0);
 8011682:	2000      	movs	r0, #0
 8011684:	f7fd fa52 	bl	800eb2c <getBits.constprop.5>
 8011688:	2000      	movs	r0, #0
 801168a:	f7fd fa4f 	bl	800eb2c <getBits.constprop.5>
 801168e:	2100      	movs	r1, #0
 8011690:	2004      	movs	r0, #4
 8011692:	f7fe f87f 	bl	800f794 <getBits>
 8011696:	2100      	movs	r1, #0
 8011698:	2004      	movs	r0, #4
 801169a:	f7fe f87b 	bl	800f794 <getBits>
  left -= 3;
 801169e:	9b02      	ldr	r3, [sp, #8]
 80116a0:	1f5f      	subs	r7, r3, #5
 80116a2:	b2bf      	uxth	r7, r7
  return getBits(numBits, 0);
 80116a4:	2000      	movs	r0, #0
  while (left) {
 80116a6:	b37f      	cbz	r7, 8011708 <pjpeg_decode_init+0x5c4>
    left--;
 80116a8:	3f01      	subs	r7, #1
  return getBits(numBits, 0);
 80116aa:	f7fd fa3f 	bl	800eb2c <getBits.constprop.5>
    left--;
 80116ae:	b2bf      	uxth	r7, r7
 80116b0:	e7f8      	b.n	80116a4 <pjpeg_decode_init+0x560>
 80116b2:	bf00      	nop
 80116b4:	2000c677 	.word	0x2000c677
 80116b8:	2000c664 	.word	0x2000c664
 80116bc:	2000c674 	.word	0x2000c674
 80116c0:	2000c668 	.word	0x2000c668
 80116c4:	2000c670 	.word	0x2000c670
 80116c8:	2000c5d9 	.word	0x2000c5d9
 80116cc:	2000cdf2 	.word	0x2000cdf2
 80116d0:	2000cdec 	.word	0x2000cdec
 80116d4:	2000cdf9 	.word	0x2000cdf9
 80116d8:	2000cf06 	.word	0x2000cf06
 80116dc:	2000cdf8 	.word	0x2000cdf8
 80116e0:	2000c9dc 	.word	0x2000c9dc
 80116e4:	2000c9de 	.word	0x2000c9de
 80116e8:	2000cdf4 	.word	0x2000cdf4
 80116ec:	2000cdf6 	.word	0x2000cdf6
 80116f0:	2000c678 	.word	0x2000c678
 80116f4:	02010000 	.word	0x02010000
 80116f8:	2000c660 	.word	0x2000c660
 80116fc:	2000c65c 	.word	0x2000c65c
 8011700:	2000cdfc 	.word	0x2000cdfc
 8011704:	2000c66c 	.word	0x2000c66c
  for (i = 0; i < gCompsInScan; i++) {
 8011708:	4b68      	ldr	r3, [pc, #416]	; (80118ac <pjpeg_decode_init+0x768>)
 801170a:	7819      	ldrb	r1, [r3, #0]
 801170c:	2900      	cmp	r1, #0
 801170e:	d05c      	beq.n	80117ca <pjpeg_decode_init+0x686>
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011710:	4a67      	ldr	r2, [pc, #412]	; (80118b0 <pjpeg_decode_init+0x76c>)
 8011712:	2301      	movs	r3, #1
    uint8 compDCTab = gCompDCTab[gCompList[i]];
 8011714:	f89b 0000 	ldrb.w	r0, [fp]
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011718:	f892 c000 	ldrb.w	ip, [r2]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 801171c:	4a65      	ldr	r2, [pc, #404]	; (80118b4 <pjpeg_decode_init+0x770>)
 801171e:	4607      	mov	r7, r0
    uint8 compDCTab = gCompDCTab[gCompList[i]];
 8011720:	9002      	str	r0, [sp, #8]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 8011722:	5c12      	ldrb	r2, [r2, r0]
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011724:	4864      	ldr	r0, [pc, #400]	; (80118b8 <pjpeg_decode_init+0x774>)
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 8011726:	3202      	adds	r2, #2
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011728:	9003      	str	r0, [sp, #12]
        ((gValidHuffTables & (1 << compACTab)) == 0))
 801172a:	b2d2      	uxtb	r2, r2
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 801172c:	5dc0      	ldrb	r0, [r0, r7]
 801172e:	fa03 f202 	lsl.w	r2, r3, r2
 8011732:	fa03 f000 	lsl.w	r0, r3, r0
 8011736:	4302      	orrs	r2, r0
 8011738:	ea32 0e0c 	bics.w	lr, r2, ip
 801173c:	f040 809e 	bne.w	801187c <pjpeg_decode_init+0x738>
  for (i = 0; i < gCompsInScan; i++) {
 8011740:	4299      	cmp	r1, r3
 8011742:	d921      	bls.n	8011788 <pjpeg_decode_init+0x644>
    uint8 compDCTab = gCompDCTab[gCompList[i]];
 8011744:	f89b 0001 	ldrb.w	r0, [fp, #1]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 8011748:	4a5a      	ldr	r2, [pc, #360]	; (80118b4 <pjpeg_decode_init+0x770>)
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 801174a:	4f5b      	ldr	r7, [pc, #364]	; (80118b8 <pjpeg_decode_init+0x774>)
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 801174c:	5c12      	ldrb	r2, [r2, r0]
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 801174e:	5c38      	ldrb	r0, [r7, r0]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 8011750:	3202      	adds	r2, #2
 8011752:	fa03 f000 	lsl.w	r0, r3, r0
        ((gValidHuffTables & (1 << compACTab)) == 0))
 8011756:	b2d2      	uxtb	r2, r2
 8011758:	fa03 f202 	lsl.w	r2, r3, r2
 801175c:	4302      	orrs	r2, r0
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 801175e:	ea32 0e0c 	bics.w	lr, r2, ip
 8011762:	f040 808b 	bne.w	801187c <pjpeg_decode_init+0x738>
  for (i = 0; i < gCompsInScan; i++) {
 8011766:	2902      	cmp	r1, #2
 8011768:	d00e      	beq.n	8011788 <pjpeg_decode_init+0x644>
    uint8 compDCTab = gCompDCTab[gCompList[i]];
 801176a:	f89b 2002 	ldrb.w	r2, [fp, #2]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 801176e:	4851      	ldr	r0, [pc, #324]	; (80118b4 <pjpeg_decode_init+0x770>)
 8011770:	5c80      	ldrb	r0, [r0, r2]
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011772:	5cba      	ldrb	r2, [r7, r2]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 8011774:	3002      	adds	r0, #2
 8011776:	fa03 f202 	lsl.w	r2, r3, r2
        ((gValidHuffTables & (1 << compACTab)) == 0))
 801177a:	b2c0      	uxtb	r0, r0
 801177c:	fa03 f000 	lsl.w	r0, r3, r0
 8011780:	4302      	orrs	r2, r0
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 8011782:	ea32 030c 	bics.w	r3, r2, ip
 8011786:	d179      	bne.n	801187c <pjpeg_decode_init+0x738>
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 8011788:	9b02      	ldr	r3, [sp, #8]
 801178a:	484c      	ldr	r0, [pc, #304]	; (80118bc <pjpeg_decode_init+0x778>)
 801178c:	5cc2      	ldrb	r2, [r0, r3]
    if ((gValidQuantTables & compQuantMask) == 0)
 801178e:	4b4c      	ldr	r3, [pc, #304]	; (80118c0 <pjpeg_decode_init+0x77c>)
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 8011790:	2a00      	cmp	r2, #0
    if ((gValidQuantTables & compQuantMask) == 0)
 8011792:	781b      	ldrb	r3, [r3, #0]
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 8011794:	bf0c      	ite	eq
 8011796:	2201      	moveq	r2, #1
 8011798:	2202      	movne	r2, #2
    if ((gValidQuantTables & compQuantMask) == 0)
 801179a:	421a      	tst	r2, r3
 801179c:	d072      	beq.n	8011884 <pjpeg_decode_init+0x740>
  for (i = 0; i < gCompsInScan; i++) {
 801179e:	2901      	cmp	r1, #1
 80117a0:	d913      	bls.n	80117ca <pjpeg_decode_init+0x686>
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 80117a2:	f89b 2001 	ldrb.w	r2, [fp, #1]
 80117a6:	5c82      	ldrb	r2, [r0, r2]
 80117a8:	2a00      	cmp	r2, #0
 80117aa:	bf0c      	ite	eq
 80117ac:	2201      	moveq	r2, #1
 80117ae:	2202      	movne	r2, #2
    if ((gValidQuantTables & compQuantMask) == 0)
 80117b0:	4213      	tst	r3, r2
 80117b2:	d067      	beq.n	8011884 <pjpeg_decode_init+0x740>
  for (i = 0; i < gCompsInScan; i++) {
 80117b4:	2902      	cmp	r1, #2
 80117b6:	d008      	beq.n	80117ca <pjpeg_decode_init+0x686>
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 80117b8:	f89b 2002 	ldrb.w	r2, [fp, #2]
 80117bc:	5c82      	ldrb	r2, [r0, r2]
 80117be:	2a00      	cmp	r2, #0
 80117c0:	bf0c      	ite	eq
 80117c2:	2201      	moveq	r2, #1
 80117c4:	2202      	movne	r2, #2
    if ((gValidQuantTables & compQuantMask) == 0)
 80117c6:	4213      	tst	r3, r2
 80117c8:	d05c      	beq.n	8011884 <pjpeg_decode_init+0x740>
  if (gRestartInterval) {
 80117ca:	4b3e      	ldr	r3, [pc, #248]	; (80118c4 <pjpeg_decode_init+0x780>)
  gLastDC[0] = 0;
 80117cc:	493e      	ldr	r1, [pc, #248]	; (80118c8 <pjpeg_decode_init+0x784>)
  if (gRestartInterval) {
 80117ce:	881a      	ldrh	r2, [r3, #0]
  gLastDC[0] = 0;
 80117d0:	2300      	movs	r3, #0
 80117d2:	600b      	str	r3, [r1, #0]
  gLastDC[2] = 0;
 80117d4:	808b      	strh	r3, [r1, #4]
  if (gRestartInterval) {
 80117d6:	b11a      	cbz	r2, 80117e0 <pjpeg_decode_init+0x69c>
    gRestartsLeft = gRestartInterval;
 80117d8:	483c      	ldr	r0, [pc, #240]	; (80118cc <pjpeg_decode_init+0x788>)
    gNextRestartNum = 0;
 80117da:	493d      	ldr	r1, [pc, #244]	; (80118d0 <pjpeg_decode_init+0x78c>)
    gRestartsLeft = gRestartInterval;
 80117dc:	8002      	strh	r2, [r0, #0]
    gNextRestartNum = 0;
 80117de:	800b      	strh	r3, [r1, #0]
  if (gBitsLeft > 0)
 80117e0:	f89a 3000 	ldrb.w	r3, [sl]
 80117e4:	f8b9 2000 	ldrh.w	r2, [r9]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d049      	beq.n	8011880 <pjpeg_decode_init+0x73c>
 80117ec:	4839      	ldr	r0, [pc, #228]	; (80118d4 <pjpeg_decode_init+0x790>)
 80117ee:	f898 1000 	ldrb.w	r1, [r8]
 80117f2:	7803      	ldrb	r3, [r0, #0]
  gInBuf[gInBufOfs] = i;
 80117f4:	4f38      	ldr	r7, [pc, #224]	; (80118d8 <pjpeg_decode_init+0x794>)
  gInBufLeft++;
 80117f6:	3101      	adds	r1, #1
 80117f8:	3b01      	subs	r3, #1
 80117fa:	f888 1000 	strb.w	r1, [r8]
 80117fe:	b2db      	uxtb	r3, r3
  gInBufOfs--;
 8011800:	7003      	strb	r3, [r0, #0]
    stuffChar((uint8)gBitBuf);
 8011802:	54fa      	strb	r2, [r7, r3]
  gInBufOfs--;
 8011804:	4b33      	ldr	r3, [pc, #204]	; (80118d4 <pjpeg_decode_init+0x790>)
  stuffChar((uint8)(gBitBuf >> 8));
 8011806:	0a12      	lsrs	r2, r2, #8
  gInBufLeft++;
 8011808:	f898 1000 	ldrb.w	r1, [r8]
  gBitsLeft = 8;
 801180c:	2008      	movs	r0, #8
  gInBufOfs--;
 801180e:	781b      	ldrb	r3, [r3, #0]
  gInBufLeft++;
 8011810:	3101      	adds	r1, #1
  gBitsLeft = 8;
 8011812:	f88a 0000 	strb.w	r0, [sl]
  gInBufOfs--;
 8011816:	3b01      	subs	r3, #1
  return getBits(numBits, 1);
 8011818:	2001      	movs	r0, #1
  gInBufLeft++;
 801181a:	f888 1000 	strb.w	r1, [r8]
  gInBufOfs--;
 801181e:	b2db      	uxtb	r3, r3
  stuffChar((uint8)(gBitBuf >> 8));
 8011820:	54fa      	strb	r2, [r7, r3]
  gInBufOfs--;
 8011822:	4a2c      	ldr	r2, [pc, #176]	; (80118d4 <pjpeg_decode_init+0x790>)
 8011824:	7013      	strb	r3, [r2, #0]
  return getBits(numBits, 1);
 8011826:	f7fd f981 	bl	800eb2c <getBits.constprop.5>
 801182a:	2001      	movs	r0, #1
 801182c:	f7fd f97e 	bl	800eb2c <getBits.constprop.5>
  if ((status) || (gCallbackStatus))
 8011830:	4b2a      	ldr	r3, [pc, #168]	; (80118dc <pjpeg_decode_init+0x798>)
 8011832:	781f      	ldrb	r7, [r3, #0]
 8011834:	2f00      	cmp	r7, #0
 8011836:	f47f accf 	bne.w	80111d8 <pjpeg_decode_init+0x94>
  pInfo->m_comps = gCompsInFrame;
 801183a:	4929      	ldr	r1, [pc, #164]	; (80118e0 <pjpeg_decode_init+0x79c>)
  pInfo->m_width = gImageXSize;
 801183c:	4b29      	ldr	r3, [pc, #164]	; (80118e4 <pjpeg_decode_init+0x7a0>)
  pInfo->m_comps = gCompsInFrame;
 801183e:	f891 c000 	ldrb.w	ip, [r1]
  pInfo->m_MCUSPerRow = gMaxMCUSPerRow;
 8011842:	4929      	ldr	r1, [pc, #164]	; (80118e8 <pjpeg_decode_init+0x7a4>)
  pInfo->m_width = gImageXSize;
 8011844:	881a      	ldrh	r2, [r3, #0]
  pInfo->m_MCUSPerRow = gMaxMCUSPerRow;
 8011846:	f8b1 e000 	ldrh.w	lr, [r1]
  pInfo->m_height = gImageYSize;
 801184a:	4b28      	ldr	r3, [pc, #160]	; (80118ec <pjpeg_decode_init+0x7a8>)
  pInfo->m_MCUSPerCol = gMaxMCUSPerCol;
 801184c:	4928      	ldr	r1, [pc, #160]	; (80118f0 <pjpeg_decode_init+0x7ac>)
  pInfo->m_height = gImageYSize;
 801184e:	881b      	ldrh	r3, [r3, #0]
  pInfo->m_MCUSPerCol = gMaxMCUSPerCol;
 8011850:	f8b1 9000 	ldrh.w	r9, [r1]
  pInfo->m_MCUHeight = gMaxMCUYSize;
 8011854:	9901      	ldr	r1, [sp, #4]
  pInfo->m_scanType = gScanType;
 8011856:	7836      	ldrb	r6, [r6, #0]
  pInfo->m_MCUHeight = gMaxMCUYSize;
 8011858:	7808      	ldrb	r0, [r1, #0]
  pInfo->m_MCUWidth = gMaxMCUXSize;
 801185a:	782d      	ldrb	r5, [r5, #0]
  pInfo->m_pMCUBufR = gMCUBufR;
 801185c:	4925      	ldr	r1, [pc, #148]	; (80118f4 <pjpeg_decode_init+0x7b0>)
  pInfo->m_width = gImageXSize;
 801185e:	6022      	str	r2, [r4, #0]
  pInfo->m_height = gImageYSize;
 8011860:	6063      	str	r3, [r4, #4]
  pInfo->m_pMCUBufG = gMCUBufG;
 8011862:	4a25      	ldr	r2, [pc, #148]	; (80118f8 <pjpeg_decode_init+0x7b4>)
  pInfo->m_pMCUBufB = gMCUBufB;
 8011864:	4b25      	ldr	r3, [pc, #148]	; (80118fc <pjpeg_decode_init+0x7b8>)
  pInfo->m_comps = gCompsInFrame;
 8011866:	f8c4 c008 	str.w	ip, [r4, #8]
  pInfo->m_scanType = gScanType;
 801186a:	7526      	strb	r6, [r4, #20]
  pInfo->m_pMCUBufB = gMCUBufB;
 801186c:	62a3      	str	r3, [r4, #40]	; 0x28
  pInfo->m_MCUSPerCol = gMaxMCUSPerCol;
 801186e:	e9c4 e903 	strd	lr, r9, [r4, #12]
  pInfo->m_MCUHeight = gMaxMCUYSize;
 8011872:	e9c4 5006 	strd	r5, r0, [r4, #24]
  pInfo->m_pMCUBufG = gMCUBufG;
 8011876:	e9c4 1208 	strd	r1, r2, [r4, #32]
  return 0;
 801187a:	e4ad      	b.n	80111d8 <pjpeg_decode_init+0x94>
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 801187c:	2718      	movs	r7, #24
 801187e:	e531      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
 8011880:	4f15      	ldr	r7, [pc, #84]	; (80118d8 <pjpeg_decode_init+0x794>)
 8011882:	e7bf      	b.n	8011804 <pjpeg_decode_init+0x6c0>
      return PJPG_UNDEFINED_QUANT_TABLE;
 8011884:	2717      	movs	r7, #23
 8011886:	e52d      	b.n	80112e4 <pjpeg_decode_init+0x1a0>
    for (ci = 0; ci < gCompsInFrame; ci++)
 8011888:	2302      	movs	r3, #2
 801188a:	e6e6      	b.n	801165a <pjpeg_decode_init+0x516>
      gMaxBlocksPerMCU = 4;
 801188c:	2004      	movs	r0, #4
 801188e:	491c      	ldr	r1, [pc, #112]	; (8011900 <pjpeg_decode_init+0x7bc>)
      gScanType = PJPG_YH2V1;
 8011890:	4e1c      	ldr	r6, [pc, #112]	; (8011904 <pjpeg_decode_init+0x7c0>)
      gMaxMCUXSize = 16;
 8011892:	2210      	movs	r2, #16
      gMaxBlocksPerMCU = 4;
 8011894:	7008      	strb	r0, [r1, #0]
      gMCUOrg[0] = 0;
 8011896:	491c      	ldr	r1, [pc, #112]	; (8011908 <pjpeg_decode_init+0x7c4>)
 8011898:	481c      	ldr	r0, [pc, #112]	; (801190c <pjpeg_decode_init+0x7c8>)
      gScanType = PJPG_YH2V1;
 801189a:	7033      	strb	r3, [r6, #0]
      gMaxMCUYSize = 8;
 801189c:	2308      	movs	r3, #8
      gMCUOrg[0] = 0;
 801189e:	6008      	str	r0, [r1, #0]
      gMaxMCUXSize = 16;
 80118a0:	4d1b      	ldr	r5, [pc, #108]	; (8011910 <pjpeg_decode_init+0x7cc>)
      gMaxMCUYSize = 8;
 80118a2:	491c      	ldr	r1, [pc, #112]	; (8011914 <pjpeg_decode_init+0x7d0>)
      gMaxMCUXSize = 16;
 80118a4:	702a      	strb	r2, [r5, #0]
      gMaxMCUYSize = 8;
 80118a6:	9101      	str	r1, [sp, #4]
 80118a8:	700b      	strb	r3, [r1, #0]
 80118aa:	e694      	b.n	80115d6 <pjpeg_decode_init+0x492>
 80118ac:	2000c678 	.word	0x2000c678
 80118b0:	2000cf08 	.word	0x2000cf08
 80118b4:	2000c65c 	.word	0x2000c65c
 80118b8:	2000c660 	.word	0x2000c660
 80118bc:	2000c670 	.word	0x2000c670
 80118c0:	2000cf09 	.word	0x2000cf09
 80118c4:	2000cf02 	.word	0x2000cf02
 80118c8:	2000cae4 	.word	0x2000cae4
 80118cc:	2000cf04 	.word	0x2000cf04
 80118d0:	2000cdfa 	.word	0x2000cdfa
 80118d4:	2000cae1 	.word	0x2000cae1
 80118d8:	2000c9e0 	.word	0x2000c9e0
 80118dc:	2000c5d9 	.word	0x2000c5d9
 80118e0:	2000c677 	.word	0x2000c677
 80118e4:	2000c9dc 	.word	0x2000c9dc
 80118e8:	2000cdf6 	.word	0x2000cdf6
 80118ec:	2000c9de 	.word	0x2000c9de
 80118f0:	2000cdf4 	.word	0x2000cdf4
 80118f4:	2000ccec 	.word	0x2000ccec
 80118f8:	2000cbec 	.word	0x2000cbec
 80118fc:	2000caec 	.word	0x2000caec
 8011900:	2000cdf2 	.word	0x2000cdf2
 8011904:	2000cf06 	.word	0x2000cf06
 8011908:	2000cdec 	.word	0x2000cdec
 801190c:	02010000 	.word	0x02010000
 8011910:	2000cdf8 	.word	0x2000cdf8
 8011914:	2000cdf9 	.word	0x2000cdf9

08011918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8011918:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011950 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801191c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801191e:	e003      	b.n	8011928 <LoopCopyDataInit>

08011920 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8011920:	4b0c      	ldr	r3, [pc, #48]	; (8011954 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8011922:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8011924:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8011926:	3104      	adds	r1, #4

08011928 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8011928:	480b      	ldr	r0, [pc, #44]	; (8011958 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801192a:	4b0c      	ldr	r3, [pc, #48]	; (801195c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801192c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801192e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8011930:	d3f6      	bcc.n	8011920 <CopyDataInit>
  ldr  r2, =_sbss
 8011932:	4a0b      	ldr	r2, [pc, #44]	; (8011960 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8011934:	e002      	b.n	801193c <LoopFillZerobss>

08011936 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8011936:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8011938:	f842 3b04 	str.w	r3, [r2], #4

0801193c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801193c:	4b09      	ldr	r3, [pc, #36]	; (8011964 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801193e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8011940:	d3f9      	bcc.n	8011936 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8011942:	f000 f9bb 	bl	8011cbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011946:	f016 ff8d 	bl	8028864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801194a:	f7fb fcc5 	bl	800d2d8 <main>
  bx  lr    
 801194e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8011950:	2004ffff 	.word	0x2004ffff
  ldr  r3, =_sidata
 8011954:	080b45ec 	.word	0x080b45ec
  ldr  r0, =_sdata
 8011958:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 801195c:	20008de0 	.word	0x20008de0
  ldr  r2, =_sbss
 8011960:	20008de0 	.word	0x20008de0
  ldr  r3, = _ebss
 8011964:	2003cff0 	.word	0x2003cff0

08011968 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011968:	e7fe      	b.n	8011968 <ADC_IRQHandler>
	...

0801196c <HAL_I2C_MspInit>:
#include "camera_spi.h"
#include "main.h"
#include "stm32746g_discovery.h"
#include "stm32746g_discovery_lcd.h"
#include "stm32f7xx_hal.h"
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 801196c:	b570      	push	{r4, r5, r6, lr}
 801196e:	b0aa      	sub	sp, #168	; 0xa8
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2Cx;
 8011970:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2CxCLKSOURCE_SYSCLK;
 8011974:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = I2Cx_SCL_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8011976:	4d1d      	ldr	r5, [pc, #116]	; (80119ec <HAL_I2C_MspInit+0x80>)
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8011978:	a809      	add	r0, sp, #36	; 0x24
  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2Cx;
 801197a:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2CxCLKSOURCE_SYSCLK;
 801197c:	9322      	str	r3, [sp, #136]	; 0x88
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 801197e:	f7f9 f961 	bl	800ac44 <HAL_RCCEx_PeriphCLKConfig>
  I2Cx_SCL_GPIO_CLK_ENABLE();
 8011982:	4b1b      	ldr	r3, [pc, #108]	; (80119f0 <HAL_I2C_MspInit+0x84>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011984:	2012      	movs	r0, #18
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
 8011986:	2404      	movs	r4, #4
  GPIO_InitStruct.Pin = I2Cx_SCL_PIN;
 8011988:	f44f 7680 	mov.w	r6, #256	; 0x100
  I2Cx_SCL_GPIO_CLK_ENABLE();
 801198c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 801198e:	a904      	add	r1, sp, #16
  I2Cx_SCL_GPIO_CLK_ENABLE();
 8011990:	f042 0202 	orr.w	r2, r2, #2
 8011994:	631a      	str	r2, [r3, #48]	; 0x30
 8011996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011998:	f002 0202 	and.w	r2, r2, #2
 801199c:	9201      	str	r2, [sp, #4]
 801199e:	9a01      	ldr	r2, [sp, #4]
  I2Cx_SDA_GPIO_CLK_ENABLE();
 80119a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80119a2:	f042 0202 	orr.w	r2, r2, #2
 80119a6:	631a      	str	r2, [r3, #48]	; 0x30
 80119a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80119aa:	f002 0202 	and.w	r2, r2, #2
 80119ae:	9202      	str	r2, [sp, #8]
 80119b0:	9a02      	ldr	r2, [sp, #8]
  I2Cx_CLK_ENABLE();
 80119b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80119b4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80119b8:	641a      	str	r2, [r3, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80119ba:	2201      	movs	r2, #1
  I2Cx_CLK_ENABLE();
 80119bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80119be:	9005      	str	r0, [sp, #20]
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80119c0:	4628      	mov	r0, r5
  I2Cx_CLK_ENABLE();
 80119c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  GPIO_InitStruct.Pin = I2Cx_SCL_PIN;
 80119c6:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
 80119c8:	9408      	str	r4, [sp, #32]
  I2Cx_CLK_ENABLE();
 80119ca:	9303      	str	r3, [sp, #12]
 80119cc:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80119ce:	2302      	movs	r3, #2
 80119d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80119d4:	f7f7 ff76 	bl	80098c4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 80119d8:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80119dc:	a904      	add	r1, sp, #16
 80119de:	4628      	mov	r0, r5
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
 80119e0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 80119e2:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80119e4:	f7f7 ff6e 	bl	80098c4 <HAL_GPIO_Init>
}
 80119e8:	b02a      	add	sp, #168	; 0xa8
 80119ea:	bd70      	pop	{r4, r5, r6, pc}
 80119ec:	40020400 	.word	0x40020400
 80119f0:	40023800 	.word	0x40023800

080119f4 <HAL_SPI_MspInit>:
  HAL_GPIO_DeInit(I2Cx_SDA_GPIO_PORT, I2Cx_SDA_PIN);
}
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
  GPIO_InitTypeDef GPIO_InitStruct;

  if (hspi->Instance == SPIx) {
 80119f4:	6802      	ldr	r2, [r0, #0]
 80119f6:	4b23      	ldr	r3, [pc, #140]	; (8011a84 <HAL_SPI_MspInit+0x90>)
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d000      	beq.n	80119fe <HAL_SPI_MspInit+0xa>
 80119fc:	4770      	bx	lr

    SPIx_SCK_GPIO_CLK_ENABLE();
 80119fe:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    SPIx_MISO_GPIO_CLK_ENABLE();
    SPIx_MOSI_GPIO_CLK_ENABLE();

    SPIx_CLK_ENABLE();

    GPIO_InitStruct.Pin = SPIx_SCK_PIN;
 8011a02:	2202      	movs	r2, #2
    SPIx_SCK_GPIO_CLK_ENABLE();
 8011a04:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011a06:	f440 7080 	orr.w	r0, r0, #256	; 0x100
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 8011a0a:	b530      	push	{r4, r5, lr}
    SPIx_SCK_GPIO_CLK_ENABLE();
 8011a0c:	6318      	str	r0, [r3, #48]	; 0x30
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 8011a0e:	b08b      	sub	sp, #44	; 0x2c
    SPIx_SCK_GPIO_CLK_ENABLE();
 8011a10:	6b18      	ldr	r0, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 8011a12:	2405      	movs	r4, #5
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8011a14:	2500      	movs	r5, #0
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8011a16:	a905      	add	r1, sp, #20
    SPIx_SCK_GPIO_CLK_ENABLE();
 8011a18:	f400 7080 	and.w	r0, r0, #256	; 0x100
 8011a1c:	9001      	str	r0, [sp, #4]
 8011a1e:	9801      	ldr	r0, [sp, #4]
    SPIx_MISO_GPIO_CLK_ENABLE();
 8011a20:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011a22:	4310      	orrs	r0, r2
 8011a24:	6318      	str	r0, [r3, #48]	; 0x30
 8011a26:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011a28:	4010      	ands	r0, r2
 8011a2a:	9002      	str	r0, [sp, #8]
 8011a2c:	9802      	ldr	r0, [sp, #8]
    SPIx_MOSI_GPIO_CLK_ENABLE();
 8011a2e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011a30:	4310      	orrs	r0, r2
 8011a32:	6318      	str	r0, [r3, #48]	; 0x30
 8011a34:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011a36:	4010      	ands	r0, r2
 8011a38:	9003      	str	r0, [sp, #12]
 8011a3a:	9803      	ldr	r0, [sp, #12]
    SPIx_CLK_ENABLE();
 8011a3c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8011a3e:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8011a42:	6418      	str	r0, [r3, #64]	; 0x40
 8011a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8011a46:	4810      	ldr	r0, [pc, #64]	; (8011a88 <HAL_SPI_MspInit+0x94>)
    SPIx_CLK_ENABLE();
 8011a48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    GPIO_InitStruct.Pin = SPIx_SCK_PIN;
 8011a4c:	9205      	str	r2, [sp, #20]
    SPIx_CLK_ENABLE();
 8011a4e:	9304      	str	r3, [sp, #16]
 8011a50:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8011a52:	e9cd 2206 	strd	r2, r2, [sp, #24]
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 8011a56:	e9cd 5408 	strd	r5, r4, [sp, #32]
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8011a5a:	f7f7 ff33 	bl	80098c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 8011a5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    GPIO_InitStruct.Alternate = SPIx_MISO_AF;
    HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 8011a62:	a905      	add	r1, sp, #20
 8011a64:	4809      	ldr	r0, [pc, #36]	; (8011a8c <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 8011a66:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = SPIx_MISO_AF;
 8011a68:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 8011a6a:	f7f7 ff2b 	bl	80098c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 8011a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = SPIx_MOSI_AF;
    HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8011a72:	a905      	add	r1, sp, #20
 8011a74:	4805      	ldr	r0, [pc, #20]	; (8011a8c <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Alternate = SPIx_MOSI_AF;
 8011a76:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 8011a78:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8011a7a:	f7f7 ff23 	bl	80098c4 <HAL_GPIO_Init>
  }
}
 8011a7e:	b00b      	add	sp, #44	; 0x2c
 8011a80:	bd30      	pop	{r4, r5, pc}
 8011a82:	bf00      	nop
 8011a84:	40003800 	.word	0x40003800
 8011a88:	40022000 	.word	0x40022000
 8011a8c:	40020400 	.word	0x40020400

08011a90 <HAL_UART_MspInit>:
}

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if (huart->Instance == USART1) {
 8011a90:	6803      	ldr	r3, [r0, #0]
 8011a92:	4a31      	ldr	r2, [pc, #196]	; (8011b58 <HAL_UART_MspInit+0xc8>)
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8011a94:	b570      	push	{r4, r5, r6, lr}
  if (huart->Instance == USART1) {
 8011a96:	4293      	cmp	r3, r2
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8011a98:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011a9a:	f04f 0400 	mov.w	r4, #0
 8011a9e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8011aa2:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8011aa6:	9409      	str	r4, [sp, #36]	; 0x24
  if (huart->Instance == USART1) {
 8011aa8:	d025      	beq.n	8011af6 <HAL_UART_MspInit+0x66>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);

  } else if (huart->Instance == USART6) {
 8011aaa:	4a2c      	ldr	r2, [pc, #176]	; (8011b5c <HAL_UART_MspInit+0xcc>)
 8011aac:	4293      	cmp	r3, r2
 8011aae:	d001      	beq.n	8011ab4 <HAL_UART_MspInit+0x24>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  }
}
 8011ab0:	b00a      	add	sp, #40	; 0x28
 8011ab2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 8011ab4:	4b2a      	ldr	r3, [pc, #168]	; (8011b60 <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 8011ab6:	20c0      	movs	r0, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011ab8:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011aba:	a905      	add	r1, sp, #20
    __HAL_RCC_USART6_CLK_ENABLE();
 8011abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011abe:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8011ac0:	2408      	movs	r4, #8
    __HAL_RCC_USART6_CLK_ENABLE();
 8011ac2:	f042 0220 	orr.w	r2, r2, #32
 8011ac6:	645a      	str	r2, [r3, #68]	; 0x44
 8011ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011aca:	f002 0220 	and.w	r2, r2, #32
 8011ace:	9203      	str	r2, [sp, #12]
 8011ad0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011ad2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ad4:	f042 0204 	orr.w	r2, r2, #4
 8011ad8:	631a      	str	r2, [r3, #48]	; 0x30
 8011ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 8011adc:	9005      	str	r0, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011ade:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011ae2:	4820      	ldr	r0, [pc, #128]	; (8011b64 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011ae4:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011ae6:	9304      	str	r3, [sp, #16]
 8011ae8:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8011aea:	e9cd 5408 	strd	r5, r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011aee:	f7f7 fee9 	bl	80098c4 <HAL_GPIO_Init>
}
 8011af2:	b00a      	add	sp, #40	; 0x28
 8011af4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8011af6:	4b1a      	ldr	r3, [pc, #104]	; (8011b60 <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011af8:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8011afa:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011afc:	2507      	movs	r5, #7
    __HAL_RCC_USART1_CLK_ENABLE();
 8011afe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8011b00:	a905      	add	r1, sp, #20
    __HAL_RCC_USART1_CLK_ENABLE();
 8011b02:	f042 0210 	orr.w	r2, r2, #16
 8011b06:	645a      	str	r2, [r3, #68]	; 0x44
 8011b08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011b0a:	f002 0210 	and.w	r2, r2, #16
 8011b0e:	9200      	str	r2, [sp, #0]
 8011b10:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011b12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b14:	4332      	orrs	r2, r6
 8011b16:	631a      	str	r2, [r3, #48]	; 0x30
 8011b18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b1a:	4032      	ands	r2, r6
 8011b1c:	9201      	str	r2, [sp, #4]
 8011b1e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b22:	f042 0201 	orr.w	r2, r2, #1
 8011b26:	631a      	str	r2, [r3, #48]	; 0x30
 8011b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8011b2a:	9005      	str	r0, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b2c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8011b30:	480d      	ldr	r0, [pc, #52]	; (8011b68 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b32:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b34:	9302      	str	r3, [sp, #8]
 8011b36:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011b38:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8011b3a:	f7f7 fec3 	bl	80098c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8011b3e:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8011b42:	a905      	add	r1, sp, #20
 8011b44:	4809      	ldr	r0, [pc, #36]	; (8011b6c <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b46:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011b48:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8011b4a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011b4c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8011b50:	f7f7 feb8 	bl	80098c4 <HAL_GPIO_Init>
}
 8011b54:	b00a      	add	sp, #40	; 0x28
 8011b56:	bd70      	pop	{r4, r5, r6, pc}
 8011b58:	40011000 	.word	0x40011000
 8011b5c:	40011400 	.word	0x40011400
 8011b60:	40023800 	.word	0x40023800
 8011b64:	40020800 	.word	0x40020800
 8011b68:	40020400 	.word	0x40020400
 8011b6c:	40020000 	.word	0x40020000

08011b70 <HAL_LTDC_MspInit>:
  }
}
void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc) {
  GPIO_InitTypeDef GPIO_Init_Structure;

  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b70:	4b43      	ldr	r3, [pc, #268]	; (8011c80 <HAL_LTDC_MspInit+0x110>)
  GPIO_Init_Structure.Pin = GPIO_PIN_4;
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
  GPIO_Init_Structure.Pull = GPIO_NOPULL;
  GPIO_Init_Structure.Speed = GPIO_SPEED_FAST;
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8011b72:	4844      	ldr	r0, [pc, #272]	; (8011c84 <HAL_LTDC_MspInit+0x114>)
  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011b76:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc) {
 8011b7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b7e:	645a      	str	r2, [r3, #68]	; 0x44
void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc) {
 8011b80:	b08d      	sub	sp, #52	; 0x34
  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  GPIO_Init_Structure.Pin = GPIO_PIN_4;
 8011b84:	2510      	movs	r5, #16
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 8011b86:	2402      	movs	r4, #2
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 8011b88:	260e      	movs	r6, #14
  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b8a:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
  GPIO_Init_Structure.Pull = GPIO_NOPULL;
 8011b8e:	2700      	movs	r7, #0
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8011b90:	a907      	add	r1, sp, #28

  GPIO_Init_Structure.Pin = GPIO_PIN_12;
 8011b92:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  __HAL_RCC_LTDC_CLK_ENABLE();
 8011b96:	9201      	str	r2, [sp, #4]
 8011b98:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8011b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  GPIO_Init_Structure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 |
                            GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 8011b9c:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 8011c94 <HAL_LTDC_MspInit+0x124>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8011ba0:	432a      	orrs	r2, r5
 8011ba2:	631a      	str	r2, [r3, #48]	; 0x30
 8011ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ba6:	402a      	ands	r2, r5
 8011ba8:	9202      	str	r2, [sp, #8]
 8011baa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8011bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011bb2:	631a      	str	r2, [r3, #48]	; 0x30
 8011bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bb6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8011bba:	9203      	str	r2, [sp, #12]
 8011bbc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8011bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011bc4:	631a      	str	r2, [r3, #48]	; 0x30
 8011bc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bc8:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8011bcc:	9204      	str	r2, [sp, #16]
 8011bce:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8011bd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011bd6:	631a      	str	r2, [r3, #48]	; 0x30
 8011bd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011bda:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8011bde:	9205      	str	r2, [sp, #20]
 8011be0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8011be2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011be4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011be8:	631a      	str	r2, [r3, #48]	; 0x30
 8011bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_Init_Structure.Pin = GPIO_PIN_4;
 8011bec:	9507      	str	r5, [sp, #28]
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);

  GPIO_Init_Structure.Pin = GPIO_PIN_12;
  GPIO_Init_Structure.Mode = GPIO_MODE_OUTPUT_PP;
 8011bee:	2501      	movs	r5, #1
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8011bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 8011bf4:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8011bf6:	9306      	str	r3, [sp, #24]
 8011bf8:	9b06      	ldr	r3, [sp, #24]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 8011bfa:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_Init_Structure.Speed = GPIO_SPEED_FAST;
 8011bfc:	e9cd 7409 	strd	r7, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8011c00:	f7f7 fe60 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_Init_Structure.Alternate = GPIO_AF9_LTDC;
 8011c04:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOG, &GPIO_Init_Structure);
 8011c06:	a907      	add	r1, sp, #28
 8011c08:	481f      	ldr	r0, [pc, #124]	; (8011c88 <HAL_LTDC_MspInit+0x118>)
  GPIO_Init_Structure.Alternate = GPIO_AF9_LTDC;
 8011c0a:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 8011c0c:	4f1f      	ldr	r7, [pc, #124]	; (8011c8c <HAL_LTDC_MspInit+0x11c>)
  GPIO_Init_Structure.Pin = GPIO_PIN_12;
 8011c0e:	e9cd 9407 	strd	r9, r4, [sp, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_Init_Structure);
 8011c12:	f7f7 fe57 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_Init_Structure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 |
 8011c16:	f44f 4367 	mov.w	r3, #59136	; 0xe700
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 8011c1a:	a907      	add	r1, sp, #28
 8011c1c:	4640      	mov	r0, r8
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 8011c1e:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 |
 8011c20:	9307      	str	r3, [sp, #28]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 8011c22:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 8011c24:	f7f7 fe4e 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_Init_Structure.Pin =
 8011c28:	f64e 73ff 	movw	r3, #61439	; 0xefff
  HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 8011c2c:	a907      	add	r1, sp, #28
 8011c2e:	4818      	ldr	r0, [pc, #96]	; (8011c90 <HAL_LTDC_MspInit+0x120>)
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 8011c30:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Pin =
 8011c32:	9307      	str	r3, [sp, #28]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 8011c34:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 8011c36:	f7f7 fe45 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_Init_Structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 |
 8011c3a:	23f7      	movs	r3, #247	; 0xf7
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 8011c3c:	a907      	add	r1, sp, #28
 8011c3e:	4638      	mov	r0, r7
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 8011c40:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 |
 8011c42:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);

  GPIO_Init_Structure.Pin = GPIO_PIN_3;
 8011c44:	2408      	movs	r4, #8
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 8011c46:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 8011c48:	f7f7 fe3c 	bl	80098c4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 8011c4c:	a907      	add	r1, sp, #28
 8011c4e:	4640      	mov	r0, r8
  GPIO_Init_Structure.Mode = GPIO_MODE_OUTPUT_PP;
 8011c50:	e9cd 9507 	strd	r9, r5, [sp, #28]
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 8011c54:	f7f7 fe36 	bl	80098c4 <HAL_GPIO_Init>
  GPIO_Init_Structure.Mode = GPIO_MODE_OUTPUT_PP;
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 8011c58:	a907      	add	r1, sp, #28
 8011c5a:	4638      	mov	r0, r7
  GPIO_Init_Structure.Pin = GPIO_PIN_3;
 8011c5c:	e9cd 4507 	strd	r4, r5, [sp, #28]
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 8011c60:	f7f7 fe30 	bl	80098c4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8011c64:	462a      	mov	r2, r5
 8011c66:	4649      	mov	r1, r9
 8011c68:	4640      	mov	r0, r8
 8011c6a:	f7f7 ff4f 	bl	8009b0c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8011c6e:	462a      	mov	r2, r5
 8011c70:	4621      	mov	r1, r4
 8011c72:	4638      	mov	r0, r7
 8011c74:	f7f7 ff4a 	bl	8009b0c <HAL_GPIO_WritePin>
}
 8011c78:	b00d      	add	sp, #52	; 0x34
 8011c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c7e:	bf00      	nop
 8011c80:	40023800 	.word	0x40023800
 8011c84:	40021000 	.word	0x40021000
 8011c88:	40021800 	.word	0x40021800
 8011c8c:	40022800 	.word	0x40022800
 8011c90:	40022400 	.word	0x40022400
 8011c94:	40022000 	.word	0x40022000

08011c98 <NMI_Handler>:
 * Target ISA:  ARMv7E-M
 * -------------------------------------------------------------------- */
  
#include "stm32f7xx_it.h"
#include "main.h"
void NMI_Handler(void) {}
 8011c98:	4770      	bx	lr
 8011c9a:	bf00      	nop

08011c9c <HardFault_Handler>:

void HardFault_Handler(void) {
 8011c9c:	e7fe      	b.n	8011c9c <HardFault_Handler>
 8011c9e:	bf00      	nop

08011ca0 <MemManage_Handler>:

  while (1) {
  }
}

void MemManage_Handler(void) {
 8011ca0:	e7fe      	b.n	8011ca0 <MemManage_Handler>
 8011ca2:	bf00      	nop

08011ca4 <BusFault_Handler>:

  while (1) {
  }
}

void BusFault_Handler(void) {
 8011ca4:	e7fe      	b.n	8011ca4 <BusFault_Handler>
 8011ca6:	bf00      	nop

08011ca8 <UsageFault_Handler>:

  while (1) {
  }
}

void UsageFault_Handler(void) {
 8011ca8:	e7fe      	b.n	8011ca8 <UsageFault_Handler>
 8011caa:	bf00      	nop

08011cac <SVC_Handler>:
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop

08011cb0 <DebugMon_Handler>:
 8011cb0:	4770      	bx	lr
 8011cb2:	bf00      	nop

08011cb4 <PendSV_Handler>:
 8011cb4:	4770      	bx	lr
 8011cb6:	bf00      	nop

08011cb8 <SysTick_Handler>:

void DebugMon_Handler(void) {}

void PendSV_Handler(void) {}

void SysTick_Handler(void) { HAL_IncTick(); }
 8011cb8:	f7f7 bb24 	b.w	8009304 <HAL_IncTick>

08011cbc <SystemInit>:
                                   1, 2, 3, 4, 6, 7, 8, 9};
const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
void SystemInit(void) {

#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 8011cbc:	4a0f      	ldr	r2, [pc, #60]	; (8011cfc <SystemInit+0x40>)
#endif

  RCC->CR |= (uint32_t)0x00000001;
 8011cbe:	4b10      	ldr	r3, [pc, #64]	; (8011d00 <SystemInit+0x44>)
  SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 8011cc0:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

  RCC->CFGR = 0x00000000;

  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011cc4:	490f      	ldr	r1, [pc, #60]	; (8011d04 <SystemInit+0x48>)
  SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 8011cc6:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8011cca:	b470      	push	{r4, r5, r6}
  SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 8011ccc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  RCC->CFGR = 0x00000000;
 8011cd0:	2400      	movs	r4, #0
  RCC->CR |= (uint32_t)0x00000001;
 8011cd2:	6818      	ldr	r0, [r3, #0]
  RCC->CIR = 0x00000000;

#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET;
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
 8011cd4:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
  RCC->PLLCFGR = 0x24003010;
 8011cd8:	4e0b      	ldr	r6, [pc, #44]	; (8011d08 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 8011cda:	f040 0001 	orr.w	r0, r0, #1
 8011cde:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 8011ce0:	609c      	str	r4, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011ce2:	6818      	ldr	r0, [r3, #0]
 8011ce4:	4001      	ands	r1, r0
 8011ce6:	6019      	str	r1, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8011ce8:	605e      	str	r6, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8011cea:	6819      	ldr	r1, [r3, #0]
 8011cec:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8011cf0:	6019      	str	r1, [r3, #0]
  RCC->CIR = 0x00000000;
 8011cf2:	60dc      	str	r4, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
 8011cf4:	6095      	str	r5, [r2, #8]
#endif
}
 8011cf6:	bc70      	pop	{r4, r5, r6}
 8011cf8:	4770      	bx	lr
 8011cfa:	bf00      	nop
 8011cfc:	e000ed00 	.word	0xe000ed00
 8011d00:	40023800 	.word	0x40023800
 8011d04:	fef6ffff 	.word	0xfef6ffff
 8011d08:	24003010 	.word	0x24003010

08011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>:
                const int32_t output_offset, const int32_t input_offset,
                const int32_t output_activation_min,
                const int32_t output_activation_max, q7_t *output,
                const uint16_t output_x, const uint16_t output_y,
                const uint16_t output_ch, q15_t *runtime_buf, q7_t pad_value)
{
 8011d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d10:	b09d      	sub	sp, #116	; 0x74

    //Set padding value
    q7_t PAD8 = pad_value;
    /* setup the padding regions for Im2col buffers */
    //top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 2; i++){
 8011d12:	f101 0901 	add.w	r9, r1, #1
{
 8011d16:	9216      	str	r2, [sp, #88]	; 0x58
 8011d18:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8011d1a:	930a      	str	r3, [sp, #40]	; 0x28
 8011d1c:	1c8b      	adds	r3, r1, #2
 8011d1e:	4252      	negs	r2, r2
 8011d20:	910c      	str	r1, [sp, #48]	; 0x30
 8011d22:	9314      	str	r3, [sp, #80]	; 0x50
 8011d24:	f002 0207 	and.w	r2, r2, #7
 8011d28:	f8bd 10bc 	ldrh.w	r1, [sp, #188]	; 0xbc
 8011d2c:	9013      	str	r0, [sp, #76]	; 0x4c
 8011d2e:	1dd3      	adds	r3, r2, #7
 8011d30:	910d      	str	r1, [sp, #52]	; 0x34
 8011d32:	f8bd 10c0 	ldrh.w	r1, [sp, #192]	; 0xc0
 8011d36:	2b0c      	cmp	r3, #12
 8011d38:	f8dd a0a4 	ldr.w	sl, [sp, #164]	; 0xa4
 8011d3c:	910b      	str	r1, [sp, #44]	; 0x2c
 8011d3e:	bf38      	it	cc
 8011d40:	230c      	movcc	r3, #12
 8011d42:	f99d 70cc 	ldrsb.w	r7, [sp, #204]	; 0xcc
 8011d46:	454b      	cmp	r3, r9
 8011d48:	f200 82cd 	bhi.w	80122e6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5da>
 8011d4c:	b322      	cbz	r2, 8011d98 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x8c>
        *cols_8b++ = PAD8;
 8011d4e:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8011d50:	2a01      	cmp	r2, #1
 8011d52:	701f      	strb	r7, [r3, #0]
 8011d54:	f103 0c01 	add.w	ip, r3, #1
 8011d58:	d020      	beq.n	8011d9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x90>
 8011d5a:	2a02      	cmp	r2, #2
 8011d5c:	705f      	strb	r7, [r3, #1]
 8011d5e:	f103 0c02 	add.w	ip, r3, #2
 8011d62:	d01b      	beq.n	8011d9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x90>
 8011d64:	2a03      	cmp	r2, #3
 8011d66:	709f      	strb	r7, [r3, #2]
 8011d68:	f103 0c03 	add.w	ip, r3, #3
 8011d6c:	d016      	beq.n	8011d9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x90>
 8011d6e:	2a04      	cmp	r2, #4
 8011d70:	70df      	strb	r7, [r3, #3]
 8011d72:	f103 0c04 	add.w	ip, r3, #4
 8011d76:	d011      	beq.n	8011d9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x90>
 8011d78:	2a05      	cmp	r2, #5
 8011d7a:	711f      	strb	r7, [r3, #4]
 8011d7c:	f103 0c05 	add.w	ip, r3, #5
 8011d80:	d00c      	beq.n	8011d9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x90>
 8011d82:	2a07      	cmp	r2, #7
 8011d84:	715f      	strb	r7, [r3, #5]
 8011d86:	f103 0c06 	add.w	ip, r3, #6
 8011d8a:	f040 82b1 	bne.w	80122f0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5e4>
 8011d8e:	719f      	strb	r7, [r3, #6]
 8011d90:	f103 0c07 	add.w	ip, r3, #7
    for(i = 0; i < input_x + 2; i++){
 8011d94:	4690      	mov	r8, r2
 8011d96:	e002      	b.n	8011d9e <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x92>
 8011d98:	f8dd c0c8 	ldr.w	ip, [sp, #200]	; 0xc8
 8011d9c:	4690      	mov	r8, r2
 8011d9e:	2400      	movs	r4, #0
 8011da0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011da2:	f10c 0001 	add.w	r0, ip, #1
 8011da6:	4625      	mov	r5, r4
 8011da8:	f367 0407 	bfi	r4, r7, #0, #8
 8011dac:	eba3 0e02 	sub.w	lr, r3, r2
 8011db0:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8011db2:	4629      	mov	r1, r5
 8011db4:	f367 0507 	bfi	r5, r7, #0, #8
 8011db8:	f367 240f 	bfi	r4, r7, #8, #8
 8011dbc:	441a      	add	r2, r3
 8011dbe:	f367 250f 	bfi	r5, r7, #8, #8
 8011dc2:	ea4f 06de 	mov.w	r6, lr, lsr #3
 8011dc6:	f367 4417 	bfi	r4, r7, #16, #8
 8011dca:	f367 4517 	bfi	r5, r7, #16, #8
 8011dce:	f367 641f 	bfi	r4, r7, #24, #8
 8011dd2:	f367 651f 	bfi	r5, r7, #24, #8
 8011dd6:	3101      	adds	r1, #1
 8011dd8:	4603      	mov	r3, r0
        *cols_8b++ = PAD8;
 8011dda:	3008      	adds	r0, #8
 8011ddc:	428e      	cmp	r6, r1
 8011dde:	f103 0307 	add.w	r3, r3, #7
 8011de2:	e9c2 4500 	strd	r4, r5, [r2]
 8011de6:	f102 0208 	add.w	r2, r2, #8
 8011dea:	d8f4      	bhi.n	8011dd6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0xca>
 8011dec:	f02e 0107 	bic.w	r1, lr, #7
 8011df0:	eb08 0201 	add.w	r2, r8, r1
 8011df4:	4571      	cmp	r1, lr
 8011df6:	eb0c 0001 	add.w	r0, ip, r1
 8011dfa:	b292      	uxth	r2, r2
 8011dfc:	d05c      	beq.n	8011eb8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1ac>
    for(i = 0; i < input_x + 2; i++){
 8011dfe:	3201      	adds	r2, #1
        *cols_8b++ = PAD8;
 8011e00:	1c43      	adds	r3, r0, #1
 8011e02:	f80c 7001 	strb.w	r7, [ip, r1]
    for(i = 0; i < input_x + 2; i++){
 8011e06:	b290      	uxth	r0, r2
 8011e08:	4581      	cmp	r9, r0
 8011e0a:	db55      	blt.n	8011eb8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1ac>
 8011e0c:	1c42      	adds	r2, r0, #1
        *cols_8b++ = PAD8;
 8011e0e:	701f      	strb	r7, [r3, #0]
 8011e10:	1c59      	adds	r1, r3, #1
    for(i = 0; i < input_x + 2; i++){
 8011e12:	b292      	uxth	r2, r2
 8011e14:	4591      	cmp	r9, r2
 8011e16:	db4e      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e18:	1c82      	adds	r2, r0, #2
        *cols_8b++ = PAD8;
 8011e1a:	705f      	strb	r7, [r3, #1]
 8011e1c:	1c99      	adds	r1, r3, #2
    for(i = 0; i < input_x + 2; i++){
 8011e1e:	b292      	uxth	r2, r2
 8011e20:	4591      	cmp	r9, r2
 8011e22:	db48      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e24:	1cc2      	adds	r2, r0, #3
        *cols_8b++ = PAD8;
 8011e26:	709f      	strb	r7, [r3, #2]
 8011e28:	1cd9      	adds	r1, r3, #3
    for(i = 0; i < input_x + 2; i++){
 8011e2a:	b292      	uxth	r2, r2
 8011e2c:	4591      	cmp	r9, r2
 8011e2e:	db42      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e30:	1d02      	adds	r2, r0, #4
        *cols_8b++ = PAD8;
 8011e32:	70df      	strb	r7, [r3, #3]
 8011e34:	1d19      	adds	r1, r3, #4
    for(i = 0; i < input_x + 2; i++){
 8011e36:	b292      	uxth	r2, r2
 8011e38:	4591      	cmp	r9, r2
 8011e3a:	db3c      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e3c:	1d42      	adds	r2, r0, #5
        *cols_8b++ = PAD8;
 8011e3e:	711f      	strb	r7, [r3, #4]
 8011e40:	1d59      	adds	r1, r3, #5
    for(i = 0; i < input_x + 2; i++){
 8011e42:	b292      	uxth	r2, r2
 8011e44:	4591      	cmp	r9, r2
 8011e46:	db36      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e48:	1d82      	adds	r2, r0, #6
        *cols_8b++ = PAD8;
 8011e4a:	715f      	strb	r7, [r3, #5]
 8011e4c:	1d99      	adds	r1, r3, #6
    for(i = 0; i < input_x + 2; i++){
 8011e4e:	b292      	uxth	r2, r2
 8011e50:	4591      	cmp	r9, r2
 8011e52:	db30      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e54:	1dc2      	adds	r2, r0, #7
        *cols_8b++ = PAD8;
 8011e56:	719f      	strb	r7, [r3, #6]
 8011e58:	1dd9      	adds	r1, r3, #7
    for(i = 0; i < input_x + 2; i++){
 8011e5a:	b292      	uxth	r2, r2
 8011e5c:	4591      	cmp	r9, r2
 8011e5e:	db2a      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e60:	f100 0208 	add.w	r2, r0, #8
        *cols_8b++ = PAD8;
 8011e64:	71df      	strb	r7, [r3, #7]
 8011e66:	f103 0108 	add.w	r1, r3, #8
    for(i = 0; i < input_x + 2; i++){
 8011e6a:	b292      	uxth	r2, r2
 8011e6c:	4591      	cmp	r9, r2
 8011e6e:	db22      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e70:	f100 0209 	add.w	r2, r0, #9
        *cols_8b++ = PAD8;
 8011e74:	721f      	strb	r7, [r3, #8]
 8011e76:	f103 0109 	add.w	r1, r3, #9
    for(i = 0; i < input_x + 2; i++){
 8011e7a:	b292      	uxth	r2, r2
 8011e7c:	4591      	cmp	r9, r2
 8011e7e:	db1a      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e80:	f100 020a 	add.w	r2, r0, #10
        *cols_8b++ = PAD8;
 8011e84:	725f      	strb	r7, [r3, #9]
 8011e86:	f103 010a 	add.w	r1, r3, #10
    for(i = 0; i < input_x + 2; i++){
 8011e8a:	b292      	uxth	r2, r2
 8011e8c:	4591      	cmp	r9, r2
 8011e8e:	db12      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011e90:	f100 020b 	add.w	r2, r0, #11
        *cols_8b++ = PAD8;
 8011e94:	729f      	strb	r7, [r3, #10]
 8011e96:	f103 010b 	add.w	r1, r3, #11
    for(i = 0; i < input_x + 2; i++){
 8011e9a:	b292      	uxth	r2, r2
 8011e9c:	4591      	cmp	r9, r2
 8011e9e:	db0a      	blt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
 8011ea0:	f100 020c 	add.w	r2, r0, #12
        *cols_8b++ = PAD8;
 8011ea4:	72df      	strb	r7, [r3, #11]
 8011ea6:	f103 010c 	add.w	r1, r3, #12
    for(i = 0; i < input_x + 2; i++){
 8011eaa:	b292      	uxth	r2, r2
 8011eac:	454a      	cmp	r2, r9
 8011eae:	dc02      	bgt.n	8011eb6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1aa>
        *cols_8b++ = PAD8;
 8011eb0:	731f      	strb	r7, [r3, #12]
 8011eb2:	330d      	adds	r3, #13
 8011eb4:	e000      	b.n	8011eb8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1ac>
 8011eb6:	460b      	mov	r3, r1
    }

    //middle regions: left and right regions
    for(i = 0; i < input_y; i++){
 8011eb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011eba:	b192      	cbz	r2, 8011ee2 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1d6>
 8011ebc:	4614      	mov	r4, r2
 8011ebe:	2100      	movs	r1, #0
 8011ec0:	461a      	mov	r2, r3
 8011ec2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8011ec4:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;//left
 8011ec6:	7017      	strb	r7, [r2, #0]
 8011ec8:	442a      	add	r2, r5
    for(i = 0; i < input_y; i++){
 8011eca:	b288      	uxth	r0, r1
        cols_8b += input_x; //skip middle
        *cols_8b++ = PAD8;//right
 8011ecc:	f802 7c01 	strb.w	r7, [r2, #-1]
    for(i = 0; i < input_y; i++){
 8011ed0:	4284      	cmp	r4, r0
 8011ed2:	d8f7      	bhi.n	8011ec4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x1b8>
 8011ed4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011ed6:	9914      	ldr	r1, [sp, #80]	; 0x50
 8011ed8:	3a01      	subs	r2, #1
 8011eda:	b292      	uxth	r2, r2
 8011edc:	fb02 1201 	mla	r2, r2, r1, r1
 8011ee0:	4413      	add	r3, r2
 8011ee2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011ee4:	f1a2 0113 	sub.w	r1, r2, #19
 8011ee8:	f64f 72ea 	movw	r2, #65514	; 0xffea
 8011eec:	4291      	cmp	r1, r2
 8011eee:	f200 81f0 	bhi.w	80122d2 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5c6>
 8011ef2:	425a      	negs	r2, r3
 8011ef4:	f012 0203 	ands.w	r2, r2, #3
 8011ef8:	f000 81d8 	beq.w	80122ac <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5a0>
 8011efc:	2a01      	cmp	r2, #1
    }

    //bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 2; i++){
        *cols_8b++ = PAD8;
 8011efe:	701f      	strb	r7, [r3, #0]
 8011f00:	f103 0501 	add.w	r5, r3, #1
 8011f04:	f000 81d3 	beq.w	80122ae <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5a2>
 8011f08:	2a03      	cmp	r2, #3
 8011f0a:	705f      	strb	r7, [r3, #1]
 8011f0c:	f103 0502 	add.w	r5, r3, #2
 8011f10:	f040 81e7 	bne.w	80122e2 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5d6>
 8011f14:	1cdd      	adds	r5, r3, #3
    for(i = 0; i < input_x + 2; i++){
 8011f16:	4616      	mov	r6, r2
        *cols_8b++ = PAD8;
 8011f18:	709f      	strb	r7, [r3, #2]
 8011f1a:	2100      	movs	r1, #0
 8011f1c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8011f1e:	4413      	add	r3, r2
 8011f20:	1a84      	subs	r4, r0, r2
    for(i = 0; i < input_x + 2; i++){
 8011f22:	460a      	mov	r2, r1
 8011f24:	f367 0107 	bfi	r1, r7, #0, #8
 8011f28:	08a0      	lsrs	r0, r4, #2
 8011f2a:	f367 210f 	bfi	r1, r7, #8, #8
 8011f2e:	f367 4117 	bfi	r1, r7, #16, #8
 8011f32:	f367 611f 	bfi	r1, r7, #24, #8
 8011f36:	3201      	adds	r2, #1
        *cols_8b++ = PAD8;
 8011f38:	f843 1b04 	str.w	r1, [r3], #4
 8011f3c:	4290      	cmp	r0, r2
 8011f3e:	d8fa      	bhi.n	8011f36 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x22a>
 8011f40:	f024 0303 	bic.w	r3, r4, #3
 8011f44:	18f2      	adds	r2, r6, r3
 8011f46:	42a3      	cmp	r3, r4
 8011f48:	eb05 0003 	add.w	r0, r5, r3
 8011f4c:	b291      	uxth	r1, r2
 8011f4e:	d019      	beq.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
    for(i = 0; i < input_x + 2; i++){
 8011f50:	1c4a      	adds	r2, r1, #1
        *cols_8b++ = PAD8;
 8011f52:	54ef      	strb	r7, [r5, r3]
    for(i = 0; i < input_x + 2; i++){
 8011f54:	b293      	uxth	r3, r2
 8011f56:	4599      	cmp	r9, r3
 8011f58:	db14      	blt.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
 8011f5a:	1c8b      	adds	r3, r1, #2
        *cols_8b++ = PAD8;
 8011f5c:	7047      	strb	r7, [r0, #1]
    for(i = 0; i < input_x + 2; i++){
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	454b      	cmp	r3, r9
 8011f62:	dc0f      	bgt.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
 8011f64:	1ccb      	adds	r3, r1, #3
        *cols_8b++ = PAD8;
 8011f66:	7087      	strb	r7, [r0, #2]
    for(i = 0; i < input_x + 2; i++){
 8011f68:	b29b      	uxth	r3, r3
 8011f6a:	4599      	cmp	r9, r3
 8011f6c:	db0a      	blt.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
 8011f6e:	1d0b      	adds	r3, r1, #4
        *cols_8b++ = PAD8;
 8011f70:	70c7      	strb	r7, [r0, #3]
    for(i = 0; i < input_x + 2; i++){
 8011f72:	b29b      	uxth	r3, r3
 8011f74:	4599      	cmp	r9, r3
 8011f76:	db05      	blt.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
 8011f78:	1d4b      	adds	r3, r1, #5
        *cols_8b++ = PAD8;
 8011f7a:	7107      	strb	r7, [r0, #4]
    for(i = 0; i < input_x + 2; i++){
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	4599      	cmp	r9, r3
 8011f80:	db00      	blt.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
        *cols_8b++ = PAD8;
 8011f82:	7147      	strb	r7, [r0, #5]
    }

    const q7_t *src;
    const q7_t *ksrc = kernel;

    for (c = 0; c < input_ch; c++){
 8011f84:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011f86:	2800      	cmp	r0, #0
 8011f88:	f000 818c 	beq.w	80122a4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x598>
 8011f8c:	1e43      	subs	r3, r0, #1
{
    #define STRIDE 1
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
        for (j = 0; j < output_x / 2; j++) {
 8011f8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011f90:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011f92:	46d0      	mov	r8, sl
 8011f94:	b29b      	uxth	r3, r3
 8011f96:	1e69      	subs	r1, r5, #1
 8011f98:	086f      	lsrs	r7, r5, #1
 8011f9a:	1e72      	subs	r2, r6, #1
 8011f9c:	3301      	adds	r3, #1
 8011f9e:	fb00 f101 	mul.w	r1, r0, r1
 8011fa2:	b292      	uxth	r2, r2
 8011fa4:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8011fa6:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8011faa:	9115      	str	r1, [sp, #84]	; 0x54
 8011fac:	0079      	lsls	r1, r7, #1
 8011fae:	f104 0909 	add.w	r9, r4, #9
 8011fb2:	9317      	str	r3, [sp, #92]	; 0x5c
 8011fb4:	f005 0301 	and.w	r3, r5, #1
 8011fb8:	9111      	str	r1, [sp, #68]	; 0x44
 8011fba:	1c51      	adds	r1, r2, #1
 8011fbc:	930e      	str	r3, [sp, #56]	; 0x38
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	3203      	adds	r2, #3
 8011fc2:	970f      	str	r7, [sp, #60]	; 0x3c
 8011fc4:	fb01 f303 	mul.w	r3, r1, r3
 8011fc8:	921b      	str	r2, [sp, #108]	; 0x6c
 8011fca:	9319      	str	r3, [sp, #100]	; 0x64
 8011fcc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011fce:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8011fd0:	911a      	str	r1, [sp, #104]	; 0x68
 8011fd2:	4413      	add	r3, r2
 8011fd4:	9318      	str	r3, [sp, #96]	; 0x60
 8011fd6:	4603      	mov	r3, r0
 8011fd8:	fb05 f303 	mul.w	r3, r5, r3
 8011fdc:	9310      	str	r3, [sp, #64]	; 0x40
 8011fde:	0073      	lsls	r3, r6, #1
 8011fe0:	9312      	str	r3, [sp, #72]	; 0x48
 8011fe2:	0043      	lsls	r3, r0, #1
 8011fe4:	9306      	str	r3, [sp, #24]
        for(i = 0; i < input_y; i++){
 8011fe6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011fe8:	b1db      	cbz	r3, 8012022 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x316>
 8011fea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011fec:	b1ca      	cbz	r2, 8012022 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x316>
 8011fee:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8011ff0:	2500      	movs	r5, #0
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 8011ff2:	9c18      	ldr	r4, [sp, #96]	; 0x60
        for(i = 0; i < input_y; i++){
 8011ff4:	469a      	mov	sl, r3
 8011ff6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8011ff8:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8011ffc:	e9dd ce19 	ldrd	ip, lr, [sp, #100]	; 0x64
 8012000:	eb04 000e 	add.w	r0, r4, lr
 8012004:	4622      	mov	r2, r4
 8012006:	4633      	mov	r3, r6
                *cols_8b++ = *src;// + input_offset;
 8012008:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 801200c:	443b      	add	r3, r7
                *cols_8b++ = *src;// + input_offset;
 801200e:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 8012012:	4282      	cmp	r2, r0
 8012014:	d1f8      	bne.n	8012008 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x2fc>
 8012016:	3501      	adds	r5, #1
 8012018:	4466      	add	r6, ip
            cols_8b += 1;//skip end
 801201a:	445c      	add	r4, fp
        for(i = 0; i < input_y; i++){
 801201c:	b2ab      	uxth	r3, r5
 801201e:	459a      	cmp	sl, r3
 8012020:	d8ee      	bhi.n	8012000 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x2f4>
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8012022:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8012024:	f108 0804 	add.w	r8, r8, #4
 8012028:	3304      	adds	r3, #4
 801202a:	9327      	str	r3, [sp, #156]	; 0x9c
 801202c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801202e:	3304      	adds	r3, #4
 8012030:	9328      	str	r3, [sp, #160]	; 0xa0
    for (i = 0; i < output_y; i++) {
 8012032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012034:	2b00      	cmp	r3, #0
 8012036:	f000 812c 	beq.w	8012292 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x586>
 801203a:	f8dd e0c8 	ldr.w	lr, [sp, #200]	; 0xc8
 801203e:	2300      	movs	r3, #0
 8012040:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012042:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012044:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
 8012048:	46f0      	mov	r8, lr
 801204a:	440a      	add	r2, r1
 801204c:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 8012050:	9307      	str	r3, [sp, #28]
 8012052:	9208      	str	r2, [sp, #32]
 8012054:	9309      	str	r3, [sp, #36]	; 0x24
        for (j = 0; j < output_x / 2; j++) {
 8012056:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012058:	2b00      	cmp	r3, #0
 801205a:	f000 80a8 	beq.w	80121ae <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x4a2>
 801205e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012060:	9907      	ldr	r1, [sp, #28]
 8012062:	fb01 2302 	mla	r3, r1, r2, r2
 8012066:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012068:	eb08 0c01 	add.w	ip, r8, r1
 801206c:	9912      	ldr	r1, [sp, #72]	; 0x48
 801206e:	9304      	str	r3, [sp, #16]
 8012070:	1a9b      	subs	r3, r3, r2
 8012072:	eb08 0701 	add.w	r7, r8, r1
 8012076:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012078:	9303      	str	r3, [sp, #12]
 801207a:	4441      	add	r1, r8
            /* requantize */
            sum0 = (float) sum0 * *scales;
            sum0 += output_offset;
            sum0 = MAX(sum0, activation_min);
            sum0 = MIN(sum0, activation_max);
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801207c:	9b08      	ldr	r3, [sp, #32]
 801207e:	9105      	str	r1, [sp, #20]
 8012080:	9301      	str	r3, [sp, #4]
 8012082:	9a01      	ldr	r2, [sp, #4]
            sum1 += output_offset;
            sum1 = MAX(sum1, activation_min);
            sum1 = MIN(sum1, activation_max);
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;

            cols_8b_iterptr += STRIDE * 2;
 8012084:	f108 0802 	add.w	r8, r8, #2
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012088:	9904      	ldr	r1, [sp, #16]
 801208a:	f10c 0c02 	add.w	ip, ip, #2
            q31_t sum0 = bias[0] + biasR[0];
 801208e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8012090:	3702      	adds	r7, #2
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012092:	1a51      	subs	r1, r2, r1
            q31_t sum0 = bias[0] + biasR[0];
 8012094:	9b27      	ldr	r3, [sp, #156]	; 0x9c
            sum0 += cols_8b[0]*ksrc[0];
 8012096:	f918 4c02 	ldrsb.w	r4, [r8, #-2]
            q31_t sum0 = bias[0] + biasR[0];
 801209a:	f853 3c04 	ldr.w	r3, [r3, #-4]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801209e:	9102      	str	r1, [sp, #8]
            q31_t sum0 = bias[0] + biasR[0];
 80120a0:	f850 1c04 	ldr.w	r1, [r0, #-4]
            sum0 += cols_8b[0]*ksrc[0];
 80120a4:	f919 0c09 	ldrsb.w	r0, [r9, #-9]
            q31_t sum0 = bias[0] + biasR[0];
 80120a8:	4419      	add	r1, r3
            sum1 += cols_8b[1]*ksrc[0];
 80120aa:	f918 5c01 	ldrsb.w	r5, [r8, #-1]
            sum0 += cols_8b[1]*ksrc[1];
 80120ae:	f919 2c08 	ldrsb.w	r2, [r9, #-8]
            sum0 += cols_8b[0]*ksrc[0];
 80120b2:	fb14 1400 	smlabb	r4, r4, r0, r1
            sum1 += cols_8b[2]*ksrc[1];
 80120b6:	f998 3000 	ldrsb.w	r3, [r8]
            sum0 += cols_8b[2]*ksrc[2];
 80120ba:	f919 bc07 	ldrsb.w	fp, [r9, #-7]
            sum1 += cols_8b[1]*ksrc[0];
 80120be:	fb10 1105 	smlabb	r1, r0, r5, r1
            sum0 += cols_8b[1]*ksrc[1];
 80120c2:	fb15 4402 	smlabb	r4, r5, r2, r4
            sum0 += cols_8b[0]*ksrc[3];
 80120c6:	f919 ac06 	ldrsb.w	sl, [r9, #-6]
            sum1 += cols_8b[2]*ksrc[1];
 80120ca:	fb12 1003 	smlabb	r0, r2, r3, r1
            sum0 += cols_8b[0]*ksrc[3];
 80120ce:	f99c 2000 	ldrsb.w	r2, [ip]
            sum0 += cols_8b[2]*ksrc[2];
 80120d2:	fb13 430b 	smlabb	r3, r3, fp, r4
            sum1 += cols_8b[1]*ksrc[3];
 80120d6:	f99c 1001 	ldrsb.w	r1, [ip, #1]
            sum0 += cols_8b[1]*ksrc[4];
 80120da:	f919 6c05 	ldrsb.w	r6, [r9, #-5]
            sum0 += cols_8b[0]*ksrc[3];
 80120de:	fb12 330a 	smlabb	r3, r2, sl, r3
            sum1 += cols_8b[2]*ksrc[4];
 80120e2:	f99c 5002 	ldrsb.w	r5, [ip, #2]
            sum1 += cols_8b[3]*ksrc[2];
 80120e6:	f998 2001 	ldrsb.w	r2, [r8, #1]
            sum0 += cols_8b[1]*ksrc[4];
 80120ea:	fb11 3306 	smlabb	r3, r1, r6, r3
            sum0 += cols_8b[2]*ksrc[5];
 80120ee:	f919 4c04 	ldrsb.w	r4, [r9, #-4]
            sum1 += cols_8b[3]*ksrc[2];
 80120f2:	fb1b 0202 	smlabb	r2, fp, r2, r0
            sum0 += cols_8b[0]*ksrc[6];
 80120f6:	f919 0c03 	ldrsb.w	r0, [r9, #-3]
 80120fa:	f997 b002 	ldrsb.w	fp, [r7, #2]
            sum0 += cols_8b[2]*ksrc[5];
 80120fe:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum1 += cols_8b[1]*ksrc[3];
 8012102:	fb1a 2201 	smlabb	r2, sl, r1, r2
            sum0 += cols_8b[1]*ksrc[7];
 8012106:	f919 1c02 	ldrsb.w	r1, [r9, #-2]
            sum0 += cols_8b[0]*ksrc[6];
 801210a:	fb1b 3300 	smlabb	r3, fp, r0, r3
            sum1 += cols_8b[1]*ksrc[6];
 801210e:	f997 b003 	ldrsb.w	fp, [r7, #3]
            sum1 += cols_8b[2]*ksrc[7];
 8012112:	f997 a004 	ldrsb.w	sl, [r7, #4]
            sum1 += cols_8b[2]*ksrc[4];
 8012116:	fb16 2205 	smlabb	r2, r6, r5, r2
            sum0 += cols_8b[1]*ksrc[7];
 801211a:	fb1b 3301 	smlabb	r3, fp, r1, r3
            sum0 += cols_8b[2]*ksrc[8];
 801211e:	f919 6c01 	ldrsb.w	r6, [r9, #-1]
            sum0 = (float) sum0 * *scales;
 8012122:	ed5e 7a01 	vldr	s15, [lr, #-4]
            sum0 += cols_8b[2]*ksrc[8];
 8012126:	fb1a 3306 	smlabb	r3, sl, r6, r3
            sum1 += cols_8b[3]*ksrc[5];
 801212a:	f99c 5003 	ldrsb.w	r5, [ip, #3]
 801212e:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum0 += cols_8b[2]*ksrc[8];
 8012132:	ee07 3a10 	vmov	s14, r3
            sum1 += cols_8b[3]*ksrc[8];
 8012136:	f997 3005 	ldrsb.w	r3, [r7, #5]
            sum0 = (float) sum0 * *scales;
 801213a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
            sum1 += cols_8b[1]*ksrc[6];
 801213e:	fb10 220b 	smlabb	r2, r0, fp, r2
            sum0 += output_offset;
 8012142:	982a      	ldr	r0, [sp, #168]	; 0xa8
            sum1 += cols_8b[2]*ksrc[7];
 8012144:	fb11 220a 	smlabb	r2, r1, sl, r2
            sum0 = (float) sum0 * *scales;
 8012148:	ee27 7a27 	vmul.f32	s14, s14, s15
            sum1 += cols_8b[3]*ksrc[8];
 801214c:	fb16 2203 	smlabb	r2, r6, r3, r2
            sum0 = (float) sum0 * *scales;
 8012150:	eebd 7ac7 	vcvt.s32.f32	s14, s14
            sum1 = (float) sum1 * *scales;
 8012154:	ee07 2a90 	vmov	s15, r2
 8012158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum0 = (float) sum0 * *scales;
 801215c:	ee17 3a10 	vmov	r3, s14
            sum0 += output_offset;
 8012160:	4403      	add	r3, r0
            sum0 = MAX(sum0, activation_min);
 8012162:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8012164:	4283      	cmp	r3, r0
 8012166:	bfb8      	it	lt
 8012168:	4603      	movlt	r3, r0
            sum0 = MIN(sum0, activation_max);
 801216a:	982d      	ldr	r0, [sp, #180]	; 0xb4
 801216c:	4283      	cmp	r3, r0
 801216e:	bfa8      	it	ge
 8012170:	4603      	movge	r3, r0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012172:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8012176:	9a01      	ldr	r2, [sp, #4]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012178:	540b      	strb	r3, [r1, r0]
            sum1 = (float) sum1 * *scales;
 801217a:	ed1e 7a01 	vldr	s14, [lr, #-4]
            sum1 += output_offset;
 801217e:	992a      	ldr	r1, [sp, #168]	; 0xa8
            sum1 = (float) sum1 * *scales;
 8012180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012184:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012188:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 801218c:	440b      	add	r3, r1
            sum1 = MAX(sum1, activation_min);
 801218e:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8012190:	428b      	cmp	r3, r1
 8012192:	bfb8      	it	lt
 8012194:	460b      	movlt	r3, r1
            sum1 = MIN(sum1, activation_max);
 8012196:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8012198:	428b      	cmp	r3, r1
 801219a:	bfa8      	it	ge
 801219c:	460b      	movge	r3, r1
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 801219e:	7013      	strb	r3, [r2, #0]
 80121a0:	9b06      	ldr	r3, [sp, #24]
 80121a2:	18d3      	adds	r3, r2, r3
 80121a4:	9301      	str	r3, [sp, #4]
        for (j = 0; j < output_x / 2; j++) {
 80121a6:	9b05      	ldr	r3, [sp, #20]
 80121a8:	4598      	cmp	r8, r3
 80121aa:	f47f af6a 	bne.w	8012082 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x376>
 80121ae:	9f09      	ldr	r7, [sp, #36]	; 0x24
        }
        if (output_x & 1) {
 80121b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80121b2:	3701      	adds	r7, #1
 80121b4:	9709      	str	r7, [sp, #36]	; 0x24
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d07b      	beq.n	80122b2 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5a6>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 80121ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80121bc:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80121be:	9807      	ldr	r0, [sp, #28]
 80121c0:	f852 2c04 	ldr.w	r2, [r2, #-4]
 80121c4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80121c6:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80121ca:	4420      	add	r0, r4
            sum += cols_8b[0]*ksrc[0];
 80121cc:	f998 4000 	ldrsb.w	r4, [r8]
            q31_t sum = bias[0] + biasR[0];
 80121d0:	4413      	add	r3, r2
            sum += cols_8b[0]*ksrc[0];
 80121d2:	f919 2c09 	ldrsb.w	r2, [r9, #-9]
            sum += cols_8b[1]*ksrc[1];
 80121d6:	f998 5001 	ldrsb.w	r5, [r8, #1]
            sum += cols_8b[0]*ksrc[0];
 80121da:	fb14 3c02 	smlabb	ip, r4, r2, r3

            sum = (float) sum * *scales;
            sum += output_offset;
            sum = MAX(sum, activation_min);
            sum = MIN(sum, activation_max);
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80121de:	9a08      	ldr	r2, [sp, #32]
 80121e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
            sum += cols_8b[1]*ksrc[1];
 80121e2:	f919 4c08 	ldrsb.w	r4, [r9, #-8]
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80121e6:	eba2 0a03 	sub.w	sl, r2, r3
 80121ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
            cols_8b += column_x + 2;
 80121ec:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80121ee:	18d3      	adds	r3, r2, r3
 80121f0:	9007      	str	r0, [sp, #28]
 80121f2:	eb08 0106 	add.w	r1, r8, r6
            sum = (float) sum * *scales;
 80121f6:	ed1e 7a01 	vldr	s14, [lr, #-4]
 80121fa:	9308      	str	r3, [sp, #32]
            sum += cols_8b[1]*ksrc[1];
 80121fc:	fb15 c304 	smlabb	r3, r5, r4, ip
            sum += cols_8b[2]*ksrc[2];
 8012200:	f998 5002 	ldrsb.w	r5, [r8, #2]
            cols_8b += column_x + 2;
 8012204:	1988      	adds	r0, r1, r6
            sum += cols_8b[2]*ksrc[2];
 8012206:	f919 4c07 	ldrsb.w	r4, [r9, #-7]
            sum += output_offset;
 801220a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
            sum += cols_8b[2]*ksrc[2];
 801220c:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[0]*ksrc[3];
 8012210:	f918 5006 	ldrsb.w	r5, [r8, r6]
 8012214:	f919 4c06 	ldrsb.w	r4, [r9, #-6]
            sum += cols_8b[0]*ksrc[6];
 8012218:	f918 6016 	ldrsb.w	r6, [r8, r6, lsl #1]

            cols_8b_iterptr += STRIDE;
        }
        cols_8b_iterptr += 1 * 2;
 801221c:	f108 0803 	add.w	r8, r8, #3
            sum += cols_8b[0]*ksrc[3];
 8012220:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[1]*ksrc[4];
 8012224:	f991 4001 	ldrsb.w	r4, [r1, #1]
 8012228:	f919 5c05 	ldrsb.w	r5, [r9, #-5]
            sum += cols_8b[2]*ksrc[5];
 801222c:	f991 1002 	ldrsb.w	r1, [r1, #2]
            sum += cols_8b[1]*ksrc[4];
 8012230:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[5];
 8012234:	f919 4c04 	ldrsb.w	r4, [r9, #-4]
 8012238:	fb11 3104 	smlabb	r1, r1, r4, r3
            sum += cols_8b[0]*ksrc[6];
 801223c:	f919 3c03 	ldrsb.w	r3, [r9, #-3]
 8012240:	fb16 1103 	smlabb	r1, r6, r3, r1
            sum += cols_8b[1]*ksrc[7];
 8012244:	f990 6001 	ldrsb.w	r6, [r0, #1]
 8012248:	f919 3c02 	ldrsb.w	r3, [r9, #-2]
            sum += cols_8b[2]*ksrc[8];
 801224c:	f990 0002 	ldrsb.w	r0, [r0, #2]
            sum += cols_8b[1]*ksrc[7];
 8012250:	fb16 1103 	smlabb	r1, r6, r3, r1
            sum += cols_8b[2]*ksrc[8];
 8012254:	f919 3c01 	ldrsb.w	r3, [r9, #-1]
 8012258:	fb10 1103 	smlabb	r1, r0, r3, r1
            sum = (float) sum * *scales;
 801225c:	ee07 1a90 	vmov	s15, r1
 8012260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012264:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012268:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801226c:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8012270:	4413      	add	r3, r2
            sum = MAX(sum, activation_min);
 8012272:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8012274:	4293      	cmp	r3, r2
 8012276:	bfb8      	it	lt
 8012278:	4613      	movlt	r3, r2
            sum = MIN(sum, activation_max);
 801227a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 801227c:	4293      	cmp	r3, r2
 801227e:	bfa8      	it	ge
 8012280:	4613      	movge	r3, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8012282:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012284:	f80a 3002 	strb.w	r3, [sl, r2]
    for (i = 0; i < output_y; i++) {
 8012288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801228a:	42bb      	cmp	r3, r7
 801228c:	f47f aee3 	bne.w	8012056 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x34a>
 8012290:	46f0      	mov	r8, lr
        input++;
 8012292:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012294:	f109 0909 	add.w	r9, r9, #9
 8012298:	3301      	adds	r3, #1
 801229a:	9313      	str	r3, [sp, #76]	; 0x4c
    for (c = 0; c < input_ch; c++){
 801229c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801229e:	4598      	cmp	r8, r3
 80122a0:	f47f aea1 	bne.w	8011fe6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x2da>
}
 80122a4:	2000      	movs	r0, #0
 80122a6:	b01d      	add	sp, #116	; 0x74
 80122a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for(i = 0; i < input_x + 2; i++){
 80122ac:	461d      	mov	r5, r3
 80122ae:	4616      	mov	r6, r2
 80122b0:	e633      	b.n	8011f1a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x20e>
 80122b2:	9b08      	ldr	r3, [sp, #32]
        cols_8b_iterptr += 1 * 2;
 80122b4:	f108 0802 	add.w	r8, r8, #2
 80122b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80122ba:	4413      	add	r3, r2
 80122bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80122be:	9308      	str	r3, [sp, #32]
 80122c0:	9b07      	ldr	r3, [sp, #28]
 80122c2:	4413      	add	r3, r2
    for (i = 0; i < output_y; i++) {
 80122c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80122c6:	9307      	str	r3, [sp, #28]
 80122c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80122ca:	4293      	cmp	r3, r2
 80122cc:	f47f aec3 	bne.w	8012056 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x34a>
 80122d0:	e7de      	b.n	8012290 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x584>
    for(i = 0; i < input_x + 2; i++){
 80122d2:	4619      	mov	r1, r3
        *cols_8b++ = PAD8;
 80122d4:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 80122d8:	1aca      	subs	r2, r1, r3
 80122da:	b292      	uxth	r2, r2
 80122dc:	4591      	cmp	r9, r2
 80122de:	daf9      	bge.n	80122d4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x5c8>
 80122e0:	e650      	b.n	8011f84 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x278>
 80122e2:	2602      	movs	r6, #2
 80122e4:	e619      	b.n	8011f1a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x20e>
        *cols_8b++ = PAD8;
 80122e6:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    for(i = 0; i < input_x + 2; i++){
 80122e8:	2001      	movs	r0, #1
        *cols_8b++ = PAD8;
 80122ea:	701f      	strb	r7, [r3, #0]
 80122ec:	3301      	adds	r3, #1
 80122ee:	e58d      	b.n	8011e0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x100>
    for(i = 0; i < input_x + 2; i++){
 80122f0:	f04f 0806 	mov.w	r8, #6
 80122f4:	e553      	b.n	8011d9e <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x92>
 80122f6:	bf00      	nop

080122f8 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask>:
    const uint16_t output_y, const uint16_t output_x,
    const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
    q7_t *output, q7_t *output_mask, const int mask_idx, const int32_t output_offset,
    const int32_t activation_min, const int32_t activation_max,
    q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 80122f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122fc:	b093      	sub	sp, #76	; 0x4c
 80122fe:	f8bd 4094 	ldrh.w	r4, [sp, #148]	; 0x94
 8012302:	f8dd b070 	ldr.w	fp, [sp, #112]	; 0x70
    #define STRIDE 1
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 8012306:	900b      	str	r0, [sp, #44]	; 0x2c
{
 8012308:	9401      	str	r4, [sp, #4]
 801230a:	e9cd 2303 	strd	r2, r3, [sp, #12]
    for (i = 0; i < output_y; i++) {
 801230e:	2800      	cmp	r0, #0
 8012310:	f000 81a1 	beq.w	8012656 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x35e>
                sum0 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + j * 2) * channel_offset] = sum0;
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8012314:	2301      	movs	r3, #1
 8012316:	1e4a      	subs	r2, r1, #1
 8012318:	ea01 0503 	and.w	r5, r1, r3
        for (j = 0; j < output_x / 2; j++) {
 801231c:	fa21 f003 	lsr.w	r0, r1, r3
 8012320:	950d      	str	r5, [sp, #52]	; 0x34
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8012322:	9d20      	ldr	r5, [sp, #128]	; 0x80
        for (j = 0; j < output_x / 2; j++) {
 8012324:	900c      	str	r0, [sp, #48]	; 0x30
 8012326:	0040      	lsls	r0, r0, #1
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8012328:	40ab      	lsls	r3, r5
 801232a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801232c:	900f      	str	r0, [sp, #60]	; 0x3c
 801232e:	fb05 f202 	mul.w	r2, r5, r2
 8012332:	b2db      	uxtb	r3, r3
            else
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8012334:	950a      	str	r5, [sp, #40]	; 0x28
 8012336:	9208      	str	r2, [sp, #32]
 8012338:	006a      	lsls	r2, r5, #1
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801233a:	9307      	str	r3, [sp, #28]
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801233c:	43db      	mvns	r3, r3
 801233e:	9205      	str	r2, [sp, #20]
 8012340:	1902      	adds	r2, r0, r4
 8012342:	b2db      	uxtb	r3, r3
 8012344:	9210      	str	r2, [sp, #64]	; 0x40
 8012346:	462a      	mov	r2, r5
 8012348:	9300      	str	r3, [sp, #0]
 801234a:	fb02 f201 	mul.w	r2, r2, r1
 801234e:	920e      	str	r2, [sp, #56]	; 0x38
    for (i = 0; i < output_y; i++) {
 8012350:	2200      	movs	r2, #0
 8012352:	9209      	str	r2, [sp, #36]	; 0x24
 8012354:	4262      	negs	r2, r4
 8012356:	9206      	str	r2, [sp, #24]
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
            sum += cols_8b[0]*ksrc[0];
            sum += cols_8b[1]*ksrc[1];
            sum += cols_8b[2]*ksrc[2];
            cols_8b += column_x + 2;
 8012358:	1ca2      	adds	r2, r4, #2
 801235a:	9211      	str	r2, [sp, #68]	; 0x44
        for (j = 0; j < output_x / 2; j++) {
 801235c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801235e:	2b00      	cmp	r3, #0
 8012360:	f000 80f6 	beq.w	8012550 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x258>
 8012364:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8012366:	9a01      	ldr	r2, [sp, #4]
 8012368:	9926      	ldr	r1, [sp, #152]	; 0x98
 801236a:	eb03 0e02 	add.w	lr, r3, r2
 801236e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012370:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012372:	eba3 0a01 	sub.w	sl, r3, r1
 8012376:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012378:	4699      	mov	r9, r3
 801237a:	440a      	add	r2, r1
 801237c:	9202      	str	r2, [sp, #8]
 801237e:	e04a      	b.n	8012416 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x11e>
 8012380:	f1ba 0f00 	cmp.w	sl, #0
 8012384:	46d0      	mov	r8, sl
 8012386:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012388:	bfb8      	it	lt
 801238a:	f10a 0807 	addlt.w	r8, sl, #7
 801238e:	ea4f 08e8 	mov.w	r8, r8, asr #3
 8012392:	eb02 0608 	add.w	r6, r2, r8
            if (sum0 > activation_max){
 8012396:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012398:	429a      	cmp	r2, r3
 801239a:	f2c0 80b4 	blt.w	8012506 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x20e>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801239e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80123a0:	f802 300a 	strb.w	r3, [r2, sl]
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 80123a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80123a6:	9a07      	ldr	r2, [sp, #28]
 80123a8:	f813 3008 	ldrb.w	r3, [r3, r8]
 80123ac:	4313      	orrs	r3, r2
 80123ae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80123b0:	f802 3008 	strb.w	r3, [r2, r8]
            sum1 = (float) sum1 * *scales;
 80123b4:	ee07 5a90 	vmov	s15, r5
 80123b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
            sum1 += output_offset;
 80123ba:	9a21      	ldr	r2, [sp, #132]	; 0x84
            sum1 = (float) sum1 * *scales;
 80123bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80123c0:	ed93 7a00 	vldr	s14, [r3]
 80123c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80123c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80123cc:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 80123d0:	4413      	add	r3, r2
            if (sum1 < activation_min){
 80123d2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80123d4:	429a      	cmp	r2, r3
 80123d6:	f340 809f 	ble.w	8012518 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x220>
 80123da:	f1b9 0f00 	cmp.w	r9, #0
 80123de:	464a      	mov	r2, r9
 80123e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80123e2:	bfb8      	it	lt
 80123e4:	f109 0207 	addlt.w	r2, r9, #7
 80123e8:	eb03 02e2 	add.w	r2, r3, r2, asr #3
            if (sum1 > activation_max){
 80123ec:	e9dd 3122 	ldrd	r3, r1, [sp, #136]	; 0x88
 80123f0:	428b      	cmp	r3, r1
 80123f2:	dd00      	ble.n	80123f6 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xfe>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 80123f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80123f6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80123f8:	f801 3009 	strb.w	r3, [r1, r9]
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 80123fc:	9900      	ldr	r1, [sp, #0]
 80123fe:	7813      	ldrb	r3, [r2, #0]
 8012400:	400b      	ands	r3, r1
 8012402:	7013      	strb	r3, [r2, #0]
 8012404:	9b05      	ldr	r3, [sp, #20]
 8012406:	f10e 0e02 	add.w	lr, lr, #2
 801240a:	4499      	add	r9, r3
 801240c:	449a      	add	sl, r3
        for (j = 0; j < output_x / 2; j++) {
 801240e:	9b02      	ldr	r3, [sp, #8]
 8012410:	4573      	cmp	r3, lr
 8012412:	f000 8099 	beq.w	8012548 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x250>
            q31_t sum0 = bias[0] + biasR[0];
 8012416:	9b03      	ldr	r3, [sp, #12]
 8012418:	9c06      	ldr	r4, [sp, #24]
 801241a:	6818      	ldr	r0, [r3, #0]
 801241c:	9b04      	ldr	r3, [sp, #16]
 801241e:	eb0e 0604 	add.w	r6, lr, r4
            sum0 += cols_8b[0]*ksrc[0];
 8012422:	f99b 1000 	ldrsb.w	r1, [fp]
            q31_t sum0 = bias[0] + biasR[0];
 8012426:	681b      	ldr	r3, [r3, #0]
            sum0 += cols_8b[0]*ksrc[0];
 8012428:	f91e 7004 	ldrsb.w	r7, [lr, r4]
            q31_t sum0 = bias[0] + biasR[0];
 801242c:	4418      	add	r0, r3
            sum1 += cols_8b[1]*ksrc[0];
 801242e:	f996 c001 	ldrsb.w	ip, [r6, #1]
            sum0 += cols_8b[1]*ksrc[1];
 8012432:	f99b 4001 	ldrsb.w	r4, [fp, #1]
            sum0 += cols_8b[0]*ksrc[0];
 8012436:	fb17 0701 	smlabb	r7, r7, r1, r0
            sum1 += cols_8b[2]*ksrc[1];
 801243a:	f996 3002 	ldrsb.w	r3, [r6, #2]
            sum1 += cols_8b[1]*ksrc[0];
 801243e:	fb11 000c 	smlabb	r0, r1, ip, r0
            sum0 += cols_8b[2]*ksrc[2];
 8012442:	f99b 1002 	ldrsb.w	r1, [fp, #2]
            sum0 += cols_8b[1]*ksrc[1];
 8012446:	fb1c 7704 	smlabb	r7, ip, r4, r7
            sum0 += cols_8b[0]*ksrc[3];
 801244a:	f99b 5003 	ldrsb.w	r5, [fp, #3]
            sum1 += cols_8b[2]*ksrc[1];
 801244e:	fb14 0003 	smlabb	r0, r4, r3, r0
 8012452:	9a01      	ldr	r2, [sp, #4]
            sum0 += cols_8b[2]*ksrc[2];
 8012454:	fb13 7301 	smlabb	r3, r3, r1, r7
            sum0 += cols_8b[0]*ksrc[3];
 8012458:	f99e 7002 	ldrsb.w	r7, [lr, #2]
            sum1 += cols_8b[3]*ksrc[2];
 801245c:	f996 4003 	ldrsb.w	r4, [r6, #3]
 8012460:	4472      	add	r2, lr
            sum0 += cols_8b[0]*ksrc[3];
 8012462:	fb17 3305 	smlabb	r3, r7, r5, r3
            sum1 += cols_8b[1]*ksrc[3];
 8012466:	f99e 6003 	ldrsb.w	r6, [lr, #3]
            sum0 += cols_8b[1]*ksrc[4];
 801246a:	f99b 7004 	ldrsb.w	r7, [fp, #4]
            sum1 += cols_8b[3]*ksrc[2];
 801246e:	fb11 0404 	smlabb	r4, r1, r4, r0
            sum0 += cols_8b[2]*ksrc[5];
 8012472:	f99b 8005 	ldrsb.w	r8, [fp, #5]
            sum1 += cols_8b[2]*ksrc[4];
 8012476:	f99e 0004 	ldrsb.w	r0, [lr, #4]
            sum0 += cols_8b[1]*ksrc[4];
 801247a:	fb16 3307 	smlabb	r3, r6, r7, r3
            sum1 += cols_8b[1]*ksrc[3];
 801247e:	fb15 4106 	smlabb	r1, r5, r6, r4
            sum0 += cols_8b[0]*ksrc[6];
 8012482:	f992 6004 	ldrsb.w	r6, [r2, #4]
            sum0 += cols_8b[2]*ksrc[5];
 8012486:	fb10 3308 	smlabb	r3, r0, r8, r3
            sum0 += cols_8b[0]*ksrc[6];
 801248a:	f99b 4006 	ldrsb.w	r4, [fp, #6]
            sum0 = (float) sum0 * *scales;
 801248e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
            sum1 += cols_8b[1]*ksrc[6];
 8012490:	f992 c005 	ldrsb.w	ip, [r2, #5]
            sum0 += cols_8b[0]*ksrc[6];
 8012494:	fb16 3304 	smlabb	r3, r6, r4, r3
            sum0 = (float) sum0 * *scales;
 8012498:	ed95 7a00 	vldr	s14, [r5]
            sum1 += cols_8b[2]*ksrc[4];
 801249c:	fb17 1500 	smlabb	r5, r7, r0, r1
            sum0 += cols_8b[1]*ksrc[7];
 80124a0:	f99b 0007 	ldrsb.w	r0, [fp, #7]
            sum1 += cols_8b[2]*ksrc[7];
 80124a4:	f992 7006 	ldrsb.w	r7, [r2, #6]
            sum0 += cols_8b[2]*ksrc[8];
 80124a8:	f99b 1008 	ldrsb.w	r1, [fp, #8]
            sum0 += cols_8b[1]*ksrc[7];
 80124ac:	fb1c 3300 	smlabb	r3, ip, r0, r3
            sum1 += cols_8b[3]*ksrc[5];
 80124b0:	f99e 6005 	ldrsb.w	r6, [lr, #5]
            sum0 += cols_8b[2]*ksrc[8];
 80124b4:	fb17 3301 	smlabb	r3, r7, r1, r3
            sum1 += cols_8b[3]*ksrc[8];
 80124b8:	f992 2007 	ldrsb.w	r2, [r2, #7]
            sum1 += cols_8b[3]*ksrc[5];
 80124bc:	fb18 5506 	smlabb	r5, r8, r6, r5
            sum0 += cols_8b[2]*ksrc[8];
 80124c0:	ee07 3a90 	vmov	s15, r3
            sum1 += cols_8b[1]*ksrc[6];
 80124c4:	fb14 550c 	smlabb	r5, r4, ip, r5
            sum0 = (float) sum0 * *scales;
 80124c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum1 += cols_8b[2]*ksrc[7];
 80124cc:	fb10 5507 	smlabb	r5, r0, r7, r5
            sum0 = (float) sum0 * *scales;
 80124d0:	ee67 7a87 	vmul.f32	s15, s15, s14
            sum1 += cols_8b[3]*ksrc[8];
 80124d4:	fb11 5502 	smlabb	r5, r1, r2, r5
            sum0 += output_offset;
 80124d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
            sum0 = (float) sum0 * *scales;
 80124da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80124de:	ee17 3a90 	vmov	r3, s15
            sum0 += output_offset;
 80124e2:	4413      	add	r3, r2
            if (sum0 < activation_min){
 80124e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80124e6:	429a      	cmp	r2, r3
 80124e8:	f77f af4a 	ble.w	8012380 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x88>
 80124ec:	f1ba 0f00 	cmp.w	sl, #0
 80124f0:	4656      	mov	r6, sl
 80124f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80124f4:	bfb8      	it	lt
 80124f6:	f10a 0607 	addlt.w	r6, sl, #7
 80124fa:	eb03 06e6 	add.w	r6, r3, r6, asr #3
            if (sum0 > activation_max){
 80124fe:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	; 0x88
 8012502:	4293      	cmp	r3, r2
 8012504:	dd00      	ble.n	8012508 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x210>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012506:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012508:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801250a:	f802 300a 	strb.w	r3, [r2, sl]
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801250e:	9a00      	ldr	r2, [sp, #0]
 8012510:	7833      	ldrb	r3, [r6, #0]
 8012512:	4013      	ands	r3, r2
 8012514:	7033      	strb	r3, [r6, #0]
 8012516:	e74d      	b.n	80123b4 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xbc>
 8012518:	f1b9 0f00 	cmp.w	r9, #0
 801251c:	4649      	mov	r1, r9
            if (sum1 > activation_max){
 801251e:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8012520:	bfb8      	it	lt
 8012522:	f109 0107 	addlt.w	r1, r9, #7
 8012526:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012528:	4298      	cmp	r0, r3
 801252a:	ea4f 01e1 	mov.w	r1, r1, asr #3
 801252e:	440a      	add	r2, r1
 8012530:	f6ff af60 	blt.w	80123f4 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xfc>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8012534:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012536:	f802 3009 	strb.w	r3, [r2, r9]
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 801253a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801253c:	9a07      	ldr	r2, [sp, #28]
 801253e:	5c5b      	ldrb	r3, [r3, r1]
 8012540:	4313      	orrs	r3, r2
 8012542:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012544:	5453      	strb	r3, [r2, r1]
 8012546:	e75d      	b.n	8012404 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x10c>
 8012548:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801254a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801254c:	4413      	add	r3, r2
 801254e:	9324      	str	r3, [sp, #144]	; 0x90
 8012550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012552:	3301      	adds	r3, #1
 8012554:	9309      	str	r3, [sp, #36]	; 0x24
        if (output_x & 1) {
 8012556:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012558:	2b00      	cmp	r3, #0
 801255a:	d06c      	beq.n	8012636 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x33e>
            cols_8b += column_x + 2;
 801255c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801255e:	9a24      	ldr	r2, [sp, #144]	; 0x90
            q31_t sum = bias[0] + biasR[0];
 8012560:	9b03      	ldr	r3, [sp, #12]
            cols_8b += column_x + 2;
 8012562:	1951      	adds	r1, r2, r5
            q31_t sum = bias[0] + biasR[0];
 8012564:	9a04      	ldr	r2, [sp, #16]
            sum += cols_8b[0]*ksrc[0];
 8012566:	9824      	ldr	r0, [sp, #144]	; 0x90
            q31_t sum = bias[0] + biasR[0];
 8012568:	6812      	ldr	r2, [r2, #0]
 801256a:	681b      	ldr	r3, [r3, #0]
            sum += cols_8b[0]*ksrc[0];
 801256c:	f990 4000 	ldrsb.w	r4, [r0]
            sum += cols_8b[0]*ksrc[3];
            sum += cols_8b[1]*ksrc[4];
            sum += cols_8b[2]*ksrc[5];
            cols_8b += column_x + 2;
 8012570:	1948      	adds	r0, r1, r5
            q31_t sum = bias[0] + biasR[0];
 8012572:	4413      	add	r3, r2
            sum += cols_8b[0]*ksrc[0];
 8012574:	f99b 2000 	ldrsb.w	r2, [fp]
            sum += cols_8b[0]*ksrc[6];
            sum += cols_8b[1]*ksrc[7];
            sum += cols_8b[2]*ksrc[8];

            sum = (float) sum * *scales;
 8012578:	9e1d      	ldr	r6, [sp, #116]	; 0x74
            sum += cols_8b[0]*ksrc[0];
 801257a:	fb14 3302 	smlabb	r3, r4, r2, r3
            sum += cols_8b[1]*ksrc[1];
 801257e:	9a24      	ldr	r2, [sp, #144]	; 0x90
            sum = (float) sum * *scales;
 8012580:	ed96 7a00 	vldr	s14, [r6]
            sum += cols_8b[1]*ksrc[1];
 8012584:	f992 4001 	ldrsb.w	r4, [r2, #1]
 8012588:	f99b 2001 	ldrsb.w	r2, [fp, #1]
 801258c:	fb14 3302 	smlabb	r3, r4, r2, r3
            sum += cols_8b[2]*ksrc[2];
 8012590:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012592:	f992 4002 	ldrsb.w	r4, [r2, #2]
 8012596:	f99b 2002 	ldrsb.w	r2, [fp, #2]
 801259a:	fb14 3302 	smlabb	r3, r4, r2, r3
            sum += cols_8b[0]*ksrc[3];
 801259e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80125a0:	4614      	mov	r4, r2
 80125a2:	f99b 2003 	ldrsb.w	r2, [fp, #3]
 80125a6:	5764      	ldrsb	r4, [r4, r5]
 80125a8:	fb14 3302 	smlabb	r3, r4, r2, r3
            sum += cols_8b[1]*ksrc[4];
 80125ac:	f991 2001 	ldrsb.w	r2, [r1, #1]
 80125b0:	f99b 4004 	ldrsb.w	r4, [fp, #4]
            sum += cols_8b[2]*ksrc[5];
 80125b4:	f991 1002 	ldrsb.w	r1, [r1, #2]
            sum += cols_8b[1]*ksrc[4];
 80125b8:	fb12 3304 	smlabb	r3, r2, r4, r3
            sum += cols_8b[2]*ksrc[5];
 80125bc:	f99b 4005 	ldrsb.w	r4, [fp, #5]
            sum += cols_8b[0]*ksrc[6];
 80125c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
            sum += cols_8b[2]*ksrc[5];
 80125c2:	fb11 3304 	smlabb	r3, r1, r4, r3
            sum += cols_8b[0]*ksrc[6];
 80125c6:	f99b 4006 	ldrsb.w	r4, [fp, #6]
 80125ca:	f912 2015 	ldrsb.w	r2, [r2, r5, lsl #1]
            sum += cols_8b[1]*ksrc[7];
 80125ce:	f990 1001 	ldrsb.w	r1, [r0, #1]
            sum += cols_8b[0]*ksrc[6];
 80125d2:	fb12 3304 	smlabb	r3, r2, r4, r3
            sum += cols_8b[1]*ksrc[7];
 80125d6:	f99b 4007 	ldrsb.w	r4, [fp, #7]
            sum += cols_8b[2]*ksrc[8];
 80125da:	f990 0002 	ldrsb.w	r0, [r0, #2]
            sum += cols_8b[1]*ksrc[7];
 80125de:	fb11 3304 	smlabb	r3, r1, r4, r3
            sum += cols_8b[2]*ksrc[8];
 80125e2:	f99b 4008 	ldrsb.w	r4, [fp, #8]
            sum += output_offset;
 80125e6:	9a21      	ldr	r2, [sp, #132]	; 0x84
            sum += cols_8b[2]*ksrc[8];
 80125e8:	fb10 3304 	smlabb	r3, r0, r4, r3
            sum = (float) sum * *scales;
 80125ec:	ee07 3a90 	vmov	s15, r3
 80125f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80125f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80125f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80125fc:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8012600:	4413      	add	r3, r2
            mask_value = 1;
            if (sum < activation_min){
 8012602:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012604:	4293      	cmp	r3, r2
 8012606:	da29      	bge.n	801265c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x364>
 8012608:	9b08      	ldr	r3, [sp, #32]
 801260a:	2b00      	cmp	r3, #0
 801260c:	461a      	mov	r2, r3
 801260e:	bfb8      	it	lt
 8012610:	1dda      	addlt	r2, r3, #7
 8012612:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012614:	eb03 02e2 	add.w	r2, r3, r2, asr #3
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 8012618:	e9dd 3122 	ldrd	r3, r1, [sp, #136]	; 0x88
 801261c:	428b      	cmp	r3, r1
 801261e:	dd00      	ble.n	8012622 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x32a>
                sum = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8012620:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012622:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012624:	9808      	ldr	r0, [sp, #32]
 8012626:	540b      	strb	r3, [r1, r0]
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8012628:	9900      	ldr	r1, [sp, #0]
 801262a:	7813      	ldrb	r3, [r2, #0]
 801262c:	400b      	ands	r3, r1
 801262e:	7013      	strb	r3, [r2, #0]

            cols_8b_iterptr += STRIDE;
 8012630:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8012632:	3301      	adds	r3, #1
 8012634:	9324      	str	r3, [sp, #144]	; 0x90
        }
        cols_8b_iterptr += 1 * 2;
 8012636:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8012638:	9a08      	ldr	r2, [sp, #32]
 801263a:	3302      	adds	r3, #2
 801263c:	4611      	mov	r1, r2
 801263e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012640:	9324      	str	r3, [sp, #144]	; 0x90
 8012642:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012644:	441a      	add	r2, r3
 8012646:	4419      	add	r1, r3
    for (i = 0; i < output_y; i++) {
 8012648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801264a:	920a      	str	r2, [sp, #40]	; 0x28
 801264c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801264e:	9108      	str	r1, [sp, #32]
 8012650:	4293      	cmp	r3, r2
 8012652:	f47f ae83 	bne.w	801235c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x64>
    }
}
 8012656:	b013      	add	sp, #76	; 0x4c
 8012658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801265c:	9a08      	ldr	r2, [sp, #32]
            if (sum > activation_max){
 801265e:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8012660:	2a00      	cmp	r2, #0
 8012662:	4611      	mov	r1, r2
 8012664:	bfb8      	it	lt
 8012666:	1dd1      	addlt	r1, r2, #7
 8012668:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801266a:	4283      	cmp	r3, r0
 801266c:	ea4f 01e1 	mov.w	r1, r1, asr #3
 8012670:	440a      	add	r2, r1
 8012672:	dcd5      	bgt.n	8012620 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x328>
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8012674:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012676:	9808      	ldr	r0, [sp, #32]
 8012678:	5413      	strb	r3, [r2, r0]
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 801267a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801267c:	9a07      	ldr	r2, [sp, #28]
 801267e:	5c5b      	ldrb	r3, [r3, r1]
 8012680:	4313      	orrs	r3, r2
 8012682:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012684:	5453      	strb	r3, [r2, r1]
 8012686:	e7d3      	b.n	8012630 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x338>

08012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>:
{
 8012688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801268c:	b095      	sub	sp, #84	; 0x54
 801268e:	460c      	mov	r4, r1
 8012690:	4692      	mov	sl, r2
    for(i = 0; i < input_x + 2; i++){
 8012692:	f104 0901 	add.w	r9, r4, #1
 8012696:	4622      	mov	r2, r4
{
 8012698:	461c      	mov	r4, r3
 801269a:	f8dd b080 	ldr.w	fp, [sp, #128]	; 0x80
 801269e:	f102 0802 	add.w	r8, r2, #2
 80126a2:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	; 0xa0
 80126a6:	e9cd 010d 	strd	r0, r1, [sp, #52]	; 0x34
 80126aa:	982b      	ldr	r0, [sp, #172]	; 0xac
 80126ac:	9211      	str	r2, [sp, #68]	; 0x44
 80126ae:	4241      	negs	r1, r0
 80126b0:	f8bd 20a4 	ldrh.w	r2, [sp, #164]	; 0xa4
 80126b4:	f001 0107 	and.w	r1, r1, #7
 80126b8:	9212      	str	r2, [sp, #72]	; 0x48
 80126ba:	f99d 20b0 	ldrsb.w	r2, [sp, #176]	; 0xb0
 80126be:	1dcb      	adds	r3, r1, #7
 80126c0:	2b0c      	cmp	r3, #12
 80126c2:	bf38      	it	cc
 80126c4:	230c      	movcc	r3, #12
 80126c6:	4599      	cmp	r9, r3
 80126c8:	f0c0 81cc 	bcc.w	8012a64 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3dc>
 80126cc:	2900      	cmp	r1, #0
 80126ce:	f000 81c3 	beq.w	8012a58 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3d0>
        *cols_8b++ = PAD8;
 80126d2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80126d4:	2901      	cmp	r1, #1
 80126d6:	701a      	strb	r2, [r3, #0]
 80126d8:	f103 0601 	add.w	r6, r3, #1
 80126dc:	f000 818c 	beq.w	80129f8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x370>
 80126e0:	2902      	cmp	r1, #2
 80126e2:	705a      	strb	r2, [r3, #1]
 80126e4:	f103 0602 	add.w	r6, r3, #2
 80126e8:	f000 8186 	beq.w	80129f8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x370>
 80126ec:	2903      	cmp	r1, #3
 80126ee:	709a      	strb	r2, [r3, #2]
 80126f0:	f103 0603 	add.w	r6, r3, #3
 80126f4:	f000 8180 	beq.w	80129f8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x370>
 80126f8:	2904      	cmp	r1, #4
 80126fa:	70da      	strb	r2, [r3, #3]
 80126fc:	f103 0604 	add.w	r6, r3, #4
 8012700:	f000 817a 	beq.w	80129f8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x370>
 8012704:	2905      	cmp	r1, #5
 8012706:	711a      	strb	r2, [r3, #4]
 8012708:	f103 0605 	add.w	r6, r3, #5
 801270c:	f000 8174 	beq.w	80129f8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x370>
 8012710:	2907      	cmp	r1, #7
 8012712:	715a      	strb	r2, [r3, #5]
 8012714:	f103 0606 	add.w	r6, r3, #6
 8012718:	f040 81a9 	bne.w	8012a6e <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3e6>
 801271c:	1dde      	adds	r6, r3, #7
 801271e:	4618      	mov	r0, r3
 8012720:	719a      	strb	r2, [r3, #6]
    for(i = 0; i < input_x + 2; i++){
 8012722:	910f      	str	r1, [sp, #60]	; 0x3c
 8012724:	2700      	movs	r7, #0
 8012726:	eba8 0301 	sub.w	r3, r8, r1
 801272a:	4401      	add	r1, r0
 801272c:	1c75      	adds	r5, r6, #1
 801272e:	46bc      	mov	ip, r7
 8012730:	f362 0707 	bfi	r7, r2, #0, #8
 8012734:	9310      	str	r3, [sp, #64]	; 0x40
 8012736:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 801273a:	4660      	mov	r0, ip
 801273c:	f362 0c07 	bfi	ip, r2, #0, #8
 8012740:	f362 270f 	bfi	r7, r2, #8, #8
 8012744:	f362 2c0f 	bfi	ip, r2, #8, #8
 8012748:	f362 4717 	bfi	r7, r2, #16, #8
 801274c:	f362 4c17 	bfi	ip, r2, #16, #8
 8012750:	f362 671f 	bfi	r7, r2, #24, #8
 8012754:	f362 6c1f 	bfi	ip, r2, #24, #8
 8012758:	4663      	mov	r3, ip
 801275a:	4694      	mov	ip, r2
 801275c:	461a      	mov	r2, r3
 801275e:	3001      	adds	r0, #1
 8012760:	462b      	mov	r3, r5
        *cols_8b++ = PAD8;
 8012762:	3508      	adds	r5, #8
 8012764:	4586      	cmp	lr, r0
 8012766:	f103 0307 	add.w	r3, r3, #7
 801276a:	e9c1 7200 	strd	r7, r2, [r1]
 801276e:	f101 0108 	add.w	r1, r1, #8
 8012772:	d8f4      	bhi.n	801275e <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0xd6>
 8012774:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8012776:	4662      	mov	r2, ip
 8012778:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801277a:	f027 0107 	bic.w	r1, r7, #7
 801277e:	4408      	add	r0, r1
 8012780:	428f      	cmp	r7, r1
 8012782:	eb06 0501 	add.w	r5, r6, r1
 8012786:	b280      	uxth	r0, r0
 8012788:	d065      	beq.n	8012856 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x1ce>
    for(i = 0; i < input_x + 2; i++){
 801278a:	3001      	adds	r0, #1
        *cols_8b++ = PAD8;
 801278c:	1c6b      	adds	r3, r5, #1
 801278e:	f806 c001 	strb.w	ip, [r6, r1]
    for(i = 0; i < input_x + 2; i++){
 8012792:	b280      	uxth	r0, r0
 8012794:	4581      	cmp	r9, r0
 8012796:	db5e      	blt.n	8012856 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x1ce>
 8012798:	1c41      	adds	r1, r0, #1
        *cols_8b++ = PAD8;
 801279a:	701a      	strb	r2, [r3, #0]
 801279c:	1c5d      	adds	r5, r3, #1
    for(i = 0; i < input_x + 2; i++){
 801279e:	b289      	uxth	r1, r1
 80127a0:	4589      	cmp	r9, r1
 80127a2:	f2c0 812c 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127a6:	1c81      	adds	r1, r0, #2
        *cols_8b++ = PAD8;
 80127a8:	705a      	strb	r2, [r3, #1]
 80127aa:	1c9d      	adds	r5, r3, #2
    for(i = 0; i < input_x + 2; i++){
 80127ac:	b289      	uxth	r1, r1
 80127ae:	4589      	cmp	r9, r1
 80127b0:	f2c0 8125 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127b4:	1cc1      	adds	r1, r0, #3
        *cols_8b++ = PAD8;
 80127b6:	709a      	strb	r2, [r3, #2]
 80127b8:	1cdd      	adds	r5, r3, #3
    for(i = 0; i < input_x + 2; i++){
 80127ba:	b289      	uxth	r1, r1
 80127bc:	4589      	cmp	r9, r1
 80127be:	f2c0 811e 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127c2:	1d01      	adds	r1, r0, #4
        *cols_8b++ = PAD8;
 80127c4:	70da      	strb	r2, [r3, #3]
 80127c6:	1d1d      	adds	r5, r3, #4
    for(i = 0; i < input_x + 2; i++){
 80127c8:	b289      	uxth	r1, r1
 80127ca:	4589      	cmp	r9, r1
 80127cc:	f2c0 8117 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127d0:	1d41      	adds	r1, r0, #5
        *cols_8b++ = PAD8;
 80127d2:	711a      	strb	r2, [r3, #4]
 80127d4:	1d5d      	adds	r5, r3, #5
    for(i = 0; i < input_x + 2; i++){
 80127d6:	b289      	uxth	r1, r1
 80127d8:	4589      	cmp	r9, r1
 80127da:	f2c0 8110 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127de:	1d81      	adds	r1, r0, #6
        *cols_8b++ = PAD8;
 80127e0:	715a      	strb	r2, [r3, #5]
 80127e2:	1d9d      	adds	r5, r3, #6
    for(i = 0; i < input_x + 2; i++){
 80127e4:	b289      	uxth	r1, r1
 80127e6:	4589      	cmp	r9, r1
 80127e8:	f2c0 8109 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127ec:	1dc1      	adds	r1, r0, #7
        *cols_8b++ = PAD8;
 80127ee:	719a      	strb	r2, [r3, #6]
 80127f0:	1ddd      	adds	r5, r3, #7
    for(i = 0; i < input_x + 2; i++){
 80127f2:	b289      	uxth	r1, r1
 80127f4:	4589      	cmp	r9, r1
 80127f6:	f2c0 8102 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 80127fa:	f100 0108 	add.w	r1, r0, #8
        *cols_8b++ = PAD8;
 80127fe:	71da      	strb	r2, [r3, #7]
 8012800:	f103 0508 	add.w	r5, r3, #8
    for(i = 0; i < input_x + 2; i++){
 8012804:	b289      	uxth	r1, r1
 8012806:	4589      	cmp	r9, r1
 8012808:	f2c0 80f9 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 801280c:	f100 0109 	add.w	r1, r0, #9
        *cols_8b++ = PAD8;
 8012810:	721a      	strb	r2, [r3, #8]
 8012812:	f103 0509 	add.w	r5, r3, #9
    for(i = 0; i < input_x + 2; i++){
 8012816:	b289      	uxth	r1, r1
 8012818:	4589      	cmp	r9, r1
 801281a:	f2c0 80f0 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 801281e:	f100 010a 	add.w	r1, r0, #10
        *cols_8b++ = PAD8;
 8012822:	725a      	strb	r2, [r3, #9]
 8012824:	f103 050a 	add.w	r5, r3, #10
    for(i = 0; i < input_x + 2; i++){
 8012828:	b289      	uxth	r1, r1
 801282a:	4589      	cmp	r9, r1
 801282c:	f2c0 80e7 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 8012830:	f100 010b 	add.w	r1, r0, #11
        *cols_8b++ = PAD8;
 8012834:	729a      	strb	r2, [r3, #10]
 8012836:	f103 050b 	add.w	r5, r3, #11
    for(i = 0; i < input_x + 2; i++){
 801283a:	b289      	uxth	r1, r1
 801283c:	4589      	cmp	r9, r1
 801283e:	f2c0 80de 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
 8012842:	300c      	adds	r0, #12
        *cols_8b++ = PAD8;
 8012844:	72da      	strb	r2, [r3, #11]
 8012846:	f103 050c 	add.w	r5, r3, #12
    for(i = 0; i < input_x + 2; i++){
 801284a:	b281      	uxth	r1, r0
 801284c:	4589      	cmp	r9, r1
 801284e:	f2c0 80d6 	blt.w	80129fe <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x376>
        *cols_8b++ = PAD8;
 8012852:	731a      	strb	r2, [r3, #12]
 8012854:	330d      	adds	r3, #13
    for(i = 0; i < input_y; i++){
 8012856:	f1ba 0f00 	cmp.w	sl, #0
 801285a:	d00f      	beq.n	801287c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x1f4>
 801285c:	4619      	mov	r1, r3
 801285e:	2000      	movs	r0, #0
 8012860:	3001      	adds	r0, #1
        *cols_8b++ = PAD8;//left
 8012862:	700a      	strb	r2, [r1, #0]
 8012864:	4441      	add	r1, r8
    for(i = 0; i < input_y; i++){
 8012866:	b285      	uxth	r5, r0
        *cols_8b++ = PAD8;//right
 8012868:	f801 2c01 	strb.w	r2, [r1, #-1]
    for(i = 0; i < input_y; i++){
 801286c:	45aa      	cmp	sl, r5
 801286e:	d8f7      	bhi.n	8012860 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x1d8>
 8012870:	f10a 31ff 	add.w	r1, sl, #4294967295	; 0xffffffff
 8012874:	b289      	uxth	r1, r1
 8012876:	fb01 8108 	mla	r1, r1, r8, r8
 801287a:	440b      	add	r3, r1
 801287c:	990e      	ldr	r1, [sp, #56]	; 0x38
 801287e:	f1a1 0013 	sub.w	r0, r1, #19
 8012882:	f64f 71ea 	movw	r1, #65514	; 0xffea
 8012886:	4288      	cmp	r0, r1
 8012888:	f200 80de 	bhi.w	8012a48 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3c0>
 801288c:	4259      	negs	r1, r3
 801288e:	f011 0103 	ands.w	r1, r1, #3
 8012892:	f000 80d6 	beq.w	8012a42 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3ba>
 8012896:	2901      	cmp	r1, #1
        *cols_8b++ = PAD8;
 8012898:	701a      	strb	r2, [r3, #0]
 801289a:	f103 0601 	add.w	r6, r3, #1
 801289e:	f000 80d1 	beq.w	8012a44 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3bc>
 80128a2:	2903      	cmp	r1, #3
 80128a4:	705a      	strb	r2, [r3, #1]
 80128a6:	f103 0602 	add.w	r6, r3, #2
 80128aa:	f040 80d9 	bne.w	8012a60 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3d8>
 80128ae:	1cde      	adds	r6, r3, #3
    for(i = 0; i < input_x + 2; i++){
 80128b0:	460d      	mov	r5, r1
        *cols_8b++ = PAD8;
 80128b2:	709a      	strb	r2, [r3, #2]
 80128b4:	2000      	movs	r0, #0
 80128b6:	eba8 0701 	sub.w	r7, r8, r1
 80128ba:	440b      	add	r3, r1
    for(i = 0; i < input_x + 2; i++){
 80128bc:	4601      	mov	r1, r0
 80128be:	f362 0007 	bfi	r0, r2, #0, #8
 80128c2:	ea4f 0c97 	mov.w	ip, r7, lsr #2
 80128c6:	f362 200f 	bfi	r0, r2, #8, #8
 80128ca:	f362 4017 	bfi	r0, r2, #16, #8
 80128ce:	f362 601f 	bfi	r0, r2, #24, #8
 80128d2:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;
 80128d4:	f843 0b04 	str.w	r0, [r3], #4
 80128d8:	458c      	cmp	ip, r1
 80128da:	d8fa      	bhi.n	80128d2 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x24a>
 80128dc:	f027 0103 	bic.w	r1, r7, #3
 80128e0:	186b      	adds	r3, r5, r1
 80128e2:	428f      	cmp	r7, r1
 80128e4:	eb06 0001 	add.w	r0, r6, r1
 80128e8:	b29b      	uxth	r3, r3
 80128ea:	d019      	beq.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
    for(i = 0; i < input_x + 2; i++){
 80128ec:	1c5d      	adds	r5, r3, #1
        *cols_8b++ = PAD8;
 80128ee:	5472      	strb	r2, [r6, r1]
    for(i = 0; i < input_x + 2; i++){
 80128f0:	b2a9      	uxth	r1, r5
 80128f2:	4589      	cmp	r9, r1
 80128f4:	db14      	blt.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
 80128f6:	1c99      	adds	r1, r3, #2
        *cols_8b++ = PAD8;
 80128f8:	7042      	strb	r2, [r0, #1]
    for(i = 0; i < input_x + 2; i++){
 80128fa:	b289      	uxth	r1, r1
 80128fc:	4549      	cmp	r1, r9
 80128fe:	dc0f      	bgt.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
 8012900:	1cd9      	adds	r1, r3, #3
        *cols_8b++ = PAD8;
 8012902:	7082      	strb	r2, [r0, #2]
    for(i = 0; i < input_x + 2; i++){
 8012904:	b289      	uxth	r1, r1
 8012906:	4589      	cmp	r9, r1
 8012908:	db0a      	blt.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
 801290a:	1d19      	adds	r1, r3, #4
        *cols_8b++ = PAD8;
 801290c:	70c2      	strb	r2, [r0, #3]
    for(i = 0; i < input_x + 2; i++){
 801290e:	b289      	uxth	r1, r1
 8012910:	4589      	cmp	r9, r1
 8012912:	db05      	blt.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
 8012914:	3305      	adds	r3, #5
        *cols_8b++ = PAD8;
 8012916:	7102      	strb	r2, [r0, #4]
    for(i = 0; i < input_x + 2; i++){
 8012918:	b29b      	uxth	r3, r3
 801291a:	4599      	cmp	r9, r3
 801291c:	db00      	blt.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
        *cols_8b++ = PAD8;
 801291e:	7142      	strb	r2, [r0, #5]
    for (c = 0; c < input_ch; c++){
 8012920:	2c00      	cmp	r4, #0
 8012922:	f000 808a 	beq.w	8012a3a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3b2>
 8012926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012928:	2500      	movs	r5, #0
 801292a:	46dc      	mov	ip, fp
 801292c:	1e5e      	subs	r6, r3, #1
 801292e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8012930:	b2b6      	uxth	r6, r6
 8012932:	4443      	add	r3, r8
 8012934:	1c77      	adds	r7, r6, #1
 8012936:	3603      	adds	r6, #3
 8012938:	9313      	str	r3, [sp, #76]	; 0x4c
 801293a:	46b1      	mov	r9, r6
 801293c:	fb07 f804 	mul.w	r8, r7, r4
 8012940:	4656      	mov	r6, sl
 8012942:	9710      	str	r7, [sp, #64]	; 0x40
        for(i = 0; i < input_y; i++){
 8012944:	b1e6      	cbz	r6, 8012980 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x2f8>
 8012946:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012948:	b1d3      	cbz	r3, 8012980 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x2f8>
 801294a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 801294e:	f04f 0a00 	mov.w	sl, #0
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 8012952:	f8dd e04c 	ldr.w	lr, [sp, #76]	; 0x4c
        for(i = 0; i < input_y; i++){
 8012956:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8012958:	eb0e 0007 	add.w	r0, lr, r7
 801295c:	4672      	mov	r2, lr
 801295e:	465b      	mov	r3, fp
                *cols_8b++ = *src;// + input_offset;
 8012960:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 8012964:	4423      	add	r3, r4
                *cols_8b++ = *src;// + input_offset;
 8012966:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 801296a:	4282      	cmp	r2, r0
 801296c:	d1f8      	bne.n	8012960 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x2d8>
 801296e:	f10a 0a01 	add.w	sl, sl, #1
 8012972:	44c3      	add	fp, r8
            cols_8b += 1;//skip end
 8012974:	44ce      	add	lr, r9
        for(i = 0; i < input_y; i++){
 8012976:	fa1f f38a 	uxth.w	r3, sl
 801297a:	429e      	cmp	r6, r3
 801297c:	d8ec      	bhi.n	8012958 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x2d0>
 801297e:	9710      	str	r7, [sp, #64]	; 0x40
        if (c % 8 == 0 && c > 1) output_mask++;
 8012980:	2d01      	cmp	r5, #1
 8012982:	f005 0e07 	and.w	lr, r5, #7
 8012986:	d93c      	bls.n	8012a02 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x37a>
 8012988:	f1be 0f00 	cmp.w	lr, #0
 801298c:	d139      	bne.n	8012a02 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x37a>
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801298e:	9f24      	ldr	r7, [sp, #144]	; 0x90
        if (c % 8 == 0 && c > 1) output_mask++;
 8012990:	9b27      	ldr	r3, [sp, #156]	; 0x9c
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8012992:	9706      	str	r7, [sp, #24]
 8012994:	f10c 0704 	add.w	r7, ip, #4
        if (c % 8 == 0 && c > 1) output_mask++;
 8012998:	3301      	adds	r3, #1
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801299a:	992b      	ldr	r1, [sp, #172]	; 0xac
 801299c:	970f      	str	r7, [sp, #60]	; 0x3c
 801299e:	9f22      	ldr	r7, [sp, #136]	; 0x88
        if (c % 8 == 0 && c > 1) output_mask++;
 80129a0:	9327      	str	r3, [sp, #156]	; 0x9c
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80129a2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80129a4:	9705      	str	r7, [sp, #20]
 80129a6:	2700      	movs	r7, #0
 80129a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80129aa:	9825      	ldr	r0, [sp, #148]	; 0x94
 80129ac:	9203      	str	r2, [sp, #12]
 80129ae:	9704      	str	r7, [sp, #16]
 80129b0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80129b2:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80129b4:	9309      	str	r3, [sp, #36]	; 0x24
 80129b6:	f102 0b04 	add.w	fp, r2, #4
 80129ba:	9108      	str	r1, [sp, #32]
 80129bc:	4663      	mov	r3, ip
 80129be:	9007      	str	r0, [sp, #28]
 80129c0:	f107 0a04 	add.w	sl, r7, #4
 80129c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80129c6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80129c8:	940a      	str	r4, [sp, #40]	; 0x28
 80129ca:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    for (c = 0; c < input_ch; c++){
 80129cc:	3501      	adds	r5, #1
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80129ce:	9702      	str	r7, [sp, #8]
        input++;
 80129d0:	3701      	adds	r7, #1
    for (c = 0; c < input_ch; c++){
 80129d2:	b2ad      	uxth	r5, r5
        input++;
 80129d4:	970d      	str	r7, [sp, #52]	; 0x34
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80129d6:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80129d8:	9701      	str	r7, [sp, #4]
 80129da:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 80129dc:	9700      	str	r7, [sp, #0]
        ksrc += 9;
 80129de:	3709      	adds	r7, #9
 80129e0:	971e      	str	r7, [sp, #120]	; 0x78
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80129e2:	f7ff fc89 	bl	80122f8 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask>
    for (c = 0; c < input_ch; c++){
 80129e6:	42ac      	cmp	r4, r5
 80129e8:	d027      	beq.n	8012a3a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3b2>
    for(i = 0; i < input_x + 2; i++){
 80129ea:	f8cd a084 	str.w	sl, [sp, #132]	; 0x84
 80129ee:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 80129f2:	f8cd b07c 	str.w	fp, [sp, #124]	; 0x7c
 80129f6:	e7a5      	b.n	8012944 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x2bc>
    for(i = 0; i < input_x + 2; i++){
 80129f8:	910f      	str	r1, [sp, #60]	; 0x3c
 80129fa:	4618      	mov	r0, r3
 80129fc:	e692      	b.n	8012724 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x9c>
        *cols_8b++ = PAD8;
 80129fe:	462b      	mov	r3, r5
 8012a00:	e729      	b.n	8012856 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x1ce>
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8012a02:	9f24      	ldr	r7, [sp, #144]	; 0x90
 8012a04:	4663      	mov	r3, ip
 8012a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a08:	9706      	str	r7, [sp, #24]
 8012a0a:	f10c 0704 	add.w	r7, ip, #4
 8012a0e:	992b      	ldr	r1, [sp, #172]	; 0xac
 8012a10:	970f      	str	r7, [sp, #60]	; 0x3c
 8012a12:	9f22      	ldr	r7, [sp, #136]	; 0x88
 8012a14:	9825      	ldr	r0, [sp, #148]	; 0x94
 8012a16:	9705      	str	r7, [sp, #20]
 8012a18:	9f21      	ldr	r7, [sp, #132]	; 0x84
 8012a1a:	9209      	str	r2, [sp, #36]	; 0x24
 8012a1c:	f107 0a04 	add.w	sl, r7, #4
 8012a20:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012a22:	9f27      	ldr	r7, [sp, #156]	; 0x9c
 8012a24:	9108      	str	r1, [sp, #32]
 8012a26:	f102 0b04 	add.w	fp, r2, #4
 8012a2a:	9007      	str	r0, [sp, #28]
 8012a2c:	940a      	str	r4, [sp, #40]	; 0x28
 8012a2e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012a30:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012a32:	f8cd e010 	str.w	lr, [sp, #16]
 8012a36:	9703      	str	r7, [sp, #12]
 8012a38:	e7c7      	b.n	80129ca <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x342>
}
 8012a3a:	2000      	movs	r0, #0
 8012a3c:	b015      	add	sp, #84	; 0x54
 8012a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for(i = 0; i < input_x + 2; i++){
 8012a42:	461e      	mov	r6, r3
 8012a44:	460d      	mov	r5, r1
 8012a46:	e735      	b.n	80128b4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x22c>
 8012a48:	4618      	mov	r0, r3
        *cols_8b++ = PAD8;
 8012a4a:	f800 2b01 	strb.w	r2, [r0], #1
    for(i = 0; i < input_x + 2; i++){
 8012a4e:	1ac1      	subs	r1, r0, r3
 8012a50:	b289      	uxth	r1, r1
 8012a52:	4549      	cmp	r1, r9
 8012a54:	ddf9      	ble.n	8012a4a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3c2>
 8012a56:	e763      	b.n	8012920 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x298>
    for(i = 0; i < input_x + 2; i++){
 8012a58:	9e2b      	ldr	r6, [sp, #172]	; 0xac
 8012a5a:	910f      	str	r1, [sp, #60]	; 0x3c
 8012a5c:	4630      	mov	r0, r6
 8012a5e:	e661      	b.n	8012724 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x9c>
    for(i = 0; i < input_x + 2; i++){
 8012a60:	2502      	movs	r5, #2
 8012a62:	e727      	b.n	80128b4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x22c>
        *cols_8b++ = PAD8;
 8012a64:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    for(i = 0; i < input_x + 2; i++){
 8012a66:	2001      	movs	r0, #1
        *cols_8b++ = PAD8;
 8012a68:	701a      	strb	r2, [r3, #0]
 8012a6a:	3301      	adds	r3, #1
 8012a6c:	e694      	b.n	8012798 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x110>
    for(i = 0; i < input_x + 2; i++){
 8012a6e:	2306      	movs	r3, #6
 8012a70:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012a72:	930f      	str	r3, [sp, #60]	; 0x3c
 8012a74:	e656      	b.n	8012724 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x9c>
 8012a76:	bf00      	nop

08012a78 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>:
                const int32_t output_offset, const int32_t input_offset,
                const int32_t output_activation_min,
                const int32_t output_activation_max, q7_t *output,
                const uint16_t output_x, const uint16_t output_y,
                const uint16_t output_ch, q15_t *runtime_buf, q7_t pad_value)
{
 8012a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a7c:	b09f      	sub	sp, #124	; 0x7c

    //Set padding value
    q7_t PAD8 = pad_value;
    /* setup the padding regions for Im2col buffers */
    //top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 2; i++){
 8012a7e:	f101 0901 	add.w	r9, r1, #1
{
 8012a82:	9218      	str	r2, [sp, #96]	; 0x60
 8012a84:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 8012a86:	930a      	str	r3, [sp, #40]	; 0x28
 8012a88:	1c8b      	adds	r3, r1, #2
 8012a8a:	4252      	negs	r2, r2
 8012a8c:	910c      	str	r1, [sp, #48]	; 0x30
 8012a8e:	9313      	str	r3, [sp, #76]	; 0x4c
 8012a90:	f002 0207 	and.w	r2, r2, #7
 8012a94:	f8bd 10c4 	ldrh.w	r1, [sp, #196]	; 0xc4
 8012a98:	9014      	str	r0, [sp, #80]	; 0x50
 8012a9a:	1dd3      	adds	r3, r2, #7
 8012a9c:	910d      	str	r1, [sp, #52]	; 0x34
 8012a9e:	f8bd 10c8 	ldrh.w	r1, [sp, #200]	; 0xc8
 8012aa2:	2b0c      	cmp	r3, #12
 8012aa4:	f99d 70d4 	ldrsb.w	r7, [sp, #212]	; 0xd4
 8012aa8:	910b      	str	r1, [sp, #44]	; 0x2c
 8012aaa:	bf38      	it	cc
 8012aac:	230c      	movcc	r3, #12
 8012aae:	454b      	cmp	r3, r9
 8012ab0:	f200 82e5 	bhi.w	801307e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x606>
 8012ab4:	b322      	cbz	r2, 8012b00 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x88>
        *cols_8b++ = PAD8;
 8012ab6:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8012ab8:	2a01      	cmp	r2, #1
 8012aba:	701f      	strb	r7, [r3, #0]
 8012abc:	f103 0c01 	add.w	ip, r3, #1
 8012ac0:	d020      	beq.n	8012b04 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8c>
 8012ac2:	2a02      	cmp	r2, #2
 8012ac4:	705f      	strb	r7, [r3, #1]
 8012ac6:	f103 0c02 	add.w	ip, r3, #2
 8012aca:	d01b      	beq.n	8012b04 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8c>
 8012acc:	2a03      	cmp	r2, #3
 8012ace:	709f      	strb	r7, [r3, #2]
 8012ad0:	f103 0c03 	add.w	ip, r3, #3
 8012ad4:	d016      	beq.n	8012b04 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8c>
 8012ad6:	2a04      	cmp	r2, #4
 8012ad8:	70df      	strb	r7, [r3, #3]
 8012ada:	f103 0c04 	add.w	ip, r3, #4
 8012ade:	d011      	beq.n	8012b04 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8c>
 8012ae0:	2a05      	cmp	r2, #5
 8012ae2:	711f      	strb	r7, [r3, #4]
 8012ae4:	f103 0c05 	add.w	ip, r3, #5
 8012ae8:	d00c      	beq.n	8012b04 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8c>
 8012aea:	2a07      	cmp	r2, #7
 8012aec:	715f      	strb	r7, [r3, #5]
 8012aee:	f103 0c06 	add.w	ip, r3, #6
 8012af2:	f040 82c9 	bne.w	8013088 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x610>
 8012af6:	719f      	strb	r7, [r3, #6]
 8012af8:	f103 0c07 	add.w	ip, r3, #7
    for(i = 0; i < input_x + 2; i++){
 8012afc:	4690      	mov	r8, r2
 8012afe:	e002      	b.n	8012b06 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8e>
 8012b00:	f8dd c0d0 	ldr.w	ip, [sp, #208]	; 0xd0
 8012b04:	4690      	mov	r8, r2
 8012b06:	2400      	movs	r4, #0
 8012b08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012b0a:	f10c 0001 	add.w	r0, ip, #1
 8012b0e:	4625      	mov	r5, r4
 8012b10:	f367 0407 	bfi	r4, r7, #0, #8
 8012b14:	eba3 0e02 	sub.w	lr, r3, r2
 8012b18:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8012b1a:	4629      	mov	r1, r5
 8012b1c:	f367 0507 	bfi	r5, r7, #0, #8
 8012b20:	f367 240f 	bfi	r4, r7, #8, #8
 8012b24:	441a      	add	r2, r3
 8012b26:	f367 250f 	bfi	r5, r7, #8, #8
 8012b2a:	ea4f 06de 	mov.w	r6, lr, lsr #3
 8012b2e:	f367 4417 	bfi	r4, r7, #16, #8
 8012b32:	f367 4517 	bfi	r5, r7, #16, #8
 8012b36:	f367 641f 	bfi	r4, r7, #24, #8
 8012b3a:	f367 651f 	bfi	r5, r7, #24, #8
 8012b3e:	3101      	adds	r1, #1
 8012b40:	4603      	mov	r3, r0
        *cols_8b++ = PAD8;
 8012b42:	3008      	adds	r0, #8
 8012b44:	428e      	cmp	r6, r1
 8012b46:	f103 0307 	add.w	r3, r3, #7
 8012b4a:	e9c2 4500 	strd	r4, r5, [r2]
 8012b4e:	f102 0208 	add.w	r2, r2, #8
 8012b52:	d8f4      	bhi.n	8012b3e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0xc6>
 8012b54:	f02e 0107 	bic.w	r1, lr, #7
 8012b58:	eb08 0201 	add.w	r2, r8, r1
 8012b5c:	4571      	cmp	r1, lr
 8012b5e:	eb0c 0001 	add.w	r0, ip, r1
 8012b62:	b292      	uxth	r2, r2
 8012b64:	d05c      	beq.n	8012c20 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a8>
    for(i = 0; i < input_x + 2; i++){
 8012b66:	3201      	adds	r2, #1
        *cols_8b++ = PAD8;
 8012b68:	1c43      	adds	r3, r0, #1
 8012b6a:	f80c 7001 	strb.w	r7, [ip, r1]
    for(i = 0; i < input_x + 2; i++){
 8012b6e:	b290      	uxth	r0, r2
 8012b70:	4581      	cmp	r9, r0
 8012b72:	db55      	blt.n	8012c20 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a8>
 8012b74:	1c42      	adds	r2, r0, #1
        *cols_8b++ = PAD8;
 8012b76:	701f      	strb	r7, [r3, #0]
 8012b78:	1c59      	adds	r1, r3, #1
    for(i = 0; i < input_x + 2; i++){
 8012b7a:	b292      	uxth	r2, r2
 8012b7c:	4591      	cmp	r9, r2
 8012b7e:	db4e      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012b80:	1c82      	adds	r2, r0, #2
        *cols_8b++ = PAD8;
 8012b82:	705f      	strb	r7, [r3, #1]
 8012b84:	1c99      	adds	r1, r3, #2
    for(i = 0; i < input_x + 2; i++){
 8012b86:	b292      	uxth	r2, r2
 8012b88:	4591      	cmp	r9, r2
 8012b8a:	db48      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012b8c:	1cc2      	adds	r2, r0, #3
        *cols_8b++ = PAD8;
 8012b8e:	709f      	strb	r7, [r3, #2]
 8012b90:	1cd9      	adds	r1, r3, #3
    for(i = 0; i < input_x + 2; i++){
 8012b92:	b292      	uxth	r2, r2
 8012b94:	4591      	cmp	r9, r2
 8012b96:	db42      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012b98:	1d02      	adds	r2, r0, #4
        *cols_8b++ = PAD8;
 8012b9a:	70df      	strb	r7, [r3, #3]
 8012b9c:	1d19      	adds	r1, r3, #4
    for(i = 0; i < input_x + 2; i++){
 8012b9e:	b292      	uxth	r2, r2
 8012ba0:	4591      	cmp	r9, r2
 8012ba2:	db3c      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012ba4:	1d42      	adds	r2, r0, #5
        *cols_8b++ = PAD8;
 8012ba6:	711f      	strb	r7, [r3, #4]
 8012ba8:	1d59      	adds	r1, r3, #5
    for(i = 0; i < input_x + 2; i++){
 8012baa:	b292      	uxth	r2, r2
 8012bac:	4591      	cmp	r9, r2
 8012bae:	db36      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012bb0:	1d82      	adds	r2, r0, #6
        *cols_8b++ = PAD8;
 8012bb2:	715f      	strb	r7, [r3, #5]
 8012bb4:	1d99      	adds	r1, r3, #6
    for(i = 0; i < input_x + 2; i++){
 8012bb6:	b292      	uxth	r2, r2
 8012bb8:	4591      	cmp	r9, r2
 8012bba:	db30      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012bbc:	1dc2      	adds	r2, r0, #7
        *cols_8b++ = PAD8;
 8012bbe:	719f      	strb	r7, [r3, #6]
 8012bc0:	1dd9      	adds	r1, r3, #7
    for(i = 0; i < input_x + 2; i++){
 8012bc2:	b292      	uxth	r2, r2
 8012bc4:	4591      	cmp	r9, r2
 8012bc6:	db2a      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012bc8:	f100 0208 	add.w	r2, r0, #8
        *cols_8b++ = PAD8;
 8012bcc:	71df      	strb	r7, [r3, #7]
 8012bce:	f103 0108 	add.w	r1, r3, #8
    for(i = 0; i < input_x + 2; i++){
 8012bd2:	b292      	uxth	r2, r2
 8012bd4:	4591      	cmp	r9, r2
 8012bd6:	db22      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012bd8:	f100 0209 	add.w	r2, r0, #9
        *cols_8b++ = PAD8;
 8012bdc:	721f      	strb	r7, [r3, #8]
 8012bde:	f103 0109 	add.w	r1, r3, #9
    for(i = 0; i < input_x + 2; i++){
 8012be2:	b292      	uxth	r2, r2
 8012be4:	4591      	cmp	r9, r2
 8012be6:	db1a      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012be8:	f100 020a 	add.w	r2, r0, #10
        *cols_8b++ = PAD8;
 8012bec:	725f      	strb	r7, [r3, #9]
 8012bee:	f103 010a 	add.w	r1, r3, #10
    for(i = 0; i < input_x + 2; i++){
 8012bf2:	b292      	uxth	r2, r2
 8012bf4:	4591      	cmp	r9, r2
 8012bf6:	db12      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012bf8:	f100 020b 	add.w	r2, r0, #11
        *cols_8b++ = PAD8;
 8012bfc:	729f      	strb	r7, [r3, #10]
 8012bfe:	f103 010b 	add.w	r1, r3, #11
    for(i = 0; i < input_x + 2; i++){
 8012c02:	b292      	uxth	r2, r2
 8012c04:	4591      	cmp	r9, r2
 8012c06:	db0a      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
 8012c08:	f100 020c 	add.w	r2, r0, #12
        *cols_8b++ = PAD8;
 8012c0c:	72df      	strb	r7, [r3, #11]
 8012c0e:	f103 010c 	add.w	r1, r3, #12
    for(i = 0; i < input_x + 2; i++){
 8012c12:	b292      	uxth	r2, r2
 8012c14:	4591      	cmp	r9, r2
 8012c16:	db02      	blt.n	8012c1e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a6>
        *cols_8b++ = PAD8;
 8012c18:	731f      	strb	r7, [r3, #12]
 8012c1a:	330d      	adds	r3, #13
 8012c1c:	e000      	b.n	8012c20 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1a8>
 8012c1e:	460b      	mov	r3, r1
    }

    //middle regions: left and right regions
    for(i = 0; i < input_y; i++){
 8012c20:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012c22:	b192      	cbz	r2, 8012c4a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1d2>
 8012c24:	4614      	mov	r4, r2
 8012c26:	2100      	movs	r1, #0
 8012c28:	461a      	mov	r2, r3
 8012c2a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8012c2c:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;//left
 8012c2e:	7017      	strb	r7, [r2, #0]
 8012c30:	442a      	add	r2, r5
    for(i = 0; i < input_y; i++){
 8012c32:	b288      	uxth	r0, r1
        cols_8b += input_x; //skip middle
        *cols_8b++ = PAD8;//right
 8012c34:	f802 7c01 	strb.w	r7, [r2, #-1]
    for(i = 0; i < input_y; i++){
 8012c38:	4284      	cmp	r4, r0
 8012c3a:	d8f7      	bhi.n	8012c2c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x1b4>
 8012c3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012c3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012c40:	3a01      	subs	r2, #1
 8012c42:	b292      	uxth	r2, r2
 8012c44:	fb02 1201 	mla	r2, r2, r1, r1
 8012c48:	4413      	add	r3, r2
 8012c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012c4c:	f1a2 0113 	sub.w	r1, r2, #19
 8012c50:	f64f 72ea 	movw	r2, #65514	; 0xffea
 8012c54:	4291      	cmp	r1, r2
 8012c56:	f200 8208 	bhi.w	801306a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5f2>
 8012c5a:	425a      	negs	r2, r3
 8012c5c:	f012 0203 	ands.w	r2, r2, #3
 8012c60:	f000 81f0 	beq.w	8013044 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5cc>
 8012c64:	2a01      	cmp	r2, #1
    }

    //bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 2; i++){
        *cols_8b++ = PAD8;
 8012c66:	701f      	strb	r7, [r3, #0]
 8012c68:	f103 0501 	add.w	r5, r3, #1
 8012c6c:	f000 81eb 	beq.w	8013046 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5ce>
 8012c70:	2a03      	cmp	r2, #3
 8012c72:	705f      	strb	r7, [r3, #1]
 8012c74:	f103 0502 	add.w	r5, r3, #2
 8012c78:	f040 81ff 	bne.w	801307a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x602>
 8012c7c:	1cdd      	adds	r5, r3, #3
    for(i = 0; i < input_x + 2; i++){
 8012c7e:	4616      	mov	r6, r2
        *cols_8b++ = PAD8;
 8012c80:	709f      	strb	r7, [r3, #2]
 8012c82:	2100      	movs	r1, #0
 8012c84:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8012c86:	4413      	add	r3, r2
 8012c88:	1a84      	subs	r4, r0, r2
    for(i = 0; i < input_x + 2; i++){
 8012c8a:	460a      	mov	r2, r1
 8012c8c:	f367 0107 	bfi	r1, r7, #0, #8
 8012c90:	08a0      	lsrs	r0, r4, #2
 8012c92:	f367 210f 	bfi	r1, r7, #8, #8
 8012c96:	f367 4117 	bfi	r1, r7, #16, #8
 8012c9a:	f367 611f 	bfi	r1, r7, #24, #8
 8012c9e:	3201      	adds	r2, #1
        *cols_8b++ = PAD8;
 8012ca0:	f843 1b04 	str.w	r1, [r3], #4
 8012ca4:	4290      	cmp	r0, r2
 8012ca6:	d8fa      	bhi.n	8012c9e <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x226>
 8012ca8:	f024 0303 	bic.w	r3, r4, #3
 8012cac:	18f2      	adds	r2, r6, r3
 8012cae:	42a3      	cmp	r3, r4
 8012cb0:	eb05 0003 	add.w	r0, r5, r3
 8012cb4:	b291      	uxth	r1, r2
 8012cb6:	d019      	beq.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
    for(i = 0; i < input_x + 2; i++){
 8012cb8:	1c4a      	adds	r2, r1, #1
        *cols_8b++ = PAD8;
 8012cba:	54ef      	strb	r7, [r5, r3]
    for(i = 0; i < input_x + 2; i++){
 8012cbc:	b293      	uxth	r3, r2
 8012cbe:	4599      	cmp	r9, r3
 8012cc0:	db14      	blt.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
 8012cc2:	1c8b      	adds	r3, r1, #2
        *cols_8b++ = PAD8;
 8012cc4:	7047      	strb	r7, [r0, #1]
    for(i = 0; i < input_x + 2; i++){
 8012cc6:	b29b      	uxth	r3, r3
 8012cc8:	454b      	cmp	r3, r9
 8012cca:	dc0f      	bgt.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
 8012ccc:	1ccb      	adds	r3, r1, #3
        *cols_8b++ = PAD8;
 8012cce:	7087      	strb	r7, [r0, #2]
    for(i = 0; i < input_x + 2; i++){
 8012cd0:	b29b      	uxth	r3, r3
 8012cd2:	4599      	cmp	r9, r3
 8012cd4:	db0a      	blt.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
 8012cd6:	1d0b      	adds	r3, r1, #4
        *cols_8b++ = PAD8;
 8012cd8:	70c7      	strb	r7, [r0, #3]
    for(i = 0; i < input_x + 2; i++){
 8012cda:	b29b      	uxth	r3, r3
 8012cdc:	4599      	cmp	r9, r3
 8012cde:	db05      	blt.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
 8012ce0:	1d4b      	adds	r3, r1, #5
        *cols_8b++ = PAD8;
 8012ce2:	7107      	strb	r7, [r0, #4]
    for(i = 0; i < input_x + 2; i++){
 8012ce4:	b29b      	uxth	r3, r3
 8012ce6:	4599      	cmp	r9, r3
 8012ce8:	db00      	blt.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
        *cols_8b++ = PAD8;
 8012cea:	7147      	strb	r7, [r0, #5]
    }

    const q7_t *src;
    const q7_t *ksrc = kernel;

    for (c = 0; c < input_ch; c++){
 8012cec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012cee:	2c00      	cmp	r4, #0
 8012cf0:	f000 81a4 	beq.w	801303c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5c4>
 8012cf4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012cf6:	1e63      	subs	r3, r4, #1
 8012cf8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8012cfa:	1e72      	subs	r2, r6, #1
 8012cfc:	f006 0101 	and.w	r1, r6, #1
 8012d00:	f100 0a09 	add.w	sl, r0, #9
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	b292      	uxth	r2, r2
 8012d08:	f1c1 0102 	rsb	r1, r1, #2
 8012d0c:	3301      	adds	r3, #1
{
    #define STRIDE 2
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
        for (j = 0; j < output_x / 2; j++) {
 8012d0e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8012d10:	1c50      	adds	r0, r2, #1
 8012d12:	086f      	lsrs	r7, r5, #1
 8012d14:	f105 3eff 	add.w	lr, r5, #4294967295	; 0xffffffff
 8012d18:	901a      	str	r0, [sp, #104]	; 0x68
 8012d1a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8012d1c:	970f      	str	r7, [sp, #60]	; 0x3c
 8012d1e:	4401      	add	r1, r0
 8012d20:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012d22:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8012d26:	4684      	mov	ip, r0
 8012d28:	981a      	ldr	r0, [sp, #104]	; 0x68
 8012d2a:	9319      	str	r3, [sp, #100]	; 0x64
 8012d2c:	1cd3      	adds	r3, r2, #3
 8012d2e:	46e1      	mov	r9, ip
 8012d30:	9116      	str	r1, [sp, #88]	; 0x58
 8012d32:	931d      	str	r3, [sp, #116]	; 0x74
 8012d34:	4623      	mov	r3, r4
 8012d36:	fb00 f303 	mul.w	r3, r0, r3
 8012d3a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8012d3c:	931c      	str	r3, [sp, #112]	; 0x70
            output[(i * output_x + output_x - 1) * channel_offset] = sum;

            cols_8b_iterptr += STRIDE;
        }
        cols_8b_iterptr += 1 * 2 - (column_x & 1);
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 1 * 2);
 8012d3e:	1c8b      	adds	r3, r1, #2
 8012d40:	9317      	str	r3, [sp, #92]	; 0x5c
 8012d42:	00bb      	lsls	r3, r7, #2
 8012d44:	9312      	str	r3, [sp, #72]	; 0x48
 8012d46:	4673      	mov	r3, lr
 8012d48:	fb04 f303 	mul.w	r3, r4, r3
 8012d4c:	9315      	str	r3, [sp, #84]	; 0x54
 8012d4e:	f005 0301 	and.w	r3, r5, #1
 8012d52:	930e      	str	r3, [sp, #56]	; 0x38
 8012d54:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8012d56:	4403      	add	r3, r0
 8012d58:	931b      	str	r3, [sp, #108]	; 0x6c
 8012d5a:	4623      	mov	r3, r4
 8012d5c:	fb03 f305 	mul.w	r3, r3, r5
 8012d60:	9310      	str	r3, [sp, #64]	; 0x40
 8012d62:	0073      	lsls	r3, r6, #1
 8012d64:	9311      	str	r3, [sp, #68]	; 0x44
 8012d66:	0063      	lsls	r3, r4, #1
 8012d68:	9306      	str	r3, [sp, #24]
        for(i = 0; i < input_y; i++){
 8012d6a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8012d6c:	b1eb      	cbz	r3, 8012daa <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x332>
 8012d6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012d70:	b1da      	cbz	r2, 8012daa <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x332>
 8012d72:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8012d74:	2500      	movs	r5, #0
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 8012d76:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
        for(i = 0; i < input_y; i++){
 8012d78:	4698      	mov	r8, r3
 8012d7a:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 8012d7e:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 8012d82:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8012d84:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8012d88:	eb04 000e 	add.w	r0, r4, lr
 8012d8c:	4622      	mov	r2, r4
 8012d8e:	4633      	mov	r3, r6
                *cols_8b++ = *src;// + input_offset;
 8012d90:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 8012d94:	443b      	add	r3, r7
                *cols_8b++ = *src;// + input_offset;
 8012d96:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 8012d9a:	4282      	cmp	r2, r0
 8012d9c:	d1f8      	bne.n	8012d90 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x318>
 8012d9e:	3501      	adds	r5, #1
 8012da0:	4466      	add	r6, ip
            cols_8b += 1;//skip end
 8012da2:	445c      	add	r4, fp
        for(i = 0; i < input_y; i++){
 8012da4:	b2ab      	uxth	r3, r5
 8012da6:	4598      	cmp	r8, r3
 8012da8:	d8ee      	bhi.n	8012d88 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x310>
        depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8012daa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8012dac:	f109 0904 	add.w	r9, r9, #4
 8012db0:	3304      	adds	r3, #4
 8012db2:	9329      	str	r3, [sp, #164]	; 0xa4
 8012db4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8012db6:	3304      	adds	r3, #4
 8012db8:	932a      	str	r3, [sp, #168]	; 0xa8
    for (i = 0; i < output_y; i++) {
 8012dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	f000 8134 	beq.w	801302a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5b2>
 8012dc2:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012dc8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012dca:	f8cd 90ac 	str.w	r9, [sp, #172]	; 0xac
 8012dce:	4681      	mov	r9, r0
 8012dd0:	440a      	add	r2, r1
 8012dd2:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012dd4:	9308      	str	r3, [sp, #32]
 8012dd6:	9209      	str	r2, [sp, #36]	; 0x24
 8012dd8:	9307      	str	r3, [sp, #28]
        for (j = 0; j < output_x / 2; j++) {
 8012dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	f000 80b1 	beq.w	8012f44 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x4cc>
 8012de2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012de4:	9908      	ldr	r1, [sp, #32]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012de6:	902b      	str	r0, [sp, #172]	; 0xac
 8012de8:	fb01 2302 	mla	r3, r1, r2, r2
 8012dec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012dee:	eb09 0801 	add.w	r8, r9, r1
 8012df2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012df4:	9303      	str	r3, [sp, #12]
 8012df6:	1a9b      	subs	r3, r3, r2
 8012df8:	eb09 0e01 	add.w	lr, r9, r1
 8012dfc:	9912      	ldr	r1, [sp, #72]	; 0x48
 8012dfe:	9305      	str	r3, [sp, #20]
 8012e00:	4449      	add	r1, r9
 8012e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e04:	9104      	str	r1, [sp, #16]
 8012e06:	9301      	str	r3, [sp, #4]
 8012e08:	9a01      	ldr	r2, [sp, #4]
 8012e0a:	f108 0804 	add.w	r8, r8, #4
 8012e0e:	9903      	ldr	r1, [sp, #12]
 8012e10:	f10e 0e04 	add.w	lr, lr, #4
            q31_t sum0 = bias[0] + biasR[0];
 8012e14:	982a      	ldr	r0, [sp, #168]	; 0xa8
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012e16:	1a51      	subs	r1, r2, r1
            q31_t sum0 = bias[0] + biasR[0];
 8012e18:	9b29      	ldr	r3, [sp, #164]	; 0xa4
            sum0 += cols_8b[0]*ksrc[0];
 8012e1a:	f91a 2c09 	ldrsb.w	r2, [sl, #-9]
            q31_t sum0 = bias[0] + biasR[0];
 8012e1e:	f853 3c04 	ldr.w	r3, [r3, #-4]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012e22:	9102      	str	r1, [sp, #8]
            q31_t sum0 = bias[0] + biasR[0];
 8012e24:	f850 1c04 	ldr.w	r1, [r0, #-4]
            sum0 += cols_8b[1]*ksrc[1];
 8012e28:	f91a 4c08 	ldrsb.w	r4, [sl, #-8]
            q31_t sum0 = bias[0] + biasR[0];
 8012e2c:	1858      	adds	r0, r3, r1
            sum0 += cols_8b[0]*ksrc[0];
 8012e2e:	f999 1000 	ldrsb.w	r1, [r9]
            sum1 += cols_8b[2]*ksrc[0];
 8012e32:	f999 5002 	ldrsb.w	r5, [r9, #2]
            sum0 += cols_8b[0]*ksrc[0];
 8012e36:	fb11 0302 	smlabb	r3, r1, r2, r0
            sum0 += cols_8b[1]*ksrc[1];
 8012e3a:	f999 1001 	ldrsb.w	r1, [r9, #1]
            sum0 += cols_8b[2]*ksrc[2];
 8012e3e:	f91a bc07 	ldrsb.w	fp, [sl, #-7]
            sum1 += cols_8b[2]*ksrc[0];
 8012e42:	fb12 0005 	smlabb	r0, r2, r5, r0
            sum0 += cols_8b[1]*ksrc[1];
 8012e46:	fb11 3104 	smlabb	r1, r1, r4, r3
            sum0 += cols_8b[0]*ksrc[3];
 8012e4a:	f91a 6c06 	ldrsb.w	r6, [sl, #-6]
            sum0 += cols_8b[1]*ksrc[4];
 8012e4e:	f91a 3c05 	ldrsb.w	r3, [sl, #-5]
            sum0 += cols_8b[2]*ksrc[2];
 8012e52:	fb15 150b 	smlabb	r5, r5, fp, r1
            sum0 += cols_8b[0]*ksrc[3];
 8012e56:	f918 1c02 	ldrsb.w	r1, [r8, #-2]
            sum0 = (float) sum0 * *scales;
 8012e5a:	9f2b      	ldr	r7, [sp, #172]	; 0xac
            sum0 += cols_8b[0]*ksrc[3];
 8012e5c:	fb11 5506 	smlabb	r5, r1, r6, r5
            sum0 += cols_8b[1]*ksrc[4];
 8012e60:	f918 1c01 	ldrsb.w	r1, [r8, #-1]
            sum1 += cols_8b[2]*ksrc[3];
 8012e64:	f998 c000 	ldrsb.w	ip, [r8]
            sum0 = (float) sum0 * *scales;
 8012e68:	ed17 7a01 	vldr	s14, [r7, #-4]
            sum0 += cols_8b[1]*ksrc[4];
 8012e6c:	fb11 5103 	smlabb	r1, r1, r3, r5
            sum0 += cols_8b[2]*ksrc[5];
 8012e70:	f91a 7c04 	ldrsb.w	r7, [sl, #-4]
            sum1 += cols_8b[3]*ksrc[1];
 8012e74:	f999 2003 	ldrsb.w	r2, [r9, #3]
            sum0 += cols_8b[2]*ksrc[5];
 8012e78:	fb1c 1107 	smlabb	r1, ip, r7, r1
            sum0 += cols_8b[0]*ksrc[6];
 8012e7c:	f91a 5c03 	ldrsb.w	r5, [sl, #-3]
            sum1 += cols_8b[3]*ksrc[1];
 8012e80:	fb14 0202 	smlabb	r2, r4, r2, r0
            sum0 += cols_8b[0]*ksrc[6];
 8012e84:	f99e 4000 	ldrsb.w	r4, [lr]
            sum1 += cols_8b[4]*ksrc[2];
 8012e88:	f919 0f04 	ldrsb.w	r0, [r9, #4]!
            sum0 += cols_8b[0]*ksrc[6];
 8012e8c:	fb14 1105 	smlabb	r1, r4, r5, r1
            sum0 += cols_8b[1]*ksrc[7];
 8012e90:	f91a 4c02 	ldrsb.w	r4, [sl, #-2]
            sum1 += cols_8b[4]*ksrc[2];
 8012e94:	fb1b 2200 	smlabb	r2, fp, r0, r2
            sum0 += cols_8b[1]*ksrc[7];
 8012e98:	f99e 0001 	ldrsb.w	r0, [lr, #1]
            sum1 += cols_8b[2]*ksrc[6];
 8012e9c:	f99e b002 	ldrsb.w	fp, [lr, #2]
            sum0 += cols_8b[1]*ksrc[7];
 8012ea0:	fb10 1104 	smlabb	r1, r0, r4, r1
            sum0 += cols_8b[2]*ksrc[8];
 8012ea4:	f91a 0c01 	ldrsb.w	r0, [sl, #-1]
            sum1 += cols_8b[2]*ksrc[3];
 8012ea8:	fb16 220c 	smlabb	r2, r6, ip, r2
            sum1 += cols_8b[3]*ksrc[4];
 8012eac:	f998 6001 	ldrsb.w	r6, [r8, #1]
            sum0 += cols_8b[2]*ksrc[8];
 8012eb0:	fb1b 1c00 	smlabb	ip, fp, r0, r1
            sum1 += cols_8b[3]*ksrc[4];
 8012eb4:	fb13 2206 	smlabb	r2, r3, r6, r2
            sum1 += cols_8b[4]*ksrc[5];
 8012eb8:	f998 6002 	ldrsb.w	r6, [r8, #2]
            sum0 += cols_8b[2]*ksrc[8];
 8012ebc:	ee07 ca90 	vmov	s15, ip
            sum1 += cols_8b[3]*ksrc[7];
 8012ec0:	f99e c003 	ldrsb.w	ip, [lr, #3]
            sum1 += cols_8b[4]*ksrc[5];
 8012ec4:	fb17 2706 	smlabb	r7, r7, r6, r2
            sum1 += cols_8b[4]*ksrc[8];
 8012ec8:	f99e 1004 	ldrsb.w	r1, [lr, #4]
            sum0 = (float) sum0 * *scales;
 8012ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8012ed0:	9a01      	ldr	r2, [sp, #4]
            sum1 += cols_8b[2]*ksrc[6];
 8012ed2:	fb15 770b 	smlabb	r7, r5, fp, r7
            sum0 = (float) sum0 * *scales;
 8012ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
            sum1 += cols_8b[3]*ksrc[7];
 8012eda:	fb14 770c 	smlabb	r7, r4, ip, r7
            sum1 += cols_8b[4]*ksrc[8];
 8012ede:	fb10 7701 	smlabb	r7, r0, r1, r7
            sum0 += output_offset;
 8012ee2:	982c      	ldr	r0, [sp, #176]	; 0xb0
            sum0 = (float) sum0 * *scales;
 8012ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012ee8:	9902      	ldr	r1, [sp, #8]
            sum0 = (float) sum0 * *scales;
 8012eea:	ee17 3a90 	vmov	r3, s15
            sum1 = (float) sum1 * *scales;
 8012eee:	ee07 7a90 	vmov	s15, r7
            sum0 += output_offset;
 8012ef2:	4403      	add	r3, r0
            sum0 = MAX(sum0, activation_min);
 8012ef4:	982e      	ldr	r0, [sp, #184]	; 0xb8
            sum1 = (float) sum1 * *scales;
 8012ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum0 = MAX(sum0, activation_min);
 8012efa:	4283      	cmp	r3, r0
 8012efc:	bfb8      	it	lt
 8012efe:	4603      	movlt	r3, r0
            sum0 = MIN(sum0, activation_max);
 8012f00:	982f      	ldr	r0, [sp, #188]	; 0xbc
 8012f02:	4283      	cmp	r3, r0
 8012f04:	bfa8      	it	ge
 8012f06:	4603      	movge	r3, r0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8012f08:	9805      	ldr	r0, [sp, #20]
 8012f0a:	540b      	strb	r3, [r1, r0]
            sum1 = (float) sum1 * *scales;
 8012f0c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
            sum1 += output_offset;
 8012f0e:	992c      	ldr	r1, [sp, #176]	; 0xb0
            sum1 = (float) sum1 * *scales;
 8012f10:	ed13 7a01 	vldr	s14, [r3, #-4]
 8012f14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012f18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012f1c:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 8012f20:	440b      	add	r3, r1
            sum1 = MAX(sum1, activation_min);
 8012f22:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8012f24:	428b      	cmp	r3, r1
 8012f26:	bfb8      	it	lt
 8012f28:	460b      	movlt	r3, r1
            sum1 = MIN(sum1, activation_max);
 8012f2a:	992f      	ldr	r1, [sp, #188]	; 0xbc
 8012f2c:	428b      	cmp	r3, r1
 8012f2e:	bfa8      	it	ge
 8012f30:	460b      	movge	r3, r1
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8012f32:	7013      	strb	r3, [r2, #0]
 8012f34:	9b06      	ldr	r3, [sp, #24]
 8012f36:	18d3      	adds	r3, r2, r3
 8012f38:	9301      	str	r3, [sp, #4]
        for (j = 0; j < output_x / 2; j++) {
 8012f3a:	9b04      	ldr	r3, [sp, #16]
 8012f3c:	4599      	cmp	r9, r3
 8012f3e:	f47f af63 	bne.w	8012e08 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x390>
 8012f42:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012f44:	9b07      	ldr	r3, [sp, #28]
        if (output_x & 1) {
 8012f46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012f48:	3301      	adds	r3, #1
 8012f4a:	9307      	str	r3, [sp, #28]
 8012f4c:	2a00      	cmp	r2, #0
 8012f4e:	d07c      	beq.n	801304a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5d2>
            q31_t sum = bias[0] + biasR[0];
 8012f50:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8012f52:	9c08      	ldr	r4, [sp, #32]
 8012f54:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8012f58:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8012f5a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8012f5c:	442c      	add	r4, r5
            sum += cols_8b[1]*ksrc[1];
 8012f5e:	f91a cc08 	ldrsb.w	ip, [sl, #-8]
            q31_t sum = bias[0] + biasR[0];
 8012f62:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8012f66:	9408      	str	r4, [sp, #32]
 8012f68:	4413      	add	r3, r2
            sum += cols_8b[0]*ksrc[0];
 8012f6a:	f999 4000 	ldrsb.w	r4, [r9]
 8012f6e:	f91a 2c09 	ldrsb.w	r2, [sl, #-9]
            sum += cols_8b[1]*ksrc[1];
 8012f72:	f999 5001 	ldrsb.w	r5, [r9, #1]
            sum += cols_8b[0]*ksrc[0];
 8012f76:	fb14 3302 	smlabb	r3, r4, r2, r3
            cols_8b += column_x + 2;
 8012f7a:	9e13      	ldr	r6, [sp, #76]	; 0x4c
            sum = (float) sum * *scales;
 8012f7c:	ed10 7a01 	vldr	s14, [r0, #-4]
            sum += cols_8b[1]*ksrc[1];
 8012f80:	fb15 330c 	smlabb	r3, r5, ip, r3
            sum += cols_8b[2]*ksrc[2];
 8012f84:	f999 5002 	ldrsb.w	r5, [r9, #2]
            cols_8b += column_x + 2;
 8012f88:	eb09 0106 	add.w	r1, r9, r6
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8012f8c:	e9dd 2409 	ldrd	r2, r4, [sp, #36]	; 0x24
            cols_8b += column_x + 2;
 8012f90:	198f      	adds	r7, r1, r6
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8012f92:	eba2 0e04 	sub.w	lr, r2, r4
 8012f96:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8012f98:	4422      	add	r2, r4
            sum += cols_8b[2]*ksrc[2];
 8012f9a:	f91a 4c07 	ldrsb.w	r4, [sl, #-7]
 8012f9e:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[0]*ksrc[3];
 8012fa2:	f919 5006 	ldrsb.w	r5, [r9, r6]
 8012fa6:	f91a 4c06 	ldrsb.w	r4, [sl, #-6]
            sum += cols_8b[0]*ksrc[6];
 8012faa:	f919 6016 	ldrsb.w	r6, [r9, r6, lsl #1]
            sum += cols_8b[0]*ksrc[3];
 8012fae:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[1]*ksrc[4];
 8012fb2:	f991 4001 	ldrsb.w	r4, [r1, #1]
 8012fb6:	f91a 5c05 	ldrsb.w	r5, [sl, #-5]
            sum += cols_8b[2]*ksrc[5];
 8012fba:	f991 1002 	ldrsb.w	r1, [r1, #2]
            sum += cols_8b[1]*ksrc[4];
 8012fbe:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[5];
 8012fc2:	f91a 4c04 	ldrsb.w	r4, [sl, #-4]
 8012fc6:	9209      	str	r2, [sp, #36]	; 0x24
 8012fc8:	fb11 3104 	smlabb	r1, r1, r4, r3
            sum += cols_8b[0]*ksrc[6];
 8012fcc:	f91a 3c03 	ldrsb.w	r3, [sl, #-3]
            sum += cols_8b[2]*ksrc[8];
 8012fd0:	f997 4002 	ldrsb.w	r4, [r7, #2]
            sum += cols_8b[0]*ksrc[6];
 8012fd4:	fb16 1103 	smlabb	r1, r6, r3, r1
            sum += cols_8b[1]*ksrc[7];
 8012fd8:	f91a 3c02 	ldrsb.w	r3, [sl, #-2]
 8012fdc:	f997 6001 	ldrsb.w	r6, [r7, #1]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 1 * 2);
 8012fe0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
            sum += cols_8b[1]*ksrc[7];
 8012fe2:	fb16 1103 	smlabb	r1, r6, r3, r1
            sum += cols_8b[2]*ksrc[8];
 8012fe6:	f91a 3c01 	ldrsb.w	r3, [sl, #-1]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 1 * 2);
 8012fea:	4491      	add	r9, r2
            sum += output_offset;
 8012fec:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
            sum += cols_8b[2]*ksrc[8];
 8012fee:	fb14 1103 	smlabb	r1, r4, r3, r1
            sum = (float) sum * *scales;
 8012ff2:	ee07 1a90 	vmov	s15, r1
 8012ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ffa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012ffe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013002:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8013006:	4413      	add	r3, r2
            sum = MAX(sum, activation_min);
 8013008:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 801300a:	4293      	cmp	r3, r2
 801300c:	bfb8      	it	lt
 801300e:	4613      	movlt	r3, r2
            sum = MIN(sum, activation_max);
 8013010:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8013012:	4293      	cmp	r3, r2
 8013014:	bfa8      	it	ge
 8013016:	4613      	movge	r3, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8013018:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801301a:	f80e 3002 	strb.w	r3, [lr, r2]
    for (i = 0; i < output_y; i++) {
 801301e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013020:	9b07      	ldr	r3, [sp, #28]
 8013022:	429a      	cmp	r2, r3
 8013024:	f47f aed9 	bne.w	8012dda <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x362>
 8013028:	4681      	mov	r9, r0
        input++;
 801302a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801302c:	f10a 0a09 	add.w	sl, sl, #9
 8013030:	3301      	adds	r3, #1
 8013032:	9314      	str	r3, [sp, #80]	; 0x50
    for (c = 0; c < input_ch; c++){
 8013034:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013036:	4599      	cmp	r9, r3
 8013038:	f47f ae97 	bne.w	8012d6a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x2f2>
}
 801303c:	2000      	movs	r0, #0
 801303e:	b01f      	add	sp, #124	; 0x7c
 8013040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for(i = 0; i < input_x + 2; i++){
 8013044:	461d      	mov	r5, r3
 8013046:	4616      	mov	r6, r2
 8013048:	e61b      	b.n	8012c82 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x20a>
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 1 * 2);
 801304a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801304c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801304e:	4499      	add	r9, r3
 8013050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013052:	4413      	add	r3, r2
 8013054:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013056:	9309      	str	r3, [sp, #36]	; 0x24
 8013058:	9b08      	ldr	r3, [sp, #32]
 801305a:	4413      	add	r3, r2
    for (i = 0; i < output_y; i++) {
 801305c:	9a07      	ldr	r2, [sp, #28]
 801305e:	9308      	str	r3, [sp, #32]
 8013060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013062:	4293      	cmp	r3, r2
 8013064:	f47f aeb9 	bne.w	8012dda <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x362>
 8013068:	e7de      	b.n	8013028 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5b0>
    for(i = 0; i < input_x + 2; i++){
 801306a:	4619      	mov	r1, r3
        *cols_8b++ = PAD8;
 801306c:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 8013070:	1aca      	subs	r2, r1, r3
 8013072:	b292      	uxth	r2, r2
 8013074:	4591      	cmp	r9, r2
 8013076:	daf9      	bge.n	801306c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x5f4>
 8013078:	e638      	b.n	8012cec <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x274>
 801307a:	2602      	movs	r6, #2
 801307c:	e601      	b.n	8012c82 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x20a>
        *cols_8b++ = PAD8;
 801307e:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    for(i = 0; i < input_x + 2; i++){
 8013080:	2001      	movs	r0, #1
        *cols_8b++ = PAD8;
 8013082:	701f      	strb	r7, [r3, #0]
 8013084:	3301      	adds	r3, #1
 8013086:	e575      	b.n	8012b74 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0xfc>
    for(i = 0; i < input_x + 2; i++){
 8013088:	f04f 0806 	mov.w	r8, #6
 801308c:	e53b      	b.n	8012b06 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8e>
 801308e:	bf00      	nop

08013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>:
            const int32_t output_offset, const int32_t input_offset,
            const int32_t output_activation_min,
            const int32_t output_activation_max, q7_t *output, q7_t *output_mask,
            const uint16_t output_x, const uint16_t output_y,
            const uint16_t output_ch, q15_t *runtime_buf, q7_t pad_value)
{
 8013090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013094:	b0a1      	sub	sp, #132	; 0x84

    //Set padding value
    q7_t PAD8 = pad_value;
    /* setup the padding regions for Im2col buffers */
    //top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 4; i++){
 8013096:	1ccf      	adds	r7, r1, #3
{
 8013098:	930f      	str	r3, [sp, #60]	; 0x3c
 801309a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 801309c:	9111      	str	r1, [sp, #68]	; 0x44
 801309e:	1c99      	adds	r1, r3, #2
 80130a0:	f8bd 30d4 	ldrh.w	r3, [sp, #212]	; 0xd4
 80130a4:	921a      	str	r2, [sp, #104]	; 0x68
    for(i = 0; i < input_x + 4; i++){
 80130a6:	2200      	movs	r2, #0
{
 80130a8:	9310      	str	r3, [sp, #64]	; 0x40
 80130aa:	f8bd c0d0 	ldrh.w	ip, [sp, #208]	; 0xd0
 80130ae:	f99d 30e0 	ldrsb.w	r3, [sp, #224]	; 0xe0
 80130b2:	9006      	str	r0, [sp, #24]
    for(i = 0; i < input_x + 4; i++){
 80130b4:	3201      	adds	r2, #1
 80130b6:	460e      	mov	r6, r1
        *cols_8b++ = PAD8;
 80130b8:	f801 3c02 	strb.w	r3, [r1, #-2]
 80130bc:	3102      	adds	r1, #2
    for(i = 0; i < input_x + 4; i++){
 80130be:	b292      	uxth	r2, r2
        *cols_8b++ = PAD8;
 80130c0:	f801 3c03 	strb.w	r3, [r1, #-3]
    for(i = 0; i < input_x + 4; i++){
 80130c4:	42ba      	cmp	r2, r7
 80130c6:	ddf5      	ble.n	80130b4 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x24>
    }

    //middle regions: left and right regions
    for(i = 0; i < input_y; i++){
 80130c8:	981a      	ldr	r0, [sp, #104]	; 0x68
 80130ca:	b1b8      	cbz	r0, 80130fc <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x6c>
 80130cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80130ce:	4632      	mov	r2, r6
 80130d0:	2100      	movs	r1, #0
 80130d2:	4680      	mov	r8, r0
 80130d4:	1d25      	adds	r5, r4, #4
 80130d6:	46a6      	mov	lr, r4
 80130d8:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;//left
 80130da:	7013      	strb	r3, [r2, #0]
        *cols_8b++ = PAD8;//left
 80130dc:	7053      	strb	r3, [r2, #1]
        cols_8b += input_x; //skip middle
        *cols_8b++ = PAD8;//right
 80130de:	eb02 040e 	add.w	r4, r2, lr
    for(i = 0; i < input_y; i++){
 80130e2:	b288      	uxth	r0, r1
 80130e4:	442a      	add	r2, r5
        *cols_8b++ = PAD8;//right
 80130e6:	70a3      	strb	r3, [r4, #2]
    for(i = 0; i < input_y; i++){
 80130e8:	4580      	cmp	r8, r0
        *cols_8b++ = PAD8;//right
 80130ea:	f802 3c01 	strb.w	r3, [r2, #-1]
    for(i = 0; i < input_y; i++){
 80130ee:	d8f3      	bhi.n	80130d8 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x48>
 80130f0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80130f2:	3a01      	subs	r2, #1
 80130f4:	b292      	uxth	r2, r2
 80130f6:	fb02 5505 	mla	r5, r2, r5, r5
 80130fa:	442e      	add	r6, r5
 80130fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80130fe:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8013102:	1fa1      	subs	r1, r4, #6
 8013104:	4291      	cmp	r1, r2
 8013106:	f200 8322 	bhi.w	801374e <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x6be>
 801310a:	2000      	movs	r0, #0
 801310c:	1d25      	adds	r5, r4, #4
 801310e:	4631      	mov	r1, r6
 8013110:	4602      	mov	r2, r0
 8013112:	f363 0007 	bfi	r0, r3, #0, #8
 8013116:	086c      	lsrs	r4, r5, #1
 8013118:	f363 200f 	bfi	r0, r3, #8, #8
 801311c:	f363 4017 	bfi	r0, r3, #16, #8
 8013120:	f363 601f 	bfi	r0, r3, #24, #8
 8013124:	3201      	adds	r2, #1
    }

    //bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad value
    for(i = 0; i < input_x + 4; i++){
        *cols_8b++ = PAD8;
 8013126:	f841 0b04 	str.w	r0, [r1], #4
 801312a:	42a2      	cmp	r2, r4
 801312c:	d3fa      	bcc.n	8013124 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x94>
 801312e:	f025 0201 	bic.w	r2, r5, #1
 8013132:	42aa      	cmp	r2, r5
 8013134:	eb06 0142 	add.w	r1, r6, r2, lsl #1
 8013138:	d002      	beq.n	8013140 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xb0>
 801313a:	f806 3012 	strb.w	r3, [r6, r2, lsl #1]
        *cols_8b++ = PAD8;
 801313e:	704b      	strb	r3, [r1, #1]
    }

    const q7_t *src;
    const q7_t *ksrc = kernel;

    for (c = 0; c < input_ch; c++){
 8013140:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013142:	2900      	cmp	r1, #0
 8013144:	f000 82ea 	beq.w	801371c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x68c>
 8013148:	9811      	ldr	r0, [sp, #68]	; 0x44
 801314a:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 801314e:	9e2a      	ldr	r6, [sp, #168]	; 0xa8
    #define STRIDE 1
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
        for (j = 0; j < output_x / 2; j++) {
 8013150:	ea4f 055c 	mov.w	r5, ip, lsr #1
        cols_8b = (q7_t*)(cols_8b_start + 2 * (input_x) + 8); //skip 2 rows
 8013154:	0044      	lsls	r4, r0, #1
 8013156:	1e43      	subs	r3, r0, #1
 8013158:	f106 0e19 	add.w	lr, r6, #25
 801315c:	fb01 f202 	mul.w	r2, r1, r2
 8013160:	b29b      	uxth	r3, r3
 8013162:	1826      	adds	r6, r4, r0
 8013164:	9415      	str	r4, [sp, #84]	; 0x54
 8013166:	3409      	adds	r4, #9
 8013168:	921b      	str	r2, [sp, #108]	; 0x6c
            sum += cols_8b[0]*ksrc[0];
            sum += cols_8b[1]*ksrc[1];
            sum += cols_8b[2]*ksrc[2];
            sum += cols_8b[3]*ksrc[3];
            sum += cols_8b[4]*ksrc[4];
            cols_8b += column_x + 4;
 801316a:	46f2      	mov	sl, lr
 801316c:	941f      	str	r4, [sp, #124]	; 0x7c
 801316e:	1c5c      	adds	r4, r3, #1
 8013170:	3305      	adds	r3, #5
        for (j = 0; j < output_x / 2; j++) {
 8013172:	9513      	str	r5, [sp, #76]	; 0x4c
 8013174:	fb04 f201 	mul.w	r2, r4, r1
 8013178:	931e      	str	r3, [sp, #120]	; 0x78
 801317a:	006b      	lsls	r3, r5, #1
 801317c:	921c      	str	r2, [sp, #112]	; 0x70
 801317e:	f00c 0201 	and.w	r2, ip, #1
 8013182:	9316      	str	r3, [sp, #88]	; 0x58
 8013184:	004b      	lsls	r3, r1, #1
 8013186:	9212      	str	r2, [sp, #72]	; 0x48
 8013188:	9309      	str	r3, [sp, #36]	; 0x24
    for (c = 0; c < input_ch; c++){
 801318a:	2300      	movs	r3, #0
 801318c:	fb01 f20c 	mul.w	r2, r1, ip
 8013190:	9319      	str	r3, [sp, #100]	; 0x64
            cols_8b += column_x + 4;
 8013192:	1d03      	adds	r3, r0, #4
 8013194:	9214      	str	r2, [sp, #80]	; 0x50
 8013196:	0082      	lsls	r2, r0, #2
 8013198:	9618      	str	r6, [sp, #96]	; 0x60
 801319a:	941d      	str	r4, [sp, #116]	; 0x74
 801319c:	9217      	str	r2, [sp, #92]	; 0x5c
 801319e:	930e      	str	r3, [sp, #56]	; 0x38
        for(i = 0; i < input_y; i++){
 80131a0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80131a2:	b1eb      	cbz	r3, 80131e0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x150>
 80131a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80131a6:	b1da      	cbz	r2, 80131e0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x150>
 80131a8:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 80131aa:	2500      	movs	r5, #0
 80131ac:	991f      	ldr	r1, [sp, #124]	; 0x7c
 80131ae:	4698      	mov	r8, r3
 80131b0:	9e06      	ldr	r6, [sp, #24]
 80131b2:	1854      	adds	r4, r2, r1
 80131b4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80131b6:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 80131ba:	e9dd ce1c 	ldrd	ip, lr, [sp, #112]	; 0x70
 80131be:	eb04 000e 	add.w	r0, r4, lr
 80131c2:	4622      	mov	r2, r4
 80131c4:	4633      	mov	r3, r6
                *cols_8b++ = *src;// + input_offset;
 80131c6:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 80131ca:	443b      	add	r3, r7
                *cols_8b++ = *src;// + input_offset;
 80131cc:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 80131d0:	4290      	cmp	r0, r2
 80131d2:	d1f8      	bne.n	80131c6 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x136>
 80131d4:	3501      	adds	r5, #1
 80131d6:	4466      	add	r6, ip
 80131d8:	444c      	add	r4, r9
        for(i = 0; i < input_y; i++){
 80131da:	b2ab      	uxth	r3, r5
 80131dc:	4598      	cmp	r8, r3
 80131de:	d8ee      	bhi.n	80131be <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x12e>
        if (c % 8 == 0 && c > 1) output_mask++;
 80131e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80131e2:	2a01      	cmp	r2, #1
 80131e4:	f002 0307 	and.w	r3, r2, #7
 80131e8:	d903      	bls.n	80131f2 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x162>
 80131ea:	b913      	cbnz	r3, 80131f2 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x162>
 80131ec:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 80131ee:	3201      	adds	r2, #1
 80131f0:	9233      	str	r2, [sp, #204]	; 0xcc
        depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80131f2:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 80131f4:	3204      	adds	r2, #4
 80131f6:	922b      	str	r2, [sp, #172]	; 0xac
 80131f8:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80131fa:	3204      	adds	r2, #4
 80131fc:	922c      	str	r2, [sp, #176]	; 0xb0
 80131fe:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8013200:	3204      	adds	r2, #4
 8013202:	922d      	str	r2, [sp, #180]	; 0xb4
    for (i = 0; i < output_y; i++) {
 8013204:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013206:	2a00      	cmp	r2, #0
 8013208:	f000 827b 	beq.w	8013702 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x672>
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801320c:	2201      	movs	r2, #1
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801320e:	f8dd b0dc 	ldr.w	fp, [sp, #220]	; 0xdc
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013212:	fa02 f303 	lsl.w	r3, r2, r3
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013216:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013218:	46dc      	mov	ip, fp
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801321a:	b2db      	uxtb	r3, r3
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801321c:	920d      	str	r2, [sp, #52]	; 0x34
 801321e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013220:	930a      	str	r3, [sp, #40]	; 0x28
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013222:	43db      	mvns	r3, r3
 8013224:	920b      	str	r2, [sp, #44]	; 0x2c
    for (i = 0; i < output_y; i++) {
 8013226:	2200      	movs	r2, #0
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013228:	b2db      	uxtb	r3, r3
    for (i = 0; i < output_y; i++) {
 801322a:	920c      	str	r2, [sp, #48]	; 0x30
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801322c:	9307      	str	r3, [sp, #28]
        for (j = 0; j < output_x / 2; j++) {
 801322e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013230:	2b00      	cmp	r3, #0
 8013232:	f000 8183 	beq.w	801353c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x4ac>
 8013236:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801323a:	eb0c 0803 	add.w	r8, ip, r3
 801323e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013240:	eb0c 0e03 	add.w	lr, ip, r3
 8013244:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8013246:	4463      	add	r3, ip
 8013248:	9301      	str	r3, [sp, #4]
 801324a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801324c:	eb0c 0703 	add.w	r7, ip, r3
 8013250:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013252:	1a9a      	subs	r2, r3, r2
 8013254:	9304      	str	r3, [sp, #16]
 8013256:	9702      	str	r7, [sp, #8]
 8013258:	9203      	str	r2, [sp, #12]
 801325a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801325c:	4462      	add	r2, ip
 801325e:	9208      	str	r2, [sp, #32]
 8013260:	e04b      	b.n	80132fa <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x26a>
 8013262:	9903      	ldr	r1, [sp, #12]
 8013264:	9833      	ldr	r0, [sp, #204]	; 0xcc
 8013266:	10ca      	asrs	r2, r1, #3
 8013268:	eb00 0b02 	add.w	fp, r0, r2
            if (sum0 > activation_max){
 801326c:	9831      	ldr	r0, [sp, #196]	; 0xc4
 801326e:	4298      	cmp	r0, r3
 8013270:	f2c0 815f 	blt.w	8013532 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x4a2>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013274:	9806      	ldr	r0, [sp, #24]
 8013276:	5443      	strb	r3, [r0, r1]
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8013278:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 801327a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801327c:	5c9b      	ldrb	r3, [r3, r2]
 801327e:	430b      	orrs	r3, r1
 8013280:	9933      	ldr	r1, [sp, #204]	; 0xcc
 8013282:	548b      	strb	r3, [r1, r2]
            sum1 = (float) sum1 * *scales;
 8013284:	ee07 6a90 	vmov	s15, r6
 8013288:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
            sum1 += output_offset;
 801328a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum1 = (float) sum1 * *scales;
 801328c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013290:	ed13 7a01 	vldr	s14, [r3, #-4]
 8013294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801329c:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 80132a0:	4413      	add	r3, r2
            if (sum1 < activation_min){
 80132a2:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 80132a4:	429a      	cmp	r2, r3
 80132a6:	f340 8133 	ble.w	8013510 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x480>
 80132aa:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80132ac:	4619      	mov	r1, r3
 80132ae:	9b04      	ldr	r3, [sp, #16]
 80132b0:	eb01 02e3 	add.w	r2, r1, r3, asr #3
            if (sum1 > activation_max){
 80132b4:	e9dd 1030 	ldrd	r1, r0, [sp, #192]	; 0xc0
 80132b8:	4281      	cmp	r1, r0
 80132ba:	f300 8124 	bgt.w	8013506 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x476>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 80132be:	9806      	ldr	r0, [sp, #24]
 80132c0:	54c1      	strb	r1, [r0, r3]
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 80132c2:	7813      	ldrb	r3, [r2, #0]
 80132c4:	9907      	ldr	r1, [sp, #28]
 80132c6:	400b      	ands	r3, r1
 80132c8:	7013      	strb	r3, [r2, #0]
 80132ca:	9a04      	ldr	r2, [sp, #16]
 80132cc:	9b01      	ldr	r3, [sp, #4]
 80132ce:	4611      	mov	r1, r2
 80132d0:	9a03      	ldr	r2, [sp, #12]
            cols_8b_iterptr += STRIDE * 2;
 80132d2:	f10c 0c02 	add.w	ip, ip, #2
 80132d6:	3302      	adds	r3, #2
 80132d8:	f108 0802 	add.w	r8, r8, #2
 80132dc:	f10e 0e02 	add.w	lr, lr, #2
 80132e0:	9301      	str	r3, [sp, #4]
 80132e2:	9b02      	ldr	r3, [sp, #8]
 80132e4:	3302      	adds	r3, #2
 80132e6:	9302      	str	r3, [sp, #8]
 80132e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132ea:	4419      	add	r1, r3
 80132ec:	441a      	add	r2, r3
        for (j = 0; j < output_x / 2; j++) {
 80132ee:	9b08      	ldr	r3, [sp, #32]
 80132f0:	9104      	str	r1, [sp, #16]
 80132f2:	459c      	cmp	ip, r3
 80132f4:	9203      	str	r2, [sp, #12]
 80132f6:	f000 8121 	beq.w	801353c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x4ac>
            q31_t sum0 = bias[0] + biasR[0];
 80132fa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80132fc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80132fe:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8013302:	f852 2c04 	ldr.w	r2, [r2, #-4]
            sum0 += cols_8b[0]*ksrc[0];
 8013306:	f91a 4c19 	ldrsb.w	r4, [sl, #-25]
            q31_t sum0 = bias[0] + biasR[0];
 801330a:	441a      	add	r2, r3
            sum0 += cols_8b[0]*ksrc[0];
 801330c:	f99c 0000 	ldrsb.w	r0, [ip]
            sum1 += cols_8b[1]*ksrc[0];
 8013310:	f99c 5001 	ldrsb.w	r5, [ip, #1]
            sum0 += cols_8b[1]*ksrc[1];
 8013314:	f91a 1c18 	ldrsb.w	r1, [sl, #-24]
            sum0 += cols_8b[0]*ksrc[0];
 8013318:	fb10 2004 	smlabb	r0, r0, r4, r2
            sum1 += cols_8b[2]*ksrc[1];
 801331c:	f99c 6002 	ldrsb.w	r6, [ip, #2]
            sum1 += cols_8b[1]*ksrc[0];
 8013320:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum0 += cols_8b[1]*ksrc[1];
 8013324:	fb15 0001 	smlabb	r0, r5, r1, r0
            sum0 += cols_8b[2]*ksrc[2];
 8013328:	f91a 4c17 	ldrsb.w	r4, [sl, #-23]
            sum1 += cols_8b[3]*ksrc[2];
 801332c:	f99c 5003 	ldrsb.w	r5, [ip, #3]
            sum1 += cols_8b[2]*ksrc[1];
 8013330:	fb11 2206 	smlabb	r2, r1, r6, r2
            sum0 += cols_8b[2]*ksrc[2];
 8013334:	fb16 0004 	smlabb	r0, r6, r4, r0
            sum0 += cols_8b[3]*ksrc[3];
 8013338:	f91a 6c16 	ldrsb.w	r6, [sl, #-22]
            sum1 += cols_8b[3]*ksrc[2];
 801333c:	fb14 2105 	smlabb	r1, r4, r5, r2
            sum1 += cols_8b[4]*ksrc[3];
 8013340:	f99c 3004 	ldrsb.w	r3, [ip, #4]
            sum0 += cols_8b[3]*ksrc[3];
 8013344:	fb15 0006 	smlabb	r0, r5, r6, r0
            sum0 += cols_8b[4]*ksrc[4];
 8013348:	f91a 5c15 	ldrsb.w	r5, [sl, #-21]
            sum1 += cols_8b[4]*ksrc[3];
 801334c:	fb16 1403 	smlabb	r4, r6, r3, r1
            sum0 += cols_8b[0]*ksrc[5];
 8013350:	f91a 2c14 	ldrsb.w	r2, [sl, #-20]
            sum0 += cols_8b[4]*ksrc[4];
 8013354:	fb13 0305 	smlabb	r3, r3, r5, r0
            sum0 += cols_8b[0]*ksrc[5];
 8013358:	f998 1004 	ldrsb.w	r1, [r8, #4]
            sum1 += cols_8b[1]*ksrc[5];
 801335c:	f998 0005 	ldrsb.w	r0, [r8, #5]
            sum0 += cols_8b[1]*ksrc[6];
 8013360:	f91a bc13 	ldrsb.w	fp, [sl, #-19]
            sum0 += cols_8b[0]*ksrc[5];
 8013364:	fb11 3302 	smlabb	r3, r1, r2, r3
            sum1 += cols_8b[5]*ksrc[4];
 8013368:	f99c 1005 	ldrsb.w	r1, [ip, #5]
            sum1 += cols_8b[2]*ksrc[6];
 801336c:	f998 9006 	ldrsb.w	r9, [r8, #6]
            sum0 += cols_8b[1]*ksrc[6];
 8013370:	fb10 330b 	smlabb	r3, r0, fp, r3
            sum0 += cols_8b[2]*ksrc[7];
 8013374:	f91a 6c12 	ldrsb.w	r6, [sl, #-18]
            sum1 += cols_8b[5]*ksrc[4];
 8013378:	fb15 4101 	smlabb	r1, r5, r1, r4
            sum1 += cols_8b[3]*ksrc[7];
 801337c:	f998 5007 	ldrsb.w	r5, [r8, #7]
            sum0 += cols_8b[3]*ksrc[8];
 8013380:	f91a 4c11 	ldrsb.w	r4, [sl, #-17]
            sum0 += cols_8b[2]*ksrc[7];
 8013384:	fb19 3306 	smlabb	r3, r9, r6, r3
            sum1 += cols_8b[1]*ksrc[5];
 8013388:	fb12 1200 	smlabb	r2, r2, r0, r1
            sum1 += cols_8b[4]*ksrc[8];
 801338c:	f998 0008 	ldrsb.w	r0, [r8, #8]
            sum0 += cols_8b[4]*ksrc[9];
 8013390:	f91a 1c10 	ldrsb.w	r1, [sl, #-16]
            sum0 += cols_8b[3]*ksrc[8];
 8013394:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum1 += cols_8b[2]*ksrc[6];
 8013398:	fb1b 2209 	smlabb	r2, fp, r9, r2
            sum0 += cols_8b[0]*ksrc[10];
 801339c:	f91a bc0f 	ldrsb.w	fp, [sl, #-15]
            sum0 += cols_8b[4]*ksrc[9];
 80133a0:	fb10 3301 	smlabb	r3, r0, r1, r3
            sum0 += cols_8b[0]*ksrc[10];
 80133a4:	f99e 9008 	ldrsb.w	r9, [lr, #8]
            sum1 += cols_8b[3]*ksrc[7];
 80133a8:	fb16 2205 	smlabb	r2, r6, r5, r2
            sum1 += cols_8b[1]*ksrc[10];
 80133ac:	f99e 6009 	ldrsb.w	r6, [lr, #9]
            sum0 += cols_8b[0]*ksrc[10];
 80133b0:	fb19 330b 	smlabb	r3, r9, fp, r3
            sum0 += cols_8b[1]*ksrc[11];
 80133b4:	f91a 9c0e 	ldrsb.w	r9, [sl, #-14]
            sum1 += cols_8b[4]*ksrc[8];
 80133b8:	fb14 2200 	smlabb	r2, r4, r0, r2
            sum1 += cols_8b[5]*ksrc[9];
 80133bc:	f998 0009 	ldrsb.w	r0, [r8, #9]
            sum1 += cols_8b[2]*ksrc[11];
 80133c0:	f99e 400a 	ldrsb.w	r4, [lr, #10]
            sum0 += cols_8b[1]*ksrc[11];
 80133c4:	fb16 3309 	smlabb	r3, r6, r9, r3
            sum0 += cols_8b[2]*ksrc[12];
 80133c8:	f91a 5c0d 	ldrsb.w	r5, [sl, #-13]
            sum1 += cols_8b[5]*ksrc[9];
 80133cc:	fb11 2200 	smlabb	r2, r1, r0, r2
            sum1 += cols_8b[3]*ksrc[12];
 80133d0:	f99e 000b 	ldrsb.w	r0, [lr, #11]
            sum0 += cols_8b[2]*ksrc[12];
 80133d4:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum0 += cols_8b[3]*ksrc[13];
 80133d8:	f91a 1c0c 	ldrsb.w	r1, [sl, #-12]
            sum1 += cols_8b[1]*ksrc[10];
 80133dc:	fb1b 2206 	smlabb	r2, fp, r6, r2
            sum0 += cols_8b[0]*ksrc[15];
 80133e0:	9f01      	ldr	r7, [sp, #4]
            sum1 += cols_8b[4]*ksrc[13];
 80133e2:	f99e b00c 	ldrsb.w	fp, [lr, #12]
            sum0 += cols_8b[3]*ksrc[13];
 80133e6:	fb10 3301 	smlabb	r3, r0, r1, r3
            sum0 += cols_8b[4]*ksrc[14];
 80133ea:	f91a 6c0b 	ldrsb.w	r6, [sl, #-11]
            sum1 += cols_8b[2]*ksrc[11];
 80133ee:	fb19 2204 	smlabb	r2, r9, r4, r2
            sum0 = (float) sum0 * *scales;
 80133f2:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
            sum0 += cols_8b[0]*ksrc[15];
 80133f4:	f997 900c 	ldrsb.w	r9, [r7, #12]
            sum0 += cols_8b[4]*ksrc[14];
 80133f8:	fb1b 3306 	smlabb	r3, fp, r6, r3
            sum0 = (float) sum0 * *scales;
 80133fc:	ed14 7a01 	vldr	s14, [r4, #-4]
            sum1 += cols_8b[3]*ksrc[12];
 8013400:	fb15 2200 	smlabb	r2, r5, r0, r2
            sum0 += cols_8b[0]*ksrc[15];
 8013404:	f91a 4c0a 	ldrsb.w	r4, [sl, #-10]
            sum1 += cols_8b[1]*ksrc[15];
 8013408:	463d      	mov	r5, r7
 801340a:	f997 000d 	ldrsb.w	r0, [r7, #13]
            sum1 += cols_8b[4]*ksrc[13];
 801340e:	fb11 220b 	smlabb	r2, r1, fp, r2
            sum0 += cols_8b[0]*ksrc[15];
 8013412:	fb19 3304 	smlabb	r3, r9, r4, r3
            sum1 += cols_8b[5]*ksrc[14];
 8013416:	f99e 100d 	ldrsb.w	r1, [lr, #13]
            sum0 += cols_8b[1]*ksrc[16];
 801341a:	f91a 9c09 	ldrsb.w	r9, [sl, #-9]
            sum1 += cols_8b[2]*ksrc[16];
 801341e:	f997 b00e 	ldrsb.w	fp, [r7, #14]
            sum1 += cols_8b[5]*ksrc[14];
 8013422:	fb16 2201 	smlabb	r2, r6, r1, r2
            sum0 += cols_8b[2]*ksrc[17];
 8013426:	f91a 7c08 	ldrsb.w	r7, [sl, #-8]
            sum0 += cols_8b[1]*ksrc[16];
 801342a:	fb10 3309 	smlabb	r3, r0, r9, r3
            sum1 += cols_8b[3]*ksrc[17];
 801342e:	f995 100f 	ldrsb.w	r1, [r5, #15]
            sum1 += cols_8b[1]*ksrc[15];
 8013432:	fb14 2200 	smlabb	r2, r4, r0, r2
            sum0 += cols_8b[2]*ksrc[17];
 8013436:	9705      	str	r7, [sp, #20]
 8013438:	fb1b 3307 	smlabb	r3, fp, r7, r3
            sum1 += cols_8b[4]*ksrc[18];
 801343c:	f995 4010 	ldrsb.w	r4, [r5, #16]
 8013440:	462f      	mov	r7, r5
            sum0 += cols_8b[3]*ksrc[18];
 8013442:	f91a 6c07 	ldrsb.w	r6, [sl, #-7]
            sum1 += cols_8b[2]*ksrc[16];
 8013446:	fb19 220b 	smlabb	r2, r9, fp, r2
            sum0 += cols_8b[0]*ksrc[20];
 801344a:	9d02      	ldr	r5, [sp, #8]
            sum0 += cols_8b[4]*ksrc[19];
 801344c:	f91a 0c06 	ldrsb.w	r0, [sl, #-6]
            sum0 += cols_8b[3]*ksrc[18];
 8013450:	fb11 3306 	smlabb	r3, r1, r6, r3
            sum0 += cols_8b[0]*ksrc[20];
 8013454:	f995 b010 	ldrsb.w	fp, [r5, #16]
            sum1 += cols_8b[3]*ksrc[17];
 8013458:	9d05      	ldr	r5, [sp, #20]
            sum0 += cols_8b[4]*ksrc[19];
 801345a:	fb14 3300 	smlabb	r3, r4, r0, r3
            sum0 += cols_8b[0]*ksrc[20];
 801345e:	f91a 9c05 	ldrsb.w	r9, [sl, #-5]
            sum1 += cols_8b[3]*ksrc[17];
 8013462:	fb15 2201 	smlabb	r2, r5, r1, r2
            sum1 += cols_8b[1]*ksrc[20];
 8013466:	9d02      	ldr	r5, [sp, #8]
            sum0 += cols_8b[0]*ksrc[20];
 8013468:	fb1b 3309 	smlabb	r3, fp, r9, r3
            sum0 += cols_8b[1]*ksrc[21];
 801346c:	f91a bc04 	ldrsb.w	fp, [sl, #-4]
            sum1 += cols_8b[1]*ksrc[20];
 8013470:	f995 1011 	ldrsb.w	r1, [r5, #17]
            sum1 += cols_8b[4]*ksrc[18];
 8013474:	fb16 2604 	smlabb	r6, r6, r4, r2
            sum1 += cols_8b[5]*ksrc[19];
 8013478:	f997 4011 	ldrsb.w	r4, [r7, #17]
            sum1 += cols_8b[2]*ksrc[21];
 801347c:	462f      	mov	r7, r5
            sum0 += cols_8b[2]*ksrc[22];
 801347e:	f91a 2c03 	ldrsb.w	r2, [sl, #-3]
            sum0 += cols_8b[1]*ksrc[21];
 8013482:	fb11 330b 	smlabb	r3, r1, fp, r3
            sum1 += cols_8b[2]*ksrc[21];
 8013486:	f995 5012 	ldrsb.w	r5, [r5, #18]
            sum1 += cols_8b[5]*ksrc[19];
 801348a:	fb10 6604 	smlabb	r6, r0, r4, r6
            sum1 += cols_8b[3]*ksrc[22];
 801348e:	f997 4013 	ldrsb.w	r4, [r7, #19]
            sum0 += cols_8b[2]*ksrc[22];
 8013492:	fb15 3302 	smlabb	r3, r5, r2, r3
            sum0 += cols_8b[3]*ksrc[23];
 8013496:	f91a 0c02 	ldrsb.w	r0, [sl, #-2]
            sum1 += cols_8b[1]*ksrc[20];
 801349a:	fb19 6601 	smlabb	r6, r9, r1, r6
            sum1 += cols_8b[4]*ksrc[23];
 801349e:	f997 9014 	ldrsb.w	r9, [r7, #20]
            sum0 += cols_8b[3]*ksrc[23];
 80134a2:	fb14 3300 	smlabb	r3, r4, r0, r3
            sum0 += cols_8b[4]*ksrc[24];
 80134a6:	f91a 1c01 	ldrsb.w	r1, [sl, #-1]
            sum1 += cols_8b[2]*ksrc[21];
 80134aa:	fb1b 6605 	smlabb	r6, fp, r5, r6
            sum1 += cols_8b[5]*ksrc[24];
 80134ae:	f997 5015 	ldrsb.w	r5, [r7, #21]
            sum0 += cols_8b[4]*ksrc[24];
 80134b2:	fb19 3301 	smlabb	r3, r9, r1, r3
            sum1 += cols_8b[3]*ksrc[22];
 80134b6:	fb12 6604 	smlabb	r6, r2, r4, r6
            sum0 += output_offset;
 80134ba:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum0 += cols_8b[4]*ksrc[24];
 80134bc:	ee07 3a90 	vmov	s15, r3
            sum1 += cols_8b[4]*ksrc[23];
 80134c0:	fb10 6609 	smlabb	r6, r0, r9, r6
            sum0 = (float) sum0 * *scales;
 80134c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum1 += cols_8b[5]*ksrc[24];
 80134c8:	fb11 6605 	smlabb	r6, r1, r5, r6
            sum0 = (float) sum0 * *scales;
 80134cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80134d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80134d4:	ee17 3a90 	vmov	r3, s15
            sum0 += output_offset;
 80134d8:	4413      	add	r3, r2
            if (sum0 < activation_min){
 80134da:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 80134dc:	429a      	cmp	r2, r3
 80134de:	f77f aec0 	ble.w	8013262 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x1d2>
 80134e2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80134e4:	4619      	mov	r1, r3
 80134e6:	9b03      	ldr	r3, [sp, #12]
 80134e8:	eb01 0be3 	add.w	fp, r1, r3, asr #3
            if (sum0 > activation_max){
 80134ec:	e9dd 2130 	ldrd	r2, r1, [sp, #192]	; 0xc0
 80134f0:	428a      	cmp	r2, r1
 80134f2:	dc1e      	bgt.n	8013532 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x4a2>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 80134f4:	9906      	ldr	r1, [sp, #24]
 80134f6:	54ca      	strb	r2, [r1, r3]
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 80134f8:	f89b 3000 	ldrb.w	r3, [fp]
 80134fc:	9a07      	ldr	r2, [sp, #28]
 80134fe:	4013      	ands	r3, r2
 8013500:	f88b 3000 	strb.w	r3, [fp]
 8013504:	e6be      	b.n	8013284 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x1f4>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8013506:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8013508:	9906      	ldr	r1, [sp, #24]
 801350a:	9804      	ldr	r0, [sp, #16]
 801350c:	540b      	strb	r3, [r1, r0]
 801350e:	e6d8      	b.n	80132c2 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x232>
 8013510:	9804      	ldr	r0, [sp, #16]
            if (sum1 > activation_max){
 8013512:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 8013514:	10c1      	asrs	r1, r0, #3
 8013516:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8013518:	429c      	cmp	r4, r3
 801351a:	440a      	add	r2, r1
 801351c:	dbf3      	blt.n	8013506 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x476>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 801351e:	9a06      	ldr	r2, [sp, #24]
 8013520:	5413      	strb	r3, [r2, r0]
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8013522:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8013524:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013526:	5c5b      	ldrb	r3, [r3, r1]
 8013528:	4313      	orrs	r3, r2
 801352a:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 801352c:	5453      	strb	r3, [r2, r1]
 801352e:	4602      	mov	r2, r0
 8013530:	e6cc      	b.n	80132cc <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x23c>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013532:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8013534:	9a06      	ldr	r2, [sp, #24]
 8013536:	9903      	ldr	r1, [sp, #12]
 8013538:	5453      	strb	r3, [r2, r1]
 801353a:	e7dd      	b.n	80134f8 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x468>
 801353c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801353e:	3301      	adds	r3, #1
 8013540:	930c      	str	r3, [sp, #48]	; 0x30
        if (output_x & 1) {
 8013542:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013544:	2b00      	cmp	r3, #0
 8013546:	f000 80cd 	beq.w	80136e4 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x654>
            q31_t sum = bias[0] + biasR[0];
 801354a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801354c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801354e:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8013552:	f852 2c04 	ldr.w	r2, [r2, #-4]
            sum += cols_8b[0]*ksrc[0];
 8013556:	f99c 4000 	ldrsb.w	r4, [ip]
 801355a:	f91a 5c19 	ldrsb.w	r5, [sl, #-25]
            q31_t sum = bias[0] + biasR[0];
 801355e:	4413      	add	r3, r2
            sum += cols_8b[1]*ksrc[1];
 8013560:	f99c 2001 	ldrsb.w	r2, [ip, #1]
            sum += cols_8b[0]*ksrc[0];
 8013564:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[1];
 8013568:	f91a 5c18 	ldrsb.w	r5, [sl, #-24]
            sum += cols_8b[2]*ksrc[2];
 801356c:	f99c 4002 	ldrsb.w	r4, [ip, #2]
            sum += cols_8b[1]*ksrc[1];
 8013570:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[2];
 8013574:	f91a 5c17 	ldrsb.w	r5, [sl, #-23]
            sum += cols_8b[3]*ksrc[3];
 8013578:	f99c 2003 	ldrsb.w	r2, [ip, #3]
            sum += cols_8b[2]*ksrc[2];
 801357c:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[3];
 8013580:	f91a 5c16 	ldrsb.w	r5, [sl, #-22]
            cols_8b += column_x + 4;
 8013584:	9e0e      	ldr	r6, [sp, #56]	; 0x38
            sum += cols_8b[4]*ksrc[4];
 8013586:	f99c 4004 	ldrsb.w	r4, [ip, #4]
            sum += cols_8b[3]*ksrc[3];
 801358a:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[4];
 801358e:	f91a 5c15 	ldrsb.w	r5, [sl, #-21]
            cols_8b += column_x + 4;
 8013592:	eb0c 0106 	add.w	r1, ip, r6
            sum += cols_8b[0]*ksrc[5];
 8013596:	f91c 2006 	ldrsb.w	r2, [ip, r6]
            sum += cols_8b[4]*ksrc[4];
 801359a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[0]*ksrc[5];
 801359e:	f91a 5c14 	ldrsb.w	r5, [sl, #-20]
            sum += cols_8b[1]*ksrc[6];
 80135a2:	f991 4001 	ldrsb.w	r4, [r1, #1]
            sum += cols_8b[2]*ksrc[7];
            sum += cols_8b[3]*ksrc[8];
            sum += cols_8b[4]*ksrc[9];
            cols_8b += column_x + 4;
 80135a6:	1988      	adds	r0, r1, r6
            sum += cols_8b[0]*ksrc[5];
 80135a8:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[1]*ksrc[6];
 80135ac:	f91a 5c13 	ldrsb.w	r5, [sl, #-19]
            sum += cols_8b[2]*ksrc[7];
 80135b0:	f991 2002 	ldrsb.w	r2, [r1, #2]
            sum += cols_8b[1]*ksrc[6];
 80135b4:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[7];
 80135b8:	f91a 5c12 	ldrsb.w	r5, [sl, #-18]
            sum += cols_8b[3]*ksrc[8];
 80135bc:	f991 4003 	ldrsb.w	r4, [r1, #3]
            sum += cols_8b[2]*ksrc[7];
 80135c0:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[3]*ksrc[8];
 80135c4:	f91a 5c11 	ldrsb.w	r5, [sl, #-17]
            sum += cols_8b[4]*ksrc[9];
 80135c8:	f991 2004 	ldrsb.w	r2, [r1, #4]
            sum += cols_8b[3]*ksrc[8];
 80135cc:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[4]*ksrc[9];
 80135d0:	f91a 5c10 	ldrsb.w	r5, [sl, #-16]
            sum += cols_8b[0]*ksrc[10];
 80135d4:	f91c 4016 	ldrsb.w	r4, [ip, r6, lsl #1]
            sum += cols_8b[4]*ksrc[9];
 80135d8:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[0]*ksrc[10];
 80135dc:	f91a 5c0f 	ldrsb.w	r5, [sl, #-15]
            sum += cols_8b[1]*ksrc[11];
 80135e0:	f990 2001 	ldrsb.w	r2, [r0, #1]
            sum += cols_8b[0]*ksrc[10];
 80135e4:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[11];
 80135e8:	f91a 5c0e 	ldrsb.w	r5, [sl, #-14]
            sum += cols_8b[2]*ksrc[12];
 80135ec:	f990 4002 	ldrsb.w	r4, [r0, #2]
            sum += cols_8b[1]*ksrc[11];
 80135f0:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[12];
 80135f4:	f91a 5c0d 	ldrsb.w	r5, [sl, #-13]
            sum += cols_8b[3]*ksrc[13];
 80135f8:	f990 2003 	ldrsb.w	r2, [r0, #3]
            sum += cols_8b[2]*ksrc[12];
 80135fc:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[13];
 8013600:	f91a 5c0c 	ldrsb.w	r5, [sl, #-12]
            sum += cols_8b[4]*ksrc[14];
 8013604:	f990 4004 	ldrsb.w	r4, [r0, #4]
            sum += cols_8b[3]*ksrc[13];
 8013608:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[14];
 801360c:	f91a 5c0b 	ldrsb.w	r5, [sl, #-11]
            cols_8b += column_x + 4;
            sum += cols_8b[0]*ksrc[15];
 8013610:	4632      	mov	r2, r6
 8013612:	f911 6016 	ldrsb.w	r6, [r1, r6, lsl #1]
            sum += cols_8b[4]*ksrc[14];
 8013616:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[0]*ksrc[15];
 801361a:	f91a 1c0a 	ldrsb.w	r1, [sl, #-10]
            cols_8b += column_x + 4;
 801361e:	1882      	adds	r2, r0, r2
            sum += cols_8b[1]*ksrc[16];
 8013620:	f91a 4c09 	ldrsb.w	r4, [sl, #-9]
            sum += cols_8b[0]*ksrc[15];
 8013624:	fb16 3301 	smlabb	r3, r6, r1, r3
            sum += cols_8b[2]*ksrc[17];
            sum += cols_8b[3]*ksrc[18];
            sum += cols_8b[4]*ksrc[19];
            cols_8b += column_x + 4;
 8013628:	9e0e      	ldr	r6, [sp, #56]	; 0x38
            sum += cols_8b[1]*ksrc[16];
 801362a:	f992 7001 	ldrsb.w	r7, [r2, #1]
            sum += cols_8b[2]*ksrc[17];
 801362e:	f992 1002 	ldrsb.w	r1, [r2, #2]
            sum += cols_8b[1]*ksrc[16];
 8013632:	fb17 3304 	smlabb	r3, r7, r4, r3
            sum += cols_8b[2]*ksrc[17];
 8013636:	f91a 4c08 	ldrsb.w	r4, [sl, #-8]
            sum += cols_8b[3]*ksrc[18];
 801363a:	f992 5003 	ldrsb.w	r5, [r2, #3]
            sum += cols_8b[2]*ksrc[17];
 801363e:	fb11 3104 	smlabb	r1, r1, r4, r3
            sum += cols_8b[3]*ksrc[18];
 8013642:	f91a 4c07 	ldrsb.w	r4, [sl, #-7]
            sum += cols_8b[4]*ksrc[19];
 8013646:	f992 3004 	ldrsb.w	r3, [r2, #4]
            cols_8b += column_x + 4;
 801364a:	4432      	add	r2, r6
            sum += cols_8b[3]*ksrc[18];
 801364c:	fb15 1104 	smlabb	r1, r5, r4, r1
            sum += cols_8b[4]*ksrc[19];
 8013650:	f91a 4c06 	ldrsb.w	r4, [sl, #-6]
            sum += cols_8b[0]*ksrc[20];
 8013654:	f910 0016 	ldrsb.w	r0, [r0, r6, lsl #1]
            sum += cols_8b[4]*ksrc[19];
 8013658:	fb13 1304 	smlabb	r3, r3, r4, r1
            sum += cols_8b[0]*ksrc[20];
 801365c:	f91a 4c05 	ldrsb.w	r4, [sl, #-5]
            sum += cols_8b[1]*ksrc[21];
 8013660:	f992 1001 	ldrsb.w	r1, [r2, #1]
            sum += cols_8b[0]*ksrc[20];
 8013664:	fb10 3304 	smlabb	r3, r0, r4, r3
            sum += cols_8b[1]*ksrc[21];
 8013668:	f91a 4c04 	ldrsb.w	r4, [sl, #-4]
            sum += cols_8b[2]*ksrc[22];
 801366c:	f992 0002 	ldrsb.w	r0, [r2, #2]
            sum += cols_8b[1]*ksrc[21];
 8013670:	fb11 3304 	smlabb	r3, r1, r4, r3
            sum += cols_8b[2]*ksrc[22];
 8013674:	f91a 4c03 	ldrsb.w	r4, [sl, #-3]
            sum += cols_8b[3]*ksrc[23];
 8013678:	f992 1003 	ldrsb.w	r1, [r2, #3]
            sum += cols_8b[2]*ksrc[22];
 801367c:	fb10 3304 	smlabb	r3, r0, r4, r3
            sum += cols_8b[3]*ksrc[23];
 8013680:	f91a 4c02 	ldrsb.w	r4, [sl, #-2]
            sum += cols_8b[4]*ksrc[24];
 8013684:	f992 2004 	ldrsb.w	r2, [r2, #4]
            sum += cols_8b[3]*ksrc[23];
 8013688:	fb11 3304 	smlabb	r3, r1, r4, r3
            sum += cols_8b[4]*ksrc[24];
 801368c:	f91a 4c01 	ldrsb.w	r4, [sl, #-1]

            sum = (float) sum * *scales;
 8013690:	992d      	ldr	r1, [sp, #180]	; 0xb4
            sum += cols_8b[4]*ksrc[24];
 8013692:	fb12 3304 	smlabb	r3, r2, r4, r3
            sum += output_offset;
 8013696:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum = (float) sum * *scales;
 8013698:	ed11 7a01 	vldr	s14, [r1, #-4]
 801369c:	ee07 3a90 	vmov	s15, r3
 80136a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80136a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80136ac:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 80136b0:	4413      	add	r3, r2
            mask_value = 1;
            if (sum < activation_min){
 80136b2:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 80136b4:	429a      	cmp	r2, r3
 80136b6:	dd34      	ble.n	8013722 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x692>
 80136b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	461a      	mov	r2, r3
 80136be:	bfb8      	it	lt
 80136c0:	1dda      	addlt	r2, r3, #7
 80136c2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80136c4:	eb03 02e2 	add.w	r2, r3, r2, asr #3
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 80136c8:	e9dd 3130 	ldrd	r3, r1, [sp, #192]	; 0xc0
 80136cc:	428b      	cmp	r3, r1
 80136ce:	dd00      	ble.n	80136d2 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x642>
                sum = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80136d0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80136d2:	9906      	ldr	r1, [sp, #24]
 80136d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80136d6:	540b      	strb	r3, [r1, r0]
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 80136d8:	9907      	ldr	r1, [sp, #28]
 80136da:	7813      	ldrb	r3, [r2, #0]
 80136dc:	400b      	ands	r3, r1
 80136de:	7013      	strb	r3, [r2, #0]

            cols_8b_iterptr += STRIDE;
 80136e0:	f10c 0c01 	add.w	ip, ip, #1
 80136e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
        }
        cols_8b_iterptr += 2 * 2;
 80136e6:	f10c 0c04 	add.w	ip, ip, #4
 80136ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80136ec:	4611      	mov	r1, r2
 80136ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80136f0:	441a      	add	r2, r3
 80136f2:	4419      	add	r1, r3
    for (i = 0; i < output_y; i++) {
 80136f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80136f6:	920d      	str	r2, [sp, #52]	; 0x34
 80136f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80136fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80136fc:	4293      	cmp	r3, r2
 80136fe:	f47f ad96 	bne.w	801322e <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x19e>
    for (c = 0; c < input_ch; c++){
 8013702:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013704:	f10a 0a19 	add.w	sl, sl, #25
        input++;
 8013708:	9a06      	ldr	r2, [sp, #24]
    for (c = 0; c < input_ch; c++){
 801370a:	3301      	adds	r3, #1
        input++;
 801370c:	3201      	adds	r2, #1
    for (c = 0; c < input_ch; c++){
 801370e:	b29b      	uxth	r3, r3
        input++;
 8013710:	9206      	str	r2, [sp, #24]
    for (c = 0; c < input_ch; c++){
 8013712:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013714:	9319      	str	r3, [sp, #100]	; 0x64
 8013716:	429a      	cmp	r2, r3
 8013718:	f47f ad42 	bne.w	80131a0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x110>
}
 801371c:	b021      	add	sp, #132	; 0x84
 801371e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013722:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
            if (sum > activation_max){
 8013724:	9831      	ldr	r0, [sp, #196]	; 0xc4
 8013726:	2a00      	cmp	r2, #0
 8013728:	4611      	mov	r1, r2
 801372a:	bfb8      	it	lt
 801372c:	1dd1      	addlt	r1, r2, #7
 801372e:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8013730:	4298      	cmp	r0, r3
 8013732:	ea4f 01e1 	mov.w	r1, r1, asr #3
 8013736:	440a      	add	r2, r1
 8013738:	dbca      	blt.n	80136d0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x640>
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801373a:	9a06      	ldr	r2, [sp, #24]
 801373c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801373e:	5413      	strb	r3, [r2, r0]
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8013740:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8013742:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013744:	5c5b      	ldrb	r3, [r3, r1]
 8013746:	4313      	orrs	r3, r2
 8013748:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 801374a:	5453      	strb	r3, [r2, r1]
 801374c:	e7c8      	b.n	80136e0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x650>
 801374e:	3602      	adds	r6, #2
    for(i = 0; i < input_x + 4; i++){
 8013750:	2200      	movs	r2, #0
 8013752:	3201      	adds	r2, #1
        *cols_8b++ = PAD8;
 8013754:	f806 3c02 	strb.w	r3, [r6, #-2]
        *cols_8b++ = PAD8;
 8013758:	f806 3c01 	strb.w	r3, [r6, #-1]
 801375c:	3602      	adds	r6, #2
    for(i = 0; i < input_x + 4; i++){
 801375e:	b292      	uxth	r2, r2
 8013760:	4297      	cmp	r7, r2
 8013762:	daf6      	bge.n	8013752 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x6c2>
 8013764:	e4ec      	b.n	8013140 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xb0>
 8013766:	bf00      	nop

08013768 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 8013768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801376c:	b09b      	sub	sp, #108	; 0x6c
 801376e:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
 8013772:	f8bd 20ac 	ldrh.w	r2, [sp, #172]	; 0xac
 8013776:	9112      	str	r1, [sp, #72]	; 0x48
 8013778:	f8dd b090 	ldr.w	fp, [sp, #144]	; 0x90
    #define STRIDE 1
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 801377c:	9011      	str	r0, [sp, #68]	; 0x44
{
 801377e:	9204      	str	r2, [sp, #16]
    for (i = 0; i < output_y; i++) {
 8013780:	2800      	cmp	r0, #0
 8013782:	f000 839d 	beq.w	8013ec0 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x758>
        for (j = 0; j < output_x / 2; j++) {
 8013786:	0848      	lsrs	r0, r1, #1
 8013788:	1e4b      	subs	r3, r1, #1
 801378a:	0054      	lsls	r4, r2, #1
 801378c:	2500      	movs	r5, #0
 801378e:	0046      	lsls	r6, r0, #1
 8013790:	9014      	str	r0, [sp, #80]	; 0x50
 8013792:	9405      	str	r4, [sp, #20]
 8013794:	9618      	str	r6, [sp, #96]	; 0x60
 8013796:	9e2c      	ldr	r6, [sp, #176]	; 0xb0
 8013798:	950e      	str	r5, [sp, #56]	; 0x38
 801379a:	fb06 f303 	mul.w	r3, r6, r3
    for (i = 0; i < output_y; i++) {
 801379e:	950d      	str	r5, [sp, #52]	; 0x34
 80137a0:	9319      	str	r3, [sp, #100]	; 0x64
 80137a2:	1903      	adds	r3, r0, r4
 80137a4:	f001 0001 	and.w	r0, r1, #1
 80137a8:	fb06 f101 	mul.w	r1, r6, r1
 80137ac:	005b      	lsls	r3, r3, #1
 80137ae:	9013      	str	r0, [sp, #76]	; 0x4c
 80137b0:	9316      	str	r3, [sp, #88]	; 0x58
 80137b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80137b4:	9115      	str	r1, [sp, #84]	; 0x54
 80137b6:	4433      	add	r3, r6
 80137b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80137ba:	0093      	lsls	r3, r2, #2
 80137bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80137be:	4253      	negs	r3, r2
 80137c0:	930c      	str	r3, [sp, #48]	; 0x30
 80137c2:	0073      	lsls	r3, r6, #1
 80137c4:	930b      	str	r3, [sp, #44]	; 0x2c
            sum += cols_8b[2]*ksrc[2];
            sum += cols_8b[3]*ksrc[3];
            sum += cols_8b[4]*ksrc[4];
            sum += cols_8b[5]*ksrc[5];
            sum += cols_8b[6]*ksrc[6];
            cols_8b += column_x + 6;
 80137c6:	1d93      	adds	r3, r2, #6
 80137c8:	9310      	str	r3, [sp, #64]	; 0x40
        for (j = 0; j < output_x / 2; j++) {
 80137ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	f000 8206 	beq.w	8013bde <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x476>
 80137d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80137d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80137d6:	9904      	ldr	r1, [sp, #16]
 80137d8:	fb02 3303 	mla	r3, r2, r3, r3
 80137dc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80137de:	eb02 0e01 	add.w	lr, r2, r1
 80137e2:	9905      	ldr	r1, [sp, #20]
 80137e4:	9308      	str	r3, [sp, #32]
 80137e6:	440a      	add	r2, r1
 80137e8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80137ea:	9201      	str	r2, [sp, #4]
 80137ec:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80137ee:	eb02 0c01 	add.w	ip, r2, r1
 80137f2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80137f4:	1a9b      	subs	r3, r3, r2
 80137f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80137f8:	9307      	str	r3, [sp, #28]
 80137fa:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80137fc:	4413      	add	r3, r2
 80137fe:	9306      	str	r3, [sp, #24]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013802:	9302      	str	r3, [sp, #8]
            q31_t sum0 = bias[0] + biasR[0];
 8013804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013808:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	6811      	ldr	r1, [r2, #0]
 801380e:	eb0e 0006 	add.w	r0, lr, r6
            sum0 += cols_8b[0]*ksrc[0];
 8013812:	f99b 5000 	ldrsb.w	r5, [fp]
 8013816:	9f01      	ldr	r7, [sp, #4]
            q31_t sum0 = bias[0] + biasR[0];
 8013818:	4419      	add	r1, r3
 801381a:	9a04      	ldr	r2, [sp, #16]
            sum0 += cols_8b[0]*ksrc[0];
 801381c:	f91e 3006 	ldrsb.w	r3, [lr, r6]
 8013820:	f10e 0e02 	add.w	lr, lr, #2
 8013824:	18bc      	adds	r4, r7, r2
            sum0 += cols_8b[1]*ksrc[1];
 8013826:	f99b 6001 	ldrsb.w	r6, [fp, #1]
            sum1 += cols_8b[1]*ksrc[0];
 801382a:	f990 7001 	ldrsb.w	r7, [r0, #1]
            sum0 += cols_8b[0]*ksrc[0];
 801382e:	fb13 1305 	smlabb	r3, r3, r5, r1
            sum1 += cols_8b[2]*ksrc[1];
 8013832:	f990 8002 	ldrsb.w	r8, [r0, #2]
 8013836:	4462      	add	r2, ip
            sum1 += cols_8b[1]*ksrc[0];
 8013838:	fb15 1107 	smlabb	r1, r5, r7, r1
            sum1 += cols_8b[3]*ksrc[2];
 801383c:	f990 9003 	ldrsb.w	r9, [r0, #3]
            sum0 += cols_8b[1]*ksrc[1];
 8013840:	fb17 3306 	smlabb	r3, r7, r6, r3
            sum0 += cols_8b[2]*ksrc[2];
 8013844:	f99b 7002 	ldrsb.w	r7, [fp, #2]
            sum1 += cols_8b[2]*ksrc[1];
 8013848:	fb16 1108 	smlabb	r1, r6, r8, r1
            sum1 += cols_8b[4]*ksrc[3];
 801384c:	f990 a004 	ldrsb.w	sl, [r0, #4]
            sum0 += cols_8b[2]*ksrc[2];
 8013850:	fb18 3307 	smlabb	r3, r8, r7, r3
            sum0 += cols_8b[3]*ksrc[3];
 8013854:	f99b 8003 	ldrsb.w	r8, [fp, #3]
            sum1 += cols_8b[3]*ksrc[2];
 8013858:	fb17 1109 	smlabb	r1, r7, r9, r1
            sum1 += cols_8b[5]*ksrc[4];
 801385c:	f990 5005 	ldrsb.w	r5, [r0, #5]
            sum0 += cols_8b[3]*ksrc[3];
 8013860:	fb19 3308 	smlabb	r3, r9, r8, r3
            sum0 += cols_8b[4]*ksrc[4];
 8013864:	f99b 9004 	ldrsb.w	r9, [fp, #4]
            sum1 += cols_8b[4]*ksrc[3];
 8013868:	fb18 110a 	smlabb	r1, r8, sl, r1
            sum1 += cols_8b[6]*ksrc[5];
 801386c:	f990 6006 	ldrsb.w	r6, [r0, #6]
            sum0 += cols_8b[4]*ksrc[4];
 8013870:	fb1a 3309 	smlabb	r3, sl, r9, r3
            sum0 += cols_8b[5]*ksrc[5];
 8013874:	f99b a005 	ldrsb.w	sl, [fp, #5]
            sum1 += cols_8b[5]*ksrc[4];
 8013878:	fb19 1105 	smlabb	r1, r9, r5, r1
            sum1 += cols_8b[1]*ksrc[7];
 801387c:	f99e 7005 	ldrsb.w	r7, [lr, #5]
            sum0 += cols_8b[5]*ksrc[5];
 8013880:	fb15 330a 	smlabb	r3, r5, sl, r3
            sum0 += cols_8b[6]*ksrc[6];
 8013884:	f99b 5006 	ldrsb.w	r5, [fp, #6]
            sum1 += cols_8b[6]*ksrc[5];
 8013888:	fb1a 1106 	smlabb	r1, sl, r6, r1
            sum1 += cols_8b[7]*ksrc[6];
 801388c:	f990 a007 	ldrsb.w	sl, [r0, #7]
            sum0 += cols_8b[6]*ksrc[6];
 8013890:	fb16 3305 	smlabb	r3, r6, r5, r3
            sum0 += cols_8b[0]*ksrc[7];
 8013894:	f99b 0007 	ldrsb.w	r0, [fp, #7]
 8013898:	f99e 6004 	ldrsb.w	r6, [lr, #4]
            sum1 += cols_8b[7]*ksrc[6];
 801389c:	fb15 110a 	smlabb	r1, r5, sl, r1
            sum1 += cols_8b[2]*ksrc[8];
 80138a0:	f99e 8006 	ldrsb.w	r8, [lr, #6]
            sum0 += cols_8b[0]*ksrc[7];
 80138a4:	fb16 3300 	smlabb	r3, r6, r0, r3
            sum0 += cols_8b[1]*ksrc[8];
 80138a8:	f99b 6008 	ldrsb.w	r6, [fp, #8]
            sum1 += cols_8b[1]*ksrc[7];
 80138ac:	fb10 1107 	smlabb	r1, r0, r7, r1
            sum1 += cols_8b[3]*ksrc[9];
 80138b0:	f99e 9007 	ldrsb.w	r9, [lr, #7]
            sum0 += cols_8b[1]*ksrc[8];
 80138b4:	fb17 3306 	smlabb	r3, r7, r6, r3
            sum0 += cols_8b[2]*ksrc[9];
 80138b8:	f99b 7009 	ldrsb.w	r7, [fp, #9]
            sum1 += cols_8b[2]*ksrc[8];
 80138bc:	fb16 1108 	smlabb	r1, r6, r8, r1
            sum1 += cols_8b[4]*ksrc[10];
 80138c0:	f99e 5008 	ldrsb.w	r5, [lr, #8]
            sum0 += cols_8b[2]*ksrc[9];
 80138c4:	fb18 3307 	smlabb	r3, r8, r7, r3
            sum0 += cols_8b[3]*ksrc[10];
 80138c8:	f99b 800a 	ldrsb.w	r8, [fp, #10]
            sum1 += cols_8b[3]*ksrc[9];
 80138cc:	fb17 1109 	smlabb	r1, r7, r9, r1
            sum0 += cols_8b[3]*ksrc[10];
 80138d0:	fb19 3308 	smlabb	r3, r9, r8, r3
            sum0 += cols_8b[4]*ksrc[11];
 80138d4:	f99b 900b 	ldrsb.w	r9, [fp, #11]
            sum1 += cols_8b[4]*ksrc[10];
 80138d8:	fb18 1105 	smlabb	r1, r8, r5, r1
            sum1 += cols_8b[5]*ksrc[11];
 80138dc:	f99e a009 	ldrsb.w	sl, [lr, #9]
            sum0 += cols_8b[4]*ksrc[11];
 80138e0:	fb15 3309 	smlabb	r3, r5, r9, r3
            sum0 += cols_8b[5]*ksrc[12];
 80138e4:	f99b 500c 	ldrsb.w	r5, [fp, #12]
            sum0 += cols_8b[0]*ksrc[14];
 80138e8:	9f01      	ldr	r7, [sp, #4]
            sum1 += cols_8b[5]*ksrc[11];
 80138ea:	fb19 110a 	smlabb	r1, r9, sl, r1
            sum1 += cols_8b[6]*ksrc[12];
 80138ee:	f99e 000a 	ldrsb.w	r0, [lr, #10]
            sum0 += cols_8b[5]*ksrc[12];
 80138f2:	fb1a 3305 	smlabb	r3, sl, r5, r3
            sum0 += cols_8b[6]*ksrc[13];
 80138f6:	f99b a00d 	ldrsb.w	sl, [fp, #13]
            sum0 += cols_8b[0]*ksrc[14];
 80138fa:	f997 600c 	ldrsb.w	r6, [r7, #12]
            sum1 += cols_8b[6]*ksrc[12];
 80138fe:	fb15 1100 	smlabb	r1, r5, r0, r1
            sum0 += cols_8b[6]*ksrc[13];
 8013902:	fb10 330a 	smlabb	r3, r0, sl, r3
            sum1 += cols_8b[7]*ksrc[13];
 8013906:	f99e 500b 	ldrsb.w	r5, [lr, #11]
            sum0 += cols_8b[0]*ksrc[14];
 801390a:	f99b 000e 	ldrsb.w	r0, [fp, #14]
            sum1 += cols_8b[1]*ksrc[14];
 801390e:	f997 800d 	ldrsb.w	r8, [r7, #13]
            sum1 += cols_8b[7]*ksrc[13];
 8013912:	fb1a 1105 	smlabb	r1, sl, r5, r1
            sum0 += cols_8b[0]*ksrc[14];
 8013916:	fb16 3300 	smlabb	r3, r6, r0, r3
            sum0 += cols_8b[1]*ksrc[15];
 801391a:	f99b 600f 	ldrsb.w	r6, [fp, #15]
            sum1 += cols_8b[2]*ksrc[15];
 801391e:	f997 900e 	ldrsb.w	r9, [r7, #14]
            sum1 += cols_8b[1]*ksrc[14];
 8013922:	fb10 1108 	smlabb	r1, r0, r8, r1
            sum0 += cols_8b[1]*ksrc[15];
 8013926:	fb18 3306 	smlabb	r3, r8, r6, r3
            sum0 += cols_8b[2]*ksrc[16];
 801392a:	f99b 8010 	ldrsb.w	r8, [fp, #16]
            sum1 += cols_8b[3]*ksrc[16];
 801392e:	f997 a00f 	ldrsb.w	sl, [r7, #15]
            sum1 += cols_8b[2]*ksrc[15];
 8013932:	fb16 1109 	smlabb	r1, r6, r9, r1
            sum0 += cols_8b[2]*ksrc[16];
 8013936:	fb19 3308 	smlabb	r3, r9, r8, r3
            sum0 += cols_8b[3]*ksrc[17];
 801393a:	f99b 9011 	ldrsb.w	r9, [fp, #17]
            sum1 += cols_8b[2]*ksrc[15];
 801393e:	4638      	mov	r0, r7
            sum1 += cols_8b[4]*ksrc[17];
 8013940:	f997 5010 	ldrsb.w	r5, [r7, #16]
            sum1 += cols_8b[3]*ksrc[16];
 8013944:	fb18 110a 	smlabb	r1, r8, sl, r1
            sum0 += cols_8b[4]*ksrc[18];
 8013948:	f99b 8012 	ldrsb.w	r8, [fp, #18]
            sum0 += cols_8b[3]*ksrc[17];
 801394c:	fb1a 3309 	smlabb	r3, sl, r9, r3
            sum1 += cols_8b[6]*ksrc[19];
 8013950:	f990 6012 	ldrsb.w	r6, [r0, #18]
            sum1 += cols_8b[4]*ksrc[17];
 8013954:	fb19 1705 	smlabb	r7, r9, r5, r1
            sum1 += cols_8b[5]*ksrc[18];
 8013958:	f990 9011 	ldrsb.w	r9, [r0, #17]
            sum0 += cols_8b[4]*ksrc[18];
 801395c:	fb15 3308 	smlabb	r3, r5, r8, r3
            sum0 += cols_8b[5]*ksrc[19];
 8013960:	f99b 1013 	ldrsb.w	r1, [fp, #19]
            sum1 += cols_8b[5]*ksrc[18];
 8013964:	fb18 7809 	smlabb	r8, r8, r9, r7
            sum0 += cols_8b[6]*ksrc[20];
 8013968:	f99b 7014 	ldrsb.w	r7, [fp, #20]
            sum0 += cols_8b[5]*ksrc[19];
 801396c:	fb19 3501 	smlabb	r5, r9, r1, r3
            sum0 += cols_8b[0]*ksrc[21];
 8013970:	f994 3012 	ldrsb.w	r3, [r4, #18]
            sum1 += cols_8b[6]*ksrc[19];
 8013974:	fb11 8106 	smlabb	r1, r1, r6, r8
 8013978:	3002      	adds	r0, #2
            sum0 += cols_8b[6]*ksrc[20];
 801397a:	fb16 5507 	smlabb	r5, r6, r7, r5
            sum0 += cols_8b[0]*ksrc[21];
 801397e:	f99b 6015 	ldrsb.w	r6, [fp, #21]
            sum0 += cols_8b[1]*ksrc[22];
 8013982:	f99b a016 	ldrsb.w	sl, [fp, #22]
            sum0 += cols_8b[0]*ksrc[21];
 8013986:	fb13 5306 	smlabb	r3, r3, r6, r5
            sum1 += cols_8b[7]*ksrc[20];
 801398a:	f990 5011 	ldrsb.w	r5, [r0, #17]
            sum0 += cols_8b[0]*ksrc[21];
 801398e:	9603      	str	r6, [sp, #12]
            sum1 += cols_8b[7]*ksrc[20];
 8013990:	fb17 1505 	smlabb	r5, r7, r5, r1
            sum1 += cols_8b[1]*ksrc[21];
 8013994:	f994 6013 	ldrsb.w	r6, [r4, #19]
 8013998:	9001      	str	r0, [sp, #4]
 801399a:	9803      	ldr	r0, [sp, #12]
            sum0 += cols_8b[1]*ksrc[22];
 801399c:	fb16 330a 	smlabb	r3, r6, sl, r3
            sum1 += cols_8b[2]*ksrc[22];
 80139a0:	f994 9014 	ldrsb.w	r9, [r4, #20]
            sum0 += cols_8b[2]*ksrc[23];
 80139a4:	f99b 8017 	ldrsb.w	r8, [fp, #23]
            sum1 += cols_8b[1]*ksrc[21];
 80139a8:	fb10 5006 	smlabb	r0, r0, r6, r5
            sum1 += cols_8b[3]*ksrc[23];
 80139ac:	f994 7015 	ldrsb.w	r7, [r4, #21]
            sum0 += cols_8b[3]*ksrc[24];
 80139b0:	f99b 1018 	ldrsb.w	r1, [fp, #24]
            sum0 += cols_8b[2]*ksrc[23];
 80139b4:	fb19 3308 	smlabb	r3, r9, r8, r3
            sum1 += cols_8b[2]*ksrc[22];
 80139b8:	fb1a 0009 	smlabb	r0, sl, r9, r0
            sum1 += cols_8b[4]*ksrc[24];
 80139bc:	f994 6016 	ldrsb.w	r6, [r4, #22]
            sum0 += cols_8b[3]*ksrc[24];
 80139c0:	fb17 3301 	smlabb	r3, r7, r1, r3
            sum0 += cols_8b[4]*ksrc[25];
 80139c4:	f99b 5019 	ldrsb.w	r5, [fp, #25]
            sum1 += cols_8b[3]*ksrc[23];
 80139c8:	fb18 0007 	smlabb	r0, r8, r7, r0
            sum1 += cols_8b[5]*ksrc[25];
 80139cc:	f994 a017 	ldrsb.w	sl, [r4, #23]
            sum0 += cols_8b[5]*ksrc[26];
 80139d0:	f99b 901a 	ldrsb.w	r9, [fp, #26]
            sum0 += cols_8b[4]*ksrc[25];
 80139d4:	fb16 3305 	smlabb	r3, r6, r5, r3
            sum1 += cols_8b[4]*ksrc[24];
 80139d8:	fb11 0006 	smlabb	r0, r1, r6, r0
            sum1 += cols_8b[6]*ksrc[26];
 80139dc:	f994 8018 	ldrsb.w	r8, [r4, #24]
            sum0 += cols_8b[6]*ksrc[27];
 80139e0:	f99b 701b 	ldrsb.w	r7, [fp, #27]
            sum0 += cols_8b[5]*ksrc[26];
 80139e4:	fb1a 3309 	smlabb	r3, sl, r9, r3
            sum1 += cols_8b[5]*ksrc[25];
 80139e8:	fb15 050a 	smlabb	r5, r5, sl, r0
            sum0 += cols_8b[0]*ksrc[28];
 80139ec:	f99c 1018 	ldrsb.w	r1, [ip, #24]
 80139f0:	f99b 601c 	ldrsb.w	r6, [fp, #28]
            sum0 += cols_8b[6]*ksrc[27];
 80139f4:	fb18 3307 	smlabb	r3, r8, r7, r3
            sum1 += cols_8b[6]*ksrc[26];
 80139f8:	fb19 5508 	smlabb	r5, r9, r8, r5
            sum1 += cols_8b[7]*ksrc[27];
 80139fc:	f994 4019 	ldrsb.w	r4, [r4, #25]
            sum0 += cols_8b[1]*ksrc[29];
 8013a00:	f99b 001d 	ldrsb.w	r0, [fp, #29]
            sum0 += cols_8b[0]*ksrc[28];
 8013a04:	fb11 3306 	smlabb	r3, r1, r6, r3
            sum1 += cols_8b[7]*ksrc[27];
 8013a08:	fb17 5404 	smlabb	r4, r7, r4, r5
            sum1 += cols_8b[1]*ksrc[28];
 8013a0c:	f99c 1019 	ldrsb.w	r1, [ip, #25]
            sum1 += cols_8b[2]*ksrc[29];
 8013a10:	f99c 801a 	ldrsb.w	r8, [ip, #26]
            sum0 += cols_8b[2]*ksrc[30];
 8013a14:	f99b a01e 	ldrsb.w	sl, [fp, #30]
            sum0 += cols_8b[1]*ksrc[29];
 8013a18:	fb11 3300 	smlabb	r3, r1, r0, r3
            sum1 += cols_8b[1]*ksrc[28];
 8013a1c:	fb16 4401 	smlabb	r4, r6, r1, r4
            sum0 += cols_8b[3]*ksrc[31];
 8013a20:	f99b 501f 	ldrsb.w	r5, [fp, #31]
            sum1 += cols_8b[3]*ksrc[30];
 8013a24:	f99c 101b 	ldrsb.w	r1, [ip, #27]
            sum0 += cols_8b[2]*ksrc[30];
 8013a28:	fb18 330a 	smlabb	r3, r8, sl, r3
            sum1 += cols_8b[2]*ksrc[29];
 8013a2c:	fb10 4408 	smlabb	r4, r0, r8, r4
            sum1 += cols_8b[4]*ksrc[31];
 8013a30:	f99c 601c 	ldrsb.w	r6, [ip, #28]
            sum0 += cols_8b[4]*ksrc[32];
 8013a34:	f99b 0020 	ldrsb.w	r0, [fp, #32]
            sum0 += cols_8b[3]*ksrc[31];
 8013a38:	fb11 3305 	smlabb	r3, r1, r5, r3
            sum1 += cols_8b[3]*ksrc[30];
 8013a3c:	fb1a 4101 	smlabb	r1, sl, r1, r4
            sum0 += cols_8b[5]*ksrc[33];
 8013a40:	f99b 8021 	ldrsb.w	r8, [fp, #33]	; 0x21
            sum1 += cols_8b[5]*ksrc[32];
 8013a44:	f99c 401d 	ldrsb.w	r4, [ip, #29]
            sum0 += cols_8b[4]*ksrc[32];
 8013a48:	fb16 3300 	smlabb	r3, r6, r0, r3
            sum1 += cols_8b[4]*ksrc[31];
 8013a4c:	fb15 1106 	smlabb	r1, r5, r6, r1
            sum1 += cols_8b[6]*ksrc[33];
 8013a50:	f99c 501e 	ldrsb.w	r5, [ip, #30]
            sum0 += cols_8b[6]*ksrc[34];
 8013a54:	f99b 6022 	ldrsb.w	r6, [fp, #34]	; 0x22
            sum0 += cols_8b[5]*ksrc[33];
 8013a58:	fb14 3308 	smlabb	r3, r4, r8, r3
            sum1 += cols_8b[5]*ksrc[32];
 8013a5c:	fb10 1104 	smlabb	r1, r0, r4, r1
            sum0 += cols_8b[0]*ksrc[35];
 8013a60:	f992 701e 	ldrsb.w	r7, [r2, #30]
 8013a64:	f99b 4023 	ldrsb.w	r4, [fp, #35]	; 0x23
            sum0 += cols_8b[6]*ksrc[34];
 8013a68:	fb15 3306 	smlabb	r3, r5, r6, r3
            sum1 += cols_8b[6]*ksrc[33];
 8013a6c:	fb18 1505 	smlabb	r5, r8, r5, r1
            sum1 += cols_8b[7]*ksrc[34];
 8013a70:	f99c 801f 	ldrsb.w	r8, [ip, #31]
            sum1 += cols_8b[1]*ksrc[35];
 8013a74:	f992 901f 	ldrsb.w	r9, [r2, #31]
            sum0 += cols_8b[0]*ksrc[35];
 8013a78:	fb17 3304 	smlabb	r3, r7, r4, r3
            sum0 += cols_8b[1]*ksrc[36];
 8013a7c:	f99b 0024 	ldrsb.w	r0, [fp, #36]	; 0x24
            sum1 += cols_8b[7]*ksrc[34];
 8013a80:	fb16 5808 	smlabb	r8, r6, r8, r5
            sum1 += cols_8b[2]*ksrc[36];
 8013a84:	f992 7020 	ldrsb.w	r7, [r2, #32]
            sum0 += cols_8b[2]*ksrc[37];
 8013a88:	f99b 1025 	ldrsb.w	r1, [fp, #37]	; 0x25
            sum1 += cols_8b[1]*ksrc[35];
 8013a8c:	fb14 8609 	smlabb	r6, r4, r9, r8
            sum0 += cols_8b[1]*ksrc[36];
 8013a90:	fb19 3300 	smlabb	r3, r9, r0, r3
            sum1 += cols_8b[3]*ksrc[37];
 8013a94:	f992 5021 	ldrsb.w	r5, [r2, #33]	; 0x21
            sum0 += cols_8b[3]*ksrc[38];
 8013a98:	f99b a026 	ldrsb.w	sl, [fp, #38]	; 0x26
            sum1 += cols_8b[2]*ksrc[36];
 8013a9c:	fb10 6407 	smlabb	r4, r0, r7, r6
            sum0 += cols_8b[2]*ksrc[37];
 8013aa0:	fb17 3301 	smlabb	r3, r7, r1, r3
            sum1 += cols_8b[4]*ksrc[38];
 8013aa4:	f992 9022 	ldrsb.w	r9, [r2, #34]	; 0x22
            sum0 += cols_8b[4]*ksrc[39];
 8013aa8:	f99b 8027 	ldrsb.w	r8, [fp, #39]	; 0x27
            sum1 += cols_8b[3]*ksrc[37];
 8013aac:	fb11 4005 	smlabb	r0, r1, r5, r4
            sum0 += cols_8b[3]*ksrc[38];
 8013ab0:	fb15 330a 	smlabb	r3, r5, sl, r3
            sum1 += cols_8b[5]*ksrc[39];
 8013ab4:	f992 7023 	ldrsb.w	r7, [r2, #35]	; 0x23
            sum1 += cols_8b[4]*ksrc[38];
 8013ab8:	fb1a 0109 	smlabb	r1, sl, r9, r0
            sum0 += cols_8b[5]*ksrc[40];
 8013abc:	f99b 6028 	ldrsb.w	r6, [fp, #40]	; 0x28
            sum0 += cols_8b[4]*ksrc[39];
 8013ac0:	fb19 3308 	smlabb	r3, r9, r8, r3
 8013ac4:	9805      	ldr	r0, [sp, #20]
            sum1 += cols_8b[6]*ksrc[40];
 8013ac6:	f992 5024 	ldrsb.w	r5, [r2, #36]	; 0x24
            sum1 += cols_8b[5]*ksrc[39];
 8013aca:	fb18 1107 	smlabb	r1, r8, r7, r1
 8013ace:	4460      	add	r0, ip
            sum0 += cols_8b[6]*ksrc[41];
 8013ad0:	f99b 4029 	ldrsb.w	r4, [fp, #41]	; 0x29
            sum0 += cols_8b[5]*ksrc[40];
 8013ad4:	fb17 3306 	smlabb	r3, r7, r6, r3
            sum1 += cols_8b[7]*ksrc[41];
 8013ad8:	f992 9025 	ldrsb.w	r9, [r2, #37]	; 0x25
            sum0 += cols_8b[0]*ksrc[42];
 8013adc:	f990 a024 	ldrsb.w	sl, [r0, #36]	; 0x24
            sum1 += cols_8b[6]*ksrc[40];
 8013ae0:	fb16 1105 	smlabb	r1, r6, r5, r1
            sum0 += cols_8b[0]*ksrc[42];
 8013ae4:	f99b 202a 	ldrsb.w	r2, [fp, #42]	; 0x2a
            sum0 += cols_8b[6]*ksrc[41];
 8013ae8:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum1 += cols_8b[1]*ksrc[42];
 8013aec:	f990 8025 	ldrsb.w	r8, [r0, #37]	; 0x25
            sum1 += cols_8b[7]*ksrc[41];
 8013af0:	fb14 1109 	smlabb	r1, r4, r9, r1
            sum0 += cols_8b[0]*ksrc[42];
 8013af4:	fb1a 3302 	smlabb	r3, sl, r2, r3
            sum0 += cols_8b[1]*ksrc[43];
 8013af8:	f99b a02b 	ldrsb.w	sl, [fp, #43]	; 0x2b
            sum1 += cols_8b[2]*ksrc[43];
 8013afc:	f990 6026 	ldrsb.w	r6, [r0, #38]	; 0x26
            sum1 += cols_8b[1]*ksrc[42];
 8013b00:	fb12 1108 	smlabb	r1, r2, r8, r1
            sum0 += cols_8b[2]*ksrc[44];
 8013b04:	f99b 702c 	ldrsb.w	r7, [fp, #44]	; 0x2c
            sum0 += cols_8b[1]*ksrc[43];
 8013b08:	fb18 330a 	smlabb	r3, r8, sl, r3
            sum0 = (float) sum0 * *scales;
 8013b0c:	9c25      	ldr	r4, [sp, #148]	; 0x94
            sum1 += cols_8b[2]*ksrc[43];
 8013b0e:	fb1a 1106 	smlabb	r1, sl, r6, r1
            sum0 += cols_8b[3]*ksrc[45];
 8013b12:	f99b 502d 	ldrsb.w	r5, [fp, #45]	; 0x2d
            sum0 += cols_8b[2]*ksrc[44];
 8013b16:	fb16 3307 	smlabb	r3, r6, r7, r3
            sum0 = (float) sum0 * *scales;
 8013b1a:	edd4 7a00 	vldr	s15, [r4]
 8013b1e:	f10c 0c02 	add.w	ip, ip, #2
            sum1 += cols_8b[3]*ksrc[44];
 8013b22:	f990 4027 	ldrsb.w	r4, [r0, #39]	; 0x27
            sum1 += cols_8b[4]*ksrc[45];
 8013b26:	f990 2028 	ldrsb.w	r2, [r0, #40]	; 0x28
            sum0 += cols_8b[4]*ksrc[46];
 8013b2a:	f99b 902e 	ldrsb.w	r9, [fp, #46]	; 0x2e
            sum0 += cols_8b[3]*ksrc[45];
 8013b2e:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum1 += cols_8b[5]*ksrc[46];
 8013b32:	f990 6029 	ldrsb.w	r6, [r0, #41]	; 0x29
            sum1 += cols_8b[3]*ksrc[44];
 8013b36:	fb17 1104 	smlabb	r1, r7, r4, r1
            sum0 += cols_8b[5]*ksrc[47];
 8013b3a:	f99b 802f 	ldrsb.w	r8, [fp, #47]	; 0x2f
            sum0 += cols_8b[4]*ksrc[46];
 8013b3e:	fb12 3309 	smlabb	r3, r2, r9, r3
            sum1 += cols_8b[6]*ksrc[47];
 8013b42:	f990 a02a 	ldrsb.w	sl, [r0, #42]	; 0x2a
            sum1 += cols_8b[4]*ksrc[45];
 8013b46:	fb15 1102 	smlabb	r1, r5, r2, r1
            sum0 += cols_8b[6]*ksrc[48];
 8013b4a:	f99b 4030 	ldrsb.w	r4, [fp, #48]	; 0x30
            sum0 += cols_8b[5]*ksrc[47];
 8013b4e:	fb16 3308 	smlabb	r3, r6, r8, r3
            sum1 += cols_8b[5]*ksrc[46];
 8013b52:	fb19 1106 	smlabb	r1, r9, r6, r1
            sum1 += cols_8b[7]*ksrc[48];
 8013b56:	f990 002b 	ldrsb.w	r0, [r0, #43]	; 0x2b
            sum0 += cols_8b[6]*ksrc[48];
 8013b5a:	fb1a 3304 	smlabb	r3, sl, r4, r3
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013b5e:	9a02      	ldr	r2, [sp, #8]
            sum1 += cols_8b[6]*ksrc[47];
 8013b60:	fb18 110a 	smlabb	r1, r8, sl, r1
            sum0 += cols_8b[6]*ksrc[48];
 8013b64:	ee07 3a10 	vmov	s14, r3
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013b68:	9b08      	ldr	r3, [sp, #32]
            sum1 += cols_8b[7]*ksrc[48];
 8013b6a:	fb14 1100 	smlabb	r1, r4, r0, r1
            sum0 = (float) sum0 * *scales;
 8013b6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013b72:	1ad7      	subs	r7, r2, r3
            sum0 = (float) sum0 * *scales;
 8013b74:	ee27 7a27 	vmul.f32	s14, s14, s15
            sum1 = (float) sum1 * *scales;
 8013b78:	ee07 1a90 	vmov	s15, r1
            sum0 += output_offset;
 8013b7c:	9927      	ldr	r1, [sp, #156]	; 0x9c
            sum1 = (float) sum1 * *scales;
 8013b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum0 = (float) sum0 * *scales;
 8013b82:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8013b86:	ee17 3a10 	vmov	r3, s14
            sum0 += output_offset;
 8013b8a:	440b      	add	r3, r1
            sum0 = MAX(sum0, activation_min);
 8013b8c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8013b8e:	428b      	cmp	r3, r1
 8013b90:	bfb8      	it	lt
 8013b92:	460b      	movlt	r3, r1
            sum0 = MIN(sum0, activation_max);
 8013b94:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8013b96:	428b      	cmp	r3, r1
 8013b98:	bfa8      	it	ge
 8013b9a:	460b      	movge	r3, r1
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8013b9c:	9907      	ldr	r1, [sp, #28]
 8013b9e:	547b      	strb	r3, [r7, r1]
            sum1 = (float) sum1 * *scales;
 8013ba0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013ba2:	ed93 7a00 	vldr	s14, [r3]
            sum1 += output_offset;
 8013ba6:	9927      	ldr	r1, [sp, #156]	; 0x9c
            sum1 = (float) sum1 * *scales;
 8013ba8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013bac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013bb0:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 8013bb4:	440b      	add	r3, r1
            sum1 = MAX(sum1, activation_min);
 8013bb6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8013bb8:	428b      	cmp	r3, r1
 8013bba:	bfb8      	it	lt
 8013bbc:	460b      	movlt	r3, r1
            sum1 = MIN(sum1, activation_max);
 8013bbe:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8013bc0:	428b      	cmp	r3, r1
 8013bc2:	bfa8      	it	ge
 8013bc4:	460b      	movge	r3, r1
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8013bc6:	7013      	strb	r3, [r2, #0]
 8013bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013bca:	18d3      	adds	r3, r2, r3
 8013bcc:	9302      	str	r3, [sp, #8]
        for (j = 0; j < output_x / 2; j++) {
 8013bce:	9b06      	ldr	r3, [sp, #24]
 8013bd0:	4563      	cmp	r3, ip
 8013bd2:	f47f ae17 	bne.w	8013804 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x9c>
 8013bd6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8013bd8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013bda:	4413      	add	r3, r2
 8013bdc:	932a      	str	r3, [sp, #168]	; 0xa8
 8013bde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
        if (output_x & 1) {
 8013be0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013be2:	3301      	adds	r3, #1
 8013be4:	930d      	str	r3, [sp, #52]	; 0x34
 8013be6:	2a00      	cmp	r2, #0
 8013be8:	f000 816d 	beq.w	8013ec6 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x75e>
            q31_t sum = bias[0] + biasR[0];
 8013bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
            cols_8b += column_x + 6;
 8013bee:	9e10      	ldr	r6, [sp, #64]	; 0x40
            q31_t sum = bias[0] + biasR[0];
 8013bf0:	6813      	ldr	r3, [r2, #0]
 8013bf2:	990e      	ldr	r1, [sp, #56]	; 0x38
            cols_8b += column_x + 6;
 8013bf4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8013bf6:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8013bf8:	1990      	adds	r0, r2, r6
            q31_t sum = bias[0] + biasR[0];
 8013bfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013bfc:	4421      	add	r1, r4
            sum += cols_8b[0]*ksrc[0];
 8013bfe:	f99b 5000 	ldrsb.w	r5, [fp]
            q31_t sum = bias[0] + biasR[0];
 8013c02:	6812      	ldr	r2, [r2, #0]
 8013c04:	910e      	str	r1, [sp, #56]	; 0x38
            sum += cols_8b[0]*ksrc[0];
 8013c06:	992a      	ldr	r1, [sp, #168]	; 0xa8
            q31_t sum = bias[0] + biasR[0];
 8013c08:	4413      	add	r3, r2
            sum += cols_8b[1]*ksrc[1];
 8013c0a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
            sum += cols_8b[0]*ksrc[0];
 8013c0c:	f991 4000 	ldrsb.w	r4, [r1]
            sum += cols_8b[2]*ksrc[9];
            sum += cols_8b[3]*ksrc[10];
            sum += cols_8b[4]*ksrc[11];
            sum += cols_8b[5]*ksrc[12];
            sum += cols_8b[6]*ksrc[13];
            cols_8b += column_x + 6;
 8013c10:	1981      	adds	r1, r0, r6
            sum += cols_8b[1]*ksrc[1];
 8013c12:	f992 2001 	ldrsb.w	r2, [r2, #1]
            sum += cols_8b[0]*ksrc[0];
 8013c16:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[1];
 8013c1a:	f99b 5001 	ldrsb.w	r5, [fp, #1]
            sum += cols_8b[2]*ksrc[2];
 8013c1e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
            sum += cols_8b[1]*ksrc[1];
 8013c20:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[2];
 8013c24:	f99b 5002 	ldrsb.w	r5, [fp, #2]
 8013c28:	f994 4002 	ldrsb.w	r4, [r4, #2]
            sum += cols_8b[3]*ksrc[3];
 8013c2c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
            sum += cols_8b[2]*ksrc[2];
 8013c2e:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[3];
 8013c32:	f99b 5003 	ldrsb.w	r5, [fp, #3]
 8013c36:	f992 2003 	ldrsb.w	r2, [r2, #3]
            sum += cols_8b[4]*ksrc[4];
 8013c3a:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
            sum += cols_8b[3]*ksrc[3];
 8013c3c:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[4];
 8013c40:	f99b 5004 	ldrsb.w	r5, [fp, #4]
 8013c44:	f994 4004 	ldrsb.w	r4, [r4, #4]
            sum += cols_8b[5]*ksrc[5];
 8013c48:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
            sum += cols_8b[4]*ksrc[4];
 8013c4a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[5];
 8013c4e:	f99b 5005 	ldrsb.w	r5, [fp, #5]
 8013c52:	f992 2005 	ldrsb.w	r2, [r2, #5]
            sum += cols_8b[6]*ksrc[6];
 8013c56:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
            sum += cols_8b[5]*ksrc[5];
 8013c58:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[0]*ksrc[7];
 8013c5c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
            sum += cols_8b[6]*ksrc[6];
 8013c5e:	f994 4006 	ldrsb.w	r4, [r4, #6]
            sum += cols_8b[0]*ksrc[7];
 8013c62:	4617      	mov	r7, r2
            sum += cols_8b[6]*ksrc[6];
 8013c64:	f99b 5006 	ldrsb.w	r5, [fp, #6]
            sum += cols_8b[0]*ksrc[7];
 8013c68:	57ba      	ldrsb	r2, [r7, r6]
            sum += cols_8b[6]*ksrc[6];
 8013c6a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[0]*ksrc[7];
 8013c6e:	f99b 5007 	ldrsb.w	r5, [fp, #7]
            sum += cols_8b[1]*ksrc[8];
 8013c72:	f990 4001 	ldrsb.w	r4, [r0, #1]
            sum += cols_8b[0]*ksrc[7];
 8013c76:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[1]*ksrc[8];
 8013c7a:	f99b 5008 	ldrsb.w	r5, [fp, #8]
            sum += cols_8b[2]*ksrc[9];
 8013c7e:	f990 2002 	ldrsb.w	r2, [r0, #2]
            sum += cols_8b[1]*ksrc[8];
 8013c82:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[9];
 8013c86:	f99b 5009 	ldrsb.w	r5, [fp, #9]
            sum += cols_8b[3]*ksrc[10];
 8013c8a:	f990 4003 	ldrsb.w	r4, [r0, #3]
            sum += cols_8b[2]*ksrc[9];
 8013c8e:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[3]*ksrc[10];
 8013c92:	f99b 500a 	ldrsb.w	r5, [fp, #10]
            sum += cols_8b[4]*ksrc[11];
 8013c96:	f990 2004 	ldrsb.w	r2, [r0, #4]
            sum += cols_8b[3]*ksrc[10];
 8013c9a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[4]*ksrc[11];
 8013c9e:	f99b 500b 	ldrsb.w	r5, [fp, #11]
            sum += cols_8b[5]*ksrc[12];
 8013ca2:	f990 4005 	ldrsb.w	r4, [r0, #5]
            sum += cols_8b[4]*ksrc[11];
 8013ca6:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[5]*ksrc[12];
 8013caa:	f99b 500c 	ldrsb.w	r5, [fp, #12]
            sum += cols_8b[6]*ksrc[13];
 8013cae:	f990 2006 	ldrsb.w	r2, [r0, #6]
            sum += cols_8b[5]*ksrc[12];
 8013cb2:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[6]*ksrc[13];
 8013cb6:	f99b 500d 	ldrsb.w	r5, [fp, #13]
            sum += cols_8b[0]*ksrc[14];
 8013cba:	463c      	mov	r4, r7
 8013cbc:	4637      	mov	r7, r6
            sum += cols_8b[6]*ksrc[13];
 8013cbe:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[0]*ksrc[14];
 8013cc2:	f99b 500e 	ldrsb.w	r5, [fp, #14]
 8013cc6:	f914 4016 	ldrsb.w	r4, [r4, r6, lsl #1]
            sum += cols_8b[1]*ksrc[15];
 8013cca:	f991 2001 	ldrsb.w	r2, [r1, #1]
            sum += cols_8b[0]*ksrc[14];
 8013cce:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[15];
 8013cd2:	f99b 500f 	ldrsb.w	r5, [fp, #15]
            sum += cols_8b[2]*ksrc[16];
 8013cd6:	f991 4002 	ldrsb.w	r4, [r1, #2]
            sum += cols_8b[1]*ksrc[15];
 8013cda:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[16];
 8013cde:	f99b 5010 	ldrsb.w	r5, [fp, #16]
            sum += cols_8b[3]*ksrc[17];
 8013ce2:	f991 2003 	ldrsb.w	r2, [r1, #3]
            sum += cols_8b[2]*ksrc[16];
 8013ce6:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[17];
 8013cea:	f99b 5011 	ldrsb.w	r5, [fp, #17]
            sum += cols_8b[4]*ksrc[18];
 8013cee:	f991 4004 	ldrsb.w	r4, [r1, #4]
            sum = MIN(sum, activation_max);
            output[(i * output_x + output_x - 1) * channel_offset] = sum;

            cols_8b_iterptr += STRIDE;
        }
        cols_8b_iterptr += 3 * 2;
 8013cf2:	9e2a      	ldr	r6, [sp, #168]	; 0xa8
            sum += cols_8b[3]*ksrc[17];
 8013cf4:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[18];
 8013cf8:	f99b 5012 	ldrsb.w	r5, [fp, #18]
            sum += cols_8b[5]*ksrc[19];
 8013cfc:	f991 2005 	ldrsb.w	r2, [r1, #5]
        cols_8b_iterptr += 3 * 2;
 8013d00:	3607      	adds	r6, #7
            sum += cols_8b[4]*ksrc[18];
 8013d02:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[19];
 8013d06:	f99b 5013 	ldrsb.w	r5, [fp, #19]
            sum += cols_8b[6]*ksrc[20];
 8013d0a:	f991 4006 	ldrsb.w	r4, [r1, #6]
            sum += cols_8b[5]*ksrc[19];
 8013d0e:	fb12 3305 	smlabb	r3, r2, r5, r3
        cols_8b_iterptr += 3 * 2;
 8013d12:	962a      	str	r6, [sp, #168]	; 0xa8
            sum += cols_8b[6]*ksrc[20];
 8013d14:	f99b 6014 	ldrsb.w	r6, [fp, #20]
            cols_8b += column_x + 6;
 8013d18:	19ca      	adds	r2, r1, r7
            sum += cols_8b[0]*ksrc[21];
 8013d1a:	f910 0017 	ldrsb.w	r0, [r0, r7, lsl #1]
            sum += cols_8b[6]*ksrc[20];
 8013d1e:	fb14 3506 	smlabb	r5, r4, r6, r3
            sum += cols_8b[0]*ksrc[21];
 8013d22:	f99b 3015 	ldrsb.w	r3, [fp, #21]
            sum += cols_8b[1]*ksrc[22];
 8013d26:	f992 7001 	ldrsb.w	r7, [r2, #1]
            sum += cols_8b[0]*ksrc[21];
 8013d2a:	fb10 5503 	smlabb	r5, r0, r3, r5
            sum += cols_8b[1]*ksrc[22];
 8013d2e:	f99b 3016 	ldrsb.w	r3, [fp, #22]
            sum += cols_8b[2]*ksrc[23];
 8013d32:	f992 4002 	ldrsb.w	r4, [r2, #2]
            sum += cols_8b[1]*ksrc[22];
 8013d36:	fb17 5503 	smlabb	r5, r7, r3, r5
            sum += cols_8b[2]*ksrc[23];
 8013d3a:	f99b 0017 	ldrsb.w	r0, [fp, #23]
            sum += cols_8b[3]*ksrc[24];
 8013d3e:	f992 3003 	ldrsb.w	r3, [r2, #3]
            sum += cols_8b[2]*ksrc[23];
 8013d42:	fb14 5500 	smlabb	r5, r4, r0, r5
            sum += cols_8b[3]*ksrc[24];
 8013d46:	f99b 0018 	ldrsb.w	r0, [fp, #24]
            sum += cols_8b[4]*ksrc[25];
 8013d4a:	f992 4004 	ldrsb.w	r4, [r2, #4]
            sum += cols_8b[3]*ksrc[24];
 8013d4e:	fb13 5500 	smlabb	r5, r3, r0, r5
            sum += cols_8b[4]*ksrc[25];
 8013d52:	f99b 0019 	ldrsb.w	r0, [fp, #25]
            sum += cols_8b[5]*ksrc[26];
 8013d56:	f992 3005 	ldrsb.w	r3, [r2, #5]
            sum += cols_8b[4]*ksrc[25];
 8013d5a:	fb14 5500 	smlabb	r5, r4, r0, r5
            sum += cols_8b[5]*ksrc[26];
 8013d5e:	f99b 401a 	ldrsb.w	r4, [fp, #26]
            sum += cols_8b[0]*ksrc[28];
 8013d62:	9f10      	ldr	r7, [sp, #64]	; 0x40
            sum += cols_8b[6]*ksrc[27];
 8013d64:	f992 0006 	ldrsb.w	r0, [r2, #6]
            sum += cols_8b[5]*ksrc[26];
 8013d68:	fb13 5404 	smlabb	r4, r3, r4, r5
            sum += cols_8b[6]*ksrc[27];
 8013d6c:	f99b 301b 	ldrsb.w	r3, [fp, #27]
            sum += cols_8b[0]*ksrc[28];
 8013d70:	f911 5017 	ldrsb.w	r5, [r1, r7, lsl #1]
            cols_8b += column_x + 6;
 8013d74:	19d1      	adds	r1, r2, r7
            sum += cols_8b[6]*ksrc[27];
 8013d76:	fb10 4303 	smlabb	r3, r0, r3, r4
            sum += cols_8b[0]*ksrc[28];
 8013d7a:	f99b 401c 	ldrsb.w	r4, [fp, #28]
            sum += cols_8b[1]*ksrc[29];
 8013d7e:	f991 0001 	ldrsb.w	r0, [r1, #1]
            sum += cols_8b[0]*ksrc[28];
 8013d82:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[1]*ksrc[29];
 8013d86:	f99b 501d 	ldrsb.w	r5, [fp, #29]
            sum += cols_8b[2]*ksrc[30];
 8013d8a:	f991 4002 	ldrsb.w	r4, [r1, #2]
            sum += cols_8b[1]*ksrc[29];
 8013d8e:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[2]*ksrc[30];
 8013d92:	f99b 501e 	ldrsb.w	r5, [fp, #30]
            sum += cols_8b[3]*ksrc[31];
 8013d96:	f991 0003 	ldrsb.w	r0, [r1, #3]
            sum += cols_8b[2]*ksrc[30];
 8013d9a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[31];
 8013d9e:	f99b 501f 	ldrsb.w	r5, [fp, #31]
            sum += cols_8b[4]*ksrc[32];
 8013da2:	f991 4004 	ldrsb.w	r4, [r1, #4]
            sum += cols_8b[3]*ksrc[31];
 8013da6:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[4]*ksrc[32];
 8013daa:	f99b 5020 	ldrsb.w	r5, [fp, #32]
            sum += cols_8b[5]*ksrc[33];
 8013dae:	f991 0005 	ldrsb.w	r0, [r1, #5]
            sum += cols_8b[4]*ksrc[32];
 8013db2:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[33];
 8013db6:	f99b 6021 	ldrsb.w	r6, [fp, #33]	; 0x21
            sum += cols_8b[6]*ksrc[34];
 8013dba:	f991 4006 	ldrsb.w	r4, [r1, #6]
            sum += cols_8b[5]*ksrc[33];
 8013dbe:	fb10 3006 	smlabb	r0, r0, r6, r3
            sum += cols_8b[6]*ksrc[34];
 8013dc2:	f99b 5022 	ldrsb.w	r5, [fp, #34]	; 0x22
            cols_8b += column_x + 6;
 8013dc6:	19cb      	adds	r3, r1, r7
            sum += cols_8b[0]*ksrc[35];
 8013dc8:	f912 2017 	ldrsb.w	r2, [r2, r7, lsl #1]
            sum += cols_8b[6]*ksrc[34];
 8013dcc:	fb14 0605 	smlabb	r6, r4, r5, r0
            sum += cols_8b[0]*ksrc[35];
 8013dd0:	f99b 0023 	ldrsb.w	r0, [fp, #35]	; 0x23
            sum += cols_8b[1]*ksrc[36];
 8013dd4:	f993 7001 	ldrsb.w	r7, [r3, #1]
            sum += cols_8b[0]*ksrc[35];
 8013dd8:	fb12 6600 	smlabb	r6, r2, r0, r6
            sum += cols_8b[1]*ksrc[36];
 8013ddc:	f99b 4024 	ldrsb.w	r4, [fp, #36]	; 0x24
            sum += cols_8b[2]*ksrc[37];
 8013de0:	f993 0002 	ldrsb.w	r0, [r3, #2]
            sum += cols_8b[1]*ksrc[36];
 8013de4:	fb17 6604 	smlabb	r6, r7, r4, r6
            sum += cols_8b[2]*ksrc[37];
 8013de8:	f99b 2025 	ldrsb.w	r2, [fp, #37]	; 0x25
            sum += cols_8b[3]*ksrc[38];
 8013dec:	f993 4003 	ldrsb.w	r4, [r3, #3]
            sum += cols_8b[2]*ksrc[37];
 8013df0:	fb10 6602 	smlabb	r6, r0, r2, r6
            sum += cols_8b[3]*ksrc[38];
 8013df4:	f99b 2026 	ldrsb.w	r2, [fp, #38]	; 0x26
            sum += cols_8b[4]*ksrc[39];
 8013df8:	f993 0004 	ldrsb.w	r0, [r3, #4]
            sum += cols_8b[3]*ksrc[38];
 8013dfc:	fb14 6602 	smlabb	r6, r4, r2, r6
            sum += cols_8b[4]*ksrc[39];
 8013e00:	f99b 4027 	ldrsb.w	r4, [fp, #39]	; 0x27
            sum += cols_8b[5]*ksrc[40];
 8013e04:	f993 5005 	ldrsb.w	r5, [r3, #5]
            sum += cols_8b[4]*ksrc[39];
 8013e08:	fb10 6404 	smlabb	r4, r0, r4, r6
            sum += cols_8b[5]*ksrc[40];
 8013e0c:	f99b 0028 	ldrsb.w	r0, [fp, #40]	; 0x28
            cols_8b += column_x + 6;
 8013e10:	9f10      	ldr	r7, [sp, #64]	; 0x40
            sum += cols_8b[5]*ksrc[40];
 8013e12:	fb15 4000 	smlabb	r0, r5, r0, r4
            sum += cols_8b[6]*ksrc[41];
 8013e16:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013e1a:	f99b 5029 	ldrsb.w	r5, [fp, #41]	; 0x29
            cols_8b += column_x + 6;
 8013e1e:	443b      	add	r3, r7
            sum += cols_8b[0]*ksrc[42];
 8013e20:	f911 4017 	ldrsb.w	r4, [r1, r7, lsl #1]
            sum += cols_8b[6]*ksrc[41];
 8013e24:	fb12 0205 	smlabb	r2, r2, r5, r0
            sum += cols_8b[0]*ksrc[42];
 8013e28:	f99b 502a 	ldrsb.w	r5, [fp, #42]	; 0x2a
            sum += cols_8b[1]*ksrc[43];
 8013e2c:	f993 0001 	ldrsb.w	r0, [r3, #1]
            sum += cols_8b[0]*ksrc[42];
 8013e30:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[1]*ksrc[43];
 8013e34:	f99b 502b 	ldrsb.w	r5, [fp, #43]	; 0x2b
            sum += cols_8b[2]*ksrc[44];
 8013e38:	f993 4002 	ldrsb.w	r4, [r3, #2]
            sum += cols_8b[1]*ksrc[43];
 8013e3c:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[2]*ksrc[44];
 8013e40:	f99b 502c 	ldrsb.w	r5, [fp, #44]	; 0x2c
            sum += cols_8b[3]*ksrc[45];
 8013e44:	f993 0003 	ldrsb.w	r0, [r3, #3]
            sum += cols_8b[2]*ksrc[44];
 8013e48:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[3]*ksrc[45];
 8013e4c:	f99b 502d 	ldrsb.w	r5, [fp, #45]	; 0x2d
            sum += cols_8b[4]*ksrc[46];
 8013e50:	f993 4004 	ldrsb.w	r4, [r3, #4]
            sum += cols_8b[3]*ksrc[45];
 8013e54:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[4]*ksrc[46];
 8013e58:	f99b 502e 	ldrsb.w	r5, [fp, #46]	; 0x2e
            sum += cols_8b[5]*ksrc[47];
 8013e5c:	f993 0005 	ldrsb.w	r0, [r3, #5]
            sum += cols_8b[4]*ksrc[46];
 8013e60:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[5]*ksrc[47];
 8013e64:	f99b 502f 	ldrsb.w	r5, [fp, #47]	; 0x2f
            sum += cols_8b[6]*ksrc[48];
 8013e68:	f993 3006 	ldrsb.w	r3, [r3, #6]
            sum += cols_8b[5]*ksrc[47];
 8013e6c:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[6]*ksrc[48];
 8013e70:	f99b 5030 	ldrsb.w	r5, [fp, #48]	; 0x30
            sum = (float) sum * *scales;
 8013e74:	9825      	ldr	r0, [sp, #148]	; 0x94
            sum += cols_8b[6]*ksrc[48];
 8013e76:	fb13 2205 	smlabb	r2, r3, r5, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8013e7a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
            sum = (float) sum * *scales;
 8013e7c:	ed90 7a00 	vldr	s14, [r0]
 8013e80:	ee07 2a90 	vmov	s15, r2
            sum += output_offset;
 8013e84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8013e86:	992c      	ldr	r1, [sp, #176]	; 0xb0
            sum = (float) sum * *scales;
 8013e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013e8c:	9f15      	ldr	r7, [sp, #84]	; 0x54
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8013e8e:	1a71      	subs	r1, r6, r1
 8013e90:	443e      	add	r6, r7
            sum = (float) sum * *scales;
 8013e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013e96:	960f      	str	r6, [sp, #60]	; 0x3c
 8013e98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013e9c:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8013ea0:	4413      	add	r3, r2
            sum = MAX(sum, activation_min);
 8013ea2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8013ea4:	4293      	cmp	r3, r2
 8013ea6:	bfb8      	it	lt
 8013ea8:	4613      	movlt	r3, r2
            sum = MIN(sum, activation_max);
 8013eaa:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8013eac:	4293      	cmp	r3, r2
 8013eae:	bfa8      	it	ge
 8013eb0:	4613      	movge	r3, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8013eb2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013eb4:	548b      	strb	r3, [r1, r2]
    for (i = 0; i < output_y; i++) {
 8013eb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013eb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013eba:	429a      	cmp	r2, r3
 8013ebc:	f47f ac85 	bne.w	80137ca <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x62>
    }
}
 8013ec0:	b01b      	add	sp, #108	; 0x6c
 8013ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cols_8b_iterptr += 3 * 2;
 8013ec6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8013ec8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013eca:	3306      	adds	r3, #6
 8013ecc:	932a      	str	r3, [sp, #168]	; 0xa8
 8013ece:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013ed0:	4413      	add	r3, r2
 8013ed2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013ed4:	930f      	str	r3, [sp, #60]	; 0x3c
 8013ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ed8:	4413      	add	r3, r2
    for (i = 0; i < output_y; i++) {
 8013eda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013edc:	930e      	str	r3, [sp, #56]	; 0x38
 8013ede:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013ee0:	4293      	cmp	r3, r2
 8013ee2:	f47f ac72 	bne.w	80137ca <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x62>
}
 8013ee6:	b01b      	add	sp, #108	; 0x6c
 8013ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013eec <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>:
{
 8013eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ef0:	b093      	sub	sp, #76	; 0x4c
 8013ef2:	461c      	mov	r4, r3
    for(i = 0; i < input_x + 6; i++){
 8013ef4:	f101 0e05 	add.w	lr, r1, #5
{
 8013ef8:	4615      	mov	r5, r2
 8013efa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8013efc:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8013f00:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 8013f04:	e9cd 010b 	strd	r0, r1, [sp, #44]	; 0x2c
 8013f08:	1cd8      	adds	r0, r3, #3
 8013f0a:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
    for(i = 0; i < input_x + 6; i++){
 8013f0e:	2100      	movs	r1, #0
{
 8013f10:	930f      	str	r3, [sp, #60]	; 0x3c
 8013f12:	f8bd 3098 	ldrh.w	r3, [sp, #152]	; 0x98
 8013f16:	9310      	str	r3, [sp, #64]	; 0x40
 8013f18:	f99d 30a4 	ldrsb.w	r3, [sp, #164]	; 0xa4
    for(i = 0; i < input_x + 6; i++){
 8013f1c:	3101      	adds	r1, #1
 8013f1e:	4602      	mov	r2, r0
        *cols_8b++ = PAD8;
 8013f20:	f800 3c03 	strb.w	r3, [r0, #-3]
 8013f24:	3003      	adds	r0, #3
    for(i = 0; i < input_x + 6; i++){
 8013f26:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 8013f28:	f800 3c05 	strb.w	r3, [r0, #-5]
        *cols_8b++ = PAD8;
 8013f2c:	f800 3c04 	strb.w	r3, [r0, #-4]
    for(i = 0; i < input_x + 6; i++){
 8013f30:	4571      	cmp	r1, lr
 8013f32:	ddf3      	ble.n	8013f1c <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x30>
    for(i = 0; i < input_y; i++){
 8013f34:	b1cd      	cbz	r5, 8013f6a <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x7e>
 8013f36:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013f38:	4610      	mov	r0, r2
 8013f3a:	2600      	movs	r6, #0
 8013f3c:	1d8f      	adds	r7, r1, #6
 8013f3e:	19d1      	adds	r1, r2, r7
 8013f40:	3601      	adds	r6, #1
        *cols_8b++ = PAD8;//left
 8013f42:	7003      	strb	r3, [r0, #0]
        *cols_8b++ = PAD8;//left
 8013f44:	7043      	strb	r3, [r0, #1]
    for(i = 0; i < input_y; i++){
 8013f46:	fa1f fc86 	uxth.w	ip, r6
        *cols_8b++ = PAD8;//left
 8013f4a:	7083      	strb	r3, [r0, #2]
        *cols_8b++ = PAD8;//right
 8013f4c:	f801 3c03 	strb.w	r3, [r1, #-3]
 8013f50:	4438      	add	r0, r7
    for(i = 0; i < input_y; i++){
 8013f52:	4565      	cmp	r5, ip
        *cols_8b++ = PAD8;//right
 8013f54:	f801 3c02 	strb.w	r3, [r1, #-2]
        *cols_8b++ = PAD8;//right
 8013f58:	f801 3c01 	strb.w	r3, [r1, #-1]
 8013f5c:	4439      	add	r1, r7
    for(i = 0; i < input_y; i++){
 8013f5e:	d8ef      	bhi.n	8013f40 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x54>
 8013f60:	1e69      	subs	r1, r5, #1
 8013f62:	b289      	uxth	r1, r1
 8013f64:	fb01 7707 	mla	r7, r1, r7, r7
 8013f68:	443a      	add	r2, r7
 8013f6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013f6c:	1e88      	subs	r0, r1, #2
 8013f6e:	f64f 71f7 	movw	r1, #65527	; 0xfff7
 8013f72:	4288      	cmp	r0, r1
 8013f74:	f200 8092 	bhi.w	801409c <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x1b0>
 8013f78:	2000      	movs	r0, #0
 8013f7a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013f7c:	4606      	mov	r6, r0
 8013f7e:	f363 0007 	bfi	r0, r3, #0, #8
 8013f82:	f101 0c06 	add.w	ip, r1, #6
 8013f86:	4611      	mov	r1, r2
 8013f88:	f363 200f 	bfi	r0, r3, #8, #8
 8013f8c:	ea4f 079c 	mov.w	r7, ip, lsr #2
 8013f90:	f363 4017 	bfi	r0, r3, #16, #8
 8013f94:	f363 601f 	bfi	r0, r3, #24, #8
 8013f98:	3601      	adds	r6, #1
        *cols_8b++ = PAD8;
 8013f9a:	6008      	str	r0, [r1, #0]
 8013f9c:	6048      	str	r0, [r1, #4]
 8013f9e:	310c      	adds	r1, #12
 8013fa0:	42b7      	cmp	r7, r6
 8013fa2:	f841 0c04 	str.w	r0, [r1, #-4]
 8013fa6:	d8f7      	bhi.n	8013f98 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xac>
 8013fa8:	f02c 0003 	bic.w	r0, ip, #3
 8013fac:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 8013fb0:	4560      	cmp	r0, ip
 8013fb2:	b287      	uxth	r7, r0
 8013fb4:	eb02 0106 	add.w	r1, r2, r6
 8013fb8:	d010      	beq.n	8013fdc <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xf0>
    for(i = 0; i < input_x + 6; i++){
 8013fba:	1c78      	adds	r0, r7, #1
        *cols_8b++ = PAD8;
 8013fbc:	5593      	strb	r3, [r2, r6]
        *cols_8b++ = PAD8;
 8013fbe:	704b      	strb	r3, [r1, #1]
    for(i = 0; i < input_x + 6; i++){
 8013fc0:	b282      	uxth	r2, r0
        *cols_8b++ = PAD8;
 8013fc2:	708b      	strb	r3, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 8013fc4:	4572      	cmp	r2, lr
 8013fc6:	dc09      	bgt.n	8013fdc <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xf0>
 8013fc8:	1cba      	adds	r2, r7, #2
        *cols_8b++ = PAD8;
 8013fca:	70cb      	strb	r3, [r1, #3]
        *cols_8b++ = PAD8;
 8013fcc:	710b      	strb	r3, [r1, #4]
    for(i = 0; i < input_x + 6; i++){
 8013fce:	b292      	uxth	r2, r2
        *cols_8b++ = PAD8;
 8013fd0:	714b      	strb	r3, [r1, #5]
    for(i = 0; i < input_x + 6; i++){
 8013fd2:	4596      	cmp	lr, r2
 8013fd4:	db02      	blt.n	8013fdc <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xf0>
        *cols_8b++ = PAD8;
 8013fd6:	718b      	strb	r3, [r1, #6]
        *cols_8b++ = PAD8;
 8013fd8:	71cb      	strb	r3, [r1, #7]
        *cols_8b++ = PAD8;
 8013fda:	720b      	strb	r3, [r1, #8]
    for (c = 0; c < input_ch; c++){
 8013fdc:	2c00      	cmp	r4, #0
 8013fde:	d059      	beq.n	8014094 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x1a8>
 8013fe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013fe2:	1e63      	subs	r3, r4, #1
 8013fe4:	1e56      	subs	r6, r2, #1
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 8013fe6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8013fea:	b29b      	uxth	r3, r3
 8013fec:	b2b6      	uxth	r6, r6
 8013fee:	3214      	adds	r2, #20
 8013ff0:	3301      	adds	r3, #1
 8013ff2:	1c77      	adds	r7, r6, #1
 8013ff4:	9211      	str	r2, [sp, #68]	; 0x44
 8013ff6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013ff8:	3607      	adds	r6, #7
 8013ffa:	fb07 f804 	mul.w	r8, r7, r4
 8013ffe:	18d3      	adds	r3, r2, r3
 8014000:	960d      	str	r6, [sp, #52]	; 0x34
 8014002:	930e      	str	r3, [sp, #56]	; 0x38
        for(i = 0; i < input_y; i++){
 8014004:	b1f5      	cbz	r5, 8014044 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x158>
 8014006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014008:	b1e3      	cbz	r3, 8014044 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x158>
 801400a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801400c:	f04f 0e00 	mov.w	lr, #0
 8014010:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014012:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8014016:	eb03 0c02 	add.w	ip, r3, r2
 801401a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 801401c:	eb07 000c 	add.w	r0, r7, ip
 8014020:	4662      	mov	r2, ip
 8014022:	464b      	mov	r3, r9
                *cols_8b++ = *src;// + input_offset;
 8014024:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 8014028:	4423      	add	r3, r4
                *cols_8b++ = *src;// + input_offset;
 801402a:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 801402e:	4282      	cmp	r2, r0
 8014030:	d1f8      	bne.n	8014024 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x138>
 8014032:	f10e 0e01 	add.w	lr, lr, #1
 8014036:	44c1      	add	r9, r8
 8014038:	44b4      	add	ip, r6
        for(i = 0; i < input_y; i++){
 801403a:	fa1f f38e 	uxth.w	r3, lr
 801403e:	429d      	cmp	r5, r3
 8014040:	d8ec      	bhi.n	801401c <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x130>
 8014042:	960d      	str	r6, [sp, #52]	; 0x34
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014044:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8014046:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014048:	9604      	str	r6, [sp, #16]
 801404a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 801404c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801404e:	9603      	str	r6, [sp, #12]
 8014050:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 8014052:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8014054:	9601      	str	r6, [sp, #4]
 8014056:	f106 0904 	add.w	r9, r6, #4
 801405a:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 801405c:	9823      	ldr	r0, [sp, #140]	; 0x8c
 801405e:	9302      	str	r3, [sp, #8]
        input++;
 8014060:	3301      	adds	r3, #1
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014062:	9600      	str	r6, [sp, #0]
        ksrc += 49;
 8014064:	3631      	adds	r6, #49	; 0x31
        input++;
 8014066:	930b      	str	r3, [sp, #44]	; 0x2c
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014068:	465b      	mov	r3, fp
 801406a:	9207      	str	r2, [sp, #28]
 801406c:	4652      	mov	r2, sl
 801406e:	9106      	str	r1, [sp, #24]
 8014070:	f10b 0b04 	add.w	fp, fp, #4
 8014074:	9005      	str	r0, [sp, #20]
 8014076:	f10a 0a04 	add.w	sl, sl, #4
 801407a:	9408      	str	r4, [sp, #32]
 801407c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801407e:	9810      	ldr	r0, [sp, #64]	; 0x40
        ksrc += 49;
 8014080:	961c      	str	r6, [sp, #112]	; 0x70
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014082:	f7ff fb71 	bl	8013768 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq>
    for (c = 0; c < input_ch; c++){
 8014086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014088:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801408a:	4293      	cmp	r3, r2
 801408c:	d002      	beq.n	8014094 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x1a8>
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801408e:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
 8014092:	e7b7      	b.n	8014004 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x118>
}
 8014094:	2000      	movs	r0, #0
 8014096:	b013      	add	sp, #76	; 0x4c
 8014098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801409c:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 801409e:	2100      	movs	r1, #0
 80140a0:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;
 80140a2:	f802 3c03 	strb.w	r3, [r2, #-3]
        *cols_8b++ = PAD8;
 80140a6:	f802 3c02 	strb.w	r3, [r2, #-2]
 80140aa:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 80140ac:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 80140ae:	f802 3c04 	strb.w	r3, [r2, #-4]
    for(i = 0; i < input_x + 6; i++){
 80140b2:	4571      	cmp	r1, lr
 80140b4:	ddf4      	ble.n	80140a0 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x1b4>
 80140b6:	e791      	b.n	8013fdc <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xf0>

080140b8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 80140b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140bc:	b09f      	sub	sp, #124	; 0x7c
 80140be:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
    #define STRIDE 2
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 80140c2:	9013      	str	r0, [sp, #76]	; 0x4c
 80140c4:	4603      	mov	r3, r0
{
 80140c6:	f8bd 00bc 	ldrh.w	r0, [sp, #188]	; 0xbc
 80140ca:	9114      	str	r1, [sp, #80]	; 0x50
 80140cc:	f8dd b0a0 	ldr.w	fp, [sp, #160]	; 0xa0
 80140d0:	9005      	str	r0, [sp, #20]
    for (i = 0; i < output_y; i++) {
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	f000 83c5 	beq.w	8014862 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x7aa>
 80140d8:	f000 0301 	and.w	r3, r0, #1
 80140dc:	460c      	mov	r4, r1
 80140de:	1d86      	adds	r6, r0, #6
        for (j = 0; j < output_x / 2; j++) {
 80140e0:	0849      	lsrs	r1, r1, #1
 80140e2:	f1c3 0306 	rsb	r3, r3, #6
 80140e6:	1e62      	subs	r2, r4, #1
 80140e8:	460d      	mov	r5, r1
 80140ea:	9116      	str	r1, [sp, #88]	; 0x58
 80140ec:	4433      	add	r3, r6
 80140ee:	4401      	add	r1, r0
 80140f0:	00ad      	lsls	r5, r5, #2
 80140f2:	2700      	movs	r7, #0
 80140f4:	931b      	str	r3, [sp, #108]	; 0x6c
            output[(i * output_x + output_x - 1) * channel_offset] = sum;

            cols_8b_iterptr += STRIDE;
        }
        cols_8b_iterptr += 3 * 2 - (column_x & 1);
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 80140f6:	3302      	adds	r3, #2
 80140f8:	951a      	str	r5, [sp, #104]	; 0x68
 80140fa:	931d      	str	r3, [sp, #116]	; 0x74
 80140fc:	f004 0301 	and.w	r3, r4, #1
 8014100:	9d30      	ldr	r5, [sp, #192]	; 0xc0
 8014102:	9315      	str	r3, [sp, #84]	; 0x54
 8014104:	462b      	mov	r3, r5
 8014106:	fb05 f202 	mul.w	r2, r5, r2
 801410a:	9612      	str	r6, [sp, #72]	; 0x48
 801410c:	fb03 f304 	mul.w	r3, r3, r4
 8014110:	921c      	str	r2, [sp, #112]	; 0x70
 8014112:	008a      	lsls	r2, r1, #2
 8014114:	9317      	str	r3, [sp, #92]	; 0x5c
 8014116:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
        for (j = 0; j < output_x / 2; j++) {
 8014118:	9710      	str	r7, [sp, #64]	; 0x40
 801411a:	442b      	add	r3, r5
 801411c:	9218      	str	r2, [sp, #96]	; 0x60
    for (i = 0; i < output_y; i++) {
 801411e:	970f      	str	r7, [sp, #60]	; 0x3c
 8014120:	9311      	str	r3, [sp, #68]	; 0x44
 8014122:	0043      	lsls	r3, r0, #1
 8014124:	9307      	str	r3, [sp, #28]
 8014126:	4243      	negs	r3, r0
 8014128:	930e      	str	r3, [sp, #56]	; 0x38
 801412a:	0083      	lsls	r3, r0, #2
 801412c:	9319      	str	r3, [sp, #100]	; 0x64
 801412e:	006b      	lsls	r3, r5, #1
 8014130:	930d      	str	r3, [sp, #52]	; 0x34
        for (j = 0; j < output_x / 2; j++) {
 8014132:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8014134:	2b00      	cmp	r3, #0
 8014136:	f000 8221 	beq.w	801457c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x4c4>
 801413a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801413c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 801413e:	9905      	ldr	r1, [sp, #20]
 8014140:	fb02 3303 	mla	r3, r2, r3, r3
 8014144:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8014146:	440a      	add	r2, r1
 8014148:	9907      	ldr	r1, [sp, #28]
 801414a:	930a      	str	r3, [sp, #40]	; 0x28
 801414c:	9202      	str	r2, [sp, #8]
 801414e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8014150:	440a      	add	r2, r1
 8014152:	9919      	ldr	r1, [sp, #100]	; 0x64
 8014154:	9203      	str	r2, [sp, #12]
 8014156:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8014158:	440a      	add	r2, r1
 801415a:	9201      	str	r2, [sp, #4]
 801415c:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 801415e:	1a9b      	subs	r3, r3, r2
 8014160:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8014162:	9309      	str	r3, [sp, #36]	; 0x24
 8014164:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8014166:	4413      	add	r3, r2
 8014168:	9308      	str	r3, [sp, #32]
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801416a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801416c:	9306      	str	r3, [sp, #24]
            q31_t sum0 = bias[0] + biasR[0];
 801416e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014172:	9c02      	ldr	r4, [sp, #8]
 8014174:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8014176:	6808      	ldr	r0, [r1, #0]
 8014178:	9e05      	ldr	r6, [sp, #20]
 801417a:	1962      	adds	r2, r4, r5
 801417c:	9903      	ldr	r1, [sp, #12]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	198f      	adds	r7, r1, r6
            sum0 += cols_8b[0]*ksrc[0];
 8014182:	f99b e000 	ldrsb.w	lr, [fp]
 8014186:	4621      	mov	r1, r4
            q31_t sum0 = bias[0] + biasR[0];
 8014188:	4403      	add	r3, r0
            sum0 += cols_8b[0]*ksrc[0];
 801418a:	5764      	ldrsb	r4, [r4, r5]
            sum0 += cols_8b[1]*ksrc[1];
 801418c:	f992 0001 	ldrsb.w	r0, [r2, #1]
            sum0 += cols_8b[0]*ksrc[0];
 8014190:	fb14 340e 	smlabb	r4, r4, lr, r3
 8014194:	9704      	str	r7, [sp, #16]
            sum0 += cols_8b[1]*ksrc[1];
 8014196:	f99b 7001 	ldrsb.w	r7, [fp, #1]
            sum1 += cols_8b[2]*ksrc[0];
 801419a:	f992 c002 	ldrsb.w	ip, [r2, #2]
            sum0 += cols_8b[2]*ksrc[2];
 801419e:	f99b 6002 	ldrsb.w	r6, [fp, #2]
            sum0 += cols_8b[1]*ksrc[1];
 80141a2:	fb10 4407 	smlabb	r4, r0, r7, r4
            sum1 += cols_8b[3]*ksrc[1];
 80141a6:	f992 5003 	ldrsb.w	r5, [r2, #3]
            sum1 += cols_8b[2]*ksrc[0];
 80141aa:	fb1e 330c 	smlabb	r3, lr, ip, r3
            sum0 += cols_8b[2]*ksrc[2];
 80141ae:	fb1c 4406 	smlabb	r4, ip, r6, r4
            sum0 += cols_8b[3]*ksrc[3];
 80141b2:	f99b e003 	ldrsb.w	lr, [fp, #3]
            sum1 += cols_8b[4]*ksrc[2];
 80141b6:	f992 0004 	ldrsb.w	r0, [r2, #4]
            sum1 += cols_8b[3]*ksrc[1];
 80141ba:	fb17 3305 	smlabb	r3, r7, r5, r3
            sum0 += cols_8b[3]*ksrc[3];
 80141be:	fb15 440e 	smlabb	r4, r5, lr, r4
            sum0 += cols_8b[4]*ksrc[4];
 80141c2:	f99b 7004 	ldrsb.w	r7, [fp, #4]
            sum1 += cols_8b[5]*ksrc[3];
 80141c6:	f992 5005 	ldrsb.w	r5, [r2, #5]
            sum1 += cols_8b[4]*ksrc[2];
 80141ca:	fb16 3300 	smlabb	r3, r6, r0, r3
            sum0 += cols_8b[5]*ksrc[5];
 80141ce:	f99b 8005 	ldrsb.w	r8, [fp, #5]
            sum0 += cols_8b[4]*ksrc[4];
 80141d2:	fb10 4407 	smlabb	r4, r0, r7, r4
            sum1 += cols_8b[5]*ksrc[3];
 80141d6:	fb1e 3305 	smlabb	r3, lr, r5, r3
            sum1 += cols_8b[6]*ksrc[4];
 80141da:	f992 0006 	ldrsb.w	r0, [r2, #6]
            sum0 += cols_8b[5]*ksrc[5];
 80141de:	fb15 4408 	smlabb	r4, r5, r8, r4
            sum0 += cols_8b[6]*ksrc[6];
 80141e2:	f99b 5006 	ldrsb.w	r5, [fp, #6]
            sum1 += cols_8b[6]*ksrc[4];
 80141e6:	fb17 3e00 	smlabb	lr, r7, r0, r3
            sum0 += cols_8b[0]*ksrc[7];
 80141ea:	f99b 6007 	ldrsb.w	r6, [fp, #7]
 80141ee:	f991 3006 	ldrsb.w	r3, [r1, #6]
            sum0 += cols_8b[6]*ksrc[6];
 80141f2:	fb10 4005 	smlabb	r0, r0, r5, r4
            sum0 += cols_8b[1]*ksrc[8];
 80141f6:	f99b 4008 	ldrsb.w	r4, [fp, #8]
            sum0 += cols_8b[0]*ksrc[7];
 80141fa:	fb13 0006 	smlabb	r0, r3, r6, r0
            sum0 += cols_8b[1]*ksrc[8];
 80141fe:	f991 3007 	ldrsb.w	r3, [r1, #7]
            sum1 += cols_8b[2]*ksrc[7];
 8014202:	f991 7008 	ldrsb.w	r7, [r1, #8]
            sum0 += cols_8b[1]*ksrc[8];
 8014206:	fb13 0004 	smlabb	r0, r3, r4, r0
            sum1 += cols_8b[7]*ksrc[5];
 801420a:	f992 3007 	ldrsb.w	r3, [r2, #7]
            sum1 += cols_8b[3]*ksrc[8];
 801420e:	f991 c009 	ldrsb.w	ip, [r1, #9]
            sum0 += cols_8b[2]*ksrc[9];
 8014212:	f99b 9009 	ldrsb.w	r9, [fp, #9]
            sum1 += cols_8b[7]*ksrc[5];
 8014216:	fb18 e303 	smlabb	r3, r8, r3, lr
            sum0 += cols_8b[3]*ksrc[10];
 801421a:	f99b e00a 	ldrsb.w	lr, [fp, #10]
            sum1 += cols_8b[8]*ksrc[6];
 801421e:	f992 2008 	ldrsb.w	r2, [r2, #8]
            sum0 += cols_8b[2]*ksrc[9];
 8014222:	fb17 0009 	smlabb	r0, r7, r9, r0
            sum1 += cols_8b[4]*ksrc[9];
 8014226:	f991 800a 	ldrsb.w	r8, [r1, #10]
            sum1 += cols_8b[8]*ksrc[6];
 801422a:	fb15 3202 	smlabb	r2, r5, r2, r3
            sum0 += cols_8b[4]*ksrc[11];
 801422e:	f99b 300b 	ldrsb.w	r3, [fp, #11]
            sum0 += cols_8b[3]*ksrc[10];
 8014232:	fb1c 000e 	smlabb	r0, ip, lr, r0
            sum1 += cols_8b[5]*ksrc[10];
 8014236:	f991 500b 	ldrsb.w	r5, [r1, #11]
            sum1 += cols_8b[2]*ksrc[7];
 801423a:	fb16 2607 	smlabb	r6, r6, r7, r2
            sum0 += cols_8b[5]*ksrc[12];
 801423e:	f99b 200c 	ldrsb.w	r2, [fp, #12]
            sum0 += cols_8b[4]*ksrc[11];
 8014242:	fb18 0003 	smlabb	r0, r8, r3, r0
            sum1 += cols_8b[6]*ksrc[11];
 8014246:	f991 700c 	ldrsb.w	r7, [r1, #12]
            sum1 += cols_8b[3]*ksrc[8];
 801424a:	fb14 640c 	smlabb	r4, r4, ip, r6
            sum1 += cols_8b[7]*ksrc[12];
 801424e:	f991 c00d 	ldrsb.w	ip, [r1, #13]
            sum0 += cols_8b[5]*ksrc[12];
 8014252:	fb15 0002 	smlabb	r0, r5, r2, r0
            sum0 += cols_8b[0]*ksrc[14];
 8014256:	9903      	ldr	r1, [sp, #12]
            sum0 += cols_8b[6]*ksrc[13];
 8014258:	f99b 600d 	ldrsb.w	r6, [fp, #13]
            sum1 += cols_8b[4]*ksrc[9];
 801425c:	fb19 4808 	smlabb	r8, r9, r8, r4
            sum0 += cols_8b[0]*ksrc[14];
 8014260:	f99b 900e 	ldrsb.w	r9, [fp, #14]
            sum0 += cols_8b[6]*ksrc[13];
 8014264:	fb17 0a06 	smlabb	sl, r7, r6, r0
            sum0 += cols_8b[0]*ksrc[14];
 8014268:	f991 000c 	ldrsb.w	r0, [r1, #12]
            sum1 += cols_8b[5]*ksrc[10];
 801426c:	fb1e 8805 	smlabb	r8, lr, r5, r8
            sum1 += cols_8b[8]*ksrc[13];
 8014270:	9c02      	ldr	r4, [sp, #8]
            sum0 += cols_8b[1]*ksrc[15];
 8014272:	f99b 500f 	ldrsb.w	r5, [fp, #15]
            sum0 += cols_8b[0]*ksrc[14];
 8014276:	fb10 a009 	smlabb	r0, r0, r9, sl
            sum0 += cols_8b[1]*ksrc[15];
 801427a:	f991 e00d 	ldrsb.w	lr, [r1, #13]
            sum1 += cols_8b[6]*ksrc[11];
 801427e:	fb13 8307 	smlabb	r3, r3, r7, r8
            sum1 += cols_8b[2]*ksrc[14];
 8014282:	f991 700e 	ldrsb.w	r7, [r1, #14]
 8014286:	3404      	adds	r4, #4
            sum1 += cols_8b[3]*ksrc[15];
 8014288:	9903      	ldr	r1, [sp, #12]
            sum0 += cols_8b[1]*ksrc[15];
 801428a:	fb1e 0005 	smlabb	r0, lr, r5, r0
            sum1 += cols_8b[7]*ksrc[12];
 801428e:	fb12 320c 	smlabb	r2, r2, ip, r3
            sum0 += cols_8b[2]*ksrc[16];
 8014292:	f99b e010 	ldrsb.w	lr, [fp, #16]
            sum1 += cols_8b[8]*ksrc[13];
 8014296:	f994 300a 	ldrsb.w	r3, [r4, #10]
 801429a:	3104      	adds	r1, #4
            sum1 += cols_8b[3]*ksrc[15];
 801429c:	f991 800b 	ldrsb.w	r8, [r1, #11]
            sum0 += cols_8b[2]*ksrc[16];
 80142a0:	fb17 000e 	smlabb	r0, r7, lr, r0
            sum0 += cols_8b[3]*ksrc[17];
 80142a4:	f99b c011 	ldrsb.w	ip, [fp, #17]
            sum1 += cols_8b[8]*ksrc[13];
 80142a8:	fb16 2203 	smlabb	r2, r6, r3, r2
            sum1 += cols_8b[4]*ksrc[16];
 80142ac:	f991 300c 	ldrsb.w	r3, [r1, #12]
            sum0 += cols_8b[4]*ksrc[18];
 80142b0:	f99b 6012 	ldrsb.w	r6, [fp, #18]
            sum0 += cols_8b[3]*ksrc[17];
 80142b4:	fb18 000c 	smlabb	r0, r8, ip, r0
            sum1 += cols_8b[2]*ksrc[14];
 80142b8:	fb19 2207 	smlabb	r2, r9, r7, r2
 80142bc:	9402      	str	r4, [sp, #8]
            sum1 += cols_8b[5]*ksrc[17];
 80142be:	f991 700d 	ldrsb.w	r7, [r1, #13]
            sum0 += cols_8b[4]*ksrc[18];
 80142c2:	fb13 0006 	smlabb	r0, r3, r6, r0
            sum0 += cols_8b[5]*ksrc[19];
 80142c6:	f99b 4013 	ldrsb.w	r4, [fp, #19]
            sum1 += cols_8b[3]*ksrc[15];
 80142ca:	fb15 2208 	smlabb	r2, r5, r8, r2
            sum0 += cols_8b[6]*ksrc[20];
 80142ce:	f99b a014 	ldrsb.w	sl, [fp, #20]
            sum1 += cols_8b[6]*ksrc[18];
 80142d2:	f991 500e 	ldrsb.w	r5, [r1, #14]
            sum0 += cols_8b[5]*ksrc[19];
 80142d6:	fb17 0804 	smlabb	r8, r7, r4, r0
            sum1 += cols_8b[4]*ksrc[16];
 80142da:	fb1e 2303 	smlabb	r3, lr, r3, r2
            sum0 += cols_8b[0]*ksrc[21];
 80142de:	9804      	ldr	r0, [sp, #16]
            sum0 += cols_8b[6]*ksrc[20];
 80142e0:	fb15 820a 	smlabb	r2, r5, sl, r8
            sum0 += cols_8b[0]*ksrc[21];
 80142e4:	f99b e015 	ldrsb.w	lr, [fp, #21]
 80142e8:	f990 9012 	ldrsb.w	r9, [r0, #18]
            sum1 += cols_8b[5]*ksrc[17];
 80142ec:	fb1c 3307 	smlabb	r3, ip, r7, r3
            sum0 += cols_8b[1]*ksrc[22];
 80142f0:	f990 c013 	ldrsb.w	ip, [r0, #19]
 80142f4:	f99b 7016 	ldrsb.w	r7, [fp, #22]
            sum0 += cols_8b[0]*ksrc[21];
 80142f8:	fb19 220e 	smlabb	r2, r9, lr, r2
            sum1 += cols_8b[2]*ksrc[21];
 80142fc:	f990 8014 	ldrsb.w	r8, [r0, #20]
            sum1 += cols_8b[6]*ksrc[18];
 8014300:	fb16 3305 	smlabb	r3, r6, r5, r3
            sum1 += cols_8b[7]*ksrc[19];
 8014304:	f991 900f 	ldrsb.w	r9, [r1, #15]
            sum0 += cols_8b[1]*ksrc[22];
 8014308:	fb1c 2207 	smlabb	r2, ip, r7, r2
            sum0 += cols_8b[2]*ksrc[23];
 801430c:	f99b 6017 	ldrsb.w	r6, [fp, #23]
            sum1 += cols_8b[7]*ksrc[19];
 8014310:	fb14 3309 	smlabb	r3, r4, r9, r3
            sum1 += cols_8b[8]*ksrc[20];
 8014314:	f991 4010 	ldrsb.w	r4, [r1, #16]
            sum1 += cols_8b[3]*ksrc[22];
 8014318:	f990 c015 	ldrsb.w	ip, [r0, #21]
            sum0 += cols_8b[2]*ksrc[23];
 801431c:	fb18 2206 	smlabb	r2, r8, r6, r2
            sum1 += cols_8b[8]*ksrc[20];
 8014320:	fb1a 3304 	smlabb	r3, sl, r4, r3
            sum0 += cols_8b[3]*ksrc[24];
 8014324:	f99b 5018 	ldrsb.w	r5, [fp, #24]
            sum1 += cols_8b[4]*ksrc[23];
 8014328:	f990 9016 	ldrsb.w	r9, [r0, #22]
            sum1 += cols_8b[2]*ksrc[21];
 801432c:	fb1e 3308 	smlabb	r3, lr, r8, r3
            sum0 += cols_8b[4]*ksrc[25];
 8014330:	f99b a019 	ldrsb.w	sl, [fp, #25]
            sum0 += cols_8b[3]*ksrc[24];
 8014334:	fb1c 2205 	smlabb	r2, ip, r5, r2
            sum0 += cols_8b[5]*ksrc[26];
 8014338:	f99b 801a 	ldrsb.w	r8, [fp, #26]
            sum1 += cols_8b[3]*ksrc[22];
 801433c:	fb17 330c 	smlabb	r3, r7, ip, r3
 8014340:	9103      	str	r1, [sp, #12]
            sum0 += cols_8b[4]*ksrc[25];
 8014342:	fb19 220a 	smlabb	r2, r9, sl, r2
            sum1 += cols_8b[4]*ksrc[23];
 8014346:	4601      	mov	r1, r0
 8014348:	fb16 3609 	smlabb	r6, r6, r9, r3
            sum1 += cols_8b[5]*ksrc[24];
 801434c:	f990 0017 	ldrsb.w	r0, [r0, #23]
            sum1 += cols_8b[6]*ksrc[25];
 8014350:	f991 4018 	ldrsb.w	r4, [r1, #24]
            sum0 += cols_8b[6]*ksrc[27];
 8014354:	f99b e01b 	ldrsb.w	lr, [fp, #27]
            sum1 += cols_8b[5]*ksrc[24];
 8014358:	fb15 6600 	smlabb	r6, r5, r0, r6
            sum0 += cols_8b[5]*ksrc[26];
 801435c:	fb10 2208 	smlabb	r2, r0, r8, r2
            sum0 += cols_8b[0]*ksrc[28];
 8014360:	9b01      	ldr	r3, [sp, #4]
            sum0 += cols_8b[1]*ksrc[29];
 8014362:	9d01      	ldr	r5, [sp, #4]
            sum1 += cols_8b[7]*ksrc[26];
 8014364:	f991 c019 	ldrsb.w	ip, [r1, #25]
            sum0 += cols_8b[6]*ksrc[27];
 8014368:	fb14 220e 	smlabb	r2, r4, lr, r2
            sum1 += cols_8b[8]*ksrc[27];
 801436c:	f991 701a 	ldrsb.w	r7, [r1, #26]
            sum1 += cols_8b[6]*ksrc[25];
 8014370:	fb1a 6404 	smlabb	r4, sl, r4, r6
            sum0 += cols_8b[0]*ksrc[28];
 8014374:	f99b 101c 	ldrsb.w	r1, [fp, #28]
 8014378:	f993 3018 	ldrsb.w	r3, [r3, #24]
            sum1 += cols_8b[7]*ksrc[26];
 801437c:	fb18 440c 	smlabb	r4, r8, ip, r4
            sum0 += cols_8b[1]*ksrc[29];
 8014380:	f995 9019 	ldrsb.w	r9, [r5, #25]
            sum0 += cols_8b[0]*ksrc[28];
 8014384:	fb13 2301 	smlabb	r3, r3, r1, r2
            sum0 += cols_8b[1]*ksrc[29];
 8014388:	f99b 201d 	ldrsb.w	r2, [fp, #29]
            sum1 += cols_8b[2]*ksrc[28];
 801438c:	f995 a01a 	ldrsb.w	sl, [r5, #26]
            sum1 += cols_8b[8]*ksrc[27];
 8014390:	fb1e 4407 	smlabb	r4, lr, r7, r4
            sum0 += cols_8b[1]*ksrc[29];
 8014394:	fb19 3302 	smlabb	r3, r9, r2, r3
            sum0 += cols_8b[2]*ksrc[30];
 8014398:	f99b 601e 	ldrsb.w	r6, [fp, #30]
            sum1 += cols_8b[3]*ksrc[29];
 801439c:	f995 001b 	ldrsb.w	r0, [r5, #27]
            sum1 += cols_8b[2]*ksrc[28];
 80143a0:	fb11 440a 	smlabb	r4, r1, sl, r4
            sum0 += cols_8b[2]*ksrc[30];
 80143a4:	fb1a 3806 	smlabb	r8, sl, r6, r3
            sum0 += cols_8b[3]*ksrc[31];
 80143a8:	f99b 301f 	ldrsb.w	r3, [fp, #31]
            sum1 += cols_8b[4]*ksrc[30];
 80143ac:	462f      	mov	r7, r5
            sum0 += cols_8b[4]*ksrc[32];
 80143ae:	f99b 9020 	ldrsb.w	r9, [fp, #32]
            sum1 += cols_8b[4]*ksrc[30];
 80143b2:	f995 501c 	ldrsb.w	r5, [r5, #28]
            sum0 += cols_8b[3]*ksrc[31];
 80143b6:	fb10 8803 	smlabb	r8, r0, r3, r8
            sum1 += cols_8b[3]*ksrc[29];
 80143ba:	fb12 4400 	smlabb	r4, r2, r0, r4
            sum1 += cols_8b[5]*ksrc[31];
 80143be:	f997 a01d 	ldrsb.w	sl, [r7, #29]
            sum0 += cols_8b[5]*ksrc[33];
 80143c2:	f99b e021 	ldrsb.w	lr, [fp, #33]	; 0x21
            sum0 += cols_8b[4]*ksrc[32];
 80143c6:	fb15 8809 	smlabb	r8, r5, r9, r8
            sum1 += cols_8b[4]*ksrc[30];
 80143ca:	fb16 4405 	smlabb	r4, r6, r5, r4
            sum0 += cols_8b[6]*ksrc[34];
 80143ce:	f99b c022 	ldrsb.w	ip, [fp, #34]	; 0x22
            sum0 += cols_8b[5]*ksrc[33];
 80143d2:	fb1a 880e 	smlabb	r8, sl, lr, r8
            sum1 += cols_8b[5]*ksrc[31];
 80143d6:	4639      	mov	r1, r7
 80143d8:	fb13 440a 	smlabb	r4, r3, sl, r4
            sum1 += cols_8b[6]*ksrc[32];
 80143dc:	f997 701e 	ldrsb.w	r7, [r7, #30]
 80143e0:	9a05      	ldr	r2, [sp, #20]
            sum0 += cols_8b[6]*ksrc[34];
 80143e2:	fb17 880c 	smlabb	r8, r7, ip, r8
            sum0 += cols_8b[0]*ksrc[35];
 80143e6:	f99b 0023 	ldrsb.w	r0, [fp, #35]	; 0x23
            sum1 += cols_8b[6]*ksrc[32];
 80143ea:	fb19 4407 	smlabb	r4, r9, r7, r4
            sum1 += cols_8b[7]*ksrc[33];
 80143ee:	9f01      	ldr	r7, [sp, #4]
 80143f0:	4411      	add	r1, r2
            sum0 += cols_8b[1]*ksrc[36];
 80143f2:	f99b 5024 	ldrsb.w	r5, [fp, #36]	; 0x24
            sum1 += cols_8b[7]*ksrc[33];
 80143f6:	f997 701f 	ldrsb.w	r7, [r7, #31]
            sum0 += cols_8b[0]*ksrc[35];
 80143fa:	f991 201e 	ldrsb.w	r2, [r1, #30]
            sum1 += cols_8b[7]*ksrc[33];
 80143fe:	fb1e 4707 	smlabb	r7, lr, r7, r4
            sum1 += cols_8b[8]*ksrc[34];
 8014402:	9c01      	ldr	r4, [sp, #4]
            sum0 += cols_8b[0]*ksrc[35];
 8014404:	fb12 8200 	smlabb	r2, r2, r0, r8
            sum0 += cols_8b[1]*ksrc[36];
 8014408:	f991 801f 	ldrsb.w	r8, [r1, #31]
            sum1 += cols_8b[8]*ksrc[34];
 801440c:	f994 4020 	ldrsb.w	r4, [r4, #32]
            sum1 += cols_8b[2]*ksrc[35];
 8014410:	f991 6020 	ldrsb.w	r6, [r1, #32]
            sum0 += cols_8b[1]*ksrc[36];
 8014414:	fb18 2205 	smlabb	r2, r8, r5, r2
            sum0 += cols_8b[2]*ksrc[37];
 8014418:	f99b 3025 	ldrsb.w	r3, [fp, #37]	; 0x25
            sum1 += cols_8b[8]*ksrc[34];
 801441c:	fb1c 7404 	smlabb	r4, ip, r4, r7
            sum1 += cols_8b[3]*ksrc[36];
 8014420:	f991 9021 	ldrsb.w	r9, [r1, #33]	; 0x21
            sum0 += cols_8b[3]*ksrc[38];
 8014424:	f99b 8026 	ldrsb.w	r8, [fp, #38]	; 0x26
            sum0 += cols_8b[2]*ksrc[37];
 8014428:	fb16 2203 	smlabb	r2, r6, r3, r2
            sum1 += cols_8b[2]*ksrc[35];
 801442c:	fb10 4406 	smlabb	r4, r0, r6, r4
            sum1 += cols_8b[4]*ksrc[37];
 8014430:	f991 a022 	ldrsb.w	sl, [r1, #34]	; 0x22
            sum0 += cols_8b[4]*ksrc[39];
 8014434:	f99b c027 	ldrsb.w	ip, [fp, #39]	; 0x27
            sum0 += cols_8b[3]*ksrc[38];
 8014438:	fb19 2208 	smlabb	r2, r9, r8, r2
            sum1 += cols_8b[3]*ksrc[36];
 801443c:	fb15 4009 	smlabb	r0, r5, r9, r4
            sum1 += cols_8b[5]*ksrc[38];
 8014440:	f991 e023 	ldrsb.w	lr, [r1, #35]	; 0x23
            sum0 += cols_8b[4]*ksrc[39];
 8014444:	fb1a 220c 	smlabb	r2, sl, ip, r2
            sum0 += cols_8b[5]*ksrc[40];
 8014448:	f99b 6028 	ldrsb.w	r6, [fp, #40]	; 0x28
            sum1 += cols_8b[4]*ksrc[37];
 801444c:	fb13 030a 	smlabb	r3, r3, sl, r0
 8014450:	9c01      	ldr	r4, [sp, #4]
 8014452:	9d07      	ldr	r5, [sp, #28]
            sum0 += cols_8b[5]*ksrc[40];
 8014454:	fb1e 2206 	smlabb	r2, lr, r6, r2
            sum1 += cols_8b[6]*ksrc[39];
 8014458:	f991 7024 	ldrsb.w	r7, [r1, #36]	; 0x24
            sum1 += cols_8b[5]*ksrc[38];
 801445c:	fb18 3e0e 	smlabb	lr, r8, lr, r3
 8014460:	442c      	add	r4, r5
            sum0 = (float) sum0 * *scales;
 8014462:	9b29      	ldr	r3, [sp, #164]	; 0xa4
            sum0 += cols_8b[6]*ksrc[41];
 8014464:	f99b 5029 	ldrsb.w	r5, [fp, #41]	; 0x29
            sum1 += cols_8b[7]*ksrc[40];
 8014468:	f991 9025 	ldrsb.w	r9, [r1, #37]	; 0x25
            sum1 += cols_8b[8]*ksrc[41];
 801446c:	f991 0026 	ldrsb.w	r0, [r1, #38]	; 0x26
            sum0 += cols_8b[6]*ksrc[41];
 8014470:	fb17 2105 	smlabb	r1, r7, r5, r2
            sum0 += cols_8b[0]*ksrc[42];
 8014474:	f99b a02a 	ldrsb.w	sl, [fp, #42]	; 0x2a
            sum0 = (float) sum0 * *scales;
 8014478:	ed93 7a00 	vldr	s14, [r3]
            sum0 += cols_8b[0]*ksrc[42];
 801447c:	f994 2024 	ldrsb.w	r2, [r4, #36]	; 0x24
 8014480:	9b01      	ldr	r3, [sp, #4]
 8014482:	fb12 120a 	smlabb	r2, r2, sl, r1
            sum0 += cols_8b[1]*ksrc[43];
 8014486:	f99b 802b 	ldrsb.w	r8, [fp, #43]	; 0x2b
 801448a:	f994 1025 	ldrsb.w	r1, [r4, #37]	; 0x25
 801448e:	3304      	adds	r3, #4
 8014490:	fb11 2208 	smlabb	r2, r1, r8, r2
 8014494:	9301      	str	r3, [sp, #4]
            sum1 += cols_8b[6]*ksrc[39];
 8014496:	fb1c e307 	smlabb	r3, ip, r7, lr
            sum1 += cols_8b[2]*ksrc[42];
 801449a:	f994 c026 	ldrsb.w	ip, [r4, #38]	; 0x26
            sum0 += cols_8b[2]*ksrc[44];
 801449e:	f99b e02c 	ldrsb.w	lr, [fp, #44]	; 0x2c
            sum1 += cols_8b[7]*ksrc[40];
 80144a2:	fb16 3309 	smlabb	r3, r6, r9, r3
            sum1 += cols_8b[3]*ksrc[43];
 80144a6:	f994 6027 	ldrsb.w	r6, [r4, #39]	; 0x27
            sum0 += cols_8b[2]*ksrc[44];
 80144aa:	fb1c 220e 	smlabb	r2, ip, lr, r2
            sum0 += cols_8b[3]*ksrc[45];
 80144ae:	f99b 702d 	ldrsb.w	r7, [fp, #45]	; 0x2d
            sum1 += cols_8b[4]*ksrc[44];
 80144b2:	f994 9028 	ldrsb.w	r9, [r4, #40]	; 0x28
            sum1 += cols_8b[8]*ksrc[41];
 80144b6:	fb15 3300 	smlabb	r3, r5, r0, r3
            sum0 += cols_8b[4]*ksrc[46];
 80144ba:	f99b 102e 	ldrsb.w	r1, [fp, #46]	; 0x2e
            sum0 += cols_8b[3]*ksrc[45];
 80144be:	fb16 2207 	smlabb	r2, r6, r7, r2
            sum1 += cols_8b[2]*ksrc[42];
 80144c2:	fb1a 330c 	smlabb	r3, sl, ip, r3
            sum1 += cols_8b[5]*ksrc[45];
 80144c6:	f994 a029 	ldrsb.w	sl, [r4, #41]	; 0x29
            sum0 += cols_8b[5]*ksrc[47];
 80144ca:	f99b c02f 	ldrsb.w	ip, [fp, #47]	; 0x2f
            sum0 += cols_8b[4]*ksrc[46];
 80144ce:	fb19 2201 	smlabb	r2, r9, r1, r2
            sum1 += cols_8b[6]*ksrc[46];
 80144d2:	f994 502a 	ldrsb.w	r5, [r4, #42]	; 0x2a
            sum1 += cols_8b[3]*ksrc[43];
 80144d6:	fb18 3806 	smlabb	r8, r8, r6, r3
            sum0 += cols_8b[5]*ksrc[47];
 80144da:	fb1a 230c 	smlabb	r3, sl, ip, r2
            sum0 += cols_8b[6]*ksrc[48];
 80144de:	f99b 2030 	ldrsb.w	r2, [fp, #48]	; 0x30
            sum1 += cols_8b[4]*ksrc[44];
 80144e2:	fb1e 8809 	smlabb	r8, lr, r9, r8
            sum0 += cols_8b[6]*ksrc[48];
 80144e6:	fb15 3002 	smlabb	r0, r5, r2, r3
            sum1 += cols_8b[5]*ksrc[45];
 80144ea:	fb17 880a 	smlabb	r8, r7, sl, r8
            sum0 += cols_8b[6]*ksrc[48];
 80144ee:	ee07 0a90 	vmov	s15, r0
            sum1 += cols_8b[7]*ksrc[47];
 80144f2:	f994 002b 	ldrsb.w	r0, [r4, #43]	; 0x2b
            sum1 += cols_8b[6]*ksrc[46];
 80144f6:	fb11 8805 	smlabb	r8, r1, r5, r8
            sum1 += cols_8b[8]*ksrc[48];
 80144fa:	f994 402c 	ldrsb.w	r4, [r4, #44]	; 0x2c
            sum0 = (float) sum0 * *scales;
 80144fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8014502:	9906      	ldr	r1, [sp, #24]
            sum1 += cols_8b[7]*ksrc[47];
 8014504:	fb1c 8800 	smlabb	r8, ip, r0, r8
            sum0 += output_offset;
 8014508:	982b      	ldr	r0, [sp, #172]	; 0xac
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801450a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
            sum0 = (float) sum0 * *scales;
 801450c:	ee67 7a87 	vmul.f32	s15, s15, s14
            sum1 += cols_8b[8]*ksrc[48];
 8014510:	fb12 8804 	smlabb	r8, r2, r4, r8
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8014514:	1b4b      	subs	r3, r1, r5
            sum0 = (float) sum0 * *scales;
 8014516:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801451a:	ee17 2a90 	vmov	r2, s15
            sum1 = (float) sum1 * *scales;
 801451e:	ee07 8a90 	vmov	s15, r8
            sum0 += output_offset;
 8014522:	4402      	add	r2, r0
            sum0 = MAX(sum0, activation_min);
 8014524:	982c      	ldr	r0, [sp, #176]	; 0xb0
            sum1 = (float) sum1 * *scales;
 8014526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum0 = MAX(sum0, activation_min);
 801452a:	4282      	cmp	r2, r0
 801452c:	bfb8      	it	lt
 801452e:	4602      	movlt	r2, r0
            sum0 = MIN(sum0, activation_max);
 8014530:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8014532:	4282      	cmp	r2, r0
 8014534:	bfa8      	it	ge
 8014536:	4602      	movge	r2, r0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8014538:	9809      	ldr	r0, [sp, #36]	; 0x24
 801453a:	541a      	strb	r2, [r3, r0]
            sum1 = (float) sum1 * *scales;
 801453c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801453e:	ed92 7a00 	vldr	s14, [r2]
            sum1 += output_offset;
 8014542:	9a2b      	ldr	r2, [sp, #172]	; 0xac
            sum1 = (float) sum1 * *scales;
 8014544:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014548:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801454c:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 8014550:	4413      	add	r3, r2
            sum1 = MAX(sum1, activation_min);
 8014552:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8014554:	4293      	cmp	r3, r2
 8014556:	bfb8      	it	lt
 8014558:	4613      	movlt	r3, r2
            sum1 = MIN(sum1, activation_max);
 801455a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 801455c:	4293      	cmp	r3, r2
 801455e:	bfa8      	it	ge
 8014560:	4613      	movge	r3, r2
 8014562:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014564:	188a      	adds	r2, r1, r2
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8014566:	700b      	strb	r3, [r1, #0]
        for (j = 0; j < output_x / 2; j++) {
 8014568:	9b01      	ldr	r3, [sp, #4]
 801456a:	9206      	str	r2, [sp, #24]
 801456c:	9a08      	ldr	r2, [sp, #32]
 801456e:	429a      	cmp	r2, r3
 8014570:	f47f adfd 	bne.w	801416e <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0xb6>
 8014574:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8014576:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8014578:	4413      	add	r3, r2
 801457a:	932e      	str	r3, [sp, #184]	; 0xb8
 801457c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
        if (output_x & 1) {
 801457e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014580:	3301      	adds	r3, #1
 8014582:	930f      	str	r3, [sp, #60]	; 0x3c
 8014584:	2a00      	cmp	r2, #0
 8014586:	f000 816f 	beq.w	8014868 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x7b0>
            q31_t sum = bias[0] + biasR[0];
 801458a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
            cols_8b += column_x + 6;
 801458c:	9e12      	ldr	r6, [sp, #72]	; 0x48
            q31_t sum = bias[0] + biasR[0];
 801458e:	6813      	ldr	r3, [r2, #0]
 8014590:	9910      	ldr	r1, [sp, #64]	; 0x40
            sum += cols_8b[0]*ksrc[7];
 8014592:	4637      	mov	r7, r6
            cols_8b += column_x + 6;
 8014594:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8014596:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8014598:	1990      	adds	r0, r2, r6
            q31_t sum = bias[0] + biasR[0];
 801459a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801459c:	4421      	add	r1, r4
            sum += cols_8b[0]*ksrc[0];
 801459e:	f99b 5000 	ldrsb.w	r5, [fp]
            q31_t sum = bias[0] + biasR[0];
 80145a2:	6812      	ldr	r2, [r2, #0]
 80145a4:	9110      	str	r1, [sp, #64]	; 0x40
            sum += cols_8b[0]*ksrc[0];
 80145a6:	992e      	ldr	r1, [sp, #184]	; 0xb8
            q31_t sum = bias[0] + biasR[0];
 80145a8:	4413      	add	r3, r2
            sum += cols_8b[1]*ksrc[1];
 80145aa:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum += cols_8b[0]*ksrc[0];
 80145ac:	f991 4000 	ldrsb.w	r4, [r1]
            cols_8b += column_x + 6;
 80145b0:	1981      	adds	r1, r0, r6
            sum += cols_8b[1]*ksrc[1];
 80145b2:	f992 2001 	ldrsb.w	r2, [r2, #1]
            sum += cols_8b[0]*ksrc[0];
 80145b6:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[1];
 80145ba:	f99b 5001 	ldrsb.w	r5, [fp, #1]
            sum += cols_8b[2]*ksrc[2];
 80145be:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
            sum += cols_8b[1]*ksrc[1];
 80145c0:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[2];
 80145c4:	f99b 5002 	ldrsb.w	r5, [fp, #2]
 80145c8:	f994 4002 	ldrsb.w	r4, [r4, #2]
            sum += cols_8b[3]*ksrc[3];
 80145cc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum += cols_8b[2]*ksrc[2];
 80145ce:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[3];
 80145d2:	f99b 5003 	ldrsb.w	r5, [fp, #3]
 80145d6:	f992 2003 	ldrsb.w	r2, [r2, #3]
            sum += cols_8b[4]*ksrc[4];
 80145da:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
            sum += cols_8b[3]*ksrc[3];
 80145dc:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[4];
 80145e0:	f99b 5004 	ldrsb.w	r5, [fp, #4]
 80145e4:	f994 4004 	ldrsb.w	r4, [r4, #4]
            sum += cols_8b[5]*ksrc[5];
 80145e8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum += cols_8b[4]*ksrc[4];
 80145ea:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[5];
 80145ee:	f99b 5005 	ldrsb.w	r5, [fp, #5]
 80145f2:	f992 2005 	ldrsb.w	r2, [r2, #5]
            sum += cols_8b[6]*ksrc[6];
 80145f6:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
            sum += cols_8b[5]*ksrc[5];
 80145f8:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[6]*ksrc[6];
 80145fc:	f99b 5006 	ldrsb.w	r5, [fp, #6]
 8014600:	f994 4006 	ldrsb.w	r4, [r4, #6]
            sum += cols_8b[0]*ksrc[7];
 8014604:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            sum += cols_8b[6]*ksrc[6];
 8014606:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[0]*ksrc[7];
 801460a:	5792      	ldrsb	r2, [r2, r6]
 801460c:	f99b 5007 	ldrsb.w	r5, [fp, #7]
            sum += cols_8b[1]*ksrc[8];
 8014610:	f990 4001 	ldrsb.w	r4, [r0, #1]
            sum += cols_8b[0]*ksrc[7];
 8014614:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[1]*ksrc[8];
 8014618:	f99b 5008 	ldrsb.w	r5, [fp, #8]
            sum += cols_8b[2]*ksrc[9];
 801461c:	f990 2002 	ldrsb.w	r2, [r0, #2]
            sum += cols_8b[1]*ksrc[8];
 8014620:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[9];
 8014624:	f99b 5009 	ldrsb.w	r5, [fp, #9]
            sum += cols_8b[3]*ksrc[10];
 8014628:	f990 4003 	ldrsb.w	r4, [r0, #3]
            sum += cols_8b[2]*ksrc[9];
 801462c:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[3]*ksrc[10];
 8014630:	f99b 500a 	ldrsb.w	r5, [fp, #10]
            sum += cols_8b[4]*ksrc[11];
 8014634:	f990 2004 	ldrsb.w	r2, [r0, #4]
            sum += cols_8b[3]*ksrc[10];
 8014638:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[4]*ksrc[11];
 801463c:	f99b 500b 	ldrsb.w	r5, [fp, #11]
            sum += cols_8b[5]*ksrc[12];
 8014640:	f990 4005 	ldrsb.w	r4, [r0, #5]
            sum += cols_8b[4]*ksrc[11];
 8014644:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[5]*ksrc[12];
 8014648:	f99b 500c 	ldrsb.w	r5, [fp, #12]
            sum += cols_8b[6]*ksrc[13];
 801464c:	f990 2006 	ldrsb.w	r2, [r0, #6]
            sum += cols_8b[5]*ksrc[12];
 8014650:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[6]*ksrc[13];
 8014654:	f99b 500d 	ldrsb.w	r5, [fp, #13]
            sum += cols_8b[0]*ksrc[14];
 8014658:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
            sum += cols_8b[6]*ksrc[13];
 801465a:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[0]*ksrc[14];
 801465e:	f99b 500e 	ldrsb.w	r5, [fp, #14]
 8014662:	f914 4016 	ldrsb.w	r4, [r4, r6, lsl #1]
            sum += cols_8b[1]*ksrc[15];
 8014666:	f991 2001 	ldrsb.w	r2, [r1, #1]
            sum += cols_8b[0]*ksrc[14];
 801466a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[15];
 801466e:	f99b 500f 	ldrsb.w	r5, [fp, #15]
            sum += cols_8b[2]*ksrc[16];
 8014672:	f991 4002 	ldrsb.w	r4, [r1, #2]
            sum += cols_8b[1]*ksrc[15];
 8014676:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[16];
 801467a:	f99b 5010 	ldrsb.w	r5, [fp, #16]
            sum += cols_8b[3]*ksrc[17];
 801467e:	f991 2003 	ldrsb.w	r2, [r1, #3]
            sum += cols_8b[2]*ksrc[16];
 8014682:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[17];
 8014686:	f99b 5011 	ldrsb.w	r5, [fp, #17]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 801468a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
            sum += cols_8b[4]*ksrc[18];
 801468c:	f991 4004 	ldrsb.w	r4, [r1, #4]
            sum += cols_8b[3]*ksrc[17];
 8014690:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[18];
 8014694:	f99b 5012 	ldrsb.w	r5, [fp, #18]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 8014698:	46b4      	mov	ip, r6
            sum += cols_8b[5]*ksrc[19];
 801469a:	f991 2005 	ldrsb.w	r2, [r1, #5]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 801469e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
            sum += cols_8b[4]*ksrc[18];
 80146a0:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[19];
 80146a4:	f99b 5013 	ldrsb.w	r5, [fp, #19]
            sum += cols_8b[6]*ksrc[20];
 80146a8:	f991 4006 	ldrsb.w	r4, [r1, #6]
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 80146ac:	44b4      	add	ip, r6
            sum += cols_8b[5]*ksrc[19];
 80146ae:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[6]*ksrc[20];
 80146b2:	f99b 6014 	ldrsb.w	r6, [fp, #20]
            cols_8b += column_x + 6;
 80146b6:	19ca      	adds	r2, r1, r7
            sum += cols_8b[0]*ksrc[21];
 80146b8:	f910 0017 	ldrsb.w	r0, [r0, r7, lsl #1]
            sum += cols_8b[6]*ksrc[20];
 80146bc:	fb14 3506 	smlabb	r5, r4, r6, r3
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 80146c0:	f8cd c0b8 	str.w	ip, [sp, #184]	; 0xb8
            sum += cols_8b[0]*ksrc[21];
 80146c4:	f99b 3015 	ldrsb.w	r3, [fp, #21]
            sum += cols_8b[1]*ksrc[22];
 80146c8:	f992 7001 	ldrsb.w	r7, [r2, #1]
            sum += cols_8b[0]*ksrc[21];
 80146cc:	fb10 5503 	smlabb	r5, r0, r3, r5
            sum += cols_8b[1]*ksrc[22];
 80146d0:	f99b 3016 	ldrsb.w	r3, [fp, #22]
            sum += cols_8b[2]*ksrc[23];
 80146d4:	f992 4002 	ldrsb.w	r4, [r2, #2]
            sum += cols_8b[1]*ksrc[22];
 80146d8:	fb17 5503 	smlabb	r5, r7, r3, r5
            sum += cols_8b[2]*ksrc[23];
 80146dc:	f99b 0017 	ldrsb.w	r0, [fp, #23]
            sum += cols_8b[3]*ksrc[24];
 80146e0:	f992 3003 	ldrsb.w	r3, [r2, #3]
            sum += cols_8b[2]*ksrc[23];
 80146e4:	fb14 5500 	smlabb	r5, r4, r0, r5
            sum += cols_8b[3]*ksrc[24];
 80146e8:	f99b 0018 	ldrsb.w	r0, [fp, #24]
            sum += cols_8b[4]*ksrc[25];
 80146ec:	f992 4004 	ldrsb.w	r4, [r2, #4]
            sum += cols_8b[3]*ksrc[24];
 80146f0:	fb13 5500 	smlabb	r5, r3, r0, r5
            sum += cols_8b[4]*ksrc[25];
 80146f4:	f99b 0019 	ldrsb.w	r0, [fp, #25]
            sum += cols_8b[5]*ksrc[26];
 80146f8:	f992 3005 	ldrsb.w	r3, [r2, #5]
            sum += cols_8b[4]*ksrc[25];
 80146fc:	fb14 5500 	smlabb	r5, r4, r0, r5
            sum += cols_8b[5]*ksrc[26];
 8014700:	f99b 401a 	ldrsb.w	r4, [fp, #26]
            sum += cols_8b[0]*ksrc[28];
 8014704:	9f12      	ldr	r7, [sp, #72]	; 0x48
            sum += cols_8b[6]*ksrc[27];
 8014706:	f992 0006 	ldrsb.w	r0, [r2, #6]
            sum += cols_8b[5]*ksrc[26];
 801470a:	fb13 5404 	smlabb	r4, r3, r4, r5
            sum += cols_8b[6]*ksrc[27];
 801470e:	f99b 301b 	ldrsb.w	r3, [fp, #27]
            sum += cols_8b[0]*ksrc[28];
 8014712:	f911 5017 	ldrsb.w	r5, [r1, r7, lsl #1]
            cols_8b += column_x + 6;
 8014716:	19d1      	adds	r1, r2, r7
            sum += cols_8b[6]*ksrc[27];
 8014718:	fb10 4303 	smlabb	r3, r0, r3, r4
            sum += cols_8b[0]*ksrc[28];
 801471c:	f99b 401c 	ldrsb.w	r4, [fp, #28]
            sum += cols_8b[1]*ksrc[29];
 8014720:	f991 0001 	ldrsb.w	r0, [r1, #1]
            sum += cols_8b[0]*ksrc[28];
 8014724:	fb15 3304 	smlabb	r3, r5, r4, r3
            sum += cols_8b[1]*ksrc[29];
 8014728:	f99b 501d 	ldrsb.w	r5, [fp, #29]
            sum += cols_8b[2]*ksrc[30];
 801472c:	f991 4002 	ldrsb.w	r4, [r1, #2]
            sum += cols_8b[1]*ksrc[29];
 8014730:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[2]*ksrc[30];
 8014734:	f99b 501e 	ldrsb.w	r5, [fp, #30]
            sum += cols_8b[3]*ksrc[31];
 8014738:	f991 0003 	ldrsb.w	r0, [r1, #3]
            sum += cols_8b[2]*ksrc[30];
 801473c:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[31];
 8014740:	f99b 501f 	ldrsb.w	r5, [fp, #31]
            sum += cols_8b[4]*ksrc[32];
 8014744:	f991 4004 	ldrsb.w	r4, [r1, #4]
            sum += cols_8b[3]*ksrc[31];
 8014748:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[4]*ksrc[32];
 801474c:	f99b 5020 	ldrsb.w	r5, [fp, #32]
            sum += cols_8b[5]*ksrc[33];
 8014750:	f991 0005 	ldrsb.w	r0, [r1, #5]
            sum += cols_8b[4]*ksrc[32];
 8014754:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[33];
 8014758:	f99b 6021 	ldrsb.w	r6, [fp, #33]	; 0x21
            sum += cols_8b[6]*ksrc[34];
 801475c:	f991 4006 	ldrsb.w	r4, [r1, #6]
            sum += cols_8b[5]*ksrc[33];
 8014760:	fb10 3006 	smlabb	r0, r0, r6, r3
            sum += cols_8b[6]*ksrc[34];
 8014764:	f99b 5022 	ldrsb.w	r5, [fp, #34]	; 0x22
            cols_8b += column_x + 6;
 8014768:	19cb      	adds	r3, r1, r7
            sum += cols_8b[0]*ksrc[35];
 801476a:	f912 2017 	ldrsb.w	r2, [r2, r7, lsl #1]
            sum += cols_8b[6]*ksrc[34];
 801476e:	fb14 0605 	smlabb	r6, r4, r5, r0
            sum += cols_8b[0]*ksrc[35];
 8014772:	f99b 0023 	ldrsb.w	r0, [fp, #35]	; 0x23
            sum += cols_8b[1]*ksrc[36];
 8014776:	f993 7001 	ldrsb.w	r7, [r3, #1]
            sum += cols_8b[0]*ksrc[35];
 801477a:	fb12 6600 	smlabb	r6, r2, r0, r6
            sum += cols_8b[1]*ksrc[36];
 801477e:	f99b 4024 	ldrsb.w	r4, [fp, #36]	; 0x24
            sum += cols_8b[2]*ksrc[37];
 8014782:	f993 0002 	ldrsb.w	r0, [r3, #2]
            sum += cols_8b[1]*ksrc[36];
 8014786:	fb17 6604 	smlabb	r6, r7, r4, r6
            sum += cols_8b[2]*ksrc[37];
 801478a:	f99b 2025 	ldrsb.w	r2, [fp, #37]	; 0x25
            sum += cols_8b[3]*ksrc[38];
 801478e:	f993 4003 	ldrsb.w	r4, [r3, #3]
            sum += cols_8b[2]*ksrc[37];
 8014792:	fb10 6602 	smlabb	r6, r0, r2, r6
            sum += cols_8b[3]*ksrc[38];
 8014796:	f99b 2026 	ldrsb.w	r2, [fp, #38]	; 0x26
            sum += cols_8b[4]*ksrc[39];
 801479a:	f993 0004 	ldrsb.w	r0, [r3, #4]
            sum += cols_8b[3]*ksrc[38];
 801479e:	fb14 6602 	smlabb	r6, r4, r2, r6
            sum += cols_8b[4]*ksrc[39];
 80147a2:	f99b 4027 	ldrsb.w	r4, [fp, #39]	; 0x27
            sum += cols_8b[5]*ksrc[40];
 80147a6:	f993 5005 	ldrsb.w	r5, [r3, #5]
            sum += cols_8b[4]*ksrc[39];
 80147aa:	fb10 6404 	smlabb	r4, r0, r4, r6
            sum += cols_8b[5]*ksrc[40];
 80147ae:	f99b 0028 	ldrsb.w	r0, [fp, #40]	; 0x28
            cols_8b += column_x + 6;
 80147b2:	9f12      	ldr	r7, [sp, #72]	; 0x48
            sum += cols_8b[5]*ksrc[40];
 80147b4:	fb15 4000 	smlabb	r0, r5, r0, r4
            sum += cols_8b[6]*ksrc[41];
 80147b8:	f993 2006 	ldrsb.w	r2, [r3, #6]
 80147bc:	f99b 5029 	ldrsb.w	r5, [fp, #41]	; 0x29
            cols_8b += column_x + 6;
 80147c0:	443b      	add	r3, r7
            sum += cols_8b[0]*ksrc[42];
 80147c2:	f911 4017 	ldrsb.w	r4, [r1, r7, lsl #1]
            sum += cols_8b[6]*ksrc[41];
 80147c6:	fb12 0205 	smlabb	r2, r2, r5, r0
            sum += cols_8b[0]*ksrc[42];
 80147ca:	f99b 502a 	ldrsb.w	r5, [fp, #42]	; 0x2a
            sum += cols_8b[1]*ksrc[43];
 80147ce:	f993 0001 	ldrsb.w	r0, [r3, #1]
            sum += cols_8b[0]*ksrc[42];
 80147d2:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[1]*ksrc[43];
 80147d6:	f99b 502b 	ldrsb.w	r5, [fp, #43]	; 0x2b
            sum += cols_8b[2]*ksrc[44];
 80147da:	f993 4002 	ldrsb.w	r4, [r3, #2]
            sum += cols_8b[1]*ksrc[43];
 80147de:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[2]*ksrc[44];
 80147e2:	f99b 502c 	ldrsb.w	r5, [fp, #44]	; 0x2c
            sum += cols_8b[3]*ksrc[45];
 80147e6:	f993 0003 	ldrsb.w	r0, [r3, #3]
            sum += cols_8b[2]*ksrc[44];
 80147ea:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[3]*ksrc[45];
 80147ee:	f99b 502d 	ldrsb.w	r5, [fp, #45]	; 0x2d
            sum += cols_8b[4]*ksrc[46];
 80147f2:	f993 4004 	ldrsb.w	r4, [r3, #4]
            sum += cols_8b[3]*ksrc[45];
 80147f6:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[4]*ksrc[46];
 80147fa:	f99b 502e 	ldrsb.w	r5, [fp, #46]	; 0x2e
            sum += cols_8b[5]*ksrc[47];
 80147fe:	f993 0005 	ldrsb.w	r0, [r3, #5]
            sum += cols_8b[4]*ksrc[46];
 8014802:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[5]*ksrc[47];
 8014806:	f99b 502f 	ldrsb.w	r5, [fp, #47]	; 0x2f
            sum += cols_8b[6]*ksrc[48];
 801480a:	f993 3006 	ldrsb.w	r3, [r3, #6]
            sum += cols_8b[5]*ksrc[47];
 801480e:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[6]*ksrc[48];
 8014812:	f99b 5030 	ldrsb.w	r5, [fp, #48]	; 0x30
            sum = (float) sum * *scales;
 8014816:	9829      	ldr	r0, [sp, #164]	; 0xa4
            sum += cols_8b[6]*ksrc[48];
 8014818:	fb13 2205 	smlabb	r2, r3, r5, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801481c:	9e11      	ldr	r6, [sp, #68]	; 0x44
            sum = (float) sum * *scales;
 801481e:	ed90 7a00 	vldr	s14, [r0]
 8014822:	ee07 2a90 	vmov	s15, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8014826:	9930      	ldr	r1, [sp, #192]	; 0xc0
 8014828:	9f17      	ldr	r7, [sp, #92]	; 0x5c
            sum = (float) sum * *scales;
 801482a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801482e:	1a71      	subs	r1, r6, r1
            sum += output_offset;
 8014830:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8014832:	443e      	add	r6, r7
            sum = (float) sum * *scales;
 8014834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014838:	9611      	str	r6, [sp, #68]	; 0x44
 801483a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801483e:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8014842:	4413      	add	r3, r2
            sum = MAX(sum, activation_min);
 8014844:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8014846:	4293      	cmp	r3, r2
 8014848:	bfb8      	it	lt
 801484a:	4613      	movlt	r3, r2
            sum = MIN(sum, activation_max);
 801484c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 801484e:	4293      	cmp	r3, r2
 8014850:	bfa8      	it	ge
 8014852:	4613      	movge	r3, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8014854:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014856:	548b      	strb	r3, [r1, r2]
    for (i = 0; i < output_y; i++) {
 8014858:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801485a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801485c:	429a      	cmp	r2, r3
 801485e:	f47f ac68 	bne.w	8014132 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x7a>
    }
}
 8014862:	b01f      	add	sp, #124	; 0x7c
 8014864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 8014868:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 801486a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801486c:	4413      	add	r3, r2
 801486e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014870:	932e      	str	r3, [sp, #184]	; 0xb8
 8014872:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014874:	4413      	add	r3, r2
 8014876:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014878:	9311      	str	r3, [sp, #68]	; 0x44
 801487a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801487c:	4413      	add	r3, r2
    for (i = 0; i < output_y; i++) {
 801487e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014880:	9310      	str	r3, [sp, #64]	; 0x40
 8014882:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014884:	4293      	cmp	r3, r2
 8014886:	f47f ac54 	bne.w	8014132 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x7a>
}
 801488a:	b01f      	add	sp, #124	; 0x7c
 801488c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014890 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>:
{
 8014890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014894:	b093      	sub	sp, #76	; 0x4c
 8014896:	461c      	mov	r4, r3
    for(i = 0; i < input_x + 6; i++){
 8014898:	f101 0e05 	add.w	lr, r1, #5
{
 801489c:	4615      	mov	r5, r2
 801489e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80148a0:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 80148a4:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 80148a8:	e9cd 010b 	strd	r0, r1, [sp, #44]	; 0x2c
 80148ac:	1cd8      	adds	r0, r3, #3
 80148ae:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
    for(i = 0; i < input_x + 6; i++){
 80148b2:	2100      	movs	r1, #0
{
 80148b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80148b6:	f8bd 3098 	ldrh.w	r3, [sp, #152]	; 0x98
 80148ba:	9310      	str	r3, [sp, #64]	; 0x40
 80148bc:	f99d 30a4 	ldrsb.w	r3, [sp, #164]	; 0xa4
    for(i = 0; i < input_x + 6; i++){
 80148c0:	3101      	adds	r1, #1
 80148c2:	4602      	mov	r2, r0
        *cols_8b++ = PAD8;
 80148c4:	f800 3c03 	strb.w	r3, [r0, #-3]
 80148c8:	3003      	adds	r0, #3
    for(i = 0; i < input_x + 6; i++){
 80148ca:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 80148cc:	f800 3c05 	strb.w	r3, [r0, #-5]
        *cols_8b++ = PAD8;
 80148d0:	f800 3c04 	strb.w	r3, [r0, #-4]
    for(i = 0; i < input_x + 6; i++){
 80148d4:	4571      	cmp	r1, lr
 80148d6:	ddf3      	ble.n	80148c0 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x30>
    for(i = 0; i < input_y; i++){
 80148d8:	b1cd      	cbz	r5, 801490e <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x7e>
 80148da:	990c      	ldr	r1, [sp, #48]	; 0x30
 80148dc:	4610      	mov	r0, r2
 80148de:	2600      	movs	r6, #0
 80148e0:	1d8f      	adds	r7, r1, #6
 80148e2:	19d1      	adds	r1, r2, r7
 80148e4:	3601      	adds	r6, #1
        *cols_8b++ = PAD8;//left
 80148e6:	7003      	strb	r3, [r0, #0]
        *cols_8b++ = PAD8;//left
 80148e8:	7043      	strb	r3, [r0, #1]
    for(i = 0; i < input_y; i++){
 80148ea:	fa1f fc86 	uxth.w	ip, r6
        *cols_8b++ = PAD8;//left
 80148ee:	7083      	strb	r3, [r0, #2]
        *cols_8b++ = PAD8;//right
 80148f0:	f801 3c03 	strb.w	r3, [r1, #-3]
 80148f4:	4438      	add	r0, r7
    for(i = 0; i < input_y; i++){
 80148f6:	4565      	cmp	r5, ip
        *cols_8b++ = PAD8;//right
 80148f8:	f801 3c02 	strb.w	r3, [r1, #-2]
        *cols_8b++ = PAD8;//right
 80148fc:	f801 3c01 	strb.w	r3, [r1, #-1]
 8014900:	4439      	add	r1, r7
    for(i = 0; i < input_y; i++){
 8014902:	d8ef      	bhi.n	80148e4 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x54>
 8014904:	1e69      	subs	r1, r5, #1
 8014906:	b289      	uxth	r1, r1
 8014908:	fb01 7707 	mla	r7, r1, r7, r7
 801490c:	443a      	add	r2, r7
 801490e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014910:	1e88      	subs	r0, r1, #2
 8014912:	f64f 71f7 	movw	r1, #65527	; 0xfff7
 8014916:	4288      	cmp	r0, r1
 8014918:	f200 8092 	bhi.w	8014a40 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x1b0>
 801491c:	2000      	movs	r0, #0
 801491e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014920:	4606      	mov	r6, r0
 8014922:	f363 0007 	bfi	r0, r3, #0, #8
 8014926:	f101 0c06 	add.w	ip, r1, #6
 801492a:	4611      	mov	r1, r2
 801492c:	f363 200f 	bfi	r0, r3, #8, #8
 8014930:	ea4f 079c 	mov.w	r7, ip, lsr #2
 8014934:	f363 4017 	bfi	r0, r3, #16, #8
 8014938:	f363 601f 	bfi	r0, r3, #24, #8
 801493c:	3601      	adds	r6, #1
        *cols_8b++ = PAD8;
 801493e:	6008      	str	r0, [r1, #0]
 8014940:	6048      	str	r0, [r1, #4]
 8014942:	310c      	adds	r1, #12
 8014944:	42b7      	cmp	r7, r6
 8014946:	f841 0c04 	str.w	r0, [r1, #-4]
 801494a:	d8f7      	bhi.n	801493c <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xac>
 801494c:	f02c 0003 	bic.w	r0, ip, #3
 8014950:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 8014954:	4560      	cmp	r0, ip
 8014956:	b287      	uxth	r7, r0
 8014958:	eb02 0106 	add.w	r1, r2, r6
 801495c:	d010      	beq.n	8014980 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xf0>
    for(i = 0; i < input_x + 6; i++){
 801495e:	1c78      	adds	r0, r7, #1
        *cols_8b++ = PAD8;
 8014960:	5593      	strb	r3, [r2, r6]
        *cols_8b++ = PAD8;
 8014962:	704b      	strb	r3, [r1, #1]
    for(i = 0; i < input_x + 6; i++){
 8014964:	b282      	uxth	r2, r0
        *cols_8b++ = PAD8;
 8014966:	708b      	strb	r3, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 8014968:	4572      	cmp	r2, lr
 801496a:	dc09      	bgt.n	8014980 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xf0>
 801496c:	1cba      	adds	r2, r7, #2
        *cols_8b++ = PAD8;
 801496e:	70cb      	strb	r3, [r1, #3]
        *cols_8b++ = PAD8;
 8014970:	710b      	strb	r3, [r1, #4]
    for(i = 0; i < input_x + 6; i++){
 8014972:	b292      	uxth	r2, r2
        *cols_8b++ = PAD8;
 8014974:	714b      	strb	r3, [r1, #5]
    for(i = 0; i < input_x + 6; i++){
 8014976:	4596      	cmp	lr, r2
 8014978:	db02      	blt.n	8014980 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xf0>
        *cols_8b++ = PAD8;
 801497a:	718b      	strb	r3, [r1, #6]
        *cols_8b++ = PAD8;
 801497c:	71cb      	strb	r3, [r1, #7]
        *cols_8b++ = PAD8;
 801497e:	720b      	strb	r3, [r1, #8]
    for (c = 0; c < input_ch; c++){
 8014980:	2c00      	cmp	r4, #0
 8014982:	d059      	beq.n	8014a38 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x1a8>
 8014984:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014986:	1e63      	subs	r3, r4, #1
 8014988:	1e56      	subs	r6, r2, #1
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 801498a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 801498e:	b29b      	uxth	r3, r3
 8014990:	b2b6      	uxth	r6, r6
 8014992:	3214      	adds	r2, #20
 8014994:	3301      	adds	r3, #1
 8014996:	1c77      	adds	r7, r6, #1
 8014998:	9211      	str	r2, [sp, #68]	; 0x44
 801499a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801499c:	3607      	adds	r6, #7
 801499e:	fb07 f804 	mul.w	r8, r7, r4
 80149a2:	18d3      	adds	r3, r2, r3
 80149a4:	960d      	str	r6, [sp, #52]	; 0x34
 80149a6:	930e      	str	r3, [sp, #56]	; 0x38
        for(i = 0; i < input_y; i++){
 80149a8:	b1f5      	cbz	r5, 80149e8 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x158>
 80149aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80149ac:	b1e3      	cbz	r3, 80149e8 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x158>
 80149ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80149b0:	f04f 0e00 	mov.w	lr, #0
 80149b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80149b6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80149ba:	eb03 0c02 	add.w	ip, r3, r2
 80149be:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80149c0:	eb07 000c 	add.w	r0, r7, ip
 80149c4:	4662      	mov	r2, ip
 80149c6:	464b      	mov	r3, r9
                *cols_8b++ = *src;// + input_offset;
 80149c8:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 80149cc:	4423      	add	r3, r4
                *cols_8b++ = *src;// + input_offset;
 80149ce:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 80149d2:	4282      	cmp	r2, r0
 80149d4:	d1f8      	bne.n	80149c8 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x138>
 80149d6:	f10e 0e01 	add.w	lr, lr, #1
 80149da:	44c1      	add	r9, r8
 80149dc:	44b4      	add	ip, r6
        for(i = 0; i < input_y; i++){
 80149de:	fa1f f38e 	uxth.w	r3, lr
 80149e2:	429d      	cmp	r5, r3
 80149e4:	d8ec      	bhi.n	80149c0 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x130>
 80149e6:	960d      	str	r6, [sp, #52]	; 0x34
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80149e8:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80149ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80149ec:	9604      	str	r6, [sp, #16]
 80149ee:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80149f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80149f2:	9603      	str	r6, [sp, #12]
 80149f4:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 80149f6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80149f8:	9601      	str	r6, [sp, #4]
 80149fa:	f106 0904 	add.w	r9, r6, #4
 80149fe:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8014a00:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8014a02:	9302      	str	r3, [sp, #8]
        input++;
 8014a04:	3301      	adds	r3, #1
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014a06:	9600      	str	r6, [sp, #0]
        ksrc += 49;
 8014a08:	3631      	adds	r6, #49	; 0x31
        input++;
 8014a0a:	930b      	str	r3, [sp, #44]	; 0x2c
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014a0c:	465b      	mov	r3, fp
 8014a0e:	9207      	str	r2, [sp, #28]
 8014a10:	4652      	mov	r2, sl
 8014a12:	9106      	str	r1, [sp, #24]
 8014a14:	f10b 0b04 	add.w	fp, fp, #4
 8014a18:	9005      	str	r0, [sp, #20]
 8014a1a:	f10a 0a04 	add.w	sl, sl, #4
 8014a1e:	9408      	str	r4, [sp, #32]
 8014a20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014a22:	9810      	ldr	r0, [sp, #64]	; 0x40
        ksrc += 49;
 8014a24:	961c      	str	r6, [sp, #112]	; 0x70
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014a26:	f7ff fb47 	bl	80140b8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq>
    for (c = 0; c < input_ch; c++){
 8014a2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014a2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014a2e:	4293      	cmp	r3, r2
 8014a30:	d002      	beq.n	8014a38 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x1a8>
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8014a32:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
 8014a36:	e7b7      	b.n	80149a8 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x118>
}
 8014a38:	2000      	movs	r0, #0
 8014a3a:	b013      	add	sp, #76	; 0x4c
 8014a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a40:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 8014a42:	2100      	movs	r1, #0
 8014a44:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;
 8014a46:	f802 3c03 	strb.w	r3, [r2, #-3]
        *cols_8b++ = PAD8;
 8014a4a:	f802 3c02 	strb.w	r3, [r2, #-2]
 8014a4e:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 8014a50:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 8014a52:	f802 3c04 	strb.w	r3, [r2, #-4]
    for(i = 0; i < input_x + 6; i++){
 8014a56:	4571      	cmp	r1, lr
 8014a58:	ddf4      	ble.n	8014a44 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x1b4>
 8014a5a:	e791      	b.n	8014980 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xf0>

08014a5c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask>:
    const uint16_t output_y, const uint16_t output_x,
    const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
    q7_t *output, q7_t *output_mask, const int mask_idx, const int32_t output_offset,
    const int32_t activation_min, const int32_t activation_max,
    q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 8014a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a60:	b0a3      	sub	sp, #140	; 0x8c
 8014a62:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    #define STRIDE 2
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 8014a66:	4603      	mov	r3, r0
 8014a68:	9016      	str	r0, [sp, #88]	; 0x58
{
 8014a6a:	f8dd c0b0 	ldr.w	ip, [sp, #176]	; 0xb0
 8014a6e:	f8dd e0d0 	ldr.w	lr, [sp, #208]	; 0xd0
 8014a72:	f8bd 00d4 	ldrh.w	r0, [sp, #212]	; 0xd4
    for (i = 0; i < output_y; i++) {
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	f000 8433 	beq.w	80152e2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x886>
                sum0 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + j * 2) * channel_offset] = sum0;
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014a7c:	2201      	movs	r2, #1
 8014a7e:	4603      	mov	r3, r0
 8014a80:	9e30      	ldr	r6, [sp, #192]	; 0xc0
 8014a82:	1d85      	adds	r5, r0, #6
 8014a84:	fa00 f402 	lsl.w	r4, r0, r2
 8014a88:	4013      	ands	r3, r2
 8014a8a:	40b2      	lsls	r2, r6
        for (j = 0; j < output_x / 2; j++) {
 8014a8c:	084e      	lsrs	r6, r1, #1
 8014a8e:	9420      	str	r4, [sp, #128]	; 0x80
 8014a90:	4404      	add	r4, r0
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014a92:	b2d7      	uxtb	r7, r2
 8014a94:	f1c3 0306 	rsb	r3, r3, #6
 8014a98:	941f      	str	r4, [sp, #124]	; 0x7c
 8014a9a:	0064      	lsls	r4, r4, #1
 8014a9c:	1e4a      	subs	r2, r1, #1
 8014a9e:	901b      	str	r0, [sp, #108]	; 0x6c
 8014aa0:	9421      	str	r4, [sp, #132]	; 0x84
 8014aa2:	00b4      	lsls	r4, r6, #2
 8014aa4:	0080      	lsls	r0, r0, #2
 8014aa6:	9515      	str	r5, [sp, #84]	; 0x54
 8014aa8:	941c      	str	r4, [sp, #112]	; 0x70
 8014aaa:	195d      	adds	r5, r3, r5
 8014aac:	9c36      	ldr	r4, [sp, #216]	; 0xd8
            else
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014aae:	43fb      	mvns	r3, r7
 8014ab0:	901e      	str	r0, [sp, #120]	; 0x78
 8014ab2:	fb04 f202 	mul.w	r2, r4, r2
        for (j = 0; j < output_x / 2; j++) {
 8014ab6:	9617      	str	r6, [sp, #92]	; 0x5c
 8014ab8:	9212      	str	r2, [sp, #72]	; 0x48
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014aba:	b2da      	uxtb	r2, r3
 8014abc:	4603      	mov	r3, r0
 8014abe:	981b      	ldr	r0, [sp, #108]	; 0x6c
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014ac0:	9711      	str	r7, [sp, #68]	; 0x44
 8014ac2:	4403      	add	r3, r0
 8014ac4:	9519      	str	r5, [sp, #100]	; 0x64
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014ac6:	920c      	str	r2, [sp, #48]	; 0x30
 8014ac8:	931d      	str	r3, [sp, #116]	; 0x74
 8014aca:	f001 0301 	and.w	r3, r1, #1
 8014ace:	9414      	str	r4, [sp, #80]	; 0x50
 8014ad0:	9318      	str	r3, [sp, #96]	; 0x60
 8014ad2:	4623      	mov	r3, r4
 8014ad4:	fb03 f301 	mul.w	r3, r3, r1
 8014ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8014ada:	0063      	lsls	r3, r4, #1
 8014adc:	9310      	str	r3, [sp, #64]	; 0x40
    for (i = 0; i < output_y; i++) {
 8014ade:	2300      	movs	r3, #0
 8014ae0:	9313      	str	r3, [sp, #76]	; 0x4c
        for (j = 0; j < output_x / 2; j++) {
 8014ae2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	f000 8287 	beq.w	8014ff8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x59c>
 8014aea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014aec:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8014aee:	4473      	add	r3, lr
 8014af0:	9301      	str	r3, [sp, #4]
 8014af2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014af4:	4473      	add	r3, lr
 8014af6:	9303      	str	r3, [sp, #12]
 8014af8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014afa:	4473      	add	r3, lr
 8014afc:	9302      	str	r3, [sp, #8]
 8014afe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b00:	4473      	add	r3, lr
 8014b02:	9308      	str	r3, [sp, #32]
 8014b04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014b06:	4473      	add	r3, lr
 8014b08:	9306      	str	r3, [sp, #24]
 8014b0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b0c:	eb0e 0703 	add.w	r7, lr, r3
 8014b10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014b12:	1a9a      	subs	r2, r3, r2
 8014b14:	9305      	str	r3, [sp, #20]
 8014b16:	9707      	str	r7, [sp, #28]
 8014b18:	9204      	str	r2, [sp, #16]
 8014b1a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014b1c:	4472      	add	r2, lr
 8014b1e:	920d      	str	r2, [sp, #52]	; 0x34
 8014b20:	e05b      	b.n	8014bda <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x17e>
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	461d      	mov	r5, r3
 8014b26:	bfb8      	it	lt
 8014b28:	1ddd      	addlt	r5, r3, #7
 8014b2a:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014b2c:	10ed      	asrs	r5, r5, #3
 8014b2e:	eb03 0805 	add.w	r8, r3, r5
            if (sum0 > activation_max){
 8014b32:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8014b34:	4283      	cmp	r3, r0
 8014b36:	f2c0 823c 	blt.w	8014fb2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x556>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8014b3a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8014b3c:	9904      	ldr	r1, [sp, #16]
 8014b3e:	5458      	strb	r0, [r3, r1]
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014b40:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014b42:	5d58      	ldrb	r0, [r3, r5]
 8014b44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014b46:	4318      	orrs	r0, r3
 8014b48:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014b4a:	5558      	strb	r0, [r3, r5]

            sum1 = (float) sum1 * *scales;
 8014b4c:	ee07 2a90 	vmov	s15, r2
 8014b50:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
            sum1 += output_offset;
 8014b52:	9a31      	ldr	r2, [sp, #196]	; 0xc4
            sum1 = (float) sum1 * *scales;
 8014b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b58:	ed93 7a00 	vldr	s14, [r3]
 8014b5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014b60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b64:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 8014b68:	4413      	add	r3, r2
            mask_value = 1;
            if (sum1 < activation_min){
 8014b6a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8014b6c:	429a      	cmp	r2, r3
 8014b6e:	f340 822b 	ble.w	8014fc8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x56c>
 8014b72:	9b05      	ldr	r3, [sp, #20]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	461a      	mov	r2, r3
 8014b78:	bfb8      	it	lt
 8014b7a:	1dda      	addlt	r2, r3, #7
 8014b7c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014b7e:	eb03 02e2 	add.w	r2, r3, r2, asr #3
                sum1 = activation_min;
                mask_value = 0;
            }
            if (sum1 > activation_max){
 8014b82:	e9dd 3132 	ldrd	r3, r1, [sp, #200]	; 0xc8
 8014b86:	428b      	cmp	r3, r1
 8014b88:	dd00      	ble.n	8014b8c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x130>
                sum1 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8014b8a:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8014b8c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8014b8e:	9805      	ldr	r0, [sp, #20]
 8014b90:	540b      	strb	r3, [r1, r0]
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8014b92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b94:	7813      	ldrb	r3, [r2, #0]
 8014b96:	400b      	ands	r3, r1
 8014b98:	7013      	strb	r3, [r2, #0]
 8014b9a:	9a05      	ldr	r2, [sp, #20]
 8014b9c:	9b01      	ldr	r3, [sp, #4]
 8014b9e:	4611      	mov	r1, r2
 8014ba0:	9a04      	ldr	r2, [sp, #16]

            cols_8b_iterptr += STRIDE * 2;
 8014ba2:	f10e 0e04 	add.w	lr, lr, #4
 8014ba6:	3304      	adds	r3, #4
 8014ba8:	9301      	str	r3, [sp, #4]
 8014baa:	9b03      	ldr	r3, [sp, #12]
 8014bac:	3304      	adds	r3, #4
 8014bae:	9303      	str	r3, [sp, #12]
 8014bb0:	9b02      	ldr	r3, [sp, #8]
 8014bb2:	3304      	adds	r3, #4
 8014bb4:	9302      	str	r3, [sp, #8]
 8014bb6:	9b08      	ldr	r3, [sp, #32]
 8014bb8:	3304      	adds	r3, #4
 8014bba:	9308      	str	r3, [sp, #32]
 8014bbc:	9b06      	ldr	r3, [sp, #24]
 8014bbe:	3304      	adds	r3, #4
 8014bc0:	9306      	str	r3, [sp, #24]
 8014bc2:	9b07      	ldr	r3, [sp, #28]
 8014bc4:	3304      	adds	r3, #4
 8014bc6:	9307      	str	r3, [sp, #28]
 8014bc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014bca:	4419      	add	r1, r3
 8014bcc:	441a      	add	r2, r3
        for (j = 0; j < output_x / 2; j++) {
 8014bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014bd0:	9105      	str	r1, [sp, #20]
 8014bd2:	459e      	cmp	lr, r3
 8014bd4:	9204      	str	r2, [sp, #16]
 8014bd6:	f000 820f 	beq.w	8014ff8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x59c>
            q31_t sum0 = bias[0] + biasR[0];
 8014bda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014bdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	6812      	ldr	r2, [r2, #0]
            sum0 += cols_8b[0]*ksrc[0];
 8014be2:	f99c 5000 	ldrsb.w	r5, [ip]
            q31_t sum0 = bias[0] + biasR[0];
 8014be6:	441a      	add	r2, r3
            sum0 += cols_8b[0]*ksrc[0];
 8014be8:	f99e 1000 	ldrsb.w	r1, [lr]
            sum0 += cols_8b[1]*ksrc[1];
 8014bec:	f99c 8001 	ldrsb.w	r8, [ip, #1]
            sum0 += cols_8b[0]*ksrc[0];
 8014bf0:	fb11 2105 	smlabb	r1, r1, r5, r2
            sum0 += cols_8b[1]*ksrc[1];
 8014bf4:	f99e 3001 	ldrsb.w	r3, [lr, #1]
            sum1 += cols_8b[2]*ksrc[0];
 8014bf8:	f99e 0002 	ldrsb.w	r0, [lr, #2]
            sum0 += cols_8b[2]*ksrc[2];
 8014bfc:	f99c 4002 	ldrsb.w	r4, [ip, #2]
            sum0 += cols_8b[1]*ksrc[1];
 8014c00:	fb13 1108 	smlabb	r1, r3, r8, r1
            sum1 += cols_8b[3]*ksrc[1];
 8014c04:	f99e 6003 	ldrsb.w	r6, [lr, #3]
            sum1 += cols_8b[2]*ksrc[0];
 8014c08:	fb15 2200 	smlabb	r2, r5, r0, r2
            sum0 += cols_8b[2]*ksrc[2];
 8014c0c:	fb10 1104 	smlabb	r1, r0, r4, r1
            sum0 += cols_8b[3]*ksrc[3];
 8014c10:	f99c 5003 	ldrsb.w	r5, [ip, #3]
            sum1 += cols_8b[4]*ksrc[2];
 8014c14:	f99e 0004 	ldrsb.w	r0, [lr, #4]
            sum1 += cols_8b[3]*ksrc[1];
 8014c18:	fb18 2206 	smlabb	r2, r8, r6, r2
            sum0 += cols_8b[3]*ksrc[3];
 8014c1c:	fb16 1105 	smlabb	r1, r6, r5, r1
            sum0 += cols_8b[4]*ksrc[4];
 8014c20:	f99c 8004 	ldrsb.w	r8, [ip, #4]
            sum1 += cols_8b[5]*ksrc[3];
 8014c24:	f99e 6005 	ldrsb.w	r6, [lr, #5]
            sum1 += cols_8b[4]*ksrc[2];
 8014c28:	fb14 2200 	smlabb	r2, r4, r0, r2
            sum0 += cols_8b[4]*ksrc[4];
 8014c2c:	fb10 1308 	smlabb	r3, r0, r8, r1
            sum0 += cols_8b[5]*ksrc[5];
 8014c30:	f99c 4005 	ldrsb.w	r4, [ip, #5]
            sum0 += cols_8b[0]*ksrc[7];
 8014c34:	9f01      	ldr	r7, [sp, #4]
            sum1 += cols_8b[5]*ksrc[3];
 8014c36:	fb15 2206 	smlabb	r2, r5, r6, r2
            sum0 += cols_8b[5]*ksrc[5];
 8014c3a:	fb16 3304 	smlabb	r3, r6, r4, r3
            sum1 += cols_8b[6]*ksrc[4];
 8014c3e:	f99e 0006 	ldrsb.w	r0, [lr, #6]
            sum0 += cols_8b[6]*ksrc[6];
 8014c42:	f99c 6006 	ldrsb.w	r6, [ip, #6]
            sum1 += cols_8b[6]*ksrc[4];
 8014c46:	fb18 2500 	smlabb	r5, r8, r0, r2
            sum0 += cols_8b[0]*ksrc[7];
 8014c4a:	f99c 1007 	ldrsb.w	r1, [ip, #7]
 8014c4e:	f997 2006 	ldrsb.w	r2, [r7, #6]
            sum0 += cols_8b[6]*ksrc[6];
 8014c52:	fb10 3006 	smlabb	r0, r0, r6, r3
            sum0 += cols_8b[1]*ksrc[8];
 8014c56:	f99c 3008 	ldrsb.w	r3, [ip, #8]
            sum0 += cols_8b[0]*ksrc[7];
 8014c5a:	fb12 0001 	smlabb	r0, r2, r1, r0
            sum0 += cols_8b[1]*ksrc[8];
 8014c5e:	f997 2007 	ldrsb.w	r2, [r7, #7]
            sum1 += cols_8b[2]*ksrc[7];
 8014c62:	f997 9008 	ldrsb.w	r9, [r7, #8]
            sum0 += cols_8b[1]*ksrc[8];
 8014c66:	fb12 0003 	smlabb	r0, r2, r3, r0
            sum1 += cols_8b[7]*ksrc[5];
 8014c6a:	f99e 2007 	ldrsb.w	r2, [lr, #7]
            sum0 += cols_8b[2]*ksrc[9];
 8014c6e:	f99c b009 	ldrsb.w	fp, [ip, #9]
            sum1 += cols_8b[7]*ksrc[5];
 8014c72:	fb14 5202 	smlabb	r2, r4, r2, r5
            sum1 += cols_8b[8]*ksrc[6];
 8014c76:	f99e 4008 	ldrsb.w	r4, [lr, #8]
            sum1 += cols_8b[3]*ksrc[8];
 8014c7a:	f997 8009 	ldrsb.w	r8, [r7, #9]
            sum0 += cols_8b[2]*ksrc[9];
 8014c7e:	fb19 000b 	smlabb	r0, r9, fp, r0
            sum1 += cols_8b[8]*ksrc[6];
 8014c82:	fb16 2404 	smlabb	r4, r6, r4, r2
            sum0 += cols_8b[3]*ksrc[10];
 8014c86:	f99c a00a 	ldrsb.w	sl, [ip, #10]
            sum1 += cols_8b[4]*ksrc[9];
 8014c8a:	f997 500a 	ldrsb.w	r5, [r7, #10]
            sum1 += cols_8b[2]*ksrc[7];
 8014c8e:	fb11 4109 	smlabb	r1, r1, r9, r4
            sum0 += cols_8b[4]*ksrc[11];
 8014c92:	f99c 200b 	ldrsb.w	r2, [ip, #11]
            sum0 += cols_8b[3]*ksrc[10];
 8014c96:	fb18 000a 	smlabb	r0, r8, sl, r0
            sum1 += cols_8b[3]*ksrc[8];
 8014c9a:	fb13 1108 	smlabb	r1, r3, r8, r1
            sum0 += cols_8b[4]*ksrc[11];
 8014c9e:	9209      	str	r2, [sp, #36]	; 0x24
 8014ca0:	fb15 0002 	smlabb	r0, r5, r2, r0
            sum1 += cols_8b[5]*ksrc[10];
 8014ca4:	f997 600b 	ldrsb.w	r6, [r7, #11]
            sum1 += cols_8b[4]*ksrc[9];
 8014ca8:	fb1b 1105 	smlabb	r1, fp, r5, r1
            sum0 += cols_8b[5]*ksrc[12];
 8014cac:	f99c 400c 	ldrsb.w	r4, [ip, #12]
            sum1 += cols_8b[6]*ksrc[11];
 8014cb0:	f997 900c 	ldrsb.w	r9, [r7, #12]
            sum0 += cols_8b[5]*ksrc[12];
 8014cb4:	fb16 0004 	smlabb	r0, r6, r4, r0
            sum1 += cols_8b[7]*ksrc[12];
 8014cb8:	f997 800d 	ldrsb.w	r8, [r7, #13]
            sum0 += cols_8b[6]*ksrc[13];
 8014cbc:	f99c 300d 	ldrsb.w	r3, [ip, #13]
            sum1 += cols_8b[5]*ksrc[10];
 8014cc0:	fb1a 1106 	smlabb	r1, sl, r6, r1
            sum0 += cols_8b[0]*ksrc[14];
 8014cc4:	9f03      	ldr	r7, [sp, #12]
            sum1 += cols_8b[6]*ksrc[11];
 8014cc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
            sum0 += cols_8b[6]*ksrc[13];
 8014cc8:	fb19 0b03 	smlabb	fp, r9, r3, r0
            sum0 += cols_8b[0]*ksrc[14];
 8014ccc:	f99c 500e 	ldrsb.w	r5, [ip, #14]
            sum0 += cols_8b[1]*ksrc[15];
 8014cd0:	f997 a00d 	ldrsb.w	sl, [r7, #13]
            sum1 += cols_8b[6]*ksrc[11];
 8014cd4:	fb12 1209 	smlabb	r2, r2, r9, r1
            sum0 += cols_8b[0]*ksrc[14];
 8014cd8:	f997 000c 	ldrsb.w	r0, [r7, #12]
            sum1 += cols_8b[2]*ksrc[14];
 8014cdc:	f997 100e 	ldrsb.w	r1, [r7, #14]
            sum1 += cols_8b[7]*ksrc[12];
 8014ce0:	fb14 2208 	smlabb	r2, r4, r8, r2
            sum1 += cols_8b[8]*ksrc[13];
 8014ce4:	9f01      	ldr	r7, [sp, #4]
            sum0 += cols_8b[0]*ksrc[14];
 8014ce6:	fb10 b005 	smlabb	r0, r0, r5, fp
            sum0 += cols_8b[1]*ksrc[15];
 8014cea:	f99c 600f 	ldrsb.w	r6, [ip, #15]
            sum1 += cols_8b[8]*ksrc[13];
 8014cee:	f997 800e 	ldrsb.w	r8, [r7, #14]
            sum0 += cols_8b[1]*ksrc[15];
 8014cf2:	fb1a 0006 	smlabb	r0, sl, r6, r0
            sum1 += cols_8b[3]*ksrc[15];
 8014cf6:	9f03      	ldr	r7, [sp, #12]
            sum0 += cols_8b[2]*ksrc[16];
 8014cf8:	f99c a010 	ldrsb.w	sl, [ip, #16]
            sum1 += cols_8b[8]*ksrc[13];
 8014cfc:	fb13 2208 	smlabb	r2, r3, r8, r2
            sum1 += cols_8b[3]*ksrc[15];
 8014d00:	f997 400f 	ldrsb.w	r4, [r7, #15]
            sum0 += cols_8b[3]*ksrc[17];
 8014d04:	f99c 9011 	ldrsb.w	r9, [ip, #17]
            sum0 += cols_8b[2]*ksrc[16];
 8014d08:	fb11 000a 	smlabb	r0, r1, sl, r0
            sum1 += cols_8b[2]*ksrc[14];
 8014d0c:	fb15 2201 	smlabb	r2, r5, r1, r2
            sum1 += cols_8b[4]*ksrc[16];
 8014d10:	f997 3010 	ldrsb.w	r3, [r7, #16]
            sum0 += cols_8b[4]*ksrc[18];
 8014d14:	f99c 8012 	ldrsb.w	r8, [ip, #18]
            sum0 += cols_8b[3]*ksrc[17];
 8014d18:	fb14 0009 	smlabb	r0, r4, r9, r0
            sum1 += cols_8b[3]*ksrc[15];
 8014d1c:	fb16 2204 	smlabb	r2, r6, r4, r2
            sum1 += cols_8b[5]*ksrc[17];
 8014d20:	f997 1011 	ldrsb.w	r1, [r7, #17]
            sum0 += cols_8b[5]*ksrc[19];
 8014d24:	f99c 5013 	ldrsb.w	r5, [ip, #19]
            sum0 += cols_8b[4]*ksrc[18];
 8014d28:	fb13 0008 	smlabb	r0, r3, r8, r0
            sum0 += cols_8b[6]*ksrc[20];
 8014d2c:	f99c 4014 	ldrsb.w	r4, [ip, #20]
            sum1 += cols_8b[4]*ksrc[16];
 8014d30:	fb1a 2303 	smlabb	r3, sl, r3, r2
            sum0 += cols_8b[0]*ksrc[21];
 8014d34:	f99c 2015 	ldrsb.w	r2, [ip, #21]
            sum0 += cols_8b[5]*ksrc[19];
 8014d38:	fb11 0005 	smlabb	r0, r1, r5, r0
            sum1 += cols_8b[6]*ksrc[18];
 8014d3c:	f997 6012 	ldrsb.w	r6, [r7, #18]
            sum1 += cols_8b[5]*ksrc[17];
 8014d40:	fb19 3301 	smlabb	r3, r9, r1, r3
            sum0 += cols_8b[6]*ksrc[20];
 8014d44:	e9cd 2409 	strd	r2, r4, [sp, #36]	; 0x24
            sum0 += cols_8b[0]*ksrc[21];
 8014d48:	9a02      	ldr	r2, [sp, #8]
            sum0 += cols_8b[6]*ksrc[20];
 8014d4a:	fb16 0004 	smlabb	r0, r6, r4, r0
            sum0 += cols_8b[0]*ksrc[21];
 8014d4e:	9909      	ldr	r1, [sp, #36]	; 0x24
            sum1 += cols_8b[6]*ksrc[18];
 8014d50:	fb18 3306 	smlabb	r3, r8, r6, r3
            sum0 += cols_8b[0]*ksrc[21];
 8014d54:	f992 a012 	ldrsb.w	sl, [r2, #18]
            sum0 += cols_8b[1]*ksrc[22];
 8014d58:	f992 9013 	ldrsb.w	r9, [r2, #19]
            sum0 += cols_8b[0]*ksrc[21];
 8014d5c:	fb1a 0001 	smlabb	r0, sl, r1, r0
            sum0 += cols_8b[1]*ksrc[22];
 8014d60:	f99c 1016 	ldrsb.w	r1, [ip, #22]
            sum1 += cols_8b[2]*ksrc[21];
 8014d64:	f992 a014 	ldrsb.w	sl, [r2, #20]
            sum0 += cols_8b[1]*ksrc[22];
 8014d68:	fb19 0001 	smlabb	r0, r9, r1, r0
            sum0 += cols_8b[2]*ksrc[23];
 8014d6c:	f99c 6017 	ldrsb.w	r6, [ip, #23]
            sum1 += cols_8b[7]*ksrc[19];
 8014d70:	f997 b013 	ldrsb.w	fp, [r7, #19]
            sum1 += cols_8b[3]*ksrc[22];
 8014d74:	f992 8015 	ldrsb.w	r8, [r2, #21]
            sum0 += cols_8b[2]*ksrc[23];
 8014d78:	fb1a 0006 	smlabb	r0, sl, r6, r0
            sum1 += cols_8b[7]*ksrc[19];
 8014d7c:	fb15 330b 	smlabb	r3, r5, fp, r3
            sum0 += cols_8b[3]*ksrc[24];
 8014d80:	f99c 9018 	ldrsb.w	r9, [ip, #24]
            sum1 += cols_8b[8]*ksrc[20];
 8014d84:	f997 5014 	ldrsb.w	r5, [r7, #20]
 8014d88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
            sum0 += cols_8b[3]*ksrc[24];
 8014d8a:	fb18 0009 	smlabb	r0, r8, r9, r0
            sum1 += cols_8b[4]*ksrc[23];
 8014d8e:	f992 b016 	ldrsb.w	fp, [r2, #22]
            sum1 += cols_8b[8]*ksrc[20];
 8014d92:	fb14 3505 	smlabb	r5, r4, r5, r3
            sum1 += cols_8b[2]*ksrc[21];
 8014d96:	9f09      	ldr	r7, [sp, #36]	; 0x24
            sum0 += cols_8b[4]*ksrc[25];
 8014d98:	f99c 3019 	ldrsb.w	r3, [ip, #25]
            sum1 += cols_8b[5]*ksrc[24];
 8014d9c:	f992 4017 	ldrsb.w	r4, [r2, #23]
            sum1 += cols_8b[2]*ksrc[21];
 8014da0:	fb17 5a0a 	smlabb	sl, r7, sl, r5
            sum0 += cols_8b[4]*ksrc[25];
 8014da4:	fb1b 0003 	smlabb	r0, fp, r3, r0
            sum0 += cols_8b[5]*ksrc[26];
 8014da8:	f99c 501a 	ldrsb.w	r5, [ip, #26]
            sum1 += cols_8b[3]*ksrc[22];
 8014dac:	fb11 a108 	smlabb	r1, r1, r8, sl
            sum1 += cols_8b[6]*ksrc[25];
 8014db0:	4617      	mov	r7, r2
            sum0 += cols_8b[5]*ksrc[26];
 8014db2:	fb14 0005 	smlabb	r0, r4, r5, r0
            sum0 += cols_8b[6]*ksrc[27];
 8014db6:	f99c 801b 	ldrsb.w	r8, [ip, #27]
            sum0 += cols_8b[5]*ksrc[26];
 8014dba:	9509      	str	r5, [sp, #36]	; 0x24
            sum1 += cols_8b[4]*ksrc[23];
 8014dbc:	fb16 1b0b 	smlabb	fp, r6, fp, r1
            sum0 += cols_8b[0]*ksrc[28];
 8014dc0:	9d08      	ldr	r5, [sp, #32]
            sum1 += cols_8b[6]*ksrc[25];
 8014dc2:	f992 2018 	ldrsb.w	r2, [r2, #24]
            sum1 += cols_8b[5]*ksrc[24];
 8014dc6:	fb19 bb04 	smlabb	fp, r9, r4, fp
            sum0 += cols_8b[0]*ksrc[28];
 8014dca:	f99c 601c 	ldrsb.w	r6, [ip, #28]
            sum0 += cols_8b[6]*ksrc[27];
 8014dce:	fb12 0108 	smlabb	r1, r2, r8, r0
            sum0 += cols_8b[0]*ksrc[28];
 8014dd2:	f995 0018 	ldrsb.w	r0, [r5, #24]
            sum0 += cols_8b[1]*ksrc[29];
 8014dd6:	f99c 401d 	ldrsb.w	r4, [ip, #29]
            sum1 += cols_8b[6]*ksrc[25];
 8014dda:	fb13 b202 	smlabb	r2, r3, r2, fp
            sum0 += cols_8b[0]*ksrc[28];
 8014dde:	fb10 1006 	smlabb	r0, r0, r6, r1
            sum0 += cols_8b[1]*ksrc[29];
 8014de2:	f995 1019 	ldrsb.w	r1, [r5, #25]
            sum1 += cols_8b[7]*ksrc[26];
 8014de6:	f997 a019 	ldrsb.w	sl, [r7, #25]
            sum0 += cols_8b[1]*ksrc[29];
 8014dea:	fb11 0304 	smlabb	r3, r1, r4, r0
            sum1 += cols_8b[7]*ksrc[26];
 8014dee:	9909      	ldr	r1, [sp, #36]	; 0x24
            sum1 += cols_8b[2]*ksrc[28];
 8014df0:	f995 901a 	ldrsb.w	r9, [r5, #26]
            sum1 += cols_8b[7]*ksrc[26];
 8014df4:	fb11 220a 	smlabb	r2, r1, sl, r2
            sum1 += cols_8b[8]*ksrc[27];
 8014df8:	f997 101a 	ldrsb.w	r1, [r7, #26]
            sum0 += cols_8b[2]*ksrc[30];
 8014dfc:	f99c 001e 	ldrsb.w	r0, [ip, #30]
            sum1 += cols_8b[3]*ksrc[29];
 8014e00:	462f      	mov	r7, r5
            sum1 += cols_8b[8]*ksrc[27];
 8014e02:	fb18 2201 	smlabb	r2, r8, r1, r2
            sum0 += cols_8b[3]*ksrc[31];
 8014e06:	f99c a01f 	ldrsb.w	sl, [ip, #31]
            sum0 += cols_8b[2]*ksrc[30];
 8014e0a:	fb19 3300 	smlabb	r3, r9, r0, r3
            sum1 += cols_8b[3]*ksrc[29];
 8014e0e:	f995 501b 	ldrsb.w	r5, [r5, #27]
            sum1 += cols_8b[2]*ksrc[28];
 8014e12:	fb16 2209 	smlabb	r2, r6, r9, r2
            sum1 += cols_8b[4]*ksrc[30];
 8014e16:	f997 101c 	ldrsb.w	r1, [r7, #28]
            sum0 += cols_8b[4]*ksrc[32];
 8014e1a:	f99c 8020 	ldrsb.w	r8, [ip, #32]
            sum0 += cols_8b[3]*ksrc[31];
 8014e1e:	fb15 330a 	smlabb	r3, r5, sl, r3
            sum1 += cols_8b[3]*ksrc[29];
 8014e22:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum1 += cols_8b[5]*ksrc[31];
 8014e26:	f997 901d 	ldrsb.w	r9, [r7, #29]
            sum1 += cols_8b[6]*ksrc[32];
 8014e2a:	f997 401e 	ldrsb.w	r4, [r7, #30]
            sum0 += cols_8b[4]*ksrc[32];
 8014e2e:	fb11 3308 	smlabb	r3, r1, r8, r3
            sum0 += cols_8b[5]*ksrc[33];
 8014e32:	f99c 6021 	ldrsb.w	r6, [ip, #33]	; 0x21
            sum1 += cols_8b[4]*ksrc[30];
 8014e36:	fb10 2101 	smlabb	r1, r0, r1, r2
            sum0 += cols_8b[6]*ksrc[34];
 8014e3a:	f99c 5022 	ldrsb.w	r5, [ip, #34]	; 0x22
            sum0 += cols_8b[0]*ksrc[35];
 8014e3e:	f99c 0023 	ldrsb.w	r0, [ip, #35]	; 0x23
            sum0 += cols_8b[5]*ksrc[33];
 8014e42:	fb19 3306 	smlabb	r3, r9, r6, r3
            sum0 += cols_8b[6]*ksrc[34];
 8014e46:	9509      	str	r5, [sp, #36]	; 0x24
            sum1 += cols_8b[5]*ksrc[31];
 8014e48:	fb1a 1109 	smlabb	r1, sl, r9, r1
            sum0 += cols_8b[0]*ksrc[35];
 8014e4c:	4605      	mov	r5, r0
            sum0 += cols_8b[6]*ksrc[34];
 8014e4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
            sum0 += cols_8b[0]*ksrc[35];
 8014e50:	9806      	ldr	r0, [sp, #24]
            sum1 += cols_8b[6]*ksrc[32];
 8014e52:	fb18 1104 	smlabb	r1, r8, r4, r1
            sum0 += cols_8b[6]*ksrc[34];
 8014e56:	fb14 3302 	smlabb	r3, r4, r2, r3
            sum1 += cols_8b[7]*ksrc[33];
 8014e5a:	f997 801f 	ldrsb.w	r8, [r7, #31]
            sum0 += cols_8b[0]*ksrc[35];
 8014e5e:	f990 201e 	ldrsb.w	r2, [r0, #30]
            sum0 += cols_8b[1]*ksrc[36];
 8014e62:	f990 901f 	ldrsb.w	r9, [r0, #31]
            sum1 += cols_8b[7]*ksrc[33];
 8014e66:	fb16 1108 	smlabb	r1, r6, r8, r1
            sum0 += cols_8b[0]*ksrc[35];
 8014e6a:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum0 += cols_8b[1]*ksrc[36];
 8014e6e:	f99c 2024 	ldrsb.w	r2, [ip, #36]	; 0x24
            sum1 += cols_8b[2]*ksrc[35];
 8014e72:	f990 4020 	ldrsb.w	r4, [r0, #32]
            sum0 += cols_8b[1]*ksrc[36];
 8014e76:	920a      	str	r2, [sp, #40]	; 0x28
 8014e78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
            sum1 += cols_8b[3]*ksrc[36];
 8014e7a:	f990 a021 	ldrsb.w	sl, [r0, #33]	; 0x21
            sum0 += cols_8b[1]*ksrc[36];
 8014e7e:	fb19 3302 	smlabb	r3, r9, r2, r3
            sum0 += cols_8b[2]*ksrc[37];
 8014e82:	f99c 9025 	ldrsb.w	r9, [ip, #37]	; 0x25
            sum0 += cols_8b[3]*ksrc[38];
 8014e86:	f99c 8026 	ldrsb.w	r8, [ip, #38]	; 0x26
            sum1 += cols_8b[8]*ksrc[34];
 8014e8a:	f997 6020 	ldrsb.w	r6, [r7, #32]
            sum0 += cols_8b[2]*ksrc[37];
 8014e8e:	fb14 3309 	smlabb	r3, r4, r9, r3
            sum1 += cols_8b[8]*ksrc[34];
 8014e92:	9a09      	ldr	r2, [sp, #36]	; 0x24
            sum1 += cols_8b[4]*ksrc[37];
 8014e94:	4607      	mov	r7, r0
            sum0 += cols_8b[0]*ksrc[35];
 8014e96:	950b      	str	r5, [sp, #44]	; 0x2c
            sum0 += cols_8b[3]*ksrc[38];
 8014e98:	fb1a 3308 	smlabb	r3, sl, r8, r3
            sum1 += cols_8b[4]*ksrc[37];
 8014e9c:	f990 b022 	ldrsb.w	fp, [r0, #34]	; 0x22
            sum1 += cols_8b[8]*ksrc[34];
 8014ea0:	fb12 1106 	smlabb	r1, r2, r6, r1
            sum0 += cols_8b[4]*ksrc[39];
 8014ea4:	f99c 5027 	ldrsb.w	r5, [ip, #39]	; 0x27
            sum1 += cols_8b[5]*ksrc[38];
 8014ea8:	f990 6023 	ldrsb.w	r6, [r0, #35]	; 0x23
            sum1 += cols_8b[2]*ksrc[35];
 8014eac:	980b      	ldr	r0, [sp, #44]	; 0x2c
            sum0 += cols_8b[4]*ksrc[39];
 8014eae:	fb1b 3305 	smlabb	r3, fp, r5, r3
            sum1 += cols_8b[2]*ksrc[35];
 8014eb2:	fb10 1104 	smlabb	r1, r0, r4, r1
            sum0 += cols_8b[5]*ksrc[40];
 8014eb6:	f99c 0028 	ldrsb.w	r0, [ip, #40]	; 0x28
 8014eba:	fb16 3400 	smlabb	r4, r6, r0, r3
            sum1 += cols_8b[6]*ksrc[39];
 8014ebe:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8014ec2:	9309      	str	r3, [sp, #36]	; 0x24
            sum1 += cols_8b[3]*ksrc[36];
 8014ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ec6:	fb13 120a 	smlabb	r2, r3, sl, r1
            sum0 = (float) sum0 * *scales;
 8014eca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
            sum0 += cols_8b[6]*ksrc[41];
 8014ecc:	f99c a029 	ldrsb.w	sl, [ip, #41]	; 0x29
            sum0 = (float) sum0 * *scales;
 8014ed0:	ed93 7a00 	vldr	s14, [r3]
            sum1 += cols_8b[4]*ksrc[37];
 8014ed4:	fb19 220b 	smlabb	r2, r9, fp, r2
            sum0 += cols_8b[6]*ksrc[41];
 8014ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
            sum1 += cols_8b[7]*ksrc[40];
 8014eda:	f997 1025 	ldrsb.w	r1, [r7, #37]	; 0x25
            sum1 += cols_8b[5]*ksrc[38];
 8014ede:	fb18 2206 	smlabb	r2, r8, r6, r2
            sum0 += cols_8b[0]*ksrc[42];
 8014ee2:	f99c 902a 	ldrsb.w	r9, [ip, #42]	; 0x2a
            sum0 += cols_8b[6]*ksrc[41];
 8014ee6:	fb13 430a 	smlabb	r3, r3, sl, r4
            sum0 += cols_8b[0]*ksrc[42];
 8014eea:	9c07      	ldr	r4, [sp, #28]
 8014eec:	f994 b024 	ldrsb.w	fp, [r4, #36]	; 0x24
            sum0 += cols_8b[1]*ksrc[43];
 8014ef0:	4626      	mov	r6, r4
 8014ef2:	f994 8025 	ldrsb.w	r8, [r4, #37]	; 0x25
            sum0 += cols_8b[0]*ksrc[42];
 8014ef6:	fb1b 3309 	smlabb	r3, fp, r9, r3
            sum1 += cols_8b[6]*ksrc[39];
 8014efa:	9c09      	ldr	r4, [sp, #36]	; 0x24
            sum0 += cols_8b[1]*ksrc[43];
 8014efc:	f99c b02b 	ldrsb.w	fp, [ip, #43]	; 0x2b
            sum1 += cols_8b[6]*ksrc[39];
 8014f00:	fb15 2204 	smlabb	r2, r5, r4, r2
            sum1 += cols_8b[2]*ksrc[42];
 8014f04:	4634      	mov	r4, r6
            sum0 += cols_8b[1]*ksrc[43];
 8014f06:	fb18 330b 	smlabb	r3, r8, fp, r3
            sum1 += cols_8b[2]*ksrc[42];
 8014f0a:	f996 6026 	ldrsb.w	r6, [r6, #38]	; 0x26
            sum0 += cols_8b[2]*ksrc[44];
 8014f0e:	f99c 802c 	ldrsb.w	r8, [ip, #44]	; 0x2c
            sum1 += cols_8b[7]*ksrc[40];
 8014f12:	fb10 2201 	smlabb	r2, r0, r1, r2
            sum0 += cols_8b[3]*ksrc[45];
 8014f16:	f99c 502d 	ldrsb.w	r5, [ip, #45]	; 0x2d
            sum1 += cols_8b[8]*ksrc[41];
 8014f1a:	f997 1026 	ldrsb.w	r1, [r7, #38]	; 0x26
            sum0 += cols_8b[2]*ksrc[44];
 8014f1e:	fb16 3308 	smlabb	r3, r6, r8, r3
            sum1 += cols_8b[3]*ksrc[43];
 8014f22:	4627      	mov	r7, r4
 8014f24:	f994 4027 	ldrsb.w	r4, [r4, #39]	; 0x27
            sum1 += cols_8b[8]*ksrc[41];
 8014f28:	fb1a 2201 	smlabb	r2, sl, r1, r2
            sum0 += cols_8b[4]*ksrc[46];
 8014f2c:	f99c a02e 	ldrsb.w	sl, [ip, #46]	; 0x2e
            sum1 += cols_8b[4]*ksrc[44];
 8014f30:	f997 0028 	ldrsb.w	r0, [r7, #40]	; 0x28
            sum0 += cols_8b[3]*ksrc[45];
 8014f34:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum1 += cols_8b[2]*ksrc[42];
 8014f38:	fb19 2206 	smlabb	r2, r9, r6, r2
            sum1 += cols_8b[5]*ksrc[45];
 8014f3c:	f997 9029 	ldrsb.w	r9, [r7, #41]	; 0x29
            sum0 += cols_8b[4]*ksrc[46];
 8014f40:	fb10 330a 	smlabb	r3, r0, sl, r3
            sum0 += cols_8b[5]*ksrc[47];
 8014f44:	f99c 602f 	ldrsb.w	r6, [ip, #47]	; 0x2f
            sum1 += cols_8b[3]*ksrc[43];
 8014f48:	fb1b 2204 	smlabb	r2, fp, r4, r2
            sum1 += cols_8b[6]*ksrc[46];
 8014f4c:	f997 102a 	ldrsb.w	r1, [r7, #42]	; 0x2a
            sum0 += cols_8b[6]*ksrc[48];
 8014f50:	f99c 4030 	ldrsb.w	r4, [ip, #48]	; 0x30
            sum0 += cols_8b[5]*ksrc[47];
 8014f54:	fb19 3306 	smlabb	r3, r9, r6, r3
            sum1 += cols_8b[4]*ksrc[44];
 8014f58:	fb18 2200 	smlabb	r2, r8, r0, r2
            sum1 += cols_8b[7]*ksrc[47];
 8014f5c:	f997 b02b 	ldrsb.w	fp, [r7, #43]	; 0x2b
            sum0 += cols_8b[6]*ksrc[48];
 8014f60:	fb11 3304 	smlabb	r3, r1, r4, r3
            sum1 += cols_8b[5]*ksrc[45];
 8014f64:	fb15 2209 	smlabb	r2, r5, r9, r2
            sum0 += cols_8b[6]*ksrc[48];
 8014f68:	ee07 3a90 	vmov	s15, r3
            sum1 += cols_8b[8]*ksrc[48];
 8014f6c:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
            sum1 += cols_8b[6]*ksrc[46];
 8014f70:	fb1a 2201 	smlabb	r2, sl, r1, r2
            sum0 = (float) sum0 * *scales;
 8014f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            sum1 += cols_8b[7]*ksrc[47];
 8014f78:	fb16 220b 	smlabb	r2, r6, fp, r2
            sum0 = (float) sum0 * *scales;
 8014f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
            sum1 += cols_8b[8]*ksrc[48];
 8014f80:	fb14 2203 	smlabb	r2, r4, r3, r2
            sum0 += output_offset;
 8014f84:	9b31      	ldr	r3, [sp, #196]	; 0xc4
            sum0 = (float) sum0 * *scales;
 8014f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f8a:	ee17 0a90 	vmov	r0, s15
            sum0 += output_offset;
 8014f8e:	4418      	add	r0, r3
            if (sum0 < activation_min){
 8014f90:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8014f92:	4283      	cmp	r3, r0
 8014f94:	9b04      	ldr	r3, [sp, #16]
 8014f96:	f77f adc4 	ble.w	8014b22 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xc6>
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	4698      	mov	r8, r3
 8014f9e:	bfb8      	it	lt
 8014fa0:	f103 0807 	addlt.w	r8, r3, #7
 8014fa4:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014fa6:	eb03 08e8 	add.w	r8, r3, r8, asr #3
            if (sum0 > activation_max){
 8014faa:	e9dd 3132 	ldrd	r3, r1, [sp, #200]	; 0xc8
 8014fae:	428b      	cmp	r3, r1
 8014fb0:	dd00      	ble.n	8014fb4 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x558>
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8014fb2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8014fb4:	9804      	ldr	r0, [sp, #16]
 8014fb6:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8014fb8:	540b      	strb	r3, [r1, r0]
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8014fba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014fbc:	f898 0000 	ldrb.w	r0, [r8]
 8014fc0:	4018      	ands	r0, r3
 8014fc2:	f888 0000 	strb.w	r0, [r8]
 8014fc6:	e5c1      	b.n	8014b4c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xf0>
 8014fc8:	9a05      	ldr	r2, [sp, #20]
            if (sum1 > activation_max){
 8014fca:	9833      	ldr	r0, [sp, #204]	; 0xcc
 8014fcc:	2a00      	cmp	r2, #0
 8014fce:	4611      	mov	r1, r2
 8014fd0:	bfb8      	it	lt
 8014fd2:	1dd1      	addlt	r1, r2, #7
 8014fd4:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8014fd6:	4298      	cmp	r0, r3
 8014fd8:	ea4f 01e1 	mov.w	r1, r1, asr #3
 8014fdc:	440a      	add	r2, r1
 8014fde:	f6ff add4 	blt.w	8014b8a <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x12e>
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8014fe2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8014fe4:	9805      	ldr	r0, [sp, #20]
 8014fe6:	5413      	strb	r3, [r2, r0]
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8014fe8:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8014fea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014fec:	5c5b      	ldrb	r3, [r3, r1]
 8014fee:	4313      	orrs	r3, r2
 8014ff0:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8014ff2:	5453      	strb	r3, [r2, r1]
 8014ff4:	4602      	mov	r2, r0
 8014ff6:	e5d1      	b.n	8014b9c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x140>
 8014ff8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014ffa:	3301      	adds	r3, #1
 8014ffc:	9313      	str	r3, [sp, #76]	; 0x4c
        }
        if (output_x & 1) {
 8014ffe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8015000:	2b00      	cmp	r3, #0
 8015002:	f000 815f 	beq.w	80152c4 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x868>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 8015006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015008:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	6812      	ldr	r2, [r2, #0]
            sum += cols_8b[0]*ksrc[0];
 801500e:	f99e 4000 	ldrsb.w	r4, [lr]
 8015012:	f99c 5000 	ldrsb.w	r5, [ip]
            q31_t sum = bias[0] + biasR[0];
 8015016:	4413      	add	r3, r2
            sum += cols_8b[1]*ksrc[1];
 8015018:	f99e 2001 	ldrsb.w	r2, [lr, #1]
            sum += cols_8b[0]*ksrc[0];
 801501c:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[1];
 8015020:	f99c 5001 	ldrsb.w	r5, [ip, #1]
            sum += cols_8b[2]*ksrc[2];
 8015024:	f99e 4002 	ldrsb.w	r4, [lr, #2]
            sum += cols_8b[1]*ksrc[1];
 8015028:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[2];
 801502c:	f99c 5002 	ldrsb.w	r5, [ip, #2]
            sum += cols_8b[3]*ksrc[3];
 8015030:	f99e 2003 	ldrsb.w	r2, [lr, #3]
            sum += cols_8b[2]*ksrc[2];
 8015034:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[3];
 8015038:	f99c 5003 	ldrsb.w	r5, [ip, #3]
            sum += cols_8b[4]*ksrc[4];
 801503c:	f99e 4004 	ldrsb.w	r4, [lr, #4]
            sum += cols_8b[3]*ksrc[3];
 8015040:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[4];
 8015044:	f99c 5004 	ldrsb.w	r5, [ip, #4]
            sum += cols_8b[5]*ksrc[5];
 8015048:	f99e 2005 	ldrsb.w	r2, [lr, #5]
            sum += cols_8b[4]*ksrc[4];
 801504c:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[5];
 8015050:	f99c 5005 	ldrsb.w	r5, [ip, #5]
            sum += cols_8b[6]*ksrc[6];
            cols_8b += column_x + 6;
 8015054:	9e15      	ldr	r6, [sp, #84]	; 0x54
            sum += cols_8b[6]*ksrc[6];
 8015056:	f99e 4006 	ldrsb.w	r4, [lr, #6]
            sum += cols_8b[5]*ksrc[5];
 801505a:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[6]*ksrc[6];
 801505e:	f99c 5006 	ldrsb.w	r5, [ip, #6]
            cols_8b += column_x + 6;
 8015062:	eb0e 0106 	add.w	r1, lr, r6
            sum += cols_8b[0]*ksrc[7];
 8015066:	f91e 2006 	ldrsb.w	r2, [lr, r6]
            sum += cols_8b[6]*ksrc[6];
 801506a:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[0]*ksrc[7];
 801506e:	f99c 5007 	ldrsb.w	r5, [ip, #7]
            sum += cols_8b[1]*ksrc[8];
 8015072:	f991 4001 	ldrsb.w	r4, [r1, #1]
            sum += cols_8b[2]*ksrc[9];
            sum += cols_8b[3]*ksrc[10];
            sum += cols_8b[4]*ksrc[11];
            sum += cols_8b[5]*ksrc[12];
            sum += cols_8b[6]*ksrc[13];
            cols_8b += column_x + 6;
 8015076:	1988      	adds	r0, r1, r6
            sum += cols_8b[0]*ksrc[7];
 8015078:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[1]*ksrc[8];
 801507c:	f99c 5008 	ldrsb.w	r5, [ip, #8]
            sum += cols_8b[2]*ksrc[9];
 8015080:	f991 2002 	ldrsb.w	r2, [r1, #2]
            sum += cols_8b[1]*ksrc[8];
 8015084:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[9];
 8015088:	f99c 5009 	ldrsb.w	r5, [ip, #9]
            sum += cols_8b[3]*ksrc[10];
 801508c:	f991 4003 	ldrsb.w	r4, [r1, #3]
            sum += cols_8b[2]*ksrc[9];
 8015090:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[3]*ksrc[10];
 8015094:	f99c 500a 	ldrsb.w	r5, [ip, #10]
            sum += cols_8b[4]*ksrc[11];
 8015098:	f991 2004 	ldrsb.w	r2, [r1, #4]
            sum += cols_8b[3]*ksrc[10];
 801509c:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[4]*ksrc[11];
 80150a0:	f99c 500b 	ldrsb.w	r5, [ip, #11]
            sum += cols_8b[5]*ksrc[12];
 80150a4:	f991 4005 	ldrsb.w	r4, [r1, #5]
            sum += cols_8b[4]*ksrc[11];
 80150a8:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[5]*ksrc[12];
 80150ac:	f99c 500c 	ldrsb.w	r5, [ip, #12]
            sum += cols_8b[6]*ksrc[13];
 80150b0:	f991 2006 	ldrsb.w	r2, [r1, #6]
            sum += cols_8b[5]*ksrc[12];
 80150b4:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[6]*ksrc[13];
 80150b8:	f99c 500d 	ldrsb.w	r5, [ip, #13]
            sum += cols_8b[0]*ksrc[14];
 80150bc:	f91e 4016 	ldrsb.w	r4, [lr, r6, lsl #1]
            sum += cols_8b[6]*ksrc[13];
 80150c0:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[0]*ksrc[14];
 80150c4:	f99c 500e 	ldrsb.w	r5, [ip, #14]
            sum += cols_8b[1]*ksrc[15];
 80150c8:	f990 2001 	ldrsb.w	r2, [r0, #1]
            sum += cols_8b[0]*ksrc[14];
 80150cc:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[1]*ksrc[15];
 80150d0:	f99c 500f 	ldrsb.w	r5, [ip, #15]
            sum += cols_8b[2]*ksrc[16];
 80150d4:	f990 4002 	ldrsb.w	r4, [r0, #2]
            sum += cols_8b[1]*ksrc[15];
 80150d8:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[2]*ksrc[16];
 80150dc:	f99c 5010 	ldrsb.w	r5, [ip, #16]
            sum += cols_8b[3]*ksrc[17];
 80150e0:	f990 2003 	ldrsb.w	r2, [r0, #3]
            sum += cols_8b[2]*ksrc[16];
 80150e4:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[3]*ksrc[17];
 80150e8:	f99c 5011 	ldrsb.w	r5, [ip, #17]
            sum += cols_8b[4]*ksrc[18];
 80150ec:	f990 4004 	ldrsb.w	r4, [r0, #4]
            sum += cols_8b[3]*ksrc[17];
 80150f0:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[4]*ksrc[18];
 80150f4:	f99c 5012 	ldrsb.w	r5, [ip, #18]
            sum += cols_8b[5]*ksrc[19];
 80150f8:	f990 2005 	ldrsb.w	r2, [r0, #5]
            sum += cols_8b[4]*ksrc[18];
 80150fc:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[5]*ksrc[19];
 8015100:	f99c 5013 	ldrsb.w	r5, [ip, #19]
            sum += cols_8b[6]*ksrc[20];
 8015104:	f990 4006 	ldrsb.w	r4, [r0, #6]
            sum += cols_8b[5]*ksrc[19];
 8015108:	fb12 3305 	smlabb	r3, r2, r5, r3
            sum += cols_8b[6]*ksrc[20];
 801510c:	f99c 5014 	ldrsb.w	r5, [ip, #20]
            cols_8b += column_x + 6;
            sum += cols_8b[0]*ksrc[21];
 8015110:	4632      	mov	r2, r6
 8015112:	f911 6016 	ldrsb.w	r6, [r1, r6, lsl #1]
            sum += cols_8b[6]*ksrc[20];
 8015116:	fb14 3105 	smlabb	r1, r4, r5, r3
            sum += cols_8b[0]*ksrc[21];
 801511a:	f99c 3015 	ldrsb.w	r3, [ip, #21]
            cols_8b += column_x + 6;
 801511e:	1882      	adds	r2, r0, r2
            sum += cols_8b[1]*ksrc[22];
            sum += cols_8b[2]*ksrc[23];
 8015120:	f99c 4017 	ldrsb.w	r4, [ip, #23]
            sum += cols_8b[0]*ksrc[21];
 8015124:	fb16 1103 	smlabb	r1, r6, r3, r1
            sum += cols_8b[1]*ksrc[22];
 8015128:	f99c 3016 	ldrsb.w	r3, [ip, #22]
 801512c:	f992 7001 	ldrsb.w	r7, [r2, #1]
            sum += cols_8b[2]*ksrc[23];
 8015130:	f992 5002 	ldrsb.w	r5, [r2, #2]
            sum += cols_8b[1]*ksrc[22];
 8015134:	fb17 1103 	smlabb	r1, r7, r3, r1
            sum += cols_8b[3]*ksrc[24];
 8015138:	f992 3003 	ldrsb.w	r3, [r2, #3]
            sum += cols_8b[4]*ksrc[25];
            sum += cols_8b[5]*ksrc[26];
            sum += cols_8b[6]*ksrc[27];
            cols_8b += column_x + 6;
            sum += cols_8b[0]*ksrc[28];
 801513c:	9e15      	ldr	r6, [sp, #84]	; 0x54
            sum += cols_8b[2]*ksrc[23];
 801513e:	fb15 1104 	smlabb	r1, r5, r4, r1
            sum += cols_8b[3]*ksrc[24];
 8015142:	f99c 4018 	ldrsb.w	r4, [ip, #24]
            sum += cols_8b[4]*ksrc[25];
 8015146:	f992 5004 	ldrsb.w	r5, [r2, #4]
            sum += cols_8b[3]*ksrc[24];
 801514a:	fb13 1104 	smlabb	r1, r3, r4, r1
            sum += cols_8b[4]*ksrc[25];
 801514e:	f99c 4019 	ldrsb.w	r4, [ip, #25]
            sum += cols_8b[5]*ksrc[26];
 8015152:	f992 3005 	ldrsb.w	r3, [r2, #5]
            sum += cols_8b[4]*ksrc[25];
 8015156:	fb15 1104 	smlabb	r1, r5, r4, r1
            sum += cols_8b[5]*ksrc[26];
 801515a:	f99c 501a 	ldrsb.w	r5, [ip, #26]
            sum += cols_8b[6]*ksrc[27];
 801515e:	f992 4006 	ldrsb.w	r4, [r2, #6]
            sum += cols_8b[5]*ksrc[26];
 8015162:	fb13 1505 	smlabb	r5, r3, r5, r1
            sum += cols_8b[6]*ksrc[27];
 8015166:	f99c 301b 	ldrsb.w	r3, [ip, #27]
            cols_8b += column_x + 6;
 801516a:	1991      	adds	r1, r2, r6
            sum += cols_8b[0]*ksrc[28];
 801516c:	f910 0016 	ldrsb.w	r0, [r0, r6, lsl #1]
            sum += cols_8b[6]*ksrc[27];
 8015170:	fb14 5303 	smlabb	r3, r4, r3, r5
            sum += cols_8b[0]*ksrc[28];
 8015174:	f99c 501c 	ldrsb.w	r5, [ip, #28]
            sum += cols_8b[1]*ksrc[29];
 8015178:	f991 4001 	ldrsb.w	r4, [r1, #1]
            sum += cols_8b[0]*ksrc[28];
 801517c:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[1]*ksrc[29];
 8015180:	f99c 501d 	ldrsb.w	r5, [ip, #29]
            sum += cols_8b[2]*ksrc[30];
 8015184:	f991 0002 	ldrsb.w	r0, [r1, #2]
            sum += cols_8b[1]*ksrc[29];
 8015188:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[2]*ksrc[30];
 801518c:	f99c 501e 	ldrsb.w	r5, [ip, #30]
            sum += cols_8b[3]*ksrc[31];
 8015190:	f991 4003 	ldrsb.w	r4, [r1, #3]
            sum += cols_8b[2]*ksrc[30];
 8015194:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[3]*ksrc[31];
 8015198:	f99c 501f 	ldrsb.w	r5, [ip, #31]
            sum += cols_8b[4]*ksrc[32];
 801519c:	f991 0004 	ldrsb.w	r0, [r1, #4]
            sum += cols_8b[3]*ksrc[31];
 80151a0:	fb14 3305 	smlabb	r3, r4, r5, r3
            sum += cols_8b[4]*ksrc[32];
 80151a4:	f99c 5020 	ldrsb.w	r5, [ip, #32]
            sum += cols_8b[5]*ksrc[33];
 80151a8:	f991 4005 	ldrsb.w	r4, [r1, #5]
            sum += cols_8b[4]*ksrc[32];
 80151ac:	fb10 3305 	smlabb	r3, r0, r5, r3
            sum += cols_8b[5]*ksrc[33];
 80151b0:	f99c 5021 	ldrsb.w	r5, [ip, #33]	; 0x21
            sum += cols_8b[6]*ksrc[34];
 80151b4:	f991 0006 	ldrsb.w	r0, [r1, #6]
            sum += cols_8b[5]*ksrc[33];
 80151b8:	fb14 3405 	smlabb	r4, r4, r5, r3
            sum += cols_8b[6]*ksrc[34];
 80151bc:	f99c 5022 	ldrsb.w	r5, [ip, #34]	; 0x22
            cols_8b += column_x + 6;
            sum += cols_8b[0]*ksrc[35];
 80151c0:	4633      	mov	r3, r6
 80151c2:	f912 6016 	ldrsb.w	r6, [r2, r6, lsl #1]
            sum += cols_8b[6]*ksrc[34];
 80151c6:	fb10 4205 	smlabb	r2, r0, r5, r4
            sum += cols_8b[0]*ksrc[35];
 80151ca:	f99c 0023 	ldrsb.w	r0, [ip, #35]	; 0x23
            cols_8b += column_x + 6;
 80151ce:	18cb      	adds	r3, r1, r3
            sum += cols_8b[1]*ksrc[36];
 80151d0:	f99c 4024 	ldrsb.w	r4, [ip, #36]	; 0x24
            sum += cols_8b[0]*ksrc[35];
 80151d4:	fb16 2200 	smlabb	r2, r6, r0, r2
            sum += cols_8b[2]*ksrc[37];
 80151d8:	f99c 5025 	ldrsb.w	r5, [ip, #37]	; 0x25
            sum += cols_8b[1]*ksrc[36];
 80151dc:	f993 7001 	ldrsb.w	r7, [r3, #1]
            sum += cols_8b[2]*ksrc[37];
 80151e0:	f993 0002 	ldrsb.w	r0, [r3, #2]
            sum += cols_8b[1]*ksrc[36];
 80151e4:	fb17 2204 	smlabb	r2, r7, r4, r2
            sum += cols_8b[3]*ksrc[38];
 80151e8:	f993 4003 	ldrsb.w	r4, [r3, #3]
            sum += cols_8b[4]*ksrc[39];
            sum += cols_8b[5]*ksrc[40];
            sum += cols_8b[6]*ksrc[41];
            cols_8b += column_x + 6;
 80151ec:	9e15      	ldr	r6, [sp, #84]	; 0x54
            sum += cols_8b[2]*ksrc[37];
 80151ee:	fb10 2205 	smlabb	r2, r0, r5, r2
            sum += cols_8b[3]*ksrc[38];
 80151f2:	f99c 5026 	ldrsb.w	r5, [ip, #38]	; 0x26
            sum += cols_8b[4]*ksrc[39];
 80151f6:	f993 0004 	ldrsb.w	r0, [r3, #4]
            sum += cols_8b[3]*ksrc[38];
 80151fa:	fb14 2205 	smlabb	r2, r4, r5, r2
            sum += cols_8b[4]*ksrc[39];
 80151fe:	f99c 4027 	ldrsb.w	r4, [ip, #39]	; 0x27
            sum += cols_8b[5]*ksrc[40];
 8015202:	f993 5005 	ldrsb.w	r5, [r3, #5]
            sum += cols_8b[4]*ksrc[39];
 8015206:	fb10 2004 	smlabb	r0, r0, r4, r2
            sum += cols_8b[5]*ksrc[40];
 801520a:	f99c 4028 	ldrsb.w	r4, [ip, #40]	; 0x28
            sum += cols_8b[6]*ksrc[41];
 801520e:	f993 2006 	ldrsb.w	r2, [r3, #6]
            cols_8b += column_x + 6;
 8015212:	4433      	add	r3, r6
            sum += cols_8b[5]*ksrc[40];
 8015214:	fb15 0004 	smlabb	r0, r5, r4, r0
            sum += cols_8b[6]*ksrc[41];
 8015218:	f99c 4029 	ldrsb.w	r4, [ip, #41]	; 0x29
            sum += cols_8b[0]*ksrc[42];
 801521c:	f911 1016 	ldrsb.w	r1, [r1, r6, lsl #1]
            sum += cols_8b[6]*ksrc[41];
 8015220:	fb12 0204 	smlabb	r2, r2, r4, r0
            sum += cols_8b[0]*ksrc[42];
 8015224:	f99c 402a 	ldrsb.w	r4, [ip, #42]	; 0x2a
            sum += cols_8b[1]*ksrc[43];
 8015228:	f993 0001 	ldrsb.w	r0, [r3, #1]
            sum += cols_8b[0]*ksrc[42];
 801522c:	fb11 2204 	smlabb	r2, r1, r4, r2
            sum += cols_8b[1]*ksrc[43];
 8015230:	f99c 402b 	ldrsb.w	r4, [ip, #43]	; 0x2b
            sum += cols_8b[2]*ksrc[44];
 8015234:	f993 1002 	ldrsb.w	r1, [r3, #2]
            sum += cols_8b[1]*ksrc[43];
 8015238:	fb10 2204 	smlabb	r2, r0, r4, r2
            sum += cols_8b[2]*ksrc[44];
 801523c:	f99c 402c 	ldrsb.w	r4, [ip, #44]	; 0x2c
            sum += cols_8b[3]*ksrc[45];
 8015240:	f993 0003 	ldrsb.w	r0, [r3, #3]
            sum += cols_8b[2]*ksrc[44];
 8015244:	fb11 2204 	smlabb	r2, r1, r4, r2
            sum += cols_8b[3]*ksrc[45];
 8015248:	f99c 402d 	ldrsb.w	r4, [ip, #45]	; 0x2d
            sum += cols_8b[4]*ksrc[46];
 801524c:	f993 1004 	ldrsb.w	r1, [r3, #4]
            sum += cols_8b[3]*ksrc[45];
 8015250:	fb10 2204 	smlabb	r2, r0, r4, r2
            sum += cols_8b[4]*ksrc[46];
 8015254:	f99c 402e 	ldrsb.w	r4, [ip, #46]	; 0x2e
            sum += cols_8b[5]*ksrc[47];
 8015258:	f993 0005 	ldrsb.w	r0, [r3, #5]
            sum += cols_8b[4]*ksrc[46];
 801525c:	fb11 2204 	smlabb	r2, r1, r4, r2
            sum += cols_8b[5]*ksrc[47];
 8015260:	f99c 402f 	ldrsb.w	r4, [ip, #47]	; 0x2f
            sum += cols_8b[6]*ksrc[48];
 8015264:	f993 3006 	ldrsb.w	r3, [r3, #6]
            sum += cols_8b[5]*ksrc[47];
 8015268:	fb10 2204 	smlabb	r2, r0, r4, r2
            sum += cols_8b[6]*ksrc[48];
 801526c:	f99c 4030 	ldrsb.w	r4, [ip, #48]	; 0x30

            sum = (float) sum * *scales;
 8015270:	992d      	ldr	r1, [sp, #180]	; 0xb4
            sum += cols_8b[6]*ksrc[48];
 8015272:	fb13 2204 	smlabb	r2, r3, r4, r2
            sum = (float) sum * *scales;
 8015276:	ed91 7a00 	vldr	s14, [r1]
 801527a:	ee07 2a90 	vmov	s15, r2
            sum += output_offset;
 801527e:	9a31      	ldr	r2, [sp, #196]	; 0xc4
            sum = (float) sum * *scales;
 8015280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801528c:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8015290:	4413      	add	r3, r2
            mask_value = 1;
            if (sum < activation_min){
 8015292:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8015294:	4293      	cmp	r3, r2
 8015296:	da27      	bge.n	80152e8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x88c>
 8015298:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801529a:	2b00      	cmp	r3, #0
 801529c:	461a      	mov	r2, r3
 801529e:	bfb8      	it	lt
 80152a0:	1dda      	addlt	r2, r3, #7
 80152a2:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 80152a4:	eb03 02e2 	add.w	r2, r3, r2, asr #3
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 80152a8:	e9dd 3132 	ldrd	r3, r1, [sp, #200]	; 0xc8
 80152ac:	428b      	cmp	r3, r1
 80152ae:	dd00      	ble.n	80152b2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x856>
                sum = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80152b0:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80152b2:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80152b4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80152b6:	540b      	strb	r3, [r1, r0]
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 80152b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80152ba:	7813      	ldrb	r3, [r2, #0]
 80152bc:	400b      	ands	r3, r1
 80152be:	7013      	strb	r3, [r2, #0]

            cols_8b_iterptr += STRIDE;
 80152c0:	f10e 0e02 	add.w	lr, lr, #2
 80152c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
        }
        cols_8b_iterptr += 3 * 2 - (column_x & 1);
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 80152c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80152c8:	4611      	mov	r1, r2
 80152ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80152cc:	449e      	add	lr, r3
 80152ce:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80152d0:	441a      	add	r2, r3
 80152d2:	4419      	add	r1, r3
    for (i = 0; i < output_y; i++) {
 80152d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80152d6:	9214      	str	r2, [sp, #80]	; 0x50
 80152d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80152da:	9112      	str	r1, [sp, #72]	; 0x48
 80152dc:	4293      	cmp	r3, r2
 80152de:	f47f ac00 	bne.w	8014ae2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x86>
    }
}
 80152e2:	b023      	add	sp, #140	; 0x8c
 80152e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
            if (sum > activation_max){
 80152ea:	9833      	ldr	r0, [sp, #204]	; 0xcc
 80152ec:	2a00      	cmp	r2, #0
 80152ee:	4611      	mov	r1, r2
 80152f0:	bfb8      	it	lt
 80152f2:	1dd1      	addlt	r1, r2, #7
 80152f4:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 80152f6:	4283      	cmp	r3, r0
 80152f8:	ea4f 01e1 	mov.w	r1, r1, asr #3
 80152fc:	440a      	add	r2, r1
 80152fe:	dcd7      	bgt.n	80152b0 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x854>
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 8015300:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8015302:	9812      	ldr	r0, [sp, #72]	; 0x48
 8015304:	5413      	strb	r3, [r2, r0]
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8015306:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8015308:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801530a:	5c5b      	ldrb	r3, [r3, r1]
 801530c:	4313      	orrs	r3, r2
 801530e:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8015310:	5453      	strb	r3, [r2, r1]
 8015312:	e7d5      	b.n	80152c0 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x864>

08015314 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>:
{
 8015314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015318:	b095      	sub	sp, #84	; 0x54
 801531a:	461c      	mov	r4, r3
    for(i = 0; i < input_x + 6; i++){
 801531c:	f101 0c05 	add.w	ip, r1, #5
{
 8015320:	4692      	mov	sl, r2
 8015322:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8015324:	f8dd b080 	ldr.w	fp, [sp, #128]	; 0x80
 8015328:	e9cd 010d 	strd	r0, r1, [sp, #52]	; 0x34
 801532c:	1cd8      	adds	r0, r3, #3
 801532e:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	; 0xa0
    for(i = 0; i < input_x + 6; i++){
 8015332:	2100      	movs	r1, #0
{
 8015334:	9311      	str	r3, [sp, #68]	; 0x44
 8015336:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	; 0xa4
 801533a:	9312      	str	r3, [sp, #72]	; 0x48
 801533c:	f99d 30b0 	ldrsb.w	r3, [sp, #176]	; 0xb0
    for(i = 0; i < input_x + 6; i++){
 8015340:	3101      	adds	r1, #1
 8015342:	4602      	mov	r2, r0
        *cols_8b++ = PAD8;
 8015344:	f800 3c03 	strb.w	r3, [r0, #-3]
 8015348:	3003      	adds	r0, #3
    for(i = 0; i < input_x + 6; i++){
 801534a:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 801534c:	f800 3c05 	strb.w	r3, [r0, #-5]
        *cols_8b++ = PAD8;
 8015350:	f800 3c04 	strb.w	r3, [r0, #-4]
    for(i = 0; i < input_x + 6; i++){
 8015354:	4561      	cmp	r1, ip
 8015356:	ddf3      	ble.n	8015340 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x2c>
    for(i = 0; i < input_y; i++){
 8015358:	f1ba 0f00 	cmp.w	sl, #0
 801535c:	d019      	beq.n	8015392 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x7e>
 801535e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8015360:	4610      	mov	r0, r2
 8015362:	2500      	movs	r5, #0
 8015364:	1d8e      	adds	r6, r1, #6
 8015366:	1991      	adds	r1, r2, r6
 8015368:	3501      	adds	r5, #1
        *cols_8b++ = PAD8;//left
 801536a:	7003      	strb	r3, [r0, #0]
        *cols_8b++ = PAD8;//left
 801536c:	7043      	strb	r3, [r0, #1]
    for(i = 0; i < input_y; i++){
 801536e:	b2af      	uxth	r7, r5
        *cols_8b++ = PAD8;//left
 8015370:	7083      	strb	r3, [r0, #2]
        *cols_8b++ = PAD8;//right
 8015372:	f801 3c03 	strb.w	r3, [r1, #-3]
 8015376:	4430      	add	r0, r6
    for(i = 0; i < input_y; i++){
 8015378:	45ba      	cmp	sl, r7
        *cols_8b++ = PAD8;//right
 801537a:	f801 3c02 	strb.w	r3, [r1, #-2]
        *cols_8b++ = PAD8;//right
 801537e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8015382:	4431      	add	r1, r6
    for(i = 0; i < input_y; i++){
 8015384:	d8f0      	bhi.n	8015368 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x54>
 8015386:	f10a 31ff 	add.w	r1, sl, #4294967295	; 0xffffffff
 801538a:	b289      	uxth	r1, r1
 801538c:	fb01 6606 	mla	r6, r1, r6, r6
 8015390:	4432      	add	r2, r6
 8015392:	990e      	ldr	r1, [sp, #56]	; 0x38
 8015394:	1e88      	subs	r0, r1, #2
 8015396:	f64f 71f7 	movw	r1, #65527	; 0xfff7
 801539a:	4288      	cmp	r0, r1
 801539c:	f200 80ce 	bhi.w	801553c <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x228>
 80153a0:	2000      	movs	r0, #0
 80153a2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80153a4:	4605      	mov	r5, r0
 80153a6:	f363 0007 	bfi	r0, r3, #0, #8
 80153aa:	1d8f      	adds	r7, r1, #6
 80153ac:	4611      	mov	r1, r2
 80153ae:	f363 200f 	bfi	r0, r3, #8, #8
 80153b2:	08be      	lsrs	r6, r7, #2
 80153b4:	f363 4017 	bfi	r0, r3, #16, #8
 80153b8:	f363 601f 	bfi	r0, r3, #24, #8
 80153bc:	3501      	adds	r5, #1
        *cols_8b++ = PAD8;
 80153be:	6008      	str	r0, [r1, #0]
 80153c0:	6048      	str	r0, [r1, #4]
 80153c2:	310c      	adds	r1, #12
 80153c4:	42ae      	cmp	r6, r5
 80153c6:	f841 0c04 	str.w	r0, [r1, #-4]
 80153ca:	d8f7      	bhi.n	80153bc <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xa8>
 80153cc:	f027 0503 	bic.w	r5, r7, #3
 80153d0:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80153d4:	42bd      	cmp	r5, r7
 80153d6:	b2a8      	uxth	r0, r5
 80153d8:	eb02 0106 	add.w	r1, r2, r6
 80153dc:	d010      	beq.n	8015400 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xec>
    for(i = 0; i < input_x + 6; i++){
 80153de:	1c45      	adds	r5, r0, #1
        *cols_8b++ = PAD8;
 80153e0:	5593      	strb	r3, [r2, r6]
        *cols_8b++ = PAD8;
 80153e2:	704b      	strb	r3, [r1, #1]
    for(i = 0; i < input_x + 6; i++){
 80153e4:	b2aa      	uxth	r2, r5
        *cols_8b++ = PAD8;
 80153e6:	708b      	strb	r3, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 80153e8:	4562      	cmp	r2, ip
 80153ea:	dc09      	bgt.n	8015400 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xec>
 80153ec:	1c82      	adds	r2, r0, #2
        *cols_8b++ = PAD8;
 80153ee:	70cb      	strb	r3, [r1, #3]
        *cols_8b++ = PAD8;
 80153f0:	710b      	strb	r3, [r1, #4]
    for(i = 0; i < input_x + 6; i++){
 80153f2:	b292      	uxth	r2, r2
        *cols_8b++ = PAD8;
 80153f4:	714b      	strb	r3, [r1, #5]
    for(i = 0; i < input_x + 6; i++){
 80153f6:	4594      	cmp	ip, r2
 80153f8:	db02      	blt.n	8015400 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xec>
        *cols_8b++ = PAD8;
 80153fa:	718b      	strb	r3, [r1, #6]
        *cols_8b++ = PAD8;
 80153fc:	71cb      	strb	r3, [r1, #7]
        *cols_8b++ = PAD8;
 80153fe:	720b      	strb	r3, [r1, #8]
    for (c = 0; c < input_ch; c++){
 8015400:	2c00      	cmp	r4, #0
 8015402:	f000 8097 	beq.w	8015534 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x220>
 8015406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015408:	2500      	movs	r5, #0
 801540a:	46dc      	mov	ip, fp
 801540c:	1e5e      	subs	r6, r3, #1
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 801540e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8015412:	b2b6      	uxth	r6, r6
 8015414:	3314      	adds	r3, #20
 8015416:	1c77      	adds	r7, r6, #1
 8015418:	3607      	adds	r6, #7
 801541a:	9313      	str	r3, [sp, #76]	; 0x4c
 801541c:	46b1      	mov	r9, r6
 801541e:	fb07 f804 	mul.w	r8, r7, r4
 8015422:	4656      	mov	r6, sl
 8015424:	9710      	str	r7, [sp, #64]	; 0x40
        for(i = 0; i < input_y; i++){
 8015426:	b1f6      	cbz	r6, 8015466 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x152>
 8015428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801542a:	b1e3      	cbz	r3, 8015466 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x152>
 801542c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801542e:	f04f 0a00 	mov.w	sl, #0
 8015432:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015434:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8015438:	eb03 0e02 	add.w	lr, r3, r2
 801543c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801543e:	eb07 000e 	add.w	r0, r7, lr
 8015442:	4672      	mov	r2, lr
 8015444:	465b      	mov	r3, fp
                *cols_8b++ = *src;// + input_offset;
 8015446:	f993 1000 	ldrsb.w	r1, [r3]
                src += input_ch;
 801544a:	4423      	add	r3, r4
                *cols_8b++ = *src;// + input_offset;
 801544c:	f802 1f01 	strb.w	r1, [r2, #1]!
            for(j = 0; j < input_x; j++){
 8015450:	4282      	cmp	r2, r0
 8015452:	d1f8      	bne.n	8015446 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x132>
 8015454:	f10a 0a01 	add.w	sl, sl, #1
 8015458:	44c3      	add	fp, r8
 801545a:	44ce      	add	lr, r9
        for(i = 0; i < input_y; i++){
 801545c:	fa1f f38a 	uxth.w	r3, sl
 8015460:	429e      	cmp	r6, r3
 8015462:	d8ec      	bhi.n	801543e <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x12a>
 8015464:	9710      	str	r7, [sp, #64]	; 0x40
        if (c % 8 == 0 && c > 1) output_mask++;
 8015466:	2d01      	cmp	r5, #1
 8015468:	f005 0e07 	and.w	lr, r5, #7
 801546c:	d937      	bls.n	80154de <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x1ca>
 801546e:	f1be 0f00 	cmp.w	lr, #0
 8015472:	d134      	bne.n	80154de <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x1ca>
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015474:	9f24      	ldr	r7, [sp, #144]	; 0x90
    for (c = 0; c < input_ch; c++){
 8015476:	3501      	adds	r5, #1
        if (c % 8 == 0 && c > 1) output_mask++;
 8015478:	9b27      	ldr	r3, [sp, #156]	; 0x9c
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801547a:	9706      	str	r7, [sp, #24]
 801547c:	f10c 0704 	add.w	r7, ip, #4
        if (c % 8 == 0 && c > 1) output_mask++;
 8015480:	3301      	adds	r3, #1
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015482:	992b      	ldr	r1, [sp, #172]	; 0xac
 8015484:	970f      	str	r7, [sp, #60]	; 0x3c
    for (c = 0; c < input_ch; c++){
 8015486:	b2ad      	uxth	r5, r5
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015488:	9f22      	ldr	r7, [sp, #136]	; 0x88
        if (c % 8 == 0 && c > 1) output_mask++;
 801548a:	9327      	str	r3, [sp, #156]	; 0x9c
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801548c:	9705      	str	r7, [sp, #20]
 801548e:	2700      	movs	r7, #0
 8015490:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8015492:	9704      	str	r7, [sp, #16]
 8015494:	9f21      	ldr	r7, [sp, #132]	; 0x84
 8015496:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015498:	f107 0a04 	add.w	sl, r7, #4
 801549c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801549e:	9825      	ldr	r0, [sp, #148]	; 0x94
 80154a0:	9702      	str	r7, [sp, #8]
        input++;
 80154a2:	3701      	adds	r7, #1
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154a4:	9203      	str	r2, [sp, #12]
        input++;
 80154a6:	970d      	str	r7, [sp, #52]	; 0x34
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154a8:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80154aa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80154ac:	9701      	str	r7, [sp, #4]
 80154ae:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 80154b0:	f102 0b04 	add.w	fp, r2, #4
 80154b4:	9309      	str	r3, [sp, #36]	; 0x24
 80154b6:	4663      	mov	r3, ip
 80154b8:	9700      	str	r7, [sp, #0]
        ksrc += 49;
 80154ba:	3731      	adds	r7, #49	; 0x31
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154bc:	9108      	str	r1, [sp, #32]
 80154be:	9007      	str	r0, [sp, #28]
 80154c0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80154c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80154c4:	940a      	str	r4, [sp, #40]	; 0x28
        ksrc += 49;
 80154c6:	971e      	str	r7, [sp, #120]	; 0x78
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154c8:	f7ff fac8 	bl	8014a5c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask>
    for (c = 0; c < input_ch; c++){
 80154cc:	42a5      	cmp	r5, r4
 80154ce:	d031      	beq.n	8015534 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x220>
    for(i = 0; i < input_x + 6; i++){
 80154d0:	f8cd a084 	str.w	sl, [sp, #132]	; 0x84
 80154d4:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 80154d8:	f8cd b07c 	str.w	fp, [sp, #124]	; 0x7c
 80154dc:	e7a3      	b.n	8015426 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x112>
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154de:	9f24      	ldr	r7, [sp, #144]	; 0x90
    for (c = 0; c < input_ch; c++){
 80154e0:	3501      	adds	r5, #1
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80154e4:	4663      	mov	r3, ip
 80154e6:	9706      	str	r7, [sp, #24]
 80154e8:	f10c 0704 	add.w	r7, ip, #4
 80154ec:	992b      	ldr	r1, [sp, #172]	; 0xac
    for (c = 0; c < input_ch; c++){
 80154ee:	b2ad      	uxth	r5, r5
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80154f0:	970f      	str	r7, [sp, #60]	; 0x3c
 80154f2:	9f22      	ldr	r7, [sp, #136]	; 0x88
 80154f4:	9825      	ldr	r0, [sp, #148]	; 0x94
 80154f6:	9705      	str	r7, [sp, #20]
 80154f8:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80154fa:	9209      	str	r2, [sp, #36]	; 0x24
 80154fc:	f107 0a04 	add.w	sl, r7, #4
 8015500:	9f27      	ldr	r7, [sp, #156]	; 0x9c
 8015502:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8015504:	9703      	str	r7, [sp, #12]
 8015506:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8015508:	f102 0b04 	add.w	fp, r2, #4
 801550c:	9108      	str	r1, [sp, #32]
 801550e:	9702      	str	r7, [sp, #8]
        input++;
 8015510:	3701      	adds	r7, #1
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015512:	9007      	str	r0, [sp, #28]
        input++;
 8015514:	970d      	str	r7, [sp, #52]	; 0x34
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015516:	9f21      	ldr	r7, [sp, #132]	; 0x84
 8015518:	9911      	ldr	r1, [sp, #68]	; 0x44
 801551a:	9701      	str	r7, [sp, #4]
 801551c:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 801551e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8015520:	9700      	str	r7, [sp, #0]
        ksrc += 49;
 8015522:	3731      	adds	r7, #49	; 0x31
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8015524:	f8cd e010 	str.w	lr, [sp, #16]
 8015528:	940a      	str	r4, [sp, #40]	; 0x28
        ksrc += 49;
 801552a:	971e      	str	r7, [sp, #120]	; 0x78
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801552c:	f7ff fa96 	bl	8014a5c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask>
    for (c = 0; c < input_ch; c++){
 8015530:	42ac      	cmp	r4, r5
 8015532:	d1cd      	bne.n	80154d0 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x1bc>
}
 8015534:	2000      	movs	r0, #0
 8015536:	b015      	add	sp, #84	; 0x54
 8015538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801553c:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 801553e:	2100      	movs	r1, #0
 8015540:	3101      	adds	r1, #1
        *cols_8b++ = PAD8;
 8015542:	f802 3c03 	strb.w	r3, [r2, #-3]
        *cols_8b++ = PAD8;
 8015546:	f802 3c02 	strb.w	r3, [r2, #-2]
 801554a:	3203      	adds	r2, #3
    for(i = 0; i < input_x + 6; i++){
 801554c:	b289      	uxth	r1, r1
        *cols_8b++ = PAD8;
 801554e:	f802 3c04 	strb.w	r3, [r2, #-4]
    for(i = 0; i < input_x + 6; i++){
 8015552:	4561      	cmp	r1, ip
 8015554:	ddf4      	ble.n	8015540 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x22c>
 8015556:	e753      	b.n	8015400 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xec>

08015558 <getInput>:
int32_t *int32ptr;
float *fptr,*fptr2,*fptr3;

signed char* getInput() {
    return &buffer0[65536];
}
 8015558:	4800      	ldr	r0, [pc, #0]	; (801555c <getInput+0x4>)
 801555a:	4770      	bx	lr
 801555c:	2001cf3c 	.word	0x2001cf3c

08015560 <getOutput>:
signed char* getOutput() {
    return NNoutput;
}
 8015560:	4800      	ldr	r0, [pc, #0]	; (8015564 <getOutput+0x4>)
 8015562:	4770      	bx	lr
 8015564:	20015840 	.word	0x20015840

08015568 <invoke>:
void end2endinference(q7_t* img){
    invoke(NULL);
}
void invoke(float* labels){
 8015568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801556c:	ed2d 8b02 	vpush	{d8}
 8015570:	f5ad 4da3 	sub.w	sp, sp, #20864	; 0x5180
/* layer 0:CONV_2D */
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 8015574:	2600      	movs	r6, #0
 8015576:	4bcd      	ldr	r3, [pc, #820]	; (80158ac <invoke+0x344>)
 8015578:	f04f 087f 	mov.w	r8, #127	; 0x7f
void invoke(float* labels){
 801557c:	b099      	sub	sp, #100	; 0x64
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 801557e:	f04f 0a10 	mov.w	sl, #16
 8015582:	f503 34e0 	add.w	r4, r3, #114688	; 0x1c000
 8015586:	f5a3 3580 	sub.w	r5, r3, #65536	; 0x10000
 801558a:	960d      	str	r6, [sp, #52]	; 0x34
 801558c:	2280      	movs	r2, #128	; 0x80
 801558e:	9604      	str	r6, [sp, #16]
 8015590:	2640      	movs	r6, #64	; 0x40
 8015592:	f8df c360 	ldr.w	ip, [pc, #864]	; 80158f4 <invoke+0x38c>
 8015596:	4611      	mov	r1, r2
 8015598:	f8df e35c 	ldr.w	lr, [pc, #860]	; 80158f8 <invoke+0x390>
/* layer 1:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
/* layer 2:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
/* layer 3:CONV_2D */
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 801559c:	f04f 0b20 	mov.w	fp, #32
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80155a0:	4fc3      	ldr	r7, [pc, #780]	; (80158b0 <invoke+0x348>)
 80155a2:	f8df 9358 	ldr.w	r9, [pc, #856]	; 80158fc <invoke+0x394>
void invoke(float* labels){
 80155a6:	901b      	str	r0, [sp, #108]	; 0x6c
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80155a8:	4618      	mov	r0, r3
 80155aa:	9507      	str	r5, [sp, #28]
 80155ac:	2303      	movs	r3, #3
 80155ae:	970c      	str	r7, [sp, #48]	; 0x30
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 80155b0:	462f      	mov	r7, r5
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80155b2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80155b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80155ba:	940b      	str	r4, [sp, #44]	; 0x2c
/* layer 7:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
/* layer 8:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
/* layer 9:ADD */
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 80155bc:	ed9f 8abd 	vldr	s16, [pc, #756]	; 80158b4 <invoke+0x34c>
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80155c0:	e9cd 6608 	strd	r6, r6, [sp, #32]
 80155c4:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80155c8:	e9cd 9e00 	strd	r9, lr, [sp]
 80155cc:	e9cd c602 	strd	ip, r6, [sp, #8]
 80155d0:	9605      	str	r6, [sp, #20]
 80155d2:	f00f f907 	bl	80247e4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 80155d6:	4628      	mov	r0, r5
 80155d8:	9508      	str	r5, [sp, #32]
 80155da:	4635      	mov	r5, r6
 80155dc:	960d      	str	r6, [sp, #52]	; 0x34
 80155de:	2680      	movs	r6, #128	; 0x80
 80155e0:	2240      	movs	r2, #64	; 0x40
 80155e2:	f8df e31c 	ldr.w	lr, [pc, #796]	; 8015900 <invoke+0x398>
 80155e6:	9605      	str	r6, [sp, #20]
 80155e8:	4653      	mov	r3, sl
 80155ea:	4eb3      	ldr	r6, [pc, #716]	; (80158b8 <invoke+0x350>)
 80155ec:	4611      	mov	r1, r2
 80155ee:	f8df c314 	ldr.w	ip, [pc, #788]	; 8015904 <invoke+0x39c>
 80155f2:	f8df 9314 	ldr.w	r9, [pc, #788]	; 8015908 <invoke+0x3a0>
 80155f6:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 80155f8:	2680      	movs	r6, #128	; 0x80
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 80155fa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80155fe:	9504      	str	r5, [sp, #16]
 8015600:	f8cd 9004 	str.w	r9, [sp, #4]
/* layer 34:ADD */
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
/* layer 35:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
/* layer 36:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8015604:	f04f 0904 	mov.w	r9, #4
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 8015608:	940c      	str	r4, [sp, #48]	; 0x30
 801560a:	e9cd 5806 	strd	r5, r8, [sp, #24]
 801560e:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8015612:	e9cd 2209 	strd	r2, r2, [sp, #36]	; 0x24
 8015616:	f7fc fb79 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 801561a:	9604      	str	r6, [sp, #16]
 801561c:	f507 3610 	add.w	r6, r7, #147456	; 0x24000
 8015620:	f8df e2e8 	ldr.w	lr, [pc, #744]	; 801590c <invoke+0x3a4>
 8015624:	2240      	movs	r2, #64	; 0x40
 8015626:	f8df c2e8 	ldr.w	ip, [pc, #744]	; 8015910 <invoke+0x3a8>
 801562a:	9607      	str	r6, [sp, #28]
 801562c:	f06f 0605 	mvn.w	r6, #5
 8015630:	9711      	str	r7, [sp, #68]	; 0x44
 8015632:	4638      	mov	r0, r7
/* layer 50:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
/* layer 51:CAST */
fptr = (float*)&buffer0[35116];
int8ptr = (int8_t*)&buffer0[35076];
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015634:	f648 1730 	movw	r7, #35120	; 0x8930
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 8015638:	4653      	mov	r3, sl
 801563a:	4611      	mov	r1, r2
 801563c:	9209      	str	r2, [sp, #36]	; 0x24
 801563e:	9208      	str	r2, [sp, #32]
 8015640:	f8cd c004 	str.w	ip, [sp, #4]
 8015644:	940b      	str	r4, [sp, #44]	; 0x2c
 8015646:	e9cd 5805 	strd	r5, r8, [sp, #20]
 801564a:	e9cd e602 	strd	lr, r6, [sp, #8]
 801564e:	2508      	movs	r5, #8
 8015650:	4e9a      	ldr	r6, [pc, #616]	; (80158bc <invoke+0x354>)
 8015652:	950a      	str	r5, [sp, #40]	; 0x28
 8015654:	9600      	str	r6, [sp, #0]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015656:	f648 162c 	movw	r6, #35116	; 0x892c
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 801565a:	f00e f8a1 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801565e:	9713      	str	r7, [sp, #76]	; 0x4c
 8015660:	f648 1734 	movw	r7, #35124	; 0x8934
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 8015664:	f8df c2ac 	ldr.w	ip, [pc, #684]	; 8015914 <invoke+0x3ac>
 8015668:	462b      	mov	r3, r5
 801566a:	f5a4 4000 	sub.w	r0, r4, #32768	; 0x8000
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801566e:	9714      	str	r7, [sp, #80]	; 0x50
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 8015670:	f06f 057f 	mvn.w	r5, #127	; 0x7f
 8015674:	4f92      	ldr	r7, [pc, #584]	; (80158c0 <invoke+0x358>)
 8015676:	2240      	movs	r2, #64	; 0x40
 8015678:	f8cd c008 	str.w	ip, [sp, #8]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801567c:	f648 1c38 	movw	ip, #35128	; 0x8938
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 8015680:	9701      	str	r7, [sp, #4]
 8015682:	f04f 0e06 	mov.w	lr, #6
 8015686:	4f8f      	ldr	r7, [pc, #572]	; (80158c4 <invoke+0x35c>)
 8015688:	4611      	mov	r1, r2
 801568a:	9505      	str	r5, [sp, #20]
 801568c:	9503      	str	r5, [sp, #12]
 801568e:	f5a0 3500 	sub.w	r5, r0, #131072	; 0x20000
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015692:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 8015696:	f648 1c3c 	movw	ip, #35132	; 0x893c
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 801569a:	9700      	str	r7, [sp, #0]
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 801569c:	f06f 077f 	mvn.w	r7, #127	; 0x7f
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 80156a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80156a4:	9507      	str	r5, [sp, #28]
 80156a6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80156aa:	f8cd e010 	str.w	lr, [sp, #16]
 80156ae:	940b      	str	r4, [sp, #44]	; 0x2c
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156b0:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 80156b4:	e9cd 2208 	strd	r2, r2, [sp, #32]
 80156b8:	f00e fb12 	bl	8023ce0 <convolve_1x1_s8_ch8_fpreq>
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156bc:	970d      	str	r7, [sp, #52]	; 0x34
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156be:	9f11      	ldr	r7, [sp, #68]	; 0x44
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156c0:	2240      	movs	r2, #64	; 0x40
 80156c2:	f8df e254 	ldr.w	lr, [pc, #596]	; 8015918 <invoke+0x3b0>
 80156c6:	465b      	mov	r3, fp
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156c8:	4437      	add	r7, r6
 80156ca:	9e13      	ldr	r6, [sp, #76]	; 0x4c
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156cc:	f8df c24c 	ldr.w	ip, [pc, #588]	; 801591c <invoke+0x3b4>
 80156d0:	4611      	mov	r1, r2
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156d2:	971e      	str	r7, [sp, #120]	; 0x78
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156d4:	4628      	mov	r0, r5
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156d6:	9f11      	ldr	r7, [sp, #68]	; 0x44
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156d8:	f8cd e00c 	str.w	lr, [sp, #12]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156dc:	4437      	add	r7, r6
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156de:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80156e2:	f8cd c008 	str.w	ip, [sp, #8]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156e6:	9713      	str	r7, [sp, #76]	; 0x4c
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156e8:	9606      	str	r6, [sp, #24]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156ea:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80156ec:	9e14      	ldr	r6, [sp, #80]	; 0x50
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156ee:	9508      	str	r5, [sp, #32]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156f0:	4437      	add	r7, r6
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156f2:	2680      	movs	r6, #128	; 0x80
 80156f4:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156f8:	9714      	str	r7, [sp, #80]	; 0x50
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80156fa:	9605      	str	r6, [sp, #20]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80156fc:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80156fe:	9e15      	ldr	r6, [sp, #84]	; 0x54
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8015700:	f8cd 801c 	str.w	r8, [sp, #28]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015704:	4437      	add	r7, r6
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8015706:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 801570a:	940c      	str	r4, [sp, #48]	; 0x30
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801570c:	9715      	str	r7, [sp, #84]	; 0x54
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 801570e:	9604      	str	r6, [sp, #16]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015710:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015712:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8015714:	4437      	add	r7, r6
 8015716:	f648 1644 	movw	r6, #35140	; 0x8944
 801571a:	9716      	str	r7, [sp, #88]	; 0x58
 801571c:	9f11      	ldr	r7, [sp, #68]	; 0x44
 801571e:	4437      	add	r7, r6
 8015720:	f648 1648 	movw	r6, #35144	; 0x8948
 8015724:	9717      	str	r7, [sp, #92]	; 0x5c
 8015726:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015728:	4437      	add	r7, r6
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 801572a:	4e67      	ldr	r6, [pc, #412]	; (80158c8 <invoke+0x360>)
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801572c:	9718      	str	r7, [sp, #96]	; 0x60
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 801572e:	9601      	str	r6, [sp, #4]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015730:	f648 164c 	movw	r6, #35148	; 0x894c
 8015734:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015736:	4437      	add	r7, r6
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8015738:	4e64      	ldr	r6, [pc, #400]	; (80158cc <invoke+0x364>)
 801573a:	e9cd bb0a 	strd	fp, fp, [sp, #40]	; 0x28
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801573e:	9719      	str	r7, [sp, #100]	; 0x64
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8015740:	9600      	str	r6, [sp, #0]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8015742:	f648 1650 	movw	r6, #35152	; 0x8950
 8015746:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015748:	4437      	add	r7, r6
/* layer 56:ZEROS */
int8ptr = (char*)&buffer0[35116];for(int i = 0; i < 1; i++) int8ptr[i] = 0;
/* layer 57:ONES */
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
/* layer 58:NEGATIVE */
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 801574a:	f648 1654 	movw	r6, #35156	; 0x8954
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801574e:	971a      	str	r7, [sp, #104]	; 0x68
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8015750:	f7fd f992 	bl	8012a78 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 8015754:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015756:	465b      	mov	r3, fp
 8015758:	f8df e1c4 	ldr.w	lr, [pc, #452]	; 8015920 <invoke+0x3b8>
 801575c:	465a      	mov	r2, fp
 801575e:	9707      	str	r7, [sp, #28]
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8015760:	4437      	add	r7, r6
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 8015762:	2680      	movs	r6, #128	; 0x80
 8015764:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 8015924 <invoke+0x3bc>
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8015768:	9720      	str	r7, [sp, #128]	; 0x80
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 801576a:	f06f 077f 	mvn.w	r7, #127	; 0x7f
 801576e:	4659      	mov	r1, fp
 8015770:	4628      	mov	r0, r5
 8015772:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8015776:	f8cd 8018 	str.w	r8, [sp, #24]
 801577a:	f8cd c004 	str.w	ip, [sp, #4]
 801577e:	940b      	str	r4, [sp, #44]	; 0x2c
 8015780:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015784:	2600      	movs	r6, #0
 8015786:	e9cd e602 	strd	lr, r6, [sp, #8]
 801578a:	4e51      	ldr	r6, [pc, #324]	; (80158d0 <invoke+0x368>)
 801578c:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 801578e:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 8015792:	e9cd bb08 	strd	fp, fp, [sp, #32]
 8015796:	f00e fb83 	bl	8023ea0 <convolve_1x1_s8_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 801579a:	9605      	str	r6, [sp, #20]
 801579c:	2600      	movs	r6, #0
 801579e:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80157a0:	f8df e184 	ldr.w	lr, [pc, #388]	; 8015928 <invoke+0x3c0>
 80157a4:	4653      	mov	r3, sl
 80157a6:	9604      	str	r6, [sp, #16]
 80157a8:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80157ac:	f8df c17c 	ldr.w	ip, [pc, #380]	; 801592c <invoke+0x3c4>
 80157b0:	465a      	mov	r2, fp
 80157b2:	9603      	str	r6, [sp, #12]
 80157b4:	2630      	movs	r6, #48	; 0x30
 80157b6:	4659      	mov	r1, fp
 80157b8:	4638      	mov	r0, r7
 80157ba:	960a      	str	r6, [sp, #40]	; 0x28
 80157bc:	4e45      	ldr	r6, [pc, #276]	; (80158d4 <invoke+0x36c>)
 80157be:	9507      	str	r5, [sp, #28]
 80157c0:	f8cd 8018 	str.w	r8, [sp, #24]
 80157c4:	9600      	str	r6, [sp, #0]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 80157c6:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 80157c8:	940b      	str	r4, [sp, #44]	; 0x2c
 80157ca:	e9cd ce01 	strd	ip, lr, [sp, #4]
 80157ce:	e9cd bb08 	strd	fp, fp, [sp, #32]
 80157d2:	f00d ffe5 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 80157d6:	4628      	mov	r0, r5
 80157d8:	9508      	str	r5, [sp, #32]
 80157da:	f06f 057f 	mvn.w	r5, #127	; 0x7f
 80157de:	f8df e150 	ldr.w	lr, [pc, #336]	; 8015930 <invoke+0x3c8>
 80157e2:	2330      	movs	r3, #48	; 0x30
 80157e4:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8015934 <invoke+0x3cc>
 80157e8:	465a      	mov	r2, fp
 80157ea:	4659      	mov	r1, fp
 80157ec:	950d      	str	r5, [sp, #52]	; 0x34
 80157ee:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80157f2:	940c      	str	r4, [sp, #48]	; 0x30
 80157f4:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80157f8:	4e37      	ldr	r6, [pc, #220]	; (80158d8 <invoke+0x370>)
 80157fa:	9601      	str	r6, [sp, #4]
 80157fc:	4e37      	ldr	r6, [pc, #220]	; (80158dc <invoke+0x374>)
 80157fe:	e9cd b30a 	strd	fp, r3, [sp, #40]	; 0x28
 8015802:	e9cd 5806 	strd	r5, r8, [sp, #24]
 8015806:	e9cd ce02 	strd	ip, lr, [sp, #8]
 801580a:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 801580c:	2680      	movs	r6, #128	; 0x80
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 801580e:	f7fc fa7d 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 8015812:	f5a4 3020 	sub.w	r0, r4, #163840	; 0x28000
 8015816:	f04f 0e0e 	mov.w	lr, #14
 801581a:	f8df c11c 	ldr.w	ip, [pc, #284]	; 8015938 <invoke+0x3d0>
 801581e:	f500 4540 	add.w	r5, r0, #49152	; 0xc000
 8015822:	465a      	mov	r2, fp
 8015824:	4659      	mov	r1, fp
 8015826:	2330      	movs	r3, #48	; 0x30
 8015828:	e9cd 8506 	strd	r8, r5, [sp, #24]
 801582c:	f06f 057f 	mvn.w	r5, #127	; 0x7f
 8015830:	e9cd 6504 	strd	r6, r5, [sp, #16]
 8015834:	4e2a      	ldr	r6, [pc, #168]	; (80158e0 <invoke+0x378>)
 8015836:	9601      	str	r6, [sp, #4]
 8015838:	4e2a      	ldr	r6, [pc, #168]	; (80158e4 <invoke+0x37c>)
 801583a:	e9cd ce02 	strd	ip, lr, [sp, #8]
 801583e:	e9cd a40a 	strd	sl, r4, [sp, #40]	; 0x28
 8015842:	e9cd bb08 	strd	fp, fp, [sp, #32]
 8015846:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 8015848:	2630      	movs	r6, #48	; 0x30
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 801584a:	f00e f969 	bl	8023b20 <convolve_1x1_s8_ch48_fpreq>
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 801584e:	eef0 0a48 	vmov.f32	s1, s16
 8015852:	eef2 2a08 	vmov.f32	s5, #40	; 0x41400000  12.0
 8015856:	ed9f 2a24 	vldr	s4, [pc, #144]	; 80158e8 <invoke+0x380>
 801585a:	eef2 1a0c 	vmov.f32	s3, #44	; 0x41600000  14.0
 801585e:	ed9f 1a23 	vldr	s2, [pc, #140]	; 80158ec <invoke+0x384>
 8015862:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80158f0 <invoke+0x388>
 8015866:	4639      	mov	r1, r7
 8015868:	f507 33a0 	add.w	r3, r7, #81920	; 0x14000
 801586c:	f5a4 32e0 	sub.w	r2, r4, #114688	; 0x1c000
 8015870:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8015874:	f00d fed0 	bl	8023618 <add_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 8015878:	f5a4 332a 	sub.w	r3, r4, #174080	; 0x2a800
 801587c:	f06f 0e0b 	mvn.w	lr, #11
 8015880:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 801593c <invoke+0x3d4>
 8015884:	461d      	mov	r5, r3
 8015886:	465a      	mov	r2, fp
 8015888:	4653      	mov	r3, sl
 801588a:	4659      	mov	r1, fp
 801588c:	f8cd b020 	str.w	fp, [sp, #32]
 8015890:	f5a4 30c0 	sub.w	r0, r4, #98304	; 0x18000
 8015894:	f8cd 8018 	str.w	r8, [sp, #24]
 8015898:	9507      	str	r5, [sp, #28]
 801589a:	f8cd e010 	str.w	lr, [sp, #16]
 801589e:	f8cd c008 	str.w	ip, [sp, #8]
 80158a2:	940b      	str	r4, [sp, #44]	; 0x2c
 80158a4:	e9cd b609 	strd	fp, r6, [sp, #36]	; 0x24
 80158a8:	e04a      	b.n	8015940 <invoke+0x3d8>
 80158aa:	bf00      	nop
 80158ac:	2001cf3c 	.word	0x2001cf3c
 80158b0:	2003b144 	.word	0x2003b144
 80158b4:	00000000 	.word	0x00000000
 80158b8:	08032358 	.word	0x08032358
 80158bc:	0804cff0 	.word	0x0804cff0
 80158c0:	08040ab8 	.word	0x08040ab8
 80158c4:	08059180 	.word	0x08059180
 80158c8:	08041478 	.word	0x08041478
 80158cc:	0803e888 	.word	0x0803e888
 80158d0:	080b1030 	.word	0x080b1030
 80158d4:	080b1230 	.word	0x080b1230
 80158d8:	080414f8 	.word	0x080414f8
 80158dc:	0803fde8 	.word	0x0803fde8
 80158e0:	08040c38 	.word	0x08040c38
 80158e4:	080b1530 	.word	0x080b1530
 80158e8:	3dda2865 	.word	0x3dda2865
 80158ec:	3ddbe084 	.word	0x3ddbe084
 80158f0:	3d6b9c01 	.word	0x3d6b9c01
 80158f4:	08041e38 	.word	0x08041e38
 80158f8:	0803ff98 	.word	0x0803ff98
 80158fc:	08047c40 	.word	0x08047c40
 8015900:	08041e78 	.word	0x08041e78
 8015904:	080415b8 	.word	0x080415b8
 8015908:	08040d38 	.word	0x08040d38
 801590c:	08042d58 	.word	0x08042d58
 8015910:	08040778 	.word	0x08040778
 8015914:	08043fd8 	.word	0x08043fd8
 8015918:	08046d58 	.word	0x08046d58
 801591c:	08041cf8 	.word	0x08041cf8
 8015920:	08047980 	.word	0x08047980
 8015924:	08040b38 	.word	0x08040b38
 8015928:	080479c0 	.word	0x080479c0
 801592c:	08040b78 	.word	0x08040b78
 8015930:	08047a80 	.word	0x08047a80
 8015934:	08041d78 	.word	0x08041d78
 8015938:	08047b40 	.word	0x08047b40
 801593c:	08047b80 	.word	0x08047b80
 8015940:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015944:	9605      	str	r6, [sp, #20]
 8015946:	9603      	str	r6, [sp, #12]
 8015948:	4ed4      	ldr	r6, [pc, #848]	; (8015c9c <invoke+0x734>)
 801594a:	9601      	str	r6, [sp, #4]
 801594c:	4ed4      	ldr	r6, [pc, #848]	; (8015ca0 <invoke+0x738>)
 801594e:	9600      	str	r6, [sp, #0]
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 8015950:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 8015954:	f00d ff24 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 8015958:	465a      	mov	r2, fp
 801595a:	4659      	mov	r1, fp
 801595c:	960d      	str	r6, [sp, #52]	; 0x34
 801595e:	f06f 0b7f 	mvn.w	fp, #127	; 0x7f
 8015962:	2680      	movs	r6, #128	; 0x80
 8015964:	f8df e378 	ldr.w	lr, [pc, #888]	; 8015ce0 <invoke+0x778>
 8015968:	2330      	movs	r3, #48	; 0x30
 801596a:	f8df c378 	ldr.w	ip, [pc, #888]	; 8015ce4 <invoke+0x77c>
 801596e:	4628      	mov	r0, r5
 8015970:	9508      	str	r5, [sp, #32]
 8015972:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8015976:	f8cd 801c 	str.w	r8, [sp, #28]
 801597a:	f8cd c008 	str.w	ip, [sp, #8]
 801597e:	940c      	str	r4, [sp, #48]	; 0x30
 8015980:	e9cd 6b05 	strd	r6, fp, [sp, #20]
 8015984:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 8015988:	f8df b35c 	ldr.w	fp, [pc, #860]	; 8015ce8 <invoke+0x780>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 801598c:	e9cd e603 	strd	lr, r6, [sp, #12]
 8015990:	4ec4      	ldr	r6, [pc, #784]	; (8015ca4 <invoke+0x73c>)
 8015992:	9601      	str	r6, [sp, #4]
 8015994:	4ec4      	ldr	r6, [pc, #784]	; (8015ca8 <invoke+0x740>)
 8015996:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 8015998:	f06f 067f 	mvn.w	r6, #127	; 0x7f
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 801599c:	e9cd a30a 	strd	sl, r3, [sp, #40]	; 0x28
 80159a0:	f7fe ff76 	bl	8014890 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 80159a4:	9605      	str	r6, [sp, #20]
 80159a6:	2680      	movs	r6, #128	; 0x80
 80159a8:	f06f 0e04 	mvn.w	lr, #4
 80159ac:	f8df c33c 	ldr.w	ip, [pc, #828]	; 8015cec <invoke+0x784>
 80159b0:	4652      	mov	r2, sl
 80159b2:	9604      	str	r6, [sp, #16]
 80159b4:	2618      	movs	r6, #24
 80159b6:	4651      	mov	r1, sl
 80159b8:	4628      	mov	r0, r5
 80159ba:	960a      	str	r6, [sp, #40]	; 0x28
 80159bc:	2330      	movs	r3, #48	; 0x30
 80159be:	4ebb      	ldr	r6, [pc, #748]	; (8015cac <invoke+0x744>)
 80159c0:	9707      	str	r7, [sp, #28]
 80159c2:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 80159c4:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 80159c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80159cc:	f8cd b004 	str.w	fp, [sp, #4]
 80159d0:	940b      	str	r4, [sp, #44]	; 0x2c
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 80159d2:	f8df b31c 	ldr.w	fp, [pc, #796]	; 8015cf0 <invoke+0x788>
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 80159d6:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80159da:	e9cd aa08 	strd	sl, sl, [sp, #32]
 80159de:	f00e f89f 	bl	8023b20 <convolve_1x1_s8_ch48_fpreq>
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 80159e2:	9605      	str	r6, [sp, #20]
 80159e4:	9603      	str	r6, [sp, #12]
 80159e6:	2678      	movs	r6, #120	; 0x78
 80159e8:	f04f 0e05 	mov.w	lr, #5
 80159ec:	f8df c304 	ldr.w	ip, [pc, #772]	; 8015cf4 <invoke+0x78c>
 80159f0:	960a      	str	r6, [sp, #40]	; 0x28
 80159f2:	4652      	mov	r2, sl
 80159f4:	4eae      	ldr	r6, [pc, #696]	; (8015cb0 <invoke+0x748>)
 80159f6:	4651      	mov	r1, sl
 80159f8:	4638      	mov	r0, r7
 80159fa:	2318      	movs	r3, #24
 80159fc:	9600      	str	r6, [sp, #0]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 80159fe:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 8015a02:	9507      	str	r5, [sp, #28]
 8015a04:	f8cd 8018 	str.w	r8, [sp, #24]
 8015a08:	f8cd e010 	str.w	lr, [sp, #16]
 8015a0c:	940b      	str	r4, [sp, #44]	; 0x2c
 8015a0e:	e9cd bc01 	strd	fp, ip, [sp, #4]
 8015a12:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8015a16:	f00d ffa3 	bl	8023960 <convolve_1x1_s8_ch24_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 8015a1a:	960d      	str	r6, [sp, #52]	; 0x34
 8015a1c:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015a20:	f8df e2d4 	ldr.w	lr, [pc, #724]	; 8015cf8 <invoke+0x790>
 8015a24:	f8df c2d4 	ldr.w	ip, [pc, #724]	; 8015cfc <invoke+0x794>
 8015a28:	2378      	movs	r3, #120	; 0x78
 8015a2a:	9606      	str	r6, [sp, #24]
 8015a2c:	2680      	movs	r6, #128	; 0x80
 8015a2e:	f8df b2d0 	ldr.w	fp, [pc, #720]	; 8015d00 <invoke+0x798>
 8015a32:	4652      	mov	r2, sl
 8015a34:	9605      	str	r6, [sp, #20]
 8015a36:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015a3a:	4651      	mov	r1, sl
 8015a3c:	4628      	mov	r0, r5
 8015a3e:	9508      	str	r5, [sp, #32]
 8015a40:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8015a44:	f8cd 801c 	str.w	r8, [sp, #28]
 8015a48:	940c      	str	r4, [sp, #48]	; 0x30
 8015a4a:	e9cd e603 	strd	lr, r6, [sp, #12]
 8015a4e:	4e99      	ldr	r6, [pc, #612]	; (8015cb4 <invoke+0x74c>)
 8015a50:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8015a52:	2618      	movs	r6, #24
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 8015a54:	e9cd a30a 	strd	sl, r3, [sp, #40]	; 0x28
 8015a58:	e9cd bc01 	strd	fp, ip, [sp, #4]
 8015a5c:	f7fc f956 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8015a60:	960a      	str	r6, [sp, #40]	; 0x28
 8015a62:	2680      	movs	r6, #128	; 0x80
 8015a64:	f8df e29c 	ldr.w	lr, [pc, #668]	; 8015d04 <invoke+0x79c>
 8015a68:	f8df c29c 	ldr.w	ip, [pc, #668]	; 8015d08 <invoke+0x7a0>
 8015a6c:	4652      	mov	r2, sl
 8015a6e:	9604      	str	r6, [sp, #16]
 8015a70:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015a74:	f8df b294 	ldr.w	fp, [pc, #660]	; 8015d0c <invoke+0x7a4>
 8015a78:	4651      	mov	r1, sl
 8015a7a:	9605      	str	r6, [sp, #20]
 8015a7c:	f505 46f0 	add.w	r6, r5, #30720	; 0x7800
 8015a80:	4628      	mov	r0, r5
 8015a82:	2378      	movs	r3, #120	; 0x78
 8015a84:	9607      	str	r6, [sp, #28]
 8015a86:	f06f 0621 	mvn.w	r6, #33	; 0x21
 8015a8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8015a8e:	940b      	str	r4, [sp, #44]	; 0x2c
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 8015a90:	4d89      	ldr	r5, [pc, #548]	; (8015cb8 <invoke+0x750>)
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8015a92:	e9cd e602 	strd	lr, r6, [sp, #8]
 8015a96:	e9cd bc00 	strd	fp, ip, [sp]
 8015a9a:	e9cd aa08 	strd	sl, sl, [sp, #32]
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 8015a9e:	2678      	movs	r6, #120	; 0x78
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8015aa0:	f00e f9fe 	bl	8023ea0 <convolve_1x1_s8_fpreq>
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 8015aa4:	eefa 2a06 	vmov.f32	s5, #166	; 0xc1300000 -11.0
 8015aa8:	ed9f 2a84 	vldr	s4, [pc, #528]	; 8015cbc <invoke+0x754>
 8015aac:	eddf 1a84 	vldr	s3, [pc, #528]	; 8015cc0 <invoke+0x758>
 8015ab0:	eef9 0a04 	vmov.f32	s1, #148	; 0xc0a00000 -5.0
 8015ab4:	ed9f 1a83 	vldr	s2, [pc, #524]	; 8015cc4 <invoke+0x75c>
 8015ab8:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8015abc:	ed9f 0a82 	vldr	s0, [pc, #520]	; 8015cc8 <invoke+0x760>
 8015ac0:	4639      	mov	r1, r7
 8015ac2:	f5a4 320c 	sub.w	r2, r4, #143360	; 0x23000
 8015ac6:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8015aca:	9711      	str	r7, [sp, #68]	; 0x44
 8015acc:	f00d fda4 	bl	8023618 <add_fpreq>
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 8015ad0:	960a      	str	r6, [sp, #40]	; 0x28
 8015ad2:	f04f 0e0b 	mov.w	lr, #11
 8015ad6:	4e7d      	ldr	r6, [pc, #500]	; (8015ccc <invoke+0x764>)
 8015ad8:	f06f 077f 	mvn.w	r7, #127	; 0x7f
 8015adc:	f8df c230 	ldr.w	ip, [pc, #560]	; 8015d10 <invoke+0x7a8>
 8015ae0:	4652      	mov	r2, sl
 8015ae2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8015d14 <invoke+0x7ac>
 8015ae6:	4651      	mov	r1, sl
 8015ae8:	9600      	str	r6, [sp, #0]
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 8015aea:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 8015aec:	f505 401e 	add.w	r0, r5, #40448	; 0x9e00
 8015af0:	2318      	movs	r3, #24
 8015af2:	f8cd 8018 	str.w	r8, [sp, #24]
 8015af6:	9705      	str	r7, [sp, #20]
 8015af8:	9703      	str	r7, [sp, #12]
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 8015afa:	2708      	movs	r7, #8
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 8015afc:	9507      	str	r5, [sp, #28]
 8015afe:	f8cd e010 	str.w	lr, [sp, #16]
 8015b02:	940b      	str	r4, [sp, #44]	; 0x2c
 8015b04:	e9cd bc01 	strd	fp, ip, [sp, #4]
 8015b08:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8015b0c:	f00d ff28 	bl	8023960 <convolve_1x1_s8_ch24_fpreq>
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 8015b10:	9605      	str	r6, [sp, #20]
 8015b12:	4e6f      	ldr	r6, [pc, #444]	; (8015cd0 <invoke+0x768>)
 8015b14:	2378      	movs	r3, #120	; 0x78
 8015b16:	f8df e200 	ldr.w	lr, [pc, #512]	; 8015d18 <invoke+0x7b0>
 8015b1a:	4652      	mov	r2, sl
 8015b1c:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 8015d1c <invoke+0x7b4>
 8015b20:	4651      	mov	r1, sl
 8015b22:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8015d20 <invoke+0x7b8>
 8015b26:	4628      	mov	r0, r5
 8015b28:	9600      	str	r6, [sp, #0]
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8015b2a:	2680      	movs	r6, #128	; 0x80
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 8015b2c:	9508      	str	r5, [sp, #32]
 8015b2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015b30:	940c      	str	r4, [sp, #48]	; 0x30
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8015b32:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8015d24 <invoke+0x7bc>
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 8015b36:	e9cd 7709 	strd	r7, r7, [sp, #36]	; 0x24
 8015b3a:	f06f 077f 	mvn.w	r7, #127	; 0x7f
 8015b3e:	e9cd bc01 	strd	fp, ip, [sp, #4]
 8015b42:	e9cd 7806 	strd	r7, r8, [sp, #24]
 8015b46:	e9cd e703 	strd	lr, r7, [sp, #12]
 8015b4a:	970d      	str	r7, [sp, #52]	; 0x34
 8015b4c:	f7fc ff94 	bl	8012a78 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8015b50:	9604      	str	r6, [sp, #16]
 8015b52:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015b56:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8015b58:	2208      	movs	r2, #8
 8015b5a:	f8df e1cc 	ldr.w	lr, [pc, #460]	; 8015d28 <invoke+0x7c0>
 8015b5e:	9605      	str	r6, [sp, #20]
 8015b60:	2600      	movs	r6, #0
 8015b62:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 8015d2c <invoke+0x7c4>
 8015b66:	4611      	mov	r1, r2
 8015b68:	9603      	str	r6, [sp, #12]
 8015b6a:	2628      	movs	r6, #40	; 0x28
 8015b6c:	2378      	movs	r3, #120	; 0x78
 8015b6e:	4628      	mov	r0, r5
 8015b70:	9209      	str	r2, [sp, #36]	; 0x24
 8015b72:	9208      	str	r2, [sp, #32]
 8015b74:	960a      	str	r6, [sp, #40]	; 0x28
 8015b76:	f8cd a000 	str.w	sl, [sp]
 8015b7a:	940b      	str	r4, [sp, #44]	; 0x2c
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8015b7c:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8015d30 <invoke+0x7c8>
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8015b80:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 8015d34 <invoke+0x7cc>
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8015b84:	e9cd 8706 	strd	r8, r7, [sp, #24]
 8015b88:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8015b8c:	f00e f988 	bl	8023ea0 <convolve_1x1_s8_fpreq>
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8015b90:	4633      	mov	r3, r6
 8015b92:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015b96:	2208      	movs	r2, #8
 8015b98:	f8df e19c 	ldr.w	lr, [pc, #412]	; 8015d38 <invoke+0x7d0>
 8015b9c:	4638      	mov	r0, r7
 8015b9e:	9605      	str	r6, [sp, #20]
 8015ba0:	4611      	mov	r1, r2
 8015ba2:	9603      	str	r6, [sp, #12]
 8015ba4:	2600      	movs	r6, #0
 8015ba6:	f8df c194 	ldr.w	ip, [pc, #404]	; 8015d3c <invoke+0x7d4>
 8015baa:	9604      	str	r6, [sp, #16]
 8015bac:	26a0      	movs	r6, #160	; 0xa0
 8015bae:	9507      	str	r5, [sp, #28]
 8015bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8015bb2:	9208      	str	r2, [sp, #32]
 8015bb4:	f8cd 8018 	str.w	r8, [sp, #24]
 8015bb8:	960a      	str	r6, [sp, #40]	; 0x28
 8015bba:	f8cd a000 	str.w	sl, [sp]
 8015bbe:	940b      	str	r4, [sp, #44]	; 0x2c
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8015bc0:	f8df a17c 	ldr.w	sl, [pc, #380]	; 8015d40 <invoke+0x7d8>
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8015bc4:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8015bc8:	f00e f96a 	bl	8023ea0 <convolve_1x1_s8_fpreq>
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8015bcc:	4633      	mov	r3, r6
 8015bce:	960b      	str	r6, [sp, #44]	; 0x2c
 8015bd0:	2680      	movs	r6, #128	; 0x80
 8015bd2:	f8df e170 	ldr.w	lr, [pc, #368]	; 8015d44 <invoke+0x7dc>
 8015bd6:	2208      	movs	r2, #8
 8015bd8:	9605      	str	r6, [sp, #20]
 8015bda:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015bde:	f8df c168 	ldr.w	ip, [pc, #360]	; 8015d48 <invoke+0x7e0>
 8015be2:	4611      	mov	r1, r2
 8015be4:	960d      	str	r6, [sp, #52]	; 0x34
 8015be6:	4628      	mov	r0, r5
 8015be8:	9508      	str	r5, [sp, #32]
 8015bea:	f8cd b000 	str.w	fp, [sp]
 8015bee:	940c      	str	r4, [sp, #48]	; 0x30
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 8015bf0:	f8df b158 	ldr.w	fp, [pc, #344]	; 8015d4c <invoke+0x7e4>
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8015bf4:	e9cd 6806 	strd	r6, r8, [sp, #24]
 8015bf8:	e9cd e603 	strd	lr, r6, [sp, #12]
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 8015bfc:	2628      	movs	r6, #40	; 0x28
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8015bfe:	e9cd ac01 	strd	sl, ip, [sp, #4]
 8015c02:	e9cd 2209 	strd	r2, r2, [sp, #36]	; 0x24
 8015c06:	f7fe f971 	bl	8013eec <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 8015c0a:	960a      	str	r6, [sp, #40]	; 0x28
 8015c0c:	2680      	movs	r6, #128	; 0x80
 8015c0e:	f04f 0e16 	mov.w	lr, #22
 8015c12:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8015d50 <invoke+0x7e8>
 8015c16:	2208      	movs	r2, #8
 8015c18:	9604      	str	r6, [sp, #16]
 8015c1a:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015c1e:	f8df a134 	ldr.w	sl, [pc, #308]	; 8015d54 <invoke+0x7ec>
 8015c22:	4611      	mov	r1, r2
 8015c24:	9605      	str	r6, [sp, #20]
 8015c26:	f505 5620 	add.w	r6, r5, #10240	; 0x2800
 8015c2a:	4628      	mov	r0, r5
 8015c2c:	23a0      	movs	r3, #160	; 0xa0
 8015c2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8015c32:	9607      	str	r6, [sp, #28]
 8015c34:	940b      	str	r4, [sp, #44]	; 0x2c
 8015c36:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8015c3a:	e9cd ba00 	strd	fp, sl, [sp]
 8015c3e:	e9cd 2208 	strd	r2, r2, [sp, #32]
 8015c42:	f00e f92d 	bl	8023ea0 <convolve_1x1_s8_fpreq>
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8015c46:	4632      	mov	r2, r6
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8015c48:	26a0      	movs	r6, #160	; 0xa0
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8015c4a:	eef0 0a48 	vmov.f32	s1, s16
 8015c4e:	eef0 2a08 	vmov.f32	s5, #8	; 0x40400000  3.0
 8015c52:	ed9f 2a20 	vldr	s4, [pc, #128]	; 8015cd4 <invoke+0x76c>
 8015c56:	eef3 1a06 	vmov.f32	s3, #54	; 0x41b00000  22.0
 8015c5a:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 8015cd8 <invoke+0x770>
 8015c5e:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8015cdc <invoke+0x774>
 8015c62:	f507 5370 	add.w	r3, r7, #15360	; 0x3c00
 8015c66:	4639      	mov	r1, r7
 8015c68:	f44f 6020 	mov.w	r0, #2560	; 0xa00
 8015c6c:	f00d fcd4 	bl	8023618 <add_fpreq>
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8015c70:	960a      	str	r6, [sp, #40]	; 0x28
 8015c72:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015c76:	2208      	movs	r2, #8
 8015c78:	f06f 0e02 	mvn.w	lr, #2
 8015c7c:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 8015d58 <invoke+0x7f0>
 8015c80:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8015d5c <invoke+0x7f4>
 8015c84:	f505 5048 	add.w	r0, r5, #12800	; 0x3200
 8015c88:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8015d60 <invoke+0x7f8>
 8015c8c:	f505 6508 	add.w	r5, r5, #2176	; 0x880
 8015c90:	9605      	str	r6, [sp, #20]
 8015c92:	4611      	mov	r1, r2
 8015c94:	9603      	str	r6, [sp, #12]
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8015c96:	2680      	movs	r6, #128	; 0x80
 8015c98:	e064      	b.n	8015d64 <invoke+0x7fc>
 8015c9a:	bf00      	nop
 8015c9c:	08040c78 	.word	0x08040c78
 8015ca0:	080b1830 	.word	0x080b1830
 8015ca4:	08040d78 	.word	0x08040d78
 8015ca8:	080323e8 	.word	0x080323e8
 8015cac:	08047df0 	.word	0x08047df0
 8015cb0:	08048270 	.word	0x08048270
 8015cb4:	08032d18 	.word	0x08032d18
 8015cb8:	2000d93c 	.word	0x2000d93c
 8015cbc:	3d7c2a35 	.word	0x3d7c2a35
 8015cc0:	c2080000 	.word	0xc2080000
 8015cc4:	3d5fa742 	.word	0x3d5fa742
 8015cc8:	3d3378e9 	.word	0x3d3378e9
 8015ccc:	080498f0 	.word	0x080498f0
 8015cd0:	08033150 	.word	0x08033150
 8015cd4:	3d188730 	.word	0x3d188730
 8015cd8:	3cff28b0 	.word	0x3cff28b0
 8015cdc:	3d15631d 	.word	0x3d15631d
 8015ce0:	08041eb8 	.word	0x08041eb8
 8015ce4:	080415f8 	.word	0x080415f8
 8015ce8:	0803ffd8 	.word	0x0803ffd8
 8015cec:	08041f78 	.word	0x08041f78
 8015cf0:	08040038 	.word	0x08040038
 8015cf4:	08041fd8 	.word	0x08041fd8
 8015cf8:	080421b8 	.word	0x080421b8
 8015cfc:	080416b8 	.word	0x080416b8
 8015d00:	08040e38 	.word	0x08040e38
 8015d04:	08042398 	.word	0x08042398
 8015d08:	08040218 	.word	0x08040218
 8015d0c:	08048db0 	.word	0x08048db0
 8015d10:	080423f8 	.word	0x080423f8
 8015d14:	08040278 	.word	0x08040278
 8015d18:	080425d8 	.word	0x080425d8
 8015d1c:	08041898 	.word	0x08041898
 8015d20:	08041018 	.word	0x08041018
 8015d24:	0804a430 	.word	0x0804a430
 8015d28:	080427b8 	.word	0x080427b8
 8015d2c:	08040458 	.word	0x08040458
 8015d30:	0804b6f0 	.word	0x0804b6f0
 8015d34:	08033588 	.word	0x08033588
 8015d38:	08042858 	.word	0x08042858
 8015d3c:	080404f8 	.word	0x080404f8
 8015d40:	080411f8 	.word	0x080411f8
 8015d44:	08042ad8 	.word	0x08042ad8
 8015d48:	08041a78 	.word	0x08041a78
 8015d4c:	0804d070 	.word	0x0804d070
 8015d50:	08042d78 	.word	0x08042d78
 8015d54:	08040798 	.word	0x08040798
 8015d58:	08042e18 	.word	0x08042e18
 8015d5c:	08040838 	.word	0x08040838
 8015d60:	0804e970 	.word	0x0804e970
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8015d64:	2328      	movs	r3, #40	; 0x28
 8015d66:	f8cd e010 	str.w	lr, [sp, #16]
 8015d6a:	f8cd b000 	str.w	fp, [sp]
 8015d6e:	940b      	str	r4, [sp, #44]	; 0x2c
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8015d70:	f8df b3b0 	ldr.w	fp, [pc, #944]	; 8016124 <invoke+0xbbc>
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8015d74:	e9cd 8506 	strd	r8, r5, [sp, #24]
 8015d78:	e9cd ac01 	strd	sl, ip, [sp, #4]
 8015d7c:	e9cd 2208 	strd	r2, r2, [sp, #32]
 8015d80:	f00e f88e 	bl	8023ea0 <convolve_1x1_s8_fpreq>
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8015d84:	9605      	str	r6, [sp, #20]
 8015d86:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015d8a:	f8df e39c 	ldr.w	lr, [pc, #924]	; 8016128 <invoke+0xbc0>
 8015d8e:	2208      	movs	r2, #8
 8015d90:	f8df c398 	ldr.w	ip, [pc, #920]	; 801612c <invoke+0xbc4>
 8015d94:	960e      	str	r6, [sp, #56]	; 0x38
 8015d96:	23a0      	movs	r3, #160	; 0xa0
 8015d98:	9606      	str	r6, [sp, #24]
 8015d9a:	4611      	mov	r1, r2
 8015d9c:	9604      	str	r6, [sp, #16]
 8015d9e:	4628      	mov	r0, r5
 8015da0:	4ecd      	ldr	r6, [pc, #820]	; (80160d8 <invoke+0xb70>)
 8015da2:	f8df a38c 	ldr.w	sl, [pc, #908]	; 8016130 <invoke+0xbc8>
 8015da6:	9508      	str	r5, [sp, #32]
 8015da8:	930c      	str	r3, [sp, #48]	; 0x30
 8015daa:	9709      	str	r7, [sp, #36]	; 0x24
 8015dac:	f8cd 801c 	str.w	r8, [sp, #28]
 8015db0:	940d      	str	r4, [sp, #52]	; 0x34
 8015db2:	9711      	str	r7, [sp, #68]	; 0x44
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015db4:	2780      	movs	r7, #128	; 0x80
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8015db6:	e9cd e602 	strd	lr, r6, [sp, #8]
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015dba:	2630      	movs	r6, #48	; 0x30
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8015dbc:	e9cd ac00 	strd	sl, ip, [sp]
 8015dc0:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
 8015dc4:	f7fd f964 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015dc8:	960b      	str	r6, [sp, #44]	; 0x2c
 8015dca:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015dce:	f8df c364 	ldr.w	ip, [pc, #868]	; 8016134 <invoke+0xbcc>
 8015dd2:	2208      	movs	r2, #8
 8015dd4:	f04f 0e02 	mov.w	lr, #2
 8015dd8:	f8df a35c 	ldr.w	sl, [pc, #860]	; 8016138 <invoke+0xbd0>
 8015ddc:	4628      	mov	r0, r5
 8015dde:	4611      	mov	r1, r2
 8015de0:	23a0      	movs	r3, #160	; 0xa0
 8015de2:	920a      	str	r2, [sp, #40]	; 0x28
 8015de4:	9209      	str	r2, [sp, #36]	; 0x24
 8015de6:	f8cd 8018 	str.w	r8, [sp, #24]
 8015dea:	f8cd e00c 	str.w	lr, [sp, #12]
 8015dee:	f8cd a000 	str.w	sl, [sp]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8015df2:	f04f 0a0c 	mov.w	sl, #12
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015df6:	940c      	str	r4, [sp, #48]	; 0x30
 8015df8:	e9cd 7604 	strd	r7, r6, [sp, #16]
 8015dfc:	f5a5 76c0 	sub.w	r6, r5, #384	; 0x180
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8015e00:	2780      	movs	r7, #128	; 0x80
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015e02:	9608      	str	r6, [sp, #32]
 8015e04:	f5a5 6658 	sub.w	r6, r5, #3456	; 0xd80
 8015e08:	9607      	str	r6, [sp, #28]
 8015e0a:	4eb4      	ldr	r6, [pc, #720]	; (80160dc <invoke+0xb74>)
 8015e0c:	e9cd c601 	strd	ip, r6, [sp, #4]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8015e10:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015e14:	f00e f928 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8015e18:	f8df c320 	ldr.w	ip, [pc, #800]	; 801613c <invoke+0xbd4>
 8015e1c:	2208      	movs	r2, #8
 8015e1e:	9607      	str	r6, [sp, #28]
 8015e20:	f06f 0e01 	mvn.w	lr, #1
 8015e24:	9605      	str	r6, [sp, #20]
 8015e26:	2690      	movs	r6, #144	; 0x90
 8015e28:	f5a5 6058 	sub.w	r0, r5, #3456	; 0xd80
 8015e2c:	950a      	str	r5, [sp, #40]	; 0x28
 8015e2e:	960d      	str	r6, [sp, #52]	; 0x34
 8015e30:	f505 55b4 	add.w	r5, r5, #5760	; 0x1680
 8015e34:	4eaa      	ldr	r6, [pc, #680]	; (80160e0 <invoke+0xb78>)
 8015e36:	4611      	mov	r1, r2
 8015e38:	2330      	movs	r3, #48	; 0x30
 8015e3a:	920c      	str	r2, [sp, #48]	; 0x30
 8015e3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8015e3e:	f8cd 8020 	str.w	r8, [sp, #32]
 8015e42:	9509      	str	r5, [sp, #36]	; 0x24
 8015e44:	f8cd e018 	str.w	lr, [sp, #24]
 8015e48:	940e      	str	r4, [sp, #56]	; 0x38
 8015e4a:	e9cd c603 	strd	ip, r6, [sp, #12]
 8015e4e:	4ea5      	ldr	r6, [pc, #660]	; (80160e4 <invoke+0xb7c>)
 8015e50:	9600      	str	r6, [sp, #0]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 8015e52:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8015e54:	e9cd ba01 	strd	fp, sl, [sp, #4]
 8015e58:	f00e fa28 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 8015e5c:	9605      	str	r6, [sp, #20]
 8015e5e:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015e62:	f8df e2dc 	ldr.w	lr, [pc, #732]	; 8016140 <invoke+0xbd8>
 8015e66:	2208      	movs	r2, #8
 8015e68:	f8df c2d8 	ldr.w	ip, [pc, #728]	; 8016144 <invoke+0xbdc>
 8015e6c:	960e      	str	r6, [sp, #56]	; 0x38
 8015e6e:	2390      	movs	r3, #144	; 0x90
 8015e70:	9606      	str	r6, [sp, #24]
 8015e72:	4611      	mov	r1, r2
 8015e74:	9604      	str	r6, [sp, #16]
 8015e76:	f5a5 5690 	sub.w	r6, r5, #4608	; 0x1200
 8015e7a:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 8016148 <invoke+0xbe0>
 8015e7e:	4628      	mov	r0, r5
 8015e80:	9609      	str	r6, [sp, #36]	; 0x24
 8015e82:	4e99      	ldr	r6, [pc, #612]	; (80160e8 <invoke+0xb80>)
 8015e84:	9508      	str	r5, [sp, #32]
 8015e86:	930c      	str	r3, [sp, #48]	; 0x30
 8015e88:	f8cd 801c 	str.w	r8, [sp, #28]
 8015e8c:	940d      	str	r4, [sp, #52]	; 0x34
 8015e8e:	e9cd e602 	strd	lr, r6, [sp, #8]
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8015e92:	2630      	movs	r6, #48	; 0x30
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 8015e94:	e9cd ac00 	strd	sl, ip, [sp]
 8015e98:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
 8015e9c:	f7fc fbf4 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8015ea0:	960b      	str	r6, [sp, #44]	; 0x2c
 8015ea2:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015ea6:	2208      	movs	r2, #8
 8015ea8:	f04f 0e11 	mov.w	lr, #17
 8015eac:	f8df c29c 	ldr.w	ip, [pc, #668]	; 801614c <invoke+0xbe4>
 8015eb0:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8016150 <invoke+0xbe8>
 8015eb4:	4611      	mov	r1, r2
 8015eb6:	f8cd e00c 	str.w	lr, [sp, #12]
 8015eba:	2390      	movs	r3, #144	; 0x90
 8015ebc:	4628      	mov	r0, r5
 8015ebe:	920a      	str	r2, [sp, #40]	; 0x28
 8015ec0:	9209      	str	r2, [sp, #36]	; 0x24
 8015ec2:	f8cd 8018 	str.w	r8, [sp, #24]
 8015ec6:	f8cd a000 	str.w	sl, [sp]
 8015eca:	940c      	str	r4, [sp, #48]	; 0x30
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8015ecc:	f8df a284 	ldr.w	sl, [pc, #644]	; 8016154 <invoke+0xbec>
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8015ed0:	e9cd 7604 	strd	r7, r6, [sp, #16]
 8015ed4:	f5a5 76c0 	sub.w	r6, r5, #384	; 0x180
 8015ed8:	f505 5710 	add.w	r7, r5, #9216	; 0x2400
 8015edc:	9608      	str	r6, [sp, #32]
 8015ede:	4e83      	ldr	r6, [pc, #524]	; (80160ec <invoke+0xb84>)
 8015ee0:	9707      	str	r7, [sp, #28]
 8015ee2:	e9cd c601 	strd	ip, r6, [sp, #4]
 8015ee6:	f00e f8bf 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 8015eea:	9b11      	ldr	r3, [sp, #68]	; 0x44
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8015eec:	f06f 0605 	mvn.w	r6, #5
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 8015ef0:	eef1 2a08 	vmov.f32	s5, #24	; 0x40c00000  6.0
 8015ef4:	ed9f 2a7e 	vldr	s4, [pc, #504]	; 80160f0 <invoke+0xb88>
 8015ef8:	eef3 1a01 	vmov.f32	s3, #49	; 0x41880000  17.0
 8015efc:	ed9f 1a7d 	vldr	s2, [pc, #500]	; 80160f4 <invoke+0xb8c>
 8015f00:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8015f04:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 80160f8 <invoke+0xb90>
 8015f08:	463a      	mov	r2, r7
 8015f0a:	f5a7 4190 	sub.w	r1, r7, #18432	; 0x4800
 8015f0e:	9500      	str	r5, [sp, #0]
 8015f10:	f503 53dc 	add.w	r3, r3, #7040	; 0x1b80
 8015f14:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8015f18:	f00d fbcc 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8015f1c:	9606      	str	r6, [sp, #24]
 8015f1e:	2618      	movs	r6, #24
 8015f20:	f5a7 53c0 	sub.w	r3, r7, #6144	; 0x1800
 8015f24:	f8df e230 	ldr.w	lr, [pc, #560]	; 8016158 <invoke+0xbf0>
 8015f28:	2208      	movs	r2, #8
 8015f2a:	9602      	str	r6, [sp, #8]
 8015f2c:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015f30:	461d      	mov	r5, r3
 8015f32:	f8df c228 	ldr.w	ip, [pc, #552]	; 801615c <invoke+0xbf4>
 8015f36:	9607      	str	r6, [sp, #28]
 8015f38:	4611      	mov	r1, r2
 8015f3a:	9605      	str	r6, [sp, #20]
 8015f3c:	26c0      	movs	r6, #192	; 0xc0
 8015f3e:	950a      	str	r5, [sp, #40]	; 0x28
 8015f40:	f505 55cc 	add.w	r5, r5, #6528	; 0x1980
 8015f44:	960d      	str	r6, [sp, #52]	; 0x34
 8015f46:	f5a7 5046 	sub.w	r0, r7, #12672	; 0x3180
 8015f4a:	4e6c      	ldr	r6, [pc, #432]	; (80160fc <invoke+0xb94>)
 8015f4c:	2330      	movs	r3, #48	; 0x30
 8015f4e:	f8cd 8020 	str.w	r8, [sp, #32]
 8015f52:	9509      	str	r5, [sp, #36]	; 0x24
 8015f54:	940e      	str	r4, [sp, #56]	; 0x38
 8015f56:	e9cd e603 	strd	lr, r6, [sp, #12]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8015f5a:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8015f5c:	e9cd ac00 	strd	sl, ip, [sp]
 8015f60:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8015f64:	f00e f9a2 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8015f68:	9605      	str	r6, [sp, #20]
 8015f6a:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015f6e:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8016160 <invoke+0xbf8>
 8015f72:	2208      	movs	r2, #8
 8015f74:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 8016164 <invoke+0xbfc>
 8015f78:	960e      	str	r6, [sp, #56]	; 0x38
 8015f7a:	23c0      	movs	r3, #192	; 0xc0
 8015f7c:	9606      	str	r6, [sp, #24]
 8015f7e:	4611      	mov	r1, r2
 8015f80:	9604      	str	r6, [sp, #16]
 8015f82:	f5a5 569c 	sub.w	r6, r5, #4992	; 0x1380
 8015f86:	f8df a1e0 	ldr.w	sl, [pc, #480]	; 8016168 <invoke+0xc00>
 8015f8a:	4628      	mov	r0, r5
 8015f8c:	9609      	str	r6, [sp, #36]	; 0x24
 8015f8e:	4e5c      	ldr	r6, [pc, #368]	; (8016100 <invoke+0xb98>)
 8015f90:	9508      	str	r5, [sp, #32]
 8015f92:	930c      	str	r3, [sp, #48]	; 0x30
 8015f94:	f8cd 801c 	str.w	r8, [sp, #28]
 8015f98:	940d      	str	r4, [sp, #52]	; 0x34
 8015f9a:	e9cd e602 	strd	lr, r6, [sp, #8]
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8015f9e:	2630      	movs	r6, #48	; 0x30
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8015fa0:	e9cd ac00 	strd	sl, ip, [sp]
 8015fa4:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
 8015fa8:	f7fc fb6e 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8015fac:	9708      	str	r7, [sp, #32]
 8015fae:	960b      	str	r6, [sp, #44]	; 0x2c
 8015fb0:	2780      	movs	r7, #128	; 0x80
 8015fb2:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8015fb6:	2208      	movs	r2, #8
 8015fb8:	f06f 0e07 	mvn.w	lr, #7
 8015fbc:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 801616c <invoke+0xc04>
 8015fc0:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 8016170 <invoke+0xc08>
 8015fc4:	4611      	mov	r1, r2
 8015fc6:	f8cd e00c 	str.w	lr, [sp, #12]
 8015fca:	23c0      	movs	r3, #192	; 0xc0
 8015fcc:	4628      	mov	r0, r5
 8015fce:	920a      	str	r2, [sp, #40]	; 0x28
 8015fd0:	9209      	str	r2, [sp, #36]	; 0x24
 8015fd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8015fd6:	f8cd a000 	str.w	sl, [sp]
 8015fda:	940c      	str	r4, [sp, #48]	; 0x30
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8015fdc:	f8df a194 	ldr.w	sl, [pc, #404]	; 8016174 <invoke+0xc0c>
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8015fe0:	e9cd 7604 	strd	r7, r6, [sp, #16]
 8015fe4:	f505 5640 	add.w	r6, r5, #12288	; 0x3000
 8015fe8:	9607      	str	r6, [sp, #28]
 8015fea:	4e46      	ldr	r6, [pc, #280]	; (8016104 <invoke+0xb9c>)
 8015fec:	e9cd c601 	strd	ip, r6, [sp, #4]
 8015ff0:	f00e f83a 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 8015ff4:	f505 5240 	add.w	r2, r5, #12288	; 0x3000
 8015ff8:	9500      	str	r5, [sp, #0]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8015ffa:	2618      	movs	r6, #24
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 8015ffc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8015ffe:	eef0 2a48 	vmov.f32	s5, s16
 8016002:	ed9f 2a41 	vldr	s4, [pc, #260]	; 8016108 <invoke+0xba0>
 8016006:	eefa 1a00 	vmov.f32	s3, #160	; 0xc1000000 -8.0
 801600a:	ed9f 1a40 	vldr	s2, [pc, #256]	; 801610c <invoke+0xba4>
 801600e:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8016012:	ed9f 0a37 	vldr	s0, [pc, #220]	; 80160f0 <invoke+0xb88>
 8016016:	f505 4382 	add.w	r3, r5, #16640	; 0x4100
 801601a:	f505 51dc 	add.w	r1, r5, #7040	; 0x1b80
 801601e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8016022:	f00d fb47 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8016026:	9602      	str	r6, [sp, #8]
 8016028:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 801602c:	4b38      	ldr	r3, [pc, #224]	; (8016110 <invoke+0xba8>)
 801602e:	f8df e148 	ldr.w	lr, [pc, #328]	; 8016178 <invoke+0xc10>
 8016032:	9607      	str	r6, [sp, #28]
 8016034:	461d      	mov	r5, r3
 8016036:	9605      	str	r6, [sp, #20]
 8016038:	2600      	movs	r6, #0
 801603a:	f5a5 52e7 	sub.w	r2, r5, #7392	; 0x1ce0
 801603e:	f8df c13c 	ldr.w	ip, [pc, #316]	; 801617c <invoke+0xc14>
 8016042:	9606      	str	r6, [sp, #24]
 8016044:	26f0      	movs	r6, #240	; 0xf0
 8016046:	4617      	mov	r7, r2
 8016048:	f5a2 50cc 	sub.w	r0, r2, #6528	; 0x1980
 801604c:	960d      	str	r6, [sp, #52]	; 0x34
 801604e:	2208      	movs	r2, #8
 8016050:	4e30      	ldr	r6, [pc, #192]	; (8016114 <invoke+0xbac>)
 8016052:	2330      	movs	r3, #48	; 0x30
 8016054:	4611      	mov	r1, r2
 8016056:	f8cd 8020 	str.w	r8, [sp, #32]
 801605a:	970a      	str	r7, [sp, #40]	; 0x28
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 801605c:	46ab      	mov	fp, r5
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 801605e:	9509      	str	r5, [sp, #36]	; 0x24
 8016060:	940e      	str	r4, [sp, #56]	; 0x38
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8016062:	4f2d      	ldr	r7, [pc, #180]	; (8016118 <invoke+0xbb0>)
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8016064:	e9cd e603 	strd	lr, r6, [sp, #12]
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8016068:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 801606a:	e9cd ac00 	strd	sl, ip, [sp]
 801606e:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8016072:	f00e f91b 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8016076:	9605      	str	r6, [sp, #20]
 8016078:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 801607c:	f8df e100 	ldr.w	lr, [pc, #256]	; 8016180 <invoke+0xc18>
 8016080:	23f0      	movs	r3, #240	; 0xf0
 8016082:	f8df c100 	ldr.w	ip, [pc, #256]	; 8016184 <invoke+0xc1c>
 8016086:	960e      	str	r6, [sp, #56]	; 0x38
 8016088:	2208      	movs	r2, #8
 801608a:	9606      	str	r6, [sp, #24]
 801608c:	4628      	mov	r0, r5
 801608e:	9604      	str	r6, [sp, #16]
 8016090:	f5a5 56ab 	sub.w	r6, r5, #5472	; 0x1560
 8016094:	4611      	mov	r1, r2
 8016096:	930c      	str	r3, [sp, #48]	; 0x30
 8016098:	9609      	str	r6, [sp, #36]	; 0x24
 801609a:	4e20      	ldr	r6, [pc, #128]	; (801611c <invoke+0xbb4>)
 801609c:	9508      	str	r5, [sp, #32]
 801609e:	f8cd 801c 	str.w	r8, [sp, #28]
 80160a2:	940d      	str	r4, [sp, #52]	; 0x34
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 80160a4:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8016188 <invoke+0xc20>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 80160a8:	e9cd e602 	strd	lr, r6, [sp, #8]
 80160ac:	e9cd 7c00 	strd	r7, ip, [sp]
 80160b0:	e9cd 990a 	strd	r9, r9, [sp, #40]	; 0x28
 80160b4:	f7ff f92e 	bl	8015314 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 80160b8:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80160bc:	f04f 0e80 	mov.w	lr, #128	; 0x80
 80160c0:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 801618c <invoke+0xc24>
 80160c4:	4f16      	ldr	r7, [pc, #88]	; (8016120 <invoke+0xbb8>)
 80160c6:	4628      	mov	r0, r5
 80160c8:	464a      	mov	r2, r9
 80160ca:	4649      	mov	r1, r9
 80160cc:	23f0      	movs	r3, #240	; 0xf0
 80160ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80160d2:	9700      	str	r7, [sp, #0]
 80160d4:	940c      	str	r4, [sp, #48]	; 0x30
 80160d6:	e05b      	b.n	8016190 <invoke+0xc28>
 80160d8:	08043098 	.word	0x08043098
 80160dc:	08043318 	.word	0x08043318
 80160e0:	080433d8 	.word	0x080433d8
 80160e4:	20004e8c 	.word	0x20004e8c
 80160e8:	08043618 	.word	0x08043618
 80160ec:	08043858 	.word	0x08043858
 80160f0:	3d202c37 	.word	0x3d202c37
 80160f4:	3cddc6ae 	.word	0x3cddc6ae
 80160f8:	3d0cdda0 	.word	0x3d0cdda0
 80160fc:	08043918 	.word	0x08043918
 8016100:	08043c18 	.word	0x08043c18
 8016104:	08043f18 	.word	0x08043f18
 8016108:	3d61159a 	.word	0x3d61159a
 801610c:	3d1c5f3b 	.word	0x3d1c5f3b
 8016110:	2001469c 	.word	0x2001469c
 8016114:	08044058 	.word	0x08044058
 8016118:	08036f98 	.word	0x08036f98
 801611c:	08044418 	.word	0x08044418
 8016120:	0805d6f0 	.word	0x0805d6f0
 8016124:	08052070 	.word	0x08052070
 8016128:	2003b4a4 	.word	0x2003b4a4
 801612c:	2000275c 	.word	0x2000275c
 8016130:	08035428 	.word	0x08035428
 8016134:	2000001c 	.word	0x2000001c
 8016138:	08050270 	.word	0x08050270
 801613c:	200000dc 	.word	0x200000dc
 8016140:	2003b724 	.word	0x2003b724
 8016144:	200029dc 	.word	0x200029dc
 8016148:	080363c8 	.word	0x080363c8
 801614c:	2000031c 	.word	0x2000031c
 8016150:	080539c0 	.word	0x080539c0
 8016154:	2000554c 	.word	0x2000554c
 8016158:	200003dc 	.word	0x200003dc
 801615c:	080554c0 	.word	0x080554c0
 8016160:	2003b964 	.word	0x2003b964
 8016164:	20002c1c 	.word	0x20002c1c
 8016168:	080368d8 	.word	0x080368d8
 801616c:	200006dc 	.word	0x200006dc
 8016170:	08056d80 	.word	0x08056d80
 8016174:	2000674c 	.word	0x2000674c
 8016178:	2000079c 	.word	0x2000079c
 801617c:	08059280 	.word	0x08059280
 8016180:	2003bc64 	.word	0x2003bc64
 8016184:	20002f1c 	.word	0x20002f1c
 8016188:	08039d88 	.word	0x08039d88
 801618c:	20000b5c 	.word	0x20000b5c
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 8016190:	4fdb      	ldr	r7, [pc, #876]	; (8016500 <invoke+0xf98>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 8016192:	e9cd e604 	strd	lr, r6, [sp, #16]
 8016196:	2660      	movs	r6, #96	; 0x60
 8016198:	960b      	str	r6, [sp, #44]	; 0x2c
 801619a:	f5a5 569c 	sub.w	r6, r5, #4992	; 0x1380
 801619e:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 80161a2:	9608      	str	r6, [sp, #32]
 80161a4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80161a8:	9507      	str	r5, [sp, #28]
 80161aa:	9603      	str	r6, [sp, #12]
 80161ac:	4ed5      	ldr	r6, [pc, #852]	; (8016504 <invoke+0xf9c>)
 80161ae:	e9cd c601 	strd	ip, r6, [sp, #4]
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 80161b2:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 80161b6:	e9cd 9909 	strd	r9, r9, [sp, #36]	; 0x24
 80161ba:	f00d ff55 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 80161be:	9605      	str	r6, [sp, #20]
 80161c0:	9603      	str	r6, [sp, #12]
 80161c2:	f5a5 664c 	sub.w	r6, r5, #3264	; 0xcc0
 80161c6:	f44f 7ec0 	mov.w	lr, #384	; 0x180
 80161ca:	f8df c390 	ldr.w	ip, [pc, #912]	; 801655c <invoke+0xff4>
 80161ce:	9608      	str	r6, [sp, #32]
 80161d0:	464a      	mov	r2, r9
 80161d2:	4ecd      	ldr	r6, [pc, #820]	; (8016508 <invoke+0xfa0>)
 80161d4:	4649      	mov	r1, r9
 80161d6:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 80161da:	f04f 0e01 	mov.w	lr, #1
 80161de:	2360      	movs	r3, #96	; 0x60
 80161e0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 80161e4:	4628      	mov	r0, r5
 80161e6:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80161ea:	f8cd b01c 	str.w	fp, [sp, #28]
 80161ee:	f8cd 8018 	str.w	r8, [sp, #24]
 80161f2:	f8cd e010 	str.w	lr, [sp, #16]
 80161f6:	9700      	str	r7, [sp, #0]
 80161f8:	940c      	str	r4, [sp, #48]	; 0x30
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 80161fa:	4fc4      	ldr	r7, [pc, #784]	; (801650c <invoke+0xfa4>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 80161fc:	e9cd c601 	strd	ip, r6, [sp, #4]
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 8016200:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 8016204:	f00d ff30 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 8016208:	f5a5 6c1c 	sub.w	ip, r5, #2496	; 0x9c0
 801620c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8016210:	f8df e34c 	ldr.w	lr, [pc, #844]	; 8016560 <invoke+0xff8>
 8016214:	4658      	mov	r0, fp
 8016216:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
 801621a:	464a      	mov	r2, r9
 801621c:	f8cd b020 	str.w	fp, [sp, #32]
 8016220:	f04f 0b80 	mov.w	fp, #128	; 0x80
 8016224:	960e      	str	r6, [sp, #56]	; 0x38
 8016226:	4649      	mov	r1, r9
 8016228:	9606      	str	r6, [sp, #24]
 801622a:	9604      	str	r6, [sp, #16]
 801622c:	4eb8      	ldr	r6, [pc, #736]	; (8016510 <invoke+0xfa8>)
 801622e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8016232:	f8cd b014 	str.w	fp, [sp, #20]
 8016236:	f8cd 801c 	str.w	r8, [sp, #28]
 801623a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801623e:	940d      	str	r4, [sp, #52]	; 0x34
 8016240:	e9cd 930b 	strd	r9, r3, [sp, #44]	; 0x2c
 8016244:	e9cd 7602 	strd	r7, r6, [sp, #8]
 8016248:	e9cd ae00 	strd	sl, lr, [sp]
 801624c:	f7fc ff20 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
 8016250:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8016254:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
 8016258:	f04f 0a60 	mov.w	sl, #96	; 0x60
 801625c:	f06f 0c0f 	mvn.w	ip, #15
 8016260:	f8df e300 	ldr.w	lr, [pc, #768]	; 8016564 <invoke+0xffc>
 8016264:	f5a5 63d8 	sub.w	r3, r5, #1728	; 0x6c0
 8016268:	4faa      	ldr	r7, [pc, #680]	; (8016514 <invoke+0xfac>)
 801626a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 801626e:	f04f 0a80 	mov.w	sl, #128	; 0x80
 8016272:	464a      	mov	r2, r9
 8016274:	4649      	mov	r1, r9
 8016276:	f8cd c00c 	str.w	ip, [sp, #12]
 801627a:	4658      	mov	r0, fp
 801627c:	f8cd e000 	str.w	lr, [sp]
 8016280:	931c      	str	r3, [sp, #112]	; 0x70
 8016282:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8016286:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 801628a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801628e:	f8cd b01c 	str.w	fp, [sp, #28]
 8016292:	f8cd a010 	str.w	sl, [sp, #16]
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8016296:	f44f 7ac0 	mov.w	sl, #384	; 0x180
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
 801629a:	940c      	str	r4, [sp, #48]	; 0x30
 801629c:	e9cd 6805 	strd	r6, r8, [sp, #20]
 80162a0:	f5ab 664c 	sub.w	r6, fp, #3264	; 0xcc0
 80162a4:	9608      	str	r6, [sp, #32]
 80162a6:	4e9c      	ldr	r6, [pc, #624]	; (8016518 <invoke+0xfb0>)
 80162a8:	e9cd 7601 	strd	r7, r6, [sp, #4]
 80162ac:	f00d fedc 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 80162b0:	f5ab 6340 	sub.w	r3, fp, #3072	; 0xc00
 80162b4:	eeff 2a00 	vmov.f32	s5, #240	; 0xbf800000 -1.0
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 80162b8:	f06f 067f 	mvn.w	r6, #127	; 0x7f
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 80162bc:	4618      	mov	r0, r3
 80162be:	eefb 1a00 	vmov.f32	s3, #176	; 0xc1800000 -16.0
 80162c2:	ed9f 2a96 	vldr	s4, [pc, #600]	; 801651c <invoke+0xfb4>
 80162c6:	465a      	mov	r2, fp
 80162c8:	eef0 0a62 	vmov.f32	s1, s5
 80162cc:	ed9f 1a94 	vldr	s2, [pc, #592]	; 8016520 <invoke+0xfb8>
 80162d0:	ed9f 0a94 	vldr	s0, [pc, #592]	; 8016524 <invoke+0xfbc>
 80162d4:	4629      	mov	r1, r5
 80162d6:	f50b 63d8 	add.w	r3, fp, #1728	; 0x6c0
 80162da:	9000      	str	r0, [sp, #0]
 80162dc:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80162e0:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
 80162e4:	f00d f9e6 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 80162e8:	9605      	str	r6, [sp, #20]
 80162ea:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80162ee:	f8df e278 	ldr.w	lr, [pc, #632]	; 8016568 <invoke+0x1000>
 80162f2:	f505 5796 	add.w	r7, r5, #4800	; 0x12c0
 80162f6:	f8df c274 	ldr.w	ip, [pc, #628]	; 801656c <invoke+0x1004>
 80162fa:	9603      	str	r6, [sp, #12]
 80162fc:	464a      	mov	r2, r9
 80162fe:	4e8a      	ldr	r6, [pc, #552]	; (8016528 <invoke+0xfc0>)
 8016300:	4649      	mov	r1, r9
 8016302:	2360      	movs	r3, #96	; 0x60
 8016304:	f505 604c 	add.w	r0, r5, #3264	; 0xcc0
 8016308:	f8cd 8018 	str.w	r8, [sp, #24]
 801630c:	9707      	str	r7, [sp, #28]
 801630e:	f8cd c000 	str.w	ip, [sp]
 8016312:	940c      	str	r4, [sp, #48]	; 0x30
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8016314:	f8df b258 	ldr.w	fp, [pc, #600]	; 8016570 <invoke+0x1008>
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8016318:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 801631c:	f04f 0a01 	mov.w	sl, #1
 8016320:	e9cd e601 	strd	lr, r6, [sp, #4]
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8016324:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8016328:	f8cd a010 	str.w	sl, [sp, #16]
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 801632c:	f8df a244 	ldr.w	sl, [pc, #580]	; 8016574 <invoke+0x100c>
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8016330:	e9cd 5908 	strd	r5, r9, [sp, #32]
 8016334:	f00d fe98 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8016338:	960e      	str	r6, [sp, #56]	; 0x38
 801633a:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 801633e:	f505 7e40 	add.w	lr, r5, #768	; 0x300
 8016342:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8016346:	f8df c230 	ldr.w	ip, [pc, #560]	; 8016578 <invoke+0x1010>
 801634a:	9606      	str	r6, [sp, #24]
 801634c:	2680      	movs	r6, #128	; 0x80
 801634e:	464a      	mov	r2, r9
 8016350:	4649      	mov	r1, r9
 8016352:	9605      	str	r6, [sp, #20]
 8016354:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 8016358:	4638      	mov	r0, r7
 801635a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 801635e:	9604      	str	r6, [sp, #16]
 8016360:	4e72      	ldr	r6, [pc, #456]	; (801652c <invoke+0xfc4>)
 8016362:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 8016366:	940d      	str	r4, [sp, #52]	; 0x34
 8016368:	e9cd 930b 	strd	r9, r3, [sp, #44]	; 0x2c
 801636c:	e9cd 8707 	strd	r8, r7, [sp, #28]
 8016370:	e9cd c602 	strd	ip, r6, [sp, #8]
 8016374:	e9cd ba00 	strd	fp, sl, [sp]
 8016378:	f7fc fe8a 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 801637c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 801637e:	f04f 0e60 	mov.w	lr, #96	; 0x60
 8016382:	f505 5a2b 	add.w	sl, r5, #10944	; 0x2ac0
 8016386:	9608      	str	r6, [sp, #32]
 8016388:	2680      	movs	r6, #128	; 0x80
 801638a:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 801657c <invoke+0x1014>
 801638e:	4638      	mov	r0, r7
 8016390:	4f67      	ldr	r7, [pc, #412]	; (8016530 <invoke+0xfc8>)
 8016392:	464a      	mov	r2, r9
 8016394:	4649      	mov	r1, r9
 8016396:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801639a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 801639e:	f06f 0b7f 	mvn.w	fp, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 80163a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80163a6:	f8cd a01c 	str.w	sl, [sp, #28]
 80163aa:	9700      	str	r7, [sp, #0]
 80163ac:	940c      	str	r4, [sp, #48]	; 0x30
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 80163ae:	4f61      	ldr	r7, [pc, #388]	; (8016534 <invoke+0xfcc>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 80163b0:	e9cd 9e0a 	strd	r9, lr, [sp, #40]	; 0x28
 80163b4:	f06f 0e7f 	mvn.w	lr, #127	; 0x7f
 80163b8:	e9cd 6e04 	strd	r6, lr, [sp, #16]
 80163bc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80163c0:	9603      	str	r6, [sp, #12]
 80163c2:	4e5d      	ldr	r6, [pc, #372]	; (8016538 <invoke+0xfd0>)
 80163c4:	e9cd c601 	strd	ip, r6, [sp, #4]
 80163c8:	f00d fe4e 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 80163cc:	f505 66d8 	add.w	r6, r5, #1728	; 0x6c0
 80163d0:	eeff 1a00 	vmov.f32	s3, #240	; 0xbf800000 -1.0
 80163d4:	4652      	mov	r2, sl
 80163d6:	f50a 5387 	add.w	r3, sl, #4320	; 0x10e0
 80163da:	f5aa 51f0 	sub.w	r1, sl, #7680	; 0x1e00
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 80163de:	f505 5abd 	add.w	sl, r5, #6048	; 0x17a0
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 80163e2:	9600      	str	r6, [sp, #0]
 80163e4:	eef0 0a61 	vmov.f32	s1, s3
 80163e8:	ed9f 2a54 	vldr	s4, [pc, #336]	; 801653c <invoke+0xfd4>
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 80163ec:	f5aa 76f0 	sub.w	r6, sl, #480	; 0x1e0
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 80163f0:	ed9f 1a53 	vldr	s2, [pc, #332]	; 8016540 <invoke+0xfd8>
 80163f4:	ed9f 0a49 	vldr	s0, [pc, #292]	; 801651c <invoke+0xfb4>
 80163f8:	eef1 2a00 	vmov.f32	s5, #16	; 0x40800000  4.0
 80163fc:	f44f 60c0 	mov.w	r0, #1536	; 0x600
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 8016400:	4635      	mov	r5, r6
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 8016402:	f00d f957 	bl	80236b4 <add_fpreq_bitmask>
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 8016406:	961d      	str	r6, [sp, #116]	; 0x74
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 8016408:	f5aa 662e 	sub.w	r6, sl, #2784	; 0xae0
 801640c:	f06f 0c03 	mvn.w	ip, #3
 8016410:	f8df e16c 	ldr.w	lr, [pc, #364]	; 8016580 <invoke+0x1018>
 8016414:	464a      	mov	r2, r9
 8016416:	9608      	str	r6, [sp, #32]
 8016418:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 801641c:	4649      	mov	r1, r9
 801641e:	f8cd c010 	str.w	ip, [sp, #16]
 8016422:	9605      	str	r6, [sp, #20]
 8016424:	f50a 5010 	add.w	r0, sl, #9216	; 0x2400
 8016428:	9603      	str	r6, [sp, #12]
 801642a:	f44f 7610 	mov.w	r6, #576	; 0x240
 801642e:	f8cd e000 	str.w	lr, [sp]
 8016432:	2360      	movs	r3, #96	; 0x60
 8016434:	960b      	str	r6, [sp, #44]	; 0x2c
 8016436:	4e43      	ldr	r6, [pc, #268]	; (8016544 <invoke+0xfdc>)
 8016438:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 801643c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8016440:	f8cd 8018 	str.w	r8, [sp, #24]
 8016444:	f8cd a01c 	str.w	sl, [sp, #28]
 8016448:	940c      	str	r4, [sp, #48]	; 0x30
 801644a:	e9cd 7601 	strd	r7, r6, [sp, #4]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 801644e:	f06f 067f 	mvn.w	r6, #127	; 0x7f
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 8016452:	f00d fe09 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8016456:	4f3c      	ldr	r7, [pc, #240]	; (8016548 <invoke+0xfe0>)
 8016458:	f5aa 60cc 	sub.w	r0, sl, #1632	; 0x660
 801645c:	960e      	str	r6, [sp, #56]	; 0x38
 801645e:	2680      	movs	r6, #128	; 0x80
 8016460:	f44f 7310 	mov.w	r3, #576	; 0x240
 8016464:	4939      	ldr	r1, [pc, #228]	; (801654c <invoke+0xfe4>)
 8016466:	464a      	mov	r2, r9
 8016468:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 801646c:	9009      	str	r0, [sp, #36]	; 0x24
 801646e:	4650      	mov	r0, sl
 8016470:	9101      	str	r1, [sp, #4]
 8016472:	4649      	mov	r1, r9
 8016474:	940d      	str	r4, [sp, #52]	; 0x34
 8016476:	e9cd 6b05 	strd	r6, fp, [sp, #20]
 801647a:	f06f 067f 	mvn.w	r6, #127	; 0x7f
fptr = (float*)&buffer0[35116];
 801647e:	f8df b104 	ldr.w	fp, [pc, #260]	; 8016584 <invoke+0x101c>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8016482:	9604      	str	r6, [sp, #16]
 8016484:	4e32      	ldr	r6, [pc, #200]	; (8016550 <invoke+0xfe8>)
 8016486:	e9cd 7602 	strd	r7, r6, [sp, #8]
 801648a:	4f32      	ldr	r7, [pc, #200]	; (8016554 <invoke+0xfec>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 801648c:	f50a 5610 	add.w	r6, sl, #9216	; 0x2400
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8016490:	e9cd 930b 	strd	r9, r3, [sp, #44]	; 0x2c
 8016494:	e9cd 8a07 	strd	r8, sl, [sp, #28]
 8016498:	9700      	str	r7, [sp, #0]
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 801649a:	f5aa 77a0 	sub.w	r7, sl, #320	; 0x140
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 801649e:	f7fc f8f3 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 80164a2:	9607      	str	r6, [sp, #28]
 80164a4:	26a0      	movs	r6, #160	; 0xa0
 80164a6:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 80164aa:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8016588 <invoke+0x1020>
 80164ae:	464a      	mov	r2, r9
 80164b0:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 801658c <invoke+0x1024>
 80164b4:	f44f 7310 	mov.w	r3, #576	; 0x240
 80164b8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80164bc:	4650      	mov	r0, sl
 80164be:	f8cd e000 	str.w	lr, [sp]
 80164c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80164c6:	9708      	str	r7, [sp, #32]
 80164c8:	940c      	str	r4, [sp, #48]	; 0x30
 80164ca:	e9cd 960a 	strd	r9, r6, [sp, #40]	; 0x28
 80164ce:	2680      	movs	r6, #128	; 0x80
 80164d0:	e9cd 6104 	strd	r6, r1, [sp, #16]
 80164d4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80164d8:	4649      	mov	r1, r9
 80164da:	9603      	str	r6, [sp, #12]
 80164dc:	4e1e      	ldr	r6, [pc, #120]	; (8016558 <invoke+0xff0>)
 80164de:	e9cd c601 	strd	ip, r6, [sp, #4]
 80164e2:	f00d fdc1 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 80164e6:	2601      	movs	r6, #1
 80164e8:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 80164ec:	464a      	mov	r2, r9
 80164ee:	f8cd 8014 	str.w	r8, [sp, #20]
 80164f2:	f50a 5010 	add.w	r0, sl, #9216	; 0x2400
 80164f6:	9104      	str	r1, [sp, #16]
 80164f8:	23a0      	movs	r3, #160	; 0xa0
 80164fa:	4649      	mov	r1, r9
 80164fc:	e048      	b.n	8016590 <invoke+0x1028>
 80164fe:	bf00      	nop
 8016500:	080630f0 	.word	0x080630f0
 8016504:	080447d8 	.word	0x080447d8
 8016508:	08044958 	.word	0x08044958
 801650c:	2003c024 	.word	0x2003c024
 8016510:	08044f58 	.word	0x08044f58
 8016514:	200012dc 	.word	0x200012dc
 8016518:	08045558 	.word	0x08045558
 801651c:	3d018094 	.word	0x3d018094
 8016520:	3cb5e0eb 	.word	0x3cb5e0eb
 8016524:	3cddaad5 	.word	0x3cddaad5
 8016528:	080456d8 	.word	0x080456d8
 801652c:	08045cd8 	.word	0x08045cd8
 8016530:	08082bf0 	.word	0x08082bf0
 8016534:	20001bdc 	.word	0x20001bdc
 8016538:	080462d8 	.word	0x080462d8
 801653c:	3d3459c4 	.word	0x3d3459c4
 8016540:	3d06687e 	.word	0x3d06687e
 8016544:	08046458 	.word	0x08046458
 8016548:	2003c624 	.word	0x2003c624
 801654c:	20003edc 	.word	0x20003edc
 8016550:	08046dd8 	.word	0x08046dd8
 8016554:	0803e9a8 	.word	0x0803e9a8
 8016558:	080476d8 	.word	0x080476d8
 801655c:	20000cdc 	.word	0x20000cdc
 8016560:	200032dc 	.word	0x200032dc
 8016564:	0806e670 	.word	0x0806e670
 8016568:	2000145c 	.word	0x2000145c
 801656c:	08077670 	.word	0x08077670
 8016570:	0803c308 	.word	0x0803c308
 8016574:	200038dc 	.word	0x200038dc
 8016578:	200047dc 	.word	0x200047dc
 801657c:	20001a5c 	.word	0x20001a5c
 8016580:	0808bbf0 	.word	0x0808bbf0
 8016584:	2003cf84 	.word	0x2003cf84
 8016588:	200024dc 	.word	0x200024dc
 801658c:	0809a830 	.word	0x0809a830
 8016590:	9603      	str	r6, [sp, #12]
 8016592:	f8cd 9000 	str.w	r9, [sp]
 8016596:	9506      	str	r5, [sp, #24]
 8016598:	e9cd 9601 	strd	r9, r6, [sp, #4]
 801659c:	f010 f932 	bl	8026804 <avg_pooling>
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80165a0:	4632      	mov	r2, r6
 80165a2:	f06f 0621 	mvn.w	r6, #33	; 0x21
 80165a6:	f8df e3b0 	ldr.w	lr, [pc, #944]	; 8016958 <invoke+0x13f0>
 80165aa:	f8df c3b0 	ldr.w	ip, [pc, #944]	; 801695c <invoke+0x13f4>
 80165ae:	4628      	mov	r0, r5
 80165b0:	9603      	str	r6, [sp, #12]
 80165b2:	f06f 067f 	mvn.w	r6, #127	; 0x7f
 80165b6:	f505 75f2 	add.w	r5, r5, #484	; 0x1e4
 80165ba:	4611      	mov	r1, r2
 80165bc:	920a      	str	r2, [sp, #40]	; 0x28
 80165be:	23a0      	movs	r3, #160	; 0xa0
 80165c0:	9204      	str	r2, [sp, #16]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80165c2:	f648 190d 	movw	r9, #35085	; 0x890d
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80165c6:	9507      	str	r5, [sp, #28]
 80165c8:	f8cd c000 	str.w	ip, [sp]
 80165cc:	940c      	str	r4, [sp, #48]	; 0x30
 80165ce:	e9cd 6805 	strd	r6, r8, [sp, #20]
 80165d2:	260a      	movs	r6, #10
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80165d4:	f648 180b 	movw	r8, #35083	; 0x890b
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80165d8:	960b      	str	r6, [sp, #44]	; 0x2c
 80165da:	4eda      	ldr	r6, [pc, #872]	; (8016944 <invoke+0x13dc>)
 80165dc:	e9cd a208 	strd	sl, r2, [sp, #32]
 80165e0:	e9cd e601 	strd	lr, r6, [sp, #4]
 80165e4:	f00d fd40 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80165e8:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80165ea:	f648 1304 	movw	r3, #35076	; 0x8904
 80165ee:	f648 1005 	movw	r0, #35077	; 0x8905
 80165f2:	f648 1106 	movw	r1, #35078	; 0x8906
 80165f6:	f648 1207 	movw	r2, #35079	; 0x8907
 80165fa:	56ee      	ldrsb	r6, [r5, r3]
 80165fc:	f648 1e0a 	movw	lr, #35082	; 0x890a
 8016600:	f648 1c08 	movw	ip, #35080	; 0x8908
 8016604:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8016606:	ee03 6a10 	vmov	s6, r6
 801660a:	18ee      	adds	r6, r5, r3
 801660c:	f648 1309 	movw	r3, #35081	; 0x8909
 8016610:	9621      	str	r6, [sp, #132]	; 0x84
 8016612:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8016616:	562e      	ldrsb	r6, [r5, r0]
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 8016618:	f10a 002c 	add.w	r0, sl, #44	; 0x2c
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 801661c:	ee03 6a90 	vmov	s7, r6
 8016620:	566e      	ldrsb	r6, [r5, r1]
 8016622:	f648 110c 	movw	r1, #35084	; 0x890c
 8016626:	ee04 6a10 	vmov	s8, r6
 801662a:	56ae      	ldrsb	r6, [r5, r2]
 801662c:	eef8 3ae3 	vcvt.f32.s32	s7, s7
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 8016630:	2201      	movs	r2, #1
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 8016632:	ee04 6a90 	vmov	s9, r6
 8016636:	f915 600e 	ldrsb.w	r6, [r5, lr]
 801663a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801663e:	ee05 6a90 	vmov	s11, r6
 8016642:	f915 600c 	ldrsb.w	r6, [r5, ip]
 8016646:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 801664a:	ee05 6a10 	vmov	s10, r6
 801664e:	f915 6008 	ldrsb.w	r6, [r5, r8]
 8016652:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8016656:	ed87 4a00 	vstr	s8, [r7]
 801665a:	ee06 6a10 	vmov	s12, r6
 801665e:	566e      	ldrsb	r6, [r5, r1]
 8016660:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8016664:	9f15      	ldr	r7, [sp, #84]	; 0x54
 8016666:	ee06 6a90 	vmov	s13, r6
 801666a:	f915 6009 	ldrsb.w	r6, [r5, r9]
 801666e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8016672:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8016674:	ee07 6a10 	vmov	s14, r6
 8016678:	56ee      	ldrsb	r6, [r5, r3]
 801667a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801667e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016680:	ee07 6a90 	vmov	s15, r6
 8016684:	eb05 060c 	add.w	r6, r5, ip
 8016688:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801668a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801668e:	9622      	str	r6, [sp, #136]	; 0x88
 8016690:	f648 160c 	movw	r6, #35084	; 0x890c
 8016694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016698:	ed83 3a00 	vstr	s6, [r3]
 801669c:	19ae      	adds	r6, r5, r6
 801669e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80166a0:	edc1 3a00 	vstr	s7, [r1]
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 80166a4:	230a      	movs	r3, #10
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80166a6:	ed85 5a00 	vstr	s10, [r5]
 80166aa:	ee17 ca90 	vmov	ip, s15
 80166ae:	9d17      	ldr	r5, [sp, #92]	; 0x5c
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 80166b0:	4611      	mov	r1, r2
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80166b2:	edc7 4a00 	vstr	s9, [r7]
/* layer 60:SUM */
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
/* layer 61:EXP */
tte_exp(10,(float*)&buffer0[35076],(float*)&buffer0[35160]);
/* layer 62:MUL */
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80166b6:	f648 1924 	movw	r9, #35108	; 0x8924
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80166ba:	edc5 5a00 	vstr	s11, [r5]
 80166be:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80166c0:	9623      	str	r6, [sp, #140]	; 0x8c
 80166c2:	4656      	mov	r6, sl
 80166c4:	ed85 6a00 	vstr	s12, [r5]
 80166c8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80166ca:	edc5 6a00 	vstr	s13, [r5]
 80166ce:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80166d0:	ed85 7a00 	vstr	s14, [r5]
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 80166d4:	f1a0 0528 	sub.w	r5, r0, #40	; 0x28
 80166d8:	9303      	str	r3, [sp, #12]
 80166da:	9500      	str	r5, [sp, #0]
 80166dc:	e9cd 2201 	strd	r2, r2, [sp, #4]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80166e0:	f846 cf40 	str.w	ip, [r6, #64]!
 80166e4:	961f      	str	r6, [sp, #124]	; 0x7c
int8ptr = (int8_t*)&buffer0[35076];
 80166e6:	4e98      	ldr	r6, [pc, #608]	; (8016948 <invoke+0x13e0>)
fptr = (float*)&buffer0[35116];
 80166e8:	f8cb 0000 	str.w	r0, [fp]
int8ptr = (int8_t*)&buffer0[35076];
 80166ec:	6035      	str	r5, [r6, #0]
fptr = (float*)&buffer0[35116];
 80166ee:	4605      	mov	r5, r0
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 80166f0:	f007 ff62 	bl	801e5b8 <LogSoftmax>
nll_loss((float*)&buffer0[35076],2,1,labels,10,(float*)&buffer0[35116]);
 80166f4:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c
 80166f8:	230a      	movs	r3, #10
 80166fa:	9501      	str	r5, [sp, #4]
 80166fc:	f1a5 0028 	sub.w	r0, r5, #40	; 0x28
 8016700:	2201      	movs	r2, #1
 8016702:	9300      	str	r3, [sp, #0]
 8016704:	2102      	movs	r1, #2
 8016706:	4643      	mov	r3, r8
 8016708:	f007 ffd6 	bl	801e6b8 <nll_loss>
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 801670c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 801670e:	ed87 8a00 	vstr	s16, [r7]
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
 8016712:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 8016716:	ed80 8a00 	vstr	s16, [r0]
 801671a:	9814      	ldr	r0, [sp, #80]	; 0x50
 801671c:	9715      	str	r7, [sp, #84]	; 0x54
 801671e:	ed80 8a00 	vstr	s16, [r0]
 8016722:	9816      	ldr	r0, [sp, #88]	; 0x58
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
 8016724:	9f1e      	ldr	r7, [sp, #120]	; 0x78
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 8016726:	ed80 8a00 	vstr	s16, [r0]
 801672a:	9817      	ldr	r0, [sp, #92]	; 0x5c
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
 801672c:	6039      	str	r1, [r7, #0]
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 801672e:	ed80 8a00 	vstr	s16, [r0]
 8016732:	9818      	ldr	r0, [sp, #96]	; 0x60
 8016734:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016736:	ed80 8a00 	vstr	s16, [r0]
 801673a:	9819      	ldr	r0, [sp, #100]	; 0x64
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 801673c:	9920      	ldr	r1, [sp, #128]	; 0x80
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 801673e:	ed80 8a00 	vstr	s16, [r0]
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8016742:	4a82      	ldr	r2, [pc, #520]	; (801694c <invoke+0x13e4>)
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 8016744:	981a      	ldr	r0, [sp, #104]	; 0x68
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8016746:	600a      	str	r2, [r1, #0]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 8016748:	220a      	movs	r2, #10
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 801674a:	ed83 8a00 	vstr	s16, [r3]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 801674e:	2301      	movs	r3, #1
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 8016750:	ed80 8a00 	vstr	s16, [r0]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 8016754:	4628      	mov	r0, r5
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016756:	edd8 7a00 	vldr	s15, [r8]
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 801675a:	497d      	ldr	r1, [pc, #500]	; (8016950 <invoke+0x13e8>)
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 801675c:	eef1 7a67 	vneg.f32	s15, s15
int8ptr = (char*)&buffer0[35116];for(int i = 0; i < 1; i++) int8ptr[i] = 0;
 8016760:	6035      	str	r5, [r6, #0]
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016762:	4e7c      	ldr	r6, [pc, #496]	; (8016954 <invoke+0x13ec>)
 8016764:	f8cb 8000 	str.w	r8, [fp]
 8016768:	edc7 7a00 	vstr	s15, [r7]
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 801676c:	f105 0728 	add.w	r7, r5, #40	; 0x28
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016770:	edd8 7a01 	vldr	s15, [r8, #4]
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8016774:	600f      	str	r7, [r1, #0]
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016776:	eef1 7a67 	vneg.f32	s15, s15
 801677a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801677c:	6035      	str	r5, [r6, #0]
 801677e:	edc1 7a00 	vstr	s15, [r1]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 8016782:	4619      	mov	r1, r3
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016784:	edd8 7a02 	vldr	s15, [r8, #8]
 8016788:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801678a:	eef1 7a67 	vneg.f32	s15, s15
 801678e:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 8016790:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
 8016794:	edc7 7a00 	vstr	s15, [r7]
 8016798:	edd8 7a03 	vldr	s15, [r8, #12]
 801679c:	9f15      	ldr	r7, [sp, #84]	; 0x54
 801679e:	eef1 7a67 	vneg.f32	s15, s15
 80167a2:	edc7 7a00 	vstr	s15, [r7]
 80167a6:	edd8 7a04 	vldr	s15, [r8, #16]
 80167aa:	9f16      	ldr	r7, [sp, #88]	; 0x58
 80167ac:	eef1 7a67 	vneg.f32	s15, s15
 80167b0:	edc7 7a00 	vstr	s15, [r7]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 80167b4:	f100 0728 	add.w	r7, r0, #40	; 0x28
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80167b8:	edd8 7a05 	vldr	s15, [r8, #20]
 80167bc:	eef1 7a67 	vneg.f32	s15, s15
 80167c0:	edc5 7a00 	vstr	s15, [r5]
 80167c4:	edd8 7a06 	vldr	s15, [r8, #24]
 80167c8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80167ca:	eef1 7a67 	vneg.f32	s15, s15
 80167ce:	edc5 7a00 	vstr	s15, [r5]
 80167d2:	edd8 7a07 	vldr	s15, [r8, #28]
 80167d6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80167d8:	eef1 7a67 	vneg.f32	s15, s15
 80167dc:	9513      	str	r5, [sp, #76]	; 0x4c
 80167de:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80167e0:	edc5 7a00 	vstr	s15, [r5]
 80167e4:	edd8 7a08 	vldr	s15, [r8, #32]
 80167e8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80167ea:	eef1 7a67 	vneg.f32	s15, s15
 80167ee:	edc5 7a00 	vstr	s15, [r5]
 80167f2:	edd8 7a09 	vldr	s15, [r8, #36]	; 0x24
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80167f6:	f648 187c 	movw	r8, #35196	; 0x897c
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80167fa:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80167fc:	eef1 7a67 	vneg.f32	s15, s15
 8016800:	edc5 7a00 	vstr	s15, [r5]
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 8016804:	9300      	str	r3, [sp, #0]
 8016806:	9701      	str	r7, [sp, #4]
 8016808:	f00b fb78 	bl	8021efc <sum_3D>
tte_exp(10,(float*)&buffer0[35076],(float*)&buffer0[35160]);
 801680c:	f10a 0104 	add.w	r1, sl, #4
 8016810:	200a      	movs	r0, #10
 8016812:	f101 0254 	add.w	r2, r1, #84	; 0x54
 8016816:	f00c febf 	bl	8023598 <tte_exp>
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 801681a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801681c:	f648 1c68 	movw	ip, #35176	; 0x8968
 8016820:	f648 106c 	movw	r0, #35180	; 0x896c
 8016824:	f648 1170 	movw	r1, #35184	; 0x8970
 8016828:	f648 1e64 	movw	lr, #35172	; 0x8964
 801682c:	449c      	add	ip, r3
 801682e:	4418      	add	r0, r3
 8016830:	4419      	add	r1, r3
 8016832:	f648 1274 	movw	r2, #35188	; 0x8974
 8016836:	461f      	mov	r7, r3
 8016838:	ed9c 3a00 	vldr	s6, [ip]
 801683c:	edd0 3a00 	vldr	s7, [r0]
 8016840:	449e      	add	lr, r3
 8016842:	441a      	add	r2, r3
 8016844:	ed91 4a00 	vldr	s8, [r1]
 8016848:	f648 1378 	movw	r3, #35192	; 0x8978
 801684c:	f648 1c58 	movw	ip, #35160	; 0x8958
 8016850:	f648 105c 	movw	r0, #35164	; 0x895c
 8016854:	f648 1160 	movw	r1, #35168	; 0x8960
 8016858:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801685a:	443b      	add	r3, r7
 801685c:	44b8      	add	r8, r7
 801685e:	44bc      	add	ip, r7
 8016860:	4438      	add	r0, r7
 8016862:	4439      	add	r1, r7
 8016864:	edd5 7a00 	vldr	s15, [r5]
 8016868:	44b9      	add	r9, r7
 801686a:	edde 2a00 	vldr	s5, [lr]
 801686e:	f648 1e1c 	movw	lr, #35100	; 0x891c
 8016872:	ed91 7a00 	vldr	s14, [r1]
/* layer 63:SUBTRACT */
sub(10,(float*)&buffer0[35116],(float*)&buffer0[35076],(float*)&buffer0[35156]);
 8016876:	f10a 012c 	add.w	r1, sl, #44	; 0x2c
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 801687a:	edd2 4a00 	vldr	s9, [r2]
 801687e:	f648 1214 	movw	r2, #35092	; 0x8914
 8016882:	ed93 5a00 	vldr	s10, [r3]
 8016886:	f648 1310 	movw	r3, #35088	; 0x8910
 801688a:	edd8 5a00 	vldr	s11, [r8]
 801688e:	f648 1820 	movw	r8, #35104	; 0x8920
 8016892:	ed9c 6a00 	vldr	s12, [ip]
 8016896:	f648 1c28 	movw	ip, #35112	; 0x8928
 801689a:	edd0 6a00 	vldr	s13, [r0]
 801689e:	f648 1018 	movw	r0, #35096	; 0x8918
 80168a2:	ee62 2aa7 	vmul.f32	s5, s5, s15
 80168a6:	44be      	add	lr, r7
 80168a8:	ee23 3a27 	vmul.f32	s6, s6, s15
 80168ac:	44bc      	add	ip, r7
 80168ae:	443b      	add	r3, r7
 80168b0:	443a      	add	r2, r7
 80168b2:	4438      	add	r0, r7
 80168b4:	44b8      	add	r8, r7
 80168b6:	f101 072c 	add.w	r7, r1, #44	; 0x2c
 80168ba:	edc3 2a00 	vstr	s5, [r3]
 80168be:	ed82 3a00 	vstr	s6, [r2]
sub(10,(float*)&buffer0[35116],(float*)&buffer0[35076],(float*)&buffer0[35156]);
 80168c2:	f101 0328 	add.w	r3, r1, #40	; 0x28
 80168c6:	f1a1 0228 	sub.w	r2, r1, #40	; 0x28
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80168ca:	f8cb 7000 	str.w	r7, [fp]
 80168ce:	4f20      	ldr	r7, [pc, #128]	; (8016950 <invoke+0x13e8>)
 80168d0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80168d4:	ee24 4a27 	vmul.f32	s8, s8, s15
 80168d8:	6032      	str	r2, [r6, #0]
 80168da:	ee64 4aa7 	vmul.f32	s9, s9, s15
 80168de:	603b      	str	r3, [r7, #0]
 80168e0:	ee25 5a27 	vmul.f32	s10, s10, s15
 80168e4:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80168e6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80168ea:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80168ec:	ee26 6a27 	vmul.f32	s12, s12, s15
 80168f0:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 80168f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80168f6:	ed89 5a00 	vstr	s10, [r9]
 80168fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80168fe:	edc0 3a00 	vstr	s7, [r0]
 8016902:	ed8e 4a00 	vstr	s8, [lr]
sub(10,(float*)&buffer0[35116],(float*)&buffer0[35076],(float*)&buffer0[35156]);
 8016906:	200a      	movs	r0, #10
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016908:	edc8 4a00 	vstr	s9, [r8]
/* layer 64:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[35072],10,(float*)&buffer0[35156]);
/* layer 65:MUL */
mul(10,(float*)&buffer0[35156],scales42,(float*)&buffer0[35072]);
/* layer 66:BIAS_UPDATE */
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 801690c:	f10d 08d0 	add.w	r8, sp, #208	; 0xd0
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016910:	edcc 5a00 	vstr	s11, [ip]
fptr = (float*)&buffer0[35072];//gradients
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 8016914:	f10a 090c 	add.w	r9, sl, #12
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8016918:	ed85 6a00 	vstr	s12, [r5]
 801691c:	edc6 6a00 	vstr	s13, [r6]
 8016920:	edc7 7a00 	vstr	s15, [r7]
sub(10,(float*)&buffer0[35116],(float*)&buffer0[35076],(float*)&buffer0[35156]);
 8016924:	f00b fada 	bl	8021edc <sub>
where_zeros_inplace_bit((bool*)&buffer0[35072],10,(float*)&buffer0[35156]);
 8016928:	f10a 0254 	add.w	r2, sl, #84	; 0x54
 801692c:	210a      	movs	r1, #10
 801692e:	4650      	mov	r0, sl
 8016930:	f00c fe4c 	bl	80235cc <where_zeros_inplace_bit>
mul(10,(float*)&buffer0[35156],scales42,(float*)&buffer0[35072]);
 8016934:	4653      	mov	r3, sl
 8016936:	f10a 0154 	add.w	r1, sl, #84	; 0x54
 801693a:	4a02      	ldr	r2, [pc, #8]	; (8016944 <invoke+0x13dc>)
 801693c:	200a      	movs	r0, #10
 801693e:	f007 feab 	bl	801e698 <mul>
 8016942:	e00d      	b.n	8016960 <invoke+0x13f8>
 8016944:	08047958 	.word	0x08047958
 8016948:	2003cfd8 	.word	0x2003cfd8
 801694c:	bf800000 	.word	0xbf800000
 8016950:	2003cfc8 	.word	0x2003cfc8
 8016954:	2003cfd4 	.word	0x2003cfd4
 8016958:	2000cf14 	.word	0x2000cf14
 801695c:	20007dcc 	.word	0x20007dcc
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 8016960:	4bdd      	ldr	r3, [pc, #884]	; (8016cd8 <invoke+0x1770>)
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 8016962:	f8df e3c4 	ldr.w	lr, [pc, #964]	; 8016d28 <invoke+0x17c0>
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 8016966:	f8d3 c000 	ldr.w	ip, [r3]
 801696a:	eddf 7adc 	vldr	s15, [pc, #880]	; 8016cdc <invoke+0x1774>
 801696e:	edda 4a00 	vldr	s9, [sl]
 8016972:	ed95 5a00 	vldr	s10, [r5]
 8016976:	edd6 5a00 	vldr	s11, [r6]
fptr = (float*)&buffer0[35072];//gradients
 801697a:	f8cb a000 	str.w	sl, [fp]
/* layer 67:TRANSPOSE_CONV_2D */
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801697e:	eddf 0ad8 	vldr	s1, [pc, #864]	; 8016ce0 <invoke+0x1778>
 8016982:	ed9f 0ad8 	vldr	s0, [pc, #864]	; 8016ce4 <invoke+0x177c>
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 8016986:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801698a:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 801698e:	ed9d 6a34 	vldr	s12, [sp, #208]	; 0xd0
 8016992:	eddd 6a35 	vldr	s13, [sp, #212]	; 0xd4
 8016996:	ee26 6a27 	vmul.f32	s12, s12, s15
 801699a:	ed9d 7a36 	vldr	s14, [sp, #216]	; 0xd8
 801699e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80169a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80169a6:	ee26 6a24 	vmul.f32	s12, s12, s9
 80169aa:	ee66 6a85 	vmul.f32	s13, s13, s10
 80169ae:	ee27 7a25 	vmul.f32	s14, s14, s11
 80169b2:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 80169b6:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 80169ba:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80169be:	ee16 7a10 	vmov	r7, s12
 80169c2:	e9dc 6500 	ldrd	r6, r5, [ip]
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 80169c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 80169ca:	1bf6      	subs	r6, r6, r7
 80169cc:	ee16 7a90 	vmov	r7, s13
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 80169d0:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 80169d4:	1bed      	subs	r5, r5, r7
 80169d6:	f8cc 6000 	str.w	r6, [ip]
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80169da:	2201      	movs	r2, #1
 80169dc:	230a      	movs	r3, #10
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 80169de:	f8cc 5004 	str.w	r5, [ip, #4]
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 80169e2:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80169e6:	e888 0003 	stmia.w	r8, {r0, r1}
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 80169ea:	ed9d 4a37 	vldr	s8, [sp, #220]	; 0xdc
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80169ee:	4650      	mov	r0, sl
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 80169f0:	ed9d 5a39 	vldr	s10, [sp, #228]	; 0xe4
 80169f4:	ee17 8a10 	vmov	r8, s14
 80169f8:	ee24 4a27 	vmul.f32	s8, s8, s15
 80169fc:	edd9 3a00 	vldr	s7, [r9]
 8016a00:	ed9d 7a3d 	vldr	s14, [sp, #244]	; 0xf4
 8016a04:	ee25 5a27 	vmul.f32	s10, s10, s15
 8016a08:	eddd 4a38 	vldr	s9, [sp, #224]	; 0xe0
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016a0c:	4611      	mov	r1, r2
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 8016a0e:	eddd 5a3a 	vldr	s11, [sp, #232]	; 0xe8
 8016a12:	ee24 4a23 	vmul.f32	s8, s8, s7
 8016a16:	ed9d 6a3b 	vldr	s12, [sp, #236]	; 0xec
 8016a1a:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8016a1e:	eddd 6a3c 	vldr	s13, [sp, #240]	; 0xf0
 8016a22:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8016a26:	ee26 6a27 	vmul.f32	s12, s12, s15
 8016a2a:	ed90 3a04 	vldr	s6, [r0, #16]
 8016a2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8016a32:	edd0 3a06 	vldr	s7, [r0, #24]
 8016a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a3a:	ed90 7a05 	vldr	s14, [r0, #20]
 8016a3e:	eebd 4ac4 	vcvt.s32.f32	s8, s8
 8016a42:	f8dc 500c 	ldr.w	r5, [ip, #12]
 8016a46:	ee25 5a07 	vmul.f32	s10, s10, s14
 8016a4a:	ed99 7a05 	vldr	s14, [r9, #20]
 8016a4e:	ee64 4a83 	vmul.f32	s9, s9, s6
 8016a52:	ed99 3a04 	vldr	s6, [r9, #16]
 8016a56:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8016a5a:	ee14 6a10 	vmov	r6, s8
 8016a5e:	ee26 7a87 	vmul.f32	s14, s13, s14
 8016a62:	edd9 3a06 	vldr	s7, [r9, #24]
 8016a66:	eefd 6ac5 	vcvt.s32.f32	s13, s10
 8016a6a:	f8dc 7008 	ldr.w	r7, [ip, #8]
 8016a6e:	eefd 4ae4 	vcvt.s32.f32	s9, s9
 8016a72:	1bad      	subs	r5, r5, r6
 8016a74:	ee26 6a03 	vmul.f32	s12, s12, s6
 8016a78:	eba7 0a08 	sub.w	sl, r7, r8
 8016a7c:	ee16 9a90 	vmov	r9, s13
 8016a80:	eefd 6ae5 	vcvt.s32.f32	s13, s11
 8016a84:	f8cc 500c 	str.w	r5, [ip, #12]
 8016a88:	ee14 7a90 	vmov	r7, s9
 8016a8c:	f8dc 5010 	ldr.w	r5, [ip, #16]
 8016a90:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8016a94:	ee16 8a90 	vmov	r8, s13
 8016a98:	eefd 6ac6 	vcvt.s32.f32	s13, s12
 8016a9c:	1bed      	subs	r5, r5, r7
 8016a9e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8016aa2:	f8dc 701c 	ldr.w	r7, [ip, #28]
 8016aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016aaa:	f8cc 5010 	str.w	r5, [ip, #16]
 8016aae:	ee16 ea90 	vmov	lr, s13
 8016ab2:	f8dc 5014 	ldr.w	r5, [ip, #20]
 8016ab6:	ee17 6a10 	vmov	r6, s14
 8016aba:	eba7 0e0e 	sub.w	lr, r7, lr
 8016abe:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8016ac2:	eba5 0909 	sub.w	r9, r5, r9
 8016ac6:	f8dc 5018 	ldr.w	r5, [ip, #24]
 8016aca:	1bbe      	subs	r6, r7, r6
 8016acc:	ee17 7a90 	vmov	r7, s15
 8016ad0:	eba5 0808 	sub.w	r8, r5, r8
 8016ad4:	f8dc 5024 	ldr.w	r5, [ip, #36]	; 0x24
 8016ad8:	f8cc a008 	str.w	sl, [ip, #8]
 8016adc:	1bed      	subs	r5, r5, r7
 8016ade:	f8cc 5024 	str.w	r5, [ip, #36]	; 0x24
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016ae2:	25a0      	movs	r5, #160	; 0xa0
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 8016ae4:	e9cc e607 	strd	lr, r6, [ip, #28]
 8016ae8:	e9cc 9805 	strd	r9, r8, [ip, #20]
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016aec:	9207      	str	r2, [sp, #28]
 8016aee:	2600      	movs	r6, #0
 8016af0:	9406      	str	r4, [sp, #24]
 8016af2:	9505      	str	r5, [sp, #20]
 8016af4:	4d7c      	ldr	r5, [pc, #496]	; (8016ce8 <invoke+0x1780>)
 8016af6:	682d      	ldr	r5, [r5, #0]
 8016af8:	e9cd 5600 	strd	r5, r6, [sp]
 8016afc:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 8016b00:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016b04:	9502      	str	r5, [sp, #8]
 8016b06:	f007 fdfd 	bl	801e704 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight>
 8016b0a:	462b      	mov	r3, r5
/* layer 68:MUL */
fptr = (float*)&buffer0[35752];fptr3 = (float*)&buffer0[35112];for(int i = 0; i < 160; i++) fptr3[i] = 0.0625 * fptr[i];
 8016b0c:	f5a5 7520 	sub.w	r5, r5, #640	; 0x280
 8016b10:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8016cec <invoke+0x1784>
 8016b14:	4618      	mov	r0, r3
 8016b16:	461a      	mov	r2, r3
 8016b18:	4629      	mov	r1, r5
 8016b1a:	462f      	mov	r7, r5
 8016b1c:	ecf2 7a01 	vldmia	r2!, {s15}
 8016b20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016b24:	ece1 7a01 	vstmia	r1!, {s15}
 8016b28:	4281      	cmp	r1, r0
 8016b2a:	d1f7      	bne.n	8016b1c <invoke+0x15b4>
/* layer 69:ONES */
fptr = (float*)&buffer0[35752];for(int i = 0; i < 2560; i++) fptr[i] = 1.0;
 8016b2c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8016b30:	486f      	ldr	r0, [pc, #444]	; (8016cf0 <invoke+0x1788>)
 8016b32:	f843 2b04 	str.w	r2, [r3], #4
 8016b36:	4283      	cmp	r3, r0
 8016b38:	d1fb      	bne.n	8016b32 <invoke+0x15ca>
/* layer 70:MUL */
fptr = &buffer0[35752];
fptr3 = (float*)&buffer0[71456];fptr2 = &buffer0[35112];
 8016b3a:	4a6e      	ldr	r2, [pc, #440]	; (8016cf4 <invoke+0x178c>)
 8016b3c:	f648 3578 	movw	r5, #35704	; 0x8b78
 8016b40:	4b6d      	ldr	r3, [pc, #436]	; (8016cf8 <invoke+0x1790>)
 8016b42:	f502 7c20 	add.w	ip, r2, #640	; 0x280
 8016b46:	601a      	str	r2, [r3, #0]
 8016b48:	4662      	mov	r2, ip
 8016b4a:	eb0c 0305 	add.w	r3, ip, r5
fptr = (float*)&buffer0[35752];fptr3 = (float*)&buffer0[35112];for(int i = 0; i < 160; i++) fptr3[i] = 0.0625 * fptr[i];
 8016b4e:	463e      	mov	r6, r7
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 160; i++) *fptr3++ = fptr2[i] * *fptr++;
 8016b50:	ecb6 7a01 	vldmia	r6!, {s14}
 8016b54:	ecf2 7a01 	vldmia	r2!, {s15}
 8016b58:	428e      	cmp	r6, r1
 8016b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016b5e:	ece3 7a01 	vstmia	r3!, {s15}
 8016b62:	d1f5      	bne.n	8016b50 <invoke+0x15e8>
 8016b64:	f50c 7c20 	add.w	ip, ip, #640	; 0x280
for(int hw = 0; hw < 16; hw++){
 8016b68:	4584      	cmp	ip, r0
 8016b6a:	d1ed      	bne.n	8016b48 <invoke+0x15e0>
 8016b6c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8016d2c <invoke+0x17c4>
}
/* layer 71:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[34752],2560,(float*)&buffer0[71456]);
 8016b70:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8016b74:	4b61      	ldr	r3, [pc, #388]	; (8016cfc <invoke+0x1794>)
/* layer 72:MUL */
fptr = &buffer0[71456];
fptr2 = scales41;
 8016b76:	f5a8 5520 	sub.w	r5, r8, #10240	; 0x2800
where_zeros_inplace_bit((bool*)&buffer0[34752],2560,(float*)&buffer0[71456]);
 8016b7a:	4861      	ldr	r0, [pc, #388]	; (8016d00 <invoke+0x1798>)
 8016b7c:	f8c3 8000 	str.w	r8, [r3]
 8016b80:	462a      	mov	r2, r5
 8016b82:	f8cb c000 	str.w	ip, [fp]
 8016b86:	f00c fd21 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales41;
 8016b8a:	4a5e      	ldr	r2, [pc, #376]	; (8016d04 <invoke+0x179c>)
 8016b8c:	4b5a      	ldr	r3, [pc, #360]	; (8016cf8 <invoke+0x1790>)
 8016b8e:	4628      	mov	r0, r5
 8016b90:	f502 7120 	add.w	r1, r2, #640	; 0x280
 8016b94:	601a      	str	r2, [r3, #0]
 8016b96:	4602      	mov	r2, r0
 8016b98:	4b5a      	ldr	r3, [pc, #360]	; (8016d04 <invoke+0x179c>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8016b9a:	ecb3 7a01 	vldmia	r3!, {s14}
 8016b9e:	edd2 7a00 	vldr	s15, [r2]
 8016ba2:	4299      	cmp	r1, r3
 8016ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016ba8:	ece2 7a01 	vstmia	r2!, {s15}
 8016bac:	d1f5      	bne.n	8016b9a <invoke+0x1632>
 8016bae:	f500 7020 	add.w	r0, r0, #640	; 0x280
for(int hw = 0; hw < 16; hw++){
 8016bb2:	4540      	cmp	r0, r8
 8016bb4:	d1ef      	bne.n	8016b96 <invoke+0x162e>
}
/* layer 73:SUM */
sum_4D_exclude((float*)&buffer0[71456],1,4,4,160,3,(float*)&buffer0[35112]);
 8016bb6:	2304      	movs	r3, #4
 8016bb8:	46b8      	mov	r8, r7
 8016bba:	2203      	movs	r2, #3
 8016bbc:	4f4d      	ldr	r7, [pc, #308]	; (8016cf4 <invoke+0x178c>)
 8016bbe:	21a0      	movs	r1, #160	; 0xa0
 8016bc0:	e9cd 2701 	strd	r2, r7, [sp, #4]
 8016bc4:	9100      	str	r1, [sp, #0]
 8016bc6:	461a      	mov	r2, r3
 8016bc8:	2101      	movs	r1, #1
 8016bca:	f8cb 0000 	str.w	r0, [fp]
 8016bce:	484e      	ldr	r0, [pc, #312]	; (8016d08 <invoke+0x17a0>)
 8016bd0:	f00b fa2a 	bl	8022028 <sum_4D_exclude>
/* layer 74:BIAS_UPDATE */
const float v14_conv_2_bias_QAS[160] = {13692137.0,19261938.0,11724018.0,15995767.0,11511035.0,13978226.0,13318236.0,15185337.0,16044907.0,13090192.0,18656104.0,15929412.0,13392275.0,12705674.0,14612814.0,14853912.0,13506463.0,14990395.0,11315240.0,14900121.0,12532963.0,13305904.0,10984116.0,11420090.0,20989936.0,11729253.0,16511564.0,12546760.0,15382199.0,11444539.0,14609242.0,14229125.0,10841364.0,13249268.0,11710322.0,18311496.0,18176314.0,16571779.0,10241948.0,17752202.0,10010849.0,14704289.0,16407807.0,10964493.0,9445204.0,11574554.0,13028653.0,10459334.0,13996892.0,13706602.0,11706172.0,9088910.0,17713242.0,13367667.0,16977514.0,13729297.0,12711183.0,12772596.0,13657839.0,17160660.0,12789136.0,12517683.0,15142629.0,10657967.0,15758544.0,12207528.0,13358369.0,15665969.0,12541531.0,11594505.0,14079964.0,12522974.0,14928081.0,10138978.0,13967913.0,15935079.0,12038422.0,11431681.0,12112233.0,16464442.0,14495634.0,9923740.0,12361548.0,16376936.0,13596515.0,10047472.0,11238909.0,11956242.0,16708229.0,16412659.0,17055102.0,12363023.0,11499603.0,16893202.0,11182502.0,12018862.0,10686181.0,9444339.0,13663267.0,11849798.0,14407176.0,16582653.0,14108628.0,18280370.0,9444990.0,17465492.0,12230222.0,14927575.0,15896605.0,15578875.0,11972533.0,9797134.0,10548356.0,13393242.0,12720091.0,11875466.0,11710234.0,19880172.0,11598175.0,10539637.0,15175966.0,12422034.0,14625480.0,9663037.0,12314371.0,17176266.0,16664494.0,17591406.0,13589260.0,16484145.0,9586017.0,17904128.0,9004582.0,12500575.0,15361911.0,15686215.0,11069421.0,16926154.0,11444003.0,19838518.0,19701492.0,13418607.0,13593890.0,17349308.0,11338150.0,7302307.5,17400080.0,16249119.0,9367620.0,14919256.0,11277772.0,12360135.0,13006402.0,23275230.0,13262085.0,13616705.0,9458116.0,10899180.0,13300777.0,11491153.0,};
 8016bd4:	494d      	ldr	r1, [pc, #308]	; (8016d0c <invoke+0x17a4>)
 8016bd6:	f50d 606a 	add.w	r0, sp, #3744	; 0xea0
 8016bda:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016bde:	f012 f8be 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[35112];//gradients
for(int i = 0; i < 160; i++) v14_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_2_bias_QAS[i]);
 8016be2:	4b4b      	ldr	r3, [pc, #300]	; (8016d10 <invoke+0x17a8>)
fptr = (float*)&buffer0[35112];//gradients
 8016be4:	f8cb 7000 	str.w	r7, [fp]
 8016be8:	f50d 606a 	add.w	r0, sp, #3744	; 0xea0
 8016bec:	6819      	ldr	r1, [r3, #0]
 8016bee:	4647      	mov	r7, r8
for(int i = 0; i < 160; i++) v14_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_2_bias_QAS[i]);
 8016bf0:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8016cdc <invoke+0x1774>
 8016bf4:	3904      	subs	r1, #4
 8016bf6:	ecb7 7a01 	vldmia	r7!, {s14}
 8016bfa:	ecf0 7a01 	vldmia	r0!, {s15}
 8016bfe:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8016c02:	42be      	cmp	r6, r7
 8016c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016c10:	ee17 3a90 	vmov	r3, s15
 8016c14:	eba2 0303 	sub.w	r3, r2, r3
 8016c18:	600b      	str	r3, [r1, #0]
 8016c1a:	d1ec      	bne.n	8016bf6 <invoke+0x168e>
/* layer 75:GROUP_CONV */
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 8016c1c:	4b3d      	ldr	r3, [pc, #244]	; (8016d14 <invoke+0x17ac>)
 8016c1e:	2601      	movs	r6, #1
 8016c20:	4a31      	ldr	r2, [pc, #196]	; (8016ce8 <invoke+0x1780>)
 8016c22:	27a0      	movs	r7, #160	; 0xa0
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
 8016c24:	f8df e108 	ldr.w	lr, [pc, #264]	; 8016d30 <invoke+0x17c8>
 8016c28:	f10d 0cf8 	add.w	ip, sp, #248	; 0xf8
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 8016c2c:	6811      	ldr	r1, [r2, #0]
 8016c2e:	f04f 0800 	mov.w	r8, #0
 8016c32:	681a      	ldr	r2, [r3, #0]
 8016c34:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8016c38:	9102      	str	r1, [sp, #8]
 8016c3a:	9200      	str	r2, [sp, #0]
 8016c3c:	9305      	str	r3, [sp, #20]
 8016c3e:	9406      	str	r4, [sp, #24]
 8016c40:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8016c44:	f8cd 8004 	str.w	r8, [sp, #4]
 8016c48:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8016d18 <invoke+0x17b0>
 8016c4c:	eddf 0a24 	vldr	s1, [pc, #144]	; 8016ce0 <invoke+0x1778>
 8016c50:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8016ce4 <invoke+0x177c>
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
 8016c54:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 8016c58:	e9cd 6707 	strd	r6, r7, [sp, #28]
 8016c5c:	e9cd 6603 	strd	r6, r6, [sp, #12]
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
 8016c60:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016c64:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016c68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016c6c:	e89e 0003 	ldmia.w	lr, {r0, r1}
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 8016c70:	4632      	mov	r2, r6
 8016c72:	463b      	mov	r3, r7
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
 8016c74:	e88c 0003 	stmia.w	ip, {r0, r1}
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 8016c78:	4631      	mov	r1, r6
 8016c7a:	4828      	ldr	r0, [pc, #160]	; (8016d1c <invoke+0x17b4>)
 8016c7c:	f007 fb2c 	bl	801e2d8 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace>
/* layer 76:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[71456],4,4,160,(q7_t*)v14_conv_2_weight,NULL,(float*)&buffer0[34592],4,4,576,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016c80:	4b27      	ldr	r3, [pc, #156]	; (8016d20 <invoke+0x17b8>)
 8016c82:	2004      	movs	r0, #4
 8016c84:	f44f 7e10 	mov.w	lr, #576	; 0x240
 8016c88:	681b      	ldr	r3, [r3, #0]
 8016c8a:	9607      	str	r6, [sp, #28]
 8016c8c:	4602      	mov	r2, r0
 8016c8e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016c90:	4601      	mov	r1, r0
 8016c92:	9300      	str	r3, [sp, #0]
 8016c94:	463b      	mov	r3, r7
 8016c96:	9602      	str	r6, [sp, #8]
 8016c98:	9003      	str	r0, [sp, #12]
 8016c9a:	eddf 0a11 	vldr	s1, [pc, #68]	; 8016ce0 <invoke+0x1778>
 8016c9e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8016ce4 <invoke+0x177c>
 8016ca2:	f8cd 8004 	str.w	r8, [sp, #4]
 8016ca6:	9406      	str	r4, [sp, #24]
 8016ca8:	e9cd 0e04 	strd	r0, lr, [sp, #16]
 8016cac:	4816      	ldr	r0, [pc, #88]	; (8016d08 <invoke+0x17a0>)
 8016cae:	f008 f8d3 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 77:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[33440],9216,(float*)&buffer0[34592]);
 8016cb2:	4a1a      	ldr	r2, [pc, #104]	; (8016d1c <invoke+0x17b4>)
 8016cb4:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8016cb8:	f5a2 6090 	sub.w	r0, r2, #1152	; 0x480
/* layer 78:MUL */
fptr = &buffer0[34592];
fptr2 = scales40;
 8016cbc:	4616      	mov	r6, r2
 8016cbe:	921d      	str	r2, [sp, #116]	; 0x74
where_zeros_inplace_bit((bool*)&buffer0[33440],9216,(float*)&buffer0[34592]);
 8016cc0:	f00c fc84 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales40;
 8016cc4:	4a17      	ldr	r2, [pc, #92]	; (8016d24 <invoke+0x17bc>)
 8016cc6:	4630      	mov	r0, r6
 8016cc8:	4b0b      	ldr	r3, [pc, #44]	; (8016cf8 <invoke+0x1790>)
 8016cca:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8016cce:	601a      	str	r2, [r3, #0]
 8016cd0:	4602      	mov	r2, r0
 8016cd2:	4b14      	ldr	r3, [pc, #80]	; (8016d24 <invoke+0x17bc>)
 8016cd4:	e02e      	b.n	8016d34 <invoke+0x17cc>
 8016cd6:	bf00      	nop
 8016cd8:	20004e5c 	.word	0x20004e5c
 8016cdc:	39d1b717 	.word	0x39d1b717
 8016ce0:	7f7fffff 	.word	0x7f7fffff
 8016ce4:	ff7fffff 	.word	0xff7fffff
 8016ce8:	20004e60 	.word	0x20004e60
 8016cec:	3d800000 	.word	0x3d800000
 8016cf0:	200182e4 	.word	0x200182e4
 8016cf4:	20015864 	.word	0x20015864
 8016cf8:	2003cfc8 	.word	0x2003cfc8
 8016cfc:	2003cfd4 	.word	0x2003cfd4
 8016d00:	200156fc 	.word	0x200156fc
 8016d04:	080476d8 	.word	0x080476d8
 8016d08:	2001e65c 	.word	0x2001e65c
 8016d0c:	0802c538 	.word	0x0802c538
 8016d10:	20004e54 	.word	0x20004e54
 8016d14:	2000840c 	.word	0x2000840c
 8016d18:	3a51b717 	.word	0x3a51b717
 8016d1c:	2001565c 	.word	0x2001565c
 8016d20:	20004e58 	.word	0x20004e58
 8016d24:	08046dd8 	.word	0x08046dd8
 8016d28:	0802c510 	.word	0x0802c510
 8016d2c:	20020e5c 	.word	0x20020e5c
 8016d30:	0802c7b8 	.word	0x0802c7b8
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8016d34:	ecb3 7a01 	vldmia	r3!, {s14}
 8016d38:	edd2 7a00 	vldr	s15, [r2]
 8016d3c:	428b      	cmp	r3, r1
 8016d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d42:	ece2 7a01 	vstmia	r2!, {s15}
 8016d46:	d1f5      	bne.n	8016d34 <invoke+0x17cc>
 8016d48:	f500 6010 	add.w	r0, r0, #2304	; 0x900
for(int hw = 0; hw < 16; hw++){
 8016d4c:	42a8      	cmp	r0, r5
 8016d4e:	d1bf      	bne.n	8016cd0 <invoke+0x1768>
}
/* layer 79:SUM */
sum_4D_exclude((float*)&buffer0[34592],1,4,4,576,3,(float*)&buffer0[71456]);
 8016d50:	2304      	movs	r3, #4
 8016d52:	2203      	movs	r2, #3
 8016d54:	f44f 7010 	mov.w	r0, #576	; 0x240
 8016d58:	9502      	str	r5, [sp, #8]
 8016d5a:	9201      	str	r2, [sp, #4]
 8016d5c:	2101      	movs	r1, #1
 8016d5e:	461a      	mov	r2, r3
 8016d60:	9000      	str	r0, [sp, #0]
 8016d62:	f5a5 4010 	sub.w	r0, r5, #36864	; 0x9000
 8016d66:	f8cb 5000 	str.w	r5, [fp]
 8016d6a:	f00b f95d 	bl	8022028 <sum_4D_exclude>
/* layer 80:BIAS_UPDATE */
const float v14_conv_1_bias_QAS[576] = {654677250.0,56907796.0,28639336.0,35434564.0,41620364.0,670483260.0,99952424.0,46708484.0,65207204.0,77129590.0,86876216.0,26197844.0,51814240.0,37802844.0,56369708.0,80488216.0,496990340.0,103415900.0,52359292.0,117645930.0,36162868.0,66714136.0,41964964.0,70289260.0,141463520.0,35091620.0,292941020.0,319235940.0,149274560.0,31588280.0,58581532.0,30769990.0,94868030.0,1084318700.0,120959870.0,55601030.0,26995596.0,58911108.0,58494684.0,73105710.0,52481680.0,95490550.0,549109250.0,78954710.0,35137028.0,59012830.0,289998900.0,29434386.0,51404452.0,81299550.0,49754300.0,21620110.0,32478784.0,131605530.0,107687110.0,59945176.0,63924004.0,54849904.0,63493092.0,45972916.0,70220950.0,103747230.0,47871584.0,62248656.0,275410370.0,24195816.0,26073014.0,254556940.0,80991980.0,96683720.0,42729896.0,213654620.0,80830030.0,322784220.0,553329100.0,46875692.0,422841380.0,63145850.0,47938756.0,72988320.0,58928640.0,50203988.0,44146424.0,120659020.0,69507544.0,13374964.0,240567940.0,18266646.0,54699344.0,57096424.0,552308540.0,84762350.0,242749870.0,319167500.0,71150340.0,31884426.0,66255364.0,85494536.0,66699116.0,36679252.0,44997460.0,180317470.0,87871224.0,41108684.0,531991520.0,34514850.0,96381270.0,69300616.0,57619676.0,43981004.0,289805760.0,19124140.0,107008740.0,344962750.0,72299440.0,580689100.0,209671490.0,33476972.0,61112460.0,50215950.0,68393176.0,52556184.0,124962520.0,44188224.0,54853452.0,48236770.0,58527270.0,71695250.0,174800380.0,73951940.0,20854050.0,23348352.0,78900630.0,15238067.0,68789464.0,96828620.0,279096060.0,100488270.0,67073372.0,58398588.0,132698136.0,62893096.0,586947800.0,128614300.0,382380770.0,52745670.0,27297846.0,295490000.0,171373980.0,166499040.0,228337550.0,111371580.0,67201010.0,46145636.0,71408990.0,45095148.0,19798874.0,76104970.0,47009500.0,108986410.0,71923400.0,391806720.0,50333988.0,101243990.0,70909430.0,31091898.0,57822284.0,351701800.0,64377884.0,108605920.0,132598290.0,65642250.0,29381194.0,26002788.0,560494500.0,222602530.0,73611160.0,64367284.0,102444700.0,105854720.0,91623460.0,584034200.0,40446036.0,88276990.0,589991400.0,80158650.0,66977012.0,127081304.0,50682140.0,97636456.0,174896960.0,37453344.0,16513916.0,52115344.0,54673972.0,284836600.0,69556504.0,114206056.0,104500710.0,43250244.0,52804620.0,46978070.0,43776224.0,76813900.0,77624424.0,498489570.0,58108268.0,65040160.0,234663680.0,47201516.0,52909956.0,58724840.0,333171140.0,47209908.0,70600750.0,441201400.0,61439932.0,93082650.0,220306510.0,234074530.0,56594264.0,702751700.0,125412504.0,248965900.0,232523090.0,17991080.0,346721060.0,63789436.0,503435740.0,241199520.0,80868664.0,209974930.0,47489420.0,68403180.0,73742520.0,86631710.0,54824900.0,292945340.0,74857430.0,25703130.0,84739330.0,39290590.0,303463550.0,45986228.0,81848770.0,53310760.0,54298540.0,30542152.0,106303380.0,87395580.0,287210020.0,49321840.0,39647710.0,18478792.0,59350676.0,35629800.0,484234340.0,48085950.0,16154992.0,404483400.0,615795100.0,78496264.0,73261360.0,61674108.0,26099064.0,699598200.0,38941500.0,64231510.0,60505180.0,64973576.0,70256390.0,70861230.0,51139610.0,32120648.0,62785516.0,43137724.0,51929396.0,368455740.0,201290560.0,82584390.0,81244980.0,62516724.0,74438950.0,64338556.0,80612080.0,54837100.0,15520916.0,39409464.0,80629010.0,114839130.0,34846412.0,201007310.0,65928788.0,42773108.0,131007010.0,170778990.0,65153372.0,74664136.0,88584860.0,359521200.0,237987870.0,794981400.0,43835344.0,48056710.0,54212630.0,224232620.0,142729860.0,45310160.0,60274170.0,61516890.0,100241690.0,214157500.0,174766220.0,18965498.0,976528500.0,125968050.0,48190196.0,68159544.0,90855440.0,80148870.0,25554136.0,90372420.0,44151196.0,142363860.0,99211896.0,159560720.0,61584640.0,44390890.0,62563260.0,739954200.0,250580800.0,83113890.0,215827520.0,69334890.0,39331624.0,63023030.0,49171260.0,96203420.0,15227498.0,46266300.0,103972744.0,63911150.0,58022224.0,65204764.0,57357650.0,102470850.0,51409000.0,18943040.0,178717700.0,23863238.0,56017300.0,126508060.0,610637200.0,572862700.0,260035950.0,88401090.0,55596428.0,537952800.0,264884660.0,88599830.0,56247860.0,85039380.0,98471000.0,43227290.0,42081484.0,236852130.0,36193100.0,55489476.0,264554350.0,67817690.0,95430696.0,65984290.0,21100126.0,416677280.0,732663800.0,64633684.0,66381230.0,46598948.0,270284860.0,29732766.0,109784184.0,54277784.0,787284800.0,72548990.0,71628000.0,98449980.0,41073880.0,40253188.0,310405020.0,66526836.0,50062824.0,398259680.0,283337060.0,39688530.0,46420836.0,278220450.0,199301380.0,61640308.0,351477630.0,51733724.0,65544252.0,91552850.0,79158580.0,74639830.0,348254750.0,32287442.0,54703772.0,66396820.0,61409970.0,477720900.0,67987610.0,258890910.0,111633100.0,367385900.0,57199184.0,40422564.0,124957060.0,42436824.0,122911460.0,32194310.0,44816732.0,21652908.0,48304724.0,620104300.0,455923460.0,65915470.0,122298800.0,108369930.0,63116344.0,51079930.0,71023740.0,50536428.0,108716120.0,69045450.0,160311230.0,61704950.0,5438406.0,45865820.0,98318760.0,97947630.0,92464410.0,266429890.0,39297060.0,361692480.0,84327330.0,52093148.0,68813580.0,62595140.0,44849070.0,69300080.0,43442304.0,598566460.0,145892500.0,178124620.0,54539664.0,104331250.0,176513900.0,89473016.0,57357950.0,77571130.0,68650960.0,275267700.0,519989540.0,76950050.0,72244020.0,50186412.0,63371010.0,675403300.0,100704300.0,58621812.0,95153496.0,335437300.0,140058380.0,82091176.0,60262028.0,79512620.0,152860740.0,44524184.0,67407224.0,33087474.0,371648420.0,33859164.0,57698550.0,83707120.0,39638400.0,192536240.0,56621800.0,70704990.0,1146847200.0,151390600.0,64262056.0,46334990.0,378402530.0,413929000.0,43777404.0,106047910.0,320401200.0,40397160.0,59336308.0,59474780.0,399783870.0,41248050.0,35563644.0,533717760.0,60820964.0,121610904.0,70730456.0,35886370.0,36166430.0,743826940.0,89319450.0,200731490.0,280399680.0,130070810.0,74413980.0,42912524.0,62994880.0,131365280.0,56617220.0,132340504.0,86821544.0,57484040.0,129530720.0,35509516.0,26503264.0,97707144.0,59481024.0,187618800.0,63759810.0,341817500.0,55760372.0,340905150.0,298305280.0,29314520.0,63348276.0,206844780.0,37981620.0,104377210.0,208315120.0,65593612.0,85215460.0,66000492.0,189495310.0,112676800.0,68011340.0,283621600.0,53067724.0,83703340.0,39738884.0,102314980.0,34048096.0,56217644.0,109366650.0,71244810.0,67235336.0,68341896.0,15974653.0,66683380.0,293023680.0,67268040.0,55150110.0,28825000.0,81498376.0,59237252.0,299566400.0,80850824.0,44838536.0,45711468.0,62308544.0,84774080.0,76161624.0,33728570.0,35460708.0,48520600.0,89148140.0,54691024.0,};
 8016d6e:	f643 70e0 	movw	r0, #16352	; 0x3fe0
 8016d72:	49c9      	ldr	r1, [pc, #804]	; (8017098 <invoke+0x1b30>)
 8016d74:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8016d78:	4468      	add	r0, sp
 8016d7a:	4fc8      	ldr	r7, [pc, #800]	; (801709c <invoke+0x1b34>)
 8016d7c:	f011 ffef 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[71456];//gradients
for(int i = 0; i < 576; i++) v14_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_1_bias_QAS[i]);
 8016d80:	4bc7      	ldr	r3, [pc, #796]	; (80170a0 <invoke+0x1b38>)
 8016d82:	f643 76e0 	movw	r6, #16352	; 0x3fe0
 8016d86:	46a9      	mov	r9, r5
 8016d88:	6819      	ldr	r1, [r3, #0]
 8016d8a:	4628      	mov	r0, r5
 8016d8c:	4bc5      	ldr	r3, [pc, #788]	; (80170a4 <invoke+0x1b3c>)
 8016d8e:	446e      	add	r6, sp
 8016d90:	eddf 6ac5 	vldr	s13, [pc, #788]	; 80170a8 <invoke+0x1b40>
 8016d94:	3904      	subs	r1, #4
 8016d96:	441f      	add	r7, r3
fptr = (float*)&buffer0[71456];//gradients
 8016d98:	f8cb 5000 	str.w	r5, [fp]
for(int i = 0; i < 576; i++) v14_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_1_bias_QAS[i]);
 8016d9c:	ecb0 7a01 	vldmia	r0!, {s14}
 8016da0:	ecf6 7a01 	vldmia	r6!, {s15}
 8016da4:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8016da8:	42b8      	cmp	r0, r7
 8016daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016dae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016db2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016db6:	ee17 3a90 	vmov	r3, s15
 8016dba:	eba2 0303 	sub.w	r3, r2, r3
 8016dbe:	600b      	str	r3, [r1, #0]
 8016dc0:	d1ec      	bne.n	8016d9c <invoke+0x1834>
/* layer 81:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[34592],4,4,576,v14_conv_1_weight,NULL,(float*)&buffer0[34592],4,4,576,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8016dc2:	4bba      	ldr	r3, [pc, #744]	; (80170ac <invoke+0x1b44>)
 8016dc4:	2004      	movs	r0, #4
 8016dc6:	2200      	movs	r2, #0
 8016dc8:	2101      	movs	r1, #1
 8016dca:	681b      	ldr	r3, [r3, #0]
 8016dcc:	f44f 7610 	mov.w	r6, #576	; 0x240
 8016dd0:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8016dd2:	9300      	str	r3, [sp, #0]
 8016dd4:	4633      	mov	r3, r6
 8016dd6:	9208      	str	r2, [sp, #32]
 8016dd8:	9201      	str	r2, [sp, #4]
 8016dda:	4602      	mov	r2, r0
 8016ddc:	9107      	str	r1, [sp, #28]
 8016dde:	4601      	mov	r1, r0
 8016de0:	9003      	str	r0, [sp, #12]
 8016de2:	eddf 0ab3 	vldr	s1, [pc, #716]	; 80170b0 <invoke+0x1b48>
 8016de6:	ed9f 0ab3 	vldr	s0, [pc, #716]	; 80170b4 <invoke+0x1b4c>
 8016dea:	9406      	str	r4, [sp, #24]
 8016dec:	9702      	str	r7, [sp, #8]
 8016dee:	e9cd 0604 	strd	r0, r6, [sp, #16]
 8016df2:	48b1      	ldr	r0, [pc, #708]	; (80170b8 <invoke+0x1b50>)
 8016df4:	f00b fa14 	bl	8022220 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 82:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[32288],9216,(float*)&buffer0[34592]);
 8016df8:	4aaf      	ldr	r2, [pc, #700]	; (80170b8 <invoke+0x1b50>)
 8016dfa:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8016dfe:	f5a2 6010 	sub.w	r0, r2, #2304	; 0x900
 8016e02:	f00c fbe3 	bl	80235cc <where_zeros_inplace_bit>
/* layer 83:MUL */
fptr = &buffer0[34592];
fptr2 = scales39;
 8016e06:	4aad      	ldr	r2, [pc, #692]	; (80170bc <invoke+0x1b54>)
 8016e08:	4bad      	ldr	r3, [pc, #692]	; (80170c0 <invoke+0x1b58>)
 8016e0a:	48ab      	ldr	r0, [pc, #684]	; (80170b8 <invoke+0x1b50>)
 8016e0c:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8016e10:	601a      	str	r2, [r3, #0]
 8016e12:	4602      	mov	r2, r0
 8016e14:	4ba9      	ldr	r3, [pc, #676]	; (80170bc <invoke+0x1b54>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8016e16:	ecb3 7a01 	vldmia	r3!, {s14}
 8016e1a:	edd2 7a00 	vldr	s15, [r2]
 8016e1e:	4299      	cmp	r1, r3
 8016e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016e24:	ece2 7a01 	vstmia	r2!, {s15}
 8016e28:	d1f5      	bne.n	8016e16 <invoke+0x18ae>
 8016e2a:	f500 6010 	add.w	r0, r0, #2304	; 0x900
for(int hw = 0; hw < 16; hw++){
 8016e2e:	42a8      	cmp	r0, r5
 8016e30:	d1ef      	bne.n	8016e12 <invoke+0x18aa>
}
/* layer 84:SUM */
sum_4D_exclude((float*)&buffer0[34592],1,4,4,576,3,(float*)&buffer0[32288]);
 8016e32:	2304      	movs	r3, #4
 8016e34:	2203      	movs	r2, #3
 8016e36:	f44f 7010 	mov.w	r0, #576	; 0x240
 8016e3a:	49a2      	ldr	r1, [pc, #648]	; (80170c4 <invoke+0x1b5c>)
 8016e3c:	9201      	str	r2, [sp, #4]
 8016e3e:	461a      	mov	r2, r3
 8016e40:	9102      	str	r1, [sp, #8]
 8016e42:	2101      	movs	r1, #1
 8016e44:	9000      	str	r0, [sp, #0]
 8016e46:	f644 06e0 	movw	r6, #18656	; 0x48e0
 8016e4a:	489b      	ldr	r0, [pc, #620]	; (80170b8 <invoke+0x1b50>)
 8016e4c:	f8cb 5000 	str.w	r5, [fp]
 8016e50:	446e      	add	r6, sp
 8016e52:	f00b f8e9 	bl	8022028 <sum_4D_exclude>
/* layer 85:BIAS_UPDATE */
const float v14_conv_0_bias_QAS[576] = {709765500.0,1095124000.0,1133707000.0,815438500.0,511527780.0,1367263900.0,935322600.0,844678340.0,990682000.0,1381466900.0,1661784400.0,1016122940.0,1224061200.0,1013002750.0,428049950.0,670605060.0,589710600.0,650380160.0,557326300.0,1432191400.0,831155840.0,917173400.0,1181492500.0,880701950.0,498734750.0,560498400.0,851469200.0,2326794200.0,860911600.0,899014600.0,1542670500.0,1193208800.0,1208935700.0,1334557300.0,1723967400.0,1017743300.0,1047666560.0,803147300.0,991691650.0,1285904900.0,943131500.0,2076445000.0,568394750.0,766322900.0,1009402400.0,1752257800.0,901930900.0,1196144100.0,877986370.0,1504507600.0,1440736100.0,1676165000.0,1356689400.0,1116655700.0,796375200.0,975324400.0,900250560.0,1693932000.0,1119845900.0,1277458300.0,1268598400.0,940435260.0,1058945800.0,1202319900.0,803017150.0,1553228700.0,1649039600.0,592482560.0,1543578800.0,2043024000.0,590441800.0,583050940.0,981700800.0,1877846700.0,862232060.0,1199681000.0,587289500.0,910118660.0,1029848770.0,582502100.0,1141456000.0,830896300.0,966474200.0,1600403100.0,1206793700.0,1261174000.0,645275650.0,627599940.0,828432260.0,705586100.0,997754900.0,1288693800.0,1377384700.0,954810940.0,802859500.0,786782100.0,1292652800.0,888381100.0,791653700.0,966741100.0,1359114100.0,1421973500.0,1713822800.0,1807880400.0,755974500.0,921512960.0,1034368400.0,909598600.0,1138169200.0,875483500.0,744147100.0,547103700.0,1126018000.0,751019200.0,2665237200.0,402269400.0,1124923800.0,1253719600.0,795353200.0,800949570.0,707095200.0,1632616800.0,880725500.0,1502117000.0,1478159600.0,1059249300.0,618686000.0,1267334700.0,1343037000.0,998627700.0,1103230500.0,606646800.0,1502279000.0,1081737100.0,1499061500.0,793925950.0,1354904600.0,1395839200.0,704076700.0,778446140.0,996775040.0,842334500.0,677417000.0,1322773200.0,764164700.0,717671040.0,983127550.0,1306062000.0,1398581400.0,2267852300.0,913928640.0,765004600.0,1039427460.0,895914430.0,1201822600.0,793640200.0,485753660.0,1458245500.0,1148978400.0,1249098500.0,1240560500.0,529751800.0,810625860.0,729382600.0,1876112100.0,2655239700.0,1317100200.0,755093800.0,1626249900.0,1355298300.0,464236320.0,1248849700.0,658562750.0,988066940.0,1037217540.0,1402158800.0,891950200.0,1141235700.0,768246660.0,1105301000.0,544895100.0,1038515900.0,1569874700.0,1374045300.0,1365792100.0,707770240.0,857808960.0,1733172200.0,1274738000.0,791595900.0,1094738600.0,969909570.0,1335364000.0,889775400.0,1279947900.0,904945860.0,1355467600.0,1272010000.0,395509000.0,1186386000.0,1511950000.0,1125813000.0,1361319700.0,1315675600.0,667403800.0,1006691100.0,950591700.0,1222079100.0,882939900.0,998370300.0,879234940.0,1526667600.0,1133747100.0,1795115800.0,618088060.0,430757400.0,1056906100.0,742673700.0,820676900.0,829036160.0,1062813800.0,801857300.0,1524490900.0,1130863500.0,1553224600.0,1208842600.0,784218900.0,1458397600.0,1026584770.0,1671973600.0,1103741700.0,1380621700.0,1504777500.0,817890500.0,790377400.0,1468335600.0,1475093200.0,1956903600.0,1723930900.0,1065083900.0,577031500.0,624219200.0,691416260.0,1004647300.0,1522902800.0,697993150.0,1398376100.0,1668307600.0,1218290300.0,675446700.0,473089950.0,1260903400.0,1296227600.0,1017332350.0,1079602200.0,1728847600.0,761102600.0,904108600.0,960484350.0,1028917000.0,1110003300.0,917011600.0,946854460.0,932012200.0,781880200.0,741687500.0,1114406500.0,1167860900.0,1219633900.0,1201702300.0,671067500.0,1208231000.0,568765500.0,859809900.0,1056809400.0,1332625300.0,554227700.0,1579453000.0,720678100.0,1096826900.0,989365570.0,1522905700.0,1355347100.0,647235800.0,919510300.0,756880300.0,527748350.0,1170371300.0,891398000.0,1319128000.0,806378000.0,1085371100.0,1114828700.0,1147039900.0,1255932800.0,805798140.0,1260319900.0,2730469600.0,1523122200.0,456933700.0,1664981600.0,329745120.0,768808800.0,1698862800.0,1368207100.0,1259227900.0,1135502700.0,533421220.0,875108740.0,1315042000.0,1610768400.0,552992100.0,2074859600.0,728770100.0,704792770.0,1323453200.0,2092041300.0,478484740.0,1627354200.0,856432260.0,800860540.0,1426148700.0,936139900.0,866274940.0,836225900.0,1476864400.0,909409200.0,1340054300.0,659692300.0,497744450.0,1056237250.0,1164675500.0,1281789600.0,850571260.0,1570496100.0,770182600.0,826975700.0,771177000.0,1582711000.0,727766400.0,1845083400.0,2280922000.0,694984450.0,614463200.0,938864700.0,1484511500.0,1076206100.0,974194750.0,1146216300.0,977081800.0,1988339000.0,1142222100.0,514207940.0,1580486700.0,1007209340.0,848592900.0,908745800.0,505462500.0,1365757600.0,1429319000.0,1159292800.0,841443100.0,1222609900.0,583328000.0,1434691500.0,1124150800.0,1118268800.0,1495555500.0,496960060.0,1468733400.0,511777800.0,1266581400.0,924647400.0,848324200.0,1468851600.0,1693428200.0,302855500.0,1029968100.0,1182835000.0,1188315300.0,859590700.0,1038217000.0,460949820.0,931617600.0,1218704900.0,1332053200.0,968419650.0,961760450.0,974512450.0,956192450.0,1257385000.0,591231740.0,662804740.0,1519281400.0,802349060.0,655362240.0,770534000.0,838000450.0,785072200.0,936890000.0,1308171600.0,1099153900.0,1704177200.0,1115482200.0,866558700.0,1682019800.0,1578424300.0,2326447600.0,870230600.0,1198532700.0,973222660.0,832662340.0,345076380.0,1247841200.0,841159100.0,1356277100.0,1057226200.0,980127800.0,1835405400.0,903260200.0,1724645600.0,1053157900.0,1269480600.0,995525760.0,968609150.0,1345127200.0,922574400.0,1351952100.0,1592046100.0,1140705300.0,902511000.0,706637100.0,670551230.0,977607600.0,753510800.0,1286277600.0,1372853100.0,560120770.0,1319472400.0,372056640.0,1182992600.0,671349950.0,600612900.0,1720631800.0,1004348160.0,1812159500.0,1290155900.0,765228300.0,1290548100.0,1053504000.0,2210465800.0,571374850.0,1130181000.0,1189527800.0,2101162000.0,1014256400.0,959216500.0,672499260.0,938408960.0,1661429600.0,954882560.0,708066940.0,1170326500.0,686253060.0,1436656300.0,2456641500.0,653572540.0,902271740.0,1455706800.0,1438566700.0,1223845800.0,639383200.0,1000602100.0,968534800.0,916141300.0,720094850.0,1080491900.0,802088450.0,660013950.0,1354206000.0,1555291400.0,680623170.0,893461950.0,2420506400.0,2187462700.0,2141534300.0,1374263000.0,791174900.0,468521060.0,1192926600.0,1607688700.0,891179500.0,832951360.0,1184124500.0,1435509000.0,1180843000.0,1220177400.0,768656100.0,1036418370.0,1392252000.0,682545500.0,788558900.0,803753400.0,1047760060.0,1255842000.0,1787099300.0,1008697100.0,1280515300.0,773963260.0,1449254000.0,1279767400.0,1202323600.0,641619000.0,1070403260.0,870887500.0,1194177000.0,782379140.0,927551170.0,902481400.0,2463644200.0,1756292200.0,633898560.0,1542372500.0,1121136800.0,1055708600.0,795748900.0,1110882000.0,1305546900.0,837518500.0,725063360.0,888921860.0,1204967200.0,1227687200.0,1083948500.0,743211970.0,786811500.0,679662800.0,1071571400.0,1100937000.0,1137544700.0,1230878700.0,652873100.0,503117630.0,1067040900.0,1052204540.0,556872400.0,984733600.0,755281150.0,1200749400.0,1399731300.0,804894700.0,1933307500.0,948895400.0,692623740.0,612503300.0,709957060.0,1121045600.0,2337875500.0,627245000.0,526102820.0,850095170.0,1337719700.0,1122795000.0,613296400.0,310497730.0,1546923300.0,1554380000.0,1416566100.0,1378671700.0,1216238000.0,1961352200.0,624456700.0,639845760.0,847553000.0,670097000.0,1434944900.0,};
 8016e56:	f644 00e0 	movw	r0, #18656	; 0x48e0
 8016e5a:	499b      	ldr	r1, [pc, #620]	; (80170c8 <invoke+0x1b60>)
 8016e5c:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8016e60:	4468      	add	r0, sp
 8016e62:	f011 ff7c 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[32288];//gradients
for(int i = 0; i < 576; i++) v14_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_0_bias_QAS[i]);
 8016e66:	4b99      	ldr	r3, [pc, #612]	; (80170cc <invoke+0x1b64>)
 8016e68:	4896      	ldr	r0, [pc, #600]	; (80170c4 <invoke+0x1b5c>)
 8016e6a:	6819      	ldr	r1, [r3, #0]
 8016e6c:	f500 6710 	add.w	r7, r0, #2304	; 0x900
 8016e70:	eddf 6a8d 	vldr	s13, [pc, #564]	; 80170a8 <invoke+0x1b40>
 8016e74:	3904      	subs	r1, #4
fptr = (float*)&buffer0[32288];//gradients
 8016e76:	f8cb 0000 	str.w	r0, [fp]
for(int i = 0; i < 576; i++) v14_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_0_bias_QAS[i]);
 8016e7a:	ecb0 7a01 	vldmia	r0!, {s14}
 8016e7e:	ecf6 7a01 	vldmia	r6!, {s15}
 8016e82:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8016e86:	42b8      	cmp	r0, r7
 8016e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016e8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016e94:	ee17 3a90 	vmov	r3, s15
 8016e98:	eba2 0303 	sub.w	r3, r2, r3
 8016e9c:	600b      	str	r3, [r1, #0]
 8016e9e:	d1ec      	bne.n	8016e7a <invoke+0x1912>
/* layer 86:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[34592],4,4,576,(q7_t*)v14_conv_0_weight,NULL,(float*)&buffer0[71456],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016ea0:	2004      	movs	r0, #4
 8016ea2:	2660      	movs	r6, #96	; 0x60
 8016ea4:	4b8a      	ldr	r3, [pc, #552]	; (80170d0 <invoke+0x1b68>)
 8016ea6:	f04f 0c00 	mov.w	ip, #0
 8016eaa:	4602      	mov	r2, r0
 8016eac:	4601      	mov	r1, r0
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	2701      	movs	r7, #1
 8016eb2:	9003      	str	r0, [sp, #12]
 8016eb4:	9502      	str	r5, [sp, #8]
 8016eb6:	9300      	str	r3, [sp, #0]
 8016eb8:	f44f 7310 	mov.w	r3, #576	; 0x240
 8016ebc:	9707      	str	r7, [sp, #28]
 8016ebe:	f8cd c004 	str.w	ip, [sp, #4]
 8016ec2:	eddf 0a7b 	vldr	s1, [pc, #492]	; 80170b0 <invoke+0x1b48>
 8016ec6:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 80170b4 <invoke+0x1b4c>
 8016eca:	9406      	str	r4, [sp, #24]
 8016ecc:	e9cd 0604 	strd	r0, r6, [sp, #16]
 8016ed0:	4879      	ldr	r0, [pc, #484]	; (80170b8 <invoke+0x1b50>)
 8016ed2:	f5a0 6870 	sub.w	r8, r0, #3840	; 0xf00
 8016ed6:	f007 ffbf 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 87:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[30752],1536,(float*)&buffer0[71456]);
 8016eda:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8016ede:	f508 421f 	add.w	r2, r8, #40704	; 0x9f00
 8016ee2:	f508 5ac0 	add.w	sl, r8, #6144	; 0x1800
 8016ee6:	4645      	mov	r5, r8
 8016ee8:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8016eec:	f5a2 401f 	sub.w	r0, r2, #40704	; 0x9f00
 8016ef0:	f00c fb6c 	bl	80235cc <where_zeros_inplace_bit>
/* layer 88:DIV */
fptr3 = (float*)&buffer0[30752]; fptr2 = (float*)&buffer0[71456];
for(int i = 0; i < 1536; i++) *fptr3++ = *fptr2++ / 0.044030919671058655;
 8016ef4:	a766      	add	r7, pc, #408	; (adr r7, 8017090 <invoke+0x1b28>)
 8016ef6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8016efa:	f859 0b04 	ldr.w	r0, [r9], #4
 8016efe:	f7f0 f8bd 	bl	800707c <__aeabi_f2d>
 8016f02:	4632      	mov	r2, r6
 8016f04:	463b      	mov	r3, r7
 8016f06:	f7f0 f911 	bl	800712c <__aeabi_dmul>
 8016f0a:	f7f0 fbe7 	bl	80076dc <__aeabi_d2f>
 8016f0e:	f845 0b04 	str.w	r0, [r5], #4
 8016f12:	45aa      	cmp	sl, r5
 8016f14:	d1f1      	bne.n	8016efa <invoke+0x1992>
/* layer 89:MUL */
fptr = (float*)&buffer0[30752];fptr3 = (float*)&buffer0[55136];for(int i = 0; i < 1536; i++) fptr3[i] = 0.032814495265483856 * fptr[i];
 8016f16:	4a6f      	ldr	r2, [pc, #444]	; (80170d4 <invoke+0x1b6c>)
 8016f18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016f1a:	486f      	ldr	r0, [pc, #444]	; (80170d8 <invoke+0x1b70>)
 8016f1c:	4692      	mov	sl, r2
 8016f1e:	496f      	ldr	r1, [pc, #444]	; (80170dc <invoke+0x1b74>)
 8016f20:	4616      	mov	r6, r2
 8016f22:	f8cb 3000 	str.w	r3, [fp]
 8016f26:	4613      	mov	r3, r2
 8016f28:	6002      	str	r2, [r0, #0]
 8016f2a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80170e0 <invoke+0x1b78>
 8016f2e:	4a64      	ldr	r2, [pc, #400]	; (80170c0 <invoke+0x1b58>)
 8016f30:	6011      	str	r1, [r2, #0]
 8016f32:	ecf8 7a01 	vldmia	r8!, {s15}
 8016f36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016f3a:	45a8      	cmp	r8, r5
 8016f3c:	ece3 7a01 	vstmia	r3!, {s15}
 8016f40:	d1f7      	bne.n	8016f32 <invoke+0x19ca>
/* layer 90:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[30560],1536,(float*)&buffer0[55136]);
 8016f42:	4a64      	ldr	r2, [pc, #400]	; (80170d4 <invoke+0x1b6c>)
 8016f44:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8016f48:	f5a2 40c0 	sub.w	r0, r2, #24576	; 0x6000
 8016f4c:	f00c fb3e 	bl	80235cc <where_zeros_inplace_bit>
/* layer 91:MUL */
fptr = &buffer0[55136];
fptr2 = scales38;
 8016f50:	4a64      	ldr	r2, [pc, #400]	; (80170e4 <invoke+0x1b7c>)
 8016f52:	4b5b      	ldr	r3, [pc, #364]	; (80170c0 <invoke+0x1b58>)
 8016f54:	485f      	ldr	r0, [pc, #380]	; (80170d4 <invoke+0x1b6c>)
 8016f56:	f502 71c0 	add.w	r1, r2, #384	; 0x180
 8016f5a:	601a      	str	r2, [r3, #0]
 8016f5c:	4602      	mov	r2, r0
 8016f5e:	4b61      	ldr	r3, [pc, #388]	; (80170e4 <invoke+0x1b7c>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8016f60:	ecb3 7a01 	vldmia	r3!, {s14}
 8016f64:	edd2 7a00 	vldr	s15, [r2]
 8016f68:	4299      	cmp	r1, r3
 8016f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f6e:	ece2 7a01 	vstmia	r2!, {s15}
 8016f72:	d1f5      	bne.n	8016f60 <invoke+0x19f8>
 8016f74:	f500 70c0 	add.w	r0, r0, #384	; 0x180
for(int hw = 0; hw < 16; hw++){
 8016f78:	4b5b      	ldr	r3, [pc, #364]	; (80170e8 <invoke+0x1b80>)
 8016f7a:	4298      	cmp	r0, r3
 8016f7c:	d1ee      	bne.n	8016f5c <invoke+0x19f4>
}
/* layer 92:SUM */
sum_4D_exclude((float*)&buffer0[55136],1,4,4,96,3,(float*)&buffer0[30560]);
 8016f7e:	2060      	movs	r0, #96	; 0x60
 8016f80:	2304      	movs	r3, #4
 8016f82:	9912      	ldr	r1, [sp, #72]	; 0x48
 8016f84:	2203      	movs	r2, #3
 8016f86:	9000      	str	r0, [sp, #0]
 8016f88:	4852      	ldr	r0, [pc, #328]	; (80170d4 <invoke+0x1b6c>)
 8016f8a:	9102      	str	r1, [sp, #8]
 8016f8c:	2101      	movs	r1, #1
 8016f8e:	f500 55c0 	add.w	r5, r0, #6144	; 0x1800
 8016f92:	9201      	str	r2, [sp, #4]
 8016f94:	461a      	mov	r2, r3
 8016f96:	f8cb 5000 	str.w	r5, [fp]
 8016f9a:	f00b f845 	bl	8022028 <sum_4D_exclude>
/* layer 93:BIAS_UPDATE */
const float v13_conv_2_bias_QAS[96] = {355876930.0,558494000.0,171505010.0,219625920.0,252224220.0,303974660.0,250815900.0,445427970.0,339608640.0,302080860.0,380221800.0,512144100.0,215463940.0,219955250.0,378082370.0,229628900.0,114224056.0,536883650.0,218712540.0,180932660.0,295388800.0,343863170.0,320962270.0,212863230.0,378079970.0,294832800.0,291525060.0,195432300.0,367240320.0,309562050.0,88026150.0,251921040.0,315553280.0,493595100.0,414583550.0,257529400.0,299791600.0,319802300.0,207819330.0,318879900.0,288209820.0,346871230.0,167362420.0,140486420.0,186923460.0,163456770.0,249238110.0,318699300.0,325383230.0,52047384.0,95620120.0,202914190.0,310612670.0,289033300.0,233746460.0,566257000.0,309147260.0,211750430.0,197801090.0,93774480.0,54541588.0,209369070.0,261716340.0,584899100.0,219669650.0,316235360.0,428031520.0,209397600.0,307910600.0,281835000.0,357124060.0,180688110.0,239177200.0,124883480.0,275977470.0,442674700.0,269128260.0,153219920.0,597601900.0,359578720.0,300028000.0,106665224.0,100305060.0,204829940.0,341734340.0,196705010.0,193376800.0,216446640.0,332725200.0,569350900.0,153075920.0,308560060.0,208734180.0,123613210.0,229790660.0,232261920.0,};
 8016f9e:	4953      	ldr	r1, [pc, #332]	; (80170ec <invoke+0x1b84>)
 8016fa0:	a8d8      	add	r0, sp, #864	; 0x360
 8016fa2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8016fa6:	f011 feda 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[30560];//gradients
for(int i = 0; i < 96; i++) v13_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_2_bias_QAS[i]);
 8016faa:	4b51      	ldr	r3, [pc, #324]	; (80170f0 <invoke+0x1b88>)
 8016fac:	f5a5 40f0 	sub.w	r0, r5, #30720	; 0x7800
 8016fb0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80170a8 <invoke+0x1b40>
 8016fb4:	6819      	ldr	r1, [r3, #0]
 8016fb6:	add8      	add	r5, sp, #864	; 0x360
fptr = (float*)&buffer0[30560];//gradients
 8016fb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016fba:	f500 77c0 	add.w	r7, r0, #384	; 0x180
 8016fbe:	3904      	subs	r1, #4
 8016fc0:	f8cb 3000 	str.w	r3, [fp]
for(int i = 0; i < 96; i++) v13_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_2_bias_QAS[i]);
 8016fc4:	ecb0 7a01 	vldmia	r0!, {s14}
 8016fc8:	ecf5 7a01 	vldmia	r5!, {s15}
 8016fcc:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8016fd0:	4287      	cmp	r7, r0
 8016fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016fd6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016fda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016fde:	ee17 3a90 	vmov	r3, s15
 8016fe2:	eba2 0303 	sub.w	r3, r2, r3
 8016fe6:	600b      	str	r3, [r1, #0]
 8016fe8:	d1ec      	bne.n	8016fc4 <invoke+0x1a5c>
/* layer 94:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[55136],4,4,96,(q7_t*)v13_conv_2_weight,NULL,(float*)&buffer0[30560],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8016fea:	4a42      	ldr	r2, [pc, #264]	; (80170f4 <invoke+0x1b8c>)
 8016fec:	2004      	movs	r0, #4
 8016fee:	2101      	movs	r1, #1
 8016ff0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8016ff4:	6812      	ldr	r2, [r2, #0]
 8016ff6:	2500      	movs	r5, #0
 8016ff8:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8016ffa:	9200      	str	r2, [sp, #0]
 8016ffc:	4602      	mov	r2, r0
 8016ffe:	9107      	str	r1, [sp, #28]
 8017000:	4601      	mov	r1, r0
 8017002:	9305      	str	r3, [sp, #20]
 8017004:	2360      	movs	r3, #96	; 0x60
 8017006:	9501      	str	r5, [sp, #4]
 8017008:	eddf 0a29 	vldr	s1, [pc, #164]	; 80170b0 <invoke+0x1b48>
 801700c:	ed9f 0a29 	vldr	s0, [pc, #164]	; 80170b4 <invoke+0x1b4c>
 8017010:	9406      	str	r4, [sp, #24]
 8017012:	9702      	str	r7, [sp, #8]
 8017014:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8017018:	482e      	ldr	r0, [pc, #184]	; (80170d4 <invoke+0x1b6c>)
 801701a:	f007 ff1d 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 95:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[29792],6144,(float*)&buffer0[30560]);
 801701e:	4a36      	ldr	r2, [pc, #216]	; (80170f8 <invoke+0x1b90>)
 8017020:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8017024:	f5a2 7040 	sub.w	r0, r2, #768	; 0x300
/* layer 96:MUL */
fptr = &buffer0[30560];
fptr2 = scales37;
 8017028:	4615      	mov	r5, r2
 801702a:	9212      	str	r2, [sp, #72]	; 0x48
where_zeros_inplace_bit((bool*)&buffer0[29792],6144,(float*)&buffer0[30560]);
 801702c:	f00c face 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales37;
 8017030:	4a32      	ldr	r2, [pc, #200]	; (80170fc <invoke+0x1b94>)
 8017032:	4628      	mov	r0, r5
 8017034:	4b22      	ldr	r3, [pc, #136]	; (80170c0 <invoke+0x1b58>)
 8017036:	f502 61c0 	add.w	r1, r2, #1536	; 0x600
 801703a:	601a      	str	r2, [r3, #0]
 801703c:	4602      	mov	r2, r0
 801703e:	4b2f      	ldr	r3, [pc, #188]	; (80170fc <invoke+0x1b94>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017040:	ecb3 7a01 	vldmia	r3!, {s14}
 8017044:	edd2 7a00 	vldr	s15, [r2]
 8017048:	4299      	cmp	r1, r3
 801704a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801704e:	ece2 7a01 	vstmia	r2!, {s15}
 8017052:	d1f5      	bne.n	8017040 <invoke+0x1ad8>
 8017054:	f500 60c0 	add.w	r0, r0, #1536	; 0x600
for(int hw = 0; hw < 16; hw++){
 8017058:	42b0      	cmp	r0, r6
 801705a:	d1ef      	bne.n	801703c <invoke+0x1ad4>
}
/* layer 97:SUM */
sum_4D_exclude((float*)&buffer0[30560],1,4,4,384,3,(float*)&buffer0[55136]);
 801705c:	2304      	movs	r3, #4
 801705e:	2203      	movs	r2, #3
 8017060:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8017064:	9602      	str	r6, [sp, #8]
 8017066:	9201      	str	r2, [sp, #4]
 8017068:	2101      	movs	r1, #1
 801706a:	461a      	mov	r2, r3
 801706c:	9000      	str	r0, [sp, #0]
 801706e:	4822      	ldr	r0, [pc, #136]	; (80170f8 <invoke+0x1b90>)
 8017070:	f242 75e0 	movw	r5, #10208	; 0x27e0
 8017074:	f8cb 6000 	str.w	r6, [fp]
 8017078:	f00a ffd6 	bl	8022028 <sum_4D_exclude>
/* layer 98:BIAS_UPDATE */
const float v13_conv_1_bias_QAS[384] = {29903106.0,218695170.0,30306388.0,21724138.0,535217340.0,16003526.0,32152158.0,187248000.0,11008200.0,10799484.0,33226112.0,25116114.0,13621018.0,88510960.0,216415630.0,36400264.0,20554932.0,85092610.0,13933570.0,40355590.0,19902466.0,162674620.0,8.514448e+20,34753044.0,36432384.0,106568250.0,21425456.0,62075030.0,56788890.0,218641630.0,62288770.0,78014410.0,38646750.0,21849236.0,10505907.0,84220616.0,165009550.0,27466204.0,27632670.0,24674206.0,243689440.0,136897330.0,64120964.0,192845090.0,33581936.0,294545250.0,19203338.0,8347400.5,44178140.0,98293650.0,46789390.0,85510260.0,115284230.0,406463070.0,47568624.0,39491936.0,1425052300.0,110039064.0,84780000.0,98775730.0,5429590.5,54328024.0,40784012.0,14251685.0,19731754.0,49599268.0,143573600.0,52199044.0,64020470.0,8.514448e+20,63777044.0,1240437900.0,23135490.0,104101800.0,37786950.0,59503050.0,32931996.0,8.514448e+20,23411048.0,28174422.0,41912440.0,1129791900.0,45772176.0,576092160.0,43555050.0,59650776.0,58871796.0,52104410.0,180291150.0,45319780.0,630081300.0,33330492.0,25461428.0,60240560.0,21556068.0,16496781.0,220467540.0,25849228.0,68962510.0,60926360.0,23426336.0,8.514448e+20,70230640.0,64390164.0,48119532.0,681097900.0,149453680.0,20411554.0,2068529.8,101910424.0,32540704.0,116077410.0,101141944.0,28197638.0,288374460.0,97656350.0,125656240.0,697916000.0,94551580.0,7238937.0,30893486.0,31146326.0,47771092.0,22109046.0,181613490.0,156987170.0,10137324.0,14380247.0,23749974.0,34948384.0,28464574.0,35196444.0,184802720.0,18045186.0,8.514448e+20,972604200.0,176434930.0,35577184.0,350785000.0,45171788.0,20368120.0,100501416.0,689966660.0,66735710.0,91060700.0,150600080.0,55002780.0,61597720.0,21528004.0,51178550.0,58461624.0,23989124.0,23032286.0,51682744.0,142413460.0,105533640.0,19441712.0,34129590.0,27312670.0,86819570.0,26903978.0,75896120.0,16438411.0,15282757.0,18410920.0,31545624.0,29712804.0,20630142.0,212912900.0,208794450.0,22804224.0,8.514448e+20,57922828.0,72065770.0,54211576.0,478728800.0,40695136.0,56643690.0,22905564.0,73612504.0,138857460.0,1020830100.0,11712604.0,29323960.0,32946764.0,32294184.0,33965812.0,44834436.0,96104920.0,44905708.0,106658530.0,52512044.0,88080680.0,100838840.0,52295196.0,84067410.0,51566480.0,22363844.0,42417760.0,19235632.0,41795750.0,2364194600.0,176797940.0,22229236.0,65894810.0,14518711.0,37160068.0,60382000.0,29139062.0,52835044.0,49179852.0,25524106.0,33450300.0,71744744.0,139331860.0,105134560.0,1343524200.0,121738936.0,66152212.0,234290320.0,91344690.0,62273204.0,28954232.0,9760435.0,117927130.0,23199580.0,34121540.0,1007458900.0,19002262.0,23868702.0,18456332.0,24511972.0,23436084.0,33889172.0,37044356.0,45994308.0,78664400.0,19103196.0,20565574.0,25134748.0,41795270.0,78745440.0,25432282.0,36809604.0,22888154.0,40720704.0,98644840.0,30299742.0,36693624.0,16980772.0,19945392.0,216585360.0,113229760.0,8.514448e+20,23825210.0,79609320.0,14199620.0,868785800.0,63508516.0,28225906.0,43626556.0,26480122.0,304683600.0,30790816.0,32378780.0,59837400.0,115109340.0,177095550.0,35438440.0,78271360.0,13395547.0,245560660.0,355709800.0,110673030.0,833379900.0,21303774.0,12327210.0,28411482.0,37121492.0,93276590.0,2403352.0,14007026.0,60998384.0,82678340.0,25447940.0,21988886.0,77557730.0,78396560.0,381440060.0,163138900.0,535285020.0,27119984.0,8.514448e+20,22378012.0,265606290.0,166443070.0,55623184.0,29839490.0,24620542.0,30222376.0,31380324.0,31162294.0,62026920.0,22052116.0,36080496.0,47588308.0,19013760.0,110051660.0,84972930.0,73442910.0,36334824.0,11475609.0,312681630.0,68187690.0,30441394.0,36119148.0,112473000.0,280030850.0,30804322.0,29880286.0,35358196.0,8.514448e+20,84218910.0,36732496.0,1307728100.0,23856358.0,165226740.0,51993308.0,8.514448e+20,31531298.0,249580770.0,39758644.0,31771484.0,34759572.0,102811704.0,23604470.0,31572148.0,47229416.0,8.514448e+20,27637554.0,57290044.0,138265900.0,42498036.0,22459320.0,24007922.0,108555000.0,39797216.0,51128264.0,17208626.0,8.514448e+20,46867080.0,66854470.0,28288860.0,16591960.0,172624800.0,43966544.0,23823556.0,8489910.0,28979696.0,107371800.0,27236328.0,31858474.0,75676580.0,31478474.0,7945755.0,36691710.0,20057414.0,50837704.0,42353784.0,8.514448e+20,145009040.0,697708700.0,45465740.0,521025920.0,37596176.0,21722252.0,60942212.0,25127978.0,710074900.0,1101367600.0,90038510.0,74934250.0,8.514448e+20,64313932.0,};
 801707c:	f242 70e0 	movw	r0, #10208	; 0x27e0
 8017080:	491f      	ldr	r1, [pc, #124]	; (8017100 <invoke+0x1b98>)
 8017082:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8017086:	4468      	add	r0, sp
 8017088:	e03c      	b.n	8017104 <invoke+0x1b9c>
 801708a:	bf00      	nop
 801708c:	f3af 8000 	nop.w
 8017090:	9c7b628f 	.word	0x9c7b628f
 8017094:	4036b618 	.word	0x4036b618
 8017098:	0802c7e0 	.word	0x0802c7e0
 801709c:	00012020 	.word	0x00012020
 80170a0:	20004e4c 	.word	0x20004e4c
 80170a4:	2000cf3c 	.word	0x2000cf3c
 80170a8:	39d1b717 	.word	0x39d1b717
 80170ac:	20004e50 	.word	0x20004e50
 80170b0:	7f7fffff 	.word	0x7f7fffff
 80170b4:	ff7fffff 	.word	0xff7fffff
 80170b8:	2001565c 	.word	0x2001565c
 80170bc:	08046458 	.word	0x08046458
 80170c0:	2003cfc8 	.word	0x2003cfc8
 80170c4:	20014d5c 	.word	0x20014d5c
 80170c8:	0802d0e0 	.word	0x0802d0e0
 80170cc:	20004e44 	.word	0x20004e44
 80170d0:	20004e48 	.word	0x20004e48
 80170d4:	2001a69c 	.word	0x2001a69c
 80170d8:	2003cfd4 	.word	0x2003cfd4
 80170dc:	2001fe5c 	.word	0x2001fe5c
 80170e0:	3d06687e 	.word	0x3d06687e
 80170e4:	080462d8 	.word	0x080462d8
 80170e8:	2001be9c 	.word	0x2001be9c
 80170ec:	0802d9e0 	.word	0x0802d9e0
 80170f0:	20004e3c 	.word	0x20004e3c
 80170f4:	20004e40 	.word	0x20004e40
 80170f8:	2001469c 	.word	0x2001469c
 80170fc:	08045cd8 	.word	0x08045cd8
 8017100:	0802db60 	.word	0x0802db60
 8017104:	4fca      	ldr	r7, [pc, #808]	; (8017430 <invoke+0x1ec8>)
 8017106:	f011 fe2a 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[55136];//gradients
for(int i = 0; i < 384; i++) v13_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_1_bias_QAS[i]);
 801710a:	4bca      	ldr	r3, [pc, #808]	; (8017434 <invoke+0x1ecc>)
 801710c:	446d      	add	r5, sp
 801710e:	f5a7 60c0 	sub.w	r0, r7, #1536	; 0x600
 8017112:	6819      	ldr	r1, [r3, #0]
 8017114:	eddf 6ac8 	vldr	s13, [pc, #800]	; 8017438 <invoke+0x1ed0>
 8017118:	3904      	subs	r1, #4
fptr = (float*)&buffer0[55136];//gradients
 801711a:	f8cb 6000 	str.w	r6, [fp]
for(int i = 0; i < 384; i++) v13_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_1_bias_QAS[i]);
 801711e:	ecb0 7a01 	vldmia	r0!, {s14}
 8017122:	ecf5 7a01 	vldmia	r5!, {s15}
 8017126:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801712a:	4287      	cmp	r7, r0
 801712c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017130:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017134:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017138:	ee17 3a90 	vmov	r3, s15
 801713c:	eba2 0303 	sub.w	r3, r2, r3
 8017140:	600b      	str	r3, [r1, #0]
 8017142:	d1ec      	bne.n	801711e <invoke+0x1bb6>
/* layer 99:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight((float*)&buffer0[30560],4,4,384,v13_conv_1_weight,NULL,(float*)&buffer0[30560],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8017144:	4bbd      	ldr	r3, [pc, #756]	; (801743c <invoke+0x1ed4>)
 8017146:	2004      	movs	r0, #4
 8017148:	2200      	movs	r2, #0
 801714a:	2101      	movs	r1, #1
 801714c:	681b      	ldr	r3, [r3, #0]
 801714e:	f44f 75c0 	mov.w	r5, #384	; 0x180
 8017152:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8017154:	9300      	str	r3, [sp, #0]
 8017156:	462b      	mov	r3, r5
 8017158:	9208      	str	r2, [sp, #32]
 801715a:	9201      	str	r2, [sp, #4]
 801715c:	4602      	mov	r2, r0
 801715e:	9107      	str	r1, [sp, #28]
 8017160:	4601      	mov	r1, r0
 8017162:	9003      	str	r0, [sp, #12]
 8017164:	eddf 0ab6 	vldr	s1, [pc, #728]	; 8017440 <invoke+0x1ed8>
 8017168:	ed9f 0ab6 	vldr	s0, [pc, #728]	; 8017444 <invoke+0x1edc>
 801716c:	9406      	str	r4, [sp, #24]
 801716e:	9702      	str	r7, [sp, #8]
 8017170:	e9cd 0504 	strd	r0, r5, [sp, #16]
 8017174:	48b4      	ldr	r0, [pc, #720]	; (8017448 <invoke+0x1ee0>)
 8017176:	f00b f9f3 	bl	8022560 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>
/* layer 100:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[29024],6144,(float*)&buffer0[30560]);
 801717a:	4ab3      	ldr	r2, [pc, #716]	; (8017448 <invoke+0x1ee0>)
 801717c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8017180:	f5a2 60c0 	sub.w	r0, r2, #1536	; 0x600
 8017184:	f00c fa22 	bl	80235cc <where_zeros_inplace_bit>
/* layer 101:MUL */
fptr = &buffer0[30560];
fptr2 = scales36;
 8017188:	4ab0      	ldr	r2, [pc, #704]	; (801744c <invoke+0x1ee4>)
 801718a:	4bb1      	ldr	r3, [pc, #708]	; (8017450 <invoke+0x1ee8>)
 801718c:	48ae      	ldr	r0, [pc, #696]	; (8017448 <invoke+0x1ee0>)
 801718e:	f502 61c0 	add.w	r1, r2, #1536	; 0x600
 8017192:	601a      	str	r2, [r3, #0]
 8017194:	4602      	mov	r2, r0
 8017196:	4bad      	ldr	r3, [pc, #692]	; (801744c <invoke+0x1ee4>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017198:	ecb3 7a01 	vldmia	r3!, {s14}
 801719c:	edd2 7a00 	vldr	s15, [r2]
 80171a0:	4299      	cmp	r1, r3
 80171a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80171a6:	ece2 7a01 	vstmia	r2!, {s15}
 80171aa:	d1f5      	bne.n	8017198 <invoke+0x1c30>
 80171ac:	f500 60c0 	add.w	r0, r0, #1536	; 0x600
for(int hw = 0; hw < 16; hw++){
 80171b0:	42b0      	cmp	r0, r6
 80171b2:	d1ef      	bne.n	8017194 <invoke+0x1c2c>
}
/* layer 102:SUM */
sum_4D_exclude((float*)&buffer0[30560],1,4,4,384,3,(float*)&buffer0[29024]);
 80171b4:	2304      	movs	r3, #4
 80171b6:	2203      	movs	r2, #3
 80171b8:	f44f 70c0 	mov.w	r0, #384	; 0x180
 80171bc:	49a5      	ldr	r1, [pc, #660]	; (8017454 <invoke+0x1eec>)
 80171be:	9201      	str	r2, [sp, #4]
 80171c0:	461a      	mov	r2, r3
 80171c2:	9102      	str	r1, [sp, #8]
 80171c4:	2101      	movs	r1, #1
 80171c6:	9000      	str	r0, [sp, #0]
 80171c8:	f642 55e0 	movw	r5, #11744	; 0x2de0
 80171cc:	489e      	ldr	r0, [pc, #632]	; (8017448 <invoke+0x1ee0>)
 80171ce:	f8cb 6000 	str.w	r6, [fp]
 80171d2:	446d      	add	r5, sp
 80171d4:	f00a ff28 	bl	8022028 <sum_4D_exclude>
/* layer 103:BIAS_UPDATE */
const float v13_conv_0_bias_QAS[384] = {6218774000.0,3655683800.0,4025783800.0,2553552400.0,1573439900.0,1095861600.0,3012372200.0,2777113900.0,761768300.0,3771176700.0,3574636000.0,8691896000.0,3036402200.0,1724976000.0,685664600.0,1073968500.0,1804135600.0,2191398100.0,1821529300.0,5283446300.0,4263397000.0,2276812500.0,6.4540545e+19,4234068000.0,1748282000.0,964335940.0,3552744400.0,1359091600.0,4323833000.0,1872564000.0,1488891500.0,3862231600.0,6268766000.0,2438708500.0,1655078900.0,3378801000.0,2838569500.0,1017552450.0,5908493300.0,3654168800.0,3148908300.0,1547238800.0,988844350.0,3815565800.0,2178253600.0,1079768700.0,3168508000.0,2190347500.0,684622340.0,1716071400.0,1310837100.0,2729751300.0,4372761000.0,1094751500.0,1885218600.0,3021010000.0,1250654800.0,763530430.0,4148253000.0,3617149700.0,1183229600.0,2562792200.0,2781286700.0,2710524700.0,1975316900.0,1297935000.0,2870464300.0,2654215000.0,3112936000.0,6.4540545e+19,1756145000.0,2001426200.0,3125140500.0,3793797600.0,1727468800.0,3925337600.0,5689981400.0,6.4540545e+19,3438579200.0,582194600.0,3111272200.0,2231951400.0,3126232600.0,1222943000.0,4747296300.0,1998135600.0,2614590700.0,2600152000.0,1791896400.0,2153195500.0,3365325300.0,5975375000.0,4788534000.0,2194499600.0,5548968000.0,3320401200.0,1427101700.0,3381228000.0,3586954200.0,1195268600.0,3247417900.0,6.4540545e+19,2153742300.0,2611620600.0,4444410000.0,4090424300.0,1524046100.0,1042931100.0,4638144000.0,4641611000.0,3583312000.0,3960049200.0,4833686500.0,3446786800.0,1081646600.0,782966340.0,1756297600.0,1948061700.0,2643361800.0,1301894500.0,1428760300.0,4288829000.0,3919010600.0,2344144600.0,919689100.0,2324802300.0,1238316800.0,1418477200.0,2283643000.0,4231538200.0,2522716700.0,5533971500.0,2962834400.0,2876232000.0,6.4540545e+19,1863885200.0,1620246300.0,5678483000.0,2110078500.0,2458661400.0,1882340200.0,786495040.0,1169366700.0,2111179400.0,3585948700.0,3423332900.0,7283285000.0,4650178600.0,2218300700.0,3173031400.0,3549933600.0,1720029400.0,5499190000.0,1270336600.0,2229560600.0,4930055000.0,2109084400.0,3369081900.0,1452618900.0,3383978000.0,2294657500.0,3072205000.0,3735657700.0,902825660.0,3094816000.0,2909646000.0,2488696600.0,1998046600.0,2408844800.0,1841184300.0,3220803300.0,6.4540545e+19,4333779500.0,3132397300.0,1364643000.0,3476246300.0,2576431400.0,3625121000.0,2080053600.0,2014506500.0,2807186200.0,2050715900.0,4277033000.0,2017156100.0,1668210300.0,1533583600.0,4565575700.0,4990597600.0,1677164400.0,2696547600.0,2567651300.0,3378558200.0,1497617200.0,2948733000.0,2861216300.0,2033264500.0,5331606500.0,3027645000.0,1566484200.0,1331578200.0,1479618600.0,904620900.0,3018522600.0,4916824000.0,1746880600.0,1856318700.0,7332025000.0,2200847400.0,3405922000.0,1213794300.0,4213964300.0,4341902300.0,1245220000.0,4376626000.0,7956229000.0,2030982000.0,2440010800.0,4072967700.0,2198071000.0,2278283800.0,1924683900.0,2201240600.0,4866540000.0,1399736400.0,2595831000.0,2117742700.0,4469250600.0,2274346800.0,1353044900.0,3117955600.0,1992863700.0,1313300400.0,2969270000.0,2770915000.0,1065277400.0,873739900.0,3889906700.0,2895561700.0,2608214000.0,2339272700.0,1831300500.0,2168545500.0,2939032000.0,3494531800.0,1346712800.0,2055590400.0,1048361800.0,3326954500.0,2906894300.0,4390433000.0,5230125600.0,2800091400.0,2892284200.0,6.4540545e+19,2299110700.0,4648113700.0,1018604900.0,365536000.0,2133898000.0,2222018600.0,2936011800.0,4279367200.0,2876851500.0,2206437600.0,2805782500.0,3802612200.0,1691852200.0,3116817200.0,2988988200.0,3470097200.0,678116200.0,1985151500.0,2660800300.0,3027061000.0,5284247600.0,1779763100.0,2385741800.0,4025605400.0,1749066900.0,2965630500.0,1691411200.0,2734037000.0,5797724700.0,3967366400.0,2732758500.0,2383597800.0,1421569800.0,4434281000.0,3909362400.0,3465807000.0,1789423400.0,5695254000.0,6.4540545e+19,1925940600.0,1215265800.0,2184526300.0,3532325400.0,2546660900.0,1066540160.0,2692514600.0,1810779600.0,1661833600.0,1745124500.0,1957702700.0,3146242300.0,2661046500.0,2856432000.0,3023174700.0,3567440400.0,2730573800.0,5689904000.0,1918862300.0,2269911800.0,1785945700.0,2749466000.0,4697850000.0,1645029100.0,2927824600.0,5085659600.0,3561831700.0,5456234500.0,6.4540545e+19,3296790300.0,4769472500.0,1904915600.0,1177256300.0,1573386200.0,1282618500.0,6.4540545e+19,2721441000.0,1333981600.0,3156787000.0,1516863100.0,2939711500.0,1823237400.0,3306214000.0,2206616000.0,2554347800.0,6.4540545e+19,3702762500.0,1360204700.0,2267084000.0,2767849700.0,4147105500.0,3619621000.0,1738791600.0,5862744000.0,2841494800.0,1243502200.0,6.4540545e+19,2759690500.0,1891875300.0,4226381800.0,2920187400.0,1999094800.0,1496611800.0,3497114000.0,2092673000.0,1781992400.0,977630700.0,1443327400.0,757286850.0,1227997800.0,1888430200.0,3479004400.0,3747829800.0,4297170400.0,4356546000.0,4411444000.0,6.4540545e+19,2125595800.0,2704379600.0,1672170900.0,3533985000.0,2002610700.0,2331888600.0,3538415000.0,1111041500.0,2146001900.0,2001717800.0,2241361400.0,1805678500.0,6.4540545e+19,4455689700.0,};
 80171d8:	f642 50e0 	movw	r0, #11744	; 0x2de0
 80171dc:	499e      	ldr	r1, [pc, #632]	; (8017458 <invoke+0x1ef0>)
 80171de:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80171e2:	4468      	add	r0, sp
 80171e4:	f011 fdbb 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[29024];//gradients
for(int i = 0; i < 384; i++) v13_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_0_bias_QAS[i]);
 80171e8:	4b9c      	ldr	r3, [pc, #624]	; (801745c <invoke+0x1ef4>)
 80171ea:	489a      	ldr	r0, [pc, #616]	; (8017454 <invoke+0x1eec>)
 80171ec:	6819      	ldr	r1, [r3, #0]
 80171ee:	f500 67c0 	add.w	r7, r0, #1536	; 0x600
 80171f2:	eddf 6a91 	vldr	s13, [pc, #580]	; 8017438 <invoke+0x1ed0>
 80171f6:	3904      	subs	r1, #4
fptr = (float*)&buffer0[29024];//gradients
 80171f8:	f8cb 0000 	str.w	r0, [fp]
for(int i = 0; i < 384; i++) v13_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_0_bias_QAS[i]);
 80171fc:	ecb0 7a01 	vldmia	r0!, {s14}
 8017200:	ecf5 7a01 	vldmia	r5!, {s15}
 8017204:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017208:	4287      	cmp	r7, r0
 801720a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801720e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017212:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017216:	ee17 3a90 	vmov	r3, s15
 801721a:	eba2 0303 	sub.w	r3, r2, r3
 801721e:	600b      	str	r3, [r1, #0]
 8017220:	d1ec      	bne.n	80171fc <invoke+0x1c94>
/* layer 104:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[30560],4,4,384,(q7_t*)v13_conv_0_weight,NULL,(float*)&buffer0[55136],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017222:	2004      	movs	r0, #4
 8017224:	2560      	movs	r5, #96	; 0x60
 8017226:	4b8e      	ldr	r3, [pc, #568]	; (8017460 <invoke+0x1ef8>)
 8017228:	f04f 0c00 	mov.w	ip, #0
 801722c:	4602      	mov	r2, r0
 801722e:	4601      	mov	r1, r0
 8017230:	681b      	ldr	r3, [r3, #0]
 8017232:	2701      	movs	r7, #1
 8017234:	9003      	str	r0, [sp, #12]
 8017236:	9602      	str	r6, [sp, #8]
 8017238:	9300      	str	r3, [sp, #0]
 801723a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801723e:	9707      	str	r7, [sp, #28]
 8017240:	f8cd c004 	str.w	ip, [sp, #4]
 8017244:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8017440 <invoke+0x1ed8>
 8017248:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 8017444 <invoke+0x1edc>
 801724c:	9406      	str	r4, [sp, #24]
 801724e:	e9cd 0504 	strd	r0, r5, [sp, #16]
 8017252:	487d      	ldr	r0, [pc, #500]	; (8017448 <invoke+0x1ee0>)
 8017254:	f5a0 6840 	sub.w	r8, r0, #3072	; 0xc00
 8017258:	f007 fdfe 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 105:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[27488],1536,(float*)&buffer0[55136]);
 801725c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8017260:	f508 42d8 	add.w	r2, r8, #27648	; 0x6c00
 8017264:	f508 59c0 	add.w	r9, r8, #6144	; 0x1800
 8017268:	4645      	mov	r5, r8
 801726a:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 801726e:	f5a2 40d8 	sub.w	r0, r2, #27648	; 0x6c00
 8017272:	f00c f9ab 	bl	80235cc <where_zeros_inplace_bit>
/* layer 106:DIV */
fptr3 = (float*)&buffer0[27488]; fptr2 = (float*)&buffer0[55136];
for(int i = 0; i < 1536; i++) *fptr3++ = *fptr2++ / 0.03161676228046417;
 8017276:	a76c      	add	r7, pc, #432	; (adr r7, 8017428 <invoke+0x1ec0>)
 8017278:	e9d7 6700 	ldrd	r6, r7, [r7]
 801727c:	f85a 0b04 	ldr.w	r0, [sl], #4
 8017280:	f7ef fefc 	bl	800707c <__aeabi_f2d>
 8017284:	4632      	mov	r2, r6
 8017286:	463b      	mov	r3, r7
 8017288:	f7ef ff50 	bl	800712c <__aeabi_dmul>
 801728c:	f7f0 fa26 	bl	80076dc <__aeabi_d2f>
 8017290:	f845 0b04 	str.w	r0, [r5], #4
 8017294:	45a9      	cmp	r9, r5
 8017296:	d1f1      	bne.n	801727c <invoke+0x1d14>
/* layer 107:MUL */
fptr = (float*)&buffer0[27488];fptr3 = (float*)&buffer0[51872];for(int i = 0; i < 1536; i++) fptr3[i] = 0.02220197580754757 * fptr[i];
 8017298:	4a72      	ldr	r2, [pc, #456]	; (8017464 <invoke+0x1efc>)
 801729a:	4b6d      	ldr	r3, [pc, #436]	; (8017450 <invoke+0x1ee8>)
 801729c:	f502 5113 	add.w	r1, r2, #9408	; 0x24c0
 80172a0:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8017468 <invoke+0x1f00>
 80172a4:	4616      	mov	r6, r2
 80172a6:	4617      	mov	r7, r2
 80172a8:	6019      	str	r1, [r3, #0]
 80172aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80172ac:	496f      	ldr	r1, [pc, #444]	; (801746c <invoke+0x1f04>)
 80172ae:	f8cb 3000 	str.w	r3, [fp]
 80172b2:	4613      	mov	r3, r2
 80172b4:	600a      	str	r2, [r1, #0]
 80172b6:	ecf8 7a01 	vldmia	r8!, {s15}
 80172ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80172be:	4545      	cmp	r5, r8
 80172c0:	ece3 7a01 	vstmia	r3!, {s15}
 80172c4:	d1f7      	bne.n	80172b6 <invoke+0x1d4e>
/* layer 108:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[27296],1536,(float*)&buffer0[51872]);
 80172c6:	4a67      	ldr	r2, [pc, #412]	; (8017464 <invoke+0x1efc>)
 80172c8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80172cc:	f5a2 40c0 	sub.w	r0, r2, #24576	; 0x6000
 80172d0:	f00c f97c 	bl	80235cc <where_zeros_inplace_bit>
/* layer 109:MUL */
fptr = &buffer0[51872];
fptr2 = scales35;
 80172d4:	4a66      	ldr	r2, [pc, #408]	; (8017470 <invoke+0x1f08>)
 80172d6:	4863      	ldr	r0, [pc, #396]	; (8017464 <invoke+0x1efc>)
 80172d8:	4b5d      	ldr	r3, [pc, #372]	; (8017450 <invoke+0x1ee8>)
 80172da:	f502 71c0 	add.w	r1, r2, #384	; 0x180
 80172de:	f500 58c0 	add.w	r8, r0, #6144	; 0x1800
 80172e2:	601a      	str	r2, [r3, #0]
 80172e4:	4602      	mov	r2, r0
 80172e6:	4b62      	ldr	r3, [pc, #392]	; (8017470 <invoke+0x1f08>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80172e8:	ecb3 7a01 	vldmia	r3!, {s14}
 80172ec:	edd2 7a00 	vldr	s15, [r2]
 80172f0:	4299      	cmp	r1, r3
 80172f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80172f6:	ece2 7a01 	vstmia	r2!, {s15}
 80172fa:	d1f5      	bne.n	80172e8 <invoke+0x1d80>
 80172fc:	f500 70c0 	add.w	r0, r0, #384	; 0x180
for(int hw = 0; hw < 16; hw++){
 8017300:	4540      	cmp	r0, r8
 8017302:	d1ef      	bne.n	80172e4 <invoke+0x1d7c>
}
/* layer 110:SUM */
sum_4D_exclude((float*)&buffer0[51872],1,4,4,96,3,(float*)&buffer0[27296]);
 8017304:	2304      	movs	r3, #4
 8017306:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017308:	2203      	movs	r2, #3
 801730a:	2060      	movs	r0, #96	; 0x60
 801730c:	9502      	str	r5, [sp, #8]
 801730e:	2101      	movs	r1, #1
 8017310:	9201      	str	r2, [sp, #4]
 8017312:	461a      	mov	r2, r3
 8017314:	9000      	str	r0, [sp, #0]
 8017316:	4853      	ldr	r0, [pc, #332]	; (8017464 <invoke+0x1efc>)
 8017318:	f8cb 8000 	str.w	r8, [fp]
 801731c:	f00a fe84 	bl	8022028 <sum_4D_exclude>
/* layer 111:BIAS_UPDATE */
const float v12_conv_2_bias_QAS[96] = {795028030.0,423624300.0,479252960.0,478791100.0,896438900.0,361995970.0,1020356860.0,1440235000.0,1393280600.0,817915500.0,616777300.0,766457150.0,783091840.0,417292930.0,1323931900.0,384448220.0,275395330.0,517444160.0,423124500.0,507065340.0,1057349570.0,965357950.0,635712300.0,764407550.0,1123631200.0,503342620.0,420479680.0,474280900.0,438251900.0,968981500.0,438337150.0,538776500.0,588037440.0,1068639300.0,973549950.0,811783400.0,405616100.0,806178050.0,646484030.0,784293600.0,376276260.0,320535780.0,589879740.0,215542480.0,759753540.0,513519420.0,618079040.0,1282527200.0,615622900.0,196468270.0,260889140.0,542197440.0,720725000.0,638961800.0,471709540.0,1136323800.0,549965400.0,615306050.0,804758800.0,376068600.0,373630050.0,573741250.0,642607740.0,200830430.0,396703740.0,796792300.0,836330430.0,361802240.0,517987840.0,593386050.0,648856100.0,370742660.0,753040500.0,188531440.0,384764380.0,716875900.0,773829950.0,576809150.0,1390649200.0,725712700.0,805873000.0,169132160.0,462125800.0,390630270.0,485278620.0,386392300.0,309343230.0,438246530.0,698687100.0,1022324160.0,591663040.0,708810800.0,436116100.0,496532480.0,786962940.0,755363200.0,};
 8017320:	4954      	ldr	r1, [pc, #336]	; (8017474 <invoke+0x1f0c>)
 8017322:	f50d 609c 	add.w	r0, sp, #1248	; 0x4e0
 8017326:	f44f 72c0 	mov.w	r2, #384	; 0x180
 801732a:	f011 fd18 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[27296];//gradients
for(int i = 0; i < 96; i++) v12_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_2_bias_QAS[i]);
 801732e:	4b52      	ldr	r3, [pc, #328]	; (8017478 <invoke+0x1f10>)
 8017330:	4852      	ldr	r0, [pc, #328]	; (801747c <invoke+0x1f14>)
 8017332:	f50d 6c9c 	add.w	ip, sp, #1248	; 0x4e0
 8017336:	6819      	ldr	r1, [r3, #0]
 8017338:	f500 7ec0 	add.w	lr, r0, #384	; 0x180
 801733c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8017438 <invoke+0x1ed0>
 8017340:	3904      	subs	r1, #4
fptr = (float*)&buffer0[27296];//gradients
 8017342:	f8cb 5000 	str.w	r5, [fp]
for(int i = 0; i < 96; i++) v12_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_2_bias_QAS[i]);
 8017346:	ecb0 7a01 	vldmia	r0!, {s14}
 801734a:	ecfc 7a01 	vldmia	ip!, {s15}
 801734e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017352:	4586      	cmp	lr, r0
 8017354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017358:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801735c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017360:	ee17 3a90 	vmov	r3, s15
 8017364:	eba2 0303 	sub.w	r3, r2, r3
 8017368:	600b      	str	r3, [r1, #0]
 801736a:	d1ec      	bne.n	8017346 <invoke+0x1dde>
/* layer 112:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[51872],4,4,96,(q7_t*)v12_conv_2_weight,NULL,(float*)&buffer0[27296],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801736c:	4a44      	ldr	r2, [pc, #272]	; (8017480 <invoke+0x1f18>)
 801736e:	2004      	movs	r0, #4
 8017370:	f04f 0c00 	mov.w	ip, #0
 8017374:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017376:	6812      	ldr	r2, [r2, #0]
 8017378:	2101      	movs	r1, #1
 801737a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801737e:	9502      	str	r5, [sp, #8]
 8017380:	9200      	str	r2, [sp, #0]
 8017382:	4602      	mov	r2, r0
 8017384:	9107      	str	r1, [sp, #28]
 8017386:	4601      	mov	r1, r0
 8017388:	9305      	str	r3, [sp, #20]
 801738a:	2360      	movs	r3, #96	; 0x60
 801738c:	f8cd c004 	str.w	ip, [sp, #4]
 8017390:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8017440 <invoke+0x1ed8>
 8017394:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8017444 <invoke+0x1edc>
 8017398:	9406      	str	r4, [sp, #24]
 801739a:	e9cd 0003 	strd	r0, r0, [sp, #12]
 801739e:	4831      	ldr	r0, [pc, #196]	; (8017464 <invoke+0x1efc>)
 80173a0:	f007 fd5a 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 113:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[26528],6144,(float*)&buffer0[27296]);
 80173a4:	4a35      	ldr	r2, [pc, #212]	; (801747c <invoke+0x1f14>)
 80173a6:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80173aa:	f5a2 7040 	sub.w	r0, r2, #768	; 0x300
/* layer 114:MUL */
fptr = &buffer0[27296];
fptr2 = scales34;
 80173ae:	4615      	mov	r5, r2
 80173b0:	921c      	str	r2, [sp, #112]	; 0x70
where_zeros_inplace_bit((bool*)&buffer0[26528],6144,(float*)&buffer0[27296]);
 80173b2:	f00c f90b 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales34;
 80173b6:	4933      	ldr	r1, [pc, #204]	; (8017484 <invoke+0x1f1c>)
 80173b8:	4628      	mov	r0, r5
 80173ba:	4a25      	ldr	r2, [pc, #148]	; (8017450 <invoke+0x1ee8>)
 80173bc:	6011      	str	r1, [r2, #0]
 80173be:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
 80173c2:	4602      	mov	r2, r0
 80173c4:	4b2f      	ldr	r3, [pc, #188]	; (8017484 <invoke+0x1f1c>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80173c6:	ecb3 7a01 	vldmia	r3!, {s14}
 80173ca:	edd2 7a00 	vldr	s15, [r2]
 80173ce:	4299      	cmp	r1, r3
 80173d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173d4:	ece2 7a01 	vstmia	r2!, {s15}
 80173d8:	d1f5      	bne.n	80173c6 <invoke+0x1e5e>
 80173da:	f500 60c0 	add.w	r0, r0, #1536	; 0x600
for(int hw = 0; hw < 16; hw++){
 80173de:	42b8      	cmp	r0, r7
 80173e0:	d1ef      	bne.n	80173c2 <invoke+0x1e5a>
}
/* layer 115:SUM */
sum_4D_exclude((float*)&buffer0[27296],1,4,4,384,3,(float*)&buffer0[51872]);
 80173e2:	2304      	movs	r3, #4
 80173e4:	2203      	movs	r2, #3
 80173e6:	f44f 70c0 	mov.w	r0, #384	; 0x180
 80173ea:	9702      	str	r7, [sp, #8]
 80173ec:	9201      	str	r2, [sp, #4]
 80173ee:	2101      	movs	r1, #1
 80173f0:	461a      	mov	r2, r3
 80173f2:	9000      	str	r0, [sp, #0]
 80173f4:	4821      	ldr	r0, [pc, #132]	; (801747c <invoke+0x1f14>)
 80173f6:	f8cb 7000 	str.w	r7, [fp]
 80173fa:	f00a fe15 	bl	8022028 <sum_4D_exclude>
/* layer 116:BIAS_UPDATE */
const float v12_conv_1_bias_QAS[384] = {680649200.0,69443840.0,241322860.0,80489496.0,80691630.0,294001250.0,107731150.0,52987056.0,32530756.0,24586336.0,119902000.0,47630390.0,96925370.0,21572388.0,30960382.0,119762040.0,28125472.0,69059064.0,1105776800.0,47085650.0,54227330.0,23889654.0,72401620.0,3.4511303e+16,113776120.0,45162532.0,9.708138e+20,124803704.0,17816108.0,144262860.0,331772300.0,135888900.0,164727540.0,194066880.0,154027940.0,55157268.0,27045502.0,97904820.0,54438700.0,303278660.0,12362003.0,1042228350.0,643438140.0,60179332.0,39908252.0,163291120.0,517501730.0,170270290.0,227213740.0,1370298000.0,115288136.0,280747400.0,175949800.0,33373296.0,48514708.0,41199920.0,78254720.0,9.708138e+20,453542900.0,88115530.0,146622220.0,10955774.0,1672740900.0,63418460.0,25068528.0,49819490.0,37846076.0,39181356.0,73032000.0,92893120.0,6528928.0,100887620.0,121488056.0,831450940.0,141784590.0,188391170.0,72439230.0,88022510.0,90558090.0,191907090.0,380063940.0,36673228.0,281133220.0,193172080.0,37085428.0,274824320.0,14769999.0,176138460.0,95463016.0,19472444.0,328781570.0,38959136.0,47053252.0,156587490.0,29402610.0,115884376.0,35218770.0,61586468.0,634546600.0,60442856.0,236849220.0,27113518.0,18367392.0,73647870.0,22987670.0,113493060.0,200594910.0,307410620.0,72727040.0,56567316.0,37424616.0,921706750.0,153012300.0,121281090.0,24853752.0,61172724.0,49337680.0,182255100.0,24415668.0,65750696.0,55503460.0,37280652.0,1258082300.0,99035340.0,133413880.0,27096782.0,121029600.0,56115252.0,30667618.0,47280856.0,9.708138e+20,113290990.0,40715724.0,357438750.0,36486670.0,172003070.0,261998830.0,187449120.0,51582920.0,334937570.0,55945830.0,944658560.0,109379440.0,89333770.0,337961920.0,987207000.0,31556666.0,148114180.0,41062480.0,52236652.0,165748370.0,69615970.0,59515556.0,322113380.0,425687420.0,36736120.0,43174200.0,191407570.0,38773124.0,16738277.0,84924260.0,128233330.0,48222108.0,24441116.0,58718372.0,62130484.0,70179630.0,33736096.0,73848780.0,761925000.0,90858456.0,38253724.0,284263780.0,42319870.0,1084416100.0,122633180.0,18796978.0,20323764.0,9.708138e+20,73665690.0,282964500000000.0,3.4680817e+20,69947290.0,104142640.0,31024776.0,10167363.0,31862356.0,130711080.0,49809760.0,113956620.0,75655860.0,21221994.0,155463920.0,130742504.0,189932740.0,133679670.0,55810700.0,33437294.0,35320364.0,306550720.0,108544600.0,58353850.0,82360730.0,159779230.0,97278880.0,114619010.0,59246020.0,114979150.0,118233440.0,30607828.0,84174850.0,34790910.0,176133380.0,43541028.0,108081770.0,33076980.0,35958616.0,35044764.0,213399630.0,1208276500.0,111141230.0,39859172.0,28398308.0,37453444.0,517015170.0,104045630.0,90151120.0,132066330.0,53671510.0,40765060.0,128265220.0,79884990.0,21395194.0,56846548.0,55997920.0,154076080.0,35897896.0,85285580.0,37287464.0,44771570.0,65000536.0,30918738.0,114472584.0,22731470.0,131453960.0,53656350.0,493477120.0,366332160.0,46090508.0,249981000.0,56240092.0,61729080.0,819527600.0,48934690.0,22435840.0,17833398.0,63885404.0,33058492.0,28890800.0,59674296.0,58250664.0,79550050.0,83156504.0,27791218.0,183412690.0,78321480.0,74524310.0,451072580.0,31507766.0,253719600.0,47475730.0,344763170.0,602704600.0,58548130.0,38813570.0,64482676.0,34223570.0,729680500.0,129350660.0,81558320.0,151623630.0,85952140.0,569547400.0,126092220.0,186059230.0,40756330.0,222430380.0,250228900.0,87782350.0,62698530.0,94738280.0,35568124.0,123619200.0,951448700.0,53220690.0,43804164.0,116273704.0,20950906.0,90746190.0,106682990.0,212486860.0,297780580.0,84009810.0,20731540.0,1085934700.0,115616184.0,92536540.0,153480340.0,149813940.0,1357518700.0,53056396.0,13452287.0,152835580.0,45520680.0,7153737.0,189962270.0,13424615.0,46581788.0,60839012.0,60871780.0,82857896.0,122577400.0,202675490.0,74252344.0,302843100.0,82180260.0,67164050.0,144256700.0,203185580.0,104642210.0,31926436.0,338139200.0,158402830.0,132649490.0,36223340.0,22270606.0,169933820.0,81857280.0,73139064.0,259672930.0,9618092.0,68564080.0,45304148.0,48773236.0,21535702.0,45699004.0,27462012.0,111699080.0,1017591900.0,34205668.0,375507800.0,175735070.0,997363800.0,98687440.0,1299152500.0,135593380.0,27775246.0,142973920.0,74591260.0,226205870.0,387703500.0,555103500.0,80686216.0,71789656.0,31479418.0,38753948.0,28233520.0,59774836.0,38505580.0,111002824.0,103070200.0,26854110.0,56696096.0,27145416.0,68423980.0,18124092.0,97490360.0,122723660.0,153317310.0,229591440.0,117964910.0,115923020.0,860251650.0,26710836.0,};
 80173fe:	f243 30e0 	movw	r0, #13280	; 0x33e0
 8017402:	4921      	ldr	r1, [pc, #132]	; (8017488 <invoke+0x1f20>)
 8017404:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8017408:	4468      	add	r0, sp
 801740a:	f011 fca8 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[51872];//gradients
for(int i = 0; i < 384; i++) v12_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_1_bias_QAS[i]);
 801740e:	4b1f      	ldr	r3, [pc, #124]	; (801748c <invoke+0x1f24>)
 8017410:	f243 30e0 	movw	r0, #13280	; 0x33e0
 8017414:	f8df c078 	ldr.w	ip, [pc, #120]	; 8017490 <invoke+0x1f28>
 8017418:	6819      	ldr	r1, [r3, #0]
 801741a:	4468      	add	r0, sp
 801741c:	eddf 6a06 	vldr	s13, [pc, #24]	; 8017438 <invoke+0x1ed0>
 8017420:	3904      	subs	r1, #4
fptr = (float*)&buffer0[51872];//gradients
 8017422:	f8cb 7000 	str.w	r7, [fp]
 8017426:	e035      	b.n	8017494 <invoke+0x1f2c>
 8017428:	8453abfb 	.word	0x8453abfb
 801742c:	403fa0f8 	.word	0x403fa0f8
 8017430:	2001ac9c 	.word	0x2001ac9c
 8017434:	20004e34 	.word	0x20004e34
 8017438:	39d1b717 	.word	0x39d1b717
 801743c:	20004e38 	.word	0x20004e38
 8017440:	7f7fffff 	.word	0x7f7fffff
 8017444:	ff7fffff 	.word	0xff7fffff
 8017448:	2001469c 	.word	0x2001469c
 801744c:	080456d8 	.word	0x080456d8
 8017450:	2003cfc8 	.word	0x2003cfc8
 8017454:	2001409c 	.word	0x2001409c
 8017458:	0802e160 	.word	0x0802e160
 801745c:	20004e2c 	.word	0x20004e2c
 8017460:	20004e30 	.word	0x20004e30
 8017464:	200199dc 	.word	0x200199dc
 8017468:	3cb5e0eb 	.word	0x3cb5e0eb
 801746c:	2003cfd4 	.word	0x2003cfd4
 8017470:	08045558 	.word	0x08045558
 8017474:	0802e760 	.word	0x0802e760
 8017478:	20004e24 	.word	0x20004e24
 801747c:	200139dc 	.word	0x200139dc
 8017480:	20004e28 	.word	0x20004e28
 8017484:	08044f58 	.word	0x08044f58
 8017488:	0802e8e0 	.word	0x0802e8e0
 801748c:	20004e1c 	.word	0x20004e1c
 8017490:	20019fdc 	.word	0x20019fdc
for(int i = 0; i < 384; i++) v12_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_1_bias_QAS[i]);
 8017494:	ecb6 7a01 	vldmia	r6!, {s14}
 8017498:	ecf0 7a01 	vldmia	r0!, {s15}
 801749c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80174a0:	45b4      	cmp	ip, r6
 80174a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80174a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80174aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80174ae:	ee17 3a90 	vmov	r3, s15
 80174b2:	eba2 0303 	sub.w	r3, r2, r3
 80174b6:	600b      	str	r3, [r1, #0]
 80174b8:	d1ec      	bne.n	8017494 <invoke+0x1f2c>
/* layer 117:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight((float*)&buffer0[27296],4,4,384,v12_conv_1_weight,NULL,(float*)&buffer0[27296],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 80174ba:	4bca      	ldr	r3, [pc, #808]	; (80177e4 <invoke+0x227c>)
 80174bc:	2004      	movs	r0, #4
 80174be:	2200      	movs	r2, #0
 80174c0:	2101      	movs	r1, #1
 80174c2:	681b      	ldr	r3, [r3, #0]
 80174c4:	f44f 76c0 	mov.w	r6, #384	; 0x180
 80174c8:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80174ca:	9300      	str	r3, [sp, #0]
 80174cc:	4633      	mov	r3, r6
 80174ce:	9208      	str	r2, [sp, #32]
 80174d0:	9201      	str	r2, [sp, #4]
 80174d2:	4602      	mov	r2, r0
 80174d4:	9107      	str	r1, [sp, #28]
 80174d6:	4601      	mov	r1, r0
 80174d8:	9003      	str	r0, [sp, #12]
 80174da:	eddf 0ac3 	vldr	s1, [pc, #780]	; 80177e8 <invoke+0x2280>
 80174de:	ed9f 0ac3 	vldr	s0, [pc, #780]	; 80177ec <invoke+0x2284>
 80174e2:	9406      	str	r4, [sp, #24]
 80174e4:	9502      	str	r5, [sp, #8]
 80174e6:	e9cd 0604 	strd	r0, r6, [sp, #16]
 80174ea:	48c1      	ldr	r0, [pc, #772]	; (80177f0 <invoke+0x2288>)
 80174ec:	f00b f838 	bl	8022560 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>
/* layer 118:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25760],6144,(float*)&buffer0[27296]);
 80174f0:	4abf      	ldr	r2, [pc, #764]	; (80177f0 <invoke+0x2288>)
 80174f2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80174f6:	f5a2 60c0 	sub.w	r0, r2, #1536	; 0x600
 80174fa:	f00c f867 	bl	80235cc <where_zeros_inplace_bit>
/* layer 119:MUL */
fptr = &buffer0[27296];
fptr2 = scales33;
 80174fe:	4abd      	ldr	r2, [pc, #756]	; (80177f4 <invoke+0x228c>)
 8017500:	4bbd      	ldr	r3, [pc, #756]	; (80177f8 <invoke+0x2290>)
 8017502:	48bb      	ldr	r0, [pc, #748]	; (80177f0 <invoke+0x2288>)
 8017504:	f502 61c0 	add.w	r1, r2, #1536	; 0x600
 8017508:	601a      	str	r2, [r3, #0]
 801750a:	4602      	mov	r2, r0
 801750c:	4bb9      	ldr	r3, [pc, #740]	; (80177f4 <invoke+0x228c>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801750e:	ecb3 7a01 	vldmia	r3!, {s14}
 8017512:	edd2 7a00 	vldr	s15, [r2]
 8017516:	4299      	cmp	r1, r3
 8017518:	ee67 7a27 	vmul.f32	s15, s14, s15
 801751c:	ece2 7a01 	vstmia	r2!, {s15}
 8017520:	d1f5      	bne.n	801750e <invoke+0x1fa6>
 8017522:	f500 60c0 	add.w	r0, r0, #1536	; 0x600
for(int hw = 0; hw < 16; hw++){
 8017526:	42b8      	cmp	r0, r7
 8017528:	d1ef      	bne.n	801750a <invoke+0x1fa2>
}
/* layer 120:SUM */
sum_4D_exclude((float*)&buffer0[27296],1,4,4,384,3,(float*)&buffer0[25760]);
 801752a:	49b4      	ldr	r1, [pc, #720]	; (80177fc <invoke+0x2294>)
 801752c:	2304      	movs	r3, #4
 801752e:	2203      	movs	r2, #3
 8017530:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8017534:	460d      	mov	r5, r1
 8017536:	9102      	str	r1, [sp, #8]
 8017538:	9201      	str	r2, [sp, #4]
 801753a:	2101      	movs	r1, #1
 801753c:	461a      	mov	r2, r3
 801753e:	9000      	str	r0, [sp, #0]
 8017540:	f505 60c0 	add.w	r0, r5, #1536	; 0x600
 8017544:	f8cb 7000 	str.w	r7, [fp]
 8017548:	f00a fd6e 	bl	8022028 <sum_4D_exclude>
/* layer 121:BIAS_UPDATE */
const float v12_conv_0_bias_QAS[384] = {1136575600.0,2040391300.0,2077056500.0,2034187500.0,1762718600.0,4030772000.0,1841896700.0,4868980000.0,1223189600.0,1855291100.0,1855523200.0,3676532500.0,1970145400.0,2469937000.0,2392775000.0,2519624000.0,2854075400.0,2423968300.0,760267900.0,5027346000.0,4503358500.0,1429835600.0,3663342300.0,1.414174e+19,3816206300.0,1325406200.0,8.8113815e+19,2976416300.0,1733192800.0,1434732300.0,782286460.0,2227346200.0,4872456000.0,3428042800.0,2447028200.0,1980633300.0,2227741000.0,3073567200.0,7238564000.0,4010009600.0,1443874400.0,410462080.0,1775979600.0,2390324000.0,580735600.0,544239170.0,2499269000.0,3330869500.0,2497517600.0,2299572000.0,2718046000.0,1005498300.0,2906264800.0,3471911700.0,4416064500.0,3095418600.0,3148722400.0,8.8113815e+19,3172754400.0,3532102400.0,2870269200.0,1747743600.0,2380882000.0,1762658200.0,3077239000.0,6241826000.0,2263849200.0,3058511400.0,6129932300.0,1897562600.0,8758495000.0,1303848400.0,2934238500.0,2373533000.0,4151177200.0,2698813700.0,3304121300.0,762728960.0,3338361600.0,1505353500.0,1392591500.0,1656505900.0,2924376000.0,4903783000.0,4029962200.0,1769380100.0,3164936700.0,2771395000.0,2660365800.0,2499306200.0,1624377100.0,4389154000.0,1937759700.0,2379855400.0,3833679000.0,1713832400.0,1485755300.0,2333414000.0,3169743000.0,2130247800.0,1956648400.0,2667801300.0,5128366600.0,3131886600.0,2291237000.0,4662625000.0,1979318900.0,1634104600.0,3756548900.0,3228822000.0,3146427600.0,3918374100.0,2717204000.0,2857095200.0,3966231300.0,2318577400.0,5743175700.0,3425646000.0,6293124600.0,2843192800.0,2063824100.0,2927118000.0,1884325900.0,1201014100.0,1751600000.0,4625455600.0,2307460400.0,1284116100.0,3823057200.0,7206434000.0,8.8113815e+19,4447265300.0,4632884700.0,3661992200.0,3819077600.0,2375221200.0,1862547200.0,1889320300.0,3660316700.0,2989126700.0,1493039000.0,1350058500.0,4466152400.0,2041081000.0,2735890000.0,3136133000.0,4380225500.0,2851763700.0,1898354300.0,1009307400.0,3465992700.0,2761323000.0,4866060000.0,1901852300.0,1173971500.0,2203420000.0,2309187000.0,3274329600.0,3855246000.0,1714944400.0,4915921400.0,6548325000.0,4011662800.0,1752499700.0,1874903300.0,3256849000.0,2060328600.0,2163943400.0,1094807300.0,581742200.0,3934632400.0,2134150000.0,1923486600.0,2534842000.0,3439737000.0,1238613200.0,2056313100.0,2582986000.0,8.8113815e+19,1863412100.0,528128540000000.0,8.8113815e+19,2872774700.0,8466160600.0,5928300500.0,2717336300.0,3401440300.0,3856140500.0,3914721800.0,2104371200.0,1990977300.0,3405599700.0,5130124000.0,2366169000.0,3541358800.0,2688096000.0,3265794800.0,1783130000.0,2650924300.0,1261207300.0,4682307600.0,3081187000.0,2707812900.0,2596061000.0,2295762400.0,2629182000.0,3681562400.0,2543694300.0,1627785000.0,2219639600.0,4145208600.0,4756674600.0,2342796000.0,1561126700.0,1436840000.0,2991830500.0,4516881400.0,2437973000.0,1290355200.0,3283809500.0,2447767300.0,2737169000.0,4966438000.0,2080336100.0,1527180200.0,2588113400.0,1862272100.0,3410946000.0,2668299000.0,2924319700.0,2127849600.0,1219165400.0,3750990000.0,3799396600.0,3683312600.0,2547699200.0,6100801500.0,3608704300.0,6309693400.0,1869943200.0,1850927900.0,2413370400.0,3068627000.0,681319400.0,2761030400.0,2762016300.0,2912139000.0,1644817500.0,3241364000.0,2965952500.0,1935296000.0,3653041400.0,2225739800.0,2837288700.0,3625133300.0,2091304400.0,2949881000.0,2271578000.0,3289326300.0,3900763400.0,2080940500.0,1170342400.0,1292553000.0,1089360100.0,1113356700.0,3509231400.0,4747642000.0,1259681200.0,1960991000.0,2714619000.0,3296077600.0,2383403000.0,2179476500.0,4312972000.0,3278589200.0,2652623400.0,2396380200.0,2584977000.0,5060705300.0,3805407700.0,1840800000.0,2255761400.0,763654000.0,3137983500.0,2626940000.0,1784982800.0,1252439800.0,2642950000.0,1560280800.0,3793649200.0,1352926700.0,1214307200.0,2483907600.0,1796537000.0,3180281600.0,2236206000.0,3039899600.0,2374835200.0,1302292200.0,675244740.0,2864737500.0,1171753700.0,1691885000.0,2689620200.0,1480941700.0,4048308200.0,4948261400.0,2745933800.0,3590229500.0,3132125200.0,3124607200.0,1831060900.0,1525987500.0,4083542500.0,4281650700.0,2174200800.0,1382750300.0,2559254800.0,4717650000.0,3676210400.0,2112444000.0,4803199500.0,2491967000.0,1378465300.0,1641825500.0,3807953200.0,3102254800.0,3595002600.0,2529469700.0,3847278800.0,1468933500.0,2812613400.0,1803215900.0,2365023200.0,4257348600.0,4070236000.0,1069724700.0,4381073400.0,4806052000.0,2516518400.0,6788170000.0,3516757500.0,4790797300.0,2993356500.0,2051949200.0,2777829600.0,4020414200.0,2064716800.0,673274200.0,2796632800.0,3958022000.0,1399611300.0,3323319800.0,2259803100.0,2583358700.0,2891336400.0,3667634700.0,1400531000.0,1970075400.0,2867299800.0,1892139800.0,2224057900.0,6168770600.0,2657283000.0,2892859000.0,2627104300.0,2858930700.0,7726923000.0,2281465600.0,1650249900.0,1063661500.0,1463866600.0,5651028500.0,3708549600.0,3168868400.0,812855700.0,1546151200.0,5128070700.0,1893806800.0,2192931800.0,3263515100.0,2940796000.0,1373262100.0,4371444700.0,};
 801754c:	f643 10e0 	movw	r0, #14816	; 0x39e0
 8017550:	49ab      	ldr	r1, [pc, #684]	; (8017800 <invoke+0x2298>)
 8017552:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8017556:	4468      	add	r0, sp
 8017558:	f643 16e0 	movw	r6, #14816	; 0x39e0
 801755c:	f011 fbff 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[25760];//gradients
for(int i = 0; i < 384; i++) v12_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_0_bias_QAS[i]);
 8017560:	4ba8      	ldr	r3, [pc, #672]	; (8017804 <invoke+0x229c>)
 8017562:	4628      	mov	r0, r5
 8017564:	446e      	add	r6, sp
 8017566:	6819      	ldr	r1, [r3, #0]
 8017568:	f505 6cc0 	add.w	ip, r5, #1536	; 0x600
 801756c:	eddf 6aa6 	vldr	s13, [pc, #664]	; 8017808 <invoke+0x22a0>
 8017570:	3904      	subs	r1, #4
fptr = (float*)&buffer0[25760];//gradients
 8017572:	f8cb 5000 	str.w	r5, [fp]
for(int i = 0; i < 384; i++) v12_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_0_bias_QAS[i]);
 8017576:	ecb0 7a01 	vldmia	r0!, {s14}
 801757a:	ecf6 7a01 	vldmia	r6!, {s15}
 801757e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017582:	4584      	cmp	ip, r0
 8017584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017588:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801758c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017590:	ee17 3a90 	vmov	r3, s15
 8017594:	eba2 0303 	sub.w	r3, r2, r3
 8017598:	600b      	str	r3, [r1, #0]
 801759a:	d1ec      	bne.n	8017576 <invoke+0x200e>
/* layer 122:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[27296],4,4,384,(q7_t*)v12_conv_0_weight,NULL,(float*)&buffer0[51872],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801759c:	4a9b      	ldr	r2, [pc, #620]	; (801780c <invoke+0x22a4>)
 801759e:	2004      	movs	r0, #4
 80175a0:	2101      	movs	r1, #1
 80175a2:	2360      	movs	r3, #96	; 0x60
 80175a4:	6812      	ldr	r2, [r2, #0]
 80175a6:	2600      	movs	r6, #0
 80175a8:	9107      	str	r1, [sp, #28]
 80175aa:	4601      	mov	r1, r0
 80175ac:	9200      	str	r2, [sp, #0]
 80175ae:	4602      	mov	r2, r0
 80175b0:	9305      	str	r3, [sp, #20]
 80175b2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80175b6:	eddf 0a8c 	vldr	s1, [pc, #560]	; 80177e8 <invoke+0x2280>
 80175ba:	ed9f 0a8c 	vldr	s0, [pc, #560]	; 80177ec <invoke+0x2284>
 80175be:	9406      	str	r4, [sp, #24]
 80175c0:	9702      	str	r7, [sp, #8]
 80175c2:	9601      	str	r6, [sp, #4]
 80175c4:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80175c8:	4889      	ldr	r0, [pc, #548]	; (80177f0 <invoke+0x2288>)
 80175ca:	f007 fc45 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 123:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25568],1536,(float*)&buffer0[51872]);
 80175ce:	4a90      	ldr	r2, [pc, #576]	; (8017810 <invoke+0x22a8>)
 80175d0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80175d4:	488f      	ldr	r0, [pc, #572]	; (8017814 <invoke+0x22ac>)
 80175d6:	f00b fff9 	bl	80235cc <where_zeros_inplace_bit>
/* layer 124:MUL */
fptr = &buffer0[51872];
fptr2 = scales32;
 80175da:	4a8f      	ldr	r2, [pc, #572]	; (8017818 <invoke+0x22b0>)
 80175dc:	4b86      	ldr	r3, [pc, #536]	; (80177f8 <invoke+0x2290>)
 80175de:	488c      	ldr	r0, [pc, #560]	; (8017810 <invoke+0x22a8>)
 80175e0:	f502 71c0 	add.w	r1, r2, #384	; 0x180
 80175e4:	601a      	str	r2, [r3, #0]
 80175e6:	4602      	mov	r2, r0
 80175e8:	4b8b      	ldr	r3, [pc, #556]	; (8017818 <invoke+0x22b0>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80175ea:	ecb3 7a01 	vldmia	r3!, {s14}
 80175ee:	edd2 7a00 	vldr	s15, [r2]
 80175f2:	4299      	cmp	r1, r3
 80175f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80175f8:	ece2 7a01 	vstmia	r2!, {s15}
 80175fc:	d1f5      	bne.n	80175ea <invoke+0x2082>
 80175fe:	f500 70c0 	add.w	r0, r0, #384	; 0x180
for(int hw = 0; hw < 16; hw++){
 8017602:	4540      	cmp	r0, r8
 8017604:	d1ef      	bne.n	80175e6 <invoke+0x207e>
}
/* layer 125:SUM */
sum_4D_exclude((float*)&buffer0[51872],1,4,4,96,3,(float*)&buffer0[25568]);
 8017606:	2304      	movs	r3, #4
 8017608:	4f82      	ldr	r7, [pc, #520]	; (8017814 <invoke+0x22ac>)
 801760a:	2203      	movs	r2, #3
 801760c:	2160      	movs	r1, #96	; 0x60
 801760e:	f50d 65cc 	add.w	r5, sp, #1632	; 0x660
 8017612:	f507 76c0 	add.w	r6, r7, #384	; 0x180
 8017616:	9100      	str	r1, [sp, #0]
 8017618:	2101      	movs	r1, #1
 801761a:	e9cd 2701 	strd	r2, r7, [sp, #4]
 801761e:	461a      	mov	r2, r3
 8017620:	f8cb 0000 	str.w	r0, [fp]
 8017624:	487a      	ldr	r0, [pc, #488]	; (8017810 <invoke+0x22a8>)
 8017626:	f00a fcff 	bl	8022028 <sum_4D_exclude>
/* layer 126:BIAS_UPDATE */
const float v11_conv_2_bias_QAS[96] = {432550300.0,375101700.0,437156060.0,581787100.0,525189470.0,579265300.0,650508200.0,571823600.0,713535500.0,617111200.0,325618500.0,356919550.0,278525500.0,347964160.0,582282900.0,245331860.0,499914270.0,541437300.0,437642700.0,395421700.0,398489000.0,379602430.0,534114940.0,675364740.0,338407420.0,484193920.0,306952420.0,348372770.0,539177300.0,337501440.0,257014050.0,555452100.0,461507170.0,321952800.0,597713600.0,476133950.0,427873060.0,492571620.0,307989630.0,488513340.0,521551070.0,537259500.0,568293000.0,409705540.0,246441150.0,376149150.0,414129730.0,384527500.0,471164220.0,434883870.0,528346430.0,185190740.0,403773700.0,408318600.0,514284540.0,653932000.0,610370600.0,387412000.0,360227840.0,478465060.0,668778430.0,619559300.0,407304800.0,381928700.0,433998000.0,531015840.0,637770800.0,597956100.0,795642300.0,328686560.0,419181920.0,547983600.0,508011330.0,242219650.0,477589950.0,317062080.0,421132260.0,442602600.0,452089120.0,376861700.0,706227400.0,490516320.0,308305180.0,422310750.0,427676000.0,388494500.0,391234880.0,488454620.0,536344900.0,764594750.0,466583170.0,355003200.0,361732580.0,373656800.0,524078200.0,281078370.0,};
 801762a:	497c      	ldr	r1, [pc, #496]	; (801781c <invoke+0x22b4>)
 801762c:	f50d 60cc 	add.w	r0, sp, #1632	; 0x660
 8017630:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8017634:	f011 fb93 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[25568];//gradients
for(int i = 0; i < 96; i++) v11_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_2_bias_QAS[i]);
 8017638:	4b79      	ldr	r3, [pc, #484]	; (8017820 <invoke+0x22b8>)
 801763a:	4638      	mov	r0, r7
 801763c:	eddf 6a72 	vldr	s13, [pc, #456]	; 8017808 <invoke+0x22a0>
 8017640:	6819      	ldr	r1, [r3, #0]
fptr = (float*)&buffer0[25568];//gradients
 8017642:	f8cb 7000 	str.w	r7, [fp]
 8017646:	3904      	subs	r1, #4
for(int i = 0; i < 96; i++) v11_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_2_bias_QAS[i]);
 8017648:	ecb0 7a01 	vldmia	r0!, {s14}
 801764c:	ecf5 7a01 	vldmia	r5!, {s15}
 8017650:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017654:	4286      	cmp	r6, r0
 8017656:	ee67 7a27 	vmul.f32	s15, s14, s15
 801765a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801765e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017662:	ee17 3a90 	vmov	r3, s15
 8017666:	eba2 0303 	sub.w	r3, r2, r3
 801766a:	600b      	str	r3, [r1, #0]
 801766c:	d1ec      	bne.n	8017648 <invoke+0x20e0>
/* layer 127:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[51872],4,4,96,(q7_t*)v11_conv_2_weight,NULL,(float*)&buffer0[86528],4,4,240,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801766e:	4a6d      	ldr	r2, [pc, #436]	; (8017824 <invoke+0x22bc>)
 8017670:	2004      	movs	r0, #4
 8017672:	4d6d      	ldr	r5, [pc, #436]	; (8017828 <invoke+0x22c0>)
 8017674:	2101      	movs	r1, #1
 8017676:	6812      	ldr	r2, [r2, #0]
 8017678:	23f0      	movs	r3, #240	; 0xf0
 801767a:	2600      	movs	r6, #0
 801767c:	9107      	str	r1, [sp, #28]
 801767e:	9200      	str	r2, [sp, #0]
 8017680:	4601      	mov	r1, r0
 8017682:	4602      	mov	r2, r0
 8017684:	9305      	str	r3, [sp, #20]
 8017686:	eddf 0a58 	vldr	s1, [pc, #352]	; 80177e8 <invoke+0x2280>
 801768a:	2360      	movs	r3, #96	; 0x60
 801768c:	ed9f 0a57 	vldr	s0, [pc, #348]	; 80177ec <invoke+0x2284>
 8017690:	9406      	str	r4, [sp, #24]
/* layer 128:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25088],3840,(float*)&buffer0[86528]);
/* layer 129:MUL */
fptr = &buffer0[86528];
fptr2 = scales31;
 8017692:	9511      	str	r5, [sp, #68]	; 0x44
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[51872],4,4,96,(q7_t*)v11_conv_2_weight,NULL,(float*)&buffer0[86528],4,4,240,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017694:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8017698:	e9cd 6501 	strd	r6, r5, [sp, #4]
 801769c:	485c      	ldr	r0, [pc, #368]	; (8017810 <invoke+0x22a8>)
 801769e:	f007 fbdb 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
where_zeros_inplace_bit((bool*)&buffer0[25088],3840,(float*)&buffer0[86528]);
 80176a2:	462a      	mov	r2, r5
 80176a4:	f5a5 4070 	sub.w	r0, r5, #61440	; 0xf000
 80176a8:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80176ac:	f00b ff8e 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales31;
 80176b0:	4a5e      	ldr	r2, [pc, #376]	; (801782c <invoke+0x22c4>)
 80176b2:	4b51      	ldr	r3, [pc, #324]	; (80177f8 <invoke+0x2290>)
 80176b4:	4628      	mov	r0, r5
 80176b6:	f502 7170 	add.w	r1, r2, #960	; 0x3c0
 80176ba:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 80176be:	601a      	str	r2, [r3, #0]
 80176c0:	4602      	mov	r2, r0
 80176c2:	4b5a      	ldr	r3, [pc, #360]	; (801782c <invoke+0x22c4>)
for(int hw = 0; hw < 16; hw++){
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80176c4:	ecb3 7a01 	vldmia	r3!, {s14}
 80176c8:	edd2 7a00 	vldr	s15, [r2]
 80176cc:	4299      	cmp	r1, r3
 80176ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80176d2:	ece2 7a01 	vstmia	r2!, {s15}
 80176d6:	d1f5      	bne.n	80176c4 <invoke+0x215c>
 80176d8:	f500 7070 	add.w	r0, r0, #960	; 0x3c0
for(int hw = 0; hw < 16; hw++){
 80176dc:	42a8      	cmp	r0, r5
 80176de:	d1ef      	bne.n	80176c0 <invoke+0x2158>
}
/* layer 130:SUM */
sum_4D_exclude((float*)&buffer0[86528],1,4,4,240,3,(float*)&buffer0[25088]);
 80176e0:	4f53      	ldr	r7, [pc, #332]	; (8017830 <invoke+0x22c8>)
 80176e2:	2304      	movs	r3, #4
 80176e4:	2203      	movs	r2, #3
 80176e6:	21f0      	movs	r1, #240	; 0xf0
 80176e8:	f50d 55e5 	add.w	r5, sp, #7328	; 0x1ca0
 80176ec:	f507 7670 	add.w	r6, r7, #960	; 0x3c0
 80176f0:	9100      	str	r1, [sp, #0]
 80176f2:	2101      	movs	r1, #1
 80176f4:	e9cd 2701 	strd	r2, r7, [sp, #4]
 80176f8:	461a      	mov	r2, r3
 80176fa:	f8cb 0000 	str.w	r0, [fp]
 80176fe:	f507 4070 	add.w	r0, r7, #61440	; 0xf000
 8017702:	f00a fc91 	bl	8022028 <sum_4D_exclude>
/* layer 131:BIAS_UPDATE */
const float v11_conv_1_bias_QAS[240] = {176854110.0,147088780.0,98894730.0,154173280.0,120978744.0,110749630.0,85150220.0,87416744.0,76360824.0,182378500.0,84360850.0,110915370.0,372390370.0,119287890.0,180645870.0,792535200.0,96971060.0,93952740.0,120224230.0,333828200.0,107680370.0,252133620.0,200577920.0,93724936.0,140804700.0,165764480.0,124706240.0,175792910.0,117854070.0,114314376.0,33995524.0,84359820.0,85569940.0,340773100.0,89224950.0,82249224.0,116825580.0,93757290.0,101293930.0,86161970.0,126940500.0,103337390.0,84285220.0,245931570.0,111383970.0,153373120.0,143879070.0,67805640.0,100072390.0,77325030.0,144503660.0,116583420.0,235600800.0,751139800.0,466777400.0,113541370.0,122336530.0,348951500.0,104526360.0,63396948.0,57517988.0,140818690.0,95306520.0,81721170.0,117096000.0,322184030.0,100322950.0,93083250.0,56282944.0,82163250.0,107621480.0,153793470.0,78120830.0,166910620.0,201587620.0,105373780.0,110673730.0,45338730.0,131914070.0,1906639100.0,158487740.0,112157760.0,125367740.0,136941630.0,95518184.0,227501840.0,64020650.0,151728160.0,81904936.0,93160216.0,99449350.0,125387304.0,332069980.0,84223860.0,135165070.0,145589760.0,89583630.0,100572030.0,100823280.0,84184250.0,60865700.0,90351120.0,362819700.0,87650880.0,87846640.0,56651360.0,107920850.0,76796216.0,110930990.0,514935460.0,103876504.0,93186580.0,116479710.0,300237280.0,46850948.0,143543410.0,122639730.0,126919660.0,133438990.0,328854370.0,127010170.0,78943870.0,275756670.0,108456770.0,251999470.0,224582880.0,65074616.0,104979590.0,122542310.0,103600230.0,101624230.0,114799900.0,247452210.0,137358100.0,125727200.0,138057550.0,104491070.0,70584660.0,77253380.0,112826780.0,120639590.0,128703840.0,93863544.0,159654450.0,141452350.0,274409950.0,102693560.0,226816100.0,214489520.0,84627384.0,63941132.0,83276696.0,59306416.0,95793350.0,97138530.0,109930670.0,81163130.0,71914344.0,129095450.0,94769256.0,57460800.0,100512170.0,70987496.0,85093360.0,86233260.0,99843176.0,101501390.0,143300300.0,64805096.0,122478130.0,22592322.0,70645440.0,330577060.0,173949550.0,89555320.0,114850640.0,64686964.0,75196870.0,122780230.0,105577896.0,108401380.0,79986860.0,124280240.0,143060580.0,176160100.0,166410270.0,100347416.0,118310856.0,140926720.0,352116500.0,320394880.0,686043700.0,155510910.0,94487490.0,81552350.0,130098490.0,103792170.0,35842748.0,232687410.0,45229960.0,192181660.0,122861816.0,107111960.0,363504320.0,111834100.0,122364530.0,153787380.0,113546840.0,113141250.0,320554050.0,378002940.0,80382440.0,153116420.0,70618480.0,157710820.0,102684430.0,108095380.0,137134880.0,117507750.0,152732460.0,102970370.0,92666184.0,694961400.0,86364936.0,107402696.0,97384520.0,150793780.0,92713144.0,130695256.0,85760200.0,89749550.0,6196774000.0,68428830.0,84317520.0,197643500.0,48946260.0,109050030.0,126658664.0,113251020.0,115429760.0,};
 8017706:	494b      	ldr	r1, [pc, #300]	; (8017834 <invoke+0x22cc>)
 8017708:	f50d 50e5 	add.w	r0, sp, #7328	; 0x1ca0
 801770c:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8017710:	f011 fb25 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[25088];//gradients
for(int i = 0; i < 240; i++) v11_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_1_bias_QAS[i]);
 8017714:	4b48      	ldr	r3, [pc, #288]	; (8017838 <invoke+0x22d0>)
 8017716:	4638      	mov	r0, r7
 8017718:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8017808 <invoke+0x22a0>
 801771c:	6819      	ldr	r1, [r3, #0]
fptr = (float*)&buffer0[25088];//gradients
 801771e:	f8cb 7000 	str.w	r7, [fp]
 8017722:	3904      	subs	r1, #4
for(int i = 0; i < 240; i++) v11_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_1_bias_QAS[i]);
 8017724:	ecb0 7a01 	vldmia	r0!, {s14}
 8017728:	ecf5 7a01 	vldmia	r5!, {s15}
 801772c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017730:	42b0      	cmp	r0, r6
 8017732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017736:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801773a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801773e:	ee17 3a90 	vmov	r3, s15
 8017742:	eba2 0303 	sub.w	r3, r2, r3
 8017746:	600b      	str	r3, [r1, #0]
 8017748:	d1ec      	bne.n	8017724 <invoke+0x21bc>
/* layer 132:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight((float*)&buffer0[86528],4,4,240,v11_conv_1_weight,NULL,(float*)&buffer0[25088],8,8,240,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 801774a:	4b3c      	ldr	r3, [pc, #240]	; (801783c <invoke+0x22d4>)
 801774c:	25f0      	movs	r5, #240	; 0xf0
 801774e:	4f38      	ldr	r7, [pc, #224]	; (8017830 <invoke+0x22c8>)
 8017750:	2008      	movs	r0, #8
 8017752:	681b      	ldr	r3, [r3, #0]
 8017754:	2204      	movs	r2, #4
 8017756:	2600      	movs	r6, #0
 8017758:	2101      	movs	r1, #1
 801775a:	9300      	str	r3, [sp, #0]
 801775c:	462b      	mov	r3, r5
 801775e:	9107      	str	r1, [sp, #28]
 8017760:	4611      	mov	r1, r2
 8017762:	9003      	str	r0, [sp, #12]
 8017764:	eddf 0a20 	vldr	s1, [pc, #128]	; 80177e8 <invoke+0x2280>
 8017768:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80177ec <invoke+0x2284>
 801776c:	9406      	str	r4, [sp, #24]
 801776e:	9702      	str	r7, [sp, #8]
 8017770:	9608      	str	r6, [sp, #32]
 8017772:	9601      	str	r6, [sp, #4]
 8017774:	e9cd 0504 	strd	r0, r5, [sp, #16]
 8017778:	f507 4070 	add.w	r0, r7, #61440	; 0xf000
 801777c:	f00b f99a 	bl	8022ab4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight>
/* layer 133:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[23168],15360,(float*)&buffer0[25088]);
 8017780:	463a      	mov	r2, r7
 8017782:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 8017786:	f5a7 60f0 	sub.w	r0, r7, #1920	; 0x780
 801778a:	f00b ff1f 	bl	80235cc <where_zeros_inplace_bit>
/* layer 134:MUL */
fptr = &buffer0[25088];
fptr2 = scales30;
 801778e:	4a2c      	ldr	r2, [pc, #176]	; (8017840 <invoke+0x22d8>)
 8017790:	4b19      	ldr	r3, [pc, #100]	; (80177f8 <invoke+0x2290>)
 8017792:	4638      	mov	r0, r7
 8017794:	f502 7170 	add.w	r1, r2, #960	; 0x3c0
 8017798:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801779a:	601a      	str	r2, [r3, #0]
 801779c:	4602      	mov	r2, r0
 801779e:	4b28      	ldr	r3, [pc, #160]	; (8017840 <invoke+0x22d8>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80177a0:	ecb3 7a01 	vldmia	r3!, {s14}
 80177a4:	edd2 7a00 	vldr	s15, [r2]
 80177a8:	4299      	cmp	r1, r3
 80177aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80177ae:	ece2 7a01 	vstmia	r2!, {s15}
 80177b2:	d1f5      	bne.n	80177a0 <invoke+0x2238>
 80177b4:	f500 7070 	add.w	r0, r0, #960	; 0x3c0
for(int hw = 0; hw < 64; hw++){
 80177b8:	42a8      	cmp	r0, r5
 80177ba:	d1ef      	bne.n	801779c <invoke+0x2234>
}
/* layer 135:SUM */
sum_4D_exclude((float*)&buffer0[25088],1,8,8,240,3,(float*)&buffer0[23168]);
 80177bc:	4f21      	ldr	r7, [pc, #132]	; (8017844 <invoke+0x22dc>)
 80177be:	2308      	movs	r3, #8
 80177c0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80177c2:	2203      	movs	r2, #3
 80177c4:	20f0      	movs	r0, #240	; 0xf0
 80177c6:	9702      	str	r7, [sp, #8]
 80177c8:	9201      	str	r2, [sp, #4]
 80177ca:	2101      	movs	r1, #1
 80177cc:	461a      	mov	r2, r3
 80177ce:	9000      	str	r0, [sp, #0]
 80177d0:	f8cb 5000 	str.w	r5, [fp]
 80177d4:	f507 60f0 	add.w	r0, r7, #1920	; 0x780
 80177d8:	f00a fc26 	bl	8022028 <sum_4D_exclude>
/* layer 136:BIAS_UPDATE */
const float v11_conv_0_bias_QAS[240] = {222053550.0,238249230.0,42329590.0,334853570.0,244787970.0,187087220.0,252697920.0,214233280.0,244313620.0,216889570.0,550981060.0,157574820.0,376055800.0,169615070.0,633696800.0,183249020.0,173189730.0,156033260.0,451611300.0,717515900.0,233444640.0,120407730.0,264770880.0,210556210.0,277143550.0,222676300.0,467064580.0,260657680.0,515243970.0,334925600.0,63610550.0,191211940.0,322718080.0,282833630.0,356672160.0,503605920.0,379796740.0,264762100.0,303439940.0,168188670.0,946538050.0,246090620.0,255942770.0,433751040.0,194935890.0,447735900.0,335057900.0,190451890.0,175017390.0,594128300.0,278718900.0,202936320.0,161872020.0,109231010.0,375647140.0,2194942000.0,167079700.0,406403970.0,374617540.0,128290840.0,197049180.0,291071870.0,299988450.0,232603550.0,395654620.0,496277120.0,183359900.0,287347700.0,190623520.0,342361060.0,107304770.0,225165010.0,234340910.0,1113314000.0,311237950.0,260575700.0,60788068.0,124534180.0,174860020.0,273796320.0,188689420.0,186112640.0,293580060.0,251349010.0,150670850.0,150847970.0,101516240.0,415562530.0,248355820.0,239681020.0,69158320.0,365116900.0,238008820.0,178186620.0,114276780.0,291710270.0,389046300.0,236874450.0,209619100.0,481769150.0,100649240.0,323922140.0,363505920.0,345436540.0,238355440.0,138547300.0,191461700.0,290883040.0,353903780.0,409517400.0,357018530.0,107448344.0,154399970.0,300423330.0,114199710.0,317265540.0,140985090.0,361069100.0,85341464.0,728871900.0,517906530.0,160144880.0,479543970.0,195112770.0,558428000.0,401075230.0,132034840.0,148002030.0,344508220.0,212592830.0,369757500.0,214354340.0,362561020.0,292036860.0,364706600.0,459363970.0,376638620.0,179853820.0,198257420.0,139451140.0,270904420.0,394561800.0,298892900.0,188446560.0,259890580.0,296260860.0,441818560.0,61723972.0,182898480.0,128629410.0,154542020.0,192442610.0,274891940.0,531862140.0,261821000.0,178555650.0,185288380.0,134832880.0,558778940.0,760331140.0,188252060.0,215739570.0,250051870.0,439624130.0,283744030.0,223087940.0,224839870.0,184522850.0,232627410.0,375074600.0,129570296.0,232125470.0,409374340.0,278790460.0,222788240.0,294334460.0,168461860.0,196347580.0,122758456.0,174988850.0,338849120.0,203318580.0,219040940.0,249616060.0,254826530.0,123540730.0,148026110.0,222169070.0,322438340.0,318081180.0,279756450.0,249204690.0,263394930.0,277079500.0,286754080.0,316824350.0,151333900.0,1401044400.0,654861760.0,338289120.0,567904900.0,119817010.0,251501280.0,306107400.0,381583300.0,534466880.0,326682370.0,499156540.0,255604020.0,223444800.0,218008660.0,210210370.0,267794180.0,457032100.0,227650420.0,445688830.0,86923090.0,234123620.0,548293760.0,258038320.0,223319740.0,195635200.0,733549900.0,109024990.0,303095500.0,379993820.0,211956530.0,252265330.0,408614100.0,392735700.0,242124930.0,1553785600.0,112253300.0,136019570.0,504035550.0,114972200.0,270072700.0,426348930.0,303208580.0,214769120.0,};
 80177dc:	f242 0060 	movw	r0, #8288	; 0x2060
 80177e0:	e032      	b.n	8017848 <invoke+0x22e0>
 80177e2:	bf00      	nop
 80177e4:	20004e20 	.word	0x20004e20
 80177e8:	7f7fffff 	.word	0x7f7fffff
 80177ec:	ff7fffff 	.word	0xff7fffff
 80177f0:	200139dc 	.word	0x200139dc
 80177f4:	08044958 	.word	0x08044958
 80177f8:	2003cfc8 	.word	0x2003cfc8
 80177fc:	200133dc 	.word	0x200133dc
 8017800:	0802eee0 	.word	0x0802eee0
 8017804:	20004e14 	.word	0x20004e14
 8017808:	39d1b717 	.word	0x39d1b717
 801780c:	20004e18 	.word	0x20004e18
 8017810:	200199dc 	.word	0x200199dc
 8017814:	2001331c 	.word	0x2001331c
 8017818:	080447d8 	.word	0x080447d8
 801781c:	0802f4e0 	.word	0x0802f4e0
 8017820:	20004e0c 	.word	0x20004e0c
 8017824:	20004e10 	.word	0x20004e10
 8017828:	2002213c 	.word	0x2002213c
 801782c:	08044418 	.word	0x08044418
 8017830:	2001313c 	.word	0x2001313c
 8017834:	0802f660 	.word	0x0802f660
 8017838:	20004e04 	.word	0x20004e04
 801783c:	20004e08 	.word	0x20004e08
 8017840:	08044058 	.word	0x08044058
 8017844:	200129bc 	.word	0x200129bc
 8017848:	49c7      	ldr	r1, [pc, #796]	; (8017b68 <invoke+0x2600>)
 801784a:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 801784e:	4468      	add	r0, sp
 8017850:	f242 0560 	movw	r5, #8288	; 0x2060
 8017854:	f011 fa83 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[23168];//gradients
for(int i = 0; i < 240; i++) v11_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_0_bias_QAS[i]);
 8017858:	4bc4      	ldr	r3, [pc, #784]	; (8017b6c <invoke+0x2604>)
 801785a:	4638      	mov	r0, r7
 801785c:	446d      	add	r5, sp
 801785e:	6819      	ldr	r1, [r3, #0]
 8017860:	f507 7670 	add.w	r6, r7, #960	; 0x3c0
 8017864:	eddf 6ac2 	vldr	s13, [pc, #776]	; 8017b70 <invoke+0x2608>
 8017868:	3904      	subs	r1, #4
fptr = (float*)&buffer0[23168];//gradients
 801786a:	f8cb 7000 	str.w	r7, [fp]
for(int i = 0; i < 240; i++) v11_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_0_bias_QAS[i]);
 801786e:	ecb0 7a01 	vldmia	r0!, {s14}
 8017872:	ecf5 7a01 	vldmia	r5!, {s15}
 8017876:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801787a:	4286      	cmp	r6, r0
 801787c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017880:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017884:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017888:	ee17 3a90 	vmov	r3, s15
 801788c:	eba2 0303 	sub.w	r3, r2, r3
 8017890:	600b      	str	r3, [r1, #0]
 8017892:	d1ec      	bne.n	801786e <invoke+0x2306>
/* layer 137:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[25088],8,8,240,(q7_t*)v11_conv_0_weight,(q7_t*)v11_conv_0_weightFlash,24,NULL,(float*)&buffer0[86528],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017894:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017896:	2008      	movs	r0, #8
 8017898:	f8df 82fc 	ldr.w	r8, [pc, #764]	; 8017b98 <invoke+0x2630>
 801789c:	2301      	movs	r3, #1
 801789e:	9104      	str	r1, [sp, #16]
 80178a0:	2630      	movs	r6, #48	; 0x30
 80178a2:	4ab4      	ldr	r2, [pc, #720]	; (8017b74 <invoke+0x260c>)
 80178a4:	2500      	movs	r5, #0
 80178a6:	49b4      	ldr	r1, [pc, #720]	; (8017b78 <invoke+0x2610>)
 80178a8:	2718      	movs	r7, #24
 80178aa:	6812      	ldr	r2, [r2, #0]
 80178ac:	f508 5940 	add.w	r9, r8, #12288	; 0x3000
 80178b0:	6809      	ldr	r1, [r1, #0]
 80178b2:	eddf 0ab2 	vldr	s1, [pc, #712]	; 8017b7c <invoke+0x2614>
/* layer 138:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[20096],3072,(float*)&buffer0[86528]);
 80178b6:	46ca      	mov	sl, r9
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[25088],8,8,240,(q7_t*)v11_conv_0_weight,(q7_t*)v11_conv_0_weightFlash,24,NULL,(float*)&buffer0[86528],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80178b8:	9201      	str	r2, [sp, #4]
 80178ba:	4602      	mov	r2, r0
 80178bc:	9100      	str	r1, [sp, #0]
 80178be:	4601      	mov	r1, r0
 80178c0:	9309      	str	r3, [sp, #36]	; 0x24
 80178c2:	23f0      	movs	r3, #240	; 0xf0
 80178c4:	9005      	str	r0, [sp, #20]
 80178c6:	9503      	str	r5, [sp, #12]
where_zeros_inplace_bit((bool*)&buffer0[20096],3072,(float*)&buffer0[86528]);
 80178c8:	4645      	mov	r5, r8
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[25088],8,8,240,(q7_t*)v11_conv_0_weight,(q7_t*)v11_conv_0_weightFlash,24,NULL,(float*)&buffer0[86528],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80178ca:	9702      	str	r7, [sp, #8]
 80178cc:	ed9f 0aac 	vldr	s0, [pc, #688]	; 8017b80 <invoke+0x2618>
 80178d0:	9408      	str	r4, [sp, #32]
where_zeros_inplace_bit((bool*)&buffer0[20096],3072,(float*)&buffer0[86528]);
 80178d2:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[25088],8,8,240,(q7_t*)v11_conv_0_weight,(q7_t*)v11_conv_0_weightFlash,24,NULL,(float*)&buffer0[86528],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80178d6:	e9cd 0606 	strd	r0, r6, [sp, #24]
 80178da:	f5a8 4070 	sub.w	r0, r8, #61440	; 0xf000
 80178de:	f008 f871 	bl	801f9c4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>
where_zeros_inplace_bit((bool*)&buffer0[20096],3072,(float*)&buffer0[86528]);
 80178e2:	4642      	mov	r2, r8
 80178e4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80178e8:	48a6      	ldr	r0, [pc, #664]	; (8017b84 <invoke+0x261c>)
 80178ea:	f00b fe6f 	bl	80235cc <where_zeros_inplace_bit>
/* layer 139:DIV */
fptr3 = (float*)&buffer0[98816]; fptr2 = (float*)&buffer0[86528];
for(int i = 0; i < 3072; i++) *fptr3++ = *fptr2++ / 0.054952241480350494;
 80178ee:	a79c      	add	r7, pc, #624	; (adr r7, 8017b60 <invoke+0x25f8>)
 80178f0:	e9d7 6700 	ldrd	r6, r7, [r7]
 80178f4:	f855 0b04 	ldr.w	r0, [r5], #4
 80178f8:	f7ef fbc0 	bl	800707c <__aeabi_f2d>
 80178fc:	463b      	mov	r3, r7
 80178fe:	4632      	mov	r2, r6
 8017900:	f7ef fc14 	bl	800712c <__aeabi_dmul>
 8017904:	f7ef feea 	bl	80076dc <__aeabi_d2f>
 8017908:	4b9f      	ldr	r3, [pc, #636]	; (8017b88 <invoke+0x2620>)
 801790a:	f84a 0b04 	str.w	r0, [sl], #4
 801790e:	42ab      	cmp	r3, r5
 8017910:	d1f0      	bne.n	80178f4 <invoke+0x238c>
 8017912:	4a9d      	ldr	r2, [pc, #628]	; (8017b88 <invoke+0x2620>)
/* layer 140:MUL */
fptr = (float*)&buffer0[98816];fptr3 = (float*)&buffer0[86528];for(int i = 0; i < 3072; i++) fptr3[i] = 0.0381767563521862 * fptr[i];
 8017914:	464b      	mov	r3, r9
 8017916:	499d      	ldr	r1, [pc, #628]	; (8017b8c <invoke+0x2624>)
 8017918:	f8cb 2000 	str.w	r2, [fp]
 801791c:	600a      	str	r2, [r1, #0]
 801791e:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8017b90 <invoke+0x2628>
 8017922:	4a9c      	ldr	r2, [pc, #624]	; (8017b94 <invoke+0x262c>)
 8017924:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017926:	6011      	str	r1, [r2, #0]
 8017928:	ecf3 7a01 	vldmia	r3!, {s15}
 801792c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017930:	ece8 7a01 	vstmia	r8!, {s15}
 8017934:	4545      	cmp	r5, r8
 8017936:	d1f7      	bne.n	8017928 <invoke+0x23c0>
/* layer 141:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[19712],3072,(float*)&buffer0[86528]);
 8017938:	4a97      	ldr	r2, [pc, #604]	; (8017b98 <invoke+0x2630>)
 801793a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 801793e:	4897      	ldr	r0, [pc, #604]	; (8017b9c <invoke+0x2634>)
 8017940:	f00b fe44 	bl	80235cc <where_zeros_inplace_bit>
/* layer 142:MUL */
fptr = &buffer0[86528];
fptr2 = scales29;
 8017944:	4a96      	ldr	r2, [pc, #600]	; (8017ba0 <invoke+0x2638>)
 8017946:	4b91      	ldr	r3, [pc, #580]	; (8017b8c <invoke+0x2624>)
 8017948:	4893      	ldr	r0, [pc, #588]	; (8017b98 <invoke+0x2630>)
 801794a:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
 801794e:	601a      	str	r2, [r3, #0]
 8017950:	4602      	mov	r2, r0
 8017952:	4b93      	ldr	r3, [pc, #588]	; (8017ba0 <invoke+0x2638>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017954:	ecb3 7a01 	vldmia	r3!, {s14}
 8017958:	edd2 7a00 	vldr	s15, [r2]
 801795c:	4299      	cmp	r1, r3
 801795e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017962:	ece2 7a01 	vstmia	r2!, {s15}
 8017966:	d1f5      	bne.n	8017954 <invoke+0x23ec>
 8017968:	30c0      	adds	r0, #192	; 0xc0
for(int hw = 0; hw < 64; hw++){
 801796a:	4b87      	ldr	r3, [pc, #540]	; (8017b88 <invoke+0x2620>)
 801796c:	4298      	cmp	r0, r3
 801796e:	d1ef      	bne.n	8017950 <invoke+0x23e8>
}
/* layer 143:SUM */
sum_4D_exclude((float*)&buffer0[86528],1,8,8,48,3,(float*)&buffer0[19712]);
 8017970:	2030      	movs	r0, #48	; 0x30
 8017972:	2308      	movs	r3, #8
 8017974:	2203      	movs	r2, #3
 8017976:	4989      	ldr	r1, [pc, #548]	; (8017b9c <invoke+0x2634>)
 8017978:	9000      	str	r0, [sp, #0]
 801797a:	4887      	ldr	r0, [pc, #540]	; (8017b98 <invoke+0x2630>)
 801797c:	9102      	str	r1, [sp, #8]
 801797e:	2101      	movs	r1, #1
 8017980:	f500 5540 	add.w	r5, r0, #12288	; 0x3000
 8017984:	9201      	str	r2, [sp, #4]
 8017986:	461a      	mov	r2, r3
 8017988:	f8cb 5000 	str.w	r5, [fp]
 801798c:	ad48      	add	r5, sp, #288	; 0x120
 801798e:	f00a fb4b 	bl	8022028 <sum_4D_exclude>
/* layer 144:BIAS_UPDATE */
const float v10_conv_2_bias_QAS[48] = {576984500.0,389407400.0,59698172.0,257143000.0,163044690.0,395011680.0,497028600.0,342989300.0,379091260.0,276234370.0,121533540.0,131055270.0,55527044.0,83971040.0,51497524.0,200109470.0,186422500.0,71635896.0,512487360.0,66350476.0,412828100.0,127238440.0,75970530.0,729505400.0,290650850.0,356379070.0,305478050.0,364946430.0,79329816.0,28634610.0,304265300.0,137598180.0,449954780.0,41008460.0,66146290.0,151813570.0,632065300.0,296810370.0,201276270.0,138420270.0,258529490.0,316172670.0,228946190.0,59856908.0,421134560.0,118707160.0,213282690.0,46290260.0,};
 8017992:	4984      	ldr	r1, [pc, #528]	; (8017ba4 <invoke+0x263c>)
 8017994:	a848      	add	r0, sp, #288	; 0x120
 8017996:	22c0      	movs	r2, #192	; 0xc0
 8017998:	f011 f9e1 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[19712];//gradients
for(int i = 0; i < 48; i++) v10_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_2_bias_QAS[i]);
 801799c:	4b82      	ldr	r3, [pc, #520]	; (8017ba8 <invoke+0x2640>)
 801799e:	487f      	ldr	r0, [pc, #508]	; (8017b9c <invoke+0x2634>)
 80179a0:	6819      	ldr	r1, [r3, #0]
 80179a2:	f100 06c0 	add.w	r6, r0, #192	; 0xc0
 80179a6:	eddf 6a72 	vldr	s13, [pc, #456]	; 8017b70 <invoke+0x2608>
 80179aa:	3904      	subs	r1, #4
 80179ac:	ecb0 7a01 	vldmia	r0!, {s14}
 80179b0:	ecf5 7a01 	vldmia	r5!, {s15}
 80179b4:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80179b8:	4286      	cmp	r6, r0
 80179ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80179be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80179c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80179c6:	ee17 3a90 	vmov	r3, s15
 80179ca:	eba2 0303 	sub.w	r3, r2, r3
 80179ce:	600b      	str	r3, [r1, #0]
 80179d0:	d1ec      	bne.n	80179ac <invoke+0x2444>
/* layer 145:CAST */
fptr = (float*)&buffer0[98816];
int8ptr = (int8_t*)&buffer0[16640];
 80179d2:	4d76      	ldr	r5, [pc, #472]	; (8017bac <invoke+0x2644>)
fptr = (float*)&buffer0[98816];
 80179d4:	4b6c      	ldr	r3, [pc, #432]	; (8017b88 <invoke+0x2620>)
int8ptr = (int8_t*)&buffer0[16640];
 80179d6:	4976      	ldr	r1, [pc, #472]	; (8017bb0 <invoke+0x2648>)
 80179d8:	f605 32ff 	addw	r2, r5, #3071	; 0xbff
fptr = (float*)&buffer0[98816];
 80179dc:	f8cb 3000 	str.w	r3, [fp]
 80179e0:	1e6b      	subs	r3, r5, #1
int8ptr = (int8_t*)&buffer0[16640];
 80179e2:	600d      	str	r5, [r1, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 80179e4:	f913 1f01 	ldrsb.w	r1, [r3, #1]!
 80179e8:	ee07 1a90 	vmov	s15, r1
 80179ec:	429a      	cmp	r2, r3
 80179ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80179f2:	ece9 7a01 	vstmia	r9!, {s15}
 80179f6:	d1f5      	bne.n	80179e4 <invoke+0x247c>
/* layer 146:STRIDED_SLICE */
const uint16_t begin0[] = {0, 0, 0, 0};
 80179f8:	f245 12e0 	movw	r2, #20960	; 0x51e0
const uint16_t end0[] = {1, 24, 8, 8};
const uint16_t strides0[] = {1};
 80179fc:	f245 1ee0 	movw	lr, #20960	; 0x51e0
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a00:	496c      	ldr	r1, [pc, #432]	; (8017bb4 <invoke+0x264c>)
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a02:	2608      	movs	r6, #8
const uint16_t end0[] = {1, 24, 8, 8};
 8017a04:	4b6c      	ldr	r3, [pc, #432]	; (8017bb8 <invoke+0x2650>)
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a06:	446a      	add	r2, sp
const uint16_t strides0[] = {1};
 8017a08:	486c      	ldr	r0, [pc, #432]	; (8017bbc <invoke+0x2654>)
 8017a0a:	44ee      	add	lr, sp
 8017a0c:	2701      	movs	r7, #1
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a0e:	eb02 0c01 	add.w	ip, r2, r1
 8017a12:	f04f 0800 	mov.w	r8, #0
const uint16_t end0[] = {1, 24, 8, 8};
 8017a16:	441a      	add	r2, r3
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a18:	f04f 0918 	mov.w	r9, #24
const uint16_t strides0[] = {1};
 8017a1c:	4486      	add	lr, r0
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a1e:	9504      	str	r5, [sp, #16]
/* layer 147:GROUP_CONV */
const float v11_conv_0_weight_QAS[240] = {670546.0,719452.8,127824.73,1011173.6,739198.1,564956.4,763084.2,646930.75,737765.94,654952.06,1663824.4,475836.38,1135594.0,512194.9,1913605.2,553366.06,522989.47,471181.28,1363752.8,2166717.8,704944.2,363601.1,799541.56,635826.94,836904.0,672426.6,1410417.8,787120.8,1555907.4,1011391.1,192087.9,577412.06,974527.6,854086.44,1077060.4,1520763.4,1146890.6,799515.06,916312.5,507887.53,2858307.5,743131.9,772882.94,1309819.2,588657.44,1352049.9,1011790.5,575116.75,528508.56,1794118.4,841661.06,612816.75,488812.84,329850.2,1134360.0,6628174.0,504538.7,1227237.9,1131250.9,387406.12,595039.0,878963.94,905889.8,702404.3,1194777.6,1498632.2,553700.9,867717.94,575635.1,1033844.3,324033.44,679941.75,707650.7,3361929.0,939860.4,786873.25,183564.7,376061.94,528033.4,826796.06,569794.7,562013.44,886537.94,759010.9,454988.1,455522.97,306553.56,1254894.5,749972.2,723776.44,208840.78,1102561.2,718726.9,538078.8,345087.2,880891.7,1174822.0,715301.3,632997.0,1454821.9,303935.44,978163.5,1097696.6,1043131.56,719773.56,418378.0,578166.2,878393.6,1068700.5,1236639.6,1078106.2,324467.0,466249.2,907203.0,344854.44,958062.25,425739.53,1090337.9,257709.8,2201009.8,1563947.8,483597.34,1448102.4,589191.56,1686312.6,1211146.5,398712.06,446928.97,1040328.25,641976.94,1116574.9,647296.3,1094843.2,881877.94,1101322.4,1387163.8,1137354.1,543113.3,598687.6,421107.44,818063.3,1191477.5,902581.56,569061.4,784804.25,894633.44,1334181.1,186390.89,552307.44,388428.53,466678.06,581128.4,830104.6,1606090.1,790633.6,539193.25,559524.44,407161.47,1687372.0,2296009.0,568473.94,651479.4,755093.94,1327554.4,856835.8,673669.5,678960.0,557212.7,702476.4,1132631.0,391269.75,700960.6,1236207.8,841877.2,672764.5,888816.2,508712.5,592920.44,370699.66,528422.4,1023239.4,613971.06,661448.6,753777.9,769512.06,373061.97,447001.66,670894.75,973682.8,960525.2,844794.25,752535.56,795386.56,836710.44,865925.25,956729.94,456990.38,4230802.0,1977518.0,1021548.2,1714930.2,361817.28,759470.7,924367.44,1152285.9,1613955.8,986498.7,1507327.5,771859.8,674747.2,658331.4,634782.5,808671.2,1380122.1,687447.0,1345868.2,262485.9,706994.56,1655709.5,779210.94,674369.5,590769.1,2215136.5,329228.1,915272.25,1147485.9,640055.5,761777.9,1233912.0,1185963.1,731156.44,4692042.5,338976.75,410744.97,1522060.9,347187.2,815551.8,1287466.9,915613.8,648548.7,};
 8017a20:	f242 4a20 	movw	sl, #9248	; 0x2420
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a24:	f8cd e00c 	str.w	lr, [sp, #12]
const uint16_t end0[] = {1, 24, 8, 8};
 8017a28:	f04f 1e08 	mov.w	lr, #524296	; 0x80008
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a2c:	9705      	str	r7, [sp, #20]
const float v11_conv_0_weight_QAS[240] = {670546.0,719452.8,127824.73,1011173.6,739198.1,564956.4,763084.2,646930.75,737765.94,654952.06,1663824.4,475836.38,1135594.0,512194.9,1913605.2,553366.06,522989.47,471181.28,1363752.8,2166717.8,704944.2,363601.1,799541.56,635826.94,836904.0,672426.6,1410417.8,787120.8,1555907.4,1011391.1,192087.9,577412.06,974527.6,854086.44,1077060.4,1520763.4,1146890.6,799515.06,916312.5,507887.53,2858307.5,743131.9,772882.94,1309819.2,588657.44,1352049.9,1011790.5,575116.75,528508.56,1794118.4,841661.06,612816.75,488812.84,329850.2,1134360.0,6628174.0,504538.7,1227237.9,1131250.9,387406.12,595039.0,878963.94,905889.8,702404.3,1194777.6,1498632.2,553700.9,867717.94,575635.1,1033844.3,324033.44,679941.75,707650.7,3361929.0,939860.4,786873.25,183564.7,376061.94,528033.4,826796.06,569794.7,562013.44,886537.94,759010.9,454988.1,455522.97,306553.56,1254894.5,749972.2,723776.44,208840.78,1102561.2,718726.9,538078.8,345087.2,880891.7,1174822.0,715301.3,632997.0,1454821.9,303935.44,978163.5,1097696.6,1043131.56,719773.56,418378.0,578166.2,878393.6,1068700.5,1236639.6,1078106.2,324467.0,466249.2,907203.0,344854.44,958062.25,425739.53,1090337.9,257709.8,2201009.8,1563947.8,483597.34,1448102.4,589191.56,1686312.6,1211146.5,398712.06,446928.97,1040328.25,641976.94,1116574.9,647296.3,1094843.2,881877.94,1101322.4,1387163.8,1137354.1,543113.3,598687.6,421107.44,818063.3,1191477.5,902581.56,569061.4,784804.25,894633.44,1334181.1,186390.89,552307.44,388428.53,466678.06,581128.4,830104.6,1606090.1,790633.6,539193.25,559524.44,407161.47,1687372.0,2296009.0,568473.94,651479.4,755093.94,1327554.4,856835.8,673669.5,678960.0,557212.7,702476.4,1132631.0,391269.75,700960.6,1236207.8,841877.2,672764.5,888816.2,508712.5,592920.44,370699.66,528422.4,1023239.4,613971.06,661448.6,753777.9,769512.06,373061.97,447001.66,670894.75,973682.8,960525.2,844794.25,752535.56,795386.56,836710.44,865925.25,956729.94,456990.38,4230802.0,1977518.0,1021548.2,1714930.2,361817.28,759470.7,924367.44,1152285.9,1613955.8,986498.7,1507327.5,771859.8,674747.2,658331.4,634782.5,808671.2,1380122.1,687447.0,1345868.2,262485.9,706994.56,1655709.5,779210.94,674369.5,590769.1,2215136.5,329228.1,915272.25,1147485.9,640055.5,761777.9,1233912.0,1185963.1,731156.44,4692042.5,338976.75,410744.97,1522060.9,347187.2,815551.8,1287466.9,915613.8,648548.7,};
 8017a2e:	44ea      	add	sl, sp
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a30:	9600      	str	r6, [sp, #0]
 8017a32:	f8cd 9018 	str.w	r9, [sp, #24]
 8017a36:	e9cd c201 	strd	ip, r2, [sp, #4]
 8017a3a:	e9cd 6607 	strd	r6, r6, [sp, #28]
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a3e:	f8cc 8004 	str.w	r8, [ip, #4]
 8017a42:	f245 1ce0 	movw	ip, #20960	; 0x51e0
const uint16_t end0[] = {1, 24, 8, 8};
 8017a46:	f8c2 e004 	str.w	lr, [r2, #4]
 8017a4a:	f245 12e0 	movw	r2, #20960	; 0x51e0
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a4e:	44ec      	add	ip, sp
const uint16_t end0[] = {1, 24, 8, 8};
 8017a50:	446a      	add	r2, sp
const uint16_t begin0[] = {0, 0, 0, 0};
 8017a52:	f84c 8001 	str.w	r8, [ip, r1]
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a56:	4639      	mov	r1, r7
const uint16_t end0[] = {1, 24, 8, 8};
 8017a58:	f8df c180 	ldr.w	ip, [pc, #384]	; 8017bdc <invoke+0x2674>
 8017a5c:	f842 c003 	str.w	ip, [r2, r3]
const uint16_t strides0[] = {1};
 8017a60:	f245 1ce0 	movw	ip, #20960	; 0x51e0
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a64:	4633      	mov	r3, r6
 8017a66:	2230      	movs	r2, #48	; 0x30
const uint16_t strides0[] = {1};
 8017a68:	44ec      	add	ip, sp
 8017a6a:	f82c 7000 	strh.w	r7, [ip, r0]
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8017a6e:	4846      	ldr	r0, [pc, #280]	; (8017b88 <invoke+0x2620>)
 8017a70:	f00a f984 	bl	8021d7c <strided_slice_4Dto4D>
const float v11_conv_0_weight_QAS[240] = {670546.0,719452.8,127824.73,1011173.6,739198.1,564956.4,763084.2,646930.75,737765.94,654952.06,1663824.4,475836.38,1135594.0,512194.9,1913605.2,553366.06,522989.47,471181.28,1363752.8,2166717.8,704944.2,363601.1,799541.56,635826.94,836904.0,672426.6,1410417.8,787120.8,1555907.4,1011391.1,192087.9,577412.06,974527.6,854086.44,1077060.4,1520763.4,1146890.6,799515.06,916312.5,507887.53,2858307.5,743131.9,772882.94,1309819.2,588657.44,1352049.9,1011790.5,575116.75,528508.56,1794118.4,841661.06,612816.75,488812.84,329850.2,1134360.0,6628174.0,504538.7,1227237.9,1131250.9,387406.12,595039.0,878963.94,905889.8,702404.3,1194777.6,1498632.2,553700.9,867717.94,575635.1,1033844.3,324033.44,679941.75,707650.7,3361929.0,939860.4,786873.25,183564.7,376061.94,528033.4,826796.06,569794.7,562013.44,886537.94,759010.9,454988.1,455522.97,306553.56,1254894.5,749972.2,723776.44,208840.78,1102561.2,718726.9,538078.8,345087.2,880891.7,1174822.0,715301.3,632997.0,1454821.9,303935.44,978163.5,1097696.6,1043131.56,719773.56,418378.0,578166.2,878393.6,1068700.5,1236639.6,1078106.2,324467.0,466249.2,907203.0,344854.44,958062.25,425739.53,1090337.9,257709.8,2201009.8,1563947.8,483597.34,1448102.4,589191.56,1686312.6,1211146.5,398712.06,446928.97,1040328.25,641976.94,1116574.9,647296.3,1094843.2,881877.94,1101322.4,1387163.8,1137354.1,543113.3,598687.6,421107.44,818063.3,1191477.5,902581.56,569061.4,784804.25,894633.44,1334181.1,186390.89,552307.44,388428.53,466678.06,581128.4,830104.6,1606090.1,790633.6,539193.25,559524.44,407161.47,1687372.0,2296009.0,568473.94,651479.4,755093.94,1327554.4,856835.8,673669.5,678960.0,557212.7,702476.4,1132631.0,391269.75,700960.6,1236207.8,841877.2,672764.5,888816.2,508712.5,592920.44,370699.66,528422.4,1023239.4,613971.06,661448.6,753777.9,769512.06,373061.97,447001.66,670894.75,973682.8,960525.2,844794.25,752535.56,795386.56,836710.44,865925.25,956729.94,456990.38,4230802.0,1977518.0,1021548.2,1714930.2,361817.28,759470.7,924367.44,1152285.9,1613955.8,986498.7,1507327.5,771859.8,674747.2,658331.4,634782.5,808671.2,1380122.1,687447.0,1345868.2,262485.9,706994.56,1655709.5,779210.94,674369.5,590769.1,2215136.5,329228.1,915272.25,1147485.9,640055.5,761777.9,1233912.0,1185963.1,731156.44,4692042.5,338976.75,410744.97,1522060.9,347187.2,815551.8,1287466.9,915613.8,648548.7,};
 8017a74:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8017a78:	4951      	ldr	r1, [pc, #324]	; (8017bc0 <invoke+0x2658>)
 8017a7a:	4650      	mov	r0, sl
 8017a7c:	f011 f96f 	bl	8028d5e <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[16640],8,8,24,weight_fp57,NULL,v11_conv_0_weight,1,1,5760,-FLT_MAX,FLT_MAX,(float*)sbuf,1,24, v11_conv_0_weight_QAS, lr);
 8017a80:	4a3d      	ldr	r2, [pc, #244]	; (8017b78 <invoke+0x2610>)
 8017a82:	4b50      	ldr	r3, [pc, #320]	; (8017bc4 <invoke+0x265c>)
 8017a84:	f44f 50b4 	mov.w	r0, #5760	; 0x1680
 8017a88:	6812      	ldr	r2, [r2, #0]
 8017a8a:	4631      	mov	r1, r6
 8017a8c:	ed9f 1a4e 	vldr	s2, [pc, #312]	; 8017bc8 <invoke+0x2660>
 8017a90:	9202      	str	r2, [sp, #8]
 8017a92:	4632      	mov	r2, r6
 8017a94:	681b      	ldr	r3, [r3, #0]
 8017a96:	eddf 0a39 	vldr	s1, [pc, #228]	; 8017b7c <invoke+0x2614>
 8017a9a:	9300      	str	r3, [sp, #0]
 8017a9c:	464b      	mov	r3, r9
 8017a9e:	9707      	str	r7, [sp, #28]
 8017aa0:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8017b80 <invoke+0x2618>
 8017aa4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8017aa8:	f8cd 9020 	str.w	r9, [sp, #32]
 8017aac:	f8cd 8004 	str.w	r8, [sp, #4]
 8017ab0:	e9cd 7703 	strd	r7, r7, [sp, #12]
 8017ab4:	e9cd 0405 	strd	r0, r4, [sp, #20]
 8017ab8:	483c      	ldr	r0, [pc, #240]	; (8017bac <invoke+0x2644>)
 8017aba:	f002 fafd 	bl	801a0b8 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
/* layer 148:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[86528],8,8,48,(q7_t*)v10_conv_2_weight,NULL,(float*)&buffer0[16640],8,8,192,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017abe:	4b43      	ldr	r3, [pc, #268]	; (8017bcc <invoke+0x2664>)
 8017ac0:	20c0      	movs	r0, #192	; 0xc0
 8017ac2:	9707      	str	r7, [sp, #28]
 8017ac4:	681f      	ldr	r7, [r3, #0]
 8017ac6:	4632      	mov	r2, r6
 8017ac8:	4631      	mov	r1, r6
 8017aca:	2330      	movs	r3, #48	; 0x30
 8017acc:	9604      	str	r6, [sp, #16]
 8017ace:	9603      	str	r6, [sp, #12]
 8017ad0:	9502      	str	r5, [sp, #8]
 8017ad2:	9005      	str	r0, [sp, #20]
 8017ad4:	eddf 0a29 	vldr	s1, [pc, #164]	; 8017b7c <invoke+0x2614>
 8017ad8:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8017b80 <invoke+0x2618>
 8017adc:	f8cd 8004 	str.w	r8, [sp, #4]
 8017ae0:	9406      	str	r4, [sp, #24]
 8017ae2:	9700      	str	r7, [sp, #0]
 8017ae4:	482c      	ldr	r0, [pc, #176]	; (8017b98 <invoke+0x2630>)
 8017ae6:	f007 f9b7 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 149:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[15104],12288,(float*)&buffer0[16640]);
 8017aea:	4a30      	ldr	r2, [pc, #192]	; (8017bac <invoke+0x2644>)
 8017aec:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8017af0:	f5a2 60c0 	sub.w	r0, r2, #1536	; 0x600
/* layer 150:MUL */
fptr = &buffer0[16640];
fptr2 = scales28;
 8017af4:	4615      	mov	r5, r2
where_zeros_inplace_bit((bool*)&buffer0[15104],12288,(float*)&buffer0[16640]);
 8017af6:	f00b fd69 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales28;
 8017afa:	4a35      	ldr	r2, [pc, #212]	; (8017bd0 <invoke+0x2668>)
 8017afc:	f505 4640 	add.w	r6, r5, #49152	; 0xc000
 8017b00:	4b22      	ldr	r3, [pc, #136]	; (8017b8c <invoke+0x2624>)
 8017b02:	4628      	mov	r0, r5
 8017b04:	f502 7140 	add.w	r1, r2, #768	; 0x300
 8017b08:	9611      	str	r6, [sp, #68]	; 0x44
 8017b0a:	601a      	str	r2, [r3, #0]
 8017b0c:	4602      	mov	r2, r0
 8017b0e:	4b30      	ldr	r3, [pc, #192]	; (8017bd0 <invoke+0x2668>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017b10:	ecb3 7a01 	vldmia	r3!, {s14}
 8017b14:	edd2 7a00 	vldr	s15, [r2]
 8017b18:	4299      	cmp	r1, r3
 8017b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017b1e:	ece2 7a01 	vstmia	r2!, {s15}
 8017b22:	d1f5      	bne.n	8017b10 <invoke+0x25a8>
 8017b24:	f500 7040 	add.w	r0, r0, #768	; 0x300
for(int hw = 0; hw < 64; hw++){
 8017b28:	42b0      	cmp	r0, r6
 8017b2a:	d1ef      	bne.n	8017b0c <invoke+0x25a4>
}
/* layer 151:SUM */
sum_4D_exclude((float*)&buffer0[16640],1,8,8,192,3,(float*)&buffer0[15104]);
 8017b2c:	2308      	movs	r3, #8
 8017b2e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8017b30:	2203      	movs	r2, #3
 8017b32:	20c0      	movs	r0, #192	; 0xc0
 8017b34:	4927      	ldr	r1, [pc, #156]	; (8017bd4 <invoke+0x266c>)
 8017b36:	9201      	str	r2, [sp, #4]
 8017b38:	461a      	mov	r2, r3
 8017b3a:	9102      	str	r1, [sp, #8]
 8017b3c:	2101      	movs	r1, #1
 8017b3e:	9000      	str	r0, [sp, #0]
 8017b40:	f8cb 6000 	str.w	r6, [fp]
 8017b44:	f50d 569d 	add.w	r6, sp, #5024	; 0x13a0
 8017b48:	4818      	ldr	r0, [pc, #96]	; (8017bac <invoke+0x2644>)
 8017b4a:	f00a fa6d 	bl	8022028 <sum_4D_exclude>
/* layer 152:BIAS_UPDATE */
const float v10_conv_1_bias_QAS[192] = {91498020.0,21703900.0,74548910.0,20367418.0,50317540.0,26126268.0,31789870.0,77352670.0,330807140.0,43109310.0,150408320.0,100646870.0,15095056.0,16704816.0,101405064.0,40953732.0,50770456.0,849581600.0,138668300.0,95600460.0,58561360.0,34244264.0,76390696.0,74299656.0,26127668.0,75969860.0,37016710.0,57564930.0,38139796.0,59333450.0,41273180.0,539932400.0,27564568.0,44924940.0,141521250.0,525426720.0,24957830.0,44320736.0,52234388.0,128723410.0,54619016.0,95084080.0,59555890.0,10127654.0,49914844.0,35753790.0,25564582.0,7.926462e+20,71134616.0,219250260.0,20063882.0,23685664.0,19783332.0,41921616.0,147659570.0,325859620.0,26529076.0,93842320.0,31472068.0,319382270.0,19002686.0,13319471.0,39225170.0,100210230.0,24215364.0,41917136.0,95148664.0,94530310.0,488316830.0,281061600.0,35070600.0,286875360.0,7.926462e+20,102254584.0,26417842.0,139680050.0,113340260.0,258821170.0,43446600.0,110207010.0,228261840.0,97286390.0,33967580.0,3.3137846e+18,96405100.0,225125940.0,23332618.0,37959870.0,17261586.0,414961470.0,46180284.0,64573024.0,34286850.0,96981620.0,674039500.0,18024324.0,98657020.0,76273630.0,99349336.0,26751442.0,35259310.0,30420076.0,43048730.0,190223440.0,61141180.0,22132840.0,7.926462e+20,14033916.0,54909504.0,1.2152945e+19,60782644.0,153244180.0,214885660.0,95203530.0,28061244.0,62447444.0,64206444.0,175626880.0,81514450.0,45761340.0,68010504.0,85956600.0,48007340.0,87339700.0,20565010.0,87345360.0,384014600.0,41866216.0,24324360.0,310756640.0,35422428.0,190334430.0,14539075.0,279499500.0,183014900.0,91942710.0,30690068.0,50796080.0,45597960.0,62931570.0,80521384.0,72409110.0,160230800.0,7.926462e+20,16303242.0,80481736.0,186633810.0,114596830.0,106177800.0,345116030.0,54160856.0,72475890.0,94240830.0,58295276.0,150437180.0,17037896.0,20385790.0,42254908.0,24926226.0,53126660.0,64769964.0,75218770.0,83778950.0,110935520.0,97568930.0,15854546.0,66931852.0,22687206.0,1226601700.0,52244000.0,14805831.0,591243970.0,98504376.0,90397460.0,34641444.0,42985644.0,126322130.0,31645788.0,465370240.0,7.926462e+20,55217080.0,63158904.0,236222200.0,29223000.0,66637012.0,68148130.0,44197010.0,70664260.0,30163060.0,146203980.0,15988247.0,73750160.0,};
 8017b4e:	4922      	ldr	r1, [pc, #136]	; (8017bd8 <invoke+0x2670>)
 8017b50:	f50d 509d 	add.w	r0, sp, #5024	; 0x13a0
 8017b54:	f44f 7240 	mov.w	r2, #768	; 0x300
 8017b58:	f011 f901 	bl	8028d5e <memcpy>
 8017b5c:	e040      	b.n	8017be0 <invoke+0x2678>
 8017b5e:	bf00      	nop
 8017b60:	36cc46dc 	.word	0x36cc46dc
 8017b64:	40323297 	.word	0x40323297
 8017b68:	0802fa20 	.word	0x0802fa20
 8017b6c:	20004df8 	.word	0x20004df8
 8017b70:	39d1b717 	.word	0x39d1b717
 8017b74:	20004e00 	.word	0x20004e00
 8017b78:	20004dfc 	.word	0x20004dfc
 8017b7c:	7f7fffff 	.word	0x7f7fffff
 8017b80:	ff7fffff 	.word	0xff7fffff
 8017b84:	20011dbc 	.word	0x20011dbc
 8017b88:	2002513c 	.word	0x2002513c
 8017b8c:	2003cfc8 	.word	0x2003cfc8
 8017b90:	3d1c5f3b 	.word	0x3d1c5f3b
 8017b94:	2003cfd4 	.word	0x2003cfd4
 8017b98:	2002213c 	.word	0x2002213c
 8017b9c:	20011c3c 	.word	0x20011c3c
 8017ba0:	08043f18 	.word	0x08043f18
 8017ba4:	0802fde0 	.word	0x0802fde0
 8017ba8:	20004df0 	.word	0x20004df0
 8017bac:	2001103c 	.word	0x2001103c
 8017bb0:	2003cfd8 	.word	0x2003cfd8
 8017bb4:	ffffaec0 	.word	0xffffaec0
 8017bb8:	ffffaec8 	.word	0xffffaec8
 8017bbc:	ffffaeb4 	.word	0xffffaeb4
 8017bc0:	0802fea0 	.word	0x0802fea0
 8017bc4:	20008410 	.word	0x20008410
 8017bc8:	3a51b717 	.word	0x3a51b717
 8017bcc:	20004df4 	.word	0x20004df4
 8017bd0:	08043c18 	.word	0x08043c18
 8017bd4:	20010a3c 	.word	0x20010a3c
 8017bd8:	08030260 	.word	0x08030260
 8017bdc:	00180001 	.word	0x00180001
fptr = (float*)&buffer0[15104];//gradients
for(int i = 0; i < 192; i++) v10_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_1_bias_QAS[i]);
 8017be0:	4bc9      	ldr	r3, [pc, #804]	; (8017f08 <invoke+0x29a0>)
 8017be2:	48ca      	ldr	r0, [pc, #808]	; (8017f0c <invoke+0x29a4>)
 8017be4:	6819      	ldr	r1, [r3, #0]
 8017be6:	f500 7740 	add.w	r7, r0, #768	; 0x300
 8017bea:	eddf 6ac9 	vldr	s13, [pc, #804]	; 8017f10 <invoke+0x29a8>
 8017bee:	3904      	subs	r1, #4
fptr = (float*)&buffer0[15104];//gradients
 8017bf0:	f8cb 0000 	str.w	r0, [fp]
for(int i = 0; i < 192; i++) v10_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_1_bias_QAS[i]);
 8017bf4:	ecb0 7a01 	vldmia	r0!, {s14}
 8017bf8:	ecf6 7a01 	vldmia	r6!, {s15}
 8017bfc:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017c00:	4287      	cmp	r7, r0
 8017c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017c06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017c0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017c0e:	ee17 3a90 	vmov	r3, s15
 8017c12:	eba2 0303 	sub.w	r3, r2, r3
 8017c16:	600b      	str	r3, [r1, #0]
 8017c18:	d1ec      	bne.n	8017bf4 <invoke+0x268c>
/* layer 153:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[16640],8,8,192,v10_conv_1_weight,NULL,(float*)&buffer0[16640],8,8,192,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8017c1a:	4bbe      	ldr	r3, [pc, #760]	; (8017f14 <invoke+0x29ac>)
 8017c1c:	2008      	movs	r0, #8
 8017c1e:	2200      	movs	r2, #0
 8017c20:	2101      	movs	r1, #1
 8017c22:	681b      	ldr	r3, [r3, #0]
 8017c24:	26c0      	movs	r6, #192	; 0xc0
 8017c26:	9502      	str	r5, [sp, #8]
 8017c28:	9300      	str	r3, [sp, #0]
 8017c2a:	4633      	mov	r3, r6
 8017c2c:	9208      	str	r2, [sp, #32]
 8017c2e:	9201      	str	r2, [sp, #4]
 8017c30:	4602      	mov	r2, r0
 8017c32:	9107      	str	r1, [sp, #28]
 8017c34:	4601      	mov	r1, r0
 8017c36:	9003      	str	r0, [sp, #12]
 8017c38:	eddf 0ab7 	vldr	s1, [pc, #732]	; 8017f18 <invoke+0x29b0>
 8017c3c:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 8017f1c <invoke+0x29b4>
 8017c40:	9406      	str	r4, [sp, #24]
 8017c42:	e9cd 0604 	strd	r0, r6, [sp, #16]
 8017c46:	48b6      	ldr	r0, [pc, #728]	; (8017f20 <invoke+0x29b8>)
 8017c48:	f00a faea 	bl	8022220 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 154:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[13568],12288,(float*)&buffer0[16640]);
 8017c4c:	4ab4      	ldr	r2, [pc, #720]	; (8017f20 <invoke+0x29b8>)
 8017c4e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8017c52:	f5a2 6040 	sub.w	r0, r2, #3072	; 0xc00
 8017c56:	f00b fcb9 	bl	80235cc <where_zeros_inplace_bit>
/* layer 155:MUL */
fptr = &buffer0[16640];
fptr2 = scales27;
 8017c5a:	4ab2      	ldr	r2, [pc, #712]	; (8017f24 <invoke+0x29bc>)
 8017c5c:	4bb2      	ldr	r3, [pc, #712]	; (8017f28 <invoke+0x29c0>)
 8017c5e:	48b0      	ldr	r0, [pc, #704]	; (8017f20 <invoke+0x29b8>)
 8017c60:	f502 7140 	add.w	r1, r2, #768	; 0x300
 8017c64:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8017c66:	601a      	str	r2, [r3, #0]
 8017c68:	4602      	mov	r2, r0
 8017c6a:	4bae      	ldr	r3, [pc, #696]	; (8017f24 <invoke+0x29bc>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017c6c:	ecb3 7a01 	vldmia	r3!, {s14}
 8017c70:	edd2 7a00 	vldr	s15, [r2]
 8017c74:	4299      	cmp	r1, r3
 8017c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017c7a:	ece2 7a01 	vstmia	r2!, {s15}
 8017c7e:	d1f5      	bne.n	8017c6c <invoke+0x2704>
 8017c80:	f500 7040 	add.w	r0, r0, #768	; 0x300
for(int hw = 0; hw < 64; hw++){
 8017c84:	42a8      	cmp	r0, r5
 8017c86:	d1ef      	bne.n	8017c68 <invoke+0x2700>
}
/* layer 156:SUM */
sum_4D_exclude((float*)&buffer0[16640],1,8,8,192,3,(float*)&buffer0[13568]);
 8017c88:	4fa8      	ldr	r7, [pc, #672]	; (8017f2c <invoke+0x29c4>)
 8017c8a:	2308      	movs	r3, #8
 8017c8c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8017c8e:	2203      	movs	r2, #3
 8017c90:	20c0      	movs	r0, #192	; 0xc0
 8017c92:	9702      	str	r7, [sp, #8]
 8017c94:	9201      	str	r2, [sp, #4]
 8017c96:	2101      	movs	r1, #1
 8017c98:	461a      	mov	r2, r3
 8017c9a:	9000      	str	r0, [sp, #0]
 8017c9c:	f8cb 5000 	str.w	r5, [fp]
 8017ca0:	f507 6040 	add.w	r0, r7, #3072	; 0xc00
 8017ca4:	f00a f9c0 	bl	8022028 <sum_4D_exclude>
/* layer 157:BIAS_UPDATE */
const float v10_conv_0_bias_QAS[192] = {1475223700.0,1030703360.0,816994900.0,512779230.0,2347524000.0,660836200.0,531277100.0,1150393100.0,1093105800.0,930657660.0,1174644100.0,1569000400.0,614608400.0,238872670.0,687180860.0,1450896600.0,1165788900.0,631683600.0,331118600.0,2059191600.0,576453700.0,1783982700.0,1080919000.0,1134233300.0,1000822700.0,706217660.0,2038128300.0,877797100.0,420611420.0,540037000.0,1291300400.0,1069388500.0,3233160200.0,1426606800.0,1734019000.0,793607800.0,1705975700.0,820450200.0,1467972600.0,1563580800.0,1639382700.0,1207545900.0,527852260.0,1098293100.0,1192724600.0,427076130.0,1026932500.0,4.2190073e+19,2782907000.0,379147230.0,747813440.0,2024572700.0,732507460.0,3235556400.0,1616138000.0,647234370.0,501706100.0,1485312600.0,93479270.0,855545300.0,662285060.0,689683200.0,1878082300.0,391809820.0,1131090600.0,1391837400.0,1121582500.0,1456275000.0,1049894140.0,898902800.0,647960100.0,1042980860.0,4.2190073e+19,1154471300.0,944551500.0,1879237600.0,1525937700.0,1369606500.0,723569400.0,1031477060.0,1823601200.0,334616930.0,508839520.0,1.0062653e+19,3225643000.0,1678289000.0,1146084500.0,1116367900.0,1023416960.0,240773890.0,851186600.0,768675300.0,2167447800.0,319047840.0,1249289700.0,1149507500.0,761708900.0,713539840.0,400350180.0,2352317400.0,1594127900.0,4629730000.0,1047818050.0,1866290800.0,1265541600.0,773695740.0,4.2190073e+19,2732557800.0,1945134000.0,9.496834e+18,1106979300.0,171058960.0,950375230.0,1286682500.0,727137600.0,1664550100.0,1629387900.0,1219778400.0,494477500.0,854450750.0,930129700.0,981427000.0,989852160.0,1155484500.0,453677760.0,651104640.0,673504200.0,1487471100.0,1002485300.0,1187815000.0,1635459100.0,1182514200.0,854215230.0,968733600.0,679369500.0,3393553000.0,1513275100.0,2469444900.0,983279400.0,183170540.0,638984400.0,1627245000.0,149853440.0,4.2190073e+19,780821600.0,1578438500.0,1005550300.0,387958200.0,818162500.0,616344400.0,685506200.0,519065180.0,682904450.0,1482624500.0,1451357200.0,891735040.0,472708900.0,1093981600.0,1768975600.0,1353452900.0,2043813400.0,1133310100.0,903940000.0,1340711300.0,77990610.0,464214430.0,2339695000.0,1046356900.0,830976640.0,822072200.0,869157760.0,722591300.0,661153200.0,636663740.0,1315949400.0,1828656500.0,565251140.0,628219800.0,1262477200.0,4.2190073e+19,993717060.0,2325293000.0,1867443300.0,155855520.0,1347042400.0,4613281000.0,1599269500.0,758371700.0,1108067000.0,1495697800.0,671200600.0,378001060.0,};
 8017ca8:	49a1      	ldr	r1, [pc, #644]	; (8017f30 <invoke+0x29c8>)
 8017caa:	f50d 50b5 	add.w	r0, sp, #5792	; 0x16a0
 8017cae:	f44f 7240 	mov.w	r2, #768	; 0x300
 8017cb2:	f011 f854 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[13568];//gradients
for(int i = 0; i < 192; i++) v10_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_0_bias_QAS[i]);
 8017cb6:	4b9f      	ldr	r3, [pc, #636]	; (8017f34 <invoke+0x29cc>)
 8017cb8:	4638      	mov	r0, r7
 8017cba:	f50d 55b5 	add.w	r5, sp, #5792	; 0x16a0
 8017cbe:	6819      	ldr	r1, [r3, #0]
 8017cc0:	f507 7640 	add.w	r6, r7, #768	; 0x300
 8017cc4:	eddf 6a92 	vldr	s13, [pc, #584]	; 8017f10 <invoke+0x29a8>
 8017cc8:	3904      	subs	r1, #4
fptr = (float*)&buffer0[13568];//gradients
 8017cca:	f8cb 7000 	str.w	r7, [fp]
for(int i = 0; i < 192; i++) v10_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_0_bias_QAS[i]);
 8017cce:	ecb0 7a01 	vldmia	r0!, {s14}
 8017cd2:	ecf5 7a01 	vldmia	r5!, {s15}
 8017cd6:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017cda:	4286      	cmp	r6, r0
 8017cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017ce0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017ce4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017ce8:	ee17 3a90 	vmov	r3, s15
 8017cec:	eba2 0303 	sub.w	r3, r2, r3
 8017cf0:	600b      	str	r3, [r1, #0]
 8017cf2:	d1ec      	bne.n	8017cce <invoke+0x2766>
/* layer 158:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[16640],8,8,192,(q7_t*)v10_conv_0_weight,(q7_t*)v10_conv_0_weightFlash,24,NULL,(float*)&buffer0[65792],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017cf4:	4a90      	ldr	r2, [pc, #576]	; (8017f38 <invoke+0x29d0>)
 8017cf6:	2008      	movs	r0, #8
 8017cf8:	4b90      	ldr	r3, [pc, #576]	; (8017f3c <invoke+0x29d4>)
 8017cfa:	2601      	movs	r6, #1
 8017cfc:	6812      	ldr	r2, [r2, #0]
 8017cfe:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	f04f 0c18 	mov.w	ip, #24
 8017d08:	f8df 8248 	ldr.w	r8, [pc, #584]	; 8017f54 <invoke+0x29ec>
 8017d0c:	4615      	mov	r5, r2
 8017d0e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017d10:	2700      	movs	r7, #0
 8017d12:	4602      	mov	r2, r0
 8017d14:	9301      	str	r3, [sp, #4]
 8017d16:	9104      	str	r1, [sp, #16]
 8017d18:	23c0      	movs	r3, #192	; 0xc0
 8017d1a:	4601      	mov	r1, r0
 8017d1c:	9500      	str	r5, [sp, #0]
 8017d1e:	9609      	str	r6, [sp, #36]	; 0x24
 8017d20:	f508 5940 	add.w	r9, r8, #12288	; 0x3000
 8017d24:	9005      	str	r0, [sp, #20]
/* layer 159:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[10496],3072,(float*)&buffer0[65792]);
 8017d26:	4645      	mov	r5, r8
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[16640],8,8,192,(q7_t*)v10_conv_0_weight,(q7_t*)v10_conv_0_weightFlash,24,NULL,(float*)&buffer0[65792],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017d28:	9408      	str	r4, [sp, #32]
where_zeros_inplace_bit((bool*)&buffer0[10496],3072,(float*)&buffer0[65792]);
 8017d2a:	46ca      	mov	sl, r9
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[16640],8,8,192,(q7_t*)v10_conv_0_weight,(q7_t*)v10_conv_0_weightFlash,24,NULL,(float*)&buffer0[65792],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017d2c:	eddf 0a7a 	vldr	s1, [pc, #488]	; 8017f18 <invoke+0x29b0>
 8017d30:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8017f1c <invoke+0x29b4>
where_zeros_inplace_bit((bool*)&buffer0[10496],3072,(float*)&buffer0[65792]);
 8017d34:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8017d38:	4e81      	ldr	r6, [pc, #516]	; (8017f40 <invoke+0x29d8>)
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[16640],8,8,192,(q7_t*)v10_conv_0_weight,(q7_t*)v10_conv_0_weightFlash,24,NULL,(float*)&buffer0[65792],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017d3a:	e9cd 0e06 	strd	r0, lr, [sp, #24]
 8017d3e:	e9cd c702 	strd	ip, r7, [sp, #8]
 8017d42:	f5a8 4040 	sub.w	r0, r8, #49152	; 0xc000
 8017d46:	f007 fe3d 	bl	801f9c4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>
 8017d4a:	4b7e      	ldr	r3, [pc, #504]	; (8017f44 <invoke+0x29dc>)
where_zeros_inplace_bit((bool*)&buffer0[10496],3072,(float*)&buffer0[65792]);
 8017d4c:	4642      	mov	r2, r8
 8017d4e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8017d52:	f5a8 4058 	sub.w	r0, r8, #55296	; 0xd800
 8017d56:	441e      	add	r6, r3
 8017d58:	f00b fc38 	bl	80235cc <where_zeros_inplace_bit>
/* layer 160:DIV */
fptr3 = (float*)&buffer0[78080]; fptr2 = (float*)&buffer0[65792];
for(int i = 0; i < 3072; i++) *fptr3++ = *fptr2++ / 0.03910466656088829;
 8017d5c:	f855 0b04 	ldr.w	r0, [r5], #4
 8017d60:	f7ef f98c 	bl	800707c <__aeabi_f2d>
 8017d64:	a366      	add	r3, pc, #408	; (adr r3, 8017f00 <invoke+0x2998>)
 8017d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d6a:	f7ef f9df 	bl	800712c <__aeabi_dmul>
 8017d6e:	f7ef fcb5 	bl	80076dc <__aeabi_d2f>
 8017d72:	42ae      	cmp	r6, r5
 8017d74:	f84a 0b04 	str.w	r0, [sl], #4
 8017d78:	d1f0      	bne.n	8017d5c <invoke+0x27f4>
 8017d7a:	4a73      	ldr	r2, [pc, #460]	; (8017f48 <invoke+0x29e0>)
/* layer 161:MUL */
fptr = (float*)&buffer0[78080];fptr3 = (float*)&buffer0[65792];for(int i = 0; i < 3072; i++) fptr3[i] = 0.027072276920080185 * fptr[i];
 8017d7c:	464b      	mov	r3, r9
 8017d7e:	496a      	ldr	r1, [pc, #424]	; (8017f28 <invoke+0x29c0>)
 8017d80:	f8cb 2000 	str.w	r2, [fp]
 8017d84:	600a      	str	r2, [r1, #0]
 8017d86:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8017f4c <invoke+0x29e4>
 8017d8a:	4a71      	ldr	r2, [pc, #452]	; (8017f50 <invoke+0x29e8>)
 8017d8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017d8e:	6011      	str	r1, [r2, #0]
 8017d90:	ecf3 7a01 	vldmia	r3!, {s15}
 8017d94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017d98:	ece8 7a01 	vstmia	r8!, {s15}
 8017d9c:	4545      	cmp	r5, r8
 8017d9e:	d1f7      	bne.n	8017d90 <invoke+0x2828>
/* layer 162:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[10112],3072,(float*)&buffer0[65792]);
 8017da0:	4a6c      	ldr	r2, [pc, #432]	; (8017f54 <invoke+0x29ec>)
 8017da2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8017da6:	486c      	ldr	r0, [pc, #432]	; (8017f58 <invoke+0x29f0>)
 8017da8:	f00b fc10 	bl	80235cc <where_zeros_inplace_bit>
/* layer 163:MUL */
fptr = &buffer0[65792];
fptr2 = scales26;
 8017dac:	4a6b      	ldr	r2, [pc, #428]	; (8017f5c <invoke+0x29f4>)
 8017dae:	4b5e      	ldr	r3, [pc, #376]	; (8017f28 <invoke+0x29c0>)
 8017db0:	4868      	ldr	r0, [pc, #416]	; (8017f54 <invoke+0x29ec>)
 8017db2:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
 8017db6:	601a      	str	r2, [r3, #0]
 8017db8:	4602      	mov	r2, r0
 8017dba:	4b68      	ldr	r3, [pc, #416]	; (8017f5c <invoke+0x29f4>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8017dbc:	ecb3 7a01 	vldmia	r3!, {s14}
 8017dc0:	edd2 7a00 	vldr	s15, [r2]
 8017dc4:	4299      	cmp	r1, r3
 8017dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017dca:	ece2 7a01 	vstmia	r2!, {s15}
 8017dce:	d1f5      	bne.n	8017dbc <invoke+0x2854>
 8017dd0:	30c0      	adds	r0, #192	; 0xc0
for(int hw = 0; hw < 64; hw++){
 8017dd2:	4b5d      	ldr	r3, [pc, #372]	; (8017f48 <invoke+0x29e0>)
 8017dd4:	4298      	cmp	r0, r3
 8017dd6:	d1ef      	bne.n	8017db8 <invoke+0x2850>
}
/* layer 164:SUM */
sum_4D_exclude((float*)&buffer0[65792],1,8,8,48,3,(float*)&buffer0[10112]);
 8017dd8:	2030      	movs	r0, #48	; 0x30
 8017dda:	2308      	movs	r3, #8
 8017ddc:	2203      	movs	r2, #3
 8017dde:	495e      	ldr	r1, [pc, #376]	; (8017f58 <invoke+0x29f0>)
 8017de0:	9000      	str	r0, [sp, #0]
 8017de2:	485c      	ldr	r0, [pc, #368]	; (8017f54 <invoke+0x29ec>)
 8017de4:	9102      	str	r1, [sp, #8]
 8017de6:	2101      	movs	r1, #1
 8017de8:	f500 5540 	add.w	r5, r0, #12288	; 0x3000
 8017dec:	9201      	str	r2, [sp, #4]
 8017dee:	461a      	mov	r2, r3
 8017df0:	f8cb 5000 	str.w	r5, [fp]
 8017df4:	ad78      	add	r5, sp, #480	; 0x1e0
 8017df6:	f00a f917 	bl	8022028 <sum_4D_exclude>
/* layer 165:BIAS_UPDATE */
const float v9_conv_2_bias_QAS[48] = {467422080.0,906110300.0,82031630.0,386175900.0,249515620.0,371799900.0,425080700.0,675390660.0,224327490.0,402949300.0,109860504.0,97970264.0,85090110.0,262435360.0,86668800.0,151615570.0,437346000.0,219043950.0,263517820.0,68615010.0,533205400.0,122905176.0,102954950.0,404755840.0,390545180.0,400670660.0,408666100.0,411500480.0,175263620.0,26112552.0,305699200.0,187931660.0,501943400.0,65524750.0,89183896.0,138039250.0,543368060.0,315859260.0,501618660.0,135876560.0,551759040.0,556720200.0,591731840.0,105087570.0,467634000.0,163005580.0,555435100.0,121024410.0,};
 8017dfa:	4959      	ldr	r1, [pc, #356]	; (8017f60 <invoke+0x29f8>)
 8017dfc:	a878      	add	r0, sp, #480	; 0x1e0
 8017dfe:	22c0      	movs	r2, #192	; 0xc0
 8017e00:	f010 ffad 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[10112];//gradients
for(int i = 0; i < 48; i++) v9_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_2_bias_QAS[i]);
 8017e04:	4b57      	ldr	r3, [pc, #348]	; (8017f64 <invoke+0x29fc>)
 8017e06:	4854      	ldr	r0, [pc, #336]	; (8017f58 <invoke+0x29f0>)
 8017e08:	6819      	ldr	r1, [r3, #0]
 8017e0a:	f100 06c0 	add.w	r6, r0, #192	; 0xc0
 8017e0e:	eddf 6a40 	vldr	s13, [pc, #256]	; 8017f10 <invoke+0x29a8>
 8017e12:	3904      	subs	r1, #4
 8017e14:	ecb0 7a01 	vldmia	r0!, {s14}
 8017e18:	ecf5 7a01 	vldmia	r5!, {s15}
 8017e1c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017e20:	4286      	cmp	r6, r0
 8017e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017e26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017e2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017e2e:	ee17 3a90 	vmov	r3, s15
 8017e32:	eba2 0303 	sub.w	r3, r2, r3
 8017e36:	600b      	str	r3, [r1, #0]
 8017e38:	d1ec      	bne.n	8017e14 <invoke+0x28ac>
/* layer 166:CAST */
fptr = (float*)&buffer0[78080];
int8ptr = (int8_t*)&buffer0[7040];
 8017e3a:	4d4b      	ldr	r5, [pc, #300]	; (8017f68 <invoke+0x2a00>)
fptr = (float*)&buffer0[78080];
 8017e3c:	4b42      	ldr	r3, [pc, #264]	; (8017f48 <invoke+0x29e0>)
int8ptr = (int8_t*)&buffer0[7040];
 8017e3e:	494b      	ldr	r1, [pc, #300]	; (8017f6c <invoke+0x2a04>)
 8017e40:	f605 32ff 	addw	r2, r5, #3071	; 0xbff
fptr = (float*)&buffer0[78080];
 8017e44:	f8cb 3000 	str.w	r3, [fp]
 8017e48:	1e6b      	subs	r3, r5, #1
int8ptr = (int8_t*)&buffer0[7040];
 8017e4a:	600d      	str	r5, [r1, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 8017e4c:	f913 1f01 	ldrsb.w	r1, [r3, #1]!
 8017e50:	ee07 1a90 	vmov	s15, r1
 8017e54:	429a      	cmp	r2, r3
 8017e56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017e5a:	ece9 7a01 	vstmia	r9!, {s15}
 8017e5e:	d1f5      	bne.n	8017e4c <invoke+0x28e4>
/* layer 167:STRIDED_SLICE */
const uint16_t begin1[] = {0, 0, 0, 0};
 8017e60:	f245 12e0 	movw	r2, #20960	; 0x51e0
const uint16_t end1[] = {1, 24, 8, 8};
const uint16_t strides1[] = {1};
 8017e64:	f245 1ee0 	movw	lr, #20960	; 0x51e0
const uint16_t begin1[] = {0, 0, 0, 0};
 8017e68:	4941      	ldr	r1, [pc, #260]	; (8017f70 <invoke+0x2a08>)
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017e6a:	2608      	movs	r6, #8
const uint16_t end1[] = {1, 24, 8, 8};
 8017e6c:	4b41      	ldr	r3, [pc, #260]	; (8017f74 <invoke+0x2a0c>)
const uint16_t begin1[] = {0, 0, 0, 0};
 8017e6e:	446a      	add	r2, sp
const uint16_t strides1[] = {1};
 8017e70:	4841      	ldr	r0, [pc, #260]	; (8017f78 <invoke+0x2a10>)
 8017e72:	44ee      	add	lr, sp
 8017e74:	2701      	movs	r7, #1
const uint16_t begin1[] = {0, 0, 0, 0};
 8017e76:	eb02 0c01 	add.w	ip, r2, r1
 8017e7a:	f04f 0800 	mov.w	r8, #0
const uint16_t end1[] = {1, 24, 8, 8};
 8017e7e:	441a      	add	r2, r3
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017e80:	f04f 0918 	mov.w	r9, #24
const uint16_t strides1[] = {1};
 8017e84:	4486      	add	lr, r0
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017e86:	9504      	str	r5, [sp, #16]
/* layer 168:GROUP_CONV */
const float v10_conv_0_weight_QAS[192] = {2255875.2,1576125.8,1249328.0,784129.2,3589775.5,1010534.2,812415.56,1759152.5,1671550.0,1423138.5,1796236.4,2399276.0,939843.6,365278.12,1050819.8,2218675.0,1782695.5,965954.6,506338.25,3148864.5,881498.6,2728021.8,1652914.4,1734441.2,1530433.0,1079930.4,3116655.0,1342305.5,643188.44,825810.94,1974624.0,1635282.0,4944067.5,2181531.2,2651618.2,1213565.1,2608735.5,1254611.9,2244787.0,2390988.5,2506902.8,1846548.9,807178.56,1679482.1,1823884.4,653074.1,1570359.5,6.4516005e+16,4255552.0,579782.44,1143537.6,3095926.0,1120132.0,4947732.0,2471357.5,989734.5,767196.4,2271302.8,142946.16,1308278.5,1012749.75,1054646.4,2871916.5,599145.7,1729635.5,2128362.8,1715095.8,2226899.2,1605471.9,1374579.6,990844.4,1594900.4,6.4516005e+16,1765388.9,1444384.5,2873683.2,2333425.8,2094367.8,1106464.2,1577309.0,2788605.0,511687.84,778104.7,1.5387559e+16,4932572.5,2566397.5,1752563.8,1707121.8,1564983.6,368185.4,1301613.4,1175439.1,3314407.0,487880.0,1910382.6,1757798.1,1164786.2,1091127.1,612205.44,3597104.8,2437700.2,7079667.5,1602297.1,2853885.2,1935234.8,1183116.1,6.4516005e+16,4178559.2,2974450.2,1.452232e+16,1692765.0,261579.1,1453290.1,1967562.6,1111920.5,2545388.2,2491619.0,1865254.4,756142.56,1306604.8,1422331.1,1500773.5,1513657.1,1766937.9,693752.75,995652.94,1029905.8,2274603.5,1532975.5,1816376.9,2500903.2,1808271.2,1306244.5,1481363.0,1038874.8,5189336.0,2314062.5,3776212.8,1503606.1,280099.8,977118.8,2488342.5,229152.12,6.4516005e+16,1194013.0,2413708.5,1537662.2,593255.94,1251113.6,942498.44,1048258.9,793741.5,1044280.3,2267192.2,2219379.0,1363619.0,722854.56,1672889.1,2705073.0,2069666.2,3125348.5,1733029.6,1382282.2,2050182.1,119261.28,709865.0,3577803.2,1600062.8,1270708.8,1257092.1,1329094.2,1104968.5,1011018.8,973570.3,2012316.8,2796335.8,864368.0,960657.8,1930548.4,6.4516005e+16,1519567.2,3555780.0,2855647.8,238330.36,2059863.2,7054513.5,2445563.0,1159683.0,1694428.2,2287183.5,1026383.1,578029.75,};
 8017e88:	f50d 5acd 	add.w	sl, sp, #6560	; 0x19a0
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017e8c:	f8cd e00c 	str.w	lr, [sp, #12]
const uint16_t end1[] = {1, 24, 8, 8};
 8017e90:	f04f 1e08 	mov.w	lr, #524296	; 0x80008
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017e94:	9705      	str	r7, [sp, #20]
 8017e96:	9600      	str	r6, [sp, #0]
 8017e98:	f8cd 9018 	str.w	r9, [sp, #24]
 8017e9c:	e9cd c201 	strd	ip, r2, [sp, #4]
 8017ea0:	e9cd 6607 	strd	r6, r6, [sp, #28]
const uint16_t begin1[] = {0, 0, 0, 0};
 8017ea4:	f8cc 8004 	str.w	r8, [ip, #4]
 8017ea8:	f245 1ce0 	movw	ip, #20960	; 0x51e0
const uint16_t end1[] = {1, 24, 8, 8};
 8017eac:	f8c2 e004 	str.w	lr, [r2, #4]
 8017eb0:	f245 12e0 	movw	r2, #20960	; 0x51e0
const uint16_t begin1[] = {0, 0, 0, 0};
 8017eb4:	44ec      	add	ip, sp
const uint16_t end1[] = {1, 24, 8, 8};
 8017eb6:	446a      	add	r2, sp
const uint16_t begin1[] = {0, 0, 0, 0};
 8017eb8:	f84c 8001 	str.w	r8, [ip, r1]
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017ebc:	4639      	mov	r1, r7
const uint16_t end1[] = {1, 24, 8, 8};
 8017ebe:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8017f88 <invoke+0x2a20>
 8017ec2:	f842 c003 	str.w	ip, [r2, r3]
const uint16_t strides1[] = {1};
 8017ec6:	f245 1ce0 	movw	ip, #20960	; 0x51e0
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017eca:	4633      	mov	r3, r6
 8017ecc:	2230      	movs	r2, #48	; 0x30
const uint16_t strides1[] = {1};
 8017ece:	44ec      	add	ip, sp
 8017ed0:	f82c 7000 	strh.w	r7, [ip, r0]
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8017ed4:	481c      	ldr	r0, [pc, #112]	; (8017f48 <invoke+0x29e0>)
 8017ed6:	f009 ff51 	bl	8021d7c <strided_slice_4Dto4D>
const float v10_conv_0_weight_QAS[192] = {2255875.2,1576125.8,1249328.0,784129.2,3589775.5,1010534.2,812415.56,1759152.5,1671550.0,1423138.5,1796236.4,2399276.0,939843.6,365278.12,1050819.8,2218675.0,1782695.5,965954.6,506338.25,3148864.5,881498.6,2728021.8,1652914.4,1734441.2,1530433.0,1079930.4,3116655.0,1342305.5,643188.44,825810.94,1974624.0,1635282.0,4944067.5,2181531.2,2651618.2,1213565.1,2608735.5,1254611.9,2244787.0,2390988.5,2506902.8,1846548.9,807178.56,1679482.1,1823884.4,653074.1,1570359.5,6.4516005e+16,4255552.0,579782.44,1143537.6,3095926.0,1120132.0,4947732.0,2471357.5,989734.5,767196.4,2271302.8,142946.16,1308278.5,1012749.75,1054646.4,2871916.5,599145.7,1729635.5,2128362.8,1715095.8,2226899.2,1605471.9,1374579.6,990844.4,1594900.4,6.4516005e+16,1765388.9,1444384.5,2873683.2,2333425.8,2094367.8,1106464.2,1577309.0,2788605.0,511687.84,778104.7,1.5387559e+16,4932572.5,2566397.5,1752563.8,1707121.8,1564983.6,368185.4,1301613.4,1175439.1,3314407.0,487880.0,1910382.6,1757798.1,1164786.2,1091127.1,612205.44,3597104.8,2437700.2,7079667.5,1602297.1,2853885.2,1935234.8,1183116.1,6.4516005e+16,4178559.2,2974450.2,1.452232e+16,1692765.0,261579.1,1453290.1,1967562.6,1111920.5,2545388.2,2491619.0,1865254.4,756142.56,1306604.8,1422331.1,1500773.5,1513657.1,1766937.9,693752.75,995652.94,1029905.8,2274603.5,1532975.5,1816376.9,2500903.2,1808271.2,1306244.5,1481363.0,1038874.8,5189336.0,2314062.5,3776212.8,1503606.1,280099.8,977118.8,2488342.5,229152.12,6.4516005e+16,1194013.0,2413708.5,1537662.2,593255.94,1251113.6,942498.44,1048258.9,793741.5,1044280.3,2267192.2,2219379.0,1363619.0,722854.56,1672889.1,2705073.0,2069666.2,3125348.5,1733029.6,1382282.2,2050182.1,119261.28,709865.0,3577803.2,1600062.8,1270708.8,1257092.1,1329094.2,1104968.5,1011018.8,973570.3,2012316.8,2796335.8,864368.0,960657.8,1930548.4,6.4516005e+16,1519567.2,3555780.0,2855647.8,238330.36,2059863.2,7054513.5,2445563.0,1159683.0,1694428.2,2287183.5,1026383.1,578029.75,};
 8017eda:	f44f 7240 	mov.w	r2, #768	; 0x300
 8017ede:	4927      	ldr	r1, [pc, #156]	; (8017f7c <invoke+0x2a14>)
 8017ee0:	4650      	mov	r0, sl
 8017ee2:	f010 ff3c 	bl	8028d5e <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[7040],8,8,24,weight_fp61,NULL,v10_conv_0_weight,1,1,4608,-FLT_MAX,FLT_MAX,(float*)sbuf,1,24, v10_conv_0_weight_QAS, lr);
 8017ee6:	4a14      	ldr	r2, [pc, #80]	; (8017f38 <invoke+0x29d0>)
 8017ee8:	4b25      	ldr	r3, [pc, #148]	; (8017f80 <invoke+0x2a18>)
 8017eea:	f44f 5090 	mov.w	r0, #4608	; 0x1200
 8017eee:	6812      	ldr	r2, [r2, #0]
 8017ef0:	4631      	mov	r1, r6
 8017ef2:	ed9f 1a24 	vldr	s2, [pc, #144]	; 8017f84 <invoke+0x2a1c>
 8017ef6:	9202      	str	r2, [sp, #8]
 8017ef8:	4632      	mov	r2, r6
 8017efa:	681b      	ldr	r3, [r3, #0]
 8017efc:	e04a      	b.n	8017f94 <invoke+0x2a2c>
 8017efe:	bf00      	nop
 8017f00:	8349c4fc 	.word	0x8349c4fc
 8017f04:	40399288 	.word	0x40399288
 8017f08:	20004de8 	.word	0x20004de8
 8017f0c:	20010a3c 	.word	0x20010a3c
 8017f10:	39d1b717 	.word	0x39d1b717
 8017f14:	20004dec 	.word	0x20004dec
 8017f18:	7f7fffff 	.word	0x7f7fffff
 8017f1c:	ff7fffff 	.word	0xff7fffff
 8017f20:	2001103c 	.word	0x2001103c
 8017f24:	08043918 	.word	0x08043918
 8017f28:	2003cfc8 	.word	0x2003cfc8
 8017f2c:	2001043c 	.word	0x2001043c
 8017f30:	08030560 	.word	0x08030560
 8017f34:	20004ddc 	.word	0x20004ddc
 8017f38:	20004de0 	.word	0x20004de0
 8017f3c:	20004de4 	.word	0x20004de4
 8017f40:	00013100 	.word	0x00013100
 8017f44:	2000cf3c 	.word	0x2000cf3c
 8017f48:	2002003c 	.word	0x2002003c
 8017f4c:	3cddc6ae 	.word	0x3cddc6ae
 8017f50:	2003cfd4 	.word	0x2003cfd4
 8017f54:	2001d03c 	.word	0x2001d03c
 8017f58:	2000f6bc 	.word	0x2000f6bc
 8017f5c:	08043858 	.word	0x08043858
 8017f60:	08030860 	.word	0x08030860
 8017f64:	20004e84 	.word	0x20004e84
 8017f68:	2000eabc 	.word	0x2000eabc
 8017f6c:	2003cfd8 	.word	0x2003cfd8
 8017f70:	ffffaed0 	.word	0xffffaed0
 8017f74:	ffffaed8 	.word	0xffffaed8
 8017f78:	ffffaeb8 	.word	0xffffaeb8
 8017f7c:	08030920 	.word	0x08030920
 8017f80:	20008414 	.word	0x20008414
 8017f84:	3a51b717 	.word	0x3a51b717
 8017f88:	00180001 	.word	0x00180001
 8017f8c:	7f7fffff 	.word	0x7f7fffff
 8017f90:	ff7fffff 	.word	0xff7fffff
 8017f94:	ed5f 0a03 	vldr	s1, [pc, #-12]	; 8017f8c <invoke+0x2a24>
 8017f98:	9300      	str	r3, [sp, #0]
 8017f9a:	464b      	mov	r3, r9
 8017f9c:	9707      	str	r7, [sp, #28]
 8017f9e:	ed1f 0a04 	vldr	s0, [pc, #-16]	; 8017f90 <invoke+0x2a28>
 8017fa2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8017fa6:	f8cd 9020 	str.w	r9, [sp, #32]
 8017faa:	f8cd 8004 	str.w	r8, [sp, #4]
 8017fae:	e9cd 7703 	strd	r7, r7, [sp, #12]
 8017fb2:	e9cd 0405 	strd	r0, r4, [sp, #20]
 8017fb6:	48c7      	ldr	r0, [pc, #796]	; (80182d4 <invoke+0x2d6c>)
 8017fb8:	f002 f87e 	bl	801a0b8 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
/* layer 169:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[65792],8,8,48,(q7_t*)v9_conv_2_weight,NULL,(float*)&buffer0[7040],8,8,144,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8017fbc:	4bc6      	ldr	r3, [pc, #792]	; (80182d8 <invoke+0x2d70>)
 8017fbe:	2090      	movs	r0, #144	; 0x90
 8017fc0:	9707      	str	r7, [sp, #28]
 8017fc2:	681f      	ldr	r7, [r3, #0]
 8017fc4:	4632      	mov	r2, r6
 8017fc6:	4631      	mov	r1, r6
 8017fc8:	2330      	movs	r3, #48	; 0x30
 8017fca:	9604      	str	r6, [sp, #16]
 8017fcc:	9603      	str	r6, [sp, #12]
 8017fce:	9502      	str	r5, [sp, #8]
 8017fd0:	9005      	str	r0, [sp, #20]
 8017fd2:	eddf 0ac2 	vldr	s1, [pc, #776]	; 80182dc <invoke+0x2d74>
 8017fd6:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 80182e0 <invoke+0x2d78>
 8017fda:	f8cd 8004 	str.w	r8, [sp, #4]
 8017fde:	9406      	str	r4, [sp, #24]
 8017fe0:	9700      	str	r7, [sp, #0]
 8017fe2:	48c0      	ldr	r0, [pc, #768]	; (80182e4 <invoke+0x2d7c>)
 8017fe4:	f006 ff38 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 170:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[5888],9216,(float*)&buffer0[7040]);
 8017fe8:	4aba      	ldr	r2, [pc, #744]	; (80182d4 <invoke+0x2d6c>)
 8017fea:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8017fee:	f5a2 6090 	sub.w	r0, r2, #1152	; 0x480
/* layer 171:MUL */
fptr = &buffer0[7040];
fptr2 = scales25;
 8017ff2:	4615      	mov	r5, r2
where_zeros_inplace_bit((bool*)&buffer0[5888],9216,(float*)&buffer0[7040]);
 8017ff4:	f00b faea 	bl	80235cc <where_zeros_inplace_bit>
fptr2 = scales25;
 8017ff8:	4abb      	ldr	r2, [pc, #748]	; (80182e8 <invoke+0x2d80>)
 8017ffa:	4bbc      	ldr	r3, [pc, #752]	; (80182ec <invoke+0x2d84>)
 8017ffc:	f505 4610 	add.w	r6, r5, #36864	; 0x9000
 8018000:	4628      	mov	r0, r5
 8018002:	f502 7110 	add.w	r1, r2, #576	; 0x240
 8018006:	601a      	str	r2, [r3, #0]
 8018008:	4602      	mov	r2, r0
 801800a:	4bb7      	ldr	r3, [pc, #732]	; (80182e8 <invoke+0x2d80>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801800c:	ecb3 7a01 	vldmia	r3!, {s14}
 8018010:	edd2 7a00 	vldr	s15, [r2]
 8018014:	428b      	cmp	r3, r1
 8018016:	ee67 7a27 	vmul.f32	s15, s14, s15
 801801a:	ece2 7a01 	vstmia	r2!, {s15}
 801801e:	d1f5      	bne.n	801800c <invoke+0x2aa4>
 8018020:	f500 7010 	add.w	r0, r0, #576	; 0x240
for(int hw = 0; hw < 64; hw++){
 8018024:	42b0      	cmp	r0, r6
 8018026:	d1ef      	bne.n	8018008 <invoke+0x2aa0>
}
/* layer 172:SUM */
sum_4D_exclude((float*)&buffer0[7040],1,8,8,144,3,(float*)&buffer0[5888]);
 8018028:	2308      	movs	r3, #8
 801802a:	2203      	movs	r2, #3
 801802c:	2090      	movs	r0, #144	; 0x90
 801802e:	49b0      	ldr	r1, [pc, #704]	; (80182f0 <invoke+0x2d88>)
 8018030:	9201      	str	r2, [sp, #4]
 8018032:	461a      	mov	r2, r3
 8018034:	9102      	str	r1, [sp, #8]
 8018036:	2101      	movs	r1, #1
 8018038:	9000      	str	r0, [sp, #0]
 801803a:	f50d 67fc 	add.w	r7, sp, #2016	; 0x7e0
 801803e:	48a5      	ldr	r0, [pc, #660]	; (80182d4 <invoke+0x2d6c>)
 8018040:	f8cb 6000 	str.w	r6, [fp]
 8018044:	f009 fff0 	bl	8022028 <sum_4D_exclude>
/* layer 173:BIAS_UPDATE */
const float v9_conv_1_bias_QAS[144] = {54733956.0,173848220.0,45967984.0,126531840.0,79768470.0,53002120.0,27056624.0,60511692.0,133232910.0,52591820.0,23713302.0,243218420.0,22146126.0,116369490.0,22752058.0,17828302.0,97626120.0,346548600.0,23582536.0,252146660.0,238443440.0,19840076.0,572430300.0,110761224.0,51954850.0,334852130.0,112444800.0,94147880.0,155927550.0,68164310.0,26532762.0,96081256.0,111518630.0,55589960.0,51408240.0,24390004.0,140507840.0,34851656.0,233304720.0,57837670.0,61995772.0,38087830.0,69655540.0,42229236.0,44804470.0,340878080.0,308601570.0,32050590.0,92793220.0,9848095.0,283077800.0,15825534.0,258542540.0,66199556.0,5.5373517e+20,32202730.0,70831980.0,113073910.0,23426098.0,1714624.6,166929950.0,112203640.0,66385076.0,239498160.0,20507924.0,16852454.0,352472740.0,209239580.0,31675186.0,16464575.0,25834670.0,72434936.0,33462174.0,229740400.0,38104464.0,270421630.0,46964056.0,25496292.0,232958240.0,203855060.0,19192378.0,1206516900.0,67821540.0,226746670.0,38211356.0,14218684.0,38653424.0,148065630.0,101594664.0,47311370.0,14660140.0,61906380.0,20851062.0,969217200.0,185440430.0,12016323.0,261744140.0,31165548.0,453362530.0,252500340.0,11567396.0,41422756.0,40687388.0,35611936.0,16170318.0,41552930.0,123760720.0,157315200.0,52242944.0,86846910.0,22653770.0,202114220.0,301359940.0,168026030.0,60349610.0,238831660.0,16336067.0,45832524.0,199273950.0,264016270.0,24149638.0,186845980.0,196863360.0,63264904.0,83816350.0,195107700.0,195357070.0,23637384.0,38084650.0,42718620.0,13965792.0,11136773.0,70307080.0,81381490.0,31760066.0,36261950.0,89230140.0,23538300.0,465251100.0,23585384.0,151535980.0,100698000.0,153223950.0,22549854.0,};
 8018048:	49aa      	ldr	r1, [pc, #680]	; (80182f4 <invoke+0x2d8c>)
 801804a:	f50d 60fc 	add.w	r0, sp, #2016	; 0x7e0
 801804e:	f44f 7210 	mov.w	r2, #576	; 0x240
 8018052:	f010 fe84 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[5888];//gradients
for(int i = 0; i < 144; i++) v9_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_1_bias_QAS[i]);
 8018056:	4ba8      	ldr	r3, [pc, #672]	; (80182f8 <invoke+0x2d90>)
 8018058:	48a5      	ldr	r0, [pc, #660]	; (80182f0 <invoke+0x2d88>)
 801805a:	6819      	ldr	r1, [r3, #0]
 801805c:	f500 7c10 	add.w	ip, r0, #576	; 0x240
 8018060:	eddf 6aa6 	vldr	s13, [pc, #664]	; 80182fc <invoke+0x2d94>
 8018064:	3904      	subs	r1, #4
fptr = (float*)&buffer0[5888];//gradients
 8018066:	f8cb 0000 	str.w	r0, [fp]
for(int i = 0; i < 144; i++) v9_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_1_bias_QAS[i]);
 801806a:	ecb0 7a01 	vldmia	r0!, {s14}
 801806e:	ecf7 7a01 	vldmia	r7!, {s15}
 8018072:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8018076:	4560      	cmp	r0, ip
 8018078:	ee67 7a27 	vmul.f32	s15, s14, s15
 801807c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018084:	ee17 3a90 	vmov	r3, s15
 8018088:	eba2 0303 	sub.w	r3, r2, r3
 801808c:	600b      	str	r3, [r1, #0]
 801808e:	d1ec      	bne.n	801806a <invoke+0x2b02>
/* layer 174:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[7040],8,8,144,v9_conv_1_weight,NULL,(float*)&buffer0[7040],8,8,144,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8018090:	4b9b      	ldr	r3, [pc, #620]	; (8018300 <invoke+0x2d98>)
 8018092:	2008      	movs	r0, #8
 8018094:	2200      	movs	r2, #0
 8018096:	2101      	movs	r1, #1
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	2790      	movs	r7, #144	; 0x90
 801809c:	9208      	str	r2, [sp, #32]
 801809e:	9300      	str	r3, [sp, #0]
 80180a0:	463b      	mov	r3, r7
 80180a2:	9201      	str	r2, [sp, #4]
 80180a4:	4602      	mov	r2, r0
 80180a6:	9107      	str	r1, [sp, #28]
 80180a8:	4601      	mov	r1, r0
 80180aa:	9003      	str	r0, [sp, #12]
 80180ac:	eddf 0a8b 	vldr	s1, [pc, #556]	; 80182dc <invoke+0x2d74>
 80180b0:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 80182e0 <invoke+0x2d78>
 80180b4:	9406      	str	r4, [sp, #24]
 80180b6:	9502      	str	r5, [sp, #8]
 80180b8:	e9cd 0704 	strd	r0, r7, [sp, #16]
 80180bc:	4885      	ldr	r0, [pc, #532]	; (80182d4 <invoke+0x2d6c>)
 80180be:	f00a f8af 	bl	8022220 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 175:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[4736],9216,(float*)&buffer0[7040]);
 80180c2:	4a84      	ldr	r2, [pc, #528]	; (80182d4 <invoke+0x2d6c>)
 80180c4:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 80180c8:	f5a2 6010 	sub.w	r0, r2, #2304	; 0x900
 80180cc:	f00b fa7e 	bl	80235cc <where_zeros_inplace_bit>
/* layer 176:MUL */
fptr = &buffer0[7040];
fptr2 = scales24;
 80180d0:	4a8c      	ldr	r2, [pc, #560]	; (8018304 <invoke+0x2d9c>)
 80180d2:	4b86      	ldr	r3, [pc, #536]	; (80182ec <invoke+0x2d84>)
 80180d4:	487f      	ldr	r0, [pc, #508]	; (80182d4 <invoke+0x2d6c>)
 80180d6:	f502 7110 	add.w	r1, r2, #576	; 0x240
 80180da:	601a      	str	r2, [r3, #0]
 80180dc:	4602      	mov	r2, r0
 80180de:	4b89      	ldr	r3, [pc, #548]	; (8018304 <invoke+0x2d9c>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80180e0:	ecb3 7a01 	vldmia	r3!, {s14}
 80180e4:	edd2 7a00 	vldr	s15, [r2]
 80180e8:	428b      	cmp	r3, r1
 80180ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80180ee:	ece2 7a01 	vstmia	r2!, {s15}
 80180f2:	d1f5      	bne.n	80180e0 <invoke+0x2b78>
 80180f4:	f500 7010 	add.w	r0, r0, #576	; 0x240
for(int hw = 0; hw < 64; hw++){
 80180f8:	42b0      	cmp	r0, r6
 80180fa:	d1ef      	bne.n	80180dc <invoke+0x2b74>
}
/* layer 177:SUM */
sum_4D_exclude((float*)&buffer0[7040],1,8,8,144,3,(float*)&buffer0[4736]);
 80180fc:	2308      	movs	r3, #8
 80180fe:	2203      	movs	r2, #3
 8018100:	2090      	movs	r0, #144	; 0x90
 8018102:	4981      	ldr	r1, [pc, #516]	; (8018308 <invoke+0x2da0>)
 8018104:	9201      	str	r2, [sp, #4]
 8018106:	461a      	mov	r2, r3
 8018108:	9102      	str	r1, [sp, #8]
 801810a:	2101      	movs	r1, #1
 801810c:	9000      	str	r0, [sp, #0]
 801810e:	f50d 6522 	add.w	r5, sp, #2592	; 0xa20
 8018112:	4870      	ldr	r0, [pc, #448]	; (80182d4 <invoke+0x2d6c>)
 8018114:	f8cb 6000 	str.w	r6, [fp]
 8018118:	f009 ff86 	bl	8022028 <sum_4D_exclude>
/* layer 178:BIAS_UPDATE */
const float v9_conv_0_bias_QAS[144] = {852220540.0,924375360.0,1224374300.0,644542700.0,936913900.0,642362500.0,752038500.0,2478320600.0,591012700.0,1420872800.0,1467748200.0,1267579900.0,1201380600.0,822313860.0,1657994100.0,1281687300.0,1004208300.0,888644300.0,1197253900.0,1327166500.0,610892300.0,2114835700.0,1555972900.0,1024112960.0,1028692350.0,482174300.0,401786430.0,587585000.0,237098750.0,1290291600.0,1407533800.0,904460200.0,719896640.0,1445117400.0,1099168600.0,764090000.0,999069200.0,969456100.0,1392124000.0,520202430.0,715481900.0,1880075600.0,1313654500.0,1183720200.0,590511600.0,317668100.0,498569600.0,622813100.0,783516600.0,558696200.0,804609500.0,1353362000.0,694475800.0,891263700.0,5.4547726e+19,1856706400.0,456388670.0,225544260.0,319649920.0,807483000.0,777442700.0,891791300.0,1552675800.0,753179100.0,353785500.0,595058600.0,387562560.0,941138750.0,1109761500.0,1540620300.0,818860800.0,237001300.0,770516200.0,1243588200.0,826524100.0,540467100.0,1037076860.0,1355780400.0,1282261000.0,1109464600.0,1227879800.0,218033940.0,1266410500.0,1232285000.0,481644830.0,385651840.0,413922100.0,961494850.0,674703170.0,1210070900.0,858774200.0,518209380.0,2374035700.0,858949300.0,814067100.0,2049135000.0,545253060.0,1780161900.0,1056487740.0,673625860.0,460882500.0,660758000.0,1113948700.0,1040494800.0,673070460.0,1957374200.0,1697148700.0,859047700.0,3588628200.0,2130695600.0,402939840.0,1072150200.0,1303001500.0,1274725800.0,709652540.0,1075671600.0,1084890900.0,934434240.0,1195866100.0,690687800.0,1962665600.0,1149564500.0,620770200.0,892396350.0,1285760800.0,927599940.0,902138600.0,379901900.0,740688500.0,1154740200.0,513176350.0,1065783600.0,1793318800.0,2540098300.0,3273737500.0,1108104100.0,827858500.0,2157512400.0,1211117400.0,971802500.0,996423900.0,990253250.0,765563140.0,373902200.0,};
 801811c:	497b      	ldr	r1, [pc, #492]	; (801830c <invoke+0x2da4>)
 801811e:	f50d 6022 	add.w	r0, sp, #2592	; 0xa20
 8018122:	f44f 7210 	mov.w	r2, #576	; 0x240
 8018126:	f010 fe1a 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[4736];//gradients
for(int i = 0; i < 144; i++) v9_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_0_bias_QAS[i]);
 801812a:	4b79      	ldr	r3, [pc, #484]	; (8018310 <invoke+0x2da8>)
 801812c:	4876      	ldr	r0, [pc, #472]	; (8018308 <invoke+0x2da0>)
 801812e:	6819      	ldr	r1, [r3, #0]
 8018130:	f500 7710 	add.w	r7, r0, #576	; 0x240
 8018134:	eddf 6a71 	vldr	s13, [pc, #452]	; 80182fc <invoke+0x2d94>
 8018138:	3904      	subs	r1, #4
fptr = (float*)&buffer0[4736];//gradients
 801813a:	f8cb 0000 	str.w	r0, [fp]
for(int i = 0; i < 144; i++) v9_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_0_bias_QAS[i]);
 801813e:	ecb0 7a01 	vldmia	r0!, {s14}
 8018142:	ecf5 7a01 	vldmia	r5!, {s15}
 8018146:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801814a:	42b8      	cmp	r0, r7
 801814c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018150:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018154:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018158:	ee17 3a90 	vmov	r3, s15
 801815c:	eba2 0303 	sub.w	r3, r2, r3
 8018160:	600b      	str	r3, [r1, #0]
 8018162:	d1ec      	bne.n	801813e <invoke+0x2bd6>
/* layer 179:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol((float*)&buffer0[7040],8,8,144,(q7_t*)v9_conv_0_weight,(q7_t*)v9_conv_0_weightFlash,12,NULL,(float*)&buffer0[43904],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8018164:	4b6b      	ldr	r3, [pc, #428]	; (8018314 <invoke+0x2dac>)
 8018166:	2201      	movs	r2, #1
 8018168:	4d6b      	ldr	r5, [pc, #428]	; (8018318 <invoke+0x2db0>)
 801816a:	2130      	movs	r1, #48	; 0x30
 801816c:	681b      	ldr	r3, [r3, #0]
 801816e:	200c      	movs	r0, #12
 8018170:	9408      	str	r4, [sp, #32]
 8018172:	2700      	movs	r7, #0
 8018174:	9301      	str	r3, [sp, #4]
 8018176:	2308      	movs	r3, #8
 8018178:	9604      	str	r6, [sp, #16]
 801817a:	682e      	ldr	r6, [r5, #0]
 801817c:	eddf 0a57 	vldr	s1, [pc, #348]	; 80182dc <invoke+0x2d74>
 8018180:	9209      	str	r2, [sp, #36]	; 0x24
 8018182:	461a      	mov	r2, r3
 8018184:	9600      	str	r6, [sp, #0]
 8018186:	9107      	str	r1, [sp, #28]
 8018188:	4619      	mov	r1, r3
 801818a:	ed9f 0a55 	vldr	s0, [pc, #340]	; 80182e0 <invoke+0x2d78>
 801818e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8018192:	e9cd 0702 	strd	r0, r7, [sp, #8]
 8018196:	2390      	movs	r3, #144	; 0x90
 8018198:	484e      	ldr	r0, [pc, #312]	; (80182d4 <invoke+0x2d6c>)
 801819a:	f008 ff3b 	bl	8021014 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol>
/* layer 180:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[4352],3072,(float*)&buffer0[43904]);
 801819e:	4a5f      	ldr	r2, [pc, #380]	; (801831c <invoke+0x2db4>)
 80181a0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80181a4:	485e      	ldr	r0, [pc, #376]	; (8018320 <invoke+0x2db8>)
 80181a6:	f00b fa11 	bl	80235cc <where_zeros_inplace_bit>
/* layer 181:MUL */
fptr = &buffer0[43904];
fptr2 = scales23;
 80181aa:	4a5e      	ldr	r2, [pc, #376]	; (8018324 <invoke+0x2dbc>)
 80181ac:	485b      	ldr	r0, [pc, #364]	; (801831c <invoke+0x2db4>)
 80181ae:	4b4f      	ldr	r3, [pc, #316]	; (80182ec <invoke+0x2d84>)
 80181b0:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
 80181b4:	f500 5640 	add.w	r6, r0, #12288	; 0x3000
 80181b8:	601a      	str	r2, [r3, #0]
 80181ba:	4602      	mov	r2, r0
 80181bc:	4b59      	ldr	r3, [pc, #356]	; (8018324 <invoke+0x2dbc>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80181be:	ecb3 7a01 	vldmia	r3!, {s14}
 80181c2:	edd2 7a00 	vldr	s15, [r2]
 80181c6:	428b      	cmp	r3, r1
 80181c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80181cc:	ece2 7a01 	vstmia	r2!, {s15}
 80181d0:	d1f5      	bne.n	80181be <invoke+0x2c56>
 80181d2:	30c0      	adds	r0, #192	; 0xc0
for(int hw = 0; hw < 64; hw++){
 80181d4:	42b0      	cmp	r0, r6
 80181d6:	d1f0      	bne.n	80181ba <invoke+0x2c52>
}
/* layer 182:SUM */
sum_4D_exclude((float*)&buffer0[43904],1,8,8,48,3,(float*)&buffer0[4352]);
 80181d8:	2308      	movs	r3, #8
 80181da:	2203      	movs	r2, #3
 80181dc:	2030      	movs	r0, #48	; 0x30
 80181de:	4950      	ldr	r1, [pc, #320]	; (8018320 <invoke+0x2db8>)
 80181e0:	9201      	str	r2, [sp, #4]
 80181e2:	461a      	mov	r2, r3
 80181e4:	9102      	str	r1, [sp, #8]
 80181e6:	2101      	movs	r1, #1
 80181e8:	9000      	str	r0, [sp, #0]
 80181ea:	afa8      	add	r7, sp, #672	; 0x2a0
 80181ec:	484b      	ldr	r0, [pc, #300]	; (801831c <invoke+0x2db4>)
 80181ee:	f8cb 6000 	str.w	r6, [fp]
 80181f2:	f009 ff19 	bl	8022028 <sum_4D_exclude>
/* layer 183:BIAS_UPDATE */
const float v8_conv_2_bias_QAS[48] = {284621660.0,304217000.0,503038000.0,391473180.0,252154510.0,297123100.0,263391630.0,310499800.0,359126900.0,420800000.0,206491170.0,458631100.0,271088160.0,370546300.0,407529000.0,202315120.0,325050460.0,376422430.0,507360160.0,376447260.0,466791140.0,383453700.0,443895200.0,274529820.0,177055120.0,257525200.0,318709300.0,191143300.0,346373630.0,294000900.0,372293020.0,414550200.0,135013070.0,362483000.0,375941950.0,355319100.0,259267520.0,214808140.0,379836960.0,142551970.0,342445470.0,370095940.0,171951800.0,321280540.0,368954600.0,371790980.0,335280960.0,350077150.0,};
 80181f6:	494c      	ldr	r1, [pc, #304]	; (8018328 <invoke+0x2dc0>)
 80181f8:	a8a8      	add	r0, sp, #672	; 0x2a0
 80181fa:	22c0      	movs	r2, #192	; 0xc0
 80181fc:	f010 fdaf 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[4352];//gradients
for(int i = 0; i < 48; i++) v8_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_2_bias_QAS[i]);
 8018200:	4b4a      	ldr	r3, [pc, #296]	; (801832c <invoke+0x2dc4>)
 8018202:	4847      	ldr	r0, [pc, #284]	; (8018320 <invoke+0x2db8>)
 8018204:	6819      	ldr	r1, [r3, #0]
 8018206:	f100 0cc0 	add.w	ip, r0, #192	; 0xc0
 801820a:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80182fc <invoke+0x2d94>
 801820e:	3904      	subs	r1, #4
 8018210:	ecb0 7a01 	vldmia	r0!, {s14}
 8018214:	ecf7 7a01 	vldmia	r7!, {s15}
 8018218:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801821c:	4560      	cmp	r0, ip
 801821e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018222:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018226:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801822a:	ee17 3a90 	vmov	r3, s15
 801822e:	eba2 0303 	sub.w	r3, r2, r3
 8018232:	600b      	str	r3, [r1, #0]
 8018234:	d1ec      	bne.n	8018210 <invoke+0x2ca8>
 8018236:	4b3e      	ldr	r3, [pc, #248]	; (8018330 <invoke+0x2dc8>)
/* layer 184:CAST */
fptr = (float*)&buffer0[56192];
 8018238:	f8cb 6000 	str.w	r6, [fp]
 801823c:	f503 6140 	add.w	r1, r3, #3072	; 0xc00
int8ptr = (int8_t*)&buffer0[1280];
 8018240:	483c      	ldr	r0, [pc, #240]	; (8018334 <invoke+0x2dcc>)
 8018242:	4a3d      	ldr	r2, [pc, #244]	; (8018338 <invoke+0x2dd0>)
 8018244:	f6a1 36ff 	subw	r6, r1, #3071	; 0xbff
 8018248:	6006      	str	r6, [r0, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 801824a:	f913 0f01 	ldrsb.w	r0, [r3, #1]!
 801824e:	ee07 0a90 	vmov	s15, r0
 8018252:	428b      	cmp	r3, r1
 8018254:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018258:	ece2 7a01 	vstmia	r2!, {s15}
 801825c:	d1f5      	bne.n	801824a <invoke+0x2ce2>
/* layer 185:STRIDED_SLICE */
const uint16_t begin2[] = {0, 0, 0, 0};
 801825e:	f245 13e0 	movw	r3, #20960	; 0x51e0
 8018262:	4936      	ldr	r1, [pc, #216]	; (801833c <invoke+0x2dd4>)
const uint16_t end2[] = {1, 12, 8, 8};
const uint16_t strides2[] = {1};
 8018264:	4836      	ldr	r0, [pc, #216]	; (8018340 <invoke+0x2dd8>)
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 8018266:	2608      	movs	r6, #8
const uint16_t begin2[] = {0, 0, 0, 0};
 8018268:	446b      	add	r3, sp
const uint16_t end2[] = {1, 12, 8, 8};
 801826a:	4a36      	ldr	r2, [pc, #216]	; (8018344 <invoke+0x2ddc>)
const uint16_t strides2[] = {1};
 801826c:	2701      	movs	r7, #1
const uint16_t begin2[] = {0, 0, 0, 0};
 801826e:	f04f 0800 	mov.w	r8, #0
 8018272:	eb03 0c01 	add.w	ip, r3, r1
const uint16_t end2[] = {1, 12, 8, 8};
 8018276:	189a      	adds	r2, r3, r2
const uint16_t strides2[] = {1};
 8018278:	eb03 0e00 	add.w	lr, r3, r0
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 801827c:	f04f 090c 	mov.w	r9, #12
 8018280:	4b31      	ldr	r3, [pc, #196]	; (8018348 <invoke+0x2de0>)
/* layer 186:GROUP_CONV */
const float v9_conv_0_weight_QAS[144] = {1007958.94,1093299.5,1448121.4,762328.94,1108129.4,759750.4,889469.2,2931218.8,699016.75,1680528.9,1735970.4,1499222.4,1420925.8,972586.75,1960982.8,1515908.0,1187721.4,1051038.8,1416044.9,1569698.0,722529.2,2501309.0,1840317.5,1211263.5,1216679.6,570288.8,475210.53,694962.6,280427.12,1526084.6,1664752.2,1069744.9,851453.5,1709204.0,1300035.0,903722.8,1181643.0,1146618.5,1646526.5,615266.3,846232.06,2223648.5,1553717.0,1400037.9,698424.1,375720.03,589680.25,736628.44,926699.56,660794.6,951647.06,1600680.9,821387.06,1054136.8,6.4515992e+16,2196008.2,539791.0,266761.16,378064.06,955045.8,919515.75,1054760.9,1836418.1,890818.0,418437.7,703802.06,458387.25,1113126.2,1312563.8,1822159.5,968502.56,280311.84,911323.56,1470846.5,977566.44,639234.25,1226596.5,1603540.9,1516586.6,1312212.8,1452267.4,257878.34,1497839.4,1457477.9,569662.5,456127.4,489563.94,1137202.2,798001.0,1431204.2,1015710.06,612909.0,2807876.8,1015917.25,962832.94,2423602.2,644894.75,2105475.8,1249554.5,796727.06,545106.0,781507.56,1317516.1,1230639.1,796070.1,2315072.8,2007292.5,1016033.3,4244428.5,2520067.2,476574.7,1268079.2,1541117.2,1507674.2,839337.3,1272244.0,1283148.1,1105196.5,1414403.4,816907.0,2321330.8,1359640.4,734212.25,1055476.5,1520725.9,1097113.4,1066999.0,449326.7,876044.94,1365762.1,606956.2,1260549.1,2121037.2,3004286.0,3871993.5,1310603.5,979144.75,2551785.0,1432441.9,1149393.6,1178514.4,1171216.2,905465.25,442230.6,};
 8018282:	f50d 6a46 	add.w	sl, sp, #3168	; 0xc60
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 8018286:	f8cd e00c 	str.w	lr, [sp, #12]
const uint16_t end2[] = {1, 12, 8, 8};
 801828a:	f04f 1e08 	mov.w	lr, #524296	; 0x80008
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 801828e:	9304      	str	r3, [sp, #16]
 8018290:	9705      	str	r7, [sp, #20]
 8018292:	9600      	str	r6, [sp, #0]
 8018294:	f8cd 9018 	str.w	r9, [sp, #24]
const uint16_t end2[] = {1, 12, 8, 8};
 8018298:	4b2a      	ldr	r3, [pc, #168]	; (8018344 <invoke+0x2ddc>)
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 801829a:	e9cd c201 	strd	ip, r2, [sp, #4]
 801829e:	e9cd 6607 	strd	r6, r6, [sp, #28]
const uint16_t begin2[] = {0, 0, 0, 0};
 80182a2:	f8cc 8004 	str.w	r8, [ip, #4]
 80182a6:	f245 1ce0 	movw	ip, #20960	; 0x51e0
const uint16_t end2[] = {1, 12, 8, 8};
 80182aa:	f8c2 e004 	str.w	lr, [r2, #4]
 80182ae:	f245 12e0 	movw	r2, #20960	; 0x51e0
const uint16_t begin2[] = {0, 0, 0, 0};
 80182b2:	44ec      	add	ip, sp
const uint16_t end2[] = {1, 12, 8, 8};
 80182b4:	446a      	add	r2, sp
const uint16_t begin2[] = {0, 0, 0, 0};
 80182b6:	f84c 8001 	str.w	r8, [ip, r1]
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 80182ba:	4639      	mov	r1, r7
const uint16_t end2[] = {1, 12, 8, 8};
 80182bc:	f8df c08c 	ldr.w	ip, [pc, #140]	; 801834c <invoke+0x2de4>
 80182c0:	f842 c003 	str.w	ip, [r2, r3]
const uint16_t strides2[] = {1};
 80182c4:	f245 1ce0 	movw	ip, #20960	; 0x51e0
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 80182c8:	4633      	mov	r3, r6
 80182ca:	2230      	movs	r2, #48	; 0x30
const uint16_t strides2[] = {1};
 80182cc:	44ec      	add	ip, sp
 80182ce:	f82c 7000 	strh.w	r7, [ip, r0]
 80182d2:	e03d      	b.n	8018350 <invoke+0x2de8>
 80182d4:	2000eabc 	.word	0x2000eabc
 80182d8:	20004e88 	.word	0x20004e88
 80182dc:	7f7fffff 	.word	0x7f7fffff
 80182e0:	ff7fffff 	.word	0xff7fffff
 80182e4:	2001d03c 	.word	0x2001d03c
 80182e8:	08043618 	.word	0x08043618
 80182ec:	2003cfc8 	.word	0x2003cfc8
 80182f0:	2000e63c 	.word	0x2000e63c
 80182f4:	08030c20 	.word	0x08030c20
 80182f8:	20004e7c 	.word	0x20004e7c
 80182fc:	39d1b717 	.word	0x39d1b717
 8018300:	20004e80 	.word	0x20004e80
 8018304:	080433d8 	.word	0x080433d8
 8018308:	2000e1bc 	.word	0x2000e1bc
 801830c:	08030e60 	.word	0x08030e60
 8018310:	20004e70 	.word	0x20004e70
 8018314:	20004e78 	.word	0x20004e78
 8018318:	20004e74 	.word	0x20004e74
 801831c:	20017abc 	.word	0x20017abc
 8018320:	2000e03c 	.word	0x2000e03c
 8018324:	08043318 	.word	0x08043318
 8018328:	080310a0 	.word	0x080310a0
 801832c:	20004e68 	.word	0x20004e68
 8018330:	2000d43b 	.word	0x2000d43b
 8018334:	2003cfd8 	.word	0x2003cfd8
 8018338:	2001aabc 	.word	0x2001aabc
 801833c:	ffffaee0 	.word	0xffffaee0
 8018340:	ffffaebc 	.word	0xffffaebc
 8018344:	ffffaee8 	.word	0xffffaee8
 8018348:	2000d43c 	.word	0x2000d43c
 801834c:	000c0001 	.word	0x000c0001
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 8018350:	484c      	ldr	r0, [pc, #304]	; (8018484 <invoke+0x2f1c>)
 8018352:	f009 fd13 	bl	8021d7c <strided_slice_4Dto4D>
const float v9_conv_0_weight_QAS[144] = {1007958.94,1093299.5,1448121.4,762328.94,1108129.4,759750.4,889469.2,2931218.8,699016.75,1680528.9,1735970.4,1499222.4,1420925.8,972586.75,1960982.8,1515908.0,1187721.4,1051038.8,1416044.9,1569698.0,722529.2,2501309.0,1840317.5,1211263.5,1216679.6,570288.8,475210.53,694962.6,280427.12,1526084.6,1664752.2,1069744.9,851453.5,1709204.0,1300035.0,903722.8,1181643.0,1146618.5,1646526.5,615266.3,846232.06,2223648.5,1553717.0,1400037.9,698424.1,375720.03,589680.25,736628.44,926699.56,660794.6,951647.06,1600680.9,821387.06,1054136.8,6.4515992e+16,2196008.2,539791.0,266761.16,378064.06,955045.8,919515.75,1054760.9,1836418.1,890818.0,418437.7,703802.06,458387.25,1113126.2,1312563.8,1822159.5,968502.56,280311.84,911323.56,1470846.5,977566.44,639234.25,1226596.5,1603540.9,1516586.6,1312212.8,1452267.4,257878.34,1497839.4,1457477.9,569662.5,456127.4,489563.94,1137202.2,798001.0,1431204.2,1015710.06,612909.0,2807876.8,1015917.25,962832.94,2423602.2,644894.75,2105475.8,1249554.5,796727.06,545106.0,781507.56,1317516.1,1230639.1,796070.1,2315072.8,2007292.5,1016033.3,4244428.5,2520067.2,476574.7,1268079.2,1541117.2,1507674.2,839337.3,1272244.0,1283148.1,1105196.5,1414403.4,816907.0,2321330.8,1359640.4,734212.25,1055476.5,1520725.9,1097113.4,1066999.0,449326.7,876044.94,1365762.1,606956.2,1260549.1,2121037.2,3004286.0,3871993.5,1310603.5,979144.75,2551785.0,1432441.9,1149393.6,1178514.4,1171216.2,905465.25,442230.6,};
 8018356:	f44f 7210 	mov.w	r2, #576	; 0x240
 801835a:	494b      	ldr	r1, [pc, #300]	; (8018488 <invoke+0x2f20>)
 801835c:	4650      	mov	r0, sl
 801835e:	f010 fcfe 	bl	8028d5e <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[1280],8,8,12,weight_fp65,NULL,v9_conv_0_weight,1,1,1728,-FLT_MAX,FLT_MAX,(float*)sbuf,1,12, v9_conv_0_weight_QAS, lr);
 8018362:	682a      	ldr	r2, [r5, #0]
 8018364:	4b49      	ldr	r3, [pc, #292]	; (801848c <invoke+0x2f24>)
 8018366:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801836a:	9202      	str	r2, [sp, #8]
 801836c:	4631      	mov	r1, r6
 801836e:	681d      	ldr	r5, [r3, #0]
 8018370:	4632      	mov	r2, r6
 8018372:	ed9f 1a47 	vldr	s2, [pc, #284]	; 8018490 <invoke+0x2f28>
 8018376:	464b      	mov	r3, r9
 8018378:	9406      	str	r4, [sp, #24]
 801837a:	9500      	str	r5, [sp, #0]
/* layer 187:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[43904],8,8,48,(q7_t*)v8_conv_2_weight,NULL,(float*)&buffer0[1280],8,8,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801837c:	25a0      	movs	r5, #160	; 0xa0
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[1280],8,8,12,weight_fp65,NULL,v9_conv_0_weight,1,1,1728,-FLT_MAX,FLT_MAX,(float*)sbuf,1,12, v9_conv_0_weight_QAS, lr);
 801837e:	9005      	str	r0, [sp, #20]
 8018380:	eddf 0a44 	vldr	s1, [pc, #272]	; 8018494 <invoke+0x2f2c>
 8018384:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8018498 <invoke+0x2f30>
 8018388:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801838c:	f8cd 9020 	str.w	r9, [sp, #32]
 8018390:	9707      	str	r7, [sp, #28]
 8018392:	f8cd 8004 	str.w	r8, [sp, #4]
 8018396:	4841      	ldr	r0, [pc, #260]	; (801849c <invoke+0x2f34>)
 8018398:	e9cd 7703 	strd	r7, r7, [sp, #12]
 801839c:	f001 fe8c 	bl	801a0b8 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[43904],8,8,48,(q7_t*)v8_conv_2_weight,NULL,(float*)&buffer0[1280],8,8,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80183a0:	4b3f      	ldr	r3, [pc, #252]	; (80184a0 <invoke+0x2f38>)
 80183a2:	9707      	str	r7, [sp, #28]
 80183a4:	4632      	mov	r2, r6
 80183a6:	6818      	ldr	r0, [r3, #0]
 80183a8:	4631      	mov	r1, r6
 80183aa:	9406      	str	r4, [sp, #24]
 80183ac:	2330      	movs	r3, #48	; 0x30
 80183ae:	4c3b      	ldr	r4, [pc, #236]	; (801849c <invoke+0x2f34>)
 80183b0:	9000      	str	r0, [sp, #0]
 80183b2:	9402      	str	r4, [sp, #8]
 80183b4:	eddf 0a37 	vldr	s1, [pc, #220]	; 8018494 <invoke+0x2f2c>
 80183b8:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8018498 <invoke+0x2f30>
 80183bc:	9604      	str	r6, [sp, #16]
 80183be:	9603      	str	r6, [sp, #12]
 80183c0:	f8cd 8004 	str.w	r8, [sp, #4]
 80183c4:	9505      	str	r5, [sp, #20]
 80183c6:	4837      	ldr	r0, [pc, #220]	; (80184a4 <invoke+0x2f3c>)
 80183c8:	f006 fd46 	bl	801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 188:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[0],10240,(float*)&buffer0[1280]);
 80183cc:	4622      	mov	r2, r4
 80183ce:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80183d2:	f5a4 60a0 	sub.w	r0, r4, #1280	; 0x500
 80183d6:	f00b f8f9 	bl	80235cc <where_zeros_inplace_bit>
/* layer 189:MUL */
fptr = &buffer0[1280];
fptr2 = scales22;
 80183da:	4a33      	ldr	r2, [pc, #204]	; (80184a8 <invoke+0x2f40>)
 80183dc:	4620      	mov	r0, r4
 80183de:	4b33      	ldr	r3, [pc, #204]	; (80184ac <invoke+0x2f44>)
 80183e0:	f504 4420 	add.w	r4, r4, #40960	; 0xa000
 80183e4:	f502 7120 	add.w	r1, r2, #640	; 0x280
 80183e8:	601a      	str	r2, [r3, #0]
 80183ea:	4602      	mov	r2, r0
 80183ec:	4b2e      	ldr	r3, [pc, #184]	; (80184a8 <invoke+0x2f40>)
for(int hw = 0; hw < 64; hw++){
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80183ee:	ecb3 7a01 	vldmia	r3!, {s14}
 80183f2:	edd2 7a00 	vldr	s15, [r2]
 80183f6:	4299      	cmp	r1, r3
 80183f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80183fc:	ece2 7a01 	vstmia	r2!, {s15}
 8018400:	d1f5      	bne.n	80183ee <invoke+0x2e86>
 8018402:	f500 7020 	add.w	r0, r0, #640	; 0x280
for(int hw = 0; hw < 64; hw++){
 8018406:	42a0      	cmp	r0, r4
 8018408:	d1ef      	bne.n	80183ea <invoke+0x2e82>
}
/* layer 190:SUM */
sum_4D_exclude((float*)&buffer0[1280],1,8,8,160,3,(float*)&buffer0[0]);
 801840a:	4d29      	ldr	r5, [pc, #164]	; (80184b0 <invoke+0x2f48>)
 801840c:	2308      	movs	r3, #8
 801840e:	2203      	movs	r2, #3
 8018410:	21a0      	movs	r1, #160	; 0xa0
 8018412:	f505 7420 	add.w	r4, r5, #640	; 0x280
 8018416:	9100      	str	r1, [sp, #0]
 8018418:	2101      	movs	r1, #1
 801841a:	e9cd 2501 	strd	r2, r5, [sp, #4]
 801841e:	461a      	mov	r2, r3
 8018420:	f8cb 0000 	str.w	r0, [fp]
 8018424:	f505 60a0 	add.w	r0, r5, #1280	; 0x500
 8018428:	f009 fdfe 	bl	8022028 <sum_4D_exclude>
/* layer 191:BIAS_UPDATE */
const float v8_conv_1_bias_QAS[160] = {16137858.0,21563212.0,17260780.0,19358254.0,85725336.0,33789212.0,87651250.0,129334264.0,23150988.0,10156647.0,9286422.0,96499970.0,14149087.0,9804269.0,98743520.0,122095640.0,78369370.0,641424640.0,1016768600.0,20491758.0,10820261.0,27643276.0,20118490.0,37235176.0,21393282.0,31142066.0,29143482.0,36604060.0,37118268.0,16852376.0,40395450.0,50074420.0,46187970.0,24318626.0,34987732.0,15055983.0,156139940.0,13900276.0,287718200.0,94021310.0,77745270.0,25076366.0,21461828.0,15808157.0,27553990.0,52639372.0,36149160.0,11912032.0,73517130.0,16688680.0,14647817.0,14833902.0,30187674.0,17689720.0,20490418.0,19732992.0,30331836.0,116014240.0,24800180.0,99221550.0,117609064.0,67965130.0,120788790.0,26541078.0,14351439.0,75435660.0,102417570.0,14907382.0,20590766.0,27743390.0,55593564.0,25558178.0,18602302.0,27266332.0,10372916.0,23559026.0,26499844.0,15164472.0,106913590.0,48212860.0,14899516.0,45411452.0,17687664.0,12014631.0,18187292.0,25949242.0,109078120.0,34975864.0,17286376.0,12618020.0,25405754.0,68174200.0,11508190.0,10044020.0,12724026.0,29111284.0,25417826.0,38384540.0,24790836.0,69157430.0,21329336.0,701059840.0,170437420.0,19408258.0,17462722.0,27765084.0,18686548.0,41932252.0,179844830.0,13777060.0,22109226.0,19915148.0,25485912.0,78485290.0,61120388.0,33603380.0,106835870.0,154430500.0,20483004.0,41761750.0,106555330.0,19261402.0,27825842.0,23659052.0,15481597.0,40501756.0,29392850.0,36432090.0,14451499.0,19813580.0,21005486.0,39491684.0,43298570.0,36051500.0,13100440.0,22853044.0,57596644.0,87464056.0,26415088.0,29372180.0,23250260.0,15249762.0,47648196.0,11787393.0,19602600.0,16057196.0,19414158.0,23625946.0,22028952.0,14835767.0,22446486.0,13891527.0,25069606.0,27408362.0,34857084.0,129458870.0,14183018.0,28107708.0,40581596.0,27977578.0,};
 801842c:	4921      	ldr	r1, [pc, #132]	; (80184b4 <invoke+0x2f4c>)
 801842e:	f50d 5089 	add.w	r0, sp, #4384	; 0x1120
 8018432:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018436:	f010 fc92 	bl	8028d5e <memcpy>
fptr = (float*)&buffer0[0];//gradients
for(int i = 0; i < 160; i++) v8_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_1_bias_QAS[i]);
 801843a:	4b1f      	ldr	r3, [pc, #124]	; (80184b8 <invoke+0x2f50>)
fptr = (float*)&buffer0[0];//gradients
 801843c:	f8cb 5000 	str.w	r5, [fp]
 8018440:	f50d 5089 	add.w	r0, sp, #4384	; 0x1120
 8018444:	6819      	ldr	r1, [r3, #0]
for(int i = 0; i < 160; i++) v8_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_1_bias_QAS[i]);
 8018446:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80184bc <invoke+0x2f54>
 801844a:	3904      	subs	r1, #4
fptr = (float*)&buffer0[0];//gradients
 801844c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
for(int i = 0; i < 160; i++) v8_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_1_bias_QAS[i]);
 801844e:	ecb5 7a01 	vldmia	r5!, {s14}
 8018452:	ecf0 7a01 	vldmia	r0!, {s15}
 8018456:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801845a:	42a5      	cmp	r5, r4
 801845c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018460:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018464:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018468:	ee17 3a90 	vmov	r3, s15
 801846c:	eba2 0303 	sub.w	r3, r2, r3
 8018470:	600b      	str	r3, [r1, #0]
 8018472:	d1ec      	bne.n	801844e <invoke+0x2ee6>
}
 8018474:	f50d 4da3 	add.w	sp, sp, #20864	; 0x5180
 8018478:	b019      	add	sp, #100	; 0x64
 801847a:	ecbd 8b02 	vpop	{d8}
 801847e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018482:	bf00      	nop
 8018484:	2001aabc 	.word	0x2001aabc
 8018488:	08031160 	.word	0x08031160
 801848c:	20008418 	.word	0x20008418
 8018490:	3a51b717 	.word	0x3a51b717
 8018494:	7f7fffff 	.word	0x7f7fffff
 8018498:	ff7fffff 	.word	0xff7fffff
 801849c:	2000d43c 	.word	0x2000d43c
 80184a0:	20004e6c 	.word	0x20004e6c
 80184a4:	20017abc 	.word	0x20017abc
 80184a8:	08043098 	.word	0x08043098
 80184ac:	2003cfc8 	.word	0x2003cfc8
 80184b0:	2000cf3c 	.word	0x2000cf3c
 80184b4:	080313a0 	.word	0x080313a0
 80184b8:	20004e64 	.word	0x20004e64
 80184bc:	39d1b717 	.word	0x39d1b717

080184c0 <invoke_inf>:
void invoke_inf(){
 80184c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
/* layer 0:CONV_2D */
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80184c4:	f8df b3e0 	ldr.w	fp, [pc, #992]	; 80188a8 <invoke_inf+0x3e8>
 80184c8:	2500      	movs	r5, #0
 80184ca:	f06f 047f 	mvn.w	r4, #127	; 0x7f
 80184ce:	f04f 097f 	mov.w	r9, #127	; 0x7f
 80184d2:	f50b 3ae0 	add.w	sl, fp, #114688	; 0x1c000
 80184d6:	2740      	movs	r7, #64	; 0x40
 80184d8:	f8df e3d0 	ldr.w	lr, [pc, #976]	; 80188ac <invoke_inf+0x3ec>
 80184dc:	2280      	movs	r2, #128	; 0x80
 80184de:	f8df c3d0 	ldr.w	ip, [pc, #976]	; 80188b0 <invoke_inf+0x3f0>
 80184e2:	f5ab 3380 	sub.w	r3, fp, #65536	; 0x10000
 80184e6:	f8df 83cc 	ldr.w	r8, [pc, #972]	; 80188b4 <invoke_inf+0x3f4>
 80184ea:	4611      	mov	r1, r2
 80184ec:	4eda      	ldr	r6, [pc, #872]	; (8018858 <invoke_inf+0x398>)
 80184ee:	4658      	mov	r0, fp
void invoke_inf(){
 80184f0:	ed2d 8b04 	vpush	{d8-d9}
 80184f4:	b093      	sub	sp, #76	; 0x4c
/* layer 7:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
/* layer 8:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
/* layer 9:ADD */
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 80184f6:	ed9f 8ad9 	vldr	s16, [pc, #868]	; 801885c <invoke_inf+0x39c>
/* layer 28:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
/* layer 29:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
/* layer 30:ADD */
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 80184fa:	ed9f 9ad9 	vldr	s18, [pc, #868]	; 8018860 <invoke_inf+0x3a0>
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 80184fe:	950d      	str	r5, [sp, #52]	; 0x34
 8018500:	9504      	str	r5, [sp, #16]
 8018502:	2510      	movs	r5, #16
 8018504:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018508:	9307      	str	r3, [sp, #28]
 801850a:	2303      	movs	r3, #3
 801850c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 8018510:	f04f 0808 	mov.w	r8, #8
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 8018514:	9708      	str	r7, [sp, #32]
/* layer 39:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
/* layer 40:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
/* layer 41:ADD */
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 8018516:	eddf 8ad3 	vldr	s17, [pc, #844]	; 8018864 <invoke_inf+0x3a4>
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 801851a:	e9cd 7509 	strd	r7, r5, [sp, #36]	; 0x24
 801851e:	e9cd ce00 	strd	ip, lr, [sp]
 8018522:	e9cd 6402 	strd	r6, r4, [sp, #8]
 8018526:	e9cd 4905 	strd	r4, r9, [sp, #20]
 801852a:	f00c f95b 	bl	80247e4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 801852e:	f8df e388 	ldr.w	lr, [pc, #904]	; 80188b8 <invoke_inf+0x3f8>
 8018532:	f8df c388 	ldr.w	ip, [pc, #904]	; 80188bc <invoke_inf+0x3fc>
 8018536:	f5aa 3030 	sub.w	r0, sl, #180224	; 0x2c000
 801853a:	462b      	mov	r3, r5
 801853c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018540:	463a      	mov	r2, r7
 8018542:	4639      	mov	r1, r7
 8018544:	9709      	str	r7, [sp, #36]	; 0x24
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 8018546:	2620      	movs	r6, #32
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 8018548:	9008      	str	r0, [sp, #32]
 801854a:	940d      	str	r4, [sp, #52]	; 0x34
 801854c:	9404      	str	r4, [sp, #16]
 801854e:	e9cd 750a 	strd	r7, r5, [sp, #40]	; 0x28
 8018552:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018556:	2580      	movs	r5, #128	; 0x80
 8018558:	f8df e364 	ldr.w	lr, [pc, #868]	; 80188c0 <invoke_inf+0x400>
 801855c:	f8df c364 	ldr.w	ip, [pc, #868]	; 80188c4 <invoke_inf+0x404>
 8018560:	9505      	str	r5, [sp, #20]
 8018562:	e9cd ce00 	strd	ip, lr, [sp]
 8018566:	e9cd 4906 	strd	r4, r9, [sp, #24]
 801856a:	f7f9 fbcf 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 801856e:	f5aa 3030 	sub.w	r0, sl, #180224	; 0x2c000
 8018572:	9504      	str	r5, [sp, #16]
 8018574:	463a      	mov	r2, r7
 8018576:	f500 3510 	add.w	r5, r0, #147456	; 0x24000
 801857a:	f8df c34c 	ldr.w	ip, [pc, #844]	; 80188c8 <invoke_inf+0x408>
 801857e:	f8df e34c 	ldr.w	lr, [pc, #844]	; 80188cc <invoke_inf+0x40c>
 8018582:	4639      	mov	r1, r7
 8018584:	9507      	str	r5, [sp, #28]
 8018586:	f06f 0505 	mvn.w	r5, #5
 801858a:	f8cd c004 	str.w	ip, [sp, #4]
 801858e:	2310      	movs	r3, #16
 8018590:	f8df c33c 	ldr.w	ip, [pc, #828]	; 80188d0 <invoke_inf+0x410>
 8018594:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018598:	9709      	str	r7, [sp, #36]	; 0x24
 801859a:	9708      	str	r7, [sp, #32]
 801859c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80185a0:	f8cd c000 	str.w	ip, [sp]
 80185a4:	e9cd e502 	strd	lr, r5, [sp, #8]
 80185a8:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80185ac:	f00b f8f8 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 80185b0:	f5aa 4000 	sub.w	r0, sl, #32768	; 0x8000
 80185b4:	f04f 0e06 	mov.w	lr, #6
 80185b8:	f8df c318 	ldr.w	ip, [pc, #792]	; 80188d4 <invoke_inf+0x414>
 80185bc:	f5a0 3500 	sub.w	r5, r0, #131072	; 0x20000
 80185c0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80185c4:	f8cd e010 	str.w	lr, [sp, #16]
 80185c8:	4643      	mov	r3, r8
 80185ca:	f8cd c008 	str.w	ip, [sp, #8]
 80185ce:	463a      	mov	r2, r7
 80185d0:	f8df e304 	ldr.w	lr, [pc, #772]	; 80188d8 <invoke_inf+0x418>
 80185d4:	4639      	mov	r1, r7
 80185d6:	f8df c304 	ldr.w	ip, [pc, #772]	; 80188dc <invoke_inf+0x41c>
 80185da:	9709      	str	r7, [sp, #36]	; 0x24
 80185dc:	9708      	str	r7, [sp, #32]
 80185de:	9507      	str	r5, [sp, #28]
 80185e0:	960a      	str	r6, [sp, #40]	; 0x28
 80185e2:	9403      	str	r4, [sp, #12]
 80185e4:	e9cd ce00 	strd	ip, lr, [sp]
 80185e8:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80185ec:	f00b fb78 	bl	8023ce0 <convolve_1x1_s8_ch8_fpreq>
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 80185f0:	f8df e2ec 	ldr.w	lr, [pc, #748]	; 80188e0 <invoke_inf+0x420>
 80185f4:	463a      	mov	r2, r7
 80185f6:	4639      	mov	r1, r7
 80185f8:	f8df c2e8 	ldr.w	ip, [pc, #744]	; 80188e4 <invoke_inf+0x424>
 80185fc:	2780      	movs	r7, #128	; 0x80
 80185fe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018602:	4633      	mov	r3, r6
 8018604:	9508      	str	r5, [sp, #32]
 8018606:	4628      	mov	r0, r5
 8018608:	9609      	str	r6, [sp, #36]	; 0x24
 801860a:	940d      	str	r4, [sp, #52]	; 0x34
 801860c:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018610:	e9cd 4704 	strd	r4, r7, [sp, #16]
 8018614:	f8df c2d0 	ldr.w	ip, [pc, #720]	; 80188e8 <invoke_inf+0x428>
 8018618:	4f93      	ldr	r7, [pc, #588]	; (8018868 <invoke_inf+0x3a8>)
 801861a:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
 801861e:	e9cd 7c00 	strd	r7, ip, [sp]
 8018622:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018626:	f7fa fa27 	bl	8012a78 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 801862a:	4f90      	ldr	r7, [pc, #576]	; (801886c <invoke_inf+0x3ac>)
 801862c:	f04f 0e80 	mov.w	lr, #128	; 0x80
 8018630:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 80188ec <invoke_inf+0x42c>
 8018634:	f5a5 4280 	sub.w	r2, r5, #16384	; 0x4000
 8018638:	9701      	str	r7, [sp, #4]
 801863a:	f8cd e010 	str.w	lr, [sp, #16]
 801863e:	2110      	movs	r1, #16
 8018640:	f04f 0e00 	mov.w	lr, #0
 8018644:	4f8a      	ldr	r7, [pc, #552]	; (8018870 <invoke_inf+0x3b0>)
 8018646:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 801864a:	4633      	mov	r3, r6
 801864c:	9207      	str	r2, [sp, #28]
 801864e:	4628      	mov	r0, r5
 8018650:	4632      	mov	r2, r6
 8018652:	910a      	str	r1, [sp, #40]	; 0x28
 8018654:	9700      	str	r7, [sp, #0]
 8018656:	4631      	mov	r1, r6
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 8018658:	4f86      	ldr	r7, [pc, #536]	; (8018874 <invoke_inf+0x3b4>)
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 801865a:	e9cd ce02 	strd	ip, lr, [sp, #8]
 801865e:	e9cd 6608 	strd	r6, r6, [sp, #32]
 8018662:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018666:	f00b fc1b 	bl	8023ea0 <convolve_1x1_s8_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 801866a:	f8df c284 	ldr.w	ip, [pc, #644]	; 80188f0 <invoke_inf+0x430>
 801866e:	f5aa 3030 	sub.w	r0, sl, #180224	; 0x2c000
 8018672:	f04f 0e00 	mov.w	lr, #0
 8018676:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 801867a:	4632      	mov	r2, r6
 801867c:	f500 4580 	add.w	r5, r0, #16384	; 0x4000
 8018680:	9609      	str	r6, [sp, #36]	; 0x24
 8018682:	4631      	mov	r1, r6
 8018684:	9608      	str	r6, [sp, #32]
 8018686:	9507      	str	r5, [sp, #28]
 8018688:	2310      	movs	r3, #16
 801868a:	e9cd 7c01 	strd	r7, ip, [sp, #4]
 801868e:	e9cd 4e03 	strd	r4, lr, [sp, #12]
 8018692:	4f79      	ldr	r7, [pc, #484]	; (8018878 <invoke_inf+0x3b8>)
 8018694:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8018698:	9700      	str	r7, [sp, #0]
 801869a:	4675      	mov	r5, lr
 801869c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 80186a0:	4f76      	ldr	r7, [pc, #472]	; (801887c <invoke_inf+0x3bc>)
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 80186a2:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80186a6:	f00b f87b 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 80186aa:	f8df c248 	ldr.w	ip, [pc, #584]	; 80188f4 <invoke_inf+0x434>
 80186ae:	462b      	mov	r3, r5
 80186b0:	f5aa 3020 	sub.w	r0, sl, #163840	; 0x28000
 80186b4:	2580      	movs	r5, #128	; 0x80
 80186b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80186ba:	4632      	mov	r2, r6
 80186bc:	4631      	mov	r1, r6
 80186be:	9609      	str	r6, [sp, #36]	; 0x24
 80186c0:	9008      	str	r0, [sp, #32]
 80186c2:	940d      	str	r4, [sp, #52]	; 0x34
 80186c4:	e9cd 7c02 	strd	r7, ip, [sp, #8]
 80186c8:	f8df c22c 	ldr.w	ip, [pc, #556]	; 80188f8 <invoke_inf+0x438>
 80186cc:	4f6c      	ldr	r7, [pc, #432]	; (8018880 <invoke_inf+0x3c0>)
 80186ce:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
 80186d2:	e9cd 7c00 	strd	r7, ip, [sp]
 80186d6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80186da:	e9cd 4906 	strd	r4, r9, [sp, #24]
 80186de:	f7f9 fb15 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 80186e2:	4f68      	ldr	r7, [pc, #416]	; (8018884 <invoke_inf+0x3c4>)
 80186e4:	f04f 0c0e 	mov.w	ip, #14
 80186e8:	2210      	movs	r2, #16
 80186ea:	9702      	str	r7, [sp, #8]
 80186ec:	4631      	mov	r1, r6
 80186ee:	4f66      	ldr	r7, [pc, #408]	; (8018888 <invoke_inf+0x3c8>)
 80186f0:	f5aa 3020 	sub.w	r0, sl, #163840	; 0x28000
 80186f4:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80186f8:	2330      	movs	r3, #48	; 0x30
 80186fa:	920a      	str	r2, [sp, #40]	; 0x28
 80186fc:	4632      	mov	r2, r6
 80186fe:	9609      	str	r6, [sp, #36]	; 0x24
 8018700:	e9cd c503 	strd	ip, r5, [sp, #12]
 8018704:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 80188fc <invoke_inf+0x43c>
 8018708:	e9cd b607 	strd	fp, r6, [sp, #28]
 801870c:	e9cd 7c00 	strd	r7, ip, [sp]
 8018710:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018714:	f00b fa04 	bl	8023b20 <convolve_1x1_s8_ch48_fpreq>
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 8018718:	f5aa 3130 	sub.w	r1, sl, #180224	; 0x2c000
 801871c:	eef0 0a48 	vmov.f32	s1, s16
 8018720:	ed9f 2a5a 	vldr	s4, [pc, #360]	; 801888c <invoke_inf+0x3cc>
 8018724:	eef2 2a08 	vmov.f32	s5, #40	; 0x41400000  12.0
 8018728:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8018890 <invoke_inf+0x3d0>
 801872c:	eef2 1a0c 	vmov.f32	s3, #44	; 0x41600000  14.0
 8018730:	ed9f 0a58 	vldr	s0, [pc, #352]	; 8018894 <invoke_inf+0x3d4>
 8018734:	f501 33a0 	add.w	r3, r1, #81920	; 0x14000
 8018738:	465a      	mov	r2, fp
 801873a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 801873e:	2778      	movs	r7, #120	; 0x78
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 8018740:	f00a ff6a 	bl	8023618 <add_fpreq>
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 8018744:	f5aa 30c0 	sub.w	r0, sl, #98304	; 0x18000
 8018748:	f06f 0e0b 	mvn.w	lr, #11
 801874c:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8018900 <invoke_inf+0x440>
 8018750:	f5a0 3594 	sub.w	r5, r0, #75776	; 0x12800
 8018754:	2130      	movs	r1, #48	; 0x30
 8018756:	f8cd e010 	str.w	lr, [sp, #16]
 801875a:	4632      	mov	r2, r6
 801875c:	f8cd c008 	str.w	ip, [sp, #8]
 8018760:	2310      	movs	r3, #16
 8018762:	f8df e1a0 	ldr.w	lr, [pc, #416]	; 8018904 <invoke_inf+0x444>
 8018766:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8018908 <invoke_inf+0x448>
 801876a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 801876e:	910a      	str	r1, [sp, #40]	; 0x28
 8018770:	4631      	mov	r1, r6
 8018772:	9609      	str	r6, [sp, #36]	; 0x24
 8018774:	9608      	str	r6, [sp, #32]
 8018776:	9507      	str	r5, [sp, #28]
 8018778:	9403      	str	r4, [sp, #12]
 801877a:	e9cd ce00 	strd	ip, lr, [sp]
 801877e:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018782:	f00b f80d 	bl	80237a0 <convolve_1x1_s8_ch16_fpreq>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 8018786:	4632      	mov	r2, r6
 8018788:	4631      	mov	r1, r6
 801878a:	2610      	movs	r6, #16
 801878c:	f8df e17c 	ldr.w	lr, [pc, #380]	; 801890c <invoke_inf+0x44c>
 8018790:	2330      	movs	r3, #48	; 0x30
 8018792:	f8df c17c 	ldr.w	ip, [pc, #380]	; 8018910 <invoke_inf+0x450>
 8018796:	4628      	mov	r0, r5
 8018798:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801879c:	9508      	str	r5, [sp, #32]
 801879e:	930b      	str	r3, [sp, #44]	; 0x2c
 80187a0:	940d      	str	r4, [sp, #52]	; 0x34
 80187a2:	e9cd 6609 	strd	r6, r6, [sp, #36]	; 0x24
 80187a6:	2680      	movs	r6, #128	; 0x80
 80187a8:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80187ac:	e9cd 4604 	strd	r4, r6, [sp, #16]
 80187b0:	f8df c160 	ldr.w	ip, [pc, #352]	; 8018914 <invoke_inf+0x454>
 80187b4:	4e38      	ldr	r6, [pc, #224]	; (8018898 <invoke_inf+0x3d8>)
 80187b6:	e9cd 6c00 	strd	r6, ip, [sp]
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 80187ba:	2680      	movs	r6, #128	; 0x80
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 80187bc:	e9cd 4906 	strd	r4, r9, [sp, #24]
 80187c0:	f7fc f866 	bl	8014890 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 80187c4:	f8df e150 	ldr.w	lr, [pc, #336]	; 8018918 <invoke_inf+0x458>
 80187c8:	f5a5 52c0 	sub.w	r2, r5, #6144	; 0x1800
 80187cc:	9604      	str	r6, [sp, #16]
 80187ce:	f06f 0c04 	mvn.w	ip, #4
 80187d2:	2618      	movs	r6, #24
 80187d4:	9207      	str	r2, [sp, #28]
 80187d6:	2210      	movs	r2, #16
 80187d8:	960a      	str	r6, [sp, #40]	; 0x28
 80187da:	4628      	mov	r0, r5
 80187dc:	4e2f      	ldr	r6, [pc, #188]	; (801889c <invoke_inf+0x3dc>)
 80187de:	4611      	mov	r1, r2
 80187e0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80187e4:	2330      	movs	r3, #48	; 0x30
 80187e6:	9209      	str	r2, [sp, #36]	; 0x24
 80187e8:	9208      	str	r2, [sp, #32]
 80187ea:	e9cd ec02 	strd	lr, ip, [sp, #8]
 80187ee:	f8df c12c 	ldr.w	ip, [pc, #300]	; 801891c <invoke_inf+0x45c>
 80187f2:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80187f6:	e9cd 6c00 	strd	r6, ip, [sp]
 80187fa:	f00b f991 	bl	8023b20 <convolve_1x1_s8_ch48_fpreq>
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 80187fe:	f04f 0c05 	mov.w	ip, #5
 8018802:	2210      	movs	r2, #16
 8018804:	f8df e118 	ldr.w	lr, [pc, #280]	; 8018920 <invoke_inf+0x460>
 8018808:	f8cd c010 	str.w	ip, [sp, #16]
 801880c:	f5a5 50c0 	sub.w	r0, r5, #6144	; 0x1800
 8018810:	f8df c110 	ldr.w	ip, [pc, #272]	; 8018924 <invoke_inf+0x464>
 8018814:	4611      	mov	r1, r2
 8018816:	4e22      	ldr	r6, [pc, #136]	; (80188a0 <invoke_inf+0x3e0>)
 8018818:	2318      	movs	r3, #24
 801881a:	f8cd e008 	str.w	lr, [sp, #8]
 801881e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018822:	9507      	str	r5, [sp, #28]
 8018824:	9209      	str	r2, [sp, #36]	; 0x24
 8018826:	9208      	str	r2, [sp, #32]
 8018828:	970a      	str	r7, [sp, #40]	; 0x28
 801882a:	9403      	str	r4, [sp, #12]
 801882c:	e9cd 6c00 	strd	r6, ip, [sp]
 8018830:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018834:	f00b f894 	bl	8023960 <convolve_1x1_s8_ch24_fpreq>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 8018838:	4e1a      	ldr	r6, [pc, #104]	; (80188a4 <invoke_inf+0x3e4>)
 801883a:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 8018928 <invoke_inf+0x468>
 801883e:	2210      	movs	r2, #16
 8018840:	9508      	str	r5, [sp, #32]
 8018842:	4628      	mov	r0, r5
 8018844:	2580      	movs	r5, #128	; 0x80
 8018846:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801884a:	463b      	mov	r3, r7
 801884c:	4611      	mov	r1, r2
 801884e:	970b      	str	r7, [sp, #44]	; 0x2c
 8018850:	940d      	str	r4, [sp, #52]	; 0x34
 8018852:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 8018856:	e069      	b.n	801892c <invoke_inf+0x46c>
 8018858:	08041e38 	.word	0x08041e38
 801885c:	00000000 	.word	0x00000000
 8018860:	3d202c37 	.word	0x3d202c37
 8018864:	3d018094 	.word	0x3d018094
 8018868:	0803e888 	.word	0x0803e888
 801886c:	08040b38 	.word	0x08040b38
 8018870:	080b1030 	.word	0x080b1030
 8018874:	08040b78 	.word	0x08040b78
 8018878:	080b1230 	.word	0x080b1230
 801887c:	08041d78 	.word	0x08041d78
 8018880:	0803fde8 	.word	0x0803fde8
 8018884:	08047b40 	.word	0x08047b40
 8018888:	080b1530 	.word	0x080b1530
 801888c:	3dda2865 	.word	0x3dda2865
 8018890:	3ddbe084 	.word	0x3ddbe084
 8018894:	3d6b9c01 	.word	0x3d6b9c01
 8018898:	080323e8 	.word	0x080323e8
 801889c:	08047df0 	.word	0x08047df0
 80188a0:	08048270 	.word	0x08048270
 80188a4:	080416b8 	.word	0x080416b8
 80188a8:	2001cf3c 	.word	0x2001cf3c
 80188ac:	0803ff98 	.word	0x0803ff98
 80188b0:	08047c40 	.word	0x08047c40
 80188b4:	2003b144 	.word	0x2003b144
 80188b8:	08041e78 	.word	0x08041e78
 80188bc:	080415b8 	.word	0x080415b8
 80188c0:	08040d38 	.word	0x08040d38
 80188c4:	08032358 	.word	0x08032358
 80188c8:	08040778 	.word	0x08040778
 80188cc:	08042d58 	.word	0x08042d58
 80188d0:	0804cff0 	.word	0x0804cff0
 80188d4:	08043fd8 	.word	0x08043fd8
 80188d8:	08040ab8 	.word	0x08040ab8
 80188dc:	08059180 	.word	0x08059180
 80188e0:	08046d58 	.word	0x08046d58
 80188e4:	08041cf8 	.word	0x08041cf8
 80188e8:	08041478 	.word	0x08041478
 80188ec:	08047980 	.word	0x08047980
 80188f0:	080479c0 	.word	0x080479c0
 80188f4:	08047a80 	.word	0x08047a80
 80188f8:	080414f8 	.word	0x080414f8
 80188fc:	08040c38 	.word	0x08040c38
 8018900:	08047b80 	.word	0x08047b80
 8018904:	08040c78 	.word	0x08040c78
 8018908:	080b1830 	.word	0x080b1830
 801890c:	08041eb8 	.word	0x08041eb8
 8018910:	080415f8 	.word	0x080415f8
 8018914:	08040d78 	.word	0x08040d78
 8018918:	08041f78 	.word	0x08041f78
 801891c:	0803ffd8 	.word	0x0803ffd8
 8018920:	08041fd8 	.word	0x08041fd8
 8018924:	08040038 	.word	0x08040038
 8018928:	080421b8 	.word	0x080421b8
 801892c:	f8df c3cc 	ldr.w	ip, [pc, #972]	; 8018cfc <invoke_inf+0x83c>
 8018930:	4ee1      	ldr	r6, [pc, #900]	; (8018cb8 <invoke_inf+0x7f8>)
 8018932:	e9cd 2209 	strd	r2, r2, [sp, #36]	; 0x24
 8018936:	e9cd 6c00 	strd	r6, ip, [sp]
 801893a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801893e:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018942:	f7f9 f9e3 	bl	8011d0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8018946:	2580      	movs	r5, #128	; 0x80
 8018948:	f5ab 4068 	sub.w	r0, fp, #59392	; 0xe800
 801894c:	f06f 0e21 	mvn.w	lr, #33	; 0x21
 8018950:	f8df c3ac 	ldr.w	ip, [pc, #940]	; 8018d00 <invoke_inf+0x840>
 8018954:	2210      	movs	r2, #16
 8018956:	9504      	str	r5, [sp, #16]
 8018958:	2118      	movs	r1, #24
 801895a:	f500 45f0 	add.w	r5, r0, #30720	; 0x7800
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 801895e:	f5ab 46b0 	sub.w	r6, fp, #22528	; 0x5800
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8018962:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018966:	463b      	mov	r3, r7
 8018968:	910a      	str	r1, [sp, #40]	; 0x28
 801896a:	4611      	mov	r1, r2
 801896c:	9209      	str	r2, [sp, #36]	; 0x24
 801896e:	9208      	str	r2, [sp, #32]
 8018970:	9507      	str	r5, [sp, #28]
 8018972:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018976:	f8df e38c 	ldr.w	lr, [pc, #908]	; 8018d04 <invoke_inf+0x844>
 801897a:	f8df c38c 	ldr.w	ip, [pc, #908]	; 8018d08 <invoke_inf+0x848>
 801897e:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018982:	e9cd ce00 	strd	ip, lr, [sp]
 8018986:	f00b fa8b 	bl	8023ea0 <convolve_1x1_s8_fpreq>
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 801898a:	eefa 2a06 	vmov.f32	s5, #166	; 0xc1300000 -11.0
 801898e:	ed9f 2acb 	vldr	s4, [pc, #812]	; 8018cbc <invoke_inf+0x7fc>
 8018992:	eef9 0a04 	vmov.f32	s1, #148	; 0xc0a00000 -5.0
 8018996:	eddf 1aca 	vldr	s3, [pc, #808]	; 8018cc0 <invoke_inf+0x800>
 801899a:	462a      	mov	r2, r5
 801899c:	ed9f 1ac9 	vldr	s2, [pc, #804]	; 8018cc4 <invoke_inf+0x804>
 80189a0:	f5a5 4110 	sub.w	r1, r5, #36864	; 0x9000
 80189a4:	ed9f 0ac8 	vldr	s0, [pc, #800]	; 8018cc8 <invoke_inf+0x808>
 80189a8:	4633      	mov	r3, r6
 80189aa:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 80189ae:	f5a6 451e 	sub.w	r5, r6, #40448	; 0x9e00
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 80189b2:	f00a fe31 	bl	8023618 <add_fpreq>
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 80189b6:	f8df c354 	ldr.w	ip, [pc, #852]	; 8018d0c <invoke_inf+0x84c>
 80189ba:	2210      	movs	r2, #16
 80189bc:	f04f 0e0b 	mov.w	lr, #11
 80189c0:	f8cd c008 	str.w	ip, [sp, #8]
 80189c4:	4630      	mov	r0, r6
 80189c6:	f8df c348 	ldr.w	ip, [pc, #840]	; 8018d10 <invoke_inf+0x850>
 80189ca:	4611      	mov	r1, r2
 80189cc:	4ebf      	ldr	r6, [pc, #764]	; (8018ccc <invoke_inf+0x80c>)
 80189ce:	2318      	movs	r3, #24
 80189d0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80189d4:	970a      	str	r7, [sp, #40]	; 0x28
 80189d6:	9209      	str	r2, [sp, #36]	; 0x24
 80189d8:	9208      	str	r2, [sp, #32]
 80189da:	9507      	str	r5, [sp, #28]
 80189dc:	f8cd e010 	str.w	lr, [sp, #16]
 80189e0:	9403      	str	r4, [sp, #12]
 80189e2:	e9cd 6c00 	strd	r6, ip, [sp]
 80189e6:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80189ea:	f00a ffb9 	bl	8023960 <convolve_1x1_s8_ch24_fpreq>
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 80189ee:	f8df e324 	ldr.w	lr, [pc, #804]	; 8018d14 <invoke_inf+0x854>
 80189f2:	f8df c324 	ldr.w	ip, [pc, #804]	; 8018d18 <invoke_inf+0x858>
 80189f6:	2210      	movs	r2, #16
 80189f8:	9508      	str	r5, [sp, #32]
 80189fa:	4628      	mov	r0, r5
 80189fc:	2680      	movs	r6, #128	; 0x80
 80189fe:	4db4      	ldr	r5, [pc, #720]	; (8018cd0 <invoke_inf+0x810>)
 8018a00:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018a04:	463b      	mov	r3, r7
 8018a06:	4611      	mov	r1, r2
 8018a08:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8018a0c:	940d      	str	r4, [sp, #52]	; 0x34
 8018a0e:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018a12:	f8df c308 	ldr.w	ip, [pc, #776]	; 8018d1c <invoke_inf+0x85c>
 8018a16:	e9cd 870a 	strd	r8, r7, [sp, #40]	; 0x28
 8018a1a:	e9cd 5c00 	strd	r5, ip, [sp]
 8018a1e:	e9cd 4604 	strd	r4, r6, [sp, #16]
 8018a22:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018a26:	f7fa f827 	bl	8012a78 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8018a2a:	2680      	movs	r6, #128	; 0x80
 8018a2c:	f8df e2f0 	ldr.w	lr, [pc, #752]	; 8018d20 <invoke_inf+0x860>
 8018a30:	463b      	mov	r3, r7
 8018a32:	f5ab 4076 	sub.w	r0, fp, #62976	; 0xf600
 8018a36:	f8df c2ec 	ldr.w	ip, [pc, #748]	; 8018d24 <invoke_inf+0x864>
 8018a3a:	2700      	movs	r7, #0
 8018a3c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018a40:	f5a0 6220 	sub.w	r2, r0, #2560	; 0xa00
 8018a44:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8018a48:	4641      	mov	r1, r8
 8018a4a:	f8cd 8020 	str.w	r8, [sp, #32]
 8018a4e:	9207      	str	r2, [sp, #28]
 8018a50:	4642      	mov	r2, r8
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 8018a52:	f5ab 454e 	sub.w	r5, fp, #52736	; 0xce00
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8018a56:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018a5a:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8018a5e:	2628      	movs	r6, #40	; 0x28
 8018a60:	f8df c2c4 	ldr.w	ip, [pc, #708]	; 8018d28 <invoke_inf+0x868>
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8018a64:	f5ab 4744 	sub.w	r7, fp, #50176	; 0xc400
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8018a68:	960a      	str	r6, [sp, #40]	; 0x28
 8018a6a:	f8cd c000 	str.w	ip, [sp]
 8018a6e:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018a72:	f00b fa15 	bl	8023ea0 <convolve_1x1_s8_fpreq>
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8018a76:	f5ab 4376 	sub.w	r3, fp, #62976	; 0xf600
 8018a7a:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 8018d2c <invoke_inf+0x86c>
 8018a7e:	4642      	mov	r2, r8
 8018a80:	9307      	str	r3, [sp, #28]
 8018a82:	4633      	mov	r3, r6
 8018a84:	2600      	movs	r6, #0
 8018a86:	f8cd c008 	str.w	ip, [sp, #8]
 8018a8a:	f8df e2a4 	ldr.w	lr, [pc, #676]	; 8018d30 <invoke_inf+0x870>
 8018a8e:	4641      	mov	r1, r8
 8018a90:	9604      	str	r6, [sp, #16]
 8018a92:	26a0      	movs	r6, #160	; 0xa0
 8018a94:	f8df c29c 	ldr.w	ip, [pc, #668]	; 8018d34 <invoke_inf+0x874>
 8018a98:	f5ab 3080 	sub.w	r0, fp, #65536	; 0x10000
 8018a9c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018aa0:	960a      	str	r6, [sp, #40]	; 0x28
 8018aa2:	9403      	str	r4, [sp, #12]
 8018aa4:	9405      	str	r4, [sp, #20]
 8018aa6:	f8cd 9018 	str.w	r9, [sp, #24]
 8018aaa:	e9cd ce00 	strd	ip, lr, [sp]
 8018aae:	e9cd 8808 	strd	r8, r8, [sp, #32]
 8018ab2:	f00b f9f5 	bl	8023ea0 <convolve_1x1_s8_fpreq>
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 8018ab6:	f8df c280 	ldr.w	ip, [pc, #640]	; 8018d38 <invoke_inf+0x878>
 8018aba:	f5ab 4376 	sub.w	r3, fp, #62976	; 0xf600
 8018abe:	f8df e27c 	ldr.w	lr, [pc, #636]	; 8018d3c <invoke_inf+0x87c>
 8018ac2:	f8cd c00c 	str.w	ip, [sp, #12]
 8018ac6:	4642      	mov	r2, r8
 8018ac8:	f8df c274 	ldr.w	ip, [pc, #628]	; 8018d40 <invoke_inf+0x880>
 8018acc:	4618      	mov	r0, r3
 8018ace:	9308      	str	r3, [sp, #32]
 8018ad0:	4633      	mov	r3, r6
 8018ad2:	960b      	str	r6, [sp, #44]	; 0x2c
 8018ad4:	2680      	movs	r6, #128	; 0x80
 8018ad6:	4641      	mov	r1, r8
 8018ad8:	9404      	str	r4, [sp, #16]
 8018ada:	9605      	str	r6, [sp, #20]
 8018adc:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8018ae0:	f8df c260 	ldr.w	ip, [pc, #608]	; 8018d44 <invoke_inf+0x884>
 8018ae4:	e9cd 8809 	strd	r8, r8, [sp, #36]	; 0x24
 8018ae8:	e9cd a40c 	strd	sl, r4, [sp, #48]	; 0x30
 8018aec:	f8cd c000 	str.w	ip, [sp]
 8018af0:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018af4:	f7fb f9fa 	bl	8013eec <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 8018af8:	f04f 0e16 	mov.w	lr, #22
 8018afc:	f8df c248 	ldr.w	ip, [pc, #584]	; 8018d48 <invoke_inf+0x888>
 8018b00:	2328      	movs	r3, #40	; 0x28
 8018b02:	9604      	str	r6, [sp, #16]
 8018b04:	4642      	mov	r2, r8
 8018b06:	930a      	str	r3, [sp, #40]	; 0x28
 8018b08:	4641      	mov	r1, r8
 8018b0a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018b0e:	f5ab 4076 	sub.w	r0, fp, #62976	; 0xf600
 8018b12:	9507      	str	r5, [sp, #28]
 8018b14:	23a0      	movs	r3, #160	; 0xa0
 8018b16:	9405      	str	r4, [sp, #20]
 8018b18:	f8cd 9018 	str.w	r9, [sp, #24]
 8018b1c:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018b20:	f8df e228 	ldr.w	lr, [pc, #552]	; 8018d4c <invoke_inf+0x88c>
 8018b24:	f8df c228 	ldr.w	ip, [pc, #552]	; 8018d50 <invoke_inf+0x890>
 8018b28:	e9cd 8808 	strd	r8, r8, [sp, #32]
 8018b2c:	e9cd ce00 	strd	ip, lr, [sp]
 8018b30:	f00b f9b6 	bl	8023ea0 <convolve_1x1_s8_fpreq>
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8018b34:	eef0 0a48 	vmov.f32	s1, s16
 8018b38:	eef0 2a08 	vmov.f32	s5, #8	; 0x40400000  3.0
 8018b3c:	ed9f 2a65 	vldr	s4, [pc, #404]	; 8018cd4 <invoke_inf+0x814>
 8018b40:	eef3 1a06 	vmov.f32	s3, #54	; 0x41b00000  22.0
 8018b44:	ed9f 1a64 	vldr	s2, [pc, #400]	; 8018cd8 <invoke_inf+0x818>
 8018b48:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8018cdc <invoke_inf+0x81c>
 8018b4c:	462a      	mov	r2, r5
 8018b4e:	f5a5 5148 	sub.w	r1, r5, #12800	; 0x3200
 8018b52:	463b      	mov	r3, r7
 8018b54:	f44f 6020 	mov.w	r0, #2560	; 0xa00
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8018b58:	4d61      	ldr	r5, [pc, #388]	; (8018ce0 <invoke_inf+0x820>)
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8018b5a:	f00a fd5d 	bl	8023618 <add_fpreq>
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8018b5e:	4638      	mov	r0, r7
 8018b60:	f06f 0c02 	mvn.w	ip, #2
 8018b64:	4f5f      	ldr	r7, [pc, #380]	; (8018ce4 <invoke_inf+0x824>)
 8018b66:	f5a0 5626 	sub.w	r6, r0, #10624	; 0x2980
 8018b6a:	22a0      	movs	r2, #160	; 0xa0
 8018b6c:	f8cd c010 	str.w	ip, [sp, #16]
 8018b70:	4641      	mov	r1, r8
 8018b72:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 8018d54 <invoke_inf+0x894>
 8018b76:	2328      	movs	r3, #40	; 0x28
 8018b78:	920a      	str	r2, [sp, #40]	; 0x28
 8018b7a:	4642      	mov	r2, r8
 8018b7c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8018b80:	9607      	str	r6, [sp, #28]
 8018b82:	9502      	str	r5, [sp, #8]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8018b84:	f5ab 4557 	sub.w	r5, fp, #55040	; 0xd700
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8018b88:	9701      	str	r7, [sp, #4]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8018b8a:	2790      	movs	r7, #144	; 0x90
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8018b8c:	f8cd c000 	str.w	ip, [sp]
 8018b90:	9403      	str	r4, [sp, #12]
 8018b92:	e9cd 8808 	strd	r8, r8, [sp, #32]
 8018b96:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018b9a:	f00b f981 	bl	8023ea0 <convolve_1x1_s8_fpreq>
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8018b9e:	f04f 0e80 	mov.w	lr, #128	; 0x80
 8018ba2:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 8018d58 <invoke_inf+0x898>
 8018ba6:	f5a6 5194 	sub.w	r1, r6, #4736	; 0x1280
 8018baa:	9608      	str	r6, [sp, #32]
 8018bac:	4630      	mov	r0, r6
 8018bae:	f8cd c00c 	str.w	ip, [sp, #12]
 8018bb2:	4676      	mov	r6, lr
 8018bb4:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8018d5c <invoke_inf+0x89c>
 8018bb8:	23a0      	movs	r3, #160	; 0xa0
 8018bba:	4642      	mov	r2, r8
 8018bbc:	9109      	str	r1, [sp, #36]	; 0x24
 8018bbe:	940e      	str	r4, [sp, #56]	; 0x38
 8018bc0:	4641      	mov	r1, r8
 8018bc2:	e9cd 4e04 	strd	r4, lr, [sp, #16]
 8018bc6:	f8df e198 	ldr.w	lr, [pc, #408]	; 8018d60 <invoke_inf+0x8a0>
 8018bca:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8018bce:	f8df c194 	ldr.w	ip, [pc, #404]	; 8018d64 <invoke_inf+0x8a4>
 8018bd2:	e9cd 3a0c 	strd	r3, sl, [sp, #48]	; 0x30
 8018bd6:	e9cd 880a 	strd	r8, r8, [sp, #40]	; 0x28
 8018bda:	f8cd c000 	str.w	ip, [sp]
 8018bde:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018be2:	f7fa fa55 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8018be6:	f5ab 416f 	sub.w	r1, fp, #61184	; 0xef00
 8018bea:	2030      	movs	r0, #48	; 0x30
 8018bec:	f04f 0e02 	mov.w	lr, #2
 8018bf0:	9604      	str	r6, [sp, #16]
 8018bf2:	4642      	mov	r2, r8
 8018bf4:	900b      	str	r0, [sp, #44]	; 0x2c
 8018bf6:	f501 70c0 	add.w	r0, r1, #384	; 0x180
 8018bfa:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8018d68 <invoke_inf+0x8a8>
 8018bfe:	23a0      	movs	r3, #160	; 0xa0
 8018c00:	f5a0 6658 	sub.w	r6, r0, #3456	; 0xd80
 8018c04:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018c08:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8018c0c:	9607      	str	r6, [sp, #28]
 8018c0e:	4e36      	ldr	r6, [pc, #216]	; (8018ce8 <invoke_inf+0x828>)
 8018c10:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8018c14:	9108      	str	r1, [sp, #32]
 8018c16:	4641      	mov	r1, r8
 8018c18:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018c1c:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8018d6c <invoke_inf+0x8ac>
 8018c20:	e9cd 6c00 	strd	r6, ip, [sp]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8018c24:	4e31      	ldr	r6, [pc, #196]	; (8018cec <invoke_inf+0x82c>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8018c26:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018c2a:	f00b fa1d 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8018c2e:	f5ab 407b 	sub.w	r0, fp, #64256	; 0xfb00
 8018c32:	f04f 0e0c 	mov.w	lr, #12
 8018c36:	9604      	str	r6, [sp, #16]
 8018c38:	f06f 0c01 	mvn.w	ip, #1
 8018c3c:	4e2c      	ldr	r6, [pc, #176]	; (8018cf0 <invoke_inf+0x830>)
 8018c3e:	f500 6358 	add.w	r3, r0, #3456	; 0xd80
 8018c42:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8018c46:	f8cd c018 	str.w	ip, [sp, #24]
 8018c4a:	4642      	mov	r2, r8
 8018c4c:	f8df c120 	ldr.w	ip, [pc, #288]	; 8018d70 <invoke_inf+0x8b0>
 8018c50:	4641      	mov	r1, r8
 8018c52:	930a      	str	r3, [sp, #40]	; 0x28
 8018c54:	2330      	movs	r3, #48	; 0x30
 8018c56:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8018c5a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 8018c5e:	9509      	str	r5, [sp, #36]	; 0x24
 8018c60:	970d      	str	r7, [sp, #52]	; 0x34
 8018c62:	9405      	str	r4, [sp, #20]
 8018c64:	e9cd e602 	strd	lr, r6, [sp, #8]
 8018c68:	4e22      	ldr	r6, [pc, #136]	; (8018cf4 <invoke_inf+0x834>)
 8018c6a:	e9cd 4907 	strd	r4, r9, [sp, #28]
 8018c6e:	e9cd 6c00 	strd	r6, ip, [sp]
 8018c72:	f00b fb1b 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 8018c76:	2680      	movs	r6, #128	; 0x80
 8018c78:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8018d74 <invoke_inf+0x8b4>
 8018c7c:	f5ab 4169 	sub.w	r1, fp, #59648	; 0xe900
 8018c80:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 8018d78 <invoke_inf+0x8b8>
 8018c84:	463b      	mov	r3, r7
 8018c86:	9508      	str	r5, [sp, #32]
 8018c88:	4642      	mov	r2, r8
 8018c8a:	9109      	str	r1, [sp, #36]	; 0x24
 8018c8c:	4628      	mov	r0, r5
 8018c8e:	4641      	mov	r1, r8
 8018c90:	940e      	str	r4, [sp, #56]	; 0x38
 8018c92:	e9cd ec02 	strd	lr, ip, [sp, #8]
 8018c96:	e9cd 4604 	strd	r4, r6, [sp, #16]
 8018c9a:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8018d7c <invoke_inf+0x8bc>
 8018c9e:	4e16      	ldr	r6, [pc, #88]	; (8018cf8 <invoke_inf+0x838>)
 8018ca0:	e9cd 7a0c 	strd	r7, sl, [sp, #48]	; 0x30
 8018ca4:	e9cd 6c00 	strd	r6, ip, [sp]
 8018ca8:	e9cd 880a 	strd	r8, r8, [sp, #40]	; 0x28
 8018cac:	e9cd 4906 	strd	r4, r9, [sp, #24]
 8018cb0:	f7f9 fcea 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8018cb4:	463b      	mov	r3, r7
 8018cb6:	e063      	b.n	8018d80 <invoke_inf+0x8c0>
 8018cb8:	08032d18 	.word	0x08032d18
 8018cbc:	3d7c2a35 	.word	0x3d7c2a35
 8018cc0:	c2080000 	.word	0xc2080000
 8018cc4:	3d5fa742 	.word	0x3d5fa742
 8018cc8:	3d3378e9 	.word	0x3d3378e9
 8018ccc:	080498f0 	.word	0x080498f0
 8018cd0:	08033150 	.word	0x08033150
 8018cd4:	3d188730 	.word	0x3d188730
 8018cd8:	3cff28b0 	.word	0x3cff28b0
 8018cdc:	3d15631d 	.word	0x3d15631d
 8018ce0:	08042e18 	.word	0x08042e18
 8018ce4:	08040838 	.word	0x08040838
 8018ce8:	08050270 	.word	0x08050270
 8018cec:	080433d8 	.word	0x080433d8
 8018cf0:	200000dc 	.word	0x200000dc
 8018cf4:	20004e8c 	.word	0x20004e8c
 8018cf8:	080363c8 	.word	0x080363c8
 8018cfc:	08040e38 	.word	0x08040e38
 8018d00:	08042398 	.word	0x08042398
 8018d04:	08040218 	.word	0x08040218
 8018d08:	08048db0 	.word	0x08048db0
 8018d0c:	080423f8 	.word	0x080423f8
 8018d10:	08040278 	.word	0x08040278
 8018d14:	080425d8 	.word	0x080425d8
 8018d18:	08041898 	.word	0x08041898
 8018d1c:	08041018 	.word	0x08041018
 8018d20:	080427b8 	.word	0x080427b8
 8018d24:	08040458 	.word	0x08040458
 8018d28:	0804a430 	.word	0x0804a430
 8018d2c:	08042858 	.word	0x08042858
 8018d30:	080404f8 	.word	0x080404f8
 8018d34:	0804b6f0 	.word	0x0804b6f0
 8018d38:	08042ad8 	.word	0x08042ad8
 8018d3c:	08041a78 	.word	0x08041a78
 8018d40:	080411f8 	.word	0x080411f8
 8018d44:	08033588 	.word	0x08033588
 8018d48:	08042d78 	.word	0x08042d78
 8018d4c:	08040798 	.word	0x08040798
 8018d50:	0804d070 	.word	0x0804d070
 8018d54:	0804e970 	.word	0x0804e970
 8018d58:	08043098 	.word	0x08043098
 8018d5c:	2000275c 	.word	0x2000275c
 8018d60:	2003b4a4 	.word	0x2003b4a4
 8018d64:	08035428 	.word	0x08035428
 8018d68:	08043318 	.word	0x08043318
 8018d6c:	2000001c 	.word	0x2000001c
 8018d70:	08052070 	.word	0x08052070
 8018d74:	2003b724 	.word	0x2003b724
 8018d78:	08043618 	.word	0x08043618
 8018d7c:	200029dc 	.word	0x200029dc
 8018d80:	2780      	movs	r7, #128	; 0x80
 8018d82:	f04f 0c11 	mov.w	ip, #17
 8018d86:	4edb      	ldr	r6, [pc, #876]	; (80190f4 <invoke_inf+0xc34>)
 8018d88:	f5a5 71c0 	sub.w	r1, r5, #384	; 0x180
 8018d8c:	9704      	str	r7, [sp, #16]
 8018d8e:	f505 5710 	add.w	r7, r5, #9216	; 0x2400
 8018d92:	2230      	movs	r2, #48	; 0x30
 8018d94:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018d98:	9707      	str	r7, [sp, #28]
 8018d9a:	4628      	mov	r0, r5
 8018d9c:	4fd6      	ldr	r7, [pc, #856]	; (80190f8 <invoke_inf+0xc38>)
 8018d9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8018da0:	4642      	mov	r2, r8
 8018da2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8018da6:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8018daa:	9108      	str	r1, [sp, #32]
 8018dac:	4641      	mov	r1, r8
 8018dae:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 8018db2:	4ed2      	ldr	r6, [pc, #840]	; (80190fc <invoke_inf+0xc3c>)
 8018db4:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8018db8:	e9cd 6700 	strd	r6, r7, [sp]
 8018dbc:	f00b f954 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 8018dc0:	f5ab 417b 	sub.w	r1, fp, #64256	; 0xfb00
 8018dc4:	eeb0 2a49 	vmov.f32	s4, s18
 8018dc8:	ed9f 1acd 	vldr	s2, [pc, #820]	; 8019100 <invoke_inf+0xc40>
 8018dcc:	eef1 2a08 	vmov.f32	s5, #24	; 0x40c00000  6.0
 8018dd0:	ed9f 0acc 	vldr	s0, [pc, #816]	; 8019104 <invoke_inf+0xc44>
 8018dd4:	eef3 1a01 	vmov.f32	s3, #49	; 0x41880000  17.0
 8018dd8:	9500      	str	r5, [sp, #0]
 8018dda:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8018dde:	f501 53b4 	add.w	r3, r1, #5760	; 0x1680
 8018de2:	f501 4290 	add.w	r2, r1, #18432	; 0x4800
 8018de6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8018dea:	f00a fc63 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8018dee:	2518      	movs	r5, #24
 8018df0:	f5ab 414b 	sub.w	r1, fp, #51968	; 0xcb00
 8018df4:	4fc4      	ldr	r7, [pc, #784]	; (8019108 <invoke_inf+0xc48>)
 8018df6:	9502      	str	r5, [sp, #8]
 8018df8:	f06f 0505 	mvn.w	r5, #5
 8018dfc:	f5a1 50cc 	sub.w	r0, r1, #6528	; 0x1980
 8018e00:	f8df c334 	ldr.w	ip, [pc, #820]	; 8019138 <invoke_inf+0xc78>
 8018e04:	f8df e334 	ldr.w	lr, [pc, #820]	; 801913c <invoke_inf+0xc7c>
 8018e08:	26c0      	movs	r6, #192	; 0xc0
 8018e0a:	9506      	str	r5, [sp, #24]
 8018e0c:	f500 554c 	add.w	r5, r0, #13056	; 0x3300
 8018e10:	9701      	str	r7, [sp, #4]
 8018e12:	4642      	mov	r2, r8
 8018e14:	4fbd      	ldr	r7, [pc, #756]	; (801910c <invoke_inf+0xc4c>)
 8018e16:	2330      	movs	r3, #48	; 0x30
 8018e18:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8018e1c:	960d      	str	r6, [sp, #52]	; 0x34
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8018e1e:	f5a0 56dc 	sub.w	r6, r0, #7040	; 0x1b80
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8018e22:	9700      	str	r7, [sp, #0]
 8018e24:	9407      	str	r4, [sp, #28]
 8018e26:	9405      	str	r4, [sp, #20]
 8018e28:	f8cd 9020 	str.w	r9, [sp, #32]
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8018e2c:	4fb8      	ldr	r7, [pc, #736]	; (8019110 <invoke_inf+0xc50>)
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8018e2e:	e9cd 5109 	strd	r5, r1, [sp, #36]	; 0x24
 8018e32:	e9cd ec03 	strd	lr, ip, [sp, #12]
 8018e36:	e9cd 880b 	strd	r8, r8, [sp, #44]	; 0x2c
 8018e3a:	4641      	mov	r1, r8
 8018e3c:	f00b fa36 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8018e40:	f8df c2fc 	ldr.w	ip, [pc, #764]	; 8019140 <invoke_inf+0xc80>
 8018e44:	f5ab 4145 	sub.w	r1, fp, #50432	; 0xc500
 8018e48:	23c0      	movs	r3, #192	; 0xc0
 8018e4a:	f04f 0e80 	mov.w	lr, #128	; 0x80
 8018e4e:	9508      	str	r5, [sp, #32]
 8018e50:	4642      	mov	r2, r8
 8018e52:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8018e56:	f8cd e014 	str.w	lr, [sp, #20]
 8018e5a:	4628      	mov	r0, r5
 8018e5c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8018e60:	f04f 0b30 	mov.w	fp, #48	; 0x30
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8018e64:	9109      	str	r1, [sp, #36]	; 0x24
 8018e66:	4641      	mov	r1, r8
 8018e68:	940e      	str	r4, [sp, #56]	; 0x38
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8018e6a:	2504      	movs	r5, #4
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8018e6c:	9406      	str	r4, [sp, #24]
 8018e6e:	9404      	str	r4, [sp, #16]
 8018e70:	f8cd 901c 	str.w	r9, [sp, #28]
 8018e74:	e9cd 7c02 	strd	r7, ip, [sp, #8]
 8018e78:	f8df c2c8 	ldr.w	ip, [pc, #712]	; 8019144 <invoke_inf+0xc84>
 8018e7c:	4fa5      	ldr	r7, [pc, #660]	; (8019114 <invoke_inf+0xc54>)
 8018e7e:	e9cd 830b 	strd	r8, r3, [sp, #44]	; 0x2c
 8018e82:	e9cd 7c00 	strd	r7, ip, [sp]
 8018e86:	f7f9 fbff 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8018e8a:	4fa3      	ldr	r7, [pc, #652]	; (8019118 <invoke_inf+0xc58>)
 8018e8c:	f506 409d 	add.w	r0, r6, #20096	; 0x4e80
 8018e90:	f06f 0e07 	mvn.w	lr, #7
 8018e94:	f506 46fd 	add.w	r6, r6, #32384	; 0x7e80
 8018e98:	f8df c2ac 	ldr.w	ip, [pc, #684]	; 8019148 <invoke_inf+0xc88>
 8018e9c:	f5a0 72c0 	sub.w	r2, r0, #384	; 0x180
 8018ea0:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8018ea4:	9701      	str	r7, [sp, #4]
 8018ea6:	f04f 0b80 	mov.w	fp, #128	; 0x80
 8018eaa:	4f9c      	ldr	r7, [pc, #624]	; (801911c <invoke_inf+0xc5c>)
 8018eac:	4641      	mov	r1, r8
 8018eae:	9208      	str	r2, [sp, #32]
 8018eb0:	23c0      	movs	r3, #192	; 0xc0
 8018eb2:	4642      	mov	r2, r8
 8018eb4:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018eb8:	9607      	str	r6, [sp, #28]
 8018eba:	9700      	str	r7, [sp, #0]
 8018ebc:	f8cd 9018 	str.w	r9, [sp, #24]
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8018ec0:	4f97      	ldr	r7, [pc, #604]	; (8019120 <invoke_inf+0xc60>)
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8018ec2:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018ec6:	e9cd 8809 	strd	r8, r8, [sp, #36]	; 0x24
 8018eca:	e9cd b404 	strd	fp, r4, [sp, #16]
 8018ece:	f00b f8cb 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 8018ed2:	f5a6 5340 	sub.w	r3, r6, #12288	; 0x3000
 8018ed6:	eef0 2a48 	vmov.f32	s5, s16
 8018eda:	ed9f 2a92 	vldr	s4, [pc, #584]	; 8019124 <invoke_inf+0xc64>
 8018ede:	eeb0 0a49 	vmov.f32	s0, s18
 8018ee2:	ed9f 1a91 	vldr	s2, [pc, #580]	; 8019128 <invoke_inf+0xc68>
 8018ee6:	eefa 1a00 	vmov.f32	s3, #160	; 0xc1000000 -8.0
 8018eea:	9300      	str	r3, [sp, #0]
 8018eec:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8018ef0:	4632      	mov	r2, r6
 8018ef2:	f5a6 41c6 	sub.w	r1, r6, #25344	; 0x6300
 8018ef6:	f5a6 5376 	sub.w	r3, r6, #15744	; 0x3d80
 8018efa:	f44f 6040 	mov.w	r0, #3072	; 0xc00
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8018efe:	f5a6 5b10 	sub.w	fp, r6, #9216	; 0x2400
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 8018f02:	f00a fbd7 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8018f06:	f5a6 5076 	sub.w	r0, r6, #15744	; 0x3d80
 8018f0a:	2600      	movs	r6, #0
 8018f0c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 801914c <invoke_inf+0xc8c>
 8018f10:	f8df c23c 	ldr.w	ip, [pc, #572]	; 8019150 <invoke_inf+0xc90>
 8018f14:	2218      	movs	r2, #24
 8018f16:	9606      	str	r6, [sp, #24]
 8018f18:	26f0      	movs	r6, #240	; 0xf0
 8018f1a:	9202      	str	r2, [sp, #8]
 8018f1c:	4641      	mov	r1, r8
 8018f1e:	960d      	str	r6, [sp, #52]	; 0x34
 8018f20:	f50b 56e7 	add.w	r6, fp, #7392	; 0x1ce0
 8018f24:	4642      	mov	r2, r8
 8018f26:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8018f2a:	9609      	str	r6, [sp, #36]	; 0x24
 8018f2c:	2330      	movs	r3, #48	; 0x30
 8018f2e:	4e7f      	ldr	r6, [pc, #508]	; (801912c <invoke_inf+0xc6c>)
 8018f30:	9704      	str	r7, [sp, #16]
 8018f32:	9603      	str	r6, [sp, #12]
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8018f34:	2680      	movs	r6, #128	; 0x80
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8018f36:	f8cd e004 	str.w	lr, [sp, #4]
 8018f3a:	f8cd c000 	str.w	ip, [sp]
 8018f3e:	9407      	str	r4, [sp, #28]
 8018f40:	9405      	str	r4, [sp, #20]
 8018f42:	f8cd 9020 	str.w	r9, [sp, #32]
 8018f46:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8018f4a:	e9cd 880b 	strd	r8, r8, [sp, #44]	; 0x2c
 8018f4e:	f00b f9ad 	bl	80242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8018f52:	f5aa 3130 	sub.w	r1, sl, #180224	; 0x2c000
 8018f56:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8019154 <invoke_inf+0xc94>
 8018f5a:	23f0      	movs	r3, #240	; 0xf0
 8018f5c:	f501 40c4 	add.w	r0, r1, #25088	; 0x6200
 8018f60:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8019158 <invoke_inf+0xc98>
 8018f64:	4642      	mov	r2, r8
 8018f66:	930c      	str	r3, [sp, #48]	; 0x30
 8018f68:	f500 57ab 	add.w	r7, r0, #5472	; 0x1560
 8018f6c:	4641      	mov	r1, r8
 8018f6e:	9605      	str	r6, [sp, #20]
 8018f70:	9708      	str	r7, [sp, #32]
 8018f72:	4637      	mov	r7, r6
 8018f74:	9009      	str	r0, [sp, #36]	; 0x24
 8018f76:	f500 50ab 	add.w	r0, r0, #5472	; 0x1560
 8018f7a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8018f7e:	940e      	str	r4, [sp, #56]	; 0x38
 8018f80:	9406      	str	r4, [sp, #24]
 8018f82:	9404      	str	r4, [sp, #16]
 8018f84:	f8cd 901c 	str.w	r9, [sp, #28]
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 8018f88:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 801915c <invoke_inf+0xc9c>
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8018f8c:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8018f90:	f8df e1cc 	ldr.w	lr, [pc, #460]	; 8019160 <invoke_inf+0xca0>
 8018f94:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8019164 <invoke_inf+0xca4>
 8018f98:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
 8018f9c:	e9cd ce00 	strd	ip, lr, [sp]
 8018fa0:	f7fc f9b8 	bl	8015314 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 8018fa4:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 8019168 <invoke_inf+0xca8>
 8018fa8:	f50b 6016 	add.w	r0, fp, #2400	; 0x960
 8018fac:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 801916c <invoke_inf+0xcac>
 8018fb0:	f8cd c004 	str.w	ip, [sp, #4]
 8018fb4:	462a      	mov	r2, r5
 8018fb6:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8019170 <invoke_inf+0xcb0>
 8018fba:	4629      	mov	r1, r5
 8018fbc:	950a      	str	r5, [sp, #40]	; 0x28
 8018fbe:	23f0      	movs	r3, #240	; 0xf0
 8018fc0:	9509      	str	r5, [sp, #36]	; 0x24
 8018fc2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018fc6:	9008      	str	r0, [sp, #32]
 8018fc8:	f500 509c 	add.w	r0, r0, #4992	; 0x1380
 8018fcc:	f8cd 801c 	str.w	r8, [sp, #28]
 8018fd0:	f8cd c000 	str.w	ip, [sp]
 8018fd4:	f8cd 9018 	str.w	r9, [sp, #24]
 8018fd8:	e9cd 6404 	strd	r6, r4, [sp, #16]
 8018fdc:	2660      	movs	r6, #96	; 0x60
 8018fde:	960b      	str	r6, [sp, #44]	; 0x2c
 8018fe0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8018fe4:	e9cd e602 	strd	lr, r6, [sp, #8]
 8018fe8:	f00b f83e 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 8018fec:	f50b 6022 	add.w	r0, fp, #2592	; 0xa20
 8018ff0:	f8df c180 	ldr.w	ip, [pc, #384]	; 8019174 <invoke_inf+0xcb4>
 8018ff4:	f04f 0e01 	mov.w	lr, #1
 8018ff8:	f500 5696 	add.w	r6, r0, #4800	; 0x12c0
 8018ffc:	950a      	str	r5, [sp, #40]	; 0x28
 8018ffe:	f8cd e010 	str.w	lr, [sp, #16]
 8019002:	462a      	mov	r2, r5
 8019004:	9607      	str	r6, [sp, #28]
 8019006:	f44f 76c0 	mov.w	r6, #384	; 0x180
 801900a:	f8cd c008 	str.w	ip, [sp, #8]
 801900e:	4629      	mov	r1, r5
 8019010:	f8df e164 	ldr.w	lr, [pc, #356]	; 8019178 <invoke_inf+0xcb8>
 8019014:	2360      	movs	r3, #96	; 0x60
 8019016:	f8df c164 	ldr.w	ip, [pc, #356]	; 801917c <invoke_inf+0xcbc>
 801901a:	9509      	str	r5, [sp, #36]	; 0x24
 801901c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8019020:	9008      	str	r0, [sp, #32]
 8019022:	4640      	mov	r0, r8
 8019024:	960b      	str	r6, [sp, #44]	; 0x2c
 8019026:	9405      	str	r4, [sp, #20]
 8019028:	9403      	str	r4, [sp, #12]
 801902a:	f8cd 9018 	str.w	r9, [sp, #24]
 801902e:	e9cd ce00 	strd	ip, lr, [sp]
 8019032:	f00b f819 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 8019036:	f8df c148 	ldr.w	ip, [pc, #328]	; 8019180 <invoke_inf+0xcc0>
 801903a:	f50b 6052 	add.w	r0, fp, #3360	; 0xd20
 801903e:	f8df e144 	ldr.w	lr, [pc, #324]	; 8019184 <invoke_inf+0xcc4>
 8019042:	f8cd c00c 	str.w	ip, [sp, #12]
 8019046:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801904a:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8019188 <invoke_inf+0xcc8>
 801904e:	f500 667c 	add.w	r6, r0, #4032	; 0xfc0
 8019052:	930c      	str	r3, [sp, #48]	; 0x30
 8019054:	462a      	mov	r2, r5
 8019056:	950b      	str	r5, [sp, #44]	; 0x2c
 8019058:	4629      	mov	r1, r5
 801905a:	950a      	str	r5, [sp, #40]	; 0x28
 801905c:	9608      	str	r6, [sp, #32]
 801905e:	9705      	str	r7, [sp, #20]
 8019060:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8019064:	9009      	str	r0, [sp, #36]	; 0x24
 8019066:	f500 607c 	add.w	r0, r0, #4032	; 0xfc0
 801906a:	940e      	str	r4, [sp, #56]	; 0x38
 801906c:	9406      	str	r4, [sp, #24]
 801906e:	9404      	str	r4, [sp, #16]
 8019070:	f8cd 901c 	str.w	r9, [sp, #28]
 8019074:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8019078:	f8df c110 	ldr.w	ip, [pc, #272]	; 801918c <invoke_inf+0xccc>
 801907c:	f8cd c000 	str.w	ip, [sp]
 8019080:	f7fa f806 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
 8019084:	f06f 0c0f 	mvn.w	ip, #15
 8019088:	f50b 5081 	add.w	r0, fp, #4128	; 0x1020
 801908c:	f8df e100 	ldr.w	lr, [pc, #256]	; 8019190 <invoke_inf+0xcd0>
 8019090:	f8cd c00c 	str.w	ip, [sp, #12]
 8019094:	2360      	movs	r3, #96	; 0x60
 8019096:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 8019194 <invoke_inf+0xcd4>
 801909a:	f500 614c 	add.w	r1, r0, #3264	; 0xcc0
 801909e:	9509      	str	r5, [sp, #36]	; 0x24
 80190a0:	462a      	mov	r2, r5
 80190a2:	9107      	str	r1, [sp, #28]
 80190a4:	4629      	mov	r1, r5
 80190a6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80190aa:	9008      	str	r0, [sp, #32]
 80190ac:	f500 604c 	add.w	r0, r0, #3264	; 0xcc0
 80190b0:	f8cd 9018 	str.w	r9, [sp, #24]
 80190b4:	e9cd ce01 	strd	ip, lr, [sp, #4]
 80190b8:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8019198 <invoke_inf+0xcd8>
 80190bc:	e9cd 530a 	strd	r5, r3, [sp, #40]	; 0x28
 80190c0:	f8cd c000 	str.w	ip, [sp]
 80190c4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80190c8:	e9cd 7404 	strd	r7, r4, [sp, #16]
 80190cc:	f00a ffcc 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 80190d0:	eeff 2a00 	vmov.f32	s5, #240	; 0xbf800000 -1.0
 80190d4:	f50b 5387 	add.w	r3, fp, #4320	; 0x10e0
 80190d8:	eeb0 2a68 	vmov.f32	s4, s17
 80190dc:	eefb 1a00 	vmov.f32	s3, #176	; 0xc1800000 -16.0
 80190e0:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8019130 <invoke_inf+0xc70>
 80190e4:	eef0 0a62 	vmov.f32	s1, s5
 80190e8:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8019134 <invoke_inf+0xc74>
 80190ec:	f503 6240 	add.w	r2, r3, #3072	; 0xc00
 80190f0:	e054      	b.n	801919c <invoke_inf+0xcdc>
 80190f2:	bf00      	nop
 80190f4:	08043858 	.word	0x08043858
 80190f8:	2000031c 	.word	0x2000031c
 80190fc:	080539c0 	.word	0x080539c0
 8019100:	3cddc6ae 	.word	0x3cddc6ae
 8019104:	3d0cdda0 	.word	0x3d0cdda0
 8019108:	080554c0 	.word	0x080554c0
 801910c:	2000554c 	.word	0x2000554c
 8019110:	2003b964 	.word	0x2003b964
 8019114:	080368d8 	.word	0x080368d8
 8019118:	200006dc 	.word	0x200006dc
 801911c:	08056d80 	.word	0x08056d80
 8019120:	08044058 	.word	0x08044058
 8019124:	3d61159a 	.word	0x3d61159a
 8019128:	3d1c5f3b 	.word	0x3d1c5f3b
 801912c:	2000079c 	.word	0x2000079c
 8019130:	3cb5e0eb 	.word	0x3cb5e0eb
 8019134:	3cddaad5 	.word	0x3cddaad5
 8019138:	08043918 	.word	0x08043918
 801913c:	200003dc 	.word	0x200003dc
 8019140:	08043c18 	.word	0x08043c18
 8019144:	20002c1c 	.word	0x20002c1c
 8019148:	08043f18 	.word	0x08043f18
 801914c:	08059280 	.word	0x08059280
 8019150:	2000674c 	.word	0x2000674c
 8019154:	08044418 	.word	0x08044418
 8019158:	2003bc64 	.word	0x2003bc64
 801915c:	2001409c 	.word	0x2001409c
 8019160:	20002f1c 	.word	0x20002f1c
 8019164:	08036f98 	.word	0x08036f98
 8019168:	20000b5c 	.word	0x20000b5c
 801916c:	080447d8 	.word	0x080447d8
 8019170:	0805d6f0 	.word	0x0805d6f0
 8019174:	08044958 	.word	0x08044958
 8019178:	20000cdc 	.word	0x20000cdc
 801917c:	080630f0 	.word	0x080630f0
 8019180:	08044f58 	.word	0x08044f58
 8019184:	2003c024 	.word	0x2003c024
 8019188:	200032dc 	.word	0x200032dc
 801918c:	08039d88 	.word	0x08039d88
 8019190:	08045558 	.word	0x08045558
 8019194:	200012dc 	.word	0x200012dc
 8019198:	0806e670 	.word	0x0806e670
 801919c:	4641      	mov	r1, r8
 801919e:	9300      	str	r3, [sp, #0]
 80191a0:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80191a4:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 80191a8:	f00a fa84 	bl	80236b4 <add_fpreq_bitmask>
/* layer 42:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 80191ac:	f508 604c 	add.w	r0, r8, #3264	; 0xcc0
 80191b0:	f8df c274 	ldr.w	ip, [pc, #628]	; 8019428 <invoke_inf+0xf68>
 80191b4:	f04f 0e01 	mov.w	lr, #1
 80191b8:	f500 66c0 	add.w	r6, r0, #1536	; 0x600
 80191bc:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80191c0:	f8cd c008 	str.w	ip, [sp, #8]
 80191c4:	4629      	mov	r1, r5
 80191c6:	f8df c264 	ldr.w	ip, [pc, #612]	; 801942c <invoke_inf+0xf6c>
 80191ca:	2360      	movs	r3, #96	; 0x60
 80191cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80191ce:	462a      	mov	r2, r5
 80191d0:	950a      	str	r5, [sp, #40]	; 0x28
 80191d2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80191d6:	9607      	str	r6, [sp, #28]
 80191d8:	9403      	str	r4, [sp, #12]
 80191da:	f8cd 9018 	str.w	r9, [sp, #24]
 80191de:	e9cd e404 	strd	lr, r4, [sp, #16]
 80191e2:	f8df e24c 	ldr.w	lr, [pc, #588]	; 8019430 <invoke_inf+0xf70>
 80191e6:	e9cd 8508 	strd	r8, r5, [sp, #32]
 80191ea:	e9cd ce00 	strd	ip, lr, [sp]
 80191ee:	f00a ff3b 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
/* layer 43:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 80191f2:	f8df e240 	ldr.w	lr, [pc, #576]	; 8019434 <invoke_inf+0xf74>
 80191f6:	f8df c240 	ldr.w	ip, [pc, #576]	; 8019438 <invoke_inf+0xf78>
 80191fa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80191fe:	f508 5096 	add.w	r0, r8, #4800	; 0x12c0
 8019202:	f508 7840 	add.w	r8, r8, #768	; 0x300
 8019206:	950a      	str	r5, [sp, #40]	; 0x28
 8019208:	462a      	mov	r2, r5
 801920a:	9608      	str	r6, [sp, #32]
 801920c:	4629      	mov	r1, r5
 801920e:	9705      	str	r7, [sp, #20]
 8019210:	463e      	mov	r6, r7
 8019212:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8019216:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 801921a:	940e      	str	r4, [sp, #56]	; 0x38
 801921c:	9406      	str	r4, [sp, #24]
 801921e:	9404      	str	r4, [sp, #16]
 8019220:	f8cd 901c 	str.w	r9, [sp, #28]
/* layer 44:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 8019224:	4f78      	ldr	r7, [pc, #480]	; (8019408 <invoke_inf+0xf48>)
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8019226:	e9cd ce02 	strd	ip, lr, [sp, #8]
 801922a:	f8df e210 	ldr.w	lr, [pc, #528]	; 801943c <invoke_inf+0xf7c>
 801922e:	f8df c210 	ldr.w	ip, [pc, #528]	; 8019440 <invoke_inf+0xf80>
 8019232:	e9cd 530b 	strd	r5, r3, [sp, #44]	; 0x2c
 8019236:	e9cd ce00 	strd	ip, lr, [sp]
 801923a:	f7f9 ff29 	bl	8013090 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 801923e:	f508 607c 	add.w	r0, r8, #4032	; 0xfc0
 8019242:	2160      	movs	r1, #96	; 0x60
 8019244:	f508 581f 	add.w	r8, r8, #10176	; 0x27c0
 8019248:	f8df c1f8 	ldr.w	ip, [pc, #504]	; 8019444 <invoke_inf+0xf84>
 801924c:	462a      	mov	r2, r5
 801924e:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8019448 <invoke_inf+0xf88>
 8019252:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8019256:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 801925a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801925e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8019262:	f8cd e000 	str.w	lr, [sp]
 8019266:	9604      	str	r6, [sp, #16]
 8019268:	9509      	str	r5, [sp, #36]	; 0x24
 801926a:	f8cd a00c 	str.w	sl, [sp, #12]
/* layer 47:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
/* layer 48:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
/* layer 49:AVERAGE_POOL_2D */
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 801926e:	f5a8 5aa8 	sub.w	sl, r8, #5376	; 0x1500
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 8019272:	f8cd 801c 	str.w	r8, [sp, #28]
 8019276:	9611      	str	r6, [sp, #68]	; 0x44
 8019278:	e9cd 510a 	strd	r5, r1, [sp, #40]	; 0x28
 801927c:	f5a0 614c 	sub.w	r1, r0, #3264	; 0xcc0
 8019280:	e9cd 7c01 	strd	r7, ip, [sp, #4]
 8019284:	9108      	str	r1, [sp, #32]
 8019286:	4629      	mov	r1, r5
 8019288:	e9cd 4905 	strd	r4, r9, [sp, #20]
 801928c:	f00a feec 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 8019290:	eeff 1a00 	vmov.f32	s3, #240	; 0xbf800000 -1.0
 8019294:	f5a8 5110 	sub.w	r1, r8, #9216	; 0x2400
 8019298:	eeb0 0a68 	vmov.f32	s0, s17
 801929c:	ed9f 2a5b 	vldr	s4, [pc, #364]	; 801940c <invoke_inf+0xf4c>
 80192a0:	eef1 2a00 	vmov.f32	s5, #16	; 0x40800000  4.0
 80192a4:	eef0 0a61 	vmov.f32	s1, s3
 80192a8:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8019410 <invoke_inf+0xf50>
 80192ac:	f508 5387 	add.w	r3, r8, #4320	; 0x10e0
 80192b0:	4642      	mov	r2, r8
 80192b2:	9100      	str	r1, [sp, #0]
 80192b4:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80192b8:	f5a8 51f0 	sub.w	r1, r8, #7680	; 0x1e00
 80192bc:	f00a f9fa 	bl	80236b4 <add_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 80192c0:	f508 5087 	add.w	r0, r8, #4320	; 0x10e0
 80192c4:	f8df c184 	ldr.w	ip, [pc, #388]	; 801944c <invoke_inf+0xf8c>
 80192c8:	f06f 0e03 	mvn.w	lr, #3
 80192cc:	f5a0 5710 	sub.w	r7, r0, #9216	; 0x2400
 80192d0:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80192d2:	f5a8 51f0 	sub.w	r1, r8, #7680	; 0x1e00
 80192d6:	f8cd c008 	str.w	ip, [sp, #8]
 80192da:	9707      	str	r7, [sp, #28]
 80192dc:	f44f 7710 	mov.w	r7, #576	; 0x240
 80192e0:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8019450 <invoke_inf+0xf90>
 80192e4:	462a      	mov	r2, r5
 80192e6:	970b      	str	r7, [sp, #44]	; 0x2c
 80192e8:	2360      	movs	r3, #96	; 0x60
 80192ea:	4f4a      	ldr	r7, [pc, #296]	; (8019414 <invoke_inf+0xf54>)
 80192ec:	960c      	str	r6, [sp, #48]	; 0x30
 80192ee:	9108      	str	r1, [sp, #32]
 80192f0:	4629      	mov	r1, r5
 80192f2:	f8cd e010 	str.w	lr, [sp, #16]
 80192f6:	9403      	str	r4, [sp, #12]
 80192f8:	e9cd c700 	strd	ip, r7, [sp]
 80192fc:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
 8019300:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8019304:	f00a feb0 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8019308:	9610      	str	r6, [sp, #64]	; 0x40
 801930a:	f44f 7310 	mov.w	r3, #576	; 0x240
 801930e:	f5a8 51cc 	sub.w	r1, r8, #6528	; 0x1980
 8019312:	f5a8 5099 	sub.w	r0, r8, #4896	; 0x1320
 8019316:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8019454 <invoke_inf+0xf94>
 801931a:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8019458 <invoke_inf+0xf98>
 801931e:	462a      	mov	r2, r5
 8019320:	4f3d      	ldr	r7, [pc, #244]	; (8019418 <invoke_inf+0xf58>)
 8019322:	4698      	mov	r8, r3
 8019324:	9008      	str	r0, [sp, #32]
 8019326:	9700      	str	r7, [sp, #0]
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 8019328:	4f3c      	ldr	r7, [pc, #240]	; (801941c <invoke_inf+0xf5c>)
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 801932a:	e9cd 640d 	strd	r6, r4, [sp, #52]	; 0x34
 801932e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8019330:	e9cd 4604 	strd	r4, r6, [sp, #16]
 8019334:	4e3a      	ldr	r6, [pc, #232]	; (8019420 <invoke_inf+0xf60>)
 8019336:	e9cd 530b 	strd	r5, r3, [sp, #44]	; 0x2c
 801933a:	e9cd 1509 	strd	r1, r5, [sp, #36]	; 0x24
 801933e:	e9cd ce01 	strd	ip, lr, [sp, #4]
 8019342:	4629      	mov	r1, r5
 8019344:	9603      	str	r6, [sp, #12]
 8019346:	e9cd 4906 	strd	r4, r9, [sp, #24]
 801934a:	f7f9 f99d 	bl	8012688 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 801934e:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8019350:	f50b 5e35 	add.w	lr, fp, #11584	; 0x2d40
 8019354:	f50a 70f0 	add.w	r0, sl, #480	; 0x1e0
 8019358:	960c      	str	r6, [sp, #48]	; 0x30
 801935a:	4643      	mov	r3, r8
 801935c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801935e:	f500 5110 	add.w	r1, r0, #9216	; 0x2400
 8019362:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801945c <invoke_inf+0xf9c>
 8019366:	462a      	mov	r2, r5
 8019368:	f8cd e020 	str.w	lr, [sp, #32]
 801936c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8019370:	9604      	str	r6, [sp, #16]
 8019372:	26a0      	movs	r6, #160	; 0xa0
 8019374:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8019460 <invoke_inf+0xfa0>
 8019378:	f8cd e00c 	str.w	lr, [sp, #12]
 801937c:	9107      	str	r1, [sp, #28]
 801937e:	4629      	mov	r1, r5
 8019380:	960b      	str	r6, [sp, #44]	; 0x2c
 8019382:	9700      	str	r7, [sp, #0]
/* layer 50:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 8019384:	f06f 0721 	mvn.w	r7, #33	; 0x21
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 8019388:	e9cd 8c01 	strd	r8, ip, [sp, #4]
 801938c:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
 8019390:	e9cd 4905 	strd	r4, r9, [sp, #20]
 8019394:	f00a fe68 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 8019398:	f04f 0c01 	mov.w	ip, #1
 801939c:	f8cd a018 	str.w	sl, [sp, #24]
 80193a0:	4633      	mov	r3, r6
 80193a2:	462a      	mov	r2, r5
 80193a4:	4629      	mov	r1, r5
 80193a6:	f50b 40a5 	add.w	r0, fp, #21120	; 0x5280
 80193aa:	f8cd 9014 	str.w	r9, [sp, #20]
 80193ae:	9404      	str	r4, [sp, #16]
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80193b0:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8019464 <invoke_inf+0xfa4>
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 80193b4:	e9cd cc02 	strd	ip, ip, [sp, #8]
 80193b8:	e9cd 5500 	strd	r5, r5, [sp]
 80193bc:	f00d fa22 	bl	8026804 <avg_pooling>
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80193c0:	4650      	mov	r0, sl
 80193c2:	2201      	movs	r2, #1
 80193c4:	f50a 7cf2 	add.w	ip, sl, #484	; 0x1e4
 80193c8:	f500 71f0 	add.w	r1, r0, #480	; 0x1e0
 80193cc:	f04f 0e0a 	mov.w	lr, #10
 80193d0:	4633      	mov	r3, r6
 80193d2:	4d14      	ldr	r5, [pc, #80]	; (8019424 <invoke_inf+0xf64>)
 80193d4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80193d6:	f8df a090 	ldr.w	sl, [pc, #144]	; 8019468 <invoke_inf+0xfa8>
 80193da:	9108      	str	r1, [sp, #32]
 80193dc:	4611      	mov	r1, r2
 80193de:	960c      	str	r6, [sp, #48]	; 0x30
 80193e0:	9204      	str	r2, [sp, #16]
 80193e2:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 80193e6:	f8cd c01c 	str.w	ip, [sp, #28]
 80193ea:	e9cd 4905 	strd	r4, r9, [sp, #20]
 80193ee:	e9cd 2209 	strd	r2, r2, [sp, #36]	; 0x24
 80193f2:	e9cd 5702 	strd	r5, r7, [sp, #8]
 80193f6:	e9cd a800 	strd	sl, r8, [sp]
 80193fa:	f00a fe35 	bl	8024068 <convolve_1x1_s8_fpreq_bitmask>
}
 80193fe:	b013      	add	sp, #76	; 0x4c
 8019400:	ecbd 8b04 	vpop	{d8-d9}
 8019404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019408:	20001a5c 	.word	0x20001a5c
 801940c:	3d3459c4 	.word	0x3d3459c4
 8019410:	3d06687e 	.word	0x3d06687e
 8019414:	20001bdc 	.word	0x20001bdc
 8019418:	0803e9a8 	.word	0x0803e9a8
 801941c:	0809a830 	.word	0x0809a830
 8019420:	08046dd8 	.word	0x08046dd8
 8019424:	08047958 	.word	0x08047958
 8019428:	080456d8 	.word	0x080456d8
 801942c:	08077670 	.word	0x08077670
 8019430:	2000145c 	.word	0x2000145c
 8019434:	08045cd8 	.word	0x08045cd8
 8019438:	200047dc 	.word	0x200047dc
 801943c:	200038dc 	.word	0x200038dc
 8019440:	0803c308 	.word	0x0803c308
 8019444:	080462d8 	.word	0x080462d8
 8019448:	08082bf0 	.word	0x08082bf0
 801944c:	08046458 	.word	0x08046458
 8019450:	0808bbf0 	.word	0x0808bbf0
 8019454:	2003c624 	.word	0x2003c624
 8019458:	20003edc 	.word	0x20003edc
 801945c:	080476d8 	.word	0x080476d8
 8019460:	200024dc 	.word	0x200024dc
 8019464:	2000cf14 	.word	0x2000cf14
 8019468:	20007dcc 	.word	0x20007dcc

0801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>:
    *sum_3 += tmp;
}

static inline void group_mac_kernel8_4row_fp_uniweight_reuse_output_input(float* sum_0, float* sum_1, float* sum_2, float* sum_3,
           const float* input_0, const float* input_1, const float* input_2, const float* input_3,
           const float* filter) {
 801946c:	b4f0      	push	{r4, r5, r6, r7}
 801946e:	ed2d 8b04 	vpush	{d8-d9}
 8019472:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8019474:	f8dd c020 	ldr.w	ip, [sp, #32]
    float tmp;
    tmp = 0;
    tmp += input_0[0] * filter[0];
    tmp += input_0[1] * filter[1];
 8019478:	ed94 7a01 	vldr	s14, [r4, #4]
 801947c:	eddc 7a01 	vldr	s15, [ip, #4]
 8019480:	eddc 5a00 	vldr	s11, [ip]
 8019484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019488:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_0[59] * filter[59];
    tmp += input_0[60] * filter[60];
    tmp += input_0[61] * filter[61];
    tmp += input_0[62] * filter[62];
    tmp += input_0[63] * filter[63];
    *sum_0 += tmp;
 801948c:	ed90 6a00 	vldr	s12, [r0]
 8019490:	eddc 6a02 	vldr	s13, [ip, #8]
    tmp += input_0[1] * filter[1];
 8019494:	eee5 7a87 	vfma.f32	s15, s11, s14
    *sum_0 += tmp;
 8019498:	ed94 7a02 	vldr	s14, [r4, #8]
 801949c:	eddc 2a03 	vldr	s5, [ip, #12]
 80194a0:	ed94 3a03 	vldr	s6, [r4, #12]
 80194a4:	ed94 4a04 	vldr	s8, [r4, #16]
 80194a8:	eddc 3a04 	vldr	s7, [ip, #16]
 80194ac:	ed94 5a05 	vldr	s10, [r4, #20]
 80194b0:	ee77 7a86 	vadd.f32	s15, s15, s12
 80194b4:	eddc 4a05 	vldr	s9, [ip, #20]
 80194b8:	edd4 5a06 	vldr	s11, [r4, #24]
 80194bc:	eddc 8a06 	vldr	s17, [ip, #24]
 80194c0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80194c4:	ed94 6a07 	vldr	s12, [r4, #28]
 80194c8:	ed9c 8a07 	vldr	s16, [ip, #28]
 80194cc:	edd4 6a08 	vldr	s13, [r4, #32]
 80194d0:	ed9c 0a08 	vldr	s0, [ip, #32]
 80194d4:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 80194d8:	eddc 0a09 	vldr	s1, [ip, #36]	; 0x24
 80194dc:	eee2 7a83 	vfma.f32	s15, s5, s6
 80194e0:	edd4 1a0a 	vldr	s3, [r4, #40]	; 0x28
 80194e4:	ed9c 1a0a 	vldr	s2, [ip, #40]	; 0x28
 80194e8:	edd4 2a0b 	vldr	s5, [r4, #44]	; 0x2c
 80194ec:	ed9c 2a0b 	vldr	s4, [ip, #44]	; 0x2c
           const float* filter) {
 80194f0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    *sum_0 += tmp;
 80194f2:	eee3 7a84 	vfma.f32	s15, s7, s8
           const float* filter) {
 80194f6:	e9dd 7609 	ldrd	r7, r6, [sp, #36]	; 0x24
    *sum_0 += tmp;
 80194fa:	ed9c 3a0c 	vldr	s6, [ip, #48]	; 0x30
 80194fe:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
 8019502:	ed9c 4a0d 	vldr	s8, [ip, #52]	; 0x34
 8019506:	eee4 7a85 	vfma.f32	s15, s9, s10
 801950a:	edd4 4a0d 	vldr	s9, [r4, #52]	; 0x34
 801950e:	ed94 5a0e 	vldr	s10, [r4, #56]	; 0x38
 8019512:	eddc 9a0e 	vldr	s19, [ip, #56]	; 0x38
 8019516:	ed9c 9a0f 	vldr	s18, [ip, #60]	; 0x3c
 801951a:	eee8 7aa5 	vfma.f32	s15, s17, s11
 801951e:	edd4 5a0f 	vldr	s11, [r4, #60]	; 0x3c
 8019522:	eddc 8a10 	vldr	s17, [ip, #64]	; 0x40
 8019526:	eee8 7a06 	vfma.f32	s15, s16, s12
 801952a:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 801952e:	ed9c 8a11 	vldr	s16, [ip, #68]	; 0x44
 8019532:	eee0 7a26 	vfma.f32	s15, s0, s13
 8019536:	edd4 6a11 	vldr	s13, [r4, #68]	; 0x44
 801953a:	ed9c 0a12 	vldr	s0, [ip, #72]	; 0x48
 801953e:	eee0 7a87 	vfma.f32	s15, s1, s14
 8019542:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8019546:	eddc 0a13 	vldr	s1, [ip, #76]	; 0x4c
 801954a:	eee1 7a21 	vfma.f32	s15, s2, s3
 801954e:	ed94 1a13 	vldr	s2, [r4, #76]	; 0x4c
 8019552:	eddc 1a14 	vldr	s3, [ip, #80]	; 0x50
 8019556:	eee2 7a22 	vfma.f32	s15, s4, s5
 801955a:	ed94 2a14 	vldr	s4, [r4, #80]	; 0x50
 801955e:	eddc 2a15 	vldr	s5, [ip, #84]	; 0x54
 8019562:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019566:	ed94 3a15 	vldr	s6, [r4, #84]	; 0x54
 801956a:	eddc 3a16 	vldr	s7, [ip, #88]	; 0x58
 801956e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019572:	ed94 4a16 	vldr	s8, [r4, #88]	; 0x58
 8019576:	eddc 4a17 	vldr	s9, [ip, #92]	; 0x5c
 801957a:	eee9 7a85 	vfma.f32	s15, s19, s10
 801957e:	ed94 5a17 	vldr	s10, [r4, #92]	; 0x5c
 8019582:	eddc 9a18 	vldr	s19, [ip, #96]	; 0x60
 8019586:	eee9 7a25 	vfma.f32	s15, s18, s11
 801958a:	edd4 5a18 	vldr	s11, [r4, #96]	; 0x60
 801958e:	ed9c 9a19 	vldr	s18, [ip, #100]	; 0x64
 8019592:	eee8 7a86 	vfma.f32	s15, s17, s12
 8019596:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 801959a:	eddc 8a1a 	vldr	s17, [ip, #104]	; 0x68
 801959e:	eee8 7a26 	vfma.f32	s15, s16, s13
 80195a2:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
 80195a6:	ed9c 8a1b 	vldr	s16, [ip, #108]	; 0x6c
 80195aa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80195ae:	ed94 7a1b 	vldr	s14, [r4, #108]	; 0x6c
 80195b2:	ed9c 0a1c 	vldr	s0, [ip, #112]	; 0x70
 80195b6:	eee0 7a81 	vfma.f32	s15, s1, s2
 80195ba:	edd4 0a1c 	vldr	s1, [r4, #112]	; 0x70
 80195be:	ed9c 1a1d 	vldr	s2, [ip, #116]	; 0x74
 80195c2:	eee1 7a82 	vfma.f32	s15, s3, s4
 80195c6:	edd4 1a1d 	vldr	s3, [r4, #116]	; 0x74
 80195ca:	ed9c 2a1e 	vldr	s4, [ip, #120]	; 0x78
 80195ce:	eee2 7a83 	vfma.f32	s15, s5, s6
 80195d2:	edd4 2a1e 	vldr	s5, [r4, #120]	; 0x78
 80195d6:	ed9c 3a1f 	vldr	s6, [ip, #124]	; 0x7c
 80195da:	eee3 7a84 	vfma.f32	s15, s7, s8
 80195de:	edd4 3a1f 	vldr	s7, [r4, #124]	; 0x7c
 80195e2:	ed9c 4a20 	vldr	s8, [ip, #128]	; 0x80
 80195e6:	eee4 7a85 	vfma.f32	s15, s9, s10
 80195ea:	edd4 4a20 	vldr	s9, [r4, #128]	; 0x80
 80195ee:	ed9c 5a21 	vldr	s10, [ip, #132]	; 0x84
 80195f2:	eee9 7aa5 	vfma.f32	s15, s19, s11
 80195f6:	edd4 5a21 	vldr	s11, [r4, #132]	; 0x84
 80195fa:	eddc 9a22 	vldr	s19, [ip, #136]	; 0x88
 80195fe:	eee9 7a06 	vfma.f32	s15, s18, s12
 8019602:	ed94 6a22 	vldr	s12, [r4, #136]	; 0x88
 8019606:	ed9c 9a23 	vldr	s18, [ip, #140]	; 0x8c
 801960a:	eee8 7aa6 	vfma.f32	s15, s17, s13
 801960e:	edd4 6a23 	vldr	s13, [r4, #140]	; 0x8c
 8019612:	eddc 8a24 	vldr	s17, [ip, #144]	; 0x90
 8019616:	eee8 7a07 	vfma.f32	s15, s16, s14
 801961a:	ed94 7a24 	vldr	s14, [r4, #144]	; 0x90
 801961e:	ed9c 8a25 	vldr	s16, [ip, #148]	; 0x94
 8019622:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019626:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
 801962a:	eddc 0a26 	vldr	s1, [ip, #152]	; 0x98
 801962e:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019632:	ed94 1a26 	vldr	s2, [r4, #152]	; 0x98
 8019636:	eddc 1a27 	vldr	s3, [ip, #156]	; 0x9c
 801963a:	eee2 7a22 	vfma.f32	s15, s4, s5
 801963e:	ed94 2a27 	vldr	s4, [r4, #156]	; 0x9c
 8019642:	eddc 2a28 	vldr	s5, [ip, #160]	; 0xa0
 8019646:	eee3 7a23 	vfma.f32	s15, s6, s7
 801964a:	ed94 3a28 	vldr	s6, [r4, #160]	; 0xa0
 801964e:	eddc 3a29 	vldr	s7, [ip, #164]	; 0xa4
 8019652:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019656:	ed94 4a29 	vldr	s8, [r4, #164]	; 0xa4
 801965a:	eddc 4a2a 	vldr	s9, [ip, #168]	; 0xa8
 801965e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019662:	ed94 5a2a 	vldr	s10, [r4, #168]	; 0xa8
 8019666:	eddc 5a2b 	vldr	s11, [ip, #172]	; 0xac
 801966a:	eee9 7a86 	vfma.f32	s15, s19, s12
 801966e:	ed94 6a2b 	vldr	s12, [r4, #172]	; 0xac
 8019672:	eddc 9a2c 	vldr	s19, [ip, #176]	; 0xb0
 8019676:	eee9 7a26 	vfma.f32	s15, s18, s13
 801967a:	edd4 6a2c 	vldr	s13, [r4, #176]	; 0xb0
 801967e:	ed9c 9a2d 	vldr	s18, [ip, #180]	; 0xb4
 8019682:	eee8 7a87 	vfma.f32	s15, s17, s14
 8019686:	ed94 7a2d 	vldr	s14, [r4, #180]	; 0xb4
 801968a:	eddc 8a2e 	vldr	s17, [ip, #184]	; 0xb8
 801968e:	eee8 7a00 	vfma.f32	s15, s16, s0
 8019692:	ed94 8a2e 	vldr	s16, [r4, #184]	; 0xb8
 8019696:	ed9c 0a2f 	vldr	s0, [ip, #188]	; 0xbc
 801969a:	eee0 7a81 	vfma.f32	s15, s1, s2
 801969e:	edd4 0a2f 	vldr	s1, [r4, #188]	; 0xbc
 80196a2:	ed9c 1a30 	vldr	s2, [ip, #192]	; 0xc0
 80196a6:	eee1 7a82 	vfma.f32	s15, s3, s4
 80196aa:	edd4 1a30 	vldr	s3, [r4, #192]	; 0xc0
 80196ae:	ed9c 2a31 	vldr	s4, [ip, #196]	; 0xc4
 80196b2:	eee2 7a83 	vfma.f32	s15, s5, s6
 80196b6:	edd4 2a31 	vldr	s5, [r4, #196]	; 0xc4
 80196ba:	ed9c 3a32 	vldr	s6, [ip, #200]	; 0xc8
 80196be:	eee3 7a84 	vfma.f32	s15, s7, s8
 80196c2:	edd4 3a32 	vldr	s7, [r4, #200]	; 0xc8
 80196c6:	ed9c 4a33 	vldr	s8, [ip, #204]	; 0xcc
 80196ca:	eee4 7a85 	vfma.f32	s15, s9, s10
 80196ce:	edd4 4a33 	vldr	s9, [r4, #204]	; 0xcc
 80196d2:	ed9c 5a34 	vldr	s10, [ip, #208]	; 0xd0
 80196d6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80196da:	edd4 5a34 	vldr	s11, [r4, #208]	; 0xd0
 80196de:	ed9c 6a35 	vldr	s12, [ip, #212]	; 0xd4
 80196e2:	eee9 7aa6 	vfma.f32	s15, s19, s13
 80196e6:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
 80196ea:	eddc 9a36 	vldr	s19, [ip, #216]	; 0xd8
 80196ee:	eee9 7a07 	vfma.f32	s15, s18, s14
 80196f2:	ed94 7a36 	vldr	s14, [r4, #216]	; 0xd8
 80196f6:	ed9c 9a37 	vldr	s18, [ip, #220]	; 0xdc
 80196fa:	eee8 7a88 	vfma.f32	s15, s17, s16
 80196fe:	edd4 8a37 	vldr	s17, [r4, #220]	; 0xdc
 8019702:	ed9c 8a38 	vldr	s16, [ip, #224]	; 0xe0
 8019706:	eee0 7a20 	vfma.f32	s15, s0, s1
 801970a:	ed94 0a38 	vldr	s0, [r4, #224]	; 0xe0
 801970e:	eddc 0a39 	vldr	s1, [ip, #228]	; 0xe4
 8019712:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019716:	ed94 1a39 	vldr	s2, [r4, #228]	; 0xe4
 801971a:	eddc 1a3a 	vldr	s3, [ip, #232]	; 0xe8
 801971e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019722:	ed94 2a3a 	vldr	s4, [r4, #232]	; 0xe8
 8019726:	eddc 2a3b 	vldr	s5, [ip, #236]	; 0xec
 801972a:	eee3 7a23 	vfma.f32	s15, s6, s7
 801972e:	ed94 3a3b 	vldr	s6, [r4, #236]	; 0xec
 8019732:	eddc 3a3c 	vldr	s7, [ip, #240]	; 0xf0
 8019736:	eee4 7a24 	vfma.f32	s15, s8, s9
 801973a:	ed94 4a3c 	vldr	s8, [r4, #240]	; 0xf0
 801973e:	eddc 4a3d 	vldr	s9, [ip, #244]	; 0xf4
 8019742:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019746:	ed94 5a3d 	vldr	s10, [r4, #244]	; 0xf4
 801974a:	eddc 5a3e 	vldr	s11, [ip, #248]	; 0xf8
 801974e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019752:	ed94 6a3e 	vldr	s12, [r4, #248]	; 0xf8
 8019756:	eddc 6a3f 	vldr	s13, [ip, #252]	; 0xfc
 801975a:	eee9 7a87 	vfma.f32	s15, s19, s14
 801975e:	ed94 7a3f 	vldr	s14, [r4, #252]	; 0xfc
 8019762:	eee9 7a28 	vfma.f32	s15, s18, s17
 8019766:	eee8 7a00 	vfma.f32	s15, s16, s0
 801976a:	eee0 7a81 	vfma.f32	s15, s1, s2
 801976e:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019772:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019776:	eee3 7a84 	vfma.f32	s15, s7, s8
 801977a:	eee4 7a85 	vfma.f32	s15, s9, s10
 801977e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8019782:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019786:	edc0 7a00 	vstr	s15, [r0]
    tmp = 0;
    tmp += input_1[0] * filter[0];
    tmp += input_1[1] * filter[1];
 801978a:	edd7 7a01 	vldr	s15, [r7, #4]
 801978e:	ed94 7a01 	vldr	s14, [r4, #4]
 8019792:	edd7 5a00 	vldr	s11, [r7]
 8019796:	ee67 7a87 	vmul.f32	s15, s15, s14
 801979a:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_1[59] * filter[59];
    tmp += input_1[60] * filter[60];
    tmp += input_1[61] * filter[61];
    tmp += input_1[62] * filter[62];
    tmp += input_1[63] * filter[63];
    *sum_1 += tmp;
 801979e:	ed91 6a00 	vldr	s12, [r1]
 80197a2:	edd7 6a02 	vldr	s13, [r7, #8]
    tmp += input_1[1] * filter[1];
 80197a6:	eee5 7a87 	vfma.f32	s15, s11, s14
    *sum_1 += tmp;
 80197aa:	ed94 7a02 	vldr	s14, [r4, #8]
 80197ae:	ed97 3a03 	vldr	s6, [r7, #12]
 80197b2:	edd4 3a03 	vldr	s7, [r4, #12]
 80197b6:	ed97 4a04 	vldr	s8, [r7, #16]
 80197ba:	edd4 4a04 	vldr	s9, [r4, #16]
 80197be:	ed97 9a05 	vldr	s18, [r7, #20]
 80197c2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80197c6:	ed94 5a05 	vldr	s10, [r4, #20]
 80197ca:	edd7 8a06 	vldr	s17, [r7, #24]
 80197ce:	edd4 5a06 	vldr	s11, [r4, #24]
 80197d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80197d6:	ed97 8a07 	vldr	s16, [r7, #28]
 80197da:	ed94 6a07 	vldr	s12, [r4, #28]
 80197de:	ed97 0a08 	vldr	s0, [r7, #32]
 80197e2:	edd4 6a08 	vldr	s13, [r4, #32]
 80197e6:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80197ea:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 80197ee:	eee3 7a23 	vfma.f32	s15, s6, s7
 80197f2:	ed97 1a0a 	vldr	s2, [r7, #40]	; 0x28
 80197f6:	edd4 1a0a 	vldr	s3, [r4, #40]	; 0x28
 80197fa:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 80197fe:	edd4 2a0b 	vldr	s5, [r4, #44]	; 0x2c
 8019802:	ed97 3a0c 	vldr	s6, [r7, #48]	; 0x30
 8019806:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
 801980a:	eee4 7a24 	vfma.f32	s15, s8, s9
 801980e:	ed97 4a0d 	vldr	s8, [r7, #52]	; 0x34
 8019812:	edd4 4a0d 	vldr	s9, [r4, #52]	; 0x34
 8019816:	edd7 9a0e 	vldr	s19, [r7, #56]	; 0x38
 801981a:	eee9 7a05 	vfma.f32	s15, s18, s10
 801981e:	ed94 5a0e 	vldr	s10, [r4, #56]	; 0x38
 8019822:	ed97 9a0f 	vldr	s18, [r7, #60]	; 0x3c
 8019826:	eee8 7aa5 	vfma.f32	s15, s17, s11
 801982a:	edd4 5a0f 	vldr	s11, [r4, #60]	; 0x3c
 801982e:	edd7 8a10 	vldr	s17, [r7, #64]	; 0x40
 8019832:	eee8 7a06 	vfma.f32	s15, s16, s12
 8019836:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 801983a:	ed97 8a11 	vldr	s16, [r7, #68]	; 0x44
 801983e:	eee0 7a26 	vfma.f32	s15, s0, s13
 8019842:	edd4 6a11 	vldr	s13, [r4, #68]	; 0x44
 8019846:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 801984a:	eee0 7a87 	vfma.f32	s15, s1, s14
 801984e:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8019852:	edd7 0a13 	vldr	s1, [r7, #76]	; 0x4c
 8019856:	eee1 7a21 	vfma.f32	s15, s2, s3
 801985a:	ed94 1a13 	vldr	s2, [r4, #76]	; 0x4c
 801985e:	edd7 1a14 	vldr	s3, [r7, #80]	; 0x50
 8019862:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019866:	ed94 2a14 	vldr	s4, [r4, #80]	; 0x50
 801986a:	edd7 2a15 	vldr	s5, [r7, #84]	; 0x54
 801986e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019872:	ed94 3a15 	vldr	s6, [r4, #84]	; 0x54
 8019876:	edd7 3a16 	vldr	s7, [r7, #88]	; 0x58
 801987a:	eee4 7a24 	vfma.f32	s15, s8, s9
 801987e:	ed94 4a16 	vldr	s8, [r4, #88]	; 0x58
 8019882:	edd7 4a17 	vldr	s9, [r7, #92]	; 0x5c
 8019886:	eee9 7a85 	vfma.f32	s15, s19, s10
 801988a:	ed94 5a17 	vldr	s10, [r4, #92]	; 0x5c
 801988e:	edd7 9a18 	vldr	s19, [r7, #96]	; 0x60
 8019892:	eee9 7a25 	vfma.f32	s15, s18, s11
 8019896:	edd4 5a18 	vldr	s11, [r4, #96]	; 0x60
 801989a:	ed97 9a19 	vldr	s18, [r7, #100]	; 0x64
 801989e:	eee8 7a86 	vfma.f32	s15, s17, s12
 80198a2:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 80198a6:	edd7 8a1a 	vldr	s17, [r7, #104]	; 0x68
 80198aa:	eee8 7a26 	vfma.f32	s15, s16, s13
 80198ae:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
 80198b2:	ed97 8a1b 	vldr	s16, [r7, #108]	; 0x6c
 80198b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80198ba:	ed94 7a1b 	vldr	s14, [r4, #108]	; 0x6c
 80198be:	ed97 0a1c 	vldr	s0, [r7, #112]	; 0x70
 80198c2:	eee0 7a81 	vfma.f32	s15, s1, s2
 80198c6:	edd4 0a1c 	vldr	s1, [r4, #112]	; 0x70
 80198ca:	ed97 1a1d 	vldr	s2, [r7, #116]	; 0x74
 80198ce:	eee1 7a82 	vfma.f32	s15, s3, s4
 80198d2:	edd4 1a1d 	vldr	s3, [r4, #116]	; 0x74
 80198d6:	ed97 2a1e 	vldr	s4, [r7, #120]	; 0x78
 80198da:	eee2 7a83 	vfma.f32	s15, s5, s6
 80198de:	edd4 2a1e 	vldr	s5, [r4, #120]	; 0x78
 80198e2:	ed97 3a1f 	vldr	s6, [r7, #124]	; 0x7c
 80198e6:	eee3 7a84 	vfma.f32	s15, s7, s8
 80198ea:	edd4 3a1f 	vldr	s7, [r4, #124]	; 0x7c
 80198ee:	ed97 4a20 	vldr	s8, [r7, #128]	; 0x80
 80198f2:	eee4 7a85 	vfma.f32	s15, s9, s10
 80198f6:	edd4 4a20 	vldr	s9, [r4, #128]	; 0x80
 80198fa:	ed97 5a21 	vldr	s10, [r7, #132]	; 0x84
 80198fe:	eee9 7aa5 	vfma.f32	s15, s19, s11
 8019902:	edd4 5a21 	vldr	s11, [r4, #132]	; 0x84
 8019906:	edd7 9a22 	vldr	s19, [r7, #136]	; 0x88
 801990a:	eee9 7a06 	vfma.f32	s15, s18, s12
 801990e:	ed94 6a22 	vldr	s12, [r4, #136]	; 0x88
 8019912:	ed97 9a23 	vldr	s18, [r7, #140]	; 0x8c
 8019916:	eee8 7aa6 	vfma.f32	s15, s17, s13
 801991a:	edd4 6a23 	vldr	s13, [r4, #140]	; 0x8c
 801991e:	edd7 8a24 	vldr	s17, [r7, #144]	; 0x90
 8019922:	eee8 7a07 	vfma.f32	s15, s16, s14
 8019926:	ed94 7a24 	vldr	s14, [r4, #144]	; 0x90
 801992a:	ed97 8a25 	vldr	s16, [r7, #148]	; 0x94
 801992e:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019932:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
 8019936:	edd7 0a26 	vldr	s1, [r7, #152]	; 0x98
 801993a:	eee1 7a21 	vfma.f32	s15, s2, s3
 801993e:	ed94 1a26 	vldr	s2, [r4, #152]	; 0x98
 8019942:	edd7 1a27 	vldr	s3, [r7, #156]	; 0x9c
 8019946:	eee2 7a22 	vfma.f32	s15, s4, s5
 801994a:	ed94 2a27 	vldr	s4, [r4, #156]	; 0x9c
 801994e:	edd7 2a28 	vldr	s5, [r7, #160]	; 0xa0
 8019952:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019956:	ed94 3a28 	vldr	s6, [r4, #160]	; 0xa0
 801995a:	edd7 3a29 	vldr	s7, [r7, #164]	; 0xa4
 801995e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019962:	ed94 4a29 	vldr	s8, [r4, #164]	; 0xa4
 8019966:	edd7 4a2a 	vldr	s9, [r7, #168]	; 0xa8
 801996a:	eee5 7a25 	vfma.f32	s15, s10, s11
 801996e:	ed94 5a2a 	vldr	s10, [r4, #168]	; 0xa8
 8019972:	edd7 5a2b 	vldr	s11, [r7, #172]	; 0xac
 8019976:	eee9 7a86 	vfma.f32	s15, s19, s12
 801997a:	ed94 6a2b 	vldr	s12, [r4, #172]	; 0xac
 801997e:	edd7 9a2c 	vldr	s19, [r7, #176]	; 0xb0
 8019982:	eee9 7a26 	vfma.f32	s15, s18, s13
 8019986:	edd4 6a2c 	vldr	s13, [r4, #176]	; 0xb0
 801998a:	ed97 9a2d 	vldr	s18, [r7, #180]	; 0xb4
 801998e:	eee8 7a87 	vfma.f32	s15, s17, s14
 8019992:	ed94 7a2d 	vldr	s14, [r4, #180]	; 0xb4
 8019996:	edd7 8a2e 	vldr	s17, [r7, #184]	; 0xb8
 801999a:	eee8 7a00 	vfma.f32	s15, s16, s0
 801999e:	ed94 8a2e 	vldr	s16, [r4, #184]	; 0xb8
 80199a2:	ed97 0a2f 	vldr	s0, [r7, #188]	; 0xbc
 80199a6:	eee0 7a81 	vfma.f32	s15, s1, s2
 80199aa:	edd4 0a2f 	vldr	s1, [r4, #188]	; 0xbc
 80199ae:	ed97 1a30 	vldr	s2, [r7, #192]	; 0xc0
 80199b2:	eee1 7a82 	vfma.f32	s15, s3, s4
 80199b6:	edd4 1a30 	vldr	s3, [r4, #192]	; 0xc0
 80199ba:	ed97 2a31 	vldr	s4, [r7, #196]	; 0xc4
 80199be:	eee2 7a83 	vfma.f32	s15, s5, s6
 80199c2:	edd4 2a31 	vldr	s5, [r4, #196]	; 0xc4
 80199c6:	ed97 3a32 	vldr	s6, [r7, #200]	; 0xc8
 80199ca:	eee3 7a84 	vfma.f32	s15, s7, s8
 80199ce:	edd4 3a32 	vldr	s7, [r4, #200]	; 0xc8
 80199d2:	ed97 4a33 	vldr	s8, [r7, #204]	; 0xcc
 80199d6:	eee4 7a85 	vfma.f32	s15, s9, s10
 80199da:	edd4 4a33 	vldr	s9, [r4, #204]	; 0xcc
 80199de:	ed97 5a34 	vldr	s10, [r7, #208]	; 0xd0
 80199e2:	eee5 7a86 	vfma.f32	s15, s11, s12
 80199e6:	edd4 5a34 	vldr	s11, [r4, #208]	; 0xd0
 80199ea:	ed97 6a35 	vldr	s12, [r7, #212]	; 0xd4
 80199ee:	eee9 7aa6 	vfma.f32	s15, s19, s13
 80199f2:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
 80199f6:	edd7 9a36 	vldr	s19, [r7, #216]	; 0xd8
 80199fa:	eee9 7a07 	vfma.f32	s15, s18, s14
 80199fe:	ed94 7a36 	vldr	s14, [r4, #216]	; 0xd8
 8019a02:	ed97 9a37 	vldr	s18, [r7, #220]	; 0xdc
 8019a06:	eee8 7a88 	vfma.f32	s15, s17, s16
 8019a0a:	edd4 8a37 	vldr	s17, [r4, #220]	; 0xdc
 8019a0e:	ed97 8a38 	vldr	s16, [r7, #224]	; 0xe0
 8019a12:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019a16:	ed94 0a38 	vldr	s0, [r4, #224]	; 0xe0
 8019a1a:	edd7 0a39 	vldr	s1, [r7, #228]	; 0xe4
 8019a1e:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019a22:	ed94 1a39 	vldr	s2, [r4, #228]	; 0xe4
 8019a26:	edd7 1a3a 	vldr	s3, [r7, #232]	; 0xe8
 8019a2a:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019a2e:	ed94 2a3a 	vldr	s4, [r4, #232]	; 0xe8
 8019a32:	edd7 2a3b 	vldr	s5, [r7, #236]	; 0xec
 8019a36:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019a3a:	ed94 3a3b 	vldr	s6, [r4, #236]	; 0xec
 8019a3e:	edd7 3a3c 	vldr	s7, [r7, #240]	; 0xf0
 8019a42:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019a46:	ed94 4a3c 	vldr	s8, [r4, #240]	; 0xf0
 8019a4a:	edd7 4a3d 	vldr	s9, [r7, #244]	; 0xf4
 8019a4e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019a52:	ed94 5a3d 	vldr	s10, [r4, #244]	; 0xf4
 8019a56:	edd7 5a3e 	vldr	s11, [r7, #248]	; 0xf8
 8019a5a:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019a5e:	ed94 6a3e 	vldr	s12, [r4, #248]	; 0xf8
 8019a62:	edd7 6a3f 	vldr	s13, [r7, #252]	; 0xfc
 8019a66:	eee9 7a87 	vfma.f32	s15, s19, s14
 8019a6a:	ed94 7a3f 	vldr	s14, [r4, #252]	; 0xfc
 8019a6e:	eee9 7a28 	vfma.f32	s15, s18, s17
 8019a72:	eee8 7a00 	vfma.f32	s15, s16, s0
 8019a76:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019a7a:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019a7e:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019a82:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019a86:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019a8a:	eee5 7a86 	vfma.f32	s15, s11, s12
 8019a8e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019a92:	edc1 7a00 	vstr	s15, [r1]
    tmp = 0;
    tmp += input_2[0] * filter[0];
    tmp += input_2[1] * filter[1];
 8019a96:	ed94 7a01 	vldr	s14, [r4, #4]
 8019a9a:	edd6 7a01 	vldr	s15, [r6, #4]
 8019a9e:	edd6 5a00 	vldr	s11, [r6]
 8019aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019aa6:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_2[59] * filter[59];
    tmp += input_2[60] * filter[60];
    tmp += input_2[61] * filter[61];
    tmp += input_2[62] * filter[62];
    tmp += input_2[63] * filter[63];
    *sum_2 += tmp;
 8019aaa:	ed92 6a00 	vldr	s12, [r2]
 8019aae:	edd6 6a02 	vldr	s13, [r6, #8]
    tmp += input_2[1] * filter[1];
 8019ab2:	eee5 7a87 	vfma.f32	s15, s11, s14
    *sum_2 += tmp;
 8019ab6:	ed94 7a02 	vldr	s14, [r4, #8]
 8019aba:	ed96 3a03 	vldr	s6, [r6, #12]
 8019abe:	edd4 3a03 	vldr	s7, [r4, #12]
 8019ac2:	ed96 4a04 	vldr	s8, [r6, #16]
 8019ac6:	edd4 4a04 	vldr	s9, [r4, #16]
 8019aca:	ed96 9a05 	vldr	s18, [r6, #20]
 8019ace:	ee77 7a86 	vadd.f32	s15, s15, s12
 8019ad2:	ed94 5a05 	vldr	s10, [r4, #20]
 8019ad6:	edd6 8a06 	vldr	s17, [r6, #24]
 8019ada:	edd4 5a06 	vldr	s11, [r4, #24]
 8019ade:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019ae2:	ed96 8a07 	vldr	s16, [r6, #28]
 8019ae6:	ed94 6a07 	vldr	s12, [r4, #28]
 8019aea:	ed96 0a08 	vldr	s0, [r6, #32]
 8019aee:	edd4 6a08 	vldr	s13, [r4, #32]
 8019af2:	edd6 0a09 	vldr	s1, [r6, #36]	; 0x24
 8019af6:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8019afa:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019afe:	ed96 1a0a 	vldr	s2, [r6, #40]	; 0x28
 8019b02:	edd4 1a0a 	vldr	s3, [r4, #40]	; 0x28
 8019b06:	ed96 2a0b 	vldr	s4, [r6, #44]	; 0x2c
 8019b0a:	edd4 2a0b 	vldr	s5, [r4, #44]	; 0x2c
 8019b0e:	ed96 3a0c 	vldr	s6, [r6, #48]	; 0x30
 8019b12:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
 8019b16:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019b1a:	ed96 4a0d 	vldr	s8, [r6, #52]	; 0x34
 8019b1e:	edd4 4a0d 	vldr	s9, [r4, #52]	; 0x34
 8019b22:	edd6 9a0e 	vldr	s19, [r6, #56]	; 0x38
 8019b26:	eee9 7a05 	vfma.f32	s15, s18, s10
 8019b2a:	ed94 5a0e 	vldr	s10, [r4, #56]	; 0x38
 8019b2e:	ed96 9a0f 	vldr	s18, [r6, #60]	; 0x3c
 8019b32:	eee8 7aa5 	vfma.f32	s15, s17, s11
 8019b36:	edd4 5a0f 	vldr	s11, [r4, #60]	; 0x3c
 8019b3a:	edd6 8a10 	vldr	s17, [r6, #64]	; 0x40
 8019b3e:	eee8 7a06 	vfma.f32	s15, s16, s12
 8019b42:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 8019b46:	ed96 8a11 	vldr	s16, [r6, #68]	; 0x44
 8019b4a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8019b4e:	edd4 6a11 	vldr	s13, [r4, #68]	; 0x44
 8019b52:	ed96 0a12 	vldr	s0, [r6, #72]	; 0x48
 8019b56:	eee0 7a87 	vfma.f32	s15, s1, s14
 8019b5a:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8019b5e:	edd6 0a13 	vldr	s1, [r6, #76]	; 0x4c
 8019b62:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019b66:	ed94 1a13 	vldr	s2, [r4, #76]	; 0x4c
 8019b6a:	edd6 1a14 	vldr	s3, [r6, #80]	; 0x50
 8019b6e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019b72:	ed94 2a14 	vldr	s4, [r4, #80]	; 0x50
 8019b76:	edd6 2a15 	vldr	s5, [r6, #84]	; 0x54
 8019b7a:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019b7e:	ed94 3a15 	vldr	s6, [r4, #84]	; 0x54
 8019b82:	edd6 3a16 	vldr	s7, [r6, #88]	; 0x58
 8019b86:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019b8a:	ed94 4a16 	vldr	s8, [r4, #88]	; 0x58
 8019b8e:	edd6 4a17 	vldr	s9, [r6, #92]	; 0x5c
 8019b92:	eee9 7a85 	vfma.f32	s15, s19, s10
 8019b96:	ed94 5a17 	vldr	s10, [r4, #92]	; 0x5c
 8019b9a:	edd6 9a18 	vldr	s19, [r6, #96]	; 0x60
 8019b9e:	eee9 7a25 	vfma.f32	s15, s18, s11
 8019ba2:	edd4 5a18 	vldr	s11, [r4, #96]	; 0x60
 8019ba6:	ed96 9a19 	vldr	s18, [r6, #100]	; 0x64
 8019baa:	eee8 7a86 	vfma.f32	s15, s17, s12
 8019bae:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 8019bb2:	edd6 8a1a 	vldr	s17, [r6, #104]	; 0x68
 8019bb6:	eee8 7a26 	vfma.f32	s15, s16, s13
 8019bba:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
 8019bbe:	ed96 8a1b 	vldr	s16, [r6, #108]	; 0x6c
 8019bc2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019bc6:	ed94 7a1b 	vldr	s14, [r4, #108]	; 0x6c
 8019bca:	ed96 0a1c 	vldr	s0, [r6, #112]	; 0x70
 8019bce:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019bd2:	edd4 0a1c 	vldr	s1, [r4, #112]	; 0x70
 8019bd6:	ed96 1a1d 	vldr	s2, [r6, #116]	; 0x74
 8019bda:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019bde:	edd4 1a1d 	vldr	s3, [r4, #116]	; 0x74
 8019be2:	ed96 2a1e 	vldr	s4, [r6, #120]	; 0x78
 8019be6:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019bea:	edd4 2a1e 	vldr	s5, [r4, #120]	; 0x78
 8019bee:	ed96 3a1f 	vldr	s6, [r6, #124]	; 0x7c
 8019bf2:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019bf6:	edd4 3a1f 	vldr	s7, [r4, #124]	; 0x7c
 8019bfa:	ed96 4a20 	vldr	s8, [r6, #128]	; 0x80
 8019bfe:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019c02:	edd4 4a20 	vldr	s9, [r4, #128]	; 0x80
 8019c06:	ed96 5a21 	vldr	s10, [r6, #132]	; 0x84
 8019c0a:	eee9 7aa5 	vfma.f32	s15, s19, s11
 8019c0e:	edd4 5a21 	vldr	s11, [r4, #132]	; 0x84
 8019c12:	edd6 9a22 	vldr	s19, [r6, #136]	; 0x88
 8019c16:	eee9 7a06 	vfma.f32	s15, s18, s12
 8019c1a:	ed94 6a22 	vldr	s12, [r4, #136]	; 0x88
 8019c1e:	ed96 9a23 	vldr	s18, [r6, #140]	; 0x8c
 8019c22:	eee8 7aa6 	vfma.f32	s15, s17, s13
 8019c26:	edd4 6a23 	vldr	s13, [r4, #140]	; 0x8c
 8019c2a:	edd6 8a24 	vldr	s17, [r6, #144]	; 0x90
 8019c2e:	eee8 7a07 	vfma.f32	s15, s16, s14
 8019c32:	ed94 7a24 	vldr	s14, [r4, #144]	; 0x90
 8019c36:	ed96 8a25 	vldr	s16, [r6, #148]	; 0x94
 8019c3a:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019c3e:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
 8019c42:	edd6 0a26 	vldr	s1, [r6, #152]	; 0x98
 8019c46:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019c4a:	ed94 1a26 	vldr	s2, [r4, #152]	; 0x98
 8019c4e:	edd6 1a27 	vldr	s3, [r6, #156]	; 0x9c
 8019c52:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019c56:	ed94 2a27 	vldr	s4, [r4, #156]	; 0x9c
 8019c5a:	edd6 2a28 	vldr	s5, [r6, #160]	; 0xa0
 8019c5e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019c62:	ed94 3a28 	vldr	s6, [r4, #160]	; 0xa0
 8019c66:	edd6 3a29 	vldr	s7, [r6, #164]	; 0xa4
 8019c6a:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019c6e:	ed94 4a29 	vldr	s8, [r4, #164]	; 0xa4
 8019c72:	edd6 4a2a 	vldr	s9, [r6, #168]	; 0xa8
 8019c76:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019c7a:	ed94 5a2a 	vldr	s10, [r4, #168]	; 0xa8
 8019c7e:	edd6 5a2b 	vldr	s11, [r6, #172]	; 0xac
 8019c82:	eee9 7a86 	vfma.f32	s15, s19, s12
 8019c86:	ed94 6a2b 	vldr	s12, [r4, #172]	; 0xac
 8019c8a:	edd6 9a2c 	vldr	s19, [r6, #176]	; 0xb0
 8019c8e:	eee9 7a26 	vfma.f32	s15, s18, s13
 8019c92:	edd4 6a2c 	vldr	s13, [r4, #176]	; 0xb0
 8019c96:	ed96 9a2d 	vldr	s18, [r6, #180]	; 0xb4
 8019c9a:	eee8 7a87 	vfma.f32	s15, s17, s14
 8019c9e:	ed94 7a2d 	vldr	s14, [r4, #180]	; 0xb4
 8019ca2:	edd6 8a2e 	vldr	s17, [r6, #184]	; 0xb8
 8019ca6:	eee8 7a00 	vfma.f32	s15, s16, s0
 8019caa:	ed94 8a2e 	vldr	s16, [r4, #184]	; 0xb8
 8019cae:	ed96 0a2f 	vldr	s0, [r6, #188]	; 0xbc
 8019cb2:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019cb6:	edd4 0a2f 	vldr	s1, [r4, #188]	; 0xbc
 8019cba:	ed96 1a30 	vldr	s2, [r6, #192]	; 0xc0
 8019cbe:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019cc2:	edd4 1a30 	vldr	s3, [r4, #192]	; 0xc0
 8019cc6:	ed96 2a31 	vldr	s4, [r6, #196]	; 0xc4
 8019cca:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019cce:	edd4 2a31 	vldr	s5, [r4, #196]	; 0xc4
 8019cd2:	ed96 3a32 	vldr	s6, [r6, #200]	; 0xc8
 8019cd6:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019cda:	edd4 3a32 	vldr	s7, [r4, #200]	; 0xc8
 8019cde:	ed96 4a33 	vldr	s8, [r6, #204]	; 0xcc
 8019ce2:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019ce6:	edd4 4a33 	vldr	s9, [r4, #204]	; 0xcc
 8019cea:	ed96 5a34 	vldr	s10, [r6, #208]	; 0xd0
 8019cee:	eee5 7a86 	vfma.f32	s15, s11, s12
 8019cf2:	edd4 5a34 	vldr	s11, [r4, #208]	; 0xd0
 8019cf6:	ed96 6a35 	vldr	s12, [r6, #212]	; 0xd4
 8019cfa:	eee9 7aa6 	vfma.f32	s15, s19, s13
 8019cfe:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
 8019d02:	edd6 9a36 	vldr	s19, [r6, #216]	; 0xd8
 8019d06:	eee9 7a07 	vfma.f32	s15, s18, s14
 8019d0a:	ed94 7a36 	vldr	s14, [r4, #216]	; 0xd8
 8019d0e:	ed96 9a37 	vldr	s18, [r6, #220]	; 0xdc
 8019d12:	eee8 7a88 	vfma.f32	s15, s17, s16
 8019d16:	edd4 8a37 	vldr	s17, [r4, #220]	; 0xdc
 8019d1a:	ed96 8a38 	vldr	s16, [r6, #224]	; 0xe0
 8019d1e:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019d22:	ed94 0a38 	vldr	s0, [r4, #224]	; 0xe0
 8019d26:	edd6 0a39 	vldr	s1, [r6, #228]	; 0xe4
 8019d2a:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019d2e:	ed94 1a39 	vldr	s2, [r4, #228]	; 0xe4
 8019d32:	edd6 1a3a 	vldr	s3, [r6, #232]	; 0xe8
 8019d36:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019d3a:	ed94 2a3a 	vldr	s4, [r4, #232]	; 0xe8
 8019d3e:	edd6 2a3b 	vldr	s5, [r6, #236]	; 0xec
 8019d42:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019d46:	ed94 3a3b 	vldr	s6, [r4, #236]	; 0xec
 8019d4a:	edd6 3a3c 	vldr	s7, [r6, #240]	; 0xf0
 8019d4e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019d52:	ed94 4a3c 	vldr	s8, [r4, #240]	; 0xf0
 8019d56:	edd6 4a3d 	vldr	s9, [r6, #244]	; 0xf4
 8019d5a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019d5e:	ed94 5a3d 	vldr	s10, [r4, #244]	; 0xf4
 8019d62:	edd6 5a3e 	vldr	s11, [r6, #248]	; 0xf8
 8019d66:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019d6a:	ed94 6a3e 	vldr	s12, [r4, #248]	; 0xf8
 8019d6e:	edd6 6a3f 	vldr	s13, [r6, #252]	; 0xfc
 8019d72:	eee9 7a87 	vfma.f32	s15, s19, s14
 8019d76:	ed94 7a3f 	vldr	s14, [r4, #252]	; 0xfc
 8019d7a:	eee9 7a28 	vfma.f32	s15, s18, s17
 8019d7e:	eee8 7a00 	vfma.f32	s15, s16, s0
 8019d82:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019d86:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019d8a:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019d8e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019d92:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019d96:	eee5 7a86 	vfma.f32	s15, s11, s12
 8019d9a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019d9e:	edc2 7a00 	vstr	s15, [r2]
    tmp = 0;
    tmp += input_3[0] * filter[0];
    tmp += input_3[1] * filter[1];
 8019da2:	ed94 7a01 	vldr	s14, [r4, #4]
 8019da6:	edd5 7a01 	vldr	s15, [r5, #4]
 8019daa:	edd5 5a00 	vldr	s11, [r5]
 8019dae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019db2:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_3[59] * filter[59];
    tmp += input_3[60] * filter[60];
    tmp += input_3[61] * filter[61];
    tmp += input_3[62] * filter[62];
    tmp += input_3[63] * filter[63];
    *sum_3 += tmp;
 8019db6:	ed93 6a00 	vldr	s12, [r3]
 8019dba:	edd5 6a02 	vldr	s13, [r5, #8]
    tmp += input_3[1] * filter[1];
 8019dbe:	eee5 7a87 	vfma.f32	s15, s11, s14
    *sum_3 += tmp;
 8019dc2:	ed94 7a02 	vldr	s14, [r4, #8]
 8019dc6:	ed95 3a03 	vldr	s6, [r5, #12]
 8019dca:	edd4 3a03 	vldr	s7, [r4, #12]
 8019dce:	ed95 4a04 	vldr	s8, [r5, #16]
 8019dd2:	edd4 4a04 	vldr	s9, [r4, #16]
 8019dd6:	ed95 9a05 	vldr	s18, [r5, #20]
 8019dda:	ee77 7a86 	vadd.f32	s15, s15, s12
 8019dde:	ed94 5a05 	vldr	s10, [r4, #20]
 8019de2:	edd5 8a06 	vldr	s17, [r5, #24]
 8019de6:	edd4 5a06 	vldr	s11, [r4, #24]
 8019dea:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019dee:	ed95 8a07 	vldr	s16, [r5, #28]
 8019df2:	ed94 6a07 	vldr	s12, [r4, #28]
 8019df6:	ed95 0a08 	vldr	s0, [r5, #32]
 8019dfa:	edd4 6a08 	vldr	s13, [r4, #32]
 8019dfe:	edd5 0a09 	vldr	s1, [r5, #36]	; 0x24
 8019e02:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8019e06:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019e0a:	ed95 1a0a 	vldr	s2, [r5, #40]	; 0x28
 8019e0e:	edd4 1a0a 	vldr	s3, [r4, #40]	; 0x28
 8019e12:	ed95 2a0b 	vldr	s4, [r5, #44]	; 0x2c
 8019e16:	edd4 2a0b 	vldr	s5, [r4, #44]	; 0x2c
 8019e1a:	ed95 3a0c 	vldr	s6, [r5, #48]	; 0x30
 8019e1e:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
 8019e22:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019e26:	ed95 4a0d 	vldr	s8, [r5, #52]	; 0x34
 8019e2a:	edd4 4a0d 	vldr	s9, [r4, #52]	; 0x34
 8019e2e:	edd5 9a0e 	vldr	s19, [r5, #56]	; 0x38
 8019e32:	eee9 7a05 	vfma.f32	s15, s18, s10
 8019e36:	ed94 5a0e 	vldr	s10, [r4, #56]	; 0x38
 8019e3a:	ed95 9a0f 	vldr	s18, [r5, #60]	; 0x3c
 8019e3e:	eee8 7aa5 	vfma.f32	s15, s17, s11
 8019e42:	edd4 5a0f 	vldr	s11, [r4, #60]	; 0x3c
 8019e46:	edd5 8a10 	vldr	s17, [r5, #64]	; 0x40
 8019e4a:	eee8 7a06 	vfma.f32	s15, s16, s12
 8019e4e:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 8019e52:	ed95 8a11 	vldr	s16, [r5, #68]	; 0x44
 8019e56:	eee0 7a26 	vfma.f32	s15, s0, s13
 8019e5a:	edd4 6a11 	vldr	s13, [r4, #68]	; 0x44
 8019e5e:	ed95 0a12 	vldr	s0, [r5, #72]	; 0x48
 8019e62:	eee0 7a87 	vfma.f32	s15, s1, s14
 8019e66:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8019e6a:	edd5 0a13 	vldr	s1, [r5, #76]	; 0x4c
 8019e6e:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019e72:	ed94 1a13 	vldr	s2, [r4, #76]	; 0x4c
 8019e76:	edd5 1a14 	vldr	s3, [r5, #80]	; 0x50
 8019e7a:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019e7e:	ed94 2a14 	vldr	s4, [r4, #80]	; 0x50
 8019e82:	edd5 2a15 	vldr	s5, [r5, #84]	; 0x54
 8019e86:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019e8a:	ed94 3a15 	vldr	s6, [r4, #84]	; 0x54
 8019e8e:	edd5 3a16 	vldr	s7, [r5, #88]	; 0x58
 8019e92:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019e96:	ed94 4a16 	vldr	s8, [r4, #88]	; 0x58
 8019e9a:	edd5 4a17 	vldr	s9, [r5, #92]	; 0x5c
 8019e9e:	eee9 7a85 	vfma.f32	s15, s19, s10
 8019ea2:	ed94 5a17 	vldr	s10, [r4, #92]	; 0x5c
 8019ea6:	edd5 9a18 	vldr	s19, [r5, #96]	; 0x60
 8019eaa:	eee9 7a25 	vfma.f32	s15, s18, s11
 8019eae:	edd4 5a18 	vldr	s11, [r4, #96]	; 0x60
 8019eb2:	ed95 9a19 	vldr	s18, [r5, #100]	; 0x64
 8019eb6:	eee8 7a86 	vfma.f32	s15, s17, s12
 8019eba:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 8019ebe:	edd5 8a1a 	vldr	s17, [r5, #104]	; 0x68
 8019ec2:	eee8 7a26 	vfma.f32	s15, s16, s13
 8019ec6:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
 8019eca:	ed95 8a1b 	vldr	s16, [r5, #108]	; 0x6c
 8019ece:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019ed2:	ed94 7a1b 	vldr	s14, [r4, #108]	; 0x6c
 8019ed6:	ed95 0a1c 	vldr	s0, [r5, #112]	; 0x70
 8019eda:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019ede:	edd4 0a1c 	vldr	s1, [r4, #112]	; 0x70
 8019ee2:	ed95 1a1d 	vldr	s2, [r5, #116]	; 0x74
 8019ee6:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019eea:	edd4 1a1d 	vldr	s3, [r4, #116]	; 0x74
 8019eee:	ed95 2a1e 	vldr	s4, [r5, #120]	; 0x78
 8019ef2:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019ef6:	edd4 2a1e 	vldr	s5, [r4, #120]	; 0x78
 8019efa:	ed95 3a1f 	vldr	s6, [r5, #124]	; 0x7c
 8019efe:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019f02:	edd4 3a1f 	vldr	s7, [r4, #124]	; 0x7c
 8019f06:	ed95 4a20 	vldr	s8, [r5, #128]	; 0x80
 8019f0a:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019f0e:	edd4 4a20 	vldr	s9, [r4, #128]	; 0x80
 8019f12:	ed95 5a21 	vldr	s10, [r5, #132]	; 0x84
 8019f16:	eee9 7aa5 	vfma.f32	s15, s19, s11
 8019f1a:	edd4 5a21 	vldr	s11, [r4, #132]	; 0x84
 8019f1e:	edd5 9a22 	vldr	s19, [r5, #136]	; 0x88
 8019f22:	eee9 7a06 	vfma.f32	s15, s18, s12
 8019f26:	ed94 6a22 	vldr	s12, [r4, #136]	; 0x88
 8019f2a:	ed95 9a23 	vldr	s18, [r5, #140]	; 0x8c
 8019f2e:	eee8 7aa6 	vfma.f32	s15, s17, s13
 8019f32:	edd4 6a23 	vldr	s13, [r4, #140]	; 0x8c
 8019f36:	edd5 8a24 	vldr	s17, [r5, #144]	; 0x90
 8019f3a:	eee8 7a07 	vfma.f32	s15, s16, s14
 8019f3e:	ed94 7a24 	vldr	s14, [r4, #144]	; 0x90
 8019f42:	ed95 8a25 	vldr	s16, [r5, #148]	; 0x94
 8019f46:	eee0 7a20 	vfma.f32	s15, s0, s1
 8019f4a:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
 8019f4e:	edd5 0a26 	vldr	s1, [r5, #152]	; 0x98
 8019f52:	eee1 7a21 	vfma.f32	s15, s2, s3
 8019f56:	ed94 1a26 	vldr	s2, [r4, #152]	; 0x98
 8019f5a:	edd5 1a27 	vldr	s3, [r5, #156]	; 0x9c
 8019f5e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8019f62:	ed94 2a27 	vldr	s4, [r4, #156]	; 0x9c
 8019f66:	edd5 2a28 	vldr	s5, [r5, #160]	; 0xa0
 8019f6a:	eee3 7a23 	vfma.f32	s15, s6, s7
 8019f6e:	ed94 3a28 	vldr	s6, [r4, #160]	; 0xa0
 8019f72:	edd5 3a29 	vldr	s7, [r5, #164]	; 0xa4
 8019f76:	eee4 7a24 	vfma.f32	s15, s8, s9
 8019f7a:	ed94 4a29 	vldr	s8, [r4, #164]	; 0xa4
 8019f7e:	edd5 4a2a 	vldr	s9, [r5, #168]	; 0xa8
 8019f82:	eee5 7a25 	vfma.f32	s15, s10, s11
 8019f86:	ed94 5a2a 	vldr	s10, [r4, #168]	; 0xa8
 8019f8a:	edd5 5a2b 	vldr	s11, [r5, #172]	; 0xac
 8019f8e:	eee9 7a86 	vfma.f32	s15, s19, s12
 8019f92:	ed94 6a2b 	vldr	s12, [r4, #172]	; 0xac
 8019f96:	edd5 9a2c 	vldr	s19, [r5, #176]	; 0xb0
 8019f9a:	eee9 7a26 	vfma.f32	s15, s18, s13
 8019f9e:	edd4 6a2c 	vldr	s13, [r4, #176]	; 0xb0
 8019fa2:	ed95 9a2d 	vldr	s18, [r5, #180]	; 0xb4
 8019fa6:	eee8 7a87 	vfma.f32	s15, s17, s14
 8019faa:	ed94 7a2d 	vldr	s14, [r4, #180]	; 0xb4
 8019fae:	edd5 8a2e 	vldr	s17, [r5, #184]	; 0xb8
 8019fb2:	eee8 7a00 	vfma.f32	s15, s16, s0
 8019fb6:	ed94 8a2e 	vldr	s16, [r4, #184]	; 0xb8
 8019fba:	ed95 0a2f 	vldr	s0, [r5, #188]	; 0xbc
 8019fbe:	eee0 7a81 	vfma.f32	s15, s1, s2
 8019fc2:	edd4 0a2f 	vldr	s1, [r4, #188]	; 0xbc
 8019fc6:	ed95 1a30 	vldr	s2, [r5, #192]	; 0xc0
 8019fca:	eee1 7a82 	vfma.f32	s15, s3, s4
 8019fce:	edd4 1a30 	vldr	s3, [r4, #192]	; 0xc0
 8019fd2:	ed95 2a31 	vldr	s4, [r5, #196]	; 0xc4
 8019fd6:	eee2 7a83 	vfma.f32	s15, s5, s6
 8019fda:	edd4 2a31 	vldr	s5, [r4, #196]	; 0xc4
 8019fde:	ed95 3a32 	vldr	s6, [r5, #200]	; 0xc8
 8019fe2:	eee3 7a84 	vfma.f32	s15, s7, s8
 8019fe6:	edd4 3a32 	vldr	s7, [r4, #200]	; 0xc8
 8019fea:	ed95 4a33 	vldr	s8, [r5, #204]	; 0xcc
 8019fee:	eee4 7a85 	vfma.f32	s15, s9, s10
 8019ff2:	edd4 4a33 	vldr	s9, [r4, #204]	; 0xcc
 8019ff6:	ed95 5a34 	vldr	s10, [r5, #208]	; 0xd0
 8019ffa:	eee5 7a86 	vfma.f32	s15, s11, s12
 8019ffe:	edd4 5a34 	vldr	s11, [r4, #208]	; 0xd0
 801a002:	ed95 6a35 	vldr	s12, [r5, #212]	; 0xd4
 801a006:	eee9 7aa6 	vfma.f32	s15, s19, s13
 801a00a:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
 801a00e:	edd5 9a36 	vldr	s19, [r5, #216]	; 0xd8
 801a012:	eee9 7a07 	vfma.f32	s15, s18, s14
 801a016:	ed94 7a36 	vldr	s14, [r4, #216]	; 0xd8
 801a01a:	ed95 9a37 	vldr	s18, [r5, #220]	; 0xdc
 801a01e:	eee8 7a88 	vfma.f32	s15, s17, s16
 801a022:	edd4 8a37 	vldr	s17, [r4, #220]	; 0xdc
 801a026:	ed95 8a38 	vldr	s16, [r5, #224]	; 0xe0
 801a02a:	eee0 7a20 	vfma.f32	s15, s0, s1
 801a02e:	ed94 0a38 	vldr	s0, [r4, #224]	; 0xe0
 801a032:	edd5 0a39 	vldr	s1, [r5, #228]	; 0xe4
 801a036:	eee1 7a21 	vfma.f32	s15, s2, s3
 801a03a:	ed94 1a39 	vldr	s2, [r4, #228]	; 0xe4
 801a03e:	edd5 1a3a 	vldr	s3, [r5, #232]	; 0xe8
 801a042:	eee2 7a22 	vfma.f32	s15, s4, s5
 801a046:	ed94 2a3a 	vldr	s4, [r4, #232]	; 0xe8
 801a04a:	edd5 2a3b 	vldr	s5, [r5, #236]	; 0xec
 801a04e:	eee3 7a23 	vfma.f32	s15, s6, s7
 801a052:	ed94 3a3b 	vldr	s6, [r4, #236]	; 0xec
 801a056:	edd5 3a3c 	vldr	s7, [r5, #240]	; 0xf0
 801a05a:	eee4 7a24 	vfma.f32	s15, s8, s9
 801a05e:	ed94 4a3c 	vldr	s8, [r4, #240]	; 0xf0
 801a062:	edd5 4a3d 	vldr	s9, [r5, #244]	; 0xf4
 801a066:	eee5 7a25 	vfma.f32	s15, s10, s11
 801a06a:	ed94 5a3d 	vldr	s10, [r4, #244]	; 0xf4
 801a06e:	edd5 5a3e 	vldr	s11, [r5, #248]	; 0xf8
 801a072:	eee6 7a26 	vfma.f32	s15, s12, s13
 801a076:	ed94 6a3e 	vldr	s12, [r4, #248]	; 0xf8
 801a07a:	edd5 6a3f 	vldr	s13, [r5, #252]	; 0xfc
 801a07e:	eee9 7a87 	vfma.f32	s15, s19, s14
 801a082:	ed94 7a3f 	vldr	s14, [r4, #252]	; 0xfc
 801a086:	eee9 7a28 	vfma.f32	s15, s18, s17
 801a08a:	eee8 7a00 	vfma.f32	s15, s16, s0
}
 801a08e:	ecbd 8b04 	vpop	{d8-d9}
 801a092:	bcf0      	pop	{r4, r5, r6, r7}
    *sum_3 += tmp;
 801a094:	eee0 7a81 	vfma.f32	s15, s1, s2
 801a098:	eee1 7a82 	vfma.f32	s15, s3, s4
 801a09c:	eee2 7a83 	vfma.f32	s15, s5, s6
 801a0a0:	eee3 7a84 	vfma.f32	s15, s7, s8
 801a0a4:	eee4 7a85 	vfma.f32	s15, s9, s10
 801a0a8:	eee5 7a86 	vfma.f32	s15, s11, s12
 801a0ac:	eee6 7a87 	vfma.f32	s15, s13, s14
 801a0b0:	edc3 7a00 	vstr	s15, [r3]
}
 801a0b4:	4770      	bx	lr
 801a0b6:	bf00      	nop

0801a0b8 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>:
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const float* filter_data, const float* bias_data, 
                 int8_t* output_weight_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const uint16_t groups,
                 const float* scales, const float learning_rate) {
 801a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0bc:	ed2d 8b10 	vpush	{d8-d15}
 801a0c0:	f6ad 2d14 	subw	sp, sp, #2580	; 0xa14
 801a0c4:	f8bd 6a8c 	ldrh.w	r6, [sp, #2700]	; 0xa8c
 801a0c8:	f8bd 5a98 	ldrh.w	r5, [sp, #2712]	; 0xa98
 801a0cc:	f8dd 4a80 	ldr.w	r4, [sp, #2688]	; 0xa80
 801a0d0:	f8dd 7a90 	ldr.w	r7, [sp, #2704]	; 0xa90
  int i_output_depth, i , j;
  int output_depth_per_group = output_depth / groups;
 801a0d4:	fbb6 f6f5 	udiv	r6, r6, r5

  for (i_output_depth = 0; i_output_depth < output_depth_per_group; i_output_depth += 16) {
 801a0d8:	2e00      	cmp	r6, #0
 801a0da:	f004 80f5 	beq.w	801e2c8 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x4210>
 801a0de:	469b      	mov	fp, r3
 801a0e0:	911c      	str	r1, [sp, #112]	; 0x70
 801a0e2:	1d23      	adds	r3, r4, #4
 801a0e4:	0069      	lsls	r1, r5, #1
 801a0e6:	ea4f 0e85 	mov.w	lr, r5, lsl #2
 801a0ea:	f8cd 28bc 	str.w	r2, [sp, #2236]	; 0x8bc
 801a0ee:	f8cd 38b8 	str.w	r3, [sp, #2232]	; 0x8b8
 801a0f2:	012a      	lsls	r2, r5, #4
 801a0f4:	194b      	adds	r3, r1, r5
 801a0f6:	9106      	str	r1, [sp, #24]
 801a0f8:	eb0e 0805 	add.w	r8, lr, r5
    int8_t* out_14 = &output_weight_data[(i_output_depth + 14) * groups]; int8_t* out_15 = &output_weight_data[(i_output_depth + 15) * groups];

    const float* input = input_data;

    /* Calculate 4 rows(input channels) at a time */
    uint16_t group_cnt = groups >> 2;
 801a0fc:	08a9      	lsrs	r1, r5, #2
 801a0fe:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 801a102:	f8cd 090c 	str.w	r0, [sp, #2316]	; 0x90c
 801a106:	4610      	mov	r0, r2
 801a108:	ea4f 0948 	mov.w	r9, r8, lsl #1
 801a10c:	f8cd 18c0 	str.w	r1, [sp, #2240]	; 0x8c0
 801a110:	f106 3aff 	add.w	sl, r6, #4294967295	; 0xffffffff
 801a114:	f8cd 2904 	str.w	r2, [sp, #2308]	; 0x904
    while (group_cnt--) {
 801a118:	1e4a      	subs	r2, r1, #1
 801a11a:	1b41      	subs	r1, r0, r5
 801a11c:	eb0c 0005 	add.w	r0, ip, r5
 801a120:	44a4      	add	ip, r4
 801a122:	b292      	uxth	r2, r2
 801a124:	9008      	str	r0, [sp, #32]
 801a126:	eb09 0005 	add.w	r0, r9, r5
 801a12a:	f8cd c8d0 	str.w	ip, [sp, #2256]	; 0x8d0
 801a12e:	eb04 0c0e 	add.w	ip, r4, lr
 801a132:	9007      	str	r0, [sp, #28]
      src_3 = input++;

      for (i = 0; i < input_height; i++) {
        for (j = 0; j < input_width; j++) {
          *two_column_buffer_0++ = *src_0;
          src_0 += input_depth;
 801a134:	2000      	movs	r0, #0
 801a136:	f8cd c8f0 	str.w	ip, [sp, #2288]	; 0x8f0
 801a13a:	eb04 0c08 	add.w	ip, r4, r8
 801a13e:	f8cd 08a8 	str.w	r0, [sp, #2216]	; 0x8a8
 801a142:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
 801a146:	9806      	ldr	r0, [sp, #24]
 801a148:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 801a14c:	920a      	str	r2, [sp, #40]	; 0x28
 801a14e:	eeb0 9a41 	vmov.f32	s18, s2
 801a152:	4420      	add	r0, r4
 801a154:	f8cd c8ec 	str.w	ip, [sp, #2284]	; 0x8ec
 801a158:	eb04 0c09 	add.w	ip, r4, r9
 801a15c:	9109      	str	r1, [sp, #36]	; 0x24
 801a15e:	f8cd 08f8 	str.w	r0, [sp, #2296]	; 0x8f8
 801a162:	00e9      	lsls	r1, r5, #3
 801a164:	9808      	ldr	r0, [sp, #32]
 801a166:	eef0 8a60 	vmov.f32	s17, s1
 801a16a:	f8cd c8d8 	str.w	ip, [sp, #2264]	; 0x8d8
 801a16e:	1b4a      	subs	r2, r1, r5
 801a170:	1820      	adds	r0, r4, r0
 801a172:	eeb0 8a40 	vmov.f32	s16, s0
 801a176:	f8cd 08cc 	str.w	r0, [sp, #2252]	; 0x8cc
 801a17a:	9807      	ldr	r0, [sp, #28]
 801a17c:	1820      	adds	r0, r4, r0
 801a17e:	f8cd 08d4 	str.w	r0, [sp, #2260]	; 0x8d4
 801a182:	980a      	ldr	r0, [sp, #40]	; 0x28
 801a184:	eb04 0c80 	add.w	ip, r4, r0, lsl #2
 801a188:	18e0      	adds	r0, r4, r3
 801a18a:	f8cd c8fc 	str.w	ip, [sp, #2300]	; 0x8fc
 801a18e:	eb04 0c43 	add.w	ip, r4, r3, lsl #1
 801a192:	f8cd 08f4 	str.w	r0, [sp, #2292]	; 0x8f4
 801a196:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a198:	f8cd c8e8 	str.w	ip, [sp, #2280]	; 0x8e8
 801a19c:	f10a 0c01 	add.w	ip, sl, #1
 801a1a0:	1823      	adds	r3, r4, r0
 801a1a2:	2000      	movs	r0, #0
 801a1a4:	f8cd c900 	str.w	ip, [sp, #2304]	; 0x900
 801a1a8:	eb04 0c42 	add.w	ip, r4, r2, lsl #1
 801a1ac:	f8cd 38c4 	str.w	r3, [sp, #2244]	; 0x8c4
 801a1b0:	18a3      	adds	r3, r4, r2
 801a1b2:	194a      	adds	r2, r1, r5
 801a1b4:	1861      	adds	r1, r4, r1
 801a1b6:	f8cd 38e4 	str.w	r3, [sp, #2276]	; 0x8e4
 801a1ba:	46ba      	mov	sl, r7
 801a1bc:	18a2      	adds	r2, r4, r2
 801a1be:	f8cd c8c8 	str.w	ip, [sp, #2248]	; 0x8c8
 801a1c2:	f8cd 28dc 	str.w	r2, [sp, #2268]	; 0x8dc
 801a1c6:	f8cd 18e0 	str.w	r1, [sp, #2272]	; 0x8e0
 801a1ca:	f8dd 38b8 	ldr.w	r3, [sp, #2232]	; 0x8b8
 801a1ce:	f8cd 08ac 	str.w	r0, [sp, #2220]	; 0x8ac
 801a1d2:	f241 0004 	movw	r0, #4100	; 0x1004
 801a1d6:	1959      	adds	r1, r3, r5
 801a1d8:	f8dd 38bc 	ldr.w	r3, [sp, #2236]	; 0x8bc
        *two_column_buffer_0++ = *src_0; src_0 += output_depth_per_group;
 801a1dc:	00b5      	lsls	r5, r6, #2
 801a1de:	fb03 f20b 	mul.w	r2, r3, fp
 801a1e2:	009b      	lsls	r3, r3, #2
 801a1e4:	f8cd 1908 	str.w	r1, [sp, #2312]	; 0x908
 801a1e8:	921d      	str	r2, [sp, #116]	; 0x74
 801a1ea:	183a      	adds	r2, r7, r0
 801a1ec:	931e      	str	r3, [sp, #120]	; 0x78
 801a1ee:	f8cd 28a4 	str.w	r2, [sp, #2212]	; 0x8a4
 801a1f2:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801a1f6:	462f      	mov	r7, r5
 801a1f8:	f8cd 2468 	str.w	r2, [sp, #1128]	; 0x468
 801a1fc:	0172      	lsls	r2, r6, #5
 801a1fe:	f8dd 6a9c 	ldr.w	r6, [sp, #2716]	; 0xa9c
 801a202:	f8cd 246c 	str.w	r2, [sp, #1132]	; 0x46c
 801a206:	46b1      	mov	r9, r6
 801a208:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a20c:	4639      	mov	r1, r7
 801a20e:	3308      	adds	r3, #8
 801a210:	932c      	str	r3, [sp, #176]	; 0xb0
 801a212:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a216:	330c      	adds	r3, #12
 801a218:	931f      	str	r3, [sp, #124]	; 0x7c
 801a21a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a21e:	3310      	adds	r3, #16
 801a220:	9320      	str	r3, [sp, #128]	; 0x80
 801a222:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a226:	3314      	adds	r3, #20
 801a228:	9321      	str	r3, [sp, #132]	; 0x84
 801a22a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a22e:	3318      	adds	r3, #24
 801a230:	9322      	str	r3, [sp, #136]	; 0x88
 801a232:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a236:	331c      	adds	r3, #28
 801a238:	9323      	str	r3, [sp, #140]	; 0x8c
 801a23a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a23e:	3320      	adds	r3, #32
 801a240:	9324      	str	r3, [sp, #144]	; 0x90
 801a242:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a246:	3324      	adds	r3, #36	; 0x24
 801a248:	9325      	str	r3, [sp, #148]	; 0x94
 801a24a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a24e:	3328      	adds	r3, #40	; 0x28
 801a250:	9326      	str	r3, [sp, #152]	; 0x98
 801a252:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a256:	332c      	adds	r3, #44	; 0x2c
 801a258:	9327      	str	r3, [sp, #156]	; 0x9c
 801a25a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a25e:	3330      	adds	r3, #48	; 0x30
 801a260:	9328      	str	r3, [sp, #160]	; 0xa0
 801a262:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a266:	3334      	adds	r3, #52	; 0x34
 801a268:	9329      	str	r3, [sp, #164]	; 0xa4
 801a26a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a26e:	3338      	adds	r3, #56	; 0x38
 801a270:	932a      	str	r3, [sp, #168]	; 0xa8
 801a272:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a276:	333c      	adds	r3, #60	; 0x3c
 801a278:	932b      	str	r3, [sp, #172]	; 0xac
 801a27a:	f8dd 3a78 	ldr.w	r3, [sp, #2680]	; 0xa78
 801a27e:	3340      	adds	r3, #64	; 0x40
 801a280:	f8cd 38b0 	str.w	r3, [sp, #2224]	; 0x8b0
          src_0 += input_depth;
 801a284:	4653      	mov	r3, sl
 801a286:	e9cd b92d 	strd	fp, r9, [sp, #180]	; 0xb4
 801a28a:	f8cd aa90 	str.w	sl, [sp, #2704]	; 0xa90
 801a28e:	982b      	ldr	r0, [sp, #172]	; 0xac
 801a290:	f8dd 2a78 	ldr.w	r2, [sp, #2680]	; 0xa78
 801a294:	9009      	str	r0, [sp, #36]	; 0x24
 801a296:	982a      	ldr	r0, [sp, #168]	; 0xa8
 801a298:	3204      	adds	r2, #4
 801a29a:	9008      	str	r0, [sp, #32]
 801a29c:	f503 7080 	add.w	r0, r3, #256	; 0x100
 801a2a0:	9018      	str	r0, [sp, #96]	; 0x60
 801a2a2:	f503 7000 	add.w	r0, r3, #512	; 0x200
 801a2a6:	9017      	str	r0, [sp, #92]	; 0x5c
 801a2a8:	f503 7040 	add.w	r0, r3, #768	; 0x300
 801a2ac:	9016      	str	r0, [sp, #88]	; 0x58
 801a2ae:	f503 6080 	add.w	r0, r3, #1024	; 0x400
 801a2b2:	9015      	str	r0, [sp, #84]	; 0x54
 801a2b4:	f503 60a0 	add.w	r0, r3, #1280	; 0x500
 801a2b8:	9014      	str	r0, [sp, #80]	; 0x50
 801a2ba:	f503 60c0 	add.w	r0, r3, #1536	; 0x600
 801a2be:	9013      	str	r0, [sp, #76]	; 0x4c
 801a2c0:	f503 60e0 	add.w	r0, r3, #1792	; 0x700
 801a2c4:	9012      	str	r0, [sp, #72]	; 0x48
 801a2c6:	f503 6000 	add.w	r0, r3, #2048	; 0x800
 801a2ca:	9011      	str	r0, [sp, #68]	; 0x44
 801a2cc:	f503 6010 	add.w	r0, r3, #2304	; 0x900
 801a2d0:	9010      	str	r0, [sp, #64]	; 0x40
 801a2d2:	f503 6020 	add.w	r0, r3, #2560	; 0xa00
 801a2d6:	900f      	str	r0, [sp, #60]	; 0x3c
 801a2d8:	f503 6030 	add.w	r0, r3, #2816	; 0xb00
 801a2dc:	900e      	str	r0, [sp, #56]	; 0x38
 801a2de:	f503 6040 	add.w	r0, r3, #3072	; 0xc00
 801a2e2:	900d      	str	r0, [sp, #52]	; 0x34
 801a2e4:	f503 6050 	add.w	r0, r3, #3328	; 0xd00
 801a2e8:	900c      	str	r0, [sp, #48]	; 0x30
 801a2ea:	f503 6060 	add.w	r0, r3, #3584	; 0xe00
 801a2ee:	900b      	str	r0, [sp, #44]	; 0x2c
 801a2f0:	f503 6070 	add.w	r0, r3, #3840	; 0xf00
 801a2f4:	900a      	str	r0, [sp, #40]	; 0x28
 801a2f6:	f103 0020 	add.w	r0, r3, #32
 801a2fa:	901b      	str	r0, [sp, #108]	; 0x6c
 801a2fc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801a2fe:	9007      	str	r0, [sp, #28]
 801a300:	9828      	ldr	r0, [sp, #160]	; 0xa0
 801a302:	e9dd ab26 	ldrd	sl, fp, [sp, #152]	; 0x98
 801a306:	9006      	str	r0, [sp, #24]
 801a308:	e9dd 8924 	ldrd	r8, r9, [sp, #144]	; 0x90
 801a30c:	e9dd ce22 	ldrd	ip, lr, [sp, #136]	; 0x88
 801a310:	e9dd 6720 	ldrd	r6, r7, [sp, #128]	; 0x80
 801a314:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 801a316:	f8dd 0a78 	ldr.w	r0, [sp, #2680]	; 0xa78
 801a31a:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 801a31c:	e9cd 0219 	strd	r0, r2, [sp, #100]	; 0x64
 801a320:	4620      	mov	r0, r4
 801a322:	461c      	mov	r4, r3
        *two_column_buffer_0++ = *src_0; src_0 += output_depth_per_group;
 801a324:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a326:	edd3 7a00 	vldr	s15, [r3]
 801a32a:	440b      	add	r3, r1
 801a32c:	9319      	str	r3, [sp, #100]	; 0x64
        *two_column_buffer_1++ = *src_1; src_1 += output_depth_per_group;
 801a32e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
        *two_column_buffer_0++ = *src_0; src_0 += output_depth_per_group;
 801a330:	ece4 7a01 	vstmia	r4!, {s15}
        *two_column_buffer_1++ = *src_1; src_1 += output_depth_per_group;
 801a334:	edd3 7a00 	vldr	s15, [r3]
 801a338:	440b      	add	r3, r1
 801a33a:	931a      	str	r3, [sp, #104]	; 0x68
 801a33c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801a33e:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_2++ = *src_2; src_2 += output_depth_per_group;
 801a342:	edd0 7a00 	vldr	s15, [r0]
 801a346:	4408      	add	r0, r1
        *two_column_buffer_1++ = *src_1; src_1 += output_depth_per_group;
 801a348:	9318      	str	r3, [sp, #96]	; 0x60
        *two_column_buffer_2++ = *src_2; src_2 += output_depth_per_group;
 801a34a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a34c:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_3++ = *src_3; src_3 += output_depth_per_group;
 801a350:	edd5 7a00 	vldr	s15, [r5]
 801a354:	440d      	add	r5, r1
        *two_column_buffer_2++ = *src_2; src_2 += output_depth_per_group;
 801a356:	9317      	str	r3, [sp, #92]	; 0x5c
        *two_column_buffer_3++ = *src_3; src_3 += output_depth_per_group;
 801a358:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801a35a:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_4++ = *src_4; src_4 += output_depth_per_group;
 801a35e:	edd6 7a00 	vldr	s15, [r6]
 801a362:	440e      	add	r6, r1
        *two_column_buffer_3++ = *src_3; src_3 += output_depth_per_group;
 801a364:	9316      	str	r3, [sp, #88]	; 0x58
        *two_column_buffer_4++ = *src_4; src_4 += output_depth_per_group;
 801a366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a368:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_5++ = *src_5; src_5 += output_depth_per_group;
 801a36c:	edd7 7a00 	vldr	s15, [r7]
 801a370:	440f      	add	r7, r1
        *two_column_buffer_4++ = *src_4; src_4 += output_depth_per_group;
 801a372:	9315      	str	r3, [sp, #84]	; 0x54
        *two_column_buffer_5++ = *src_5; src_5 += output_depth_per_group;
 801a374:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a376:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_6++ = *src_6; src_6 += output_depth_per_group;
 801a37a:	eddc 7a00 	vldr	s15, [ip]
 801a37e:	448c      	add	ip, r1
        *two_column_buffer_5++ = *src_5; src_5 += output_depth_per_group;
 801a380:	9314      	str	r3, [sp, #80]	; 0x50
        *two_column_buffer_6++ = *src_6; src_6 += output_depth_per_group;
 801a382:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a384:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_7++ = *src_7; src_7 += output_depth_per_group;
 801a388:	edde 7a00 	vldr	s15, [lr]
 801a38c:	448e      	add	lr, r1
        *two_column_buffer_6++ = *src_6; src_6 += output_depth_per_group;
 801a38e:	9313      	str	r3, [sp, #76]	; 0x4c
        *two_column_buffer_7++ = *src_7; src_7 += output_depth_per_group;
 801a390:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a392:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 801a396:	edd8 7a00 	vldr	s15, [r8]
 801a39a:	4488      	add	r8, r1
        *two_column_buffer_7++ = *src_7; src_7 += output_depth_per_group;
 801a39c:	9312      	str	r3, [sp, #72]	; 0x48
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 801a39e:	9b11      	ldr	r3, [sp, #68]	; 0x44
        *two_column_buffer_12++ = *src_12; src_12 += output_depth_per_group;
 801a3a0:	9a06      	ldr	r2, [sp, #24]
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 801a3a2:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_9++ = *src_9; src_9 += output_depth_per_group;
 801a3a6:	edd9 7a00 	vldr	s15, [r9]
 801a3aa:	4489      	add	r9, r1
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 801a3ac:	9311      	str	r3, [sp, #68]	; 0x44
        *two_column_buffer_9++ = *src_9; src_9 += output_depth_per_group;
 801a3ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a3b0:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_10++ = *src_10; src_10 += output_depth_per_group;
 801a3b4:	edda 7a00 	vldr	s15, [sl]
 801a3b8:	448a      	add	sl, r1
        *two_column_buffer_9++ = *src_9; src_9 += output_depth_per_group;
 801a3ba:	9310      	str	r3, [sp, #64]	; 0x40
        *two_column_buffer_10++ = *src_10; src_10 += output_depth_per_group;
 801a3bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a3be:	ece3 7a01 	vstmia	r3!, {s15}
        *two_column_buffer_11++ = *src_11; src_11 += output_depth_per_group;
 801a3c2:	eddb 7a00 	vldr	s15, [fp]
 801a3c6:	448b      	add	fp, r1
        *two_column_buffer_10++ = *src_10; src_10 += output_depth_per_group;
 801a3c8:	930f      	str	r3, [sp, #60]	; 0x3c
        *two_column_buffer_11++ = *src_11; src_11 += output_depth_per_group;
 801a3ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a3cc:	ece3 7a01 	vstmia	r3!, {s15}
 801a3d0:	930e      	str	r3, [sp, #56]	; 0x38
        *two_column_buffer_12++ = *src_12; src_12 += output_depth_per_group;
 801a3d2:	4613      	mov	r3, r2
 801a3d4:	edd2 7a00 	vldr	s15, [r2]
 801a3d8:	440b      	add	r3, r1
 801a3da:	9306      	str	r3, [sp, #24]
 801a3dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a3de:	ece3 7a01 	vstmia	r3!, {s15}
 801a3e2:	930d      	str	r3, [sp, #52]	; 0x34
        *two_column_buffer_13++ = *src_13; src_13 += output_depth_per_group;
 801a3e4:	9b07      	ldr	r3, [sp, #28]
 801a3e6:	edd3 7a00 	vldr	s15, [r3]
 801a3ea:	440b      	add	r3, r1
 801a3ec:	9307      	str	r3, [sp, #28]
 801a3ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a3f0:	ece3 7a01 	vstmia	r3!, {s15}
 801a3f4:	930c      	str	r3, [sp, #48]	; 0x30
        *two_column_buffer_14++ = *src_14; src_14 += output_depth_per_group;
 801a3f6:	9b08      	ldr	r3, [sp, #32]
 801a3f8:	edd3 7a00 	vldr	s15, [r3]
 801a3fc:	440b      	add	r3, r1
 801a3fe:	9308      	str	r3, [sp, #32]
 801a400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a402:	ece3 7a01 	vstmia	r3!, {s15}
 801a406:	930b      	str	r3, [sp, #44]	; 0x2c
        *two_column_buffer_15++ = *src_15; src_15 += output_depth_per_group;
 801a408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a40a:	edd3 7a00 	vldr	s15, [r3]
 801a40e:	440b      	add	r3, r1
 801a410:	9309      	str	r3, [sp, #36]	; 0x24
 801a412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a414:	ece3 7a01 	vstmia	r3!, {s15}
 801a418:	930a      	str	r3, [sp, #40]	; 0x28
      for (j = 0; j < DIM_KER_Y; j++) {
 801a41a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a41c:	42a3      	cmp	r3, r4
 801a41e:	d181      	bne.n	801a324 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x26c>
 801a420:	f8dd 2a78 	ldr.w	r2, [sp, #2680]	; 0xa78
 801a424:	f8dd 346c 	ldr.w	r3, [sp, #1132]	; 0x46c
 801a428:	4610      	mov	r0, r2
 801a42a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801a42c:	4418      	add	r0, r3
 801a42e:	f8cd 0a78 	str.w	r0, [sp, #2680]	; 0xa78
 801a432:	4610      	mov	r0, r2
 801a434:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801a436:	4418      	add	r0, r3
 801a438:	902c      	str	r0, [sp, #176]	; 0xb0
 801a43a:	4610      	mov	r0, r2
 801a43c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a43e:	4418      	add	r0, r3
 801a440:	901f      	str	r0, [sp, #124]	; 0x7c
 801a442:	4610      	mov	r0, r2
 801a444:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a446:	4418      	add	r0, r3
 801a448:	9020      	str	r0, [sp, #128]	; 0x80
 801a44a:	4610      	mov	r0, r2
 801a44c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801a44e:	4418      	add	r0, r3
 801a450:	9021      	str	r0, [sp, #132]	; 0x84
 801a452:	4610      	mov	r0, r2
 801a454:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801a456:	4418      	add	r0, r3
 801a458:	9022      	str	r0, [sp, #136]	; 0x88
 801a45a:	4610      	mov	r0, r2
 801a45c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801a45e:	4418      	add	r0, r3
 801a460:	9023      	str	r0, [sp, #140]	; 0x8c
 801a462:	4610      	mov	r0, r2
 801a464:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801a466:	4418      	add	r0, r3
 801a468:	9024      	str	r0, [sp, #144]	; 0x90
 801a46a:	4610      	mov	r0, r2
 801a46c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801a46e:	4418      	add	r0, r3
 801a470:	9025      	str	r0, [sp, #148]	; 0x94
 801a472:	4610      	mov	r0, r2
 801a474:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801a476:	4418      	add	r0, r3
 801a478:	9026      	str	r0, [sp, #152]	; 0x98
 801a47a:	4610      	mov	r0, r2
 801a47c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801a47e:	4418      	add	r0, r3
 801a480:	9027      	str	r0, [sp, #156]	; 0x9c
 801a482:	4610      	mov	r0, r2
 801a484:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801a486:	4418      	add	r0, r3
 801a488:	9028      	str	r0, [sp, #160]	; 0xa0
 801a48a:	4610      	mov	r0, r2
 801a48c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801a48e:	4418      	add	r0, r3
 801a490:	9029      	str	r0, [sp, #164]	; 0xa4
 801a492:	4610      	mov	r0, r2
 801a494:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 801a496:	4418      	add	r0, r3
 801a498:	441a      	add	r2, r3
 801a49a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a49c:	902a      	str	r0, [sp, #168]	; 0xa8
 801a49e:	922b      	str	r2, [sp, #172]	; 0xac
    for (i = 0; i < DIM_KER_X; i++) {
 801a4a0:	f8dd 2468 	ldr.w	r2, [sp, #1128]	; 0x468
 801a4a4:	4293      	cmp	r3, r2
 801a4a6:	f47f aef2 	bne.w	801a28e <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x1d6>
    while (group_cnt--) {
 801a4aa:	f8dd 38c0 	ldr.w	r3, [sp, #2240]	; 0x8c0
 801a4ae:	460f      	mov	r7, r1
 801a4b0:	f8dd aa90 	ldr.w	sl, [sp, #2704]	; 0xa90
 801a4b4:	e9dd b92d 	ldrd	fp, r9, [sp, #180]	; 0xb4
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	f003 86ee 	beq.w	801e29a <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x41e2>
 801a4be:	f8dd 38f8 	ldr.w	r3, [sp, #2296]	; 0x8f8
 801a4c2:	f8dd 28e0 	ldr.w	r2, [sp, #2272]	; 0x8e0
 801a4c6:	1d1d      	adds	r5, r3, #4
 801a4c8:	f8dd 38f4 	ldr.w	r3, [sp, #2292]	; 0x8f4
 801a4cc:	1d16      	adds	r6, r2, #4
 801a4ce:	f8dd 28d8 	ldr.w	r2, [sp, #2264]	; 0x8d8
 801a4d2:	1d1c      	adds	r4, r3, #4
 801a4d4:	f8dd 38f0 	ldr.w	r3, [sp, #2288]	; 0x8f0
 801a4d8:	f102 0c04 	add.w	ip, r2, #4
 801a4dc:	f8dd 28d4 	ldr.w	r2, [sp, #2260]	; 0x8d4
 801a4e0:	1d18      	adds	r0, r3, #4
 801a4e2:	f8dd 38ec 	ldr.w	r3, [sp, #2284]	; 0x8ec
 801a4e6:	f102 0e04 	add.w	lr, r2, #4
 801a4ea:	f8dd 28d0 	ldr.w	r2, [sp, #2256]	; 0x8d0
 801a4ee:	1d19      	adds	r1, r3, #4
 801a4f0:	f8dd 38e8 	ldr.w	r3, [sp, #2280]	; 0x8e8
 801a4f4:	f102 0804 	add.w	r8, r2, #4
 801a4f8:	f8dd 28a8 	ldr.w	r2, [sp, #2216]	; 0x8a8
 801a4fc:	3304      	adds	r3, #4
 801a4fe:	4415      	add	r5, r2
 801a500:	4411      	add	r1, r2
 801a502:	9306      	str	r3, [sp, #24]
 801a504:	4414      	add	r4, r2
 801a506:	f8dd 38e4 	ldr.w	r3, [sp, #2276]	; 0x8e4
 801a50a:	4410      	add	r0, r2
 801a50c:	95fc      	str	r5, [sp, #1008]	; 0x3f0
 801a50e:	4615      	mov	r5, r2
 801a510:	3304      	adds	r3, #4
 801a512:	91f9      	str	r1, [sp, #996]	; 0x3e4
 801a514:	9a06      	ldr	r2, [sp, #24]
 801a516:	1959      	adds	r1, r3, r5
 801a518:	90fa      	str	r0, [sp, #1000]	; 0x3e8
 801a51a:	1950      	adds	r0, r2, r5
 801a51c:	94fb      	str	r4, [sp, #1004]	; 0x3ec
 801a51e:	9110      	str	r1, [sp, #64]	; 0x40
 801a520:	1971      	adds	r1, r6, r5
 801a522:	9011      	str	r0, [sp, #68]	; 0x44
 801a524:	462a      	mov	r2, r5
 801a526:	910f      	str	r1, [sp, #60]	; 0x3c
 801a528:	f8dd 18dc 	ldr.w	r1, [sp, #2268]	; 0x8dc
 801a52c:	1d0b      	adds	r3, r1, #4
 801a52e:	1959      	adds	r1, r3, r5
 801a530:	910e      	str	r1, [sp, #56]	; 0x38
 801a532:	eb0c 0105 	add.w	r1, ip, r5
 801a536:	910d      	str	r1, [sp, #52]	; 0x34
 801a538:	eb0e 0105 	add.w	r1, lr, r5
 801a53c:	910c      	str	r1, [sp, #48]	; 0x30
 801a53e:	eb08 0105 	add.w	r1, r8, r5
 801a542:	910b      	str	r1, [sp, #44]	; 0x2c
 801a544:	f8dd 18cc 	ldr.w	r1, [sp, #2252]	; 0x8cc
 801a548:	1d0b      	adds	r3, r1, #4
 801a54a:	1959      	adds	r1, r3, r5
 801a54c:	910a      	str	r1, [sp, #40]	; 0x28
 801a54e:	f8dd 18c8 	ldr.w	r1, [sp, #2248]	; 0x8c8
 801a552:	1d0b      	adds	r3, r1, #4
 801a554:	1959      	adds	r1, r3, r5
 801a556:	9109      	str	r1, [sp, #36]	; 0x24
 801a558:	f8dd 18c4 	ldr.w	r1, [sp, #2244]	; 0x8c4
 801a55c:	1d0b      	adds	r3, r1, #4
 801a55e:	1959      	adds	r1, r3, r5
 801a560:	9108      	str	r1, [sp, #32]
 801a562:	f8dd 18fc 	ldr.w	r1, [sp, #2300]	; 0x8fc
 801a566:	f101 0308 	add.w	r3, r1, #8
 801a56a:	1959      	adds	r1, r3, r5
 801a56c:	f241 0308 	movw	r3, #4104	; 0x1008
 801a570:	f8cd 17e0 	str.w	r1, [sp, #2016]	; 0x7e0
 801a574:	eb0a 0103 	add.w	r1, sl, r3
 801a578:	f241 030c 	movw	r3, #4108	; 0x100c
 801a57c:	f8cd 1558 	str.w	r1, [sp, #1368]	; 0x558
 801a580:	eb0a 0103 	add.w	r1, sl, r3
 801a584:	f241 0310 	movw	r3, #4112	; 0x1010
 801a588:	f8cd 1560 	str.w	r1, [sp, #1376]	; 0x560
 801a58c:	eb0a 0103 	add.w	r1, sl, r3
 801a590:	f241 0314 	movw	r3, #4116	; 0x1014
 801a594:	f8cd 1568 	str.w	r1, [sp, #1384]	; 0x568
 801a598:	eb0a 0103 	add.w	r1, sl, r3
 801a59c:	f241 0318 	movw	r3, #4120	; 0x1018
 801a5a0:	f8cd 156c 	str.w	r1, [sp, #1388]	; 0x56c
 801a5a4:	eb0a 0103 	add.w	r1, sl, r3
 801a5a8:	f241 031c 	movw	r3, #4124	; 0x101c
 801a5ac:	f8cd 1570 	str.w	r1, [sp, #1392]	; 0x570
 801a5b0:	eb0a 0103 	add.w	r1, sl, r3
 801a5b4:	f241 0324 	movw	r3, #4132	; 0x1024
 801a5b8:	f8cd 1574 	str.w	r1, [sp, #1396]	; 0x574
 801a5bc:	eb0a 0103 	add.w	r1, sl, r3
 801a5c0:	f241 0328 	movw	r3, #4136	; 0x1028
 801a5c4:	f8cd 157c 	str.w	r1, [sp, #1404]	; 0x57c
 801a5c8:	eb0a 0103 	add.w	r1, sl, r3
 801a5cc:	f241 032c 	movw	r3, #4140	; 0x102c
 801a5d0:	f8cd 1580 	str.w	r1, [sp, #1408]	; 0x580
 801a5d4:	eb0a 0103 	add.w	r1, sl, r3
 801a5d8:	f241 0330 	movw	r3, #4144	; 0x1030
 801a5dc:	f8cd 1584 	str.w	r1, [sp, #1412]	; 0x584
 801a5e0:	eb0a 0103 	add.w	r1, sl, r3
 801a5e4:	f241 0334 	movw	r3, #4148	; 0x1034
 801a5e8:	f8cd 1588 	str.w	r1, [sp, #1416]	; 0x588
 801a5ec:	eb0a 0103 	add.w	r1, sl, r3
 801a5f0:	f241 0338 	movw	r3, #4152	; 0x1038
 801a5f4:	f8cd 1590 	str.w	r1, [sp, #1424]	; 0x590
 801a5f8:	eb0a 0103 	add.w	r1, sl, r3
 801a5fc:	f241 033c 	movw	r3, #4156	; 0x103c
 801a600:	f8cd 1598 	str.w	r1, [sp, #1432]	; 0x598
 801a604:	eb0a 0103 	add.w	r1, sl, r3
 801a608:	f241 0344 	movw	r3, #4164	; 0x1044
 801a60c:	f8cd 159c 	str.w	r1, [sp, #1436]	; 0x59c
 801a610:	eb0a 0103 	add.w	r1, sl, r3
 801a614:	f241 0348 	movw	r3, #4168	; 0x1048
 801a618:	f8cd 15a8 	str.w	r1, [sp, #1448]	; 0x5a8
 801a61c:	eb0a 0103 	add.w	r1, sl, r3
 801a620:	f241 034c 	movw	r3, #4172	; 0x104c
 801a624:	f8cd 15b0 	str.w	r1, [sp, #1456]	; 0x5b0
 801a628:	eb0a 0103 	add.w	r1, sl, r3
 801a62c:	f241 0350 	movw	r3, #4176	; 0x1050
 801a630:	f8cd 15b8 	str.w	r1, [sp, #1464]	; 0x5b8
 801a634:	eb0a 0103 	add.w	r1, sl, r3
 801a638:	f241 0354 	movw	r3, #4180	; 0x1054
 801a63c:	f8cd 15c0 	str.w	r1, [sp, #1472]	; 0x5c0
 801a640:	eb0a 0103 	add.w	r1, sl, r3
 801a644:	f241 0358 	movw	r3, #4184	; 0x1058
 801a648:	f8cd 15c8 	str.w	r1, [sp, #1480]	; 0x5c8
 801a64c:	eb0a 0103 	add.w	r1, sl, r3
 801a650:	f241 035c 	movw	r3, #4188	; 0x105c
 801a654:	f8cd 15d0 	str.w	r1, [sp, #1488]	; 0x5d0
 801a658:	eb0a 0103 	add.w	r1, sl, r3
 801a65c:	f241 0364 	movw	r3, #4196	; 0x1064
 801a660:	f8cd 15d4 	str.w	r1, [sp, #1492]	; 0x5d4
 801a664:	eb0a 0103 	add.w	r1, sl, r3
 801a668:	f241 0368 	movw	r3, #4200	; 0x1068
 801a66c:	f8cd 15e0 	str.w	r1, [sp, #1504]	; 0x5e0
 801a670:	eb0a 0103 	add.w	r1, sl, r3
 801a674:	f241 036c 	movw	r3, #4204	; 0x106c
 801a678:	f8cd 15e8 	str.w	r1, [sp, #1512]	; 0x5e8
 801a67c:	eb0a 0103 	add.w	r1, sl, r3
 801a680:	f241 0370 	movw	r3, #4208	; 0x1070
 801a684:	f8cd 15f0 	str.w	r1, [sp, #1520]	; 0x5f0
 801a688:	eb0a 0103 	add.w	r1, sl, r3
 801a68c:	f241 0374 	movw	r3, #4212	; 0x1074
 801a690:	f8cd 15f8 	str.w	r1, [sp, #1528]	; 0x5f8
 801a694:	eb0a 0103 	add.w	r1, sl, r3
 801a698:	f241 0378 	movw	r3, #4216	; 0x1078
 801a69c:	f8cd 1600 	str.w	r1, [sp, #1536]	; 0x600
 801a6a0:	eb0a 0103 	add.w	r1, sl, r3
 801a6a4:	f241 037c 	movw	r3, #4220	; 0x107c
 801a6a8:	f8cd 1608 	str.w	r1, [sp, #1544]	; 0x608
 801a6ac:	eb0a 0103 	add.w	r1, sl, r3
 801a6b0:	f241 0384 	movw	r3, #4228	; 0x1084
 801a6b4:	f8cd 160c 	str.w	r1, [sp, #1548]	; 0x60c
 801a6b8:	eb0a 0103 	add.w	r1, sl, r3
 801a6bc:	f241 0388 	movw	r3, #4232	; 0x1088
 801a6c0:	f8cd 1618 	str.w	r1, [sp, #1560]	; 0x618
 801a6c4:	eb0a 0103 	add.w	r1, sl, r3
 801a6c8:	f241 038c 	movw	r3, #4236	; 0x108c
 801a6cc:	f8cd 1620 	str.w	r1, [sp, #1568]	; 0x620
 801a6d0:	eb0a 0103 	add.w	r1, sl, r3
 801a6d4:	f241 0390 	movw	r3, #4240	; 0x1090
 801a6d8:	f8cd 1628 	str.w	r1, [sp, #1576]	; 0x628
 801a6dc:	eb0a 0103 	add.w	r1, sl, r3
 801a6e0:	f241 0394 	movw	r3, #4244	; 0x1094
 801a6e4:	f8cd 1630 	str.w	r1, [sp, #1584]	; 0x630
 801a6e8:	eb0a 0103 	add.w	r1, sl, r3
 801a6ec:	f241 0398 	movw	r3, #4248	; 0x1098
 801a6f0:	f8cd 1638 	str.w	r1, [sp, #1592]	; 0x638
 801a6f4:	eb0a 0103 	add.w	r1, sl, r3
 801a6f8:	f241 039c 	movw	r3, #4252	; 0x109c
 801a6fc:	f8cd 1640 	str.w	r1, [sp, #1600]	; 0x640
 801a700:	eb0a 0103 	add.w	r1, sl, r3
 801a704:	f241 03a4 	movw	r3, #4260	; 0x10a4
 801a708:	f8cd 1644 	str.w	r1, [sp, #1604]	; 0x644
 801a70c:	eb0a 0103 	add.w	r1, sl, r3
 801a710:	f241 03a8 	movw	r3, #4264	; 0x10a8
 801a714:	f8cd 1650 	str.w	r1, [sp, #1616]	; 0x650
 801a718:	eb0a 0103 	add.w	r1, sl, r3
 801a71c:	f241 03ac 	movw	r3, #4268	; 0x10ac
 801a720:	f8cd 1658 	str.w	r1, [sp, #1624]	; 0x658
 801a724:	eb0a 0103 	add.w	r1, sl, r3
 801a728:	f241 03b0 	movw	r3, #4272	; 0x10b0
 801a72c:	f8cd 1660 	str.w	r1, [sp, #1632]	; 0x660
 801a730:	eb0a 0103 	add.w	r1, sl, r3
 801a734:	f241 03b4 	movw	r3, #4276	; 0x10b4
 801a738:	f8cd 1668 	str.w	r1, [sp, #1640]	; 0x668
 801a73c:	eb0a 0103 	add.w	r1, sl, r3
 801a740:	f241 03b8 	movw	r3, #4280	; 0x10b8
 801a744:	f8cd 1670 	str.w	r1, [sp, #1648]	; 0x670
 801a748:	eb0a 0103 	add.w	r1, sl, r3
 801a74c:	f241 03bc 	movw	r3, #4284	; 0x10bc
 801a750:	f8cd 1678 	str.w	r1, [sp, #1656]	; 0x678
 801a754:	eb0a 0103 	add.w	r1, sl, r3
 801a758:	f241 03c4 	movw	r3, #4292	; 0x10c4
 801a75c:	f8cd 167c 	str.w	r1, [sp, #1660]	; 0x67c
 801a760:	eb0a 0103 	add.w	r1, sl, r3
 801a764:	f241 03c8 	movw	r3, #4296	; 0x10c8
 801a768:	f8cd 1688 	str.w	r1, [sp, #1672]	; 0x688
 801a76c:	eb0a 0103 	add.w	r1, sl, r3
 801a770:	f241 03cc 	movw	r3, #4300	; 0x10cc
 801a774:	f8cd 1690 	str.w	r1, [sp, #1680]	; 0x690
 801a778:	eb0a 0103 	add.w	r1, sl, r3
 801a77c:	f241 03d0 	movw	r3, #4304	; 0x10d0
 801a780:	f8cd 1698 	str.w	r1, [sp, #1688]	; 0x698
 801a784:	eb0a 0103 	add.w	r1, sl, r3
 801a788:	f241 03d4 	movw	r3, #4308	; 0x10d4
 801a78c:	f8cd 16a0 	str.w	r1, [sp, #1696]	; 0x6a0
 801a790:	f241 118c 	movw	r1, #4492	; 0x118c
 801a794:	eb0a 0003 	add.w	r0, sl, r3
 801a798:	f241 03d8 	movw	r3, #4312	; 0x10d8
 801a79c:	4451      	add	r1, sl
 801a79e:	eb0a 0403 	add.w	r4, sl, r3
 801a7a2:	f241 03dc 	movw	r3, #4316	; 0x10dc
 801a7a6:	f8cd 06a8 	str.w	r0, [sp, #1704]	; 0x6a8
 801a7aa:	f241 1090 	movw	r0, #4496	; 0x1190
 801a7ae:	eb0a 0503 	add.w	r5, sl, r3
 801a7b2:	f241 03e4 	movw	r3, #4324	; 0x10e4
 801a7b6:	f8cd 46b0 	str.w	r4, [sp, #1712]	; 0x6b0
 801a7ba:	f241 1494 	movw	r4, #4500	; 0x1194
 801a7be:	eb0a 0603 	add.w	r6, sl, r3
 801a7c2:	f241 03e8 	movw	r3, #4328	; 0x10e8
 801a7c6:	f8cd 56b4 	str.w	r5, [sp, #1716]	; 0x6b4
 801a7ca:	4454      	add	r4, sl
 801a7cc:	eb0a 0c03 	add.w	ip, sl, r3
 801a7d0:	f241 03ec 	movw	r3, #4332	; 0x10ec
 801a7d4:	f8cd 66b8 	str.w	r6, [sp, #1720]	; 0x6b8
 801a7d8:	f241 1598 	movw	r5, #4504	; 0x1198
 801a7dc:	f8cd c6bc 	str.w	ip, [sp, #1724]	; 0x6bc
 801a7e0:	eb0a 0c03 	add.w	ip, sl, r3
 801a7e4:	f241 03f0 	movw	r3, #4336	; 0x10f0
 801a7e8:	f241 169c 	movw	r6, #4508	; 0x119c
 801a7ec:	f8cd c6c0 	str.w	ip, [sp, #1728]	; 0x6c0
 801a7f0:	4450      	add	r0, sl
 801a7f2:	eb0a 0c03 	add.w	ip, sl, r3
 801a7f6:	f241 03f4 	movw	r3, #4340	; 0x10f4
 801a7fa:	f8cd c6c4 	str.w	ip, [sp, #1732]	; 0x6c4
 801a7fe:	eb0a 0c03 	add.w	ip, sl, r3
 801a802:	f241 03f8 	movw	r3, #4344	; 0x10f8
 801a806:	f8cd c6c8 	str.w	ip, [sp, #1736]	; 0x6c8
 801a80a:	eb0a 0c03 	add.w	ip, sl, r3
 801a80e:	f241 03fc 	movw	r3, #4348	; 0x10fc
 801a812:	f8cd c6cc 	str.w	ip, [sp, #1740]	; 0x6cc
 801a816:	eb0a 0c03 	add.w	ip, sl, r3
 801a81a:	f241 1304 	movw	r3, #4356	; 0x1104
 801a81e:	f8cd c6d0 	str.w	ip, [sp, #1744]	; 0x6d0
 801a822:	eb0a 0c03 	add.w	ip, sl, r3
 801a826:	f241 1308 	movw	r3, #4360	; 0x1108
 801a82a:	f8cd c6d4 	str.w	ip, [sp, #1748]	; 0x6d4
 801a82e:	eb0a 0c03 	add.w	ip, sl, r3
 801a832:	f241 130c 	movw	r3, #4364	; 0x110c
 801a836:	f8cd c6d8 	str.w	ip, [sp, #1752]	; 0x6d8
 801a83a:	eb0a 0c03 	add.w	ip, sl, r3
 801a83e:	f241 1310 	movw	r3, #4368	; 0x1110
 801a842:	f8cd c6dc 	str.w	ip, [sp, #1756]	; 0x6dc
 801a846:	eb0a 0c03 	add.w	ip, sl, r3
 801a84a:	f241 1314 	movw	r3, #4372	; 0x1114
 801a84e:	f8cd c6e0 	str.w	ip, [sp, #1760]	; 0x6e0
 801a852:	eb0a 0c03 	add.w	ip, sl, r3
 801a856:	f241 1318 	movw	r3, #4376	; 0x1118
 801a85a:	f8cd c6e4 	str.w	ip, [sp, #1764]	; 0x6e4
 801a85e:	eb0a 0c03 	add.w	ip, sl, r3
 801a862:	f241 131c 	movw	r3, #4380	; 0x111c
 801a866:	f8cd c6e8 	str.w	ip, [sp, #1768]	; 0x6e8
 801a86a:	eb0a 0c03 	add.w	ip, sl, r3
 801a86e:	f241 1324 	movw	r3, #4388	; 0x1124
 801a872:	f8cd c6ec 	str.w	ip, [sp, #1772]	; 0x6ec
 801a876:	eb0a 0c03 	add.w	ip, sl, r3
 801a87a:	f241 1328 	movw	r3, #4392	; 0x1128
 801a87e:	f8cd c6f0 	str.w	ip, [sp, #1776]	; 0x6f0
 801a882:	eb0a 0c03 	add.w	ip, sl, r3
 801a886:	f241 132c 	movw	r3, #4396	; 0x112c
 801a88a:	f8cd c6f4 	str.w	ip, [sp, #1780]	; 0x6f4
 801a88e:	eb0a 0c03 	add.w	ip, sl, r3
 801a892:	f241 1330 	movw	r3, #4400	; 0x1130
 801a896:	f8cd c6f8 	str.w	ip, [sp, #1784]	; 0x6f8
 801a89a:	eb0a 0c03 	add.w	ip, sl, r3
 801a89e:	f241 1334 	movw	r3, #4404	; 0x1134
 801a8a2:	f8cd c6fc 	str.w	ip, [sp, #1788]	; 0x6fc
 801a8a6:	eb0a 0c03 	add.w	ip, sl, r3
 801a8aa:	f241 1338 	movw	r3, #4408	; 0x1138
 801a8ae:	f8cd c700 	str.w	ip, [sp, #1792]	; 0x700
 801a8b2:	eb0a 0c03 	add.w	ip, sl, r3
 801a8b6:	f241 133c 	movw	r3, #4412	; 0x113c
 801a8ba:	f8cd c704 	str.w	ip, [sp, #1796]	; 0x704
 801a8be:	eb0a 0c03 	add.w	ip, sl, r3
 801a8c2:	f241 1344 	movw	r3, #4420	; 0x1144
 801a8c6:	f8cd c708 	str.w	ip, [sp, #1800]	; 0x708
 801a8ca:	eb0a 0c03 	add.w	ip, sl, r3
 801a8ce:	f241 1348 	movw	r3, #4424	; 0x1148
 801a8d2:	f8cd c70c 	str.w	ip, [sp, #1804]	; 0x70c
 801a8d6:	eb0a 0c03 	add.w	ip, sl, r3
 801a8da:	f241 134c 	movw	r3, #4428	; 0x114c
 801a8de:	f8cd c710 	str.w	ip, [sp, #1808]	; 0x710
 801a8e2:	eb0a 0c03 	add.w	ip, sl, r3
 801a8e6:	f241 1350 	movw	r3, #4432	; 0x1150
 801a8ea:	f8cd c714 	str.w	ip, [sp, #1812]	; 0x714
 801a8ee:	eb0a 0c03 	add.w	ip, sl, r3
 801a8f2:	f241 1354 	movw	r3, #4436	; 0x1154
 801a8f6:	f8cd c718 	str.w	ip, [sp, #1816]	; 0x718
 801a8fa:	eb0a 0c03 	add.w	ip, sl, r3
 801a8fe:	f241 1358 	movw	r3, #4440	; 0x1158
 801a902:	f8cd c71c 	str.w	ip, [sp, #1820]	; 0x71c
 801a906:	eb0a 0c03 	add.w	ip, sl, r3
 801a90a:	f241 135c 	movw	r3, #4444	; 0x115c
 801a90e:	f8cd c720 	str.w	ip, [sp, #1824]	; 0x720
 801a912:	eb0a 0c03 	add.w	ip, sl, r3
 801a916:	f241 1364 	movw	r3, #4452	; 0x1164
 801a91a:	f8cd c724 	str.w	ip, [sp, #1828]	; 0x724
 801a91e:	eb0a 0c03 	add.w	ip, sl, r3
 801a922:	f241 1368 	movw	r3, #4456	; 0x1168
 801a926:	f8cd c728 	str.w	ip, [sp, #1832]	; 0x728
 801a92a:	eb0a 0c03 	add.w	ip, sl, r3
 801a92e:	f241 136c 	movw	r3, #4460	; 0x116c
 801a932:	f8cd c72c 	str.w	ip, [sp, #1836]	; 0x72c
 801a936:	eb0a 0c03 	add.w	ip, sl, r3
 801a93a:	f241 1370 	movw	r3, #4464	; 0x1170
 801a93e:	f8cd c730 	str.w	ip, [sp, #1840]	; 0x730
 801a942:	eb0a 0c03 	add.w	ip, sl, r3
 801a946:	f241 1374 	movw	r3, #4468	; 0x1174
 801a94a:	f8cd c734 	str.w	ip, [sp, #1844]	; 0x734
 801a94e:	eb0a 0c03 	add.w	ip, sl, r3
 801a952:	f241 1378 	movw	r3, #4472	; 0x1178
 801a956:	f8cd c738 	str.w	ip, [sp, #1848]	; 0x738
 801a95a:	eb0a 0c03 	add.w	ip, sl, r3
 801a95e:	f241 137c 	movw	r3, #4476	; 0x117c
 801a962:	f8cd c73c 	str.w	ip, [sp, #1852]	; 0x73c
 801a966:	eb0a 0c03 	add.w	ip, sl, r3
 801a96a:	f241 1384 	movw	r3, #4484	; 0x1184
 801a96e:	f8cd c740 	str.w	ip, [sp, #1856]	; 0x740
 801a972:	eb0a 0c03 	add.w	ip, sl, r3
 801a976:	f241 1388 	movw	r3, #4488	; 0x1188
 801a97a:	f8cd c744 	str.w	ip, [sp, #1860]	; 0x744
 801a97e:	eb0a 0c03 	add.w	ip, sl, r3
 801a982:	f8cd c748 	str.w	ip, [sp, #1864]	; 0x748
 801a986:	f50a 5c80 	add.w	ip, sl, #4096	; 0x1000
 801a98a:	f8cd c3e0 	str.w	ip, [sp, #992]	; 0x3e0
 801a98e:	f50a 5c88 	add.w	ip, sl, #4352	; 0x1100
 801a992:	f8cd c86c 	str.w	ip, [sp, #2156]	; 0x86c
 801a996:	f50a 5c90 	add.w	ip, sl, #4608	; 0x1200
 801a99a:	f8cd c8a0 	str.w	ip, [sp, #2208]	; 0x8a0
 801a99e:	f50a 5c98 	add.w	ip, sl, #4864	; 0x1300
 801a9a2:	f8cd c818 	str.w	ip, [sp, #2072]	; 0x818
 801a9a6:	f50a 7c00 	add.w	ip, sl, #512	; 0x200
 801a9aa:	f8cd c7a8 	str.w	ip, [sp, #1960]	; 0x7a8
 801a9ae:	f50a 7c40 	add.w	ip, sl, #768	; 0x300
 801a9b2:	f8cd c7ac 	str.w	ip, [sp, #1964]	; 0x7ac
 801a9b6:	f50a 6c80 	add.w	ip, sl, #1024	; 0x400
 801a9ba:	f8cd c7b0 	str.w	ip, [sp, #1968]	; 0x7b0
 801a9be:	f50a 6ca0 	add.w	ip, sl, #1280	; 0x500
 801a9c2:	f8cd c7b4 	str.w	ip, [sp, #1972]	; 0x7b4
 801a9c6:	f50a 6cc0 	add.w	ip, sl, #1536	; 0x600
 801a9ca:	f8cd c7b8 	str.w	ip, [sp, #1976]	; 0x7b8
 801a9ce:	f50a 6ce0 	add.w	ip, sl, #1792	; 0x700
 801a9d2:	f8cd c7bc 	str.w	ip, [sp, #1980]	; 0x7bc
 801a9d6:	f50a 6c00 	add.w	ip, sl, #2048	; 0x800
 801a9da:	f8cd c7c0 	str.w	ip, [sp, #1984]	; 0x7c0
 801a9de:	f50a 6c10 	add.w	ip, sl, #2304	; 0x900
 801a9e2:	f8cd c7c4 	str.w	ip, [sp, #1988]	; 0x7c4
 801a9e6:	f50a 6c20 	add.w	ip, sl, #2560	; 0xa00
 801a9ea:	f8cd c7c8 	str.w	ip, [sp, #1992]	; 0x7c8
 801a9ee:	f50a 6c30 	add.w	ip, sl, #2816	; 0xb00
 801a9f2:	f8cd c7cc 	str.w	ip, [sp, #1996]	; 0x7cc
 801a9f6:	f50a 6c40 	add.w	ip, sl, #3072	; 0xc00
 801a9fa:	f8dd 38b8 	ldr.w	r3, [sp, #2232]	; 0x8b8
 801a9fe:	f8cd c7d0 	str.w	ip, [sp, #2000]	; 0x7d0
 801aa02:	f50a 6c50 	add.w	ip, sl, #3328	; 0xd00
 801aa06:	4413      	add	r3, r2
 801aa08:	f8cd 4888 	str.w	r4, [sp, #2184]	; 0x888
 801aa0c:	eb0a 0405 	add.w	r4, sl, r5
 801aa10:	f8cd c7d4 	str.w	ip, [sp, #2004]	; 0x7d4
 801aa14:	9314      	str	r3, [sp, #80]	; 0x50
 801aa16:	f50a 6c60 	add.w	ip, sl, #3584	; 0xe00
 801aa1a:	f8dd 3908 	ldr.w	r3, [sp, #2312]	; 0x908
 801aa1e:	f241 2570 	movw	r5, #4720	; 0x1270
 801aa22:	f8cd 488c 	str.w	r4, [sp, #2188]	; 0x88c
 801aa26:	eb0a 0406 	add.w	r4, sl, r6
 801aa2a:	189a      	adds	r2, r3, r2
 801aa2c:	f241 13a4 	movw	r3, #4516	; 0x11a4
 801aa30:	f8cd c7d8 	str.w	ip, [sp, #2008]	; 0x7d8
 801aa34:	f50a 6c70 	add.w	ip, sl, #3840	; 0xf00
 801aa38:	eb0a 0603 	add.w	r6, sl, r3
 801aa3c:	f241 13a8 	movw	r3, #4520	; 0x11a8
 801aa40:	f8cd c7dc 	str.w	ip, [sp, #2012]	; 0x7dc
 801aa44:	f8cd 674c 	str.w	r6, [sp, #1868]	; 0x74c
 801aa48:	eb0a 0603 	add.w	r6, sl, r3
 801aa4c:	f241 13ac 	movw	r3, #4524	; 0x11ac
 801aa50:	92fd      	str	r2, [sp, #1012]	; 0x3f4
 801aa52:	f8cd 1880 	str.w	r1, [sp, #2176]	; 0x880
 801aa56:	f241 225c 	movw	r2, #4700	; 0x125c
 801aa5a:	eb0a 0c03 	add.w	ip, sl, r3
 801aa5e:	f241 13b0 	movw	r3, #4528	; 0x11b0
 801aa62:	f8cd 0884 	str.w	r0, [sp, #2180]	; 0x884
 801aa66:	f241 2164 	movw	r1, #4708	; 0x1264
 801aa6a:	f8cd c754 	str.w	ip, [sp, #1876]	; 0x754
 801aa6e:	eb0a 0c03 	add.w	ip, sl, r3
 801aa72:	f241 13b4 	movw	r3, #4532	; 0x11b4
 801aa76:	f8cd 4890 	str.w	r4, [sp, #2192]	; 0x890
 801aa7a:	f8cd c758 	str.w	ip, [sp, #1880]	; 0x758
 801aa7e:	f241 246c 	movw	r4, #4716	; 0x126c
 801aa82:	eb0a 0c03 	add.w	ip, sl, r3
 801aa86:	f241 13b8 	movw	r3, #4536	; 0x11b8
 801aa8a:	f8cd 6750 	str.w	r6, [sp, #1872]	; 0x750
 801aa8e:	4454      	add	r4, sl
 801aa90:	f8cd c75c 	str.w	ip, [sp, #1884]	; 0x75c
 801aa94:	eb0a 0c03 	add.w	ip, sl, r3
 801aa98:	f241 13bc 	movw	r3, #4540	; 0x11bc
 801aa9c:	f241 2068 	movw	r0, #4712	; 0x1268
 801aaa0:	f8cd c760 	str.w	ip, [sp, #1888]	; 0x760
 801aaa4:	f241 2674 	movw	r6, #4724	; 0x1274
 801aaa8:	eb0a 0c03 	add.w	ip, sl, r3
 801aaac:	f241 13c4 	movw	r3, #4548	; 0x11c4
 801aab0:	4452      	add	r2, sl
 801aab2:	4451      	add	r1, sl
 801aab4:	f8cd c764 	str.w	ip, [sp, #1892]	; 0x764
 801aab8:	eb0a 0c03 	add.w	ip, sl, r3
 801aabc:	f241 13c8 	movw	r3, #4552	; 0x11c8
 801aac0:	4450      	add	r0, sl
 801aac2:	f8cd c768 	str.w	ip, [sp, #1896]	; 0x768
 801aac6:	eb0a 0c03 	add.w	ip, sl, r3
 801aaca:	f241 13cc 	movw	r3, #4556	; 0x11cc
 801aace:	f8cd c76c 	str.w	ip, [sp, #1900]	; 0x76c
 801aad2:	eb0a 0c03 	add.w	ip, sl, r3
    const float* input = input_data;
 801aad6:	f8dd 390c 	ldr.w	r3, [sp, #2316]	; 0x90c
 801aada:	f8cd c770 	str.w	ip, [sp, #1904]	; 0x770
 801aade:	9312      	str	r3, [sp, #72]	; 0x48
 801aae0:	f241 13d0 	movw	r3, #4560	; 0x11d0
 801aae4:	eb0a 0c03 	add.w	ip, sl, r3
 801aae8:	f241 13d4 	movw	r3, #4564	; 0x11d4
 801aaec:	f8cd c774 	str.w	ip, [sp, #1908]	; 0x774
 801aaf0:	eb0a 0c03 	add.w	ip, sl, r3
 801aaf4:	f241 13d8 	movw	r3, #4568	; 0x11d8
 801aaf8:	f8cd c778 	str.w	ip, [sp, #1912]	; 0x778
 801aafc:	eb0a 0c03 	add.w	ip, sl, r3
 801ab00:	f241 13dc 	movw	r3, #4572	; 0x11dc
 801ab04:	f8cd c77c 	str.w	ip, [sp, #1916]	; 0x77c
 801ab08:	eb0a 0c03 	add.w	ip, sl, r3
 801ab0c:	f241 13e4 	movw	r3, #4580	; 0x11e4
 801ab10:	f8cd c780 	str.w	ip, [sp, #1920]	; 0x780
 801ab14:	eb0a 0c03 	add.w	ip, sl, r3
 801ab18:	f241 13e8 	movw	r3, #4584	; 0x11e8
 801ab1c:	f8cd c784 	str.w	ip, [sp, #1924]	; 0x784
 801ab20:	eb0a 0c03 	add.w	ip, sl, r3
 801ab24:	f241 13ec 	movw	r3, #4588	; 0x11ec
 801ab28:	f8cd c788 	str.w	ip, [sp, #1928]	; 0x788
 801ab2c:	f50a 5c81 	add.w	ip, sl, #4128	; 0x1020
 801ab30:	f8cd c830 	str.w	ip, [sp, #2096]	; 0x830
 801ab34:	eb0a 0c03 	add.w	ip, sl, r3
 801ab38:	f241 13f0 	movw	r3, #4592	; 0x11f0
 801ab3c:	f8cd c78c 	str.w	ip, [sp, #1932]	; 0x78c
 801ab40:	eb0a 0c03 	add.w	ip, sl, r3
 801ab44:	f241 13f4 	movw	r3, #4596	; 0x11f4
 801ab48:	f8cd 47fc 	str.w	r4, [sp, #2044]	; 0x7fc
 801ab4c:	eb0a 0405 	add.w	r4, sl, r5
 801ab50:	f8cd c790 	str.w	ip, [sp, #1936]	; 0x790
 801ab54:	eb0a 0c03 	add.w	ip, sl, r3
 801ab58:	f241 13f8 	movw	r3, #4600	; 0x11f8
 801ab5c:	f8cd 27ec 	str.w	r2, [sp, #2028]	; 0x7ec
 801ab60:	f8cd c794 	str.w	ip, [sp, #1940]	; 0x794
 801ab64:	f241 3238 	movw	r2, #4920	; 0x1338
 801ab68:	eb0a 0c03 	add.w	ip, sl, r3
 801ab6c:	f241 13fc 	movw	r3, #4604	; 0x11fc
 801ab70:	f8cd 17f4 	str.w	r1, [sp, #2036]	; 0x7f4
 801ab74:	4452      	add	r2, sl
 801ab76:	f8cd c798 	str.w	ip, [sp, #1944]	; 0x798
 801ab7a:	eb0a 0c03 	add.w	ip, sl, r3
 801ab7e:	f241 2304 	movw	r3, #4612	; 0x1204
 801ab82:	f8cd 07f8 	str.w	r0, [sp, #2040]	; 0x7f8
 801ab86:	f8cd c79c 	str.w	ip, [sp, #1948]	; 0x79c
 801ab8a:	f241 313c 	movw	r1, #4924	; 0x133c
 801ab8e:	eb0a 0c03 	add.w	ip, sl, r3
 801ab92:	f241 2308 	movw	r3, #4616	; 0x1208
 801ab96:	f241 3044 	movw	r0, #4932	; 0x1344
 801ab9a:	f241 3550 	movw	r5, #4944	; 0x1350
 801ab9e:	f8cd c7a0 	str.w	ip, [sp, #1952]	; 0x7a0
 801aba2:	eb0a 0c03 	add.w	ip, sl, r3
 801aba6:	f241 230c 	movw	r3, #4620	; 0x120c
 801abaa:	f8cd c7a4 	str.w	ip, [sp, #1956]	; 0x7a4
 801abae:	f50a 5c82 	add.w	ip, sl, #4160	; 0x1040
 801abb2:	f8cd c844 	str.w	ip, [sp, #2116]	; 0x844
 801abb6:	eb0a 0c03 	add.w	ip, sl, r3
 801abba:	f241 2310 	movw	r3, #4624	; 0x1210
 801abbe:	f8cd c470 	str.w	ip, [sp, #1136]	; 0x470
 801abc2:	eb0a 0c03 	add.w	ip, sl, r3
 801abc6:	f241 2314 	movw	r3, #4628	; 0x1214
 801abca:	f8cd c474 	str.w	ip, [sp, #1140]	; 0x474
 801abce:	eb0a 0c03 	add.w	ip, sl, r3
 801abd2:	f241 2318 	movw	r3, #4632	; 0x1218
 801abd6:	f8cd c478 	str.w	ip, [sp, #1144]	; 0x478
 801abda:	eb0a 0c03 	add.w	ip, sl, r3
 801abde:	f241 231c 	movw	r3, #4636	; 0x121c
 801abe2:	f8cd c47c 	str.w	ip, [sp, #1148]	; 0x47c
 801abe6:	eb0a 0c03 	add.w	ip, sl, r3
 801abea:	f241 2324 	movw	r3, #4644	; 0x1224
 801abee:	f8cd c480 	str.w	ip, [sp, #1152]	; 0x480
 801abf2:	eb0a 0c03 	add.w	ip, sl, r3
 801abf6:	f241 2328 	movw	r3, #4648	; 0x1228
 801abfa:	f8cd c484 	str.w	ip, [sp, #1156]	; 0x484
 801abfe:	eb0a 0c03 	add.w	ip, sl, r3
 801ac02:	f241 232c 	movw	r3, #4652	; 0x122c
 801ac06:	f8cd c488 	str.w	ip, [sp, #1160]	; 0x488
 801ac0a:	f50a 5c83 	add.w	ip, sl, #4192	; 0x1060
 801ac0e:	f8cd c84c 	str.w	ip, [sp, #2124]	; 0x84c
 801ac12:	eb0a 0c03 	add.w	ip, sl, r3
 801ac16:	f241 2330 	movw	r3, #4656	; 0x1230
 801ac1a:	f8cd c48c 	str.w	ip, [sp, #1164]	; 0x48c
 801ac1e:	eb0a 0c03 	add.w	ip, sl, r3
 801ac22:	f241 2334 	movw	r3, #4660	; 0x1234
 801ac26:	f8cd c490 	str.w	ip, [sp, #1168]	; 0x490
 801ac2a:	eb0a 0c03 	add.w	ip, sl, r3
 801ac2e:	f241 2338 	movw	r3, #4664	; 0x1238
 801ac32:	f8cd c494 	str.w	ip, [sp, #1172]	; 0x494
 801ac36:	eb0a 0c03 	add.w	ip, sl, r3
 801ac3a:	f241 233c 	movw	r3, #4668	; 0x123c
 801ac3e:	f8cd c498 	str.w	ip, [sp, #1176]	; 0x498
 801ac42:	eb0a 0c03 	add.w	ip, sl, r3
 801ac46:	f241 2344 	movw	r3, #4676	; 0x1244
 801ac4a:	f8cd c49c 	str.w	ip, [sp, #1180]	; 0x49c
 801ac4e:	eb0a 0c03 	add.w	ip, sl, r3
 801ac52:	f241 2348 	movw	r3, #4680	; 0x1248
 801ac56:	f8cd c4a0 	str.w	ip, [sp, #1184]	; 0x4a0
 801ac5a:	eb0a 0c03 	add.w	ip, sl, r3
 801ac5e:	f241 234c 	movw	r3, #4684	; 0x124c
 801ac62:	f8cd c4a4 	str.w	ip, [sp, #1188]	; 0x4a4
 801ac66:	f50a 5c84 	add.w	ip, sl, #4224	; 0x1080
 801ac6a:	f8cd c854 	str.w	ip, [sp, #2132]	; 0x854
 801ac6e:	eb0a 0c03 	add.w	ip, sl, r3
 801ac72:	f241 2350 	movw	r3, #4688	; 0x1250
 801ac76:	f8cd c4a8 	str.w	ip, [sp, #1192]	; 0x4a8
 801ac7a:	eb0a 0c03 	add.w	ip, sl, r3
 801ac7e:	f241 2354 	movw	r3, #4692	; 0x1254
 801ac82:	f8cd c4ac 	str.w	ip, [sp, #1196]	; 0x4ac
 801ac86:	eb0a 0c03 	add.w	ip, sl, r3
 801ac8a:	f241 2358 	movw	r3, #4696	; 0x1258
 801ac8e:	f8cd c4b0 	str.w	ip, [sp, #1200]	; 0x4b0
 801ac92:	eb0a 0c03 	add.w	ip, sl, r3
 801ac96:	f241 2378 	movw	r3, #4728	; 0x1278
 801ac9a:	f8cd c4b4 	str.w	ip, [sp, #1204]	; 0x4b4
 801ac9e:	f50a 5c85 	add.w	ip, sl, #4256	; 0x10a0
 801aca2:	f8cd c85c 	str.w	ip, [sp, #2140]	; 0x85c
 801aca6:	f8cd 4800 	str.w	r4, [sp, #2048]	; 0x800
 801acaa:	eb0a 0406 	add.w	r4, sl, r6
 801acae:	eb0a 0603 	add.w	r6, sl, r3
 801acb2:	f241 237c 	movw	r3, #4732	; 0x127c
 801acb6:	f8cd 4804 	str.w	r4, [sp, #2052]	; 0x804
 801acba:	f241 344c 	movw	r4, #4940	; 0x134c
 801acbe:	f8cd 64b8 	str.w	r6, [sp, #1208]	; 0x4b8
 801acc2:	eb0a 0603 	add.w	r6, sl, r3
 801acc6:	f241 2384 	movw	r3, #4740	; 0x1284
 801acca:	f8cd 64bc 	str.w	r6, [sp, #1212]	; 0x4bc
 801acce:	f241 3654 	movw	r6, #4948	; 0x1354
 801acd2:	eb0a 0c03 	add.w	ip, sl, r3
 801acd6:	f241 2388 	movw	r3, #4744	; 0x1288
 801acda:	f8cd c4c0 	str.w	ip, [sp, #1216]	; 0x4c0
 801acde:	eb0a 0c03 	add.w	ip, sl, r3
 801ace2:	f241 238c 	movw	r3, #4748	; 0x128c
 801ace6:	f8cd c4c4 	str.w	ip, [sp, #1220]	; 0x4c4
 801acea:	f50a 5c86 	add.w	ip, sl, #4288	; 0x10c0
 801acee:	f8cd c864 	str.w	ip, [sp, #2148]	; 0x864
 801acf2:	eb0a 0c03 	add.w	ip, sl, r3
 801acf6:	f241 2390 	movw	r3, #4752	; 0x1290
 801acfa:	f8cd c4c8 	str.w	ip, [sp, #1224]	; 0x4c8
 801acfe:	eb0a 0c03 	add.w	ip, sl, r3
 801ad02:	f241 2394 	movw	r3, #4756	; 0x1294
 801ad06:	f8cd c4cc 	str.w	ip, [sp, #1228]	; 0x4cc
 801ad0a:	eb0a 0c03 	add.w	ip, sl, r3
 801ad0e:	f241 2398 	movw	r3, #4760	; 0x1298
 801ad12:	f8cd c4d0 	str.w	ip, [sp, #1232]	; 0x4d0
 801ad16:	eb0a 0c03 	add.w	ip, sl, r3
 801ad1a:	f241 239c 	movw	r3, #4764	; 0x129c
 801ad1e:	f8cd c4d4 	str.w	ip, [sp, #1236]	; 0x4d4
 801ad22:	eb0a 0c03 	add.w	ip, sl, r3
 801ad26:	f241 23a4 	movw	r3, #4772	; 0x12a4
 801ad2a:	f8cd c4d8 	str.w	ip, [sp, #1240]	; 0x4d8
 801ad2e:	eb0a 0c03 	add.w	ip, sl, r3
 801ad32:	f241 23a8 	movw	r3, #4776	; 0x12a8
 801ad36:	f8cd c4dc 	str.w	ip, [sp, #1244]	; 0x4dc
 801ad3a:	eb0a 0c03 	add.w	ip, sl, r3
 801ad3e:	f241 23ac 	movw	r3, #4780	; 0x12ac
 801ad42:	f8cd c4e0 	str.w	ip, [sp, #1248]	; 0x4e0
 801ad46:	f50a 5c87 	add.w	ip, sl, #4320	; 0x10e0
 801ad4a:	f8cd c868 	str.w	ip, [sp, #2152]	; 0x868
 801ad4e:	eb0a 0c03 	add.w	ip, sl, r3
 801ad52:	f241 23b0 	movw	r3, #4784	; 0x12b0
 801ad56:	f8cd c4e4 	str.w	ip, [sp, #1252]	; 0x4e4
 801ad5a:	eb0a 0c03 	add.w	ip, sl, r3
 801ad5e:	f241 23b4 	movw	r3, #4788	; 0x12b4
 801ad62:	f8cd c4e8 	str.w	ip, [sp, #1256]	; 0x4e8
 801ad66:	eb0a 0c03 	add.w	ip, sl, r3
 801ad6a:	f241 23b8 	movw	r3, #4792	; 0x12b8
 801ad6e:	f8cd c4ec 	str.w	ip, [sp, #1260]	; 0x4ec
 801ad72:	eb0a 0c03 	add.w	ip, sl, r3
 801ad76:	f241 23bc 	movw	r3, #4796	; 0x12bc
 801ad7a:	f8cd c4f0 	str.w	ip, [sp, #1264]	; 0x4f0
 801ad7e:	eb0a 0c03 	add.w	ip, sl, r3
 801ad82:	f241 23c4 	movw	r3, #4804	; 0x12c4
 801ad86:	f8cd c4f4 	str.w	ip, [sp, #1268]	; 0x4f4
 801ad8a:	eb0a 0c03 	add.w	ip, sl, r3
 801ad8e:	f241 23c8 	movw	r3, #4808	; 0x12c8
 801ad92:	f8cd c4f8 	str.w	ip, [sp, #1272]	; 0x4f8
 801ad96:	eb0a 0c03 	add.w	ip, sl, r3
 801ad9a:	f241 23cc 	movw	r3, #4812	; 0x12cc
 801ad9e:	f8cd c4fc 	str.w	ip, [sp, #1276]	; 0x4fc
 801ada2:	eb0a 0c03 	add.w	ip, sl, r3
 801ada6:	f241 23d0 	movw	r3, #4816	; 0x12d0
 801adaa:	f8cd c500 	str.w	ip, [sp, #1280]	; 0x500
 801adae:	eb0a 0c03 	add.w	ip, sl, r3
 801adb2:	f241 23d4 	movw	r3, #4820	; 0x12d4
 801adb6:	f8cd c504 	str.w	ip, [sp, #1284]	; 0x504
 801adba:	eb0a 0c03 	add.w	ip, sl, r3
 801adbe:	f241 23d8 	movw	r3, #4824	; 0x12d8
 801adc2:	f8cd c508 	str.w	ip, [sp, #1288]	; 0x508
 801adc6:	eb0a 0c03 	add.w	ip, sl, r3
 801adca:	f241 23dc 	movw	r3, #4828	; 0x12dc
 801adce:	f8cd c50c 	str.w	ip, [sp, #1292]	; 0x50c
 801add2:	eb0a 0c03 	add.w	ip, sl, r3
 801add6:	f241 23e4 	movw	r3, #4836	; 0x12e4
 801adda:	f8cd c510 	str.w	ip, [sp, #1296]	; 0x510
 801adde:	eb0a 0c03 	add.w	ip, sl, r3
 801ade2:	f241 23e8 	movw	r3, #4840	; 0x12e8
 801ade6:	f8cd c514 	str.w	ip, [sp, #1300]	; 0x514
 801adea:	eb0a 0c03 	add.w	ip, sl, r3
 801adee:	f241 23ec 	movw	r3, #4844	; 0x12ec
 801adf2:	f8cd c518 	str.w	ip, [sp, #1304]	; 0x518
 801adf6:	f50a 5c89 	add.w	ip, sl, #4384	; 0x1120
 801adfa:	f8cd c870 	str.w	ip, [sp, #2160]	; 0x870
 801adfe:	eb0a 0c03 	add.w	ip, sl, r3
 801ae02:	f241 23f0 	movw	r3, #4848	; 0x12f0
 801ae06:	f8cd c51c 	str.w	ip, [sp, #1308]	; 0x51c
 801ae0a:	eb0a 0c03 	add.w	ip, sl, r3
 801ae0e:	f241 23f4 	movw	r3, #4852	; 0x12f4
 801ae12:	f8cd c520 	str.w	ip, [sp, #1312]	; 0x520
 801ae16:	eb0a 0c03 	add.w	ip, sl, r3
 801ae1a:	f241 23f8 	movw	r3, #4856	; 0x12f8
 801ae1e:	f8cd c524 	str.w	ip, [sp, #1316]	; 0x524
 801ae22:	eb0a 0c03 	add.w	ip, sl, r3
 801ae26:	f241 23fc 	movw	r3, #4860	; 0x12fc
 801ae2a:	f8cd c528 	str.w	ip, [sp, #1320]	; 0x528
 801ae2e:	eb0a 0c03 	add.w	ip, sl, r3
 801ae32:	f241 3304 	movw	r3, #4868	; 0x1304
 801ae36:	f8cd 2820 	str.w	r2, [sp, #2080]	; 0x820
 801ae3a:	f8cd c52c 	str.w	ip, [sp, #1324]	; 0x52c
 801ae3e:	eb0a 0201 	add.w	r2, sl, r1
 801ae42:	eb0a 0c03 	add.w	ip, sl, r3
 801ae46:	f241 3308 	movw	r3, #4872	; 0x1308
 801ae4a:	f8cd 2824 	str.w	r2, [sp, #2084]	; 0x824
 801ae4e:	eb0a 0200 	add.w	r2, sl, r0
 801ae52:	f8cd c530 	str.w	ip, [sp, #1328]	; 0x530
 801ae56:	eb0a 0c03 	add.w	ip, sl, r3
 801ae5a:	f241 330c 	movw	r3, #4876	; 0x130c
 801ae5e:	f8cd 282c 	str.w	r2, [sp, #2092]	; 0x82c
 801ae62:	f8cd c534 	str.w	ip, [sp, #1332]	; 0x534
 801ae66:	f50a 5c8a 	add.w	ip, sl, #4416	; 0x1140
 801ae6a:	f8cd c874 	str.w	ip, [sp, #2164]	; 0x874
 801ae6e:	eb0a 0c03 	add.w	ip, sl, r3
 801ae72:	f241 3310 	movw	r3, #4880	; 0x1310
 801ae76:	f8cd c538 	str.w	ip, [sp, #1336]	; 0x538
 801ae7a:	eb0a 0c03 	add.w	ip, sl, r3
 801ae7e:	f241 3314 	movw	r3, #4884	; 0x1314
 801ae82:	f8cd c53c 	str.w	ip, [sp, #1340]	; 0x53c
 801ae86:	eb0a 0c03 	add.w	ip, sl, r3
 801ae8a:	f241 3318 	movw	r3, #4888	; 0x1318
 801ae8e:	f8cd c540 	str.w	ip, [sp, #1344]	; 0x540
 801ae92:	eb0a 0c03 	add.w	ip, sl, r3
 801ae96:	f241 331c 	movw	r3, #4892	; 0x131c
 801ae9a:	f8cd c544 	str.w	ip, [sp, #1348]	; 0x544
 801ae9e:	eb0a 0c03 	add.w	ip, sl, r3
 801aea2:	f241 3324 	movw	r3, #4900	; 0x1324
 801aea6:	f8cd c548 	str.w	ip, [sp, #1352]	; 0x548
 801aeaa:	eb0a 0c03 	add.w	ip, sl, r3
 801aeae:	f241 3328 	movw	r3, #4904	; 0x1328
 801aeb2:	f8cd c54c 	str.w	ip, [sp, #1356]	; 0x54c
 801aeb6:	eb0a 0c03 	add.w	ip, sl, r3
 801aeba:	f241 332c 	movw	r3, #4908	; 0x132c
 801aebe:	f8cd c550 	str.w	ip, [sp, #1360]	; 0x550
 801aec2:	f50a 5c8b 	add.w	ip, sl, #4448	; 0x1160
 801aec6:	f8cd c878 	str.w	ip, [sp, #2168]	; 0x878
 801aeca:	eb0a 0c03 	add.w	ip, sl, r3
 801aece:	f241 3330 	movw	r3, #4912	; 0x1330
 801aed2:	f8cd c554 	str.w	ip, [sp, #1364]	; 0x554
 801aed6:	eb0a 0c03 	add.w	ip, sl, r3
 801aeda:	f241 3334 	movw	r3, #4916	; 0x1334
 801aede:	f8cd c55c 	str.w	ip, [sp, #1372]	; 0x55c
 801aee2:	eb0a 0c03 	add.w	ip, sl, r3
 801aee6:	f241 3348 	movw	r3, #4936	; 0x1348
 801aeea:	f8cd c564 	str.w	ip, [sp, #1380]	; 0x564
 801aeee:	eb0a 0203 	add.w	r2, sl, r3
 801aef2:	f241 3358 	movw	r3, #4952	; 0x1358
 801aef6:	f8cd 2578 	str.w	r2, [sp, #1400]	; 0x578
 801aefa:	f50a 528c 	add.w	r2, sl, #4480	; 0x1180
 801aefe:	f8cd 287c 	str.w	r2, [sp, #2172]	; 0x87c
 801af02:	eb0a 0204 	add.w	r2, sl, r4
 801af06:	f8cd 2834 	str.w	r2, [sp, #2100]	; 0x834
 801af0a:	eb0a 0205 	add.w	r2, sl, r5
 801af0e:	f8cd 2838 	str.w	r2, [sp, #2104]	; 0x838
 801af12:	eb0a 0206 	add.w	r2, sl, r6
 801af16:	f8cd 283c 	str.w	r2, [sp, #2108]	; 0x83c
 801af1a:	eb0a 0203 	add.w	r2, sl, r3
 801af1e:	f241 335c 	movw	r3, #4956	; 0x135c
 801af22:	f8cd 258c 	str.w	r2, [sp, #1420]	; 0x58c
 801af26:	eb0a 0203 	add.w	r2, sl, r3
 801af2a:	f241 3364 	movw	r3, #4964	; 0x1364
 801af2e:	f8cd 2594 	str.w	r2, [sp, #1428]	; 0x594
 801af32:	eb0a 0203 	add.w	r2, sl, r3
 801af36:	f241 3368 	movw	r3, #4968	; 0x1368
 801af3a:	f8cd 25a0 	str.w	r2, [sp, #1440]	; 0x5a0
 801af3e:	eb0a 0203 	add.w	r2, sl, r3
 801af42:	f241 336c 	movw	r3, #4972	; 0x136c
 801af46:	f8cd 25a4 	str.w	r2, [sp, #1444]	; 0x5a4
 801af4a:	f50a 528d 	add.w	r2, sl, #4512	; 0x11a0
 801af4e:	f8cd 2894 	str.w	r2, [sp, #2196]	; 0x894
 801af52:	eb0a 0203 	add.w	r2, sl, r3
 801af56:	f241 3370 	movw	r3, #4976	; 0x1370
 801af5a:	f8cd 25ac 	str.w	r2, [sp, #1452]	; 0x5ac
 801af5e:	eb0a 0203 	add.w	r2, sl, r3
 801af62:	f241 3374 	movw	r3, #4980	; 0x1374
 801af66:	f8cd 25b4 	str.w	r2, [sp, #1460]	; 0x5b4
 801af6a:	eb0a 0203 	add.w	r2, sl, r3
 801af6e:	f241 3378 	movw	r3, #4984	; 0x1378
 801af72:	f8cd 25bc 	str.w	r2, [sp, #1468]	; 0x5bc
 801af76:	eb0a 0203 	add.w	r2, sl, r3
 801af7a:	f241 337c 	movw	r3, #4988	; 0x137c
 801af7e:	f8cd 25c4 	str.w	r2, [sp, #1476]	; 0x5c4
 801af82:	eb0a 0203 	add.w	r2, sl, r3
 801af86:	f241 3384 	movw	r3, #4996	; 0x1384
 801af8a:	f8cd 25cc 	str.w	r2, [sp, #1484]	; 0x5cc
 801af8e:	eb0a 0203 	add.w	r2, sl, r3
 801af92:	f241 3388 	movw	r3, #5000	; 0x1388
 801af96:	f8cd 25d8 	str.w	r2, [sp, #1496]	; 0x5d8
 801af9a:	eb0a 0203 	add.w	r2, sl, r3
 801af9e:	f241 338c 	movw	r3, #5004	; 0x138c
 801afa2:	f8cd 25dc 	str.w	r2, [sp, #1500]	; 0x5dc
 801afa6:	f50a 528e 	add.w	r2, sl, #4544	; 0x11c0
 801afaa:	f8cd 2898 	str.w	r2, [sp, #2200]	; 0x898
 801afae:	eb0a 0203 	add.w	r2, sl, r3
 801afb2:	f241 3390 	movw	r3, #5008	; 0x1390
 801afb6:	f8cd 25e4 	str.w	r2, [sp, #1508]	; 0x5e4
 801afba:	eb0a 0203 	add.w	r2, sl, r3
 801afbe:	f241 3394 	movw	r3, #5012	; 0x1394
 801afc2:	f8cd 25ec 	str.w	r2, [sp, #1516]	; 0x5ec
 801afc6:	eb0a 0203 	add.w	r2, sl, r3
 801afca:	f241 3398 	movw	r3, #5016	; 0x1398
 801afce:	f8cd 25f4 	str.w	r2, [sp, #1524]	; 0x5f4
 801afd2:	eb0a 0203 	add.w	r2, sl, r3
 801afd6:	f241 339c 	movw	r3, #5020	; 0x139c
 801afda:	f8cd 25fc 	str.w	r2, [sp, #1532]	; 0x5fc
 801afde:	eb0a 0203 	add.w	r2, sl, r3
 801afe2:	f241 33a4 	movw	r3, #5028	; 0x13a4
 801afe6:	f8cd 2604 	str.w	r2, [sp, #1540]	; 0x604
 801afea:	eb0a 0203 	add.w	r2, sl, r3
 801afee:	f241 33a8 	movw	r3, #5032	; 0x13a8
 801aff2:	f8cd 2610 	str.w	r2, [sp, #1552]	; 0x610
 801aff6:	eb0a 0203 	add.w	r2, sl, r3
 801affa:	f241 33ac 	movw	r3, #5036	; 0x13ac
 801affe:	f8cd 2614 	str.w	r2, [sp, #1556]	; 0x614
 801b002:	f50a 528f 	add.w	r2, sl, #4576	; 0x11e0
 801b006:	f8cd 289c 	str.w	r2, [sp, #2204]	; 0x89c
 801b00a:	eb0a 0203 	add.w	r2, sl, r3
 801b00e:	f241 33b0 	movw	r3, #5040	; 0x13b0
 801b012:	f8cd 261c 	str.w	r2, [sp, #1564]	; 0x61c
 801b016:	eb0a 0203 	add.w	r2, sl, r3
 801b01a:	f241 33b4 	movw	r3, #5044	; 0x13b4
 801b01e:	f8cd 2624 	str.w	r2, [sp, #1572]	; 0x624
 801b022:	eb0a 0203 	add.w	r2, sl, r3
 801b026:	f241 33b8 	movw	r3, #5048	; 0x13b8
 801b02a:	f8cd 262c 	str.w	r2, [sp, #1580]	; 0x62c
 801b02e:	eb0a 0203 	add.w	r2, sl, r3
 801b032:	f241 33bc 	movw	r3, #5052	; 0x13bc
 801b036:	f8cd 2634 	str.w	r2, [sp, #1588]	; 0x634
 801b03a:	eb0a 0203 	add.w	r2, sl, r3
 801b03e:	f241 33c4 	movw	r3, #5060	; 0x13c4
 801b042:	f8cd 263c 	str.w	r2, [sp, #1596]	; 0x63c
 801b046:	eb0a 0203 	add.w	r2, sl, r3
 801b04a:	f241 33c8 	movw	r3, #5064	; 0x13c8
 801b04e:	f8cd 2648 	str.w	r2, [sp, #1608]	; 0x648
 801b052:	eb0a 0203 	add.w	r2, sl, r3
 801b056:	f241 33cc 	movw	r3, #5068	; 0x13cc
 801b05a:	f8cd 264c 	str.w	r2, [sp, #1612]	; 0x64c
 801b05e:	eb0a 0203 	add.w	r2, sl, r3
 801b062:	f241 33d0 	movw	r3, #5072	; 0x13d0
 801b066:	f8cd 2654 	str.w	r2, [sp, #1620]	; 0x654
 801b06a:	eb0a 0203 	add.w	r2, sl, r3
 801b06e:	f241 33d4 	movw	r3, #5076	; 0x13d4
 801b072:	f8cd 265c 	str.w	r2, [sp, #1628]	; 0x65c
 801b076:	eb0a 0203 	add.w	r2, sl, r3
 801b07a:	f241 33d8 	movw	r3, #5080	; 0x13d8
 801b07e:	f8cd 2664 	str.w	r2, [sp, #1636]	; 0x664
 801b082:	eb0a 0203 	add.w	r2, sl, r3
 801b086:	f241 33dc 	movw	r3, #5084	; 0x13dc
 801b08a:	f8cd 266c 	str.w	r2, [sp, #1644]	; 0x66c
 801b08e:	eb0a 0203 	add.w	r2, sl, r3
 801b092:	f241 33e4 	movw	r3, #5092	; 0x13e4
 801b096:	f8cd 2674 	str.w	r2, [sp, #1652]	; 0x674
 801b09a:	eb0a 0203 	add.w	r2, sl, r3
 801b09e:	f241 33e8 	movw	r3, #5096	; 0x13e8
 801b0a2:	f8cd 2680 	str.w	r2, [sp, #1664]	; 0x680
 801b0a6:	eb0a 0203 	add.w	r2, sl, r3
 801b0aa:	f241 33ec 	movw	r3, #5100	; 0x13ec
 801b0ae:	f8cd 2684 	str.w	r2, [sp, #1668]	; 0x684
 801b0b2:	f50a 5291 	add.w	r2, sl, #4640	; 0x1220
 801b0b6:	f8cd 27e4 	str.w	r2, [sp, #2020]	; 0x7e4
 801b0ba:	eb0a 0203 	add.w	r2, sl, r3
 801b0be:	f241 33f0 	movw	r3, #5104	; 0x13f0
 801b0c2:	f8cd 268c 	str.w	r2, [sp, #1676]	; 0x68c
 801b0c6:	eb0a 0203 	add.w	r2, sl, r3
 801b0ca:	f241 33f4 	movw	r3, #5108	; 0x13f4
 801b0ce:	f8cd 2694 	str.w	r2, [sp, #1684]	; 0x694
 801b0d2:	eb0a 0203 	add.w	r2, sl, r3
 801b0d6:	f241 33f8 	movw	r3, #5112	; 0x13f8
 801b0da:	f8cd 269c 	str.w	r2, [sp, #1692]	; 0x69c
 801b0de:	eb0a 0203 	add.w	r2, sl, r3
 801b0e2:	f241 33fc 	movw	r3, #5116	; 0x13fc
 801b0e6:	4453      	add	r3, sl
 801b0e8:	f8cd 26a4 	str.w	r2, [sp, #1700]	; 0x6a4
 801b0ec:	f8cd 36ac 	str.w	r3, [sp, #1708]	; 0x6ac
 801b0f0:	f50a 5392 	add.w	r3, sl, #4672	; 0x1240
 801b0f4:	f8cd 37e8 	str.w	r3, [sp, #2024]	; 0x7e8
 801b0f8:	f50a 5393 	add.w	r3, sl, #4704	; 0x1260
 801b0fc:	f8cd 37f0 	str.w	r3, [sp, #2032]	; 0x7f0
 801b100:	f50a 5394 	add.w	r3, sl, #4736	; 0x1280
 801b104:	f8dd 88bc 	ldr.w	r8, [sp, #2236]	; 0x8bc
 801b108:	f8cd 3808 	str.w	r3, [sp, #2056]	; 0x808
 801b10c:	f50a 5395 	add.w	r3, sl, #4768	; 0x12a0
 801b110:	f8cd 78b4 	str.w	r7, [sp, #2228]	; 0x8b4
 801b114:	f8cd 380c 	str.w	r3, [sp, #2060]	; 0x80c
 801b118:	f50a 5396 	add.w	r3, sl, #4800	; 0x12c0
 801b11c:	f8cd 3810 	str.w	r3, [sp, #2064]	; 0x810
 801b120:	f50a 5397 	add.w	r3, sl, #4832	; 0x12e0
 801b124:	f8cd 3814 	str.w	r3, [sp, #2068]	; 0x814
 801b128:	f50a 5399 	add.w	r3, sl, #4896	; 0x1320
 801b12c:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
 801b130:	f50a 539a 	add.w	r3, sl, #4928	; 0x1340
 801b134:	f8cd 3828 	str.w	r3, [sp, #2088]	; 0x828
 801b138:	f50a 539b 	add.w	r3, sl, #4960	; 0x1360
 801b13c:	f8cd 3840 	str.w	r3, [sp, #2112]	; 0x840
 801b140:	f50a 539c 	add.w	r3, sl, #4992	; 0x1380
 801b144:	f8cd 3848 	str.w	r3, [sp, #2120]	; 0x848
 801b148:	f50a 539d 	add.w	r3, sl, #5024	; 0x13a0
 801b14c:	f8cd 3850 	str.w	r3, [sp, #2128]	; 0x850
 801b150:	f50a 539e 	add.w	r3, sl, #5056	; 0x13c0
 801b154:	f8cd 3858 	str.w	r3, [sp, #2136]	; 0x858
 801b158:	f50a 539f 	add.w	r3, sl, #5088	; 0x13e0
 801b15c:	f8cd 3860 	str.w	r3, [sp, #2144]	; 0x860
 801b160:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801b162:	461a      	mov	r2, r3
 801b164:	3208      	adds	r2, #8
 801b166:	9206      	str	r2, [sp, #24]
 801b168:	461a      	mov	r2, r3
 801b16a:	3310      	adds	r3, #16
 801b16c:	320c      	adds	r2, #12
 801b16e:	f8cd 3464 	str.w	r3, [sp, #1124]	; 0x464
      for (i = 0; i < input_height; i++) {
 801b172:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801b174:	2b00      	cmp	r3, #0
 801b176:	d045      	beq.n	801b204 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x114c>
 801b178:	f1b8 0f00 	cmp.w	r8, #0
 801b17c:	d042      	beq.n	801b204 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x114c>
 801b17e:	2300      	movs	r3, #0
 801b180:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801b184:	f8cd aa90 	str.w	sl, [sp, #2704]	; 0xa90
 801b188:	4692      	mov	sl, r2
      two_column_buffer_0 = &im2col_data[DIM_KER_X * DIM_KER_Y * 16];
 801b18a:	f8dd e3e0 	ldr.w	lr, [sp, #992]	; 0x3e0
      for (i = 0; i < input_height; i++) {
 801b18e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 801b192:	9906      	ldr	r1, [sp, #24]
 801b194:	9307      	str	r3, [sp, #28]
 801b196:	f109 0404 	add.w	r4, r9, #4
 801b19a:	f50e 7c40 	add.w	ip, lr, #768	; 0x300
 801b19e:	f50e 7700 	add.w	r7, lr, #512	; 0x200
 801b1a2:	f50e 7680 	add.w	r6, lr, #256	; 0x100
    const float* input = input_data;
 801b1a6:	4650      	mov	r0, sl
 801b1a8:	464a      	mov	r2, r9
 801b1aa:	4675      	mov	r5, lr
        for (j = 0; j < input_width; j++) {
 801b1ac:	2300      	movs	r3, #0
          *two_column_buffer_0++ = *src_0;
 801b1ae:	edd2 7a00 	vldr	s15, [r2]
        for (j = 0; j < input_width; j++) {
 801b1b2:	3301      	adds	r3, #1
          src_0 += input_depth;
 801b1b4:	445a      	add	r2, fp
          *two_column_buffer_0++ = *src_0;
 801b1b6:	ece5 7a01 	vstmia	r5!, {s15}
        for (j = 0; j < input_width; j++) {
 801b1ba:	4543      	cmp	r3, r8
          *two_column_buffer_1++ = *src_1;
 801b1bc:	edd4 7a00 	vldr	s15, [r4]
          src_1 += input_depth;
 801b1c0:	445c      	add	r4, fp
          *two_column_buffer_1++ = *src_1;
 801b1c2:	ece6 7a01 	vstmia	r6!, {s15}
          *two_column_buffer_2++ = *src_2;
 801b1c6:	edd1 7a00 	vldr	s15, [r1]
          src_2 += input_depth;
 801b1ca:	4459      	add	r1, fp
          *two_column_buffer_2++ = *src_2;
 801b1cc:	ece7 7a01 	vstmia	r7!, {s15}
          *two_column_buffer_3++ = *src_3;
 801b1d0:	edd0 7a00 	vldr	s15, [r0]
          src_3 += input_depth;
 801b1d4:	4458      	add	r0, fp
          *two_column_buffer_3++ = *src_3;
 801b1d6:	ecec 7a01 	vstmia	ip!, {s15}
        for (j = 0; j < input_width; j++) {
 801b1da:	d1e8      	bne.n	801b1ae <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x10f6>
 801b1dc:	9906      	ldr	r1, [sp, #24]
 801b1de:	9a1e      	ldr	r2, [sp, #120]	; 0x78
      for (i = 0; i < input_height; i++) {
 801b1e0:	9b07      	ldr	r3, [sp, #28]
 801b1e2:	4608      	mov	r0, r1
 801b1e4:	4496      	add	lr, r2
 801b1e6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b1e8:	3301      	adds	r3, #1
 801b1ea:	4410      	add	r0, r2
 801b1ec:	4491      	add	r9, r2
 801b1ee:	4492      	add	sl, r2
 801b1f0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801b1f2:	9307      	str	r3, [sp, #28]
 801b1f4:	4601      	mov	r1, r0
 801b1f6:	4293      	cmp	r3, r2
 801b1f8:	9006      	str	r0, [sp, #24]
 801b1fa:	d1cc      	bne.n	801b196 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x10de>
 801b1fc:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 801b200:	f8dd aa90 	ldr.w	sl, [sp, #2704]	; 0xa90
      const float* input_3 = &im2col_data[DIM_KER_X * DIM_KER_Y * 19];

      const float* filter = im2col_data;

      // We assume bias_data as zeros.
      float sum_0[16] = {};
 801b204:	2240      	movs	r2, #64	; 0x40
 801b206:	2100      	movs	r1, #0
 801b208:	f50d 6011 	add.w	r0, sp, #2320	; 0x910
 801b20c:	f00d fdcb 	bl	8028da6 <memset>
      float sum_1[16] = {};
 801b210:	2240      	movs	r2, #64	; 0x40
 801b212:	2100      	movs	r1, #0
 801b214:	f50d 6015 	add.w	r0, sp, #2384	; 0x950
 801b218:	f00d fdc5 	bl	8028da6 <memset>
      float sum_2[16] = {};
 801b21c:	2240      	movs	r2, #64	; 0x40
 801b21e:	2100      	movs	r1, #0
 801b220:	f50d 6019 	add.w	r0, sp, #2448	; 0x990
 801b224:	f00d fdbf 	bl	8028da6 <memset>
      float sum_3[16] = {};
 801b228:	2240      	movs	r2, #64	; 0x40
 801b22a:	2100      	movs	r1, #0
 801b22c:	f50d 601d 	add.w	r0, sp, #2512	; 0x9d0
 801b230:	f00d fdb9 	bl	8028da6 <memset>
    tmp += input_0[3] * filter[3];
 801b234:	f8dd 4560 	ldr.w	r4, [sp, #1376]	; 0x560
    tmp += input_0[2] * filter[2];
 801b238:	f8dd 1558 	ldr.w	r1, [sp, #1368]	; 0x558
    *sum_1 += tmp;
 801b23c:	f60d 1c54 	addw	ip, sp, #2388	; 0x954
    tmp += input_0[3] * filter[3];
 801b240:	ed94 5a00 	vldr	s10, [r4]
      /* Group Conv Computation */
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[0], &sum_1[0], &sum_2[0], &sum_3[0], input_0, input_1, input_2, input_3, filter);
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[1], &sum_1[1], &sum_2[1], &sum_3[1], input_0, input_1, input_2, input_3, filter);
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[2], &sum_1[2], &sum_2[2], &sum_3[2], input_0, input_1, input_2, input_3, filter);
 801b244:	f60d 1018 	addw	r0, sp, #2328	; 0x918
    tmp += input_0[4] * filter[4];
 801b248:	f8dd 4568 	ldr.w	r4, [sp, #1384]	; 0x568
    tmp += input_0[2] * filter[2];
 801b24c:	edd1 5a00 	vldr	s11, [r1]
 801b250:	f60d 1158 	addw	r1, sp, #2392	; 0x958
    tmp += input_0[4] * filter[4];
 801b254:	edd4 3a00 	vldr	s7, [r4]
    tmp += input_0[5] * filter[5];
 801b258:	f8dd 456c 	ldr.w	r4, [sp, #1388]	; 0x56c
    tmp += input_0[1] * filter[1];
 801b25c:	f8dd 38a4 	ldr.w	r3, [sp, #2212]	; 0x8a4
    tmp += input_0[5] * filter[5];
 801b260:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_0[2] * filter[2];
 801b264:	f50d 6480 	add.w	r4, sp, #1024	; 0x400
    tmp += input_0[0] * filter[0];
 801b268:	9af8      	ldr	r2, [sp, #992]	; 0x3e0
    tmp += input_0[2] * filter[2];
 801b26a:	edc4 5a00 	vstr	s11, [r4]
    tmp += input_0[6] * filter[6];
 801b26e:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    tmp += input_0[0] * filter[0];
 801b272:	ed92 6a00 	vldr	s12, [r2]
 801b276:	f60d 1298 	addw	r2, sp, #2456	; 0x998
    tmp += input_0[6] * filter[6];
 801b27a:	edd4 2a00 	vldr	s5, [r4]
    tmp += input_0[7] * filter[7];
 801b27e:	f8dd 4574 	ldr.w	r4, [sp, #1396]	; 0x574
    tmp += input_0[1] * filter[1];
 801b282:	ed93 7a00 	vldr	s14, [r3]
 801b286:	f60d 13d8 	addw	r3, sp, #2520	; 0x9d8
    tmp += input_0[7] * filter[7];
 801b28a:	edd4 6a00 	vldr	s13, [r4]
    tmp += input_0[8] * filter[8];
 801b28e:	f8dd 4830 	ldr.w	r4, [sp, #2096]	; 0x830
    tmp += input_0[1] * filter[1];
 801b292:	edda 7a01 	vldr	s15, [sl, #4]
    tmp += input_0[8] * filter[8];
 801b296:	edd4 4a00 	vldr	s9, [r4]
    tmp += input_0[3] * filter[3];
 801b29a:	f20d 4404 	addw	r4, sp, #1028	; 0x404
    tmp += input_0[0] * filter[0];
 801b29e:	edda fa00 	vldr	s31, [sl]
    tmp += input_0[2] * filter[2];
 801b2a2:	ed9a fa02 	vldr	s30, [sl, #8]
    tmp += input_0[3] * filter[3];
 801b2a6:	edda ea03 	vldr	s29, [sl, #12]
    tmp += input_0[4] * filter[4];
 801b2aa:	ed9a ea04 	vldr	s28, [sl, #16]
    tmp += input_0[5] * filter[5];
 801b2ae:	edda da05 	vldr	s27, [sl, #20]
    tmp += input_0[7] * filter[7];
 801b2b2:	edda ca07 	vldr	s25, [sl, #28]
    tmp += input_0[8] * filter[8];
 801b2b6:	ed9a ca08 	vldr	s24, [sl, #32]
    tmp += input_0[6] * filter[6];
 801b2ba:	ed9a da06 	vldr	s26, [sl, #24]
    tmp += input_0[1] * filter[1];
 801b2be:	ed8d 7aff 	vstr	s14, [sp, #1020]	; 0x3fc
 801b2c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 801b2c6:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
 801b2ca:	ed8d 6afe 	vstr	s12, [sp, #1016]	; 0x3f8
    tmp += input_0[3] * filter[3];
 801b2ce:	ed84 5a00 	vstr	s10, [r4]
    tmp += input_0[1] * filter[1];
 801b2d2:	eea6 7a2f 	vfma.f32	s14, s12, s31
    tmp += input_0[9] * filter[9];
 801b2d6:	f8dd 457c 	ldr.w	r4, [sp, #1404]	; 0x57c
    tmp += input_0[8] * filter[8];
 801b2da:	eeb0 6a64 	vmov.f32	s12, s9
    tmp += input_0[9] * filter[9];
 801b2de:	edda ba09 	vldr	s23, [sl, #36]	; 0x24
 801b2e2:	ed94 2a00 	vldr	s4, [r4]
    tmp += input_0[10] * filter[10];
 801b2e6:	f8dd 4580 	ldr.w	r4, [sp, #1408]	; 0x580
    tmp += input_0[9] * filter[9];
 801b2ea:	eef0 7a42 	vmov.f32	s15, s4
    tmp += input_0[10] * filter[10];
 801b2ee:	ed9a ba0a 	vldr	s22, [sl, #40]	; 0x28
 801b2f2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[2] * filter[2];
 801b2f6:	eea5 7a8f 	vfma.f32	s14, s11, s30
    tmp += input_0[11] * filter[11];
 801b2fa:	f8dd 4584 	ldr.w	r4, [sp, #1412]	; 0x584
 801b2fe:	edda aa0b 	vldr	s21, [sl, #44]	; 0x2c
 801b302:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_0[4] * filter[4];
 801b306:	f50d 6481 	add.w	r4, sp, #1032	; 0x408
    tmp += input_0[12] * filter[12];
 801b30a:	ed9a aa0c 	vldr	s20, [sl, #48]	; 0x30
    tmp += input_0[4] * filter[4];
 801b30e:	edc4 3a00 	vstr	s7, [r4]
    tmp += input_0[12] * filter[12];
 801b312:	f8dd 4588 	ldr.w	r4, [sp, #1416]	; 0x588
    tmp += input_0[3] * filter[3];
 801b316:	eea5 7a2e 	vfma.f32	s14, s10, s29
    tmp += input_0[13] * filter[13];
 801b31a:	edda 9a0d 	vldr	s19, [sl, #52]	; 0x34
    tmp += input_0[12] * filter[12];
 801b31e:	edd4 0a00 	vldr	s1, [r4]
    tmp += input_0[13] * filter[13];
 801b322:	f8dd 4590 	ldr.w	r4, [sp, #1424]	; 0x590
    tmp += input_0[10] * filter[10];
 801b326:	edcd 1a15 	vstr	s3, [sp, #84]	; 0x54
    tmp += input_0[13] * filter[13];
 801b32a:	ed94 0a00 	vldr	s0, [r4]
    tmp += input_0[14] * filter[14];
 801b32e:	f8dd 4598 	ldr.w	r4, [sp, #1432]	; 0x598
    tmp += input_0[4] * filter[4];
 801b332:	eea3 7a8e 	vfma.f32	s14, s7, s28
    tmp += input_0[12] * filter[12];
 801b336:	edcd 0a17 	vstr	s1, [sp, #92]	; 0x5c
    tmp += input_0[14] * filter[14];
 801b33a:	edd4 4a00 	vldr	s9, [r4]
    tmp += input_0[5] * filter[5];
 801b33e:	f20d 440c 	addw	r4, sp, #1036	; 0x40c
    tmp += input_0[15] * filter[15];
 801b342:	edda 0a0f 	vldr	s1, [sl, #60]	; 0x3c
    tmp += input_0[5] * filter[5];
 801b346:	ed84 3a00 	vstr	s6, [r4]
    tmp += input_0[15] * filter[15];
 801b34a:	f8dd 459c 	ldr.w	r4, [sp, #1436]	; 0x59c
    tmp += input_0[13] * filter[13];
 801b34e:	ed8d 0a18 	vstr	s0, [sp, #96]	; 0x60
    tmp += input_0[5] * filter[5];
 801b352:	eea3 7a2d 	vfma.f32	s14, s6, s27
    tmp += input_0[15] * filter[15];
 801b356:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_0[16] * filter[16];
 801b35a:	f8dd 4844 	ldr.w	r4, [sp, #2116]	; 0x844
    tmp += input_0[14] * filter[14];
 801b35e:	ed9a 0a0e 	vldr	s0, [sl, #56]	; 0x38
    tmp += input_0[16] * filter[16];
 801b362:	ed94 2a00 	vldr	s4, [r4]
    tmp += input_0[14] * filter[14];
 801b366:	edcd 4a19 	vstr	s9, [sp, #100]	; 0x64
    tmp += input_0[15] * filter[15];
 801b36a:	ed8d 4a1a 	vstr	s8, [sp, #104]	; 0x68
    tmp += input_0[6] * filter[6];
 801b36e:	eea2 7a8d 	vfma.f32	s14, s5, s26
    tmp += input_0[16] * filter[16];
 801b372:	ed8d 2a1b 	vstr	s4, [sp, #108]	; 0x6c
    tmp += input_0[11] * filter[11];
 801b376:	ed8d 1a16 	vstr	s2, [sp, #88]	; 0x58
    tmp += input_0[16] * filter[16];
 801b37a:	ed9a 1a10 	vldr	s2, [sl, #64]	; 0x40
    tmp += input_0[17] * filter[17];
 801b37e:	f8dd 45a8 	ldr.w	r4, [sp, #1448]	; 0x5a8
    tmp += input_0[16] * filter[16];
 801b382:	ed8d 1a06 	vstr	s2, [sp, #24]
    tmp += input_0[17] * filter[17];
 801b386:	edd4 5a00 	vldr	s11, [r4]
    tmp += input_0[6] * filter[6];
 801b38a:	f50d 6482 	add.w	r4, sp, #1040	; 0x410
    tmp += input_0[17] * filter[17];
 801b38e:	ed9a 1a11 	vldr	s2, [sl, #68]	; 0x44
    tmp += input_0[7] * filter[7];
 801b392:	eea6 7aac 	vfma.f32	s14, s13, s25
    tmp += input_0[6] * filter[6];
 801b396:	edc4 2a00 	vstr	s5, [r4]
    tmp += input_0[18] * filter[18];
 801b39a:	f8dd 45b0 	ldr.w	r4, [sp, #1456]	; 0x5b0
    tmp += input_0[17] * filter[17];
 801b39e:	edcd 5a1f 	vstr	s11, [sp, #124]	; 0x7c
    tmp += input_0[18] * filter[18];
 801b3a2:	ed94 5a00 	vldr	s10, [r4]
    tmp += input_0[19] * filter[19];
 801b3a6:	f8dd 45b8 	ldr.w	r4, [sp, #1464]	; 0x5b8
    tmp += input_0[18] * filter[18];
 801b3aa:	ed8d 5a20 	vstr	s10, [sp, #128]	; 0x80
    tmp += input_0[8] * filter[8];
 801b3ae:	eea6 7a0c 	vfma.f32	s14, s12, s24
    tmp += input_0[19] * filter[19];
 801b3b2:	edd4 4a00 	vldr	s9, [r4]
    tmp += input_0[20] * filter[20];
 801b3b6:	f8dd 45c0 	ldr.w	r4, [sp, #1472]	; 0x5c0
    tmp += input_0[19] * filter[19];
 801b3ba:	edcd 4a21 	vstr	s9, [sp, #132]	; 0x84
    tmp += input_0[20] * filter[20];
 801b3be:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_0[7] * filter[7];
 801b3c2:	f20d 4414 	addw	r4, sp, #1044	; 0x414
    tmp += input_0[18] * filter[18];
 801b3c6:	ed9a 2a12 	vldr	s4, [sl, #72]	; 0x48
    tmp += input_0[7] * filter[7];
 801b3ca:	edc4 6a00 	vstr	s13, [r4]
    tmp += input_0[9] * filter[9];
 801b3ce:	eea7 7aab 	vfma.f32	s14, s15, s23
    tmp += input_0[21] * filter[21];
 801b3d2:	f8dd 45c8 	ldr.w	r4, [sp, #1480]	; 0x5c8
    tmp += input_0[19] * filter[19];
 801b3d6:	edda 2a13 	vldr	s5, [sl, #76]	; 0x4c
    tmp += input_0[21] * filter[21];
 801b3da:	edd4 5a00 	vldr	s11, [r4]
    tmp += input_0[22] * filter[22];
 801b3de:	f8dd 45d0 	ldr.w	r4, [sp, #1488]	; 0x5d0
    tmp += input_0[20] * filter[20];
 801b3e2:	ed9a 3a14 	vldr	s6, [sl, #80]	; 0x50
    tmp += input_0[22] * filter[22];
 801b3e6:	ed94 5a00 	vldr	s10, [r4]
    tmp += input_0[23] * filter[23];
 801b3ea:	f8dd 45d4 	ldr.w	r4, [sp, #1492]	; 0x5d4
    tmp += input_0[21] * filter[21];
 801b3ee:	edda 3a15 	vldr	s7, [sl, #84]	; 0x54
    tmp += input_0[23] * filter[23];
 801b3f2:	edd4 4a00 	vldr	s9, [r4]
    tmp += input_0[8] * filter[8];
 801b3f6:	f50d 6483 	add.w	r4, sp, #1048	; 0x418
    tmp += input_0[17] * filter[17];
 801b3fa:	ed8d 1a07 	vstr	s2, [sp, #28]
    tmp += input_0[6] * filter[6];
 801b3fe:	ed8d da13 	vstr	s26, [sp, #76]	; 0x4c
    tmp += input_0[20] * filter[20];
 801b402:	eeb0 da44 	vmov.f32	s26, s8
    tmp += input_0[21] * filter[21];
 801b406:	edcd 5a49 	vstr	s11, [sp, #292]	; 0x124
    tmp += input_0[22] * filter[22];
 801b40a:	ed9a 4a16 	vldr	s8, [sl, #88]	; 0x58
 801b40e:	ed8d 5a22 	vstr	s10, [sp, #136]	; 0x88
    tmp += input_0[23] * filter[23];
 801b412:	edcd 4a23 	vstr	s9, [sp, #140]	; 0x8c
 801b416:	edda 4a17 	vldr	s9, [sl, #92]	; 0x5c
    tmp += input_0[8] * filter[8];
 801b41a:	ed84 6a00 	vstr	s12, [r4]
    tmp += input_0[24] * filter[24];
 801b41e:	f8dd 484c 	ldr.w	r4, [sp, #2124]	; 0x84c
 801b422:	ed9a 5a18 	vldr	s10, [sl, #96]	; 0x60
 801b426:	edd4 6a00 	vldr	s13, [r4]
    tmp += input_0[25] * filter[25];
 801b42a:	f8dd 45e0 	ldr.w	r4, [sp, #1504]	; 0x5e0
    tmp += input_0[24] * filter[24];
 801b42e:	edcd 6a24 	vstr	s13, [sp, #144]	; 0x90
    tmp += input_0[25] * filter[25];
 801b432:	ed94 6a00 	vldr	s12, [r4]
    tmp += input_0[26] * filter[26];
 801b436:	f8dd 45e8 	ldr.w	r4, [sp, #1512]	; 0x5e8
    tmp += input_0[25] * filter[25];
 801b43a:	edda 5a19 	vldr	s11, [sl, #100]	; 0x64
    tmp += input_0[26] * filter[26];
 801b43e:	edd4 6a00 	vldr	s13, [r4]
    tmp += input_0[9] * filter[9];
 801b442:	f20d 441c 	addw	r4, sp, #1052	; 0x41c
    tmp += input_0[25] * filter[25];
 801b446:	ed8d 6a25 	vstr	s12, [sp, #148]	; 0x94
    tmp += input_0[9] * filter[9];
 801b44a:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_0[27] * filter[27];
 801b44e:	f8dd 45f0 	ldr.w	r4, [sp, #1520]	; 0x5f0
    tmp += input_0[26] * filter[26];
 801b452:	edcd 6a26 	vstr	s13, [sp, #152]	; 0x98
    tmp += input_0[27] * filter[27];
 801b456:	edd4 6a00 	vldr	s13, [r4]
    tmp += input_0[28] * filter[28];
 801b45a:	f8dd 45f8 	ldr.w	r4, [sp, #1528]	; 0x5f8
    tmp += input_0[26] * filter[26];
 801b45e:	ed9a 6a1a 	vldr	s12, [sl, #104]	; 0x68
    tmp += input_0[28] * filter[28];
 801b462:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[29] * filter[29];
 801b466:	f8dd 4600 	ldr.w	r4, [sp, #1536]	; 0x600
    tmp += input_0[28] * filter[28];
 801b46a:	eef0 7a61 	vmov.f32	s15, s3
    tmp += input_0[27] * filter[27];
 801b46e:	edcd 6a27 	vstr	s13, [sp, #156]	; 0x9c
    tmp += input_0[29] * filter[29];
 801b472:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[30] * filter[30];
 801b476:	f8dd 4608 	ldr.w	r4, [sp, #1544]	; 0x608
    tmp += input_0[29] * filter[29];
 801b47a:	edcd 1a28 	vstr	s3, [sp, #160]	; 0xa0
    tmp += input_0[10] * filter[10];
 801b47e:	eddd 1a15 	vldr	s3, [sp, #84]	; 0x54
    tmp += input_0[27] * filter[27];
 801b482:	edda 6a1b 	vldr	s13, [sl, #108]	; 0x6c
    tmp += input_0[10] * filter[10];
 801b486:	eea1 7a8b 	vfma.f32	s14, s3, s22
    tmp += input_0[30] * filter[30];
 801b48a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[31] * filter[31];
 801b48e:	f8dd 460c 	ldr.w	r4, [sp, #1548]	; 0x60c
    tmp += input_0[30] * filter[30];
 801b492:	edcd 1a29 	vstr	s3, [sp, #164]	; 0xa4
    tmp += input_0[31] * filter[31];
 801b496:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[32] * filter[32];
 801b49a:	f8dd 4854 	ldr.w	r4, [sp, #2132]	; 0x854
    tmp += input_0[31] * filter[31];
 801b49e:	edcd 1a2a 	vstr	s3, [sp, #168]	; 0xa8
    tmp += input_0[32] * filter[32];
 801b4a2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[33] * filter[33];
 801b4a6:	f8dd 4618 	ldr.w	r4, [sp, #1560]	; 0x618
    tmp += input_0[32] * filter[32];
 801b4aa:	edcd 1a2b 	vstr	s3, [sp, #172]	; 0xac
    tmp += input_0[11] * filter[11];
 801b4ae:	eddd 1a16 	vldr	s3, [sp, #88]	; 0x58
 801b4b2:	eea1 7aaa 	vfma.f32	s14, s3, s21
    tmp += input_0[33] * filter[33];
 801b4b6:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[34] * filter[34];
 801b4ba:	f8dd 4620 	ldr.w	r4, [sp, #1568]	; 0x620
    tmp += input_0[33] * filter[33];
 801b4be:	edcd 1a2c 	vstr	s3, [sp, #176]	; 0xb0
    tmp += input_0[34] * filter[34];
 801b4c2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[35] * filter[35];
 801b4c6:	f8dd 4628 	ldr.w	r4, [sp, #1576]	; 0x628
    tmp += input_0[34] * filter[34];
 801b4ca:	edcd 1a2d 	vstr	s3, [sp, #180]	; 0xb4
    tmp += input_0[35] * filter[35];
 801b4ce:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[36] * filter[36];
 801b4d2:	f8dd 4630 	ldr.w	r4, [sp, #1584]	; 0x630
    tmp += input_0[35] * filter[35];
 801b4d6:	edcd 1a2e 	vstr	s3, [sp, #184]	; 0xb8
    tmp += input_0[12] * filter[12];
 801b4da:	eddd 1a17 	vldr	s3, [sp, #92]	; 0x5c
 801b4de:	eea1 7a8a 	vfma.f32	s14, s3, s20
    tmp += input_0[36] * filter[36];
 801b4e2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[37] * filter[37];
 801b4e6:	f8dd 4638 	ldr.w	r4, [sp, #1592]	; 0x638
    tmp += input_0[36] * filter[36];
 801b4ea:	edcd 1a2f 	vstr	s3, [sp, #188]	; 0xbc
    tmp += input_0[37] * filter[37];
 801b4ee:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[38] * filter[38];
 801b4f2:	f8dd 4640 	ldr.w	r4, [sp, #1600]	; 0x640
    tmp += input_0[37] * filter[37];
 801b4f6:	edcd 1a30 	vstr	s3, [sp, #192]	; 0xc0
    tmp += input_0[38] * filter[38];
 801b4fa:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[39] * filter[39];
 801b4fe:	f8dd 4644 	ldr.w	r4, [sp, #1604]	; 0x644
    tmp += input_0[38] * filter[38];
 801b502:	edcd 1a31 	vstr	s3, [sp, #196]	; 0xc4
    tmp += input_0[13] * filter[13];
 801b506:	eddd 1a18 	vldr	s3, [sp, #96]	; 0x60
 801b50a:	eea1 7aa9 	vfma.f32	s14, s3, s19
    tmp += input_0[39] * filter[39];
 801b50e:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[40] * filter[40];
 801b512:	f8dd 485c 	ldr.w	r4, [sp, #2140]	; 0x85c
    tmp += input_0[39] * filter[39];
 801b516:	edcd 1a32 	vstr	s3, [sp, #200]	; 0xc8
    tmp += input_0[40] * filter[40];
 801b51a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[41] * filter[41];
 801b51e:	f8dd 4650 	ldr.w	r4, [sp, #1616]	; 0x650
    tmp += input_0[40] * filter[40];
 801b522:	edcd 1a33 	vstr	s3, [sp, #204]	; 0xcc
    tmp += input_0[41] * filter[41];
 801b526:	edd4 1a00 	vldr	s3, [r4]
 801b52a:	edcd 1a34 	vstr	s3, [sp, #208]	; 0xd0
    tmp += input_0[14] * filter[14];
 801b52e:	eddd 1a19 	vldr	s3, [sp, #100]	; 0x64
    tmp += input_0[42] * filter[42];
 801b532:	f8dd 4658 	ldr.w	r4, [sp, #1624]	; 0x658
    tmp += input_0[14] * filter[14];
 801b536:	eea1 7a80 	vfma.f32	s14, s3, s0
    tmp += input_0[16] * filter[16];
 801b53a:	ed9d 1a06 	vldr	s2, [sp, #24]
    tmp += input_0[42] * filter[42];
 801b53e:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[43] * filter[43];
 801b542:	f8dd 4660 	ldr.w	r4, [sp, #1632]	; 0x660
    tmp += input_0[42] * filter[42];
 801b546:	edcd 1a35 	vstr	s3, [sp, #212]	; 0xd4
    tmp += input_0[43] * filter[43];
 801b54a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[44] * filter[44];
 801b54e:	f8dd 4668 	ldr.w	r4, [sp, #1640]	; 0x668
    tmp += input_0[43] * filter[43];
 801b552:	edcd 1a36 	vstr	s3, [sp, #216]	; 0xd8
    tmp += input_0[44] * filter[44];
 801b556:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[45] * filter[45];
 801b55a:	f8dd 4670 	ldr.w	r4, [sp, #1648]	; 0x670
    tmp += input_0[44] * filter[44];
 801b55e:	edcd 1a37 	vstr	s3, [sp, #220]	; 0xdc
    tmp += input_0[15] * filter[15];
 801b562:	eddd 1a1a 	vldr	s3, [sp, #104]	; 0x68
 801b566:	eea1 7aa0 	vfma.f32	s14, s3, s1
    tmp += input_0[45] * filter[45];
 801b56a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[46] * filter[46];
 801b56e:	f8dd 4678 	ldr.w	r4, [sp, #1656]	; 0x678
    tmp += input_0[45] * filter[45];
 801b572:	edcd 1a38 	vstr	s3, [sp, #224]	; 0xe0
    tmp += input_0[46] * filter[46];
 801b576:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[47] * filter[47];
 801b57a:	f8dd 467c 	ldr.w	r4, [sp, #1660]	; 0x67c
    tmp += input_0[46] * filter[46];
 801b57e:	edcd 1a39 	vstr	s3, [sp, #228]	; 0xe4
    tmp += input_0[47] * filter[47];
 801b582:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[48] * filter[48];
 801b586:	f8dd 4864 	ldr.w	r4, [sp, #2148]	; 0x864
    tmp += input_0[47] * filter[47];
 801b58a:	edcd 1a3a 	vstr	s3, [sp, #232]	; 0xe8
    tmp += input_0[16] * filter[16];
 801b58e:	eddd 1a1b 	vldr	s3, [sp, #108]	; 0x6c
 801b592:	eea1 7a81 	vfma.f32	s14, s3, s2
    tmp += input_0[48] * filter[48];
 801b596:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[49] * filter[49];
 801b59a:	f8dd 4688 	ldr.w	r4, [sp, #1672]	; 0x688
    tmp += input_0[48] * filter[48];
 801b59e:	edcd 1a3b 	vstr	s3, [sp, #236]	; 0xec
    tmp += input_0[49] * filter[49];
 801b5a2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[50] * filter[50];
 801b5a6:	f8dd 4690 	ldr.w	r4, [sp, #1680]	; 0x690
    tmp += input_0[49] * filter[49];
 801b5aa:	edcd 1a3c 	vstr	s3, [sp, #240]	; 0xf0
    tmp += input_0[50] * filter[50];
 801b5ae:	edd4 1a00 	vldr	s3, [r4]
 801b5b2:	edcd 1a3d 	vstr	s3, [sp, #244]	; 0xf4
    tmp += input_0[17] * filter[17];
 801b5b6:	eddd 1a1f 	vldr	s3, [sp, #124]	; 0x7c
 801b5ba:	ed9d 1a07 	vldr	s2, [sp, #28]
    tmp += input_0[51] * filter[51];
 801b5be:	f8dd 4698 	ldr.w	r4, [sp, #1688]	; 0x698
    tmp += input_0[17] * filter[17];
 801b5c2:	eea1 7a81 	vfma.f32	s14, s3, s2
    tmp += input_0[51] * filter[51];
 801b5c6:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[52] * filter[52];
 801b5ca:	f8dd 46a0 	ldr.w	r4, [sp, #1696]	; 0x6a0
    tmp += input_0[51] * filter[51];
 801b5ce:	edcd 1a3e 	vstr	s3, [sp, #248]	; 0xf8
    tmp += input_0[52] * filter[52];
 801b5d2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[53] * filter[53];
 801b5d6:	f8dd 46a8 	ldr.w	r4, [sp, #1704]	; 0x6a8
    tmp += input_0[52] * filter[52];
 801b5da:	edcd 1a3f 	vstr	s3, [sp, #252]	; 0xfc
    tmp += input_0[53] * filter[53];
 801b5de:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[54] * filter[54];
 801b5e2:	f8dd 46b0 	ldr.w	r4, [sp, #1712]	; 0x6b0
    tmp += input_0[53] * filter[53];
 801b5e6:	edcd 1a40 	vstr	s3, [sp, #256]	; 0x100
    tmp += input_0[18] * filter[18];
 801b5ea:	eddd 1a20 	vldr	s3, [sp, #128]	; 0x80
 801b5ee:	eea1 7a82 	vfma.f32	s14, s3, s4
    tmp += input_0[54] * filter[54];
 801b5f2:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[55] * filter[55];
 801b5f6:	f8dd 46b4 	ldr.w	r4, [sp, #1716]	; 0x6b4
    tmp += input_0[54] * filter[54];
 801b5fa:	edcd 1a41 	vstr	s3, [sp, #260]	; 0x104
    tmp += input_0[55] * filter[55];
 801b5fe:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[56] * filter[56];
 801b602:	f8dd 4868 	ldr.w	r4, [sp, #2152]	; 0x868
    tmp += input_0[55] * filter[55];
 801b606:	edcd 1a42 	vstr	s3, [sp, #264]	; 0x108
    tmp += input_0[56] * filter[56];
 801b60a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[57] * filter[57];
 801b60e:	f8dd 46b8 	ldr.w	r4, [sp, #1720]	; 0x6b8
    tmp += input_0[56] * filter[56];
 801b612:	edcd 1a43 	vstr	s3, [sp, #268]	; 0x10c
    tmp += input_0[19] * filter[19];
 801b616:	eddd 1a21 	vldr	s3, [sp, #132]	; 0x84
 801b61a:	eea1 7aa2 	vfma.f32	s14, s3, s5
    tmp += input_0[57] * filter[57];
 801b61e:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[58] * filter[58];
 801b622:	f8dd 46bc 	ldr.w	r4, [sp, #1724]	; 0x6bc
    tmp += input_0[57] * filter[57];
 801b626:	edcd 1a44 	vstr	s3, [sp, #272]	; 0x110
    tmp += input_0[58] * filter[58];
 801b62a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[59] * filter[59];
 801b62e:	f8dd 46c0 	ldr.w	r4, [sp, #1728]	; 0x6c0
    tmp += input_0[58] * filter[58];
 801b632:	edcd 1a45 	vstr	s3, [sp, #276]	; 0x114
    tmp += input_0[59] * filter[59];
 801b636:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[20] * filter[20];
 801b63a:	f50d 6484 	add.w	r4, sp, #1056	; 0x420
 801b63e:	eead 7a03 	vfma.f32	s14, s26, s6
 801b642:	ed84 da00 	vstr	s26, [r4]
    tmp += input_0[60] * filter[60];
 801b646:	f8dd 46c4 	ldr.w	r4, [sp, #1732]	; 0x6c4
    tmp += input_0[59] * filter[59];
 801b64a:	edcd 1a46 	vstr	s3, [sp, #280]	; 0x118
    tmp += input_0[60] * filter[60];
 801b64e:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[61] * filter[61];
 801b652:	f8dd 46c8 	ldr.w	r4, [sp, #1736]	; 0x6c8
    tmp += input_0[60] * filter[60];
 801b656:	edcd 1a47 	vstr	s3, [sp, #284]	; 0x11c
    tmp += input_0[61] * filter[61];
 801b65a:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[62] * filter[62];
 801b65e:	f8dd 46cc 	ldr.w	r4, [sp, #1740]	; 0x6cc
    tmp += input_0[61] * filter[61];
 801b662:	edcd 1a48 	vstr	s3, [sp, #288]	; 0x120
    tmp += input_0[62] * filter[62];
 801b666:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[21] * filter[21];
 801b66a:	f20d 4424 	addw	r4, sp, #1060	; 0x424
    tmp += input_0[62] * filter[62];
 801b66e:	eeb0 da61 	vmov.f32	s26, s3
    tmp += input_0[21] * filter[21];
 801b672:	eddd 1a49 	vldr	s3, [sp, #292]	; 0x124
 801b676:	edc4 1a00 	vstr	s3, [r4]
 801b67a:	eea1 7aa3 	vfma.f32	s14, s3, s7
    tmp += input_0[63] * filter[63];
 801b67e:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 801b682:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_0[28] * filter[28];
 801b686:	f50d 6485 	add.w	r4, sp, #1064	; 0x428
    tmp += input_0[63] * filter[63];
 801b68a:	eeb0 1a61 	vmov.f32	s2, s3
    tmp += input_0[22] * filter[22];
 801b68e:	eddd 1a22 	vldr	s3, [sp, #136]	; 0x88
    tmp += input_0[28] * filter[28];
 801b692:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_0[62] * filter[62];
 801b696:	f20d 442c 	addw	r4, sp, #1068	; 0x42c
    tmp += input_0[22] * filter[22];
 801b69a:	eea1 7a84 	vfma.f32	s14, s3, s8
    tmp += input_0[23] * filter[23];
 801b69e:	eddd 1a23 	vldr	s3, [sp, #140]	; 0x8c
 801b6a2:	eea1 7aa4 	vfma.f32	s14, s3, s9
    tmp += input_0[24] * filter[24];
 801b6a6:	eddd 1a24 	vldr	s3, [sp, #144]	; 0x90
 801b6aa:	eea1 7a85 	vfma.f32	s14, s3, s10
    tmp += input_0[25] * filter[25];
 801b6ae:	eddd 1a25 	vldr	s3, [sp, #148]	; 0x94
 801b6b2:	eea1 7aa5 	vfma.f32	s14, s3, s11
    tmp += input_0[26] * filter[26];
 801b6b6:	eddd 1a26 	vldr	s3, [sp, #152]	; 0x98
 801b6ba:	eea1 7a86 	vfma.f32	s14, s3, s12
    tmp += input_0[27] * filter[27];
 801b6be:	eddd 1a27 	vldr	s3, [sp, #156]	; 0x9c
 801b6c2:	eea1 7aa6 	vfma.f32	s14, s3, s13
    tmp += input_0[28] * filter[28];
 801b6c6:	eef0 1a67 	vmov.f32	s3, s15
 801b6ca:	edda 7a1c 	vldr	s15, [sl, #112]	; 0x70
 801b6ce:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[29] * filter[29];
 801b6d2:	eddd 1a28 	vldr	s3, [sp, #160]	; 0xa0
 801b6d6:	edda 7a1d 	vldr	s15, [sl, #116]	; 0x74
 801b6da:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[30] * filter[30];
 801b6de:	eddd 1a29 	vldr	s3, [sp, #164]	; 0xa4
 801b6e2:	edda 7a1e 	vldr	s15, [sl, #120]	; 0x78
 801b6e6:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[31] * filter[31];
 801b6ea:	eddd 1a2a 	vldr	s3, [sp, #168]	; 0xa8
 801b6ee:	edda 7a1f 	vldr	s15, [sl, #124]	; 0x7c
 801b6f2:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[32] * filter[32];
 801b6f6:	eddd 1a2b 	vldr	s3, [sp, #172]	; 0xac
 801b6fa:	edda 7a20 	vldr	s15, [sl, #128]	; 0x80
 801b6fe:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[33] * filter[33];
 801b702:	eddd 1a2c 	vldr	s3, [sp, #176]	; 0xb0
 801b706:	edda 7a21 	vldr	s15, [sl, #132]	; 0x84
 801b70a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[34] * filter[34];
 801b70e:	eddd 1a2d 	vldr	s3, [sp, #180]	; 0xb4
 801b712:	edda 7a22 	vldr	s15, [sl, #136]	; 0x88
 801b716:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[35] * filter[35];
 801b71a:	eddd 1a2e 	vldr	s3, [sp, #184]	; 0xb8
 801b71e:	edda 7a23 	vldr	s15, [sl, #140]	; 0x8c
 801b722:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[36] * filter[36];
 801b726:	eddd 1a2f 	vldr	s3, [sp, #188]	; 0xbc
 801b72a:	edda 7a24 	vldr	s15, [sl, #144]	; 0x90
 801b72e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[37] * filter[37];
 801b732:	eddd 1a30 	vldr	s3, [sp, #192]	; 0xc0
 801b736:	edda 7a25 	vldr	s15, [sl, #148]	; 0x94
 801b73a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[38] * filter[38];
 801b73e:	eddd 1a31 	vldr	s3, [sp, #196]	; 0xc4
 801b742:	edda 7a26 	vldr	s15, [sl, #152]	; 0x98
 801b746:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[39] * filter[39];
 801b74a:	eddd 1a32 	vldr	s3, [sp, #200]	; 0xc8
 801b74e:	edda 7a27 	vldr	s15, [sl, #156]	; 0x9c
 801b752:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[40] * filter[40];
 801b756:	eddd 1a33 	vldr	s3, [sp, #204]	; 0xcc
 801b75a:	edda 7a28 	vldr	s15, [sl, #160]	; 0xa0
 801b75e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[41] * filter[41];
 801b762:	eddd 1a34 	vldr	s3, [sp, #208]	; 0xd0
 801b766:	edda 7a29 	vldr	s15, [sl, #164]	; 0xa4
 801b76a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[42] * filter[42];
 801b76e:	eddd 1a35 	vldr	s3, [sp, #212]	; 0xd4
 801b772:	edda 7a2a 	vldr	s15, [sl, #168]	; 0xa8
 801b776:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[43] * filter[43];
 801b77a:	eddd 1a36 	vldr	s3, [sp, #216]	; 0xd8
 801b77e:	edda 7a2b 	vldr	s15, [sl, #172]	; 0xac
 801b782:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[44] * filter[44];
 801b786:	eddd 1a37 	vldr	s3, [sp, #220]	; 0xdc
 801b78a:	edda 7a2c 	vldr	s15, [sl, #176]	; 0xb0
 801b78e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[45] * filter[45];
 801b792:	eddd 1a38 	vldr	s3, [sp, #224]	; 0xe0
 801b796:	edda 7a2d 	vldr	s15, [sl, #180]	; 0xb4
 801b79a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[46] * filter[46];
 801b79e:	eddd 1a39 	vldr	s3, [sp, #228]	; 0xe4
 801b7a2:	edda 7a2e 	vldr	s15, [sl, #184]	; 0xb8
 801b7a6:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[47] * filter[47];
 801b7aa:	eddd 1a3a 	vldr	s3, [sp, #232]	; 0xe8
 801b7ae:	edda 7a2f 	vldr	s15, [sl, #188]	; 0xbc
 801b7b2:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[48] * filter[48];
 801b7b6:	eddd 1a3b 	vldr	s3, [sp, #236]	; 0xec
 801b7ba:	edda 7a30 	vldr	s15, [sl, #192]	; 0xc0
 801b7be:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[49] * filter[49];
 801b7c2:	eddd 1a3c 	vldr	s3, [sp, #240]	; 0xf0
 801b7c6:	edda 7a31 	vldr	s15, [sl, #196]	; 0xc4
 801b7ca:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[50] * filter[50];
 801b7ce:	eddd 1a3d 	vldr	s3, [sp, #244]	; 0xf4
 801b7d2:	edda 7a32 	vldr	s15, [sl, #200]	; 0xc8
 801b7d6:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[51] * filter[51];
 801b7da:	eddd 1a3e 	vldr	s3, [sp, #248]	; 0xf8
 801b7de:	edda 7a33 	vldr	s15, [sl, #204]	; 0xcc
    tmp += input_0[62] * filter[62];
 801b7e2:	ed84 da00 	vstr	s26, [r4]
    tmp += input_0[63] * filter[63];
 801b7e6:	f50d 6486 	add.w	r4, sp, #1072	; 0x430
    tmp += input_1[0] * filter[0];
 801b7ea:	f8dd 586c 	ldr.w	r5, [sp, #2156]	; 0x86c
    tmp += input_0[63] * filter[63];
 801b7ee:	ed84 1a00 	vstr	s2, [r4]
    *sum_0 += tmp;
 801b7f2:	f50d 6411 	add.w	r4, sp, #2320	; 0x910
    tmp += input_0[51] * filter[51];
 801b7f6:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[52] * filter[52];
 801b7fa:	eddd 1a3f 	vldr	s3, [sp, #252]	; 0xfc
 801b7fe:	edda 7a34 	vldr	s15, [sl, #208]	; 0xd0
 801b802:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[53] * filter[53];
 801b806:	eddd 1a40 	vldr	s3, [sp, #256]	; 0x100
 801b80a:	edda 7a35 	vldr	s15, [sl, #212]	; 0xd4
 801b80e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[54] * filter[54];
 801b812:	eddd 1a41 	vldr	s3, [sp, #260]	; 0x104
 801b816:	edda 7a36 	vldr	s15, [sl, #216]	; 0xd8
 801b81a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[55] * filter[55];
 801b81e:	eddd 1a42 	vldr	s3, [sp, #264]	; 0x108
 801b822:	edda 7a37 	vldr	s15, [sl, #220]	; 0xdc
 801b826:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[56] * filter[56];
 801b82a:	eddd 1a43 	vldr	s3, [sp, #268]	; 0x10c
 801b82e:	edda 7a38 	vldr	s15, [sl, #224]	; 0xe0
 801b832:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[57] * filter[57];
 801b836:	eddd 1a44 	vldr	s3, [sp, #272]	; 0x110
 801b83a:	edda 7a39 	vldr	s15, [sl, #228]	; 0xe4
 801b83e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[58] * filter[58];
 801b842:	eddd 1a45 	vldr	s3, [sp, #276]	; 0x114
 801b846:	edda 7a3a 	vldr	s15, [sl, #232]	; 0xe8
 801b84a:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[59] * filter[59];
 801b84e:	eddd 1a46 	vldr	s3, [sp, #280]	; 0x118
 801b852:	edda 7a3b 	vldr	s15, [sl, #236]	; 0xec
 801b856:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[60] * filter[60];
 801b85a:	eddd 1a47 	vldr	s3, [sp, #284]	; 0x11c
 801b85e:	edda 7a3c 	vldr	s15, [sl, #240]	; 0xf0
 801b862:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[61] * filter[61];
 801b866:	eddd 1a48 	vldr	s3, [sp, #288]	; 0x120
 801b86a:	edda 7a3d 	vldr	s15, [sl, #244]	; 0xf4
 801b86e:	eea1 7aa7 	vfma.f32	s14, s3, s15
    tmp += input_0[62] * filter[62];
 801b872:	edda 7a3e 	vldr	s15, [sl, #248]	; 0xf8
    tmp += input_1[0] * filter[0];
 801b876:	edd5 1a00 	vldr	s3, [r5]
    tmp += input_0[62] * filter[62];
 801b87a:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_0[63] * filter[63];
 801b87e:	edda 7a3f 	vldr	s15, [sl, #252]	; 0xfc
    tmp += input_1[0] * filter[0];
 801b882:	eeb0 da61 	vmov.f32	s26, s3
    tmp += input_0[63] * filter[63];
 801b886:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[1] * filter[1];
 801b88a:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
    *sum_0 += tmp;
 801b88e:	ed84 7a00 	vstr	s14, [r4]
    tmp += input_1[1] * filter[1];
 801b892:	f8dd 46d4 	ldr.w	r4, [sp, #1748]	; 0x6d4
 801b896:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_1[2] * filter[2];
 801b89a:	f8dd 46d8 	ldr.w	r4, [sp, #1752]	; 0x6d8
    tmp += input_1[1] * filter[1];
 801b89e:	eef0 1a47 	vmov.f32	s3, s14
 801b8a2:	ee27 7a87 	vmul.f32	s14, s15, s14
    tmp += input_1[2] * filter[2];
 801b8a6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[3] * filter[3];
 801b8aa:	f8dd 46dc 	ldr.w	r4, [sp, #1756]	; 0x6dc
    tmp += input_1[2] * filter[2];
 801b8ae:	edcd 7a49 	vstr	s15, [sp, #292]	; 0x124
    tmp += input_1[3] * filter[3];
 801b8b2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[1] * filter[1];
 801b8b6:	eeaf 7a8d 	vfma.f32	s14, s31, s26
    tmp += input_1[4] * filter[4];
 801b8ba:	f8dd 46e0 	ldr.w	r4, [sp, #1760]	; 0x6e0
    tmp += input_1[3] * filter[3];
 801b8be:	edcd 7a4a 	vstr	s15, [sp, #296]	; 0x128
    tmp += input_1[4] * filter[4];
 801b8c2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[1] * filter[1];
 801b8c6:	f20d 4434 	addw	r4, sp, #1076	; 0x434
 801b8ca:	ed84 da00 	vstr	s26, [r4]
    tmp += input_1[4] * filter[4];
 801b8ce:	eeb0 1a67 	vmov.f32	s2, s15
    tmp += input_1[5] * filter[5];
 801b8d2:	f8dd 46e4 	ldr.w	r4, [sp, #1764]	; 0x6e4
 801b8d6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[6] * filter[6];
 801b8da:	f8dd 46e8 	ldr.w	r4, [sp, #1768]	; 0x6e8
    tmp += input_1[5] * filter[5];
 801b8de:	edcd 7a4b 	vstr	s15, [sp, #300]	; 0x12c
    tmp += input_1[6] * filter[6];
 801b8e2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[7] * filter[7];
 801b8e6:	f8dd 46ec 	ldr.w	r4, [sp, #1772]	; 0x6ec
    tmp += input_1[6] * filter[6];
 801b8ea:	edcd 7a4c 	vstr	s15, [sp, #304]	; 0x130
    tmp += input_1[7] * filter[7];
 801b8ee:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[8] * filter[8];
 801b8f2:	f8dd 4870 	ldr.w	r4, [sp, #2160]	; 0x870
    tmp += input_1[7] * filter[7];
 801b8f6:	edcd 7a4d 	vstr	s15, [sp, #308]	; 0x134
    tmp += input_1[8] * filter[8];
 801b8fa:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[9] * filter[9];
 801b8fe:	f8dd 46f0 	ldr.w	r4, [sp, #1776]	; 0x6f0
    tmp += input_1[8] * filter[8];
 801b902:	edcd 7a4e 	vstr	s15, [sp, #312]	; 0x138
    tmp += input_1[9] * filter[9];
 801b906:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[10] * filter[10];
 801b90a:	f8dd 46f4 	ldr.w	r4, [sp, #1780]	; 0x6f4
    tmp += input_1[9] * filter[9];
 801b90e:	edcd 7a4f 	vstr	s15, [sp, #316]	; 0x13c
    tmp += input_1[10] * filter[10];
 801b912:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[11] * filter[11];
 801b916:	f8dd 46f8 	ldr.w	r4, [sp, #1784]	; 0x6f8
    tmp += input_1[10] * filter[10];
 801b91a:	eeb0 da67 	vmov.f32	s26, s15
    tmp += input_1[2] * filter[2];
 801b91e:	eddd 7a49 	vldr	s15, [sp, #292]	; 0x124
 801b922:	eeaf 7a27 	vfma.f32	s14, s30, s15
    tmp += input_1[11] * filter[11];
 801b926:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[12] * filter[12];
 801b92a:	f8dd 46fc 	ldr.w	r4, [sp, #1788]	; 0x6fc
    tmp += input_1[11] * filter[11];
 801b92e:	edcd 7a50 	vstr	s15, [sp, #320]	; 0x140
    tmp += input_1[12] * filter[12];
 801b932:	edd4 7a00 	vldr	s15, [r4]
 801b936:	edcd 7a51 	vstr	s15, [sp, #324]	; 0x144
    tmp += input_1[13] * filter[13];
 801b93a:	f8dd 4700 	ldr.w	r4, [sp, #1792]	; 0x700
 801b93e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[14] * filter[14];
 801b942:	f8dd 4704 	ldr.w	r4, [sp, #1796]	; 0x704
    tmp += input_1[13] * filter[13];
 801b946:	edcd 7a52 	vstr	s15, [sp, #328]	; 0x148
    tmp += input_1[14] * filter[14];
 801b94a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[15] * filter[15];
 801b94e:	f8dd 4708 	ldr.w	r4, [sp, #1800]	; 0x708
    tmp += input_1[14] * filter[14];
 801b952:	edcd 7a53 	vstr	s15, [sp, #332]	; 0x14c
    tmp += input_1[15] * filter[15];
 801b956:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[16] * filter[16];
 801b95a:	f8dd 4874 	ldr.w	r4, [sp, #2164]	; 0x874
    tmp += input_1[15] * filter[15];
 801b95e:	edcd 7a54 	vstr	s15, [sp, #336]	; 0x150
    tmp += input_1[16] * filter[16];
 801b962:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[17] * filter[17];
 801b966:	f8dd 470c 	ldr.w	r4, [sp, #1804]	; 0x70c
    tmp += input_1[16] * filter[16];
 801b96a:	edcd 7a55 	vstr	s15, [sp, #340]	; 0x154
    tmp += input_1[3] * filter[3];
 801b96e:	eddd 7a4a 	vldr	s15, [sp, #296]	; 0x128
 801b972:	eeae 7aa7 	vfma.f32	s14, s29, s15
    tmp += input_1[17] * filter[17];
 801b976:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[18] * filter[18];
 801b97a:	f8dd 4710 	ldr.w	r4, [sp, #1808]	; 0x710
    tmp += input_1[17] * filter[17];
 801b97e:	edcd 7a56 	vstr	s15, [sp, #344]	; 0x158
    tmp += input_1[18] * filter[18];
 801b982:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[19] * filter[19];
 801b986:	f8dd 4714 	ldr.w	r4, [sp, #1812]	; 0x714
    tmp += input_1[18] * filter[18];
 801b98a:	edcd 7a57 	vstr	s15, [sp, #348]	; 0x15c
    tmp += input_1[19] * filter[19];
 801b98e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[4] * filter[4];
 801b992:	eeae 7a01 	vfma.f32	s14, s28, s2
    tmp += input_1[20] * filter[20];
 801b996:	f8dd 4718 	ldr.w	r4, [sp, #1816]	; 0x718
    tmp += input_1[19] * filter[19];
 801b99a:	edcd 7a58 	vstr	s15, [sp, #352]	; 0x160
    tmp += input_1[20] * filter[20];
 801b99e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[21] * filter[21];
 801b9a2:	f8dd 471c 	ldr.w	r4, [sp, #1820]	; 0x71c
    tmp += input_1[20] * filter[20];
 801b9a6:	edcd 7a59 	vstr	s15, [sp, #356]	; 0x164
    tmp += input_1[21] * filter[21];
 801b9aa:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[22] * filter[22];
 801b9ae:	f8dd 4720 	ldr.w	r4, [sp, #1824]	; 0x720
    tmp += input_1[21] * filter[21];
 801b9b2:	edcd 7a5a 	vstr	s15, [sp, #360]	; 0x168
    tmp += input_1[22] * filter[22];
 801b9b6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[4] * filter[4];
 801b9ba:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
    tmp += input_1[22] * filter[22];
 801b9be:	edcd 7a5b 	vstr	s15, [sp, #364]	; 0x16c
    tmp += input_1[4] * filter[4];
 801b9c2:	ed84 1a00 	vstr	s2, [r4]
    tmp += input_1[23] * filter[23];
 801b9c6:	f8dd 4724 	ldr.w	r4, [sp, #1828]	; 0x724
 801b9ca:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[24] * filter[24];
 801b9ce:	f8dd 4878 	ldr.w	r4, [sp, #2168]	; 0x878
    tmp += input_1[23] * filter[23];
 801b9d2:	edcd 7a5c 	vstr	s15, [sp, #368]	; 0x170
    tmp += input_1[24] * filter[24];
 801b9d6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[25] * filter[25];
 801b9da:	f8dd 4728 	ldr.w	r4, [sp, #1832]	; 0x728
    tmp += input_1[24] * filter[24];
 801b9de:	edcd 7a5d 	vstr	s15, [sp, #372]	; 0x174
    tmp += input_1[25] * filter[25];
 801b9e2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[26] * filter[26];
 801b9e6:	f8dd 472c 	ldr.w	r4, [sp, #1836]	; 0x72c
    tmp += input_1[25] * filter[25];
 801b9ea:	edcd 7a5e 	vstr	s15, [sp, #376]	; 0x178
    tmp += input_1[26] * filter[26];
 801b9ee:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[27] * filter[27];
 801b9f2:	f8dd 4730 	ldr.w	r4, [sp, #1840]	; 0x730
    tmp += input_1[26] * filter[26];
 801b9f6:	edcd 7a5f 	vstr	s15, [sp, #380]	; 0x17c
    tmp += input_1[27] * filter[27];
 801b9fa:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[28] * filter[28];
 801b9fe:	f8dd 4734 	ldr.w	r4, [sp, #1844]	; 0x734
    tmp += input_1[27] * filter[27];
 801ba02:	edcd 7a83 	vstr	s15, [sp, #524]	; 0x20c
    tmp += input_1[28] * filter[28];
 801ba06:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[29] * filter[29];
 801ba0a:	f8dd 4738 	ldr.w	r4, [sp, #1848]	; 0x738
    tmp += input_1[28] * filter[28];
 801ba0e:	edcd 7a60 	vstr	s15, [sp, #384]	; 0x180
    tmp += input_1[5] * filter[5];
 801ba12:	eddd 7a4b 	vldr	s15, [sp, #300]	; 0x12c
 801ba16:	eead 7aa7 	vfma.f32	s14, s27, s15
    tmp += input_1[29] * filter[29];
 801ba1a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[30] * filter[30];
 801ba1e:	f8dd 473c 	ldr.w	r4, [sp, #1852]	; 0x73c
    tmp += input_1[29] * filter[29];
 801ba22:	edcd 7a61 	vstr	s15, [sp, #388]	; 0x184
    tmp += input_1[30] * filter[30];
 801ba26:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[31] * filter[31];
 801ba2a:	f8dd 4740 	ldr.w	r4, [sp, #1856]	; 0x740
    tmp += input_1[30] * filter[30];
 801ba2e:	edcd 7a62 	vstr	s15, [sp, #392]	; 0x188
    tmp += input_1[31] * filter[31];
 801ba32:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[32] * filter[32];
 801ba36:	f8dd 487c 	ldr.w	r4, [sp, #2172]	; 0x87c
    tmp += input_1[31] * filter[31];
 801ba3a:	edcd 7a63 	vstr	s15, [sp, #396]	; 0x18c
    tmp += input_1[32] * filter[32];
 801ba3e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[33] * filter[33];
 801ba42:	f8dd 4744 	ldr.w	r4, [sp, #1860]	; 0x744
    tmp += input_1[32] * filter[32];
 801ba46:	edcd 7a64 	vstr	s15, [sp, #400]	; 0x190
    tmp += input_1[33] * filter[33];
 801ba4a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[34] * filter[34];
 801ba4e:	f8dd 4748 	ldr.w	r4, [sp, #1864]	; 0x748
    tmp += input_1[33] * filter[33];
 801ba52:	edcd 7a65 	vstr	s15, [sp, #404]	; 0x194
    tmp += input_1[34] * filter[34];
 801ba56:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[6] * filter[6];
 801ba5a:	ed9d 1a13 	vldr	s2, [sp, #76]	; 0x4c
    tmp += input_1[35] * filter[35];
 801ba5e:	f8dd 4880 	ldr.w	r4, [sp, #2176]	; 0x880
    tmp += input_1[34] * filter[34];
 801ba62:	edcd 7a66 	vstr	s15, [sp, #408]	; 0x198
    tmp += input_1[6] * filter[6];
 801ba66:	eddd 7a4c 	vldr	s15, [sp, #304]	; 0x130
 801ba6a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[35] * filter[35];
 801ba6e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[36] * filter[36];
 801ba72:	f8dd 4884 	ldr.w	r4, [sp, #2180]	; 0x884
    tmp += input_1[35] * filter[35];
 801ba76:	edcd 7a67 	vstr	s15, [sp, #412]	; 0x19c
    tmp += input_1[36] * filter[36];
 801ba7a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[37] * filter[37];
 801ba7e:	f8dd 4888 	ldr.w	r4, [sp, #2184]	; 0x888
    tmp += input_1[36] * filter[36];
 801ba82:	edcd 7a68 	vstr	s15, [sp, #416]	; 0x1a0
    tmp += input_1[37] * filter[37];
 801ba86:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[38] * filter[38];
 801ba8a:	f8dd 488c 	ldr.w	r4, [sp, #2188]	; 0x88c
    tmp += input_1[37] * filter[37];
 801ba8e:	edcd 7a69 	vstr	s15, [sp, #420]	; 0x1a4
    tmp += input_1[38] * filter[38];
 801ba92:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[39] * filter[39];
 801ba96:	f8dd 4890 	ldr.w	r4, [sp, #2192]	; 0x890
    tmp += input_1[38] * filter[38];
 801ba9a:	edcd 7a6a 	vstr	s15, [sp, #424]	; 0x1a8
    tmp += input_1[39] * filter[39];
 801ba9e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[40] * filter[40];
 801baa2:	f8dd 4894 	ldr.w	r4, [sp, #2196]	; 0x894
    tmp += input_1[39] * filter[39];
 801baa6:	edcd 7a6b 	vstr	s15, [sp, #428]	; 0x1ac
    tmp += input_1[40] * filter[40];
 801baaa:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[41] * filter[41];
 801baae:	f8dd 474c 	ldr.w	r4, [sp, #1868]	; 0x74c
    tmp += input_1[40] * filter[40];
 801bab2:	edcd 7a6c 	vstr	s15, [sp, #432]	; 0x1b0
    tmp += input_1[7] * filter[7];
 801bab6:	eddd 7a4d 	vldr	s15, [sp, #308]	; 0x134
 801baba:	eeac 7aa7 	vfma.f32	s14, s25, s15
    tmp += input_1[41] * filter[41];
 801babe:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[42] * filter[42];
 801bac2:	f8dd 4750 	ldr.w	r4, [sp, #1872]	; 0x750
    tmp += input_1[41] * filter[41];
 801bac6:	edcd 7a6d 	vstr	s15, [sp, #436]	; 0x1b4
    tmp += input_1[42] * filter[42];
 801baca:	edd4 7a00 	vldr	s15, [r4]
 801bace:	edcd 7a6e 	vstr	s15, [sp, #440]	; 0x1b8
    tmp += input_1[43] * filter[43];
 801bad2:	f8dd 4754 	ldr.w	r4, [sp, #1876]	; 0x754
 801bad6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[44] * filter[44];
 801bada:	f8dd 4758 	ldr.w	r4, [sp, #1880]	; 0x758
    tmp += input_1[43] * filter[43];
 801bade:	edcd 7a6f 	vstr	s15, [sp, #444]	; 0x1bc
    tmp += input_1[44] * filter[44];
 801bae2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[45] * filter[45];
 801bae6:	f8dd 475c 	ldr.w	r4, [sp, #1884]	; 0x75c
    tmp += input_1[44] * filter[44];
 801baea:	edcd 7a70 	vstr	s15, [sp, #448]	; 0x1c0
    tmp += input_1[45] * filter[45];
 801baee:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[46] * filter[46];
 801baf2:	f8dd 4760 	ldr.w	r4, [sp, #1888]	; 0x760
    tmp += input_1[45] * filter[45];
 801baf6:	edcd 7a71 	vstr	s15, [sp, #452]	; 0x1c4
    tmp += input_1[46] * filter[46];
 801bafa:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[47] * filter[47];
 801bafe:	f8dd 4764 	ldr.w	r4, [sp, #1892]	; 0x764
    tmp += input_1[46] * filter[46];
 801bb02:	edcd 7a72 	vstr	s15, [sp, #456]	; 0x1c8
    tmp += input_1[8] * filter[8];
 801bb06:	eddd 7a4e 	vldr	s15, [sp, #312]	; 0x138
 801bb0a:	eeac 7a27 	vfma.f32	s14, s24, s15
    tmp += input_1[47] * filter[47];
 801bb0e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[48] * filter[48];
 801bb12:	f8dd 4898 	ldr.w	r4, [sp, #2200]	; 0x898
    tmp += input_1[47] * filter[47];
 801bb16:	edcd 7a73 	vstr	s15, [sp, #460]	; 0x1cc
    tmp += input_1[48] * filter[48];
 801bb1a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[49] * filter[49];
 801bb1e:	f8dd 4768 	ldr.w	r4, [sp, #1896]	; 0x768
    tmp += input_1[48] * filter[48];
 801bb22:	edcd 7a74 	vstr	s15, [sp, #464]	; 0x1d0
    tmp += input_1[49] * filter[49];
 801bb26:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[50] * filter[50];
 801bb2a:	f8dd 476c 	ldr.w	r4, [sp, #1900]	; 0x76c
    tmp += input_1[49] * filter[49];
 801bb2e:	edcd 7a75 	vstr	s15, [sp, #468]	; 0x1d4
    tmp += input_1[50] * filter[50];
 801bb32:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[51] * filter[51];
 801bb36:	f8dd 4770 	ldr.w	r4, [sp, #1904]	; 0x770
    tmp += input_1[50] * filter[50];
 801bb3a:	edcd 7a76 	vstr	s15, [sp, #472]	; 0x1d8
    tmp += input_1[51] * filter[51];
 801bb3e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[52] * filter[52];
 801bb42:	f8dd 4774 	ldr.w	r4, [sp, #1908]	; 0x774
    tmp += input_1[51] * filter[51];
 801bb46:	edcd 7a77 	vstr	s15, [sp, #476]	; 0x1dc
    tmp += input_1[52] * filter[52];
 801bb4a:	edd4 7a00 	vldr	s15, [r4]
 801bb4e:	edcd 7a78 	vstr	s15, [sp, #480]	; 0x1e0
    tmp += input_1[9] * filter[9];
 801bb52:	eddd 7a4f 	vldr	s15, [sp, #316]	; 0x13c
    tmp += input_1[53] * filter[53];
 801bb56:	f8dd 4778 	ldr.w	r4, [sp, #1912]	; 0x778
    tmp += input_1[9] * filter[9];
 801bb5a:	eeab 7aa7 	vfma.f32	s14, s23, s15
    tmp += input_1[53] * filter[53];
 801bb5e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[54] * filter[54];
 801bb62:	f8dd 477c 	ldr.w	r4, [sp, #1916]	; 0x77c
    tmp += input_1[53] * filter[53];
 801bb66:	edcd 7a79 	vstr	s15, [sp, #484]	; 0x1e4
    tmp += input_1[54] * filter[54];
 801bb6a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[55] * filter[55];
 801bb6e:	f8dd 4780 	ldr.w	r4, [sp, #1920]	; 0x780
    tmp += input_1[54] * filter[54];
 801bb72:	edcd 7a7a 	vstr	s15, [sp, #488]	; 0x1e8
    tmp += input_1[10] * filter[10];
 801bb76:	eeab 7a0d 	vfma.f32	s14, s22, s26
    tmp += input_1[55] * filter[55];
 801bb7a:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[56] * filter[56];
 801bb7e:	f8dd 489c 	ldr.w	r4, [sp, #2204]	; 0x89c
    tmp += input_1[55] * filter[55];
 801bb82:	edcd 7a7b 	vstr	s15, [sp, #492]	; 0x1ec
    tmp += input_1[56] * filter[56];
 801bb86:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[57] * filter[57];
 801bb8a:	f8dd 4784 	ldr.w	r4, [sp, #1924]	; 0x784
    tmp += input_1[56] * filter[56];
 801bb8e:	edcd 7a7c 	vstr	s15, [sp, #496]	; 0x1f0
    tmp += input_1[57] * filter[57];
 801bb92:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[58] * filter[58];
 801bb96:	f8dd 4788 	ldr.w	r4, [sp, #1928]	; 0x788
    tmp += input_1[57] * filter[57];
 801bb9a:	edcd 7a7d 	vstr	s15, [sp, #500]	; 0x1f4
    tmp += input_1[58] * filter[58];
 801bb9e:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[10] * filter[10];
 801bba2:	f20d 443c 	addw	r4, sp, #1084	; 0x43c
 801bba6:	ed84 da00 	vstr	s26, [r4]
    tmp += input_1[59] * filter[59];
 801bbaa:	f8dd 478c 	ldr.w	r4, [sp, #1932]	; 0x78c
    tmp += input_1[58] * filter[58];
 801bbae:	edcd 7a7e 	vstr	s15, [sp, #504]	; 0x1f8
    tmp += input_1[59] * filter[59];
 801bbb2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[60] * filter[60];
 801bbb6:	f8dd 4790 	ldr.w	r4, [sp, #1936]	; 0x790
    tmp += input_1[59] * filter[59];
 801bbba:	edcd 7a7f 	vstr	s15, [sp, #508]	; 0x1fc
    tmp += input_1[60] * filter[60];
 801bbbe:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[61] * filter[61];
 801bbc2:	f8dd 4794 	ldr.w	r4, [sp, #1940]	; 0x794
    tmp += input_1[60] * filter[60];
 801bbc6:	edcd 7a80 	vstr	s15, [sp, #512]	; 0x200
    tmp += input_1[61] * filter[61];
 801bbca:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[62] * filter[62];
 801bbce:	f8dd 4798 	ldr.w	r4, [sp, #1944]	; 0x798
    tmp += input_1[61] * filter[61];
 801bbd2:	edcd 7a81 	vstr	s15, [sp, #516]	; 0x204
    tmp += input_1[62] * filter[62];
 801bbd6:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[63] * filter[63];
 801bbda:	f8dd 479c 	ldr.w	r4, [sp, #1948]	; 0x79c
    tmp += input_1[62] * filter[62];
 801bbde:	edcd 7a82 	vstr	s15, [sp, #520]	; 0x208
    tmp += input_1[63] * filter[63];
 801bbe2:	edd4 7a00 	vldr	s15, [r4]
    tmp += input_1[27] * filter[27];
 801bbe6:	f50d 6488 	add.w	r4, sp, #1088	; 0x440
    tmp += input_1[16] * filter[16];
 801bbea:	ed9d 1a06 	vldr	s2, [sp, #24]
    tmp += input_1[63] * filter[63];
 801bbee:	eeb0 da67 	vmov.f32	s26, s15
    tmp += input_1[11] * filter[11];
 801bbf2:	eddd 7a50 	vldr	s15, [sp, #320]	; 0x140
 801bbf6:	eeaa 7aa7 	vfma.f32	s14, s21, s15
    tmp += input_1[12] * filter[12];
 801bbfa:	eddd 7a51 	vldr	s15, [sp, #324]	; 0x144
 801bbfe:	eeaa 7a27 	vfma.f32	s14, s20, s15
    tmp += input_1[13] * filter[13];
 801bc02:	eddd 7a52 	vldr	s15, [sp, #328]	; 0x148
 801bc06:	eea9 7aa7 	vfma.f32	s14, s19, s15
    tmp += input_1[14] * filter[14];
 801bc0a:	eddd 7a53 	vldr	s15, [sp, #332]	; 0x14c
 801bc0e:	eea0 7a27 	vfma.f32	s14, s0, s15
    tmp += input_1[15] * filter[15];
 801bc12:	eddd 7a54 	vldr	s15, [sp, #336]	; 0x150
 801bc16:	eea0 7aa7 	vfma.f32	s14, s1, s15
    tmp += input_1[16] * filter[16];
 801bc1a:	eddd 7a55 	vldr	s15, [sp, #340]	; 0x154
 801bc1e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[17] * filter[17];
 801bc22:	eddd 7a56 	vldr	s15, [sp, #344]	; 0x158
 801bc26:	ed9d 1a07 	vldr	s2, [sp, #28]
 801bc2a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[18] * filter[18];
 801bc2e:	eddd 7a57 	vldr	s15, [sp, #348]	; 0x15c
    tmp += input_1[28] * filter[28];
 801bc32:	ed9a 1a1c 	vldr	s2, [sl, #112]	; 0x70
    tmp += input_1[18] * filter[18];
 801bc36:	eea2 7a27 	vfma.f32	s14, s4, s15
    tmp += input_1[19] * filter[19];
 801bc3a:	eddd 7a58 	vldr	s15, [sp, #352]	; 0x160
 801bc3e:	eea2 7aa7 	vfma.f32	s14, s5, s15
    tmp += input_1[20] * filter[20];
 801bc42:	eddd 7a59 	vldr	s15, [sp, #356]	; 0x164
 801bc46:	eea3 7a27 	vfma.f32	s14, s6, s15
    tmp += input_1[21] * filter[21];
 801bc4a:	eddd 7a5a 	vldr	s15, [sp, #360]	; 0x168
 801bc4e:	eea3 7aa7 	vfma.f32	s14, s7, s15
    tmp += input_1[22] * filter[22];
 801bc52:	eddd 7a5b 	vldr	s15, [sp, #364]	; 0x16c
 801bc56:	eea4 7a27 	vfma.f32	s14, s8, s15
    tmp += input_1[23] * filter[23];
 801bc5a:	eddd 7a5c 	vldr	s15, [sp, #368]	; 0x170
 801bc5e:	eea4 7aa7 	vfma.f32	s14, s9, s15
    tmp += input_1[24] * filter[24];
 801bc62:	eddd 7a5d 	vldr	s15, [sp, #372]	; 0x174
 801bc66:	eea5 7a27 	vfma.f32	s14, s10, s15
    tmp += input_1[25] * filter[25];
 801bc6a:	eddd 7a5e 	vldr	s15, [sp, #376]	; 0x178
 801bc6e:	eea5 7aa7 	vfma.f32	s14, s11, s15
    tmp += input_1[26] * filter[26];
 801bc72:	eddd 7a5f 	vldr	s15, [sp, #380]	; 0x17c
 801bc76:	eea6 7a27 	vfma.f32	s14, s12, s15
    tmp += input_1[27] * filter[27];
 801bc7a:	eddd 7a83 	vldr	s15, [sp, #524]	; 0x20c
 801bc7e:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_1[63] * filter[63];
 801bc82:	f20d 4444 	addw	r4, sp, #1092	; 0x444
    tmp += input_1[27] * filter[27];
 801bc86:	eea6 7aa7 	vfma.f32	s14, s13, s15
    tmp += input_1[28] * filter[28];
 801bc8a:	eddd 7a60 	vldr	s15, [sp, #384]	; 0x180
 801bc8e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[29] * filter[29];
 801bc92:	ed9a 1a1d 	vldr	s2, [sl, #116]	; 0x74
 801bc96:	eddd 7a61 	vldr	s15, [sp, #388]	; 0x184
 801bc9a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[30] * filter[30];
 801bc9e:	ed9a 1a1e 	vldr	s2, [sl, #120]	; 0x78
 801bca2:	eddd 7a62 	vldr	s15, [sp, #392]	; 0x188
 801bca6:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[31] * filter[31];
 801bcaa:	ed9a 1a1f 	vldr	s2, [sl, #124]	; 0x7c
 801bcae:	eddd 7a63 	vldr	s15, [sp, #396]	; 0x18c
 801bcb2:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[32] * filter[32];
 801bcb6:	ed9a 1a20 	vldr	s2, [sl, #128]	; 0x80
 801bcba:	eddd 7a64 	vldr	s15, [sp, #400]	; 0x190
 801bcbe:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[33] * filter[33];
 801bcc2:	ed9a 1a21 	vldr	s2, [sl, #132]	; 0x84
 801bcc6:	eddd 7a65 	vldr	s15, [sp, #404]	; 0x194
 801bcca:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[34] * filter[34];
 801bcce:	ed9a 1a22 	vldr	s2, [sl, #136]	; 0x88
 801bcd2:	eddd 7a66 	vldr	s15, [sp, #408]	; 0x198
 801bcd6:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[35] * filter[35];
 801bcda:	ed9a 1a23 	vldr	s2, [sl, #140]	; 0x8c
 801bcde:	eddd 7a67 	vldr	s15, [sp, #412]	; 0x19c
 801bce2:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[36] * filter[36];
 801bce6:	ed9a 1a24 	vldr	s2, [sl, #144]	; 0x90
 801bcea:	eddd 7a68 	vldr	s15, [sp, #416]	; 0x1a0
 801bcee:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[37] * filter[37];
 801bcf2:	ed9a 1a25 	vldr	s2, [sl, #148]	; 0x94
 801bcf6:	eddd 7a69 	vldr	s15, [sp, #420]	; 0x1a4
 801bcfa:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[38] * filter[38];
 801bcfe:	ed9a 1a26 	vldr	s2, [sl, #152]	; 0x98
 801bd02:	eddd 7a6a 	vldr	s15, [sp, #424]	; 0x1a8
 801bd06:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[39] * filter[39];
 801bd0a:	ed9a 1a27 	vldr	s2, [sl, #156]	; 0x9c
 801bd0e:	eddd 7a6b 	vldr	s15, [sp, #428]	; 0x1ac
 801bd12:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[40] * filter[40];
 801bd16:	ed9a 1a28 	vldr	s2, [sl, #160]	; 0xa0
 801bd1a:	eddd 7a6c 	vldr	s15, [sp, #432]	; 0x1b0
 801bd1e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[41] * filter[41];
 801bd22:	ed9a 1a29 	vldr	s2, [sl, #164]	; 0xa4
 801bd26:	eddd 7a6d 	vldr	s15, [sp, #436]	; 0x1b4
 801bd2a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[42] * filter[42];
 801bd2e:	ed9a 1a2a 	vldr	s2, [sl, #168]	; 0xa8
 801bd32:	eddd 7a6e 	vldr	s15, [sp, #440]	; 0x1b8
 801bd36:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[43] * filter[43];
 801bd3a:	ed9a 1a2b 	vldr	s2, [sl, #172]	; 0xac
 801bd3e:	eddd 7a6f 	vldr	s15, [sp, #444]	; 0x1bc
 801bd42:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[44] * filter[44];
 801bd46:	ed9a 1a2c 	vldr	s2, [sl, #176]	; 0xb0
 801bd4a:	eddd 7a70 	vldr	s15, [sp, #448]	; 0x1c0
 801bd4e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[45] * filter[45];
 801bd52:	ed9a 1a2d 	vldr	s2, [sl, #180]	; 0xb4
 801bd56:	eddd 7a71 	vldr	s15, [sp, #452]	; 0x1c4
 801bd5a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[46] * filter[46];
 801bd5e:	ed9a 1a2e 	vldr	s2, [sl, #184]	; 0xb8
 801bd62:	eddd 7a72 	vldr	s15, [sp, #456]	; 0x1c8
 801bd66:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[47] * filter[47];
 801bd6a:	ed9a 1a2f 	vldr	s2, [sl, #188]	; 0xbc
 801bd6e:	eddd 7a73 	vldr	s15, [sp, #460]	; 0x1cc
 801bd72:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[48] * filter[48];
 801bd76:	ed9a 1a30 	vldr	s2, [sl, #192]	; 0xc0
 801bd7a:	eddd 7a74 	vldr	s15, [sp, #464]	; 0x1d0
 801bd7e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[49] * filter[49];
 801bd82:	ed9a 1a31 	vldr	s2, [sl, #196]	; 0xc4
 801bd86:	eddd 7a75 	vldr	s15, [sp, #468]	; 0x1d4
    tmp += input_1[63] * filter[63];
 801bd8a:	ed84 da00 	vstr	s26, [r4]
    *sum_1 += tmp;
 801bd8e:	f50d 6415 	add.w	r4, sp, #2384	; 0x950
    tmp += input_1[49] * filter[49];
 801bd92:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[50] * filter[50];
 801bd96:	ed9a 1a32 	vldr	s2, [sl, #200]	; 0xc8
 801bd9a:	eddd 7a76 	vldr	s15, [sp, #472]	; 0x1d8
 801bd9e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[51] * filter[51];
 801bda2:	ed9a 1a33 	vldr	s2, [sl, #204]	; 0xcc
 801bda6:	eddd 7a77 	vldr	s15, [sp, #476]	; 0x1dc
 801bdaa:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[52] * filter[52];
 801bdae:	ed9a 1a34 	vldr	s2, [sl, #208]	; 0xd0
 801bdb2:	eddd 7a78 	vldr	s15, [sp, #480]	; 0x1e0
 801bdb6:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[53] * filter[53];
 801bdba:	ed9a 1a35 	vldr	s2, [sl, #212]	; 0xd4
 801bdbe:	eddd 7a79 	vldr	s15, [sp, #484]	; 0x1e4
 801bdc2:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[54] * filter[54];
 801bdc6:	ed9a 1a36 	vldr	s2, [sl, #216]	; 0xd8
 801bdca:	eddd 7a7a 	vldr	s15, [sp, #488]	; 0x1e8
 801bdce:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[55] * filter[55];
 801bdd2:	ed9a 1a37 	vldr	s2, [sl, #220]	; 0xdc
 801bdd6:	eddd 7a7b 	vldr	s15, [sp, #492]	; 0x1ec
 801bdda:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[56] * filter[56];
 801bdde:	ed9a 1a38 	vldr	s2, [sl, #224]	; 0xe0
 801bde2:	eddd 7a7c 	vldr	s15, [sp, #496]	; 0x1f0
 801bde6:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[57] * filter[57];
 801bdea:	ed9a 1a39 	vldr	s2, [sl, #228]	; 0xe4
 801bdee:	eddd 7a7d 	vldr	s15, [sp, #500]	; 0x1f4
 801bdf2:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[58] * filter[58];
 801bdf6:	ed9a 1a3a 	vldr	s2, [sl, #232]	; 0xe8
 801bdfa:	eddd 7a7e 	vldr	s15, [sp, #504]	; 0x1f8
 801bdfe:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[59] * filter[59];
 801be02:	ed9a 1a3b 	vldr	s2, [sl, #236]	; 0xec
 801be06:	eddd 7a7f 	vldr	s15, [sp, #508]	; 0x1fc
 801be0a:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[60] * filter[60];
 801be0e:	ed9a 1a3c 	vldr	s2, [sl, #240]	; 0xf0
 801be12:	eddd 7a80 	vldr	s15, [sp, #512]	; 0x200
 801be16:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[61] * filter[61];
 801be1a:	ed9a 1a3d 	vldr	s2, [sl, #244]	; 0xf4
 801be1e:	eddd 7a81 	vldr	s15, [sp, #516]	; 0x204
 801be22:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[62] * filter[62];
 801be26:	ed9a 1a3e 	vldr	s2, [sl, #248]	; 0xf8
 801be2a:	eddd 7a82 	vldr	s15, [sp, #520]	; 0x208
 801be2e:	eea1 7a27 	vfma.f32	s14, s2, s15
    tmp += input_1[63] * filter[63];
 801be32:	ed9a 1a3f 	vldr	s2, [sl, #252]	; 0xfc
 801be36:	eea1 7a0d 	vfma.f32	s14, s2, s26
    *sum_1 += tmp;
 801be3a:	ed84 7a00 	vstr	s14, [r4]
    tmp += input_2[1] * filter[1];
 801be3e:	f8dd 47a0 	ldr.w	r4, [sp, #1952]	; 0x7a0
 801be42:	ed94 7a00 	vldr	s14, [r4]
 801be46:	f20d 444c 	addw	r4, sp, #1100	; 0x44c
    tmp += input_2[0] * filter[0];
 801be4a:	f8dd 68a0 	ldr.w	r6, [sp, #2208]	; 0x8a0
    tmp += input_2[1] * filter[1];
 801be4e:	ed84 7a00 	vstr	s14, [r4]
    tmp += input_2[2] * filter[2];
 801be52:	f8dd 47a4 	ldr.w	r4, [sp, #1956]	; 0x7a4
    tmp += input_2[0] * filter[0];
 801be56:	edd6 7a00 	vldr	s15, [r6]
    tmp += input_2[2] * filter[2];
 801be5a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[3] * filter[3];
 801be5e:	f8dd 4470 	ldr.w	r4, [sp, #1136]	; 0x470
    tmp += input_2[2] * filter[2];
 801be62:	ed8d 1a83 	vstr	s2, [sp, #524]	; 0x20c
    tmp += input_2[3] * filter[3];
 801be66:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[4] * filter[4];
 801be6a:	f8dd 4474 	ldr.w	r4, [sp, #1140]	; 0x474
    tmp += input_2[3] * filter[3];
 801be6e:	ed8d 1a84 	vstr	s2, [sp, #528]	; 0x210
    tmp += input_2[4] * filter[4];
 801be72:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[1] * filter[1];
 801be76:	f50d 6489 	add.w	r4, sp, #1096	; 0x448
 801be7a:	ed9d da12 	vldr	s26, [sp, #72]	; 0x48
 801be7e:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_2[5] * filter[5];
 801be82:	f8dd 4478 	ldr.w	r4, [sp, #1144]	; 0x478
    tmp += input_2[1] * filter[1];
 801be86:	ee2d 7a07 	vmul.f32	s14, s26, s14
    tmp += input_2[4] * filter[4];
 801be8a:	eeb0 da41 	vmov.f32	s26, s2
    tmp += input_2[5] * filter[5];
 801be8e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[6] * filter[6];
 801be92:	f8dd 447c 	ldr.w	r4, [sp, #1148]	; 0x47c
    tmp += input_2[1] * filter[1];
 801be96:	eeaf 7aa7 	vfma.f32	s14, s31, s15
    tmp += input_2[5] * filter[5];
 801be9a:	eef0 7a41 	vmov.f32	s15, s2
    tmp += input_2[6] * filter[6];
 801be9e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[7] * filter[7];
 801bea2:	f8dd 4480 	ldr.w	r4, [sp, #1152]	; 0x480
    tmp += input_2[6] * filter[6];
 801bea6:	ed8d 1a85 	vstr	s2, [sp, #532]	; 0x214
    tmp += input_2[7] * filter[7];
 801beaa:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[8] * filter[8];
 801beae:	f8dd 47e4 	ldr.w	r4, [sp, #2020]	; 0x7e4
    tmp += input_2[7] * filter[7];
 801beb2:	ed8d 1a86 	vstr	s2, [sp, #536]	; 0x218
    tmp += input_2[8] * filter[8];
 801beb6:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[9] * filter[9];
 801beba:	f8dd 4484 	ldr.w	r4, [sp, #1156]	; 0x484
    tmp += input_2[8] * filter[8];
 801bebe:	ed8d 1a87 	vstr	s2, [sp, #540]	; 0x21c
    tmp += input_2[9] * filter[9];
 801bec2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[10] * filter[10];
 801bec6:	f8dd 4488 	ldr.w	r4, [sp, #1160]	; 0x488
    tmp += input_2[9] * filter[9];
 801beca:	ed8d 1a88 	vstr	s2, [sp, #544]	; 0x220
    tmp += input_2[10] * filter[10];
 801bece:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[11] * filter[11];
 801bed2:	f8dd 448c 	ldr.w	r4, [sp, #1164]	; 0x48c
    tmp += input_2[10] * filter[10];
 801bed6:	ed8d 1a89 	vstr	s2, [sp, #548]	; 0x224
    tmp += input_2[2] * filter[2];
 801beda:	ed9d 1a83 	vldr	s2, [sp, #524]	; 0x20c
 801bede:	eeaf 7a01 	vfma.f32	s14, s30, s2
    tmp += input_2[11] * filter[11];
 801bee2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[12] * filter[12];
 801bee6:	f8dd 4490 	ldr.w	r4, [sp, #1168]	; 0x490
    tmp += input_2[11] * filter[11];
 801beea:	ed8d 1a8a 	vstr	s2, [sp, #552]	; 0x228
    tmp += input_2[12] * filter[12];
 801beee:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[13] * filter[13];
 801bef2:	f8dd 4494 	ldr.w	r4, [sp, #1172]	; 0x494
    tmp += input_2[12] * filter[12];
 801bef6:	ed8d 1a8b 	vstr	s2, [sp, #556]	; 0x22c
    tmp += input_2[13] * filter[13];
 801befa:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[14] * filter[14];
 801befe:	f8dd 4498 	ldr.w	r4, [sp, #1176]	; 0x498
    tmp += input_2[13] * filter[13];
 801bf02:	ed8d 1a8c 	vstr	s2, [sp, #560]	; 0x230
    tmp += input_2[14] * filter[14];
 801bf06:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[15] * filter[15];
 801bf0a:	f8dd 449c 	ldr.w	r4, [sp, #1180]	; 0x49c
    tmp += input_2[14] * filter[14];
 801bf0e:	ed8d 1a8d 	vstr	s2, [sp, #564]	; 0x234
    tmp += input_2[15] * filter[15];
 801bf12:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[16] * filter[16];
 801bf16:	f8dd 47e8 	ldr.w	r4, [sp, #2024]	; 0x7e8
    tmp += input_2[15] * filter[15];
 801bf1a:	ed8d 1a8e 	vstr	s2, [sp, #568]	; 0x238
    tmp += input_2[16] * filter[16];
 801bf1e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[17] * filter[17];
 801bf22:	f8dd 44a0 	ldr.w	r4, [sp, #1184]	; 0x4a0
    tmp += input_2[16] * filter[16];
 801bf26:	ed8d 1a8f 	vstr	s2, [sp, #572]	; 0x23c
    tmp += input_2[3] * filter[3];
 801bf2a:	ed9d 1a84 	vldr	s2, [sp, #528]	; 0x210
 801bf2e:	eeae 7a81 	vfma.f32	s14, s29, s2
    tmp += input_2[17] * filter[17];
 801bf32:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[18] * filter[18];
 801bf36:	f8dd 44a4 	ldr.w	r4, [sp, #1188]	; 0x4a4
    tmp += input_2[17] * filter[17];
 801bf3a:	ed8d 1a90 	vstr	s2, [sp, #576]	; 0x240
    tmp += input_2[18] * filter[18];
 801bf3e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[19] * filter[19];
 801bf42:	f8dd 44a8 	ldr.w	r4, [sp, #1192]	; 0x4a8
    tmp += input_2[18] * filter[18];
 801bf46:	ed8d 1a91 	vstr	s2, [sp, #580]	; 0x244
    tmp += input_2[19] * filter[19];
 801bf4a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[4] * filter[4];
 801bf4e:	eeae 7a0d 	vfma.f32	s14, s28, s26
    tmp += input_2[20] * filter[20];
 801bf52:	f8dd 44ac 	ldr.w	r4, [sp, #1196]	; 0x4ac
    tmp += input_2[19] * filter[19];
 801bf56:	ed8d 1a92 	vstr	s2, [sp, #584]	; 0x248
    tmp += input_2[20] * filter[20];
 801bf5a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[21] * filter[21];
 801bf5e:	f8dd 44b0 	ldr.w	r4, [sp, #1200]	; 0x4b0
    tmp += input_2[20] * filter[20];
 801bf62:	ed8d 1a93 	vstr	s2, [sp, #588]	; 0x24c
    tmp += input_2[21] * filter[21];
 801bf66:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[5] * filter[5];
 801bf6a:	eead 7aa7 	vfma.f32	s14, s27, s15
    tmp += input_2[21] * filter[21];
 801bf6e:	ed8d 1a94 	vstr	s2, [sp, #592]	; 0x250
    tmp += input_2[22] * filter[22];
 801bf72:	f8dd 44b4 	ldr.w	r4, [sp, #1204]	; 0x4b4
 801bf76:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[4] * filter[4];
 801bf7a:	f50d 648a 	add.w	r4, sp, #1104	; 0x450
 801bf7e:	ed84 da00 	vstr	s26, [r4]
    tmp += input_2[23] * filter[23];
 801bf82:	f8dd 47ec 	ldr.w	r4, [sp, #2028]	; 0x7ec
    tmp += input_2[22] * filter[22];
 801bf86:	ed8d 1a95 	vstr	s2, [sp, #596]	; 0x254
    tmp += input_2[23] * filter[23];
 801bf8a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[24] * filter[24];
 801bf8e:	f8dd 47f0 	ldr.w	r4, [sp, #2032]	; 0x7f0
    tmp += input_2[23] * filter[23];
 801bf92:	ed8d 1a96 	vstr	s2, [sp, #600]	; 0x258
    tmp += input_2[24] * filter[24];
 801bf96:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[25] * filter[25];
 801bf9a:	f8dd 47f4 	ldr.w	r4, [sp, #2036]	; 0x7f4
    tmp += input_2[24] * filter[24];
 801bf9e:	ed8d 1a97 	vstr	s2, [sp, #604]	; 0x25c
    tmp += input_2[25] * filter[25];
 801bfa2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[26] * filter[26];
 801bfa6:	f8dd 47f8 	ldr.w	r4, [sp, #2040]	; 0x7f8
    tmp += input_2[25] * filter[25];
 801bfaa:	ed8d 1a98 	vstr	s2, [sp, #608]	; 0x260
    tmp += input_2[26] * filter[26];
 801bfae:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[27] * filter[27];
 801bfb2:	f8dd 47fc 	ldr.w	r4, [sp, #2044]	; 0x7fc
    tmp += input_2[26] * filter[26];
 801bfb6:	ed8d 1a99 	vstr	s2, [sp, #612]	; 0x264
    tmp += input_2[27] * filter[27];
 801bfba:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[28] * filter[28];
 801bfbe:	f8dd 4800 	ldr.w	r4, [sp, #2048]	; 0x800
    tmp += input_2[27] * filter[27];
 801bfc2:	eeb0 da41 	vmov.f32	s26, s2
    tmp += input_2[28] * filter[28];
 801bfc6:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[5] * filter[5];
 801bfca:	f20d 4454 	addw	r4, sp, #1108	; 0x454
 801bfce:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_2[29] * filter[29];
 801bfd2:	f8dd 4804 	ldr.w	r4, [sp, #2052]	; 0x804
    tmp += input_2[28] * filter[28];
 801bfd6:	ed8d 1a9a 	vstr	s2, [sp, #616]	; 0x268
    tmp += input_2[29] * filter[29];
 801bfda:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[30] * filter[30];
 801bfde:	f8dd 44b8 	ldr.w	r4, [sp, #1208]	; 0x4b8
    tmp += input_2[29] * filter[29];
 801bfe2:	ed8d 1abd 	vstr	s2, [sp, #756]	; 0x2f4
    tmp += input_2[30] * filter[30];
 801bfe6:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[31] * filter[31];
 801bfea:	f8dd 44bc 	ldr.w	r4, [sp, #1212]	; 0x4bc
    tmp += input_2[30] * filter[30];
 801bfee:	ed8d 1a9b 	vstr	s2, [sp, #620]	; 0x26c
    tmp += input_2[31] * filter[31];
 801bff2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[32] * filter[32];
 801bff6:	f8dd 4808 	ldr.w	r4, [sp, #2056]	; 0x808
    tmp += input_2[31] * filter[31];
 801bffa:	ed8d 1a9c 	vstr	s2, [sp, #624]	; 0x270
    tmp += input_2[32] * filter[32];
 801bffe:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[33] * filter[33];
 801c002:	f8dd 44c0 	ldr.w	r4, [sp, #1216]	; 0x4c0
    tmp += input_2[32] * filter[32];
 801c006:	ed8d 1a9d 	vstr	s2, [sp, #628]	; 0x274
    tmp += input_2[33] * filter[33];
 801c00a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[34] * filter[34];
 801c00e:	f8dd 44c4 	ldr.w	r4, [sp, #1220]	; 0x4c4
    tmp += input_2[33] * filter[33];
 801c012:	ed8d 1a9e 	vstr	s2, [sp, #632]	; 0x278
    tmp += input_2[34] * filter[34];
 801c016:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[6] * filter[6];
 801c01a:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
    tmp += input_2[35] * filter[35];
 801c01e:	f8dd 44c8 	ldr.w	r4, [sp, #1224]	; 0x4c8
    tmp += input_2[34] * filter[34];
 801c022:	ed8d 1a9f 	vstr	s2, [sp, #636]	; 0x27c
    tmp += input_2[6] * filter[6];
 801c026:	ed9d 1a85 	vldr	s2, [sp, #532]	; 0x214
 801c02a:	eea7 7a81 	vfma.f32	s14, s15, s2
    tmp += input_2[35] * filter[35];
 801c02e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[36] * filter[36];
 801c032:	f8dd 44cc 	ldr.w	r4, [sp, #1228]	; 0x4cc
    tmp += input_2[35] * filter[35];
 801c036:	ed8d 1aa0 	vstr	s2, [sp, #640]	; 0x280
    tmp += input_2[36] * filter[36];
 801c03a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[37] * filter[37];
 801c03e:	f8dd 44d0 	ldr.w	r4, [sp, #1232]	; 0x4d0
    tmp += input_2[36] * filter[36];
 801c042:	ed8d 1aa1 	vstr	s2, [sp, #644]	; 0x284
    tmp += input_2[37] * filter[37];
 801c046:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[38] * filter[38];
 801c04a:	f8dd 44d4 	ldr.w	r4, [sp, #1236]	; 0x4d4
    tmp += input_2[37] * filter[37];
 801c04e:	ed8d 1aa2 	vstr	s2, [sp, #648]	; 0x288
    tmp += input_2[38] * filter[38];
 801c052:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[39] * filter[39];
 801c056:	f8dd 44d8 	ldr.w	r4, [sp, #1240]	; 0x4d8
    tmp += input_2[38] * filter[38];
 801c05a:	ed8d 1aa3 	vstr	s2, [sp, #652]	; 0x28c
    tmp += input_2[39] * filter[39];
 801c05e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[40] * filter[40];
 801c062:	f8dd 480c 	ldr.w	r4, [sp, #2060]	; 0x80c
    tmp += input_2[39] * filter[39];
 801c066:	ed8d 1aa4 	vstr	s2, [sp, #656]	; 0x290
    tmp += input_2[40] * filter[40];
 801c06a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[41] * filter[41];
 801c06e:	f8dd 44dc 	ldr.w	r4, [sp, #1244]	; 0x4dc
    tmp += input_2[40] * filter[40];
 801c072:	ed8d 1aa5 	vstr	s2, [sp, #660]	; 0x294
    tmp += input_2[7] * filter[7];
 801c076:	ed9d 1a86 	vldr	s2, [sp, #536]	; 0x218
 801c07a:	eeac 7a81 	vfma.f32	s14, s25, s2
    tmp += input_2[41] * filter[41];
 801c07e:	ed94 1a00 	vldr	s2, [r4]
 801c082:	ed8d 1aa6 	vstr	s2, [sp, #664]	; 0x298
    tmp += input_2[42] * filter[42];
 801c086:	f8dd 44e0 	ldr.w	r4, [sp, #1248]	; 0x4e0
 801c08a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[43] * filter[43];
 801c08e:	f8dd 44e4 	ldr.w	r4, [sp, #1252]	; 0x4e4
    tmp += input_2[42] * filter[42];
 801c092:	ed8d 1aa7 	vstr	s2, [sp, #668]	; 0x29c
    tmp += input_2[43] * filter[43];
 801c096:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[44] * filter[44];
 801c09a:	f8dd 44e8 	ldr.w	r4, [sp, #1256]	; 0x4e8
    tmp += input_2[43] * filter[43];
 801c09e:	ed8d 1aa8 	vstr	s2, [sp, #672]	; 0x2a0
    tmp += input_2[44] * filter[44];
 801c0a2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[45] * filter[45];
 801c0a6:	f8dd 44ec 	ldr.w	r4, [sp, #1260]	; 0x4ec
    tmp += input_2[44] * filter[44];
 801c0aa:	ed8d 1aa9 	vstr	s2, [sp, #676]	; 0x2a4
    tmp += input_2[45] * filter[45];
 801c0ae:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[46] * filter[46];
 801c0b2:	f8dd 44f0 	ldr.w	r4, [sp, #1264]	; 0x4f0
    tmp += input_2[45] * filter[45];
 801c0b6:	ed8d 1aaa 	vstr	s2, [sp, #680]	; 0x2a8
    tmp += input_2[46] * filter[46];
 801c0ba:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[47] * filter[47];
 801c0be:	f8dd 44f4 	ldr.w	r4, [sp, #1268]	; 0x4f4
    tmp += input_2[46] * filter[46];
 801c0c2:	ed8d 1aab 	vstr	s2, [sp, #684]	; 0x2ac
    tmp += input_2[8] * filter[8];
 801c0c6:	ed9d 1a87 	vldr	s2, [sp, #540]	; 0x21c
 801c0ca:	eeac 7a01 	vfma.f32	s14, s24, s2
    tmp += input_2[47] * filter[47];
 801c0ce:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[48] * filter[48];
 801c0d2:	f8dd 4810 	ldr.w	r4, [sp, #2064]	; 0x810
    tmp += input_2[47] * filter[47];
 801c0d6:	ed8d 1aac 	vstr	s2, [sp, #688]	; 0x2b0
    tmp += input_2[48] * filter[48];
 801c0da:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[49] * filter[49];
 801c0de:	f8dd 44f8 	ldr.w	r4, [sp, #1272]	; 0x4f8
    tmp += input_2[48] * filter[48];
 801c0e2:	ed8d 1aad 	vstr	s2, [sp, #692]	; 0x2b4
    tmp += input_2[49] * filter[49];
 801c0e6:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[50] * filter[50];
 801c0ea:	f8dd 44fc 	ldr.w	r4, [sp, #1276]	; 0x4fc
    tmp += input_2[49] * filter[49];
 801c0ee:	ed8d 1aae 	vstr	s2, [sp, #696]	; 0x2b8
    tmp += input_2[50] * filter[50];
 801c0f2:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[51] * filter[51];
 801c0f6:	f8dd 4500 	ldr.w	r4, [sp, #1280]	; 0x500
    tmp += input_2[50] * filter[50];
 801c0fa:	ed8d 1aaf 	vstr	s2, [sp, #700]	; 0x2bc
    tmp += input_2[51] * filter[51];
 801c0fe:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[52] * filter[52];
 801c102:	f8dd 4504 	ldr.w	r4, [sp, #1284]	; 0x504
    tmp += input_2[51] * filter[51];
 801c106:	ed8d 1ab0 	vstr	s2, [sp, #704]	; 0x2c0
    tmp += input_2[52] * filter[52];
 801c10a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[53] * filter[53];
 801c10e:	f8dd 4508 	ldr.w	r4, [sp, #1288]	; 0x508
    tmp += input_2[52] * filter[52];
 801c112:	ed8d 1ab1 	vstr	s2, [sp, #708]	; 0x2c4
    tmp += input_2[9] * filter[9];
 801c116:	ed9d 1a88 	vldr	s2, [sp, #544]	; 0x220
 801c11a:	eeab 7a81 	vfma.f32	s14, s23, s2
    tmp += input_2[53] * filter[53];
 801c11e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[54] * filter[54];
 801c122:	f8dd 450c 	ldr.w	r4, [sp, #1292]	; 0x50c
    tmp += input_2[53] * filter[53];
 801c126:	ed8d 1ab2 	vstr	s2, [sp, #712]	; 0x2c8
    tmp += input_2[54] * filter[54];
 801c12a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[55] * filter[55];
 801c12e:	f8dd 4510 	ldr.w	r4, [sp, #1296]	; 0x510
    tmp += input_2[54] * filter[54];
 801c132:	ed8d 1ab3 	vstr	s2, [sp, #716]	; 0x2cc
    tmp += input_2[55] * filter[55];
 801c136:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[56] * filter[56];
 801c13a:	f8dd 4814 	ldr.w	r4, [sp, #2068]	; 0x814
    tmp += input_2[55] * filter[55];
 801c13e:	ed8d 1ab4 	vstr	s2, [sp, #720]	; 0x2d0
    tmp += input_2[56] * filter[56];
 801c142:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[57] * filter[57];
 801c146:	f8dd 4514 	ldr.w	r4, [sp, #1300]	; 0x514
    tmp += input_2[56] * filter[56];
 801c14a:	ed8d 1ab5 	vstr	s2, [sp, #724]	; 0x2d4
    tmp += input_2[57] * filter[57];
 801c14e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[58] * filter[58];
 801c152:	f8dd 4518 	ldr.w	r4, [sp, #1304]	; 0x518
    tmp += input_2[57] * filter[57];
 801c156:	ed8d 1ab6 	vstr	s2, [sp, #728]	; 0x2d8
    tmp += input_2[58] * filter[58];
 801c15a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[59] * filter[59];
 801c15e:	f8dd 451c 	ldr.w	r4, [sp, #1308]	; 0x51c
    tmp += input_2[58] * filter[58];
 801c162:	ed8d 1ab7 	vstr	s2, [sp, #732]	; 0x2dc
    tmp += input_2[10] * filter[10];
 801c166:	ed9d 1a89 	vldr	s2, [sp, #548]	; 0x224
 801c16a:	eeab 7a01 	vfma.f32	s14, s22, s2
    tmp += input_2[59] * filter[59];
 801c16e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[60] * filter[60];
 801c172:	f8dd 4520 	ldr.w	r4, [sp, #1312]	; 0x520
    tmp += input_2[59] * filter[59];
 801c176:	ed8d 1ab8 	vstr	s2, [sp, #736]	; 0x2e0
    tmp += input_2[60] * filter[60];
 801c17a:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[61] * filter[61];
 801c17e:	f8dd 4524 	ldr.w	r4, [sp, #1316]	; 0x524
    tmp += input_2[60] * filter[60];
 801c182:	ed8d 1ab9 	vstr	s2, [sp, #740]	; 0x2e4
    tmp += input_2[61] * filter[61];
 801c186:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[62] * filter[62];
 801c18a:	f8dd 4528 	ldr.w	r4, [sp, #1320]	; 0x528
    tmp += input_2[61] * filter[61];
 801c18e:	ed8d 1aba 	vstr	s2, [sp, #744]	; 0x2e8
    tmp += input_2[62] * filter[62];
 801c192:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[63] * filter[63];
 801c196:	f8dd 452c 	ldr.w	r4, [sp, #1324]	; 0x52c
    tmp += input_2[62] * filter[62];
 801c19a:	ed8d 1abb 	vstr	s2, [sp, #748]	; 0x2ec
    tmp += input_2[63] * filter[63];
 801c19e:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_2[27] * filter[27];
 801c1a2:	f50d 648b 	add.w	r4, sp, #1112	; 0x458
    tmp += input_2[16] * filter[16];
 801c1a6:	eddd 7a06 	vldr	s15, [sp, #24]
    tmp += input_2[63] * filter[63];
 801c1aa:	ed8d 1abc 	vstr	s2, [sp, #752]	; 0x2f0
    tmp += input_2[11] * filter[11];
 801c1ae:	ed9d 1a8a 	vldr	s2, [sp, #552]	; 0x228
    tmp += input_2[27] * filter[27];
 801c1b2:	ed84 da00 	vstr	s26, [r4]
    tmp += input_2[29] * filter[29];
 801c1b6:	f20d 445c 	addw	r4, sp, #1116	; 0x45c
    tmp += input_2[11] * filter[11];
 801c1ba:	eeaa 7a81 	vfma.f32	s14, s21, s2
    tmp += input_2[12] * filter[12];
 801c1be:	ed9d 1a8b 	vldr	s2, [sp, #556]	; 0x22c
 801c1c2:	eeaa 7a01 	vfma.f32	s14, s20, s2
    tmp += input_2[13] * filter[13];
 801c1c6:	ed9d 1a8c 	vldr	s2, [sp, #560]	; 0x230
 801c1ca:	eea9 7a81 	vfma.f32	s14, s19, s2
    tmp += input_2[14] * filter[14];
 801c1ce:	ed9d 1a8d 	vldr	s2, [sp, #564]	; 0x234
 801c1d2:	eea0 7a01 	vfma.f32	s14, s0, s2
    tmp += input_2[15] * filter[15];
 801c1d6:	ed9d 1a8e 	vldr	s2, [sp, #568]	; 0x238
 801c1da:	eea0 7a81 	vfma.f32	s14, s1, s2
    tmp += input_2[16] * filter[16];
 801c1de:	ed9d 1a8f 	vldr	s2, [sp, #572]	; 0x23c
 801c1e2:	eea7 7a81 	vfma.f32	s14, s15, s2
    tmp += input_2[17] * filter[17];
 801c1e6:	ed9d 1a90 	vldr	s2, [sp, #576]	; 0x240
 801c1ea:	eddd 7a07 	vldr	s15, [sp, #28]
 801c1ee:	eea7 7a81 	vfma.f32	s14, s15, s2
    tmp += input_2[18] * filter[18];
 801c1f2:	ed9d 1a91 	vldr	s2, [sp, #580]	; 0x244
    tmp += input_2[29] * filter[29];
 801c1f6:	eddd 7abd 	vldr	s15, [sp, #756]	; 0x2f4
 801c1fa:	edc4 7a00 	vstr	s15, [r4]
    *sum_2 += tmp;
 801c1fe:	f50d 6419 	add.w	r4, sp, #2448	; 0x990
    tmp += input_2[18] * filter[18];
 801c202:	eea2 7a01 	vfma.f32	s14, s4, s2
    tmp += input_2[19] * filter[19];
 801c206:	ed9d 1a92 	vldr	s2, [sp, #584]	; 0x248
 801c20a:	eea2 7a81 	vfma.f32	s14, s5, s2
    tmp += input_2[20] * filter[20];
 801c20e:	ed9d 1a93 	vldr	s2, [sp, #588]	; 0x24c
 801c212:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[21] * filter[21];
 801c216:	ed9d 1a94 	vldr	s2, [sp, #592]	; 0x250
 801c21a:	eea3 7a81 	vfma.f32	s14, s7, s2
    tmp += input_2[22] * filter[22];
 801c21e:	ed9d 1a95 	vldr	s2, [sp, #596]	; 0x254
 801c222:	eea4 7a01 	vfma.f32	s14, s8, s2
    tmp += input_2[23] * filter[23];
 801c226:	ed9d 1a96 	vldr	s2, [sp, #600]	; 0x258
 801c22a:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[24] * filter[24];
 801c22e:	ed9d 1a97 	vldr	s2, [sp, #604]	; 0x25c
 801c232:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[25] * filter[25];
 801c236:	ed9d 1a98 	vldr	s2, [sp, #608]	; 0x260
 801c23a:	eea5 7a81 	vfma.f32	s14, s11, s2
    tmp += input_2[26] * filter[26];
 801c23e:	ed9d 1a99 	vldr	s2, [sp, #612]	; 0x264
 801c242:	eea6 7a01 	vfma.f32	s14, s12, s2
    tmp += input_2[28] * filter[28];
 801c246:	ed9d 1a9a 	vldr	s2, [sp, #616]	; 0x268
    tmp += input_2[27] * filter[27];
 801c24a:	eea6 7a8d 	vfma.f32	s14, s13, s26
    tmp += input_2[28] * filter[28];
 801c24e:	ed9a da1c 	vldr	s26, [sl, #112]	; 0x70
 801c252:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[29] * filter[29];
 801c256:	ed9a da1d 	vldr	s26, [sl, #116]	; 0x74
    tmp += input_2[30] * filter[30];
 801c25a:	ed9d 1a9b 	vldr	s2, [sp, #620]	; 0x26c
    tmp += input_2[29] * filter[29];
 801c25e:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[30] * filter[30];
 801c262:	ed9a da1e 	vldr	s26, [sl, #120]	; 0x78
 801c266:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[31] * filter[31];
 801c26a:	ed9a da1f 	vldr	s26, [sl, #124]	; 0x7c
 801c26e:	ed9d 1a9c 	vldr	s2, [sp, #624]	; 0x270
 801c272:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[32] * filter[32];
 801c276:	ed9a da20 	vldr	s26, [sl, #128]	; 0x80
 801c27a:	ed9d 1a9d 	vldr	s2, [sp, #628]	; 0x274
 801c27e:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[33] * filter[33];
 801c282:	ed9a da21 	vldr	s26, [sl, #132]	; 0x84
 801c286:	ed9d 1a9e 	vldr	s2, [sp, #632]	; 0x278
 801c28a:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[34] * filter[34];
 801c28e:	ed9a da22 	vldr	s26, [sl, #136]	; 0x88
 801c292:	ed9d 1a9f 	vldr	s2, [sp, #636]	; 0x27c
 801c296:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[35] * filter[35];
 801c29a:	ed9a da23 	vldr	s26, [sl, #140]	; 0x8c
 801c29e:	ed9d 1aa0 	vldr	s2, [sp, #640]	; 0x280
 801c2a2:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[36] * filter[36];
 801c2a6:	ed9a da24 	vldr	s26, [sl, #144]	; 0x90
 801c2aa:	ed9d 1aa1 	vldr	s2, [sp, #644]	; 0x284
 801c2ae:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[37] * filter[37];
 801c2b2:	ed9a da25 	vldr	s26, [sl, #148]	; 0x94
 801c2b6:	ed9d 1aa2 	vldr	s2, [sp, #648]	; 0x288
 801c2ba:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[38] * filter[38];
 801c2be:	ed9a da26 	vldr	s26, [sl, #152]	; 0x98
 801c2c2:	ed9d 1aa3 	vldr	s2, [sp, #652]	; 0x28c
 801c2c6:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[39] * filter[39];
 801c2ca:	ed9a da27 	vldr	s26, [sl, #156]	; 0x9c
 801c2ce:	ed9d 1aa4 	vldr	s2, [sp, #656]	; 0x290
 801c2d2:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[40] * filter[40];
 801c2d6:	ed9a da28 	vldr	s26, [sl, #160]	; 0xa0
 801c2da:	ed9d 1aa5 	vldr	s2, [sp, #660]	; 0x294
 801c2de:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[41] * filter[41];
 801c2e2:	ed9a da29 	vldr	s26, [sl, #164]	; 0xa4
 801c2e6:	ed9d 1aa6 	vldr	s2, [sp, #664]	; 0x298
 801c2ea:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[42] * filter[42];
 801c2ee:	ed9a da2a 	vldr	s26, [sl, #168]	; 0xa8
 801c2f2:	ed9d 1aa7 	vldr	s2, [sp, #668]	; 0x29c
 801c2f6:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[43] * filter[43];
 801c2fa:	ed9a da2b 	vldr	s26, [sl, #172]	; 0xac
 801c2fe:	ed9d 1aa8 	vldr	s2, [sp, #672]	; 0x2a0
 801c302:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[44] * filter[44];
 801c306:	ed9a da2c 	vldr	s26, [sl, #176]	; 0xb0
 801c30a:	ed9d 1aa9 	vldr	s2, [sp, #676]	; 0x2a4
 801c30e:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[45] * filter[45];
 801c312:	ed9a da2d 	vldr	s26, [sl, #180]	; 0xb4
 801c316:	ed9d 1aaa 	vldr	s2, [sp, #680]	; 0x2a8
 801c31a:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[46] * filter[46];
 801c31e:	ed9a da2e 	vldr	s26, [sl, #184]	; 0xb8
 801c322:	ed9d 1aab 	vldr	s2, [sp, #684]	; 0x2ac
 801c326:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[47] * filter[47];
 801c32a:	ed9a da2f 	vldr	s26, [sl, #188]	; 0xbc
 801c32e:	ed9d 1aac 	vldr	s2, [sp, #688]	; 0x2b0
    tmp += input_2[49] * filter[49];
 801c332:	eddd 7aae 	vldr	s15, [sp, #696]	; 0x2b8
    tmp += input_2[47] * filter[47];
 801c336:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[48] * filter[48];
 801c33a:	ed9a da30 	vldr	s26, [sl, #192]	; 0xc0
 801c33e:	ed9d 1aad 	vldr	s2, [sp, #692]	; 0x2b4
 801c342:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_2[49] * filter[49];
 801c346:	ed9a da31 	vldr	s26, [sl, #196]	; 0xc4
 801c34a:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[50] * filter[50];
 801c34e:	ed9a da32 	vldr	s26, [sl, #200]	; 0xc8
 801c352:	eddd 7aaf 	vldr	s15, [sp, #700]	; 0x2bc
 801c356:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[51] * filter[51];
 801c35a:	ed9a da33 	vldr	s26, [sl, #204]	; 0xcc
 801c35e:	eddd 7ab0 	vldr	s15, [sp, #704]	; 0x2c0
 801c362:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[52] * filter[52];
 801c366:	ed9a da34 	vldr	s26, [sl, #208]	; 0xd0
 801c36a:	eddd 7ab1 	vldr	s15, [sp, #708]	; 0x2c4
 801c36e:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[53] * filter[53];
 801c372:	ed9a da35 	vldr	s26, [sl, #212]	; 0xd4
 801c376:	eddd 7ab2 	vldr	s15, [sp, #712]	; 0x2c8
 801c37a:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[54] * filter[54];
 801c37e:	ed9a da36 	vldr	s26, [sl, #216]	; 0xd8
 801c382:	eddd 7ab3 	vldr	s15, [sp, #716]	; 0x2cc
 801c386:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[55] * filter[55];
 801c38a:	ed9a da37 	vldr	s26, [sl, #220]	; 0xdc
 801c38e:	eddd 7ab4 	vldr	s15, [sp, #720]	; 0x2d0
 801c392:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[56] * filter[56];
 801c396:	ed9a da38 	vldr	s26, [sl, #224]	; 0xe0
 801c39a:	eddd 7ab5 	vldr	s15, [sp, #724]	; 0x2d4
 801c39e:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[57] * filter[57];
 801c3a2:	ed9a da39 	vldr	s26, [sl, #228]	; 0xe4
 801c3a6:	eddd 7ab6 	vldr	s15, [sp, #728]	; 0x2d8
 801c3aa:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[58] * filter[58];
 801c3ae:	ed9a da3a 	vldr	s26, [sl, #232]	; 0xe8
 801c3b2:	eddd 7ab7 	vldr	s15, [sp, #732]	; 0x2dc
 801c3b6:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[59] * filter[59];
 801c3ba:	ed9a da3b 	vldr	s26, [sl, #236]	; 0xec
 801c3be:	eddd 7ab8 	vldr	s15, [sp, #736]	; 0x2e0
 801c3c2:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[60] * filter[60];
 801c3c6:	ed9a da3c 	vldr	s26, [sl, #240]	; 0xf0
 801c3ca:	eddd 7ab9 	vldr	s15, [sp, #740]	; 0x2e4
 801c3ce:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[61] * filter[61];
 801c3d2:	ed9a da3d 	vldr	s26, [sl, #244]	; 0xf4
 801c3d6:	eddd 7aba 	vldr	s15, [sp, #744]	; 0x2e8
 801c3da:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[62] * filter[62];
 801c3de:	ed9a da3e 	vldr	s26, [sl, #248]	; 0xf8
 801c3e2:	eddd 7abb 	vldr	s15, [sp, #748]	; 0x2ec
 801c3e6:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_2[63] * filter[63];
 801c3ea:	ed9a da3f 	vldr	s26, [sl, #252]	; 0xfc
 801c3ee:	eddd 7abc 	vldr	s15, [sp, #752]	; 0x2f0
    tmp += input_3[0] * filter[0];
 801c3f2:	f8dd 7818 	ldr.w	r7, [sp, #2072]	; 0x818
    tmp += input_2[63] * filter[63];
 801c3f6:	eead 7a27 	vfma.f32	s14, s26, s15
    tmp += input_3[0] * filter[0];
 801c3fa:	edd7 7a00 	vldr	s15, [r7]
    tmp += input_3[1] * filter[1];
 801c3fe:	ed9d da12 	vldr	s26, [sp, #72]	; 0x48
    tmp += input_3[0] * filter[0];
 801c402:	eeb0 1a67 	vmov.f32	s2, s15
    *sum_2 += tmp;
 801c406:	ed84 7a00 	vstr	s14, [r4]
    tmp += input_3[1] * filter[1];
 801c40a:	f8dd 4530 	ldr.w	r4, [sp, #1328]	; 0x530
 801c40e:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_3[2] * filter[2];
 801c412:	f8dd 4534 	ldr.w	r4, [sp, #1332]	; 0x534
    tmp += input_3[1] * filter[1];
 801c416:	ee6d 7a07 	vmul.f32	s15, s26, s14
    tmp += input_3[2] * filter[2];
 801c41a:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[3] * filter[3];
 801c41e:	f8dd 4538 	ldr.w	r4, [sp, #1336]	; 0x538
    tmp += input_3[2] * filter[2];
 801c422:	ed8d da12 	vstr	s26, [sp, #72]	; 0x48
    tmp += input_3[1] * filter[1];
 801c426:	eeef 7a81 	vfma.f32	s15, s31, s2
    tmp += input_3[3] * filter[3];
 801c42a:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[4] * filter[4];
 801c42e:	f8dd 453c 	ldr.w	r4, [sp, #1340]	; 0x53c
    tmp += input_3[3] * filter[3];
 801c432:	ed8d dabd 	vstr	s26, [sp, #756]	; 0x2f4
    tmp += input_3[4] * filter[4];
 801c436:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[5] * filter[5];
 801c43a:	f8dd 4540 	ldr.w	r4, [sp, #1344]	; 0x540
    tmp += input_3[4] * filter[4];
 801c43e:	ed8d dabe 	vstr	s26, [sp, #760]	; 0x2f8
    tmp += input_3[5] * filter[5];
 801c442:	edd4 fa00 	vldr	s31, [r4]
    tmp += input_3[6] * filter[6];
 801c446:	f8dd 4544 	ldr.w	r4, [sp, #1348]	; 0x544
 801c44a:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[7] * filter[7];
 801c44e:	f8dd 4548 	ldr.w	r4, [sp, #1352]	; 0x548
    tmp += input_3[6] * filter[6];
 801c452:	ed8d dabf 	vstr	s26, [sp, #764]	; 0x2fc
    tmp += input_3[7] * filter[7];
 801c456:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[8] * filter[8];
 801c45a:	f8dd 481c 	ldr.w	r4, [sp, #2076]	; 0x81c
    tmp += input_3[7] * filter[7];
 801c45e:	ed8d dac0 	vstr	s26, [sp, #768]	; 0x300
    tmp += input_3[8] * filter[8];
 801c462:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[9] * filter[9];
 801c466:	f8dd 454c 	ldr.w	r4, [sp, #1356]	; 0x54c
    tmp += input_3[8] * filter[8];
 801c46a:	ed8d dac1 	vstr	s26, [sp, #772]	; 0x304
    tmp += input_3[9] * filter[9];
 801c46e:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[10] * filter[10];
 801c472:	f8dd 4550 	ldr.w	r4, [sp, #1360]	; 0x550
    tmp += input_3[9] * filter[9];
 801c476:	ed8d dac2 	vstr	s26, [sp, #776]	; 0x308
    tmp += input_3[10] * filter[10];
 801c47a:	ed94 da00 	vldr	s26, [r4]
 801c47e:	ed8d dac3 	vstr	s26, [sp, #780]	; 0x30c
    tmp += input_3[2] * filter[2];
 801c482:	ed9d da12 	vldr	s26, [sp, #72]	; 0x48
    tmp += input_3[11] * filter[11];
 801c486:	f8dd 4554 	ldr.w	r4, [sp, #1364]	; 0x554
    tmp += input_3[2] * filter[2];
 801c48a:	eeef 7a0d 	vfma.f32	s15, s30, s26
    tmp += input_3[11] * filter[11];
 801c48e:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[12] * filter[12];
 801c492:	f8dd 455c 	ldr.w	r4, [sp, #1372]	; 0x55c
    tmp += input_3[11] * filter[11];
 801c496:	ed8d fac4 	vstr	s30, [sp, #784]	; 0x310
    tmp += input_3[12] * filter[12];
 801c49a:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[13] * filter[13];
 801c49e:	f8dd 4564 	ldr.w	r4, [sp, #1380]	; 0x564
    tmp += input_3[12] * filter[12];
 801c4a2:	ed8d fac5 	vstr	s30, [sp, #788]	; 0x314
    tmp += input_3[13] * filter[13];
 801c4a6:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[14] * filter[14];
 801c4aa:	f8dd 4820 	ldr.w	r4, [sp, #2080]	; 0x820
    tmp += input_3[13] * filter[13];
 801c4ae:	ed8d fac6 	vstr	s30, [sp, #792]	; 0x318
    tmp += input_3[14] * filter[14];
 801c4b2:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[15] * filter[15];
 801c4b6:	f8dd 4824 	ldr.w	r4, [sp, #2084]	; 0x824
    tmp += input_3[14] * filter[14];
 801c4ba:	ed8d fac7 	vstr	s30, [sp, #796]	; 0x31c
    tmp += input_3[15] * filter[15];
 801c4be:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[16] * filter[16];
 801c4c2:	f8dd 4828 	ldr.w	r4, [sp, #2088]	; 0x828
    tmp += input_3[15] * filter[15];
 801c4c6:	ed8d fac8 	vstr	s30, [sp, #800]	; 0x320
    tmp += input_3[16] * filter[16];
 801c4ca:	ed94 fa00 	vldr	s30, [r4]
    tmp += input_3[17] * filter[17];
 801c4ce:	f8dd 482c 	ldr.w	r4, [sp, #2092]	; 0x82c
    tmp += input_3[16] * filter[16];
 801c4d2:	ed8d fac9 	vstr	s30, [sp, #804]	; 0x324
    tmp += input_3[3] * filter[3];
 801c4d6:	ed9d fabd 	vldr	s30, [sp, #756]	; 0x2f4
 801c4da:	eeee 7a8f 	vfma.f32	s15, s29, s30
    tmp += input_3[17] * filter[17];
 801c4de:	edd4 ea00 	vldr	s29, [r4]
    tmp += input_3[18] * filter[18];
 801c4e2:	f8dd 4578 	ldr.w	r4, [sp, #1400]	; 0x578
    tmp += input_3[17] * filter[17];
 801c4e6:	edcd eaca 	vstr	s29, [sp, #808]	; 0x328
    tmp += input_3[18] * filter[18];
 801c4ea:	edd4 ea00 	vldr	s29, [r4]
    tmp += input_3[19] * filter[19];
 801c4ee:	f8dd 4834 	ldr.w	r4, [sp, #2100]	; 0x834
    tmp += input_3[18] * filter[18];
 801c4f2:	edcd eacb 	vstr	s29, [sp, #812]	; 0x32c
    tmp += input_3[19] * filter[19];
 801c4f6:	edd4 ea00 	vldr	s29, [r4]
    tmp += input_3[20] * filter[20];
 801c4fa:	f8dd 4838 	ldr.w	r4, [sp, #2104]	; 0x838
    tmp += input_3[19] * filter[19];
 801c4fe:	edcd eacc 	vstr	s29, [sp, #816]	; 0x330
    tmp += input_3[20] * filter[20];
 801c502:	edd4 ea00 	vldr	s29, [r4]
 801c506:	edcd eacd 	vstr	s29, [sp, #820]	; 0x334
    tmp += input_3[21] * filter[21];
 801c50a:	f8dd 483c 	ldr.w	r4, [sp, #2108]	; 0x83c
 801c50e:	edd4 ea00 	vldr	s29, [r4]
    tmp += input_3[22] * filter[22];
 801c512:	f8dd 458c 	ldr.w	r4, [sp, #1420]	; 0x58c
    tmp += input_3[21] * filter[21];
 801c516:	edcd eace 	vstr	s29, [sp, #824]	; 0x338
    tmp += input_3[22] * filter[22];
 801c51a:	edd4 ea00 	vldr	s29, [r4]
    tmp += input_3[23] * filter[23];
 801c51e:	f8dd 4594 	ldr.w	r4, [sp, #1428]	; 0x594
    tmp += input_3[22] * filter[22];
 801c522:	edcd eacf 	vstr	s29, [sp, #828]	; 0x33c
    tmp += input_3[4] * filter[4];
 801c526:	eddd eabe 	vldr	s29, [sp, #760]	; 0x2f8
 801c52a:	eeee 7a2e 	vfma.f32	s15, s28, s29
    tmp += input_3[23] * filter[23];
 801c52e:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[24] * filter[24];
 801c532:	f8dd 4840 	ldr.w	r4, [sp, #2112]	; 0x840
    tmp += input_3[23] * filter[23];
 801c536:	ed8d ead0 	vstr	s28, [sp, #832]	; 0x340
    tmp += input_3[24] * filter[24];
 801c53a:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[25] * filter[25];
 801c53e:	f8dd 45a0 	ldr.w	r4, [sp, #1440]	; 0x5a0
    tmp += input_3[24] * filter[24];
 801c542:	ed8d ead1 	vstr	s28, [sp, #836]	; 0x344
    tmp += input_3[25] * filter[25];
 801c546:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[5] * filter[5];
 801c54a:	eeed 7aaf 	vfma.f32	s15, s27, s31
    tmp += input_3[26] * filter[26];
 801c54e:	f8dd 45a4 	ldr.w	r4, [sp, #1444]	; 0x5a4
    tmp += input_3[25] * filter[25];
 801c552:	ed8d ead2 	vstr	s28, [sp, #840]	; 0x348
    tmp += input_3[26] * filter[26];
 801c556:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[27] * filter[27];
 801c55a:	f8dd 45ac 	ldr.w	r4, [sp, #1452]	; 0x5ac
    tmp += input_3[26] * filter[26];
 801c55e:	ed8d ead3 	vstr	s28, [sp, #844]	; 0x34c
    tmp += input_3[27] * filter[27];
 801c562:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[28] * filter[28];
 801c566:	f8dd 45b4 	ldr.w	r4, [sp, #1460]	; 0x5b4
    tmp += input_3[27] * filter[27];
 801c56a:	ed8d ead4 	vstr	s28, [sp, #848]	; 0x350
    tmp += input_3[28] * filter[28];
 801c56e:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[5] * filter[5];
 801c572:	f50d 648c 	add.w	r4, sp, #1120	; 0x460
 801c576:	edc4 fa00 	vstr	s31, [r4]
    tmp += input_3[29] * filter[29];
 801c57a:	f8dd 45bc 	ldr.w	r4, [sp, #1468]	; 0x5bc
    tmp += input_3[28] * filter[28];
 801c57e:	ed8d dad5 	vstr	s26, [sp, #852]	; 0x354
    tmp += input_3[29] * filter[29];
 801c582:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[30] * filter[30];
 801c586:	f8dd 45c4 	ldr.w	r4, [sp, #1476]	; 0x5c4
    tmp += input_3[29] * filter[29];
 801c58a:	edcd dad6 	vstr	s27, [sp, #856]	; 0x358
    tmp += input_3[30] * filter[30];
 801c58e:	edd4 fa00 	vldr	s31, [r4]
 801c592:	edcd fad7 	vstr	s31, [sp, #860]	; 0x35c
    tmp += input_3[31] * filter[31];
 801c596:	f8dd 45cc 	ldr.w	r4, [sp, #1484]	; 0x5cc
    tmp += input_3[6] * filter[6];
 801c59a:	ed9d da13 	vldr	s26, [sp, #76]	; 0x4c
    tmp += input_3[31] * filter[31];
 801c59e:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[32] * filter[32];
 801c5a2:	f8dd 4848 	ldr.w	r4, [sp, #2120]	; 0x848
    tmp += input_3[31] * filter[31];
 801c5a6:	edcd dad8 	vstr	s27, [sp, #864]	; 0x360
    tmp += input_3[32] * filter[32];
 801c5aa:	edd4 fa00 	vldr	s31, [r4]
    tmp += input_3[33] * filter[33];
 801c5ae:	f8dd 45d8 	ldr.w	r4, [sp, #1496]	; 0x5d8
    tmp += input_3[32] * filter[32];
 801c5b2:	edcd fad9 	vstr	s31, [sp, #868]	; 0x364
    tmp += input_3[33] * filter[33];
 801c5b6:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[34] * filter[34];
 801c5ba:	f8dd 45dc 	ldr.w	r4, [sp, #1500]	; 0x5dc
    tmp += input_3[33] * filter[33];
 801c5be:	edcd dada 	vstr	s27, [sp, #872]	; 0x368
    tmp += input_3[34] * filter[34];
 801c5c2:	edd4 fa00 	vldr	s31, [r4]
    tmp += input_3[35] * filter[35];
 801c5c6:	f8dd 45e4 	ldr.w	r4, [sp, #1508]	; 0x5e4
    tmp += input_3[34] * filter[34];
 801c5ca:	edcd fadb 	vstr	s31, [sp, #876]	; 0x36c
    tmp += input_3[35] * filter[35];
 801c5ce:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[36] * filter[36];
 801c5d2:	f8dd 45ec 	ldr.w	r4, [sp, #1516]	; 0x5ec
    tmp += input_3[35] * filter[35];
 801c5d6:	edcd da13 	vstr	s27, [sp, #76]	; 0x4c
    tmp += input_3[36] * filter[36];
 801c5da:	edd4 fa00 	vldr	s31, [r4]
    tmp += input_3[37] * filter[37];
 801c5de:	f8dd 45f4 	ldr.w	r4, [sp, #1524]	; 0x5f4
    tmp += input_3[6] * filter[6];
 801c5e2:	ed9d eabf 	vldr	s28, [sp, #764]	; 0x2fc
    tmp += input_3[37] * filter[37];
 801c5e6:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[38] * filter[38];
 801c5ea:	f8dd 45fc 	ldr.w	r4, [sp, #1532]	; 0x5fc
    tmp += input_3[6] * filter[6];
 801c5ee:	eeed 7a0e 	vfma.f32	s15, s26, s28
    tmp += input_3[36] * filter[36];
 801c5f2:	edcd fadc 	vstr	s31, [sp, #880]	; 0x370
    tmp += input_3[38] * filter[38];
 801c5f6:	edd4 fa00 	vldr	s31, [r4]
    tmp += input_3[39] * filter[39];
 801c5fa:	f8dd 4604 	ldr.w	r4, [sp, #1540]	; 0x604
    tmp += input_3[37] * filter[37];
 801c5fe:	edcd dadd 	vstr	s27, [sp, #884]	; 0x374
    tmp += input_3[39] * filter[39];
 801c602:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[40] * filter[40];
 801c606:	f8dd 4850 	ldr.w	r4, [sp, #2128]	; 0x850
    tmp += input_3[38] * filter[38];
 801c60a:	edcd fade 	vstr	s31, [sp, #888]	; 0x378
    tmp += input_3[40] * filter[40];
 801c60e:	ed94 ea00 	vldr	s28, [r4]
    tmp += input_3[39] * filter[39];
 801c612:	ed8d dadf 	vstr	s26, [sp, #892]	; 0x37c
    tmp += input_3[40] * filter[40];
 801c616:	ed8d eae0 	vstr	s28, [sp, #896]	; 0x380
    tmp += input_3[7] * filter[7];
 801c61a:	ed9d eac0 	vldr	s28, [sp, #768]	; 0x300
    tmp += input_3[41] * filter[41];
 801c61e:	f8dd 4610 	ldr.w	r4, [sp, #1552]	; 0x610
    tmp += input_3[7] * filter[7];
 801c622:	eeec 7a8e 	vfma.f32	s15, s25, s28
    tmp += input_3[8] * filter[8];
 801c626:	eddd eac1 	vldr	s29, [sp, #772]	; 0x304
    tmp += input_3[41] * filter[41];
 801c62a:	edd4 ca00 	vldr	s25, [r4]
    tmp += input_3[42] * filter[42];
 801c62e:	f8dd 4614 	ldr.w	r4, [sp, #1556]	; 0x614
    tmp += input_3[41] * filter[41];
 801c632:	edcd cae1 	vstr	s25, [sp, #900]	; 0x384
    tmp += input_3[42] * filter[42];
 801c636:	edd4 ca00 	vldr	s25, [r4]
    tmp += input_3[43] * filter[43];
 801c63a:	f8dd 461c 	ldr.w	r4, [sp, #1564]	; 0x61c
    tmp += input_3[42] * filter[42];
 801c63e:	edcd cae2 	vstr	s25, [sp, #904]	; 0x388
    tmp += input_3[8] * filter[8];
 801c642:	eeec 7a2e 	vfma.f32	s15, s24, s29
    tmp += input_3[43] * filter[43];
 801c646:	edd4 ca00 	vldr	s25, [r4]
    tmp += input_3[44] * filter[44];
 801c64a:	f8dd 4624 	ldr.w	r4, [sp, #1572]	; 0x624
    tmp += input_3[43] * filter[43];
 801c64e:	edcd cae3 	vstr	s25, [sp, #908]	; 0x38c
    tmp += input_3[44] * filter[44];
 801c652:	edd4 ca00 	vldr	s25, [r4]
    tmp += input_3[45] * filter[45];
 801c656:	f8dd 462c 	ldr.w	r4, [sp, #1580]	; 0x62c
    tmp += input_3[44] * filter[44];
 801c65a:	edcd cae4 	vstr	s25, [sp, #912]	; 0x390
    tmp += input_3[45] * filter[45];
 801c65e:	edd4 ca00 	vldr	s25, [r4]
    tmp += input_3[46] * filter[46];
 801c662:	f8dd 4634 	ldr.w	r4, [sp, #1588]	; 0x634
    tmp += input_3[45] * filter[45];
 801c666:	edcd cae5 	vstr	s25, [sp, #916]	; 0x394
    tmp += input_3[46] * filter[46];
 801c66a:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[47] * filter[47];
 801c66e:	f8dd 463c 	ldr.w	r4, [sp, #1596]	; 0x63c
    tmp += input_3[46] * filter[46];
 801c672:	ed8d dae6 	vstr	s26, [sp, #920]	; 0x398
    tmp += input_3[47] * filter[47];
 801c676:	ed94 ca00 	vldr	s24, [r4]
    tmp += input_3[48] * filter[48];
 801c67a:	f8dd 4858 	ldr.w	r4, [sp, #2136]	; 0x858
    tmp += input_3[47] * filter[47];
 801c67e:	ed8d cae7 	vstr	s24, [sp, #924]	; 0x39c
    tmp += input_3[48] * filter[48];
 801c682:	ed94 ca00 	vldr	s24, [r4]
    tmp += input_3[49] * filter[49];
 801c686:	f8dd 4648 	ldr.w	r4, [sp, #1608]	; 0x648
    tmp += input_3[48] * filter[48];
 801c68a:	ed8d cae8 	vstr	s24, [sp, #928]	; 0x3a0
    tmp += input_3[49] * filter[49];
 801c68e:	ed94 ca00 	vldr	s24, [r4]
    tmp += input_3[50] * filter[50];
 801c692:	f8dd 464c 	ldr.w	r4, [sp, #1612]	; 0x64c
    tmp += input_3[49] * filter[49];
 801c696:	ed8d cae9 	vstr	s24, [sp, #932]	; 0x3a4
    tmp += input_3[50] * filter[50];
 801c69a:	ed94 ca00 	vldr	s24, [r4]
 801c69e:	ed8d caea 	vstr	s24, [sp, #936]	; 0x3a8
    tmp += input_3[51] * filter[51];
 801c6a2:	f8dd 4654 	ldr.w	r4, [sp, #1620]	; 0x654
    tmp += input_3[9] * filter[9];
 801c6a6:	ed9d fac2 	vldr	s30, [sp, #776]	; 0x308
    tmp += input_3[51] * filter[51];
 801c6aa:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[52] * filter[52];
 801c6ae:	f8dd 465c 	ldr.w	r4, [sp, #1628]	; 0x65c
    tmp += input_3[9] * filter[9];
 801c6b2:	eeeb 7a8f 	vfma.f32	s15, s23, s30
    tmp += input_3[51] * filter[51];
 801c6b6:	ed8d daeb 	vstr	s26, [sp, #940]	; 0x3ac
    tmp += input_3[52] * filter[52];
 801c6ba:	edd4 da00 	vldr	s27, [r4]
    tmp += input_3[53] * filter[53];
 801c6be:	f8dd 4664 	ldr.w	r4, [sp, #1636]	; 0x664
    tmp += input_3[52] * filter[52];
 801c6c2:	edcd daec 	vstr	s27, [sp, #944]	; 0x3b0
    tmp += input_3[53] * filter[53];
 801c6c6:	edd4 ba00 	vldr	s23, [r4]
    tmp += input_3[54] * filter[54];
 801c6ca:	f8dd 466c 	ldr.w	r4, [sp, #1644]	; 0x66c
    tmp += input_3[53] * filter[53];
 801c6ce:	edcd baed 	vstr	s23, [sp, #948]	; 0x3b4
    tmp += input_3[54] * filter[54];
 801c6d2:	edd4 ba00 	vldr	s23, [r4]
    tmp += input_3[55] * filter[55];
 801c6d6:	f8dd 4674 	ldr.w	r4, [sp, #1652]	; 0x674
    tmp += input_3[54] * filter[54];
 801c6da:	edcd baee 	vstr	s23, [sp, #952]	; 0x3b8
    tmp += input_3[55] * filter[55];
 801c6de:	edd4 ba00 	vldr	s23, [r4]
    tmp += input_3[56] * filter[56];
 801c6e2:	f8dd 4860 	ldr.w	r4, [sp, #2144]	; 0x860
    tmp += input_3[55] * filter[55];
 801c6e6:	edcd baef 	vstr	s23, [sp, #956]	; 0x3bc
    tmp += input_3[56] * filter[56];
 801c6ea:	edd4 ba00 	vldr	s23, [r4]
    tmp += input_3[57] * filter[57];
 801c6ee:	f8dd 4680 	ldr.w	r4, [sp, #1664]	; 0x680
    tmp += input_3[56] * filter[56];
 801c6f2:	edcd baf0 	vstr	s23, [sp, #960]	; 0x3c0
    tmp += input_3[57] * filter[57];
 801c6f6:	edd4 ba00 	vldr	s23, [r4]
    tmp += input_3[58] * filter[58];
 801c6fa:	f8dd 4684 	ldr.w	r4, [sp, #1668]	; 0x684
    tmp += input_3[57] * filter[57];
 801c6fe:	edcd baf1 	vstr	s23, [sp, #964]	; 0x3c4
    tmp += input_3[58] * filter[58];
 801c702:	ed94 da00 	vldr	s26, [r4]
    tmp += input_3[59] * filter[59];
 801c706:	f8dd 468c 	ldr.w	r4, [sp, #1676]	; 0x68c
    tmp += input_3[58] * filter[58];
 801c70a:	ed8d daf2 	vstr	s26, [sp, #968]	; 0x3c8
    tmp += input_3[10] * filter[10];
 801c70e:	ed9d dac3 	vldr	s26, [sp, #780]	; 0x30c
 801c712:	eeeb 7a0d 	vfma.f32	s15, s22, s26
    tmp += input_3[59] * filter[59];
 801c716:	ed94 ba00 	vldr	s22, [r4]
    tmp += input_3[60] * filter[60];
 801c71a:	f8dd 4694 	ldr.w	r4, [sp, #1684]	; 0x694
    tmp += input_3[59] * filter[59];
 801c71e:	ed8d baf3 	vstr	s22, [sp, #972]	; 0x3cc
    tmp += input_3[60] * filter[60];
 801c722:	ed94 ba00 	vldr	s22, [r4]
 801c726:	ed8d baf4 	vstr	s22, [sp, #976]	; 0x3d0
    tmp += input_3[61] * filter[61];
 801c72a:	f8dd 469c 	ldr.w	r4, [sp, #1692]	; 0x69c
    tmp += input_3[11] * filter[11];
 801c72e:	ed9d fac4 	vldr	s30, [sp, #784]	; 0x310
    tmp += input_3[17] * filter[17];
 801c732:	eddd eaca 	vldr	s29, [sp, #808]	; 0x328
    tmp += input_3[11] * filter[11];
 801c736:	eeea 7a8f 	vfma.f32	s15, s21, s30
    tmp += input_3[12] * filter[12];
 801c73a:	eddd aac5 	vldr	s21, [sp, #788]	; 0x314
    tmp += input_3[18] * filter[18];
 801c73e:	eddd dacb 	vldr	s27, [sp, #812]	; 0x32c
    tmp += input_3[19] * filter[19];
 801c742:	ed9d eacc 	vldr	s28, [sp, #816]	; 0x330
    tmp += input_3[21] * filter[21];
 801c746:	eddd face 	vldr	s31, [sp, #824]	; 0x338
    tmp += input_3[61] * filter[61];
 801c74a:	ed94 ba00 	vldr	s22, [r4]
    tmp += input_3[62] * filter[62];
 801c74e:	f8dd 46a4 	ldr.w	r4, [sp, #1700]	; 0x6a4
    tmp += input_3[12] * filter[12];
 801c752:	eeea 7a2a 	vfma.f32	s15, s20, s21
    tmp += input_3[13] * filter[13];
 801c756:	ed9d aac6 	vldr	s20, [sp, #792]	; 0x318
    tmp += input_3[61] * filter[61];
 801c75a:	ed8d baf5 	vstr	s22, [sp, #980]	; 0x3d4
    tmp += input_3[62] * filter[62];
 801c75e:	ed94 ba00 	vldr	s22, [r4]
    tmp += input_3[63] * filter[63];
 801c762:	f8dd 46ac 	ldr.w	r4, [sp, #1708]	; 0x6ac
    tmp += input_3[62] * filter[62];
 801c766:	ed8d baf6 	vstr	s22, [sp, #984]	; 0x3d8
    tmp += input_3[63] * filter[63];
 801c76a:	ed94 ba00 	vldr	s22, [r4]
    *sum_3 += tmp;
 801c76e:	f50d 641d 	add.w	r4, sp, #2512	; 0x9d0
    tmp += input_3[13] * filter[13];
 801c772:	eee9 7a8a 	vfma.f32	s15, s19, s20
    tmp += input_3[14] * filter[14];
 801c776:	eddd 9ac7 	vldr	s19, [sp, #796]	; 0x31c
    tmp += input_3[63] * filter[63];
 801c77a:	ed8d baf7 	vstr	s22, [sp, #988]	; 0x3dc
    tmp += input_3[25] * filter[25];
 801c77e:	ed9d bad2 	vldr	s22, [sp, #840]	; 0x348
    tmp += input_3[26] * filter[26];
 801c782:	eddd bad3 	vldr	s23, [sp, #844]	; 0x34c
    tmp += input_3[27] * filter[27];
 801c786:	ed9d cad4 	vldr	s24, [sp, #848]	; 0x350
    tmp += input_3[28] * filter[28];
 801c78a:	ed9a fa1c 	vldr	s30, [sl, #112]	; 0x70
    tmp += input_3[14] * filter[14];
 801c78e:	eee0 7a29 	vfma.f32	s15, s0, s19
    tmp += input_3[15] * filter[15];
 801c792:	ed9d 0ac8 	vldr	s0, [sp, #800]	; 0x320
    tmp += input_3[28] * filter[28];
 801c796:	ed9d dad5 	vldr	s26, [sp, #852]	; 0x354
    tmp += input_3[15] * filter[15];
 801c79a:	eee0 7a80 	vfma.f32	s15, s1, s0
    tmp += input_3[16] * filter[16];
 801c79e:	eddd 0ac9 	vldr	s1, [sp, #804]	; 0x324
 801c7a2:	ed9d 0a06 	vldr	s0, [sp, #24]
 801c7a6:	eee0 7a20 	vfma.f32	s15, s0, s1
    tmp += input_3[17] * filter[17];
 801c7aa:	eddd 0a07 	vldr	s1, [sp, #28]
 801c7ae:	eee0 7aae 	vfma.f32	s15, s1, s29
    tmp += input_3[18] * filter[18];
 801c7b2:	eee2 7a2d 	vfma.f32	s15, s4, s27
    tmp += input_3[29] * filter[29];
 801c7b6:	eddd dad6 	vldr	s27, [sp, #856]	; 0x358
    tmp += input_3[19] * filter[19];
 801c7ba:	eee2 7a8e 	vfma.f32	s15, s5, s28
    tmp += input_3[20] * filter[20];
 801c7be:	eddd 2acd 	vldr	s5, [sp, #820]	; 0x334
    tmp += input_3[23] * filter[23];
 801c7c2:	ed9d ead0 	vldr	s28, [sp, #832]	; 0x340
    tmp += input_3[20] * filter[20];
 801c7c6:	eee3 7a22 	vfma.f32	s15, s6, s5
    tmp += input_3[22] * filter[22];
 801c7ca:	eddd 2acf 	vldr	s5, [sp, #828]	; 0x33c
    tmp += input_3[21] * filter[21];
 801c7ce:	eee3 7aaf 	vfma.f32	s15, s7, s31
    tmp += input_3[22] * filter[22];
 801c7d2:	eee4 7a22 	vfma.f32	s15, s8, s5
    tmp += input_3[23] * filter[23];
 801c7d6:	eee4 7a8e 	vfma.f32	s15, s9, s28
    tmp += input_3[24] * filter[24];
 801c7da:	eddd 4ad1 	vldr	s9, [sp, #836]	; 0x344
 801c7de:	eee5 7a24 	vfma.f32	s15, s10, s9
    tmp += input_3[25] * filter[25];
 801c7e2:	eee5 7a8b 	vfma.f32	s15, s11, s22
    tmp += input_3[26] * filter[26];
 801c7e6:	eee6 7a2b 	vfma.f32	s15, s12, s23
    tmp += input_3[27] * filter[27];
 801c7ea:	eee6 7a8c 	vfma.f32	s15, s13, s24
    tmp += input_3[28] * filter[28];
 801c7ee:	eeef 7a0d 	vfma.f32	s15, s30, s26
    tmp += input_3[29] * filter[29];
 801c7f2:	ed9a fa1d 	vldr	s30, [sl, #116]	; 0x74
 801c7f6:	eeef 7a2d 	vfma.f32	s15, s30, s27
    tmp += input_3[30] * filter[30];
 801c7fa:	ed9a fa1e 	vldr	s30, [sl, #120]	; 0x78
 801c7fe:	eddd fad7 	vldr	s31, [sp, #860]	; 0x35c
    tmp += input_3[31] * filter[31];
 801c802:	eddd cad8 	vldr	s25, [sp, #864]	; 0x360
    tmp += input_3[32] * filter[32];
 801c806:	eddd ead9 	vldr	s29, [sp, #868]	; 0x364
    tmp += input_3[33] * filter[33];
 801c80a:	edda 4a21 	vldr	s9, [sl, #132]	; 0x84
    tmp += input_3[34] * filter[34];
 801c80e:	eddd 3adb 	vldr	s7, [sp, #876]	; 0x36c
    tmp += input_3[30] * filter[30];
 801c812:	eeef 7a2f 	vfma.f32	s15, s30, s31
    tmp += input_3[31] * filter[31];
 801c816:	ed9a fa1f 	vldr	s30, [sl, #124]	; 0x7c
    tmp += input_3[35] * filter[35];
 801c81a:	ed9d 0a13 	vldr	s0, [sp, #76]	; 0x4c
    tmp += input_3[36] * filter[36];
 801c81e:	eddd 9adc 	vldr	s19, [sp, #880]	; 0x370
    tmp += input_3[37] * filter[37];
 801c822:	ed9d aadd 	vldr	s20, [sp, #884]	; 0x374
    tmp += input_3[38] * filter[38];
 801c826:	eddd aade 	vldr	s21, [sp, #888]	; 0x378
    tmp += input_3[39] * filter[39];
 801c82a:	ed9d dadf 	vldr	s26, [sp, #892]	; 0x37c
    tmp += input_3[31] * filter[31];
 801c82e:	eeef 7a2c 	vfma.f32	s15, s30, s25
    tmp += input_3[32] * filter[32];
 801c832:	ed9a fa20 	vldr	s30, [sl, #128]	; 0x80
    tmp += input_3[40] * filter[40];
 801c836:	ed9d 6ae0 	vldr	s12, [sp, #896]	; 0x380
    tmp += input_3[43] * filter[43];
 801c83a:	edda 2a2b 	vldr	s5, [sl, #172]	; 0xac
    tmp += input_3[44] * filter[44];
 801c83e:	ed9a 2a2c 	vldr	s4, [sl, #176]	; 0xb0
    tmp += input_3[45] * filter[45];
 801c842:	edda 6a2d 	vldr	s13, [sl, #180]	; 0xb4
    tmp += input_3[32] * filter[32];
 801c846:	eeef 7a2e 	vfma.f32	s15, s30, s29
    tmp += input_3[33] * filter[33];
 801c84a:	ed9d fada 	vldr	s30, [sp, #872]	; 0x368
    tmp += input_3[42] * filter[42];
 801c84e:	eddd eae2 	vldr	s29, [sp, #904]	; 0x388
    tmp += input_3[33] * filter[33];
 801c852:	eee4 7a8f 	vfma.f32	s15, s9, s30
    tmp += input_3[34] * filter[34];
 801c856:	edda 4a22 	vldr	s9, [sl, #136]	; 0x88
    tmp += input_3[41] * filter[41];
 801c85a:	ed9a fa29 	vldr	s30, [sl, #164]	; 0xa4
    tmp += input_3[34] * filter[34];
 801c85e:	eee4 7aa3 	vfma.f32	s15, s9, s7
    tmp += input_3[35] * filter[35];
 801c862:	edda 4a23 	vldr	s9, [sl, #140]	; 0x8c
 801c866:	eee4 7a80 	vfma.f32	s15, s9, s0
    tmp += input_3[36] * filter[36];
 801c86a:	edda 4a24 	vldr	s9, [sl, #144]	; 0x90
 801c86e:	eee4 7aa9 	vfma.f32	s15, s9, s19
    tmp += input_3[37] * filter[37];
 801c872:	edda 4a25 	vldr	s9, [sl, #148]	; 0x94
 801c876:	eee4 7a8a 	vfma.f32	s15, s9, s20
    tmp += input_3[38] * filter[38];
 801c87a:	edda 4a26 	vldr	s9, [sl, #152]	; 0x98
 801c87e:	eee4 7aaa 	vfma.f32	s15, s9, s21
    tmp += input_3[39] * filter[39];
 801c882:	edda 4a27 	vldr	s9, [sl, #156]	; 0x9c
 801c886:	eee4 7a8d 	vfma.f32	s15, s9, s26
    tmp += input_3[40] * filter[40];
 801c88a:	edda 4a28 	vldr	s9, [sl, #160]	; 0xa0
 801c88e:	eee4 7a86 	vfma.f32	s15, s9, s12
    tmp += input_3[41] * filter[41];
 801c892:	eddd 4ae1 	vldr	s9, [sp, #900]	; 0x384
 801c896:	eeef 7a24 	vfma.f32	s15, s30, s9
    tmp += input_3[42] * filter[42];
 801c89a:	ed9a fa2a 	vldr	s30, [sl, #168]	; 0xa8
 801c89e:	eeef 7a2e 	vfma.f32	s15, s30, s29
    tmp += input_3[43] * filter[43];
 801c8a2:	ed9d fae3 	vldr	s30, [sp, #908]	; 0x38c
 801c8a6:	eee2 7a8f 	vfma.f32	s15, s5, s30
    tmp += input_3[44] * filter[44];
 801c8aa:	eddd 2ae4 	vldr	s5, [sp, #912]	; 0x390
 801c8ae:	eee2 7a22 	vfma.f32	s15, s4, s5
    tmp += input_3[45] * filter[45];
 801c8b2:	ed9d 2ae5 	vldr	s4, [sp, #916]	; 0x394
 801c8b6:	eee6 7a82 	vfma.f32	s15, s13, s4
    tmp += input_3[46] * filter[46];
 801c8ba:	edda 6a2e 	vldr	s13, [sl, #184]	; 0xb8
 801c8be:	ed9d bae6 	vldr	s22, [sp, #920]	; 0x398
    tmp += input_3[47] * filter[47];
 801c8c2:	ed9d cae7 	vldr	s24, [sp, #924]	; 0x39c
    tmp += input_3[48] * filter[48];
 801c8c6:	eddd bae8 	vldr	s23, [sp, #928]	; 0x3a0
    tmp += input_3[49] * filter[49];
 801c8ca:	ed9a 6a31 	vldr	s12, [sl, #196]	; 0xc4
    tmp += input_3[50] * filter[50];
 801c8ce:	edda 4a32 	vldr	s9, [sl, #200]	; 0xc8
    tmp += input_3[46] * filter[46];
 801c8d2:	eee6 7a8b 	vfma.f32	s15, s13, s22
    tmp += input_3[47] * filter[47];
 801c8d6:	edda 6a2f 	vldr	s13, [sl, #188]	; 0xbc
    tmp += input_3[51] * filter[51];
 801c8da:	eddd eaeb 	vldr	s29, [sp, #940]	; 0x3ac
    tmp += input_3[52] * filter[52];
 801c8de:	eddd daec 	vldr	s27, [sp, #944]	; 0x3b0
    tmp += input_3[53] * filter[53];
 801c8e2:	ed9d 4aed 	vldr	s8, [sp, #948]	; 0x3b4
    tmp += input_3[54] * filter[54];
 801c8e6:	eddd 3aee 	vldr	s7, [sp, #952]	; 0x3b8
    tmp += input_3[55] * filter[55];
 801c8ea:	eddd 0aef 	vldr	s1, [sp, #956]	; 0x3bc
    tmp += input_3[47] * filter[47];
 801c8ee:	eee6 7a8c 	vfma.f32	s15, s13, s24
    tmp += input_3[48] * filter[48];
 801c8f2:	edda 6a30 	vldr	s13, [sl, #192]	; 0xc0
    tmp += input_3[56] * filter[56];
 801c8f6:	ed9d 0af0 	vldr	s0, [sp, #960]	; 0x3c0
    tmp += input_3[57] * filter[57];
 801c8fa:	eddd 9af1 	vldr	s19, [sp, #964]	; 0x3c4
    tmp += input_3[58] * filter[58];
 801c8fe:	ed9d aaf2 	vldr	s20, [sp, #968]	; 0x3c8
    tmp += input_3[59] * filter[59];
 801c902:	eddd aaf3 	vldr	s21, [sp, #972]	; 0x3cc
    tmp += input_3[60] * filter[60];
 801c906:	ed9d eaf4 	vldr	s28, [sp, #976]	; 0x3d0
    tmp += input_3[48] * filter[48];
 801c90a:	eee6 7aab 	vfma.f32	s15, s13, s23
    tmp += input_3[49] * filter[49];
 801c90e:	eddd 6ae9 	vldr	s13, [sp, #932]	; 0x3a4
    tmp += input_3[61] * filter[61];
 801c912:	eddd faf5 	vldr	s31, [sp, #980]	; 0x3d4
    tmp += input_3[49] * filter[49];
 801c916:	eee6 7a26 	vfma.f32	s15, s12, s13
    tmp += input_3[50] * filter[50];
 801c91a:	ed9d 6aea 	vldr	s12, [sp, #936]	; 0x3a8
 801c91e:	eee4 7a86 	vfma.f32	s15, s9, s12
    tmp += input_3[51] * filter[51];
 801c922:	edda 4a33 	vldr	s9, [sl, #204]	; 0xcc
 801c926:	eee4 7aae 	vfma.f32	s15, s9, s29
    tmp += input_3[52] * filter[52];
 801c92a:	edda 4a34 	vldr	s9, [sl, #208]	; 0xd0
 801c92e:	eee4 7aad 	vfma.f32	s15, s9, s27
    tmp += input_3[53] * filter[53];
 801c932:	edda 4a35 	vldr	s9, [sl, #212]	; 0xd4
 801c936:	eee4 7a84 	vfma.f32	s15, s9, s8
    tmp += input_3[54] * filter[54];
 801c93a:	edda 4a36 	vldr	s9, [sl, #216]	; 0xd8
 801c93e:	eee4 7aa3 	vfma.f32	s15, s9, s7
    tmp += input_3[55] * filter[55];
 801c942:	edda 4a37 	vldr	s9, [sl, #220]	; 0xdc
 801c946:	eee4 7aa0 	vfma.f32	s15, s9, s1
    tmp += input_3[56] * filter[56];
 801c94a:	edda 4a38 	vldr	s9, [sl, #224]	; 0xe0
 801c94e:	eee4 7a80 	vfma.f32	s15, s9, s0
    tmp += input_3[57] * filter[57];
 801c952:	edda 4a39 	vldr	s9, [sl, #228]	; 0xe4
 801c956:	eee4 7aa9 	vfma.f32	s15, s9, s19
    tmp += input_3[58] * filter[58];
 801c95a:	edda 4a3a 	vldr	s9, [sl, #232]	; 0xe8
 801c95e:	eee4 7a8a 	vfma.f32	s15, s9, s20
    tmp += input_3[59] * filter[59];
 801c962:	edda 4a3b 	vldr	s9, [sl, #236]	; 0xec
 801c966:	eee4 7aaa 	vfma.f32	s15, s9, s21
    tmp += input_3[60] * filter[60];
 801c96a:	edda 4a3c 	vldr	s9, [sl, #240]	; 0xf0
 801c96e:	eee4 7a8e 	vfma.f32	s15, s9, s28
    tmp += input_3[61] * filter[61];
 801c972:	edda 4a3d 	vldr	s9, [sl, #244]	; 0xf4
 801c976:	eee4 7aaf 	vfma.f32	s15, s9, s31
    tmp += input_3[62] * filter[62];
 801c97a:	edda 4a3e 	vldr	s9, [sl, #248]	; 0xf8
 801c97e:	eddd 6af6 	vldr	s13, [sp, #984]	; 0x3d8
    tmp += input_3[63] * filter[63];
 801c982:	ed9d 6af7 	vldr	s12, [sp, #988]	; 0x3dc
    tmp += input_0[0] * filter[0];
 801c986:	ed9a 4a40 	vldr	s8, [sl, #256]	; 0x100
    tmp += input_0[3] * filter[3];
 801c98a:	ed9a 5a43 	vldr	s10, [sl, #268]	; 0x10c
    tmp += input_0[4] * filter[4];
 801c98e:	edda 5a44 	vldr	s11, [sl, #272]	; 0x110
    tmp += input_3[62] * filter[62];
 801c992:	eee4 7aa6 	vfma.f32	s15, s9, s13
    tmp += input_3[63] * filter[63];
 801c996:	edda 4a3f 	vldr	s9, [sl, #252]	; 0xfc
    tmp += input_0[1] * filter[1];
 801c99a:	eddd 6aff 	vldr	s13, [sp, #1020]	; 0x3fc
    tmp += input_0[5] * filter[5];
 801c99e:	edda fa45 	vldr	s31, [sl, #276]	; 0x114
    tmp += input_0[6] * filter[6];
 801c9a2:	ed9a fa46 	vldr	s30, [sl, #280]	; 0x118
    tmp += input_0[7] * filter[7];
 801c9a6:	edda ea47 	vldr	s29, [sl, #284]	; 0x11c
    tmp += input_0[8] * filter[8];
 801c9aa:	ed9a ea48 	vldr	s28, [sl, #288]	; 0x120
    tmp += input_3[63] * filter[63];
 801c9ae:	eee4 7a86 	vfma.f32	s15, s9, s12
    tmp += input_0[2] * filter[2];
 801c9b2:	edda 4a42 	vldr	s9, [sl, #264]	; 0x108
    tmp += input_0[9] * filter[9];
 801c9b6:	edda da49 	vldr	s27, [sl, #292]	; 0x124
    tmp += input_0[10] * filter[10];
 801c9ba:	ed9a da4a 	vldr	s26, [sl, #296]	; 0x128
    tmp += input_0[11] * filter[11];
 801c9be:	edda ca4b 	vldr	s25, [sl, #300]	; 0x12c
    tmp += input_0[12] * filter[12];
 801c9c2:	ed9a ca4c 	vldr	s24, [sl, #304]	; 0x130
    tmp += input_0[13] * filter[13];
 801c9c6:	edda ba4d 	vldr	s23, [sl, #308]	; 0x134
    *sum_3 += tmp;
 801c9ca:	edc4 7a00 	vstr	s15, [r4]
    tmp += input_2[1] * filter[1];
 801c9ce:	f20d 444c 	addw	r4, sp, #1100	; 0x44c
    tmp += input_0[1] * filter[1];
 801c9d2:	edda 7a41 	vldr	s15, [sl, #260]	; 0x104
    tmp += input_2[1] * filter[1];
 801c9d6:	ed94 2a00 	vldr	s4, [r4]
    tmp += input_1[1] * filter[1];
 801c9da:	f20d 4434 	addw	r4, sp, #1076	; 0x434
    tmp += input_0[1] * filter[1];
 801c9de:	ee27 6aa6 	vmul.f32	s12, s15, s13
    tmp += input_0[14] * filter[14];
 801c9e2:	ed9a ba4e 	vldr	s22, [sl, #312]	; 0x138
    tmp += input_2[1] * filter[1];
 801c9e6:	ee67 3a82 	vmul.f32	s7, s15, s4
    tmp += input_0[15] * filter[15];
 801c9ea:	edda aa4f 	vldr	s21, [sl, #316]	; 0x13c
    tmp += input_1[1] * filter[1];
 801c9ee:	ee67 6aa1 	vmul.f32	s13, s15, s3
    tmp += input_0[16] * filter[16];
 801c9f2:	ed9a aa50 	vldr	s20, [sl, #320]	; 0x140
    tmp += input_3[1] * filter[1];
 801c9f6:	ee67 7a87 	vmul.f32	s15, s15, s14
    tmp += input_0[1] * filter[1];
 801c9fa:	ed9d 7afe 	vldr	s14, [sp, #1016]	; 0x3f8
    tmp += input_0[17] * filter[17];
 801c9fe:	edda 9a51 	vldr	s19, [sl, #324]	; 0x144
    tmp += input_0[1] * filter[1];
 801ca02:	eea4 6a07 	vfma.f32	s12, s8, s14
    tmp += input_1[1] * filter[1];
 801ca06:	ed94 7a00 	vldr	s14, [r4]
    tmp += input_2[1] * filter[1];
 801ca0a:	f50d 6489 	add.w	r4, sp, #1096	; 0x448
    tmp += input_3[1] * filter[1];
 801ca0e:	eee4 7a01 	vfma.f32	s15, s8, s2
    tmp += input_1[1] * filter[1];
 801ca12:	eee4 6a07 	vfma.f32	s13, s8, s14
    tmp += input_2[2] * filter[2];
 801ca16:	ed9d 1a83 	vldr	s2, [sp, #524]	; 0x20c
    tmp += input_2[1] * filter[1];
 801ca1a:	eeb0 7a63 	vmov.f32	s14, s7
 801ca1e:	ed94 2a00 	vldr	s4, [r4]
    tmp += input_0[2] * filter[2];
 801ca22:	f50d 6480 	add.w	r4, sp, #1024	; 0x400
    tmp += input_2[1] * filter[1];
 801ca26:	eea4 7a02 	vfma.f32	s14, s8, s4
    tmp += input_0[2] * filter[2];
 801ca2a:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_3[2] * filter[2];
 801ca2e:	ed9d 2a12 	vldr	s4, [sp, #72]	; 0x48
    tmp += input_0[3] * filter[3];
 801ca32:	f20d 4404 	addw	r4, sp, #1028	; 0x404
    tmp += input_0[2] * filter[2];
 801ca36:	eea4 6a84 	vfma.f32	s12, s9, s8
    tmp += input_1[2] * filter[2];
 801ca3a:	ed9d 4a49 	vldr	s8, [sp, #292]	; 0x124
    tmp += input_3[2] * filter[2];
 801ca3e:	eee4 7a82 	vfma.f32	s15, s9, s4
    tmp += input_1[2] * filter[2];
 801ca42:	eee4 6a84 	vfma.f32	s13, s9, s8
    tmp += input_2[2] * filter[2];
 801ca46:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_0[3] * filter[3];
 801ca4a:	edd4 4a00 	vldr	s9, [r4]
    tmp += input_1[3] * filter[3];
 801ca4e:	ed9d 4a4a 	vldr	s8, [sp, #296]	; 0x128
    tmp += input_0[4] * filter[4];
 801ca52:	f50d 6481 	add.w	r4, sp, #1032	; 0x408
    tmp += input_0[3] * filter[3];
 801ca56:	eea5 6a24 	vfma.f32	s12, s10, s9
    tmp += input_2[3] * filter[3];
 801ca5a:	ed9d 1a84 	vldr	s2, [sp, #528]	; 0x210
    tmp += input_0[4] * filter[4];
 801ca5e:	edd4 3a00 	vldr	s7, [r4]
    tmp += input_1[4] * filter[4];
 801ca62:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
    tmp += input_1[3] * filter[3];
 801ca66:	eee5 6a04 	vfma.f32	s13, s10, s8
    tmp += input_3[3] * filter[3];
 801ca6a:	ed9d 2abd 	vldr	s4, [sp, #756]	; 0x2f4
    tmp += input_1[4] * filter[4];
 801ca6e:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_2[4] * filter[4];
 801ca72:	f50d 648a 	add.w	r4, sp, #1104	; 0x450
    tmp += input_2[3] * filter[3];
 801ca76:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_0[24] * filter[24];
 801ca7a:	ed9a 3a58 	vldr	s6, [sl, #352]	; 0x160
    tmp += input_3[3] * filter[3];
 801ca7e:	eee5 7a02 	vfma.f32	s15, s10, s4
    tmp += input_3[4] * filter[4];
 801ca82:	ed9d 5abe 	vldr	s10, [sp, #760]	; 0x2f8
    tmp += input_0[4] * filter[4];
 801ca86:	eea5 6aa3 	vfma.f32	s12, s11, s7
    tmp += input_0[24] * filter[24];
 801ca8a:	ed8d 3a06 	vstr	s6, [sp, #24]
    tmp += input_0[18] * filter[18];
 801ca8e:	ed9a 0a52 	vldr	s0, [sl, #328]	; 0x148
    tmp += input_1[4] * filter[4];
 801ca92:	eee5 6a84 	vfma.f32	s13, s11, s8
    tmp += input_2[4] * filter[4];
 801ca96:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_0[5] * filter[5];
 801ca9a:	f20d 440c 	addw	r4, sp, #1036	; 0x40c
    tmp += input_0[19] * filter[19];
 801ca9e:	edda 0a53 	vldr	s1, [sl, #332]	; 0x14c
    tmp += input_2[4] * filter[4];
 801caa2:	eea5 7a84 	vfma.f32	s14, s11, s8
    tmp += input_0[20] * filter[20];
 801caa6:	ed9a 1a54 	vldr	s2, [sl, #336]	; 0x150
    tmp += input_0[5] * filter[5];
 801caaa:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_3[4] * filter[4];
 801caae:	eee5 7a85 	vfma.f32	s15, s11, s10
    tmp += input_2[5] * filter[5];
 801cab2:	f20d 4454 	addw	r4, sp, #1108	; 0x454
    tmp += input_0[21] * filter[21];
 801cab6:	edda 1a55 	vldr	s3, [sl, #340]	; 0x154
    tmp += input_0[5] * filter[5];
 801caba:	eeaf 6a83 	vfma.f32	s12, s31, s6
    tmp += input_1[5] * filter[5];
 801cabe:	ed9d 3a4b 	vldr	s6, [sp, #300]	; 0x12c
    tmp += input_0[22] * filter[22];
 801cac2:	ed9a 2a56 	vldr	s4, [sl, #344]	; 0x158
    tmp += input_1[5] * filter[5];
 801cac6:	eeef 6a83 	vfma.f32	s13, s31, s6
    tmp += input_2[5] * filter[5];
 801caca:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_3[5] * filter[5];
 801cace:	f50d 648c 	add.w	r4, sp, #1120	; 0x460
    tmp += input_0[23] * filter[23];
 801cad2:	edda 2a57 	vldr	s5, [sl, #348]	; 0x15c
    tmp += input_2[5] * filter[5];
 801cad6:	eeaf 7a83 	vfma.f32	s14, s31, s6
    tmp += input_0[25] * filter[25];
 801cada:	edda 3a59 	vldr	s7, [sl, #356]	; 0x164
    tmp += input_3[5] * filter[5];
 801cade:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_0[6] * filter[6];
 801cae2:	f50d 6482 	add.w	r4, sp, #1040	; 0x410
    tmp += input_0[26] * filter[26];
 801cae6:	ed9a 4a5a 	vldr	s8, [sl, #360]	; 0x168
    tmp += input_3[5] * filter[5];
 801caea:	eeef 7a83 	vfma.f32	s15, s31, s6
    tmp += input_0[6] * filter[6];
 801caee:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_0[7] * filter[7];
 801caf2:	f20d 4414 	addw	r4, sp, #1044	; 0x414
    tmp += input_0[27] * filter[27];
 801caf6:	edda 4a5b 	vldr	s9, [sl, #364]	; 0x16c
    tmp += input_0[6] * filter[6];
 801cafa:	eeaf 6a03 	vfma.f32	s12, s30, s6
    tmp += input_1[6] * filter[6];
 801cafe:	ed9d 3a4c 	vldr	s6, [sp, #304]	; 0x130
    tmp += input_0[28] * filter[28];
 801cb02:	ed9a 5a5c 	vldr	s10, [sl, #368]	; 0x170
    tmp += input_1[6] * filter[6];
 801cb06:	eeef 6a03 	vfma.f32	s13, s30, s6
    tmp += input_2[6] * filter[6];
 801cb0a:	ed9d 3a85 	vldr	s6, [sp, #532]	; 0x214
    tmp += input_0[29] * filter[29];
 801cb0e:	edda 5a5d 	vldr	s11, [sl, #372]	; 0x174
    tmp += input_2[6] * filter[6];
 801cb12:	eeaf 7a03 	vfma.f32	s14, s30, s6
    tmp += input_3[6] * filter[6];
 801cb16:	ed9d 3abf 	vldr	s6, [sp, #764]	; 0x2fc
    tmp += input_0[33] * filter[33];
 801cb1a:	edda fa61 	vldr	s31, [sl, #388]	; 0x184
    tmp += input_3[6] * filter[6];
 801cb1e:	eeef 7a03 	vfma.f32	s15, s30, s6
    tmp += input_0[7] * filter[7];
 801cb22:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_0[39] * filter[39];
 801cb26:	ed9a fa67 	vldr	s30, [sl, #412]	; 0x19c
    tmp += input_0[8] * filter[8];
 801cb2a:	f50d 6483 	add.w	r4, sp, #1048	; 0x418
    tmp += input_0[7] * filter[7];
 801cb2e:	eeae 6a83 	vfma.f32	s12, s29, s6
    tmp += input_1[7] * filter[7];
 801cb32:	ed9d 3a4d 	vldr	s6, [sp, #308]	; 0x134
 801cb36:	eeee 6a83 	vfma.f32	s13, s29, s6
    tmp += input_2[7] * filter[7];
 801cb3a:	ed9d 3a86 	vldr	s6, [sp, #536]	; 0x218
 801cb3e:	eeae 7a83 	vfma.f32	s14, s29, s6
    tmp += input_3[7] * filter[7];
 801cb42:	ed9d 3ac0 	vldr	s6, [sp, #768]	; 0x300
 801cb46:	eeee 7a83 	vfma.f32	s15, s29, s6
    tmp += input_0[8] * filter[8];
 801cb4a:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_0[9] * filter[9];
 801cb4e:	f20d 441c 	addw	r4, sp, #1052	; 0x41c
    tmp += input_0[45] * filter[45];
 801cb52:	edda ea6d 	vldr	s29, [sl, #436]	; 0x1b4
    tmp += input_0[8] * filter[8];
 801cb56:	eeae 6a03 	vfma.f32	s12, s28, s6
    tmp += input_1[8] * filter[8];
 801cb5a:	ed9d 3a4e 	vldr	s6, [sp, #312]	; 0x138
 801cb5e:	eeee 6a03 	vfma.f32	s13, s28, s6
    tmp += input_2[8] * filter[8];
 801cb62:	ed9d 3a87 	vldr	s6, [sp, #540]	; 0x21c
 801cb66:	eeae 7a03 	vfma.f32	s14, s28, s6
    tmp += input_3[8] * filter[8];
 801cb6a:	ed9d 3ac1 	vldr	s6, [sp, #772]	; 0x304
 801cb6e:	eeee 7a03 	vfma.f32	s15, s28, s6
    tmp += input_0[9] * filter[9];
 801cb72:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_1[10] * filter[10];
 801cb76:	f20d 443c 	addw	r4, sp, #1084	; 0x43c
    tmp += input_0[51] * filter[51];
 801cb7a:	ed9a ea73 	vldr	s28, [sl, #460]	; 0x1cc
    tmp += input_0[9] * filter[9];
 801cb7e:	eead 6a83 	vfma.f32	s12, s27, s6
    tmp += input_1[9] * filter[9];
 801cb82:	ed9d 3a4f 	vldr	s6, [sp, #316]	; 0x13c
 801cb86:	eeed 6a83 	vfma.f32	s13, s27, s6
    tmp += input_2[9] * filter[9];
 801cb8a:	ed9d 3a88 	vldr	s6, [sp, #544]	; 0x220
 801cb8e:	eead 7a83 	vfma.f32	s14, s27, s6
    tmp += input_3[9] * filter[9];
 801cb92:	ed9d 3ac2 	vldr	s6, [sp, #776]	; 0x308
 801cb96:	eeed 7a83 	vfma.f32	s15, s27, s6
    tmp += input_0[10] * filter[10];
 801cb9a:	ed9d 3a15 	vldr	s6, [sp, #84]	; 0x54
    tmp += input_1[10] * filter[10];
 801cb9e:	edd4 da00 	vldr	s27, [r4]
    tmp += input_0[20] * filter[20];
 801cba2:	f50d 6484 	add.w	r4, sp, #1056	; 0x420
    tmp += input_0[10] * filter[10];
 801cba6:	eead 6a03 	vfma.f32	s12, s26, s6
    tmp += input_3[10] * filter[10];
 801cbaa:	ed9d 3ac3 	vldr	s6, [sp, #780]	; 0x30c
    tmp += input_1[10] * filter[10];
 801cbae:	eeed 6a2d 	vfma.f32	s13, s26, s27
    tmp += input_2[10] * filter[10];
 801cbb2:	eddd da89 	vldr	s27, [sp, #548]	; 0x224
 801cbb6:	eead 7a2d 	vfma.f32	s14, s26, s27
    tmp += input_0[62] * filter[62];
 801cbba:	edda da7e 	vldr	s27, [sl, #504]	; 0x1f8
    tmp += input_3[10] * filter[10];
 801cbbe:	eeed 7a03 	vfma.f32	s15, s26, s6
    tmp += input_0[11] * filter[11];
 801cbc2:	ed9d 3a16 	vldr	s6, [sp, #88]	; 0x58
    tmp += input_0[63] * filter[63];
 801cbc6:	ed9a da7f 	vldr	s26, [sl, #508]	; 0x1fc
    tmp += input_0[11] * filter[11];
 801cbca:	eeac 6a83 	vfma.f32	s12, s25, s6
    tmp += input_1[11] * filter[11];
 801cbce:	ed9d 3a50 	vldr	s6, [sp, #320]	; 0x140
 801cbd2:	eeec 6a83 	vfma.f32	s13, s25, s6
    tmp += input_2[11] * filter[11];
 801cbd6:	ed9d 3a8a 	vldr	s6, [sp, #552]	; 0x228
 801cbda:	eeac 7a83 	vfma.f32	s14, s25, s6
    tmp += input_3[11] * filter[11];
 801cbde:	ed9d 3ac4 	vldr	s6, [sp, #784]	; 0x310
 801cbe2:	eeec 7a83 	vfma.f32	s15, s25, s6
    tmp += input_0[12] * filter[12];
 801cbe6:	ed9d 3a17 	vldr	s6, [sp, #92]	; 0x5c
    tmp += input_1[12] * filter[12];
 801cbea:	eddd ca51 	vldr	s25, [sp, #324]	; 0x144
    tmp += input_0[12] * filter[12];
 801cbee:	eeac 6a03 	vfma.f32	s12, s24, s6
    tmp += input_0[13] * filter[13];
 801cbf2:	ed9d 3a18 	vldr	s6, [sp, #96]	; 0x60
    tmp += input_1[12] * filter[12];
 801cbf6:	eeec 6a2c 	vfma.f32	s13, s24, s25
    tmp += input_2[12] * filter[12];
 801cbfa:	eddd ca8b 	vldr	s25, [sp, #556]	; 0x22c
 801cbfe:	eeac 7a2c 	vfma.f32	s14, s24, s25
    tmp += input_3[12] * filter[12];
 801cc02:	eddd cac5 	vldr	s25, [sp, #788]	; 0x314
 801cc06:	eeec 7a2c 	vfma.f32	s15, s24, s25
    tmp += input_1[13] * filter[13];
 801cc0a:	ed9d ca52 	vldr	s24, [sp, #328]	; 0x148
    tmp += input_0[13] * filter[13];
 801cc0e:	eeab 6a83 	vfma.f32	s12, s23, s6
    tmp += input_0[14] * filter[14];
 801cc12:	ed9d 3a19 	vldr	s6, [sp, #100]	; 0x64
    tmp += input_1[13] * filter[13];
 801cc16:	eeeb 6a8c 	vfma.f32	s13, s23, s24
    tmp += input_2[13] * filter[13];
 801cc1a:	ed9d ca8c 	vldr	s24, [sp, #560]	; 0x230
 801cc1e:	eeab 7a8c 	vfma.f32	s14, s23, s24
    tmp += input_3[13] * filter[13];
 801cc22:	ed9d cac6 	vldr	s24, [sp, #792]	; 0x318
 801cc26:	eeeb 7a8c 	vfma.f32	s15, s23, s24
    tmp += input_1[14] * filter[14];
 801cc2a:	eddd ba53 	vldr	s23, [sp, #332]	; 0x14c
    tmp += input_0[14] * filter[14];
 801cc2e:	eeab 6a03 	vfma.f32	s12, s22, s6
    tmp += input_0[15] * filter[15];
 801cc32:	ed9d 3a1a 	vldr	s6, [sp, #104]	; 0x68
    tmp += input_1[14] * filter[14];
 801cc36:	eeeb 6a2b 	vfma.f32	s13, s22, s23
    tmp += input_2[14] * filter[14];
 801cc3a:	eddd ba8d 	vldr	s23, [sp, #564]	; 0x234
 801cc3e:	eeab 7a2b 	vfma.f32	s14, s22, s23
    tmp += input_3[14] * filter[14];
 801cc42:	eddd bac7 	vldr	s23, [sp, #796]	; 0x31c
 801cc46:	eeeb 7a2b 	vfma.f32	s15, s22, s23
    tmp += input_1[15] * filter[15];
 801cc4a:	ed9d ba54 	vldr	s22, [sp, #336]	; 0x150
    tmp += input_0[15] * filter[15];
 801cc4e:	eeaa 6a83 	vfma.f32	s12, s21, s6
    tmp += input_0[16] * filter[16];
 801cc52:	ed9d 3a1b 	vldr	s6, [sp, #108]	; 0x6c
    tmp += input_1[15] * filter[15];
 801cc56:	eeea 6a8b 	vfma.f32	s13, s21, s22
    tmp += input_2[15] * filter[15];
 801cc5a:	ed9d ba8e 	vldr	s22, [sp, #568]	; 0x238
 801cc5e:	eeaa 7a8b 	vfma.f32	s14, s21, s22
    tmp += input_3[15] * filter[15];
 801cc62:	ed9d bac8 	vldr	s22, [sp, #800]	; 0x320
 801cc66:	eeea 7a8b 	vfma.f32	s15, s21, s22
    tmp += input_1[16] * filter[16];
 801cc6a:	eddd aa55 	vldr	s21, [sp, #340]	; 0x154
    tmp += input_0[16] * filter[16];
 801cc6e:	eeaa 6a03 	vfma.f32	s12, s20, s6
    tmp += input_0[17] * filter[17];
 801cc72:	ed9d 3a1f 	vldr	s6, [sp, #124]	; 0x7c
    tmp += input_1[16] * filter[16];
 801cc76:	eeea 6a2a 	vfma.f32	s13, s20, s21
    tmp += input_2[16] * filter[16];
 801cc7a:	eddd aa8f 	vldr	s21, [sp, #572]	; 0x23c
 801cc7e:	eeaa 7a2a 	vfma.f32	s14, s20, s21
    tmp += input_3[16] * filter[16];
 801cc82:	eddd aac9 	vldr	s21, [sp, #804]	; 0x324
 801cc86:	eeea 7a2a 	vfma.f32	s15, s20, s21
    tmp += input_1[17] * filter[17];
 801cc8a:	ed9d aa56 	vldr	s20, [sp, #344]	; 0x158
    tmp += input_0[17] * filter[17];
 801cc8e:	eea9 6a83 	vfma.f32	s12, s19, s6
    tmp += input_0[18] * filter[18];
 801cc92:	ed9d 3a20 	vldr	s6, [sp, #128]	; 0x80
    tmp += input_1[17] * filter[17];
 801cc96:	eee9 6a8a 	vfma.f32	s13, s19, s20
    tmp += input_2[17] * filter[17];
 801cc9a:	ed9d aa90 	vldr	s20, [sp, #576]	; 0x240
 801cc9e:	eea9 7a8a 	vfma.f32	s14, s19, s20
    tmp += input_3[17] * filter[17];
 801cca2:	ed9d aaca 	vldr	s20, [sp, #808]	; 0x328
 801cca6:	eee9 7a8a 	vfma.f32	s15, s19, s20
    tmp += input_1[18] * filter[18];
 801ccaa:	eddd 9a57 	vldr	s19, [sp, #348]	; 0x15c
    tmp += input_0[18] * filter[18];
 801ccae:	eea0 6a03 	vfma.f32	s12, s0, s6
    tmp += input_0[19] * filter[19];
 801ccb2:	ed9d 3a21 	vldr	s6, [sp, #132]	; 0x84
    tmp += input_1[18] * filter[18];
 801ccb6:	eee0 6a29 	vfma.f32	s13, s0, s19
    tmp += input_2[18] * filter[18];
 801ccba:	eddd 9a91 	vldr	s19, [sp, #580]	; 0x244
 801ccbe:	eea0 7a29 	vfma.f32	s14, s0, s19
    tmp += input_3[18] * filter[18];
 801ccc2:	eddd 9acb 	vldr	s19, [sp, #812]	; 0x32c
 801ccc6:	eee0 7a29 	vfma.f32	s15, s0, s19
    tmp += input_1[19] * filter[19];
 801ccca:	ed9d 0a58 	vldr	s0, [sp, #352]	; 0x160
    tmp += input_0[19] * filter[19];
 801ccce:	eea0 6a83 	vfma.f32	s12, s1, s6
    tmp += input_0[20] * filter[20];
 801ccd2:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_1[19] * filter[19];
 801ccd6:	eee0 6a80 	vfma.f32	s13, s1, s0
    tmp += input_2[19] * filter[19];
 801ccda:	ed9d 0a92 	vldr	s0, [sp, #584]	; 0x248
    tmp += input_0[21] * filter[21];
 801ccde:	f20d 4424 	addw	r4, sp, #1060	; 0x424
    tmp += input_2[19] * filter[19];
 801cce2:	eea0 7a80 	vfma.f32	s14, s1, s0
    tmp += input_3[19] * filter[19];
 801cce6:	ed9d 0acc 	vldr	s0, [sp, #816]	; 0x330
 801ccea:	eee0 7a80 	vfma.f32	s15, s1, s0
    tmp += input_1[20] * filter[20];
 801ccee:	eddd 0a59 	vldr	s1, [sp, #356]	; 0x164
    tmp += input_0[20] * filter[20];
 801ccf2:	eea1 6a03 	vfma.f32	s12, s2, s6
    tmp += input_0[21] * filter[21];
 801ccf6:	ed94 3a00 	vldr	s6, [r4]
    tmp += input_1[20] * filter[20];
 801ccfa:	eee1 6a20 	vfma.f32	s13, s2, s1
    tmp += input_2[20] * filter[20];
 801ccfe:	eddd 0a93 	vldr	s1, [sp, #588]	; 0x24c
    tmp += input_1[27] * filter[27];
 801cd02:	f50d 6488 	add.w	r4, sp, #1088	; 0x440
    tmp += input_2[20] * filter[20];
 801cd06:	eea1 7a20 	vfma.f32	s14, s2, s1
    tmp += input_3[20] * filter[20];
 801cd0a:	eddd 0acd 	vldr	s1, [sp, #820]	; 0x334
 801cd0e:	eee1 7a20 	vfma.f32	s15, s2, s1
    tmp += input_2[21] * filter[21];
 801cd12:	ed9d 1a94 	vldr	s2, [sp, #592]	; 0x250
    tmp += input_0[21] * filter[21];
 801cd16:	eea1 6a83 	vfma.f32	s12, s3, s6
    tmp += input_1[21] * filter[21];
 801cd1a:	ed9d 3a5a 	vldr	s6, [sp, #360]	; 0x168
    tmp += input_3[21] * filter[21];
 801cd1e:	eddd 0ace 	vldr	s1, [sp, #824]	; 0x338
    tmp += input_1[21] * filter[21];
 801cd22:	eee1 6a83 	vfma.f32	s13, s3, s6
    tmp += input_2[21] * filter[21];
 801cd26:	eea1 7a81 	vfma.f32	s14, s3, s2
    tmp += input_3[21] * filter[21];
 801cd2a:	eee1 7aa0 	vfma.f32	s15, s3, s1
    tmp += input_0[22] * filter[22];
 801cd2e:	eddd 1a22 	vldr	s3, [sp, #136]	; 0x88
    tmp += input_1[22] * filter[22];
 801cd32:	ed9d 3a5b 	vldr	s6, [sp, #364]	; 0x16c
    tmp += input_0[22] * filter[22];
 801cd36:	eea2 6a21 	vfma.f32	s12, s4, s3
    tmp += input_2[22] * filter[22];
 801cd3a:	ed9d 1a95 	vldr	s2, [sp, #596]	; 0x254
    tmp += input_1[22] * filter[22];
 801cd3e:	eee2 6a03 	vfma.f32	s13, s4, s6
    tmp += input_3[22] * filter[22];
 801cd42:	eddd 0acf 	vldr	s1, [sp, #828]	; 0x33c
    tmp += input_2[22] * filter[22];
 801cd46:	eea2 7a01 	vfma.f32	s14, s4, s2
    tmp += input_0[23] * filter[23];
 801cd4a:	eddd 1a23 	vldr	s3, [sp, #140]	; 0x8c
    tmp += input_1[23] * filter[23];
 801cd4e:	ed9d 3a5c 	vldr	s6, [sp, #368]	; 0x170
    tmp += input_3[22] * filter[22];
 801cd52:	eee2 7a20 	vfma.f32	s15, s4, s1
    tmp += input_2[23] * filter[23];
 801cd56:	ed9d 1a96 	vldr	s2, [sp, #600]	; 0x258
    tmp += input_3[23] * filter[23];
 801cd5a:	ed9d 2ad0 	vldr	s4, [sp, #832]	; 0x340
    tmp += input_0[23] * filter[23];
 801cd5e:	eea2 6aa1 	vfma.f32	s12, s5, s3
    tmp += input_0[24] * filter[24];
 801cd62:	eddd 1a24 	vldr	s3, [sp, #144]	; 0x90
    tmp += input_1[23] * filter[23];
 801cd66:	eee2 6a83 	vfma.f32	s13, s5, s6
    tmp += input_1[24] * filter[24];
 801cd6a:	ed9d 3a5d 	vldr	s6, [sp, #372]	; 0x174
    tmp += input_2[23] * filter[23];
 801cd6e:	eea2 7a81 	vfma.f32	s14, s5, s2
    tmp += input_2[24] * filter[24];
 801cd72:	ed9d 1a97 	vldr	s2, [sp, #604]	; 0x25c
    tmp += input_3[25] * filter[25];
 801cd76:	ed9d bad2 	vldr	s22, [sp, #840]	; 0x348
    tmp += input_3[23] * filter[23];
 801cd7a:	eee2 7a82 	vfma.f32	s15, s5, s4
    tmp += input_0[24] * filter[24];
 801cd7e:	eddd 2a06 	vldr	s5, [sp, #24]
    tmp += input_3[26] * filter[26];
 801cd82:	eddd bad3 	vldr	s23, [sp, #844]	; 0x34c
    tmp += input_0[24] * filter[24];
 801cd86:	eea2 6aa1 	vfma.f32	s12, s5, s3
    tmp += input_0[25] * filter[25];
 801cd8a:	eddd 1a25 	vldr	s3, [sp, #148]	; 0x94
    tmp += input_1[24] * filter[24];
 801cd8e:	eee2 6a83 	vfma.f32	s13, s5, s6
    tmp += input_3[27] * filter[27];
 801cd92:	ed9d cad4 	vldr	s24, [sp, #848]	; 0x350
    tmp += input_2[24] * filter[24];
 801cd96:	eeb0 3a62 	vmov.f32	s6, s5
 801cd9a:	eea2 7a81 	vfma.f32	s14, s5, s2
    tmp += input_3[24] * filter[24];
 801cd9e:	eddd 2ad1 	vldr	s5, [sp, #836]	; 0x344
    tmp += input_2[25] * filter[25];
 801cda2:	ed9d 1a98 	vldr	s2, [sp, #608]	; 0x260
    tmp += input_3[24] * filter[24];
 801cda6:	eee3 7a22 	vfma.f32	s15, s6, s5
    tmp += input_1[25] * filter[25];
 801cdaa:	ed9d 3a5e 	vldr	s6, [sp, #376]	; 0x178
    tmp += input_0[25] * filter[25];
 801cdae:	eea3 6aa1 	vfma.f32	s12, s7, s3
    tmp += input_0[26] * filter[26];
 801cdb2:	eddd 1a26 	vldr	s3, [sp, #152]	; 0x98
    tmp += input_1[25] * filter[25];
 801cdb6:	eee3 6a83 	vfma.f32	s13, s7, s6
    tmp += input_2[25] * filter[25];
 801cdba:	eea3 7a81 	vfma.f32	s14, s7, s2
    tmp += input_2[26] * filter[26];
 801cdbe:	ed9d 1a99 	vldr	s2, [sp, #612]	; 0x264
    tmp += input_3[25] * filter[25];
 801cdc2:	eee3 7a8b 	vfma.f32	s15, s7, s22
    tmp += input_1[26] * filter[26];
 801cdc6:	eddd 3a5f 	vldr	s7, [sp, #380]	; 0x17c
    tmp += input_0[26] * filter[26];
 801cdca:	eea4 6a21 	vfma.f32	s12, s8, s3
    tmp += input_0[27] * filter[27];
 801cdce:	eddd 1a27 	vldr	s3, [sp, #156]	; 0x9c
    tmp += input_1[26] * filter[26];
 801cdd2:	eee4 6a23 	vfma.f32	s13, s8, s7
    tmp += input_2[26] * filter[26];
 801cdd6:	eea4 7a01 	vfma.f32	s14, s8, s2
    tmp += input_3[26] * filter[26];
 801cdda:	eee4 7a2b 	vfma.f32	s15, s8, s23
    tmp += input_1[27] * filter[27];
 801cdde:	ed94 4a00 	vldr	s8, [r4]
    tmp += input_0[27] * filter[27];
 801cde2:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_2[27] * filter[27];
 801cde6:	f50d 648b 	add.w	r4, sp, #1112	; 0x458
    tmp += input_1[27] * filter[27];
 801cdea:	eee4 6a84 	vfma.f32	s13, s9, s8
    tmp += input_2[27] * filter[27];
 801cdee:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_0[28] * filter[28];
 801cdf2:	f50d 6485 	add.w	r4, sp, #1064	; 0x428
    tmp += input_2[27] * filter[27];
 801cdf6:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_0[28] * filter[28];
 801cdfa:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_3[27] * filter[27];
 801cdfe:	eee4 7a8c 	vfma.f32	s15, s9, s24
    tmp += input_1[28] * filter[28];
 801ce02:	eddd 4a60 	vldr	s9, [sp, #384]	; 0x180
    tmp += input_0[28] * filter[28];
 801ce06:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_2[28] * filter[28];
 801ce0a:	ed9d 1a9a 	vldr	s2, [sp, #616]	; 0x268
    tmp += input_1[28] * filter[28];
 801ce0e:	eee5 6a24 	vfma.f32	s13, s10, s9
    tmp += input_3[28] * filter[28];
 801ce12:	eddd 4ad5 	vldr	s9, [sp, #852]	; 0x354
    tmp += input_0[29] * filter[29];
 801ce16:	eddd 1a28 	vldr	s3, [sp, #160]	; 0xa0
    tmp += input_2[29] * filter[29];
 801ce1a:	f20d 445c 	addw	r4, sp, #1116	; 0x45c
    tmp += input_2[28] * filter[28];
 801ce1e:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[29] * filter[29];
 801ce22:	ed94 1a00 	vldr	s2, [r4]
    tmp += input_3[28] * filter[28];
 801ce26:	eee5 7a24 	vfma.f32	s15, s10, s9
    tmp += input_1[29] * filter[29];
 801ce2a:	ed9d 5a61 	vldr	s10, [sp, #388]	; 0x184
    tmp += input_0[29] * filter[29];
 801ce2e:	eea5 6aa1 	vfma.f32	s12, s11, s3
    tmp += input_0[62] * filter[62];
 801ce32:	f20d 442c 	addw	r4, sp, #1068	; 0x42c
    tmp += input_1[29] * filter[29];
 801ce36:	eee5 6a85 	vfma.f32	s13, s11, s10
    tmp += input_3[29] * filter[29];
 801ce3a:	ed9d 5ad6 	vldr	s10, [sp, #856]	; 0x358
    tmp += input_0[30] * filter[30];
 801ce3e:	ed9a 3a5e 	vldr	s6, [sl, #376]	; 0x178
 801ce42:	eddd 1a29 	vldr	s3, [sp, #164]	; 0xa4
    tmp += input_2[29] * filter[29];
 801ce46:	eea5 7a81 	vfma.f32	s14, s11, s2
    tmp += input_2[30] * filter[30];
 801ce4a:	ed9d 1a9b 	vldr	s2, [sp, #620]	; 0x26c
    tmp += input_3[29] * filter[29];
 801ce4e:	eee5 7a85 	vfma.f32	s15, s11, s10
    tmp += input_1[30] * filter[30];
 801ce52:	eddd 5a62 	vldr	s11, [sp, #392]	; 0x188
    tmp += input_0[30] * filter[30];
 801ce56:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_3[30] * filter[30];
 801ce5a:	ed9d 5ad7 	vldr	s10, [sp, #860]	; 0x35c
    tmp += input_1[30] * filter[30];
 801ce5e:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_0[31] * filter[31];
 801ce62:	eddd 1a2a 	vldr	s3, [sp, #168]	; 0xa8
    tmp += input_1[31] * filter[31];
 801ce66:	eddd 5a63 	vldr	s11, [sp, #396]	; 0x18c
    tmp += input_3[31] * filter[31];
 801ce6a:	eddd cad8 	vldr	s25, [sp, #864]	; 0x360
    tmp += input_2[30] * filter[30];
 801ce6e:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[31] * filter[31];
 801ce72:	ed9d 1a9c 	vldr	s2, [sp, #624]	; 0x270
    tmp += input_3[30] * filter[30];
 801ce76:	eee3 7a05 	vfma.f32	s15, s6, s10
    tmp += input_0[31] * filter[31];
 801ce7a:	ed9a 3a5f 	vldr	s6, [sl, #380]	; 0x17c
    tmp += input_3[32] * filter[32];
 801ce7e:	ed9d 5ad9 	vldr	s10, [sp, #868]	; 0x364
    tmp += input_0[31] * filter[31];
 801ce82:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[32] * filter[32];
 801ce86:	eddd 1a2b 	vldr	s3, [sp, #172]	; 0xac
    tmp += input_1[31] * filter[31];
 801ce8a:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[32] * filter[32];
 801ce8e:	eddd 5a64 	vldr	s11, [sp, #400]	; 0x190
    tmp += input_3[34] * filter[34];
 801ce92:	eddd 3adb 	vldr	s7, [sp, #876]	; 0x36c
    tmp += input_2[31] * filter[31];
 801ce96:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[32] * filter[32];
 801ce9a:	ed9d 1a9d 	vldr	s2, [sp, #628]	; 0x274
    tmp += input_3[31] * filter[31];
 801ce9e:	eee3 7a2c 	vfma.f32	s15, s6, s25
    tmp += input_0[32] * filter[32];
 801cea2:	ed9a 3a60 	vldr	s6, [sl, #384]	; 0x180
    tmp += input_3[35] * filter[35];
 801cea6:	ed9d 0a13 	vldr	s0, [sp, #76]	; 0x4c
    tmp += input_0[32] * filter[32];
 801ceaa:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[33] * filter[33];
 801ceae:	eddd 1a2c 	vldr	s3, [sp, #176]	; 0xb0
    tmp += input_1[32] * filter[32];
 801ceb2:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[33] * filter[33];
 801ceb6:	eddd 5a65 	vldr	s11, [sp, #404]	; 0x194
    tmp += input_2[32] * filter[32];
 801ceba:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[33] * filter[33];
 801cebe:	ed9d 1a9e 	vldr	s2, [sp, #632]	; 0x278
    tmp += input_3[32] * filter[32];
 801cec2:	eee3 7a05 	vfma.f32	s15, s6, s10
    tmp += input_3[33] * filter[33];
 801cec6:	ed9d 5ada 	vldr	s10, [sp, #872]	; 0x368
    tmp += input_0[34] * filter[34];
 801ceca:	ed9a 3a62 	vldr	s6, [sl, #392]	; 0x188
    tmp += input_0[33] * filter[33];
 801cece:	eeaf 6aa1 	vfma.f32	s12, s31, s3
    tmp += input_0[34] * filter[34];
 801ced2:	eddd 1a2d 	vldr	s3, [sp, #180]	; 0xb4
    tmp += input_1[33] * filter[33];
 801ced6:	eeef 6aa5 	vfma.f32	s13, s31, s11
    tmp += input_1[34] * filter[34];
 801ceda:	eddd 5a66 	vldr	s11, [sp, #408]	; 0x198
    tmp += input_2[33] * filter[33];
 801cede:	eeaf 7a81 	vfma.f32	s14, s31, s2
    tmp += input_2[34] * filter[34];
 801cee2:	ed9d 1a9f 	vldr	s2, [sp, #636]	; 0x27c
    tmp += input_3[33] * filter[33];
 801cee6:	eeef 7a85 	vfma.f32	s15, s31, s10
    tmp += input_0[34] * filter[34];
 801ceea:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[35] * filter[35];
 801ceee:	eddd 1a2e 	vldr	s3, [sp, #184]	; 0xb8
    tmp += input_1[34] * filter[34];
 801cef2:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[35] * filter[35];
 801cef6:	eddd 5a67 	vldr	s11, [sp, #412]	; 0x19c
    tmp += input_2[34] * filter[34];
 801cefa:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[35] * filter[35];
 801cefe:	ed9d 1aa0 	vldr	s2, [sp, #640]	; 0x280
    tmp += input_3[34] * filter[34];
 801cf02:	eee3 7a23 	vfma.f32	s15, s6, s7
    tmp += input_0[35] * filter[35];
 801cf06:	ed9a 3a63 	vldr	s6, [sl, #396]	; 0x18c
 801cf0a:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[36] * filter[36];
 801cf0e:	eddd 1a2f 	vldr	s3, [sp, #188]	; 0xbc
    tmp += input_1[35] * filter[35];
 801cf12:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[36] * filter[36];
 801cf16:	eddd 5a68 	vldr	s11, [sp, #416]	; 0x1a0
    tmp += input_2[35] * filter[35];
 801cf1a:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_3[35] * filter[35];
 801cf1e:	eee3 7a00 	vfma.f32	s15, s6, s0
    tmp += input_0[36] * filter[36];
 801cf22:	ed9a 3a64 	vldr	s6, [sl, #400]	; 0x190
    tmp += input_2[36] * filter[36];
 801cf26:	ed9d 1aa1 	vldr	s2, [sp, #644]	; 0x284
    tmp += input_0[36] * filter[36];
 801cf2a:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_3[36] * filter[36];
 801cf2e:	eddd 9adc 	vldr	s19, [sp, #880]	; 0x370
    tmp += input_1[36] * filter[36];
 801cf32:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_0[37] * filter[37];
 801cf36:	eddd 1a30 	vldr	s3, [sp, #192]	; 0xc0
    tmp += input_1[37] * filter[37];
 801cf3a:	eddd 5a69 	vldr	s11, [sp, #420]	; 0x1a4
    tmp += input_2[36] * filter[36];
 801cf3e:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_3[37] * filter[37];
 801cf42:	ed9d aadd 	vldr	s20, [sp, #884]	; 0x374
    tmp += input_3[36] * filter[36];
 801cf46:	eee3 7a29 	vfma.f32	s15, s6, s19
    tmp += input_0[37] * filter[37];
 801cf4a:	ed9a 3a65 	vldr	s6, [sl, #404]	; 0x194
    tmp += input_2[37] * filter[37];
 801cf4e:	ed9d 1aa2 	vldr	s2, [sp, #648]	; 0x288
    tmp += input_0[37] * filter[37];
 801cf52:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[38] * filter[38];
 801cf56:	eddd 1a31 	vldr	s3, [sp, #196]	; 0xc4
    tmp += input_1[37] * filter[37];
 801cf5a:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_3[38] * filter[38];
 801cf5e:	eddd aade 	vldr	s21, [sp, #888]	; 0x378
    tmp += input_1[38] * filter[38];
 801cf62:	eddd 5a6a 	vldr	s11, [sp, #424]	; 0x1a8
    tmp += input_2[37] * filter[37];
 801cf66:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[38] * filter[38];
 801cf6a:	ed9d 1aa3 	vldr	s2, [sp, #652]	; 0x28c
    tmp += input_3[37] * filter[37];
 801cf6e:	eee3 7a0a 	vfma.f32	s15, s6, s20
    tmp += input_0[38] * filter[38];
 801cf72:	ed9a 3a66 	vldr	s6, [sl, #408]	; 0x198
    tmp += input_3[39] * filter[39];
 801cf76:	ed9d 5adf 	vldr	s10, [sp, #892]	; 0x37c
    tmp += input_0[38] * filter[38];
 801cf7a:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[39] * filter[39];
 801cf7e:	eddd 1a32 	vldr	s3, [sp, #200]	; 0xc8
    tmp += input_1[38] * filter[38];
 801cf82:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[39] * filter[39];
 801cf86:	eddd 5a6b 	vldr	s11, [sp, #428]	; 0x1ac
    tmp += input_3[41] * filter[41];
 801cf8a:	eddd 4ae1 	vldr	s9, [sp, #900]	; 0x384
    tmp += input_2[38] * filter[38];
 801cf8e:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[39] * filter[39];
 801cf92:	ed9d 1aa4 	vldr	s2, [sp, #656]	; 0x290
    tmp += input_3[38] * filter[38];
 801cf96:	eee3 7a2a 	vfma.f32	s15, s6, s21
    tmp += input_0[40] * filter[40];
 801cf9a:	ed9a 3a68 	vldr	s6, [sl, #416]	; 0x1a0
    tmp += input_3[42] * filter[42];
 801cf9e:	eddd cae2 	vldr	s25, [sp, #904]	; 0x388
    tmp += input_0[39] * filter[39];
 801cfa2:	eeaf 6a21 	vfma.f32	s12, s30, s3
    tmp += input_0[40] * filter[40];
 801cfa6:	eddd 1a33 	vldr	s3, [sp, #204]	; 0xcc
    tmp += input_1[39] * filter[39];
 801cfaa:	eeef 6a25 	vfma.f32	s13, s30, s11
    tmp += input_1[40] * filter[40];
 801cfae:	eddd 5a6c 	vldr	s11, [sp, #432]	; 0x1b0
    tmp += input_2[39] * filter[39];
 801cfb2:	eeaf 7a01 	vfma.f32	s14, s30, s2
    tmp += input_2[40] * filter[40];
 801cfb6:	ed9d 1aa5 	vldr	s2, [sp, #660]	; 0x294
    tmp += input_3[39] * filter[39];
 801cfba:	eeef 7a05 	vfma.f32	s15, s30, s10
    tmp += input_3[40] * filter[40];
 801cfbe:	ed9d 5ae0 	vldr	s10, [sp, #896]	; 0x380
    tmp += input_0[40] * filter[40];
 801cfc2:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[41] * filter[41];
 801cfc6:	eddd 1a34 	vldr	s3, [sp, #208]	; 0xd0
    tmp += input_1[40] * filter[40];
 801cfca:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[41] * filter[41];
 801cfce:	eddd 5a6d 	vldr	s11, [sp, #436]	; 0x1b4
    tmp += input_2[40] * filter[40];
 801cfd2:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[41] * filter[41];
 801cfd6:	ed9d 1aa6 	vldr	s2, [sp, #664]	; 0x298
    tmp += input_3[40] * filter[40];
 801cfda:	eee3 7a05 	vfma.f32	s15, s6, s10
    tmp += input_0[41] * filter[41];
 801cfde:	ed9a 3a69 	vldr	s6, [sl, #420]	; 0x1a4
 801cfe2:	eea3 6a21 	vfma.f32	s12, s6, s3
    tmp += input_0[42] * filter[42];
 801cfe6:	eddd 1a35 	vldr	s3, [sp, #212]	; 0xd4
    tmp += input_1[41] * filter[41];
 801cfea:	eee3 6a25 	vfma.f32	s13, s6, s11
    tmp += input_1[42] * filter[42];
 801cfee:	eddd 5a6e 	vldr	s11, [sp, #440]	; 0x1b8
    tmp += input_2[41] * filter[41];
 801cff2:	eea3 7a01 	vfma.f32	s14, s6, s2
    tmp += input_2[42] * filter[42];
 801cff6:	ed9d 1aa7 	vldr	s2, [sp, #668]	; 0x29c
    tmp += input_3[41] * filter[41];
 801cffa:	eee3 7a24 	vfma.f32	s15, s6, s9
    tmp += input_0[42] * filter[42];
 801cffe:	edda 4a6a 	vldr	s9, [sl, #424]	; 0x1a8
 801d002:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_1[42] * filter[42];
 801d006:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_2[42] * filter[42];
 801d00a:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_3[42] * filter[42];
 801d00e:	eee4 7aac 	vfma.f32	s15, s9, s25
    tmp += input_0[43] * filter[43];
 801d012:	edda 4a6b 	vldr	s9, [sl, #428]	; 0x1ac
 801d016:	eddd 1a36 	vldr	s3, [sp, #216]	; 0xd8
    tmp += input_1[43] * filter[43];
 801d01a:	eddd 5a6f 	vldr	s11, [sp, #444]	; 0x1bc
    tmp += input_0[43] * filter[43];
 801d01e:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_2[43] * filter[43];
 801d022:	ed9d 1aa8 	vldr	s2, [sp, #672]	; 0x2a0
    tmp += input_3[43] * filter[43];
 801d026:	ed9d fae3 	vldr	s30, [sp, #908]	; 0x38c
    tmp += input_1[43] * filter[43];
 801d02a:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_2[43] * filter[43];
 801d02e:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_0[44] * filter[44];
 801d032:	eddd 1a37 	vldr	s3, [sp, #220]	; 0xdc
    tmp += input_3[43] * filter[43];
 801d036:	eee4 7a8f 	vfma.f32	s15, s9, s30
    tmp += input_0[44] * filter[44];
 801d03a:	edda 4a6c 	vldr	s9, [sl, #432]	; 0x1b0
    tmp += input_3[44] * filter[44];
 801d03e:	eddd 2ae4 	vldr	s5, [sp, #912]	; 0x390
    tmp += input_1[44] * filter[44];
 801d042:	eddd 5a70 	vldr	s11, [sp, #448]	; 0x1c0
    tmp += input_0[44] * filter[44];
 801d046:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_2[44] * filter[44];
 801d04a:	ed9d 1aa9 	vldr	s2, [sp, #676]	; 0x2a4
    tmp += input_1[44] * filter[44];
 801d04e:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_0[45] * filter[45];
 801d052:	eddd 1a38 	vldr	s3, [sp, #224]	; 0xe0
    tmp += input_2[44] * filter[44];
 801d056:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_3[45] * filter[45];
 801d05a:	ed9d 2ae5 	vldr	s4, [sp, #916]	; 0x394
    tmp += input_3[44] * filter[44];
 801d05e:	eee4 7aa2 	vfma.f32	s15, s9, s5
    tmp += input_1[45] * filter[45];
 801d062:	eddd 5a71 	vldr	s11, [sp, #452]	; 0x1c4
    tmp += input_2[45] * filter[45];
 801d066:	ed9d 1aaa 	vldr	s2, [sp, #680]	; 0x2a8
    tmp += input_0[46] * filter[46];
 801d06a:	edda 4a6e 	vldr	s9, [sl, #440]	; 0x1b8
    tmp += input_0[45] * filter[45];
 801d06e:	eeae 6aa1 	vfma.f32	s12, s29, s3
    tmp += input_0[46] * filter[46];
 801d072:	eddd 1a39 	vldr	s3, [sp, #228]	; 0xe4
    tmp += input_1[45] * filter[45];
 801d076:	eeee 6aa5 	vfma.f32	s13, s29, s11
    tmp += input_3[46] * filter[46];
 801d07a:	ed9d bae6 	vldr	s22, [sp, #920]	; 0x398
    tmp += input_2[45] * filter[45];
 801d07e:	eeae 7a81 	vfma.f32	s14, s29, s2
    tmp += input_1[46] * filter[46];
 801d082:	eddd 5a72 	vldr	s11, [sp, #456]	; 0x1c8
    tmp += input_3[45] * filter[45];
 801d086:	eeee 7a82 	vfma.f32	s15, s29, s4
    tmp += input_2[46] * filter[46];
 801d08a:	ed9d 1aab 	vldr	s2, [sp, #684]	; 0x2ac
    tmp += input_3[47] * filter[47];
 801d08e:	ed9d cae7 	vldr	s24, [sp, #924]	; 0x39c
    tmp += input_3[48] * filter[48];
 801d092:	eddd bae8 	vldr	s23, [sp, #928]	; 0x3a0
    tmp += input_0[46] * filter[46];
 801d096:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[47] * filter[47];
 801d09a:	eddd 1a3a 	vldr	s3, [sp, #232]	; 0xe8
    tmp += input_1[46] * filter[46];
 801d09e:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[47] * filter[47];
 801d0a2:	eddd 5a73 	vldr	s11, [sp, #460]	; 0x1cc
    tmp += input_2[46] * filter[46];
 801d0a6:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[47] * filter[47];
 801d0aa:	ed9d 1aac 	vldr	s2, [sp, #688]	; 0x2b0
    tmp += input_3[46] * filter[46];
 801d0ae:	eee4 7a8b 	vfma.f32	s15, s9, s22
    tmp += input_0[47] * filter[47];
 801d0b2:	edda 4a6f 	vldr	s9, [sl, #444]	; 0x1bc
 801d0b6:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[48] * filter[48];
 801d0ba:	eddd 1a3b 	vldr	s3, [sp, #236]	; 0xec
    tmp += input_1[47] * filter[47];
 801d0be:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[48] * filter[48];
 801d0c2:	eddd 5a74 	vldr	s11, [sp, #464]	; 0x1d0
    tmp += input_2[47] * filter[47];
 801d0c6:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[48] * filter[48];
 801d0ca:	ed9d 1aad 	vldr	s2, [sp, #692]	; 0x2b4
    tmp += input_3[47] * filter[47];
 801d0ce:	eee4 7a8c 	vfma.f32	s15, s9, s24
    tmp += input_0[48] * filter[48];
 801d0d2:	edda 4a70 	vldr	s9, [sl, #448]	; 0x1c0
 801d0d6:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[49] * filter[49];
 801d0da:	eddd 1a3c 	vldr	s3, [sp, #240]	; 0xf0
    tmp += input_1[48] * filter[48];
 801d0de:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[49] * filter[49];
 801d0e2:	eddd 5a75 	vldr	s11, [sp, #468]	; 0x1d4
    tmp += input_2[48] * filter[48];
 801d0e6:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[49] * filter[49];
 801d0ea:	ed9d 1aae 	vldr	s2, [sp, #696]	; 0x2b8
    tmp += input_3[48] * filter[48];
 801d0ee:	eee4 7aab 	vfma.f32	s15, s9, s23
    tmp += input_0[49] * filter[49];
 801d0f2:	edda 4a71 	vldr	s9, [sl, #452]	; 0x1c4
    tmp += input_3[49] * filter[49];
 801d0f6:	ed9d cae9 	vldr	s24, [sp, #932]	; 0x3a4
    tmp += input_3[51] * filter[51];
 801d0fa:	eddd eaeb 	vldr	s29, [sp, #940]	; 0x3ac
    tmp += input_0[49] * filter[49];
 801d0fe:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[50] * filter[50];
 801d102:	eddd 1a3d 	vldr	s3, [sp, #244]	; 0xf4
    tmp += input_1[49] * filter[49];
 801d106:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[50] * filter[50];
 801d10a:	eddd 5a76 	vldr	s11, [sp, #472]	; 0x1d8
    tmp += input_2[49] * filter[49];
 801d10e:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[50] * filter[50];
 801d112:	ed9d 1aaf 	vldr	s2, [sp, #700]	; 0x2bc
    tmp += input_3[49] * filter[49];
 801d116:	eee4 7a8c 	vfma.f32	s15, s9, s24
    tmp += input_0[50] * filter[50];
 801d11a:	edda 4a72 	vldr	s9, [sl, #456]	; 0x1c8
    tmp += input_3[50] * filter[50];
 801d11e:	ed9d caea 	vldr	s24, [sp, #936]	; 0x3a8
    tmp += input_3[52] * filter[52];
 801d122:	ed9d 5aec 	vldr	s10, [sp, #944]	; 0x3b0
    tmp += input_0[50] * filter[50];
 801d126:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[51] * filter[51];
 801d12a:	eddd 1a3e 	vldr	s3, [sp, #248]	; 0xf8
    tmp += input_1[50] * filter[50];
 801d12e:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[51] * filter[51];
 801d132:	eddd 5a77 	vldr	s11, [sp, #476]	; 0x1dc
    tmp += input_2[50] * filter[50];
 801d136:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[51] * filter[51];
 801d13a:	ed9d 1ab0 	vldr	s2, [sp, #704]	; 0x2c0
    tmp += input_3[50] * filter[50];
 801d13e:	eee4 7a8c 	vfma.f32	s15, s9, s24
    tmp += input_0[52] * filter[52];
 801d142:	edda 4a74 	vldr	s9, [sl, #464]	; 0x1d0
    tmp += input_3[53] * filter[53];
 801d146:	ed9d 4aed 	vldr	s8, [sp, #948]	; 0x3b4
    tmp += input_3[54] * filter[54];
 801d14a:	eddd 3aee 	vldr	s7, [sp, #952]	; 0x3b8
    tmp += input_0[51] * filter[51];
 801d14e:	eeae 6a21 	vfma.f32	s12, s28, s3
    tmp += input_0[52] * filter[52];
 801d152:	eddd 1a3f 	vldr	s3, [sp, #252]	; 0xfc
    tmp += input_1[51] * filter[51];
 801d156:	eeee 6a25 	vfma.f32	s13, s28, s11
    tmp += input_1[52] * filter[52];
 801d15a:	eddd 5a78 	vldr	s11, [sp, #480]	; 0x1e0
    tmp += input_2[51] * filter[51];
 801d15e:	eeae 7a01 	vfma.f32	s14, s28, s2
    tmp += input_2[52] * filter[52];
 801d162:	ed9d 1ab1 	vldr	s2, [sp, #708]	; 0x2c4
    tmp += input_3[51] * filter[51];
 801d166:	eeee 7a2e 	vfma.f32	s15, s28, s29
    tmp += input_3[55] * filter[55];
 801d16a:	eddd 0aef 	vldr	s1, [sp, #956]	; 0x3bc
    tmp += input_0[52] * filter[52];
 801d16e:	eea4 6aa1 	vfma.f32	s12, s9, s3
    tmp += input_0[53] * filter[53];
 801d172:	eddd 1a40 	vldr	s3, [sp, #256]	; 0x100
    tmp += input_1[52] * filter[52];
 801d176:	eee4 6aa5 	vfma.f32	s13, s9, s11
    tmp += input_1[53] * filter[53];
 801d17a:	eddd 5a79 	vldr	s11, [sp, #484]	; 0x1e4
    tmp += input_2[52] * filter[52];
 801d17e:	eea4 7a81 	vfma.f32	s14, s9, s2
    tmp += input_2[53] * filter[53];
 801d182:	ed9d 1ab2 	vldr	s2, [sp, #712]	; 0x2c8
    tmp += input_3[52] * filter[52];
 801d186:	eee4 7a85 	vfma.f32	s15, s9, s10
    tmp += input_0[53] * filter[53];
 801d18a:	ed9a 5a75 	vldr	s10, [sl, #468]	; 0x1d4
 801d18e:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[54] * filter[54];
 801d192:	eddd 1a41 	vldr	s3, [sp, #260]	; 0x104
    tmp += input_1[53] * filter[53];
 801d196:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_1[54] * filter[54];
 801d19a:	eddd 5a7a 	vldr	s11, [sp, #488]	; 0x1e8
    tmp += input_2[53] * filter[53];
 801d19e:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[54] * filter[54];
 801d1a2:	ed9d 1ab3 	vldr	s2, [sp, #716]	; 0x2cc
    tmp += input_3[53] * filter[53];
 801d1a6:	eee5 7a04 	vfma.f32	s15, s10, s8
    tmp += input_0[54] * filter[54];
 801d1aa:	ed9a 5a76 	vldr	s10, [sl, #472]	; 0x1d8
 801d1ae:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[55] * filter[55];
 801d1b2:	eddd 1a42 	vldr	s3, [sp, #264]	; 0x108
    tmp += input_1[54] * filter[54];
 801d1b6:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_1[55] * filter[55];
 801d1ba:	eddd 5a7b 	vldr	s11, [sp, #492]	; 0x1ec
    tmp += input_2[54] * filter[54];
 801d1be:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[55] * filter[55];
 801d1c2:	ed9d 1ab4 	vldr	s2, [sp, #720]	; 0x2d0
    tmp += input_3[54] * filter[54];
 801d1c6:	eee5 7a23 	vfma.f32	s15, s10, s7
    tmp += input_0[55] * filter[55];
 801d1ca:	ed9a 5a77 	vldr	s10, [sl, #476]	; 0x1dc
 801d1ce:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[56] * filter[56];
 801d1d2:	eddd 1a43 	vldr	s3, [sp, #268]	; 0x10c
    tmp += input_1[55] * filter[55];
 801d1d6:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_2[55] * filter[55];
 801d1da:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_3[55] * filter[55];
 801d1de:	eee5 7a20 	vfma.f32	s15, s10, s1
    tmp += input_0[56] * filter[56];
 801d1e2:	ed9a 5a78 	vldr	s10, [sl, #480]	; 0x1e0
    tmp += input_1[56] * filter[56];
 801d1e6:	eddd 5a7c 	vldr	s11, [sp, #496]	; 0x1f0
    tmp += input_3[56] * filter[56];
 801d1ea:	ed9d 0af0 	vldr	s0, [sp, #960]	; 0x3c0
    tmp += input_0[56] * filter[56];
 801d1ee:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_2[56] * filter[56];
 801d1f2:	ed9d 1ab5 	vldr	s2, [sp, #724]	; 0x2d4
    tmp += input_1[56] * filter[56];
 801d1f6:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_0[57] * filter[57];
 801d1fa:	eddd 1a44 	vldr	s3, [sp, #272]	; 0x110
    tmp += input_2[56] * filter[56];
 801d1fe:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_1[57] * filter[57];
 801d202:	eddd 5a7d 	vldr	s11, [sp, #500]	; 0x1f4
    tmp += input_3[56] * filter[56];
 801d206:	eee5 7a00 	vfma.f32	s15, s10, s0
    tmp += input_0[57] * filter[57];
 801d20a:	ed9a 5a79 	vldr	s10, [sl, #484]	; 0x1e4
    tmp += input_2[57] * filter[57];
 801d20e:	ed9d 1ab6 	vldr	s2, [sp, #728]	; 0x2d8
    tmp += input_3[57] * filter[57];
 801d212:	eddd 9af1 	vldr	s19, [sp, #964]	; 0x3c4
    tmp += input_0[57] * filter[57];
 801d216:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[58] * filter[58];
 801d21a:	eddd 1a45 	vldr	s3, [sp, #276]	; 0x114
    tmp += input_1[57] * filter[57];
 801d21e:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_3[58] * filter[58];
 801d222:	ed9d aaf2 	vldr	s20, [sp, #968]	; 0x3c8
    tmp += input_2[57] * filter[57];
 801d226:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_1[58] * filter[58];
 801d22a:	eddd 5a7e 	vldr	s11, [sp, #504]	; 0x1f8
    tmp += input_3[57] * filter[57];
 801d22e:	eee5 7a29 	vfma.f32	s15, s10, s19
    tmp += input_0[58] * filter[58];
 801d232:	ed9a 5a7a 	vldr	s10, [sl, #488]	; 0x1e8
    tmp += input_2[58] * filter[58];
 801d236:	ed9d 1ab7 	vldr	s2, [sp, #732]	; 0x2dc
    tmp += input_3[59] * filter[59];
 801d23a:	eddd aaf3 	vldr	s21, [sp, #972]	; 0x3cc
    tmp += input_0[58] * filter[58];
 801d23e:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[59] * filter[59];
 801d242:	eddd 1a46 	vldr	s3, [sp, #280]	; 0x118
    tmp += input_1[58] * filter[58];
 801d246:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_1[59] * filter[59];
 801d24a:	eddd 5a7f 	vldr	s11, [sp, #508]	; 0x1fc
    tmp += input_2[58] * filter[58];
 801d24e:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[59] * filter[59];
 801d252:	ed9d 1ab8 	vldr	s2, [sp, #736]	; 0x2e0
    tmp += input_3[58] * filter[58];
 801d256:	eee5 7a0a 	vfma.f32	s15, s10, s20
    tmp += input_0[59] * filter[59];
 801d25a:	ed9a 5a7b 	vldr	s10, [sl, #492]	; 0x1ec
    tmp += input_3[60] * filter[60];
 801d25e:	ed9d eaf4 	vldr	s28, [sp, #976]	; 0x3d0
    tmp += input_3[61] * filter[61];
 801d262:	eddd faf5 	vldr	s31, [sp, #980]	; 0x3d4
    tmp += input_0[59] * filter[59];
 801d266:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[60] * filter[60];
 801d26a:	eddd 1a47 	vldr	s3, [sp, #284]	; 0x11c
    tmp += input_1[59] * filter[59];
 801d26e:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_1[60] * filter[60];
 801d272:	eddd 5a80 	vldr	s11, [sp, #512]	; 0x200
    tmp += input_2[59] * filter[59];
 801d276:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[60] * filter[60];
 801d27a:	ed9d 1ab9 	vldr	s2, [sp, #740]	; 0x2e4
    tmp += input_3[59] * filter[59];
 801d27e:	eee5 7a2a 	vfma.f32	s15, s10, s21
    tmp += input_0[60] * filter[60];
 801d282:	ed9a 5a7c 	vldr	s10, [sl, #496]	; 0x1f0
    tmp += input_3[62] * filter[62];
 801d286:	ed9d baf6 	vldr	s22, [sp, #984]	; 0x3d8
    tmp += input_0[60] * filter[60];
 801d28a:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[61] * filter[61];
 801d28e:	eddd 1a48 	vldr	s3, [sp, #288]	; 0x120
    tmp += input_1[60] * filter[60];
 801d292:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_1[61] * filter[61];
 801d296:	eddd 5a81 	vldr	s11, [sp, #516]	; 0x204
    tmp += input_2[60] * filter[60];
 801d29a:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_2[61] * filter[61];
 801d29e:	ed9d 1aba 	vldr	s2, [sp, #744]	; 0x2e8
    tmp += input_3[60] * filter[60];
 801d2a2:	eee5 7a0e 	vfma.f32	s15, s10, s28
    tmp += input_0[61] * filter[61];
 801d2a6:	ed9a 5a7d 	vldr	s10, [sl, #500]	; 0x1f4
 801d2aa:	eea5 6a21 	vfma.f32	s12, s10, s3
    tmp += input_0[62] * filter[62];
 801d2ae:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_1[61] * filter[61];
 801d2b2:	eee5 6a25 	vfma.f32	s13, s10, s11
    tmp += input_0[63] * filter[63];
 801d2b6:	f50d 6486 	add.w	r4, sp, #1072	; 0x430
    tmp += input_2[61] * filter[61];
 801d2ba:	eea5 7a01 	vfma.f32	s14, s10, s2
    tmp += input_1[62] * filter[62];
 801d2be:	eddd 5a82 	vldr	s11, [sp, #520]	; 0x208
    tmp += input_3[61] * filter[61];
 801d2c2:	eee5 7a2f 	vfma.f32	s15, s10, s31
    tmp += input_2[62] * filter[62];
 801d2c6:	ed9d 1abb 	vldr	s2, [sp, #748]	; 0x2ec
    tmp += input_0[62] * filter[62];
 801d2ca:	eead 6aa1 	vfma.f32	s12, s27, s3
    tmp += input_0[63] * filter[63];
 801d2ce:	edd4 1a00 	vldr	s3, [r4]
    tmp += input_1[62] * filter[62];
 801d2d2:	eeed 6aa5 	vfma.f32	s13, s27, s11
    tmp += input_1[63] * filter[63];
 801d2d6:	f20d 4444 	addw	r4, sp, #1092	; 0x444
    tmp += input_2[62] * filter[62];
 801d2da:	eead 7a81 	vfma.f32	s14, s27, s2
    tmp += input_2[63] * filter[63];
 801d2de:	ed9d 1abc 	vldr	s2, [sp, #752]	; 0x2f0
    tmp += input_1[63] * filter[63];
 801d2e2:	edd4 5a00 	vldr	s11, [r4]
    tmp += input_3[62] * filter[62];
 801d2e6:	eeed 7a8b 	vfma.f32	s15, s27, s22
    *sum_0 += tmp;
 801d2ea:	f60d 1414 	addw	r4, sp, #2324	; 0x914
    tmp += input_3[63] * filter[63];
 801d2ee:	ed9d baf7 	vldr	s22, [sp, #988]	; 0x3dc
    tmp += input_0[63] * filter[63];
 801d2f2:	eead 6a21 	vfma.f32	s12, s26, s3
    tmp += input_1[63] * filter[63];
 801d2f6:	eeed 6a25 	vfma.f32	s13, s26, s11
    tmp += input_2[63] * filter[63];
 801d2fa:	eead 7a01 	vfma.f32	s14, s26, s2
    tmp += input_3[63] * filter[63];
 801d2fe:	eeed 7a0b 	vfma.f32	s15, s26, s22
    *sum_0 += tmp;
 801d302:	ed84 6a00 	vstr	s12, [r4]
 801d306:	f8dd 47a8 	ldr.w	r4, [sp, #1960]	; 0x7a8
 801d30a:	e9cd 7403 	strd	r7, r4, [sp, #12]
 801d30e:	9cf8      	ldr	r4, [sp, #992]	; 0x3e0
 801d310:	e9cd 5601 	strd	r5, r6, [sp, #4]
 801d314:	9400      	str	r4, [sp, #0]
    *sum_1 += tmp;
 801d316:	edcc 6a00 	vstr	s13, [ip]
    *sum_2 += tmp;
 801d31a:	f60d 1c94 	addw	ip, sp, #2452	; 0x994
 801d31e:	ed8c 7a00 	vstr	s14, [ip]
    *sum_3 += tmp;
 801d322:	f60d 1cd4 	addw	ip, sp, #2516	; 0x9d4
 801d326:	edcc 7a00 	vstr	s15, [ip]
 801d32a:	f7fc f89f 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[3], &sum_1[3], &sum_2[3], &sum_3[3], input_0, input_1, input_2, input_3, filter);
 801d32e:	f8dd 37ac 	ldr.w	r3, [sp, #1964]	; 0x7ac
 801d332:	9703      	str	r7, [sp, #12]
 801d334:	f60d 129c 	addw	r2, sp, #2460	; 0x99c
 801d338:	9304      	str	r3, [sp, #16]
 801d33a:	f60d 115c 	addw	r1, sp, #2396	; 0x95c
 801d33e:	f60d 13dc 	addw	r3, sp, #2524	; 0x9dc
 801d342:	9602      	str	r6, [sp, #8]
 801d344:	9501      	str	r5, [sp, #4]
 801d346:	f60d 101c 	addw	r0, sp, #2332	; 0x91c
 801d34a:	9400      	str	r4, [sp, #0]
 801d34c:	f7fc f88e 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[4], &sum_1[4], &sum_2[4], &sum_3[4], input_0, input_1, input_2, input_3, filter);
 801d350:	f8dd 37b0 	ldr.w	r3, [sp, #1968]	; 0x7b0
 801d354:	9602      	str	r6, [sp, #8]
 801d356:	f50d 621a 	add.w	r2, sp, #2464	; 0x9a0
 801d35a:	9501      	str	r5, [sp, #4]
 801d35c:	f50d 6116 	add.w	r1, sp, #2400	; 0x960
 801d360:	9400      	str	r4, [sp, #0]
 801d362:	f50d 6012 	add.w	r0, sp, #2336	; 0x920
 801d366:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d36a:	f50d 631e 	add.w	r3, sp, #2528	; 0x9e0
 801d36e:	f7fc f87d 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[5], &sum_1[5], &sum_2[5], &sum_3[5], input_0, input_1, input_2, input_3, filter);
 801d372:	f8dd 37b4 	ldr.w	r3, [sp, #1972]	; 0x7b4
 801d376:	9602      	str	r6, [sp, #8]
 801d378:	f60d 12a4 	addw	r2, sp, #2468	; 0x9a4
 801d37c:	9501      	str	r5, [sp, #4]
 801d37e:	f60d 1164 	addw	r1, sp, #2404	; 0x964
 801d382:	9400      	str	r4, [sp, #0]
 801d384:	f60d 1024 	addw	r0, sp, #2340	; 0x924
 801d388:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d38c:	f60d 13e4 	addw	r3, sp, #2532	; 0x9e4
 801d390:	f7fc f86c 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[6], &sum_1[6], &sum_2[6], &sum_3[6], input_0, input_1, input_2, input_3, filter);
 801d394:	f8dd 37b8 	ldr.w	r3, [sp, #1976]	; 0x7b8
 801d398:	9602      	str	r6, [sp, #8]
 801d39a:	f60d 12a8 	addw	r2, sp, #2472	; 0x9a8
 801d39e:	9501      	str	r5, [sp, #4]
 801d3a0:	f60d 1168 	addw	r1, sp, #2408	; 0x968
 801d3a4:	9400      	str	r4, [sp, #0]
 801d3a6:	f60d 1028 	addw	r0, sp, #2344	; 0x928
 801d3aa:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d3ae:	f60d 13e8 	addw	r3, sp, #2536	; 0x9e8
 801d3b2:	f7fc f85b 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[7], &sum_1[7], &sum_2[7], &sum_3[7], input_0, input_1, input_2, input_3, filter);
 801d3b6:	f8dd 37bc 	ldr.w	r3, [sp, #1980]	; 0x7bc
 801d3ba:	9602      	str	r6, [sp, #8]
 801d3bc:	f60d 12ac 	addw	r2, sp, #2476	; 0x9ac
 801d3c0:	9501      	str	r5, [sp, #4]
 801d3c2:	f60d 116c 	addw	r1, sp, #2412	; 0x96c
 801d3c6:	9400      	str	r4, [sp, #0]
 801d3c8:	f60d 102c 	addw	r0, sp, #2348	; 0x92c
 801d3cc:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d3d0:	f60d 13ec 	addw	r3, sp, #2540	; 0x9ec
 801d3d4:	f7fc f84a 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[8], &sum_1[8], &sum_2[8], &sum_3[8], input_0, input_1, input_2, input_3, filter);
 801d3d8:	f8dd 37c0 	ldr.w	r3, [sp, #1984]	; 0x7c0
 801d3dc:	9602      	str	r6, [sp, #8]
 801d3de:	f50d 621b 	add.w	r2, sp, #2480	; 0x9b0
 801d3e2:	9501      	str	r5, [sp, #4]
 801d3e4:	f50d 6117 	add.w	r1, sp, #2416	; 0x970
 801d3e8:	9400      	str	r4, [sp, #0]
 801d3ea:	f50d 6013 	add.w	r0, sp, #2352	; 0x930
 801d3ee:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d3f2:	f50d 631f 	add.w	r3, sp, #2544	; 0x9f0
 801d3f6:	f7fc f839 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[9], &sum_1[9], &sum_2[9], &sum_3[9], input_0, input_1, input_2, input_3, filter);
 801d3fa:	f8dd 37c4 	ldr.w	r3, [sp, #1988]	; 0x7c4
 801d3fe:	9602      	str	r6, [sp, #8]
 801d400:	f60d 12b4 	addw	r2, sp, #2484	; 0x9b4
 801d404:	9501      	str	r5, [sp, #4]
 801d406:	f60d 1174 	addw	r1, sp, #2420	; 0x974
 801d40a:	9400      	str	r4, [sp, #0]
 801d40c:	f60d 1034 	addw	r0, sp, #2356	; 0x934
 801d410:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d414:	f60d 13f4 	addw	r3, sp, #2548	; 0x9f4
 801d418:	f7fc f828 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[10], &sum_1[10], &sum_2[10], &sum_3[10], input_0, input_1, input_2, input_3, filter);
 801d41c:	f8dd 37c8 	ldr.w	r3, [sp, #1992]	; 0x7c8
 801d420:	9602      	str	r6, [sp, #8]
 801d422:	f60d 12b8 	addw	r2, sp, #2488	; 0x9b8
 801d426:	9501      	str	r5, [sp, #4]
 801d428:	f60d 1178 	addw	r1, sp, #2424	; 0x978
 801d42c:	9400      	str	r4, [sp, #0]
 801d42e:	f60d 1038 	addw	r0, sp, #2360	; 0x938
 801d432:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d436:	f60d 13f8 	addw	r3, sp, #2552	; 0x9f8
 801d43a:	f7fc f817 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[11], &sum_1[11], &sum_2[11], &sum_3[11], input_0, input_1, input_2, input_3, filter);
 801d43e:	f8dd 37cc 	ldr.w	r3, [sp, #1996]	; 0x7cc
 801d442:	9602      	str	r6, [sp, #8]
 801d444:	f60d 12bc 	addw	r2, sp, #2492	; 0x9bc
 801d448:	9501      	str	r5, [sp, #4]
 801d44a:	f60d 117c 	addw	r1, sp, #2428	; 0x97c
 801d44e:	9400      	str	r4, [sp, #0]
 801d450:	f60d 103c 	addw	r0, sp, #2364	; 0x93c
 801d454:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d458:	f60d 13fc 	addw	r3, sp, #2556	; 0x9fc
 801d45c:	f7fc f806 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[12], &sum_1[12], &sum_2[12], &sum_3[12], input_0, input_1, input_2, input_3, filter);
 801d460:	f8dd 37d0 	ldr.w	r3, [sp, #2000]	; 0x7d0
 801d464:	9602      	str	r6, [sp, #8]
 801d466:	f50d 621c 	add.w	r2, sp, #2496	; 0x9c0
 801d46a:	9501      	str	r5, [sp, #4]
 801d46c:	f50d 6118 	add.w	r1, sp, #2432	; 0x980
 801d470:	9400      	str	r4, [sp, #0]
 801d472:	f50d 6014 	add.w	r0, sp, #2368	; 0x940
 801d476:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d47a:	f50d 6320 	add.w	r3, sp, #2560	; 0xa00
 801d47e:	f7fb fff5 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[13], &sum_1[13], &sum_2[13], &sum_3[13], input_0, input_1, input_2, input_3, filter);
 801d482:	f8dd 37d4 	ldr.w	r3, [sp, #2004]	; 0x7d4
 801d486:	9602      	str	r6, [sp, #8]
 801d488:	f60d 12c4 	addw	r2, sp, #2500	; 0x9c4
 801d48c:	9501      	str	r5, [sp, #4]
 801d48e:	f60d 1184 	addw	r1, sp, #2436	; 0x984
 801d492:	9400      	str	r4, [sp, #0]
 801d494:	f60d 1044 	addw	r0, sp, #2372	; 0x944
 801d498:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d49c:	f60d 2304 	addw	r3, sp, #2564	; 0xa04
 801d4a0:	f7fb ffe4 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[14], &sum_1[14], &sum_2[14], &sum_3[14], input_0, input_1, input_2, input_3, filter);
 801d4a4:	f8dd 37d8 	ldr.w	r3, [sp, #2008]	; 0x7d8
 801d4a8:	9602      	str	r6, [sp, #8]
 801d4aa:	f60d 12c8 	addw	r2, sp, #2504	; 0x9c8
 801d4ae:	9501      	str	r5, [sp, #4]
 801d4b0:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 801d4b4:	9400      	str	r4, [sp, #0]
 801d4b6:	f60d 1048 	addw	r0, sp, #2376	; 0x948
 801d4ba:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d4be:	f60d 2308 	addw	r3, sp, #2568	; 0xa08
 801d4c2:	f7fb ffd3 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[15], &sum_1[15], &sum_2[15], &sum_3[15], input_0, input_1, input_2, input_3, filter);
 801d4c6:	f8dd 37dc 	ldr.w	r3, [sp, #2012]	; 0x7dc
 801d4ca:	9602      	str	r6, [sp, #8]
 801d4cc:	f60d 12cc 	addw	r2, sp, #2508	; 0x9cc
 801d4d0:	9501      	str	r5, [sp, #4]
 801d4d2:	f60d 118c 	addw	r1, sp, #2444	; 0x98c
 801d4d6:	9400      	str	r4, [sp, #0]
 801d4d8:	f60d 104c 	addw	r0, sp, #2380	; 0x94c
 801d4dc:	e9cd 7303 	strd	r7, r3, [sp, #12]
 801d4e0:	f60d 230c 	addw	r3, sp, #2572	; 0xa0c
 801d4e4:	f7fb ffc2 	bl	801946c <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
/* START: For Group Conv */
static inline void assign_sum_to_group_output_4row16col(int8_t* out_0, int8_t* out_1, int8_t* out_2, int8_t* out_3, int8_t* out_4, int8_t* out_5, int8_t* out_6, int8_t* out_7,
                      int8_t* out_8, int8_t* out_9, int8_t* out_10, int8_t* out_11, int8_t* out_12, int8_t* out_13, int8_t* out_14, int8_t* out_15,
                      const float* sum_0, const float* sum_1, const float* sum_2, const float* sum_3,
                      const float output_activation_min, const float output_activation_max, const float* scales, const float learning_rate, const int i_output_depth) {
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d4e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d4ea:	f50d 6311 	add.w	r3, sp, #2320	; 0x910
 801d4ee:	edd9 5a00 	vldr	s11, [r9]
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d4f2:	98fd      	ldr	r0, [sp, #1012]	; 0x3f4
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d4f4:	f60d 1124 	addw	r1, sp, #2340	; 0x924
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d4f8:	edd3 6a00 	vldr	s13, [r3]
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
  *out_13++ -= TN_MIN(TN_MAX(sum_0[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d4fc:	f60d 1c44 	addw	ip, sp, #2372	; 0x944
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d500:	f912 3c04 	ldrsb.w	r3, [r2, #-4]
 801d504:	3004      	adds	r0, #4
 801d506:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801d50a:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 801d50e:	ee07 3a90 	vmov	s15, r3
 801d512:	ee66 6a89 	vmul.f32	s13, s13, s18
      src_3 = input++;
 801d516:	f8dd 3464 	ldr.w	r3, [sp, #1124]	; 0x464
 801d51a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d51e:	9cfc      	ldr	r4, [sp, #1008]	; 0x3f0
 801d520:	9312      	str	r3, [sp, #72]	; 0x48
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d522:	f60d 1314 	addw	r3, sp, #2324	; 0x914
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d526:	9dfb      	ldr	r5, [sp, #1004]	; 0x3ec
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d528:	eee5 7ae6 	vfms.f32	s15, s11, s13
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d52c:	ed93 7a00 	vldr	s14, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d530:	f60d 1318 	addw	r3, sp, #2328	; 0x918
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d534:	9efa      	ldr	r6, [sp, #1000]	; 0x3e8
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d536:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801d53a:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d53e:	ed93 6a00 	vldr	s12, [r3]
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d542:	f60d 131c 	addw	r3, sp, #2332	; 0x91c
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d546:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d54a:	9ff9      	ldr	r7, [sp, #996]	; 0x3e4
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d54c:	ed93 4a00 	vldr	s8, [r3]
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d550:	f50d 6312 	add.w	r3, sp, #2336	; 0x920
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d558:	fec8 6a06 	vmaxnm.f32	s13, s16, s12
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d55c:	ed93 5a00 	vldr	s10, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d560:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 801d564:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d568:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d56c:	ee17 3a90 	vmov	r3, s15
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d570:	fe84 4a68 	vminnm.f32	s8, s8, s17
 801d574:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d578:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d57c:	f802 3c04 	strb.w	r3, [r2, #-4]
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d580:	fe85 5a68 	vminnm.f32	s10, s10, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d584:	f910 3c08 	ldrsb.w	r3, [r0, #-8]
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d588:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d58c:	edd9 3a01 	vldr	s7, [r9, #4]
 801d590:	ee07 3a90 	vmov	s15, r3
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d594:	f60d 132c 	addw	r3, sp, #2348	; 0x92c
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d598:	edd1 4a00 	vldr	s9, [r1]
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d59c:	f60d 1128 	addw	r1, sp, #2344	; 0x928
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d5a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d5a4:	ed93 6a00 	vldr	s12, [r3]
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d5a8:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 801d5ac:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801d5b0:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d5b4:	edd1 5a00 	vldr	s11, [r1]
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d5b8:	eee3 7ac7 	vfms.f32	s15, s7, s14
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d5bc:	fe88 7a06 	vmaxnm.f32	s14, s16, s12
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d5c0:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
 801d5c4:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801d5c8:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d5cc:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801d5d0:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d5d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d5d8:	ee17 3a90 	vmov	r3, s15
 801d5dc:	f800 3c08 	strb.w	r3, [r0, #-8]
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d5e0:	f914 3c04 	ldrsb.w	r3, [r4, #-4]
 801d5e4:	ed99 6a02 	vldr	s12, [r9, #8]
 801d5e8:	ee07 3a90 	vmov	s15, r3
 801d5ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d5f0:	eee6 7a66 	vfms.f32	s15, s12, s13
 801d5f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d5f8:	ee17 3a90 	vmov	r3, s15
 801d5fc:	f804 3c04 	strb.w	r3, [r4, #-4]
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d600:	f915 3c04 	ldrsb.w	r3, [r5, #-4]
 801d604:	edd9 6a03 	vldr	s13, [r9, #12]
 801d608:	ee07 3a90 	vmov	s15, r3
 801d60c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d610:	eee6 7ac4 	vfms.f32	s15, s13, s8
 801d614:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d618:	ee17 3a90 	vmov	r3, s15
 801d61c:	f805 3c04 	strb.w	r3, [r5, #-4]
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d620:	f916 3c04 	ldrsb.w	r3, [r6, #-4]
 801d624:	edd9 6a04 	vldr	s13, [r9, #16]
 801d628:	ee07 3a90 	vmov	s15, r3
 801d62c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d630:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801d634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d638:	ee17 3a90 	vmov	r3, s15
 801d63c:	f806 3c04 	strb.w	r3, [r6, #-4]
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d640:	f917 3c04 	ldrsb.w	r3, [r7, #-4]
 801d644:	edd9 6a05 	vldr	s13, [r9, #20]
 801d648:	ee07 3a90 	vmov	s15, r3
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d64c:	9911      	ldr	r1, [sp, #68]	; 0x44
  *out_13++ -= TN_MIN(TN_MAX(sum_0[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d64e:	ed9c 5a00 	vldr	s10, [ip]
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d652:	f60d 1c48 	addw	ip, sp, #2376	; 0x948
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d656:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_13++ -= TN_MIN(TN_MAX(sum_0[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d65a:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801d65e:	fe85 5a68 	vminnm.f32	s10, s10, s17
 801d662:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d666:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801d66a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d66e:	ee17 3a90 	vmov	r3, s15
 801d672:	f807 3c04 	strb.w	r3, [r7, #-4]
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d676:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d67a:	edd9 6a06 	vldr	s13, [r9, #24]
 801d67e:	ee07 3a90 	vmov	s15, r3
 801d682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d686:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801d68a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d68e:	ee17 3a90 	vmov	r3, s15
 801d692:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d696:	9910      	ldr	r1, [sp, #64]	; 0x40
 801d698:	edd9 6a07 	vldr	s13, [r9, #28]
 801d69c:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d6a0:	ee07 3a90 	vmov	s15, r3
 801d6a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d6a8:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801d6ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d6b0:	ee17 3a90 	vmov	r3, s15
 801d6b4:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d6b8:	f50d 6313 	add.w	r3, sp, #2352	; 0x930
 801d6bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801d6be:	ed93 7a00 	vldr	s14, [r3]
 801d6c2:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d6c6:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801d6ca:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801d6ce:	ee07 3a90 	vmov	s15, r3
 801d6d2:	ee27 7a09 	vmul.f32	s14, s14, s18
 801d6d6:	ed99 6a08 	vldr	s12, [r9, #32]
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d6da:	f60d 1334 	addw	r3, sp, #2356	; 0x934
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d6de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d6e2:	ed93 4a00 	vldr	s8, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801d6e6:	f60d 1338 	addw	r3, sp, #2360	; 0x938
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d6ea:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801d6ee:	edd3 6a00 	vldr	s13, [r3]
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801d6f2:	f60d 133c 	addw	r3, sp, #2364	; 0x93c
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d6f6:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801d6fa:	fe84 4a68 	vminnm.f32	s8, s8, s17
 801d6fe:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801d702:	edd3 5a00 	vldr	s11, [r3]
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801d706:	f50d 6314 	add.w	r3, sp, #2368	; 0x940
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801d70a:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801d70e:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801d712:	edd3 4a00 	vldr	s9, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801d716:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d71a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801d71e:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
 801d722:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801d726:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d72a:	ed9c 6a00 	vldr	s12, [ip]
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801d72e:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d732:	ee17 3a90 	vmov	r3, s15
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801d736:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801d73a:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d73e:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801d742:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d746:	fe86 6a68 	vminnm.f32	s12, s12, s17
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d74a:	990e      	ldr	r1, [sp, #56]	; 0x38
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d74c:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d750:	edd9 3a09 	vldr	s7, [r9, #36]	; 0x24
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
  *out_13++ -= TN_MIN(TN_MAX(sum_1[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d754:	f60d 1c84 	addw	ip, sp, #2436	; 0x984
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d758:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d75c:	ee07 3a90 	vmov	s15, r3
  *out_15++ -= TN_MIN(TN_MAX(sum_0[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801d760:	f60d 134c 	addw	r3, sp, #2380	; 0x94c
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_15++ -= TN_MIN(TN_MAX(sum_0[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801d768:	ed93 7a00 	vldr	s14, [r3]
 801d76c:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801d770:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d774:	eee3 7ac4 	vfms.f32	s15, s7, s8
  *out_15++ -= TN_MIN(TN_MAX(sum_0[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801d778:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801d77c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d780:	ee17 3a90 	vmov	r3, s15
 801d784:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801d788:	990d      	ldr	r1, [sp, #52]	; 0x34
 801d78a:	ed99 4a0a 	vldr	s8, [r9, #40]	; 0x28
 801d78e:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d792:	ee07 3a90 	vmov	s15, r3
 801d796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d79a:	eee4 7a66 	vfms.f32	s15, s8, s13
 801d79e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d7a2:	ee17 3a90 	vmov	r3, s15
 801d7a6:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801d7aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d7ac:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d7b0:	edd9 6a0b 	vldr	s13, [r9, #44]	; 0x2c
 801d7b4:	ee07 3a90 	vmov	s15, r3
 801d7b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d7bc:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801d7c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d7c4:	ee17 3a90 	vmov	r3, s15
 801d7c8:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801d7cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801d7ce:	edd9 6a0c 	vldr	s13, [r9, #48]	; 0x30
 801d7d2:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d7d6:	ee07 3a90 	vmov	s15, r3
 801d7da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d7de:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801d7e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d7e6:	ee17 3a90 	vmov	r3, s15
 801d7ea:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_13++ -= TN_MIN(TN_MAX(sum_0[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d7ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 801d7f0:	edd9 6a0d 	vldr	s13, [r9, #52]	; 0x34
 801d7f4:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d7f8:	ee07 3a90 	vmov	s15, r3
 801d7fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d800:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801d804:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d808:	ee17 3a90 	vmov	r3, s15
 801d80c:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d810:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d812:	edd9 6a0e 	vldr	s13, [r9, #56]	; 0x38
 801d816:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d81a:	ee07 3a90 	vmov	s15, r3
 801d81e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d822:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801d826:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d82a:	ee17 3a90 	vmov	r3, s15
 801d82e:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_15++ -= TN_MIN(TN_MAX(sum_0[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801d832:	9908      	ldr	r1, [sp, #32]
 801d834:	edd9 6a0f 	vldr	s13, [r9, #60]	; 0x3c
 801d838:	f911 3c04 	ldrsb.w	r3, [r1, #-4]
 801d83c:	ee07 3a90 	vmov	s15, r3
 801d840:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d844:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801d848:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d84c:	ee17 3a90 	vmov	r3, s15
 801d850:	f801 3c04 	strb.w	r3, [r1, #-4]
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d854:	f50d 6315 	add.w	r3, sp, #2384	; 0x950
 801d858:	ed99 6a00 	vldr	s12, [r9]
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d85c:	f60d 1164 	addw	r1, sp, #2404	; 0x964
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d860:	ed93 7a00 	vldr	s14, [r3]
 801d864:	f912 3c03 	ldrsb.w	r3, [r2, #-3]
 801d868:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801d86c:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801d870:	ee07 3a90 	vmov	s15, r3
 801d874:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d878:	f60d 1354 	addw	r3, sp, #2388	; 0x954
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d87c:	ed91 5a00 	vldr	s10, [r1]
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d884:	f60d 1168 	addw	r1, sp, #2408	; 0x968
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d888:	ed93 4a00 	vldr	s8, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d88c:	f60d 1358 	addw	r3, sp, #2392	; 0x958
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d890:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801d894:	fe85 5a68 	vminnm.f32	s10, s10, s17
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d898:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d89c:	edd3 6a00 	vldr	s13, [r3]
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d8a0:	f60d 135c 	addw	r3, sp, #2396	; 0x95c
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d8a4:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801d8a8:	fe84 4a68 	vminnm.f32	s8, s8, s17
 801d8ac:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d8b0:	edd3 5a00 	vldr	s11, [r3]
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d8b4:	f50d 6316 	add.w	r3, sp, #2400	; 0x960
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d8b8:	ed91 6a00 	vldr	s12, [r1]
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d8bc:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d8c0:	edd3 4a00 	vldr	s9, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d8c4:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d8c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d8cc:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d8d0:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d8d4:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801d8d8:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d8dc:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d8e0:	ee17 3a90 	vmov	r3, s15
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d8e4:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801d8e8:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d8ec:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801d8f0:	f802 3c03 	strb.w	r3, [r2, #-3]
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d8f4:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d8f8:	f910 3c07 	ldrsb.w	r3, [r0, #-7]
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d8fc:	fe86 6a68 	vminnm.f32	s12, s12, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d900:	edd9 3a01 	vldr	s7, [r9, #4]
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d904:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d908:	ee07 3a90 	vmov	s15, r3
  *out_7++ -= TN_MIN(TN_MAX(sum_1[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d90c:	f60d 136c 	addw	r3, sp, #2412	; 0x96c
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_7++ -= TN_MIN(TN_MAX(sum_1[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d914:	ed93 7a00 	vldr	s14, [r3]
 801d918:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801d91c:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d920:	eee3 7ac4 	vfms.f32	s15, s7, s8
  *out_7++ -= TN_MIN(TN_MAX(sum_1[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d924:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801d928:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d92c:	ee17 3a90 	vmov	r3, s15
 801d930:	f800 3c07 	strb.w	r3, [r0, #-7]
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d934:	f914 3c03 	ldrsb.w	r3, [r4, #-3]
 801d938:	ed99 4a02 	vldr	s8, [r9, #8]
 801d93c:	ee07 3a90 	vmov	s15, r3
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d940:	9911      	ldr	r1, [sp, #68]	; 0x44
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801d942:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d946:	eee4 7a66 	vfms.f32	s15, s8, s13
 801d94a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d94e:	ee17 3a90 	vmov	r3, s15
 801d952:	f804 3c03 	strb.w	r3, [r4, #-3]
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801d956:	f915 3c03 	ldrsb.w	r3, [r5, #-3]
 801d95a:	edd9 6a03 	vldr	s13, [r9, #12]
 801d95e:	ee07 3a90 	vmov	s15, r3
 801d962:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d966:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801d96a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d96e:	ee17 3a90 	vmov	r3, s15
 801d972:	f805 3c03 	strb.w	r3, [r5, #-3]
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801d976:	f916 3c03 	ldrsb.w	r3, [r6, #-3]
 801d97a:	edd9 6a04 	vldr	s13, [r9, #16]
 801d97e:	ee07 3a90 	vmov	s15, r3
 801d982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d986:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801d98a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d98e:	ee17 3a90 	vmov	r3, s15
 801d992:	f806 3c03 	strb.w	r3, [r6, #-3]
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d996:	f917 3c03 	ldrsb.w	r3, [r7, #-3]
 801d99a:	edd9 6a05 	vldr	s13, [r9, #20]
 801d99e:	ee07 3a90 	vmov	s15, r3
 801d9a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d9a6:	eee6 7ac5 	vfms.f32	s15, s13, s10
  *out_13++ -= TN_MIN(TN_MAX(sum_1[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d9aa:	ed9c 5a00 	vldr	s10, [ip]
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801d9ae:	f60d 1c88 	addw	ip, sp, #2440	; 0x988
  *out_13++ -= TN_MIN(TN_MAX(sum_1[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801d9b2:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801d9b6:	fe85 5a68 	vminnm.f32	s10, s10, s17
 801d9ba:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801d9be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d9c2:	ee17 3a90 	vmov	r3, s15
 801d9c6:	f807 3c03 	strb.w	r3, [r7, #-3]
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801d9ca:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801d9ce:	edd9 6a06 	vldr	s13, [r9, #24]
 801d9d2:	ee07 3a90 	vmov	s15, r3
 801d9d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d9da:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801d9de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d9e2:	ee17 3a90 	vmov	r3, s15
 801d9e6:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_7++ -= TN_MIN(TN_MAX(sum_1[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801d9ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 801d9ec:	edd9 6a07 	vldr	s13, [r9, #28]
 801d9f0:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801d9f4:	ee07 3a90 	vmov	s15, r3
 801d9f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d9fc:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801da00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801da04:	ee17 3a90 	vmov	r3, s15
 801da08:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da0c:	f50d 6317 	add.w	r3, sp, #2416	; 0x970
 801da10:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801da12:	ed93 7a00 	vldr	s14, [r3]
 801da16:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801da1a:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801da1e:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801da22:	ee07 3a90 	vmov	s15, r3
 801da26:	ee27 7a09 	vmul.f32	s14, s14, s18
 801da2a:	ed99 6a08 	vldr	s12, [r9, #32]
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801da2e:	f60d 1374 	addw	r3, sp, #2420	; 0x974
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801da36:	ed93 4a00 	vldr	s8, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801da3a:	f60d 1378 	addw	r3, sp, #2424	; 0x978
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da3e:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801da42:	edd3 6a00 	vldr	s13, [r3]
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801da46:	f60d 137c 	addw	r3, sp, #2428	; 0x97c
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801da4a:	ed9c 6a00 	vldr	s12, [ip]
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801da4e:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801da52:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801da56:	edd3 5a00 	vldr	s11, [r3]
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801da5a:	f50d 6318 	add.w	r3, sp, #2432	; 0x980
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801da5e:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801da62:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801da66:	edd3 4a00 	vldr	s9, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801da6a:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801da72:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801da76:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801da7a:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801da7e:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801da82:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da86:	ee17 3a90 	vmov	r3, s15
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801da8a:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801da8e:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801da92:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801da96:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801da9a:	fe86 6a68 	vminnm.f32	s12, s12, s17
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801da9e:	990e      	ldr	r1, [sp, #56]	; 0x38
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801daa0:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801daa4:	f60d 1cc4 	addw	ip, sp, #2500	; 0x9c4
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801daa8:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801daac:	edd9 3a09 	vldr	s7, [r9, #36]	; 0x24
 801dab0:	ee07 3a90 	vmov	s15, r3
  *out_15++ -= TN_MIN(TN_MAX(sum_1[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801dab4:	f60d 138c 	addw	r3, sp, #2444	; 0x98c
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_15++ -= TN_MIN(TN_MAX(sum_1[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801dabc:	ed93 7a00 	vldr	s14, [r3]
 801dac0:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801dac4:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dac8:	eee3 7ac4 	vfms.f32	s15, s7, s8
  *out_15++ -= TN_MIN(TN_MAX(sum_1[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801dacc:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dad4:	ee17 3a90 	vmov	r3, s15
 801dad8:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801dadc:	990d      	ldr	r1, [sp, #52]	; 0x34
 801dade:	ed99 4a0a 	vldr	s8, [r9, #40]	; 0x28
 801dae2:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801dae6:	ee07 3a90 	vmov	s15, r3
 801daea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801daee:	eee4 7a66 	vfms.f32	s15, s8, s13
 801daf2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801daf6:	ee17 3a90 	vmov	r3, s15
 801dafa:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801dafe:	990c      	ldr	r1, [sp, #48]	; 0x30
 801db00:	edd9 6a0b 	vldr	s13, [r9, #44]	; 0x2c
 801db04:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801db08:	ee07 3a90 	vmov	s15, r3
 801db0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801db10:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801db14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801db18:	ee17 3a90 	vmov	r3, s15
 801db1c:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801db20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801db22:	edd9 6a0c 	vldr	s13, [r9, #48]	; 0x30
 801db26:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801db2a:	ee07 3a90 	vmov	s15, r3
 801db2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801db32:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801db36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801db3a:	ee17 3a90 	vmov	r3, s15
 801db3e:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_13++ -= TN_MIN(TN_MAX(sum_1[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801db42:	990a      	ldr	r1, [sp, #40]	; 0x28
 801db44:	edd9 6a0d 	vldr	s13, [r9, #52]	; 0x34
 801db48:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801db4c:	ee07 3a90 	vmov	s15, r3
 801db50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801db54:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801db58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801db5c:	ee17 3a90 	vmov	r3, s15
 801db60:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801db64:	9909      	ldr	r1, [sp, #36]	; 0x24
 801db66:	edd9 6a0e 	vldr	s13, [r9, #56]	; 0x38
 801db6a:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801db6e:	ee07 3a90 	vmov	s15, r3
 801db72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801db76:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801db7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801db7e:	ee17 3a90 	vmov	r3, s15
 801db82:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_15++ -= TN_MIN(TN_MAX(sum_1[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801db86:	9908      	ldr	r1, [sp, #32]
 801db88:	edd9 6a0f 	vldr	s13, [r9, #60]	; 0x3c
 801db8c:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 801db90:	ee07 3a90 	vmov	s15, r3
 801db94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801db98:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801db9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dba0:	ee17 3a90 	vmov	r3, s15
 801dba4:	f801 3c03 	strb.w	r3, [r1, #-3]
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dba8:	f50d 6319 	add.w	r3, sp, #2448	; 0x990
 801dbac:	ed99 6a00 	vldr	s12, [r9]
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dbb0:	f60d 11a4 	addw	r1, sp, #2468	; 0x9a4
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dbb4:	ed93 7a00 	vldr	s14, [r3]
 801dbb8:	f912 3c02 	ldrsb.w	r3, [r2, #-2]
 801dbbc:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801dbc0:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801dbc4:	ee07 3a90 	vmov	s15, r3
 801dbc8:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dbcc:	f60d 1394 	addw	r3, sp, #2452	; 0x994
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dbd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dbd4:	ed93 4a00 	vldr	s8, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dbd8:	f60d 1398 	addw	r3, sp, #2456	; 0x998
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dbdc:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dbe0:	edd3 6a00 	vldr	s13, [r3]
  *out_3++ -= TN_MIN(TN_MAX(sum_2[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801dbe4:	f60d 139c 	addw	r3, sp, #2460	; 0x99c
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dbe8:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801dbec:	fe84 4a68 	vminnm.f32	s8, s8, s17
 801dbf0:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_3++ -= TN_MIN(TN_MAX(sum_2[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801dbf4:	edd3 5a00 	vldr	s11, [r3]
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801dbf8:	f50d 631a 	add.w	r3, sp, #2464	; 0x9a0
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dbfc:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801dc00:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801dc04:	edd3 4a00 	vldr	s9, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dc08:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dc0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_3++ -= TN_MIN(TN_MAX(sum_2[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801dc10:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
 801dc14:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801dc18:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801dc1c:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 801dc20:	fec4 4ae8 	vminnm.f32	s9, s9, s17
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dc24:	ee17 3a90 	vmov	r3, s15
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801dc28:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dc2c:	ed91 5a00 	vldr	s10, [r1]
  *out_6++ -= TN_MIN(TN_MAX(sum_2[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dc30:	f60d 11a8 	addw	r1, sp, #2472	; 0x9a8
  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801dc34:	f802 3c02 	strb.w	r3, [r2, #-2]
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc38:	f910 3c06 	ldrsb.w	r3, [r0, #-6]
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dc3c:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc40:	edd9 3a01 	vldr	s7, [r9, #4]
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dc44:	fe85 5a68 	vminnm.f32	s10, s10, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc48:	ee07 3a90 	vmov	s15, r3
  *out_7++ -= TN_MIN(TN_MAX(sum_2[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dc4c:	f60d 13ac 	addw	r3, sp, #2476	; 0x9ac
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dc50:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_6++ -= TN_MIN(TN_MAX(sum_2[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dc54:	ed91 6a00 	vldr	s12, [r1]
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_7++ -= TN_MIN(TN_MAX(sum_2[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dc5c:	ed93 7a00 	vldr	s14, [r3]
  *out_6++ -= TN_MIN(TN_MAX(sum_2[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dc60:	9911      	ldr	r1, [sp, #68]	; 0x44
 801dc62:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
 801dc66:	fe86 6a68 	vminnm.f32	s12, s12, s17
 801dc6a:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc6e:	eee3 7ac4 	vfms.f32	s15, s7, s8
  *out_7++ -= TN_MIN(TN_MAX(sum_2[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dc72:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801dc76:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801dc7a:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dc7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dc82:	ee17 3a90 	vmov	r3, s15
 801dc86:	f800 3c06 	strb.w	r3, [r0, #-6]
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dc8a:	f914 3c02 	ldrsb.w	r3, [r4, #-2]
 801dc8e:	ed99 4a02 	vldr	s8, [r9, #8]
 801dc92:	ee07 3a90 	vmov	s15, r3
 801dc96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dc9a:	eee4 7a66 	vfms.f32	s15, s8, s13
 801dc9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dca2:	ee17 3a90 	vmov	r3, s15
 801dca6:	f804 3c02 	strb.w	r3, [r4, #-2]
  *out_3++ -= TN_MIN(TN_MAX(sum_2[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801dcaa:	f915 3c02 	ldrsb.w	r3, [r5, #-2]
 801dcae:	edd9 6a03 	vldr	s13, [r9, #12]
 801dcb2:	ee07 3a90 	vmov	s15, r3
 801dcb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dcba:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801dcbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dcc2:	ee17 3a90 	vmov	r3, s15
 801dcc6:	f805 3c02 	strb.w	r3, [r5, #-2]
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801dcca:	f916 3c02 	ldrsb.w	r3, [r6, #-2]
 801dcce:	edd9 6a04 	vldr	s13, [r9, #16]
 801dcd2:	ee07 3a90 	vmov	s15, r3
 801dcd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dcda:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801dcde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dce2:	ee17 3a90 	vmov	r3, s15
 801dce6:	f806 3c02 	strb.w	r3, [r6, #-2]
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801dcea:	f917 3c02 	ldrsb.w	r3, [r7, #-2]
 801dcee:	edd9 6a05 	vldr	s13, [r9, #20]
 801dcf2:	ee07 3a90 	vmov	s15, r3
 801dcf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dcfa:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801dcfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dd02:	ee17 3a90 	vmov	r3, s15
 801dd06:	f807 3c02 	strb.w	r3, [r7, #-2]
  *out_6++ -= TN_MIN(TN_MAX(sum_2[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dd0a:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801dd0e:	edd9 6a06 	vldr	s13, [r9, #24]
 801dd12:	ee07 3a90 	vmov	s15, r3
 801dd16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dd1a:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801dd1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dd22:	ee17 3a90 	vmov	r3, s15
 801dd26:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_7++ -= TN_MIN(TN_MAX(sum_2[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dd2a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801dd2c:	edd9 6a07 	vldr	s13, [r9, #28]
 801dd30:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801dd34:	ee07 3a90 	vmov	s15, r3
 801dd38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dd3c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801dd40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dd44:	ee17 3a90 	vmov	r3, s15
 801dd48:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801dd4c:	f50d 631b 	add.w	r3, sp, #2480	; 0x9b0
 801dd50:	ed99 6a08 	vldr	s12, [r9, #32]
 801dd54:	ed93 7a00 	vldr	s14, [r3]
 801dd58:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801dd5a:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801dd5e:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801dd62:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801dd66:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801dd6a:	ed9c 5a00 	vldr	s10, [ip]
  *out_14++ -= TN_MIN(TN_MAX(sum_2[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801dd6e:	f60d 1cc8 	addw	ip, sp, #2504	; 0x9c8
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801dd72:	ee07 3a90 	vmov	s15, r3
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dd76:	f60d 13b4 	addw	r3, sp, #2484	; 0x9b4
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801dd7a:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801dd7e:	fe85 5a68 	vminnm.f32	s10, s10, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801dd82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dd86:	ed93 4a00 	vldr	s8, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801dd8a:	f60d 13b8 	addw	r3, sp, #2488	; 0x9b8
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801dd8e:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dd92:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801dd96:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801dd9a:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801dd9e:	edd3 6a00 	vldr	s13, [r3]
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801dda2:	f60d 13bc 	addw	r3, sp, #2492	; 0x9bc
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801dda6:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801ddaa:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801ddae:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801ddb2:	edd3 5a00 	vldr	s11, [r3]
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801ddb6:	f50d 631c 	add.w	r3, sp, #2496	; 0x9c0
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801ddba:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_14++ -= TN_MIN(TN_MAX(sum_2[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801ddbe:	ed9c 6a00 	vldr	s12, [ip]
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801ddc2:	edd3 4a00 	vldr	s9, [r3]
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801ddc6:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801ddca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801ddce:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801ddd2:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801ddd6:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 801ddda:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801ddde:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801dde2:	ee17 3a90 	vmov	r3, s15
  *out_14++ -= TN_MIN(TN_MAX(sum_2[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801dde6:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
 801ddea:	fe86 6a68 	vminnm.f32	s12, s12, s17
 801ddee:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801ddf2:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801ddf6:	990e      	ldr	r1, [sp, #56]	; 0x38
 801ddf8:	edd9 3a09 	vldr	s7, [r9, #36]	; 0x24
 801ddfc:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801de00:	ee07 3a90 	vmov	s15, r3
  *out_15++ -= TN_MIN(TN_MAX(sum_2[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801de04:	f60d 13cc 	addw	r3, sp, #2508	; 0x9cc
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801de08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_15++ -= TN_MIN(TN_MAX(sum_2[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801de0c:	ed93 7a00 	vldr	s14, [r3]
 801de10:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801de14:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801de18:	eee3 7ac4 	vfms.f32	s15, s7, s8
  *out_15++ -= TN_MIN(TN_MAX(sum_2[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801de1c:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801de20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801de24:	ee17 3a90 	vmov	r3, s15
 801de28:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801de2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801de2e:	ed99 4a0a 	vldr	s8, [r9, #40]	; 0x28
 801de32:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801de36:	ee07 3a90 	vmov	s15, r3
 801de3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801de3e:	eee4 7a66 	vfms.f32	s15, s8, s13
 801de42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801de46:	ee17 3a90 	vmov	r3, s15
 801de4a:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801de4e:	990c      	ldr	r1, [sp, #48]	; 0x30
 801de50:	edd9 6a0b 	vldr	s13, [r9, #44]	; 0x2c
 801de54:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801de58:	ee07 3a90 	vmov	s15, r3
 801de5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801de60:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801de64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801de68:	ee17 3a90 	vmov	r3, s15
 801de6c:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801de70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801de72:	edd9 6a0c 	vldr	s13, [r9, #48]	; 0x30
 801de76:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801de7a:	ee07 3a90 	vmov	s15, r3
 801de7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801de82:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801de86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801de8a:	ee17 3a90 	vmov	r3, s15
 801de8e:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801de92:	990a      	ldr	r1, [sp, #40]	; 0x28
 801de94:	edd9 6a0d 	vldr	s13, [r9, #52]	; 0x34
 801de98:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801de9c:	ee07 3a90 	vmov	s15, r3
 801dea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dea4:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801dea8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801deac:	ee17 3a90 	vmov	r3, s15
 801deb0:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_14++ -= TN_MIN(TN_MAX(sum_2[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801deb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801deb6:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801deba:	edd9 6a0e 	vldr	s13, [r9, #56]	; 0x38
 801debe:	ee07 3a90 	vmov	s15, r3
 801dec2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dec6:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801deca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dece:	ee17 3a90 	vmov	r3, s15
 801ded2:	f801 3c02 	strb.w	r3, [r1, #-2]
  *out_15++ -= TN_MIN(TN_MAX(sum_2[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801ded6:	9908      	ldr	r1, [sp, #32]
 801ded8:	edd9 6a0f 	vldr	s13, [r9, #60]	; 0x3c
 801dedc:	f911 3c02 	ldrsb.w	r3, [r1, #-2]
 801dee0:	ee07 3a90 	vmov	s15, r3
 801dee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dee8:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801deec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801def0:	ee17 3a90 	vmov	r3, s15
 801def4:	f801 3c02 	strb.w	r3, [r1, #-2]

  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801def8:	f50d 631d 	add.w	r3, sp, #2512	; 0x9d0
 801defc:	ed99 6a00 	vldr	s12, [r9]
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801df00:	f60d 11e4 	addw	r1, sp, #2532	; 0x9e4
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df04:	ed93 7a00 	vldr	s14, [r3]
 801df08:	f912 3c01 	ldrsb.w	r3, [r2, #-1]
 801df0c:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801df10:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801df14:	ee07 3a90 	vmov	s15, r3
 801df18:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801df1c:	f60d 13d4 	addw	r3, sp, #2516	; 0x9d4
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801df20:	ed91 5a00 	vldr	s10, [r1]
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801df28:	f60d 11e8 	addw	r1, sp, #2536	; 0x9e8
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801df2c:	ed93 4a00 	vldr	s8, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801df30:	f60d 13d8 	addw	r3, sp, #2520	; 0x9d8
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801df34:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801df38:	fe85 5a68 	vminnm.f32	s10, s10, s17
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df3c:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801df40:	edd3 6a00 	vldr	s13, [r3]
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801df44:	f60d 13dc 	addw	r3, sp, #2524	; 0x9dc
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801df48:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801df4c:	fe84 4a68 	vminnm.f32	s8, s8, s17
 801df50:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801df54:	edd3 5a00 	vldr	s11, [r3]
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801df58:	f50d 631e 	add.w	r3, sp, #2528	; 0x9e0
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801df5c:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801df60:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801df64:	edd3 4a00 	vldr	s9, [r3]
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801df68:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801df70:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
 801df74:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801df78:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801df7c:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 801df80:	fec4 4ae8 	vminnm.f32	s9, s9, s17
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df84:	ee17 3a90 	vmov	r3, s15
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801df88:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801df8c:	ed91 6a00 	vldr	s12, [r1]
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801df90:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801df94:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
  *out_13++ -= TN_MIN(TN_MAX(sum_3[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801df98:	f60d 2104 	addw	r1, sp, #2564	; 0xa04
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801df9c:	f910 3c05 	ldrsb.w	r3, [r0, #-5]
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dfa0:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dfa4:	edd9 3a01 	vldr	s7, [r9, #4]
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dfa8:	fe86 6a68 	vminnm.f32	s12, s12, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dfac:	ee07 3a90 	vmov	s15, r3
  *out_7++ -= TN_MIN(TN_MAX(sum_3[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dfb0:	f60d 13ec 	addw	r3, sp, #2540	; 0x9ec
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801dfb4:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dfb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_7++ -= TN_MIN(TN_MAX(sum_3[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dfbc:	ed93 7a00 	vldr	s14, [r3]
 801dfc0:	1d13      	adds	r3, r2, #4
 801dfc2:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801dfc6:	fe87 7a68 	vminnm.f32	s14, s14, s17
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dfca:	eee3 7ac4 	vfms.f32	s15, s7, s8
 801dfce:	9314      	str	r3, [sp, #80]	; 0x50
  *out_7++ -= TN_MIN(TN_MAX(sum_3[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801dfd0:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 801dfd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dfd8:	ee17 3a90 	vmov	r3, s15
 801dfdc:	f800 3c05 	strb.w	r3, [r0, #-5]
 801dfe0:	90fd      	str	r0, [sp, #1012]	; 0x3f4
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 801dfe2:	f914 0c01 	ldrsb.w	r0, [r4, #-1]
 801dfe6:	ed99 4a02 	vldr	s8, [r9, #8]
 801dfea:	ee07 0a90 	vmov	s15, r0
 801dfee:	1d20      	adds	r0, r4, #4
 801dff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dff4:	90fc      	str	r0, [sp, #1008]	; 0x3f0
 801dff6:	eee4 7a66 	vfms.f32	s15, s8, s13
 801dffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801dffe:	ee17 3a90 	vmov	r3, s15
 801e002:	f804 3c01 	strb.w	r3, [r4, #-1]
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801e006:	f915 0c01 	ldrsb.w	r0, [r5, #-1]
 801e00a:	edd9 6a03 	vldr	s13, [r9, #12]
 801e00e:	ee07 0a90 	vmov	s15, r0
 801e012:	1d28      	adds	r0, r5, #4
 801e014:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e018:	90fb      	str	r0, [sp, #1004]	; 0x3ec
 801e01a:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801e01e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e022:	ee17 3a90 	vmov	r3, s15
 801e026:	f805 3c01 	strb.w	r3, [r5, #-1]
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801e02a:	f916 0c01 	ldrsb.w	r0, [r6, #-1]
 801e02e:	edd9 6a04 	vldr	s13, [r9, #16]
 801e032:	ee07 0a90 	vmov	s15, r0
 801e036:	1d30      	adds	r0, r6, #4
 801e038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e03c:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801e040:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e044:	ee17 3a90 	vmov	r3, s15
 801e048:	f806 3c01 	strb.w	r3, [r6, #-1]
 801e04c:	90fa      	str	r0, [sp, #1000]	; 0x3e8
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801e04e:	f917 0c01 	ldrsb.w	r0, [r7, #-1]
 801e052:	edd9 6a05 	vldr	s13, [r9, #20]
 801e056:	ee07 0a90 	vmov	s15, r0
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801e05a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801e05c:	1d38      	adds	r0, r7, #4
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801e05e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e062:	90f9      	str	r0, [sp, #996]	; 0x3e4
 801e064:	eee6 7ac5 	vfms.f32	s15, s13, s10
  *out_13++ -= TN_MIN(TN_MAX(sum_3[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801e068:	ed91 5a00 	vldr	s10, [r1]
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801e06c:	f60d 2108 	addw	r1, sp, #2568	; 0xa08
  *out_13++ -= TN_MIN(TN_MAX(sum_3[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801e070:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
 801e074:	fe85 5a68 	vminnm.f32	s10, s10, s17
 801e078:	ee25 5a09 	vmul.f32	s10, s10, s18
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 801e07c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e080:	ee17 3a90 	vmov	r3, s15
 801e084:	f807 3c01 	strb.w	r3, [r7, #-1]
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801e088:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e08c:	edd9 6a06 	vldr	s13, [r9, #24]
 801e090:	ee07 0a90 	vmov	s15, r0
 801e094:	1d10      	adds	r0, r2, #4
 801e096:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e09a:	9011      	str	r0, [sp, #68]	; 0x44
 801e09c:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801e0a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e0a4:	ee17 3a90 	vmov	r3, s15
 801e0a8:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_7++ -= TN_MIN(TN_MAX(sum_3[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801e0ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e0ae:	edd9 6a07 	vldr	s13, [r9, #28]
 801e0b2:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e0b6:	ee07 0a90 	vmov	s15, r0
 801e0ba:	1d10      	adds	r0, r2, #4
 801e0bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e0c0:	9010      	str	r0, [sp, #64]	; 0x40
 801e0c2:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801e0c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e0ca:	ee17 3a90 	vmov	r3, s15
 801e0ce:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e0d2:	f50d 631f 	add.w	r3, sp, #2544	; 0x9f0
 801e0d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e0d8:	ed93 7a00 	vldr	s14, [r3]
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e0dc:	f60d 13f4 	addw	r3, sp, #2548	; 0x9f4
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e0e0:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e0e4:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801e0e8:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801e0ec:	ee07 0a90 	vmov	s15, r0
 801e0f0:	ee27 7a09 	vmul.f32	s14, s14, s18
 801e0f4:	ed99 6a08 	vldr	s12, [r9, #32]
 801e0f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e0fc:	ed93 4a00 	vldr	s8, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801e100:	f60d 13f8 	addw	r3, sp, #2552	; 0x9f8
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e104:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
 801e108:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e10c:	eee6 7a47 	vfms.f32	s15, s12, s14
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801e110:	edd3 6a00 	vldr	s13, [r3]
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801e114:	f60d 13fc 	addw	r3, sp, #2556	; 0x9fc
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801e118:	ed91 6a00 	vldr	s12, [r1]
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e11c:	990e      	ldr	r1, [sp, #56]	; 0x38
 801e11e:	ee24 4a09 	vmul.f32	s8, s8, s18
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801e122:	edd3 5a00 	vldr	s11, [r3]
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801e126:	f50d 6320 	add.w	r3, sp, #2560	; 0xa00
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801e12a:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
 801e12e:	fec6 6ae8 	vminnm.f32	s13, s13, s17
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801e132:	edd3 4a00 	vldr	s9, [r3]
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801e136:	ee66 6a89 	vmul.f32	s13, s13, s18
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e13a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801e13e:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
 801e142:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 801e146:	ee65 5a89 	vmul.f32	s11, s11, s18
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801e14a:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 801e14e:	fec4 4ae8 	vminnm.f32	s9, s9, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e152:	ee17 3a90 	vmov	r3, s15
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801e156:	ee64 4a89 	vmul.f32	s9, s9, s18
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801e15a:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
 801e15e:	fe86 6a68 	vminnm.f32	s12, s12, s17
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 801e162:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_15++ -= TN_MIN(TN_MAX(sum_3[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801e166:	f60d 230c 	addw	r3, sp, #2572	; 0xa0c
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e16a:	f911 0c01 	ldrsb.w	r0, [r1, #-1]
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801e16e:	ee26 6a09 	vmul.f32	s12, s12, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e172:	edd9 3a09 	vldr	s7, [r9, #36]	; 0x24
 801e176:	ee07 0a90 	vmov	s15, r0
 801e17a:	1d10      	adds	r0, r2, #4
  *out_15++ -= TN_MIN(TN_MAX(sum_3[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801e17c:	ed93 7a00 	vldr	s14, [r3]
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e184:	900f      	str	r0, [sp, #60]	; 0x3c
 801e186:	1d08      	adds	r0, r1, #4
  *out_15++ -= TN_MIN(TN_MAX(sum_3[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801e188:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 801e18c:	fe87 7a68 	vminnm.f32	s14, s14, s17
 801e190:	ee27 7a09 	vmul.f32	s14, s14, s18
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 801e194:	eee3 7ac4 	vfms.f32	s15, s7, s8
 801e198:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e19c:	ee17 3a90 	vmov	r3, s15
 801e1a0:	f801 3c01 	strb.w	r3, [r1, #-1]
 801e1a4:	900e      	str	r0, [sp, #56]	; 0x38
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801e1a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801e1a8:	ed99 4a0a 	vldr	s8, [r9, #40]	; 0x28
 801e1ac:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e1b0:	ee07 0a90 	vmov	s15, r0
 801e1b4:	1d10      	adds	r0, r2, #4
 801e1b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e1ba:	900d      	str	r0, [sp, #52]	; 0x34
 801e1bc:	eee4 7a66 	vfms.f32	s15, s8, s13
 801e1c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e1c4:	ee17 3a90 	vmov	r3, s15
 801e1c8:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 801e1cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e1ce:	edd9 6a0b 	vldr	s13, [r9, #44]	; 0x2c
 801e1d2:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e1d6:	ee07 0a90 	vmov	s15, r0
 801e1da:	1d10      	adds	r0, r2, #4
 801e1dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e1e0:	900c      	str	r0, [sp, #48]	; 0x30
 801e1e2:	eee6 7ae5 	vfms.f32	s15, s13, s11
 801e1e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e1ea:	ee17 3a90 	vmov	r3, s15
 801e1ee:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801e1f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801e1f4:	edd9 6a0c 	vldr	s13, [r9, #48]	; 0x30
 801e1f8:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e1fc:	ee07 0a90 	vmov	s15, r0
 801e200:	1d10      	adds	r0, r2, #4
 801e202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e206:	900b      	str	r0, [sp, #44]	; 0x2c
 801e208:	eee6 7ae4 	vfms.f32	s15, s13, s9
 801e20c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e210:	ee17 3a90 	vmov	r3, s15
 801e214:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_13++ -= TN_MIN(TN_MAX(sum_3[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801e218:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801e21a:	edd9 6a0d 	vldr	s13, [r9, #52]	; 0x34
 801e21e:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e222:	ee07 0a90 	vmov	s15, r0
 801e226:	1d10      	adds	r0, r2, #4
 801e228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e22c:	900a      	str	r0, [sp, #40]	; 0x28
 801e22e:	eee6 7ac5 	vfms.f32	s15, s13, s10
 801e232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e236:	ee17 3a90 	vmov	r3, s15
 801e23a:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 801e23e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e240:	edd9 6a0e 	vldr	s13, [r9, #56]	; 0x38
 801e244:	f912 0c01 	ldrsb.w	r0, [r2, #-1]
 801e248:	ee07 0a90 	vmov	s15, r0
 801e24c:	1d10      	adds	r0, r2, #4
 801e24e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e252:	9009      	str	r0, [sp, #36]	; 0x24
 801e254:	eee6 7ac6 	vfms.f32	s15, s13, s12
 801e258:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e25c:	ee17 3a90 	vmov	r3, s15
 801e260:	f802 3c01 	strb.w	r3, [r2, #-1]
  *out_15++ -= TN_MIN(TN_MAX(sum_3[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 801e264:	9a08      	ldr	r2, [sp, #32]
 801e266:	edd9 6a0f 	vldr	s13, [r9, #60]	; 0x3c
 801e26a:	f912 1c01 	ldrsb.w	r1, [r2, #-1]
 801e26e:	3204      	adds	r2, #4
 801e270:	ee07 1a90 	vmov	s15, r1
 801e274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e278:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801e27c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e280:	ee17 3a90 	vmov	r3, s15
 801e284:	f802 3c05 	strb.w	r3, [r2, #-5]
 801e288:	9208      	str	r2, [sp, #32]
    while (group_cnt--) {
 801e28a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801e28c:	f8dd 27e0 	ldr.w	r2, [sp, #2016]	; 0x7e0
 801e290:	429a      	cmp	r2, r3
 801e292:	f47c af65 	bne.w	801b160 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x10a8>
 801e296:	f8dd 78b4 	ldr.w	r7, [sp, #2228]	; 0x8b4
 801e29a:	f8dd 28a8 	ldr.w	r2, [sp, #2216]	; 0x8a8
 801e29e:	f109 0940 	add.w	r9, r9, #64	; 0x40
 801e2a2:	f8dd 1904 	ldr.w	r1, [sp, #2308]	; 0x904
 801e2a6:	f8dd 38ac 	ldr.w	r3, [sp, #2220]	; 0x8ac
 801e2aa:	440a      	add	r2, r1
 801e2ac:	3301      	adds	r3, #1
 801e2ae:	f8cd 28a8 	str.w	r2, [sp, #2216]	; 0x8a8
    const float* src_12 = filter_data++; const float* src_13 = filter_data++; const float* src_14 = filter_data++; const float* src_15 = filter_data++;
 801e2b2:	f8dd 28b0 	ldr.w	r2, [sp, #2224]	; 0x8b0
 801e2b6:	f8cd 38ac 	str.w	r3, [sp, #2220]	; 0x8ac
 801e2ba:	f8cd 2a78 	str.w	r2, [sp, #2680]	; 0xa78
  for (i_output_depth = 0; i_output_depth < output_depth_per_group; i_output_depth += 16) {
 801e2be:	f8dd 2900 	ldr.w	r2, [sp, #2304]	; 0x900
 801e2c2:	429a      	cmp	r2, r3
 801e2c4:	f47b afa0 	bne.w	801a208 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x150>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e2c8:	2000      	movs	r0, #0
 801e2ca:	f60d 2d14 	addw	sp, sp, #2580	; 0xa14
 801e2ce:	ecbd 8b10 	vpop	{d8-d15}
 801e2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2d6:	bf00      	nop

0801e2d8 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace>:
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const float* filter_data, const float* bias_data, 
                 int8_t* output_weight_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const uint16_t groups,
                 const float* scales, const float learning_rate) {
 801e2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e2dc:	b087      	sub	sp, #28
 801e2de:	f8bd 3054 	ldrh.w	r3, [sp, #84]	; 0x54
 801e2e2:	f8bd 1060 	ldrh.w	r1, [sp, #96]	; 0x60
  (void) input_height;
  (void) input_width;

  int group;
  int output_depth_per_group = output_depth / groups;
 801e2e6:	fbb3 f4f1 	udiv	r4, r3, r1
 801e2ea:	9401      	str	r4, [sp, #4]

  for (group = 0; group < groups; group++) {
 801e2ec:	2900      	cmp	r1, #0
 801e2ee:	f000 815d 	beq.w	801e5ac <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2d4>
      /* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
      const float input_0 = (float)input_data[group];
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};

      uint16_t col_count_div10 = (output_depth_per_group * DIM_KER_X * DIM_KER_Y) / 10;
 801e2f2:	4622      	mov	r2, r4
 801e2f4:	4baf      	ldr	r3, [pc, #700]	; (801e5b4 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2dc>)
 801e2f6:	fba3 2302 	umull	r2, r3, r3, r2
 801e2fa:	08db      	lsrs	r3, r3, #3

      while (col_count_div10--) {
 801e2fc:	1e5a      	subs	r2, r3, #1
 801e2fe:	b292      	uxth	r2, r2
 801e300:	9202      	str	r2, [sp, #8]
 801e302:	2c00      	cmp	r4, #0
 801e304:	f000 8152 	beq.w	801e5ac <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2d4>
 801e308:	2b00      	cmp	r3, #0
 801e30a:	f000 814f 	beq.w	801e5ac <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2d4>
 801e30e:	004b      	lsls	r3, r1, #1
 801e310:	9f12      	ldr	r7, [sp, #72]	; 0x48
 801e312:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 801e316:	f1c1 0a00 	rsb	sl, r1, #0
 801e31a:	eb03 0c01 	add.w	ip, r3, r1
 801e31e:	9304      	str	r3, [sp, #16]
 801e320:	4603      	mov	r3, r0
 801e322:	ebc1 08c1 	rsb	r8, r1, r1, lsl #3
 801e326:	ea4f 094c 	mov.w	r9, ip, lsl #1
 801e32a:	9000      	str	r0, [sp, #0]
 801e32c:	440b      	add	r3, r1
 801e32e:	9305      	str	r3, [sp, #20]
 801e330:	ea4f 034e 	mov.w	r3, lr, lsl #1
 801e334:	9303      	str	r3, [sp, #12]
 801e336:	9b04      	ldr	r3, [sp, #16]
 801e338:	19ce      	adds	r6, r1, r7
 801e33a:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
    for (i_ch_out = 0; i_ch_out < output_depth_per_group; i_ch_out+=10) {
 801e33e:	2500      	movs	r5, #0
 801e340:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801e342:	443b      	add	r3, r7
      const float input_0 = (float)input_data[group];
 801e344:	9800      	ldr	r0, [sp, #0]
        // Assume bias_data as NULL
        float sum[10] = {};

        sum[0] += input_0 * filter[0];
 801e346:	eddb 2a00 	vldr	s5, [fp]
      const float input_0 = (float)input_data[group];
 801e34a:	f990 0000 	ldrsb.w	r0, [r0]
        sum[1] += input_0 * filter[1];
 801e34e:	ed9b 3a01 	vldr	s6, [fp, #4]
      const float input_0 = (float)input_data[group];
 801e352:	ee07 0a90 	vmov	s15, r0
        sum[2] += input_0 * filter[2];
 801e356:	eddb 3a02 	vldr	s7, [fp, #8]
        sum[3] += input_0 * filter[3];
 801e35a:	ed9b 4a03 	vldr	s8, [fp, #12]
      const float input_0 = (float)input_data[group];
 801e35e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        sum[4] += input_0 * filter[4];
 801e362:	eddb 4a04 	vldr	s9, [fp, #16]
        sum[5] += input_0 * filter[5];
 801e366:	ed9b 5a05 	vldr	s10, [fp, #20]
        sum[6] += input_0 * filter[6];
 801e36a:	eddb 5a06 	vldr	s11, [fp, #24]
        sum[7] += input_0 * filter[7];
 801e36e:	ed9b 6a07 	vldr	s12, [fp, #28]
        sum[0] += input_0 * filter[0];
 801e372:	ee67 2aa2 	vmul.f32	s5, s15, s5
        sum[8] += input_0 * filter[8];
 801e376:	eddb 6a08 	vldr	s13, [fp, #32]
        sum[1] += input_0 * filter[1];
 801e37a:	ee27 3a83 	vmul.f32	s6, s15, s6
        sum[9] += input_0 * filter[9];
 801e37e:	ed9b 7a09 	vldr	s14, [fp, #36]	; 0x24
        sum[2] += input_0 * filter[2];
 801e382:	ee67 3aa3 	vmul.f32	s7, s15, s7
        sum[3] += input_0 * filter[3];
 801e386:	ee27 4a84 	vmul.f32	s8, s15, s8

        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 801e38a:	fec2 2a80 	vmaxnm.f32	s5, s5, s0
        sum[4] += input_0 * filter[4];
 801e38e:	ee67 4aa4 	vmul.f32	s9, s15, s9
        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 801e392:	fec2 2ae0 	vminnm.f32	s5, s5, s1
        sum[5] += input_0 * filter[5];
 801e396:	ee27 5a85 	vmul.f32	s10, s15, s10
        output_weight_data[(i_ch_out + 1) * groups + group] -= TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max) * scales[i_ch_out + 1] * learning_rate;
 801e39a:	fe83 3a00 	vmaxnm.f32	s6, s6, s0
        sum[6] += input_0 * filter[6];
 801e39e:	ee67 5aa5 	vmul.f32	s11, s15, s11
        output_weight_data[(i_ch_out + 1) * groups + group] -= TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max) * scales[i_ch_out + 1] * learning_rate;
 801e3a2:	fe83 3a60 	vminnm.f32	s6, s6, s1
        sum[7] += input_0 * filter[7];
 801e3a6:	ee27 6a86 	vmul.f32	s12, s15, s12
        output_weight_data[(i_ch_out + 2) * groups + group] -= TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max) * scales[i_ch_out + 2] * learning_rate;
 801e3aa:	fec3 3a80 	vmaxnm.f32	s7, s7, s0
        sum[8] += input_0 * filter[8];
 801e3ae:	ee67 6aa6 	vmul.f32	s13, s15, s13
        output_weight_data[(i_ch_out + 2) * groups + group] -= TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max) * scales[i_ch_out + 2] * learning_rate;
 801e3b2:	fec3 3ae0 	vminnm.f32	s7, s7, s1
        sum[9] += input_0 * filter[9];
 801e3b6:	ee27 7a87 	vmul.f32	s14, s15, s14
        output_weight_data[(i_ch_out + 3) * groups + group] -= TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max) * scales[i_ch_out + 3] * learning_rate;
 801e3ba:	fe84 4a00 	vmaxnm.f32	s8, s8, s0
        output_weight_data[(i_ch_out + 4) * groups + group] -= TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max) * scales[i_ch_out + 4] * learning_rate;
 801e3be:	fec4 4a80 	vmaxnm.f32	s9, s9, s0
        output_weight_data[(i_ch_out + 3) * groups + group] -= TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max) * scales[i_ch_out + 3] * learning_rate;
 801e3c2:	fe84 4a60 	vminnm.f32	s8, s8, s1
        output_weight_data[(i_ch_out + 4) * groups + group] -= TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max) * scales[i_ch_out + 4] * learning_rate;
 801e3c6:	fec4 4ae0 	vminnm.f32	s9, s9, s1
        output_weight_data[(i_ch_out + 5) * groups + group] -= TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max) * scales[i_ch_out + 5] * learning_rate;
 801e3ca:	fe85 5a00 	vmaxnm.f32	s10, s10, s0
        output_weight_data[(i_ch_out + 6) * groups + group] -= TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max) * scales[i_ch_out + 6] * learning_rate;
 801e3ce:	fec5 5a80 	vmaxnm.f32	s11, s11, s0
        output_weight_data[(i_ch_out + 5) * groups + group] -= TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max) * scales[i_ch_out + 5] * learning_rate;
 801e3d2:	fe85 5a60 	vminnm.f32	s10, s10, s1
        output_weight_data[(i_ch_out + 6) * groups + group] -= TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max) * scales[i_ch_out + 6] * learning_rate;
 801e3d6:	fec5 5ae0 	vminnm.f32	s11, s11, s1
        output_weight_data[(i_ch_out + 7) * groups + group] -= TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max) * scales[i_ch_out + 7] * learning_rate;
 801e3da:	fe86 6a00 	vmaxnm.f32	s12, s12, s0
        output_weight_data[(i_ch_out + 8) * groups + group] -= TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max) * scales[i_ch_out + 8] * learning_rate;
 801e3de:	fec6 6a80 	vmaxnm.f32	s13, s13, s0
        output_weight_data[(i_ch_out + 7) * groups + group] -= TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max) * scales[i_ch_out + 7] * learning_rate;
 801e3e2:	fe86 6a60 	vminnm.f32	s12, s12, s1
        output_weight_data[(i_ch_out + 8) * groups + group] -= TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max) * scales[i_ch_out + 8] * learning_rate;
 801e3e6:	fec6 6ae0 	vminnm.f32	s13, s13, s1
        output_weight_data[(i_ch_out + 9) * groups + group] -= TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max) * scales[i_ch_out + 9] * learning_rate;
 801e3ea:	fe87 7a00 	vmaxnm.f32	s14, s14, s0
 801e3ee:	eef1 2a62 	vneg.f32	s5, s5
 801e3f2:	fe87 7a60 	vminnm.f32	s14, s14, s1
 801e3f6:	eeb1 3a43 	vneg.f32	s6, s6
 801e3fa:	9802      	ldr	r0, [sp, #8]
 801e3fc:	eef1 3a63 	vneg.f32	s7, s7
 801e400:	eeb1 4a44 	vneg.f32	s8, s8
 801e404:	eef1 4a64 	vneg.f32	s9, s9
 801e408:	eeb1 5a45 	vneg.f32	s10, s10
 801e40c:	eef1 5a65 	vneg.f32	s11, s11
 801e410:	eeb1 6a46 	vneg.f32	s12, s12
 801e414:	eef1 6a66 	vneg.f32	s13, s13
 801e418:	eeb1 7a47 	vneg.f32	s14, s14
        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 801e41c:	577c      	ldrsb	r4, [r7, r5]
      while (col_count_div10--) {
 801e41e:	3801      	subs	r0, #1
        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 801e420:	ed92 2a00 	vldr	s4, [r2]
 801e424:	ee07 4a90 	vmov	s15, r4
      while (col_count_div10--) {
 801e428:	b280      	uxth	r0, r0
        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 801e42a:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e42e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e432:	eee2 7a82 	vfma.f32	s15, s5, s4
 801e436:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e43a:	ee17 4a90 	vmov	r4, s15
 801e43e:	557c      	strb	r4, [r7, r5]
        output_weight_data[(i_ch_out + 1) * groups + group] -= TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max) * scales[i_ch_out + 1] * learning_rate;
 801e440:	f913 400a 	ldrsb.w	r4, [r3, sl]
 801e444:	ed92 2a01 	vldr	s4, [r2, #4]
 801e448:	ee07 4a90 	vmov	s15, r4
 801e44c:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e454:	eee3 7a02 	vfma.f32	s15, s6, s4
 801e458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e45c:	ee17 4a90 	vmov	r4, s15
 801e460:	f803 400a 	strb.w	r4, [r3, sl]
        output_weight_data[(i_ch_out + 2) * groups + group] -= TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max) * scales[i_ch_out + 2] * learning_rate;
 801e464:	5674      	ldrsb	r4, [r6, r1]
 801e466:	ed92 2a02 	vldr	s4, [r2, #8]
 801e46a:	ee07 4a90 	vmov	s15, r4
 801e46e:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e472:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e476:	eee3 7a82 	vfma.f32	s15, s7, s4
 801e47a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e47e:	ee17 4a90 	vmov	r4, s15
 801e482:	5474      	strb	r4, [r6, r1]
        output_weight_data[(i_ch_out + 3) * groups + group] -= TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max) * scales[i_ch_out + 3] * learning_rate;
 801e484:	565c      	ldrsb	r4, [r3, r1]
 801e486:	ed92 2a03 	vldr	s4, [r2, #12]
 801e48a:	ee07 4a90 	vmov	s15, r4
 801e48e:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e496:	eee4 7a02 	vfma.f32	s15, s8, s4
 801e49a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e49e:	ee17 4a90 	vmov	r4, s15
 801e4a2:	545c      	strb	r4, [r3, r1]
        output_weight_data[(i_ch_out + 4) * groups + group] -= TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max) * scales[i_ch_out + 4] * learning_rate;
 801e4a4:	f913 4011 	ldrsb.w	r4, [r3, r1, lsl #1]
 801e4a8:	ed92 2a04 	vldr	s4, [r2, #16]
 801e4ac:	ee07 4a90 	vmov	s15, r4
 801e4b0:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e4b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e4b8:	eee4 7a82 	vfma.f32	s15, s9, s4
 801e4bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e4c0:	ee17 4a90 	vmov	r4, s15
 801e4c4:	f803 4011 	strb.w	r4, [r3, r1, lsl #1]
        output_weight_data[(i_ch_out + 5) * groups + group] -= TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max) * scales[i_ch_out + 5] * learning_rate;
 801e4c8:	f913 400c 	ldrsb.w	r4, [r3, ip]
 801e4cc:	ed92 2a05 	vldr	s4, [r2, #20]
 801e4d0:	ee07 4a90 	vmov	s15, r4
 801e4d4:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e4d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e4dc:	eee5 7a02 	vfma.f32	s15, s10, s4
 801e4e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e4e4:	ee17 4a90 	vmov	r4, s15
 801e4e8:	f803 400c 	strb.w	r4, [r3, ip]
        output_weight_data[(i_ch_out + 6) * groups + group] -= TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max) * scales[i_ch_out + 6] * learning_rate;
 801e4ec:	f913 4021 	ldrsb.w	r4, [r3, r1, lsl #2]
 801e4f0:	ed92 2a06 	vldr	s4, [r2, #24]
 801e4f4:	ee07 4a90 	vmov	s15, r4
 801e4f8:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e4fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e500:	eee5 7a82 	vfma.f32	s15, s11, s4
 801e504:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e508:	ee17 4a90 	vmov	r4, s15
 801e50c:	f803 4021 	strb.w	r4, [r3, r1, lsl #2]
        output_weight_data[(i_ch_out + 7) * groups + group] -= TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max) * scales[i_ch_out + 7] * learning_rate;
 801e510:	f913 400e 	ldrsb.w	r4, [r3, lr]
 801e514:	ed92 2a07 	vldr	s4, [r2, #28]
 801e518:	ee07 4a90 	vmov	s15, r4
 801e51c:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e520:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e524:	eee6 7a02 	vfma.f32	s15, s12, s4
 801e528:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e52c:	ee17 4a90 	vmov	r4, s15
 801e530:	f803 400e 	strb.w	r4, [r3, lr]
        output_weight_data[(i_ch_out + 8) * groups + group] -= TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max) * scales[i_ch_out + 8] * learning_rate;
 801e534:	f913 4009 	ldrsb.w	r4, [r3, r9]
 801e538:	ed92 2a08 	vldr	s4, [r2, #32]
 801e53c:	ee07 4a90 	vmov	s15, r4
 801e540:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e548:	eee6 7a82 	vfma.f32	s15, s13, s4
 801e54c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e550:	ee17 4a90 	vmov	r4, s15
 801e554:	f803 4009 	strb.w	r4, [r3, r9]
        output_weight_data[(i_ch_out + 9) * groups + group] -= TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max) * scales[i_ch_out + 9] * learning_rate;
 801e558:	f913 4008 	ldrsb.w	r4, [r3, r8]
 801e55c:	ed92 2a09 	vldr	s4, [r2, #36]	; 0x24
 801e560:	ee07 4a90 	vmov	s15, r4
 801e564:	ee21 2a02 	vmul.f32	s4, s2, s4
 801e568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e56c:	eee7 7a02 	vfma.f32	s15, s14, s4
 801e570:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e574:	ee17 4a90 	vmov	r4, s15
 801e578:	f803 4008 	strb.w	r4, [r3, r8]
      while (col_count_div10--) {
 801e57c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 801e580:	42a0      	cmp	r0, r4
 801e582:	f47f af4b 	bne.w	801e41c <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x144>
 801e586:	9803      	ldr	r0, [sp, #12]
    for (i_ch_out = 0; i_ch_out < output_depth_per_group; i_ch_out+=10) {
 801e588:	350a      	adds	r5, #10
 801e58a:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 801e58e:	3228      	adds	r2, #40	; 0x28
 801e590:	4406      	add	r6, r0
 801e592:	4403      	add	r3, r0
 801e594:	9801      	ldr	r0, [sp, #4]
 801e596:	42a8      	cmp	r0, r5
 801e598:	f73f aed4 	bgt.w	801e344 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x6c>
 801e59c:	9b00      	ldr	r3, [sp, #0]
 801e59e:	3701      	adds	r7, #1
  for (group = 0; group < groups; group++) {
 801e5a0:	9a05      	ldr	r2, [sp, #20]
 801e5a2:	3301      	adds	r3, #1
 801e5a4:	429a      	cmp	r2, r3
 801e5a6:	9300      	str	r3, [sp, #0]
 801e5a8:	f47f aec5 	bne.w	801e336 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x5e>
    }
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e5ac:	2000      	movs	r0, #0
 801e5ae:	b007      	add	sp, #28
 801e5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e5b4:	cccccccd 	.word	0xcccccccd

0801e5b8 <LogSoftmax>:

#include "tinyengine_function_fp.h"
#include "tinyengine_function.h"

tinyengine_status_fp LogSoftmax(const float* input_data, const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                       float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth) {
 801e5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5bc:	ed2d 8b02 	vpush	{d8}
 801e5c0:	b085      	sub	sp, #20
  const int outer_size = input_height * input_width;
 801e5c2:	fb02 fb01 	mul.w	fp, r2, r1
                       float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth) {
 801e5c6:	f8bd a04c 	ldrh.w	sl, [sp, #76]	; 0x4c
  const int depth = TN_MIN(input_depth, output_depth);
 801e5ca:	459a      	cmp	sl, r3
 801e5cc:	bf28      	it	cs
 801e5ce:	469a      	movcs	sl, r3
 801e5d0:	f8cd a008 	str.w	sl, [sp, #8]

  for (int i = 0; i < outer_size; ++i) {
 801e5d4:	f1bb 0f00 	cmp.w	fp, #0
 801e5d8:	d055      	beq.n	801e686 <LogSoftmax+0xce>
 801e5da:	ea4f 098a 	mov.w	r9, sl, lsl #2
 801e5de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801e5e0:	4607      	mov	r7, r0
 801e5e2:	f04f 0800 	mov.w	r8, #0
 801e5e6:	eba3 0309 	sub.w	r3, r3, r9
 801e5ea:	eb00 0609 	add.w	r6, r0, r9
 801e5ee:	1a1b      	subs	r3, r3, r0
 801e5f0:	9303      	str	r3, [sp, #12]
    float max = FLT_MIN;
    for (int c = 0; c < depth; ++c) {
 801e5f2:	9b02      	ldr	r3, [sp, #8]
 801e5f4:	2b00      	cmp	r3, #0
 801e5f6:	d040      	beq.n	801e67a <LogSoftmax+0xc2>
 801e5f8:	463c      	mov	r4, r7
    float max = FLT_MIN;
 801e5fa:	ed9f 8a26 	vldr	s16, [pc, #152]	; 801e694 <LogSoftmax+0xdc>
      max = TN_MAX(max, input_data[i * depth + c]);
 801e5fe:	ecf4 7a01 	vldmia	r4!, {s15}
    for (int c = 0; c < depth; ++c) {
 801e602:	42a6      	cmp	r6, r4
      max = TN_MAX(max, input_data[i * depth + c]);
 801e604:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
    for (int c = 0; c < depth; ++c) {
 801e608:	d1f9      	bne.n	801e5fe <LogSoftmax+0x46>
 801e60a:	463d      	mov	r5, r7
    }

    float sum = 0.f;
 801e60c:	f04f 0a00 	mov.w	sl, #0
    for (int c = 0; c < depth; ++c) {
      sum += exp(input_data[i * depth + c] - max);
 801e610:	ecf5 7a01 	vldmia	r5!, {s15}
 801e614:	ee77 7ac8 	vsub.f32	s15, s15, s16
 801e618:	ee17 0a90 	vmov	r0, s15
 801e61c:	f7e8 fd2e 	bl	800707c <__aeabi_f2d>
 801e620:	ec41 0b10 	vmov	d0, r0, r1
 801e624:	f009 facc 	bl	8027bc0 <exp>
 801e628:	4650      	mov	r0, sl
 801e62a:	ec53 2b10 	vmov	r2, r3, d0
 801e62e:	e9cd 2300 	strd	r2, r3, [sp]
 801e632:	f7e8 fd23 	bl	800707c <__aeabi_f2d>
 801e636:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e63a:	f7e8 fbc1 	bl	8006dc0 <__adddf3>
 801e63e:	f7e9 f84d 	bl	80076dc <__aeabi_d2f>
    for (int c = 0; c < depth; ++c) {
 801e642:	42ac      	cmp	r4, r5
      sum += exp(input_data[i * depth + c] - max);
 801e644:	4682      	mov	sl, r0
    for (int c = 0; c < depth; ++c) {
 801e646:	d1e3      	bne.n	801e610 <LogSoftmax+0x58>
    }

    const float log_sum = log(sum);
 801e648:	f7e8 fd18 	bl	800707c <__aeabi_f2d>
 801e64c:	ec41 0b10 	vmov	d0, r0, r1
 801e650:	f009 fb32 	bl	8027cb8 <log>
 801e654:	ec51 0b10 	vmov	r0, r1, d0
 801e658:	f7e9 f840 	bl	80076dc <__aeabi_d2f>
 801e65c:	9b03      	ldr	r3, [sp, #12]
 801e65e:	ee07 0a10 	vmov	s14, r0
 801e662:	199a      	adds	r2, r3, r6
 801e664:	463b      	mov	r3, r7
    for (int c = 0; c < depth; ++c) {
      output_data[i * depth + c] = input_data[i * depth + c] - max - log_sum;
 801e666:	ecf3 7a01 	vldmia	r3!, {s15}
 801e66a:	ee77 7ac8 	vsub.f32	s15, s15, s16
    for (int c = 0; c < depth; ++c) {
 801e66e:	42a3      	cmp	r3, r4
      output_data[i * depth + c] = input_data[i * depth + c] - max - log_sum;
 801e670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801e674:	ece2 7a01 	vstmia	r2!, {s15}
    for (int c = 0; c < depth; ++c) {
 801e678:	d1f5      	bne.n	801e666 <LogSoftmax+0xae>
  for (int i = 0; i < outer_size; ++i) {
 801e67a:	f108 0801 	add.w	r8, r8, #1
 801e67e:	444f      	add	r7, r9
 801e680:	444e      	add	r6, r9
 801e682:	45c3      	cmp	fp, r8
 801e684:	d1b5      	bne.n	801e5f2 <LogSoftmax+0x3a>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e686:	2000      	movs	r0, #0
 801e688:	b005      	add	sp, #20
 801e68a:	ecbd 8b02 	vpop	{d8}
 801e68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e692:	bf00      	nop
 801e694:	00800000 	.word	0x00800000

0801e698 <mul>:

tinyengine_status_fp mul(const uint16_t size, const float* input1_data,
			               const float* input2_data, float* output_data) {
  int i;
  
  for (i = 0; i < size; ++i) {
 801e698:	b158      	cbz	r0, 801e6b2 <mul+0x1a>
 801e69a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
    output_data[i] = input1_data[i] * input2_data[i];
 801e69e:	ecf1 7a01 	vldmia	r1!, {s15}
 801e6a2:	ecb2 7a01 	vldmia	r2!, {s14}
  for (i = 0; i < size; ++i) {
 801e6a6:	4288      	cmp	r0, r1
    output_data[i] = input1_data[i] * input2_data[i];
 801e6a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e6ac:	ece3 7a01 	vstmia	r3!, {s15}
  for (i = 0; i < size; ++i) {
 801e6b0:	d1f5      	bne.n	801e69e <mul+0x6>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e6b2:	2000      	movs	r0, #0
 801e6b4:	4770      	bx	lr
 801e6b6:	bf00      	nop

0801e6b8 <nll_loss>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp nll_loss(const float* input_data, const uint16_t input_dim, const uint16_t input_depth, 
                       const float* target, const uint16_t target_size, float* output_data) {
 801e6b8:	b430      	push	{r4, r5}
 801e6ba:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 801e6be:	9d03      	ldr	r5, [sp, #12]
  int idx;

  for(int i = 0; i < target_size; i++){
 801e6c0:	b1a9      	cbz	r1, 801e6ee <nll_loss+0x36>
	  if (target[i] > 0){
 801e6c2:	edd3 7a00 	vldr	s15, [r3]
 801e6c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801e6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e6ce:	dc0e      	bgt.n	801e6ee <nll_loss+0x36>
 801e6d0:	3304      	adds	r3, #4
  for(int i = 0; i < target_size; i++){
 801e6d2:	2200      	movs	r2, #0
 801e6d4:	e006      	b.n	801e6e4 <nll_loss+0x2c>
	  if (target[i] > 0){
 801e6d6:	ecf3 7a01 	vldmia	r3!, {s15}
 801e6da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801e6de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e6e2:	dc0d      	bgt.n	801e700 <nll_loss+0x48>
  for(int i = 0; i < target_size; i++){
 801e6e4:	3201      	adds	r2, #1
 801e6e6:	428a      	cmp	r2, r1
 801e6e8:	ea4f 0482 	mov.w	r4, r2, lsl #2
 801e6ec:	d1f3      	bne.n	801e6d6 <nll_loss+0x1e>
		  idx = i;
		  break;
	  }
  }

  output_data[0] = -input_data[idx];
 801e6ee:	edd0 7a00 	vldr	s15, [r0]
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e6f2:	2000      	movs	r0, #0
  output_data[0] = -input_data[idx];
 801e6f4:	eef1 7a67 	vneg.f32	s15, s15
 801e6f8:	edc5 7a00 	vstr	s15, [r5]
}
 801e6fc:	bc30      	pop	{r4, r5}
 801e6fe:	4770      	bx	lr
 801e700:	4420      	add	r0, r4
 801e702:	e7f4      	b.n	801e6ee <nll_loss+0x36>

0801e704 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight>:
tinyengine_status_fp pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801e704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e708:	ed2d 8b10 	vpush	{d8-d15}
 801e70c:	b0af      	sub	sp, #188	; 0xbc
 801e70e:	f8bd 212c 	ldrh.w	r2, [sp, #300]	; 0x12c
 801e712:	f8bd 1130 	ldrh.w	r1, [sp, #304]	; 0x130
 801e716:	9325      	str	r3, [sp, #148]	; 0x94
  (void) input_width;

  float* out = output_data;

  int i_element;
  const int num_elements = output_height * output_width;
 801e718:	fb01 f202 	mul.w	r2, r1, r2
                 float* im2col_data, const uint16_t batches) {
 801e71c:	f8bd a134 	ldrh.w	sl, [sp, #308]	; 0x134
  const int num_elements = output_height * output_width;
 801e720:	922b      	str	r2, [sp, #172]	; 0xac

  for (i_element = 0; i_element < num_elements; i_element++) {
 801e722:	2a00      	cmp	r2, #0
 801e724:	f000 8392 	beq.w	801ee4c <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x748>
      const int8_t* filter_7_int8 = &filter_data[(i_ch_in + 7) * output_depth];
      const int8_t* filter_8_int8 = &filter_data[(i_ch_in + 8) * output_depth];
      const int8_t* filter_9_int8 = &filter_data[(i_ch_in + 9) * output_depth];
      float filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9;

      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801e728:	ea4f 02da 	mov.w	r2, sl, lsr #3
 801e72c:	461c      	mov	r4, r3

      while (col_count_div8--) {
 801e72e:	1e53      	subs	r3, r2, #1
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801e730:	9224      	str	r2, [sp, #144]	; 0x90
      while (col_count_div8--) {
 801e732:	b29b      	uxth	r3, r3
 801e734:	2c00      	cmp	r4, #0
 801e736:	f000 8389 	beq.w	801ee4c <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x748>
 801e73a:	1c59      	adds	r1, r3, #1
 801e73c:	00db      	lsls	r3, r3, #3
 801e73e:	eb0a 028a 	add.w	r2, sl, sl, lsl #2
 801e742:	eeb0 1a40 	vmov.f32	s2, s0
 801e746:	3308      	adds	r3, #8
 801e748:	4683      	mov	fp, r0
 801e74a:	0052      	lsls	r2, r2, #1
 801e74c:	f8cd a0a4 	str.w	sl, [sp, #164]	; 0xa4
 801e750:	9328      	str	r3, [sp, #160]	; 0xa0
 801e752:	014b      	lsls	r3, r1, #5
 801e754:	9226      	str	r2, [sp, #152]	; 0x98
  for (i_element = 0; i_element < num_elements; i_element++) {
 801e756:	2200      	movs	r2, #0
 801e758:	9327      	str	r3, [sp, #156]	; 0x9c
 801e75a:	00a3      	lsls	r3, r4, #2
 801e75c:	922a      	str	r2, [sp, #168]	; 0xa8
 801e75e:	932c      	str	r3, [sp, #176]	; 0xb0
 801e760:	9b48      	ldr	r3, [sp, #288]	; 0x120
 801e762:	3308      	adds	r3, #8
 801e764:	932d      	str	r3, [sp, #180]	; 0xb4
 801e766:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 801e768:	eef0 8a41 	vmov.f32	s17, s2
 801e76c:	eeb0 9a60 	vmov.f32	s18, s1
 801e770:	9322      	str	r3, [sp, #136]	; 0x88
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=10) {
 801e772:	2300      	movs	r3, #0
 801e774:	9323      	str	r3, [sp, #140]	; 0x8c
      while (col_count_div8--) {
 801e776:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801e778:	2b00      	cmp	r3, #0
 801e77a:	f000 834f 	beq.w	801ee1c <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x718>
 801e77e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 801e780:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801e782:	994a      	ldr	r1, [sp, #296]	; 0x128
 801e784:	189f      	adds	r7, r3, r2
 801e786:	4691      	mov	r9, r2
 801e788:	f101 0e20 	add.w	lr, r1, #32
 801e78c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 801e78e:	19de      	adds	r6, r3, r7
 801e790:	4411      	add	r1, r2
 801e792:	18f5      	adds	r5, r6, r3
 801e794:	4688      	mov	r8, r1
 801e796:	18ec      	adds	r4, r5, r3
 801e798:	9502      	str	r5, [sp, #8]
 801e79a:	18e0      	adds	r0, r4, r3
 801e79c:	9406      	str	r4, [sp, #24]
 801e79e:	18c1      	adds	r1, r0, r3
 801e7a0:	18ca      	adds	r2, r1, r3
 801e7a2:	eb02 0a03 	add.w	sl, r2, r3
 801e7a6:	9201      	str	r2, [sp, #4]
 801e7a8:	eb0a 0c03 	add.w	ip, sl, r3
 801e7ac:	f8cd a00c 	str.w	sl, [sp, #12]
 801e7b0:	e9cd 1004 	strd	r1, r0, [sp, #16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
        mac_1row_10col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e7b4:	f919 3c07 	ldrsb.w	r3, [r9, #-7]
 801e7b8:	f109 0908 	add.w	r9, r9, #8
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e7bc:	9a06      	ldr	r2, [sp, #24]
 801e7be:	f10c 0c08 	add.w	ip, ip, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e7c2:	ee06 3a10 	vmov	s12, r3
 801e7c6:	f917 3c07 	ldrsb.w	r3, [r7, #-7]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e7ca:	9905      	ldr	r1, [sp, #20]
 801e7cc:	3608      	adds	r6, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e7ce:	ee05 3a10 	vmov	s10, r3
 801e7d2:	f916 3c0f 	ldrsb.w	r3, [r6, #-15]
  *sum += *input_0++ * filter_1;
 801e7d6:	eddb 4a01 	vldr	s9, [fp, #4]
 801e7da:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801e7de:	ee06 3a90 	vmov	s13, r3
 801e7e2:	9b02      	ldr	r3, [sp, #8]
 801e7e4:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e7e8:	9804      	ldr	r0, [sp, #16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e7ea:	f913 3c07 	ldrsb.w	r3, [r3, #-7]
 801e7ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum += *input_0++ * filter_0;
 801e7f2:	ed9b 8a00 	vldr	s16, [fp]
 801e7f6:	3708      	adds	r7, #8
 801e7f8:	ee07 3a90 	vmov	s15, r3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e7fc:	f912 3c07 	ldrsb.w	r3, [r2, #-7]
  *sum += *input_0++ * filter_1;
 801e800:	ee25 5a24 	vmul.f32	s10, s10, s9
 801e804:	9c01      	ldr	r4, [sp, #4]
 801e806:	ee07 3a10 	vmov	s14, r3
 801e80a:	f911 3c07 	ldrsb.w	r3, [r1, #-7]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e80e:	9d03      	ldr	r5, [sp, #12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e814:	ee0c 3a10 	vmov	s24, r3
 801e818:	f910 3c07 	ldrsb.w	r3, [r0, #-7]
 801e81c:	eea6 5a08 	vfma.f32	s10, s12, s16
  *sum += *input_0++ * filter_2;
 801e820:	ed9b 0a02 	vldr	s0, [fp, #8]
 801e824:	ee0f 3a10 	vmov	s30, r3
 801e828:	f914 3c07 	ldrsb.w	r3, [r4, #-7]
        mac_1row_10col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e82c:	f91c ac0e 	ldrsb.w	sl, [ip, #-14]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e830:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801e834:	ee0e 3a90 	vmov	s29, r3
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e838:	f915 3c07 	ldrsb.w	r3, [r5, #-7]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e83c:	ee06 aa10 	vmov	s12, sl
  *sum += *input_0++ * filter_3;
 801e840:	eddb 0a03 	vldr	s1, [fp, #12]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e844:	ee0a 3a10 	vmov	s20, r3
 801e848:	f91c 3c0f 	ldrsb.w	r3, [ip, #-15]
  *sum += *input_0++ * filter_2;
 801e84c:	eea6 5a80 	vfma.f32	s10, s13, s0
  *sum += *input_0++ * filter_4;
 801e850:	ed9b 1a04 	vldr	s2, [fp, #16]
 801e854:	ee06 3a90 	vmov	s13, r3
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e858:	f915 3c06 	ldrsb.w	r3, [r5, #-6]
 801e85c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
  *sum += *input_0++ * filter_5;
 801e860:	eddb 1a05 	vldr	s3, [fp, #20]
 801e864:	ee09 3a90 	vmov	s19, r3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e868:	f914 3c06 	ldrsb.w	r3, [r4, #-6]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e86c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum += *input_0++ * filter_6;
 801e870:	ed9b 2a06 	vldr	s4, [fp, #24]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e874:	ee0a 3a90 	vmov	s21, r3
 801e878:	f910 3c06 	ldrsb.w	r3, [r0, #-6]
  *sum += *input_0++ * filter_7;
 801e87c:	eddb 2a07 	vldr	s5, [fp, #28]
  *sum += *input_0++ * filter_3;
 801e880:	eea7 5aa0 	vfma.f32	s10, s15, s1
  *sum += *input_0++ * filter_8;
 801e884:	ed9b 3a08 	vldr	s6, [fp, #32]
 801e888:	ee0b 3a90 	vmov	s23, r3
  *sum += *input_0++ * filter_9;
 801e88c:	eddb 3a09 	vldr	s7, [fp, #36]	; 0x24
 801e890:	4614      	mov	r4, r2
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e892:	edcd 6a07 	vstr	s13, [sp, #28]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e896:	eeb8 cacc 	vcvt.f32.s32	s24, s24
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e89a:	ed8d 6a08 	vstr	s12, [sp, #32]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e89e:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8a2:	f911 3c06 	ldrsb.w	r3, [r1, #-6]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8a6:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_0++ * filter_4;
 801e8aa:	eea7 5a01 	vfma.f32	s10, s14, s2
 801e8ae:	f10e 0e20 	add.w	lr, lr, #32
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8b2:	ee0f 3a90 	vmov	s31, r3
 801e8b6:	f912 3c06 	ldrsb.w	r3, [r2, #-6]
        mac_1row_10col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8ba:	9a01      	ldr	r2, [sp, #4]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8bc:	eef8 baeb 	vcvt.f32.s32	s23, s23
 801e8c0:	ee04 3a10 	vmov	s8, r3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e8c4:	9b02      	ldr	r3, [sp, #8]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8c6:	eef8 faef 	vcvt.f32.s32	s31, s31
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e8ca:	f913 3c06 	ldrsb.w	r3, [r3, #-6]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8ce:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
  *sum += *input_0++ * filter_5;
 801e8d2:	eeac 5a21 	vfma.f32	s10, s24, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e8d6:	ee0e 3a10 	vmov	s28, r3
 801e8da:	f916 3c0e 	ldrsb.w	r3, [r6, #-14]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e8de:	eef8 aaea 	vcvt.f32.s32	s21, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e8e2:	ee07 3a90 	vmov	s15, r3
 801e8e6:	f919 3c0e 	ldrsb.w	r3, [r9, #-14]
 801e8ea:	eeb8 eace 	vcvt.f32.s32	s28, s28
 801e8ee:	ee06 3a90 	vmov	s13, r3
 801e8f2:	f917 3c0e 	ldrsb.w	r3, [r7, #-14]
 801e8f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e8fa:	ee05 3a90 	vmov	s11, r3
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e8fe:	f91c 3c0d 	ldrsb.w	r3, [ip, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e902:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e906:	9309      	str	r3, [sp, #36]	; 0x24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e908:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e90c:	f915 3c05 	ldrsb.w	r3, [r5, #-5]
  *sum += *input_0++ * filter_6;
 801e910:	eeaf 5a02 	vfma.f32	s10, s30, s4
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e914:	eeb8 aaca 	vcvt.f32.s32	s20, s20
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e918:	930a      	str	r3, [sp, #40]	; 0x28
  *sum += *input_0++ * filter_1;
 801e91a:	ee65 5aa4 	vmul.f32	s11, s11, s9
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e91e:	f912 3c05 	ldrsb.w	r3, [r2, #-5]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e922:	eef8 9ae9 	vcvt.f32.s32	s19, s19
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e926:	f910 2c05 	ldrsb.w	r2, [r0, #-5]
 801e92a:	930b      	str	r3, [sp, #44]	; 0x2c
 801e92c:	eee6 5a88 	vfma.f32	s11, s13, s16
 801e930:	ee0b 2a10 	vmov	s22, r2
 801e934:	f911 2c05 	ldrsb.w	r2, [r1, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e938:	9b02      	ldr	r3, [sp, #8]
  *sum += *input_0++ * filter_7;
 801e93a:	eeae 5aa2 	vfma.f32	s10, s29, s5
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e93e:	ee0c 2a90 	vmov	s25, r2
 801e942:	f914 2c05 	ldrsb.w	r2, [r4, #-5]
 801e946:	eeb8 bacb 	vcvt.f32.s32	s22, s22
 801e94a:	ee0d 2a90 	vmov	s27, r2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e94e:	f913 2c05 	ldrsb.w	r2, [r3, #-5]
        mac_1row_10col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e952:	9b01      	ldr	r3, [sp, #4]
  *sum += *input_0++ * filter_2;
 801e954:	eee7 5a80 	vfma.f32	s11, s15, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e958:	ee07 2a10 	vmov	s14, r2
 801e95c:	f916 2c0d 	ldrsb.w	r2, [r6, #-13]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e960:	eef8 daed 	vcvt.f32.s32	s27, s27
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e964:	ee0d 2a10 	vmov	s26, r2
 801e968:	f919 2c0d 	ldrsb.w	r2, [r9, #-13]
 801e96c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801e970:	ee06 2a90 	vmov	s13, r2
 801e974:	f917 2c0d 	ldrsb.w	r2, [r7, #-13]
 801e978:	eeb8 dacd 	vcvt.f32.s32	s26, s26
 801e97c:	ee06 2a10 	vmov	s12, r2
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e980:	f91c 2c0c 	ldrsb.w	r2, [ip, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e984:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e988:	920c      	str	r2, [sp, #48]	; 0x30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e98a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e98e:	f915 2c04 	ldrsb.w	r2, [r5, #-4]
  *sum += *input_0++ * filter_3;
 801e992:	eeee 5a20 	vfma.f32	s11, s28, s1
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e996:	eef8 caec 	vcvt.f32.s32	s25, s25
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e99a:	920d      	str	r2, [sp, #52]	; 0x34
  *sum += *input_0++ * filter_1;
 801e99c:	ee26 6a24 	vmul.f32	s12, s12, s9
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e9a0:	f913 2c04 	ldrsb.w	r2, [r3, #-4]
  *sum += *input_0++ * filter_8;
 801e9a4:	eeaa 5a03 	vfma.f32	s10, s20, s6
 801e9a8:	920e      	str	r2, [sp, #56]	; 0x38
  *sum += *input_0++ * filter_1;
 801e9aa:	eea6 6a88 	vfma.f32	s12, s13, s16
 801e9ae:	f910 2c04 	ldrsb.w	r2, [r0, #-4]
  *sum += *input_0++ * filter_4;
 801e9b2:	eee4 5a01 	vfma.f32	s11, s8, s2
 801e9b6:	920f      	str	r2, [sp, #60]	; 0x3c
 801e9b8:	f911 2c04 	ldrsb.w	r2, [r1, #-4]
 801e9bc:	ee0c 2a10 	vmov	s24, r2
 801e9c0:	f914 2c04 	ldrsb.w	r2, [r4, #-4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e9c4:	f916 1c0c 	ldrsb.w	r1, [r6, #-12]
  *sum += *input_0++ * filter_2;
 801e9c8:	eead 6a00 	vfma.f32	s12, s26, s0
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801e9cc:	4613      	mov	r3, r2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e9ce:	9a02      	ldr	r2, [sp, #8]
 801e9d0:	ee07 1a90 	vmov	s15, r1
 801e9d4:	f917 1c0c 	ldrsb.w	r1, [r7, #-12]
 801e9d8:	f912 2c04 	ldrsb.w	r2, [r2, #-4]
  *sum += *input_0++ * filter_5;
 801e9dc:	eeef 5aa1 	vfma.f32	s11, s31, s3
 801e9e0:	ee06 1a90 	vmov	s13, r1
 801e9e4:	f919 ac0c 	ldrsb.w	sl, [r9, #-12]
 801e9e8:	4610      	mov	r0, r2
        mac_1row_10col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e9ea:	f91c 2c0b 	ldrsb.w	r2, [ip, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e9ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801e9f2:	ee0e aa10 	vmov	s28, sl
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e9f6:	9210      	str	r2, [sp, #64]	; 0x40
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801e9f8:	ee0e 0a90 	vmov	s29, r0
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801e9fc:	f915 2c03 	ldrsb.w	r2, [r5, #-3]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea00:	eeb8 eace 	vcvt.f32.s32	s28, s28
  *sum += *input_0++ * filter_1;
 801ea04:	ee66 6aa4 	vmul.f32	s13, s13, s9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea08:	f917 ac0b 	ldrsb.w	sl, [r7, #-11]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ea0c:	9211      	str	r2, [sp, #68]	; 0x44
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea12:	9a01      	ldr	r2, [sp, #4]
  *sum += *input_0++ * filter_3;
 801ea14:	eea7 6a20 	vfma.f32	s12, s14, s1
  *sum += *input_0++ * filter_1;
 801ea18:	eeee 6a08 	vfma.f32	s13, s28, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea1c:	ee07 aa10 	vmov	s14, sl
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea20:	f912 1c03 	ldrsb.w	r1, [r2, #-3]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea24:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea28:	9a04      	ldr	r2, [sp, #16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea2a:	eeb8 4ac7 	vcvt.f32.s32	s8, s14
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea2e:	9112      	str	r1, [sp, #72]	; 0x48
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea30:	eeb8 cacc 	vcvt.f32.s32	s24, s24
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea34:	f912 1c03 	ldrsb.w	r1, [r2, #-3]
  *sum += *input_0++ * filter_6;
 801ea38:	eeeb 5a82 	vfma.f32	s11, s23, s4
 801ea3c:	9a05      	ldr	r2, [sp, #20]
  *sum += *input_0++ * filter_1;
 801ea3e:	ee24 4a24 	vmul.f32	s8, s8, s9
 801ea42:	9113      	str	r1, [sp, #76]	; 0x4c
  *sum += *input_0++ * filter_2;
 801ea44:	eee7 6a80 	vfma.f32	s13, s15, s0
 801ea48:	f912 1c03 	ldrsb.w	r1, [r2, #-3]
  *sum += *input_0++ * filter_4;
 801ea4c:	eead 6a81 	vfma.f32	s12, s27, s2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea50:	9a02      	ldr	r2, [sp, #8]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ea52:	9114      	str	r1, [sp, #80]	; 0x50
 801ea54:	f914 1c03 	ldrsb.w	r1, [r4, #-3]
  *sum += *input_0++ * filter_7;
 801ea58:	eeea 5aa2 	vfma.f32	s11, s21, s5
 801ea5c:	9115      	str	r1, [sp, #84]	; 0x54
  *sum += *input_0++ * filter_3;
 801ea5e:	eeee 6aa0 	vfma.f32	s13, s29, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea62:	f912 1c03 	ldrsb.w	r1, [r2, #-3]
  *sum += *input_0++ * filter_5;
 801ea66:	eeac 6aa1 	vfma.f32	s12, s25, s3
 801ea6a:	ee0d 1a10 	vmov	s26, r1
 801ea6e:	f916 1c0b 	ldrsb.w	r1, [r6, #-11]
  *sum += *input_0++ * filter_8;
 801ea72:	eee9 5a83 	vfma.f32	s11, s19, s6
 801ea76:	460a      	mov	r2, r1
 801ea78:	f919 1c0b 	ldrsb.w	r1, [r9, #-11]
 801ea7c:	eeb8 dacd 	vcvt.f32.s32	s26, s26
 801ea80:	ee0f 1a10 	vmov	s30, r1
        mac_1row_10col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ea84:	f91c 1c0a 	ldrsb.w	r1, [ip, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea88:	ee07 2a90 	vmov	s15, r2
  *sum += *input_0++ * filter_6;
 801ea8c:	eeab 6a02 	vfma.f32	s12, s22, s4
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ea90:	9116      	str	r1, [sp, #88]	; 0x58
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea92:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ea96:	f915 1c02 	ldrsb.w	r1, [r5, #-2]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ea9a:	eeb8 eae7 	vcvt.f32.s32	s28, s15
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ea9e:	9117      	str	r1, [sp, #92]	; 0x5c
  *sum += *input_0++ * filter_1;
 801eaa0:	eeaf 4a08 	vfma.f32	s8, s30, s16
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eaa4:	9901      	ldr	r1, [sp, #4]
 801eaa6:	f911 1c02 	ldrsb.w	r1, [r1, #-2]
 801eaaa:	9118      	str	r1, [sp, #96]	; 0x60
 801eaac:	9904      	ldr	r1, [sp, #16]
  *sum += *input_0++ * filter_2;
 801eaae:	eeae 4a00 	vfma.f32	s8, s28, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eab2:	f919 ac10 	ldrsb.w	sl, [r9, #-16]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eab6:	f911 0c02 	ldrsb.w	r0, [r1, #-2]
 801eaba:	9905      	ldr	r1, [sp, #20]
 801eabc:	9019      	str	r0, [sp, #100]	; 0x64
 801eabe:	f911 0c02 	ldrsb.w	r0, [r1, #-2]
  *sum += *input_0++ * filter_3;
 801eac2:	eead 4a20 	vfma.f32	s8, s26, s1
 801eac6:	901a      	str	r0, [sp, #104]	; 0x68
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eac8:	f917 0c10 	ldrsb.w	r0, [r7, #-16]
 801eacc:	ee07 0a10 	vmov	s14, r0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ead0:	f917 0c0a 	ldrsb.w	r0, [r7, #-10]
 801ead4:	ee07 0a90 	vmov	s15, r0
        mac_1row_10col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ead8:	f917 0c09 	ldrsb.w	r0, [r7, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eadc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eae0:	ee0f 0a90 	vmov	s31, r0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eae4:	f919 0c0a 	ldrsb.w	r0, [r9, #-10]
 801eae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801eaec:	4602      	mov	r2, r0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eaee:	f919 0c09 	ldrsb.w	r0, [r9, #-9]
 801eaf2:	eef8 faef 	vcvt.f32.s32	s31, s31
      while (col_count_div8--) {
 801eaf6:	45c8      	cmp	r8, r9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eaf8:	4601      	mov	r1, r0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eafa:	f916 0c10 	ldrsb.w	r0, [r6, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eafe:	ee0f 2a10 	vmov	s30, r2
 801eb02:	9a02      	ldr	r2, [sp, #8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb04:	901e      	str	r0, [sp, #120]	; 0x78
  *sum += *input_0++ * filter_1;
 801eb06:	ee27 7a24 	vmul.f32	s14, s14, s9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb0a:	f916 0c0a 	ldrsb.w	r0, [r6, #-10]
 801eb0e:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801eb12:	f912 4c02 	ldrsb.w	r4, [r2, #-2]
 801eb16:	ee6f 4aa4 	vmul.f32	s9, s31, s9
 801eb1a:	4605      	mov	r5, r0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb1c:	9802      	ldr	r0, [sp, #8]
 801eb1e:	ee0f aa90 	vmov	s31, sl
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb22:	941c      	str	r4, [sp, #112]	; 0x70
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb24:	f910 0c08 	ldrsb.w	r0, [r0, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb28:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb2c:	f912 4c01 	ldrsb.w	r4, [r2, #-1]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb30:	eef8 faef 	vcvt.f32.s32	s31, s31
 801eb34:	9021      	str	r0, [sp, #132]	; 0x84
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb36:	9806      	ldr	r0, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb38:	4622      	mov	r2, r4
 801eb3a:	eeaf 7a88 	vfma.f32	s14, s31, s16
 801eb3e:	ee0f 1a90 	vmov	s31, r1
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb42:	f910 4c08 	ldrsb.w	r4, [r0, #-8]
 801eb46:	eeef 7a08 	vfma.f32	s15, s30, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb4a:	eef8 faef 	vcvt.f32.s32	s31, s31
 801eb4e:	f916 ac09 	ldrsb.w	sl, [r6, #-9]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb52:	4621      	mov	r1, r4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb54:	f910 4c02 	ldrsb.w	r4, [r0, #-2]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb58:	9805      	ldr	r0, [sp, #20]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb5a:	941b      	str	r4, [sp, #108]	; 0x6c
 801eb5c:	eeef 4a88 	vfma.f32	s9, s31, s16
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb60:	9c06      	ldr	r4, [sp, #24]
 801eb62:	f914 4c01 	ldrsb.w	r4, [r4, #-1]
 801eb66:	941d      	str	r4, [sp, #116]	; 0x74
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb68:	f910 4c08 	ldrsb.w	r4, [r0, #-8]
 801eb6c:	9420      	str	r4, [sp, #128]	; 0x80
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb6e:	ed9d 8a1e 	vldr	s16, [sp, #120]	; 0x78
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb72:	9805      	ldr	r0, [sp, #20]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb74:	eeb8 fac8 	vcvt.f32.s32	s30, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb78:	ee08 5a10 	vmov	s16, r5
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb7c:	f910 4c01 	ldrsb.w	r4, [r0, #-1]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb80:	eef8 eac8 	vcvt.f32.s32	s29, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb84:	ee08 aa10 	vmov	s16, sl
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb88:	9d04      	ldr	r5, [sp, #16]
  *sum += *input_0++ * filter_2;
 801eb8a:	eeaf 7a00 	vfma.f32	s14, s30, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eb8e:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb92:	4620      	mov	r0, r4
 801eb94:	f915 ac01 	ldrsb.w	sl, [r5, #-1]
 801eb98:	eeee 7a80 	vfma.f32	s15, s29, s0
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eb9c:	f915 4c08 	ldrsb.w	r4, [r5, #-8]
 801eba0:	eee8 4a00 	vfma.f32	s9, s16, s0
 801eba4:	9d01      	ldr	r5, [sp, #4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801eba6:	ee00 2a10 	vmov	s0, r2
 801ebaa:	9a03      	ldr	r2, [sp, #12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ebac:	ed9d 8a21 	vldr	s16, [sp, #132]	; 0x84
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebb0:	ee0f aa90 	vmov	s31, sl
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebb4:	941f      	str	r4, [sp, #124]	; 0x7c
 801ebb6:	f102 0208 	add.w	r2, r2, #8
 801ebba:	f915 4c08 	ldrsb.w	r4, [r5, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ebbe:	eeb8 eac8 	vcvt.f32.s32	s28, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ebc2:	ed9d 8a1c 	vldr	s16, [sp, #112]	; 0x70
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ebc6:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebca:	941e      	str	r4, [sp, #120]	; 0x78
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebcc:	eef8 faef 	vcvt.f32.s32	s31, s31
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ebd0:	9c03      	ldr	r4, [sp, #12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ebd2:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 801ebd6:	9203      	str	r2, [sp, #12]
  *sum += *input_0++ * filter_3;
 801ebd8:	eeae 7a20 	vfma.f32	s14, s28, s1
 801ebdc:	9a01      	ldr	r2, [sp, #4]
 801ebde:	eee0 4a20 	vfma.f32	s9, s0, s1
 801ebe2:	eee8 7a20 	vfma.f32	s15, s16, s1
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebe6:	ee00 3a90 	vmov	s1, r3
 801ebea:	f102 0208 	add.w	r2, r2, #8
 801ebee:	9b06      	ldr	r3, [sp, #24]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebf0:	f915 ac01 	ldrsb.w	sl, [r5, #-1]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ebf4:	eeb8 eae0 	vcvt.f32.s32	s28, s1
 801ebf8:	9201      	str	r2, [sp, #4]
 801ebfa:	f103 0308 	add.w	r3, r3, #8
 801ebfe:	9a04      	ldr	r2, [sp, #16]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec00:	ee0f aa10 	vmov	s30, sl
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec04:	eddd 0a15 	vldr	s1, [sp, #84]	; 0x54
  *sum += *input_0++ * filter_4;
 801ec08:	eeee 6a01 	vfma.f32	s13, s28, s2
 801ec0c:	f102 0208 	add.w	r2, r2, #8
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec10:	f914 ac08 	ldrsb.w	sl, [r4, #-8]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec14:	eeb8 dae0 	vcvt.f32.s32	s26, s1
 801ec18:	9306      	str	r3, [sp, #24]
 801ec1a:	9204      	str	r2, [sp, #16]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec1c:	ee00 1a90 	vmov	s1, r1
 801ec20:	9a05      	ldr	r2, [sp, #20]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec22:	ee0e aa90 	vmov	s29, sl
 801ec26:	9b02      	ldr	r3, [sp, #8]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec28:	eeb8 8ae0 	vcvt.f32.s32	s16, s1
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec2c:	f91c ac10 	ldrsb.w	sl, [ip, #-16]
 801ec30:	f102 0208 	add.w	r2, r2, #8
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec34:	f914 4c01 	ldrsb.w	r4, [r4, #-1]
 801ec38:	f103 0308 	add.w	r3, r3, #8
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec3c:	eddd 0a1b 	vldr	s1, [sp, #108]	; 0x6c
 801ec40:	eea8 7a01 	vfma.f32	s14, s16, s2
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec44:	4625      	mov	r5, r4
 801ec46:	9205      	str	r2, [sp, #20]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec48:	eeb8 0ae0 	vcvt.f32.s32	s0, s1
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec4c:	4654      	mov	r4, sl
 801ec4e:	9302      	str	r3, [sp, #8]
 801ec50:	eead 4a01 	vfma.f32	s8, s26, s2
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec54:	f91c ac09 	ldrsb.w	sl, [ip, #-9]
  *sum += *input_0++ * filter_5;
 801ec58:	eeec 6a21 	vfma.f32	s13, s24, s3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec5c:	eddd 0a1d 	vldr	s1, [sp, #116]	; 0x74
  *sum += *input_0++ * filter_4;
 801ec60:	eee0 7a01 	vfma.f32	s15, s0, s2
 801ec64:	eeb8 facf 	vcvt.f32.s32	s30, s30
 801ec68:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ec6c:	eef8 eaee 	vcvt.f32.s32	s29, s29
 801ec70:	eee0 4a81 	vfma.f32	s9, s1, s2
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec74:	ed9d 1a14 	vldr	s2, [sp, #80]	; 0x50
 801ec78:	eeb8 8ac1 	vcvt.f32.s32	s16, s2
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec7c:	ed9d 1a20 	vldr	s2, [sp, #128]	; 0x80
 801ec80:	eeb8 0ac1 	vcvt.f32.s32	s0, s2
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec84:	ed9d 1a1a 	vldr	s2, [sp, #104]	; 0x68
  *sum += *input_0++ * filter_5;
 801ec88:	eea8 4a21 	vfma.f32	s8, s16, s3
 801ec8c:	ed9d 8a19 	vldr	s16, [sp, #100]	; 0x64
 801ec90:	eef8 0ac1 	vcvt.f32.s32	s1, s2
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ec94:	ee01 0a10 	vmov	s2, r0
 801ec98:	eea0 7a21 	vfma.f32	s14, s0, s3
 801ec9c:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801eca0:	eee0 7aa1 	vfma.f32	s15, s1, s3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eca4:	eddd 0a1f 	vldr	s1, [sp, #124]	; 0x7c
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eca8:	eeb8 0ac8 	vcvt.f32.s32	s0, s16
 801ecac:	ed9d 8a18 	vldr	s16, [sp, #96]	; 0x60
 801ecb0:	eee1 4a21 	vfma.f32	s9, s2, s3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecb4:	eddd 1a0f 	vldr	s3, [sp, #60]	; 0x3c
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecb8:	ed9d 1a13 	vldr	s2, [sp, #76]	; 0x4c
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecbc:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecc0:	eef8 1ae1 	vcvt.f32.s32	s3, s3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecc4:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
  *sum += *input_0++ * filter_6;
 801ecc8:	eea0 7a82 	vfma.f32	s14, s1, s4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801eccc:	eddd 0a1e 	vldr	s1, [sp, #120]	; 0x78
 801ecd0:	eee1 6a82 	vfma.f32	s13, s3, s4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecd4:	eddd 1a0e 	vldr	s3, [sp, #56]	; 0x38
 801ecd8:	eea1 4a02 	vfma.f32	s8, s2, s4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecdc:	ed9d 1a12 	vldr	s2, [sp, #72]	; 0x48
 801ece0:	eee0 7a02 	vfma.f32	s15, s0, s4
 801ece4:	eeef 4a82 	vfma.f32	s9, s31, s4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ece8:	ed9d 2a0b 	vldr	s4, [sp, #44]	; 0x2c
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecec:	eef8 1ae1 	vcvt.f32.s32	s3, s3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecf0:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecf4:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecf8:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801ecfc:	eeb8 0ac8 	vcvt.f32.s32	s0, s16
  *sum += *input_0++ * filter_7;
 801ed00:	eea2 6a22 	vfma.f32	s12, s4, s5
 801ed04:	eee1 6aa2 	vfma.f32	s13, s3, s5
 801ed08:	eea1 4a22 	vfma.f32	s8, s2, s5
 801ed0c:	eea0 7aa2 	vfma.f32	s14, s1, s5
 801ed10:	eee0 7a22 	vfma.f32	s15, s0, s5
  *sum += *input_0++ * filter_9;
 801ed14:	ed9d 0a07 	vldr	s0, [sp, #28]
  *sum += *input_0++ * filter_7;
 801ed18:	eeef 4a22 	vfma.f32	s9, s30, s5
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed1c:	eddd 2a0a 	vldr	s5, [sp, #40]	; 0x28
  *sum += *input_0++ * filter_9;
 801ed20:	eea0 5a23 	vfma.f32	s10, s0, s7
 801ed24:	ed9d 0a08 	vldr	s0, [sp, #32]
 801ed28:	eeb8 1ae2 	vcvt.f32.s32	s2, s5
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed2c:	eddd 2a0d 	vldr	s5, [sp, #52]	; 0x34
 801ed30:	eee0 5a23 	vfma.f32	s11, s0, s7
 801ed34:	eef8 0ae2 	vcvt.f32.s32	s1, s5
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed38:	eddd 2a11 	vldr	s5, [sp, #68]	; 0x44
  *sum += *input_0++ * filter_8;
 801ed3c:	eea1 6a03 	vfma.f32	s12, s2, s6
 801ed40:	eef8 1ae2 	vcvt.f32.s32	s3, s5
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed44:	eddd 2a17 	vldr	s5, [sp, #92]	; 0x5c
 801ed48:	eee0 6a83 	vfma.f32	s13, s1, s6
        mac_1row_10col_fp_IOHW_forint8w(&sum[7], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);

        *out++ = TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801ed4c:	fe88 5a85 	vmaxnm.f32	s10, s17, s10
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed50:	eeb8 2ae2 	vcvt.f32.s32	s4, s5
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed54:	ee02 5a90 	vmov	s5, r5
 801ed58:	eea1 4a83 	vfma.f32	s8, s3, s6
        *out++ = TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801ed5c:	fe85 5a49 	vminnm.f32	s10, s10, s18
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed60:	eef8 2ae2 	vcvt.f32.s32	s5, s5
        *out++ = TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801ed64:	fec8 5aa5 	vmaxnm.f32	s11, s17, s11
 801ed68:	eee2 7a03 	vfma.f32	s15, s4, s6
        *out++ = TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801ed6c:	ed0e 5a0f 	vstr	s10, [lr, #-60]	; 0xffffffc4
 801ed70:	eeae 7a83 	vfma.f32	s14, s29, s6
        *out++ = TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801ed74:	fec5 5ac9 	vminnm.f32	s11, s11, s18
 801ed78:	eee2 4a83 	vfma.f32	s9, s5, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed7c:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
        *out++ = TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801ed80:	ed4e 5a0e 	vstr	s11, [lr, #-56]	; 0xffffffc8
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed84:	eef8 0ac3 	vcvt.f32.s32	s1, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed88:	ed9d 3a0c 	vldr	s6, [sp, #48]	; 0x30
 801ed8c:	eeb8 1ac3 	vcvt.f32.s32	s2, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed90:	ed9d 3a10 	vldr	s6, [sp, #64]	; 0x40
  *sum += *input_0++ * filter_9;
 801ed94:	eea0 6aa3 	vfma.f32	s12, s1, s7
 801ed98:	eef8 1ac3 	vcvt.f32.s32	s3, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801ed9c:	ee03 4a10 	vmov	s6, r4
 801eda0:	eee1 6a23 	vfma.f32	s13, s2, s7
 801eda4:	eeb8 2ac3 	vcvt.f32.s32	s4, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801eda8:	ed9d 3a16 	vldr	s6, [sp, #88]	; 0x58
 801edac:	eea1 4aa3 	vfma.f32	s8, s3, s7
 801edb0:	eef8 2ac3 	vcvt.f32.s32	s5, s6
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801edb4:	ee03 aa10 	vmov	s6, sl
 801edb8:	eea2 7a23 	vfma.f32	s14, s4, s7
        *out++ = TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801edbc:	fe88 6a86 	vmaxnm.f32	s12, s17, s12
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801edc0:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
        *out++ = TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801edc4:	fe86 6a49 	vminnm.f32	s12, s12, s18
 801edc8:	eee2 7aa3 	vfma.f32	s15, s5, s7
        *out++ = TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801edcc:	fec8 6aa6 	vmaxnm.f32	s13, s17, s13
        *out++ = TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801edd0:	ed0e 6a0d 	vstr	s12, [lr, #-52]	; 0xffffffcc
        *out++ = TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801edd4:	fec6 6ac9 	vminnm.f32	s13, s13, s18
 801edd8:	eee3 4a23 	vfma.f32	s9, s6, s7
 801eddc:	ed4e 6a0c 	vstr	s13, [lr, #-48]	; 0xffffffd0
        *out++ = TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801ede0:	fe88 4a84 	vmaxnm.f32	s8, s17, s8
 801ede4:	fe84 4a49 	vminnm.f32	s8, s8, s18
        *out++ = TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801ede8:	fec7 6a28 	vmaxnm.f32	s13, s14, s17
        *out++ = TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801edec:	ed0e 4a0b 	vstr	s8, [lr, #-44]	; 0xffffffd4
        *out++ = TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801edf0:	fec6 6ac9 	vminnm.f32	s13, s13, s18
 801edf4:	ed4e 6a10 	vstr	s13, [lr, #-64]	; 0xffffffc0
        *out++ = TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801edf8:	fe88 7aa7 	vmaxnm.f32	s14, s17, s15
 801edfc:	fe87 7a49 	vminnm.f32	s14, s14, s18
 801ee00:	ed0e 7a0a 	vstr	s14, [lr, #-40]	; 0xffffffd8
        *out++ = TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801ee04:	fec8 7aa4 	vmaxnm.f32	s15, s17, s9
 801ee08:	fec7 7ac9 	vminnm.f32	s15, s15, s18
 801ee0c:	ed4e 7a09 	vstr	s15, [lr, #-36]	; 0xffffffdc
      while (col_count_div8--) {
 801ee10:	f47f acd0 	bne.w	801e7b4 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0xb0>
 801ee14:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 801ee16:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801ee18:	4413      	add	r3, r2
 801ee1a:	934a      	str	r3, [sp, #296]	; 0x128
 801ee1c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801ee1e:	9926      	ldr	r1, [sp, #152]	; 0x98
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=10) {
 801ee20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801ee22:	440a      	add	r2, r1
 801ee24:	330a      	adds	r3, #10
 801ee26:	9222      	str	r2, [sp, #136]	; 0x88
 801ee28:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801ee2a:	9323      	str	r3, [sp, #140]	; 0x8c
 801ee2c:	4293      	cmp	r3, r2
 801ee2e:	f6ff aca2 	blt.w	801e776 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x72>
  for (i_element = 0; i_element < num_elements; i_element++) {
 801ee32:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 801ee34:	eeb0 1a68 	vmov.f32	s2, s17
 801ee38:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801ee3a:	eef0 0a49 	vmov.f32	s1, s18
 801ee3e:	3301      	adds	r3, #1
 801ee40:	4493      	add	fp, r2
 801ee42:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 801ee44:	932a      	str	r3, [sp, #168]	; 0xa8
 801ee46:	429a      	cmp	r2, r3
 801ee48:	f47f ac8d 	bne.w	801e766 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x62>
      }
    }
  }
}
 801ee4c:	b02f      	add	sp, #188	; 0xbc
 801ee4e:	ecbd 8b10 	vpop	{d8-d15}
 801ee52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee56:	bf00      	nop

0801ee58 <pointwise_conv_fp_4row4col_IOHW_int8weight>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801ee58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee5c:	ed2d 8b10 	vpush	{d8-d15}
 801ee60:	b0ad      	sub	sp, #180	; 0xb4
 801ee62:	eeb0 8a40 	vmov.f32	s16, s0
 801ee66:	eef0 8a60 	vmov.f32	s17, s1
 801ee6a:	f8bd 2124 	ldrh.w	r2, [sp, #292]	; 0x124
 801ee6e:	f8bd 1128 	ldrh.w	r1, [sp, #296]	; 0x128
 801ee72:	9325      	str	r3, [sp, #148]	; 0x94
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 801ee74:	fb01 f202 	mul.w	r2, r1, r2
                 float* im2col_data, const uint16_t batches) {
 801ee78:	f8bd 312c 	ldrh.w	r3, [sp, #300]	; 0x12c
 801ee7c:	9029      	str	r0, [sp, #164]	; 0xa4
  const int num_elements = output_height * output_width;
 801ee7e:	9227      	str	r2, [sp, #156]	; 0x9c

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801ee80:	fb03 f202 	mul.w	r2, r3, r2
                 float* im2col_data, const uint16_t batches) {
 801ee84:	9328      	str	r3, [sp, #160]	; 0xa0
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801ee86:	b122      	cbz	r2, 801ee92 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x3a>
 801ee88:	0092      	lsls	r2, r2, #2
 801ee8a:	2100      	movs	r1, #0
 801ee8c:	9848      	ldr	r0, [sp, #288]	; 0x120
 801ee8e:	f009 ff8a 	bl	8028da6 <memset>
    output_data[i_element] = 0;
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801ee92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801ee94:	109b      	asrs	r3, r3, #2
 801ee96:	9324      	str	r3, [sp, #144]	; 0x90
 801ee98:	f000 8577 	beq.w	801f98a <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb32>
      const int8_t* filter_1_int8 = &filter_data[(i_ch_in + 1) * output_depth];
      const int8_t* filter_2_int8 = &filter_data[(i_ch_in + 2) * output_depth];
      const int8_t* filter_3_int8 = &filter_data[(i_ch_in + 3) * output_depth];
      float filter_0, filter_1, filter_2, filter_3;

      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801ee9c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 801ee9e:	9825      	ldr	r0, [sp, #148]	; 0x94
 801eea0:	08ca      	lsrs	r2, r1, #3

      while (col_count_div8--) {
 801eea2:	1e53      	subs	r3, r2, #1
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801eea4:	922a      	str	r2, [sp, #168]	; 0xa8
      while (col_count_div8--) {
 801eea6:	b29b      	uxth	r3, r3
 801eea8:	2800      	cmp	r0, #0
 801eeaa:	f000 8568 	beq.w	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
 801eeae:	2a00      	cmp	r2, #0
 801eeb0:	f000 8565 	beq.w	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
 801eeb4:	00db      	lsls	r3, r3, #3
 801eeb6:	4602      	mov	r2, r0
 801eeb8:	3801      	subs	r0, #1
 801eeba:	2400      	movs	r4, #0
 801eebc:	3308      	adds	r3, #8
 801eebe:	0092      	lsls	r2, r2, #2
 801eec0:	902b      	str	r0, [sp, #172]	; 0xac
 801eec2:	468c      	mov	ip, r1
 801eec4:	931c      	str	r3, [sp, #112]	; 0x70
 801eec6:	f020 0303 	bic.w	r3, r0, #3
 801eeca:	921e      	str	r2, [sp, #120]	; 0x78
 801eecc:	9326      	str	r3, [sp, #152]	; 0x98
 801eece:	9b48      	ldr	r3, [sp, #288]	; 0x120
 801eed0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801eed2:	3320      	adds	r3, #32
 801eed4:	941d      	str	r4, [sp, #116]	; 0x74
 801eed6:	4617      	mov	r7, r2
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801eed8:	9420      	str	r4, [sp, #128]	; 0x80
 801eeda:	9317      	str	r3, [sp, #92]	; 0x5c
 801eedc:	008b      	lsls	r3, r1, #2
 801eede:	931f      	str	r3, [sp, #124]	; 0x7c
 801eee0:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801eee2:	981f      	ldr	r0, [sp, #124]	; 0x7c
 801eee4:	3308      	adds	r3, #8
 801eee6:	9322      	str	r3, [sp, #136]	; 0x88
 801eee8:	4613      	mov	r3, r2
 801eeea:	3310      	adds	r3, #16
 801eeec:	9323      	str	r3, [sp, #140]	; 0x8c
 801eeee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801eef0:	4666      	mov	r6, ip
 801eef2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801eef4:	181c      	adds	r4, r3, r0
 801eef6:	991d      	ldr	r1, [sp, #116]	; 0x74
 801eef8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801eefa:	eb07 0902 	add.w	r9, r7, r2
 801eefe:	941a      	str	r4, [sp, #104]	; 0x68
 801ef00:	440b      	add	r3, r1
 801ef02:	4601      	mov	r1, r0
 801ef04:	1820      	adds	r0, r4, r0
 801ef06:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 801ef08:	eb09 0802 	add.w	r8, r9, r2
 801ef0c:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
 801ef10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ef14:	9019      	str	r0, [sp, #100]	; 0x64
 801ef16:	4644      	mov	r4, r8
 801ef18:	464d      	mov	r5, r9
 801ef1a:	931b      	str	r3, [sp, #108]	; 0x6c
 801ef1c:	eb08 0302 	add.w	r3, r8, r2
 801ef20:	1842      	adds	r2, r0, r1
 801ef22:	4639      	mov	r1, r7
 801ef24:	4618      	mov	r0, r3
 801ef26:	9321      	str	r3, [sp, #132]	; 0x84
 801ef28:	9218      	str	r2, [sp, #96]	; 0x60
 801ef2a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801ef2c:	eb06 020b 	add.w	r2, r6, fp
                 float* im2col_data, const uint16_t batches) {
 801ef30:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 801ef34:	eb03 090b 	add.w	r9, r3, fp
 801ef38:	18b3      	adds	r3, r6, r2
 801ef3a:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
 801ef3e:	18f7      	adds	r7, r6, r3
 801ef40:	e9dd a818 	ldrd	sl, r8, [sp, #96]	; 0x60
 801ef44:	e9cd 7615 	strd	r7, r6, [sp, #84]	; 0x54
        /* Initialize partial sum (assume bias == NULL) */
        float sum[32] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ef48:	f912 6c08 	ldrsb.w	r6, [r2, #-8]
 801ef4c:	f10b 0b08 	add.w	fp, fp, #8
  *sum += *input_0++ * filter_1;
 801ef50:	ed91 6a01 	vldr	s12, [r1, #4]
 801ef54:	3708      	adds	r7, #8
 801ef56:	ee04 6a90 	vmov	s9, r6
 801ef5a:	f91b 6c10 	ldrsb.w	r6, [fp, #-16]
  *sum += *input_0++ * filter_0;
 801ef5e:	ed91 da00 	vldr	s26, [r1]
 801ef62:	3308      	adds	r3, #8
 801ef64:	ee05 6a90 	vmov	s11, r6
 801ef68:	f913 6c10 	ldrsb.w	r6, [r3, #-16]
  *sum += *input_1++ * filter_1;
 801ef6c:	edd5 6a01 	vldr	s13, [r5, #4]
 801ef70:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 801ef74:	ee03 6a90 	vmov	s7, r6
 801ef78:	f917 6c10 	ldrsb.w	r6, [r7, #-16]
  *sum += *input_1++ * filter_0;
 801ef7c:	edd5 ca00 	vldr	s25, [r5]
 801ef80:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801ef84:	ee04 6a10 	vmov	s8, r6
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ef88:	f912 6c07 	ldrsb.w	r6, [r2, #-7]
  *sum += *input_0++ * filter_2;
 801ef8c:	ed91 ca02 	vldr	s24, [r1, #8]
  *sum += *input_0++ * filter_1;
 801ef90:	ee64 1a86 	vmul.f32	s3, s9, s12
 801ef94:	ee05 6a10 	vmov	s10, r6
 801ef98:	f91b 6c0f 	ldrsb.w	r6, [fp, #-15]
  *sum += *input_2++ * filter_1;
 801ef9c:	ed94 7a01 	vldr	s14, [r4, #4]
  *sum += *input_1++ * filter_1;
 801efa0:	ee24 2aa6 	vmul.f32	s4, s9, s13
 801efa4:	ee0e 6a90 	vmov	s29, r6
 801efa8:	f913 6c0f 	ldrsb.w	r6, [r3, #-15]
  *sum += *input_2++ * filter_0;
 801efac:	ed94 ba00 	vldr	s22, [r4]
  *sum += *input_0++ * filter_1;
 801efb0:	eee5 1a8d 	vfma.f32	s3, s11, s26
 801efb4:	ee0e 6a10 	vmov	s28, r6
 801efb8:	f917 6c0f 	ldrsb.w	r6, [r7, #-15]
  *sum += *input_1++ * filter_2;
 801efbc:	edd5 ba02 	vldr	s23, [r5, #8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801efc0:	eef8 3ae3 	vcvt.f32.s32	s7, s7
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801efc4:	ee0d 6a90 	vmov	s27, r6
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801efc8:	f91b 6c0e 	ldrsb.w	r6, [fp, #-14]
  *sum++ += *input_0++ * filter_3;
 801efcc:	edd1 aa03 	vldr	s21, [r1, #12]
  *sum += *input_2++ * filter_1;
 801efd0:	ee64 2a87 	vmul.f32	s5, s9, s14
 801efd4:	ee0f 6a10 	vmov	s30, r6
 801efd8:	f912 6c06 	ldrsb.w	r6, [r2, #-6]
  *sum += *input_3++ * filter_1;
 801efdc:	edd0 7a01 	vldr	s15, [r0, #4]
  *sum += *input_1++ * filter_1;
 801efe0:	eea5 2aac 	vfma.f32	s4, s11, s25
 801efe4:	9600      	str	r6, [sp, #0]
  *sum += *input_2++ * filter_1;
 801efe6:	eee5 2a8b 	vfma.f32	s5, s11, s22
 801efea:	f913 6c0e 	ldrsb.w	r6, [r3, #-14]
  *sum += *input_3++ * filter_1;
 801efee:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum += *input_3++ * filter_0;
 801eff2:	edd0 9a00 	vldr	s19, [r0]
  *sum += *input_0++ * filter_2;
 801eff6:	eee3 1a8c 	vfma.f32	s3, s7, s24
 801effa:	9601      	str	r6, [sp, #4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801effc:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f000:	f917 6c0e 	ldrsb.w	r6, [r7, #-14]
  *sum += *input_3++ * filter_1;
 801f004:	eee5 4aa9 	vfma.f32	s9, s11, s19
  *sum += *input_2++ * filter_2;
 801f008:	ed94 9a02 	vldr	s18, [r4, #8]
  *sum += *input_1++ * filter_2;
 801f00c:	eea3 2aab 	vfma.f32	s4, s7, s23
 801f010:	ee0f 6a90 	vmov	s31, r6
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f014:	f91b 6c0d 	ldrsb.w	r6, [fp, #-13]
  *sum++ += *input_1++ * filter_3;
 801f018:	ed95 aa03 	vldr	s20, [r5, #12]
  *sum += *input_2++ * filter_2;
 801f01c:	eee3 2a89 	vfma.f32	s5, s7, s18
  *sum++ += *input_2++ * filter_3;
 801f020:	edd4 0a03 	vldr	s1, [r4, #12]
  *sum++ += *input_0++ * filter_3;
 801f024:	eee4 1a2a 	vfma.f32	s3, s8, s21
  *sum += *input_3++ * filter_2;
 801f028:	ed90 0a02 	vldr	s0, [r0, #8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f02c:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
  *sum++ += *input_3++ * filter_3;
 801f030:	ed90 1a03 	vldr	s2, [r0, #12]
 801f034:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f038:	9602      	str	r6, [sp, #8]
  *sum += *input_3++ * filter_2;
 801f03a:	eee3 4a80 	vfma.f32	s9, s7, s0
 801f03e:	f912 6c05 	ldrsb.w	r6, [r2, #-5]
  *sum += *input_0++ * filter_1;
 801f042:	ee25 3a06 	vmul.f32	s6, s10, s12
/* END: For Group Conv */

/* START: For Pointwise Conv */
static inline void assign_sum_to_pointwise_output_4row8col(float* out_0, float* out_1, float* out_2, float* out_3, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f046:	ed5c 5a08 	vldr	s11, [ip, #-32]	; 0xffffffe0
  *sum++ += *input_1++ * filter_3;
 801f04a:	eea4 2a0a 	vfma.f32	s4, s8, s20
 801f04e:	9603      	str	r6, [sp, #12]
  *sum += *input_1++ * filter_1;
 801f050:	ee65 3a26 	vmul.f32	s7, s10, s13
 801f054:	f913 6c0d 	ldrsb.w	r6, [r3, #-13]
  *sum++ += *input_2++ * filter_3;
 801f058:	eee4 2a20 	vfma.f32	s5, s8, s1
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f05c:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
 801f060:	fec1 1ae8 	vminnm.f32	s3, s3, s17
 801f064:	9604      	str	r6, [sp, #16]
 801f066:	ee75 1aa1 	vadd.f32	s3, s11, s3
 801f06a:	f917 6c0d 	ldrsb.w	r6, [r7, #-13]
  *sum++ += *input_3++ * filter_3;
 801f06e:	eee4 4a01 	vfma.f32	s9, s8, s2
  *sum += *input_2++ * filter_1;
 801f072:	ee25 4a07 	vmul.f32	s8, s10, s14
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f076:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
 801f07a:	9605      	str	r6, [sp, #20]
  *sum += *input_3++ * filter_1;
 801f07c:	ee25 5a27 	vmul.f32	s10, s10, s15
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f080:	f91b 6c0c 	ldrsb.w	r6, [fp, #-12]
  *sum += *input_0++ * filter_1;
 801f084:	eeae 3a8d 	vfma.f32	s6, s29, s26
  *sum += *input_1++ * filter_1;
 801f088:	eeee 3aac 	vfma.f32	s7, s29, s25
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f08c:	fe82 2a68 	vminnm.f32	s4, s4, s17
 801f090:	9606      	str	r6, [sp, #24]
  *sum += *input_2++ * filter_1;
 801f092:	eeae 4a8b 	vfma.f32	s8, s29, s22
 801f096:	f912 6c04 	ldrsb.w	r6, [r2, #-4]
  *sum += *input_3++ * filter_1;
 801f09a:	eeae 5aa9 	vfma.f32	s10, s29, s19
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f09e:	eeb8 eace 	vcvt.f32.s32	s28, s28
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f0a2:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0a6:	9607      	str	r6, [sp, #28]
 801f0a8:	fec2 2ae8 	vminnm.f32	s5, s5, s17
 801f0ac:	f913 6c0c 	ldrsb.w	r6, [r3, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0b0:	eef8 daed 	vcvt.f32.s32	s27, s27
  *sum += *input_0++ * filter_2;
 801f0b4:	eeae 3a0c 	vfma.f32	s6, s28, s24
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f0b8:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0bc:	9608      	str	r6, [sp, #32]
  *sum += *input_2++ * filter_2;
 801f0be:	eeae 4a09 	vfma.f32	s8, s28, s18
 801f0c2:	f917 6c0c 	ldrsb.w	r6, [r7, #-12]
  *sum += *input_1++ * filter_2;
 801f0c6:	eeee 3a2b 	vfma.f32	s7, s28, s23
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f0ca:	fec4 4ae8 	vminnm.f32	s9, s9, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0ce:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0d2:	9609      	str	r6, [sp, #36]	; 0x24
  *sum += *input_3++ * filter_2;
 801f0d4:	eeae 5a00 	vfma.f32	s10, s28, s0
        mac_4row_4col_fp_IOHW_forint8w(&sum[16], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0d8:	f91b 6c0b 	ldrsb.w	r6, [fp, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0dc:	eef8 faef 	vcvt.f32.s32	s31, s31
  *sum++ += *input_0++ * filter_3;
 801f0e0:	eead 3aaa 	vfma.f32	s6, s27, s21
 801f0e4:	3208      	adds	r2, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f0e6:	960a      	str	r6, [sp, #40]	; 0x28
 801f0e8:	f10c 0c20 	add.w	ip, ip, #32
 801f0ec:	f912 6c0b 	ldrsb.w	r6, [r2, #-11]
  *sum++ += *input_1++ * filter_3;
 801f0f0:	eeed 3a8a 	vfma.f32	s7, s27, s20
 801f0f4:	f10e 0e20 	add.w	lr, lr, #32
 801f0f8:	f108 0820 	add.w	r8, r8, #32
 801f0fc:	960b      	str	r6, [sp, #44]	; 0x2c
  *sum++ += *input_3++ * filter_3;
 801f0fe:	eead 5a81 	vfma.f32	s10, s27, s2
 801f102:	f913 6c0b 	ldrsb.w	r6, [r3, #-11]
 801f106:	f10a 0a20 	add.w	sl, sl, #32
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f10a:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 801f10e:	fe83 3a68 	vminnm.f32	s6, s6, s17
 801f112:	960c      	str	r6, [sp, #48]	; 0x30
 801f114:	f917 6c0b 	ldrsb.w	r6, [r7, #-11]
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f118:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 801f11c:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 801f120:	960d      	str	r6, [sp, #52]	; 0x34
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f122:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
        mac_4row_4col_fp_IOHW_forint8w(&sum[20], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f126:	f91b 6c0a 	ldrsb.w	r6, [fp, #-10]
 801f12a:	fe85 5a68 	vminnm.f32	s10, s10, s17
 801f12e:	960e      	str	r6, [sp, #56]	; 0x38
 801f130:	f912 6c0a 	ldrsb.w	r6, [r2, #-10]
 801f134:	960f      	str	r6, [sp, #60]	; 0x3c
 801f136:	f913 6c0a 	ldrsb.w	r6, [r3, #-10]
 801f13a:	9610      	str	r6, [sp, #64]	; 0x40
 801f13c:	f917 6c0a 	ldrsb.w	r6, [r7, #-10]
 801f140:	9611      	str	r6, [sp, #68]	; 0x44
        mac_4row_4col_fp_IOHW_forint8w(&sum[24], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f142:	f91b 6c09 	ldrsb.w	r6, [fp, #-9]
      while (col_count_div8--) {
 801f146:	45d9      	cmp	r9, fp
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f148:	9612      	str	r6, [sp, #72]	; 0x48
 801f14a:	f912 6c09 	ldrsb.w	r6, [r2, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f14e:	eddd 5a00 	vldr	s11, [sp]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f152:	9613      	str	r6, [sp, #76]	; 0x4c
 801f154:	f913 6c09 	ldrsb.w	r6, [r3, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f158:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801f15c:	ed9d ea01 	vldr	s28, [sp, #4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f160:	9614      	str	r6, [sp, #80]	; 0x50
 801f162:	f917 6c09 	ldrsb.w	r6, [r7, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f166:	eeb8 eace 	vcvt.f32.s32	s28, s28
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f16a:	ed4c 1a10 	vstr	s3, [ip, #-64]	; 0xffffffc0
  *sum += *input_2++ * filter_2;
 801f16e:	eef0 1a44 	vmov.f32	s3, s8
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f172:	ed5e ea10 	vldr	s29, [lr, #-64]	; 0xffffffc0
  *sum += *input_0++ * filter_1;
 801f176:	ee25 4a86 	vmul.f32	s8, s11, s12
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f17a:	ee3e 2a82 	vadd.f32	s4, s29, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f17e:	eddd ea05 	vldr	s29, [sp, #20]
  *sum += *input_0++ * filter_1;
 801f182:	eeaf 4a0d 	vfma.f32	s8, s30, s26
  *sum++ += *input_2++ * filter_3;
 801f186:	eeed 1aa0 	vfma.f32	s3, s27, s1
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f18a:	ed0e 2a10 	vstr	s4, [lr, #-64]	; 0xffffffc0
 801f18e:	eef8 eaee 	vcvt.f32.s32	s29, s29
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f192:	ed18 2a10 	vldr	s4, [r8, #-64]	; 0xffffffc0
 801f196:	ee72 2a22 	vadd.f32	s5, s4, s5
  *sum += *input_1++ * filter_1;
 801f19a:	ee25 2aa6 	vmul.f32	s4, s11, s13
  *sum += *input_0++ * filter_2;
 801f19e:	eeae 4a0c 	vfma.f32	s8, s28, s24
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f1a2:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f1a6:	ed48 2a10 	vstr	s5, [r8, #-64]	; 0xffffffc0
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f1aa:	fec1 1ae8 	vminnm.f32	s3, s3, s17
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f1ae:	ed5a 2a10 	vldr	s5, [sl, #-64]	; 0xffffffc0
  *sum += *input_1++ * filter_1;
 801f1b2:	eeaf 2a2c 	vfma.f32	s4, s30, s25
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f1b6:	ee72 4aa4 	vadd.f32	s9, s5, s9
  *sum += *input_2++ * filter_1;
 801f1ba:	ee65 2a87 	vmul.f32	s5, s11, s14
  *sum++ += *input_0++ * filter_3;
 801f1be:	eeaf 4aaa 	vfma.f32	s8, s31, s21
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f1c2:	ed4a 4a10 	vstr	s9, [sl, #-64]	; 0xffffffc0
  *sum += *input_3++ * filter_1;
 801f1c6:	ee65 5aa7 	vmul.f32	s11, s11, s15
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f1ca:	ed5c 4a0f 	vldr	s9, [ip, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_1;
 801f1ce:	eeef 2a0b 	vfma.f32	s5, s30, s22
  *sum += *input_1++ * filter_2;
 801f1d2:	eeae 2a2b 	vfma.f32	s4, s28, s23
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f1d6:	ee34 3a83 	vadd.f32	s6, s9, s6
 801f1da:	eddd 4a03 	vldr	s9, [sp, #12]
  *sum += *input_3++ * filter_1;
 801f1de:	eeef 5a29 	vfma.f32	s11, s30, s19
 801f1e2:	eef8 4ae4 	vcvt.f32.s32	s9, s9
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801f1e6:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f1ea:	ed0c 3a0f 	vstr	s6, [ip, #-60]	; 0xffffffc4
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801f1ee:	fe84 4a68 	vminnm.f32	s8, s8, s17
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f1f2:	ed1e 3a0f 	vldr	s6, [lr, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_2;
 801f1f6:	eeee 2a09 	vfma.f32	s5, s28, s18
  *sum++ += *input_1++ * filter_3;
 801f1fa:	eeaf 2a8a 	vfma.f32	s4, s31, s20
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f1fe:	ee73 3a23 	vadd.f32	s7, s6, s7
 801f202:	ed9d 3a02 	vldr	s6, [sp, #8]
  *sum += *input_3++ * filter_2;
 801f206:	eeee 5a00 	vfma.f32	s11, s28, s0
 801f20a:	ed9d ea04 	vldr	s28, [sp, #16]
 801f20e:	eef8 dac3 	vcvt.f32.s32	s27, s6
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f212:	ed4e 3a0f 	vstr	s7, [lr, #-60]	; 0xffffffc4
  *sum += *input_0++ * filter_1;
 801f216:	ee24 3a86 	vmul.f32	s6, s9, s12
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f21a:	ed58 3a0f 	vldr	s7, [r8, #-60]	; 0xffffffc4
  *sum++ += *input_2++ * filter_3;
 801f21e:	eeef 2aa0 	vfma.f32	s5, s31, s1
 801f222:	eeb8 eace 	vcvt.f32.s32	s28, s28
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801f226:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f22a:	ee73 1aa1 	vadd.f32	s3, s7, s3
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801f22e:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_0++ * filter_1;
 801f232:	eead 3a8d 	vfma.f32	s6, s27, s26
  *sum += *input_1++ * filter_1;
 801f236:	ee64 3aa6 	vmul.f32	s7, s9, s13
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f23a:	ed48 1a0f 	vstr	s3, [r8, #-60]	; 0xffffffc4
  *sum++ += *input_3++ * filter_3;
 801f23e:	eeef 5a81 	vfma.f32	s11, s31, s2
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f242:	ed5a 1a0f 	vldr	s3, [sl, #-60]	; 0xffffffc4
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801f246:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
  *sum += *input_1++ * filter_1;
 801f24a:	eeed 3aac 	vfma.f32	s7, s27, s25
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801f24e:	fec2 2ae8 	vminnm.f32	s5, s5, s17
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f252:	ee31 5a85 	vadd.f32	s10, s3, s10
  *sum += *input_0++ * filter_2;
 801f256:	eeae 3a0c 	vfma.f32	s6, s28, s24
  *sum += *input_2++ * filter_1;
 801f25a:	ee64 1a87 	vmul.f32	s3, s9, s14
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f25e:	ed0a 5a0f 	vstr	s10, [sl, #-60]	; 0xffffffc4
  *sum += *input_3++ * filter_1;
 801f262:	ee64 4aa7 	vmul.f32	s9, s9, s15
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801f266:	ed1c 5a0e 	vldr	s10, [ip, #-56]	; 0xffffffc8
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801f26a:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
  *sum += *input_2++ * filter_1;
 801f26e:	eeed 1a8b 	vfma.f32	s3, s27, s22
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801f272:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801f276:	ee35 4a04 	vadd.f32	s8, s10, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f27a:	ed9d 5a07 	vldr	s10, [sp, #28]
  *sum += *input_1++ * filter_2;
 801f27e:	eeee 3a2b 	vfma.f32	s7, s28, s23
  *sum++ += *input_0++ * filter_3;
 801f282:	eeae 3aaa 	vfma.f32	s6, s29, s21
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801f286:	ed0c 4a0e 	vstr	s8, [ip, #-56]	; 0xffffffc8
 801f28a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801f28e:	ed1e 4a0e 	vldr	s8, [lr, #-56]	; 0xffffffc8
  *sum += *input_3++ * filter_1;
 801f292:	eeed 4aa9 	vfma.f32	s9, s27, s19
  *sum += *input_2++ * filter_2;
 801f296:	eeee 1a09 	vfma.f32	s3, s28, s18
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801f29a:	ee34 2a02 	vadd.f32	s4, s8, s4
 801f29e:	ed9d 4a06 	vldr	s8, [sp, #24]
  *sum++ += *input_1++ * filter_3;
 801f2a2:	eeee 3a8a 	vfma.f32	s7, s29, s20
 801f2a6:	eef8 dac4 	vcvt.f32.s32	s27, s8
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801f2aa:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801f2ae:	ed0e 2a0e 	vstr	s4, [lr, #-56]	; 0xffffffc8
  *sum += *input_0++ * filter_1;
 801f2b2:	ee25 4a06 	vmul.f32	s8, s10, s12
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801f2b6:	ed18 2a0e 	vldr	s4, [r8, #-56]	; 0xffffffc8
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801f2ba:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_3++ * filter_2;
 801f2be:	eeee 4a00 	vfma.f32	s9, s28, s0
 801f2c2:	ed9d ea08 	vldr	s28, [sp, #32]
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801f2c6:	ee72 2a22 	vadd.f32	s5, s4, s5
  *sum += *input_0++ * filter_1;
 801f2ca:	eead 4a8d 	vfma.f32	s8, s27, s26
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801f2ce:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
  *sum += *input_1++ * filter_1;
 801f2d2:	ee25 2a26 	vmul.f32	s4, s10, s13
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801f2d6:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801f2da:	ed48 2a0e 	vstr	s5, [r8, #-56]	; 0xffffffc8
  *sum++ += *input_2++ * filter_3;
 801f2de:	eeee 1aa0 	vfma.f32	s3, s29, s1
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801f2e2:	ed5a 2a0e 	vldr	s5, [sl, #-56]	; 0xffffffc8
 801f2e6:	eeb8 eace 	vcvt.f32.s32	s28, s28
  *sum += *input_1++ * filter_1;
 801f2ea:	eead 2aac 	vfma.f32	s4, s27, s25
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801f2ee:	ee72 5aa5 	vadd.f32	s11, s5, s11
  *sum += *input_0++ * filter_2;
 801f2f2:	eeae 4a0c 	vfma.f32	s8, s28, s24
  *sum += *input_2++ * filter_1;
 801f2f6:	ee65 2a07 	vmul.f32	s5, s10, s14
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801f2fa:	ed4a 5a0e 	vstr	s11, [sl, #-56]	; 0xffffffc8
  *sum++ += *input_3++ * filter_3;
 801f2fe:	eeee 4a81 	vfma.f32	s9, s29, s2
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801f302:	ed5c 5a0d 	vldr	s11, [ip, #-52]	; 0xffffffcc
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801f306:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
 801f30a:	eddd ea09 	vldr	s29, [sp, #36]	; 0x24
 801f30e:	fec1 1ae8 	vminnm.f32	s3, s3, s17
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801f312:	ee35 3a83 	vadd.f32	s6, s11, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f316:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f31a:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 801f31e:	eeed 2a8b 	vfma.f32	s5, s27, s22
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801f322:	ed0c 3a0d 	vstr	s6, [ip, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_2;
 801f326:	eeae 2a2b 	vfma.f32	s4, s28, s23
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801f32a:	ed1e 3a0d 	vldr	s6, [lr, #-52]	; 0xffffffcc
  *sum += *input_3++ * filter_1;
 801f32e:	ee25 5a27 	vmul.f32	s10, s10, s15
  *sum++ += *input_0++ * filter_3;
 801f332:	eeae 4aaa 	vfma.f32	s8, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801f336:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801f33a:	ee73 3a23 	vadd.f32	s7, s6, s7
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801f33e:	fec4 4ae8 	vminnm.f32	s9, s9, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f342:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801f346:	ed9d 3a0a 	vldr	s6, [sp, #40]	; 0x28
  *sum += *input_3++ * filter_1;
 801f34a:	eead 5aa9 	vfma.f32	s10, s27, s19
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801f34e:	ed4e 3a0d 	vstr	s7, [lr, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_2;
 801f352:	eeee 2a09 	vfma.f32	s5, s28, s18
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801f356:	ed58 3a0d 	vldr	s7, [r8, #-52]	; 0xffffffcc
 801f35a:	eef8 dac3 	vcvt.f32.s32	s27, s6
  *sum++ += *input_1++ * filter_3;
 801f35e:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801f362:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801f366:	ee73 1aa1 	vadd.f32	s3, s7, s3
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801f36a:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *sum += *input_0++ * filter_1;
 801f36e:	ee25 3a86 	vmul.f32	s6, s11, s12
  *sum += *input_3++ * filter_2;
 801f372:	eeae 5a00 	vfma.f32	s10, s28, s0
 801f376:	ed9d ea0c 	vldr	s28, [sp, #48]	; 0x30
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801f37a:	ed48 1a0d 	vstr	s3, [r8, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_1;
 801f37e:	ee65 3aa6 	vmul.f32	s7, s11, s13
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801f382:	ed5a 1a0d 	vldr	s3, [sl, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_1;
 801f386:	eead 3a8d 	vfma.f32	s6, s27, s26
  *sum++ += *input_2++ * filter_3;
 801f38a:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801f38e:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801f392:	ee71 4aa4 	vadd.f32	s9, s3, s9
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801f396:	fe82 2a68 	vminnm.f32	s4, s4, s17
 801f39a:	eeb8 eace 	vcvt.f32.s32	s28, s28
  *sum += *input_1++ * filter_1;
 801f39e:	eeed 3aac 	vfma.f32	s7, s27, s25
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801f3a2:	ed4a 4a0d 	vstr	s9, [sl, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_1;
 801f3a6:	ee65 1a87 	vmul.f32	s3, s11, s14
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801f3aa:	ed5c 4a0c 	vldr	s9, [ip, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_2;
 801f3ae:	eeae 3a0c 	vfma.f32	s6, s28, s24
  *sum += *input_3++ * filter_1;
 801f3b2:	ee65 5aa7 	vmul.f32	s11, s11, s15
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801f3b6:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801f3ba:	ee34 4a84 	vadd.f32	s8, s9, s8
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801f3be:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum++ += *input_3++ * filter_3;
 801f3c2:	eeae 5a81 	vfma.f32	s10, s29, s2
 801f3c6:	eddd ea0d 	vldr	s29, [sp, #52]	; 0x34
  *sum += *input_2++ * filter_1;
 801f3ca:	eeed 1a8b 	vfma.f32	s3, s27, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f3ce:	eddd 4a0f 	vldr	s9, [sp, #60]	; 0x3c
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801f3d2:	ed0c 4a0c 	vstr	s8, [ip, #-48]	; 0xffffffd0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f3d6:	eef8 eaee 	vcvt.f32.s32	s29, s29
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801f3da:	ed1e 4a0c 	vldr	s8, [lr, #-48]	; 0xffffffd0
  *sum += *input_3++ * filter_1;
 801f3de:	eeed 5aa9 	vfma.f32	s11, s27, s19
  *sum += *input_1++ * filter_2;
 801f3e2:	eeee 3a2b 	vfma.f32	s7, s28, s23
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801f3e6:	ee34 2a02 	vadd.f32	s4, s8, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f3ea:	ed9d 4a0e 	vldr	s8, [sp, #56]	; 0x38
  *sum++ += *input_0++ * filter_3;
 801f3ee:	eeae 3aaa 	vfma.f32	s6, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 801f3f2:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
 801f3f6:	fe85 5a68 	vminnm.f32	s10, s10, s17
 801f3fa:	eef8 4ae4 	vcvt.f32.s32	s9, s9
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801f3fe:	ed0e 2a0c 	vstr	s4, [lr, #-48]	; 0xffffffd0
  *sum += *input_2++ * filter_2;
 801f402:	eeee 1a09 	vfma.f32	s3, s28, s18
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801f406:	ed18 2a0c 	vldr	s4, [r8, #-48]	; 0xffffffd0
  *sum += *input_3++ * filter_2;
 801f40a:	eeee 5a00 	vfma.f32	s11, s28, s0
 801f40e:	eef8 dac4 	vcvt.f32.s32	s27, s8
 801f412:	ed9d ea10 	vldr	s28, [sp, #64]	; 0x40
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801f416:	ee72 2a22 	vadd.f32	s5, s4, s5
  *sum += *input_0++ * filter_1;
 801f41a:	ee24 4a86 	vmul.f32	s8, s9, s12
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801f41e:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
  *sum++ += *input_1++ * filter_3;
 801f422:	eeee 3a8a 	vfma.f32	s7, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801f426:	fe83 3a68 	vminnm.f32	s6, s6, s17
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801f42a:	ed48 2a0c 	vstr	s5, [r8, #-48]	; 0xffffffd0
  *sum++ += *input_2++ * filter_3;
 801f42e:	eeee 1aa0 	vfma.f32	s3, s29, s1
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 801f432:	ed5a 2a0c 	vldr	s5, [sl, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 801f436:	eead 4a8d 	vfma.f32	s8, s27, s26
  *sum++ += *input_3++ * filter_3;
 801f43a:	eeee 5a81 	vfma.f32	s11, s29, s2
 801f43e:	eddd ea11 	vldr	s29, [sp, #68]	; 0x44
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 801f442:	ee32 5a85 	vadd.f32	s10, s5, s10
  *sum += *input_1++ * filter_1;
 801f446:	ee24 2aa6 	vmul.f32	s4, s9, s13
 801f44a:	eeb8 eace 	vcvt.f32.s32	s28, s28
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 801f44e:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 801f452:	ed0a 5a0c 	vstr	s10, [sl, #-48]	; 0xffffffd0
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 801f456:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801f45a:	ed1c 5a0b 	vldr	s10, [ip, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_1;
 801f45e:	eead 2aac 	vfma.f32	s4, s27, s25
  *sum += *input_0++ * filter_2;
 801f462:	eeae 4a0c 	vfma.f32	s8, s28, s24
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 801f466:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801f46a:	ee35 3a03 	vadd.f32	s6, s10, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f46e:	ed9d 5a13 	vldr	s10, [sp, #76]	; 0x4c
  *sum += *input_2++ * filter_1;
 801f472:	ee64 2a87 	vmul.f32	s5, s9, s14
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 801f476:	fec1 1ae8 	vminnm.f32	s3, s3, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f47a:	eef8 eaee 	vcvt.f32.s32	s29, s29
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 801f47e:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801f482:	ed0c 3a0b 	vstr	s6, [ip, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_1;
 801f486:	ee64 4aa7 	vmul.f32	s9, s9, s15
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 801f48a:	ed1e 3a0b 	vldr	s6, [lr, #-44]	; 0xffffffd4
  *sum += *input_2++ * filter_1;
 801f48e:	eeed 2a8b 	vfma.f32	s5, s27, s22
  *sum += *input_1++ * filter_2;
 801f492:	eeae 2a2b 	vfma.f32	s4, s28, s23
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 801f496:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 801f49a:	ee73 3a23 	vadd.f32	s7, s6, s7
  *sum++ += *input_0++ * filter_3;
 801f49e:	eeae 4aaa 	vfma.f32	s8, s29, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f4a2:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 801f4a6:	ed4e 3a0b 	vstr	s7, [lr, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_1;
 801f4aa:	eeed 4aa9 	vfma.f32	s9, s27, s19
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 801f4ae:	ed58 3a0b 	vldr	s7, [r8, #-44]	; 0xffffffd4
  *sum += *input_2++ * filter_2;
 801f4b2:	eeee 2a09 	vfma.f32	s5, s28, s18
 801f4b6:	eddd da12 	vldr	s27, [sp, #72]	; 0x48
  *sum += *input_0++ * filter_1;
 801f4ba:	ee25 6a06 	vmul.f32	s12, s10, s12
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 801f4be:	ee73 1aa1 	vadd.f32	s3, s7, s3
 801f4c2:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
 801f4c6:	eef8 daed 	vcvt.f32.s32	s27, s27
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 801f4ca:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
  *sum++ += *input_1++ * filter_3;
 801f4ce:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 801f4d2:	fe84 4a68 	vminnm.f32	s8, s8, s17
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 801f4d6:	ed48 1a0b 	vstr	s3, [r8, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_1;
 801f4da:	ee65 6a26 	vmul.f32	s13, s10, s13
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 801f4de:	ed1a 3a0b 	vldr	s6, [sl, #-44]	; 0xffffffd4
  *sum += *input_0++ * filter_1;
 801f4e2:	eead 6a8d 	vfma.f32	s12, s27, s26
  *sum += *input_2++ * filter_1;
 801f4e6:	ee25 7a07 	vmul.f32	s14, s10, s14
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 801f4ea:	ee73 5a25 	vadd.f32	s11, s6, s11
  *sum += *input_3++ * filter_1;
 801f4ee:	ee65 7a27 	vmul.f32	s15, s10, s15
  *sum += *input_3++ * filter_2;
 801f4f2:	eeee 4a00 	vfma.f32	s9, s28, s0
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 801f4f6:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 801f4fa:	ed4a 5a0b 	vstr	s11, [sl, #-44]	; 0xffffffd4
  *sum++ += *input_2++ * filter_3;
 801f4fe:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 801f502:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 801f506:	eef8 3ae3 	vcvt.f32.s32	s7, s7
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 801f50a:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_1++ * filter_1;
 801f50e:	eeed 6aac 	vfma.f32	s13, s27, s25
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 801f512:	ee33 4a04 	vadd.f32	s8, s6, s8
 801f516:	ee05 6a90 	vmov	s11, r6
  *sum += *input_2++ * filter_1;
 801f51a:	eead 7a8b 	vfma.f32	s14, s27, s22
  *sum += *input_3++ * filter_1;
 801f51e:	eeed 7aa9 	vfma.f32	s15, s27, s19
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 801f522:	ed0c 4a0a 	vstr	s8, [ip, #-40]	; 0xffffffd8
  *sum += *input_0++ * filter_2;
 801f526:	eea3 6a8c 	vfma.f32	s12, s7, s24
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 801f52a:	ed1e 5a0a 	vldr	s10, [lr, #-40]	; 0xffffffd8
  *sum++ += *input_3++ * filter_3;
 801f52e:	eeee 4a81 	vfma.f32	s9, s29, s2
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 801f532:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
 801f536:	fec2 2ae8 	vminnm.f32	s5, s5, s17
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 801f53a:	ee35 2a02 	vadd.f32	s4, s10, s4
 801f53e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
  *sum += *input_1++ * filter_2;
 801f542:	eee3 6aab 	vfma.f32	s13, s7, s23
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 801f546:	ed0e 2a0a 	vstr	s4, [lr, #-40]	; 0xffffffd8
  *sum += *input_2++ * filter_2;
 801f54a:	eea3 7a89 	vfma.f32	s14, s7, s18
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 801f54e:	ed18 5a0a 	vldr	s10, [r8, #-40]	; 0xffffffd8
  *sum += *input_3++ * filter_2;
 801f552:	eee3 7a80 	vfma.f32	s15, s7, s0
  *sum++ += *input_0++ * filter_3;
 801f556:	eea5 6aaa 	vfma.f32	s12, s11, s21
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 801f55a:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 801f55e:	ee75 2a22 	vadd.f32	s5, s10, s5
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 801f562:	fec4 4ae8 	vminnm.f32	s9, s9, s17
  *sum++ += *input_1++ * filter_3;
 801f566:	eee5 6a8a 	vfma.f32	s13, s11, s20
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 801f56a:	ed48 2a0a 	vstr	s5, [r8, #-40]	; 0xffffffd8
  *sum++ += *input_2++ * filter_3;
 801f56e:	eea5 7aa0 	vfma.f32	s14, s11, s1
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 801f572:	ed1a 5a0a 	vldr	s10, [sl, #-40]	; 0xffffffd8
  *sum++ += *input_3++ * filter_3;
 801f576:	eee5 7a81 	vfma.f32	s15, s11, s2
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 801f57a:	fe86 6a08 	vmaxnm.f32	s12, s12, s16
 801f57e:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 801f582:	ee75 4a24 	vadd.f32	s9, s10, s9
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 801f586:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
 801f58a:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 801f58e:	ed4a 4a0a 	vstr	s9, [sl, #-40]	; 0xffffffd8
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 801f592:	fe87 7a08 	vmaxnm.f32	s14, s14, s16
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 801f596:	ed5c 5a09 	vldr	s11, [ip, #-36]	; 0xffffffdc
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 801f59a:	fe87 7a68 	vminnm.f32	s14, s14, s17
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 801f59e:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
 801f5a2:	fec7 7ae8 	vminnm.f32	s15, s15, s17
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 801f5a6:	ee35 6a86 	vadd.f32	s12, s11, s12
 801f5aa:	ed0c 6a09 	vstr	s12, [ip, #-36]	; 0xffffffdc
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 801f5ae:	ed1e 6a09 	vldr	s12, [lr, #-36]	; 0xffffffdc
 801f5b2:	ee76 6a26 	vadd.f32	s13, s12, s13
 801f5b6:	ed4e 6a09 	vstr	s13, [lr, #-36]	; 0xffffffdc
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 801f5ba:	ed58 6a09 	vldr	s13, [r8, #-36]	; 0xffffffdc
 801f5be:	ee36 7a87 	vadd.f32	s14, s13, s14
 801f5c2:	ed08 7a09 	vstr	s14, [r8, #-36]	; 0xffffffdc
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 801f5c6:	ed1a 7a09 	vldr	s14, [sl, #-36]	; 0xffffffdc
 801f5ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 801f5ce:	ed4a 7a09 	vstr	s15, [sl, #-36]	; 0xffffffdc
      while (col_count_div8--) {
 801f5d2:	f47f acb9 	bne.w	801ef48 <pointwise_conv_fp_4row4col_IOHW_int8weight+0xf0>
 801f5d6:	9e16      	ldr	r6, [sp, #88]	; 0x58
 801f5d8:	3110      	adds	r1, #16
 801f5da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f5dc:	3510      	adds	r5, #16
 801f5de:	3410      	adds	r4, #16
 801f5e0:	3010      	adds	r0, #16
 801f5e2:	4433      	add	r3, r6
 801f5e4:	469b      	mov	fp, r3
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801f5e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801f5e8:	428b      	cmp	r3, r1
 801f5ea:	f47f ac9e 	bne.w	801ef2a <pointwise_conv_fp_4row4col_IOHW_int8weight+0xd2>
 801f5ee:	991d      	ldr	r1, [sp, #116]	; 0x74
 801f5f0:	46b4      	mov	ip, r6
 801f5f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801f5f4:	4608      	mov	r0, r1
 801f5f6:	9918      	ldr	r1, [sp, #96]	; 0x60
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801f5f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f5fa:	4410      	add	r0, r2
 801f5fc:	3304      	adds	r3, #4
 801f5fe:	901d      	str	r0, [sp, #116]	; 0x74
 801f600:	981f      	ldr	r0, [sp, #124]	; 0x7c
 801f602:	9320      	str	r3, [sp, #128]	; 0x80
 801f604:	4401      	add	r1, r0
 801f606:	9117      	str	r1, [sp, #92]	; 0x5c
 801f608:	9921      	ldr	r1, [sp, #132]	; 0x84
 801f60a:	4411      	add	r1, r2
 801f60c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801f60e:	ebb2 0fa3 	cmp.w	r2, r3, asr #2
 801f612:	460f      	mov	r7, r1
 801f614:	f73f ac6b 	bgt.w	801eeee <pointwise_conv_fp_4row4col_IOHW_int8weight+0x96>
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;

  while (leftover_elements) {
 801f618:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801f61a:	f013 0303 	ands.w	r3, r3, #3
 801f61e:	9304      	str	r3, [sp, #16]
 801f620:	f000 81ad 	beq.w	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
      const int8_t* filter_3_int8 = &filter_data[(i_ch_in + 3) * output_depth];
      float filter_0, filter_1, filter_2, filter_3;

      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;

      while (col_count_div8--) {
 801f624:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 801f626:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801f628:	3b01      	subs	r3, #1
 801f62a:	9904      	ldr	r1, [sp, #16]
 801f62c:	b29b      	uxth	r3, r3
 801f62e:	1a52      	subs	r2, r2, r1
 801f630:	992b      	ldr	r1, [sp, #172]	; 0xac
 801f632:	00db      	lsls	r3, r3, #3
 801f634:	9828      	ldr	r0, [sp, #160]	; 0xa0
 801f636:	f021 0103 	bic.w	r1, r1, #3
 801f63a:	f103 0a08 	add.w	sl, r3, #8
 801f63e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801f640:	9105      	str	r1, [sp, #20]
 801f642:	4601      	mov	r1, r0
 801f644:	fb02 f303 	mul.w	r3, r2, r3
 801f648:	4680      	mov	r8, r0
 801f64a:	fb02 f101 	mul.w	r1, r2, r1
 801f64e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801f650:	9303      	str	r3, [sp, #12]
 801f652:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f656:	3108      	adds	r1, #8
 801f658:	f8cd a004 	str.w	sl, [sp, #4]
 801f65c:	9302      	str	r3, [sp, #8]
 801f65e:	9b48      	ldr	r3, [sp, #288]	; 0x120
 801f660:	eb03 0981 	add.w	r9, r3, r1, lsl #2
 801f664:	9b05      	ldr	r3, [sp, #20]
 801f666:	9a03      	ldr	r2, [sp, #12]
 801f668:	9d02      	ldr	r5, [sp, #8]
 801f66a:	eb03 0b02 	add.w	fp, r3, r2
 801f66e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801f670:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801f672:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
 801f676:	eb08 0002 	add.w	r0, r8, r2
 801f67a:	9b01      	ldr	r3, [sp, #4]
 801f67c:	f8cd 8000 	str.w	r8, [sp]
 801f680:	eb08 0100 	add.w	r1, r8, r0
 801f684:	eb03 0e02 	add.w	lr, r3, r2
 801f688:	464b      	mov	r3, r9
 801f68a:	eb08 0a01 	add.w	sl, r8, r1
 801f68e:	4654      	mov	r4, sl
        float sum[8] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f690:	f912 6c07 	ldrsb.w	r6, [r2, #-7]
 801f694:	3208      	adds	r2, #8
  *sum += *input_0++ * filter_1;
 801f696:	edd5 7a01 	vldr	s15, [r5, #4]
 801f69a:	3408      	adds	r4, #8
 801f69c:	ee06 6a90 	vmov	s13, r6
 801f6a0:	f910 6c07 	ldrsb.w	r6, [r0, #-7]
  *sum += *input_0++ * filter_0;
 801f6a4:	ed95 2a00 	vldr	s4, [r5]
 801f6a8:	3008      	adds	r0, #8
 801f6aa:	ee03 6a90 	vmov	s7, r6
 801f6ae:	f911 6c07 	ldrsb.w	r6, [r1, #-7]
 801f6b2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum += *input_0++ * filter_2;
 801f6b6:	edd5 2a02 	vldr	s5, [r5, #8]
 801f6ba:	ee0c 6a90 	vmov	s25, r6
 801f6be:	f914 6c0f 	ldrsb.w	r6, [r4, #-15]
 801f6c2:	eef8 3ae3 	vcvt.f32.s32	s7, s7
  *sum += *input_0++ * filter_3;
 801f6c6:	ed95 3a03 	vldr	s6, [r5, #12]
 801f6ca:	ee09 6a10 	vmov	s18, r6
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6ce:	f914 6c0e 	ldrsb.w	r6, [r4, #-14]
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6d2:	f914 cc0a 	ldrsb.w	ip, [r4, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6d6:	eef8 caec 	vcvt.f32.s32	s25, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6da:	ee00 6a10 	vmov	s0, r6
 801f6de:	f911 6c06 	ldrsb.w	r6, [r1, #-6]
  *sum += *input_0++ * filter_1;
 801f6e2:	ee63 3aa7 	vmul.f32	s7, s7, s15
        mac_1row_4col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6e6:	f914 7c09 	ldrsb.w	r7, [r4, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6ea:	ee0c 6a10 	vmov	s24, r6
 801f6ee:	f912 6c0e 	ldrsb.w	r6, [r2, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6f2:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 801f6f6:	3108      	adds	r1, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f6f8:	ee07 6a10 	vmov	s14, r6
 801f6fc:	f910 6c0e 	ldrsb.w	r6, [r0, #-14]
 801f700:	eee6 3a82 	vfma.f32	s7, s13, s4
 801f704:	3320      	adds	r3, #32
 801f706:	ee04 6a10 	vmov	s8, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f70a:	f914 6c0d 	ldrsb.w	r6, [r4, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f70e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f712:	ee00 6a90 	vmov	s1, r6
 801f716:	f911 6c0d 	ldrsb.w	r6, [r1, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f71a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f71e:	ee0b 6a90 	vmov	s23, r6
 801f722:	f912 6c0d 	ldrsb.w	r6, [r2, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f726:	eeb8 cacc 	vcvt.f32.s32	s24, s24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f72a:	ee06 6a10 	vmov	s12, r6
 801f72e:	f910 6c0d 	ldrsb.w	r6, [r0, #-13]
 801f732:	ee24 4a27 	vmul.f32	s8, s8, s15
 801f736:	ee04 6a90 	vmov	s9, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f73a:	f914 6c0c 	ldrsb.w	r6, [r4, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f73e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f742:	ee01 6a10 	vmov	s2, r6
 801f746:	f911 6c0c 	ldrsb.w	r6, [r1, #-12]
 801f74a:	eea7 4a02 	vfma.f32	s8, s14, s4
 801f74e:	ee0e 6a90 	vmov	s29, r6
 801f752:	f912 6c0c 	ldrsb.w	r6, [r2, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f756:	eef8 4ae4 	vcvt.f32.s32	s9, s9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f75a:	ee06 6a90 	vmov	s13, r6
 801f75e:	f910 6c0c 	ldrsb.w	r6, [r0, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f762:	eef8 baeb 	vcvt.f32.s32	s23, s23
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f766:	ee05 6a10 	vmov	s10, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f76a:	f914 6c0b 	ldrsb.w	r6, [r4, #-11]
 801f76e:	ee64 4aa7 	vmul.f32	s9, s9, s15
 801f772:	ee01 6a90 	vmov	s3, r6
 801f776:	f911 6c0b 	ldrsb.w	r6, [r1, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f77a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f77e:	ee0b 6a10 	vmov	s22, r6
 801f782:	f912 6c0b 	ldrsb.w	r6, [r2, #-11]
 801f786:	eee6 4a02 	vfma.f32	s9, s12, s4
 801f78a:	ee07 6a10 	vmov	s14, r6
 801f78e:	f910 6c0b 	ldrsb.w	r6, [r0, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f792:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f796:	ee05 6a90 	vmov	s11, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f79a:	f911 6c0a 	ldrsb.w	r6, [r1, #-10]
 801f79e:	ee25 5a27 	vmul.f32	s10, s10, s15
 801f7a2:	ee0a 6a90 	vmov	s21, r6
 801f7a6:	f912 6c0a 	ldrsb.w	r6, [r2, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7aa:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7ae:	ee0e 6a10 	vmov	s28, r6
 801f7b2:	f910 6c0a 	ldrsb.w	r6, [r0, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7ba:	ee06 6a10 	vmov	s12, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7be:	f911 6c09 	ldrsb.w	r6, [r1, #-9]
 801f7c2:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801f7c6:	ee0a 6a10 	vmov	s20, r6
 801f7ca:	f912 6c09 	ldrsb.w	r6, [r2, #-9]
 801f7ce:	eea6 5a82 	vfma.f32	s10, s13, s4
 801f7d2:	ee0d 6a90 	vmov	s27, r6
 801f7d6:	f910 6c09 	ldrsb.w	r6, [r0, #-9]
 801f7da:	eee7 5a02 	vfma.f32	s11, s14, s4
 801f7de:	ee06 6a90 	vmov	s13, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7e2:	f914 6c10 	ldrsb.w	r6, [r4, #-16]
 801f7e6:	f910 8c10 	ldrsb.w	r8, [r0, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7ea:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}

static inline void assign_sum_to_pointwise_output_1row8col(float* out_0, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f7f2:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f7f6:	ee07 8a10 	vmov	s14, r8
 801f7fa:	f912 8c10 	ldrsb.w	r8, [r2, #-16]
  *sum += *input_0++ * filter_1;
 801f7fe:	ee26 6a27 	vmul.f32	s12, s12, s15
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f802:	ed53 fa0e 	vldr	s31, [r3, #-56]	; 0xffffffc8
 801f806:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801f80a:	ee0d 8a10 	vmov	s26, r8
  *sum += *input_0++ * filter_1;
 801f80e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 801f812:	f911 8c10 	ldrsb.w	r8, [r1, #-16]
 801f816:	eeb8 dacd 	vcvt.f32.s32	s26, s26
      while (col_count_div8--) {
 801f81a:	4572      	cmp	r2, lr
 801f81c:	ee67 7a27 	vmul.f32	s15, s14, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f820:	ee09 8a90 	vmov	s19, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f824:	eeb8 eace 	vcvt.f32.s32	s28, s28
 801f828:	ee07 ca10 	vmov	s14, ip
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f82c:	eef8 daed 	vcvt.f32.s32	s27, s27
 801f830:	eeed 7a02 	vfma.f32	s15, s26, s4
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f834:	ed13 da09 	vldr	s26, [r3, #-36]	; 0xffffffdc
  *sum += *input_0++ * filter_1;
 801f838:	eeae 6a02 	vfma.f32	s12, s28, s4
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f83c:	ed13 ea0c 	vldr	s28, [r3, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 801f840:	eeed 6a82 	vfma.f32	s13, s27, s4
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f844:	ed53 da0b 	vldr	s27, [r3, #-44]	; 0xffffffd4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f848:	eef8 9ae9 	vcvt.f32.s32	s19, s19
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f84c:	ed13 2a0a 	vldr	s4, [r3, #-40]	; 0xffffffd8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f850:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f854:	eeb8 bacb 	vcvt.f32.s32	s22, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f858:	eef8 aaea 	vcvt.f32.s32	s21, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f85c:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  *sum += *input_0++ * filter_2;
 801f860:	eeeb 4aa2 	vfma.f32	s9, s23, s5
 801f864:	eee9 7aa2 	vfma.f32	s15, s19, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f868:	eef8 9ac7 	vcvt.f32.s32	s19, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f86c:	ee07 7a10 	vmov	s14, r7
 801f870:	eeec 3aa2 	vfma.f32	s7, s25, s5
 801f874:	eeac 4a22 	vfma.f32	s8, s24, s5
 801f878:	eeae 5aa2 	vfma.f32	s10, s29, s5
 801f87c:	eeeb 5a22 	vfma.f32	s11, s22, s5
 801f880:	eeaa 6aa2 	vfma.f32	s12, s21, s5
 801f884:	eeea 6a22 	vfma.f32	s13, s20, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f888:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f88c:	eef8 2ac7 	vcvt.f32.s32	s5, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f890:	ee07 6a10 	vmov	s14, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f894:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f898:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f89c:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801f8a0:	eef8 1ae1 	vcvt.f32.s32	s3, s3
  *sum += *input_0++ * filter_3;
 801f8a4:	eee0 4a83 	vfma.f32	s9, s1, s6
 801f8a8:	eee7 7a03 	vfma.f32	s15, s14, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f8ac:	ed13 7a0d 	vldr	s14, [r3, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_3;
 801f8b0:	eee9 3a03 	vfma.f32	s7, s18, s6
 801f8b4:	eea0 4a03 	vfma.f32	s8, s0, s6
 801f8b8:	eea1 5a03 	vfma.f32	s10, s2, s6
 801f8bc:	eee1 5a83 	vfma.f32	s11, s3, s6
 801f8c0:	eea9 6a83 	vfma.f32	s12, s19, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f8c4:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *sum += *input_0++ * filter_3;
 801f8c8:	eee2 6a83 	vfma.f32	s13, s5, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f8cc:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 801f8d0:	ee77 4a24 	vadd.f32	s9, s14, s9
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f8d4:	ed13 7a10 	vldr	s14, [r3, #-64]	; 0xffffffc0
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f8d8:	fec8 3a23 	vmaxnm.f32	s7, s16, s7
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f8dc:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f8e0:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f8e4:	fe84 4a68 	vminnm.f32	s8, s8, s17
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f8e8:	ee3f fa23 	vadd.f32	s30, s30, s7
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f8ec:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f8f0:	ee7f fa84 	vadd.f32	s31, s31, s8
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f8f4:	fe85 5a68 	vminnm.f32	s10, s10, s17
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f8f8:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f8fc:	ee3e ea05 	vadd.f32	s28, s28, s10
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f900:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f904:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f908:	ee7d daa5 	vadd.f32	s27, s27, s11
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f90c:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f910:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f914:	ee32 2a06 	vadd.f32	s4, s4, s12
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f918:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f91c:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f920:	ee3d da26 	vadd.f32	s26, s26, s13
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f924:	fec7 7ae8 	vminnm.f32	s15, s15, s17
 801f928:	ee77 7a27 	vadd.f32	s15, s14, s15
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801f92c:	ed03 fa0f 	vstr	s30, [r3, #-60]	; 0xffffffc4
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801f930:	ed43 fa0e 	vstr	s31, [r3, #-56]	; 0xffffffc8
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801f934:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801f938:	ed03 ea0c 	vstr	s28, [r3, #-48]	; 0xffffffd0
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801f93c:	ed43 da0b 	vstr	s27, [r3, #-44]	; 0xffffffd4
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801f940:	ed03 2a0a 	vstr	s4, [r3, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801f944:	ed03 da09 	vstr	s26, [r3, #-36]	; 0xffffffdc
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801f948:	ed43 7a10 	vstr	s15, [r3, #-64]	; 0xffffffc0
      while (col_count_div8--) {
 801f94c:	f47f aea0 	bne.w	801f690 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x838>
 801f950:	3510      	adds	r5, #16
 801f952:	f8dd 8000 	ldr.w	r8, [sp]
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801f956:	45ab      	cmp	fp, r5
 801f958:	eb08 020a 	add.w	r2, r8, sl
 801f95c:	f47f ae8b 	bne.w	801f676 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x81e>
 801f960:	9b03      	ldr	r3, [sp, #12]
 801f962:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801f964:	4413      	add	r3, r2
 801f966:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801f968:	9303      	str	r3, [sp, #12]
 801f96a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801f96c:	4499      	add	r9, r3
 801f96e:	9b02      	ldr	r3, [sp, #8]
 801f970:	4413      	add	r3, r2
 801f972:	9302      	str	r3, [sp, #8]
  while (leftover_elements) {
 801f974:	9b04      	ldr	r3, [sp, #16]
 801f976:	3b01      	subs	r3, #1
 801f978:	9304      	str	r3, [sp, #16]
 801f97a:	f47f ae73 	bne.w	801f664 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x80c>
    leftover_elements--;
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801f97e:	2000      	movs	r0, #0
 801f980:	b02d      	add	sp, #180	; 0xb4
 801f982:	ecbd 8b10 	vpop	{d8-d15}
 801f986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (leftover_elements) {
 801f98a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801f98c:	2800      	cmp	r0, #0
 801f98e:	d0f6      	beq.n	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801f990:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 801f992:	9925      	ldr	r1, [sp, #148]	; 0x94
 801f994:	08e2      	lsrs	r2, r4, #3
      while (col_count_div8--) {
 801f996:	1e53      	subs	r3, r2, #1
 801f998:	b29b      	uxth	r3, r3
 801f99a:	2900      	cmp	r1, #0
 801f99c:	d0ef      	beq.n	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
 801f99e:	2a00      	cmp	r2, #0
 801f9a0:	d0ed      	beq.n	801f97e <pointwise_conv_fp_4row4col_IOHW_int8weight+0xb26>
 801f9a2:	460a      	mov	r2, r1
 801f9a4:	0089      	lsls	r1, r1, #2
 801f9a6:	9004      	str	r0, [sp, #16]
 801f9a8:	3a01      	subs	r2, #1
 801f9aa:	911e      	str	r1, [sp, #120]	; 0x78
 801f9ac:	00a1      	lsls	r1, r4, #2
 801f9ae:	922b      	str	r2, [sp, #172]	; 0xac
 801f9b0:	911f      	str	r1, [sp, #124]	; 0x7c
 801f9b2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801f9b4:	9946      	ldr	r1, [sp, #280]	; 0x118
 801f9b6:	3210      	adds	r2, #16
 801f9b8:	3108      	adds	r1, #8
 801f9ba:	9223      	str	r2, [sp, #140]	; 0x8c
 801f9bc:	4602      	mov	r2, r0
 801f9be:	9122      	str	r1, [sp, #136]	; 0x88
 801f9c0:	4601      	mov	r1, r0
 801f9c2:	e634      	b.n	801f62e <pointwise_conv_fp_4row4col_IOHW_int8weight+0x7d6>

0801f9c4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_sram, const int8_t* filter_flash, const uint16_t first_k_channel, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801f9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9c8:	ed2d 8b10 	vpush	{d8-d15}
 801f9cc:	b0bb      	sub	sp, #236	; 0xec
 801f9ce:	eeb0 8a40 	vmov.f32	s16, s0
 801f9d2:	eef0 8a60 	vmov.f32	s17, s1
 801f9d6:	f8bd 2164 	ldrh.w	r2, [sp, #356]	; 0x164
 801f9da:	f8bd 1168 	ldrh.w	r1, [sp, #360]	; 0x168
 801f9de:	9337      	str	r3, [sp, #220]	; 0xdc
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 801f9e0:	fb01 f202 	mul.w	r2, r1, r2
                 float* im2col_data, const uint16_t batches) {
 801f9e4:	f8bd 316c 	ldrh.w	r3, [sp, #364]	; 0x16c
 801f9e8:	9039      	str	r0, [sp, #228]	; 0xe4
 801f9ea:	9334      	str	r3, [sp, #208]	; 0xd0
  const int num_elements = output_height * output_width;
 801f9ec:	9238      	str	r2, [sp, #224]	; 0xe0

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801f9ee:	fb03 f202 	mul.w	r2, r3, r2
                 float* im2col_data, const uint16_t batches) {
 801f9f2:	f8bd 3158 	ldrh.w	r3, [sp, #344]	; 0x158
 801f9f6:	9325      	str	r3, [sp, #148]	; 0x94
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801f9f8:	b122      	cbz	r2, 801fa04 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x40>
 801f9fa:	0092      	lsls	r2, r2, #2
 801f9fc:	2100      	movs	r1, #0
 801f9fe:	9858      	ldr	r0, [sp, #352]	; 0x160
 801fa00:	f009 f9d1 	bl	8028da6 <memset>
    output_data[i_element] = 0;
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801fa04:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 801fa06:	109b      	asrs	r3, r3, #2
 801fa08:	9333      	str	r3, [sp, #204]	; 0xcc
 801fa0a:	f000 879a 	beq.w	8020942 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xf7e>
        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row8col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
        out_0 += 8; out_1 += 8; out_2 += 8; out_3 += 8;
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801fa0e:	9925      	ldr	r1, [sp, #148]	; 0x94
 801fa10:	9b34      	ldr	r3, [sp, #208]	; 0xd0
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 801fa12:	08c8      	lsrs	r0, r1, #3
 801fa14:	9f37      	ldr	r7, [sp, #220]	; 0xdc
      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801fa16:	1a5a      	subs	r2, r3, r1
      while (col_count_div8--) {
 801fa18:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 801fa1c:	9021      	str	r0, [sp, #132]	; 0x84
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];

      /* Compute weights in FLASH */
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 801fa1e:	f3c2 04cf 	ubfx	r4, r2, #3, #16
 801fa22:	9217      	str	r2, [sp, #92]	; 0x5c
      while (col_count_div8--) {
 801fa24:	fa1f fc8c 	uxth.w	ip, ip
      while (col_count_div8--) {
 801fa28:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 801fa2c:	9422      	str	r4, [sp, #136]	; 0x88
      while (col_count_div8--) {
 801fa2e:	fa1f fe8e 	uxth.w	lr, lr
 801fa32:	2f00      	cmp	r7, #0
 801fa34:	f000 8785 	beq.w	8020942 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xf7e>
 801fa38:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 801fa3c:	f10c 0001 	add.w	r0, ip, #1
 801fa40:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 801fa42:	461c      	mov	r4, r3
 801fa44:	eb03 0643 	add.w	r6, r3, r3, lsl #1
 801fa48:	f10e 0e08 	add.w	lr, lr, #8
 801fa4c:	f103 0108 	add.w	r1, r3, #8
 801fa50:	0145      	lsls	r5, r0, #5
 801fa52:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
 801fa56:	f103 0904 	add.w	r9, r3, #4
 801fa5a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801fa5e:	2300      	movs	r3, #0
 801fa60:	00b6      	lsls	r6, r6, #2
 801fa62:	f8cd e09c 	str.w	lr, [sp, #156]	; 0x9c
 801fa66:	4696      	mov	lr, r2
 801fa68:	9a58      	ldr	r2, [sp, #352]	; 0x160
 801fa6a:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 801fa6e:	9328      	str	r3, [sp, #160]	; 0xa0
 801fa70:	463b      	mov	r3, r7
 801fa72:	1977      	adds	r7, r6, r5
 801fa74:	1955      	adds	r5, r2, r5
 801fa76:	3620      	adds	r6, #32
 801fa78:	009b      	lsls	r3, r3, #2
 801fa7a:	19d7      	adds	r7, r2, r7
 801fa7c:	951f      	str	r5, [sp, #124]	; 0x7c
 801fa7e:	eb02 0584 	add.w	r5, r2, r4, lsl #2
 801fa82:	4674      	mov	r4, lr
 801fa84:	932a      	str	r3, [sp, #168]	; 0xa8
 801fa86:	951e      	str	r5, [sp, #120]	; 0x78
 801fa88:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 801fa8c:	0123      	lsls	r3, r4, #4
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801fa8e:	2000      	movs	r0, #0
 801fa90:	1996      	adds	r6, r2, r6
 801fa92:	971c      	str	r7, [sp, #112]	; 0x70
 801fa94:	9029      	str	r0, [sp, #164]	; 0xa4
 801fa96:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801fa9a:	9335      	str	r3, [sp, #212]	; 0xd4
 801fa9c:	4617      	mov	r7, r2
 801fa9e:	9b55      	ldr	r3, [sp, #340]	; 0x154
 801faa0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 801faa4:	901a      	str	r0, [sp, #104]	; 0x68
 801faa6:	f028 0003 	bic.w	r0, r8, #3
 801faaa:	3308      	adds	r3, #8
 801faac:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801faae:	9036      	str	r0, [sp, #216]	; 0xd8
 801fab0:	eb07 00c9 	add.w	r0, r7, r9, lsl #3
 801fab4:	9331      	str	r3, [sp, #196]	; 0xc4
 801fab6:	0093      	lsls	r3, r2, #2
 801fab8:	9019      	str	r0, [sp, #100]	; 0x64
 801faba:	4638      	mov	r0, r7
 801fabc:	9324      	str	r3, [sp, #144]	; 0x90
 801fabe:	f10c 0c08 	add.w	ip, ip, #8
 801fac2:	9b54      	ldr	r3, [sp, #336]	; 0x150
 801fac4:	3020      	adds	r0, #32
 801fac6:	9925      	ldr	r1, [sp, #148]	; 0x94
 801fac8:	3308      	adds	r3, #8
 801faca:	901b      	str	r0, [sp, #108]	; 0x6c
      while (col_count_div8--) {
 801facc:	9839      	ldr	r0, [sp, #228]	; 0xe4
 801face:	9330      	str	r3, [sp, #192]	; 0xc0
 801fad0:	008b      	lsls	r3, r1, #2
 801fad2:	f8cd c098 	str.w	ip, [sp, #152]	; 0x98
 801fad6:	4684      	mov	ip, r0
 801fad8:	9323      	str	r3, [sp, #140]	; 0x8c
 801fada:	4603      	mov	r3, r0
 801fadc:	9618      	str	r6, [sp, #96]	; 0x60
 801fade:	3310      	adds	r3, #16
 801fae0:	951d      	str	r5, [sp, #116]	; 0x74
 801fae2:	9332      	str	r3, [sp, #200]	; 0xc8
 801fae4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 801fae6:	4664      	mov	r4, ip
 801fae8:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 801faea:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801faec:	440b      	add	r3, r1
 801faee:	991b      	ldr	r1, [sp, #108]	; 0x6c
 801faf0:	eb0c 0902 	add.w	r9, ip, r2
 801faf4:	3920      	subs	r1, #32
 801faf6:	eb09 0802 	add.w	r8, r9, r2
 801fafa:	464f      	mov	r7, r9
 801fafc:	912f      	str	r1, [sp, #188]	; 0xbc
 801fafe:	991a      	ldr	r1, [sp, #104]	; 0x68
 801fb00:	4646      	mov	r6, r8
 801fb02:	3920      	subs	r1, #32
 801fb04:	912e      	str	r1, [sp, #184]	; 0xb8
 801fb06:	9932      	ldr	r1, [sp, #200]	; 0xc8
 801fb08:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801fb0c:	9320      	str	r3, [sp, #128]	; 0x80
 801fb0e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801fb10:	3b20      	subs	r3, #32
 801fb12:	932d      	str	r3, [sp, #180]	; 0xb4
 801fb14:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801fb16:	3b20      	subs	r3, #32
 801fb18:	932c      	str	r3, [sp, #176]	; 0xb0
 801fb1a:	eb08 0302 	add.w	r3, r8, r2
 801fb1e:	9a31      	ldr	r2, [sp, #196]	; 0xc4
                 float* im2col_data, const uint16_t batches) {
 801fb20:	469e      	mov	lr, r3
 801fb22:	461d      	mov	r5, r3
 801fb24:	9215      	str	r2, [sp, #84]	; 0x54
 801fb26:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 801fb28:	932b      	str	r3, [sp, #172]	; 0xac
 801fb2a:	9216      	str	r2, [sp, #88]	; 0x58
      while (col_count_div8--) {
 801fb2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801fb2e:	2b00      	cmp	r3, #0
 801fb30:	f001 826a 	beq.w	8021008 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1644>
 801fb34:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801fb36:	9816      	ldr	r0, [sp, #88]	; 0x58
 801fb38:	9926      	ldr	r1, [sp, #152]	; 0x98
 801fb3a:	181a      	adds	r2, r3, r0
 801fb3c:	9410      	str	r4, [sp, #64]	; 0x40
 801fb3e:	468c      	mov	ip, r1
 801fb40:	4619      	mov	r1, r3
 801fb42:	4413      	add	r3, r2
 801fb44:	9713      	str	r7, [sp, #76]	; 0x4c
 801fb46:	eb0c 0a00 	add.w	sl, ip, r0
 801fb4a:	1859      	adds	r1, r3, r1
 801fb4c:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 801fb50:	e9dd 9818 	ldrd	r9, r8, [sp, #96]	; 0x60
 801fb54:	e9dd ec1a 	ldrd	lr, ip, [sp, #104]	; 0x68
 801fb58:	e9cd 5611 	strd	r5, r6, [sp, #68]	; 0x44
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fb5c:	f912 4c08 	ldrsb.w	r4, [r2, #-8]
 801fb60:	3008      	adds	r0, #8
  *sum += *input_0++ * filter_1;
 801fb62:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801fb64:	3108      	adds	r1, #8
 801fb66:	ee04 4a90 	vmov	s9, r4
 801fb6a:	f910 4c10 	ldrsb.w	r4, [r0, #-16]
 801fb6e:	ed95 6a01 	vldr	s12, [r5, #4]
 801fb72:	3308      	adds	r3, #8
 801fb74:	ee05 4a90 	vmov	s11, r4
 801fb78:	f913 4c10 	ldrsb.w	r4, [r3, #-16]
 801fb7c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801fb80:	ed95 da00 	vldr	s26, [r5]
 801fb84:	ee03 4a90 	vmov	s7, r4
 801fb88:	f911 4c10 	ldrsb.w	r4, [r1, #-16]
 801fb8c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
  *sum += *input_1++ * filter_1;
 801fb90:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 801fb92:	ee04 4a10 	vmov	s8, r4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fb96:	f912 4c07 	ldrsb.w	r4, [r2, #-7]
  *sum += *input_0++ * filter_1;
 801fb9a:	ee64 1a86 	vmul.f32	s3, s9, s12
  *sum += *input_1++ * filter_1;
 801fb9e:	edd7 6a01 	vldr	s13, [r7, #4]
 801fba2:	ee05 4a10 	vmov	s10, r4
 801fba6:	f910 4c0f 	ldrsb.w	r4, [r0, #-15]
  *sum += *input_0++ * filter_2;
 801fbaa:	ed95 ca02 	vldr	s24, [r5, #8]
  *sum += *input_1++ * filter_1;
 801fbae:	ee24 2aa6 	vmul.f32	s4, s9, s13
 801fbb2:	ee0f 4a90 	vmov	s31, r4
 801fbb6:	f913 4c0f 	ldrsb.w	r4, [r3, #-15]
  *sum++ += *input_0++ * filter_3;
 801fbba:	edd5 aa03 	vldr	s21, [r5, #12]
  *sum += *input_0++ * filter_1;
 801fbbe:	eee5 1a8d 	vfma.f32	s3, s11, s26
  *sum += *input_2++ * filter_1;
 801fbc2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 801fbc4:	ee0f 4a10 	vmov	s30, r4
  *sum += *input_3++ * filter_1;
 801fbc8:	9d11      	ldr	r5, [sp, #68]	; 0x44
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fbca:	eef8 3ae3 	vcvt.f32.s32	s7, s7
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fbce:	f911 4c0f 	ldrsb.w	r4, [r1, #-15]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fbd2:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
  *sum += *input_2++ * filter_1;
 801fbd6:	ed96 7a01 	vldr	s14, [r6, #4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fbda:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
  *sum += *input_3++ * filter_1;
 801fbde:	edd5 7a01 	vldr	s15, [r5, #4]
 801fbe2:	ee0e 4a90 	vmov	s29, r4
  *sum += *input_1++ * filter_0;
 801fbe6:	edd7 ca00 	vldr	s25, [r7]
  *sum += *input_2++ * filter_1;
 801fbea:	ee64 2a87 	vmul.f32	s5, s9, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fbee:	f910 4c0e 	ldrsb.w	r4, [r0, #-14]
  *sum += *input_3++ * filter_1;
 801fbf2:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum += *input_2++ * filter_0;
 801fbf6:	ed96 ba00 	vldr	s22, [r6]
  *sum += *input_1++ * filter_1;
 801fbfa:	eea5 2aac 	vfma.f32	s4, s11, s25
  *sum += *input_3++ * filter_0;
 801fbfe:	edd5 9a00 	vldr	s19, [r5]
 801fc02:	ee0e 4a10 	vmov	s28, r4
 801fc06:	f912 4c06 	ldrsb.w	r4, [r2, #-6]
  *sum += *input_0++ * filter_2;
 801fc0a:	eee3 1a8c 	vfma.f32	s3, s7, s24
  *sum += *input_2++ * filter_1;
 801fc0e:	eee5 2a8b 	vfma.f32	s5, s11, s22
  *sum += *input_1++ * filter_2;
 801fc12:	edd7 ba02 	vldr	s23, [r7, #8]
  *sum += *input_3++ * filter_1;
 801fc16:	eee5 4aa9 	vfma.f32	s9, s11, s19
 801fc1a:	ee05 4a90 	vmov	s11, r4
 801fc1e:	f911 4c0e 	ldrsb.w	r4, [r1, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc22:	eef8 faef 	vcvt.f32.s32	s31, s31
  *sum += *input_2++ * filter_2;
 801fc26:	ed96 9a02 	vldr	s18, [r6, #8]
  *sum += *input_1++ * filter_2;
 801fc2a:	eea3 2aab 	vfma.f32	s4, s7, s23
  *sum++ += *input_1++ * filter_3;
 801fc2e:	ed97 aa03 	vldr	s20, [r7, #12]
  *sum += *input_0++ * filter_1;
 801fc32:	ee25 3a06 	vmul.f32	s6, s10, s12
  *sum++ += *input_2++ * filter_3;
 801fc36:	edd6 0a03 	vldr	s1, [r6, #12]
  *sum++ += *input_0++ * filter_3;
 801fc3a:	eee4 1a2a 	vfma.f32	s3, s8, s21
  *sum += *input_3++ * filter_2;
 801fc3e:	ed95 0a02 	vldr	s0, [r5, #8]
  *sum += *input_2++ * filter_2;
 801fc42:	eee3 2a89 	vfma.f32	s5, s7, s18
  *sum++ += *input_3++ * filter_3;
 801fc46:	ed95 1a03 	vldr	s2, [r5, #12]
  *sum += *input_0++ * filter_1;
 801fc4a:	eeaf 3a8d 	vfma.f32	s6, s31, s26
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc4e:	f913 bc0e 	ldrsb.w	fp, [r3, #-14]
  *sum += *input_3++ * filter_2;
 801fc52:	eee3 4a80 	vfma.f32	s9, s7, s0
 801fc56:	9400      	str	r4, [sp, #0]
  *sum++ += *input_1++ * filter_3;
 801fc58:	eea4 2a0a 	vfma.f32	s4, s8, s20
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc5c:	f910 6c0c 	ldrsb.w	r6, [r0, #-12]
  *sum += *input_1++ * filter_1;
 801fc60:	ee65 3a26 	vmul.f32	s7, s10, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc64:	f910 4c0d 	ldrsb.w	r4, [r0, #-13]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801fc68:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc6c:	9605      	str	r6, [sp, #20]
 801fc6e:	fec1 1ae8 	vminnm.f32	s3, s3, s17
 801fc72:	f913 6c0c 	ldrsb.w	r6, [r3, #-12]
  *sum++ += *input_2++ * filter_3;
 801fc76:	eee4 2a20 	vfma.f32	s5, s8, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc7a:	f912 5c05 	ldrsb.w	r5, [r2, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc7e:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc82:	f912 7c03 	ldrsb.w	r7, [r2, #-3]
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801fc86:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc8a:	9607      	str	r6, [sp, #28]
 801fc8c:	fe82 2a68 	vminnm.f32	s4, s4, s17
 801fc90:	f911 6c0c 	ldrsb.w	r6, [r1, #-12]
  *sum += *input_1++ * filter_1;
 801fc94:	eeef 3aac 	vfma.f32	s7, s31, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fc98:	9401      	str	r4, [sp, #4]
  *sum += *input_0++ * filter_2;
 801fc9a:	eeaf 3a0c 	vfma.f32	s6, s30, s24
 801fc9e:	f911 4c0d 	ldrsb.w	r4, [r1, #-13]
  *sum++ += *input_3++ * filter_3;
 801fca2:	eee4 4a01 	vfma.f32	s9, s8, s2
 801fca6:	9502      	str	r5, [sp, #8]
  *sum += *input_2++ * filter_1;
 801fca8:	ee25 4a07 	vmul.f32	s8, s10, s14
 801fcac:	f913 5c0d 	ldrsb.w	r5, [r3, #-13]
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801fcb0:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcb4:	9608      	str	r6, [sp, #32]
 801fcb6:	fec2 2ae8 	vminnm.f32	s5, s5, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcba:	f910 6c0b 	ldrsb.w	r6, [r0, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcbe:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcc2:	970a      	str	r7, [sp, #40]	; 0x28
  *sum += *input_2++ * filter_1;
 801fcc4:	eeaf 4a8b 	vfma.f32	s8, s31, s22
 801fcc8:	f913 7c0b 	ldrsb.w	r7, [r3, #-11]
  *sum += *input_1++ * filter_2;
 801fccc:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801fcd0:	ed5c da08 	vldr	s27, [ip, #-32]	; 0xffffffe0
  *sum++ += *input_0++ * filter_3;
 801fcd4:	eeae 3aaa 	vfma.f32	s6, s29, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcd8:	9503      	str	r5, [sp, #12]
  *sum += *input_3++ * filter_1;
 801fcda:	ee25 5a27 	vmul.f32	s10, s10, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcde:	f912 5c04 	ldrsb.w	r5, [r2, #-4]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801fce2:	ee7d 1aa1 	vadd.f32	s3, s27, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fce6:	9404      	str	r4, [sp, #16]
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801fce8:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcec:	f911 4c0a 	ldrsb.w	r4, [r1, #-10]
 801fcf0:	fec4 4ae8 	vminnm.f32	s9, s9, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcf4:	9609      	str	r6, [sp, #36]	; 0x24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcf6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fcfa:	f911 6c0b 	ldrsb.w	r6, [r1, #-11]
  *sum += *input_3++ * filter_1;
 801fcfe:	eeaf 5aa9 	vfma.f32	s10, s31, s19
 801fd02:	970b      	str	r7, [sp, #44]	; 0x2c
  *sum += *input_2++ * filter_2;
 801fd04:	eeaf 4a09 	vfma.f32	s8, s30, s18
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd08:	f912 7c02 	ldrsb.w	r7, [r2, #-2]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd0c:	eeb8 eace 	vcvt.f32.s32	s28, s28
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd10:	960c      	str	r6, [sp, #48]	; 0x30
  *sum++ += *input_1++ * filter_3;
 801fd12:	eeee 3a8a 	vfma.f32	s7, s29, s20
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd16:	f910 6c0a 	ldrsb.w	r6, [r0, #-10]
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801fd1a:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 801fd1e:	970d      	str	r7, [sp, #52]	; 0x34
 801fd20:	fe83 3a68 	vminnm.f32	s6, s6, s17
 801fd24:	f913 7c0a 	ldrsb.w	r7, [r3, #-10]
  *sum += *input_3++ * filter_2;
 801fd28:	eeaf 5a00 	vfma.f32	s10, s30, s0
 801fd2c:	940e      	str	r4, [sp, #56]	; 0x38
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd2e:	ee0f ba10 	vmov	s30, fp
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd32:	f910 4c09 	ldrsb.w	r4, [r0, #-9]
  *sum++ += *input_2++ * filter_3;
 801fd36:	eeae 4aa0 	vfma.f32	s8, s29, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd3a:	9506      	str	r5, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd3c:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd40:	f912 5c01 	ldrsb.w	r5, [r2, #-1]
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801fd44:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 801fd48:	f911 ac09 	ldrsb.w	sl, [r1, #-9]
 801fd4c:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 801fd50:	950f      	str	r5, [sp, #60]	; 0x3c
  *sum++ += *input_3++ * filter_3;
 801fd52:	eeae 5a81 	vfma.f32	s10, s29, s2
 801fd56:	f913 5c09 	ldrsb.w	r5, [r3, #-9]
 801fd5a:	ee0d aa90 	vmov	s27, sl
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801fd5e:	ed4c 1a08 	vstr	s3, [ip, #-32]	; 0xffffffe0
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801fd62:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801fd66:	ed5e 1a08 	vldr	s3, [lr, #-32]	; 0xffffffe0
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801fd6a:	fe84 4a68 	vminnm.f32	s8, s8, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd6e:	eddd ea00 	vldr	s29, [sp]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd72:	eef8 daed 	vcvt.f32.s32	s27, s27
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801fd76:	ee31 2a82 	vadd.f32	s4, s3, s4
 801fd7a:	3208      	adds	r2, #8
  *sum += *input_0++ * filter_1;
 801fd7c:	ee65 1a86 	vmul.f32	s3, s11, s12
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801fd80:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fd84:	eef8 eaee 	vcvt.f32.s32	s29, s29
 801fd88:	fe85 5a68 	vminnm.f32	s10, s10, s17
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801fd8c:	ed0e 2a08 	vstr	s4, [lr, #-32]	; 0xffffffe0
 801fd90:	f10c 0c20 	add.w	ip, ip, #32
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801fd94:	ed18 2a08 	vldr	s4, [r8, #-32]	; 0xffffffe0
  *sum += *input_0++ * filter_1;
 801fd98:	eeee 1a0d 	vfma.f32	s3, s28, s26
 801fd9c:	f10e 0e20 	add.w	lr, lr, #32
 801fda0:	f108 0820 	add.w	r8, r8, #32
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801fda4:	ee72 2a22 	vadd.f32	s5, s4, s5
 801fda8:	f109 0920 	add.w	r9, r9, #32
  *sum += *input_1++ * filter_1;
 801fdac:	ee25 2aa6 	vmul.f32	s4, s11, s13
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801fdb0:	ed48 2a10 	vstr	s5, [r8, #-64]	; 0xffffffc0
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801fdb4:	ed59 2a10 	vldr	s5, [r9, #-64]	; 0xffffffc0
  *sum += *input_1++ * filter_1;
 801fdb8:	eeae 2a2c 	vfma.f32	s4, s28, s25
  *sum += *input_0++ * filter_2;
 801fdbc:	eeef 1a0c 	vfma.f32	s3, s30, s24
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801fdc0:	ee72 4aa4 	vadd.f32	s9, s5, s9
  *sum += *input_2++ * filter_1;
 801fdc4:	ee65 2a87 	vmul.f32	s5, s11, s14
  *sum += *input_3++ * filter_1;
 801fdc8:	ee65 5aa7 	vmul.f32	s11, s11, s15
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801fdcc:	ed49 4a10 	vstr	s9, [r9, #-64]	; 0xffffffc0
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801fdd0:	ed5c 4a0f 	vldr	s9, [ip, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_1;
 801fdd4:	eeee 2a0b 	vfma.f32	s5, s28, s22
  *sum += *input_1++ * filter_2;
 801fdd8:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801fddc:	ee34 3a83 	vadd.f32	s6, s9, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fde0:	eddd 4a02 	vldr	s9, [sp, #8]
  *sum++ += *input_0++ * filter_3;
 801fde4:	eeee 1aaa 	vfma.f32	s3, s29, s21
 801fde8:	eef8 4ae4 	vcvt.f32.s32	s9, s9
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801fdec:	ed0c 3a0f 	vstr	s6, [ip, #-60]	; 0xffffffc4
  *sum += *input_3++ * filter_1;
 801fdf0:	eeee 5a29 	vfma.f32	s11, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801fdf4:	ed1e 3a0f 	vldr	s6, [lr, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_2;
 801fdf8:	eeef 2a09 	vfma.f32	s5, s30, s18
  *sum++ += *input_1++ * filter_3;
 801fdfc:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801fe00:	ee73 3a23 	vadd.f32	s7, s6, s7
 801fe04:	ed9d 3a01 	vldr	s6, [sp, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801fe08:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
 801fe0c:	fec1 1ae8 	vminnm.f32	s3, s3, s17
 801fe10:	eeb8 eac3 	vcvt.f32.s32	s28, s6
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801fe14:	ed4e 3a0f 	vstr	s7, [lr, #-60]	; 0xffffffc4
  *sum += *input_0++ * filter_1;
 801fe18:	ee24 3a86 	vmul.f32	s6, s9, s12
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801fe1c:	ed58 3a0f 	vldr	s7, [r8, #-60]	; 0xffffffc4
  *sum += *input_3++ * filter_2;
 801fe20:	eeef 5a00 	vfma.f32	s11, s30, s0
 801fe24:	ed9d fa03 	vldr	s30, [sp, #12]
  *sum++ += *input_2++ * filter_3;
 801fe28:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801fe2c:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801fe30:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
  *sum += *input_0++ * filter_1;
 801fe34:	eeae 3a0d 	vfma.f32	s6, s28, s26
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801fe38:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_1++ * filter_1;
 801fe3c:	ee64 3aa6 	vmul.f32	s7, s9, s13
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801fe40:	ed08 4a0f 	vstr	s8, [r8, #-60]	; 0xffffffc4
 801fe44:	eeb8 facf 	vcvt.f32.s32	s30, s30
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801fe48:	ed19 4a0f 	vldr	s8, [r9, #-60]	; 0xffffffc4
  *sum++ += *input_3++ * filter_3;
 801fe4c:	eeee 5a81 	vfma.f32	s11, s29, s2
  *sum += *input_1++ * filter_1;
 801fe50:	eeee 3a2c 	vfma.f32	s7, s28, s25
 801fe54:	eddd ea04 	vldr	s29, [sp, #16]
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801fe58:	ee34 5a05 	vadd.f32	s10, s8, s10
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801fe5c:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
  *sum += *input_2++ * filter_1;
 801fe60:	ee24 4a87 	vmul.f32	s8, s9, s14
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801fe64:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_3++ * filter_1;
 801fe68:	ee64 4aa7 	vmul.f32	s9, s9, s15
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801fe6c:	ed09 5a0f 	vstr	s10, [r9, #-60]	; 0xffffffc4
  *sum += *input_0++ * filter_2;
 801fe70:	eeaf 3a0c 	vfma.f32	s6, s30, s24
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801fe74:	ed1c 5a0e 	vldr	s10, [ip, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_1;
 801fe78:	eeae 4a0b 	vfma.f32	s8, s28, s22
  *sum += *input_3++ * filter_1;
 801fe7c:	eeee 4a29 	vfma.f32	s9, s28, s19
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801fe80:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801fe84:	ee75 1a21 	vadd.f32	s3, s10, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fe88:	ed9d 5a06 	vldr	s10, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fe8c:	eef8 eaee 	vcvt.f32.s32	s29, s29
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801fe90:	fec5 5ae8 	vminnm.f32	s11, s11, s17
  *sum += *input_1++ * filter_2;
 801fe94:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 801fe98:	ed4c 1a0e 	vstr	s3, [ip, #-56]	; 0xffffffc8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801fe9c:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801fea0:	ed5e 1a0e 	vldr	s3, [lr, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_2;
 801fea4:	eeaf 4a09 	vfma.f32	s8, s30, s18
  *sum += *input_3++ * filter_2;
 801fea8:	eeef 4a00 	vfma.f32	s9, s30, s0
 801feac:	ed9d fa07 	vldr	s30, [sp, #28]
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801feb0:	ee31 2a82 	vadd.f32	s4, s3, s4
 801feb4:	eddd 1a05 	vldr	s3, [sp, #20]
  *sum++ += *input_0++ * filter_3;
 801feb8:	eeae 3aaa 	vfma.f32	s6, s29, s21
 801febc:	eeb8 eae1 	vcvt.f32.s32	s28, s3
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 801fec0:	ed0e 2a0e 	vstr	s4, [lr, #-56]	; 0xffffffc8
  *sum += *input_0++ * filter_1;
 801fec4:	ee65 1a06 	vmul.f32	s3, s10, s12
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801fec8:	ed18 2a0e 	vldr	s4, [r8, #-56]	; 0xffffffc8
  *sum++ += *input_1++ * filter_3;
 801fecc:	eeee 3a8a 	vfma.f32	s7, s29, s20
  *sum++ += *input_2++ * filter_3;
 801fed0:	eeae 4aa0 	vfma.f32	s8, s29, s1
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801fed4:	ee72 2a22 	vadd.f32	s5, s4, s5
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801fed8:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 801fedc:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_0++ * filter_1;
 801fee0:	eeee 1a0d 	vfma.f32	s3, s28, s26
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 801fee4:	ed48 2a0e 	vstr	s5, [r8, #-56]	; 0xffffffc8
  *sum += *input_1++ * filter_1;
 801fee8:	ee25 2a26 	vmul.f32	s4, s10, s13
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801feec:	ed59 2a0e 	vldr	s5, [r9, #-56]	; 0xffffffc8
 801fef0:	eeb8 facf 	vcvt.f32.s32	s30, s30
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801fef4:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 801fef8:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801fefc:	ee72 5aa5 	vadd.f32	s11, s5, s11
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801ff00:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
  *sum += *input_1++ * filter_1;
 801ff04:	eeae 2a2c 	vfma.f32	s4, s28, s25
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801ff08:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *sum += *input_0++ * filter_2;
 801ff0c:	eeef 1a0c 	vfma.f32	s3, s30, s24
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 801ff10:	ed49 5a0e 	vstr	s11, [r9, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_1;
 801ff14:	ee65 2a07 	vmul.f32	s5, s10, s14
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801ff18:	ed5c 5a0d 	vldr	s11, [ip, #-52]	; 0xffffffcc
  *sum++ += *input_3++ * filter_3;
 801ff1c:	eeee 4a81 	vfma.f32	s9, s29, s2
 801ff20:	eddd ea08 	vldr	s29, [sp, #32]
  *sum += *input_3++ * filter_1;
 801ff24:	ee25 5a27 	vmul.f32	s10, s10, s15
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801ff28:	ee35 3a83 	vadd.f32	s6, s11, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ff2c:	eddd 5a0a 	vldr	s11, [sp, #40]	; 0x28
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ff30:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 801ff34:	eeee 2a0b 	vfma.f32	s5, s28, s22
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 801ff38:	ed0c 3a0d 	vstr	s6, [ip, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_2;
 801ff3c:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801ff40:	ed1e 3a0d 	vldr	s6, [lr, #-52]	; 0xffffffcc
  *sum++ += *input_0++ * filter_3;
 801ff44:	eeee 1aaa 	vfma.f32	s3, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801ff48:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 801ff4c:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801ff50:	ee73 3a23 	vadd.f32	s7, s6, s7
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ff54:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 801ff58:	eef8 5ae5 	vcvt.f32.s32	s11, s11
  *sum += *input_3++ * filter_1;
 801ff5c:	eeae 5a29 	vfma.f32	s10, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 801ff60:	ed4e 3a0d 	vstr	s7, [lr, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_2;
 801ff64:	eeef 2a09 	vfma.f32	s5, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801ff68:	ed58 3a0d 	vldr	s7, [r8, #-52]	; 0xffffffcc
 801ff6c:	eeb8 eac3 	vcvt.f32.s32	s28, s6
  *sum++ += *input_1++ * filter_3;
 801ff70:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801ff74:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801ff78:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801ff7c:	fec1 1ae8 	vminnm.f32	s3, s3, s17
  *sum += *input_0++ * filter_1;
 801ff80:	ee25 3a86 	vmul.f32	s6, s11, s12
  *sum += *input_3++ * filter_2;
 801ff84:	eeaf 5a00 	vfma.f32	s10, s30, s0
 801ff88:	ed9d fa0b 	vldr	s30, [sp, #44]	; 0x2c
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 801ff8c:	ed08 4a0d 	vstr	s8, [r8, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_1;
 801ff90:	ee65 3aa6 	vmul.f32	s7, s11, s13
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801ff94:	ed19 4a0d 	vldr	s8, [r9, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_1;
 801ff98:	eeae 3a0d 	vfma.f32	s6, s28, s26
  *sum++ += *input_2++ * filter_3;
 801ff9c:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801ffa0:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801ffa4:	ee74 4a24 	vadd.f32	s9, s8, s9
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801ffa8:	fe82 2a68 	vminnm.f32	s4, s4, s17
 801ffac:	eeb8 facf 	vcvt.f32.s32	s30, s30
  *sum += *input_1++ * filter_1;
 801ffb0:	eeee 3a2c 	vfma.f32	s7, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 801ffb4:	ed49 4a0d 	vstr	s9, [r9, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_1;
 801ffb8:	ee25 4a87 	vmul.f32	s8, s11, s14
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801ffbc:	ed5c 4a0c 	vldr	s9, [ip, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_2;
 801ffc0:	eeaf 3a0c 	vfma.f32	s6, s30, s24
  *sum++ += *input_3++ * filter_3;
 801ffc4:	eeae 5a81 	vfma.f32	s10, s29, s2
 801ffc8:	eddd ea0c 	vldr	s29, [sp, #48]	; 0x30
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801ffcc:	ee74 1aa1 	vadd.f32	s3, s9, s3
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 801ffd0:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
 801ffd4:	fec2 2ae8 	vminnm.f32	s5, s5, s17
 801ffd8:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 801ffdc:	eeae 4a0b 	vfma.f32	s8, s28, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ffe0:	eddd 4a0d 	vldr	s9, [sp, #52]	; 0x34
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801ffe4:	ed4c 1a0c 	vstr	s3, [ip, #-48]	; 0xffffffd0
  *sum += *input_1++ * filter_2;
 801ffe8:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801ffec:	ed5e 1a0c 	vldr	s3, [lr, #-48]	; 0xffffffd0
  *sum += *input_3++ * filter_1;
 801fff0:	ee65 5aa7 	vmul.f32	s11, s11, s15
  *sum++ += *input_0++ * filter_3;
 801fff4:	eeae 3aaa 	vfma.f32	s6, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 801fff8:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 801fffc:	ee31 2a82 	vadd.f32	s4, s3, s4
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 8020000:	fe85 5a68 	vminnm.f32	s10, s10, s17
 8020004:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8020008:	ee01 6a90 	vmov	s3, r6
  *sum += *input_3++ * filter_1;
 802000c:	eeee 5a29 	vfma.f32	s11, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 8020010:	ed0e 2a0c 	vstr	s4, [lr, #-48]	; 0xffffffd0
  *sum += *input_2++ * filter_2;
 8020014:	eeaf 4a09 	vfma.f32	s8, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 8020018:	ed18 2a0c 	vldr	s4, [r8, #-48]	; 0xffffffd0
 802001c:	eeb8 eae1 	vcvt.f32.s32	s28, s3
  *sum++ += *input_1++ * filter_3;
 8020020:	eeee 3a8a 	vfma.f32	s7, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 8020024:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 8020028:	ee72 2a22 	vadd.f32	s5, s4, s5
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 802002c:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_0++ * filter_1;
 8020030:	ee64 1a86 	vmul.f32	s3, s9, s12
  *sum += *input_3++ * filter_2;
 8020034:	eeef 5a00 	vfma.f32	s11, s30, s0
 8020038:	ee0f 7a10 	vmov	s30, r7
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 802003c:	ed48 2a0c 	vstr	s5, [r8, #-48]	; 0xffffffd0
  *sum += *input_1++ * filter_1;
 8020040:	ee24 2aa6 	vmul.f32	s4, s9, s13
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 8020044:	ed59 2a0c 	vldr	s5, [r9, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 8020048:	eeee 1a0d 	vfma.f32	s3, s28, s26
  *sum++ += *input_2++ * filter_3;
 802004c:	eeae 4aa0 	vfma.f32	s8, s29, s1
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020050:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 8020054:	ee32 5a85 	vadd.f32	s10, s5, s10
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020058:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 802005c:	eeb8 facf 	vcvt.f32.s32	s30, s30
  *sum += *input_1++ * filter_1;
 8020060:	eeae 2a2c 	vfma.f32	s4, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 8020064:	ed09 5a0c 	vstr	s10, [r9, #-48]	; 0xffffffd0
  *sum += *input_2++ * filter_1;
 8020068:	ee64 2a87 	vmul.f32	s5, s9, s14
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 802006c:	ed1c 5a0b 	vldr	s10, [ip, #-44]	; 0xffffffd4
  *sum += *input_0++ * filter_2;
 8020070:	eeef 1a0c 	vfma.f32	s3, s30, s24
  *sum++ += *input_3++ * filter_3;
 8020074:	eeee 5a81 	vfma.f32	s11, s29, s2
 8020078:	eddd ea0e 	vldr	s29, [sp, #56]	; 0x38
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 802007c:	ee35 3a03 	vadd.f32	s6, s10, s6
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 8020080:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
 8020084:	fe84 4a68 	vminnm.f32	s8, s8, s17
 8020088:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 802008c:	eeee 2a0b 	vfma.f32	s5, s28, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020090:	ed9d 5a0f 	vldr	s10, [sp, #60]	; 0x3c
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 8020094:	ed0c 3a0b 	vstr	s6, [ip, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_2;
 8020098:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 802009c:	ed1e 3a0b 	vldr	s6, [lr, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_1;
 80200a0:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum++ += *input_0++ * filter_3;
 80200a4:	eeee 1aaa 	vfma.f32	s3, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80200a8:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 80200ac:	ee73 3a23 	vadd.f32	s7, s6, s7
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80200b0:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 80200b4:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
  *sum += *input_3++ * filter_1;
 80200b8:	eeee 4a29 	vfma.f32	s9, s28, s19
 80200bc:	ee0e 4a10 	vmov	s28, r4
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 80200c0:	ed4e 3a0b 	vstr	s7, [lr, #-44]	; 0xffffffd4
  *sum += *input_2++ * filter_2;
 80200c4:	eeef 2a09 	vfma.f32	s5, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 80200c8:	ed58 3a0b 	vldr	s7, [r8, #-44]	; 0xffffffd4
 80200cc:	eeb8 eace 	vcvt.f32.s32	s28, s28
  *sum += *input_0++ * filter_1;
 80200d0:	ee25 6a06 	vmul.f32	s12, s10, s12
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80200d4:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 80200d8:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80200dc:	fec1 1ae8 	vminnm.f32	s3, s3, s17
  *sum++ += *input_1++ * filter_3;
 80200e0:	eeae 2a8a 	vfma.f32	s4, s29, s20
 80200e4:	ee03 5a90 	vmov	s7, r5
  *sum += *input_0++ * filter_1;
 80200e8:	eeae 6a0d 	vfma.f32	s12, s28, s26
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 80200ec:	ed08 4a0b 	vstr	s8, [r8, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_2;
 80200f0:	eeef 4a00 	vfma.f32	s9, s30, s0
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80200f4:	ed19 4a0b 	vldr	s8, [r9, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_1;
 80200f8:	ee65 6a26 	vmul.f32	s13, s10, s13
  *sum++ += *input_2++ * filter_3;
 80200fc:	eeee 2aa0 	vfma.f32	s5, s29, s1
      while (col_count_div8--) {
 8020100:	9c14      	ldr	r4, [sp, #80]	; 0x50
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 8020102:	ee74 5a25 	vadd.f32	s11, s8, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020106:	eef8 3ae3 	vcvt.f32.s32	s7, s7
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 802010a:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
 802010e:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_1++ * filter_1;
 8020112:	eeee 6a2c 	vfma.f32	s13, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 8020116:	ed49 5a0b 	vstr	s11, [r9, #-44]	; 0xffffffd4
  *sum++ += *input_3++ * filter_3;
 802011a:	eeee 4a81 	vfma.f32	s9, s29, s2
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 802011e:	ed5c 5a0a 	vldr	s11, [ip, #-40]	; 0xffffffd8
  *sum += *input_0++ * filter_2;
 8020122:	eea3 6a8c 	vfma.f32	s12, s7, s24
  *sum += *input_2++ * filter_1;
 8020126:	ee25 7a07 	vmul.f32	s14, s10, s14
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 802012a:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 802012e:	ee75 1aa1 	vadd.f32	s3, s11, s3
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020132:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_3++ * filter_1;
 8020136:	ee65 7a27 	vmul.f32	s15, s10, s15
      while (col_count_div8--) {
 802013a:	4284      	cmp	r4, r0
  *sum += *input_2++ * filter_1;
 802013c:	eeae 7a0b 	vfma.f32	s14, s28, s22
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 8020140:	ed4c 1a0a 	vstr	s3, [ip, #-40]	; 0xffffffd8
  *sum += *input_1++ * filter_2;
 8020144:	eee3 6aab 	vfma.f32	s13, s7, s23
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 8020148:	ed5e 5a0a 	vldr	s11, [lr, #-40]	; 0xffffffd8
  *sum++ += *input_0++ * filter_3;
 802014c:	eead 6aaa 	vfma.f32	s12, s27, s21
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 8020150:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 8020154:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 8020158:	ee35 2a82 	vadd.f32	s4, s11, s4
  *sum += *input_3++ * filter_1;
 802015c:	eeee 7a29 	vfma.f32	s15, s28, s19
  *sum += *input_2++ * filter_2;
 8020160:	eea3 7a89 	vfma.f32	s14, s7, s18
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 8020164:	ed0e 2a0a 	vstr	s4, [lr, #-40]	; 0xffffffd8
  *sum++ += *input_1++ * filter_3;
 8020168:	eeed 6a8a 	vfma.f32	s13, s27, s20
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 802016c:	ed58 5a0a 	vldr	s11, [r8, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 8020170:	fe86 6a08 	vmaxnm.f32	s12, s12, s16
 8020174:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020178:	ee75 2aa2 	vadd.f32	s5, s11, s5
  *sum += *input_3++ * filter_2;
 802017c:	eee3 7a80 	vfma.f32	s15, s7, s0
  *sum++ += *input_2++ * filter_3;
 8020180:	eead 7aa0 	vfma.f32	s14, s27, s1
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020184:	ed48 2a0a 	vstr	s5, [r8, #-40]	; 0xffffffd8
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 8020188:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 802018c:	ed59 5a0a 	vldr	s11, [r9, #-40]	; 0xffffffd8
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 8020190:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 8020194:	ee75 4aa4 	vadd.f32	s9, s11, s9
  *sum++ += *input_3++ * filter_3;
 8020198:	eeed 7a81 	vfma.f32	s15, s27, s2
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 802019c:	fe87 7a08 	vmaxnm.f32	s14, s14, s16
 80201a0:	fe87 7a68 	vminnm.f32	s14, s14, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 80201a4:	ed49 4a0a 	vstr	s9, [r9, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 80201a8:	ed5c 5a09 	vldr	s11, [ip, #-36]	; 0xffffffdc
 80201ac:	ee35 6a86 	vadd.f32	s12, s11, s12
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 80201b0:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
 80201b4:	fec7 7ae8 	vminnm.f32	s15, s15, s17
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 80201b8:	ed0c 6a09 	vstr	s12, [ip, #-36]	; 0xffffffdc
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 80201bc:	ed1e 6a09 	vldr	s12, [lr, #-36]	; 0xffffffdc
 80201c0:	ee76 6a26 	vadd.f32	s13, s12, s13
 80201c4:	ed4e 6a09 	vstr	s13, [lr, #-36]	; 0xffffffdc
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 80201c8:	ed58 6a09 	vldr	s13, [r8, #-36]	; 0xffffffdc
 80201cc:	ee36 7a87 	vadd.f32	s14, s13, s14
 80201d0:	ed08 7a09 	vstr	s14, [r8, #-36]	; 0xffffffdc
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 80201d4:	ed19 7a09 	vldr	s14, [r9, #-36]	; 0xffffffdc
 80201d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80201dc:	ed49 7a09 	vstr	s15, [r9, #-36]	; 0xffffffdc
 80201e0:	f47f acbc 	bne.w	801fb5c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x198>
 80201e4:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 80201e8:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80201ec:	e9dd 101e 	ldrd	r1, r0, [sp, #120]	; 0x78
 80201f0:	e9dd a21c 	ldrd	sl, r2, [sp, #112]	; 0x70
      while (col_count_div8--) {
 80201f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80201f6:	2b00      	cmp	r3, #0
 80201f8:	f000 8363 	beq.w	80208c2 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xefe>
 80201fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80201fe:	f102 0e20 	add.w	lr, r2, #32
 8020202:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8020204:	f10a 0b20 	add.w	fp, sl, #32
 8020208:	469c      	mov	ip, r3
 802020a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802020c:	f100 0920 	add.w	r9, r0, #32
 8020210:	f101 0820 	add.w	r8, r1, #32
 8020214:	449c      	add	ip, r3
 8020216:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8020218:	9815      	ldr	r0, [sp, #84]	; 0x54
 802021a:	469a      	mov	sl, r3
 802021c:	eb02 010c 	add.w	r1, r2, ip
 8020220:	465b      	mov	r3, fp
 8020222:	9410      	str	r4, [sp, #64]	; 0x40
 8020224:	4482      	add	sl, r0
 8020226:	440a      	add	r2, r1
 8020228:	9713      	str	r7, [sp, #76]	; 0x4c
 802022a:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 802022e:	e9cd 5611 	strd	r5, r6, [sp, #68]	; 0x44
        /* Initialize partial sum (assume bias == NULL) */
        float sum[32] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020232:	f91c 4c08 	ldrsb.w	r4, [ip, #-8]
 8020236:	3008      	adds	r0, #8
  *sum += *input_0++ * filter_1;
 8020238:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802023a:	3208      	adds	r2, #8
 802023c:	ee04 4a90 	vmov	s9, r4
 8020240:	f910 4c10 	ldrsb.w	r4, [r0, #-16]
 8020244:	ed95 6a01 	vldr	s12, [r5, #4]
 8020248:	3108      	adds	r1, #8
 802024a:	ee05 4a90 	vmov	s11, r4
 802024e:	f911 4c10 	ldrsb.w	r4, [r1, #-16]
 8020252:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 8020256:	ed95 da00 	vldr	s26, [r5]
 802025a:	ee03 4a90 	vmov	s7, r4
 802025e:	f912 4c10 	ldrsb.w	r4, [r2, #-16]
 8020262:	eef8 5ae5 	vcvt.f32.s32	s11, s11
  *sum += *input_1++ * filter_1;
 8020266:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8020268:	ee04 4a10 	vmov	s8, r4
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802026c:	f91c 4c07 	ldrsb.w	r4, [ip, #-7]
  *sum += *input_0++ * filter_1;
 8020270:	ee64 1a86 	vmul.f32	s3, s9, s12
  *sum += *input_1++ * filter_1;
 8020274:	edd7 6a01 	vldr	s13, [r7, #4]
 8020278:	ee05 4a10 	vmov	s10, r4
 802027c:	f910 4c0f 	ldrsb.w	r4, [r0, #-15]
  *sum += *input_0++ * filter_2;
 8020280:	ed95 ca02 	vldr	s24, [r5, #8]
  *sum += *input_1++ * filter_1;
 8020284:	ee24 2aa6 	vmul.f32	s4, s9, s13
 8020288:	ee0f 4a90 	vmov	s31, r4
 802028c:	f911 4c0f 	ldrsb.w	r4, [r1, #-15]
  *sum++ += *input_0++ * filter_3;
 8020290:	edd5 aa03 	vldr	s21, [r5, #12]
  *sum += *input_0++ * filter_1;
 8020294:	eee5 1a8d 	vfma.f32	s3, s11, s26
  *sum += *input_2++ * filter_1;
 8020298:	9e12      	ldr	r6, [sp, #72]	; 0x48
 802029a:	ee0f 4a10 	vmov	s30, r4
  *sum += *input_3++ * filter_1;
 802029e:	9d11      	ldr	r5, [sp, #68]	; 0x44
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202a0:	eef8 3ae3 	vcvt.f32.s32	s7, s7
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202a4:	f912 4c0f 	ldrsb.w	r4, [r2, #-15]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202a8:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
  *sum += *input_2++ * filter_1;
 80202ac:	ed96 7a01 	vldr	s14, [r6, #4]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202b0:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
  *sum += *input_3++ * filter_1;
 80202b4:	edd5 7a01 	vldr	s15, [r5, #4]
 80202b8:	ee0e 4a90 	vmov	s29, r4
  *sum += *input_1++ * filter_0;
 80202bc:	edd7 ca00 	vldr	s25, [r7]
  *sum += *input_2++ * filter_1;
 80202c0:	ee64 2a87 	vmul.f32	s5, s9, s14
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202c4:	f910 4c0e 	ldrsb.w	r4, [r0, #-14]
  *sum += *input_3++ * filter_1;
 80202c8:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum += *input_2++ * filter_0;
 80202cc:	ed96 ba00 	vldr	s22, [r6]
  *sum += *input_1++ * filter_1;
 80202d0:	eea5 2aac 	vfma.f32	s4, s11, s25
  *sum += *input_3++ * filter_0;
 80202d4:	edd5 9a00 	vldr	s19, [r5]
 80202d8:	ee0e 4a10 	vmov	s28, r4
 80202dc:	f91c 4c06 	ldrsb.w	r4, [ip, #-6]
  *sum += *input_0++ * filter_2;
 80202e0:	eee3 1a8c 	vfma.f32	s3, s7, s24
  *sum += *input_2++ * filter_1;
 80202e4:	eee5 2a8b 	vfma.f32	s5, s11, s22
  *sum += *input_1++ * filter_2;
 80202e8:	edd7 ba02 	vldr	s23, [r7, #8]
  *sum += *input_3++ * filter_1;
 80202ec:	eee5 4aa9 	vfma.f32	s9, s11, s19
 80202f0:	ee05 4a90 	vmov	s11, r4
 80202f4:	f912 4c0e 	ldrsb.w	r4, [r2, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80202f8:	eef8 faef 	vcvt.f32.s32	s31, s31
  *sum += *input_2++ * filter_2;
 80202fc:	ed96 9a02 	vldr	s18, [r6, #8]
  *sum += *input_1++ * filter_2;
 8020300:	eea3 2aab 	vfma.f32	s4, s7, s23
  *sum++ += *input_1++ * filter_3;
 8020304:	ed97 aa03 	vldr	s20, [r7, #12]
  *sum += *input_0++ * filter_1;
 8020308:	ee25 3a06 	vmul.f32	s6, s10, s12
  *sum++ += *input_2++ * filter_3;
 802030c:	edd6 0a03 	vldr	s1, [r6, #12]
  *sum++ += *input_0++ * filter_3;
 8020310:	eee4 1a2a 	vfma.f32	s3, s8, s21
  *sum += *input_3++ * filter_2;
 8020314:	ed95 0a02 	vldr	s0, [r5, #8]
  *sum += *input_2++ * filter_2;
 8020318:	eee3 2a89 	vfma.f32	s5, s7, s18
  *sum++ += *input_3++ * filter_3;
 802031c:	ed95 1a03 	vldr	s2, [r5, #12]
  *sum += *input_0++ * filter_1;
 8020320:	eeaf 3a8d 	vfma.f32	s6, s31, s26
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020324:	f911 bc0e 	ldrsb.w	fp, [r1, #-14]
  *sum += *input_3++ * filter_2;
 8020328:	eee3 4a80 	vfma.f32	s9, s7, s0
 802032c:	9400      	str	r4, [sp, #0]
  *sum++ += *input_1++ * filter_3;
 802032e:	eea4 2a0a 	vfma.f32	s4, s8, s20
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020332:	f910 6c0c 	ldrsb.w	r6, [r0, #-12]
  *sum += *input_1++ * filter_1;
 8020336:	ee65 3a26 	vmul.f32	s7, s10, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802033a:	f910 4c0d 	ldrsb.w	r4, [r0, #-13]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 802033e:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020342:	9605      	str	r6, [sp, #20]
 8020344:	fec1 1ae8 	vminnm.f32	s3, s3, s17
 8020348:	f911 6c0c 	ldrsb.w	r6, [r1, #-12]
  *sum++ += *input_2++ * filter_3;
 802034c:	eee4 2a20 	vfma.f32	s5, s8, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020350:	f91c 5c05 	ldrsb.w	r5, [ip, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020354:	eeb8 facf 	vcvt.f32.s32	s30, s30
        mac_4row_4col_fp_IOHW_forint8w(&sum[16], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020358:	f91c 7c03 	ldrsb.w	r7, [ip, #-3]
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 802035c:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020360:	9607      	str	r6, [sp, #28]
 8020362:	fe82 2a68 	vminnm.f32	s4, s4, s17
 8020366:	f912 6c0c 	ldrsb.w	r6, [r2, #-12]
  *sum += *input_1++ * filter_1;
 802036a:	eeef 3aac 	vfma.f32	s7, s31, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802036e:	9401      	str	r4, [sp, #4]
  *sum += *input_0++ * filter_2;
 8020370:	eeaf 3a0c 	vfma.f32	s6, s30, s24
 8020374:	f912 4c0d 	ldrsb.w	r4, [r2, #-13]
  *sum++ += *input_3++ * filter_3;
 8020378:	eee4 4a01 	vfma.f32	s9, s8, s2
 802037c:	9502      	str	r5, [sp, #8]
  *sum += *input_2++ * filter_1;
 802037e:	ee25 4a07 	vmul.f32	s8, s10, s14
 8020382:	f911 5c0d 	ldrsb.w	r5, [r1, #-13]
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020386:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802038a:	9608      	str	r6, [sp, #32]
 802038c:	fec2 2ae8 	vminnm.f32	s5, s5, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020390:	f910 6c0b 	ldrsb.w	r6, [r0, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020394:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020398:	970a      	str	r7, [sp, #40]	; 0x28
  *sum += *input_2++ * filter_1;
 802039a:	eeaf 4a8b 	vfma.f32	s8, s31, s22
 802039e:	f911 7c0b 	ldrsb.w	r7, [r1, #-11]
  *sum += *input_1++ * filter_2;
 80203a2:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 80203a6:	ed59 da08 	vldr	s27, [r9, #-32]	; 0xffffffe0
  *sum++ += *input_0++ * filter_3;
 80203aa:	eeae 3aaa 	vfma.f32	s6, s29, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203ae:	9503      	str	r5, [sp, #12]
  *sum += *input_3++ * filter_1;
 80203b0:	ee25 5a27 	vmul.f32	s10, s10, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203b4:	f91c 5c04 	ldrsb.w	r5, [ip, #-4]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 80203b8:	ee7d 1aa1 	vadd.f32	s3, s27, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203bc:	9404      	str	r4, [sp, #16]
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80203be:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
        mac_4row_4col_fp_IOHW_forint8w(&sum[20], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203c2:	f912 4c0a 	ldrsb.w	r4, [r2, #-10]
 80203c6:	fec4 4ae8 	vminnm.f32	s9, s9, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203ca:	9609      	str	r6, [sp, #36]	; 0x24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203cc:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203d0:	f912 6c0b 	ldrsb.w	r6, [r2, #-11]
  *sum += *input_3++ * filter_1;
 80203d4:	eeaf 5aa9 	vfma.f32	s10, s31, s19
 80203d8:	970b      	str	r7, [sp, #44]	; 0x2c
  *sum += *input_2++ * filter_2;
 80203da:	eeaf 4a09 	vfma.f32	s8, s30, s18
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203de:	f91c 7c02 	ldrsb.w	r7, [ip, #-2]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203e2:	eeb8 eace 	vcvt.f32.s32	s28, s28
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203e6:	960c      	str	r6, [sp, #48]	; 0x30
  *sum++ += *input_1++ * filter_3;
 80203e8:	eeee 3a8a 	vfma.f32	s7, s29, s20
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80203ec:	f910 6c0a 	ldrsb.w	r6, [r0, #-10]
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 80203f0:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 80203f4:	970d      	str	r7, [sp, #52]	; 0x34
 80203f6:	fe83 3a68 	vminnm.f32	s6, s6, s17
 80203fa:	f911 7c0a 	ldrsb.w	r7, [r1, #-10]
  *sum += *input_3++ * filter_2;
 80203fe:	eeaf 5a00 	vfma.f32	s10, s30, s0
 8020402:	940e      	str	r4, [sp, #56]	; 0x38
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020404:	ee0f ba10 	vmov	s30, fp
        mac_4row_4col_fp_IOHW_forint8w(&sum[24], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020408:	f910 4c09 	ldrsb.w	r4, [r0, #-9]
  *sum++ += *input_2++ * filter_3;
 802040c:	eeae 4aa0 	vfma.f32	s8, s29, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020410:	9506      	str	r5, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020412:	eeb8 facf 	vcvt.f32.s32	s30, s30
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020416:	f91c 5c01 	ldrsb.w	r5, [ip, #-1]
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 802041a:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 802041e:	f912 ac09 	ldrsb.w	sl, [r2, #-9]
 8020422:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 8020426:	950f      	str	r5, [sp, #60]	; 0x3c
  *sum++ += *input_3++ * filter_3;
 8020428:	eeae 5a81 	vfma.f32	s10, s29, s2
 802042c:	f911 5c09 	ldrsb.w	r5, [r1, #-9]
 8020430:	ee0d aa90 	vmov	s27, sl
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020434:	ed49 1a08 	vstr	s3, [r9, #-32]	; 0xffffffe0
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020438:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 802043c:	ed58 1a08 	vldr	s3, [r8, #-32]	; 0xffffffe0
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020440:	fe84 4a68 	vminnm.f32	s8, s8, s17
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020444:	eddd ea00 	vldr	s29, [sp]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020448:	eef8 daed 	vcvt.f32.s32	s27, s27
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 802044c:	ee31 2a82 	vadd.f32	s4, s3, s4
 8020450:	f10c 0c08 	add.w	ip, ip, #8
  *sum += *input_0++ * filter_1;
 8020454:	ee65 1a86 	vmul.f32	s3, s11, s12
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020458:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802045c:	eef8 eaee 	vcvt.f32.s32	s29, s29
 8020460:	fe85 5a68 	vminnm.f32	s10, s10, s17
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020464:	ed08 2a08 	vstr	s4, [r8, #-32]	; 0xffffffe0
 8020468:	f109 0920 	add.w	r9, r9, #32
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 802046c:	ed1e 2a08 	vldr	s4, [lr, #-32]	; 0xffffffe0
  *sum += *input_0++ * filter_1;
 8020470:	eeee 1a0d 	vfma.f32	s3, s28, s26
 8020474:	f108 0820 	add.w	r8, r8, #32
 8020478:	f10e 0e20 	add.w	lr, lr, #32
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 802047c:	ee72 2a22 	vadd.f32	s5, s4, s5
 8020480:	3320      	adds	r3, #32
  *sum += *input_1++ * filter_1;
 8020482:	ee25 2aa6 	vmul.f32	s4, s11, s13
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020486:	ed4e 2a10 	vstr	s5, [lr, #-64]	; 0xffffffc0
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 802048a:	ed53 2a10 	vldr	s5, [r3, #-64]	; 0xffffffc0
  *sum += *input_1++ * filter_1;
 802048e:	eeae 2a2c 	vfma.f32	s4, s28, s25
  *sum += *input_0++ * filter_2;
 8020492:	eeef 1a0c 	vfma.f32	s3, s30, s24
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020496:	ee72 4aa4 	vadd.f32	s9, s5, s9
  *sum += *input_2++ * filter_1;
 802049a:	ee65 2a87 	vmul.f32	s5, s11, s14
  *sum += *input_3++ * filter_1;
 802049e:	ee65 5aa7 	vmul.f32	s11, s11, s15
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80204a2:	ed43 4a10 	vstr	s9, [r3, #-64]	; 0xffffffc0
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 80204a6:	ed59 4a0f 	vldr	s9, [r9, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_1;
 80204aa:	eeee 2a0b 	vfma.f32	s5, s28, s22
  *sum += *input_1++ * filter_2;
 80204ae:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 80204b2:	ee34 3a83 	vadd.f32	s6, s9, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80204b6:	eddd 4a02 	vldr	s9, [sp, #8]
  *sum++ += *input_0++ * filter_3;
 80204ba:	eeee 1aaa 	vfma.f32	s3, s29, s21
 80204be:	eef8 4ae4 	vcvt.f32.s32	s9, s9
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 80204c2:	ed09 3a0f 	vstr	s6, [r9, #-60]	; 0xffffffc4
  *sum += *input_3++ * filter_1;
 80204c6:	eeee 5a29 	vfma.f32	s11, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 80204ca:	ed18 3a0f 	vldr	s6, [r8, #-60]	; 0xffffffc4
  *sum += *input_2++ * filter_2;
 80204ce:	eeef 2a09 	vfma.f32	s5, s30, s18
  *sum++ += *input_1++ * filter_3;
 80204d2:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 80204d6:	ee73 3a23 	vadd.f32	s7, s6, s7
 80204da:	ed9d 3a01 	vldr	s6, [sp, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80204de:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
 80204e2:	fec1 1ae8 	vminnm.f32	s3, s3, s17
 80204e6:	eeb8 eac3 	vcvt.f32.s32	s28, s6
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 80204ea:	ed48 3a0f 	vstr	s7, [r8, #-60]	; 0xffffffc4
  *sum += *input_0++ * filter_1;
 80204ee:	ee24 3a86 	vmul.f32	s6, s9, s12
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80204f2:	ed5e 3a0f 	vldr	s7, [lr, #-60]	; 0xffffffc4
  *sum += *input_3++ * filter_2;
 80204f6:	eeef 5a00 	vfma.f32	s11, s30, s0
 80204fa:	ed9d fa03 	vldr	s30, [sp, #12]
  *sum++ += *input_2++ * filter_3;
 80204fe:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020502:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8020506:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
  *sum += *input_0++ * filter_1;
 802050a:	eeae 3a0d 	vfma.f32	s6, s28, s26
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 802050e:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_1++ * filter_1;
 8020512:	ee64 3aa6 	vmul.f32	s7, s9, s13
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020516:	ed0e 4a0f 	vstr	s8, [lr, #-60]	; 0xffffffc4
 802051a:	eeb8 facf 	vcvt.f32.s32	s30, s30
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 802051e:	ed13 4a0f 	vldr	s8, [r3, #-60]	; 0xffffffc4
  *sum++ += *input_3++ * filter_3;
 8020522:	eeee 5a81 	vfma.f32	s11, s29, s2
  *sum += *input_1++ * filter_1;
 8020526:	eeee 3a2c 	vfma.f32	s7, s28, s25
 802052a:	eddd ea04 	vldr	s29, [sp, #16]
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 802052e:	ee34 5a05 	vadd.f32	s10, s8, s10
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8020532:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
  *sum += *input_2++ * filter_1;
 8020536:	ee24 4a87 	vmul.f32	s8, s9, s14
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 802053a:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_3++ * filter_1;
 802053e:	ee64 4aa7 	vmul.f32	s9, s9, s15
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020542:	ed03 5a0f 	vstr	s10, [r3, #-60]	; 0xffffffc4
  *sum += *input_0++ * filter_2;
 8020546:	eeaf 3a0c 	vfma.f32	s6, s30, s24
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 802054a:	ed19 5a0e 	vldr	s10, [r9, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_1;
 802054e:	eeae 4a0b 	vfma.f32	s8, s28, s22
  *sum += *input_3++ * filter_1;
 8020552:	eeee 4a29 	vfma.f32	s9, s28, s19
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8020556:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 802055a:	ee75 1a21 	vadd.f32	s3, s10, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802055e:	ed9d 5a06 	vldr	s10, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020562:	eef8 eaee 	vcvt.f32.s32	s29, s29
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8020566:	fec5 5ae8 	vminnm.f32	s11, s11, s17
  *sum += *input_1++ * filter_2;
 802056a:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 802056e:	ed49 1a0e 	vstr	s3, [r9, #-56]	; 0xffffffc8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020572:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8020576:	ed58 1a0e 	vldr	s3, [r8, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_2;
 802057a:	eeaf 4a09 	vfma.f32	s8, s30, s18
  *sum += *input_3++ * filter_2;
 802057e:	eeef 4a00 	vfma.f32	s9, s30, s0
 8020582:	ed9d fa07 	vldr	s30, [sp, #28]
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8020586:	ee31 2a82 	vadd.f32	s4, s3, s4
 802058a:	eddd 1a05 	vldr	s3, [sp, #20]
  *sum++ += *input_0++ * filter_3;
 802058e:	eeae 3aaa 	vfma.f32	s6, s29, s21
 8020592:	eeb8 eae1 	vcvt.f32.s32	s28, s3
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8020596:	ed08 2a0e 	vstr	s4, [r8, #-56]	; 0xffffffc8
  *sum += *input_0++ * filter_1;
 802059a:	ee65 1a06 	vmul.f32	s3, s10, s12
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 802059e:	ed1e 2a0e 	vldr	s4, [lr, #-56]	; 0xffffffc8
  *sum++ += *input_1++ * filter_3;
 80205a2:	eeee 3a8a 	vfma.f32	s7, s29, s20
  *sum++ += *input_2++ * filter_3;
 80205a6:	eeae 4aa0 	vfma.f32	s8, s29, s1
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 80205aa:	ee72 2a22 	vadd.f32	s5, s4, s5
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80205ae:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 80205b2:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_0++ * filter_1;
 80205b6:	eeee 1a0d 	vfma.f32	s3, s28, s26
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 80205ba:	ed4e 2a0e 	vstr	s5, [lr, #-56]	; 0xffffffc8
  *sum += *input_1++ * filter_1;
 80205be:	ee25 2a26 	vmul.f32	s4, s10, s13
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 80205c2:	ed53 2a0e 	vldr	s5, [r3, #-56]	; 0xffffffc8
 80205c6:	eeb8 facf 	vcvt.f32.s32	s30, s30
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 80205ca:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 80205ce:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 80205d2:	ee72 5aa5 	vadd.f32	s11, s5, s11
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 80205d6:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
  *sum += *input_1++ * filter_1;
 80205da:	eeae 2a2c 	vfma.f32	s4, s28, s25
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 80205de:	fe84 4a68 	vminnm.f32	s8, s8, s17
  *sum += *input_0++ * filter_2;
 80205e2:	eeef 1a0c 	vfma.f32	s3, s30, s24
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 80205e6:	ed43 5a0e 	vstr	s11, [r3, #-56]	; 0xffffffc8
  *sum += *input_2++ * filter_1;
 80205ea:	ee65 2a07 	vmul.f32	s5, s10, s14
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80205ee:	ed59 5a0d 	vldr	s11, [r9, #-52]	; 0xffffffcc
  *sum++ += *input_3++ * filter_3;
 80205f2:	eeee 4a81 	vfma.f32	s9, s29, s2
 80205f6:	eddd ea08 	vldr	s29, [sp, #32]
  *sum += *input_3++ * filter_1;
 80205fa:	ee25 5a27 	vmul.f32	s10, s10, s15
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80205fe:	ee35 3a83 	vadd.f32	s6, s11, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020602:	eddd 5a0a 	vldr	s11, [sp, #40]	; 0x28
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020606:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 802060a:	eeee 2a0b 	vfma.f32	s5, s28, s22
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 802060e:	ed09 3a0d 	vstr	s6, [r9, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_2;
 8020612:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 8020616:	ed18 3a0d 	vldr	s6, [r8, #-52]	; 0xffffffcc
  *sum++ += *input_0++ * filter_3;
 802061a:	eeee 1aaa 	vfma.f32	s3, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 802061e:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 8020622:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 8020626:	ee73 3a23 	vadd.f32	s7, s6, s7
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802062a:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 802062e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
  *sum += *input_3++ * filter_1;
 8020632:	eeae 5a29 	vfma.f32	s10, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 8020636:	ed48 3a0d 	vstr	s7, [r8, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_2;
 802063a:	eeef 2a09 	vfma.f32	s5, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 802063e:	ed5e 3a0d 	vldr	s7, [lr, #-52]	; 0xffffffcc
 8020642:	eeb8 eac3 	vcvt.f32.s32	s28, s6
  *sum++ += *input_1++ * filter_3;
 8020646:	eeae 2a8a 	vfma.f32	s4, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 802064a:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 802064e:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 8020652:	fec1 1ae8 	vminnm.f32	s3, s3, s17
  *sum += *input_0++ * filter_1;
 8020656:	ee25 3a86 	vmul.f32	s6, s11, s12
  *sum += *input_3++ * filter_2;
 802065a:	eeaf 5a00 	vfma.f32	s10, s30, s0
 802065e:	ed9d fa0b 	vldr	s30, [sp, #44]	; 0x2c
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 8020662:	ed0e 4a0d 	vstr	s8, [lr, #-52]	; 0xffffffcc
  *sum += *input_1++ * filter_1;
 8020666:	ee65 3aa6 	vmul.f32	s7, s11, s13
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 802066a:	ed13 4a0d 	vldr	s8, [r3, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_1;
 802066e:	eeae 3a0d 	vfma.f32	s6, s28, s26
  *sum++ += *input_2++ * filter_3;
 8020672:	eeee 2aa0 	vfma.f32	s5, s29, s1
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 8020676:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 802067a:	ee74 4a24 	vadd.f32	s9, s8, s9
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 802067e:	fe82 2a68 	vminnm.f32	s4, s4, s17
 8020682:	eeb8 facf 	vcvt.f32.s32	s30, s30
  *sum += *input_1++ * filter_1;
 8020686:	eeee 3a2c 	vfma.f32	s7, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 802068a:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
  *sum += *input_2++ * filter_1;
 802068e:	ee25 4a87 	vmul.f32	s8, s11, s14
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 8020692:	ed59 4a0c 	vldr	s9, [r9, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_2;
 8020696:	eeaf 3a0c 	vfma.f32	s6, s30, s24
  *sum++ += *input_3++ * filter_3;
 802069a:	eeae 5a81 	vfma.f32	s10, s29, s2
 802069e:	eddd ea0c 	vldr	s29, [sp, #48]	; 0x30
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 80206a2:	ee74 1aa1 	vadd.f32	s3, s9, s3
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 80206a6:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
 80206aa:	fec2 2ae8 	vminnm.f32	s5, s5, s17
 80206ae:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 80206b2:	eeae 4a0b 	vfma.f32	s8, s28, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80206b6:	eddd 4a0d 	vldr	s9, [sp, #52]	; 0x34
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 80206ba:	ed49 1a0c 	vstr	s3, [r9, #-48]	; 0xffffffd0
  *sum += *input_1++ * filter_2;
 80206be:	eeef 3a2b 	vfma.f32	s7, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 80206c2:	ed58 1a0c 	vldr	s3, [r8, #-48]	; 0xffffffd0
  *sum += *input_3++ * filter_1;
 80206c6:	ee65 5aa7 	vmul.f32	s11, s11, s15
  *sum++ += *input_0++ * filter_3;
 80206ca:	eeae 3aaa 	vfma.f32	s6, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 80206ce:	fe85 5a08 	vmaxnm.f32	s10, s10, s16
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 80206d2:	ee31 2a82 	vadd.f32	s4, s3, s4
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 80206d6:	fe85 5a68 	vminnm.f32	s10, s10, s17
 80206da:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80206de:	ee01 6a90 	vmov	s3, r6
  *sum += *input_3++ * filter_1;
 80206e2:	eeee 5a29 	vfma.f32	s11, s28, s19
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 80206e6:	ed08 2a0c 	vstr	s4, [r8, #-48]	; 0xffffffd0
  *sum += *input_2++ * filter_2;
 80206ea:	eeaf 4a09 	vfma.f32	s8, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 80206ee:	ed1e 2a0c 	vldr	s4, [lr, #-48]	; 0xffffffd0
 80206f2:	eeb8 eae1 	vcvt.f32.s32	s28, s3
  *sum++ += *input_1++ * filter_3;
 80206f6:	eeee 3a8a 	vfma.f32	s7, s29, s20
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 80206fa:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 80206fe:	ee72 2a22 	vadd.f32	s5, s4, s5
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 8020702:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_0++ * filter_1;
 8020706:	ee64 1a86 	vmul.f32	s3, s9, s12
  *sum += *input_3++ * filter_2;
 802070a:	eeef 5a00 	vfma.f32	s11, s30, s0
 802070e:	ee0f 7a10 	vmov	s30, r7
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 8020712:	ed4e 2a0c 	vstr	s5, [lr, #-48]	; 0xffffffd0
  *sum += *input_1++ * filter_1;
 8020716:	ee24 2aa6 	vmul.f32	s4, s9, s13
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 802071a:	ed53 2a0c 	vldr	s5, [r3, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 802071e:	eeee 1a0d 	vfma.f32	s3, s28, s26
  *sum++ += *input_2++ * filter_3;
 8020722:	eeae 4aa0 	vfma.f32	s8, s29, s1
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020726:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 802072a:	ee32 5a85 	vadd.f32	s10, s5, s10
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 802072e:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 8020732:	eeb8 facf 	vcvt.f32.s32	s30, s30
  *sum += *input_1++ * filter_1;
 8020736:	eeae 2a2c 	vfma.f32	s4, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 802073a:	ed03 5a0c 	vstr	s10, [r3, #-48]	; 0xffffffd0
  *sum += *input_2++ * filter_1;
 802073e:	ee64 2a87 	vmul.f32	s5, s9, s14
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 8020742:	ed19 5a0b 	vldr	s10, [r9, #-44]	; 0xffffffd4
  *sum += *input_0++ * filter_2;
 8020746:	eeef 1a0c 	vfma.f32	s3, s30, s24
  *sum++ += *input_3++ * filter_3;
 802074a:	eeee 5a81 	vfma.f32	s11, s29, s2
 802074e:	eddd ea0e 	vldr	s29, [sp, #56]	; 0x38
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 8020752:	ee35 3a03 	vadd.f32	s6, s10, s6
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 8020756:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
 802075a:	fe84 4a68 	vminnm.f32	s8, s8, s17
 802075e:	eef8 eaee 	vcvt.f32.s32	s29, s29
  *sum += *input_2++ * filter_1;
 8020762:	eeee 2a0b 	vfma.f32	s5, s28, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020766:	ed9d 5a0f 	vldr	s10, [sp, #60]	; 0x3c
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 802076a:	ed09 3a0b 	vstr	s6, [r9, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_2;
 802076e:	eeaf 2a2b 	vfma.f32	s4, s30, s23
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020772:	ed18 3a0b 	vldr	s6, [r8, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_1;
 8020776:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum++ += *input_0++ * filter_3;
 802077a:	eeee 1aaa 	vfma.f32	s3, s29, s21
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 802077e:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020782:	ee73 3a23 	vadd.f32	s7, s6, s7
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 8020786:	fec5 5ae8 	vminnm.f32	s11, s11, s17
 802078a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
  *sum += *input_3++ * filter_1;
 802078e:	eeee 4a29 	vfma.f32	s9, s28, s19
 8020792:	ee0e 4a10 	vmov	s28, r4
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8020796:	ed48 3a0b 	vstr	s7, [r8, #-44]	; 0xffffffd4
  *sum += *input_2++ * filter_2;
 802079a:	eeef 2a09 	vfma.f32	s5, s30, s18
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 802079e:	ed5e 3a0b 	vldr	s7, [lr, #-44]	; 0xffffffd4
 80207a2:	eeb8 eace 	vcvt.f32.s32	s28, s28
  *sum += *input_0++ * filter_1;
 80207a6:	ee25 6a06 	vmul.f32	s12, s10, s12
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80207aa:	fec1 1a88 	vmaxnm.f32	s3, s3, s16
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 80207ae:	ee33 4a84 	vadd.f32	s8, s7, s8
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80207b2:	fec1 1ae8 	vminnm.f32	s3, s3, s17
  *sum++ += *input_1++ * filter_3;
 80207b6:	eeae 2a8a 	vfma.f32	s4, s29, s20
 80207ba:	ee03 5a90 	vmov	s7, r5
  *sum += *input_0++ * filter_1;
 80207be:	eeae 6a0d 	vfma.f32	s12, s28, s26
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 80207c2:	ed0e 4a0b 	vstr	s8, [lr, #-44]	; 0xffffffd4
  *sum += *input_3++ * filter_2;
 80207c6:	eeef 4a00 	vfma.f32	s9, s30, s0
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80207ca:	ed13 4a0b 	vldr	s8, [r3, #-44]	; 0xffffffd4
  *sum += *input_1++ * filter_1;
 80207ce:	ee65 6a26 	vmul.f32	s13, s10, s13
  *sum++ += *input_2++ * filter_3;
 80207d2:	eeee 2aa0 	vfma.f32	s5, s29, s1
      while (col_count_div8--) {
 80207d6:	9c14      	ldr	r4, [sp, #80]	; 0x50
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80207d8:	ee74 5a25 	vadd.f32	s11, s8, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80207dc:	eef8 3ae3 	vcvt.f32.s32	s7, s7
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 80207e0:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
 80207e4:	fe82 2a68 	vminnm.f32	s4, s4, s17
  *sum += *input_1++ * filter_1;
 80207e8:	eeee 6a2c 	vfma.f32	s13, s28, s25
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 80207ec:	ed43 5a0b 	vstr	s11, [r3, #-44]	; 0xffffffd4
  *sum++ += *input_3++ * filter_3;
 80207f0:	eeee 4a81 	vfma.f32	s9, s29, s2
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80207f4:	ed59 5a0a 	vldr	s11, [r9, #-40]	; 0xffffffd8
  *sum += *input_0++ * filter_2;
 80207f8:	eea3 6a8c 	vfma.f32	s12, s7, s24
  *sum += *input_2++ * filter_1;
 80207fc:	ee25 7a07 	vmul.f32	s14, s10, s14
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020800:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 8020804:	ee75 1aa1 	vadd.f32	s3, s11, s3
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020808:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_3++ * filter_1;
 802080c:	ee65 7a27 	vmul.f32	s15, s10, s15
      while (col_count_div8--) {
 8020810:	4284      	cmp	r4, r0
  *sum += *input_2++ * filter_1;
 8020812:	eeae 7a0b 	vfma.f32	s14, s28, s22
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 8020816:	ed49 1a0a 	vstr	s3, [r9, #-40]	; 0xffffffd8
  *sum += *input_1++ * filter_2;
 802081a:	eee3 6aab 	vfma.f32	s13, s7, s23
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 802081e:	ed58 5a0a 	vldr	s11, [r8, #-40]	; 0xffffffd8
  *sum++ += *input_0++ * filter_3;
 8020822:	eead 6aaa 	vfma.f32	s12, s27, s21
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 8020826:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 802082a:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 802082e:	ee35 2a82 	vadd.f32	s4, s11, s4
  *sum += *input_3++ * filter_1;
 8020832:	eeee 7a29 	vfma.f32	s15, s28, s19
  *sum += *input_2++ * filter_2;
 8020836:	eea3 7a89 	vfma.f32	s14, s7, s18
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 802083a:	ed08 2a0a 	vstr	s4, [r8, #-40]	; 0xffffffd8
  *sum++ += *input_1++ * filter_3;
 802083e:	eeed 6a8a 	vfma.f32	s13, s27, s20
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8020842:	ed5e 5a0a 	vldr	s11, [lr, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 8020846:	fe86 6a08 	vmaxnm.f32	s12, s12, s16
 802084a:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 802084e:	ee75 2aa2 	vadd.f32	s5, s11, s5
  *sum += *input_3++ * filter_2;
 8020852:	eee3 7a80 	vfma.f32	s15, s7, s0
  *sum++ += *input_2++ * filter_3;
 8020856:	eead 7aa0 	vfma.f32	s14, s27, s1
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 802085a:	ed4e 2a0a 	vstr	s5, [lr, #-40]	; 0xffffffd8
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 802085e:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 8020862:	ed53 5a0a 	vldr	s11, [r3, #-40]	; 0xffffffd8
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 8020866:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 802086a:	ee75 4aa4 	vadd.f32	s9, s11, s9
  *sum++ += *input_3++ * filter_3;
 802086e:	eeed 7a81 	vfma.f32	s15, s27, s2
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 8020872:	fe87 7a08 	vmaxnm.f32	s14, s14, s16
 8020876:	fe87 7a68 	vminnm.f32	s14, s14, s17
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 802087a:	ed43 4a0a 	vstr	s9, [r3, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 802087e:	ed59 5a09 	vldr	s11, [r9, #-36]	; 0xffffffdc
 8020882:	ee35 6a86 	vadd.f32	s12, s11, s12
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 8020886:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
 802088a:	fec7 7ae8 	vminnm.f32	s15, s15, s17
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 802088e:	ed09 6a09 	vstr	s12, [r9, #-36]	; 0xffffffdc
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 8020892:	ed18 6a09 	vldr	s12, [r8, #-36]	; 0xffffffdc
 8020896:	ee76 6a26 	vadd.f32	s13, s12, s13
 802089a:	ed48 6a09 	vstr	s13, [r8, #-36]	; 0xffffffdc
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 802089e:	ed5e 6a09 	vldr	s13, [lr, #-36]	; 0xffffffdc
 80208a2:	ee36 7a87 	vadd.f32	s14, s13, s14
 80208a6:	ed0e 7a09 	vstr	s14, [lr, #-36]	; 0xffffffdc
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 80208aa:	ed13 7a09 	vldr	s14, [r3, #-36]	; 0xffffffdc
 80208ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80208b2:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
 80208b6:	f47f acbc 	bne.w	8020232 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x86e>
 80208ba:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 80208be:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80208c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80208c4:	3410      	adds	r4, #16
 80208c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80208c8:	3710      	adds	r7, #16
 80208ca:	3610      	adds	r6, #16
 80208cc:	3510      	adds	r5, #16
 80208ce:	4413      	add	r3, r2
 80208d0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80208d2:	9315      	str	r3, [sp, #84]	; 0x54
 80208d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80208d6:	4413      	add	r3, r2
 80208d8:	9316      	str	r3, [sp, #88]	; 0x58
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 80208da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80208dc:	42a3      	cmp	r3, r4
 80208de:	f47f a925 	bne.w	801fb2c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x168>
 80208e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80208e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
 80208e6:	461a      	mov	r2, r3
 80208e8:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 80208ea:	9929      	ldr	r1, [sp, #164]	; 0xa4
 80208ec:	4402      	add	r2, r0
 80208ee:	3104      	adds	r1, #4
 80208f0:	9228      	str	r2, [sp, #160]	; 0xa0
 80208f2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80208f4:	9129      	str	r1, [sp, #164]	; 0xa4
 80208f6:	4614      	mov	r4, r2
 80208f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80208fa:	441c      	add	r4, r3
 80208fc:	941f      	str	r4, [sp, #124]	; 0x7c
 80208fe:	4614      	mov	r4, r2
 8020900:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8020902:	441c      	add	r4, r3
 8020904:	941e      	str	r4, [sp, #120]	; 0x78
 8020906:	4614      	mov	r4, r2
 8020908:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 802090a:	441c      	add	r4, r3
 802090c:	941d      	str	r4, [sp, #116]	; 0x74
 802090e:	4614      	mov	r4, r2
 8020910:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8020912:	441c      	add	r4, r3
 8020914:	4402      	add	r2, r0
 8020916:	941c      	str	r4, [sp, #112]	; 0x70
 8020918:	4694      	mov	ip, r2
 802091a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 802091c:	4610      	mov	r0, r2
 802091e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8020920:	4418      	add	r0, r3
 8020922:	901b      	str	r0, [sp, #108]	; 0x6c
 8020924:	4610      	mov	r0, r2
 8020926:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8020928:	4418      	add	r0, r3
 802092a:	901a      	str	r0, [sp, #104]	; 0x68
 802092c:	4610      	mov	r0, r2
 802092e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8020930:	4418      	add	r0, r3
 8020932:	441a      	add	r2, r3
 8020934:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8020936:	9019      	str	r0, [sp, #100]	; 0x64
 8020938:	ebb3 0fa1 	cmp.w	r3, r1, asr #2
 802093c:	9218      	str	r2, [sp, #96]	; 0x60
 802093e:	f73f a8d1 	bgt.w	801fae4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x120>
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;

  while (leftover_elements) {
 8020942:	9c38      	ldr	r4, [sp, #224]	; 0xe0
 8020944:	f014 0103 	ands.w	r1, r4, #3
 8020948:	910c      	str	r1, [sp, #48]	; 0x30
 802094a:	f000 8357 	beq.w	8020ffc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1638>
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
      float filter_0, filter_1, filter_2, filter_3;

      /* Compute weights in SRAM */
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 802094e:	9e25      	ldr	r6, [sp, #148]	; 0x94
        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row8col(out_0, sum, output_activation_min, output_activation_max);
        out_0 += 8;
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 8020950:	9f34      	ldr	r7, [sp, #208]	; 0xd0
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 8020952:	08f2      	lsrs	r2, r6, #3
 8020954:	9b37      	ldr	r3, [sp, #220]	; 0xdc
      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 8020956:	eba7 0c06 	sub.w	ip, r7, r6
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 802095a:	9203      	str	r2, [sp, #12]
 802095c:	b292      	uxth	r2, r2
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];

      /* Compute weights in FLASH */
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 802095e:	f3cc 05cf 	ubfx	r5, ip, #3, #16
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 8020962:	920d      	str	r2, [sp, #52]	; 0x34
      while (col_count_div8--) {
 8020964:	3a01      	subs	r2, #1
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 8020966:	9504      	str	r5, [sp, #16]
      while (col_count_div8--) {
 8020968:	3d01      	subs	r5, #1
      while (col_count_div8--) {
 802096a:	b292      	uxth	r2, r2
      while (col_count_div8--) {
 802096c:	b2ad      	uxth	r5, r5
 802096e:	2b00      	cmp	r3, #0
 8020970:	f000 8344 	beq.w	8020ffc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1638>
 8020974:	00ed      	lsls	r5, r5, #3
 8020976:	4638      	mov	r0, r7
 8020978:	1a64      	subs	r4, r4, r1
 802097a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 802097e:	f105 0708 	add.w	r7, r5, #8
 8020982:	461d      	mov	r5, r3
 8020984:	fb04 f000 	mul.w	r0, r4, r0
 8020988:	00d1      	lsls	r1, r2, #3
 802098a:	9709      	str	r7, [sp, #36]	; 0x24
 802098c:	46b6      	mov	lr, r6
 802098e:	9f55      	ldr	r7, [sp, #340]	; 0x154
 8020990:	fb04 f403 	mul.w	r4, r4, r3
 8020994:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8020996:	3008      	adds	r0, #8
 8020998:	3708      	adds	r7, #8
 802099a:	3108      	adds	r1, #8
 802099c:	009b      	lsls	r3, r3, #2
 802099e:	940b      	str	r4, [sp, #44]	; 0x2c
 80209a0:	9731      	str	r7, [sp, #196]	; 0xc4
 80209a2:	9f54      	ldr	r7, [sp, #336]	; 0x150
 80209a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80209a6:	3708      	adds	r7, #8
 80209a8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 80209aa:	9108      	str	r1, [sp, #32]
 80209ac:	9730      	str	r7, [sp, #192]	; 0xc0
 80209ae:	461f      	mov	r7, r3
 80209b0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80209b4:	3710      	adds	r7, #16
 80209b6:	930a      	str	r3, [sp, #40]	; 0x28
 80209b8:	f028 0303 	bic.w	r3, r8, #3
 80209bc:	9732      	str	r7, [sp, #200]	; 0xc8
 80209be:	9311      	str	r3, [sp, #68]	; 0x44
 80209c0:	0153      	lsls	r3, r2, #5
 80209c2:	9f58      	ldr	r7, [sp, #352]	; 0x160
 80209c4:	930e      	str	r3, [sp, #56]	; 0x38
 80209c6:	00ab      	lsls	r3, r5, #2
 80209c8:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80209cc:	4667      	mov	r7, ip
 80209ce:	9310      	str	r3, [sp, #64]	; 0x40
 80209d0:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80209d4:	9001      	str	r0, [sp, #4]
 80209d6:	9306      	str	r3, [sp, #24]
 80209d8:	00b3      	lsls	r3, r6, #2
 80209da:	9305      	str	r3, [sp, #20]
 80209dc:	9b01      	ldr	r3, [sp, #4]
 80209de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80209e0:	f1a3 0120 	sub.w	r1, r3, #32
 80209e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80209e6:	18d3      	adds	r3, r2, r3
 80209e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80209ea:	f8dd c0c4 	ldr.w	ip, [sp, #196]	; 0xc4
 80209ee:	4402      	add	r2, r0
 80209f0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80209f2:	9e30      	ldr	r6, [sp, #192]	; 0xc0
 80209f4:	2800      	cmp	r0, #0
 80209f6:	bf08      	it	eq
 80209f8:	460b      	moveq	r3, r1
 80209fa:	9932      	ldr	r1, [sp, #200]	; 0xc8
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 80209fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80209fe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8020a02:	3320      	adds	r3, #32
 8020a04:	9202      	str	r2, [sp, #8]
 8020a06:	9307      	str	r3, [sp, #28]
      while (col_count_div8--) {
 8020a08:	9b03      	ldr	r3, [sp, #12]
 8020a0a:	2b00      	cmp	r3, #0
 8020a0c:	f000 816d 	beq.w	8020cea <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1326>
 8020a10:	eb0e 0006 	add.w	r0, lr, r6
 8020a14:	9b08      	ldr	r3, [sp, #32]
 8020a16:	4632      	mov	r2, r6
 8020a18:	9600      	str	r6, [sp, #0]
 8020a1a:	eb0e 0100 	add.w	r1, lr, r0
 8020a1e:	eb03 0b06 	add.w	fp, r3, r6
 8020a22:	9b01      	ldr	r3, [sp, #4]
 8020a24:	eb01 040e 	add.w	r4, r1, lr
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a28:	f912 8c07 	ldrsb.w	r8, [r2, #-7]
 8020a2c:	3208      	adds	r2, #8
  *sum += *input_0++ * filter_1;
 8020a2e:	edd5 7a01 	vldr	s15, [r5, #4]
 8020a32:	3408      	adds	r4, #8
 8020a34:	ee06 8a90 	vmov	s13, r8
 8020a38:	f910 8c07 	ldrsb.w	r8, [r0, #-7]
  *sum += *input_0++ * filter_0;
 8020a3c:	ed95 2a00 	vldr	s4, [r5]
 8020a40:	3008      	adds	r0, #8
 8020a42:	ee03 8a90 	vmov	s7, r8
 8020a46:	f911 8c07 	ldrsb.w	r8, [r1, #-7]
 8020a4a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum += *input_0++ * filter_2;
 8020a4e:	edd5 2a02 	vldr	s5, [r5, #8]
 8020a52:	ee0c 8a90 	vmov	s25, r8
 8020a56:	f914 8c0f 	ldrsb.w	r8, [r4, #-15]
 8020a5a:	eef8 3ae3 	vcvt.f32.s32	s7, s7
  *sum += *input_0++ * filter_3;
 8020a5e:	ed95 3a03 	vldr	s6, [r5, #12]
 8020a62:	ee09 8a10 	vmov	s18, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a66:	f914 8c0e 	ldrsb.w	r8, [r4, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a6a:	f914 ac0a 	ldrsb.w	sl, [r4, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a6e:	eef8 caec 	vcvt.f32.s32	s25, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a72:	ee00 8a10 	vmov	s0, r8
 8020a76:	f911 8c06 	ldrsb.w	r8, [r1, #-6]
  *sum += *input_0++ * filter_1;
 8020a7a:	ee63 3aa7 	vmul.f32	s7, s7, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a7e:	f914 9c09 	ldrsb.w	r9, [r4, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a82:	ee0c 8a10 	vmov	s24, r8
 8020a86:	f912 8c0e 	ldrsb.w	r8, [r2, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a8a:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 8020a8e:	3108      	adds	r1, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020a90:	ee07 8a10 	vmov	s14, r8
 8020a94:	f910 8c0e 	ldrsb.w	r8, [r0, #-14]
 8020a98:	eee6 3a82 	vfma.f32	s7, s13, s4
 8020a9c:	3320      	adds	r3, #32
 8020a9e:	ee04 8a10 	vmov	s8, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020aa2:	f914 8c0d 	ldrsb.w	r8, [r4, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020aa6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020aaa:	ee00 8a90 	vmov	s1, r8
 8020aae:	f911 8c0d 	ldrsb.w	r8, [r1, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ab2:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ab6:	ee0b 8a90 	vmov	s23, r8
 8020aba:	f912 8c0d 	ldrsb.w	r8, [r2, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020abe:	eeb8 cacc 	vcvt.f32.s32	s24, s24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ac2:	ee06 8a10 	vmov	s12, r8
 8020ac6:	f910 8c0d 	ldrsb.w	r8, [r0, #-13]
 8020aca:	ee24 4a27 	vmul.f32	s8, s8, s15
 8020ace:	ee04 8a90 	vmov	s9, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ad2:	f914 8c0c 	ldrsb.w	r8, [r4, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ad6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ada:	ee01 8a10 	vmov	s2, r8
 8020ade:	f911 8c0c 	ldrsb.w	r8, [r1, #-12]
 8020ae2:	eea7 4a02 	vfma.f32	s8, s14, s4
 8020ae6:	ee0e 8a90 	vmov	s29, r8
 8020aea:	f912 8c0c 	ldrsb.w	r8, [r2, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020aee:	eef8 4ae4 	vcvt.f32.s32	s9, s9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020af2:	ee06 8a90 	vmov	s13, r8
 8020af6:	f910 8c0c 	ldrsb.w	r8, [r0, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020afa:	eef8 baeb 	vcvt.f32.s32	s23, s23
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020afe:	ee05 8a10 	vmov	s10, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b02:	f914 8c0b 	ldrsb.w	r8, [r4, #-11]
 8020b06:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8020b0a:	ee01 8a90 	vmov	s3, r8
 8020b0e:	f911 8c0b 	ldrsb.w	r8, [r1, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b12:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b16:	ee0b 8a10 	vmov	s22, r8
 8020b1a:	f912 8c0b 	ldrsb.w	r8, [r2, #-11]
 8020b1e:	eee6 4a02 	vfma.f32	s9, s12, s4
 8020b22:	ee07 8a10 	vmov	s14, r8
 8020b26:	f910 8c0b 	ldrsb.w	r8, [r0, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b2a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b2e:	ee05 8a90 	vmov	s11, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b32:	f911 8c0a 	ldrsb.w	r8, [r1, #-10]
 8020b36:	ee25 5a27 	vmul.f32	s10, s10, s15
 8020b3a:	ee0a 8a90 	vmov	s21, r8
 8020b3e:	f912 8c0a 	ldrsb.w	r8, [r2, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b42:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b46:	ee0e 8a10 	vmov	s28, r8
 8020b4a:	f910 8c0a 	ldrsb.w	r8, [r0, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b52:	ee06 8a10 	vmov	s12, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b56:	f911 8c09 	ldrsb.w	r8, [r1, #-9]
 8020b5a:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8020b5e:	ee0a 8a10 	vmov	s20, r8
 8020b62:	f912 8c09 	ldrsb.w	r8, [r2, #-9]
 8020b66:	eea6 5a82 	vfma.f32	s10, s13, s4
 8020b6a:	ee0d 8a90 	vmov	s27, r8
 8020b6e:	f910 8c09 	ldrsb.w	r8, [r0, #-9]
 8020b72:	eee7 5a02 	vfma.f32	s11, s14, s4
 8020b76:	ee06 8a90 	vmov	s13, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b7a:	f914 8c10 	ldrsb.w	r8, [r4, #-16]
 8020b7e:	f910 6c10 	ldrsb.w	r6, [r0, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b82:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b86:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020b8a:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020b8e:	ee07 6a10 	vmov	s14, r6
 8020b92:	f912 6c10 	ldrsb.w	r6, [r2, #-16]
  *sum += *input_0++ * filter_1;
 8020b96:	ee26 6a27 	vmul.f32	s12, s12, s15
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020b9a:	ed53 fa0e 	vldr	s31, [r3, #-56]	; 0xffffffc8
 8020b9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8020ba2:	ee0d 6a10 	vmov	s26, r6
  *sum += *input_0++ * filter_1;
 8020ba6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8020baa:	f911 6c10 	ldrsb.w	r6, [r1, #-16]
 8020bae:	eeb8 dacd 	vcvt.f32.s32	s26, s26
      while (col_count_div8--) {
 8020bb2:	4593      	cmp	fp, r2
 8020bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bb8:	ee09 6a90 	vmov	s19, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bbc:	eeb8 eace 	vcvt.f32.s32	s28, s28
 8020bc0:	ee07 aa10 	vmov	s14, sl
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bc4:	eef8 daed 	vcvt.f32.s32	s27, s27
 8020bc8:	eeed 7a02 	vfma.f32	s15, s26, s4
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020bcc:	ed13 da09 	vldr	s26, [r3, #-36]	; 0xffffffdc
  *sum += *input_0++ * filter_1;
 8020bd0:	eeae 6a02 	vfma.f32	s12, s28, s4
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020bd4:	ed13 ea0c 	vldr	s28, [r3, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 8020bd8:	eeed 6a82 	vfma.f32	s13, s27, s4
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020bdc:	ed53 da0b 	vldr	s27, [r3, #-44]	; 0xffffffd4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020be0:	eef8 9ae9 	vcvt.f32.s32	s19, s19
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020be4:	ed13 2a0a 	vldr	s4, [r3, #-40]	; 0xffffffd8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020be8:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bec:	eeb8 bacb 	vcvt.f32.s32	s22, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bf0:	eef8 aaea 	vcvt.f32.s32	s21, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020bf4:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  *sum += *input_0++ * filter_2;
 8020bf8:	eeeb 4aa2 	vfma.f32	s9, s23, s5
 8020bfc:	eee9 7aa2 	vfma.f32	s15, s19, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c00:	eef8 9ac7 	vcvt.f32.s32	s19, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c04:	ee07 9a10 	vmov	s14, r9
 8020c08:	eeec 3aa2 	vfma.f32	s7, s25, s5
 8020c0c:	eeac 4a22 	vfma.f32	s8, s24, s5
 8020c10:	eeae 5aa2 	vfma.f32	s10, s29, s5
 8020c14:	eeeb 5a22 	vfma.f32	s11, s22, s5
 8020c18:	eeaa 6aa2 	vfma.f32	s12, s21, s5
 8020c1c:	eeea 6a22 	vfma.f32	s13, s20, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c20:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c24:	eef8 2ac7 	vcvt.f32.s32	s5, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c28:	ee07 8a10 	vmov	s14, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c2c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c34:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020c38:	eef8 1ae1 	vcvt.f32.s32	s3, s3
  *sum += *input_0++ * filter_3;
 8020c3c:	eee0 4a83 	vfma.f32	s9, s1, s6
 8020c40:	eee7 7a03 	vfma.f32	s15, s14, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020c44:	ed13 7a0d 	vldr	s14, [r3, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_3;
 8020c48:	eee9 3a03 	vfma.f32	s7, s18, s6
 8020c4c:	eea0 4a03 	vfma.f32	s8, s0, s6
 8020c50:	eea1 5a03 	vfma.f32	s10, s2, s6
 8020c54:	eee1 5a83 	vfma.f32	s11, s3, s6
 8020c58:	eea9 6a83 	vfma.f32	s12, s19, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020c5c:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *sum += *input_0++ * filter_3;
 8020c60:	eee2 6a83 	vfma.f32	s13, s5, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020c64:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 8020c68:	ee77 4a24 	vadd.f32	s9, s14, s9
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020c6c:	ed13 7a10 	vldr	s14, [r3, #-64]	; 0xffffffc0
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020c70:	fec8 3a23 	vmaxnm.f32	s7, s16, s7
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020c74:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020c78:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020c7c:	fe84 4a68 	vminnm.f32	s8, s8, s17
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020c80:	ee3f fa23 	vadd.f32	s30, s30, s7
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020c84:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020c88:	ee7f fa84 	vadd.f32	s31, s31, s8
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020c8c:	fe85 5a68 	vminnm.f32	s10, s10, s17
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020c90:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020c94:	ee3e ea05 	vadd.f32	s28, s28, s10
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020c98:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020c9c:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020ca0:	ee7d daa5 	vadd.f32	s27, s27, s11
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020ca4:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020ca8:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020cac:	ee32 2a06 	vadd.f32	s4, s4, s12
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020cb0:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020cb4:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020cb8:	ee3d da26 	vadd.f32	s26, s26, s13
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020cbc:	fec7 7ae8 	vminnm.f32	s15, s15, s17
 8020cc0:	ee77 7a27 	vadd.f32	s15, s14, s15
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020cc4:	ed03 fa0f 	vstr	s30, [r3, #-60]	; 0xffffffc4
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020cc8:	ed43 fa0e 	vstr	s31, [r3, #-56]	; 0xffffffc8
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020ccc:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020cd0:	ed03 ea0c 	vstr	s28, [r3, #-48]	; 0xffffffd0
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020cd4:	ed43 da0b 	vstr	s27, [r3, #-44]	; 0xffffffd4
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020cd8:	ed03 2a0a 	vstr	s4, [r3, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020cdc:	ed03 da09 	vstr	s26, [r3, #-36]	; 0xffffffdc
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020ce0:	ed43 7a10 	vstr	s15, [r3, #-64]	; 0xffffffc0
      while (col_count_div8--) {
 8020ce4:	f47f aea0 	bne.w	8020a28 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1064>
 8020ce8:	9e00      	ldr	r6, [sp, #0]
      while (col_count_div8--) {
 8020cea:	9b04      	ldr	r3, [sp, #16]
 8020cec:	2b00      	cmp	r3, #0
 8020cee:	f000 816b 	beq.w	8020fc8 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1604>
 8020cf2:	eb07 000c 	add.w	r0, r7, ip
 8020cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020cf8:	4662      	mov	r2, ip
 8020cfa:	9600      	str	r6, [sp, #0]
 8020cfc:	1839      	adds	r1, r7, r0
 8020cfe:	eb03 0b0c 	add.w	fp, r3, ip
 8020d02:	9b07      	ldr	r3, [sp, #28]
 8020d04:	187c      	adds	r4, r7, r1
        float sum[8] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d06:	f912 8c07 	ldrsb.w	r8, [r2, #-7]
 8020d0a:	3208      	adds	r2, #8
  *sum += *input_0++ * filter_1;
 8020d0c:	edd5 7a01 	vldr	s15, [r5, #4]
 8020d10:	3408      	adds	r4, #8
 8020d12:	ee06 8a90 	vmov	s13, r8
 8020d16:	f910 8c07 	ldrsb.w	r8, [r0, #-7]
  *sum += *input_0++ * filter_0;
 8020d1a:	ed95 2a00 	vldr	s4, [r5]
 8020d1e:	3008      	adds	r0, #8
 8020d20:	ee03 8a90 	vmov	s7, r8
 8020d24:	f911 8c07 	ldrsb.w	r8, [r1, #-7]
 8020d28:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum += *input_0++ * filter_2;
 8020d2c:	edd5 2a02 	vldr	s5, [r5, #8]
 8020d30:	ee0c 8a90 	vmov	s25, r8
 8020d34:	f914 8c0f 	ldrsb.w	r8, [r4, #-15]
 8020d38:	eef8 3ae3 	vcvt.f32.s32	s7, s7
  *sum += *input_0++ * filter_3;
 8020d3c:	ed95 3a03 	vldr	s6, [r5, #12]
 8020d40:	ee09 8a10 	vmov	s18, r8
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d44:	f914 8c0e 	ldrsb.w	r8, [r4, #-14]
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d48:	f914 ac0a 	ldrsb.w	sl, [r4, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d4c:	eef8 caec 	vcvt.f32.s32	s25, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d50:	ee00 8a10 	vmov	s0, r8
 8020d54:	f911 8c06 	ldrsb.w	r8, [r1, #-6]
  *sum += *input_0++ * filter_1;
 8020d58:	ee63 3aa7 	vmul.f32	s7, s7, s15
        mac_1row_4col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d5c:	f914 9c09 	ldrsb.w	r9, [r4, #-9]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d60:	ee0c 8a10 	vmov	s24, r8
 8020d64:	f912 8c0e 	ldrsb.w	r8, [r2, #-14]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d68:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 8020d6c:	3108      	adds	r1, #8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d6e:	ee07 8a10 	vmov	s14, r8
 8020d72:	f910 8c0e 	ldrsb.w	r8, [r0, #-14]
 8020d76:	eee6 3a82 	vfma.f32	s7, s13, s4
 8020d7a:	3320      	adds	r3, #32
 8020d7c:	ee04 8a10 	vmov	s8, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d80:	f914 8c0d 	ldrsb.w	r8, [r4, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d88:	ee00 8a90 	vmov	s1, r8
 8020d8c:	f911 8c0d 	ldrsb.w	r8, [r1, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d90:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d94:	ee0b 8a90 	vmov	s23, r8
 8020d98:	f912 8c0d 	ldrsb.w	r8, [r2, #-13]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020d9c:	eeb8 cacc 	vcvt.f32.s32	s24, s24
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020da0:	ee06 8a10 	vmov	s12, r8
 8020da4:	f910 8c0d 	ldrsb.w	r8, [r0, #-13]
 8020da8:	ee24 4a27 	vmul.f32	s8, s8, s15
 8020dac:	ee04 8a90 	vmov	s9, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020db0:	f914 8c0c 	ldrsb.w	r8, [r4, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020db4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020db8:	ee01 8a10 	vmov	s2, r8
 8020dbc:	f911 8c0c 	ldrsb.w	r8, [r1, #-12]
 8020dc0:	eea7 4a02 	vfma.f32	s8, s14, s4
 8020dc4:	ee0e 8a90 	vmov	s29, r8
 8020dc8:	f912 8c0c 	ldrsb.w	r8, [r2, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020dcc:	eef8 4ae4 	vcvt.f32.s32	s9, s9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020dd0:	ee06 8a90 	vmov	s13, r8
 8020dd4:	f910 8c0c 	ldrsb.w	r8, [r0, #-12]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020dd8:	eef8 baeb 	vcvt.f32.s32	s23, s23
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ddc:	ee05 8a10 	vmov	s10, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020de0:	f914 8c0b 	ldrsb.w	r8, [r4, #-11]
 8020de4:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8020de8:	ee01 8a90 	vmov	s3, r8
 8020dec:	f911 8c0b 	ldrsb.w	r8, [r1, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020df0:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020df4:	ee0b 8a10 	vmov	s22, r8
 8020df8:	f912 8c0b 	ldrsb.w	r8, [r2, #-11]
 8020dfc:	eee6 4a02 	vfma.f32	s9, s12, s4
 8020e00:	ee07 8a10 	vmov	s14, r8
 8020e04:	f910 8c0b 	ldrsb.w	r8, [r0, #-11]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e08:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e0c:	ee05 8a90 	vmov	s11, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e10:	f911 8c0a 	ldrsb.w	r8, [r1, #-10]
 8020e14:	ee25 5a27 	vmul.f32	s10, s10, s15
 8020e18:	ee0a 8a90 	vmov	s21, r8
 8020e1c:	f912 8c0a 	ldrsb.w	r8, [r2, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e20:	eef8 5ae5 	vcvt.f32.s32	s11, s11
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e24:	ee0e 8a10 	vmov	s28, r8
 8020e28:	f910 8c0a 	ldrsb.w	r8, [r0, #-10]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e30:	ee06 8a10 	vmov	s12, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e34:	f911 8c09 	ldrsb.w	r8, [r1, #-9]
 8020e38:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8020e3c:	ee0a 8a10 	vmov	s20, r8
 8020e40:	f912 8c09 	ldrsb.w	r8, [r2, #-9]
 8020e44:	eea6 5a82 	vfma.f32	s10, s13, s4
 8020e48:	ee0d 8a90 	vmov	s27, r8
 8020e4c:	f910 8c09 	ldrsb.w	r8, [r0, #-9]
 8020e50:	eee7 5a02 	vfma.f32	s11, s14, s4
 8020e54:	ee06 8a90 	vmov	s13, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e58:	f914 8c10 	ldrsb.w	r8, [r4, #-16]
 8020e5c:	f910 6c10 	ldrsb.w	r6, [r0, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e60:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e64:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020e68:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e6c:	ee07 6a10 	vmov	s14, r6
 8020e70:	f912 6c10 	ldrsb.w	r6, [r2, #-16]
  *sum += *input_0++ * filter_1;
 8020e74:	ee26 6a27 	vmul.f32	s12, s12, s15
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020e78:	ed53 fa0e 	vldr	s31, [r3, #-56]	; 0xffffffc8
 8020e7c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8020e80:	ee0d 6a10 	vmov	s26, r6
  *sum += *input_0++ * filter_1;
 8020e84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8020e88:	f911 6c10 	ldrsb.w	r6, [r1, #-16]
 8020e8c:	eeb8 dacd 	vcvt.f32.s32	s26, s26
      while (col_count_div8--) {
 8020e90:	455a      	cmp	r2, fp
 8020e92:	ee67 7a27 	vmul.f32	s15, s14, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e96:	ee09 6a90 	vmov	s19, r6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020e9a:	eeb8 eace 	vcvt.f32.s32	s28, s28
 8020e9e:	ee07 aa10 	vmov	s14, sl
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ea2:	eef8 daed 	vcvt.f32.s32	s27, s27
 8020ea6:	eeed 7a02 	vfma.f32	s15, s26, s4
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020eaa:	ed13 da09 	vldr	s26, [r3, #-36]	; 0xffffffdc
  *sum += *input_0++ * filter_1;
 8020eae:	eeae 6a02 	vfma.f32	s12, s28, s4
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020eb2:	ed13 ea0c 	vldr	s28, [r3, #-48]	; 0xffffffd0
  *sum += *input_0++ * filter_1;
 8020eb6:	eeed 6a82 	vfma.f32	s13, s27, s4
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020eba:	ed53 da0b 	vldr	s27, [r3, #-44]	; 0xffffffd4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ebe:	eef8 9ae9 	vcvt.f32.s32	s19, s19
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020ec2:	ed13 2a0a 	vldr	s4, [r3, #-40]	; 0xffffffd8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ec6:	eef8 eaee 	vcvt.f32.s32	s29, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020eca:	eeb8 bacb 	vcvt.f32.s32	s22, s22
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ece:	eef8 aaea 	vcvt.f32.s32	s21, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ed2:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  *sum += *input_0++ * filter_2;
 8020ed6:	eeeb 4aa2 	vfma.f32	s9, s23, s5
 8020eda:	eee9 7aa2 	vfma.f32	s15, s19, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ede:	eef8 9ac7 	vcvt.f32.s32	s19, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020ee2:	ee07 9a10 	vmov	s14, r9
 8020ee6:	eeec 3aa2 	vfma.f32	s7, s25, s5
 8020eea:	eeac 4a22 	vfma.f32	s8, s24, s5
 8020eee:	eeae 5aa2 	vfma.f32	s10, s29, s5
 8020ef2:	eeeb 5a22 	vfma.f32	s11, s22, s5
 8020ef6:	eeaa 6aa2 	vfma.f32	s12, s21, s5
 8020efa:	eeea 6a22 	vfma.f32	s13, s20, s5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020efe:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f02:	eef8 2ac7 	vcvt.f32.s32	s5, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f06:	ee07 8a10 	vmov	s14, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f0a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f12:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8020f16:	eef8 1ae1 	vcvt.f32.s32	s3, s3
  *sum += *input_0++ * filter_3;
 8020f1a:	eee0 4a83 	vfma.f32	s9, s1, s6
 8020f1e:	eee7 7a03 	vfma.f32	s15, s14, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020f22:	ed13 7a0d 	vldr	s14, [r3, #-52]	; 0xffffffcc
  *sum += *input_0++ * filter_3;
 8020f26:	eee9 3a03 	vfma.f32	s7, s18, s6
 8020f2a:	eea0 4a03 	vfma.f32	s8, s0, s6
 8020f2e:	eea1 5a03 	vfma.f32	s10, s2, s6
 8020f32:	eee1 5a83 	vfma.f32	s11, s3, s6
 8020f36:	eea9 6a83 	vfma.f32	s12, s19, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020f3a:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
  *sum += *input_0++ * filter_3;
 8020f3e:	eee2 6a83 	vfma.f32	s13, s5, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020f42:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 8020f46:	ee77 4a24 	vadd.f32	s9, s14, s9
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020f4a:	ed13 7a10 	vldr	s14, [r3, #-64]	; 0xffffffc0
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020f4e:	fec8 3a23 	vmaxnm.f32	s7, s16, s7
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020f52:	fe88 4a04 	vmaxnm.f32	s8, s16, s8
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020f56:	fec3 3ae8 	vminnm.f32	s7, s7, s17
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020f5a:	fe84 4a68 	vminnm.f32	s8, s8, s17
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020f5e:	ee3f fa23 	vadd.f32	s30, s30, s7
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020f62:	fe88 5a05 	vmaxnm.f32	s10, s16, s10
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020f66:	ee7f fa84 	vadd.f32	s31, s31, s8
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020f6a:	fe85 5a68 	vminnm.f32	s10, s10, s17
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020f6e:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020f72:	ee3e ea05 	vadd.f32	s28, s28, s10
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020f76:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020f7a:	fe88 6a06 	vmaxnm.f32	s12, s16, s12
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020f7e:	ee7d daa5 	vadd.f32	s27, s27, s11
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020f82:	fe86 6a68 	vminnm.f32	s12, s12, s17
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020f86:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020f8a:	ee32 2a06 	vadd.f32	s4, s4, s12
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020f8e:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020f92:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020f96:	ee3d da26 	vadd.f32	s26, s26, s13
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020f9a:	fec7 7ae8 	vminnm.f32	s15, s15, s17
 8020f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8020fa2:	ed03 fa0f 	vstr	s30, [r3, #-60]	; 0xffffffc4
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8020fa6:	ed43 fa0e 	vstr	s31, [r3, #-56]	; 0xffffffc8
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8020faa:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8020fae:	ed03 ea0c 	vstr	s28, [r3, #-48]	; 0xffffffd0
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8020fb2:	ed43 da0b 	vstr	s27, [r3, #-44]	; 0xffffffd4
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8020fb6:	ed03 2a0a 	vstr	s4, [r3, #-40]	; 0xffffffd8
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8020fba:	ed03 da09 	vstr	s26, [r3, #-36]	; 0xffffffdc
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8020fbe:	ed43 7a10 	vstr	s15, [r3, #-64]	; 0xffffffc0
      while (col_count_div8--) {
 8020fc2:	f47f aea0 	bne.w	8020d06 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1342>
 8020fc6:	9e00      	ldr	r6, [sp, #0]
 8020fc8:	9b06      	ldr	r3, [sp, #24]
 8020fca:	3510      	adds	r5, #16
 8020fcc:	449c      	add	ip, r3
 8020fce:	9b05      	ldr	r3, [sp, #20]
 8020fd0:	441e      	add	r6, r3
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 8020fd2:	9b02      	ldr	r3, [sp, #8]
 8020fd4:	42ab      	cmp	r3, r5
 8020fd6:	f47f ad17 	bne.w	8020a08 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1044>
 8020fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020fdc:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 8020fde:	4413      	add	r3, r2
 8020fe0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8020fe2:	930b      	str	r3, [sp, #44]	; 0x2c
 8020fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020fe6:	4413      	add	r3, r2
 8020fe8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8020fea:	930a      	str	r3, [sp, #40]	; 0x28
 8020fec:	9b01      	ldr	r3, [sp, #4]
 8020fee:	4413      	add	r3, r2
 8020ff0:	9301      	str	r3, [sp, #4]
  while (leftover_elements) {
 8020ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8020ff4:	3b01      	subs	r3, #1
 8020ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8020ff8:	f47f acf0 	bne.w	80209dc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x1018>
    leftover_elements--;
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8020ffc:	2000      	movs	r0, #0
 8020ffe:	b03b      	add	sp, #236	; 0xec
 8021000:	ecbd 8b10 	vpop	{d8-d15}
 8021004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      float* out_2 = &output_data[(i_element + 2) * output_depth];
 8021008:	e9dd a22c 	ldrd	sl, r2, [sp, #176]	; 0xb0
      float* out_0 = &output_data[i_element * output_depth];
 802100c:	e9dd 102e 	ldrd	r1, r0, [sp, #184]	; 0xb8
 8021010:	f7ff b8f0 	b.w	80201f4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x830>

08021014 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_sram, const int8_t* filter_flash, const uint16_t first_k_channel, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 8021014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021018:	ed2d 8b10 	vpush	{d8-d15}
 802101c:	b0ad      	sub	sp, #180	; 0xb4
 802101e:	eeb0 8a40 	vmov.f32	s16, s0
 8021022:	eef0 8a60 	vmov.f32	s17, s1
 8021026:	f8bd 212c 	ldrh.w	r2, [sp, #300]	; 0x12c
 802102a:	f8bd 1130 	ldrh.w	r1, [sp, #304]	; 0x130
 802102e:	9325      	str	r3, [sp, #148]	; 0x94
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 8021030:	fb01 f202 	mul.w	r2, r1, r2
                 float* im2col_data, const uint16_t batches) {
 8021034:	f8bd 3134 	ldrh.w	r3, [sp, #308]	; 0x134
 8021038:	902b      	str	r0, [sp, #172]	; 0xac
 802103a:	9327      	str	r3, [sp, #156]	; 0x9c
  const int num_elements = output_height * output_width;
 802103c:	922a      	str	r2, [sp, #168]	; 0xa8

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 802103e:	fb03 f202 	mul.w	r2, r3, r2
                 float* im2col_data, const uint16_t batches) {
 8021042:	f8bd 3120 	ldrh.w	r3, [sp, #288]	; 0x120
 8021046:	9316      	str	r3, [sp, #88]	; 0x58
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 8021048:	b122      	cbz	r2, 8021054 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x40>
 802104a:	0092      	lsls	r2, r2, #2
 802104c:	2100      	movs	r1, #0
 802104e:	984a      	ldr	r0, [sp, #296]	; 0x128
 8021050:	f007 fea9 	bl	8028da6 <memset>
    output_data[i_element] = 0;
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 8021054:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8021056:	109b      	asrs	r3, r3, #2
 8021058:	9326      	str	r3, [sp, #152]	; 0x98
 802105a:	f000 847d 	beq.w	8021958 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x944>
        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row4col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
        out_0 += 4; out_1 += 4; out_2 += 4; out_3 += 4;
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 802105e:	9916      	ldr	r1, [sp, #88]	; 0x58
 8021060:	9b27      	ldr	r3, [sp, #156]	; 0x9c
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 8021062:	0888      	lsrs	r0, r1, #2
 8021064:	9f25      	ldr	r7, [sp, #148]	; 0x94
      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 8021066:	1a5a      	subs	r2, r3, r1
      while (col_count_div4--) {
 8021068:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 802106c:	9012      	str	r0, [sp, #72]	; 0x48
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];

      /* Compute weights in FLASH */
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 802106e:	f3c2 048f 	ubfx	r4, r2, #2, #16
 8021072:	9217      	str	r2, [sp, #92]	; 0x5c
      while (col_count_div4--) {
 8021074:	fa1f fc8c 	uxth.w	ip, ip
      while (col_count_div4--) {
 8021078:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 802107c:	9413      	str	r4, [sp, #76]	; 0x4c
      while (col_count_div4--) {
 802107e:	fa1f fe8e 	uxth.w	lr, lr
 8021082:	2f00      	cmp	r7, #0
 8021084:	f000 8468 	beq.w	8021958 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x944>
 8021088:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 802108c:	f10c 0001 	add.w	r0, ip, #1
 8021090:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8021092:	461c      	mov	r4, r3
 8021094:	eb03 0643 	add.w	r6, r3, r3, lsl #1
 8021098:	f10e 0e04 	add.w	lr, lr, #4
 802109c:	1d19      	adds	r1, r3, #4
 802109e:	0105      	lsls	r5, r0, #4
 80210a0:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80210a4:	f103 0802 	add.w	r8, r3, #2
 80210a8:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 80210ac:	2300      	movs	r3, #0
 80210ae:	00b6      	lsls	r6, r6, #2
 80210b0:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
 80210b4:	4696      	mov	lr, r2
 80210b6:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 80210b8:	931a      	str	r3, [sp, #104]	; 0x68
 80210ba:	1e7b      	subs	r3, r7, #1
 80210bc:	1977      	adds	r7, r6, r5
 80210be:	1955      	adds	r5, r2, r5
 80210c0:	3610      	adds	r6, #16
 80210c2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80210c6:	9510      	str	r5, [sp, #64]	; 0x40
 80210c8:	eb02 0584 	add.w	r5, r2, r4, lsl #2
 80210cc:	4674      	mov	r4, lr
 80210ce:	19d7      	adds	r7, r2, r7
 80210d0:	950f      	str	r5, [sp, #60]	; 0x3c
 80210d2:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 80210d6:	2000      	movs	r0, #0
 80210d8:	1996      	adds	r6, r2, r6
 80210da:	970d      	str	r7, [sp, #52]	; 0x34
 80210dc:	4617      	mov	r7, r2
 80210de:	901b      	str	r0, [sp, #108]	; 0x6c
 80210e0:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 80210e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80210e6:	f10c 0c04 	add.w	ip, ip, #4
 80210ea:	900b      	str	r0, [sp, #44]	; 0x2c
 80210ec:	f023 0003 	bic.w	r0, r3, #3
 80210f0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80210f2:	9029      	str	r0, [sp, #164]	; 0xa4
 80210f4:	eb07 00c8 	add.w	r0, r7, r8, lsl #3
 80210f8:	009b      	lsls	r3, r3, #2
 80210fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 80210fc:	900a      	str	r0, [sp, #40]	; 0x28
 80210fe:	4638      	mov	r0, r7
 8021100:	931c      	str	r3, [sp, #112]	; 0x70
 8021102:	0123      	lsls	r3, r4, #4
 8021104:	3010      	adds	r0, #16
 8021106:	950e      	str	r5, [sp, #56]	; 0x38
 8021108:	9328      	str	r3, [sp, #160]	; 0xa0
 802110a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 802110c:	900c      	str	r0, [sp, #48]	; 0x30
 802110e:	3304      	adds	r3, #4
      while (col_count_div4--) {
 8021110:	982b      	ldr	r0, [sp, #172]	; 0xac
 8021112:	f8cd c060 	str.w	ip, [sp, #96]	; 0x60
 8021116:	9323      	str	r3, [sp, #140]	; 0x8c
 8021118:	0093      	lsls	r3, r2, #2
 802111a:	4605      	mov	r5, r0
 802111c:	9609      	str	r6, [sp, #36]	; 0x24
 802111e:	9315      	str	r3, [sp, #84]	; 0x54
 8021120:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8021122:	3304      	adds	r3, #4
 8021124:	9322      	str	r3, [sp, #136]	; 0x88
 8021126:	008b      	lsls	r3, r1, #2
 8021128:	9314      	str	r3, [sp, #80]	; 0x50
 802112a:	4603      	mov	r3, r0
 802112c:	3310      	adds	r3, #16
 802112e:	9324      	str	r3, [sp, #144]	; 0x90
 8021130:	991a      	ldr	r1, [sp, #104]	; 0x68
 8021132:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8021134:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8021136:	440b      	add	r3, r1
 8021138:	990c      	ldr	r1, [sp, #48]	; 0x30
 802113a:	eb05 0a02 	add.w	sl, r5, r2
 802113e:	3910      	subs	r1, #16
 8021140:	eb0a 0702 	add.w	r7, sl, r2
 8021144:	46d1      	mov	r9, sl
 8021146:	9121      	str	r1, [sp, #132]	; 0x84
 8021148:	990b      	ldr	r1, [sp, #44]	; 0x2c
 802114a:	18be      	adds	r6, r7, r2
 802114c:	3910      	subs	r1, #16
 802114e:	961d      	str	r6, [sp, #116]	; 0x74
 8021150:	9602      	str	r6, [sp, #8]
 8021152:	9120      	str	r1, [sp, #128]	; 0x80
 8021154:	9924      	ldr	r1, [sp, #144]	; 0x90
 8021156:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 802115a:	9311      	str	r3, [sp, #68]	; 0x44
 802115c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802115e:	3b10      	subs	r3, #16
 8021160:	931f      	str	r3, [sp, #124]	; 0x7c
 8021162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021164:	3b10      	subs	r3, #16
 8021166:	931e      	str	r3, [sp, #120]	; 0x78
 8021168:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802116a:	9307      	str	r3, [sp, #28]
 802116c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 802116e:	9308      	str	r3, [sp, #32]
      while (col_count_div4--) {
 8021170:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021172:	2b00      	cmp	r3, #0
 8021174:	f000 85fb 	beq.w	8021d6e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xd5a>
 8021178:	9e16      	ldr	r6, [sp, #88]	; 0x58
 802117a:	9c08      	ldr	r4, [sp, #32]
 802117c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 802117e:	eb06 0e04 	add.w	lr, r6, r4
 8021182:	9501      	str	r5, [sp, #4]
 8021184:	4611      	mov	r1, r2
 8021186:	eb06 0c0e 	add.w	ip, r6, lr
 802118a:	eb01 0a04 	add.w	sl, r1, r4
 802118e:	eb0c 0806 	add.w	r8, ip, r6
 8021192:	9e02      	ldr	r6, [sp, #8]
 8021194:	f8cd a018 	str.w	sl, [sp, #24]
 8021198:	e9dd 0109 	ldrd	r0, r1, [sp, #36]	; 0x24
 802119c:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80211a0:	f91e 5c04 	ldrsb.w	r5, [lr, #-4]
 80211a4:	3404      	adds	r4, #4
  *sum += *input_1++ * filter_1;
 80211a6:	edd9 5a01 	vldr	s11, [r9, #4]
 80211aa:	f10e 0e04 	add.w	lr, lr, #4
 80211ae:	ee04 5a90 	vmov	s9, r5
  *sum += *input_0++ * filter_1;
 80211b2:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_1++ * filter_0;
 80211b4:	ed99 fa00 	vldr	s30, [r9]
 80211b8:	f10c 0c04 	add.w	ip, ip, #4
  *sum += *input_0++ * filter_1;
 80211bc:	ed95 5a01 	vldr	s10, [r5, #4]
 80211c0:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80211c4:	f914 5c08 	ldrsb.w	r5, [r4, #-8]
 80211c8:	f108 0804 	add.w	r8, r8, #4
  *sum += *input_2++ * filter_1;
 80211cc:	ed97 6a01 	vldr	s12, [r7, #4]
 80211d0:	3310      	adds	r3, #16
 80211d2:	ee07 5a10 	vmov	s14, r5
  *sum += *input_0++ * filter_0;
 80211d6:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_0++ * filter_1;
 80211d8:	ee24 2a85 	vmul.f32	s4, s9, s10
  *sum += *input_3++ * filter_1;
 80211dc:	edd6 7a01 	vldr	s15, [r6, #4]
  *sum += *input_0++ * filter_0;
 80211e0:	edd5 fa00 	vldr	s31, [r5]
 80211e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80211e8:	f91c 5c08 	ldrsb.w	r5, [ip, #-8]
  *sum += *input_1++ * filter_1;
 80211ec:	ee64 2aa5 	vmul.f32	s5, s9, s11
  *sum += *input_2++ * filter_1;
 80211f0:	ee24 3a86 	vmul.f32	s6, s9, s12
  *sum += *input_2++ * filter_0;
 80211f4:	ed97 ea00 	vldr	s28, [r7]
 80211f8:	ee04 5a10 	vmov	s8, r5
  *sum += *input_0++ * filter_2;
 80211fc:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_0++ * filter_1;
 80211fe:	eea7 2a2f 	vfma.f32	s4, s14, s31
  *sum += *input_3++ * filter_0;
 8021202:	edd6 ca00 	vldr	s25, [r6]
  *sum += *input_0++ * filter_2;
 8021206:	edd5 ea02 	vldr	s29, [r5, #8]
 802120a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 802120e:	f918 5c08 	ldrsb.w	r5, [r8, #-8]
  *sum += *input_1++ * filter_1;
 8021212:	eee7 2a0f 	vfma.f32	s5, s14, s30
  *sum += *input_3++ * filter_1;
 8021216:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum += *input_1++ * filter_2;
 802121a:	edd9 da02 	vldr	s27, [r9, #8]
 802121e:	ee09 5a90 	vmov	s19, r5
  *sum++ += *input_0++ * filter_3;
 8021222:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_2++ * filter_1;
 8021224:	eea7 3a0e 	vfma.f32	s6, s14, s28
  *sum += *input_2++ * filter_2;
 8021228:	ed97 ca02 	vldr	s24, [r7, #8]
  *sum++ += *input_0++ * filter_3;
 802122c:	ed95 da03 	vldr	s26, [r5, #12]
  *sum += *input_0++ * filter_2;
 8021230:	eea4 2a2e 	vfma.f32	s4, s8, s29
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021234:	f91e 5c07 	ldrsb.w	r5, [lr, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021238:	eef8 9ae9 	vcvt.f32.s32	s19, s19
  *sum += *input_3++ * filter_1;
 802123c:	eee7 4a2c 	vfma.f32	s9, s14, s25
  *sum += *input_3++ * filter_2;
 8021240:	ed96 ba02 	vldr	s22, [r6, #8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021244:	ee06 5a90 	vmov	s13, r5
 8021248:	f914 5c07 	ldrsb.w	r5, [r4, #-7]
  *sum += *input_1++ * filter_2;
 802124c:	eee4 2a2d 	vfma.f32	s5, s8, s27
  *sum++ += *input_1++ * filter_3;
 8021250:	edd9 ba03 	vldr	s23, [r9, #12]
 8021254:	ee09 5a10 	vmov	s18, r5
 8021258:	f91c 5c07 	ldrsb.w	r5, [ip, #-7]
  *sum++ += *input_0++ * filter_3;
 802125c:	eea9 2a8d 	vfma.f32	s4, s19, s26
  *sum++ += *input_2++ * filter_3;
 8021260:	edd7 aa03 	vldr	s21, [r7, #12]
 8021264:	ee00 5a10 	vmov	s0, r5
 8021268:	f918 5c07 	ldrsb.w	r5, [r8, #-7]
 802126c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum++ += *input_3++ * filter_3;
 8021270:	ed96 aa03 	vldr	s20, [r6, #12]
 8021274:	ee00 5a90 	vmov	s1, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021278:	f91e 5c06 	ldrsb.w	r5, [lr, #-6]
  *sum += *input_2++ * filter_2;
 802127c:	eea4 3a0c 	vfma.f32	s6, s8, s24
 8021280:	f914 bc06 	ldrsb.w	fp, [r4, #-6]
 8021284:	9502      	str	r5, [sp, #8]
  *sum += *input_3++ * filter_2;
 8021286:	eee4 4a0b 	vfma.f32	s9, s8, s22
 802128a:	f91c 5c06 	ldrsb.w	r5, [ip, #-6]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802128e:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
  *sum += *input_0++ * filter_1;
 8021292:	ee66 3a85 	vmul.f32	s7, s13, s10
    *out_0++ += sum[7];
}

static inline void assign_sum_to_pointwise_output_4row4col(float* out_0, float* out_1, float* out_2, float* out_3, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021296:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802129a:	9503      	str	r5, [sp, #12]
  *sum++ += *input_1++ * filter_3;
 802129c:	eee9 2aab 	vfma.f32	s5, s19, s23
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 80212a0:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
 80212a4:	fe82 2a68 	vminnm.f32	s4, s4, s17
 80212a8:	f918 5c06 	ldrsb.w	r5, [r8, #-6]
  *sum += *input_0++ * filter_1;
 80212ac:	eee9 3a2f 	vfma.f32	s7, s18, s31
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 80212b0:	ee37 2a02 	vadd.f32	s4, s14, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80212b4:	f91c ac05 	ldrsb.w	sl, [ip, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80212b8:	9504      	str	r5, [sp, #16]
  *sum++ += *input_2++ * filter_3;
 80212ba:	eea9 3aaa 	vfma.f32	s6, s19, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80212be:	f914 5c05 	ldrsb.w	r5, [r4, #-5]
 80212c2:	ee01 aa10 	vmov	s2, sl
  *sum++ += *input_3++ * filter_3;
 80212c6:	eee9 4a8a 	vfma.f32	s9, s19, s20
 80212ca:	f918 ac05 	ldrsb.w	sl, [r8, #-5]
 80212ce:	9505      	str	r5, [sp, #20]
  *sum += *input_1++ * filter_1;
 80212d0:	ee26 4aa5 	vmul.f32	s8, s13, s11
 80212d4:	f91e 5c05 	ldrsb.w	r5, [lr, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80212d8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 80212dc:	ed03 2a08 	vstr	s4, [r3, #-32]	; 0xffffffe0
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80212e0:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
 80212e4:	ed52 9a04 	vldr	s19, [r2, #-16]
 80212e8:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_1++ * filter_1;
 80212ec:	eea9 4a0f 	vfma.f32	s8, s18, s30
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80212f0:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80212f4:	ee79 2aa2 	vadd.f32	s5, s19, s5
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80212f8:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_2++ * filter_1;
 80212fc:	ee26 2a86 	vmul.f32	s4, s13, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021300:	ed9d 7a02 	vldr	s14, [sp, #8]
  *sum += *input_0++ * filter_2;
 8021304:	eee0 3a2e 	vfma.f32	s7, s0, s29
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021308:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 802130c:	ed42 2a04 	vstr	s5, [r2, #-16]
  *sum += *input_3++ * filter_1;
 8021310:	ee66 6aa7 	vmul.f32	s13, s13, s15
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021314:	ed51 2a04 	vldr	s5, [r1, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021318:	eef8 0ae0 	vcvt.f32.s32	s1, s1
  *sum += *input_2++ * filter_1;
 802131c:	eea9 2a0e 	vfma.f32	s4, s18, s28
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021320:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021324:	ee32 3a83 	vadd.f32	s6, s5, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021328:	ee02 ba90 	vmov	s5, fp
  *sum += *input_3++ * filter_1;
 802132c:	eee9 6a2c 	vfma.f32	s13, s18, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021330:	ee01 aa90 	vmov	s3, sl
  *sum += *input_1++ * filter_2;
 8021334:	eea0 4a2d 	vfma.f32	s8, s0, s27
 8021338:	3210      	adds	r2, #16
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 802133a:	ed01 3a04 	vstr	s6, [r1, #-16]
  *sum++ += *input_0++ * filter_3;
 802133e:	eee0 3a8d 	vfma.f32	s7, s1, s26
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021342:	ed10 3a04 	vldr	s6, [r0, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021346:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_2++ * filter_2;
 802134a:	eea0 2a0c 	vfma.f32	s4, s0, s24
 802134e:	3110      	adds	r1, #16
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021350:	ee73 4a24 	vadd.f32	s9, s6, s9
 8021354:	3010      	adds	r0, #16
  *sum += *input_3++ * filter_2;
 8021356:	eee0 6a0b 	vfma.f32	s13, s0, s22
 802135a:	eef8 2ae2 	vcvt.f32.s32	s5, s5
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 802135e:	ed40 4a08 	vstr	s9, [r0, #-32]	; 0xffffffe0
  *sum += *input_0++ * filter_1;
 8021362:	ee27 3a05 	vmul.f32	s6, s14, s10
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8021366:	ed13 0a07 	vldr	s0, [r3, #-28]	; 0xffffffe4
  *sum++ += *input_1++ * filter_3;
 802136a:	eea0 4aab 	vfma.f32	s8, s1, s23
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 802136e:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 8021372:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 8021376:	ee70 3a23 	vadd.f32	s7, s0, s7
 802137a:	ed9d 0a03 	vldr	s0, [sp, #12]
  *sum += *input_0++ * filter_1;
 802137e:	eea2 3aaf 	vfma.f32	s6, s5, s31
  *sum++ += *input_2++ * filter_3;
 8021382:	eea0 2aaa 	vfma.f32	s4, s1, s21
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8021386:	ed43 3a07 	vstr	s7, [r3, #-28]	; 0xffffffe4
  *sum++ += *input_3++ * filter_3;
 802138a:	eee0 6a8a 	vfma.f32	s13, s1, s20
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 802138e:	ed52 0a07 	vldr	s1, [r2, #-28]	; 0xffffffe4
  *sum += *input_1++ * filter_1;
 8021392:	ee67 4a25 	vmul.f32	s9, s14, s11
 8021396:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 802139a:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
 802139e:	fe84 4a68 	vminnm.f32	s8, s8, s17
 80213a2:	ee30 4a84 	vadd.f32	s8, s1, s8
  *sum += *input_1++ * filter_1;
 80213a6:	eee2 4a8f 	vfma.f32	s9, s5, s30
 80213aa:	eddd 0a04 	vldr	s1, [sp, #16]
  *sum += *input_2++ * filter_1;
 80213ae:	ee67 3a06 	vmul.f32	s7, s14, s12
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80213b2:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 80213b6:	ed02 4a07 	vstr	s8, [r2, #-28]	; 0xffffffe4
  *sum += *input_3++ * filter_1;
 80213ba:	ee27 7a27 	vmul.f32	s14, s14, s15
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80213be:	ed11 4a07 	vldr	s8, [r1, #-28]	; 0xffffffe4
  *sum += *input_0++ * filter_2;
 80213c2:	eea0 3a2e 	vfma.f32	s6, s0, s29
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80213c6:	fe82 2a68 	vminnm.f32	s4, s4, s17
 80213ca:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80213ce:	ee34 2a02 	vadd.f32	s4, s8, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80213d2:	ee04 5a10 	vmov	s8, r5
  *sum += *input_3++ * filter_1;
 80213d6:	eea2 7aac 	vfma.f32	s14, s5, s25
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80213da:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
 80213de:	eeb8 9ac4 	vcvt.f32.s32	s18, s8
 80213e2:	ed9d 4a05 	vldr	s8, [sp, #20]
  *sum += *input_2++ * filter_1;
 80213e6:	eee2 3a8e 	vfma.f32	s7, s5, s28
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80213ea:	ed01 2a07 	vstr	s4, [r1, #-28]	; 0xffffffe4
  *sum += *input_1++ * filter_2;
 80213ee:	eee0 4a2d 	vfma.f32	s9, s0, s27
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80213f2:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
  *sum++ += *input_0++ * filter_3;
 80213f6:	eea0 3a8d 	vfma.f32	s6, s1, s26
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80213fa:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 80213fe:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8021402:	ee72 6aa6 	vadd.f32	s13, s5, s13
  *sum += *input_0++ * filter_1;
 8021406:	ee29 5a05 	vmul.f32	s10, s18, s10
  *sum += *input_3++ * filter_2;
 802140a:	eea0 7a0b 	vfma.f32	s14, s0, s22
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 802140e:	ed40 6a07 	vstr	s13, [r0, #-28]	; 0xffffffe4
  *sum += *input_2++ * filter_2;
 8021412:	eee0 3a0c 	vfma.f32	s7, s0, s24
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 8021416:	ed53 2a06 	vldr	s5, [r3, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_1;
 802141a:	eea4 5a2f 	vfma.f32	s10, s8, s31
  *sum++ += *input_1++ * filter_3;
 802141e:	eee0 4aab 	vfma.f32	s9, s1, s23
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 8021422:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 8021426:	fe83 3a68 	vminnm.f32	s6, s6, s17
 802142a:	ee32 3a83 	vadd.f32	s6, s5, s6
 802142e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
  *sum++ += *input_3++ * filter_3;
 8021432:	eea0 7a8a 	vfma.f32	s14, s1, s20
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 8021436:	ed03 3a06 	vstr	s6, [r3, #-24]	; 0xffffffe8
  *sum += *input_1++ * filter_1;
 802143a:	ee69 6a25 	vmul.f32	s13, s18, s11
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 802143e:	ed12 3a06 	vldr	s6, [r2, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_2;
 8021442:	eea1 5a2e 	vfma.f32	s10, s2, s29
  *sum++ += *input_2++ * filter_3;
 8021446:	eee0 3aaa 	vfma.f32	s7, s1, s21
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 802144a:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 802144e:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 8021452:	ee73 4a24 	vadd.f32	s9, s6, s9
  *sum += *input_1++ * filter_1;
 8021456:	eee4 6a0f 	vfma.f32	s13, s8, s30
  *sum++ += *input_3++ * filter_3;
 802145a:	eef0 5a47 	vmov.f32	s11, s14
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 802145e:	ed42 4a06 	vstr	s9, [r2, #-24]	; 0xffffffe8
  *sum += *input_2++ * filter_1;
 8021462:	ee29 7a06 	vmul.f32	s14, s18, s12
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8021466:	ed51 4a06 	vldr	s9, [r1, #-24]	; 0xffffffe8
  *sum++ += *input_0++ * filter_3;
 802146a:	eeb0 6a45 	vmov.f32	s12, s10
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 802146e:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 8021472:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 8021476:	ee34 5aa3 	vadd.f32	s10, s9, s7
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 802147a:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
 802147e:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8021482:	fec5 5ae8 	vminnm.f32	s11, s11, s17
  *sum += *input_2++ * filter_1;
 8021486:	eea4 7a0e 	vfma.f32	s14, s8, s28
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 802148a:	ed01 5a06 	vstr	s10, [r1, #-24]	; 0xffffffe8
  *sum += *input_1++ * filter_2;
 802148e:	eee1 6a2d 	vfma.f32	s13, s2, s27
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8021492:	ed10 5a06 	vldr	s10, [r0, #-24]	; 0xffffffe8
  *sum++ += *input_0++ * filter_3;
 8021496:	eea1 6a8d 	vfma.f32	s12, s3, s26
  *sum += *input_3++ * filter_1;
 802149a:	ee69 7a27 	vmul.f32	s15, s18, s15
      while (col_count_div4--) {
 802149e:	9d06      	ldr	r5, [sp, #24]
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 80214a0:	ee75 5a25 	vadd.f32	s11, s10, s11
 80214a4:	42a5      	cmp	r5, r4
  *sum += *input_3++ * filter_1;
 80214a6:	eee4 7a2c 	vfma.f32	s15, s8, s25
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 80214aa:	ed40 5a06 	vstr	s11, [r0, #-24]	; 0xffffffe8
  *sum += *input_2++ * filter_2;
 80214ae:	eea1 7a0c 	vfma.f32	s14, s2, s24
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80214b2:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
  *sum++ += *input_1++ * filter_3;
 80214b6:	eee1 6aab 	vfma.f32	s13, s3, s23
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80214ba:	fe86 6a08 	vmaxnm.f32	s12, s12, s16
 80214be:	fe86 6a68 	vminnm.f32	s12, s12, s17
 80214c2:	ee35 6a86 	vadd.f32	s12, s11, s12
  *sum += *input_3++ * filter_2;
 80214c6:	eee1 7a0b 	vfma.f32	s15, s2, s22
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80214ca:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
  *sum++ += *input_2++ * filter_3;
 80214ce:	eea1 7aaa 	vfma.f32	s14, s3, s21
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 80214d2:	ed12 6a05 	vldr	s12, [r2, #-20]	; 0xffffffec
 80214d6:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
 80214da:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 80214de:	ee76 6a26 	vadd.f32	s13, s12, s13
  *sum++ += *input_3++ * filter_3;
 80214e2:	eee1 7a8a 	vfma.f32	s15, s3, s20
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 80214e6:	ed42 6a05 	vstr	s13, [r2, #-20]	; 0xffffffec
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 80214ea:	fe87 7a08 	vmaxnm.f32	s14, s14, s16
 80214ee:	ed51 6a05 	vldr	s13, [r1, #-20]	; 0xffffffec
 80214f2:	fe87 7a68 	vminnm.f32	s14, s14, s17
 80214f6:	ee36 7a87 	vadd.f32	s14, s13, s14
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 80214fa:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
 80214fe:	fec7 7ae8 	vminnm.f32	s15, s15, s17
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 8021502:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 8021506:	ed10 7a05 	vldr	s14, [r0, #-20]	; 0xffffffec
 802150a:	ee77 7a27 	vadd.f32	s15, s14, s15
 802150e:	ed40 7a05 	vstr	s15, [r0, #-20]	; 0xffffffec
 8021512:	f47f ae45 	bne.w	80211a0 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x18c>
 8021516:	9d01      	ldr	r5, [sp, #4]
 8021518:	9602      	str	r6, [sp, #8]
 802151a:	e9dd 100f 	ldrd	r1, r0, [sp, #60]	; 0x3c
 802151e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
      while (col_count_div4--) {
 8021522:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8021524:	2c00      	cmp	r4, #0
 8021526:	f000 81d4 	beq.w	80218d2 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x8be>
 802152a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 802152c:	f103 0810 	add.w	r8, r3, #16
 8021530:	9c07      	ldr	r4, [sp, #28]
 8021532:	3010      	adds	r0, #16
 8021534:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8021536:	3110      	adds	r1, #16
 8021538:	eb06 0b04 	add.w	fp, r6, r4
 802153c:	9c07      	ldr	r4, [sp, #28]
 802153e:	469c      	mov	ip, r3
 8021540:	3210      	adds	r2, #16
 8021542:	eb06 0a0b 	add.w	sl, r6, fp
 8021546:	4643      	mov	r3, r8
 8021548:	eb0c 0e04 	add.w	lr, ip, r4
 802154c:	9501      	str	r5, [sp, #4]
 802154e:	eb06 0c0a 	add.w	ip, r6, sl
 8021552:	9e02      	ldr	r6, [sp, #8]
 8021554:	f8cd e018 	str.w	lr, [sp, #24]
        /* Initialize partial sum (assume bias == NULL) */
        float sum[16] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021558:	f91b 5c04 	ldrsb.w	r5, [fp, #-4]
 802155c:	3404      	adds	r4, #4
  *sum += *input_1++ * filter_1;
 802155e:	edd9 5a01 	vldr	s11, [r9, #4]
 8021562:	f10b 0b04 	add.w	fp, fp, #4
 8021566:	ee04 5a90 	vmov	s9, r5
  *sum += *input_0++ * filter_1;
 802156a:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_1++ * filter_0;
 802156c:	ed99 fa00 	vldr	s30, [r9]
 8021570:	f10a 0a04 	add.w	sl, sl, #4
  *sum += *input_0++ * filter_1;
 8021574:	ed95 5a01 	vldr	s10, [r5, #4]
 8021578:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 802157c:	f914 5c08 	ldrsb.w	r5, [r4, #-8]
 8021580:	f10c 0c04 	add.w	ip, ip, #4
  *sum += *input_2++ * filter_1;
 8021584:	ed97 6a01 	vldr	s12, [r7, #4]
 8021588:	3010      	adds	r0, #16
 802158a:	ee07 5a10 	vmov	s14, r5
  *sum += *input_0++ * filter_0;
 802158e:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_0++ * filter_1;
 8021590:	ee24 2a85 	vmul.f32	s4, s9, s10
  *sum += *input_3++ * filter_1;
 8021594:	edd6 7a01 	vldr	s15, [r6, #4]
  *sum += *input_0++ * filter_0;
 8021598:	edd5 fa00 	vldr	s31, [r5]
 802159c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80215a0:	f91a 5c08 	ldrsb.w	r5, [sl, #-8]
  *sum += *input_1++ * filter_1;
 80215a4:	ee64 2aa5 	vmul.f32	s5, s9, s11
  *sum += *input_2++ * filter_1;
 80215a8:	ee24 3a86 	vmul.f32	s6, s9, s12
  *sum += *input_2++ * filter_0;
 80215ac:	ed97 ea00 	vldr	s28, [r7]
 80215b0:	ee04 5a10 	vmov	s8, r5
  *sum += *input_0++ * filter_2;
 80215b4:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_0++ * filter_1;
 80215b6:	eea7 2a2f 	vfma.f32	s4, s14, s31
  *sum += *input_3++ * filter_0;
 80215ba:	edd6 ca00 	vldr	s25, [r6]
  *sum += *input_0++ * filter_2;
 80215be:	edd5 ea02 	vldr	s29, [r5, #8]
 80215c2:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80215c6:	f91c 5c08 	ldrsb.w	r5, [ip, #-8]
  *sum += *input_1++ * filter_1;
 80215ca:	eee7 2a0f 	vfma.f32	s5, s14, s30
  *sum += *input_3++ * filter_1;
 80215ce:	ee64 4aa7 	vmul.f32	s9, s9, s15
  *sum += *input_1++ * filter_2;
 80215d2:	edd9 da02 	vldr	s27, [r9, #8]
 80215d6:	ee09 5a90 	vmov	s19, r5
  *sum++ += *input_0++ * filter_3;
 80215da:	9d01      	ldr	r5, [sp, #4]
  *sum += *input_2++ * filter_1;
 80215dc:	eea7 3a0e 	vfma.f32	s6, s14, s28
  *sum += *input_2++ * filter_2;
 80215e0:	ed97 ca02 	vldr	s24, [r7, #8]
  *sum++ += *input_0++ * filter_3;
 80215e4:	ed95 da03 	vldr	s26, [r5, #12]
  *sum += *input_0++ * filter_2;
 80215e8:	eea4 2a2e 	vfma.f32	s4, s8, s29
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80215ec:	f91b 5c07 	ldrsb.w	r5, [fp, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80215f0:	eef8 9ae9 	vcvt.f32.s32	s19, s19
  *sum += *input_3++ * filter_1;
 80215f4:	eee7 4a2c 	vfma.f32	s9, s14, s25
  *sum += *input_3++ * filter_2;
 80215f8:	ed96 ba02 	vldr	s22, [r6, #8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80215fc:	ee06 5a90 	vmov	s13, r5
 8021600:	f914 5c07 	ldrsb.w	r5, [r4, #-7]
  *sum += *input_1++ * filter_2;
 8021604:	eee4 2a2d 	vfma.f32	s5, s8, s27
  *sum++ += *input_1++ * filter_3;
 8021608:	edd9 ba03 	vldr	s23, [r9, #12]
 802160c:	ee09 5a10 	vmov	s18, r5
 8021610:	f91a 5c07 	ldrsb.w	r5, [sl, #-7]
  *sum++ += *input_0++ * filter_3;
 8021614:	eea9 2a8d 	vfma.f32	s4, s19, s26
  *sum++ += *input_2++ * filter_3;
 8021618:	edd7 aa03 	vldr	s21, [r7, #12]
 802161c:	ee00 5a10 	vmov	s0, r5
 8021620:	f91c 5c07 	ldrsb.w	r5, [ip, #-7]
 8021624:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  *sum++ += *input_3++ * filter_3;
 8021628:	ed96 aa03 	vldr	s20, [r6, #12]
 802162c:	ee00 5a90 	vmov	s1, r5
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021630:	f91b 5c06 	ldrsb.w	r5, [fp, #-6]
  *sum += *input_2++ * filter_2;
 8021634:	eea4 3a0c 	vfma.f32	s6, s8, s24
 8021638:	f914 8c06 	ldrsb.w	r8, [r4, #-6]
 802163c:	9502      	str	r5, [sp, #8]
  *sum += *input_3++ * filter_2;
 802163e:	eee4 4a0b 	vfma.f32	s9, s8, s22
 8021642:	f91a 5c06 	ldrsb.w	r5, [sl, #-6]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021646:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
  *sum += *input_0++ * filter_1;
 802164a:	ee66 3a85 	vmul.f32	s7, s13, s10
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 802164e:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021652:	9503      	str	r5, [sp, #12]
  *sum++ += *input_1++ * filter_3;
 8021654:	eee9 2aab 	vfma.f32	s5, s19, s23
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021658:	ed10 7a08 	vldr	s14, [r0, #-32]	; 0xffffffe0
 802165c:	fe82 2a68 	vminnm.f32	s4, s4, s17
 8021660:	f91c 5c06 	ldrsb.w	r5, [ip, #-6]
  *sum += *input_0++ * filter_1;
 8021664:	eee9 3a2f 	vfma.f32	s7, s18, s31
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021668:	ee37 2a02 	vadd.f32	s4, s14, s4
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802166c:	f91a ec05 	ldrsb.w	lr, [sl, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021670:	9504      	str	r5, [sp, #16]
  *sum++ += *input_2++ * filter_3;
 8021672:	eea9 3aaa 	vfma.f32	s6, s19, s21
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021676:	f914 5c05 	ldrsb.w	r5, [r4, #-5]
 802167a:	ee01 ea10 	vmov	s2, lr
  *sum++ += *input_3++ * filter_3;
 802167e:	eee9 4a8a 	vfma.f32	s9, s19, s20
 8021682:	f91c ec05 	ldrsb.w	lr, [ip, #-5]
 8021686:	9505      	str	r5, [sp, #20]
  *sum += *input_1++ * filter_1;
 8021688:	ee26 4aa5 	vmul.f32	s8, s13, s11
 802168c:	f91b 5c05 	ldrsb.w	r5, [fp, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021690:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021694:	ed00 2a08 	vstr	s4, [r0, #-32]	; 0xffffffe0
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021698:	fec2 2a88 	vmaxnm.f32	s5, s5, s16
 802169c:	ed51 9a04 	vldr	s19, [r1, #-16]
 80216a0:	fec2 2ae8 	vminnm.f32	s5, s5, s17
  *sum += *input_1++ * filter_1;
 80216a4:	eea9 4a0f 	vfma.f32	s8, s18, s30
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80216a8:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80216ac:	ee79 2aa2 	vadd.f32	s5, s19, s5
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80216b0:	fe83 3a68 	vminnm.f32	s6, s6, s17
  *sum += *input_2++ * filter_1;
 80216b4:	ee26 2a86 	vmul.f32	s4, s13, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80216b8:	ed9d 7a02 	vldr	s14, [sp, #8]
  *sum += *input_0++ * filter_2;
 80216bc:	eee0 3a2e 	vfma.f32	s7, s0, s29
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80216c0:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80216c4:	ed41 2a04 	vstr	s5, [r1, #-16]
  *sum += *input_3++ * filter_1;
 80216c8:	ee66 6aa7 	vmul.f32	s13, s13, s15
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80216cc:	ed52 2a04 	vldr	s5, [r2, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80216d0:	eef8 0ae0 	vcvt.f32.s32	s1, s1
  *sum += *input_2++ * filter_1;
 80216d4:	eea9 2a0e 	vfma.f32	s4, s18, s28
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80216d8:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80216dc:	ee32 3a83 	vadd.f32	s6, s5, s6
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80216e0:	ee02 8a90 	vmov	s5, r8
  *sum += *input_3++ * filter_1;
 80216e4:	eee9 6a2c 	vfma.f32	s13, s18, s25
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80216e8:	ee01 ea90 	vmov	s3, lr
  *sum += *input_1++ * filter_2;
 80216ec:	eea0 4a2d 	vfma.f32	s8, s0, s27
 80216f0:	3110      	adds	r1, #16
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80216f2:	ed02 3a04 	vstr	s6, [r2, #-16]
  *sum++ += *input_0++ * filter_3;
 80216f6:	eee0 3a8d 	vfma.f32	s7, s1, s26
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80216fa:	ed13 3a04 	vldr	s6, [r3, #-16]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 80216fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_2++ * filter_2;
 8021702:	eea0 2a0c 	vfma.f32	s4, s0, s24
 8021706:	3210      	adds	r2, #16
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021708:	ee73 4a24 	vadd.f32	s9, s6, s9
 802170c:	3310      	adds	r3, #16
  *sum += *input_3++ * filter_2;
 802170e:	eee0 6a0b 	vfma.f32	s13, s0, s22
 8021712:	eef8 2ae2 	vcvt.f32.s32	s5, s5
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021716:	ed43 4a08 	vstr	s9, [r3, #-32]	; 0xffffffe0
  *sum += *input_0++ * filter_1;
 802171a:	ee27 3a05 	vmul.f32	s6, s14, s10
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 802171e:	ed10 0a07 	vldr	s0, [r0, #-28]	; 0xffffffe4
  *sum++ += *input_1++ * filter_3;
 8021722:	eea0 4aab 	vfma.f32	s8, s1, s23
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8021726:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 802172a:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 802172e:	ee70 3a23 	vadd.f32	s7, s0, s7
 8021732:	ed9d 0a03 	vldr	s0, [sp, #12]
  *sum += *input_0++ * filter_1;
 8021736:	eea2 3aaf 	vfma.f32	s6, s5, s31
  *sum++ += *input_2++ * filter_3;
 802173a:	eea0 2aaa 	vfma.f32	s4, s1, s21
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 802173e:	ed40 3a07 	vstr	s7, [r0, #-28]	; 0xffffffe4
  *sum++ += *input_3++ * filter_3;
 8021742:	eee0 6a8a 	vfma.f32	s13, s1, s20
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8021746:	ed51 0a07 	vldr	s1, [r1, #-28]	; 0xffffffe4
  *sum += *input_1++ * filter_1;
 802174a:	ee67 4a25 	vmul.f32	s9, s14, s11
 802174e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8021752:	fe84 4a08 	vmaxnm.f32	s8, s8, s16
 8021756:	fe84 4a68 	vminnm.f32	s8, s8, s17
 802175a:	ee30 4a84 	vadd.f32	s8, s1, s8
  *sum += *input_1++ * filter_1;
 802175e:	eee2 4a8f 	vfma.f32	s9, s5, s30
 8021762:	eddd 0a04 	vldr	s1, [sp, #16]
  *sum += *input_2++ * filter_1;
 8021766:	ee67 3a06 	vmul.f32	s7, s14, s12
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 802176a:	fe82 2a08 	vmaxnm.f32	s4, s4, s16
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 802176e:	ed01 4a07 	vstr	s8, [r1, #-28]	; 0xffffffe4
  *sum += *input_3++ * filter_1;
 8021772:	ee27 7a27 	vmul.f32	s14, s14, s15
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8021776:	ed12 4a07 	vldr	s8, [r2, #-28]	; 0xffffffe4
  *sum += *input_0++ * filter_2;
 802177a:	eea0 3a2e 	vfma.f32	s6, s0, s29
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 802177e:	fe82 2a68 	vminnm.f32	s4, s4, s17
 8021782:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8021786:	ee34 2a02 	vadd.f32	s4, s8, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 802178a:	ee04 5a10 	vmov	s8, r5
  *sum += *input_3++ * filter_1;
 802178e:	eea2 7aac 	vfma.f32	s14, s5, s25
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8021792:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
 8021796:	eeb8 9ac4 	vcvt.f32.s32	s18, s8
 802179a:	ed9d 4a05 	vldr	s8, [sp, #20]
  *sum += *input_2++ * filter_1;
 802179e:	eee2 3a8e 	vfma.f32	s7, s5, s28
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80217a2:	ed02 2a07 	vstr	s4, [r2, #-28]	; 0xffffffe4
  *sum += *input_1++ * filter_2;
 80217a6:	eee0 4a2d 	vfma.f32	s9, s0, s27
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80217aa:	ed53 2a07 	vldr	s5, [r3, #-28]	; 0xffffffe4
  *sum++ += *input_0++ * filter_3;
 80217ae:	eea0 3a8d 	vfma.f32	s6, s1, s26
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80217b2:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 80217b6:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80217ba:	ee72 6aa6 	vadd.f32	s13, s5, s13
  *sum += *input_0++ * filter_1;
 80217be:	ee29 5a05 	vmul.f32	s10, s18, s10
  *sum += *input_3++ * filter_2;
 80217c2:	eea0 7a0b 	vfma.f32	s14, s0, s22
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80217c6:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
  *sum += *input_2++ * filter_2;
 80217ca:	eee0 3a0c 	vfma.f32	s7, s0, s24
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80217ce:	ed50 2a06 	vldr	s5, [r0, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_1;
 80217d2:	eea4 5a2f 	vfma.f32	s10, s8, s31
  *sum++ += *input_1++ * filter_3;
 80217d6:	eee0 4aab 	vfma.f32	s9, s1, s23
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80217da:	fe83 3a08 	vmaxnm.f32	s6, s6, s16
 80217de:	fe83 3a68 	vminnm.f32	s6, s6, s17
 80217e2:	ee32 3a83 	vadd.f32	s6, s5, s6
 80217e6:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
  *sum++ += *input_3++ * filter_3;
 80217ea:	eea0 7a8a 	vfma.f32	s14, s1, s20
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80217ee:	ed00 3a06 	vstr	s6, [r0, #-24]	; 0xffffffe8
  *sum += *input_1++ * filter_1;
 80217f2:	ee69 6a25 	vmul.f32	s13, s18, s11
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 80217f6:	ed11 3a06 	vldr	s6, [r1, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_2;
 80217fa:	eea1 5a2e 	vfma.f32	s10, s2, s29
  *sum++ += *input_2++ * filter_3;
 80217fe:	eee0 3aaa 	vfma.f32	s7, s1, s21
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8021802:	fec4 4a88 	vmaxnm.f32	s9, s9, s16
 8021806:	fec4 4ae8 	vminnm.f32	s9, s9, s17
 802180a:	ee73 4a24 	vadd.f32	s9, s6, s9
  *sum += *input_1++ * filter_1;
 802180e:	eee4 6a0f 	vfma.f32	s13, s8, s30
  *sum++ += *input_3++ * filter_3;
 8021812:	eef0 5a47 	vmov.f32	s11, s14
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8021816:	ed41 4a06 	vstr	s9, [r1, #-24]	; 0xffffffe8
  *sum += *input_2++ * filter_1;
 802181a:	ee29 7a06 	vmul.f32	s14, s18, s12
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 802181e:	ed52 4a06 	vldr	s9, [r2, #-24]	; 0xffffffe8
  *sum++ += *input_0++ * filter_3;
 8021822:	eeb0 6a45 	vmov.f32	s12, s10
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8021826:	fec3 3a88 	vmaxnm.f32	s7, s7, s16
 802182a:	fec3 3ae8 	vminnm.f32	s7, s7, s17
 802182e:	ee34 5aa3 	vadd.f32	s10, s9, s7
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8021832:	fec5 5a88 	vmaxnm.f32	s11, s11, s16
 8021836:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 802183a:	fec5 5ae8 	vminnm.f32	s11, s11, s17
  *sum += *input_2++ * filter_1;
 802183e:	eea4 7a0e 	vfma.f32	s14, s8, s28
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8021842:	ed02 5a06 	vstr	s10, [r2, #-24]	; 0xffffffe8
  *sum += *input_1++ * filter_2;
 8021846:	eee1 6a2d 	vfma.f32	s13, s2, s27
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 802184a:	ed13 5a06 	vldr	s10, [r3, #-24]	; 0xffffffe8
  *sum++ += *input_0++ * filter_3;
 802184e:	eea1 6a8d 	vfma.f32	s12, s3, s26
  *sum += *input_3++ * filter_1;
 8021852:	ee69 7a27 	vmul.f32	s15, s18, s15
      while (col_count_div4--) {
 8021856:	9d06      	ldr	r5, [sp, #24]
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8021858:	ee75 5a25 	vadd.f32	s11, s10, s11
 802185c:	42a5      	cmp	r5, r4
  *sum += *input_3++ * filter_1;
 802185e:	eee4 7a2c 	vfma.f32	s15, s8, s25
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8021862:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
  *sum += *input_2++ * filter_2;
 8021866:	eea1 7a0c 	vfma.f32	s14, s2, s24
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 802186a:	ed50 5a05 	vldr	s11, [r0, #-20]	; 0xffffffec
  *sum++ += *input_1++ * filter_3;
 802186e:	eee1 6aab 	vfma.f32	s13, s3, s23
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 8021872:	fe86 6a08 	vmaxnm.f32	s12, s12, s16
 8021876:	fe86 6a68 	vminnm.f32	s12, s12, s17
 802187a:	ee35 6a86 	vadd.f32	s12, s11, s12
  *sum += *input_3++ * filter_2;
 802187e:	eee1 7a0b 	vfma.f32	s15, s2, s22
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 8021882:	ed00 6a05 	vstr	s12, [r0, #-20]	; 0xffffffec
  *sum++ += *input_2++ * filter_3;
 8021886:	eea1 7aaa 	vfma.f32	s14, s3, s21
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 802188a:	ed11 6a05 	vldr	s12, [r1, #-20]	; 0xffffffec
 802188e:	fec6 6a88 	vmaxnm.f32	s13, s13, s16
 8021892:	fec6 6ae8 	vminnm.f32	s13, s13, s17
 8021896:	ee76 6a26 	vadd.f32	s13, s12, s13
  *sum++ += *input_3++ * filter_3;
 802189a:	eee1 7a8a 	vfma.f32	s15, s3, s20
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 802189e:	ed41 6a05 	vstr	s13, [r1, #-20]	; 0xffffffec
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 80218a2:	fe87 7a08 	vmaxnm.f32	s14, s14, s16
 80218a6:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 80218aa:	fe87 7a68 	vminnm.f32	s14, s14, s17
 80218ae:	ee36 7a87 	vadd.f32	s14, s13, s14
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 80218b2:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
 80218b6:	fec7 7ae8 	vminnm.f32	s15, s15, s17
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 80218ba:	ed02 7a05 	vstr	s14, [r2, #-20]	; 0xffffffec
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 80218be:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 80218c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80218c6:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 80218ca:	f47f ae45 	bne.w	8021558 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x544>
 80218ce:	9d01      	ldr	r5, [sp, #4]
 80218d0:	9602      	str	r6, [sp, #8]
 80218d2:	9b07      	ldr	r3, [sp, #28]
 80218d4:	3510      	adds	r5, #16
 80218d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80218d8:	f109 0910 	add.w	r9, r9, #16
 80218dc:	3710      	adds	r7, #16
 80218de:	4413      	add	r3, r2
 80218e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80218e2:	9307      	str	r3, [sp, #28]
 80218e4:	9b02      	ldr	r3, [sp, #8]
 80218e6:	3310      	adds	r3, #16
 80218e8:	9302      	str	r3, [sp, #8]
 80218ea:	9b08      	ldr	r3, [sp, #32]
 80218ec:	4413      	add	r3, r2
 80218ee:	9308      	str	r3, [sp, #32]
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 80218f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80218f2:	42ab      	cmp	r3, r5
 80218f4:	f47f ac3c 	bne.w	8021170 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x15c>
 80218f8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80218fa:	981c      	ldr	r0, [sp, #112]	; 0x70
 80218fc:	461a      	mov	r2, r3
 80218fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 8021900:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8021902:	4402      	add	r2, r0
 8021904:	3104      	adds	r1, #4
 8021906:	921a      	str	r2, [sp, #104]	; 0x68
 8021908:	9a10      	ldr	r2, [sp, #64]	; 0x40
 802190a:	911b      	str	r1, [sp, #108]	; 0x6c
 802190c:	4614      	mov	r4, r2
 802190e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8021910:	441c      	add	r4, r3
 8021912:	9410      	str	r4, [sp, #64]	; 0x40
 8021914:	4614      	mov	r4, r2
 8021916:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8021918:	441c      	add	r4, r3
 802191a:	940f      	str	r4, [sp, #60]	; 0x3c
 802191c:	4614      	mov	r4, r2
 802191e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8021920:	441c      	add	r4, r3
 8021922:	940e      	str	r4, [sp, #56]	; 0x38
 8021924:	4614      	mov	r4, r2
 8021926:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8021928:	441c      	add	r4, r3
 802192a:	4402      	add	r2, r0
 802192c:	940d      	str	r4, [sp, #52]	; 0x34
 802192e:	4615      	mov	r5, r2
 8021930:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021932:	4610      	mov	r0, r2
 8021934:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8021936:	4418      	add	r0, r3
 8021938:	900c      	str	r0, [sp, #48]	; 0x30
 802193a:	4610      	mov	r0, r2
 802193c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802193e:	4418      	add	r0, r3
 8021940:	900b      	str	r0, [sp, #44]	; 0x2c
 8021942:	4610      	mov	r0, r2
 8021944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021946:	4418      	add	r0, r3
 8021948:	441a      	add	r2, r3
 802194a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802194c:	900a      	str	r0, [sp, #40]	; 0x28
 802194e:	ebb3 0fa1 	cmp.w	r3, r1, asr #2
 8021952:	9209      	str	r2, [sp, #36]	; 0x24
 8021954:	f73f abec 	bgt.w	8021130 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x11c>
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;

  while (leftover_elements) {
 8021958:	992a      	ldr	r1, [sp, #168]	; 0xa8
 802195a:	f011 0003 	ands.w	r0, r1, #3
 802195e:	900a      	str	r0, [sp, #40]	; 0x28
 8021960:	f000 81ff 	beq.w	8021d62 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xd4e>
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
      float filter_0, filter_1, filter_2, filter_3;

      /* Compute weights in SRAM */
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 8021964:	9d16      	ldr	r5, [sp, #88]	; 0x58
        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row4col(out_0, sum, output_activation_min, output_activation_max);
        out_0 += 4;
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 8021966:	9b27      	ldr	r3, [sp, #156]	; 0x9c
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 8021968:	08aa      	lsrs	r2, r5, #2
 802196a:	9e25      	ldr	r6, [sp, #148]	; 0x94
      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 802196c:	1b5f      	subs	r7, r3, r5
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 802196e:	9202      	str	r2, [sp, #8]
 8021970:	b292      	uxth	r2, r2
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];

      /* Compute weights in FLASH */
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 8021972:	f3c7 048f 	ubfx	r4, r7, #2, #16
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 8021976:	920b      	str	r2, [sp, #44]	; 0x2c
      while (col_count_div4--) {
 8021978:	3a01      	subs	r2, #1
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 802197a:	9403      	str	r4, [sp, #12]
      while (col_count_div4--) {
 802197c:	3c01      	subs	r4, #1
      while (col_count_div4--) {
 802197e:	b292      	uxth	r2, r2
      while (col_count_div4--) {
 8021980:	b2a4      	uxth	r4, r4
 8021982:	2e00      	cmp	r6, #0
 8021984:	f000 81ed 	beq.w	8021d62 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xd4e>
 8021988:	00a4      	lsls	r4, r4, #2
 802198a:	1a08      	subs	r0, r1, r0
 802198c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802198e:	1e73      	subs	r3, r6, #1
 8021990:	3404      	adds	r4, #4
 8021992:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8021996:	fb00 f801 	mul.w	r8, r0, r1
 802199a:	0089      	lsls	r1, r1, #2
 802199c:	fb00 f006 	mul.w	r0, r0, r6
 80219a0:	f023 0303 	bic.w	r3, r3, #3
 80219a4:	9407      	str	r4, [sp, #28]
 80219a6:	4634      	mov	r4, r6
 80219a8:	9e47      	ldr	r6, [sp, #284]	; 0x11c
 80219aa:	f108 0804 	add.w	r8, r8, #4
 80219ae:	910d      	str	r1, [sp, #52]	; 0x34
 80219b0:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 80219b4:	3604      	adds	r6, #4
 80219b6:	992b      	ldr	r1, [sp, #172]	; 0xac
 80219b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80219ba:	0113      	lsls	r3, r2, #4
 80219bc:	9623      	str	r6, [sp, #140]	; 0x8c
 80219be:	9e46      	ldr	r6, [sp, #280]	; 0x118
 80219c0:	930c      	str	r3, [sp, #48]	; 0x30
 80219c2:	00a3      	lsls	r3, r4, #2
 80219c4:	3604      	adds	r6, #4
 80219c6:	9009      	str	r0, [sp, #36]	; 0x24
 80219c8:	930e      	str	r3, [sp, #56]	; 0x38
 80219ca:	00ab      	lsls	r3, r5, #2
 80219cc:	9622      	str	r6, [sp, #136]	; 0x88
 80219ce:	460e      	mov	r6, r1
 80219d0:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80219d4:	9304      	str	r3, [sp, #16]
 80219d6:	3610      	adds	r6, #16
 80219d8:	9108      	str	r1, [sp, #32]
 80219da:	9624      	str	r6, [sp, #144]	; 0x90
 80219dc:	9e4a      	ldr	r6, [sp, #296]	; 0x128
 80219de:	eb06 0888 	add.w	r8, r6, r8, lsl #2
 80219e2:	f10c 0604 	add.w	r6, ip, #4
 80219e6:	46ac      	mov	ip, r5
 80219e8:	9606      	str	r6, [sp, #24]
 80219ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80219ec:	f1a8 0210 	sub.w	r2, r8, #16
 80219f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80219f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80219f4:	4443      	add	r3, r8
 80219f6:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80219f8:	eb01 0e00 	add.w	lr, r1, r0
 80219fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80219fe:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8021a00:	2900      	cmp	r1, #0
 8021a02:	bf08      	it	eq
 8021a04:	4613      	moveq	r3, r2
 8021a06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8021a08:	3310      	adds	r3, #16
 8021a0a:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 8021a0e:	9a08      	ldr	r2, [sp, #32]
 8021a10:	9305      	str	r3, [sp, #20]
      while (col_count_div4--) {
 8021a12:	9b02      	ldr	r3, [sp, #8]
 8021a14:	2b00      	cmp	r3, #0
 8021a16:	f000 80c6 	beq.w	8021ba6 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xb92>
 8021a1a:	eb0c 0405 	add.w	r4, ip, r5
 8021a1e:	9b06      	ldr	r3, [sp, #24]
 8021a20:	4629      	mov	r1, r5
 8021a22:	9501      	str	r5, [sp, #4]
 8021a24:	eb0c 0004 	add.w	r0, ip, r4
 8021a28:	eb03 0a05 	add.w	sl, r3, r5
 8021a2c:	4643      	mov	r3, r8
 8021a2e:	eb00 090c 	add.w	r9, r0, ip
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a32:	f914 5c03 	ldrsb.w	r5, [r4, #-3]
 8021a36:	3104      	adds	r1, #4
  *sum += *input_0++ * filter_1;
 8021a38:	edd2 7a01 	vldr	s15, [r2, #4]
 8021a3c:	3404      	adds	r4, #4
 8021a3e:	ee04 5a90 	vmov	s9, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a42:	f914 5c06 	ldrsb.w	r5, [r4, #-6]
  *sum += *input_0++ * filter_0;
 8021a46:	ed92 6a00 	vldr	s12, [r2]
 8021a4a:	3004      	adds	r0, #4
 8021a4c:	ee05 5a90 	vmov	s11, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a50:	f914 5c05 	ldrsb.w	r5, [r4, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a54:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8021a58:	f109 0904 	add.w	r9, r9, #4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a5c:	ee06 5a90 	vmov	s13, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a60:	f914 5c08 	ldrsb.w	r5, [r4, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a64:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8021a68:	3310      	adds	r3, #16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a6a:	ee07 5a10 	vmov	s14, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a6e:	f911 5c07 	ldrsb.w	r5, [r1, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a72:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a76:	ee03 5a10 	vmov	s6, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a7a:	f911 5c06 	ldrsb.w	r5, [r1, #-6]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a7e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a82:	ee02 5a10 	vmov	s4, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a86:	f911 5c05 	ldrsb.w	r5, [r1, #-5]
  *sum += *input_0++ * filter_1;
 8021a8a:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8021a8e:	ee02 5a90 	vmov	s5, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a92:	f911 5c08 	ldrsb.w	r5, [r1, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a96:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
      while (col_count_div4--) {
 8021a9a:	458a      	cmp	sl, r1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021a9c:	ee03 5a90 	vmov	s7, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021aa0:	f910 5c07 	ldrsb.w	r5, [r0, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021aa4:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021aa8:	ee04 5a10 	vmov	s8, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021aac:	f910 5c06 	ldrsb.w	r5, [r0, #-6]
 8021ab0:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8021ab4:	ee05 5a10 	vmov	s10, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021ab8:	f910 5c05 	ldrsb.w	r5, [r0, #-5]
 8021abc:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8021ac0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8021ac4:	ee00 5a10 	vmov	s0, r5
 8021ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021acc:	f910 5c08 	ldrsb.w	r5, [r0, #-8]
 8021ad0:	eeb8 7ae3 	vcvt.f32.s32	s14, s7
  *sum += *input_0++ * filter_3;
 8021ad4:	edd2 3a03 	vldr	s7, [r2, #12]
 8021ad8:	ee00 5a90 	vmov	s1, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021adc:	f919 5c07 	ldrsb.w	r5, [r9, #-7]
  *sum += *input_0++ * filter_1;
 8021ae0:	eee3 4a06 	vfma.f32	s9, s6, s12
  *sum += *input_0++ * filter_2;
 8021ae4:	ed92 3a02 	vldr	s6, [r2, #8]
  *sum += *input_0++ * filter_1;
 8021ae8:	eee2 5a06 	vfma.f32	s11, s4, s12
 8021aec:	ee01 5a10 	vmov	s2, r5
 8021af0:	eee2 6a86 	vfma.f32	s13, s5, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021af4:	f919 5c06 	ldrsb.w	r5, [r9, #-6]
 8021af8:	eee7 7a06 	vfma.f32	s15, s14, s12
 8021afc:	ee01 5a90 	vmov	s3, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b00:	eeb8 6ac4 	vcvt.f32.s32	s12, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b04:	f919 5c05 	ldrsb.w	r5, [r9, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b08:	eeb8 7ac5 	vcvt.f32.s32	s14, s10
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b0c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
}

static inline void assign_sum_to_pointwise_output_1row4col(float* out_0, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021b10:	ed13 4a07 	vldr	s8, [r3, #-28]	; 0xffffffe4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b14:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b18:	ee02 5a10 	vmov	s4, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b1c:	f919 5c08 	ldrsb.w	r5, [r9, #-8]
  *sum += *input_0++ * filter_2;
 8021b20:	eee6 4a03 	vfma.f32	s9, s12, s6
 8021b24:	eee7 5a03 	vfma.f32	s11, s14, s6
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021b28:	ed13 5a06 	vldr	s10, [r3, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_2;
 8021b2c:	eee0 6a03 	vfma.f32	s13, s0, s6
 8021b30:	ee02 5a90 	vmov	s5, r5
 8021b34:	eee0 7a83 	vfma.f32	s15, s1, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021b38:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b3c:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021b40:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b44:	eef8 1ae1 	vcvt.f32.s32	s3, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b48:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021b4c:	eeb8 3ae2 	vcvt.f32.s32	s6, s5
  *sum += *input_0++ * filter_3;
 8021b50:	eee1 4a23 	vfma.f32	s9, s2, s7
 8021b54:	eee1 5aa3 	vfma.f32	s11, s3, s7
 8021b58:	eee2 6a23 	vfma.f32	s13, s4, s7
 8021b5c:	eee3 7a23 	vfma.f32	s15, s6, s7
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021b60:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 8021b64:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021b68:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021b6c:	ee74 4a24 	vadd.f32	s9, s8, s9
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021b70:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021b74:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021b78:	ee75 5a25 	vadd.f32	s11, s10, s11
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021b7c:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021b80:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021b84:	ee76 6a26 	vadd.f32	s13, s12, s13
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021b88:	fec7 7ae8 	vminnm.f32	s15, s15, s17
 8021b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021b90:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021b94:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021b98:	ed43 6a05 	vstr	s13, [r3, #-20]	; 0xffffffec
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021b9c:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
      while (col_count_div4--) {
 8021ba0:	f47f af47 	bne.w	8021a32 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xa1e>
 8021ba4:	9d01      	ldr	r5, [sp, #4]
      while (col_count_div4--) {
 8021ba6:	9b03      	ldr	r3, [sp, #12]
 8021ba8:	2b00      	cmp	r3, #0
 8021baa:	f000 80c4 	beq.w	8021d36 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xd22>
 8021bae:	19bc      	adds	r4, r7, r6
 8021bb0:	9b07      	ldr	r3, [sp, #28]
 8021bb2:	4631      	mov	r1, r6
 8021bb4:	9501      	str	r5, [sp, #4]
 8021bb6:	1938      	adds	r0, r7, r4
 8021bb8:	eb03 0a06 	add.w	sl, r3, r6
 8021bbc:	9b05      	ldr	r3, [sp, #20]
 8021bbe:	eb07 0900 	add.w	r9, r7, r0
        float sum[4] = {};

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bc2:	f914 5c03 	ldrsb.w	r5, [r4, #-3]
 8021bc6:	3104      	adds	r1, #4
  *sum += *input_0++ * filter_1;
 8021bc8:	edd2 7a01 	vldr	s15, [r2, #4]
 8021bcc:	3404      	adds	r4, #4
 8021bce:	ee04 5a90 	vmov	s9, r5
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bd2:	f914 5c06 	ldrsb.w	r5, [r4, #-6]
  *sum += *input_0++ * filter_0;
 8021bd6:	ed92 6a00 	vldr	s12, [r2]
 8021bda:	3004      	adds	r0, #4
 8021bdc:	ee05 5a90 	vmov	s11, r5
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021be0:	f914 5c05 	ldrsb.w	r5, [r4, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021be4:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8021be8:	f109 0904 	add.w	r9, r9, #4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bec:	ee06 5a90 	vmov	s13, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bf0:	f914 5c08 	ldrsb.w	r5, [r4, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bf4:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8021bf8:	3310      	adds	r3, #16
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bfa:	ee07 5a10 	vmov	s14, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021bfe:	f911 5c07 	ldrsb.w	r5, [r1, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c02:	eef8 6ae6 	vcvt.f32.s32	s13, s13
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c06:	ee03 5a10 	vmov	s6, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c0a:	f911 5c06 	ldrsb.w	r5, [r1, #-6]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c12:	ee02 5a10 	vmov	s4, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c16:	f911 5c05 	ldrsb.w	r5, [r1, #-5]
  *sum += *input_0++ * filter_1;
 8021c1a:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8021c1e:	ee02 5a90 	vmov	s5, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c22:	f911 5c08 	ldrsb.w	r5, [r1, #-8]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c26:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
      while (col_count_div4--) {
 8021c2a:	4551      	cmp	r1, sl
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c2c:	ee03 5a90 	vmov	s7, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c30:	f910 5c07 	ldrsb.w	r5, [r0, #-7]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c34:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c38:	ee04 5a10 	vmov	s8, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c3c:	f910 5c06 	ldrsb.w	r5, [r0, #-6]
 8021c40:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8021c44:	ee05 5a10 	vmov	s10, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c48:	f910 5c05 	ldrsb.w	r5, [r0, #-5]
 8021c4c:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8021c50:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8021c54:	ee00 5a10 	vmov	s0, r5
 8021c58:	ee67 7a27 	vmul.f32	s15, s14, s15
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c5c:	f910 5c08 	ldrsb.w	r5, [r0, #-8]
 8021c60:	eeb8 7ae3 	vcvt.f32.s32	s14, s7
  *sum += *input_0++ * filter_3;
 8021c64:	edd2 3a03 	vldr	s7, [r2, #12]
 8021c68:	ee00 5a90 	vmov	s1, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c6c:	f919 5c07 	ldrsb.w	r5, [r9, #-7]
  *sum += *input_0++ * filter_1;
 8021c70:	eee3 4a06 	vfma.f32	s9, s6, s12
  *sum += *input_0++ * filter_2;
 8021c74:	ed92 3a02 	vldr	s6, [r2, #8]
  *sum += *input_0++ * filter_1;
 8021c78:	eee2 5a06 	vfma.f32	s11, s4, s12
 8021c7c:	ee01 5a10 	vmov	s2, r5
 8021c80:	eee2 6a86 	vfma.f32	s13, s5, s12
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c84:	f919 5c06 	ldrsb.w	r5, [r9, #-6]
 8021c88:	eee7 7a06 	vfma.f32	s15, s14, s12
 8021c8c:	ee01 5a90 	vmov	s3, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c90:	eeb8 6ac4 	vcvt.f32.s32	s12, s8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c94:	f919 5c05 	ldrsb.w	r5, [r9, #-5]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c98:	eeb8 7ac5 	vcvt.f32.s32	s14, s10
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021c9c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021ca0:	ed13 4a07 	vldr	s8, [r3, #-28]	; 0xffffffe4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021ca4:	eef8 0ae0 	vcvt.f32.s32	s1, s1
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021ca8:	ee02 5a10 	vmov	s4, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021cac:	f919 5c08 	ldrsb.w	r5, [r9, #-8]
  *sum += *input_0++ * filter_2;
 8021cb0:	eee6 4a03 	vfma.f32	s9, s12, s6
 8021cb4:	eee7 5a03 	vfma.f32	s11, s14, s6
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021cb8:	ed13 5a06 	vldr	s10, [r3, #-24]	; 0xffffffe8
  *sum += *input_0++ * filter_2;
 8021cbc:	eee0 6a03 	vfma.f32	s13, s0, s6
 8021cc0:	ee02 5a90 	vmov	s5, r5
 8021cc4:	eee0 7a83 	vfma.f32	s15, s1, s6
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021cc8:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021ccc:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021cd0:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021cd4:	eef8 1ae1 	vcvt.f32.s32	s3, s3
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021cd8:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8021cdc:	eeb8 3ae2 	vcvt.f32.s32	s6, s5
  *sum += *input_0++ * filter_3;
 8021ce0:	eee1 4a23 	vfma.f32	s9, s2, s7
 8021ce4:	eee1 5aa3 	vfma.f32	s11, s3, s7
 8021ce8:	eee2 6a23 	vfma.f32	s13, s4, s7
 8021cec:	eee3 7a23 	vfma.f32	s15, s6, s7
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021cf0:	fec8 4a24 	vmaxnm.f32	s9, s16, s9
 8021cf4:	fec4 4ae8 	vminnm.f32	s9, s9, s17
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021cf8:	fec8 5a25 	vmaxnm.f32	s11, s16, s11
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021cfc:	ee74 4a24 	vadd.f32	s9, s8, s9
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021d00:	fec5 5ae8 	vminnm.f32	s11, s11, s17
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021d04:	fec8 6a26 	vmaxnm.f32	s13, s16, s13
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021d08:	ee75 5a25 	vadd.f32	s11, s10, s11
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021d0c:	fec6 6ae8 	vminnm.f32	s13, s13, s17
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021d10:	fec7 7a88 	vmaxnm.f32	s15, s15, s16
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021d14:	ee76 6a26 	vadd.f32	s13, s12, s13
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021d18:	fec7 7ae8 	vminnm.f32	s15, s15, s17
 8021d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8021d20:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8021d24:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8021d28:	ed43 6a05 	vstr	s13, [r3, #-20]	; 0xffffffec
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8021d2c:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
      while (col_count_div4--) {
 8021d30:	f47f af47 	bne.w	8021bc2 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0xbae>
 8021d34:	9d01      	ldr	r5, [sp, #4]
 8021d36:	3210      	adds	r2, #16
 8021d38:	9b04      	ldr	r3, [sp, #16]
 8021d3a:	445e      	add	r6, fp
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 8021d3c:	4596      	cmp	lr, r2
 8021d3e:	441d      	add	r5, r3
 8021d40:	f47f ae67 	bne.w	8021a12 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x9fe>
 8021d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021d46:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8021d48:	4413      	add	r3, r2
 8021d4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8021d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8021d4e:	9b08      	ldr	r3, [sp, #32]
 8021d50:	4413      	add	r3, r2
 8021d52:	9308      	str	r3, [sp, #32]
 8021d54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021d56:	4498      	add	r8, r3
  while (leftover_elements) {
 8021d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d5a:	3b01      	subs	r3, #1
 8021d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8021d5e:	f47f ae44 	bne.w	80219ea <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x9d6>
    leftover_elements--;
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8021d62:	2000      	movs	r0, #0
 8021d64:	b02d      	add	sp, #180	; 0xb4
 8021d66:	ecbd 8b10 	vpop	{d8-d15}
 8021d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      float* out_2 = &output_data[(i_element + 2) * output_depth];
 8021d6e:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
      float* out_0 = &output_data[i_element * output_depth];
 8021d72:	e9dd 1020 	ldrd	r1, r0, [sp, #128]	; 0x80
 8021d76:	f7ff bbd4 	b.w	8021522 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x50e>
 8021d7a:	bf00      	nop

08021d7c <strided_slice_4Dto4D>:

#include "tinyengine_function_fp.h"

tinyengine_status_fp strided_slice_4Dto4D(const float* input, const uint16_t inn, const uint16_t inc, const uint16_t inh, const uint16_t inw,
                                          const uint16_t* begin, const uint16_t* end, const uint16_t* stride,
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 8021d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d80:	b091      	sub	sp, #68	; 0x44
 8021d82:	4694      	mov	ip, r2
  int n, c, h, w;
  //begin and end are in [n, c, h, w]
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021d84:	991b      	ldr	r1, [sp, #108]	; 0x6c
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 8021d86:	9006      	str	r0, [sp, #24]
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021d88:	8808      	ldrh	r0, [r1, #0]
 8021d8a:	991c      	ldr	r1, [sp, #112]	; 0x70
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 8021d8c:	f8bd 4080 	ldrh.w	r4, [sp, #128]	; 0x80
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021d90:	880f      	ldrh	r7, [r1, #0]
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 8021d92:	920b      	str	r2, [sp, #44]	; 0x2c
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021d94:	42b8      	cmp	r0, r7
 8021d96:	9009      	str	r0, [sp, #36]	; 0x24
 8021d98:	970d      	str	r7, [sp, #52]	; 0x34
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 8021d9a:	f8bd 1068 	ldrh.w	r1, [sp, #104]	; 0x68
 8021d9e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8021da0:	940c      	str	r4, [sp, #48]	; 0x30
 8021da2:	f8bd 5084 	ldrh.w	r5, [sp, #132]	; 0x84
 8021da6:	f8bd 6088 	ldrh.w	r6, [sp, #136]	; 0x88
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021daa:	f280 8092 	bge.w	8021ed2 <strided_slice_4Dto4D+0x156>
		for(h = begin[2]; h < end[2]; h += stride[0]){
 8021dae:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8021db0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8021db2:	88a4      	ldrh	r4, [r4, #4]
 8021db4:	88bf      	ldrh	r7, [r7, #4]
 8021db6:	9403      	str	r4, [sp, #12]
 8021db8:	8814      	ldrh	r4, [r2, #0]
 8021dba:	9a03      	ldr	r2, [sp, #12]
 8021dbc:	970a      	str	r7, [sp, #40]	; 0x28
 8021dbe:	4297      	cmp	r7, r2
 8021dc0:	4696      	mov	lr, r2
 8021dc2:	f280 8086 	bge.w	8021ed2 <strided_slice_4Dto4D+0x156>
		  for(w = begin[3]; w < end[3]; w += stride[0]){
 8021dc6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8021dc8:	fb01 f703 	mul.w	r7, r1, r3
 8021dcc:	fb01 fc0c 	mul.w	ip, r1, ip
 8021dd0:	f8b2 e006 	ldrh.w	lr, [r2, #6]
 8021dd4:	4602      	mov	r2, r0
 8021dd6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8021dd8:	fb04 f707 	mul.w	r7, r4, r7
 8021ddc:	4690      	mov	r8, r2
 8021dde:	f8cd e008 	str.w	lr, [sp, #8]
 8021de2:	fb02 0303 	mla	r3, r2, r3, r0
 8021de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8021de8:	fb06 fe05 	mul.w	lr, r6, r5
 8021dec:	981c      	ldr	r0, [sp, #112]	; 0x70
 8021dee:	fb05 2508 	mla	r5, r5, r8, r2
 8021df2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021df4:	fb01 f303 	mul.w	r3, r1, r3
 8021df8:	f8b0 a006 	ldrh.w	sl, [r0, #6]
 8021dfc:	fb06 f902 	mul.w	r9, r6, r2
 8021e00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8021e02:	9307      	str	r3, [sp, #28]
 8021e04:	00a0      	lsls	r0, r4, #2
 8021e06:	fb04 f202 	mul.w	r2, r4, r2
 8021e0a:	fb04 f30c 	mul.w	r3, r4, ip
 8021e0e:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8021e12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021e14:	9304      	str	r3, [sp, #16]
 8021e16:	fb04 f30e 	mul.w	r3, r4, lr
 8021e1a:	fb04 f802 	mul.w	r8, r4, r2
 8021e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8021e20:	fb06 f305 	mul.w	r3, r6, r5
 8021e24:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8021e28:	970e      	str	r7, [sp, #56]	; 0x38
 8021e2a:	9308      	str	r3, [sp, #32]
 8021e2c:	fb04 f309 	mul.w	r3, r4, r9
 8021e30:	9305      	str	r3, [sp, #20]
 8021e32:	9a02      	ldr	r2, [sp, #8]
 8021e34:	4552      	cmp	r2, sl
 8021e36:	da3e      	bge.n	8021eb6 <strided_slice_4Dto4D+0x13a>
 8021e38:	9b07      	ldr	r3, [sp, #28]
 8021e3a:	9908      	ldr	r1, [sp, #32]
 8021e3c:	18d3      	adds	r3, r2, r3
 8021e3e:	eb02 0901 	add.w	r9, r2, r1
				for(c = begin[1]; c < end[1]; c += stride[0]){
 8021e42:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8021e44:	f8b2 e002 	ldrh.w	lr, [r2, #2]
 8021e48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8021e4a:	9201      	str	r2, [sp, #4]
 8021e4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8021e4e:	fb02 f303 	mul.w	r3, r2, r3
 8021e52:	9300      	str	r3, [sp, #0]
 8021e54:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8021e56:	885d      	ldrh	r5, [r3, #2]
 8021e58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8021e5a:	fb03 f909 	mul.w	r9, r3, r9
 8021e5e:	45ae      	cmp	lr, r5
 8021e60:	da1d      	bge.n	8021e9e <strided_slice_4Dto4D+0x122>
 8021e62:	9b00      	ldr	r3, [sp, #0]
 8021e64:	eb09 060e 	add.w	r6, r9, lr
 8021e68:	f8dd c008 	ldr.w	ip, [sp, #8]
 8021e6c:	eb03 070e 	add.w	r7, r3, lr
 8021e70:	9b06      	ldr	r3, [sp, #24]
 8021e72:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8021e76:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8021e78:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8021e7c:	4631      	mov	r1, r6
 8021e7e:	463a      	mov	r2, r7
 8021e80:	4673      	mov	r3, lr
 8021e82:	4423      	add	r3, r4
					output[((h + n * oh) * ow + w) * oc + c] = input[((h + n * inh) * inw + w) * inc + c];
 8021e84:	edd2 7a00 	vldr	s15, [r2]
 8021e88:	4402      	add	r2, r0
				for(c = begin[1]; c < end[1]; c += stride[0]){
 8021e8a:	42ab      	cmp	r3, r5
					output[((h + n * oh) * ow + w) * oc + c] = input[((h + n * inh) * inw + w) * inc + c];
 8021e8c:	edc1 7a00 	vstr	s15, [r1]
 8021e90:	4401      	add	r1, r0
				for(c = begin[1]; c < end[1]; c += stride[0]){
 8021e92:	dbf6      	blt.n	8021e82 <strided_slice_4Dto4D+0x106>
		  for(w = begin[3]; w < end[3]; w += stride[0]){
 8021e94:	44a4      	add	ip, r4
 8021e96:	445f      	add	r7, fp
 8021e98:	4446      	add	r6, r8
 8021e9a:	45d4      	cmp	ip, sl
 8021e9c:	dbee      	blt.n	8021e7c <strided_slice_4Dto4D+0x100>
 8021e9e:	9a00      	ldr	r2, [sp, #0]
 8021ea0:	9904      	ldr	r1, [sp, #16]
		for(h = begin[2]; h < end[2]; h += stride[0]){
 8021ea2:	9b01      	ldr	r3, [sp, #4]
 8021ea4:	440a      	add	r2, r1
 8021ea6:	4423      	add	r3, r4
 8021ea8:	9200      	str	r2, [sp, #0]
 8021eaa:	9a05      	ldr	r2, [sp, #20]
 8021eac:	9301      	str	r3, [sp, #4]
 8021eae:	4491      	add	r9, r2
 8021eb0:	9a03      	ldr	r2, [sp, #12]
 8021eb2:	4293      	cmp	r3, r2
 8021eb4:	dbd3      	blt.n	8021e5e <strided_slice_4Dto4D+0xe2>
 8021eb6:	9a07      	ldr	r2, [sp, #28]
 8021eb8:	990e      	ldr	r1, [sp, #56]	; 0x38
  for(n = begin[0]; n < end[0]; n += stride[0]){
 8021eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021ebc:	440a      	add	r2, r1
 8021ebe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8021ec0:	4423      	add	r3, r4
 8021ec2:	9207      	str	r2, [sp, #28]
 8021ec4:	9a08      	ldr	r2, [sp, #32]
 8021ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8021ec8:	440a      	add	r2, r1
 8021eca:	9208      	str	r2, [sp, #32]
 8021ecc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8021ece:	4293      	cmp	r3, r2
 8021ed0:	dbaf      	blt.n	8021e32 <strided_slice_4Dto4D+0xb6>
	  }
	}
	
	/* Return to application */
	return STATE_SUCCESS_fp;
}
 8021ed2:	2000      	movs	r0, #0
 8021ed4:	b011      	add	sp, #68	; 0x44
 8021ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021eda:	bf00      	nop

08021edc <sub>:

tinyengine_status_fp sub(const uint16_t size, const float* input1_data,
			               const float* input2_data, float* output_data) {
  int i;
  
  for (i = 0; i < size; ++i) {
 8021edc:	b158      	cbz	r0, 8021ef6 <sub+0x1a>
 8021ede:	eb01 0080 	add.w	r0, r1, r0, lsl #2
    output_data[i] = input1_data[i] - input2_data[i];
 8021ee2:	ecf1 7a01 	vldmia	r1!, {s15}
 8021ee6:	ecb2 7a01 	vldmia	r2!, {s14}
  for (i = 0; i < size; ++i) {
 8021eea:	4288      	cmp	r0, r1
    output_data[i] = input1_data[i] - input2_data[i];
 8021eec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8021ef0:	ece3 7a01 	vstmia	r3!, {s15}
  for (i = 0; i < size; ++i) {
 8021ef4:	d1f5      	bne.n	8021ee2 <sub+0x6>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8021ef6:	2000      	movs	r0, #0
 8021ef8:	4770      	bx	lr
 8021efa:	bf00      	nop

08021efc <sum_3D>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp sum_3D(const float* input_data, const uint16_t input_w, const uint16_t input_h,
                      const uint16_t input_c, const uint16_t axis, float* output_data) {
 8021efc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021f00:	f8bd 401c 	ldrh.w	r4, [sp, #28]
  int c, h, w, i;
  float sum;

  if (axis == 2){
 8021f04:	2c02      	cmp	r4, #2
 8021f06:	d056      	beq.n	8021fb6 <sum_3D+0xba>

        output_data[c + (h * input_c)] = sum;
      }
    }
  }
  else if (axis == 1){
 8021f08:	2c01      	cmp	r4, #1
 8021f0a:	d025      	beq.n	8021f58 <sum_3D+0x5c>
        output_data[c + (w * input_c)] = sum;
      }
    }
  }
  else{ /* axis == 0 */
    for (h = 0; h < input_h; ++h) {
 8021f0c:	b30a      	cbz	r2, 8021f52 <sum_3D+0x56>
 8021f0e:	b301      	cbz	r1, 8021f52 <sum_3D+0x56>
 8021f10:	fb03 fe01 	mul.w	lr, r3, r1
 8021f14:	ea4f 0881 	mov.w	r8, r1, lsl #2
 8021f18:	9d08      	ldr	r5, [sp, #32]
 8021f1a:	f04f 0c00 	mov.w	ip, #0
 8021f1e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8021f22:	009f      	lsls	r7, r3, #2
 8021f24:	eb05 0608 	add.w	r6, r5, r8
      for (w = 0; w < input_w; ++w) {
        sum = 0;
 8021f28:	4601      	mov	r1, r0
 8021f2a:	187c      	adds	r4, r7, r1
 8021f2c:	eddf 7a3d 	vldr	s15, [pc, #244]	; 8022024 <sum_3D+0x128>

        for (c = 0; c < input_c; ++c) {
 8021f30:	b12b      	cbz	r3, 8021f3e <sum_3D+0x42>
          sum += input_data[(w + h * input_w) * input_c + c];
 8021f32:	ecb1 7a01 	vldmia	r1!, {s14}
        for (c = 0; c < input_c; ++c) {
 8021f36:	428c      	cmp	r4, r1
          sum += input_data[(w + h * input_w) * input_c + c];
 8021f38:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (c = 0; c < input_c; ++c) {
 8021f3c:	d1f9      	bne.n	8021f32 <sum_3D+0x36>
      }

        output_data[w + (h * input_w)] = sum;
 8021f3e:	ece5 7a01 	vstmia	r5!, {s15}
      for (w = 0; w < input_w; ++w) {
 8021f42:	42b5      	cmp	r5, r6
 8021f44:	4621      	mov	r1, r4
 8021f46:	d1f0      	bne.n	8021f2a <sum_3D+0x2e>
    for (h = 0; h < input_h; ++h) {
 8021f48:	f10c 0c01 	add.w	ip, ip, #1
 8021f4c:	4470      	add	r0, lr
 8021f4e:	4594      	cmp	ip, r2
 8021f50:	d1e8      	bne.n	8021f24 <sum_3D+0x28>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8021f52:	2000      	movs	r0, #0
 8021f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    for (c = 0; c < input_c; ++c) {
 8021f58:	2b00      	cmp	r3, #0
 8021f5a:	d0fa      	beq.n	8021f52 <sum_3D+0x56>
 8021f5c:	2900      	cmp	r1, #0
 8021f5e:	d0f8      	beq.n	8021f52 <sum_3D+0x56>
 8021f60:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8021f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8021f68:	fb03 f301 	mul.w	r3, r3, r1
 8021f6c:	4684      	mov	ip, r0
 8021f6e:	eb08 090e 	add.w	r9, r8, lr
 8021f72:	009c      	lsls	r4, r3, #2
        sum = 0;
 8021f74:	4667      	mov	r7, ip
 8021f76:	4646      	mov	r6, r8
      for (w = 0; w < input_w; ++w) {
 8021f78:	2500      	movs	r5, #0
        for (h = 0; h < input_h; ++h) {
 8021f7a:	2a00      	cmp	r2, #0
 8021f7c:	d04f      	beq.n	802201e <sum_3D+0x122>
 8021f7e:	4638      	mov	r0, r7
        sum = 0;
 8021f80:	eddf 7a28 	vldr	s15, [pc, #160]	; 8022024 <sum_3D+0x128>
        for (h = 0; h < input_h; ++h) {
 8021f84:	2300      	movs	r3, #0
 8021f86:	3301      	adds	r3, #1
          sum += input_data[(w + h * input_w) * input_c + c];
 8021f88:	ed90 7a00 	vldr	s14, [r0]
 8021f8c:	4420      	add	r0, r4
        for (h = 0; h < input_h; ++h) {
 8021f8e:	4293      	cmp	r3, r2
          sum += input_data[(w + h * input_w) * input_c + c];
 8021f90:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (h = 0; h < input_h; ++h) {
 8021f94:	d1f7      	bne.n	8021f86 <sum_3D+0x8a>
      for (w = 0; w < input_w; ++w) {
 8021f96:	3501      	adds	r5, #1
        output_data[c + (w * input_c)] = sum;
 8021f98:	edc6 7a00 	vstr	s15, [r6]
 8021f9c:	4477      	add	r7, lr
 8021f9e:	4476      	add	r6, lr
      for (w = 0; w < input_w; ++w) {
 8021fa0:	428d      	cmp	r5, r1
 8021fa2:	d1ea      	bne.n	8021f7a <sum_3D+0x7e>
 8021fa4:	f108 0804 	add.w	r8, r8, #4
 8021fa8:	f10c 0c04 	add.w	ip, ip, #4
    for (c = 0; c < input_c; ++c) {
 8021fac:	45c1      	cmp	r9, r8
 8021fae:	d1e1      	bne.n	8021f74 <sum_3D+0x78>
}
 8021fb0:	2000      	movs	r0, #0
 8021fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    for (c = 0; c < input_c; ++c) {
 8021fb6:	2b00      	cmp	r3, #0
 8021fb8:	d0cb      	beq.n	8021f52 <sum_3D+0x56>
 8021fba:	2a00      	cmp	r2, #0
 8021fbc:	d0c9      	beq.n	8021f52 <sum_3D+0x56>
 8021fbe:	009d      	lsls	r5, r3, #2
 8021fc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8021fc4:	fb05 fe01 	mul.w	lr, r5, r1
 8021fc8:	eb08 0905 	add.w	r9, r8, r5
        sum = 0;
 8021fcc:	4684      	mov	ip, r0
 8021fce:	4647      	mov	r7, r8
      for (h = 0; h < input_h; ++h) {
 8021fd0:	2600      	movs	r6, #0
        for (w = 0; w < input_w; ++w) {
 8021fd2:	b1d1      	cbz	r1, 802200a <sum_3D+0x10e>
 8021fd4:	4664      	mov	r4, ip
        sum = 0;
 8021fd6:	eddf 7a13 	vldr	s15, [pc, #76]	; 8022024 <sum_3D+0x128>
        for (w = 0; w < input_w; ++w) {
 8021fda:	2300      	movs	r3, #0
 8021fdc:	3301      	adds	r3, #1
          sum += input_data[(w + h * input_w) * input_c + c];
 8021fde:	ed94 7a00 	vldr	s14, [r4]
 8021fe2:	442c      	add	r4, r5
        for (w = 0; w < input_w; ++w) {
 8021fe4:	428b      	cmp	r3, r1
          sum += input_data[(w + h * input_w) * input_c + c];
 8021fe6:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (w = 0; w < input_w; ++w) {
 8021fea:	d1f7      	bne.n	8021fdc <sum_3D+0xe0>
      for (h = 0; h < input_h; ++h) {
 8021fec:	3601      	adds	r6, #1
        output_data[c + (h * input_c)] = sum;
 8021fee:	edc7 7a00 	vstr	s15, [r7]
 8021ff2:	44f4      	add	ip, lr
 8021ff4:	442f      	add	r7, r5
      for (h = 0; h < input_h; ++h) {
 8021ff6:	4296      	cmp	r6, r2
 8021ff8:	d1eb      	bne.n	8021fd2 <sum_3D+0xd6>
 8021ffa:	f108 0804 	add.w	r8, r8, #4
 8021ffe:	3004      	adds	r0, #4
    for (c = 0; c < input_c; ++c) {
 8022000:	45c1      	cmp	r9, r8
 8022002:	d1e3      	bne.n	8021fcc <sum_3D+0xd0>
}
 8022004:	2000      	movs	r0, #0
 8022006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      for (h = 0; h < input_h; ++h) {
 802200a:	3601      	adds	r6, #1
        sum = 0;
 802200c:	eddf 7a05 	vldr	s15, [pc, #20]	; 8022024 <sum_3D+0x128>
 8022010:	44f4      	add	ip, lr
      for (h = 0; h < input_h; ++h) {
 8022012:	4296      	cmp	r6, r2
        output_data[c + (h * input_c)] = sum;
 8022014:	edc7 7a00 	vstr	s15, [r7]
 8022018:	442f      	add	r7, r5
      for (h = 0; h < input_h; ++h) {
 802201a:	d1da      	bne.n	8021fd2 <sum_3D+0xd6>
 802201c:	e7ed      	b.n	8021ffa <sum_3D+0xfe>
        sum = 0;
 802201e:	eddf 7a01 	vldr	s15, [pc, #4]	; 8022024 <sum_3D+0x128>
 8022022:	e7b8      	b.n	8021f96 <sum_3D+0x9a>
 8022024:	00000000 	.word	0x00000000

08022028 <sum_4D_exclude>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp sum_4D_exclude(const float* input_data, const uint16_t d1, const uint16_t d2,
                      const uint16_t d3, const uint16_t d4, const uint16_t axis, float* output_data) {
 8022028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802202c:	b083      	sub	sp, #12
 802202e:	f8bd 5034 	ldrh.w	r5, [sp, #52]	; 0x34
 8022032:	f8bd 4030 	ldrh.w	r4, [sp, #48]	; 0x30
  int i, j, m, n;

  if (axis == 0){
 8022036:	bb9d      	cbnz	r5, 80220a0 <sum_4D_exclude+0x78>
    for (i = 0; i < d1; i++){
 8022038:	b371      	cbz	r1, 8022098 <sum_4D_exclude+0x70>
 802203a:	ea4f 0883 	mov.w	r8, r3, lsl #2
 802203e:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8022042:	4682      	mov	sl, r0
 8022044:	00a7      	lsls	r7, r4, #2
 8022046:	fb08 fb02 	mul.w	fp, r8, r2
 802204a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 802204e:	fb04 f808 	mul.w	r8, r4, r8
 8022052:	fb04 fb0b 	mul.w	fp, r4, fp
      float sum = 0;
      for (j = 0; j < d2; j++){
 8022056:	2a00      	cmp	r2, #0
 8022058:	f000 809b 	beq.w	8022192 <sum_4D_exclude+0x16a>
 802205c:	46d6      	mov	lr, sl
      float sum = 0;
 802205e:	eddf 7a6f 	vldr	s15, [pc, #444]	; 802221c <sum_4D_exclude+0x1f4>
      for (j = 0; j < d2; j++){
 8022062:	f04f 0c00 	mov.w	ip, #0
        for (m = 0; m < d3; m++) {
 8022066:	b16b      	cbz	r3, 8022084 <sum_4D_exclude+0x5c>
 8022068:	4670      	mov	r0, lr
 802206a:	2600      	movs	r6, #0
 802206c:	183d      	adds	r5, r7, r0
          for (n = 0; n < d4; n++){
 802206e:	b12c      	cbz	r4, 802207c <sum_4D_exclude+0x54>
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 8022070:	ecb0 7a01 	vldmia	r0!, {s14}
          for (n = 0; n < d4; n++){
 8022074:	4285      	cmp	r5, r0
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 8022076:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 802207a:	d1f9      	bne.n	8022070 <sum_4D_exclude+0x48>
        for (m = 0; m < d3; m++) {
 802207c:	3601      	adds	r6, #1
 802207e:	4628      	mov	r0, r5
 8022080:	42b3      	cmp	r3, r6
 8022082:	d1f3      	bne.n	802206c <sum_4D_exclude+0x44>
      for (j = 0; j < d2; j++){
 8022084:	f10c 0c01 	add.w	ip, ip, #1
 8022088:	44c6      	add	lr, r8
 802208a:	4562      	cmp	r2, ip
 802208c:	d1eb      	bne.n	8022066 <sum_4D_exclude+0x3e>
          }
        }
      }
      output_data[i] = sum;
 802208e:	ece9 7a01 	vstmia	r9!, {s15}
    for (i = 0; i < d1; i++){
 8022092:	4549      	cmp	r1, r9
 8022094:	44da      	add	sl, fp
 8022096:	d1de      	bne.n	8022056 <sum_4D_exclude+0x2e>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
 8022098:	2000      	movs	r0, #0
 802209a:	b003      	add	sp, #12
 802209c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else if (axis == 1){
 80220a0:	2d01      	cmp	r5, #1
 80220a2:	d03d      	beq.n	8022120 <sum_4D_exclude+0xf8>
  else if (axis == 2){
 80220a4:	2d02      	cmp	r5, #2
 80220a6:	d07d      	beq.n	80221a4 <sum_4D_exclude+0x17c>
  else if (axis == 3){
 80220a8:	2d03      	cmp	r5, #3
 80220aa:	d1f5      	bne.n	8022098 <sum_4D_exclude+0x70>
    for (n = 0; n < d4; n++){
 80220ac:	2c00      	cmp	r4, #0
 80220ae:	d0f3      	beq.n	8022098 <sum_4D_exclude+0x70>
 80220b0:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80220b4:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80220b8:	00a5      	lsls	r5, r4, #2
 80220ba:	4686      	mov	lr, r0
 80220bc:	fb02 fb0c 	mul.w	fp, r2, ip
 80220c0:	eb08 0005 	add.w	r0, r8, r5
 80220c4:	fb04 fc0c 	mul.w	ip, r4, ip
 80220c8:	fb04 fb0b 	mul.w	fp, r4, fp
 80220cc:	9001      	str	r0, [sp, #4]
        for (i = 0; i < d1; i++){
 80220ce:	b321      	cbz	r1, 802211a <sum_4D_exclude+0xf2>
 80220d0:	46f2      	mov	sl, lr
      float sum = 0;
 80220d2:	eddf 7a52 	vldr	s15, [pc, #328]	; 802221c <sum_4D_exclude+0x1f4>
        for (i = 0; i < d1; i++){
 80220d6:	f04f 0900 	mov.w	r9, #0
          for (j = 0; j < d2; j++){
 80220da:	b182      	cbz	r2, 80220fe <sum_4D_exclude+0xd6>
 80220dc:	4657      	mov	r7, sl
 80220de:	2600      	movs	r6, #0
            for (m = 0; m < d3; m++) {
 80220e0:	b14b      	cbz	r3, 80220f6 <sum_4D_exclude+0xce>
 80220e2:	463c      	mov	r4, r7
 80220e4:	2000      	movs	r0, #0
 80220e6:	3001      	adds	r0, #1
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 80220e8:	ed94 7a00 	vldr	s14, [r4]
 80220ec:	442c      	add	r4, r5
            for (m = 0; m < d3; m++) {
 80220ee:	4298      	cmp	r0, r3
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 80220f0:	ee77 7a87 	vadd.f32	s15, s15, s14
            for (m = 0; m < d3; m++) {
 80220f4:	d1f7      	bne.n	80220e6 <sum_4D_exclude+0xbe>
          for (j = 0; j < d2; j++){
 80220f6:	3601      	adds	r6, #1
 80220f8:	4467      	add	r7, ip
 80220fa:	4296      	cmp	r6, r2
 80220fc:	d1f0      	bne.n	80220e0 <sum_4D_exclude+0xb8>
        for (i = 0; i < d1; i++){
 80220fe:	f109 0901 	add.w	r9, r9, #1
 8022102:	44da      	add	sl, fp
 8022104:	4589      	cmp	r9, r1
 8022106:	d1e8      	bne.n	80220da <sum_4D_exclude+0xb2>
    for (n = 0; n < d4; n++){
 8022108:	9801      	ldr	r0, [sp, #4]
 802210a:	f10e 0e04 	add.w	lr, lr, #4
      output_data[n] = sum;
 802210e:	ece8 7a01 	vstmia	r8!, {s15}
    for (n = 0; n < d4; n++){
 8022112:	4580      	cmp	r8, r0
 8022114:	d0c0      	beq.n	8022098 <sum_4D_exclude+0x70>
        for (i = 0; i < d1; i++){
 8022116:	2900      	cmp	r1, #0
 8022118:	d1da      	bne.n	80220d0 <sum_4D_exclude+0xa8>
      float sum = 0;
 802211a:	eddf 7a40 	vldr	s15, [pc, #256]	; 802221c <sum_4D_exclude+0x1f4>
 802211e:	e7f3      	b.n	8022108 <sum_4D_exclude+0xe0>
    for (j = 0; j < d2; j++){
 8022120:	2a00      	cmp	r2, #0
 8022122:	d0b9      	beq.n	8022098 <sum_4D_exclude+0x70>
 8022124:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8022128:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 802212c:	4682      	mov	sl, r0
 802212e:	00a7      	lsls	r7, r4, #2
 8022130:	fb0b f802 	mul.w	r8, fp, r2
 8022134:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8022138:	fb04 fb0b 	mul.w	fp, r4, fp
 802213c:	fb04 f808 	mul.w	r8, r4, r8
      for (i = 0; i < d1; i++){
 8022140:	b1f9      	cbz	r1, 8022182 <sum_4D_exclude+0x15a>
 8022142:	46d6      	mov	lr, sl
      float sum = 0;
 8022144:	eddf 7a35 	vldr	s15, [pc, #212]	; 802221c <sum_4D_exclude+0x1f4>
      for (i = 0; i < d1; i++){
 8022148:	f04f 0c00 	mov.w	ip, #0
        for (m = 0; m < d3; m++) {
 802214c:	b16b      	cbz	r3, 802216a <sum_4D_exclude+0x142>
 802214e:	4670      	mov	r0, lr
 8022150:	2600      	movs	r6, #0
 8022152:	183d      	adds	r5, r7, r0
          for (n = 0; n < d4; n++){
 8022154:	b12c      	cbz	r4, 8022162 <sum_4D_exclude+0x13a>
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 8022156:	ecb0 7a01 	vldmia	r0!, {s14}
          for (n = 0; n < d4; n++){
 802215a:	4285      	cmp	r5, r0
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 802215c:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 8022160:	d1f9      	bne.n	8022156 <sum_4D_exclude+0x12e>
        for (m = 0; m < d3; m++) {
 8022162:	3601      	adds	r6, #1
 8022164:	4628      	mov	r0, r5
 8022166:	429e      	cmp	r6, r3
 8022168:	d1f3      	bne.n	8022152 <sum_4D_exclude+0x12a>
      for (i = 0; i < d1; i++){
 802216a:	f10c 0c01 	add.w	ip, ip, #1
 802216e:	44c6      	add	lr, r8
 8022170:	458c      	cmp	ip, r1
 8022172:	d1eb      	bne.n	802214c <sum_4D_exclude+0x124>
      output_data[j] = sum;
 8022174:	ece9 7a01 	vstmia	r9!, {s15}
    for (j = 0; j < d2; j++){
 8022178:	4591      	cmp	r9, r2
 802217a:	44da      	add	sl, fp
 802217c:	d08c      	beq.n	8022098 <sum_4D_exclude+0x70>
      for (i = 0; i < d1; i++){
 802217e:	2900      	cmp	r1, #0
 8022180:	d1df      	bne.n	8022142 <sum_4D_exclude+0x11a>
      float sum = 0;
 8022182:	eddf 7a26 	vldr	s15, [pc, #152]	; 802221c <sum_4D_exclude+0x1f4>
 8022186:	44da      	add	sl, fp
      output_data[j] = sum;
 8022188:	ece9 7a01 	vstmia	r9!, {s15}
    for (j = 0; j < d2; j++){
 802218c:	4591      	cmp	r9, r2
 802218e:	d1f6      	bne.n	802217e <sum_4D_exclude+0x156>
 8022190:	e782      	b.n	8022098 <sum_4D_exclude+0x70>
      float sum = 0;
 8022192:	eddf 7a22 	vldr	s15, [pc, #136]	; 802221c <sum_4D_exclude+0x1f4>
 8022196:	44da      	add	sl, fp
      output_data[i] = sum;
 8022198:	ece9 7a01 	vstmia	r9!, {s15}
    for (i = 0; i < d1; i++){
 802219c:	4549      	cmp	r1, r9
 802219e:	f47f af5a 	bne.w	8022056 <sum_4D_exclude+0x2e>
 80221a2:	e779      	b.n	8022098 <sum_4D_exclude+0x70>
    for (m = 0; m < d3; m++) {
 80221a4:	2b00      	cmp	r3, #0
 80221a6:	f43f af77 	beq.w	8022098 <sum_4D_exclude+0x70>
 80221aa:	fb03 fa02 	mul.w	sl, r3, r2
 80221ae:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 80221b2:	009b      	lsls	r3, r3, #2
 80221b4:	4686      	mov	lr, r0
 80221b6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80221ba:	fb04 f703 	mul.w	r7, r4, r3
 80221be:	4463      	add	r3, ip
 80221c0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80221c4:	fb04 fa0a 	mul.w	sl, r4, sl
 80221c8:	9301      	str	r3, [sp, #4]
        for (i = 0; i < d1; i++){
 80221ca:	b321      	cbz	r1, 8022216 <sum_4D_exclude+0x1ee>
 80221cc:	46f0      	mov	r8, lr
      float sum = 0;
 80221ce:	eddf 7a13 	vldr	s15, [pc, #76]	; 802221c <sum_4D_exclude+0x1f4>
        for (i = 0; i < d1; i++){
 80221d2:	f04f 0900 	mov.w	r9, #0
          for (j = 0; j < d2; j++){
 80221d6:	b182      	cbz	r2, 80221fa <sum_4D_exclude+0x1d2>
 80221d8:	eb08 000b 	add.w	r0, r8, fp
 80221dc:	4646      	mov	r6, r8
 80221de:	2500      	movs	r5, #0
          for (n = 0; n < d4; n++){
 80221e0:	b134      	cbz	r4, 80221f0 <sum_4D_exclude+0x1c8>
 80221e2:	4633      	mov	r3, r6
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 80221e4:	ecb3 7a01 	vldmia	r3!, {s14}
          for (n = 0; n < d4; n++){
 80221e8:	4283      	cmp	r3, r0
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 80221ea:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 80221ee:	d1f9      	bne.n	80221e4 <sum_4D_exclude+0x1bc>
          for (j = 0; j < d2; j++){
 80221f0:	3501      	adds	r5, #1
 80221f2:	443e      	add	r6, r7
 80221f4:	4438      	add	r0, r7
 80221f6:	4295      	cmp	r5, r2
 80221f8:	d1f2      	bne.n	80221e0 <sum_4D_exclude+0x1b8>
        for (i = 0; i < d1; i++){
 80221fa:	f109 0901 	add.w	r9, r9, #1
 80221fe:	44d0      	add	r8, sl
 8022200:	4589      	cmp	r9, r1
 8022202:	d1e8      	bne.n	80221d6 <sum_4D_exclude+0x1ae>
    for (m = 0; m < d3; m++) {
 8022204:	9b01      	ldr	r3, [sp, #4]
 8022206:	44de      	add	lr, fp
      output_data[m] = sum;
 8022208:	ecec 7a01 	vstmia	ip!, {s15}
    for (m = 0; m < d3; m++) {
 802220c:	459c      	cmp	ip, r3
 802220e:	f43f af43 	beq.w	8022098 <sum_4D_exclude+0x70>
        for (i = 0; i < d1; i++){
 8022212:	2900      	cmp	r1, #0
 8022214:	d1da      	bne.n	80221cc <sum_4D_exclude+0x1a4>
      float sum = 0;
 8022216:	eddf 7a01 	vldr	s15, [pc, #4]	; 802221c <sum_4D_exclude+0x1f4>
 802221a:	e7f3      	b.n	8022204 <sum_4D_exclude+0x1dc>
 802221c:	00000000 	.word	0x00000000

08022220 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight(float* input_output_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022224:	ed2d 8b06 	vpush	{d8-d10}
 8022228:	b099      	sub	sp, #100	; 0x64
 802222a:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 802222e:	910c      	str	r1, [sp, #48]	; 0x30
 8022230:	930e      	str	r3, [sp, #56]	; 0x38
 8022232:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022236:	f8bd 30ac 	ldrh.w	r3, [sp, #172]	; 0xac
 802223a:	f8bd 10b0 	ldrh.w	r1, [sp, #176]	; 0xb0
 802223e:	920d      	str	r2, [sp, #52]	; 0x34
 8022240:	9009      	str	r0, [sp, #36]	; 0x24
 8022242:	1c90      	adds	r0, r2, #2
 8022244:	9302      	str	r3, [sp, #8]
  float* two_column_buffer = im2col_data;
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 2; i++) {
 8022246:	2300      	movs	r3, #0
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022248:	9103      	str	r1, [sp, #12]
  float* two_column_buffer = im2col_data;
 802224a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 802224c:	f8bd 10b4 	ldrh.w	r1, [sp, #180]	; 0xb4
 8022250:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8022252:	9106      	str	r1, [sp, #24]
  for (i = 0; i < input_width + 2; i++) {
 8022254:	3301      	adds	r3, #1
    *two_column_buffer++ = pad_value;
 8022256:	ece2 7a01 	vstmia	r2!, {s15}
  for (i = 0; i < input_width + 2; i++) {
 802225a:	4283      	cmp	r3, r0
 802225c:	d1fa      	bne.n	8022254 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x34>
 802225e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
  }
  // Middle regions: left and right regions
  for (i = 0; i < input_height; i++) {
 8022260:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8022262:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8022266:	b17e      	cbz	r6, 8022288 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x68>
    *two_column_buffer++ = pad_value; // left
    two_column_buffer += input_width; // skip middle
 8022268:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  for (i = 0; i < input_height; i++) {
 802226a:	2100      	movs	r1, #0
    two_column_buffer += input_width; // skip middle
 802226c:	009d      	lsls	r5, r3, #2
 802226e:	4613      	mov	r3, r2
 8022270:	3508      	adds	r5, #8
  for (i = 0; i < input_height; i++) {
 8022272:	3101      	adds	r1, #1
    *two_column_buffer++ = pad_value; // left
 8022274:	edc3 7a00 	vstr	s15, [r3]
 8022278:	442b      	add	r3, r5
  for (i = 0; i < input_height; i++) {
 802227a:	42b1      	cmp	r1, r6
    *two_column_buffer++ = pad_value; // right
 802227c:	ed43 7a01 	vstr	s15, [r3, #-4]
  for (i = 0; i < input_height; i++) {
 8022280:	d1f7      	bne.n	8022272 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x52>
 8022282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022284:	fb05 2203 	mla	r2, r5, r3, r2
 8022288:	0083      	lsls	r3, r0, #2
 802228a:	9301      	str	r3, [sp, #4]
 802228c:	18d3      	adds	r3, r2, r3
  }
  // Bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 2; i++) {
    *two_column_buffer++ = pad_value;
 802228e:	ece2 7a01 	vstmia	r2!, {s15}
  for (i = 0; i < input_width + 2; i++) {
 8022292:	429a      	cmp	r2, r3
 8022294:	d1fb      	bne.n	802228e <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x6e>
  /* Setup the input_output_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[9];

  for (c = 0; c < input_depth; c++) {
 8022296:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8022298:	2d00      	cmp	r5, #0
 802229a:	f000 811f 	beq.w	80224dc <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x2bc>
 802229e:	9f03      	ldr	r7, [sp, #12]
 80222a0:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 80222a4:	9b06      	ldr	r3, [sp, #24]
    for (i = 0; i < input_height; i++) {
      two_column_buffer++;

      for (j = 0; j < input_width; j++) {
        *two_column_buffer++ = *src;
        src += input_depth;
 80222a6:	ea4f 0b85 	mov.w	fp, r5, lsl #2
 80222aa:	1eba      	subs	r2, r7, #2
 80222ac:	4438      	add	r0, r7
 80222ae:	0099      	lsls	r1, r3, #2
 80222b0:	463e      	mov	r6, r7
 80222b2:	0852      	lsrs	r2, r2, #1
 80222b4:	1e6b      	subs	r3, r5, #1
 80222b6:	fb06 f601 	mul.w	r6, r6, r1
    float* inplace_output = input_output_data;
    float* two_column_buffer_start = im2col_data;

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
      for (j = 0; j < output_width - 1; j+=2) {
 80222ba:	f107 3eff 	add.w	lr, r7, #4294967295	; 0xffffffff
 80222be:	3201      	adds	r2, #1
 80222c0:	fb01 f100 	mul.w	r1, r1, r0
 80222c4:	eb0b 0005 	add.w	r0, fp, r5
 80222c8:	9605      	str	r6, [sp, #20]
 80222ca:	00d2      	lsls	r2, r2, #3
 80222cc:	910b      	str	r1, [sp, #44]	; 0x2c
 80222ce:	9010      	str	r0, [sp, #64]	; 0x40
 80222d0:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80222d4:	9208      	str	r2, [sp, #32]
 80222d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80222d8:	9611      	str	r6, [sp, #68]	; 0x44
 80222da:	fb02 f00b 	mul.w	r0, r2, fp
 80222de:	0092      	lsls	r2, r2, #2
 80222e0:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
 80222e4:	9015      	str	r0, [sp, #84]	; 0x54
 80222e6:	18e0      	adds	r0, r4, r3
 80222e8:	9214      	str	r2, [sp, #80]	; 0x50
 80222ea:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 80222ee:	9012      	str	r0, [sp, #72]	; 0x48
 80222f0:	1e60      	subs	r0, r4, #1
 80222f2:	920f      	str	r2, [sp, #60]	; 0x3c
 80222f4:	900a      	str	r0, [sp, #40]	; 0x28
 80222f6:	0070      	lsls	r0, r6, #1
 80222f8:	9a01      	ldr	r2, [sp, #4]
 80222fa:	9b06      	ldr	r3, [sp, #24]
 80222fc:	1d11      	adds	r1, r2, #4
 80222fe:	9013      	str	r0, [sp, #76]	; 0x4c
 8022300:	0052      	lsls	r2, r2, #1
 8022302:	f007 0001 	and.w	r0, r7, #1
 8022306:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 802230a:	9116      	str	r1, [sp, #88]	; 0x58
 802230c:	9004      	str	r0, [sp, #16]
 802230e:	9207      	str	r2, [sp, #28]
    for (i = 0; i < input_height; i++) {
 8022310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022312:	b1db      	cbz	r3, 802234c <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x12c>
 8022314:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022316:	b1ca      	cbz	r2, 802234c <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x12c>
 8022318:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 802231a:	2400      	movs	r4, #0
 802231c:	9916      	ldr	r1, [sp, #88]	; 0x58
 802231e:	469a      	mov	sl, r3
 8022320:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8022322:	1850      	adds	r0, r2, r1
 8022324:	f8dd b05c 	ldr.w	fp, [sp, #92]	; 0x5c
 8022328:	9f01      	ldr	r7, [sp, #4]
 802232a:	e9dd c914 	ldrd	ip, r9, [sp, #80]	; 0x50
      two_column_buffer++;
 802232e:	4602      	mov	r2, r0
 8022330:	eb0c 0600 	add.w	r6, ip, r0
 8022334:	462b      	mov	r3, r5
        *two_column_buffer++ = *src;
 8022336:	6819      	ldr	r1, [r3, #0]
        src += input_depth;
 8022338:	445b      	add	r3, fp
        *two_column_buffer++ = *src;
 802233a:	f842 1b04 	str.w	r1, [r2], #4
      for (j = 0; j < input_width; j++) {
 802233e:	42b2      	cmp	r2, r6
 8022340:	d1f9      	bne.n	8022336 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x116>
    for (i = 0; i < input_height; i++) {
 8022342:	3401      	adds	r4, #1
 8022344:	444d      	add	r5, r9
 8022346:	4438      	add	r0, r7
 8022348:	4554      	cmp	r4, sl
 802234a:	d1f0      	bne.n	802232e <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x10e>
      ksrc_transposed[8 - i] = (float)*ksrc;
 802234c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802234e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8022350:	f913 2f01 	ldrsb.w	r2, [r3, #1]!
 8022354:	9811      	ldr	r0, [sp, #68]	; 0x44
 8022356:	ee04 2a90 	vmov	s9, r2
 802235a:	565a      	ldrsb	r2, [r3, r1]
 802235c:	930a      	str	r3, [sp, #40]	; 0x28
 802235e:	ee06 2a90 	vmov	s13, r2
 8022362:	f913 2011 	ldrsb.w	r2, [r3, r1, lsl #1]
 8022366:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 802236a:	ee06 2a10 	vmov	s12, r2
 802236e:	561a      	ldrsb	r2, [r3, r0]
 8022370:	9810      	ldr	r0, [sp, #64]	; 0x40
 8022372:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8022376:	ee05 2a90 	vmov	s11, r2
 802237a:	f913 2021 	ldrsb.w	r2, [r3, r1, lsl #2]
 802237e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8022382:	ee02 2a90 	vmov	s5, r2
 8022386:	561a      	ldrsb	r2, [r3, r0]
 8022388:	9813      	ldr	r0, [sp, #76]	; 0x4c
 802238a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 802238e:	ee05 2a10 	vmov	s10, r2
 8022392:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8022396:	561a      	ldrsb	r2, [r3, r0]
 8022398:	980f      	ldr	r0, [sp, #60]	; 0x3c
 802239a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 802239e:	ee04 2a10 	vmov	s8, r2
 80223a2:	561a      	ldrsb	r2, [r3, r0]
 80223a4:	f913 3031 	ldrsb.w	r3, [r3, r1, lsl #3]
 80223a8:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80223ac:	ee03 2a10 	vmov	s6, r2
 80223b0:	ee03 3a90 	vmov	s7, r3
    for (i = 0; i < output_height; i++) {
 80223b4:	9b02      	ldr	r3, [sp, #8]
      ksrc_transposed[8 - i] = (float)*ksrc;
 80223b6:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 80223ba:	eef8 3ae3 	vcvt.f32.s32	s7, s7
    for (i = 0; i < output_height; i++) {
 80223be:	2b00      	cmp	r3, #0
 80223c0:	f000 8084 	beq.w	80224cc <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x2ac>
 80223c4:	2300      	movs	r3, #0
 80223c6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    float* two_column_buffer_start = im2col_data;
 80223ca:	f8dd c0b8 	ldr.w	ip, [sp, #184]	; 0xb8
    for (i = 0; i < output_height; i++) {
 80223ce:	469a      	mov	sl, r3
 80223d0:	469b      	mov	fp, r3
      for (j = 0; j < output_width - 1; j+=2) {
 80223d2:	f1be 0f00 	cmp.w	lr, #0
 80223d6:	dd6c      	ble.n	80224b2 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x292>
 80223d8:	9b06      	ldr	r3, [sp, #24]

        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel3_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 80223da:	4648      	mov	r0, r9
 80223dc:	9a01      	ldr	r2, [sp, #4]
      for (j = 0; j < output_width - 1; j+=2) {
 80223de:	2500      	movs	r5, #0
 80223e0:	fb03 f60b 	mul.w	r6, r3, fp
 80223e4:	eb0c 0102 	add.w	r1, ip, r2
 80223e8:	9a07      	ldr	r2, [sp, #28]
 80223ea:	ebc6 7786 	rsb	r7, r6, r6, lsl #30
 80223ee:	441e      	add	r6, r3
 80223f0:	4462      	add	r2, ip
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 80223f2:	4663      	mov	r3, ip
 80223f4:	00bf      	lsls	r7, r7, #2
 80223f6:	f8cd c000 	str.w	ip, [sp]
 80223fa:	00b6      	lsls	r6, r6, #2
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 80223fc:	ed93 2a01 	vldr	s4, [r3, #4]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022400:	469c      	mov	ip, r3
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022402:	edd3 8a02 	vldr	s17, [r3, #8]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022406:	183c      	adds	r4, r7, r0
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022408:	ee22 7a03 	vmul.f32	s14, s4, s6
 802240c:	eddc 1a00 	vldr	s3, [ip]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022410:	ee68 7a83 	vmul.f32	s15, s17, s6
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 8022414:	edd3 aa03 	vldr	s21, [r3, #12]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 8022418:	468c      	mov	ip, r1
    *sum_1 += two_column_buffer[1] * ksrc_transposed[3];
 802241a:	ed91 8a01 	vldr	s16, [r1, #4]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 802241e:	eea1 7aa3 	vfma.f32	s14, s3, s7
    *sum_1 += two_column_buffer[2] * ksrc_transposed[4];
 8022422:	ed91 1a02 	vldr	s2, [r1, #8]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022426:	eee2 7a23 	vfma.f32	s15, s4, s7
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 802242a:	ed9c aa00 	vldr	s20, [ip]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[5];
 802242e:	edd1 9a03 	vldr	s19, [r1, #12]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 8022432:	4694      	mov	ip, r2
    *sum_1 += two_column_buffer[1] * ksrc_transposed[6];
 8022434:	edd2 1a01 	vldr	s3, [r2, #4]
      for (j = 0; j < output_width - 1; j+=2) {
 8022438:	3502      	adds	r5, #2
    *sum_1 += two_column_buffer[2] * ksrc_transposed[7];
 802243a:	ed92 2a02 	vldr	s4, [r2, #8]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 802243e:	4434      	add	r4, r6
    *sum_1 += two_column_buffer[3] * ksrc_transposed[8];
 8022440:	ed92 9a03 	vldr	s18, [r2, #12]
      for (j = 0; j < output_width - 1; j+=2) {
 8022444:	4575      	cmp	r5, lr
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8022446:	eea8 7a84 	vfma.f32	s14, s17, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 802244a:	eddc 8a00 	vldr	s17, [ip]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 802244e:	eeea 7a84 	vfma.f32	s15, s21, s8
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022452:	f103 0308 	add.w	r3, r3, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 8022456:	f101 0108 	add.w	r1, r1, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 802245a:	f102 0208 	add.w	r2, r2, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 802245e:	eeaa 7a05 	vfma.f32	s14, s20, s10
    *sum_1 += two_column_buffer[1] * ksrc_transposed[3];
 8022462:	eee8 7a05 	vfma.f32	s15, s16, s10
    *sum_0 += two_column_buffer[1] * ksrc_transposed[4];
 8022466:	eea8 7a22 	vfma.f32	s14, s16, s5
    *sum_1 += two_column_buffer[2] * ksrc_transposed[4];
 802246a:	eee1 7a22 	vfma.f32	s15, s2, s5
    *sum_0 += two_column_buffer[2] * ksrc_transposed[5];
 802246e:	eea5 7a81 	vfma.f32	s14, s11, s2
    *sum_1 += two_column_buffer[3] * ksrc_transposed[5];
 8022472:	eee5 7aa9 	vfma.f32	s15, s11, s19
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 8022476:	eea6 7a28 	vfma.f32	s14, s12, s17
    *sum_1 += two_column_buffer[1] * ksrc_transposed[6];
 802247a:	eee6 7a21 	vfma.f32	s15, s12, s3
    *sum_0 += two_column_buffer[1] * ksrc_transposed[7];
 802247e:	eea6 7aa1 	vfma.f32	s14, s13, s3
    *sum_1 += two_column_buffer[2] * ksrc_transposed[7];
 8022482:	eee6 7a82 	vfma.f32	s15, s13, s4
    *sum_0 += two_column_buffer[2] * ksrc_transposed[8];
 8022486:	eea2 7a24 	vfma.f32	s14, s4, s9
    *sum_1 += two_column_buffer[3] * ksrc_transposed[8];
 802248a:	eee9 7a24 	vfma.f32	s15, s18, s9
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802248e:	fe87 7a00 	vmaxnm.f32	s14, s14, s0
 8022492:	fe87 7a60 	vminnm.f32	s14, s14, s1
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022496:	fec0 7a27 	vmaxnm.f32	s15, s0, s15
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802249a:	ed80 7a00 	vstr	s14, [r0]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 802249e:	fec7 7ae0 	vminnm.f32	s15, s15, s1
 80224a2:	4440      	add	r0, r8
 80224a4:	edc4 7a00 	vstr	s15, [r4]
      for (j = 0; j < output_width - 1; j+=2) {
 80224a8:	dba8      	blt.n	80223fc <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1dc>
 80224aa:	f8dd c000 	ldr.w	ip, [sp]
 80224ae:	9b08      	ldr	r3, [sp, #32]
 80224b0:	449c      	add	ip, r3

        two_column_buffer_start += 2;
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 80224b2:	9b04      	ldr	r3, [sp, #16]
 80224b4:	f10a 0a01 	add.w	sl, sl, #1
 80224b8:	b9b3      	cbnz	r3, 80224e8 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x2c8>
 80224ba:	9b05      	ldr	r3, [sp, #20]

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 2;
 80224bc:	f10c 0c08 	add.w	ip, ip, #8
 80224c0:	4499      	add	r9, r3
 80224c2:	9b03      	ldr	r3, [sp, #12]
 80224c4:	449b      	add	fp, r3
    for (i = 0; i < output_height; i++) {
 80224c6:	9b02      	ldr	r3, [sp, #8]
 80224c8:	4553      	cmp	r3, sl
 80224ca:	d182      	bne.n	80223d2 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1b2>
    }

    bias_data++;
    input_output_data++;
 80224cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  for (c = 0; c < input_depth; c++) {
 80224ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    input_output_data++;
 80224d0:	3304      	adds	r3, #4
 80224d2:	9309      	str	r3, [sp, #36]	; 0x24
  for (c = 0; c < input_depth; c++) {
 80224d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80224d6:	4293      	cmp	r3, r2
 80224d8:	f47f af1a 	bne.w	8022310 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xf0>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 80224dc:	2000      	movs	r0, #0
 80224de:	b019      	add	sp, #100	; 0x64
 80224e0:	ecbd 8b06 	vpop	{d8-d10}
 80224e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80224e8:	eddc 7a01 	vldr	s15, [ip, #4]
 80224ec:	ed9c 7a00 	vldr	s14, [ip]
 80224f0:	ee63 7a27 	vmul.f32	s15, s6, s15
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 80224f4:	ed9c 9a02 	vldr	s18, [ip, #8]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 80224f8:	9a01      	ldr	r2, [sp, #4]
 80224fa:	9903      	ldr	r1, [sp, #12]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80224fc:	eee7 7a23 	vfma.f32	s15, s14, s7
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8022500:	eb0c 0302 	add.w	r3, ip, r2
 8022504:	448b      	add	fp, r1
 8022506:	9905      	ldr	r1, [sp, #20]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 8022508:	edd3 8a00 	vldr	s17, [r3]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 802250c:	189a      	adds	r2, r3, r2
    *sum_0 += two_column_buffer[1] * ksrc_transposed[4];
 802250e:	ed93 8a01 	vldr	s16, [r3, #4]
      two_column_buffer_start += 2;
 8022512:	f10c 0c0c 	add.w	ip, ip, #12
    *sum_0 += two_column_buffer[2] * ksrc_transposed[5];
 8022516:	ed93 1a02 	vldr	s2, [r3, #8]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 802251a:	edd2 1a00 	vldr	s3, [r2]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 802251e:	eee9 7a04 	vfma.f32	s15, s18, s8
    *sum_0 += two_column_buffer[1] * ksrc_transposed[7];
 8022522:	ed92 2a01 	vldr	s4, [r2, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[8];
 8022526:	ed92 7a02 	vldr	s14, [r2, #8]
        inplace_output[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802252a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802252c:	444b      	add	r3, r9
 802252e:	4489      	add	r9, r1
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 8022530:	eee5 7a28 	vfma.f32	s15, s10, s17
    *sum_0 += two_column_buffer[1] * ksrc_transposed[4];
 8022534:	eee8 7a22 	vfma.f32	s15, s16, s5
    *sum_0 += two_column_buffer[2] * ksrc_transposed[5];
 8022538:	eee5 7a81 	vfma.f32	s15, s11, s2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 802253c:	eee6 7a21 	vfma.f32	s15, s12, s3
    *sum_0 += two_column_buffer[1] * ksrc_transposed[7];
 8022540:	eee6 7a82 	vfma.f32	s15, s13, s4
    *sum_0 += two_column_buffer[2] * ksrc_transposed[8];
 8022544:	eee4 7a87 	vfma.f32	s15, s9, s14
 8022548:	fec7 7a80 	vmaxnm.f32	s15, s15, s0
 802254c:	fec7 7ae0 	vminnm.f32	s15, s15, s1
 8022550:	edc3 7a00 	vstr	s15, [r3]
    for (i = 0; i < output_height; i++) {
 8022554:	9b02      	ldr	r3, [sp, #8]
 8022556:	4553      	cmp	r3, sl
 8022558:	f47f af3b 	bne.w	80223d2 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1b2>
 802255c:	e7b6      	b.n	80224cc <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x2ac>
 802255e:	bf00      	nop

08022560 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight(float* input_output_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022564:	ed2d 8b10 	vpush	{d8-d15}
 8022568:	b0bb      	sub	sp, #236	; 0xec
 802256a:	eddd 7a5c 	vldr	s15, [sp, #368]	; 0x170
 802256e:	f8bd 4160 	ldrh.w	r4, [sp, #352]	; 0x160
 8022572:	921a      	str	r2, [sp, #104]	; 0x68
 8022574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022578:	9119      	str	r1, [sp, #100]	; 0x64
 802257a:	9317      	str	r3, [sp, #92]	; 0x5c
 802257c:	4613      	mov	r3, r2
 802257e:	f8bd 115c 	ldrh.w	r1, [sp, #348]	; 0x15c
 8022582:	9a5a      	ldr	r2, [sp, #360]	; 0x168
 8022584:	3304      	adds	r3, #4
 8022586:	9015      	str	r0, [sp, #84]	; 0x54
 8022588:	910b      	str	r1, [sp, #44]	; 0x2c
 802258a:	3208      	adds	r2, #8
 802258c:	940c      	str	r4, [sp, #48]	; 0x30
  float* two_column_buffer = im2col_data;
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 4; i++) {
 802258e:	2100      	movs	r1, #0
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022590:	f8bd 4164 	ldrh.w	r4, [sp, #356]	; 0x164
 8022594:	9854      	ldr	r0, [sp, #336]	; 0x150
 8022596:	ed8d 0a05 	vstr	s0, [sp, #20]
 802259a:	edcd 0a06 	vstr	s1, [sp, #24]
 802259e:	940f      	str	r4, [sp, #60]	; 0x3c
  for (i = 0; i < input_width + 4; i++) {
 80225a0:	3101      	adds	r1, #1
    *two_column_buffer++ = pad_value;
 80225a2:	ed42 7a02 	vstr	s15, [r2, #-8]
    *two_column_buffer++ = pad_value;
 80225a6:	ed42 7a01 	vstr	s15, [r2, #-4]
 80225aa:	3208      	adds	r2, #8
  for (i = 0; i < input_width + 4; i++) {
 80225ac:	4299      	cmp	r1, r3
 80225ae:	d1f7      	bne.n	80225a0 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x40>
 80225b0:	9a5a      	ldr	r2, [sp, #360]	; 0x168
  }
  // Middle regions: left and right regions
  for (i = 0; i < input_height; i++) {
 80225b2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80225b4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80225b8:	b1af      	cbz	r7, 80225e6 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x86>
    *two_column_buffer++ = pad_value; // left 1
    *two_column_buffer++ = pad_value; // left 2
    two_column_buffer += input_width; // skip middle
 80225ba:	991a      	ldr	r1, [sp, #104]	; 0x68
  for (i = 0; i < input_height; i++) {
 80225bc:	2500      	movs	r5, #0
    two_column_buffer += input_width; // skip middle
 80225be:	008e      	lsls	r6, r1, #2
 80225c0:	4611      	mov	r1, r2
 80225c2:	3610      	adds	r6, #16
 80225c4:	1994      	adds	r4, r2, r6
  for (i = 0; i < input_height; i++) {
 80225c6:	3501      	adds	r5, #1
    *two_column_buffer++ = pad_value; // left 1
 80225c8:	edc1 7a00 	vstr	s15, [r1]
    *two_column_buffer++ = pad_value; // left 2
 80225cc:	edc1 7a01 	vstr	s15, [r1, #4]
 80225d0:	4431      	add	r1, r6
  for (i = 0; i < input_height; i++) {
 80225d2:	42bd      	cmp	r5, r7
    *two_column_buffer++ = pad_value; // right 1
 80225d4:	ed44 7a02 	vstr	s15, [r4, #-8]
 80225d8:	4434      	add	r4, r6
    *two_column_buffer++ = pad_value; // right 2
 80225da:	ed41 7a01 	vstr	s15, [r1, #-4]
  for (i = 0; i < input_height; i++) {
 80225de:	d1f2      	bne.n	80225c6 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x66>
 80225e0:	9919      	ldr	r1, [sp, #100]	; 0x64
 80225e2:	fb06 2201 	mla	r2, r6, r1, r2
 80225e6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80225e8:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80225ec:	3208      	adds	r2, #8
 80225ee:	3128      	adds	r1, #40	; 0x28
  }
  // Bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 4; i++) {
    *two_column_buffer++ = pad_value;
 80225f0:	ed42 7a02 	vstr	s15, [r2, #-8]
 80225f4:	3208      	adds	r2, #8
    *two_column_buffer++ = pad_value;
 80225f6:	ed42 7a03 	vstr	s15, [r2, #-12]
  for (i = 0; i < input_width + 4; i++) {
 80225fa:	4291      	cmp	r1, r2
 80225fc:	d1f8      	bne.n	80225f0 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x90>
  /* Setup the input_output_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[25];

  for (c = 0; c < input_depth; c++) {
 80225fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8022600:	2900      	cmp	r1, #0
 8022602:	f000 8250 	beq.w	8022aa6 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x546>
 8022606:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    two_column_buffer = im2col_data + (input_width + 4) * 2;
 8022608:	00df      	lsls	r7, r3, #3
 802260a:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
 802260e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8022610:	1eb2      	subs	r2, r6, #2
 8022612:	9710      	str	r7, [sp, #64]	; 0x40
 8022614:	00a4      	lsls	r4, r4, #2
 8022616:	4435      	add	r5, r6
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8022618:	009f      	lsls	r7, r3, #2
 802261a:	1841      	adds	r1, r0, r1
 802261c:	0852      	lsrs	r2, r2, #1
 802261e:	fb04 f505 	mul.w	r5, r4, r5
 8022622:	970a      	str	r7, [sp, #40]	; 0x28
    float* inplace_output = input_output_data;
    float* two_column_buffer_start = im2col_data;

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
      for (j = 0; j < output_width - 1; j+=2) {
 8022624:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 8022628:	3201      	adds	r2, #1
        src += input_depth;
 802262a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 802262c:	9518      	str	r5, [sp, #96]	; 0x60
 802262e:	ea4f 0a87 	mov.w	sl, r7, lsl #2
 8022632:	fb06 fc04 	mul.w	ip, r6, r4
 8022636:	00d5      	lsls	r5, r2, #3
 8022638:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 802263a:	00da      	lsls	r2, r3, #3
 802263c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 8022640:	009f      	lsls	r7, r3, #2
 8022642:	9513      	str	r5, [sp, #76]	; 0x4c
 8022644:	011b      	lsls	r3, r3, #4
 8022646:	911b      	str	r1, [sp, #108]	; 0x6c
 8022648:	19d5      	adds	r5, r2, r7
 802264a:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 802264e:	9311      	str	r3, [sp, #68]	; 0x44
 8022650:	f102 0308 	add.w	r3, r2, #8
 8022654:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8022656:	931e      	str	r3, [sp, #120]	; 0x78
 8022658:	fb02 f30a 	mul.w	r3, r2, sl
 802265c:	9512      	str	r5, [sp, #72]	; 0x48
 802265e:	931d      	str	r3, [sp, #116]	; 0x74
 8022660:	f006 0301 	and.w	r3, r6, #1
 8022664:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
 8022668:	930d      	str	r3, [sp, #52]	; 0x34
 802266a:	0093      	lsls	r3, r2, #2
 802266c:	931c      	str	r3, [sp, #112]	; 0x70
    for (i = 0; i < input_height; i++) {
 802266e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8022670:	b1f3      	cbz	r3, 80226b0 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x150>
 8022672:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8022674:	b1e2      	cbz	r2, 80226b0 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x150>
 8022676:	9a5a      	ldr	r2, [sp, #360]	; 0x168
 8022678:	2600      	movs	r6, #0
 802267a:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 802267c:	4698      	mov	r8, r3
 802267e:	9101      	str	r1, [sp, #4]
 8022680:	1915      	adds	r5, r2, r4
 8022682:	9f15      	ldr	r7, [sp, #84]	; 0x54
 8022684:	f8dd a07c 	ldr.w	sl, [sp, #124]	; 0x7c
 8022688:	990a      	ldr	r1, [sp, #40]	; 0x28
 802268a:	e9dd ce1c 	ldrd	ip, lr, [sp, #112]	; 0x70
      two_column_buffer += 2;
 802268e:	462a      	mov	r2, r5
 8022690:	eb0c 0405 	add.w	r4, ip, r5
 8022694:	463b      	mov	r3, r7
        *two_column_buffer++ = *src;
 8022696:	edd3 7a00 	vldr	s15, [r3]
        src += input_depth;
 802269a:	4453      	add	r3, sl
        *two_column_buffer++ = *src;
 802269c:	ece2 7a01 	vstmia	r2!, {s15}
      for (j = 0; j < input_width; j++) {
 80226a0:	42a2      	cmp	r2, r4
 80226a2:	d1f8      	bne.n	8022696 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x136>
    for (i = 0; i < input_height; i++) {
 80226a4:	3601      	adds	r6, #1
 80226a6:	4477      	add	r7, lr
 80226a8:	440d      	add	r5, r1
 80226aa:	4546      	cmp	r6, r8
 80226ac:	d1ef      	bne.n	802268e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x12e>
 80226ae:	9901      	ldr	r1, [sp, #4]
    ksrc = filter_data++;
 80226b0:	1c43      	adds	r3, r0, #1
 80226b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80226b4:	9316      	str	r3, [sp, #88]	; 0x58
 80226b6:	ab3a      	add	r3, sp, #232	; 0xe8
      ksrc_transposed[24 - i] = (float)*ksrc;
 80226b8:	f990 0000 	ldrsb.w	r0, [r0]
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 80226bc:	ac21      	add	r4, sp, #132	; 0x84
      ksrc_transposed[24 - i] = (float)*ksrc;
 80226be:	ee07 0a90 	vmov	s15, r0
      ksrc += input_depth;
 80226c2:	4608      	mov	r0, r1
 80226c4:	4411      	add	r1, r2
      ksrc_transposed[24 - i] = (float)*ksrc;
 80226c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80226ca:	ed63 7a01 	vstmdb	r3!, {s15}
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 80226ce:	429c      	cmp	r4, r3
 80226d0:	d1f2      	bne.n	80226b8 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x158>
    for (i = 0; i < output_height; i++) {
 80226d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80226d4:	2b00      	cmp	r3, #0
 80226d6:	f000 8146 	beq.w	8022966 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x406>
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 80226da:	eddd 7a36 	vldr	s15, [sp, #216]	; 0xd8
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 80226de:	2300      	movs	r3, #0
 80226e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 80226e2:	edcd 7a01 	vstr	s15, [sp, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 80226e6:	eddd 7a37 	vldr	s15, [sp, #220]	; 0xdc
 80226ea:	4692      	mov	sl, r2
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 80226ec:	9308      	str	r3, [sp, #32]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 80226ee:	edcd 7a02 	vstr	s15, [sp, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 80226f2:	eddd 7a38 	vldr	s15, [sp, #224]	; 0xe0
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 80226f6:	eddd da21 	vldr	s27, [sp, #132]	; 0x84
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 80226fa:	edcd 7a03 	vstr	s15, [sp, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 80226fe:	eddd 7a39 	vldr	s15, [sp, #228]	; 0xe4
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022702:	ed9d da22 	vldr	s26, [sp, #136]	; 0x88
 8022706:	9307      	str	r3, [sp, #28]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8022708:	eddd ca23 	vldr	s25, [sp, #140]	; 0x8c
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 802270c:	ed9d ca24 	vldr	s24, [sp, #144]	; 0x90
    float* two_column_buffer_start = im2col_data;
 8022710:	f8dd e168 	ldr.w	lr, [sp, #360]	; 0x168
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8022714:	eddd ba25 	vldr	s23, [sp, #148]	; 0x94
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 8022718:	ed9d ba26 	vldr	s22, [sp, #152]	; 0x98
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 802271c:	eddd aa27 	vldr	s21, [sp, #156]	; 0x9c
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 8022720:	ed9d aa28 	vldr	s20, [sp, #160]	; 0xa0
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 8022724:	eddd 9a29 	vldr	s19, [sp, #164]	; 0xa4
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 8022728:	ed9d 9a2a 	vldr	s18, [sp, #168]	; 0xa8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 802272c:	eddd 8a2b 	vldr	s17, [sp, #172]	; 0xac
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 8022730:	ed9d 8a2c 	vldr	s16, [sp, #176]	; 0xb0
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 8022734:	ed9d 0a2d 	vldr	s0, [sp, #180]	; 0xb4
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 8022738:	eddd 0a2e 	vldr	s1, [sp, #184]	; 0xb8
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 802273c:	ed9d 1a2f 	vldr	s2, [sp, #188]	; 0xbc
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 8022740:	eddd 1a30 	vldr	s3, [sp, #192]	; 0xc0
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 8022744:	ed9d 2a31 	vldr	s4, [sp, #196]	; 0xc4
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 8022748:	eddd 2a32 	vldr	s5, [sp, #200]	; 0xc8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 802274c:	ed9d 3a33 	vldr	s6, [sp, #204]	; 0xcc
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 8022750:	eddd 3a34 	vldr	s7, [sp, #208]	; 0xd0
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 8022754:	ed9d 4a35 	vldr	s8, [sp, #212]	; 0xd4
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 8022758:	edcd 7a04 	vstr	s15, [sp, #16]
      for (j = 0; j < output_width - 1; j+=2) {
 802275c:	f1b9 0f00 	cmp.w	r9, #0
 8022760:	f340 80ef 	ble.w	8022942 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x3e2>
 8022764:	9b0f      	ldr	r3, [sp, #60]	; 0x3c

        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel5_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8022766:	4655      	mov	r5, sl
 8022768:	9908      	ldr	r1, [sp, #32]
      for (j = 0; j < output_width - 1; j+=2) {
 802276a:	2700      	movs	r7, #0
 802276c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802276e:	fb03 fc01 	mul.w	ip, r3, r1
 8022772:	eb0e 0402 	add.w	r4, lr, r2
 8022776:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8022778:	ebcc 788c 	rsb	r8, ip, ip, lsl #30
 802277c:	449c      	add	ip, r3
 802277e:	eb0e 0002 	add.w	r0, lr, r2
 8022782:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022784:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8022786:	ea4f 0888 	mov.w	r8, r8, lsl #2
 802278a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 802278e:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 8022792:	eb0e 0102 	add.w	r1, lr, r2
 8022796:	eb0e 0203 	add.w	r2, lr, r3
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802279a:	4673      	mov	r3, lr
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 802279c:	edd3 5a01 	vldr	s11, [r3, #4]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80227a0:	469e      	mov	lr, r3
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 80227a2:	ed93 5a02 	vldr	s10, [r3, #8]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 80227a6:	eb08 0605 	add.w	r6, r8, r5
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80227aa:	ee25 7a8d 	vmul.f32	s14, s11, s26
 80227ae:	ed9e 6a00 	vldr	s12, [lr]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 80227b2:	ee6d 7a05 	vmul.f32	s15, s26, s10
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 80227b6:	ed93 ea03 	vldr	s28, [r3, #12]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 80227ba:	edd3 6a04 	vldr	s13, [r3, #16]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 80227be:	46a6      	mov	lr, r4
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80227c0:	eea6 7a2d 	vfma.f32	s14, s12, s27
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 80227c4:	edd3 ea05 	vldr	s29, [r3, #20]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 80227c8:	eeed 7aa5 	vfma.f32	s15, s27, s11
    *sum_1 += two_column_buffer[1] * ksrc_transposed[5];
 80227cc:	edd4 fa01 	vldr	s31, [r4, #4]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 80227d0:	ed9e fa00 	vldr	s30, [lr]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 80227d4:	4686      	mov	lr, r0
    *sum_1 += two_column_buffer[2] * ksrc_transposed[6];
 80227d6:	ed94 6a02 	vldr	s12, [r4, #8]
      for (j = 0; j < output_width - 1; j+=2) {
 80227da:	3702      	adds	r7, #2
    *sum_1 += two_column_buffer[3] * ksrc_transposed[7];
 80227dc:	edd4 4a03 	vldr	s9, [r4, #12]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 80227e0:	4466      	add	r6, ip
    *sum_1 += two_column_buffer[4] * ksrc_transposed[8];
 80227e2:	edd4 5a04 	vldr	s11, [r4, #16]
      for (j = 0; j < output_width - 1; j+=2) {
 80227e6:	454f      	cmp	r7, r9
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 80227e8:	eea5 7a2c 	vfma.f32	s14, s10, s25
    *sum_1 += two_column_buffer[5] * ksrc_transposed[9];
 80227ec:	ed94 5a05 	vldr	s10, [r4, #20]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 80227f0:	eeec 7a8e 	vfma.f32	s15, s25, s28
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80227f4:	f103 0308 	add.w	r3, r3, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 80227f8:	f104 0408 	add.w	r4, r4, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 80227fc:	f100 0008 	add.w	r0, r0, #8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 8022800:	eeae 7a0c 	vfma.f32	s14, s28, s24
    *sum_1 += two_column_buffer[1] * ksrc_transposed[10];
 8022804:	ed10 ea01 	vldr	s28, [r0, #-4]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 8022808:	eeec 7a26 	vfma.f32	s15, s24, s13
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 802280c:	eea6 7aab 	vfma.f32	s14, s13, s23
    *sum_1 += two_column_buffer[3] * ksrc_transposed[12];
 8022810:	edd0 6a01 	vldr	s13, [r0, #4]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 8022814:	eeeb 7aae 	vfma.f32	s15, s23, s29
    *sum_1 += two_column_buffer[2] * ksrc_transposed[11];
 8022818:	edd0 ea00 	vldr	s29, [r0]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 802281c:	eeaf 7a0b 	vfma.f32	s14, s30, s22
    *sum_1 += two_column_buffer[4] * ksrc_transposed[13];
 8022820:	ed90 fa02 	vldr	s30, [r0, #8]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[5];
 8022824:	eeeb 7a2f 	vfma.f32	s15, s22, s31
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 8022828:	eeaf 7aaa 	vfma.f32	s14, s31, s21
    *sum_1 += two_column_buffer[5] * ksrc_transposed[14];
 802282c:	edd0 fa03 	vldr	s31, [r0, #12]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[6];
 8022830:	eeea 7a86 	vfma.f32	s15, s21, s12
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 8022834:	eea6 7a0a 	vfma.f32	s14, s12, s20
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 8022838:	ed9e 6a00 	vldr	s12, [lr]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[7];
 802283c:	eeea 7a24 	vfma.f32	s15, s20, s9
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 8022840:	468e      	mov	lr, r1
 8022842:	f101 0108 	add.w	r1, r1, #8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 8022846:	eea4 7aa9 	vfma.f32	s14, s9, s19
    *sum_1 += two_column_buffer[1] * ksrc_transposed[15];
 802284a:	ed51 4a01 	vldr	s9, [r1, #-4]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[8];
 802284e:	eee9 7aa5 	vfma.f32	s15, s19, s11
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 8022852:	eea5 7a89 	vfma.f32	s14, s11, s18
    *sum_1 += two_column_buffer[3] * ksrc_transposed[17];
 8022856:	edd1 5a01 	vldr	s11, [r1, #4]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[9];
 802285a:	eee9 7a05 	vfma.f32	s15, s18, s10
    *sum_1 += two_column_buffer[2] * ksrc_transposed[16];
 802285e:	ed91 5a00 	vldr	s10, [r1]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 8022862:	eea6 7a28 	vfma.f32	s14, s12, s17
    *sum_1 += two_column_buffer[4] * ksrc_transposed[18];
 8022866:	ed91 6a02 	vldr	s12, [r1, #8]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[10];
 802286a:	eee8 7a8e 	vfma.f32	s15, s17, s28
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 802286e:	eeae 7a08 	vfma.f32	s14, s28, s16
    *sum_1 += two_column_buffer[5] * ksrc_transposed[19];
 8022872:	ed91 ea03 	vldr	s28, [r1, #12]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[11];
 8022876:	eee8 7a2e 	vfma.f32	s15, s16, s29
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 802287a:	eeae 7a80 	vfma.f32	s14, s29, s0
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 802287e:	edde ea00 	vldr	s29, [lr]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[12];
 8022882:	eee0 7a26 	vfma.f32	s15, s0, s13
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 8022886:	4696      	mov	lr, r2
 8022888:	f102 0208 	add.w	r2, r2, #8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 802288c:	eea6 7aa0 	vfma.f32	s14, s13, s1
    *sum_1 += two_column_buffer[1] * ksrc_transposed[20];
 8022890:	ed52 6a01 	vldr	s13, [r2, #-4]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[13];
 8022894:	eee0 7a8f 	vfma.f32	s15, s1, s30
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 8022898:	eeaf 7a01 	vfma.f32	s14, s30, s2
    *sum_1 += two_column_buffer[3] * ksrc_transposed[22];
 802289c:	ed92 fa01 	vldr	s30, [r2, #4]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[14];
 80228a0:	eee1 7a2f 	vfma.f32	s15, s2, s31
    *sum_1 += two_column_buffer[2] * ksrc_transposed[21];
 80228a4:	edd2 fa00 	vldr	s31, [r2]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 80228a8:	eeae 7aa1 	vfma.f32	s14, s29, s3
    *sum_1 += two_column_buffer[4] * ksrc_transposed[23];
 80228ac:	edd2 ea02 	vldr	s29, [r2, #8]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[15];
 80228b0:	eee1 7aa4 	vfma.f32	s15, s3, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 80228b4:	eea4 7a82 	vfma.f32	s14, s9, s4
    *sum_1 += two_column_buffer[5] * ksrc_transposed[24];
 80228b8:	edd2 4a03 	vldr	s9, [r2, #12]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[16];
 80228bc:	eee2 7a05 	vfma.f32	s15, s4, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 80228c0:	eea5 7a22 	vfma.f32	s14, s10, s5
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 80228c4:	ed9e 5a00 	vldr	s10, [lr]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[17];
 80228c8:	eee2 7aa5 	vfma.f32	s15, s5, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 80228cc:	eea5 7a83 	vfma.f32	s14, s11, s6
    *sum_1 += two_column_buffer[4] * ksrc_transposed[18];
 80228d0:	eee3 7a06 	vfma.f32	s15, s6, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 80228d4:	eea6 7a23 	vfma.f32	s14, s12, s7
    *sum_1 += two_column_buffer[2] * ksrc_transposed[21];
 80228d8:	ed9d 6a01 	vldr	s12, [sp, #4]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[19];
 80228dc:	eee3 7a8e 	vfma.f32	s15, s7, s28
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 80228e0:	eea5 7a04 	vfma.f32	s14, s10, s8
    *sum_1 += two_column_buffer[1] * ksrc_transposed[20];
 80228e4:	eee4 7a26 	vfma.f32	s15, s8, s13
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 80228e8:	eea6 7a86 	vfma.f32	s14, s13, s12
    *sum_1 += two_column_buffer[3] * ksrc_transposed[22];
 80228ec:	eddd 6a02 	vldr	s13, [sp, #8]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[21];
 80228f0:	eee6 7a2f 	vfma.f32	s15, s12, s31
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 80228f4:	eeaf 7aa6 	vfma.f32	s14, s31, s13
    *sum_1 += two_column_buffer[3] * ksrc_transposed[22];
 80228f8:	eee6 7a8f 	vfma.f32	s15, s13, s30
    *sum_1 += two_column_buffer[4] * ksrc_transposed[23];
 80228fc:	eddd 6a03 	vldr	s13, [sp, #12]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022900:	ed9d 6a06 	vldr	s12, [sp, #24]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 8022904:	eeaf 7a26 	vfma.f32	s14, s30, s13
    *sum_1 += two_column_buffer[4] * ksrc_transposed[23];
 8022908:	eee6 7aae 	vfma.f32	s15, s13, s29
    *sum_1 += two_column_buffer[5] * ksrc_transposed[24];
 802290c:	eddd 6a04 	vldr	s13, [sp, #16]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 8022910:	eeae 7aa6 	vfma.f32	s14, s29, s13
    *sum_1 += two_column_buffer[5] * ksrc_transposed[24];
 8022914:	eee6 7aa4 	vfma.f32	s15, s13, s9
 8022918:	eddd 6a05 	vldr	s13, [sp, #20]
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802291c:	fe87 7a26 	vmaxnm.f32	s14, s14, s13
 8022920:	fe87 7a46 	vminnm.f32	s14, s14, s12
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022924:	fec6 7aa7 	vmaxnm.f32	s15, s13, s15
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8022928:	ed85 7a00 	vstr	s14, [r5]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 802292c:	fec7 7ac6 	vminnm.f32	s15, s15, s12
 8022930:	445d      	add	r5, fp
 8022932:	edc6 7a00 	vstr	s15, [r6]
      for (j = 0; j < output_width - 1; j+=2) {
 8022936:	f6ff af31 	blt.w	802279c <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x23c>
 802293a:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 802293e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022940:	449e      	add	lr, r3
 8022942:	9b07      	ldr	r3, [sp, #28]
 8022944:	3301      	adds	r3, #1
 8022946:	9307      	str	r3, [sp, #28]

        two_column_buffer_start += 2;
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 8022948:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802294a:	b9c3      	cbnz	r3, 802297e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x41e>
 802294c:	9b0e      	ldr	r3, [sp, #56]	; 0x38

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 4;
 802294e:	f10e 0e10 	add.w	lr, lr, #16
 8022952:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8022954:	449a      	add	sl, r3
 8022956:	9b08      	ldr	r3, [sp, #32]
 8022958:	4413      	add	r3, r2
    for (i = 0; i < output_height; i++) {
 802295a:	9a07      	ldr	r2, [sp, #28]
 802295c:	9308      	str	r3, [sp, #32]
 802295e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022960:	4293      	cmp	r3, r2
 8022962:	f47f aefb 	bne.w	802275c <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1fc>
    }

    bias_data++;
    input_output_data++;
 8022966:	9b15      	ldr	r3, [sp, #84]	; 0x54
  for (c = 0; c < input_depth; c++) {
 8022968:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    input_output_data++;
 802296a:	3304      	adds	r3, #4
 802296c:	9315      	str	r3, [sp, #84]	; 0x54
  for (c = 0; c < input_depth; c++) {
 802296e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8022970:	4293      	cmp	r3, r2
 8022972:	f000 8098 	beq.w	8022aa6 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x546>
 8022976:	4618      	mov	r0, r3
 8022978:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 802297a:	18c1      	adds	r1, r0, r3
 802297c:	e677      	b.n	802266e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x10e>
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 802297e:	edde 7a01 	vldr	s15, [lr, #4]
 8022982:	ed9e 6a00 	vldr	s12, [lr]
 8022986:	ee6d 7a27 	vmul.f32	s15, s26, s15
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 802298a:	edde 6a02 	vldr	s13, [lr, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 802298e:	ed9e 7a03 	vldr	s14, [lr, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8022992:	edde 5a04 	vldr	s11, [lr, #16]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022996:	eeed 7a86 	vfma.f32	s15, s27, s12
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 802299a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802299c:	9a08      	ldr	r2, [sp, #32]
 802299e:	eb0e 0104 	add.w	r1, lr, r4
 80229a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80229a4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
      two_column_buffer_start += 4;
 80229a6:	f10e 0e14 	add.w	lr, lr, #20
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 80229aa:	ed91 6a00 	vldr	s12, [r1]
 80229ae:	4402      	add	r2, r0
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 80229b0:	edd1 4a01 	vldr	s9, [r1, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 80229b4:	eeec 7aa6 	vfma.f32	s15, s25, s13
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 80229b8:	ed91 ea02 	vldr	s28, [r1, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 80229bc:	edd1 6a03 	vldr	s13, [r1, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 80229c0:	ed91 5a04 	vldr	s10, [r1, #16]
 80229c4:	9208      	str	r2, [sp, #32]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 80229c6:	190a      	adds	r2, r1, r4
        inplace_output[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 80229c8:	9818      	ldr	r0, [sp, #96]	; 0x60
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 80229ca:	edd2 ea01 	vldr	s29, [r2, #4]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 80229ce:	1913      	adds	r3, r2, r4
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 80229d0:	eeec 7a07 	vfma.f32	s15, s24, s14
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 80229d4:	ed92 7a00 	vldr	s14, [r2]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 80229d8:	edd2 fa04 	vldr	s31, [r2, #16]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 80229dc:	1919      	adds	r1, r3, r4
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 80229de:	ed93 fa02 	vldr	s30, [r3, #8]
 80229e2:	4450      	add	r0, sl
 80229e4:	44aa      	add	sl, r5
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 80229e6:	eeeb 7aa5 	vfma.f32	s15, s23, s11
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 80229ea:	edd2 5a02 	vldr	s11, [r2, #8]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 80229ee:	eeeb 7a06 	vfma.f32	s15, s22, s12
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 80229f2:	ed92 6a03 	vldr	s12, [r2, #12]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 80229f6:	eeea 7aa4 	vfma.f32	s15, s21, s9
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 80229fa:	edd3 4a00 	vldr	s9, [r3]
 80229fe:	edcd 4a09 	vstr	s9, [sp, #36]	; 0x24
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 8022a02:	edd3 4a04 	vldr	s9, [r3, #16]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 8022a06:	eeea 7a0e 	vfma.f32	s15, s20, s28
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 8022a0a:	ed93 ea01 	vldr	s28, [r3, #4]
 8022a0e:	ed8d ea14 	vstr	s28, [sp, #80]	; 0x50
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 8022a12:	ed93 ea03 	vldr	s28, [r3, #12]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 8022a16:	eee9 7aa6 	vfma.f32	s15, s19, s13
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 8022a1a:	edd1 6a03 	vldr	s13, [r1, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 8022a1e:	eee9 7a05 	vfma.f32	s15, s18, s10
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 8022a22:	ed91 5a00 	vldr	s10, [r1]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 8022a26:	eee8 7a87 	vfma.f32	s15, s17, s14
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 8022a2a:	eee8 7a2e 	vfma.f32	s15, s16, s29
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 8022a2e:	eee0 7a25 	vfma.f32	s15, s0, s11
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 8022a32:	edd1 5a01 	vldr	s11, [r1, #4]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 8022a36:	eee0 7a86 	vfma.f32	s15, s1, s12
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 8022a3a:	ed91 6a02 	vldr	s12, [r1, #8]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 8022a3e:	ed9d 7a09 	vldr	s14, [sp, #36]	; 0x24
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 8022a42:	eddd ea14 	vldr	s29, [sp, #80]	; 0x50
    for (i = 0; i < output_height; i++) {
 8022a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022a48:	9a07      	ldr	r2, [sp, #28]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 8022a4a:	eee1 7a2f 	vfma.f32	s15, s2, s31
 8022a4e:	4293      	cmp	r3, r2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 8022a50:	eee1 7a87 	vfma.f32	s15, s3, s14
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 8022a54:	ed91 7a04 	vldr	s14, [r1, #16]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 8022a58:	eee2 7a2e 	vfma.f32	s15, s4, s29
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 8022a5c:	eee2 7a8f 	vfma.f32	s15, s5, s30
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 8022a60:	eee3 7a0e 	vfma.f32	s15, s6, s28
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 8022a64:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 8022a68:	eee4 7a05 	vfma.f32	s15, s8, s10
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 8022a6c:	ed9d 5a01 	vldr	s10, [sp, #4]
 8022a70:	eee5 7a25 	vfma.f32	s15, s10, s11
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 8022a74:	eddd 5a02 	vldr	s11, [sp, #8]
 8022a78:	eee5 7a86 	vfma.f32	s15, s11, s12
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 8022a7c:	ed9d 6a03 	vldr	s12, [sp, #12]
 8022a80:	eee6 7a26 	vfma.f32	s15, s12, s13
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 8022a84:	eddd 6a04 	vldr	s13, [sp, #16]
 8022a88:	eee6 7a87 	vfma.f32	s15, s13, s14
        inplace_output[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8022a8c:	ed9d 7a05 	vldr	s14, [sp, #20]
 8022a90:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8022a94:	ed9d 7a06 	vldr	s14, [sp, #24]
 8022a98:	fec7 7ac7 	vminnm.f32	s15, s15, s14
 8022a9c:	edc0 7a00 	vstr	s15, [r0]
    for (i = 0; i < output_height; i++) {
 8022aa0:	f47f ae5c 	bne.w	802275c <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1fc>
 8022aa4:	e75f      	b.n	8022966 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x406>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 8022aa6:	2000      	movs	r0, #0
 8022aa8:	b03b      	add	sp, #236	; 0xec
 8022aaa:	ecbd 8b10 	vpop	{d8-d15}
 8022aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022ab2:	bf00      	nop

08022ab4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight(float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022ab8:	ed2d 8b10 	vpush	{d8-d15}
 8022abc:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 8022ac0:	469a      	mov	sl, r3
 8022ac2:	9053      	str	r0, [sp, #332]	; 0x14c
  float* two_column_buffer = im2col_data;
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region
  for (i = 0; i < input_width * 2 + 6; i++) {
 8022ac4:	1cd0      	adds	r0, r2, #3
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022ac6:	9157      	str	r1, [sp, #348]	; 0x15c
  for (i = 0; i < input_width * 2 + 6; i++) {
 8022ac8:	0041      	lsls	r1, r0, #1
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 8022aca:	f8bd 42b4 	ldrh.w	r4, [sp, #692]	; 0x2b4
 8022ace:	9256      	str	r2, [sp, #344]	; 0x158
 8022ad0:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 8022ad4:	9ab0      	ldr	r2, [sp, #704]	; 0x2c0
 8022ad6:	eddd 7ab2 	vldr	s15, [sp, #712]	; 0x2c8
 8022ada:	320c      	adds	r2, #12
 8022adc:	009b      	lsls	r3, r3, #2
 8022ade:	9447      	str	r4, [sp, #284]	; 0x11c
 8022ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022ae4:	f8bd 42b8 	ldrh.w	r4, [sp, #696]	; 0x2b8
 8022ae8:	f8bd 52bc 	ldrh.w	r5, [sp, #700]	; 0x2bc
 8022aec:	9448      	str	r4, [sp, #288]	; 0x120
 8022aee:	18d4      	adds	r4, r2, r3
 8022af0:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8022af2:	ed8d 0a3e 	vstr	s0, [sp, #248]	; 0xf8
 8022af6:	edcd 0a3f 	vstr	s1, [sp, #252]	; 0xfc
 8022afa:	954b      	str	r5, [sp, #300]	; 0x12c
    *two_column_buffer++ = pad_value;
 8022afc:	ed42 7a03 	vstr	s15, [r2, #-12]
 8022b00:	320c      	adds	r2, #12
    *two_column_buffer++ = pad_value;
 8022b02:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
    *two_column_buffer++ = pad_value;
 8022b06:	ed42 7a04 	vstr	s15, [r2, #-16]
  for (i = 0; i < input_width * 2 + 6; i++) {
 8022b0a:	4294      	cmp	r4, r2
 8022b0c:	d1f6      	bne.n	8022afc <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x48>
 8022b0e:	9ab0      	ldr	r2, [sp, #704]	; 0x2c0
 8022b10:	4413      	add	r3, r2
  }
  // Middle regions: Pad the size of (input_height * 2) * (input_width * 2 + 2)
  for (i = 0; i < input_height; i++) {
 8022b12:	9a57      	ldr	r2, [sp, #348]	; 0x15c
 8022b14:	b362      	cbz	r2, 8022b70 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xbc>
 8022b16:	9c56      	ldr	r4, [sp, #344]	; 0x158
 8022b18:	008e      	lsls	r6, r1, #2
 8022b1a:	4696      	mov	lr, r2
 8022b1c:	00e5      	lsls	r5, r4, #3
 8022b1e:	2400      	movs	r4, #0
 8022b20:	f105 0708 	add.w	r7, r5, #8
 8022b24:	46a8      	mov	r8, r5
 8022b26:	9d56      	ldr	r5, [sp, #344]	; 0x158
    // First type of middle
    *two_column_buffer++ = pad_value;
 8022b28:	461a      	mov	r2, r3
 8022b2a:	ee17 ca90 	vmov	ip, s15
 8022b2e:	f842 cb08 	str.w	ip, [r2], #8
    *two_column_buffer++ = pad_value;
 8022b32:	edc3 7a01 	vstr	s15, [r3, #4]
    for (j = 0; j < input_width; j++) {
 8022b36:	b145      	cbz	r5, 8022b4a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x96>
 8022b38:	3310      	adds	r3, #16
 8022b3a:	eb02 0c07 	add.w	ip, r2, r7
      *two_column_buffer = pad_value;
 8022b3e:	ed43 7a02 	vstr	s15, [r3, #-8]
 8022b42:	3308      	adds	r3, #8
    for (j = 0; j < input_width; j++) {
 8022b44:	459c      	cmp	ip, r3
 8022b46:	d1fa      	bne.n	8022b3e <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x8a>
 8022b48:	4442      	add	r2, r8
      two_column_buffer += 2;
    }
    *two_column_buffer++ = pad_value;
    *two_column_buffer++ = pad_value;
    *two_column_buffer++ = pad_value;
    *two_column_buffer++ = pad_value;
 8022b4a:	f102 0310 	add.w	r3, r2, #16
    *two_column_buffer++ = pad_value;
 8022b4e:	edc2 7a00 	vstr	s15, [r2]
    *two_column_buffer++ = pad_value;
 8022b52:	edc2 7a01 	vstr	s15, [r2, #4]
 8022b56:	eb03 0c06 	add.w	ip, r3, r6
    *two_column_buffer++ = pad_value;
 8022b5a:	edc2 7a02 	vstr	s15, [r2, #8]
    *two_column_buffer++ = pad_value;
 8022b5e:	edc2 7a03 	vstr	s15, [r2, #12]

    // Second type of middle
    for (j = 0; j < input_width * 2 + 6; j++) {
      *two_column_buffer++ = pad_value;
 8022b62:	ece3 7a01 	vstmia	r3!, {s15}
    for (j = 0; j < input_width * 2 + 6; j++) {
 8022b66:	4563      	cmp	r3, ip
 8022b68:	d1fb      	bne.n	8022b62 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xae>
  for (i = 0; i < input_height; i++) {
 8022b6a:	3401      	adds	r4, #1
 8022b6c:	4574      	cmp	r4, lr
 8022b6e:	d1db      	bne.n	8022b28 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x74>
 8022b70:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8022b74:	f103 020c 	add.w	r2, r3, #12
 8022b78:	0089      	lsls	r1, r1, #2
 8022b7a:	f101 040c 	add.w	r4, r1, #12
 8022b7e:	4423      	add	r3, r4
    }
  }
  // Bottom region
  for (i = 0; i < input_width * 2 + 6; i++) {
    *two_column_buffer++ = pad_value;
 8022b80:	ed42 7a03 	vstr	s15, [r2, #-12]
 8022b84:	320c      	adds	r2, #12
    *two_column_buffer++ = pad_value;
 8022b86:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
    *two_column_buffer++ = pad_value;
 8022b8a:	ed42 7a04 	vstr	s15, [r2, #-16]
  for (i = 0; i < input_width * 2 + 6; i++) {
 8022b8e:	4293      	cmp	r3, r2
 8022b90:	d1f6      	bne.n	8022b80 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xcc>
  /* Setup the input_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[49];

  for (c = 0; c < input_depth; c++) {
 8022b92:	f1ba 0f00 	cmp.w	sl, #0
 8022b96:	f000 84f8 	beq.w	802358a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xad6>
 8022b9a:	9f48      	ldr	r7, [sp, #288]	; 0x120
 8022b9c:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8022ba0:	9d56      	ldr	r5, [sp, #344]	; 0x158
      two_column_buffer += 3;

      for (j = 0; j < input_width; j++) {
        *two_column_buffer = *src;
        two_column_buffer += 2;
        src += input_depth;
 8022ba2:	ea4f 0c8a 	mov.w	ip, sl, lsl #2
 8022ba6:	1eba      	subs	r2, r7, #2
 8022ba8:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8022baa:	006d      	lsls	r5, r5, #1
 8022bac:	443c      	add	r4, r7
 8022bae:	0852      	lsrs	r2, r2, #1
 8022bb0:	f8cd c164 	str.w	ip, [sp, #356]	; 0x164
 8022bb4:	3506      	adds	r5, #6
 8022bb6:	009e      	lsls	r6, r3, #2
 8022bb8:	f102 0e01 	add.w	lr, r2, #1
 8022bbc:	eb00 0c0a 	add.w	ip, r0, sl
 8022bc0:	00ab      	lsls	r3, r5, #2
 8022bc2:	f50d 7bbe 	add.w	fp, sp, #380	; 0x17c
 8022bc6:	012a      	lsls	r2, r5, #4
 8022bc8:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
 8022bcc:	9346      	str	r3, [sp, #280]	; 0x118
 8022bce:	00eb      	lsls	r3, r5, #3
 8022bd0:	924c      	str	r2, [sp, #304]	; 0x130
    two_column_buffer = im2col_data + (input_width * 2 + 6) * 3;
 8022bd2:	9ab0      	ldr	r2, [sp, #704]	; 0x2c0
 8022bd4:	461d      	mov	r5, r3
 8022bd6:	934f      	str	r3, [sp, #316]	; 0x13c
 8022bd8:	1851      	adds	r1, r2, r1
 8022bda:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8022bdc:	9a4c      	ldr	r2, [sp, #304]	; 0x130
 8022bde:	915b      	str	r1, [sp, #364]	; 0x16c
 8022be0:	18e9      	adds	r1, r5, r3
 8022be2:	441a      	add	r2, r3
 8022be4:	9d56      	ldr	r5, [sp, #344]	; 0x158
 8022be6:	914d      	str	r1, [sp, #308]	; 0x134
 8022be8:	924e      	str	r2, [sp, #312]	; 0x138
 8022bea:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 8022bee:	0129      	lsls	r1, r5, #4
 8022bf0:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8022bf2:	9250      	str	r2, [sp, #320]	; 0x140
 8022bf4:	9a4d      	ldr	r2, [sp, #308]	; 0x134
 8022bf6:	00db      	lsls	r3, r3, #3
 8022bf8:	f8cd a150 	str.w	sl, [sp, #336]	; 0x150
 8022bfc:	0052      	lsls	r2, r2, #1
 8022bfe:	9340      	str	r3, [sp, #256]	; 0x100
 8022c00:	4663      	mov	r3, ip
 8022c02:	9251      	str	r2, [sp, #324]	; 0x144
 8022c04:	4632      	mov	r2, r6
 8022c06:	fb06 f604 	mul.w	r6, r6, r4
 8022c0a:	9c59      	ldr	r4, [sp, #356]	; 0x164
 8022c0c:	fb07 f202 	mul.w	r2, r7, r2
 8022c10:	9655      	str	r6, [sp, #340]	; 0x154
 8022c12:	924a      	str	r2, [sp, #296]	; 0x128
 8022c14:	462a      	mov	r2, r5
 8022c16:	fb02 f204 	mul.w	r2, r2, r4
 8022c1a:	925c      	str	r2, [sp, #368]	; 0x170
 8022c1c:	f101 0230 	add.w	r2, r1, #48	; 0x30
 8022c20:	925d      	str	r2, [sp, #372]	; 0x174
      }

      two_column_buffer += input_width * 2 + 9;
 8022c22:	00ea      	lsls	r2, r5, #3
 8022c24:	925a      	str	r2, [sp, #360]	; 0x168
    float* out = output_data;
    float* two_column_buffer_start = im2col_data;

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
      for (j = 0; j < output_width - 1; j+=2) {
 8022c26:	1e7a      	subs	r2, r7, #1
 8022c28:	9244      	str	r2, [sp, #272]	; 0x110
 8022c2a:	f007 0201 	and.w	r2, r7, #1
 8022c2e:	9249      	str	r2, [sp, #292]	; 0x124
    for (i = 0; i < input_height; i++) {
 8022c30:	9a57      	ldr	r2, [sp, #348]	; 0x15c
 8022c32:	b1f2      	cbz	r2, 8022c72 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1be>
 8022c34:	9956      	ldr	r1, [sp, #344]	; 0x158
 8022c36:	b1e1      	cbz	r1, 8022c72 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1be>
 8022c38:	9301      	str	r3, [sp, #4]
 8022c3a:	2600      	movs	r6, #0
 8022c3c:	9f53      	ldr	r7, [sp, #332]	; 0x14c
 8022c3e:	4690      	mov	r8, r2
    two_column_buffer = im2col_data + (input_width * 2 + 6) * 3;
 8022c40:	9d5b      	ldr	r5, [sp, #364]	; 0x16c
    for (i = 0; i < input_height; i++) {
 8022c42:	f8dd c164 	ldr.w	ip, [sp, #356]	; 0x164
 8022c46:	f8dd e170 	ldr.w	lr, [sp, #368]	; 0x170
 8022c4a:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 8022c4c:	f8dd 9174 	ldr.w	r9, [sp, #372]	; 0x174
 8022c50:	18ec      	adds	r4, r5, r3
 8022c52:	462a      	mov	r2, r5
 8022c54:	4639      	mov	r1, r7
        *two_column_buffer = *src;
 8022c56:	edd1 7a00 	vldr	s15, [r1]
 8022c5a:	3208      	adds	r2, #8
        src += input_depth;
 8022c5c:	4461      	add	r1, ip
        *two_column_buffer = *src;
 8022c5e:	edc2 7a01 	vstr	s15, [r2, #4]
      for (j = 0; j < input_width; j++) {
 8022c62:	4294      	cmp	r4, r2
 8022c64:	d1f7      	bne.n	8022c56 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1a2>
    for (i = 0; i < input_height; i++) {
 8022c66:	3601      	adds	r6, #1
 8022c68:	4477      	add	r7, lr
      two_column_buffer += input_width * 2 + 9;
 8022c6a:	444d      	add	r5, r9
    for (i = 0; i < input_height; i++) {
 8022c6c:	4546      	cmp	r6, r8
 8022c6e:	d1ef      	bne.n	8022c50 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x19c>
 8022c70:	9b01      	ldr	r3, [sp, #4]
    ksrc = filter_data++;
 8022c72:	1c42      	adds	r2, r0, #1
 8022c74:	f8dd a150 	ldr.w	sl, [sp, #336]	; 0x150
 8022c78:	9252      	str	r2, [sp, #328]	; 0x148
 8022c7a:	aa90      	add	r2, sp, #576	; 0x240
      ksrc_transposed[48 - i] = (float)*ksrc;
 8022c7c:	f990 1000 	ldrsb.w	r1, [r0]
      ksrc += input_depth;
 8022c80:	4618      	mov	r0, r3
 8022c82:	4453      	add	r3, sl
      ksrc_transposed[48 - i] = (float)*ksrc;
 8022c84:	ee07 1a90 	vmov	s15, r1
 8022c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022c8c:	ed62 7a01 	vstmdb	r2!, {s15}
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 8022c90:	4593      	cmp	fp, r2
 8022c92:	d1f3      	bne.n	8022c7c <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1c8>
    for (i = 0; i < output_height; i++) {
 8022c94:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8022c96:	2b00      	cmp	r3, #0
 8022c98:	f000 831d 	beq.w	80232d6 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x822>
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 8022c9c:	eddd 7a5f 	vldr	s15, [sp, #380]	; 0x17c
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 8022ca0:	2300      	movs	r3, #0
 8022ca2:	9aac      	ldr	r2, [sp, #688]	; 0x2b0
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 8022ca4:	edcd 7a1e 	vstr	s15, [sp, #120]	; 0x78
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022ca8:	eddd 7a60 	vldr	s15, [sp, #384]	; 0x180
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 8022cac:	9342      	str	r3, [sp, #264]	; 0x108
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022cae:	edcd 7a1f 	vstr	s15, [sp, #124]	; 0x7c
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8022cb2:	eddd 7a61 	vldr	s15, [sp, #388]	; 0x184
 8022cb6:	9243      	str	r2, [sp, #268]	; 0x10c
 8022cb8:	edcd 7a20 	vstr	s15, [sp, #128]	; 0x80
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 8022cbc:	eddd 7a62 	vldr	s15, [sp, #392]	; 0x188
 8022cc0:	9341      	str	r3, [sp, #260]	; 0x104
 8022cc2:	edcd 7a03 	vstr	s15, [sp, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8022cc6:	eddd 7a63 	vldr	s15, [sp, #396]	; 0x18c
    float* two_column_buffer_start = im2col_data;
 8022cca:	f8dd 92c0 	ldr.w	r9, [sp, #704]	; 0x2c0
 8022cce:	edcd 7a04 	vstr	s15, [sp, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8022cd2:	eddd 7a64 	vldr	s15, [sp, #400]	; 0x190
 8022cd6:	edcd 7a05 	vstr	s15, [sp, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 8022cda:	eddd 7a65 	vldr	s15, [sp, #404]	; 0x194
 8022cde:	edcd 7a06 	vstr	s15, [sp, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8022ce2:	eddd 7a66 	vldr	s15, [sp, #408]	; 0x198
 8022ce6:	edcd 7a07 	vstr	s15, [sp, #28]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 8022cea:	eddd 7a67 	vldr	s15, [sp, #412]	; 0x19c
 8022cee:	edcd 7a08 	vstr	s15, [sp, #32]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 8022cf2:	eddd 7a68 	vldr	s15, [sp, #416]	; 0x1a0
 8022cf6:	edcd 7a21 	vstr	s15, [sp, #132]	; 0x84
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 8022cfa:	eddd 7a69 	vldr	s15, [sp, #420]	; 0x1a4
 8022cfe:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 8022d02:	eddd 7a6a 	vldr	s15, [sp, #424]	; 0x1a8
 8022d06:	edcd 7a0a 	vstr	s15, [sp, #40]	; 0x28
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 8022d0a:	eddd 7a6b 	vldr	s15, [sp, #428]	; 0x1ac
 8022d0e:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 8022d12:	eddd 7a6c 	vldr	s15, [sp, #432]	; 0x1b0
 8022d16:	edcd 7a0c 	vstr	s15, [sp, #48]	; 0x30
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 8022d1a:	eddd 7a6d 	vldr	s15, [sp, #436]	; 0x1b4
 8022d1e:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 8022d22:	eddd 7a6e 	vldr	s15, [sp, #440]	; 0x1b8
 8022d26:	edcd 7a0e 	vstr	s15, [sp, #56]	; 0x38
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 8022d2a:	eddd 7a6f 	vldr	s15, [sp, #444]	; 0x1bc
 8022d2e:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 8022d32:	eddd 7a70 	vldr	s15, [sp, #448]	; 0x1c0
 8022d36:	edcd 7a10 	vstr	s15, [sp, #64]	; 0x40
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 8022d3a:	eddd 7a71 	vldr	s15, [sp, #452]	; 0x1c4
 8022d3e:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 8022d42:	eddd 7a72 	vldr	s15, [sp, #456]	; 0x1c8
 8022d46:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 8022d4a:	eddd 7a73 	vldr	s15, [sp, #460]	; 0x1cc
 8022d4e:	edcd 7a13 	vstr	s15, [sp, #76]	; 0x4c
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8022d52:	eddd 7a74 	vldr	s15, [sp, #464]	; 0x1d0
 8022d56:	edcd 7a22 	vstr	s15, [sp, #136]	; 0x88
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 8022d5a:	eddd 7a75 	vldr	s15, [sp, #468]	; 0x1d4
 8022d5e:	edcd 7a23 	vstr	s15, [sp, #140]	; 0x8c
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 8022d62:	eddd 7a76 	vldr	s15, [sp, #472]	; 0x1d8
 8022d66:	edcd 7a24 	vstr	s15, [sp, #144]	; 0x90
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 8022d6a:	eddd 7a77 	vldr	s15, [sp, #476]	; 0x1dc
 8022d6e:	edcd 7a25 	vstr	s15, [sp, #148]	; 0x94
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 8022d72:	eddd 7a78 	vldr	s15, [sp, #480]	; 0x1e0
 8022d76:	edcd 7a26 	vstr	s15, [sp, #152]	; 0x98
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 8022d7a:	eddd 7a79 	vldr	s15, [sp, #484]	; 0x1e4
 8022d7e:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 8022d82:	eddd 7a7a 	vldr	s15, [sp, #488]	; 0x1e8
 8022d86:	edcd 7a28 	vstr	s15, [sp, #160]	; 0xa0
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8022d8a:	eddd 7a7b 	vldr	s15, [sp, #492]	; 0x1ec
 8022d8e:	edcd 7a29 	vstr	s15, [sp, #164]	; 0xa4
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 8022d92:	eddd 7a7c 	vldr	s15, [sp, #496]	; 0x1f0
 8022d96:	edcd 7a2a 	vstr	s15, [sp, #168]	; 0xa8
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 8022d9a:	eddd 7a7d 	vldr	s15, [sp, #500]	; 0x1f4
 8022d9e:	edcd 7a2b 	vstr	s15, [sp, #172]	; 0xac
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 8022da2:	eddd 7a7e 	vldr	s15, [sp, #504]	; 0x1f8
 8022da6:	edcd 7a2c 	vstr	s15, [sp, #176]	; 0xb0
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 8022daa:	eddd 7a7f 	vldr	s15, [sp, #508]	; 0x1fc
 8022dae:	edcd 7a2d 	vstr	s15, [sp, #180]	; 0xb4
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 8022db2:	eddd 7a80 	vldr	s15, [sp, #512]	; 0x200
 8022db6:	edcd 7a2e 	vstr	s15, [sp, #184]	; 0xb8
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 8022dba:	eddd 7a81 	vldr	s15, [sp, #516]	; 0x204
 8022dbe:	edcd 7a2f 	vstr	s15, [sp, #188]	; 0xbc
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 8022dc2:	eddd 7a82 	vldr	s15, [sp, #520]	; 0x208
 8022dc6:	edcd 7a30 	vstr	s15, [sp, #192]	; 0xc0
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 8022dca:	eddd 7a83 	vldr	s15, [sp, #524]	; 0x20c
 8022dce:	edcd 7a31 	vstr	s15, [sp, #196]	; 0xc4
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 8022dd2:	eddd 7a84 	vldr	s15, [sp, #528]	; 0x210
 8022dd6:	edcd 7a32 	vstr	s15, [sp, #200]	; 0xc8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 8022dda:	eddd 7a85 	vldr	s15, [sp, #532]	; 0x214
 8022dde:	edcd 7a33 	vstr	s15, [sp, #204]	; 0xcc
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 8022de2:	eddd 7a86 	vldr	s15, [sp, #536]	; 0x218
 8022de6:	edcd 7a34 	vstr	s15, [sp, #208]	; 0xd0
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 8022dea:	eddd 7a87 	vldr	s15, [sp, #540]	; 0x21c
 8022dee:	edcd 7a35 	vstr	s15, [sp, #212]	; 0xd4
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 8022df2:	eddd 7a88 	vldr	s15, [sp, #544]	; 0x220
 8022df6:	edcd 7a36 	vstr	s15, [sp, #216]	; 0xd8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 8022dfa:	eddd 7a89 	vldr	s15, [sp, #548]	; 0x224
 8022dfe:	edcd 7a37 	vstr	s15, [sp, #220]	; 0xdc
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 8022e02:	eddd 7a8a 	vldr	s15, [sp, #552]	; 0x228
 8022e06:	edcd 7a38 	vstr	s15, [sp, #224]	; 0xe0
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 8022e0a:	eddd 7a8b 	vldr	s15, [sp, #556]	; 0x22c
 8022e0e:	edcd 7a39 	vstr	s15, [sp, #228]	; 0xe4
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 8022e12:	eddd 7a8c 	vldr	s15, [sp, #560]	; 0x230
 8022e16:	edcd 7a3a 	vstr	s15, [sp, #232]	; 0xe8
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 8022e1a:	eddd 7a8d 	vldr	s15, [sp, #564]	; 0x234
 8022e1e:	edcd 7a3b 	vstr	s15, [sp, #236]	; 0xec
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 8022e22:	eddd 7a8e 	vldr	s15, [sp, #568]	; 0x238
 8022e26:	edcd 7a3c 	vstr	s15, [sp, #240]	; 0xf0
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 8022e2a:	eddd 7a8f 	vldr	s15, [sp, #572]	; 0x23c
 8022e2e:	edcd 7a3d 	vstr	s15, [sp, #244]	; 0xf4
      for (j = 0; j < output_width - 1; j+=2) {
 8022e32:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8022e34:	2b00      	cmp	r3, #0
 8022e36:	f340 823a 	ble.w	80232ae <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x7fa>
 8022e3a:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8022e3c:	f04f 0e00 	mov.w	lr, #0
 8022e40:	9942      	ldr	r1, [sp, #264]	; 0x108
 8022e42:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8022e44:	fb03 f801 	mul.w	r8, r3, r1

        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel7_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8022e48:	9f43      	ldr	r7, [sp, #268]	; 0x10c
 8022e4a:	eb09 0602 	add.w	r6, r9, r2
 8022e4e:	9a4f      	ldr	r2, [sp, #316]	; 0x13c
 8022e50:	ebc8 7a88 	rsb	sl, r8, r8, lsl #30
 8022e54:	4498      	add	r8, r3
 8022e56:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8022e58:	eb09 0502 	add.w	r5, r9, r2
 8022e5c:	9a4d      	ldr	r2, [sp, #308]	; 0x134
 8022e5e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8022e62:	eb09 0003 	add.w	r0, r9, r3
 8022e66:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8022e68:	eb09 0402 	add.w	r4, r9, r2
      for (j = 0; j < output_width - 1; j+=2) {
 8022e6c:	f8cd 9114 	str.w	r9, [sp, #276]	; 0x114
 8022e70:	eb09 0103 	add.w	r1, r9, r3
 8022e74:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8022e76:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8022e7a:	9001      	str	r0, [sp, #4]
 8022e7c:	eb09 0203 	add.w	r2, r9, r3
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8022e80:	464b      	mov	r3, r9
      for (j = 0; j < output_width - 1; j+=2) {
 8022e82:	f8dd 9110 	ldr.w	r9, [sp, #272]	; 0x110
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 8022e86:	edd3 6a01 	vldr	s13, [r3, #4]
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022e8a:	eb0a 0c07 	add.w	ip, sl, r7
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022e8e:	edd3 fa02 	vldr	s31, [r3, #8]
      for (j = 0; j < output_width - 1; j+=2) {
 8022e92:	f10e 0e02 	add.w	lr, lr, #2
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022e96:	ed9d 7a1f 	vldr	s14, [sp, #124]	; 0x7c
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022e9a:	44c4      	add	ip, r8
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022e9c:	ed9d ea1e 	vldr	s28, [sp, #120]	; 0x78
      for (j = 0; j < output_width - 1; j+=2) {
 8022ea0:	45ce      	cmp	lr, r9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022ea2:	ee66 7a87 	vmul.f32	s15, s13, s14
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 8022ea6:	edd3 ca03 	vldr	s25, [r3, #12]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022eaa:	ee27 7a2f 	vmul.f32	s14, s14, s31
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 8022eae:	ed93 ca04 	vldr	s24, [r3, #16]
 8022eb2:	ed9d 6a03 	vldr	s12, [sp, #12]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 8022eb6:	edd3 ba05 	vldr	s23, [r3, #20]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 8022eba:	eeae 7a26 	vfma.f32	s14, s28, s13
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 8022ebe:	eddd 6a20 	vldr	s13, [sp, #128]	; 0x80
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 8022ec2:	ed9d da04 	vldr	s26, [sp, #16]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[28];
 8022ec6:	9801      	ldr	r0, [sp, #4]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[5];
 8022ec8:	ed93 ba06 	vldr	s22, [r3, #24]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[7];
 8022ecc:	edd6 aa01 	vldr	s21, [r6, #4]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[8];
 8022ed0:	ed96 aa02 	vldr	s20, [r6, #8]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 8022ed4:	eea6 7aac 	vfma.f32	s14, s13, s25
    *sum_1 += two_column_buffer[3] * ksrc_transposed[9];
 8022ed8:	edd6 9a03 	vldr	s19, [r6, #12]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[10];
 8022edc:	ed96 9a04 	vldr	s18, [r6, #16]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[11];
 8022ee0:	edd6 8a05 	vldr	s17, [r6, #20]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[12];
 8022ee4:	ed96 8a06 	vldr	s16, [r6, #24]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[14];
 8022ee8:	ed95 0a01 	vldr	s0, [r5, #4]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[15];
 8022eec:	edd5 0a02 	vldr	s1, [r5, #8]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 8022ef0:	eea6 7a0c 	vfma.f32	s14, s12, s24
    *sum_1 += two_column_buffer[3] * ksrc_transposed[16];
 8022ef4:	ed95 1a03 	vldr	s2, [r5, #12]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[28];
 8022ef8:	ed90 6a01 	vldr	s12, [r0, #4]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[17];
 8022efc:	edd5 1a04 	vldr	s3, [r5, #16]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[18];
 8022f00:	ed95 2a05 	vldr	s4, [r5, #20]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[19];
 8022f04:	edd5 2a06 	vldr	s5, [r5, #24]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[21];
 8022f08:	ed94 3a01 	vldr	s6, [r4, #4]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 8022f0c:	eead 7a2b 	vfma.f32	s14, s26, s23
    *sum_1 += two_column_buffer[2] * ksrc_transposed[22];
 8022f10:	edd4 3a02 	vldr	s7, [r4, #8]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[23];
 8022f14:	ed94 4a03 	vldr	s8, [r4, #12]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[24];
 8022f18:	edd4 4a04 	vldr	s9, [r4, #16]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[25];
 8022f1c:	ed94 5a05 	vldr	s10, [r4, #20]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[26];
 8022f20:	edd4 5a06 	vldr	s11, [r4, #24]
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8022f24:	9702      	str	r7, [sp, #8]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022f26:	461f      	mov	r7, r3
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 8022f28:	ed90 da02 	vldr	s26, [r0, #8]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022f2c:	f103 0308 	add.w	r3, r3, #8
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 8022f30:	edd0 da03 	vldr	s27, [r0, #12]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[31];
 8022f34:	edd0 ea04 	vldr	s29, [r0, #16]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 8022f38:	edcd da15 	vstr	s27, [sp, #84]	; 0x54
    *sum_1 += two_column_buffer[4] * ksrc_transposed[31];
 8022f3c:	edcd ea16 	vstr	s29, [sp, #88]	; 0x58
    *sum_1 += two_column_buffer[1] * ksrc_transposed[35];
 8022f40:	edd1 da01 	vldr	s27, [r1, #4]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[5];
 8022f44:	eddd ea05 	vldr	s29, [sp, #20]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[35];
 8022f48:	edcd da19 	vstr	s27, [sp, #100]	; 0x64
    *sum_1 += two_column_buffer[6] * ksrc_transposed[5];
 8022f4c:	eeae 7a8b 	vfma.f32	s14, s29, s22
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022f50:	edd7 da00 	vldr	s27, [r7]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 8022f54:	ed8d da14 	vstr	s26, [sp, #80]	; 0x50
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8022f58:	4637      	mov	r7, r6
    *sum_1 += two_column_buffer[6] * ksrc_transposed[33];
 8022f5a:	ed90 da06 	vldr	s26, [r0, #24]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8022f5e:	eeed 7a8e 	vfma.f32	s15, s27, s28
    *sum_1 += two_column_buffer[7] * ksrc_transposed[6];
 8022f62:	ed9d ea06 	vldr	s28, [sp, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8022f66:	f106 0608 	add.w	r6, r6, #8
    *sum_1 += two_column_buffer[6] * ksrc_transposed[33];
 8022f6a:	ed8d da18 	vstr	s26, [sp, #96]	; 0x60
    *sum_1 += two_column_buffer[7] * ksrc_transposed[6];
 8022f6e:	ed93 da05 	vldr	s26, [r3, #20]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[32];
 8022f72:	ed90 fa05 	vldr	s30, [r0, #20]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[6];
 8022f76:	eeae 7a0d 	vfma.f32	s14, s28, s26
    *sum_1 += two_column_buffer[3] * ksrc_transposed[37];
 8022f7a:	edd1 ea03 	vldr	s29, [r1, #12]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8022f7e:	eeef 7aa6 	vfma.f32	s15, s31, s13
    *sum_1 += two_column_buffer[5] * ksrc_transposed[32];
 8022f82:	ed8d fa17 	vstr	s30, [sp, #92]	; 0x5c
    *sum_1 += two_column_buffer[2] * ksrc_transposed[36];
 8022f86:	ed91 fa02 	vldr	s30, [r1, #8]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[34];
 8022f8a:	edd0 6a07 	vldr	s13, [r0, #28]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[7];
 8022f8e:	eddd fa07 	vldr	s31, [sp, #28]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[36];
 8022f92:	ed8d fa1a 	vstr	s30, [sp, #104]	; 0x68
    *sum_1 += two_column_buffer[7] * ksrc_transposed[13];
 8022f96:	ed96 fa05 	vldr	s30, [r6, #20]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[7];
 8022f9a:	eeaf 7aaa 	vfma.f32	s14, s31, s21
    *sum_1 += two_column_buffer[7] * ksrc_transposed[34];
 8022f9e:	edcd 6a1c 	vstr	s13, [sp, #112]	; 0x70
    *sum_1 += two_column_buffer[7] * ksrc_transposed[13];
 8022fa2:	ed8d fa1b 	vstr	s30, [sp, #108]	; 0x6c
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 8022fa6:	eddd 6a03 	vldr	s13, [sp, #12]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8022faa:	ed97 fa00 	vldr	s30, [r7]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 8022fae:	462f      	mov	r7, r5
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 8022fb0:	eeec 7aa6 	vfma.f32	s15, s25, s13
    *sum_1 += two_column_buffer[2] * ksrc_transposed[8];
 8022fb4:	eddd 6a08 	vldr	s13, [sp, #32]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 8022fb8:	ed97 ea00 	vldr	s28, [r7]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8022fbc:	4627      	mov	r7, r4
    *sum_1 += two_column_buffer[7] * ksrc_transposed[20];
 8022fbe:	edd5 da07 	vldr	s27, [r5, #28]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[8];
 8022fc2:	eea6 7a8a 	vfma.f32	s14, s13, s20
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8022fc6:	edd7 fa00 	vldr	s31, [r7]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 8022fca:	f105 0508 	add.w	r5, r5, #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8022fce:	f850 7b08 	ldr.w	r7, [r0], #8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8022fd2:	f104 0408 	add.w	r4, r4, #8
    *sum_1 += two_column_buffer[7] * ksrc_transposed[27];
 8022fd6:	ed94 da05 	vldr	s26, [r4, #20]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8022fda:	9001      	str	r0, [sp, #4]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8022fdc:	eddd 6a04 	vldr	s13, [sp, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8022fe0:	eddd ca05 	vldr	s25, [sp, #20]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8022fe4:	eeec 7a26 	vfma.f32	s15, s24, s13
    *sum_1 += two_column_buffer[3] * ksrc_transposed[9];
 8022fe8:	eddd 6a21 	vldr	s13, [sp, #132]	; 0x84
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8022fec:	971d      	str	r7, [sp, #116]	; 0x74
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 8022fee:	460f      	mov	r7, r1
    *sum_1 += two_column_buffer[3] * ksrc_transposed[9];
 8022ff0:	eea6 7aa9 	vfma.f32	s14, s13, s19
    *sum_1 += two_column_buffer[4] * ksrc_transposed[38];
 8022ff4:	ed91 ca04 	vldr	s24, [r1, #16]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 8022ff8:	f101 0108 	add.w	r1, r1, #8
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8022ffc:	eeeb 7aac 	vfma.f32	s15, s23, s25
    *sum_1 += two_column_buffer[4] * ksrc_transposed[10];
 8023000:	eddd ba09 	vldr	s23, [sp, #36]	; 0x24
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 8023004:	eddd ca06 	vldr	s25, [sp, #24]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[10];
 8023008:	eeab 7a89 	vfma.f32	s14, s23, s18
    *sum_1 += two_column_buffer[5] * ksrc_transposed[39];
 802300c:	edd1 ba03 	vldr	s23, [r1, #12]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 8023010:	eeeb 7a2c 	vfma.f32	s15, s22, s25
    *sum_1 += two_column_buffer[5] * ksrc_transposed[11];
 8023014:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8023018:	eddd ca07 	vldr	s25, [sp, #28]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[11];
 802301c:	eeab 7a28 	vfma.f32	s14, s22, s17
    *sum_1 += two_column_buffer[6] * ksrc_transposed[40];
 8023020:	ed91 ba04 	vldr	s22, [r1, #16]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8023024:	eeef 7a2c 	vfma.f32	s15, s30, s25
    *sum_1 += two_column_buffer[6] * ksrc_transposed[12];
 8023028:	eddd ca0b 	vldr	s25, [sp, #44]	; 0x2c
    *sum_1 += two_column_buffer[7] * ksrc_transposed[41];
 802302c:	ed91 fa05 	vldr	s30, [r1, #20]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[12];
 8023030:	eeac 7a88 	vfma.f32	s14, s25, s16
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 8023034:	eddd ca08 	vldr	s25, [sp, #32]
 8023038:	eeea 7aac 	vfma.f32	s15, s21, s25
    *sum_1 += two_column_buffer[7] * ksrc_transposed[13];
 802303c:	eddd aa0c 	vldr	s21, [sp, #48]	; 0x30
 8023040:	eddd ca1b 	vldr	s25, [sp, #108]	; 0x6c
 8023044:	eeaa 7aac 	vfma.f32	s14, s21, s25
    *sum_1 += two_column_buffer[1] * ksrc_transposed[42];
 8023048:	edd2 aa01 	vldr	s21, [r2, #4]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 802304c:	edd7 ca00 	vldr	s25, [r7]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 8023050:	4617      	mov	r7, r2
 8023052:	f102 0208 	add.w	r2, r2, #8
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 8023056:	eeea 7a26 	vfma.f32	s15, s20, s13
    *sum_1 += two_column_buffer[1] * ksrc_transposed[14];
 802305a:	ed9d aa0d 	vldr	s20, [sp, #52]	; 0x34
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 802305e:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
    *sum_1 += two_column_buffer[1] * ksrc_transposed[14];
 8023062:	eeaa 7a00 	vfma.f32	s14, s20, s0
    *sum_1 += two_column_buffer[2] * ksrc_transposed[43];
 8023066:	ed92 aa00 	vldr	s20, [r2]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 802306a:	eee9 7aa6 	vfma.f32	s15, s19, s13
    *sum_1 += two_column_buffer[2] * ksrc_transposed[15];
 802306e:	eddd 9a0e 	vldr	s19, [sp, #56]	; 0x38
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 8023072:	eddd 6a0a 	vldr	s13, [sp, #40]	; 0x28
    *sum_1 += two_column_buffer[2] * ksrc_transposed[15];
 8023076:	eea9 7aa0 	vfma.f32	s14, s19, s1
    *sum_1 += two_column_buffer[3] * ksrc_transposed[44];
 802307a:	edd2 9a01 	vldr	s19, [r2, #4]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 802307e:	eee9 7a26 	vfma.f32	s15, s18, s13
    *sum_1 += two_column_buffer[3] * ksrc_transposed[16];
 8023082:	ed9d 9a0f 	vldr	s18, [sp, #60]	; 0x3c
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 8023086:	eddd 6a0b 	vldr	s13, [sp, #44]	; 0x2c
    *sum_1 += two_column_buffer[3] * ksrc_transposed[16];
 802308a:	eea9 7a01 	vfma.f32	s14, s18, s2
    *sum_1 += two_column_buffer[4] * ksrc_transposed[45];
 802308e:	ed92 9a02 	vldr	s18, [r2, #8]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 8023092:	eee8 7aa6 	vfma.f32	s15, s17, s13
    *sum_1 += two_column_buffer[4] * ksrc_transposed[17];
 8023096:	eddd 8a10 	vldr	s17, [sp, #64]	; 0x40
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 802309a:	eddd 6a0c 	vldr	s13, [sp, #48]	; 0x30
    *sum_1 += two_column_buffer[4] * ksrc_transposed[17];
 802309e:	eea8 7aa1 	vfma.f32	s14, s17, s3
    *sum_1 += two_column_buffer[5] * ksrc_transposed[46];
 80230a2:	edd2 8a03 	vldr	s17, [r2, #12]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 80230a6:	eee8 7a26 	vfma.f32	s15, s16, s13
    *sum_1 += two_column_buffer[5] * ksrc_transposed[18];
 80230aa:	ed9d 8a11 	vldr	s16, [sp, #68]	; 0x44
 80230ae:	eea8 7a02 	vfma.f32	s14, s16, s4
    *sum_1 += two_column_buffer[6] * ksrc_transposed[47];
 80230b2:	ed92 8a04 	vldr	s16, [r2, #16]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 80230b6:	eddd 6a0d 	vldr	s13, [sp, #52]	; 0x34
 80230ba:	eeee 7a26 	vfma.f32	s15, s28, s13
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 80230be:	eddd 6a0e 	vldr	s13, [sp, #56]	; 0x38
    *sum_1 += two_column_buffer[6] * ksrc_transposed[19];
 80230c2:	ed9d ea12 	vldr	s28, [sp, #72]	; 0x48
 80230c6:	eeae 7a22 	vfma.f32	s14, s28, s5
    *sum_1 += two_column_buffer[7] * ksrc_transposed[48];
 80230ca:	ed92 ea05 	vldr	s28, [r2, #20]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 80230ce:	eee0 7a26 	vfma.f32	s15, s0, s13
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 80230d2:	eddd 6a0f 	vldr	s13, [sp, #60]	; 0x3c
    *sum_1 += two_column_buffer[7] * ksrc_transposed[20];
 80230d6:	ed9d 0a13 	vldr	s0, [sp, #76]	; 0x4c
 80230da:	eea0 7a2d 	vfma.f32	s14, s0, s27
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 80230de:	ed97 0a00 	vldr	s0, [r7]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 80230e2:	eee0 7aa6 	vfma.f32	s15, s1, s13
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 80230e6:	eddd 0a10 	vldr	s1, [sp, #64]	; 0x40
    *sum_1 += two_column_buffer[1] * ksrc_transposed[21];
 80230ea:	eddd 6a22 	vldr	s13, [sp, #136]	; 0x88
 80230ee:	eea6 7a83 	vfma.f32	s14, s13, s6
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 80230f2:	eee1 7a20 	vfma.f32	s15, s2, s1
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 80230f6:	ed9d 1a11 	vldr	s2, [sp, #68]	; 0x44
    *sum_1 += two_column_buffer[2] * ksrc_transposed[22];
 80230fa:	eddd 0a23 	vldr	s1, [sp, #140]	; 0x8c
 80230fe:	eea0 7aa3 	vfma.f32	s14, s1, s7
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 8023102:	eee1 7a81 	vfma.f32	s15, s3, s2
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 8023106:	eddd 1a12 	vldr	s3, [sp, #72]	; 0x48
    *sum_1 += two_column_buffer[3] * ksrc_transposed[23];
 802310a:	ed9d 1a24 	vldr	s2, [sp, #144]	; 0x90
 802310e:	eea1 7a04 	vfma.f32	s14, s2, s8
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 8023112:	eee2 7a21 	vfma.f32	s15, s4, s3
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 8023116:	ed9d 2a13 	vldr	s4, [sp, #76]	; 0x4c
    *sum_1 += two_column_buffer[4] * ksrc_transposed[24];
 802311a:	eddd 1a25 	vldr	s3, [sp, #148]	; 0x94
 802311e:	eea1 7aa4 	vfma.f32	s14, s3, s9
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 8023122:	eee2 7a82 	vfma.f32	s15, s5, s4
    *sum_1 += two_column_buffer[5] * ksrc_transposed[25];
 8023126:	ed9d 2a26 	vldr	s4, [sp, #152]	; 0x98
    *sum_1 += two_column_buffer[6] * ksrc_transposed[26];
 802312a:	eddd 2a27 	vldr	s5, [sp, #156]	; 0x9c
    *sum_1 += two_column_buffer[5] * ksrc_transposed[25];
 802312e:	eea2 7a05 	vfma.f32	s14, s4, s10
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8023132:	eeef 7aa6 	vfma.f32	s15, s31, s13
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 8023136:	eddd 6a15 	vldr	s13, [sp, #84]	; 0x54
    *sum_1 += two_column_buffer[6] * ksrc_transposed[26];
 802313a:	eea2 7aa5 	vfma.f32	s14, s5, s11
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 802313e:	eee3 7a20 	vfma.f32	s15, s6, s1
    *sum_1 += two_column_buffer[7] * ksrc_transposed[27];
 8023142:	ed9d 3a28 	vldr	s6, [sp, #160]	; 0xa0
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 8023146:	eddd 0a14 	vldr	s1, [sp, #80]	; 0x50
    *sum_1 += two_column_buffer[7] * ksrc_transposed[27];
 802314a:	eea3 7a0d 	vfma.f32	s14, s6, s26
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 802314e:	eee3 7a81 	vfma.f32	s15, s7, s2
    *sum_1 += two_column_buffer[1] * ksrc_transposed[28];
 8023152:	eddd 3a29 	vldr	s7, [sp, #164]	; 0xa4
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8023156:	ed9d 1a1d 	vldr	s2, [sp, #116]	; 0x74
    *sum_1 += two_column_buffer[1] * ksrc_transposed[28];
 802315a:	eea3 7a86 	vfma.f32	s14, s7, s12
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 802315e:	eee4 7a21 	vfma.f32	s15, s8, s3
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 8023162:	ed9d 4a2a 	vldr	s8, [sp, #168]	; 0xa8
    *sum_1 += two_column_buffer[7] * ksrc_transposed[34];
 8023166:	eddd 1a1c 	vldr	s3, [sp, #112]	; 0x70
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 802316a:	eea4 7a20 	vfma.f32	s14, s8, s1
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 802316e:	eee4 7a82 	vfma.f32	s15, s9, s4
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 8023172:	ed9d 2a2b 	vldr	s4, [sp, #172]	; 0xac
    *sum_1 += two_column_buffer[6] * ksrc_transposed[33];
 8023176:	eddd 4a18 	vldr	s9, [sp, #96]	; 0x60
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 802317a:	eea2 7a26 	vfma.f32	s14, s4, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 802317e:	eee5 7a22 	vfma.f32	s15, s10, s5
    *sum_1 += two_column_buffer[4] * ksrc_transposed[31];
 8023182:	eddd 2a2c 	vldr	s5, [sp, #176]	; 0xb0
 8023186:	ed9d 5a16 	vldr	s10, [sp, #88]	; 0x58
 802318a:	eea2 7a85 	vfma.f32	s14, s5, s10
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 802318e:	eee5 7a83 	vfma.f32	s15, s11, s6
    *sum_1 += two_column_buffer[5] * ksrc_transposed[32];
 8023192:	ed9d 3a2d 	vldr	s6, [sp, #180]	; 0xb4
 8023196:	eddd 5a17 	vldr	s11, [sp, #92]	; 0x5c
 802319a:	eea3 7a25 	vfma.f32	s14, s6, s11
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 802319e:	eee1 7a23 	vfma.f32	s15, s2, s7
    *sum_1 += two_column_buffer[6] * ksrc_transposed[33];
 80231a2:	eddd 3a2e 	vldr	s7, [sp, #184]	; 0xb8
 80231a6:	eea3 7aa4 	vfma.f32	s14, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 80231aa:	eee6 7a04 	vfma.f32	s15, s12, s8
    *sum_1 += two_column_buffer[7] * ksrc_transposed[34];
 80231ae:	ed9d 4a2f 	vldr	s8, [sp, #188]	; 0xbc
 80231b2:	eea4 7a21 	vfma.f32	s14, s8, s3
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 80231b6:	eee0 7a82 	vfma.f32	s15, s1, s4
    *sum_1 += two_column_buffer[1] * ksrc_transposed[35];
 80231ba:	ed9d 2a30 	vldr	s4, [sp, #192]	; 0xc0
 80231be:	ed9d 6a19 	vldr	s12, [sp, #100]	; 0x64
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 80231c2:	9802      	ldr	r0, [sp, #8]
 80231c4:	eea2 7a06 	vfma.f32	s14, s4, s12
 80231c8:	9f40      	ldr	r7, [sp, #256]	; 0x100
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 80231ca:	eee6 7aa2 	vfma.f32	s15, s13, s5
    *sum_1 += two_column_buffer[2] * ksrc_transposed[36];
 80231ce:	eddd 2a31 	vldr	s5, [sp, #196]	; 0xc4
 80231d2:	eddd 6a1a 	vldr	s13, [sp, #104]	; 0x68
 80231d6:	eea2 7aa6 	vfma.f32	s14, s5, s13
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 80231da:	eee5 7a03 	vfma.f32	s15, s10, s6
    *sum_1 += two_column_buffer[3] * ksrc_transposed[37];
 80231de:	ed9d 5a32 	vldr	s10, [sp, #200]	; 0xc8
 80231e2:	eea5 7a2e 	vfma.f32	s14, s10, s29
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 80231e6:	eee5 7aa3 	vfma.f32	s15, s11, s7
    *sum_1 += two_column_buffer[4] * ksrc_transposed[38];
 80231ea:	eddd 5a33 	vldr	s11, [sp, #204]	; 0xcc
 80231ee:	eea5 7a8c 	vfma.f32	s14, s11, s24
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 80231f2:	eee4 7a84 	vfma.f32	s15, s9, s8
    *sum_1 += two_column_buffer[5] * ksrc_transposed[39];
 80231f6:	eddd 4a34 	vldr	s9, [sp, #208]	; 0xd0
    *sum_1 += two_column_buffer[6] * ksrc_transposed[40];
 80231fa:	ed9d 4a35 	vldr	s8, [sp, #212]	; 0xd4
    *sum_1 += two_column_buffer[5] * ksrc_transposed[39];
 80231fe:	eea4 7aab 	vfma.f32	s14, s9, s23
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 8023202:	eeec 7a82 	vfma.f32	s15, s25, s4
    *sum_1 += two_column_buffer[6] * ksrc_transposed[40];
 8023206:	eea4 7a0b 	vfma.f32	s14, s8, s22
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 802320a:	eee6 7a22 	vfma.f32	s15, s12, s5
    *sum_1 += two_column_buffer[7] * ksrc_transposed[41];
 802320e:	ed9d 6a36 	vldr	s12, [sp, #216]	; 0xd8
 8023212:	eea6 7a0f 	vfma.f32	s14, s12, s30
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 8023216:	eee6 7a85 	vfma.f32	s15, s13, s10
    *sum_1 += two_column_buffer[1] * ksrc_transposed[42];
 802321a:	eddd 6a37 	vldr	s13, [sp, #220]	; 0xdc
    *sum_1 += two_column_buffer[3] * ksrc_transposed[44];
 802321e:	ed9d 5a39 	vldr	s10, [sp, #228]	; 0xe4
    *sum_1 += two_column_buffer[1] * ksrc_transposed[42];
 8023222:	eea6 7aaa 	vfma.f32	s14, s13, s21
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 8023226:	eeee 7aa5 	vfma.f32	s15, s29, s11
    *sum_1 += two_column_buffer[2] * ksrc_transposed[43];
 802322a:	eddd 5a38 	vldr	s11, [sp, #224]	; 0xe0
 802322e:	eea5 7a8a 	vfma.f32	s14, s11, s20
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 8023232:	eeec 7a24 	vfma.f32	s15, s24, s9
    *sum_1 += two_column_buffer[4] * ksrc_transposed[45];
 8023236:	eddd 4a3a 	vldr	s9, [sp, #232]	; 0xe8
    *sum_1 += two_column_buffer[3] * ksrc_transposed[44];
 802323a:	eea5 7a29 	vfma.f32	s14, s10, s19
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 802323e:	eeeb 7a84 	vfma.f32	s15, s23, s8
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 8023242:	ed9d 4a3f 	vldr	s8, [sp, #252]	; 0xfc
    *sum_1 += two_column_buffer[4] * ksrc_transposed[45];
 8023246:	eea4 7a89 	vfma.f32	s14, s9, s18
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 802324a:	eeeb 7a06 	vfma.f32	s15, s22, s12
    *sum_1 += two_column_buffer[5] * ksrc_transposed[46];
 802324e:	ed9d 6a3b 	vldr	s12, [sp, #236]	; 0xec
 8023252:	eea6 7a28 	vfma.f32	s14, s12, s17
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 8023256:	eee0 7a26 	vfma.f32	s15, s0, s13
    *sum_1 += two_column_buffer[6] * ksrc_transposed[47];
 802325a:	eddd 6a3c 	vldr	s13, [sp, #240]	; 0xf0
 802325e:	eea6 7a88 	vfma.f32	s14, s13, s16
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 8023262:	eeea 7aa5 	vfma.f32	s15, s21, s11
    *sum_1 += two_column_buffer[7] * ksrc_transposed[48];
 8023266:	eddd 5a3d 	vldr	s11, [sp, #244]	; 0xf4
 802326a:	eea5 7a8e 	vfma.f32	s14, s11, s28
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 802326e:	eeea 7a05 	vfma.f32	s15, s20, s10
 8023272:	ed9d 5a3e 	vldr	s10, [sp, #248]	; 0xf8
 8023276:	fe85 7a07 	vmaxnm.f32	s14, s10, s14
 802327a:	fe87 7a44 	vminnm.f32	s14, s14, s8
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 802327e:	eee9 7aa4 	vfma.f32	s15, s19, s9
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 8023282:	eee9 7a06 	vfma.f32	s15, s18, s12
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 8023286:	eee8 7aa6 	vfma.f32	s15, s17, s13
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 802328a:	eee8 7a25 	vfma.f32	s15, s16, s11
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 802328e:	fec7 7a85 	vmaxnm.f32	s15, s15, s10
 8023292:	fec7 7ac4 	vminnm.f32	s15, s15, s8
 8023296:	edc0 7a00 	vstr	s15, [r0]
 802329a:	4438      	add	r0, r7
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 802329c:	ed8c 7a00 	vstr	s14, [ip]
 80232a0:	4607      	mov	r7, r0
      for (j = 0; j < output_width - 1; j+=2) {
 80232a2:	f6ff adf0 	blt.w	8022e86 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x3d2>
 80232a6:	f8dd 9114 	ldr.w	r9, [sp, #276]	; 0x114
 80232aa:	9b50      	ldr	r3, [sp, #320]	; 0x140
 80232ac:	4499      	add	r9, r3
 80232ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80232b0:	3301      	adds	r3, #1
 80232b2:	9341      	str	r3, [sp, #260]	; 0x104

        two_column_buffer_start += 2;
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 80232b4:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80232b6:	b9eb      	cbnz	r3, 80232f4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x840>
 80232b8:	9b43      	ldr	r3, [sp, #268]	; 0x10c

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 6;
 80232ba:	f109 0918 	add.w	r9, r9, #24
 80232be:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 80232c0:	4413      	add	r3, r2
 80232c2:	9a48      	ldr	r2, [sp, #288]	; 0x120
 80232c4:	9343      	str	r3, [sp, #268]	; 0x10c
 80232c6:	9b42      	ldr	r3, [sp, #264]	; 0x108
 80232c8:	4413      	add	r3, r2
    for (i = 0; i < output_height; i++) {
 80232ca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80232cc:	9342      	str	r3, [sp, #264]	; 0x108
 80232ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80232d0:	4293      	cmp	r3, r2
 80232d2:	f47f adae 	bne.w	8022e32 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x37e>
    }

    bias_data++;
    input_data++;
 80232d6:	9b53      	ldr	r3, [sp, #332]	; 0x14c
  for (c = 0; c < input_depth; c++) {
 80232d8:	9a58      	ldr	r2, [sp, #352]	; 0x160
    input_data++;
 80232da:	3304      	adds	r3, #4
 80232dc:	9353      	str	r3, [sp, #332]	; 0x14c
    output_data++;
 80232de:	9bac      	ldr	r3, [sp, #688]	; 0x2b0
 80232e0:	3304      	adds	r3, #4
 80232e2:	93ac      	str	r3, [sp, #688]	; 0x2b0
  for (c = 0; c < input_depth; c++) {
 80232e4:	9b52      	ldr	r3, [sp, #328]	; 0x148
 80232e6:	4293      	cmp	r3, r2
 80232e8:	f000 814f 	beq.w	802358a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xad6>
 80232ec:	4618      	mov	r0, r3
 80232ee:	9b54      	ldr	r3, [sp, #336]	; 0x150
 80232f0:	18c3      	adds	r3, r0, r3
 80232f2:	e49d      	b.n	8022c30 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x17c>
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 80232f4:	edd9 7a01 	vldr	s15, [r9, #4]
 80232f8:	eddd 6a1f 	vldr	s13, [sp, #124]	; 0x7c
 80232fc:	ed99 7a00 	vldr	s14, [r9]
 8023300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8023304:	eddd 6a1e 	vldr	s13, [sp, #120]	; 0x78
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8023308:	ed99 5a02 	vldr	s10, [r9, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 802330c:	edd9 5a03 	vldr	s11, [r9, #12]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 8023310:	eee6 7a87 	vfma.f32	s15, s13, s14
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 8023314:	ed9d 7a20 	vldr	s14, [sp, #128]	; 0x80
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8023318:	ed99 6a04 	vldr	s12, [r9, #16]
 802331c:	ed9d 4a04 	vldr	s8, [sp, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8023320:	edd9 6a05 	vldr	s13, [r9, #20]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023324:	9b46      	ldr	r3, [sp, #280]	; 0x118
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8023326:	eddd 3a07 	vldr	s7, [sp, #28]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 802332a:	eee7 7a05 	vfma.f32	s15, s14, s10
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 802332e:	ed9d 5a03 	vldr	s10, [sp, #12]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 8023332:	ed99 7a06 	vldr	s14, [r9, #24]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023336:	eb09 0403 	add.w	r4, r9, r3
 802333a:	9a42      	ldr	r2, [sp, #264]	; 0x108
      two_column_buffer_start += 6;
 802333c:	f109 091c 	add.w	r9, r9, #28
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8023340:	edd4 4a00 	vldr	s9, [r4]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023344:	18e0      	adds	r0, r4, r3
 8023346:	9948      	ldr	r1, [sp, #288]	; 0x120
 8023348:	9e4a      	ldr	r6, [sp, #296]	; 0x128
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 802334a:	eee5 7a25 	vfma.f32	s15, s10, s11
 802334e:	440a      	add	r2, r1
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 8023350:	ed94 5a01 	vldr	s10, [r4, #4]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023354:	18c1      	adds	r1, r0, r3
 8023356:	9242      	str	r2, [sp, #264]	; 0x108
        out[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8023358:	9d55      	ldr	r5, [sp, #340]	; 0x154
 802335a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 802335c:	edd4 5a02 	vldr	s11, [r4, #8]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 8023360:	eee4 7a06 	vfma.f32	s15, s8, s12
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8023364:	ed9d 4a05 	vldr	s8, [sp, #20]
 8023368:	1955      	adds	r5, r2, r5
 802336a:	4432      	add	r2, r6
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 802336c:	ed94 6a03 	vldr	s12, [r4, #12]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023370:	461e      	mov	r6, r3
 8023372:	9243      	str	r2, [sp, #268]	; 0x10c
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023374:	18ca      	adds	r2, r1, r3
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023376:	18d3      	adds	r3, r2, r3
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 8023378:	eee4 7a26 	vfma.f32	s15, s8, s13
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 802337c:	ed9d 4a06 	vldr	s8, [sp, #24]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 8023380:	edd4 6a04 	vldr	s13, [r4, #16]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 8023384:	eee4 7a07 	vfma.f32	s15, s8, s14
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 8023388:	ed94 7a05 	vldr	s14, [r4, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 802338c:	ed94 4a06 	vldr	s8, [r4, #24]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 8023390:	199c      	adds	r4, r3, r6
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 8023392:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 8023396:	eddd 3a08 	vldr	s7, [sp, #32]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 802339a:	edd0 4a00 	vldr	s9, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 802339e:	eee3 7a85 	vfma.f32	s15, s7, s10
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 80233a2:	ed90 5a01 	vldr	s10, [r0, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 80233a6:	eddd 3a21 	vldr	s7, [sp, #132]	; 0x84
 80233aa:	eee3 7aa5 	vfma.f32	s15, s7, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 80233ae:	eddd 3a09 	vldr	s7, [sp, #36]	; 0x24
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 80233b2:	edd0 5a02 	vldr	s11, [r0, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 80233b6:	eee3 7a86 	vfma.f32	s15, s7, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 80233ba:	eddd 3a0a 	vldr	s7, [sp, #40]	; 0x28
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 80233be:	ed90 6a03 	vldr	s12, [r0, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 80233c2:	eee3 7aa6 	vfma.f32	s15, s7, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 80233c6:	eddd 3a0b 	vldr	s7, [sp, #44]	; 0x2c
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 80233ca:	edd0 6a04 	vldr	s13, [r0, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 80233ce:	eee3 7a87 	vfma.f32	s15, s7, s14
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 80233d2:	eddd 3a0c 	vldr	s7, [sp, #48]	; 0x30
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 80233d6:	ed90 7a05 	vldr	s14, [r0, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 80233da:	eee3 7a84 	vfma.f32	s15, s7, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 80233de:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 80233e2:	ed90 4a06 	vldr	s8, [r0, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 80233e6:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 80233ea:	eddd 3a0e 	vldr	s7, [sp, #56]	; 0x38
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 80233ee:	edd1 4a00 	vldr	s9, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 80233f2:	eee3 7a85 	vfma.f32	s15, s7, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 80233f6:	eddd 3a0f 	vldr	s7, [sp, #60]	; 0x3c
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 80233fa:	ed91 5a01 	vldr	s10, [r1, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 80233fe:	eee3 7aa5 	vfma.f32	s15, s7, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 8023402:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 8023406:	edd1 5a02 	vldr	s11, [r1, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 802340a:	eee3 7a86 	vfma.f32	s15, s7, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 802340e:	eddd 3a11 	vldr	s7, [sp, #68]	; 0x44
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 8023412:	ed91 6a03 	vldr	s12, [r1, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 8023416:	eee3 7aa6 	vfma.f32	s15, s7, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 802341a:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 802341e:	edd1 6a04 	vldr	s13, [r1, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 8023422:	eee3 7a87 	vfma.f32	s15, s7, s14
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 8023426:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 802342a:	ed91 7a05 	vldr	s14, [r1, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 802342e:	eee3 7a84 	vfma.f32	s15, s7, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 8023432:	eddd 3a22 	vldr	s7, [sp, #136]	; 0x88
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 8023436:	ed91 4a06 	vldr	s8, [r1, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 802343a:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 802343e:	eddd 3a23 	vldr	s7, [sp, #140]	; 0x8c
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8023442:	edd2 4a00 	vldr	s9, [r2]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 8023446:	eee3 7a85 	vfma.f32	s15, s7, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 802344a:	eddd 3a24 	vldr	s7, [sp, #144]	; 0x90
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 802344e:	ed92 5a01 	vldr	s10, [r2, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 8023452:	eee3 7aa5 	vfma.f32	s15, s7, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 8023456:	eddd 3a25 	vldr	s7, [sp, #148]	; 0x94
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 802345a:	edd2 5a02 	vldr	s11, [r2, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 802345e:	eee3 7a86 	vfma.f32	s15, s7, s12
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 8023462:	ed92 6a03 	vldr	s12, [r2, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 8023466:	eddd 3a26 	vldr	s7, [sp, #152]	; 0x98
 802346a:	eee3 7aa6 	vfma.f32	s15, s7, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 802346e:	eddd 3a27 	vldr	s7, [sp, #156]	; 0x9c
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 8023472:	edd2 6a04 	vldr	s13, [r2, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 8023476:	eee3 7a87 	vfma.f32	s15, s7, s14
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 802347a:	eddd 3a28 	vldr	s7, [sp, #160]	; 0xa0
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 802347e:	ed92 7a05 	vldr	s14, [r2, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 8023482:	eee3 7a84 	vfma.f32	s15, s7, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 8023486:	eddd 3a29 	vldr	s7, [sp, #164]	; 0xa4
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 802348a:	ed92 4a06 	vldr	s8, [r2, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 802348e:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 8023492:	eddd 3a2a 	vldr	s7, [sp, #168]	; 0xa8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 8023496:	edd3 4a00 	vldr	s9, [r3]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 802349a:	eee3 7a85 	vfma.f32	s15, s7, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 802349e:	eddd 3a2b 	vldr	s7, [sp, #172]	; 0xac
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 80234a2:	ed93 5a01 	vldr	s10, [r3, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 80234a6:	eee3 7aa5 	vfma.f32	s15, s7, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 80234aa:	eddd 3a2c 	vldr	s7, [sp, #176]	; 0xb0
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 80234ae:	edd3 5a02 	vldr	s11, [r3, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 80234b2:	eee3 7a86 	vfma.f32	s15, s7, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 80234b6:	eddd 3a2d 	vldr	s7, [sp, #180]	; 0xb4
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 80234ba:	ed93 6a03 	vldr	s12, [r3, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 80234be:	eee3 7aa6 	vfma.f32	s15, s7, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 80234c2:	eddd 3a2e 	vldr	s7, [sp, #184]	; 0xb8
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 80234c6:	edd3 6a04 	vldr	s13, [r3, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 80234ca:	eee3 7a87 	vfma.f32	s15, s7, s14
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 80234ce:	eddd 3a2f 	vldr	s7, [sp, #188]	; 0xbc
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 80234d2:	ed93 7a05 	vldr	s14, [r3, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 80234d6:	eee3 7a84 	vfma.f32	s15, s7, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 80234da:	eddd 3a30 	vldr	s7, [sp, #192]	; 0xc0
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 80234de:	ed93 4a06 	vldr	s8, [r3, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 80234e2:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 80234e6:	eddd 3a31 	vldr	s7, [sp, #196]	; 0xc4
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 80234ea:	edd4 4a00 	vldr	s9, [r4]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 80234ee:	eee3 7a85 	vfma.f32	s15, s7, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 80234f2:	eddd 3a32 	vldr	s7, [sp, #200]	; 0xc8
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 80234f6:	ed94 5a01 	vldr	s10, [r4, #4]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 80234fa:	eee3 7aa5 	vfma.f32	s15, s7, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 80234fe:	eddd 3a33 	vldr	s7, [sp, #204]	; 0xcc
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 8023502:	edd4 5a02 	vldr	s11, [r4, #8]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 8023506:	eee3 7a86 	vfma.f32	s15, s7, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 802350a:	eddd 3a34 	vldr	s7, [sp, #208]	; 0xd0
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 802350e:	ed94 6a03 	vldr	s12, [r4, #12]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 8023512:	eee3 7aa6 	vfma.f32	s15, s7, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 8023516:	eddd 3a35 	vldr	s7, [sp, #212]	; 0xd4
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 802351a:	edd4 6a04 	vldr	s13, [r4, #16]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 802351e:	eee3 7a87 	vfma.f32	s15, s7, s14
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 8023522:	ed94 7a05 	vldr	s14, [r4, #20]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 8023526:	eddd 3a36 	vldr	s7, [sp, #216]	; 0xd8
    for (i = 0; i < output_height; i++) {
 802352a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 802352c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 802352e:	4293      	cmp	r3, r2
 8023530:	eee3 7a84 	vfma.f32	s15, s7, s8
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 8023534:	eddd 3a37 	vldr	s7, [sp, #220]	; 0xdc
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 8023538:	ed94 4a06 	vldr	s8, [r4, #24]
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 802353c:	eee3 7aa4 	vfma.f32	s15, s7, s9
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 8023540:	eddd 4a38 	vldr	s9, [sp, #224]	; 0xe0
 8023544:	eee4 7a85 	vfma.f32	s15, s9, s10
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 8023548:	ed9d 5a39 	vldr	s10, [sp, #228]	; 0xe4
 802354c:	eee5 7a25 	vfma.f32	s15, s10, s11
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 8023550:	eddd 5a3a 	vldr	s11, [sp, #232]	; 0xe8
 8023554:	eee5 7a86 	vfma.f32	s15, s11, s12
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 8023558:	ed9d 6a3b 	vldr	s12, [sp, #236]	; 0xec
 802355c:	eee6 7a26 	vfma.f32	s15, s12, s13
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 8023560:	eddd 6a3c 	vldr	s13, [sp, #240]	; 0xf0
 8023564:	eee6 7a87 	vfma.f32	s15, s13, s14
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 8023568:	ed9d 7a3d 	vldr	s14, [sp, #244]	; 0xf4
 802356c:	eee7 7a04 	vfma.f32	s15, s14, s8
        out[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 8023570:	ed9d 7a3e 	vldr	s14, [sp, #248]	; 0xf8
 8023574:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8023578:	ed9d 7a3f 	vldr	s14, [sp, #252]	; 0xfc
 802357c:	fec7 7ac7 	vminnm.f32	s15, s15, s14
 8023580:	edc5 7a00 	vstr	s15, [r5]
    for (i = 0; i < output_height; i++) {
 8023584:	f47f ac55 	bne.w	8022e32 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x37e>
 8023588:	e6a5      	b.n	80232d6 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x822>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 802358a:	2000      	movs	r0, #0
 802358c:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 8023590:	ecbd 8b10 	vpop	{d8-d15}
 8023594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023598 <tte_exp>:
#include "tinyengine_function_fp.h"

tinyengine_status_fp tte_exp(const uint16_t size, const float* input_data, float* output_data) {
  int i;
  
  for (i = 0; i < size; ++i) {
 8023598:	b1b0      	cbz	r0, 80235c8 <tte_exp+0x30>
tinyengine_status_fp tte_exp(const uint16_t size, const float* input_data, float* output_data) {
 802359a:	b570      	push	{r4, r5, r6, lr}
 802359c:	460c      	mov	r4, r1
 802359e:	4615      	mov	r5, r2
 80235a0:	eb01 0680 	add.w	r6, r1, r0, lsl #2
    output_data[i] = exp(input_data[i]);
 80235a4:	f854 0b04 	ldr.w	r0, [r4], #4
 80235a8:	f7e3 fd68 	bl	800707c <__aeabi_f2d>
 80235ac:	ec41 0b10 	vmov	d0, r0, r1
 80235b0:	f004 fb06 	bl	8027bc0 <exp>
 80235b4:	ec51 0b10 	vmov	r0, r1, d0
 80235b8:	f7e4 f890 	bl	80076dc <__aeabi_d2f>
  for (i = 0; i < size; ++i) {
 80235bc:	42a6      	cmp	r6, r4
    output_data[i] = exp(input_data[i]);
 80235be:	f845 0b04 	str.w	r0, [r5], #4
  for (i = 0; i < size; ++i) {
 80235c2:	d1ef      	bne.n	80235a4 <tte_exp+0xc>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 80235c4:	2000      	movs	r0, #0
 80235c6:	bd70      	pop	{r4, r5, r6, pc}
 80235c8:	2000      	movs	r0, #0
 80235ca:	4770      	bx	lr

080235cc <where_zeros_inplace_bit>:
}

tinyengine_status_fp where_zeros_inplace_bit(const unsigned char* inMask, const uint16_t size, float* input1_data) {
  int i;

  for (i = 0; i < size; ++i) {
 80235cc:	b309      	cbz	r1, 8023612 <where_zeros_inplace_bit+0x46>
 80235ce:	2300      	movs	r3, #0
	  int bit_starting_idx = i % 8;
	  int mask = BIT_CHECK(inMask[i/8], bit_starting_idx);
	  input1_data[i] = mask > 0 ? input1_data[i] : 0;
 80235d0:	f04f 0c00 	mov.w	ip, #0
tinyengine_status_fp where_zeros_inplace_bit(const unsigned char* inMask, const uint16_t size, float* input1_data) {
 80235d4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	  int mask = BIT_CHECK(inMask[i/8], bit_starting_idx);
 80235d8:	10dd      	asrs	r5, r3, #3
	  int bit_starting_idx = i % 8;
 80235da:	f003 0407 	and.w	r4, r3, #7
  for (i = 0; i < size; ++i) {
 80235de:	3301      	adds	r3, #1
	  int mask = BIT_CHECK(inMask[i/8], bit_starting_idx);
 80235e0:	f810 8005 	ldrb.w	r8, [r0, r5]
 80235e4:	2500      	movs	r5, #0
 80235e6:	fa28 f604 	lsr.w	r6, r8, r4
 80235ea:	f006 0401 	and.w	r4, r6, #1
	  input1_data[i] = mask > 0 ? input1_data[i] : 0;
 80235ee:	432c      	orrs	r4, r5
 80235f0:	d007      	beq.n	8023602 <where_zeros_inplace_bit+0x36>
  for (i = 0; i < size; ++i) {
 80235f2:	428b      	cmp	r3, r1
 80235f4:	f102 0204 	add.w	r2, r2, #4
 80235f8:	d1ee      	bne.n	80235d8 <where_zeros_inplace_bit+0xc>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 80235fa:	2000      	movs	r0, #0
 80235fc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8023600:	4770      	bx	lr
  for (i = 0; i < size; ++i) {
 8023602:	4299      	cmp	r1, r3
	  input1_data[i] = mask > 0 ? input1_data[i] : 0;
 8023604:	f842 cb04 	str.w	ip, [r2], #4
  for (i = 0; i < size; ++i) {
 8023608:	d1e6      	bne.n	80235d8 <where_zeros_inplace_bit+0xc>
}
 802360a:	2000      	movs	r0, #0
 802360c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8023610:	4770      	bx	lr
 8023612:	2000      	movs	r0, #0
 8023614:	4770      	bx	lr
 8023616:	bf00      	nop

08023618 <add_fpreq>:
#include "tinyengine_function.h"

tinyengine_status add_fpreq(int size, const int8_t* input1_data, const float input1_scale, const float input1_zero,
			const int8_t* input2_data, const float input2_scale, const float input2_zero, const float output_scale,
			const float zero_y, int8_t* output_data) {
  for (int i = 0; i < size; ++i) {
 8023618:	2800      	cmp	r0, #0
 802361a:	dd49      	ble.n	80236b0 <add_fpreq+0x98>
 802361c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
			const float zero_y, int8_t* output_data) {
 8023620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023624:	ed2d 8b06 	vpush	{d8-d10}
 8023628:	eec7 aa82 	vdiv.f32	s21, s15, s4
 802362c:	460c      	mov	r4, r1
 802362e:	4690      	mov	r8, r2
 8023630:	1e5d      	subs	r5, r3, #1
 8023632:	180e      	adds	r6, r1, r0
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
      clamped_output = TN_MAX(clamped_output, -128);
 8023634:	f06f 077f 	mvn.w	r7, #127	; 0x7f
 8023638:	eeb0 8a40 	vmov.f32	s16, s0
 802363c:	eef0 8a60 	vmov.f32	s17, s1
 8023640:	eeb0 9a41 	vmov.f32	s18, s2
 8023644:	eef0 9a61 	vmov.f32	s19, s3
 8023648:	eeb0 aa62 	vmov.f32	s20, s5
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 802364c:	f918 3b01 	ldrsb.w	r3, [r8], #1
 8023650:	ee07 3a90 	vmov	s15, r3
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 8023654:	f914 3b01 	ldrsb.w	r3, [r4], #1
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 8023658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 802365c:	ee07 3a10 	vmov	s14, r3
 8023660:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 8023664:	ee77 7ae9 	vsub.f32	s15, s15, s19
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 8023668:	ee37 7a68 	vsub.f32	s14, s14, s17
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 802366c:	ee67 7a89 	vmul.f32	s15, s15, s18
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
 8023670:	eee7 7a08 	vfma.f32	s15, s14, s16
 8023674:	eeb0 7a4a 	vmov.f32	s14, s20
 8023678:	eea7 7aaa 	vfma.f32	s14, s15, s21
 802367c:	ee17 0a10 	vmov	r0, s14
 8023680:	f7e3 fcfc 	bl	800707c <__aeabi_f2d>
 8023684:	ec41 0b10 	vmov	d0, r0, r1
 8023688:	f004 fa4e 	bl	8027b28 <round>
 802368c:	ec51 0b10 	vmov	r0, r1, d0
 8023690:	f7e3 fffc 	bl	800768c <__aeabi_d2iz>
      clamped_output = TN_MAX(clamped_output, -128);
 8023694:	42b8      	cmp	r0, r7
 8023696:	bfb8      	it	lt
 8023698:	4638      	movlt	r0, r7
      clamped_output = TN_MIN(clamped_output, 127);
 802369a:	287f      	cmp	r0, #127	; 0x7f
 802369c:	bfa8      	it	ge
 802369e:	207f      	movge	r0, #127	; 0x7f
  for (int i = 0; i < size; ++i) {
 80236a0:	42b4      	cmp	r4, r6
      output_data[i] = (int8_t)(clamped_output);
 80236a2:	f805 0f01 	strb.w	r0, [r5, #1]!
  for (int i = 0; i < size; ++i) {
 80236a6:	d1d1      	bne.n	802364c <add_fpreq+0x34>
  }
}
 80236a8:	ecbd 8b06 	vpop	{d8-d10}
 80236ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80236b0:	4770      	bx	lr
 80236b2:	bf00      	nop

080236b4 <add_fpreq_bitmask>:

tinyengine_status add_fpreq_bitmask(int size, const int8_t* input1_data, const float input1_scale, const float input1_zero,
			const int8_t* input2_data, const float input2_scale, const float input2_zero, const float output_scale,
			const float zero_y, int8_t* output_data, int8_t* output_mask) {
  int mask_idx = 0;
  for (int i = 0; i < size; ++i) {
 80236b4:	2800      	cmp	r0, #0
			const float zero_y, int8_t* output_data, int8_t* output_mask) {
 80236b6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80236ba:	ed2d 8b06 	vpush	{d8-d10}
 80236be:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
  for (int i = 0; i < size; ++i) {
 80236c2:	dd4f      	ble.n	8023764 <add_fpreq_bitmask+0xb0>
 80236c4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80236c8:	460e      	mov	r6, r1
 80236ca:	eeb0 8a40 	vmov.f32	s16, s0
 80236ce:	4693      	mov	fp, r2
 80236d0:	eef0 8a60 	vmov.f32	s17, s1
 80236d4:	461d      	mov	r5, r3
 80236d6:	eec7 aa82 	vdiv.f32	s21, s15, s4
 80236da:	180f      	adds	r7, r1, r0
  int mask_idx = 0;
 80236dc:	2400      	movs	r4, #0
 80236de:	f04f 0801 	mov.w	r8, #1
	  }
	  if (clamped_output > activation_max){
		  clamped_output = activation_max;
		  mask_value = 0;
	  }
      output_data[i] = (int8_t)(clamped_output);
 80236e2:	f04f 0980 	mov.w	r9, #128	; 0x80
 80236e6:	eeb0 9a41 	vmov.f32	s18, s2
 80236ea:	eef0 9a61 	vmov.f32	s19, s3
 80236ee:	eeb0 aa62 	vmov.f32	s20, s5
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 80236f2:	f91b 3b01 	ldrsb.w	r3, [fp], #1
 80236f6:	ee07 3a90 	vmov	s15, r3
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 80236fa:	f916 3b01 	ldrsb.w	r3, [r6], #1
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 80236fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 8023702:	ee07 3a10 	vmov	s14, r3
 8023706:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 802370a:	ee77 7ae9 	vsub.f32	s15, s15, s19
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 802370e:	ee37 7a68 	vsub.f32	s14, s14, s17
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 8023712:	ee67 7a89 	vmul.f32	s15, s15, s18
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
 8023716:	eee7 7a08 	vfma.f32	s15, s14, s16
 802371a:	eeb0 7a4a 	vmov.f32	s14, s20
 802371e:	eea7 7aaa 	vfma.f32	s14, s15, s21
 8023722:	ee17 0a10 	vmov	r0, s14
 8023726:	f7e3 fca9 	bl	800707c <__aeabi_f2d>
 802372a:	ec41 0b10 	vmov	d0, r0, r1
 802372e:	f004 f9fb 	bl	8027b28 <round>
 8023732:	ec51 0b10 	vmov	r0, r1, d0
 8023736:	f7e3 ffa9 	bl	800768c <__aeabi_d2iz>
 802373a:	fa08 f304 	lsl.w	r3, r8, r4
	  if (clamped_output < activation_min){
 802373e:	f110 0f80 	cmn.w	r0, #128	; 0x80
 8023742:	b2db      	uxtb	r3, r3
 8023744:	da12      	bge.n	802376c <add_fpreq_bitmask+0xb8>
      output_data[i] = (int8_t)(clamped_output);
 8023746:	f885 9000 	strb.w	r9, [r5]
	  if (mask_value == 1)
		  BIT_SET(*output_mask, mask_idx);
	  else
		  BIT_CLEAR(*output_mask, mask_idx);
 802374a:	f89a 1000 	ldrb.w	r1, [sl]
 802374e:	ea21 0303 	bic.w	r3, r1, r3
 8023752:	f88a 3000 	strb.w	r3, [sl]
	  mask_idx++;
 8023756:	3401      	adds	r4, #1
	  if (mask_idx == 8){
 8023758:	2c08      	cmp	r4, #8
 802375a:	d00d      	beq.n	8023778 <add_fpreq_bitmask+0xc4>
  for (int i = 0; i < size; ++i) {
 802375c:	42be      	cmp	r6, r7
 802375e:	f105 0501 	add.w	r5, r5, #1
 8023762:	d1c6      	bne.n	80236f2 <add_fpreq_bitmask+0x3e>
		  mask_idx = 0;
		  output_mask++;
	  }
  }
}
 8023764:	ecbd 8b06 	vpop	{d8-d10}
 8023768:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	  if (clamped_output > activation_max){
 802376c:	287f      	cmp	r0, #127	; 0x7f
 802376e:	dd0f      	ble.n	8023790 <add_fpreq_bitmask+0xdc>
      output_data[i] = (int8_t)(clamped_output);
 8023770:	f04f 027f 	mov.w	r2, #127	; 0x7f
 8023774:	702a      	strb	r2, [r5, #0]
 8023776:	e7e8      	b.n	802374a <add_fpreq_bitmask+0x96>
  for (int i = 0; i < size; ++i) {
 8023778:	42be      	cmp	r6, r7
		  output_mask++;
 802377a:	f10a 0a01 	add.w	sl, sl, #1
 802377e:	f105 0501 	add.w	r5, r5, #1
		  mask_idx = 0;
 8023782:	f04f 0400 	mov.w	r4, #0
  for (int i = 0; i < size; ++i) {
 8023786:	d1b4      	bne.n	80236f2 <add_fpreq_bitmask+0x3e>
}
 8023788:	ecbd 8b06 	vpop	{d8-d10}
 802378c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      output_data[i] = (int8_t)(clamped_output);
 8023790:	7028      	strb	r0, [r5, #0]
		  BIT_SET(*output_mask, mask_idx);
 8023792:	f89a 1000 	ldrb.w	r1, [sl]
 8023796:	430b      	orrs	r3, r1
 8023798:	f88a 3000 	strb.w	r3, [sl]
 802379c:	e7db      	b.n	8023756 <add_fpreq_bitmask+0xa2>
 802379e:	bf00      	nop

080237a0 <convolve_1x1_s8_ch16_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 80237a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80237a4:	b091      	sub	sp, #68	; 0x44
 80237a6:	469a      	mov	sl, r3
 80237a8:	4607      	mov	r7, r0
 80237aa:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
	const int channel_div4 = (input_ch >> 2);
 80237ae:	ea4f 019a 	mov.w	r1, sl, lsr #2
		const uint16_t output_ch, q15_t *runtime_buf) {
 80237b2:	f8bd 208c 	ldrh.w	r2, [sp, #140]	; 0x8c
	const int channel_div4 = (input_ch >> 2);
 80237b6:	fa1f f981 	uxth.w	r9, r1
		const uint16_t output_ch, q15_t *runtime_buf) {
 80237ba:	900e      	str	r0, [sp, #56]	; 0x38
	const int32_t num_elements = output_x * output_y;
 80237bc:	fb02 f303 	mul.w	r3, r2, r3

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80237c0:	f9bd 4078 	ldrsh.w	r4, [sp, #120]	; 0x78
	const int channel_div4 = (input_ch >> 2);
 80237c4:	910c      	str	r1, [sp, #48]	; 0x30
	const int32_t num_elements = output_x * output_y;
 80237c6:	930d      	str	r3, [sp, #52]	; 0x34

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80237c8:	105b      	asrs	r3, r3, #1
		const uint16_t output_ch, q15_t *runtime_buf) {
 80237ca:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80237cc:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	const int channel_div4 = (input_ch >> 2);
 80237d0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
		const uint16_t output_ch, q15_t *runtime_buf) {
 80237d4:	9821      	ldr	r0, [sp, #132]	; 0x84
 80237d6:	f8bd b090 	ldrh.w	fp, [sp, #144]	; 0x90
 80237da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80237de:	9307      	str	r3, [sp, #28]
 80237e0:	d055      	beq.n	802388e <convolve_1x1_s8_ch16_fpreq+0xee>
 80237e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80237e4:	464d      	mov	r5, r9
 80237e6:	2600      	movs	r6, #0
 80237e8:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 80237ec:	b25b      	sxtb	r3, r3
 80237ee:	9406      	str	r4, [sp, #24]
 80237f0:	9308      	str	r3, [sp, #32]
 80237f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80237f4:	b21b      	sxth	r3, r3
 80237f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80237f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80237fa:	b21b      	sxth	r3, r3
 80237fc:	930a      	str	r3, [sp, #40]	; 0x28
 80237fe:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8023802:	9309      	str	r3, [sp, #36]	; 0x24
		/* Fill buffer for partial im2col - two columns at a time */
		q7_t *src = &input[i_element * input_ch * 2];
 8023804:	4639      	mov	r1, r7
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
 8023806:	b335      	cbz	r5, 8023856 <convolve_1x1_s8_ch16_fpreq+0xb6>
		q15_t *dst = two_column_buffer;
 8023808:	4642      	mov	r2, r8
		while (cnt > 0) {
 802380a:	46ae      	mov	lr, r5
 802380c:	9c06      	ldr	r4, [sp, #24]
  @return        q31 value
 */
__STATIC_FORCEINLINE q31_t arm_nn_read_q7x4_ia(const q7_t **in_q7)
{
    q31_t val;
    memcpy(&val, *in_q7, 4);
 802380e:	680b      	ldr	r3, [r1, #0]

__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023810:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023814:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023818:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802381c:	fa93 f304 	sadd16	r3, r3, r4
 8023820:	fa9c fc04 	sadd16	ip, ip, r4
  q15_t ** pQ15,
  q31_t    value)
{
  q31_t val = value;
#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (*pQ15, &val, 4);
 8023824:	f8c2 c000 	str.w	ip, [r2]
 8023828:	3108      	adds	r1, #8
 802382a:	6053      	str	r3, [r2, #4]
 802382c:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023830:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023834:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023838:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802383c:	fa93 f304 	sadd16	r3, r3, r4
 8023840:	fa9c fc04 	sadd16	ip, ip, r4
 8023844:	f1be 0e01 	subs.w	lr, lr, #1
 8023848:	f8c2 c008 	str.w	ip, [r2, #8]
 802384c:	60d3      	str	r3, [r2, #12]
 802384e:	f102 0210 	add.w	r2, r2, #16
 8023852:	d1dc      	bne.n	802380e <convolve_1x1_s8_ch16_fpreq+0x6e>
 8023854:	9406      	str	r4, [sp, #24]
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		out = mat_mult_kernel_s8_s16_reordered_ch16_fpreq(kernel,
 8023856:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023858:	465a      	mov	r2, fp
 802385a:	990a      	ldr	r1, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 802385c:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_ch16_fpreq(kernel,
 802385e:	9c08      	ldr	r4, [sp, #32]
 8023860:	9005      	str	r0, [sp, #20]
 8023862:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8023864:	9304      	str	r3, [sp, #16]
 8023866:	9102      	str	r1, [sp, #8]
 8023868:	4641      	mov	r1, r8
 802386a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 802386c:	9001      	str	r0, [sp, #4]
 802386e:	4648      	mov	r0, r9
 8023870:	9400      	str	r4, [sp, #0]
 8023872:	f8cd a00c 	str.w	sl, [sp, #12]
 8023876:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8023878:	f001 fd50 	bl	802531c <mat_mult_kernel_s8_s16_reordered_ch16_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 802387c:	9b07      	ldr	r3, [sp, #28]
 802387e:	4427      	add	r7, r4
 8023880:	429e      	cmp	r6, r3
 8023882:	d1bf      	bne.n	8023804 <convolve_1x1_s8_ch16_fpreq+0x64>
 8023884:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 8023888:	46a9      	mov	r9, r5
 802388a:	9c06      	ldr	r4, [sp, #24]
 802388c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 802388e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023890:	461a      	mov	r2, r3
 8023892:	07d2      	lsls	r2, r2, #31
 8023894:	d560      	bpl.n	8023958 <convolve_1x1_s8_ch16_fpreq+0x1b8>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8023896:	3b01      	subs	r3, #1
 8023898:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802389a:	fb0a 2a03 	mla	sl, sl, r3, r2
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 802389e:	f1b9 0f00 	cmp.w	r9, #0
 80238a2:	d013      	beq.n	80238cc <convolve_1x1_s8_ch16_fpreq+0x12c>
		q15_t *dst = two_column_buffer;
 80238a4:	4642      	mov	r2, r8
 80238a6:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80238a8:	f85a 3b04 	ldr.w	r3, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80238ac:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 80238b0:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80238b4:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80238b8:	fa93 f304 	sadd16	r3, r3, r4
 80238bc:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 80238c0:	3e01      	subs	r6, #1
 80238c2:	6011      	str	r1, [r2, #0]
 80238c4:	6053      	str	r3, [r2, #4]
 80238c6:	f102 0208 	add.w	r2, r2, #8
 80238ca:	d1ed      	bne.n	80238a8 <convolve_1x1_s8_ch16_fpreq+0x108>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 80238cc:	f1bb 0f00 	cmp.w	fp, #0
 80238d0:	d042      	beq.n	8023958 <convolve_1x1_s8_ch16_fpreq+0x1b8>
 80238d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80238d4:	eb00 0a0b 	add.w	sl, r0, fp
 80238d8:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 80238dc:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 80238e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80238e2:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80238e6:	fa1f fe8e 	uxth.w	lr, lr
 80238ea:	f1a3 0904 	sub.w	r9, r3, #4
 80238ee:	f10e 0e01 	add.w	lr, lr, #1
 80238f2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;

			while (col_count) {
 80238f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			q31_t sum = bias[i_ch_out];
 80238f8:	f859 3f04 	ldr.w	r3, [r9, #4]!
			while (col_count) {
 80238fc:	b19a      	cbz	r2, 8023926 <convolve_1x1_s8_ch16_fpreq+0x186>
 80238fe:	eb05 070e 	add.w	r7, r5, lr
			const q15_t *ip_as_col = runtime_buf;
 8023902:	4644      	mov	r4, r8
 8023904:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 8023908:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 802390a:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802390e:	fa2f f282 	sxtb16	r2, r2
 8023912:	fa2f f181 	sxtb16	r1, r1

__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8023916:	fb22 3306 	smlad	r3, r2, r6, r3
 802391a:	6862      	ldr	r2, [r4, #4]
 802391c:	3408      	adds	r4, #8
 802391e:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8023922:	42bd      	cmp	r5, r7
 8023924:	d1ee      	bne.n	8023904 <convolve_1x1_s8_ch16_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 8023926:	ee07 3a90 	vmov	s15, r3
			sum += out_offset;
			sum = MAX(sum, out_activation_min);
 802392a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
			sum = (float) sum * scales[i_ch_out];
 802392c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8023930:	ecfc 7a01 	vldmia	ip!, {s15}
 8023934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8023938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802393c:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8023940:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 8023942:	4293      	cmp	r3, r2
 8023944:	bfb8      	it	lt
 8023946:	4613      	movlt	r3, r2
			sum = MIN(sum, out_activation_max);
 8023948:	9a20      	ldr	r2, [sp, #128]	; 0x80
 802394a:	4293      	cmp	r3, r2
 802394c:	bfa8      	it	ge
 802394e:	4613      	movge	r3, r2
			*out++ = (q7_t) sum;
 8023950:	f800 3b01 	strb.w	r3, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023954:	4550      	cmp	r0, sl
 8023956:	d1ce      	bne.n	80238f6 <convolve_1x1_s8_ch16_fpreq+0x156>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 8023958:	2000      	movs	r0, #0
 802395a:	b011      	add	sp, #68	; 0x44
 802395c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023960 <convolve_1x1_s8_ch24_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023964:	b091      	sub	sp, #68	; 0x44
 8023966:	469a      	mov	sl, r3
 8023968:	4607      	mov	r7, r0
 802396a:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
	const int channel_div4 = (input_ch >> 2);
 802396e:	ea4f 019a 	mov.w	r1, sl, lsr #2
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023972:	f8bd 208c 	ldrh.w	r2, [sp, #140]	; 0x8c
	const int channel_div4 = (input_ch >> 2);
 8023976:	fa1f f981 	uxth.w	r9, r1
		const uint16_t output_ch, q15_t *runtime_buf) {
 802397a:	900e      	str	r0, [sp, #56]	; 0x38
	const int32_t num_elements = output_x * output_y;
 802397c:	fb02 f303 	mul.w	r3, r2, r3

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023980:	f9bd 4078 	ldrsh.w	r4, [sp, #120]	; 0x78
	const int channel_div4 = (input_ch >> 2);
 8023984:	910c      	str	r1, [sp, #48]	; 0x30
	const int32_t num_elements = output_x * output_y;
 8023986:	930d      	str	r3, [sp, #52]	; 0x34

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023988:	105b      	asrs	r3, r3, #1
		const uint16_t output_ch, q15_t *runtime_buf) {
 802398a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 802398c:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	const int channel_div4 = (input_ch >> 2);
 8023990:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023994:	9821      	ldr	r0, [sp, #132]	; 0x84
 8023996:	f8bd b090 	ldrh.w	fp, [sp, #144]	; 0x90
 802399a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 802399e:	9307      	str	r3, [sp, #28]
 80239a0:	d055      	beq.n	8023a4e <convolve_1x1_s8_ch24_fpreq+0xee>
 80239a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80239a4:	464d      	mov	r5, r9
 80239a6:	2600      	movs	r6, #0
 80239a8:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 80239ac:	b25b      	sxtb	r3, r3
 80239ae:	9406      	str	r4, [sp, #24]
 80239b0:	9308      	str	r3, [sp, #32]
 80239b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80239b4:	b21b      	sxth	r3, r3
 80239b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80239b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80239ba:	b21b      	sxth	r3, r3
 80239bc:	930a      	str	r3, [sp, #40]	; 0x28
 80239be:	ea4f 034a 	mov.w	r3, sl, lsl #1
 80239c2:	9309      	str	r3, [sp, #36]	; 0x24
		/* Fill buffer for partial im2col - two columns at a time */
		q7_t *src = &input[i_element * input_ch * 2];
 80239c4:	4639      	mov	r1, r7
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
 80239c6:	b335      	cbz	r5, 8023a16 <convolve_1x1_s8_ch24_fpreq+0xb6>
		q15_t *dst = two_column_buffer;
 80239c8:	4642      	mov	r2, r8
		while (cnt > 0) {
 80239ca:	46ae      	mov	lr, r5
 80239cc:	9c06      	ldr	r4, [sp, #24]
    memcpy(&val, *in_q7, 4);
 80239ce:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80239d0:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 80239d4:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80239d8:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80239dc:	fa93 f304 	sadd16	r3, r3, r4
 80239e0:	fa9c fc04 	sadd16	ip, ip, r4
 80239e4:	f8c2 c000 	str.w	ip, [r2]
 80239e8:	3108      	adds	r1, #8
 80239ea:	6053      	str	r3, [r2, #4]
 80239ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80239f0:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 80239f4:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80239f8:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80239fc:	fa93 f304 	sadd16	r3, r3, r4
 8023a00:	fa9c fc04 	sadd16	ip, ip, r4
 8023a04:	f1be 0e01 	subs.w	lr, lr, #1
 8023a08:	f8c2 c008 	str.w	ip, [r2, #8]
 8023a0c:	60d3      	str	r3, [r2, #12]
 8023a0e:	f102 0210 	add.w	r2, r2, #16
 8023a12:	d1dc      	bne.n	80239ce <convolve_1x1_s8_ch24_fpreq+0x6e>
 8023a14:	9406      	str	r4, [sp, #24]
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		out = mat_mult_kernel_s8_s16_reordered_ch24_fpreq(kernel,
 8023a16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023a18:	465a      	mov	r2, fp
 8023a1a:	990a      	ldr	r1, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023a1c:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_ch24_fpreq(kernel,
 8023a1e:	9c08      	ldr	r4, [sp, #32]
 8023a20:	9005      	str	r0, [sp, #20]
 8023a22:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8023a24:	9304      	str	r3, [sp, #16]
 8023a26:	9102      	str	r1, [sp, #8]
 8023a28:	4641      	mov	r1, r8
 8023a2a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023a2c:	9001      	str	r0, [sp, #4]
 8023a2e:	4648      	mov	r0, r9
 8023a30:	9400      	str	r4, [sp, #0]
 8023a32:	f8cd a00c 	str.w	sl, [sp, #12]
 8023a36:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8023a38:	f001 fdae 	bl	8025598 <mat_mult_kernel_s8_s16_reordered_ch24_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023a3c:	9b07      	ldr	r3, [sp, #28]
 8023a3e:	4427      	add	r7, r4
 8023a40:	429e      	cmp	r6, r3
 8023a42:	d1bf      	bne.n	80239c4 <convolve_1x1_s8_ch24_fpreq+0x64>
 8023a44:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 8023a48:	46a9      	mov	r9, r5
 8023a4a:	9c06      	ldr	r4, [sp, #24]
 8023a4c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 8023a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023a50:	461a      	mov	r2, r3
 8023a52:	07d2      	lsls	r2, r2, #31
 8023a54:	d560      	bpl.n	8023b18 <convolve_1x1_s8_ch24_fpreq+0x1b8>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8023a56:	3b01      	subs	r3, #1
 8023a58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023a5a:	fb0a 2a03 	mla	sl, sl, r3, r2
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 8023a5e:	f1b9 0f00 	cmp.w	r9, #0
 8023a62:	d013      	beq.n	8023a8c <convolve_1x1_s8_ch24_fpreq+0x12c>
		q15_t *dst = two_column_buffer;
 8023a64:	4642      	mov	r2, r8
 8023a66:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8023a68:	f85a 3b04 	ldr.w	r3, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023a6c:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023a70:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023a74:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023a78:	fa93 f304 	sadd16	r3, r3, r4
 8023a7c:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 8023a80:	3e01      	subs	r6, #1
 8023a82:	6011      	str	r1, [r2, #0]
 8023a84:	6053      	str	r3, [r2, #4]
 8023a86:	f102 0208 	add.w	r2, r2, #8
 8023a8a:	d1ed      	bne.n	8023a68 <convolve_1x1_s8_ch24_fpreq+0x108>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023a8c:	f1bb 0f00 	cmp.w	fp, #0
 8023a90:	d042      	beq.n	8023b18 <convolve_1x1_s8_ch24_fpreq+0x1b8>
 8023a92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8023a94:	eb00 0a0b 	add.w	sl, r0, fp
 8023a98:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 8023a9c:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 8023aa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023aa2:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8023aa6:	fa1f fe8e 	uxth.w	lr, lr
 8023aaa:	f1a3 0904 	sub.w	r9, r3, #4
 8023aae:	f10e 0e01 	add.w	lr, lr, #1
 8023ab2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;

			while (col_count) {
 8023ab6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			q31_t sum = bias[i_ch_out];
 8023ab8:	f859 3f04 	ldr.w	r3, [r9, #4]!
			while (col_count) {
 8023abc:	b19a      	cbz	r2, 8023ae6 <convolve_1x1_s8_ch24_fpreq+0x186>
 8023abe:	eb05 070e 	add.w	r7, r5, lr
			const q15_t *ip_as_col = runtime_buf;
 8023ac2:	4644      	mov	r4, r8
 8023ac4:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 8023ac8:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 8023aca:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023ace:	fa2f f282 	sxtb16	r2, r2
 8023ad2:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8023ad6:	fb22 3306 	smlad	r3, r2, r6, r3
 8023ada:	6862      	ldr	r2, [r4, #4]
 8023adc:	3408      	adds	r4, #8
 8023ade:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8023ae2:	42bd      	cmp	r5, r7
 8023ae4:	d1ee      	bne.n	8023ac4 <convolve_1x1_s8_ch24_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 8023ae6:	ee07 3a90 	vmov	s15, r3
			sum += out_offset;
			sum = MAX(sum, out_activation_min);
 8023aea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
			sum = (float) sum * scales[i_ch_out];
 8023aec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8023af0:	ecfc 7a01 	vldmia	ip!, {s15}
 8023af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8023af8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8023afc:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8023b00:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 8023b02:	4293      	cmp	r3, r2
 8023b04:	bfb8      	it	lt
 8023b06:	4613      	movlt	r3, r2
			sum = MIN(sum, out_activation_max);
 8023b08:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8023b0a:	4293      	cmp	r3, r2
 8023b0c:	bfa8      	it	ge
 8023b0e:	4613      	movge	r3, r2
			*out++ = (q7_t) sum;
 8023b10:	f800 3b01 	strb.w	r3, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023b14:	4550      	cmp	r0, sl
 8023b16:	d1ce      	bne.n	8023ab6 <convolve_1x1_s8_ch24_fpreq+0x156>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 8023b18:	2000      	movs	r0, #0
 8023b1a:	b011      	add	sp, #68	; 0x44
 8023b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023b20 <convolve_1x1_s8_ch48_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023b24:	b091      	sub	sp, #68	; 0x44
 8023b26:	469a      	mov	sl, r3
 8023b28:	4607      	mov	r7, r0
 8023b2a:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
	const int channel_div4 = (input_ch >> 2);
 8023b2e:	ea4f 019a 	mov.w	r1, sl, lsr #2
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023b32:	f8bd 208c 	ldrh.w	r2, [sp, #140]	; 0x8c
	const int channel_div4 = (input_ch >> 2);
 8023b36:	fa1f f981 	uxth.w	r9, r1
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023b3a:	900e      	str	r0, [sp, #56]	; 0x38
	const int32_t num_elements = output_x * output_y;
 8023b3c:	fb02 f303 	mul.w	r3, r2, r3

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023b40:	f9bd 4078 	ldrsh.w	r4, [sp, #120]	; 0x78
	const int channel_div4 = (input_ch >> 2);
 8023b44:	910c      	str	r1, [sp, #48]	; 0x30
	const int32_t num_elements = output_x * output_y;
 8023b46:	930d      	str	r3, [sp, #52]	; 0x34

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023b48:	105b      	asrs	r3, r3, #1
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023b4a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023b4c:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	const int channel_div4 = (input_ch >> 2);
 8023b50:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023b54:	9821      	ldr	r0, [sp, #132]	; 0x84
 8023b56:	f8bd b090 	ldrh.w	fp, [sp, #144]	; 0x90
 8023b5a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023b5e:	9307      	str	r3, [sp, #28]
 8023b60:	d055      	beq.n	8023c0e <convolve_1x1_s8_ch48_fpreq+0xee>
 8023b62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8023b64:	464d      	mov	r5, r9
 8023b66:	2600      	movs	r6, #0
 8023b68:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8023b6c:	b25b      	sxtb	r3, r3
 8023b6e:	9406      	str	r4, [sp, #24]
 8023b70:	9308      	str	r3, [sp, #32]
 8023b72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8023b74:	b21b      	sxth	r3, r3
 8023b76:	930b      	str	r3, [sp, #44]	; 0x2c
 8023b78:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8023b7a:	b21b      	sxth	r3, r3
 8023b7c:	930a      	str	r3, [sp, #40]	; 0x28
 8023b7e:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8023b82:	9309      	str	r3, [sp, #36]	; 0x24
		/* Fill buffer for partial im2col - two columns at a time */
		q7_t *src = &input[i_element * input_ch * 2];
 8023b84:	4639      	mov	r1, r7
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
 8023b86:	b335      	cbz	r5, 8023bd6 <convolve_1x1_s8_ch48_fpreq+0xb6>
		q15_t *dst = two_column_buffer;
 8023b88:	4642      	mov	r2, r8
		while (cnt > 0) {
 8023b8a:	46ae      	mov	lr, r5
 8023b8c:	9c06      	ldr	r4, [sp, #24]
    memcpy(&val, *in_q7, 4);
 8023b8e:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023b90:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023b94:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023b98:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023b9c:	fa93 f304 	sadd16	r3, r3, r4
 8023ba0:	fa9c fc04 	sadd16	ip, ip, r4
 8023ba4:	f8c2 c000 	str.w	ip, [r2]
 8023ba8:	3108      	adds	r1, #8
 8023baa:	6053      	str	r3, [r2, #4]
 8023bac:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023bb0:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023bb4:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023bb8:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023bbc:	fa93 f304 	sadd16	r3, r3, r4
 8023bc0:	fa9c fc04 	sadd16	ip, ip, r4
 8023bc4:	f1be 0e01 	subs.w	lr, lr, #1
 8023bc8:	f8c2 c008 	str.w	ip, [r2, #8]
 8023bcc:	60d3      	str	r3, [r2, #12]
 8023bce:	f102 0210 	add.w	r2, r2, #16
 8023bd2:	d1dc      	bne.n	8023b8e <convolve_1x1_s8_ch48_fpreq+0x6e>
 8023bd4:	9406      	str	r4, [sp, #24]
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		out = mat_mult_kernel_s8_s16_reordered_ch48_fpreq(kernel,
 8023bd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023bd8:	465a      	mov	r2, fp
 8023bda:	990a      	ldr	r1, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023bdc:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_ch48_fpreq(kernel,
 8023bde:	9c08      	ldr	r4, [sp, #32]
 8023be0:	9005      	str	r0, [sp, #20]
 8023be2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8023be4:	9304      	str	r3, [sp, #16]
 8023be6:	9102      	str	r1, [sp, #8]
 8023be8:	4641      	mov	r1, r8
 8023bea:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023bec:	9001      	str	r0, [sp, #4]
 8023bee:	4648      	mov	r0, r9
 8023bf0:	9400      	str	r4, [sp, #0]
 8023bf2:	f8cd a00c 	str.w	sl, [sp, #12]
 8023bf6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8023bf8:	f001 f924 	bl	8024e44 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023bfc:	9b07      	ldr	r3, [sp, #28]
 8023bfe:	4427      	add	r7, r4
 8023c00:	429e      	cmp	r6, r3
 8023c02:	d1bf      	bne.n	8023b84 <convolve_1x1_s8_ch48_fpreq+0x64>
 8023c04:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 8023c08:	46a9      	mov	r9, r5
 8023c0a:	9c06      	ldr	r4, [sp, #24]
 8023c0c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 8023c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023c10:	461a      	mov	r2, r3
 8023c12:	07d2      	lsls	r2, r2, #31
 8023c14:	d560      	bpl.n	8023cd8 <convolve_1x1_s8_ch48_fpreq+0x1b8>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8023c16:	3b01      	subs	r3, #1
 8023c18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023c1a:	fb0a 2a03 	mla	sl, sl, r3, r2
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 8023c1e:	f1b9 0f00 	cmp.w	r9, #0
 8023c22:	d013      	beq.n	8023c4c <convolve_1x1_s8_ch48_fpreq+0x12c>
		q15_t *dst = two_column_buffer;
 8023c24:	4642      	mov	r2, r8
 8023c26:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8023c28:	f85a 3b04 	ldr.w	r3, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023c2c:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023c30:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023c34:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023c38:	fa93 f304 	sadd16	r3, r3, r4
 8023c3c:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 8023c40:	3e01      	subs	r6, #1
 8023c42:	6011      	str	r1, [r2, #0]
 8023c44:	6053      	str	r3, [r2, #4]
 8023c46:	f102 0208 	add.w	r2, r2, #8
 8023c4a:	d1ed      	bne.n	8023c28 <convolve_1x1_s8_ch48_fpreq+0x108>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023c4c:	f1bb 0f00 	cmp.w	fp, #0
 8023c50:	d042      	beq.n	8023cd8 <convolve_1x1_s8_ch48_fpreq+0x1b8>
 8023c52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8023c54:	eb00 0a0b 	add.w	sl, r0, fp
 8023c58:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 8023c5c:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 8023c60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023c62:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8023c66:	fa1f fe8e 	uxth.w	lr, lr
 8023c6a:	f1a3 0904 	sub.w	r9, r3, #4
 8023c6e:	f10e 0e01 	add.w	lr, lr, #1
 8023c72:	ea4f 0e8e 	mov.w	lr, lr, lsl #2

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;

			while (col_count) {
 8023c76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			q31_t sum = bias[i_ch_out];
 8023c78:	f859 3f04 	ldr.w	r3, [r9, #4]!
			while (col_count) {
 8023c7c:	b19a      	cbz	r2, 8023ca6 <convolve_1x1_s8_ch48_fpreq+0x186>
 8023c7e:	eb05 070e 	add.w	r7, r5, lr
			const q15_t *ip_as_col = runtime_buf;
 8023c82:	4644      	mov	r4, r8
 8023c84:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 8023c88:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 8023c8a:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023c8e:	fa2f f282 	sxtb16	r2, r2
 8023c92:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8023c96:	fb22 3306 	smlad	r3, r2, r6, r3
 8023c9a:	6862      	ldr	r2, [r4, #4]
 8023c9c:	3408      	adds	r4, #8
 8023c9e:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8023ca2:	42bd      	cmp	r5, r7
 8023ca4:	d1ee      	bne.n	8023c84 <convolve_1x1_s8_ch48_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 8023ca6:	ee07 3a90 	vmov	s15, r3
			sum += out_offset;
			sum = MAX(sum, out_activation_min);
 8023caa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
			sum = (float) sum * scales[i_ch_out];
 8023cac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8023cb0:	ecfc 7a01 	vldmia	ip!, {s15}
 8023cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8023cb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8023cbc:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8023cc0:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 8023cc2:	4293      	cmp	r3, r2
 8023cc4:	bfb8      	it	lt
 8023cc6:	4613      	movlt	r3, r2
			sum = MIN(sum, out_activation_max);
 8023cc8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8023cca:	4293      	cmp	r3, r2
 8023ccc:	bfa8      	it	ge
 8023cce:	4613      	movge	r3, r2
			*out++ = (q7_t) sum;
 8023cd0:	f800 3b01 	strb.w	r3, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023cd4:	4550      	cmp	r0, sl
 8023cd6:	d1ce      	bne.n	8023c76 <convolve_1x1_s8_ch48_fpreq+0x156>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 8023cd8:	2000      	movs	r0, #0
 8023cda:	b011      	add	sp, #68	; 0x44
 8023cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023ce0 <convolve_1x1_s8_ch8_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023ce4:	b091      	sub	sp, #68	; 0x44
 8023ce6:	469a      	mov	sl, r3
 8023ce8:	4607      	mov	r7, r0
 8023cea:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
	const int channel_div4 = (input_ch >> 2);
 8023cee:	ea4f 019a 	mov.w	r1, sl, lsr #2
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023cf2:	f8bd 208c 	ldrh.w	r2, [sp, #140]	; 0x8c
	const int channel_div4 = (input_ch >> 2);
 8023cf6:	fa1f f981 	uxth.w	r9, r1
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023cfa:	900e      	str	r0, [sp, #56]	; 0x38
	const int32_t num_elements = output_x * output_y;
 8023cfc:	fb02 f303 	mul.w	r3, r2, r3

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023d00:	f9bd 4078 	ldrsh.w	r4, [sp, #120]	; 0x78
	const int channel_div4 = (input_ch >> 2);
 8023d04:	910c      	str	r1, [sp, #48]	; 0x30
	const int32_t num_elements = output_x * output_y;
 8023d06:	930d      	str	r3, [sp, #52]	; 0x34

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023d08:	105b      	asrs	r3, r3, #1
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023d0a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023d0c:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	const int channel_div4 = (input_ch >> 2);
 8023d10:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023d14:	9821      	ldr	r0, [sp, #132]	; 0x84
 8023d16:	f8bd b090 	ldrh.w	fp, [sp, #144]	; 0x90
 8023d1a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023d1e:	9307      	str	r3, [sp, #28]
 8023d20:	d055      	beq.n	8023dce <convolve_1x1_s8_ch8_fpreq+0xee>
 8023d22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8023d24:	464d      	mov	r5, r9
 8023d26:	2600      	movs	r6, #0
 8023d28:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8023d2c:	b25b      	sxtb	r3, r3
 8023d2e:	9406      	str	r4, [sp, #24]
 8023d30:	9308      	str	r3, [sp, #32]
 8023d32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8023d34:	b21b      	sxth	r3, r3
 8023d36:	930b      	str	r3, [sp, #44]	; 0x2c
 8023d38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8023d3a:	b21b      	sxth	r3, r3
 8023d3c:	930a      	str	r3, [sp, #40]	; 0x28
 8023d3e:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8023d42:	9309      	str	r3, [sp, #36]	; 0x24
		/* Fill buffer for partial im2col - two columns at a time */
		q7_t *src = &input[i_element * input_ch * 2];
 8023d44:	4639      	mov	r1, r7
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
 8023d46:	b335      	cbz	r5, 8023d96 <convolve_1x1_s8_ch8_fpreq+0xb6>
		q15_t *dst = two_column_buffer;
 8023d48:	4642      	mov	r2, r8
		while (cnt > 0) {
 8023d4a:	46ae      	mov	lr, r5
 8023d4c:	9c06      	ldr	r4, [sp, #24]
    memcpy(&val, *in_q7, 4);
 8023d4e:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023d50:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023d54:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023d58:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023d5c:	fa93 f304 	sadd16	r3, r3, r4
 8023d60:	fa9c fc04 	sadd16	ip, ip, r4
 8023d64:	f8c2 c000 	str.w	ip, [r2]
 8023d68:	3108      	adds	r1, #8
 8023d6a:	6053      	str	r3, [r2, #4]
 8023d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023d70:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023d74:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023d78:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023d7c:	fa93 f304 	sadd16	r3, r3, r4
 8023d80:	fa9c fc04 	sadd16	ip, ip, r4
 8023d84:	f1be 0e01 	subs.w	lr, lr, #1
 8023d88:	f8c2 c008 	str.w	ip, [r2, #8]
 8023d8c:	60d3      	str	r3, [r2, #12]
 8023d8e:	f102 0210 	add.w	r2, r2, #16
 8023d92:	d1dc      	bne.n	8023d4e <convolve_1x1_s8_ch8_fpreq+0x6e>
 8023d94:	9406      	str	r4, [sp, #24]
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 8023d96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023d98:	465a      	mov	r2, fp
 8023d9a:	990a      	ldr	r1, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023d9c:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 8023d9e:	9c08      	ldr	r4, [sp, #32]
 8023da0:	9005      	str	r0, [sp, #20]
 8023da2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8023da4:	9304      	str	r3, [sp, #16]
 8023da6:	9102      	str	r1, [sp, #8]
 8023da8:	4641      	mov	r1, r8
 8023daa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023dac:	9001      	str	r0, [sp, #4]
 8023dae:	4648      	mov	r0, r9
 8023db0:	9400      	str	r4, [sp, #0]
 8023db2:	f8cd a00c 	str.w	sl, [sp, #12]
 8023db6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8023db8:	f001 fd78 	bl	80258ac <mat_mult_kernel_s8_s16_reordered_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023dbc:	9b07      	ldr	r3, [sp, #28]
 8023dbe:	4427      	add	r7, r4
 8023dc0:	429e      	cmp	r6, r3
 8023dc2:	d1bf      	bne.n	8023d44 <convolve_1x1_s8_ch8_fpreq+0x64>
 8023dc4:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 8023dc8:	46a9      	mov	r9, r5
 8023dca:	9c06      	ldr	r4, [sp, #24]
 8023dcc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 8023dce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023dd0:	461a      	mov	r2, r3
 8023dd2:	07d2      	lsls	r2, r2, #31
 8023dd4:	d560      	bpl.n	8023e98 <convolve_1x1_s8_ch8_fpreq+0x1b8>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8023dd6:	3b01      	subs	r3, #1
 8023dd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023dda:	fb0a 2a03 	mla	sl, sl, r3, r2
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 8023dde:	f1b9 0f00 	cmp.w	r9, #0
 8023de2:	d013      	beq.n	8023e0c <convolve_1x1_s8_ch8_fpreq+0x12c>
		q15_t *dst = two_column_buffer;
 8023de4:	4642      	mov	r2, r8
 8023de6:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8023de8:	f85a 3b04 	ldr.w	r3, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023dec:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023df0:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023df4:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023df8:	fa93 f304 	sadd16	r3, r3, r4
 8023dfc:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 8023e00:	3e01      	subs	r6, #1
 8023e02:	6011      	str	r1, [r2, #0]
 8023e04:	6053      	str	r3, [r2, #4]
 8023e06:	f102 0208 	add.w	r2, r2, #8
 8023e0a:	d1ed      	bne.n	8023de8 <convolve_1x1_s8_ch8_fpreq+0x108>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023e0c:	f1bb 0f00 	cmp.w	fp, #0
 8023e10:	d042      	beq.n	8023e98 <convolve_1x1_s8_ch8_fpreq+0x1b8>
 8023e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8023e14:	eb00 0a0b 	add.w	sl, r0, fp
 8023e18:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 8023e1c:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 8023e20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023e22:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8023e26:	fa1f fe8e 	uxth.w	lr, lr
 8023e2a:	f1a3 0904 	sub.w	r9, r3, #4
 8023e2e:	f10e 0e01 	add.w	lr, lr, #1
 8023e32:	ea4f 0e8e 	mov.w	lr, lr, lsl #2

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;

			while (col_count) {
 8023e36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			q31_t sum = bias[i_ch_out];
 8023e38:	f859 3f04 	ldr.w	r3, [r9, #4]!
			while (col_count) {
 8023e3c:	b19a      	cbz	r2, 8023e66 <convolve_1x1_s8_ch8_fpreq+0x186>
 8023e3e:	eb05 070e 	add.w	r7, r5, lr
			const q15_t *ip_as_col = runtime_buf;
 8023e42:	4644      	mov	r4, r8
 8023e44:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 8023e48:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 8023e4a:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023e4e:	fa2f f282 	sxtb16	r2, r2
 8023e52:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8023e56:	fb22 3306 	smlad	r3, r2, r6, r3
 8023e5a:	6862      	ldr	r2, [r4, #4]
 8023e5c:	3408      	adds	r4, #8
 8023e5e:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8023e62:	42bd      	cmp	r5, r7
 8023e64:	d1ee      	bne.n	8023e44 <convolve_1x1_s8_ch8_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 8023e66:	ee07 3a90 	vmov	s15, r3
			sum += out_offset;
			sum = MAX(sum, out_activation_min);
 8023e6a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
			sum = (float) sum * scales[i_ch_out];
 8023e6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8023e70:	ecfc 7a01 	vldmia	ip!, {s15}
 8023e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8023e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8023e7c:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8023e80:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 8023e82:	4293      	cmp	r3, r2
 8023e84:	bfb8      	it	lt
 8023e86:	4613      	movlt	r3, r2
			sum = MIN(sum, out_activation_max);
 8023e88:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8023e8a:	4293      	cmp	r3, r2
 8023e8c:	bfa8      	it	ge
 8023e8e:	4613      	movge	r3, r2
			*out++ = (q7_t) sum;
 8023e90:	f800 3b01 	strb.w	r3, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023e94:	4550      	cmp	r0, sl
 8023e96:	d1ce      	bne.n	8023e36 <convolve_1x1_s8_ch8_fpreq+0x156>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 8023e98:	2000      	movs	r0, #0
 8023e9a:	b011      	add	sp, #68	; 0x44
 8023e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023ea0 <convolve_1x1_s8_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 8023ea4:	f013 0603 	ands.w	r6, r3, #3
		const uint16_t output_ch, q15_t *runtime_buf) {
 8023ea8:	b091      	sub	sp, #68	; 0x44
 8023eaa:	4604      	mov	r4, r0
 8023eac:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8023eae:	9821      	ldr	r0, [sp, #132]	; 0x84
 8023eb0:	f8bd 2088 	ldrh.w	r2, [sp, #136]	; 0x88
 8023eb4:	f8bd 108c 	ldrh.w	r1, [sp, #140]	; 0x8c
 8023eb8:	f8bd a090 	ldrh.w	sl, [sp, #144]	; 0x90
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 8023ebc:	f040 80cf 	bne.w	802405e <convolve_1x1_s8_fpreq+0x1be>
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 8023ec0:	fb01 f202 	mul.w	r2, r1, r2
 8023ec4:	4698      	mov	r8, r3
	const int channel_div4 = (input_ch >> 2);
 8023ec6:	089b      	lsrs	r3, r3, #2

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023ec8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8023eca:	4627      	mov	r7, r4
 8023ecc:	940f      	str	r4, [sp, #60]	; 0x3c
	const int channel_div4 = (input_ch >> 2);
 8023ece:	fa1f f983 	uxth.w	r9, r3
 8023ed2:	930c      	str	r3, [sp, #48]	; 0x30

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023ed4:	1053      	asrs	r3, r2, #1
	const int32_t num_elements = output_x * output_y;
 8023ed6:	920d      	str	r2, [sp, #52]	; 0x34
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023ed8:	b20c      	sxth	r4, r1
	const int channel_div4 = (input_ch >> 2);
 8023eda:	46cb      	mov	fp, r9
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8023edc:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023ee0:	9308      	str	r3, [sp, #32]
 8023ee2:	d054      	beq.n	8023f8e <convolve_1x1_s8_fpreq+0xee>
 8023ee4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8023ee6:	46ab      	mov	fp, r5
 8023ee8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8023eec:	464d      	mov	r5, r9
 8023eee:	b25b      	sxtb	r3, r3
 8023ef0:	9407      	str	r4, [sp, #28]
 8023ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8023ef4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8023ef6:	b21b      	sxth	r3, r3
 8023ef8:	930b      	str	r3, [sp, #44]	; 0x2c
 8023efa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8023efc:	b21b      	sxth	r3, r3
 8023efe:	930a      	str	r3, [sp, #40]	; 0x28
 8023f00:	ea4f 0348 	mov.w	r3, r8, lsl #1
 8023f04:	4699      	mov	r9, r3
		/* Fill buffer for partial im2col - two columns at a time */
		q7_t *src = &input[i_element * input_ch * 2];
 8023f06:	4639      	mov	r1, r7
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
 8023f08:	b335      	cbz	r5, 8023f58 <convolve_1x1_s8_fpreq+0xb8>
		q15_t *dst = two_column_buffer;
 8023f0a:	9a25      	ldr	r2, [sp, #148]	; 0x94
		while (cnt > 0) {
 8023f0c:	46ae      	mov	lr, r5
 8023f0e:	9c07      	ldr	r4, [sp, #28]
    memcpy(&val, *in_q7, 4);
 8023f10:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023f12:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023f16:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023f1a:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023f1e:	fa93 f304 	sadd16	r3, r3, r4
 8023f22:	fa9c fc04 	sadd16	ip, ip, r4
 8023f26:	f8c2 c000 	str.w	ip, [r2]
 8023f2a:	3108      	adds	r1, #8
 8023f2c:	6053      	str	r3, [r2, #4]
 8023f2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023f32:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023f36:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023f3a:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023f3e:	fa93 f304 	sadd16	r3, r3, r4
 8023f42:	fa9c fc04 	sadd16	ip, ip, r4
 8023f46:	f1be 0e01 	subs.w	lr, lr, #1
 8023f4a:	f8c2 c008 	str.w	ip, [r2, #8]
 8023f4e:	60d3      	str	r3, [r2, #12]
 8023f50:	f102 0210 	add.w	r2, r2, #16
 8023f54:	d1dc      	bne.n	8023f10 <convolve_1x1_s8_fpreq+0x70>
 8023f56:	9407      	str	r4, [sp, #28]
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 8023f58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023f5a:	4652      	mov	r2, sl
 8023f5c:	990a      	ldr	r1, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023f5e:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 8023f60:	9005      	str	r0, [sp, #20]
 8023f62:	444f      	add	r7, r9
 8023f64:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8023f66:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8023f68:	9304      	str	r3, [sp, #16]
 8023f6a:	9102      	str	r1, [sp, #8]
 8023f6c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023f6e:	9001      	str	r0, [sp, #4]
 8023f70:	4658      	mov	r0, fp
 8023f72:	f8cd 800c 	str.w	r8, [sp, #12]
 8023f76:	9925      	ldr	r1, [sp, #148]	; 0x94
 8023f78:	9400      	str	r4, [sp, #0]
 8023f7a:	f001 fc97 	bl	80258ac <mat_mult_kernel_s8_s16_reordered_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8023f7e:	9b08      	ldr	r3, [sp, #32]
 8023f80:	429e      	cmp	r6, r3
 8023f82:	d1c0      	bne.n	8023f06 <convolve_1x1_s8_fpreq+0x66>
 8023f84:	46a9      	mov	r9, r5
 8023f86:	9c07      	ldr	r4, [sp, #28]
 8023f88:	465d      	mov	r5, fp
 8023f8a:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 8023f8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023f90:	07da      	lsls	r2, r3, #31
 8023f92:	d560      	bpl.n	8024056 <convolve_1x1_s8_fpreq+0x1b6>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8023f94:	3b01      	subs	r3, #1
 8023f96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8023f98:	fb08 2803 	mla	r8, r8, r3, r2
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 8023f9c:	f1b9 0f00 	cmp.w	r9, #0
 8023fa0:	d013      	beq.n	8023fca <convolve_1x1_s8_fpreq+0x12a>
		q15_t *dst = two_column_buffer;
 8023fa2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8023fa4:	f858 3b04 	ldr.w	r3, [r8], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023fa8:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8023fac:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8023fb0:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8023fb4:	fa93 f304 	sadd16	r3, r3, r4
 8023fb8:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 8023fbc:	f1bb 0b01 	subs.w	fp, fp, #1
 8023fc0:	6011      	str	r1, [r2, #0]
 8023fc2:	6053      	str	r3, [r2, #4]
 8023fc4:	f102 0208 	add.w	r2, r2, #8
 8023fc8:	d1ec      	bne.n	8023fa4 <convolve_1x1_s8_fpreq+0x104>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8023fca:	f1ba 0f00 	cmp.w	sl, #0
 8023fce:	d042      	beq.n	8024056 <convolve_1x1_s8_fpreq+0x1b6>
 8023fd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8023fd2:	4482      	add	sl, r0
 8023fd4:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 8023fd8:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 8023fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8023fde:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8023fe2:	fa1f fe8e 	uxth.w	lr, lr
 8023fe6:	f1a3 0804 	sub.w	r8, r3, #4
 8023fea:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 8023fee:	f10e 0e01 	add.w	lr, lr, #1
 8023ff2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;

			while (col_count) {
 8023ff6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			q31_t sum = bias[i_ch_out];
 8023ff8:	f858 3f04 	ldr.w	r3, [r8, #4]!
			while (col_count) {
 8023ffc:	b19a      	cbz	r2, 8024026 <convolve_1x1_s8_fpreq+0x186>
 8023ffe:	eb05 070e 	add.w	r7, r5, lr
			const q15_t *ip_as_col = runtime_buf;
 8024002:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8024004:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 8024008:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 802400a:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802400e:	fa2f f282 	sxtb16	r2, r2
 8024012:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024016:	fb22 3306 	smlad	r3, r2, r6, r3
 802401a:	6862      	ldr	r2, [r4, #4]
 802401c:	3408      	adds	r4, #8
 802401e:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8024022:	42bd      	cmp	r5, r7
 8024024:	d1ee      	bne.n	8024004 <convolve_1x1_s8_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 8024026:	ee07 3a90 	vmov	s15, r3
			sum += out_offset;
			sum = MAX(sum, out_activation_min);
 802402a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 802402c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024030:	ecfc 7a01 	vldmia	ip!, {s15}
 8024034:	ee67 7a27 	vmul.f32	s15, s14, s15
 8024038:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802403c:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8024040:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 8024042:	4293      	cmp	r3, r2
 8024044:	bfb8      	it	lt
 8024046:	4613      	movlt	r3, r2
			sum = MIN(sum, out_activation_max);
 8024048:	454b      	cmp	r3, r9
 802404a:	bfa8      	it	ge
 802404c:	464b      	movge	r3, r9
			*out++ = (q7_t) sum;
 802404e:	f800 3b01 	strb.w	r3, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024052:	4550      	cmp	r0, sl
 8024054:	d1cf      	bne.n	8023ff6 <convolve_1x1_s8_fpreq+0x156>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 8024056:	2000      	movs	r0, #0
}
 8024058:	b011      	add	sp, #68	; 0x44
 802405a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return PARAM_NO_SUPPORT;
 802405e:	2001      	movs	r0, #1
}
 8024060:	b011      	add	sp, #68	; 0x44
 8024062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024066:	bf00      	nop

08024068 <convolve_1x1_s8_fpreq_bitmask>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, q7_t *mask, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 8024068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 802406c:	079f      	lsls	r7, r3, #30
		const uint16_t output_ch, q15_t *runtime_buf) {
 802406e:	b093      	sub	sp, #76	; 0x4c
 8024070:	4606      	mov	r6, r0
 8024072:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8024074:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8024076:	f8bd 2094 	ldrh.w	r2, [sp, #148]	; 0x94
 802407a:	f8bd 4098 	ldrh.w	r4, [sp, #152]	; 0x98
 802407e:	f8bd a09c 	ldrh.w	sl, [sp, #156]	; 0x9c
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 8024082:	f040 80f2 	bne.w	802426a <convolve_1x1_s8_fpreq_bitmask+0x202>
		return PARAM_NO_SUPPORT;
	}
	if (output_ch % 8 != 0 && input_x > 1)
 8024086:	f01a 0f07 	tst.w	sl, #7
 802408a:	d002      	beq.n	8024092 <convolve_1x1_s8_fpreq_bitmask+0x2a>
 802408c:	2901      	cmp	r1, #1
 802408e:	f200 80ec 	bhi.w	802426a <convolve_1x1_s8_fpreq_bitmask+0x202>
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 8024092:	fb04 f202 	mul.w	r2, r4, r2
 8024096:	469b      	mov	fp, r3
	const int channel_div4 = (input_ch >> 2);
 8024098:	089b      	lsrs	r3, r3, #2

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 802409a:	9920      	ldr	r1, [sp, #128]	; 0x80
 802409c:	9610      	str	r6, [sp, #64]	; 0x40
	const int channel_div4 = (input_ch >> 2);
 802409e:	fa1f f983 	uxth.w	r9, r3
 80240a2:	930e      	str	r3, [sp, #56]	; 0x38

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80240a4:	1053      	asrs	r3, r2, #1
	const int32_t num_elements = output_x * output_y;
 80240a6:	920f      	str	r2, [sp, #60]	; 0x3c
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80240a8:	b20c      	sxth	r4, r1
	const int channel_div4 = (input_ch >> 2);
 80240aa:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80240ae:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80240b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80240b4:	d05d      	beq.n	8024172 <convolve_1x1_s8_fpreq_bitmask+0x10a>

		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
				output_ch, scales, (q7_t) out_offset, out_activation_min,
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out, mask);
		mask += output_ch / 4;
 80240b6:	ea4f 039a 	mov.w	r3, sl, lsr #2
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80240ba:	951c      	str	r5, [sp, #112]	; 0x70
 80240bc:	46b0      	mov	r8, r6
 80240be:	464d      	mov	r5, r9
		mask += output_ch / 4;
 80240c0:	930a      	str	r3, [sp, #40]	; 0x28
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80240c2:	2600      	movs	r6, #0
 80240c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
		mask += output_ch / 4;
 80240c6:	9f24      	ldr	r7, [sp, #144]	; 0x90
 80240c8:	b25b      	sxtb	r3, r3
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80240ca:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
 80240ce:	9409      	str	r4, [sp, #36]	; 0x24
 80240d0:	930c      	str	r3, [sp, #48]	; 0x30
 80240d2:	ea4f 034b 	mov.w	r3, fp, lsl #1
 80240d6:	930d      	str	r3, [sp, #52]	; 0x34
		q7_t *src = &input[i_element * input_ch * 2];
 80240d8:	4641      	mov	r1, r8
		while (cnt > 0) {
 80240da:	b335      	cbz	r5, 802412a <convolve_1x1_s8_fpreq_bitmask+0xc2>
		q15_t *dst = two_column_buffer;
 80240dc:	9a28      	ldr	r2, [sp, #160]	; 0xa0
		while (cnt > 0) {
 80240de:	46ae      	mov	lr, r5
 80240e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    memcpy(&val, *in_q7, 4);
 80240e2:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80240e4:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 80240e8:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80240ec:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80240f0:	fa93 f304 	sadd16	r3, r3, r4
 80240f4:	fa9c fc04 	sadd16	ip, ip, r4
 80240f8:	f8c2 c000 	str.w	ip, [r2]
 80240fc:	3108      	adds	r1, #8
 80240fe:	6053      	str	r3, [r2, #4]
 8024100:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024104:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8024108:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802410c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024110:	fa93 f304 	sadd16	r3, r3, r4
 8024114:	fa9c fc04 	sadd16	ip, ip, r4
 8024118:	f1be 0e01 	subs.w	lr, lr, #1
 802411c:	f8c2 c008 	str.w	ip, [r2, #8]
 8024120:	60d3      	str	r3, [r2, #12]
 8024122:	f102 0210 	add.w	r2, r2, #16
 8024126:	d1dc      	bne.n	80240e2 <convolve_1x1_s8_fpreq_bitmask+0x7a>
 8024128:	9409      	str	r4, [sp, #36]	; 0x24
		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
 802412a:	9c21      	ldr	r4, [sp, #132]	; 0x84
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 802412c:	3601      	adds	r6, #1
		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
 802412e:	f8cd b00c 	str.w	fp, [sp, #12]
 8024132:	9401      	str	r4, [sp, #4]
		mask += output_ch / 4;
 8024134:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
 8024136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8024138:	e9dd 231d 	ldrd	r2, r3, [sp, #116]	; 0x74
 802413c:	e9cd 0705 	strd	r0, r7, [sp, #20]
 8024140:	9822      	ldr	r0, [sp, #136]	; 0x88
		mask += output_ch / 4;
 8024142:	4427      	add	r7, r4
		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
 8024144:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8024146:	9204      	str	r2, [sp, #16]
 8024148:	4652      	mov	r2, sl
 802414a:	9002      	str	r0, [sp, #8]
 802414c:	4648      	mov	r0, r9
 802414e:	9400      	str	r4, [sp, #0]
 8024150:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8024152:	f001 fcfd 	bl	8025b50 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 8024156:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8024158:	44a0      	add	r8, r4
 802415a:	429e      	cmp	r6, r3
 802415c:	d1bc      	bne.n	80240d8 <convolve_1x1_s8_fpreq_bitmask+0x70>
 802415e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8024160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024162:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
 8024166:	46a9      	mov	r9, r5
 8024168:	fb03 2306 	mla	r3, r3, r6, r2
 802416c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 802416e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8024170:	9324      	str	r3, [sp, #144]	; 0x90
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 8024172:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8024174:	07da      	lsls	r2, r3, #31
 8024176:	d574      	bpl.n	8024262 <convolve_1x1_s8_fpreq_bitmask+0x1fa>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8024178:	1e5e      	subs	r6, r3, #1
 802417a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802417c:	fb0b 3606 	mla	r6, fp, r6, r3
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 8024180:	f1b9 0f00 	cmp.w	r9, #0
 8024184:	d013      	beq.n	80241ae <convolve_1x1_s8_fpreq_bitmask+0x146>
		q15_t *dst = two_column_buffer;
 8024186:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8024188:	9f11      	ldr	r7, [sp, #68]	; 0x44
 802418a:	f856 3b04 	ldr.w	r3, [r6], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802418e:	fa2f f183 	sxtb16	r1, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8024192:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024196:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802419a:	fa93 f304 	sadd16	r3, r3, r4
 802419e:	fa91 f104 	sadd16	r1, r1, r4
		while (cnt > 0) {
 80241a2:	3f01      	subs	r7, #1
 80241a4:	6011      	str	r1, [r2, #0]
 80241a6:	6053      	str	r3, [r2, #4]
 80241a8:	f102 0208 	add.w	r2, r2, #8
 80241ac:	d1ed      	bne.n	802418a <convolve_1x1_s8_fpreq_bitmask+0x122>
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
		}

		int bit_starting_idx = 0;
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 80241ae:	f1ba 0f00 	cmp.w	sl, #0
 80241b2:	d056      	beq.n	8024262 <convolve_1x1_s8_fpreq_bitmask+0x1fa>
 80241b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80241b6:	f04f 0901 	mov.w	r9, #1
 80241ba:	4482      	add	sl, r0
 80241bc:	f8dd c078 	ldr.w	ip, [sp, #120]	; 0x78
 80241c0:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80241c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
		int bit_starting_idx = 0;
 80241c6:	f04f 0e00 	mov.w	lr, #0
 80241ca:	f1a3 0804 	sub.w	r8, r3, #4
			}
			if (sum > out_activation_max){
				sum = out_activation_max;
				mask_value = 0;
			}
			*out++ = (q7_t) sum;
 80241ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80241d0:	fa1f fb8b 	uxth.w	fp, fp
 80241d4:	b25b      	sxtb	r3, r3
 80241d6:	44cb      	add	fp, r9
 80241d8:	9309      	str	r3, [sp, #36]	; 0x24
 80241da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80241dc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80241e0:	b25b      	sxtb	r3, r3
 80241e2:	930a      	str	r3, [sp, #40]	; 0x28
			while (col_count) {
 80241e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
			q31_t sum = bias[i_ch_out];
 80241e6:	f858 3f04 	ldr.w	r3, [r8, #4]!
			while (col_count) {
 80241ea:	b19a      	cbz	r2, 8024214 <convolve_1x1_s8_fpreq_bitmask+0x1ac>
 80241ec:	eb05 070b 	add.w	r7, r5, fp
			const q15_t *ip_as_col = runtime_buf;
 80241f0:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80241f2:	f855 2b04 	ldr.w	r2, [r5], #4
    memcpy(&val, *in_q15, 4);
 80241f6:	6826      	ldr	r6, [r4, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 80241f8:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80241fc:	fa2f f282 	sxtb16	r2, r2
 8024200:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024204:	fb22 3306 	smlad	r3, r2, r6, r3
 8024208:	6862      	ldr	r2, [r4, #4]
 802420a:	3408      	adds	r4, #8
 802420c:	fb21 3302 	smlad	r3, r1, r2, r3
			while (col_count) {
 8024210:	42bd      	cmp	r5, r7
 8024212:	d1ee      	bne.n	80241f2 <convolve_1x1_s8_fpreq_bitmask+0x18a>
			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 8024214:	ee07 3a90 	vmov	s15, r3
 8024218:	fa09 f30e 	lsl.w	r3, r9, lr
			sum += out_offset;
 802421c:	991f      	ldr	r1, [sp, #124]	; 0x7c
 802421e:	3001      	adds	r0, #1
			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 8024220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024224:	ecfc 7a01 	vldmia	ip!, {s15}
 8024228:	b2da      	uxtb	r2, r3
 802422a:	ee67 7a27 	vmul.f32	s15, s14, s15
 802422e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024232:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 8024236:	440b      	add	r3, r1
			if (sum < out_activation_min){
 8024238:	9921      	ldr	r1, [sp, #132]	; 0x84
 802423a:	428b      	cmp	r3, r1
 802423c:	db30      	blt.n	80242a0 <convolve_1x1_s8_fpreq_bitmask+0x238>
			if (sum > out_activation_max){
 802423e:	9922      	ldr	r1, [sp, #136]	; 0x88
 8024240:	428b      	cmp	r3, r1
 8024242:	dc16      	bgt.n	8024272 <convolve_1x1_s8_fpreq_bitmask+0x20a>
			*out++ = (q7_t) sum;
 8024244:	f800 3c01 	strb.w	r3, [r0, #-1]
			if (mask_value == 1)
				BIT_SET(*mask, bit_starting_idx);
			else
				BIT_CLEAR(*mask, bit_starting_idx);

			bit_starting_idx += 1;
 8024248:	f10e 0e01 	add.w	lr, lr, #1
				BIT_SET(*mask, bit_starting_idx);
 802424c:	9b24      	ldr	r3, [sp, #144]	; 0x90
			if(bit_starting_idx == 8){
 802424e:	f1be 0f08 	cmp.w	lr, #8
				BIT_SET(*mask, bit_starting_idx);
 8024252:	781b      	ldrb	r3, [r3, #0]
 8024254:	ea43 0302 	orr.w	r3, r3, r2
 8024258:	9a24      	ldr	r2, [sp, #144]	; 0x90
 802425a:	7013      	strb	r3, [r2, #0]
			if(bit_starting_idx == 8){
 802425c:	d017      	beq.n	802428e <convolve_1x1_s8_fpreq_bitmask+0x226>
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 802425e:	4582      	cmp	sl, r0
 8024260:	d1c0      	bne.n	80241e4 <convolve_1x1_s8_fpreq_bitmask+0x17c>
			}
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 8024262:	2000      	movs	r0, #0
}
 8024264:	b013      	add	sp, #76	; 0x4c
 8024266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return PARAM_NO_SUPPORT;
 802426a:	2001      	movs	r0, #1
}
 802426c:	b013      	add	sp, #76	; 0x4c
 802426e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			*out++ = (q7_t) sum;
 8024272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024274:	f800 3c01 	strb.w	r3, [r0, #-1]
			bit_starting_idx += 1;
 8024278:	f10e 0e01 	add.w	lr, lr, #1
				BIT_CLEAR(*mask, bit_starting_idx);
 802427c:	9b24      	ldr	r3, [sp, #144]	; 0x90
			if(bit_starting_idx == 8){
 802427e:	f1be 0f08 	cmp.w	lr, #8
				BIT_CLEAR(*mask, bit_starting_idx);
 8024282:	781b      	ldrb	r3, [r3, #0]
 8024284:	ea23 0302 	bic.w	r3, r3, r2
 8024288:	9a24      	ldr	r2, [sp, #144]	; 0x90
 802428a:	7013      	strb	r3, [r2, #0]
			if(bit_starting_idx == 8){
 802428c:	d1e7      	bne.n	802425e <convolve_1x1_s8_fpreq_bitmask+0x1f6>
				mask++;
 802428e:	9b24      	ldr	r3, [sp, #144]	; 0x90
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024290:	4582      	cmp	sl, r0
				mask++;
 8024292:	f103 0301 	add.w	r3, r3, #1
 8024296:	9324      	str	r3, [sp, #144]	; 0x90
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024298:	d0e3      	beq.n	8024262 <convolve_1x1_s8_fpreq_bitmask+0x1fa>
				bit_starting_idx = 0;
 802429a:	f04f 0e00 	mov.w	lr, #0
 802429e:	e7a1      	b.n	80241e4 <convolve_1x1_s8_fpreq_bitmask+0x17c>
 80242a0:	460b      	mov	r3, r1
			if (sum > out_activation_max){
 80242a2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80242a4:	428b      	cmp	r3, r1
 80242a6:	dce4      	bgt.n	8024272 <convolve_1x1_s8_fpreq_bitmask+0x20a>
			*out++ = (q7_t) sum;
 80242a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80242aa:	e7e3      	b.n	8024274 <convolve_1x1_s8_fpreq_bitmask+0x20c>

080242ac <convolve_1x1_s8_fpreq_bitmask_partialCH>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel_sram, const q7_t *kernel_flash, const uint16_t first_k_channel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, q7_t *mask, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 80242ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80242b0:	b097      	sub	sp, #92	; 0x5c
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 80242b2:	f013 0803 	ands.w	r8, r3, #3
		const uint16_t output_ch, q15_t *runtime_buf) {
 80242b6:	4604      	mov	r4, r0
 80242b8:	f8bd 2088 	ldrh.w	r2, [sp, #136]	; 0x88
 80242bc:	f8bd 50b4 	ldrh.w	r5, [sp, #180]	; 0xb4
 80242c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80242c2:	9829      	ldr	r0, [sp, #164]	; 0xa4
 80242c4:	f8bd 20ac 	ldrh.w	r2, [sp, #172]	; 0xac
 80242c8:	f8bd 10b0 	ldrh.w	r1, [sp, #176]	; 0xb0
 80242cc:	950c      	str	r5, [sp, #48]	; 0x30
 80242ce:	e9dd 6720 	ldrd	r6, r7, [sp, #128]	; 0x80
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 80242d2:	f040 8183 	bne.w	80245dc <convolve_1x1_s8_fpreq_bitmask_partialCH+0x330>
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 80242d6:	fb01 f102 	mul.w	r1, r1, r2
	const int channel_div4 = (input_ch >> 2);
 80242da:	ea4f 0b93 	mov.w	fp, r3, lsr #2

	const int16_t inoff16 = input_offset;
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80242de:	f8dd c098 	ldr.w	ip, [sp, #152]	; 0x98
 80242e2:	46a1      	mov	r9, r4
	const int32_t num_elements = output_x * output_y;
 80242e4:	9113      	str	r1, [sp, #76]	; 0x4c

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80242e6:	1049      	asrs	r1, r1, #1
 80242e8:	9414      	str	r4, [sp, #80]	; 0x50
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80242ea:	fa0f f58c 	sxth.w	r5, ip
 80242ee:	461c      	mov	r4, r3
 80242f0:	930e      	str	r3, [sp, #56]	; 0x38
	const int channel_div4 = (input_ch >> 2);
 80242f2:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80242f6:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80242fa:	910f      	str	r1, [sp, #60]	; 0x3c
 80242fc:	d07b      	beq.n	80243f6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x14a>
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(kernel_sram, kernel_flash, first_k_channel,
					two_column_buffer, output_ch, scales, (q7_t) out_offset, out_activation_min,
					out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
					out, mask);
		}
		mask += output_ch / 4;
 80242fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8024300:	465f      	mov	r7, fp
 8024302:	f8dd a0a8 	ldr.w	sl, [sp, #168]	; 0xa8
 8024306:	089b      	lsrs	r3, r3, #2
		if (first_k_channel % 4 == 0){
 8024308:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802430a:	4656      	mov	r6, sl
 802430c:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
		mask += output_ch / 4;
 8024310:	930d      	str	r3, [sp, #52]	; 0x34
		if (first_k_channel % 4 == 0){
 8024312:	f002 0203 	and.w	r2, r2, #3
 8024316:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8024318:	f8dd a0b8 	ldr.w	sl, [sp, #184]	; 0xb8
 802431c:	b25b      	sxtb	r3, r3
 802431e:	9210      	str	r2, [sp, #64]	; 0x40
 8024320:	9312      	str	r3, [sp, #72]	; 0x48
 8024322:	0063      	lsls	r3, r4, #1
 8024324:	9311      	str	r3, [sp, #68]	; 0x44
 8024326:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8024328:	b29c      	uxth	r4, r3
 802432a:	940a      	str	r4, [sp, #40]	; 0x28
 802432c:	9b10      	ldr	r3, [sp, #64]	; 0x40
		q7_t *src = &input[i_element * input_ch * 2];
 802432e:	4649      	mov	r1, r9
		if (first_k_channel % 4 == 0){
 8024330:	2b00      	cmp	r3, #0
 8024332:	f000 8114 	beq.w	802455e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2b2>
			while (cnt > 0) {
 8024336:	b3af      	cbz	r7, 80243a4 <convolve_1x1_s8_fpreq_bitmask_partialCH+0xf8>
 8024338:	f109 0208 	add.w	r2, r9, #8
 802433c:	f10a 0310 	add.w	r3, sl, #16
 8024340:	46bc      	mov	ip, r7
 8024342:	9c0a      	ldr	r4, [sp, #40]	; 0x28
				dst[0] = src[0] + input_offset;
 8024344:	f912 1c08 	ldrsb.w	r1, [r2, #-8]
			while (cnt > 0) {
 8024348:	f1bc 0c01 	subs.w	ip, ip, #1
 802434c:	f102 0208 	add.w	r2, r2, #8
 8024350:	f103 0310 	add.w	r3, r3, #16
				dst[0] = src[0] + input_offset;
 8024354:	4421      	add	r1, r4
 8024356:	f823 1c20 	strh.w	r1, [r3, #-32]
				dst[1] = src[1] + input_offset;
 802435a:	f912 1c0f 	ldrsb.w	r1, [r2, #-15]
 802435e:	4421      	add	r1, r4
 8024360:	f823 1c1e 	strh.w	r1, [r3, #-30]
				dst[2] = src[2] + input_offset;
 8024364:	f912 1c0e 	ldrsb.w	r1, [r2, #-14]
 8024368:	4421      	add	r1, r4
 802436a:	f823 1c1c 	strh.w	r1, [r3, #-28]
				dst[3] = src[3] + input_offset;
 802436e:	f912 1c0d 	ldrsb.w	r1, [r2, #-13]
 8024372:	4421      	add	r1, r4
 8024374:	f823 1c1a 	strh.w	r1, [r3, #-26]
				dst[4] = src[4] + input_offset;
 8024378:	f912 1c0c 	ldrsb.w	r1, [r2, #-12]
 802437c:	4421      	add	r1, r4
 802437e:	f823 1c18 	strh.w	r1, [r3, #-24]
				dst[5] = src[5] + input_offset;
 8024382:	f912 1c0b 	ldrsb.w	r1, [r2, #-11]
 8024386:	4421      	add	r1, r4
 8024388:	f823 1c16 	strh.w	r1, [r3, #-22]
				dst[6] = src[6] + input_offset;
 802438c:	f912 1c0a 	ldrsb.w	r1, [r2, #-10]
 8024390:	4421      	add	r1, r4
 8024392:	f823 1c14 	strh.w	r1, [r3, #-20]
				dst[7] = src[7] + input_offset;
 8024396:	f912 1c09 	ldrsb.w	r1, [r2, #-9]
 802439a:	4421      	add	r1, r4
 802439c:	f823 1c12 	strh.w	r1, [r3, #-18]
			while (cnt > 0) {
 80243a0:	d1d0      	bne.n	8024344 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x98>
 80243a2:	940a      	str	r4, [sp, #40]	; 0x28
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(kernel_sram, kernel_flash, first_k_channel,
 80243a4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80243a6:	4653      	mov	r3, sl
 80243a8:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80243aa:	9404      	str	r4, [sp, #16]
 80243ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80243ae:	9007      	str	r0, [sp, #28]
 80243b0:	9403      	str	r4, [sp, #12]
 80243b2:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80243b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80243b6:	9402      	str	r4, [sp, #8]
 80243b8:	9c24      	ldr	r4, [sp, #144]	; 0x90
 80243ba:	9106      	str	r1, [sp, #24]
 80243bc:	4659      	mov	r1, fp
 80243be:	9401      	str	r4, [sp, #4]
 80243c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80243c2:	9005      	str	r0, [sp, #20]
 80243c4:	9608      	str	r6, [sp, #32]
 80243c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80243c8:	9820      	ldr	r0, [sp, #128]	; 0x80
 80243ca:	9400      	str	r4, [sp, #0]
 80243cc:	f001 fee4 	bl	8026198 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2>
		mask += output_ch / 4;
 80243d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80243d2:	f108 0801 	add.w	r8, r8, #1
		mask += output_ch / 4;
 80243d6:	441e      	add	r6, r3
 80243d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80243da:	4499      	add	r9, r3
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 80243dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80243de:	4598      	cmp	r8, r3
 80243e0:	d1a4      	bne.n	802432c <convolve_1x1_s8_fpreq_bitmask_partialCH+0x80>
 80243e2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80243e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80243e6:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80243ea:	46bb      	mov	fp, r7
 80243ec:	fb03 2308 	mla	r3, r3, r8, r2
 80243f0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80243f2:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80243f4:	932a      	str	r3, [sp, #168]	; 0xa8
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 80243f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80243f8:	07d9      	lsls	r1, r3, #31
 80243fa:	f140 80ac 	bpl.w	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;


		const uint16_t num_col_sram = first_k_channel;
		const uint16_t num_col_flash = input_ch - first_k_channel;
 80243fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8024400:	3b01      	subs	r3, #1
		const uint16_t num_col_flash = input_ch - first_k_channel;
 8024402:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		q7_t *src = &input[(num_elements - 1) * input_ch];
 8024404:	9914      	ldr	r1, [sp, #80]	; 0x50
		const uint16_t num_col_flash = input_ch - first_k_channel;
 8024406:	eba2 0a04 	sub.w	sl, r2, r4
		q7_t *src = &input[(num_elements - 1) * input_ch];
 802440a:	fb02 1303 	mla	r3, r2, r3, r1

		int bit_starting_idx = 0;
		if (first_k_channel %4 == 0){
 802440e:	07a2      	lsls	r2, r4, #30
		const uint16_t num_col_flash = input_ch - first_k_channel;
 8024410:	fa1f fa8a 	uxth.w	sl, sl
		if (first_k_channel %4 == 0){
 8024414:	f040 80e6 	bne.w	80245e4 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x338>
			int cnt = channel_div4;	//two * numof2col columns
			while (cnt > 0) {
 8024418:	f1bb 0f00 	cmp.w	fp, #0
 802441c:	d015      	beq.n	802444a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x19e>
		q15_t *dst = two_column_buffer;
 802441e:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8024420:	f8dd c054 	ldr.w	ip, [sp, #84]	; 0x54
    memcpy(&val, *in_q7, 4);
 8024424:	f853 2b04 	ldr.w	r2, [r3], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024428:	fa2f f482 	sxtb16	r4, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 802442c:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024430:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024434:	fa92 f205 	sadd16	r2, r2, r5
 8024438:	fa94 f405 	sadd16	r4, r4, r5
			while (cnt > 0) {
 802443c:	f1bc 0c01 	subs.w	ip, ip, #1
 8024440:	600c      	str	r4, [r1, #0]
 8024442:	604a      	str	r2, [r1, #4]
 8024444:	f101 0108 	add.w	r1, r1, #8
 8024448:	d1ec      	bne.n	8024424 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x178>
				q7_q15_offset_reordered_ele(src, dst)
				cnt--;
			}
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 802444a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802444c:	2a00      	cmp	r2, #0
 802444e:	f000 8082 	beq.w	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
 8024452:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8024454:	4402      	add	r2, r0
				q31_t sum = bias[i_ch_out];

				/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
				const q15_t *ip_as_col = runtime_buf;

				uint16_t col_count = num_col_sram / 4;
 8024456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8024458:	f04f 0901 	mov.w	r9, #1
 802445c:	1f0d      	subs	r5, r1, #4
					sum = __SMLAD(ker_a2, in_b2, sum);

					col_count--;
				}

				col_count = num_col_flash / 4;
 802445e:	ea4f 019a 	mov.w	r1, sl, lsr #2
				uint16_t col_count = num_col_sram / 4;
 8024462:	089b      	lsrs	r3, r3, #2
 8024464:	4692      	mov	sl, r2
				col_count = num_col_flash / 4;
 8024466:	910b      	str	r1, [sp, #44]	; 0x2c
 8024468:	1e4a      	subs	r2, r1, #1
				}
				if (sum > out_activation_max){
					sum = out_activation_max;
					mask_value = 0;
				}
				*out++ = (q7_t) sum;
 802446a:	9928      	ldr	r1, [sp, #160]	; 0xa0
		int bit_starting_idx = 0;
 802446c:	f04f 0c00 	mov.w	ip, #0
				uint16_t col_count = num_col_sram / 4;
 8024470:	930a      	str	r3, [sp, #40]	; 0x28
 8024472:	3b01      	subs	r3, #1
				*out++ = (q7_t) sum;
 8024474:	b249      	sxtb	r1, r1
 8024476:	f8dd b090 	ldr.w	fp, [sp, #144]	; 0x90
 802447a:	b29b      	uxth	r3, r3
 802447c:	910f      	str	r1, [sp, #60]	; 0x3c
 802447e:	b292      	uxth	r2, r2
 8024480:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8024482:	444b      	add	r3, r9
 8024484:	444a      	add	r2, r9
 8024486:	b249      	sxtb	r1, r1
 8024488:	9110      	str	r1, [sp, #64]	; 0x40
 802448a:	0099      	lsls	r1, r3, #2
 802448c:	910c      	str	r1, [sp, #48]	; 0x30
 802448e:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8024490:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8024494:	930e      	str	r3, [sp, #56]	; 0x38
 8024496:	0093      	lsls	r3, r2, #2
 8024498:	930d      	str	r3, [sp, #52]	; 0x34
				while (col_count) {
 802449a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
				q31_t sum = bias[i_ch_out];
 802449c:	f855 3f04 	ldr.w	r3, [r5, #4]!
				while (col_count) {
 80244a0:	2a00      	cmp	r2, #0
 80244a2:	f000 817a 	beq.w	802479a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4ee>
 80244a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
				const q15_t *ip_as_col = runtime_buf;
 80244a8:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
 80244aa:	eb06 0802 	add.w	r8, r6, r2
 80244ae:	f856 2b04 	ldr.w	r2, [r6], #4
    memcpy(&val, *in_q15, 4);
 80244b2:	f8d4 e000 	ldr.w	lr, [r4]
  return (op1 >> op2) | (op1 << (32U - op2));
 80244b6:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80244ba:	fa2f f282 	sxtb16	r2, r2
 80244be:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80244c2:	fb22 330e 	smlad	r3, r2, lr, r3
 80244c6:	6862      	ldr	r2, [r4, #4]
 80244c8:	3408      	adds	r4, #8
 80244ca:	fb21 3302 	smlad	r3, r1, r2, r3
				while (col_count) {
 80244ce:	4546      	cmp	r6, r8
 80244d0:	d1ed      	bne.n	80244ae <convolve_1x1_s8_fpreq_bitmask_partialCH+0x202>
    *in_q15 += 2;
 80244d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
				while (col_count) {
 80244d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80244d6:	b1a2      	cbz	r2, 8024502 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x256>
 80244d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80244da:	eb07 0802 	add.w	r8, r7, r2
    memcpy(&val, *in_q7, 4);
 80244de:	f857 2b04 	ldr.w	r2, [r7], #4
    memcpy(&val, *in_q15, 4);
 80244e2:	f8d4 e000 	ldr.w	lr, [r4]
  return (op1 >> op2) | (op1 << (32U - op2));
 80244e6:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80244ea:	fa2f f282 	sxtb16	r2, r2
 80244ee:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80244f2:	fb22 330e 	smlad	r3, r2, lr, r3
 80244f6:	6862      	ldr	r2, [r4, #4]
 80244f8:	3408      	adds	r4, #8
 80244fa:	fb21 3302 	smlad	r3, r1, r2, r3
 80244fe:	4547      	cmp	r7, r8
 8024500:	d1ed      	bne.n	80244de <convolve_1x1_s8_fpreq_bitmask_partialCH+0x232>
				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 8024502:	ee07 3a90 	vmov	s15, r3
 8024506:	fa09 f30c 	lsl.w	r3, r9, ip
				sum += out_offset;
 802450a:	9925      	ldr	r1, [sp, #148]	; 0x94
 802450c:	3001      	adds	r0, #1
				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 802450e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024512:	ecfb 7a01 	vldmia	fp!, {s15}
 8024516:	b2da      	uxtb	r2, r3
 8024518:	ee67 7a27 	vmul.f32	s15, s14, s15
 802451c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024520:	ee17 3a90 	vmov	r3, s15
				sum += out_offset;
 8024524:	440b      	add	r3, r1
				if (sum < out_activation_min){
 8024526:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8024528:	4299      	cmp	r1, r3
 802452a:	f300 8138 	bgt.w	802479e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4f2>
				if (sum > out_activation_max){
 802452e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8024530:	4299      	cmp	r1, r3
 8024532:	f2c0 8114 	blt.w	802475e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4b2>
				*out++ = (q7_t) sum;
 8024536:	f800 3c01 	strb.w	r3, [r0, #-1]
				if (mask_value == 1)
					BIT_SET(*mask, bit_starting_idx);
				else
					BIT_CLEAR(*mask, bit_starting_idx);

				bit_starting_idx += 1;
 802453a:	f10c 0c01 	add.w	ip, ip, #1
					BIT_SET(*mask, bit_starting_idx);
 802453e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
				if(bit_starting_idx == 8){
 8024540:	f1bc 0f08 	cmp.w	ip, #8
					BIT_SET(*mask, bit_starting_idx);
 8024544:	781b      	ldrb	r3, [r3, #0]
 8024546:	ea43 0302 	orr.w	r3, r3, r2
 802454a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 802454c:	7013      	strb	r3, [r2, #0]
				if(bit_starting_idx == 8){
 802454e:	f000 8115 	beq.w	802477c <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4d0>
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024552:	4582      	cmp	sl, r0
 8024554:	d1a1      	bne.n	802449a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1ee>
			}
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 8024556:	2000      	movs	r0, #0
}
 8024558:	b017      	add	sp, #92	; 0x5c
 802455a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			while (cnt > 0) {
 802455e:	b337      	cbz	r7, 80245ae <convolve_1x1_s8_fpreq_bitmask_partialCH+0x302>
		q15_t *dst = two_column_buffer;
 8024560:	4652      	mov	r2, sl
			while (cnt > 0) {
 8024562:	46be      	mov	lr, r7
 8024564:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    memcpy(&val, *in_q7, 4);
 8024566:	680b      	ldr	r3, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024568:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 802456c:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024570:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024574:	fa93 f305 	sadd16	r3, r3, r5
 8024578:	fa9c fc05 	sadd16	ip, ip, r5
 802457c:	f8c2 c000 	str.w	ip, [r2]
 8024580:	3108      	adds	r1, #8
 8024582:	6053      	str	r3, [r2, #4]
 8024584:	f851 3c04 	ldr.w	r3, [r1, #-4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024588:	fa2f fc83 	sxtb16	ip, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 802458c:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024590:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024594:	fa93 f305 	sadd16	r3, r3, r5
 8024598:	fa9c fc05 	sadd16	ip, ip, r5
 802459c:	f1be 0e01 	subs.w	lr, lr, #1
 80245a0:	f8c2 c008 	str.w	ip, [r2, #8]
 80245a4:	60d3      	str	r3, [r2, #12]
 80245a6:	f102 0210 	add.w	r2, r2, #16
 80245aa:	d1dc      	bne.n	8024566 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2ba>
 80245ac:	940a      	str	r4, [sp, #40]	; 0x28
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH(kernel_sram, kernel_flash, first_k_channel,
 80245ae:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80245b0:	4653      	mov	r3, sl
 80245b2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80245b4:	9404      	str	r4, [sp, #16]
 80245b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80245b8:	9007      	str	r0, [sp, #28]
 80245ba:	9403      	str	r4, [sp, #12]
 80245bc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80245be:	980e      	ldr	r0, [sp, #56]	; 0x38
 80245c0:	9402      	str	r4, [sp, #8]
 80245c2:	9c24      	ldr	r4, [sp, #144]	; 0x90
 80245c4:	9106      	str	r1, [sp, #24]
 80245c6:	4659      	mov	r1, fp
 80245c8:	9401      	str	r4, [sp, #4]
 80245ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80245cc:	9005      	str	r0, [sp, #20]
 80245ce:	9608      	str	r6, [sp, #32]
 80245d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80245d2:	9820      	ldr	r0, [sp, #128]	; 0x80
 80245d4:	9400      	str	r4, [sp, #0]
 80245d6:	f001 fc19 	bl	8025e0c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH>
 80245da:	e6f9      	b.n	80243d0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x124>
		return PARAM_NO_SUPPORT;
 80245dc:	2001      	movs	r0, #1
}
 80245de:	b017      	add	sp, #92	; 0x5c
 80245e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			while (cnt > 0) {
 80245e4:	f1bb 0f00 	cmp.w	fp, #0
 80245e8:	d01f      	beq.n	802462a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x37e>
 80245ea:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80245ec:	3304      	adds	r3, #4
 80245ee:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80245f0:	b292      	uxth	r2, r2
 80245f2:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80245f4:	3108      	adds	r1, #8
				dst[0] = src[0] + input_offset;
 80245f6:	f913 4c04 	ldrsb.w	r4, [r3, #-4]
			while (cnt > 0) {
 80245fa:	3d01      	subs	r5, #1
 80245fc:	f103 0304 	add.w	r3, r3, #4
 8024600:	f101 0108 	add.w	r1, r1, #8
				dst[0] = src[0] + input_offset;
 8024604:	4414      	add	r4, r2
 8024606:	f821 4c10 	strh.w	r4, [r1, #-16]
				dst[1] = src[1] + input_offset;
 802460a:	f913 4c07 	ldrsb.w	r4, [r3, #-7]
 802460e:	4414      	add	r4, r2
 8024610:	f821 4c0e 	strh.w	r4, [r1, #-14]
				dst[2] = src[2] + input_offset;
 8024614:	f913 4c06 	ldrsb.w	r4, [r3, #-6]
 8024618:	4414      	add	r4, r2
 802461a:	f821 4c0c 	strh.w	r4, [r1, #-12]
				dst[3] = src[3] + input_offset;
 802461e:	f913 4c05 	ldrsb.w	r4, [r3, #-5]
 8024622:	4414      	add	r4, r2
 8024624:	f821 4c0a 	strh.w	r4, [r1, #-10]
			while (cnt > 0) {
 8024628:	d1e5      	bne.n	80245f6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x34a>
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 802462a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802462c:	2a00      	cmp	r2, #0
 802462e:	d092      	beq.n	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
				uint16_t col_count = num_col_sram / 2;
 8024630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8024632:	4402      	add	r2, r0
 8024634:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8024636:	085b      	lsrs	r3, r3, #1
 8024638:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
 802463a:	f1a1 0904 	sub.w	r9, r1, #4
				col_count = num_col_flash / 2;
 802463e:	ea4f 015a 	mov.w	r1, sl, lsr #1
				uint16_t col_count = num_col_sram / 2;
 8024642:	930b      	str	r3, [sp, #44]	; 0x2c
 8024644:	3b01      	subs	r3, #1
 8024646:	920c      	str	r2, [sp, #48]	; 0x30
 8024648:	1e4a      	subs	r2, r1, #1
 802464a:	b29b      	uxth	r3, r3
 802464c:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
 802464e:	b292      	uxth	r2, r2
 8024650:	f8dd b090 	ldr.w	fp, [sp, #144]	; 0x90
 8024654:	eb04 0883 	add.w	r8, r4, r3, lsl #2
 8024658:	3301      	adds	r3, #1
 802465a:	0094      	lsls	r4, r2, #2
 802465c:	3201      	adds	r2, #1
 802465e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
		int bit_starting_idx = 0;
 8024662:	f04f 0a00 	mov.w	sl, #0
 8024666:	005b      	lsls	r3, r3, #1
 8024668:	f108 0808 	add.w	r8, r8, #8
 802466c:	950f      	str	r5, [sp, #60]	; 0x3c
 802466e:	930d      	str	r3, [sp, #52]	; 0x34
 8024670:	f104 0308 	add.w	r3, r4, #8
 8024674:	9310      	str	r3, [sp, #64]	; 0x40
 8024676:	0053      	lsls	r3, r2, #1
 8024678:	930e      	str	r3, [sp, #56]	; 0x38
				*out++ = (q7_t) sum;
 802467a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802467c:	b25b      	sxtb	r3, r3
 802467e:	9311      	str	r3, [sp, #68]	; 0x44
 8024680:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8024682:	b25b      	sxtb	r3, r3
 8024684:	9312      	str	r3, [sp, #72]	; 0x48
				while (col_count) {
 8024686:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
				q31_t sum = bias[i_ch_out];
 8024688:	f859 3f04 	ldr.w	r3, [r9, #4]!
				while (col_count) {
 802468c:	2a00      	cmp	r2, #0
 802468e:	d063      	beq.n	8024758 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4ac>
 8024690:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8024692:	1cb5      	adds	r5, r6, #2
 8024694:	1d14      	adds	r4, r2, #4
					sum += ip_as_col[0] * ker_sram[0];
 8024696:	f915 cc02 	ldrsb.w	ip, [r5, #-2]
 802469a:	3404      	adds	r4, #4
 802469c:	f834 ec08 	ldrh.w	lr, [r4, #-8]
 80246a0:	3502      	adds	r5, #2
					sum += ip_as_col[1] * ker_sram[1];
 80246a2:	f915 2c03 	ldrsb.w	r2, [r5, #-3]
					sum += ip_as_col[0] * ker_sram[0];
 80246a6:	fb1e 330c 	smlabb	r3, lr, ip, r3
					sum += ip_as_col[1] * ker_sram[1];
 80246aa:	f834 cc06 	ldrh.w	ip, [r4, #-6]
				while (col_count) {
 80246ae:	45a0      	cmp	r8, r4
					sum += ip_as_col[1] * ker_sram[1];
 80246b0:	fb1c 3302 	smlabb	r3, ip, r2, r3
				while (col_count) {
 80246b4:	d1ef      	bne.n	8024696 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3ea>
 80246b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
					ip_as_col += 2;
 80246b8:	f8dd e03c 	ldr.w	lr, [sp, #60]	; 0x3c
 80246bc:	4416      	add	r6, r2
				while (col_count) {
 80246be:	b1d1      	cbz	r1, 80246f6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x44a>
 80246c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80246c2:	f10e 0404 	add.w	r4, lr, #4
 80246c6:	1cbd      	adds	r5, r7, #2
 80246c8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80246cc:	4496      	add	lr, r2
					sum += ip_as_col[0] * ker_flash[0];
 80246ce:	f834 2c04 	ldrh.w	r2, [r4, #-4]
 80246d2:	3404      	adds	r4, #4
 80246d4:	f915 ac02 	ldrsb.w	sl, [r5, #-2]
 80246d8:	3502      	adds	r5, #2
					sum += ip_as_col[1] * ker_flash[1];
 80246da:	f915 cc03 	ldrsb.w	ip, [r5, #-3]
					sum += ip_as_col[0] * ker_flash[0];
 80246de:	fb12 330a 	smlabb	r3, r2, sl, r3
					sum += ip_as_col[1] * ker_flash[1];
 80246e2:	f834 2c06 	ldrh.w	r2, [r4, #-6]
				while (col_count) {
 80246e6:	45a6      	cmp	lr, r4
					sum += ip_as_col[1] * ker_flash[1];
 80246e8:	fb12 330c 	smlabb	r3, r2, ip, r3
				while (col_count) {
 80246ec:	d1ef      	bne.n	80246ce <convolve_1x1_s8_fpreq_bitmask_partialCH+0x422>
 80246ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80246f0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80246f4:	4417      	add	r7, r2
				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 80246f6:	ee07 3a90 	vmov	s15, r3
 80246fa:	2301      	movs	r3, #1
				sum += out_offset;
 80246fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80246fe:	3001      	adds	r0, #1
				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 8024700:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024704:	ecfb 7a01 	vldmia	fp!, {s15}
 8024708:	fa03 f30a 	lsl.w	r3, r3, sl
 802470c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8024710:	b2da      	uxtb	r2, r3
 8024712:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024716:	ee17 3a90 	vmov	r3, s15
				sum += out_offset;
 802471a:	4423      	add	r3, r4
				if (sum < out_activation_min){
 802471c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802471e:	42a3      	cmp	r3, r4
 8024720:	da45      	bge.n	80247ae <convolve_1x1_s8_fpreq_bitmask_partialCH+0x502>
				if (sum > out_activation_max){
 8024722:	4623      	mov	r3, r4
 8024724:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8024726:	42a3      	cmp	r3, r4
 8024728:	dc3f      	bgt.n	80247aa <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4fe>
				*out++ = (q7_t) sum;
 802472a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802472c:	f800 3c01 	strb.w	r3, [r0, #-1]
				bit_starting_idx += 1;
 8024730:	f10a 0a01 	add.w	sl, sl, #1
					BIT_CLEAR(*mask, bit_starting_idx);
 8024734:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
				if(bit_starting_idx == 8){
 8024736:	f1ba 0f08 	cmp.w	sl, #8
					BIT_CLEAR(*mask, bit_starting_idx);
 802473a:	781b      	ldrb	r3, [r3, #0]
 802473c:	ea23 0302 	bic.w	r3, r3, r2
 8024740:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8024742:	7013      	strb	r3, [r2, #0]
				if(bit_starting_idx == 8){
 8024744:	d043      	beq.n	80247ce <convolve_1x1_s8_fpreq_bitmask_partialCH+0x522>
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024746:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8024748:	4283      	cmp	r3, r0
 802474a:	f43f af04 	beq.w	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
				while (col_count) {
 802474e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
				q31_t sum = bias[i_ch_out];
 8024750:	f859 3f04 	ldr.w	r3, [r9, #4]!
				while (col_count) {
 8024754:	2a00      	cmp	r2, #0
 8024756:	d19b      	bne.n	8024690 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3e4>
				const q15_t *ip_as_col = runtime_buf;
 8024758:	f8dd e0b8 	ldr.w	lr, [sp, #184]	; 0xb8
 802475c:	e7af      	b.n	80246be <convolve_1x1_s8_fpreq_bitmask_partialCH+0x412>
				*out++ = (q7_t) sum;
 802475e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8024760:	f800 3c01 	strb.w	r3, [r0, #-1]
				bit_starting_idx += 1;
 8024764:	f10c 0c01 	add.w	ip, ip, #1
					BIT_CLEAR(*mask, bit_starting_idx);
 8024768:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
				if(bit_starting_idx == 8){
 802476a:	f1bc 0f08 	cmp.w	ip, #8
					BIT_CLEAR(*mask, bit_starting_idx);
 802476e:	781b      	ldrb	r3, [r3, #0]
 8024770:	ea23 0302 	bic.w	r3, r3, r2
 8024774:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8024776:	7013      	strb	r3, [r2, #0]
				if(bit_starting_idx == 8){
 8024778:	f47f aeeb 	bne.w	8024552 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2a6>
					mask++;
 802477c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 802477e:	4582      	cmp	sl, r0
					mask++;
 8024780:	f103 0301 	add.w	r3, r3, #1
 8024784:	932a      	str	r3, [sp, #168]	; 0xa8
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 8024786:	f43f aee6 	beq.w	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
				while (col_count) {
 802478a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
					bit_starting_idx = 0;
 802478c:	f04f 0c00 	mov.w	ip, #0
				q31_t sum = bias[i_ch_out];
 8024790:	f855 3f04 	ldr.w	r3, [r5, #4]!
				while (col_count) {
 8024794:	2a00      	cmp	r2, #0
 8024796:	f47f ae86 	bne.w	80244a6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1fa>
				const q15_t *ip_as_col = runtime_buf;
 802479a:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
 802479c:	e69a      	b.n	80244d4 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x228>
 802479e:	460b      	mov	r3, r1
				if (sum > out_activation_max){
 80247a0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80247a2:	428b      	cmp	r3, r1
 80247a4:	dcdb      	bgt.n	802475e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4b2>
				*out++ = (q7_t) sum;
 80247a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80247a8:	e7da      	b.n	8024760 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4b4>
				*out++ = (q7_t) sum;
 80247aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80247ac:	e7be      	b.n	802472c <convolve_1x1_s8_fpreq_bitmask_partialCH+0x480>
				if (sum > out_activation_max){
 80247ae:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80247b0:	42a3      	cmp	r3, r4
 80247b2:	dcfa      	bgt.n	80247aa <convolve_1x1_s8_fpreq_bitmask_partialCH+0x4fe>
				*out++ = (q7_t) sum;
 80247b4:	f800 3c01 	strb.w	r3, [r0, #-1]
				bit_starting_idx += 1;
 80247b8:	f10a 0a01 	add.w	sl, sl, #1
					BIT_SET(*mask, bit_starting_idx);
 80247bc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
				if(bit_starting_idx == 8){
 80247be:	f1ba 0f08 	cmp.w	sl, #8
					BIT_SET(*mask, bit_starting_idx);
 80247c2:	781b      	ldrb	r3, [r3, #0]
 80247c4:	ea43 0302 	orr.w	r3, r3, r2
 80247c8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80247ca:	7013      	strb	r3, [r2, #0]
				if(bit_starting_idx == 8){
 80247cc:	d1bb      	bne.n	8024746 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x49a>
					mask++;
 80247ce:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80247d0:	3301      	adds	r3, #1
 80247d2:	932a      	str	r3, [sp, #168]	; 0xa8
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 80247d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80247d6:	4283      	cmp	r3, r0
 80247d8:	f43f aebd 	beq.w	8024556 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2aa>
					bit_starting_idx = 0;
 80247dc:	f04f 0a00 	mov.w	sl, #0
 80247e0:	e751      	b.n	8024686 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3da>
 80247e2:	bf00      	nop

080247e4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>:
		const float *scales, const int32_t output_offset,
		const int32_t input_offset, const int32_t output_activation_min,
		const int32_t output_activation_max, q7_t *output,
		const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf, q15_t *kbuf,
		q7_t pad_value) {
 80247e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80247e8:	b09b      	sub	sp, #108	; 0x6c
 80247ea:	468c      	mov	ip, r1
 80247ec:	461f      	mov	r7, r3
 80247ee:	4686      	mov	lr, r0
	q15_t *two_column_buf = runtime_buf;
	q7_t *out = output;

	q15_t pad16 = pad_value;
	const int16_t inoff16 = input_offset;
	q15_t pad_out = pad16 + inoff16;
 80247f0:	9928      	ldr	r1, [sp, #160]	; 0xa0
		q7_t pad_value) {
 80247f2:	f99d 20c4 	ldrsb.w	r2, [sp, #196]	; 0xc4
	q15_t pad_out = pad16 + inoff16;
 80247f6:	fa1f fa81 	uxth.w	sl, r1
	q31_t pad_out_q15x2 = __PKHBT(pad_out, pad_out, 16);
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 80247fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
		q7_t pad_value) {
 80247fc:	f8bd 10b8 	ldrh.w	r1, [sp, #184]	; 0xb8
	q15_t pad_out = pad16 + inoff16;
 8024800:	4452      	add	r2, sl
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8024802:	b21c      	sxth	r4, r3
		q7_t pad_value) {
 8024804:	9115      	str	r1, [sp, #84]	; 0x54
	q15_t pad_out = pad16 + inoff16;
 8024806:	fa0f f882 	sxth.w	r8, r2
		q7_t pad_value) {
 802480a:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
	q31_t pad_out_q15x2 = __PKHBT(pad_out, pad_out, 16);
 802480e:	eac8 4308 	pkhbt	r3, r8, r8, lsl #16
 8024812:	469b      	mov	fp, r3
		q7_t pad_value) {
 8024814:	f8bd 30b0 	ldrh.w	r3, [sp, #176]	; 0xb0
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 8024818:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16
		q7_t pad_value) {
 802481c:	9309      	str	r3, [sp, #36]	; 0x24
 802481e:	f8bd 30b4 	ldrh.w	r3, [sp, #180]	; 0xb4
 8024822:	9314      	str	r3, [sp, #80]	; 0x50

	const q7_t *ip_a0 = kernel;

	for (int i = 0; i < output_ch; i += 2) {
 8024824:	2900      	cmp	r1, #0
 8024826:	f000 80bc 	beq.w	80249a2 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x1be>
 802482a:	3901      	subs	r1, #1
 802482c:	2036      	movs	r0, #54	; 0x36
 802482e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
	const q7_t *ip_a0 = kernel;
 8024830:	464a      	mov	r2, r9
 8024832:	0849      	lsrs	r1, r1, #1
 8024834:	fb01 0000 	mla	r0, r1, r0, r0
 8024838:	eb09 0500 	add.w	r5, r9, r0
 802483c:	6811      	ldr	r1, [r2, #0]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 802483e:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024842:	fa2f f181 	sxtb16	r1, r1
    q31_t inA = arm_nn_read_q7x4_ia(&source);
    q31_t inAbuf1 = __SXTB16_RORn((uint32_t)inA, 8);
    q31_t inAbuf2 = __SXTB16(inA);

#ifndef ARM_MATH_BIG_ENDIAN
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024846:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802484a:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 802484e:	e9c3 1600 	strd	r1, r6, [r3]
    memcpy(&val, *in_q7, 4);
 8024852:	f8d2 101b 	ldr.w	r1, [r2, #27]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024856:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802485a:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 802485e:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024862:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024866:	f8c3 603a 	str.w	r6, [r3, #58]	; 0x3a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802486a:	f8c3 1036 	str.w	r1, [r3, #54]	; 0x36
    memcpy(&val, *in_q7, 4);
 802486e:	6851      	ldr	r1, [r2, #4]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024870:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024874:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024878:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802487c:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 8024880:	e9c3 1602 	strd	r1, r6, [r3, #8]
    memcpy(&val, *in_q7, 4);
 8024884:	f8d2 101f 	ldr.w	r1, [r2, #31]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024888:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802488c:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024890:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024894:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024898:	f8c3 6042 	str.w	r6, [r3, #66]	; 0x42
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802489c:	f8c3 103e 	str.w	r1, [r3, #62]	; 0x3e
    memcpy(&val, *in_q7, 4);
 80248a0:	6891      	ldr	r1, [r2, #8]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 80248a2:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80248a6:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248aa:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80248ae:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 80248b2:	e9c3 1604 	strd	r1, r6, [r3, #16]
    memcpy(&val, *in_q7, 4);
 80248b6:	f8d2 1023 	ldr.w	r1, [r2, #35]	; 0x23
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 80248ba:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80248be:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248c2:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80248c6:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248ca:	f8c3 604a 	str.w	r6, [r3, #74]	; 0x4a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80248ce:	f8c3 1046 	str.w	r1, [r3, #70]	; 0x46
    memcpy(&val, *in_q7, 4);
 80248d2:	68d1      	ldr	r1, [r2, #12]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 80248d4:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80248d8:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248dc:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80248e0:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 80248e4:	e9c3 1606 	strd	r1, r6, [r3, #24]
    memcpy(&val, *in_q7, 4);
 80248e8:	f8d2 1027 	ldr.w	r1, [r2, #39]	; 0x27
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 80248ec:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80248f0:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248f4:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80248f8:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80248fc:	f8c3 6052 	str.w	r6, [r3, #82]	; 0x52
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024900:	f8c3 104e 	str.w	r1, [r3, #78]	; 0x4e
    memcpy(&val, *in_q7, 4);
 8024904:	6911      	ldr	r1, [r2, #16]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024906:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802490a:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 802490e:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024912:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 8024916:	e9c3 1608 	strd	r1, r6, [r3, #32]
    memcpy(&val, *in_q7, 4);
 802491a:	f8d2 102b 	ldr.w	r1, [r2, #43]	; 0x2b
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 802491e:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024922:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024926:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802492a:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 802492e:	f8c3 605a 	str.w	r6, [r3, #90]	; 0x5a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024932:	f8c3 1056 	str.w	r1, [r3, #86]	; 0x56
    memcpy(&val, *in_q7, 4);
 8024936:	6951      	ldr	r1, [r2, #20]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024938:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802493c:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024940:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024944:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 8024948:	e9c3 160a 	strd	r1, r6, [r3, #40]	; 0x28
    memcpy(&val, *in_q7, 4);
 802494c:	f8d2 102f 	ldr.w	r1, [r2, #47]	; 0x2f
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024950:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024954:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024958:	eac0 4621 	pkhtb	r6, r0, r1, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 802495c:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024960:	f8c3 6062 	str.w	r6, [r3, #98]	; 0x62
 8024964:	3236      	adds	r2, #54	; 0x36
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024966:	f8c3 105e 	str.w	r1, [r3, #94]	; 0x5e
 802496a:	336c      	adds	r3, #108	; 0x6c
		dst1_31 += 2;
		dst2_31 += 2;
		//25, 26, 27
		dst1 = dst1_31;
		dst2 = dst2_31;
		dst1[0] = *ip_a0++;
 802496c:	f912 1c1e 	ldrsb.w	r1, [r2, #-30]
 8024970:	f823 1c3c 	strh.w	r1, [r3, #-60]
		dst1[1] = *ip_a0++;
 8024974:	f912 1c1d 	ldrsb.w	r1, [r2, #-29]
 8024978:	f823 1c3a 	strh.w	r1, [r3, #-58]
		dst1[2] = *ip_a0++;
 802497c:	f912 1c1c 	ldrsb.w	r1, [r2, #-28]
 8024980:	f823 1c38 	strh.w	r1, [r3, #-56]
		dst2[0] = *ip_a1++;
 8024984:	f912 1c03 	ldrsb.w	r1, [r2, #-3]
 8024988:	f823 1c06 	strh.w	r1, [r3, #-6]
		dst2[1] = *ip_a1++;
 802498c:	f912 1c02 	ldrsb.w	r1, [r2, #-2]
 8024990:	f823 1c04 	strh.w	r1, [r3, #-4]
		dst2[2] = *ip_a1++;
 8024994:	f912 1c01 	ldrsb.w	r1, [r2, #-1]
	for (int i = 0; i < output_ch; i += 2) {
 8024998:	42aa      	cmp	r2, r5
		dst2[2] = *ip_a1++;
 802499a:	f823 1c02 	strh.w	r1, [r3, #-2]
	for (int i = 0; i < output_ch; i += 2) {
 802499e:	f47f af4d 	bne.w	802483c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x58>

		/* skip row */
		ip_a0 += 27;
	}

	for (i_out_y = 0; i_out_y < output_y; i_out_y++) {
 80249a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80249a4:	2b00      	cmp	r3, #0
 80249a6:	f000 8152 	beq.w	8024c4e <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x46a>
 80249aa:	4639      	mov	r1, r7

			two_column_buf += 27;
			/* Computation is filed for every 2 columns */
			if (two_column_buf == runtime_buf + 2 * 27) {

				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 80249ac:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80249b0:	970d      	str	r7, [sp, #52]	; 0x34
			int input_row_offset = 3 * input_x;
 80249b2:	eb0c 074c 	add.w	r7, ip, ip, lsl #1
				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 80249b6:	00ca      	lsls	r2, r1, #3
 80249b8:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 80249ba:	900f      	str	r0, [sp, #60]	; 0x3c
					src3 = src2 + input_row_offset;
 80249bc:	4670      	mov	r0, lr
				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 80249be:	9219      	str	r2, [sp, #100]	; 0x64
 80249c0:	440a      	add	r2, r1
					src3 = src2 + input_row_offset;
 80249c2:	4438      	add	r0, r7
 80249c4:	465e      	mov	r6, fp
				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 80249c6:	9216      	str	r2, [sp, #88]	; 0x58
 80249c8:	461a      	mov	r2, r3
					src3 = src2 + input_row_offset;
 80249ca:	9018      	str	r0, [sp, #96]	; 0x60
	for (i_out_y = 0; i_out_y < output_y; i_out_y++) {
 80249cc:	2000      	movs	r0, #0
 80249ce:	326c      	adds	r2, #108	; 0x6c
 80249d0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 80249d4:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
 80249d8:	9010      	str	r0, [sp, #64]	; 0x40
 80249da:	920a      	str	r2, [sp, #40]	; 0x28
 80249dc:	f8cd 9090 	str.w	r9, [sp, #144]	; 0x90
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 80249e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80249e2:	2a00      	cmp	r2, #0
 80249e4:	f000 80b2 	beq.w	8024b4c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x368>
			const int16_t base_idx_y = (i_out_y * 2) - 1;
 80249e8:	f9bd 903c 	ldrsh.w	r9, [sp, #60]	; 0x3c
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 80249ec:	2500      	movs	r5, #0
					src = input + (base_idx_y * input_x) * input_ch;
 80249ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80249f0:	970b      	str	r7, [sp, #44]	; 0x2c
 80249f2:	fb02 f209 	mul.w	r2, r2, r9
 80249f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80249fa:	920e      	str	r2, [sp, #56]	; 0x38
 80249fc:	fb01 0202 	mla	r2, r1, r2, r0
 8024a00:	9211      	str	r2, [sp, #68]	; 0x44
					src2 = src + input_row_offset;
 8024a02:	443a      	add	r2, r7
 8024a04:	9212      	str	r2, [sp, #72]	; 0x48
					src3 = src2 + input_row_offset;
 8024a06:	443a      	add	r2, r7
 8024a08:	9213      	str	r2, [sp, #76]	; 0x4c
 8024a0a:	b2ad      	uxth	r5, r5
			if (base_idx_y != -1) {
 8024a0c:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8024a10:	ea4f 0245 	mov.w	r2, r5, lsl #1
 8024a14:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8024a18:	b212      	sxth	r2, r2
 8024a1a:	f000 811c 	beq.w	8024c56 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x472>
				if (base_idx_x != -1) { //load all for now and unroll all
 8024a1e:	1c50      	adds	r0, r2, #1
 8024a20:	f000 8155 	beq.w	8024cce <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x4ea>
							+ (base_idx_y * input_x + base_idx_x) * input_ch;
 8024a24:	990e      	ldr	r1, [sp, #56]	; 0x38
 8024a26:	440a      	add	r2, r1
 8024a28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8024a2c:	fb01 0202 	mla	r2, r1, r2, r0
					src2 = src + input_row_offset;
 8024a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
    memcpy(&val, *in_q7, 4);
 8024a32:	f8d2 c000 	ldr.w	ip, [r2]
 8024a36:	1850      	adds	r0, r2, r1
 8024a38:	fa2f fb8c 	sxtb16	fp, ip
					src3 = src2 + input_row_offset;
 8024a3c:	1841      	adds	r1, r0, r1
  return (op1 >> op2) | (op1 << (32U - op2));
 8024a3e:	ea4f 2c3c 	mov.w	ip, ip, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024a42:	fa2f fc8c 	sxtb16	ip, ip
					q7_q15_offset_ele(src, dst)
 8024a46:	eacc 4e2b 	pkhtb	lr, ip, fp, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024a4a:	fa9e fe04 	sadd16	lr, lr, r4
 8024a4e:	eacb 4c0c 	pkhbt	ip, fp, ip, lsl #16
 8024a52:	fa9c fc04 	sadd16	ip, ip, r4
 8024a56:	f8c3 e004 	str.w	lr, [r3, #4]
 8024a5a:	f8c3 c000 	str.w	ip, [r3]
 8024a5e:	f8d2 c004 	ldr.w	ip, [r2, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024a62:	fa2f fe8c 	sxtb16	lr, ip
  return (op1 >> op2) | (op1 << (32U - op2));
 8024a66:	ea4f 2c3c 	mov.w	ip, ip, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024a6a:	fa2f fc8c 	sxtb16	ip, ip
					q7_q15_offset_ele(src, dst)
 8024a6e:	eacc 4b2e 	pkhtb	fp, ip, lr, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024a72:	fa9b fb04 	sadd16	fp, fp, r4
 8024a76:	eace 4c0c 	pkhbt	ip, lr, ip, lsl #16
 8024a7a:	fa9c fc04 	sadd16	ip, ip, r4
 8024a7e:	f8c3 c008 	str.w	ip, [r3, #8]
 8024a82:	f8c3 b00c 	str.w	fp, [r3, #12]
					*dst++ = *src++ + input_offset;
 8024a86:	f992 2008 	ldrsb.w	r2, [r2, #8]
 8024a8a:	4452      	add	r2, sl
 8024a8c:	821a      	strh	r2, [r3, #16]
 8024a8e:	6802      	ldr	r2, [r0, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024a90:	fa2f fc82 	sxtb16	ip, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024a94:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024a98:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 8024a9c:	eac2 4e2c 	pkhtb	lr, r2, ip, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024aa0:	fa9e fe04 	sadd16	lr, lr, r4
 8024aa4:	eacc 4202 	pkhbt	r2, ip, r2, lsl #16
 8024aa8:	fa92 f204 	sadd16	r2, r2, r4
 8024aac:	f8c3 e016 	str.w	lr, [r3, #22]
 8024ab0:	f8c3 2012 	str.w	r2, [r3, #18]
 8024ab4:	6842      	ldr	r2, [r0, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ab6:	fa2f fc82 	sxtb16	ip, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024aba:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024abe:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 8024ac2:	eac2 4e2c 	pkhtb	lr, r2, ip, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024ac6:	fa9e fe04 	sadd16	lr, lr, r4
 8024aca:	eacc 4202 	pkhbt	r2, ip, r2, lsl #16
 8024ace:	fa92 f204 	sadd16	r2, r2, r4
 8024ad2:	f8c3 201a 	str.w	r2, [r3, #26]
 8024ad6:	f8c3 e01e 	str.w	lr, [r3, #30]
					*dst2++ = *src2++ + input_offset;
 8024ada:	f990 2008 	ldrsb.w	r2, [r0, #8]
					*dst2++ = *src2++ + input_offset;
 8024ade:	4452      	add	r2, sl
 8024ae0:	845a      	strh	r2, [r3, #34]	; 0x22
 8024ae2:	680a      	ldr	r2, [r1, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ae4:	fa2f f082 	sxtb16	r0, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024ae8:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024aec:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 8024af0:	eac2 4c20 	pkhtb	ip, r2, r0, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024af4:	fa9c fc04 	sadd16	ip, ip, r4
 8024af8:	eac0 4202 	pkhbt	r2, r0, r2, lsl #16
 8024afc:	fa92 f204 	sadd16	r2, r2, r4
 8024b00:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
 8024b04:	625a      	str	r2, [r3, #36]	; 0x24
 8024b06:	684a      	ldr	r2, [r1, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024b08:	fa2f f082 	sxtb16	r0, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024b0c:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024b10:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 8024b14:	eac2 4c20 	pkhtb	ip, r2, r0, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024b18:	fa9c fc04 	sadd16	ip, ip, r4
 8024b1c:	eac0 4202 	pkhbt	r2, r0, r2, lsl #16
 8024b20:	fa92 f204 	sadd16	r2, r2, r4
 8024b24:	62da      	str	r2, [r3, #44]	; 0x2c
			two_column_buf += 27;
 8024b26:	3336      	adds	r3, #54	; 0x36
 8024b28:	f843 cc06 	str.w	ip, [r3, #-6]
					*dst3++ = *src3++ + input_offset;
 8024b2c:	f991 2008 	ldrsb.w	r2, [r1, #8]
 8024b30:	4452      	add	r2, sl
 8024b32:	f823 2c02 	strh.w	r2, [r3, #-2]
			if (two_column_buf == runtime_buf + 2 * 27) {
 8024b36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8024b38:	4293      	cmp	r3, r2
 8024b3a:	f000 8133 	beq.w	8024da4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x5c0>
 8024b3e:	3501      	adds	r5, #1
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 8024b40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8024b42:	b22d      	sxth	r5, r5
 8024b44:	4295      	cmp	r5, r2
 8024b46:	f6ff af60 	blt.w	8024a0a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x226>
 8024b4a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8024b4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8024b4e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8024b50:	3202      	adds	r2, #2
 8024b52:	3101      	adds	r1, #1
 8024b54:	b292      	uxth	r2, r2
 8024b56:	b209      	sxth	r1, r1
 8024b58:	920f      	str	r2, [sp, #60]	; 0x3c
	for (i_out_y = 0; i_out_y < output_y; i_out_y++) {
 8024b5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8024b5c:	9110      	str	r1, [sp, #64]	; 0x40
 8024b5e:	4291      	cmp	r1, r2
 8024b60:	f6ff af3e 	blt.w	80249e0 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x1fc>
			}
		}
	}

	/* left-over because odd number of output pixels */
	if (two_column_buf != runtime_buf) {
 8024b64:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8024b66:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
 8024b6a:	4293      	cmp	r3, r2
 8024b6c:	d06f      	beq.n	8024c4e <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x46a>
		const q7_t *ker_a = kernel;
		int i;

		for (i = 0; i < output_ch; i++) {
 8024b6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8024b70:	2b00      	cmp	r3, #0
 8024b72:	d06c      	beq.n	8024c4e <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x46a>

			/* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
			const q15_t *ip_as_col = runtime_buf;

			/* 4 multiply and accumulates are done in one loop. */
			uint16_t col_count = (input_ch * kernel_y * kernel_x) >> 2;
 8024b74:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8024b76:	990d      	ldr	r1, [sp, #52]	; 0x34
 8024b78:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8024b7a:	440a      	add	r2, r1
 8024b7c:	4617      	mov	r7, r2
 8024b7e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8024b80:	f3c7 088f 	ubfx	r8, r7, #2, #16
 8024b84:	f1a2 0c04 	sub.w	ip, r2, #4
 8024b88:	9a2b      	ldr	r2, [sp, #172]	; 0xac
				sum = __SMLAD(ker_a2, ip_b2, sum);

				col_count--;
			}
			/* Handle left over mac */
			col_count = input_ch * kernel_y * kernel_x & 0x3;
 8024b8a:	f007 0703 	and.w	r7, r7, #3
 8024b8e:	f108 3eff 	add.w	lr, r8, #4294967295	; 0xffffffff
 8024b92:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8024b96:	4413      	add	r3, r2
 8024b98:	fa1f fe8e 	uxth.w	lr, lr
 8024b9c:	469b      	mov	fp, r3
 8024b9e:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8024ba0:	f10e 0e01 	add.w	lr, lr, #1
 8024ba4:	ea4f 0a8e 	mov.w	sl, lr, lsl #2
 8024ba8:	eb03 0ece 	add.w	lr, r3, lr, lsl #3
 8024bac:	46f0      	mov	r8, lr
 8024bae:	4696      	mov	lr, r2
			while (col_count) {
 8024bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
			q31_t sum = bias[i];
 8024bb2:	f85c 1f04 	ldr.w	r1, [ip, #4]!
			while (col_count) {
 8024bb6:	2b00      	cmp	r3, #0
 8024bb8:	f000 813e 	beq.w	8024e38 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x654>
 8024bbc:	eb09 050a 	add.w	r5, r9, sl
 8024bc0:	982f      	ldr	r0, [sp, #188]	; 0xbc
 8024bc2:	f859 3b04 	ldr.w	r3, [r9], #4
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 8024bc6:	fa2f f293 	sxtb16	r2, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024bca:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8024bce:	eac2 4423 	pkhtb	r4, r2, r3, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8024bd2:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
    memcpy(&val, *in_q15, 4);
 8024bd6:	6802      	ldr	r2, [r0, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024bd8:	fb23 1102 	smlad	r1, r3, r2, r1
 8024bdc:	6843      	ldr	r3, [r0, #4]
 8024bde:	3008      	adds	r0, #8
 8024be0:	fb24 1103 	smlad	r1, r4, r3, r1
 8024be4:	45a9      	cmp	r9, r5
 8024be6:	d1ec      	bne.n	8024bc2 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x3de>
    *in_q15 += 2;
 8024be8:	4643      	mov	r3, r8
			while (col_count) {
 8024bea:	b1b7      	cbz	r7, 8024c1a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x436>
				q7_t ker_a1 = *ker_a++;
				q15_t ip_b1 = *ip_as_col++;
				sum += ker_a1 * ip_b1;
 8024bec:	f999 2000 	ldrsb.w	r2, [r9]
			while (col_count) {
 8024bf0:	2f01      	cmp	r7, #1
				sum += ker_a1 * ip_b1;
 8024bf2:	8818      	ldrh	r0, [r3, #0]
 8024bf4:	fb10 1102 	smlabb	r1, r0, r2, r1
			while (col_count) {
 8024bf8:	f000 811b 	beq.w	8024e32 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x64e>
				sum += ker_a1 * ip_b1;
 8024bfc:	f999 2001 	ldrsb.w	r2, [r9, #1]
			while (col_count) {
 8024c00:	2f02      	cmp	r7, #2
				sum += ker_a1 * ip_b1;
 8024c02:	8858      	ldrh	r0, [r3, #2]
 8024c04:	fb10 1102 	smlabb	r1, r0, r2, r1
			while (col_count) {
 8024c08:	f000 8118 	beq.w	8024e3c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x658>
				sum += ker_a1 * ip_b1;
 8024c0c:	889a      	ldrh	r2, [r3, #4]
				q7_t ker_a1 = *ker_a++;
 8024c0e:	f109 0903 	add.w	r9, r9, #3
				sum += ker_a1 * ip_b1;
 8024c12:	f919 3c01 	ldrsb.w	r3, [r9, #-1]
 8024c16:	fb12 1103 	smlabb	r1, r2, r3, r1
				col_count--;
			}

			sum = (float) sum * scales[i];
 8024c1a:	ee07 1a90 	vmov	s15, r1
			sum += output_offset;
 8024c1e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
			sum = (float) sum * scales[i];
 8024c20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024c24:	ecf6 7a01 	vldmia	r6!, {s15}
 8024c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8024c2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024c30:	ee17 3a90 	vmov	r3, s15
			sum += output_offset;
 8024c34:	4413      	add	r3, r2
			sum = MAX(sum, output_activation_min);
 8024c36:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8024c38:	4293      	cmp	r3, r2
 8024c3a:	bfb8      	it	lt
 8024c3c:	4613      	movlt	r3, r2
			sum = MIN(sum, output_activation_max);
 8024c3e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8024c40:	4293      	cmp	r3, r2
 8024c42:	bfa8      	it	ge
 8024c44:	4613      	movge	r3, r2
			*out++ = (q7_t) sum;
 8024c46:	f80e 3b01 	strb.w	r3, [lr], #1
		for (i = 0; i < output_ch; i++) {
 8024c4a:	45de      	cmp	lr, fp
 8024c4c:	d1b0      	bne.n	8024bb0 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x3cc>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 8024c4e:	2000      	movs	r0, #0
 8024c50:	b01b      	add	sp, #108	; 0x6c
 8024c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (base_idx_x != -1) {	//load all for now and unroll all
 8024c56:	1c51      	adds	r1, r2, #1
				*dst++ = pad_out;
 8024c58:	f8a3 8000 	strh.w	r8, [r3]
				*dst_31++ = pad_out_q15x2;
 8024c5c:	f8c3 6002 	str.w	r6, [r3, #2]
				*dst_31++ = pad_out_q15x2;
 8024c60:	f8c3 6006 	str.w	r6, [r3, #6]
				*dst_31++ = pad_out_q15x2;
 8024c64:	f8c3 600a 	str.w	r6, [r3, #10]
				*dst_31++ = pad_out_q15x2;
 8024c68:	f8c3 600e 	str.w	r6, [r3, #14]
				if (base_idx_x != -1) {	//load all for now and unroll all
 8024c6c:	f000 80b6 	beq.w	8024ddc <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x5f8>
					src2 = input + (base_idx_x) * input_ch;
 8024c70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8024c74:	fb01 0202 	mla	r2, r1, r2, r0
					src3 = src2 + input_row_offset;
 8024c78:	990b      	ldr	r1, [sp, #44]	; 0x2c
    memcpy(&val, *in_q7, 4);
 8024c7a:	6810      	ldr	r0, [r2, #0]
 8024c7c:	1851      	adds	r1, r2, r1
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024c7e:	fa2f fc80 	sxtb16	ip, r0
  return (op1 >> op2) | (op1 << (32U - op2));
 8024c82:	ea4f 2030 	mov.w	r0, r0, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024c86:	fa2f f080 	sxtb16	r0, r0
					q7_q15_offset_ele(src2, dst2)
 8024c8a:	eac0 4e2c 	pkhtb	lr, r0, ip, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024c8e:	fa9e fe04 	sadd16	lr, lr, r4
 8024c92:	eacc 4000 	pkhbt	r0, ip, r0, lsl #16
 8024c96:	fa90 f004 	sadd16	r0, r0, r4
 8024c9a:	f8c3 e016 	str.w	lr, [r3, #22]
 8024c9e:	f8c3 0012 	str.w	r0, [r3, #18]
 8024ca2:	6850      	ldr	r0, [r2, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ca4:	fa2f fc80 	sxtb16	ip, r0
  return (op1 >> op2) | (op1 << (32U - op2));
 8024ca8:	ea4f 2030 	mov.w	r0, r0, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024cac:	fa2f f080 	sxtb16	r0, r0
					q7_q15_offset_ele(src2, dst2)
 8024cb0:	eac0 4e2c 	pkhtb	lr, r0, ip, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024cb4:	fa9e fe04 	sadd16	lr, lr, r4
 8024cb8:	eacc 4000 	pkhbt	r0, ip, r0, lsl #16
 8024cbc:	fa90 f004 	sadd16	r0, r0, r4
 8024cc0:	f8c3 001a 	str.w	r0, [r3, #26]
 8024cc4:	f8c3 e01e 	str.w	lr, [r3, #30]
					*dst2++ = *src2++ + input_offset;
 8024cc8:	f992 2008 	ldrsb.w	r2, [r2, #8]
 8024ccc:	e707      	b.n	8024ade <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x2fa>
 8024cce:	9f11      	ldr	r7, [sp, #68]	; 0x44
					*dst++ = pad_out;
 8024cd0:	f8a3 8000 	strh.w	r8, [r3]
					*dst++ = pad_out;
 8024cd4:	f8a3 8002 	strh.w	r8, [r3, #2]
					*dst++ = pad_out;
 8024cd8:	f8a3 8004 	strh.w	r8, [r3, #4]
					*dst2++ = pad_out;
 8024cdc:	f8a3 8012 	strh.w	r8, [r3, #18]
					*dst2++ = pad_out;
 8024ce0:	f8a3 8014 	strh.w	r8, [r3, #20]
					*dst2++ = pad_out;
 8024ce4:	f8a3 8016 	strh.w	r8, [r3, #22]
					*dst3++ = pad_out;
 8024ce8:	f8a3 8024 	strh.w	r8, [r3, #36]	; 0x24
					*dst3++ = pad_out;
 8024cec:	f8a3 8026 	strh.w	r8, [r3, #38]	; 0x26
					*dst3++ = pad_out;
 8024cf0:	f8a3 8028 	strh.w	r8, [r3, #40]	; 0x28
 8024cf4:	683a      	ldr	r2, [r7, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024cf6:	fa2f f182 	sxtb16	r1, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024cfa:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024cfe:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src, dst)
 8024d02:	eac2 4021 	pkhtb	r0, r2, r1, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024d06:	fa90 f004 	sadd16	r0, r0, r4
 8024d0a:	eac1 4202 	pkhbt	r2, r1, r2, lsl #16
 8024d0e:	fa92 f204 	sadd16	r2, r2, r4
 8024d12:	f8c3 000a 	str.w	r0, [r3, #10]
 8024d16:	f8c3 2006 	str.w	r2, [r3, #6]
					*dst++ = *src++ + input_offset;
 8024d1a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8024d1e:	4452      	add	r2, sl
 8024d20:	81da      	strh	r2, [r3, #14]
					*dst++ = *src++ + input_offset;
 8024d22:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8024d26:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8024d28:	4452      	add	r2, sl
 8024d2a:	821a      	strh	r2, [r3, #16]
 8024d2c:	683a      	ldr	r2, [r7, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024d2e:	fa2f f182 	sxtb16	r1, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024d32:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024d36:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 8024d3a:	eac2 4021 	pkhtb	r0, r2, r1, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024d3e:	fa90 f004 	sadd16	r0, r0, r4
 8024d42:	eac1 4202 	pkhbt	r2, r1, r2, lsl #16
 8024d46:	fa92 f204 	sadd16	r2, r2, r4
 8024d4a:	619a      	str	r2, [r3, #24]
 8024d4c:	61d8      	str	r0, [r3, #28]
					*dst2++ = *src2++ + input_offset;
 8024d4e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8024d52:	4452      	add	r2, sl
 8024d54:	841a      	strh	r2, [r3, #32]
					*dst2++ = *src2++ + input_offset;
 8024d56:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8024d5a:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8024d5c:	4452      	add	r2, sl
 8024d5e:	845a      	strh	r2, [r3, #34]	; 0x22
 8024d60:	683a      	ldr	r2, [r7, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024d62:	fa2f f182 	sxtb16	r1, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024d66:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024d6a:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 8024d6e:	eac2 4021 	pkhtb	r0, r2, r1, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024d72:	fa90 f004 	sadd16	r0, r0, r4
 8024d76:	eac1 4202 	pkhbt	r2, r1, r2, lsl #16
 8024d7a:	fa92 f204 	sadd16	r2, r2, r4
 8024d7e:	f8c3 202a 	str.w	r2, [r3, #42]	; 0x2a
			two_column_buf += 27;
 8024d82:	3336      	adds	r3, #54	; 0x36
 8024d84:	f843 0c08 	str.w	r0, [r3, #-8]
					*dst3++ = *src3++ + input_offset;
 8024d88:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8024d8c:	4452      	add	r2, sl
 8024d8e:	f823 2c04 	strh.w	r2, [r3, #-4]
					*dst3++ = *src3++ + input_offset;
 8024d92:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8024d96:	4452      	add	r2, sl
 8024d98:	f823 2c02 	strh.w	r2, [r3, #-2]
			if (two_column_buf == runtime_buf + 2 * 27) {
 8024d9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8024d9e:	4293      	cmp	r3, r2
 8024da0:	f47f aecd 	bne.w	8024b3e <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x35a>
				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 8024da4:	9f2a      	ldr	r7, [sp, #168]	; 0xa8
 8024da6:	3501      	adds	r5, #1
 8024da8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8024daa:	9702      	str	r7, [sp, #8]
 8024dac:	b22d      	sxth	r5, r5
 8024dae:	9f29      	ldr	r7, [sp, #164]	; 0xa4
 8024db0:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8024db2:	9925      	ldr	r1, [sp, #148]	; 0x94
 8024db4:	9816      	ldr	r0, [sp, #88]	; 0x58
 8024db6:	9701      	str	r7, [sp, #4]
 8024db8:	9f27      	ldr	r7, [sp, #156]	; 0x9c
 8024dba:	9306      	str	r3, [sp, #24]
 8024dbc:	9205      	str	r2, [sp, #20]
 8024dbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8024dc0:	9104      	str	r1, [sp, #16]
 8024dc2:	9003      	str	r0, [sp, #12]
 8024dc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8024dc6:	992f      	ldr	r1, [sp, #188]	; 0xbc
 8024dc8:	9824      	ldr	r0, [sp, #144]	; 0x90
 8024dca:	9700      	str	r7, [sp, #0]
 8024dcc:	f001 fbb0 	bl	8026530 <mat_mult_kernel3_input3_s8_s16_fpreq>
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 8024dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 8024dd2:	902b      	str	r0, [sp, #172]	; 0xac
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 8024dd4:	429d      	cmp	r5, r3
 8024dd6:	da29      	bge.n	8024e2c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x648>
 8024dd8:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8024dda:	e616      	b.n	8024a0a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x226>
 8024ddc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
					*dst2++ = pad_out;
 8024dde:	f8a3 8012 	strh.w	r8, [r3, #18]
					*dst2++ = pad_out;
 8024de2:	f8a3 8014 	strh.w	r8, [r3, #20]
					*dst2++ = pad_out;
 8024de6:	f8a3 8016 	strh.w	r8, [r3, #22]
					*dst3++ = pad_out;
 8024dea:	f8a3 8024 	strh.w	r8, [r3, #36]	; 0x24
					*dst3++ = pad_out;
 8024dee:	f8a3 8026 	strh.w	r8, [r3, #38]	; 0x26
					*dst3++ = pad_out;
 8024df2:	f8a3 8028 	strh.w	r8, [r3, #40]	; 0x28
 8024df6:	683a      	ldr	r2, [r7, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024df8:	fa2f f182 	sxtb16	r1, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024dfc:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024e00:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 8024e04:	eac2 4021 	pkhtb	r0, r2, r1, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8024e08:	fa90 f004 	sadd16	r0, r0, r4
 8024e0c:	eac1 4202 	pkhbt	r2, r1, r2, lsl #16
 8024e10:	fa92 f204 	sadd16	r2, r2, r4
 8024e14:	619a      	str	r2, [r3, #24]
 8024e16:	61d8      	str	r0, [r3, #28]
					*dst2++ = *src2++ + input_offset;
 8024e18:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8024e1c:	4452      	add	r2, sl
 8024e1e:	841a      	strh	r2, [r3, #32]
					*dst2++ = *src2++ + input_offset;
 8024e20:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8024e24:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8024e26:	4452      	add	r2, sl
 8024e28:	845a      	strh	r2, [r3, #34]	; 0x22
 8024e2a:	e799      	b.n	8024d60 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x57c>
 8024e2c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 8024e2e:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8024e30:	e68c      	b.n	8024b4c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x368>
				q7_t ker_a1 = *ker_a++;
 8024e32:	f109 0901 	add.w	r9, r9, #1
 8024e36:	e6f0      	b.n	8024c1a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x436>
			while (col_count) {
 8024e38:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8024e3a:	e6d6      	b.n	8024bea <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x406>
				q7_t ker_a1 = *ker_a++;
 8024e3c:	f109 0902 	add.w	r9, r9, #2
 8024e40:	e6eb      	b.n	8024c1a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x436>
 8024e42:	bf00      	nop

08024e44 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch48_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 8024e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024e48:	b08d      	sub	sp, #52	; 0x34
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 8024e4a:	0856      	lsrs	r6, r2, #1
		const int32_t *const output_bias, q7_t *out_0) {
 8024e4c:	f9bd 505c 	ldrsh.w	r5, [sp, #92]	; 0x5c
	q7_t *out_1 = out_0 + output_ch;
 8024e50:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
		const int32_t *const output_bias, q7_t *out_0) {
 8024e52:	9505      	str	r5, [sp, #20]
 8024e54:	f8bd 7064 	ldrh.w	r7, [sp, #100]	; 0x64
	q7_t *out_1 = out_0 + output_ch;
 8024e58:	4414      	add	r4, r2
		const int32_t *const output_bias, q7_t *out_0) {
 8024e5a:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	; 0x60
 8024e5e:	920a      	str	r2, [sp, #40]	; 0x28
 8024e60:	9506      	str	r5, [sp, #24]
 8024e62:	9707      	str	r7, [sp, #28]
 8024e64:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	while (row_count) {
 8024e66:	f000 8254 	beq.w	8025312 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq+0x4ce>
 8024e6a:	3308      	adds	r3, #8
 8024e6c:	3402      	adds	r4, #2
 8024e6e:	3e01      	subs	r6, #1
 8024e70:	f105 0210 	add.w	r2, r5, #16
 8024e74:	9302      	str	r3, [sp, #8]
 8024e76:	f105 0308 	add.w	r3, r5, #8
 8024e7a:	9403      	str	r4, [sp, #12]
 8024e7c:	b2b4      	uxth	r4, r6
 8024e7e:	9301      	str	r3, [sp, #4]
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8024e80:	eb01 0e47 	add.w	lr, r1, r7, lsl #1
 8024e84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8024e86:	940b      	str	r4, [sp, #44]	; 0x2c
 8024e88:	3302      	adds	r3, #2
 8024e8a:	9304      	str	r3, [sp, #16]
 8024e8c:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
 8024e90:	9308      	str	r3, [sp, #32]
 8024e92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8024e96:	9309      	str	r3, [sp, #36]	; 0x24
 8024e98:	6805      	ldr	r5, [r0, #0]
 8024e9a:	9b07      	ldr	r3, [sp, #28]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024e9c:	fa2f f885 	sxtb16	r8, r5
 8024ea0:	18c6      	adds	r6, r0, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8024ea2:	ea4f 2535 	mov.w	r5, r5, ror #8

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
		const float scale_0 = scales[0];
 8024ea6:	9b02      	ldr	r3, [sp, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ea8:	fa2f fb85 	sxtb16	fp, r5
		q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);

		//4
		ip_a0 = read_and_pad_reordered(ip_a0, &a01, &a02);

		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8024eac:	9d01      	ldr	r5, [sp, #4]
		const float scale_0 = scales[0];
 8024eae:	ed53 6a02 	vldr	s13, [r3, #-8]
		const float scale_1 = scales[1];
 8024eb2:	ed53 7a01 	vldr	s15, [r3, #-4]
    memcpy(&val, *in_q15, 4);
 8024eb6:	680f      	ldr	r7, [r1, #0]
 8024eb8:	f8de c000 	ldr.w	ip, [lr]
		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8024ebc:	f855 9c08 	ldr.w	r9, [r5, #-8]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024ec0:	fb28 9307 	smlad	r3, r8, r7, r9
    memcpy(&val, *in_q7, 4);
 8024ec4:	6834      	ldr	r4, [r6, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ec6:	fa2f f284 	sxtb16	r2, r4
  return (op1 >> op2) | (op1 << (32U - op2));
 8024eca:	ea4f 2434 	mov.w	r4, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ece:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024ed2:	fb28 980c 	smlad	r8, r8, ip, r9
		ip_a1 = read_and_pad_reordered(ip_a1, &a11, &a12);
		ch_0_out_1 = __SMLAD(a01, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a11, b0, ch_1_out_0);
 8024ed6:	f855 9c04 	ldr.w	r9, [r5, #-4]
 8024eda:	fb22 9707 	smlad	r7, r2, r7, r9
    memcpy(&val, *in_q15, 4);
 8024ede:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8024ee2:	fb22 920c 	smlad	r2, r2, ip, r9
 8024ee6:	f8de c004 	ldr.w	ip, [lr, #4]
 8024eea:	fb2b 330a 	smlad	r3, fp, sl, r3
 8024eee:	fb2b 850c 	smlad	r5, fp, ip, r8
 8024ef2:	fb24 770a 	smlad	r7, r4, sl, r7
 8024ef6:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8024efa:	fb24 240c 	smlad	r4, r4, ip, r2
    memcpy(&val, *in_q7, 4);
 8024efe:	f8d0 9004 	ldr.w	r9, [r0, #4]
    memcpy(&val, *in_q15, 4);
 8024f02:	f8de 8008 	ldr.w	r8, [lr, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 8024f06:	ea4f 2c39 	mov.w	ip, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f0a:	fa2f f989 	sxtb16	r9, r9
 8024f0e:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024f12:	fb29 330a 	smlad	r3, r9, sl, r3
    memcpy(&val, *in_q7, 4);
 8024f16:	6872      	ldr	r2, [r6, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f18:	fa2f fb82 	sxtb16	fp, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8024f1c:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f20:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024f24:	fb29 5508 	smlad	r5, r9, r8, r5
 8024f28:	fb2b 770a 	smlad	r7, fp, sl, r7
    memcpy(&val, *in_q15, 4);
 8024f2c:	f8d1 a00c 	ldr.w	sl, [r1, #12]
 8024f30:	fb2b 4b08 	smlad	fp, fp, r8, r4
 8024f34:	f8de 400c 	ldr.w	r4, [lr, #12]
 8024f38:	fb2c 330a 	smlad	r3, ip, sl, r3
 8024f3c:	fb2c 5904 	smlad	r9, ip, r4, r5
 8024f40:	fb22 770a 	smlad	r7, r2, sl, r7
 8024f44:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8024f48:	fb22 b204 	smlad	r2, r2, r4, fp
    memcpy(&val, *in_q7, 4);
 8024f4c:	6884      	ldr	r4, [r0, #8]
    memcpy(&val, *in_q15, 4);
 8024f4e:	f8de c010 	ldr.w	ip, [lr, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 8024f52:	ea4f 2b34 	mov.w	fp, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f56:	fa2f f484 	sxtb16	r4, r4
 8024f5a:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024f5e:	fb24 330a 	smlad	r3, r4, sl, r3
    memcpy(&val, *in_q7, 4);
 8024f62:	68b5      	ldr	r5, [r6, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f64:	fa2f f885 	sxtb16	r8, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 8024f68:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024f6c:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024f70:	fb24 940c 	smlad	r4, r4, ip, r9
 8024f74:	fb28 770a 	smlad	r7, r8, sl, r7
    memcpy(&val, *in_q15, 4);
 8024f78:	f8d1 a014 	ldr.w	sl, [r1, #20]
 8024f7c:	fb28 220c 	smlad	r2, r8, ip, r2
 8024f80:	f8de 9014 	ldr.w	r9, [lr, #20]
 8024f84:	fb2b 330a 	smlad	r3, fp, sl, r3
 8024f88:	fb2b 4c09 	smlad	ip, fp, r9, r4
 8024f8c:	fb25 7a0a 	smlad	sl, r5, sl, r7
 8024f90:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8024f94:	fb25 2509 	smlad	r5, r5, r9, r2
    memcpy(&val, *in_q7, 4);
 8024f98:	68c4      	ldr	r4, [r0, #12]
    memcpy(&val, *in_q15, 4);
 8024f9a:	f8de b018 	ldr.w	fp, [lr, #24]
  return (op1 >> op2) | (op1 << (32U - op2));
 8024f9e:	ea4f 2934 	mov.w	r9, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024fa2:	fa2f f484 	sxtb16	r4, r4
 8024fa6:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024faa:	fb24 3208 	smlad	r2, r4, r8, r3
    memcpy(&val, *in_q7, 4);
 8024fae:	68f7      	ldr	r7, [r6, #12]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024fb0:	fa2f f387 	sxtb16	r3, r7
  return (op1 >> op2) | (op1 << (32U - op2));
 8024fb4:	ea4f 2737 	mov.w	r7, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024fb8:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024fbc:	fb24 c40b 	smlad	r4, r4, fp, ip
 8024fc0:	fb23 a808 	smlad	r8, r3, r8, sl
    memcpy(&val, *in_q15, 4);
 8024fc4:	f8d1 a01c 	ldr.w	sl, [r1, #28]
 8024fc8:	fb23 550b 	smlad	r5, r3, fp, r5
 8024fcc:	f8de b01c 	ldr.w	fp, [lr, #28]
 8024fd0:	fb29 220a 	smlad	r2, r9, sl, r2
 8024fd4:	fb29 440b 	smlad	r4, r9, fp, r4
 8024fd8:	fb27 8a0a 	smlad	sl, r7, sl, r8
 8024fdc:	f8d1 c020 	ldr.w	ip, [r1, #32]
 8024fe0:	fb27 5b0b 	smlad	fp, r7, fp, r5
    memcpy(&val, *in_q7, 4);
 8024fe4:	6903      	ldr	r3, [r0, #16]
    memcpy(&val, *in_q15, 4);
 8024fe6:	f8de 8020 	ldr.w	r8, [lr, #32]
  return (op1 >> op2) | (op1 << (32U - op2));
 8024fea:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024fee:	fa2f f383 	sxtb16	r3, r3
 8024ff2:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8024ff6:	fb23 220c 	smlad	r2, r3, ip, r2
    memcpy(&val, *in_q7, 4);
 8024ffa:	6937      	ldr	r7, [r6, #16]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8024ffc:	fa2f f587 	sxtb16	r5, r7
  return (op1 >> op2) | (op1 << (32U - op2));
 8025000:	ea4f 2737 	mov.w	r7, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025004:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025008:	fb23 4408 	smlad	r4, r3, r8, r4
 802500c:	fb25 ac0c 	smlad	ip, r5, ip, sl
    memcpy(&val, *in_q15, 4);
 8025010:	f8d1 a024 	ldr.w	sl, [r1, #36]	; 0x24
 8025014:	fb25 bb08 	smlad	fp, r5, r8, fp
 8025018:	f8de 8024 	ldr.w	r8, [lr, #36]	; 0x24
 802501c:	fb29 220a 	smlad	r2, r9, sl, r2
 8025020:	fb29 4908 	smlad	r9, r9, r8, r4
 8025024:	fb27 ca0a 	smlad	sl, r7, sl, ip
 8025028:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 802502a:	fb27 bb08 	smlad	fp, r7, r8, fp
    memcpy(&val, *in_q7, 4);
 802502e:	6944      	ldr	r4, [r0, #20]
    memcpy(&val, *in_q15, 4);
 8025030:	f8de 7028 	ldr.w	r7, [lr, #40]	; 0x28
  return (op1 >> op2) | (op1 << (32U - op2));
 8025034:	ea4f 2c34 	mov.w	ip, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025038:	fa2f f484 	sxtb16	r4, r4
 802503c:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025040:	fb24 2203 	smlad	r2, r4, r3, r2
    memcpy(&val, *in_q7, 4);
 8025044:	6975      	ldr	r5, [r6, #20]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025046:	fa2f f885 	sxtb16	r8, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 802504a:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802504e:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025052:	fb24 9407 	smlad	r4, r4, r7, r9
 8025056:	fb28 a303 	smlad	r3, r8, r3, sl
    memcpy(&val, *in_q15, 4);
 802505a:	f8d1 a02c 	ldr.w	sl, [r1, #44]	; 0x2c
 802505e:	fb28 bb07 	smlad	fp, r8, r7, fp
 8025062:	f8de 702c 	ldr.w	r7, [lr, #44]	; 0x2c
 8025066:	fb2c 220a 	smlad	r2, ip, sl, r2
 802506a:	fb2c 4407 	smlad	r4, ip, r7, r4
 802506e:	fb25 3a0a 	smlad	sl, r5, sl, r3
 8025072:	f8d1 9030 	ldr.w	r9, [r1, #48]	; 0x30
 8025076:	fb25 b707 	smlad	r7, r5, r7, fp
    memcpy(&val, *in_q7, 4);
 802507a:	6983      	ldr	r3, [r0, #24]
    memcpy(&val, *in_q15, 4);
 802507c:	f8de 8030 	ldr.w	r8, [lr, #48]	; 0x30
  return (op1 >> op2) | (op1 << (32U - op2));
 8025080:	ea4f 2c33 	mov.w	ip, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025084:	fa2f f383 	sxtb16	r3, r3
 8025088:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802508c:	fb23 2209 	smlad	r2, r3, r9, r2
    memcpy(&val, *in_q7, 4);
 8025090:	69b5      	ldr	r5, [r6, #24]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025092:	fa2f fb85 	sxtb16	fp, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 8025096:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802509a:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802509e:	fb23 4408 	smlad	r4, r3, r8, r4
 80250a2:	fb2b a909 	smlad	r9, fp, r9, sl
    memcpy(&val, *in_q15, 4);
 80250a6:	f8d1 a034 	ldr.w	sl, [r1, #52]	; 0x34
 80250aa:	fb2b 7708 	smlad	r7, fp, r8, r7
 80250ae:	f8de 8034 	ldr.w	r8, [lr, #52]	; 0x34
 80250b2:	fb2c 220a 	smlad	r2, ip, sl, r2
 80250b6:	fb2c 4c08 	smlad	ip, ip, r8, r4
 80250ba:	fb25 9a0a 	smlad	sl, r5, sl, r9
 80250be:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80250c0:	fb25 7708 	smlad	r7, r5, r8, r7
    memcpy(&val, *in_q7, 4);
 80250c4:	69c4      	ldr	r4, [r0, #28]
    memcpy(&val, *in_q15, 4);
 80250c6:	f8de b038 	ldr.w	fp, [lr, #56]	; 0x38
  return (op1 >> op2) | (op1 << (32U - op2));
 80250ca:	ea4f 2934 	mov.w	r9, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80250ce:	fa2f f484 	sxtb16	r4, r4
 80250d2:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80250d6:	fb24 2203 	smlad	r2, r4, r3, r2
    memcpy(&val, *in_q7, 4);
 80250da:	69f5      	ldr	r5, [r6, #28]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80250dc:	fa2f f885 	sxtb16	r8, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 80250e0:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80250e4:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80250e8:	fb24 c40b 	smlad	r4, r4, fp, ip
 80250ec:	fb28 a303 	smlad	r3, r8, r3, sl
    memcpy(&val, *in_q15, 4);
 80250f0:	f8d1 a03c 	ldr.w	sl, [r1, #60]	; 0x3c
 80250f4:	fb28 770b 	smlad	r7, r8, fp, r7
 80250f8:	f8de b03c 	ldr.w	fp, [lr, #60]	; 0x3c
 80250fc:	fb29 220a 	smlad	r2, r9, sl, r2
 8025100:	fb29 440b 	smlad	r4, r9, fp, r4
 8025104:	fb25 3a0a 	smlad	sl, r5, sl, r3
 8025108:	f8d1 c040 	ldr.w	ip, [r1, #64]	; 0x40
 802510c:	fb25 770b 	smlad	r7, r5, fp, r7
    memcpy(&val, *in_q7, 4);
 8025110:	6a03      	ldr	r3, [r0, #32]
    memcpy(&val, *in_q15, 4);
 8025112:	f8de 8040 	ldr.w	r8, [lr, #64]	; 0x40
  return (op1 >> op2) | (op1 << (32U - op2));
 8025116:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802511a:	fa2f f383 	sxtb16	r3, r3
 802511e:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025122:	fb23 220c 	smlad	r2, r3, ip, r2
    memcpy(&val, *in_q7, 4);
 8025126:	6a35      	ldr	r5, [r6, #32]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025128:	fa2f fb85 	sxtb16	fp, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 802512c:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025130:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025134:	fb23 4408 	smlad	r4, r3, r8, r4
 8025138:	fb2b ac0c 	smlad	ip, fp, ip, sl
    memcpy(&val, *in_q15, 4);
 802513c:	f8d1 a044 	ldr.w	sl, [r1, #68]	; 0x44
 8025140:	fb2b 7708 	smlad	r7, fp, r8, r7
 8025144:	f8de 8044 	ldr.w	r8, [lr, #68]	; 0x44
 8025148:	fb29 220a 	smlad	r2, r9, sl, r2
 802514c:	fb29 4908 	smlad	r9, r9, r8, r4
 8025150:	fb25 ca0a 	smlad	sl, r5, sl, ip
 8025154:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 8025156:	fb25 7708 	smlad	r7, r5, r8, r7
    memcpy(&val, *in_q7, 4);
 802515a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    memcpy(&val, *in_q15, 4);
 802515c:	f8de b048 	ldr.w	fp, [lr, #72]	; 0x48
  return (op1 >> op2) | (op1 << (32U - op2));
 8025160:	ea4f 2c34 	mov.w	ip, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025164:	fa2f f484 	sxtb16	r4, r4
 8025168:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802516c:	fb24 2203 	smlad	r2, r4, r3, r2
    memcpy(&val, *in_q7, 4);
 8025170:	6a75      	ldr	r5, [r6, #36]	; 0x24
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025172:	fa2f f885 	sxtb16	r8, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 8025176:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802517a:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802517e:	fb24 940b 	smlad	r4, r4, fp, r9
 8025182:	fb28 a303 	smlad	r3, r8, r3, sl
    memcpy(&val, *in_q15, 4);
 8025186:	f8d1 a04c 	ldr.w	sl, [r1, #76]	; 0x4c
 802518a:	fb28 770b 	smlad	r7, r8, fp, r7
 802518e:	f8de b04c 	ldr.w	fp, [lr, #76]	; 0x4c
 8025192:	fb2c 220a 	smlad	r2, ip, sl, r2
 8025196:	fb2c 440b 	smlad	r4, ip, fp, r4
 802519a:	fb25 3a0a 	smlad	sl, r5, sl, r3
 802519e:	f8d1 9050 	ldr.w	r9, [r1, #80]	; 0x50
 80251a2:	fb25 770b 	smlad	r7, r5, fp, r7
    memcpy(&val, *in_q7, 4);
 80251a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
    memcpy(&val, *in_q15, 4);
 80251a8:	f8de 8050 	ldr.w	r8, [lr, #80]	; 0x50
  return (op1 >> op2) | (op1 << (32U - op2));
 80251ac:	ea4f 2c33 	mov.w	ip, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80251b0:	fa2f f383 	sxtb16	r3, r3
 80251b4:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80251b8:	fb23 2209 	smlad	r2, r3, r9, r2
    memcpy(&val, *in_q7, 4);
 80251bc:	6ab5      	ldr	r5, [r6, #40]	; 0x28
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80251be:	fa2f fb85 	sxtb16	fp, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 80251c2:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80251c6:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80251ca:	fb23 4408 	smlad	r4, r3, r8, r4
 80251ce:	fb2b a909 	smlad	r9, fp, r9, sl
    memcpy(&val, *in_q15, 4);
 80251d2:	f8d1 a054 	ldr.w	sl, [r1, #84]	; 0x54
 80251d6:	fb2b 7708 	smlad	r7, fp, r8, r7
 80251da:	f8de 8054 	ldr.w	r8, [lr, #84]	; 0x54
 80251de:	fb2c 220a 	smlad	r2, ip, sl, r2
 80251e2:	fb2c 4408 	smlad	r4, ip, r8, r4
 80251e6:	fb25 9a0a 	smlad	sl, r5, sl, r9
 80251ea:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 80251ec:	fb25 7708 	smlad	r7, r5, r8, r7
    memcpy(&val, *in_q7, 4);
 80251f0:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
    memcpy(&val, *in_q15, 4);
 80251f4:	f8de 9058 	ldr.w	r9, [lr, #88]	; 0x58
  return (op1 >> op2) | (op1 << (32U - op2));
 80251f8:	ea4f 2c38 	mov.w	ip, r8, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80251fc:	fa2f f888 	sxtb16	r8, r8
 8025200:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025204:	fb28 2203 	smlad	r2, r8, r3, r2
    memcpy(&val, *in_q7, 4);
 8025208:	6af6      	ldr	r6, [r6, #44]	; 0x2c
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802520a:	fa2f f586 	sxtb16	r5, r6
  return (op1 >> op2) | (op1 << (32U - op2));
 802520e:	ea4f 2636 	mov.w	r6, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025212:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025216:	fb28 4409 	smlad	r4, r8, r9, r4
 802521a:	fb25 aa03 	smlad	sl, r5, r3, sl
    memcpy(&val, *in_q15, 4);
 802521e:	f8d1 b05c 	ldr.w	fp, [r1, #92]	; 0x5c
 8025222:	fb25 7709 	smlad	r7, r5, r9, r7
 8025226:	f8de 505c 	ldr.w	r5, [lr, #92]	; 0x5c
 802522a:	fb2c 220b 	smlad	r2, ip, fp, r2
 802522e:	fb2c 4405 	smlad	r4, ip, r5, r4
 8025232:	fb26 aa0b 	smlad	sl, r6, fp, sl
 8025236:	fb26 7705 	smlad	r7, r6, r5, r7
		ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 802523a:	ee07 2a10 	vmov	s14, r2
 802523e:	9d01      	ldr	r5, [sp, #4]
		ch_0_out_0 += out_offset;
 8025240:	9e16      	ldr	r6, [sp, #88]	; 0x58
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025242:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025246:	ee07 4a10 	vmov	s14, r4
 802524a:	3508      	adds	r5, #8
 802524c:	9b02      	ldr	r3, [sp, #8]
 802524e:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		ch_0_out_1 += out_offset;
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025252:	ee07 aa10 	vmov	s14, sl
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025256:	ee25 5a26 	vmul.f32	s10, s10, s13
 802525a:	9501      	str	r5, [sp, #4]
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802525c:	eef8 5ac7 	vcvt.f32.s32	s11, s14
		ch_1_out_0 += out_offset;
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025260:	ee07 7a10 	vmov	s14, r7
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025264:	ee66 6a26 	vmul.f32	s13, s12, s13
 8025268:	3308      	adds	r3, #8
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802526a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		ch_1_out_1 += out_offset;
 802526e:	9f16      	ldr	r7, [sp, #88]	; 0x58
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025270:	ee25 6aa7 	vmul.f32	s12, s11, s15
 8025274:	9302      	str	r3, [sp, #8]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		/* skip row */
		ip_a0 += num_col_a;
 8025276:	9b09      	ldr	r3, [sp, #36]	; 0x24
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025278:	ee67 7a27 	vmul.f32	s15, s14, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 802527c:	eebd 7ac5 	vcvt.s32.f32	s14, s10
		ip_a0 += num_col_a;
 8025280:	4418      	add	r0, r3
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025282:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025286:	ee17 5a10 	vmov	r5, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 802528a:	eebd 7ae6 	vcvt.s32.f32	s14, s13
		ch_0_out_0 += out_offset;
 802528e:	4435      	add	r5, r6
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025290:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025294:	ee17 4a10 	vmov	r4, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025298:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		ch_1_out_1 += out_offset;
 802529c:	eb03 0c07 	add.w	ip, r3, r7
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 80252a0:	9f06      	ldr	r7, [sp, #24]
		ch_0_out_1 += out_offset;
 80252a2:	4434      	add	r4, r6
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80252a4:	ee17 2a10 	vmov	r2, s14
		ch_1_out_0 += out_offset;
 80252a8:	4432      	add	r2, r6
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 80252aa:	9e05      	ldr	r6, [sp, #20]
 80252ac:	42b5      	cmp	r5, r6
 80252ae:	bfb8      	it	lt
 80252b0:	4635      	movlt	r5, r6
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 80252b2:	42b4      	cmp	r4, r6
 80252b4:	bfb8      	it	lt
 80252b6:	4634      	movlt	r4, r6
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 80252b8:	42b2      	cmp	r2, r6
 80252ba:	bfb8      	it	lt
 80252bc:	4632      	movlt	r2, r6
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 80252be:	42bd      	cmp	r5, r7
 80252c0:	bfa8      	it	ge
 80252c2:	463d      	movge	r5, r7
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 80252c4:	45b4      	cmp	ip, r6
 80252c6:	bfb8      	it	lt
 80252c8:	46b4      	movlt	ip, r6
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 80252ca:	42bc      	cmp	r4, r7
		*out_0++ = (q7_t) ch_0_out_0;
 80252cc:	9e04      	ldr	r6, [sp, #16]
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 80252ce:	bfa8      	it	ge
 80252d0:	463c      	movge	r4, r7
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 80252d2:	42ba      	cmp	r2, r7
		*out_0++ = (q7_t) ch_0_out_0;
 80252d4:	f806 5c02 	strb.w	r5, [r6, #-2]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80252d8:	4663      	mov	r3, ip
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 80252da:	bfa8      	it	ge
 80252dc:	463a      	movge	r2, r7
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80252de:	45bc      	cmp	ip, r7
		*out_1++ = (q7_t) ch_0_out_1;
 80252e0:	9d03      	ldr	r5, [sp, #12]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80252e2:	bfa8      	it	ge
 80252e4:	463b      	movge	r3, r7
		*out_1++ = (q7_t) ch_0_out_1;
 80252e6:	f805 4c02 	strb.w	r4, [r5, #-2]
		*out_0++ = (q7_t) ch_1_out_0;
 80252ea:	f806 2c01 	strb.w	r2, [r6, #-1]
 80252ee:	1cb2      	adds	r2, r6, #2
		*out_1++ = (q7_t) ch_1_out_1;
 80252f0:	f805 3c01 	strb.w	r3, [r5, #-1]
 80252f4:	1cab      	adds	r3, r5, #2
	while (row_count) {
 80252f6:	9d01      	ldr	r5, [sp, #4]
 80252f8:	9303      	str	r3, [sp, #12]
 80252fa:	9b08      	ldr	r3, [sp, #32]
 80252fc:	9204      	str	r2, [sp, #16]
 80252fe:	42ab      	cmp	r3, r5
 8025300:	f47f adca 	bne.w	8024e98 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq+0x54>
 8025304:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8025306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025308:	3401      	adds	r4, #1
 802530a:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 802530e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8025310:	441c      	add	r4, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8025312:	4620      	mov	r0, r4
 8025314:	b00d      	add	sp, #52	; 0x34
 8025316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802531a:	bf00      	nop

0802531c <mat_mult_kernel_s8_s16_reordered_ch16_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch16_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 802531c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025320:	b08d      	sub	sp, #52	; 0x34
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 8025322:	0856      	lsrs	r6, r2, #1
		const int32_t *const output_bias, q7_t *out_0) {
 8025324:	f9bd 505c 	ldrsh.w	r5, [sp, #92]	; 0x5c
	q7_t *out_1 = out_0 + output_ch;
 8025328:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
		const int32_t *const output_bias, q7_t *out_0) {
 802532a:	9505      	str	r5, [sp, #20]
 802532c:	f8bd 7064 	ldrh.w	r7, [sp, #100]	; 0x64
	q7_t *out_1 = out_0 + output_ch;
 8025330:	4414      	add	r4, r2
		const int32_t *const output_bias, q7_t *out_0) {
 8025332:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	; 0x60
 8025336:	920a      	str	r2, [sp, #40]	; 0x28
 8025338:	9506      	str	r5, [sp, #24]
 802533a:	9707      	str	r7, [sp, #28]
 802533c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	while (row_count) {
 802533e:	f000 8127 	beq.w	8025590 <mat_mult_kernel_s8_s16_reordered_ch16_fpreq+0x274>
 8025342:	3308      	adds	r3, #8
 8025344:	3402      	adds	r4, #2
 8025346:	3e01      	subs	r6, #1
 8025348:	f105 0210 	add.w	r2, r5, #16
 802534c:	9302      	str	r3, [sp, #8]
 802534e:	f105 0308 	add.w	r3, r5, #8
 8025352:	9403      	str	r4, [sp, #12]
 8025354:	b2b4      	uxth	r4, r6
 8025356:	9301      	str	r3, [sp, #4]
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025358:	eb01 0a47 	add.w	sl, r1, r7, lsl #1
 802535c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 802535e:	940b      	str	r4, [sp, #44]	; 0x2c
 8025360:	3302      	adds	r3, #2
 8025362:	9304      	str	r3, [sp, #16]
 8025364:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
 8025368:	9308      	str	r3, [sp, #32]
 802536a:	f107 0310 	add.w	r3, r7, #16
 802536e:	9309      	str	r3, [sp, #36]	; 0x24
    memcpy(&val, *in_q7, 4);
 8025370:	6806      	ldr	r6, [r0, #0]
 8025372:	9b07      	ldr	r3, [sp, #28]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025374:	fa2f f886 	sxtb16	r8, r6
 8025378:	18c7      	adds	r7, r0, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 802537a:	ea4f 2636 	mov.w	r6, r6, ror #8

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
		const float scale_0 = scales[0];
 802537e:	9b02      	ldr	r3, [sp, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025380:	fa2f fb86 	sxtb16	fp, r6
		q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);

		//4
		ip_a0 = read_and_pad_reordered(ip_a0, &a01, &a02);

		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8025384:	9e01      	ldr	r6, [sp, #4]
		const float scale_0 = scales[0];
 8025386:	ed53 6a02 	vldr	s13, [r3, #-8]
		const float scale_1 = scales[1];
 802538a:	ed53 7a01 	vldr	s15, [r3, #-4]
    memcpy(&val, *in_q15, 4);
 802538e:	f8d1 c000 	ldr.w	ip, [r1]
 8025392:	f8da 2000 	ldr.w	r2, [sl]
		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8025396:	f856 ec08 	ldr.w	lr, [r6, #-8]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802539a:	fb28 e30c 	smlad	r3, r8, ip, lr
    memcpy(&val, *in_q7, 4);
 802539e:	683d      	ldr	r5, [r7, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80253a0:	fa2f f485 	sxtb16	r4, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 80253a4:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80253a8:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80253ac:	fb28 e802 	smlad	r8, r8, r2, lr
		ip_a1 = read_and_pad_reordered(ip_a1, &a11, &a12);
		ch_0_out_1 = __SMLAD(a01, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a11, b0, ch_1_out_0);
 80253b0:	f856 ec04 	ldr.w	lr, [r6, #-4]
 80253b4:	fb24 ec0c 	smlad	ip, r4, ip, lr
    memcpy(&val, *in_q15, 4);
 80253b8:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80253bc:	fb24 e402 	smlad	r4, r4, r2, lr
 80253c0:	f8da 2004 	ldr.w	r2, [sl, #4]
 80253c4:	fb2b 3309 	smlad	r3, fp, r9, r3
 80253c8:	fb2b 8602 	smlad	r6, fp, r2, r8
 80253cc:	fb25 cc09 	smlad	ip, r5, r9, ip
 80253d0:	f8d1 9008 	ldr.w	r9, [r1, #8]
 80253d4:	fb25 4502 	smlad	r5, r5, r2, r4
    memcpy(&val, *in_q7, 4);
 80253d8:	f8d0 e004 	ldr.w	lr, [r0, #4]
    memcpy(&val, *in_q15, 4);
 80253dc:	f8da b008 	ldr.w	fp, [sl, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 80253e0:	ea4f 223e 	mov.w	r2, lr, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80253e4:	fa2f fe8e 	sxtb16	lr, lr
 80253e8:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80253ec:	fb2e 3309 	smlad	r3, lr, r9, r3
    memcpy(&val, *in_q7, 4);
 80253f0:	687c      	ldr	r4, [r7, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80253f2:	fa2f f884 	sxtb16	r8, r4
  return (op1 >> op2) | (op1 << (32U - op2));
 80253f6:	ea4f 2434 	mov.w	r4, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80253fa:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80253fe:	fb2e 660b 	smlad	r6, lr, fp, r6
 8025402:	fb28 cc09 	smlad	ip, r8, r9, ip
    memcpy(&val, *in_q15, 4);
 8025406:	f8d1 900c 	ldr.w	r9, [r1, #12]
 802540a:	fb28 550b 	smlad	r5, r8, fp, r5
 802540e:	f8da 800c 	ldr.w	r8, [sl, #12]
 8025412:	fb22 3309 	smlad	r3, r2, r9, r3
 8025416:	fb22 6608 	smlad	r6, r2, r8, r6
 802541a:	fb24 c909 	smlad	r9, r4, r9, ip
 802541e:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8025422:	fb24 5408 	smlad	r4, r4, r8, r5
    memcpy(&val, *in_q7, 4);
 8025426:	6882      	ldr	r2, [r0, #8]
    memcpy(&val, *in_q15, 4);
 8025428:	f8da b010 	ldr.w	fp, [sl, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 802542c:	ea4f 2832 	mov.w	r8, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025430:	fa2f f282 	sxtb16	r2, r2
 8025434:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025438:	fb22 330e 	smlad	r3, r2, lr, r3
    memcpy(&val, *in_q7, 4);
 802543c:	68bd      	ldr	r5, [r7, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802543e:	fa2f fc85 	sxtb16	ip, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 8025442:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025446:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802544a:	fb22 660b 	smlad	r6, r2, fp, r6
 802544e:	fb2c 9e0e 	smlad	lr, ip, lr, r9
    memcpy(&val, *in_q15, 4);
 8025452:	f8d1 9014 	ldr.w	r9, [r1, #20]
 8025456:	fb2c 440b 	smlad	r4, ip, fp, r4
 802545a:	f8da b014 	ldr.w	fp, [sl, #20]
 802545e:	fb28 3309 	smlad	r3, r8, r9, r3
 8025462:	fb28 660b 	smlad	r6, r8, fp, r6
 8025466:	fb25 ee09 	smlad	lr, r5, r9, lr
 802546a:	698a      	ldr	r2, [r1, #24]
 802546c:	fb25 4b0b 	smlad	fp, r5, fp, r4
    memcpy(&val, *in_q7, 4);
 8025470:	f8d0 900c 	ldr.w	r9, [r0, #12]
    memcpy(&val, *in_q15, 4);
 8025474:	f8da c018 	ldr.w	ip, [sl, #24]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025478:	ea4f 2839 	mov.w	r8, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802547c:	fa2f f989 	sxtb16	r9, r9
 8025480:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025484:	fb29 3302 	smlad	r3, r9, r2, r3
    memcpy(&val, *in_q7, 4);
 8025488:	68ff      	ldr	r7, [r7, #12]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802548a:	fa2f f487 	sxtb16	r4, r7
  return (op1 >> op2) | (op1 << (32U - op2));
 802548e:	ea4f 2737 	mov.w	r7, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025492:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025496:	fb29 660c 	smlad	r6, r9, ip, r6
 802549a:	fb24 ee02 	smlad	lr, r4, r2, lr
    memcpy(&val, *in_q15, 4);
 802549e:	69cd      	ldr	r5, [r1, #28]
 80254a0:	fb24 bb0c 	smlad	fp, r4, ip, fp
 80254a4:	f8da 401c 	ldr.w	r4, [sl, #28]
 80254a8:	fb28 3305 	smlad	r3, r8, r5, r3
 80254ac:	fb28 6604 	smlad	r6, r8, r4, r6
 80254b0:	fb27 ee05 	smlad	lr, r7, r5, lr
 80254b4:	fb27 bb04 	smlad	fp, r7, r4, fp
		ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80254b8:	ee07 3a10 	vmov	s14, r3
 80254bc:	9c01      	ldr	r4, [sp, #4]
 80254be:	9b02      	ldr	r3, [sp, #8]
 80254c0:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
		ch_0_out_0 += out_offset;
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80254c4:	ee07 6a10 	vmov	s14, r6
 80254c8:	3408      	adds	r4, #8
		ch_0_out_0 += out_offset;
 80254ca:	9e16      	ldr	r6, [sp, #88]	; 0x58
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80254cc:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		ch_0_out_1 += out_offset;
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80254d0:	ee07 ea10 	vmov	s14, lr
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80254d4:	ee25 5a26 	vmul.f32	s10, s10, s13
 80254d8:	9401      	str	r4, [sp, #4]
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80254da:	eef8 5ac7 	vcvt.f32.s32	s11, s14
		ch_1_out_0 += out_offset;
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80254de:	ee07 ba10 	vmov	s14, fp
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80254e2:	ee66 6a26 	vmul.f32	s13, s12, s13
 80254e6:	3308      	adds	r3, #8
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80254e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		ch_1_out_1 += out_offset;
 80254ec:	9f16      	ldr	r7, [sp, #88]	; 0x58
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80254ee:	ee25 6aa7 	vmul.f32	s12, s11, s15
 80254f2:	9302      	str	r3, [sp, #8]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		/* skip row */
		ip_a0 += num_col_a;
 80254f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80254f6:	ee67 7a27 	vmul.f32	s15, s14, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80254fa:	eebd 7ac5 	vcvt.s32.f32	s14, s10
		ip_a0 += num_col_a;
 80254fe:	4418      	add	r0, r3
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025500:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025504:	ee17 5a10 	vmov	r5, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025508:	eebd 7ae6 	vcvt.s32.f32	s14, s13
		ch_0_out_0 += out_offset;
 802550c:	4435      	add	r5, r6
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802550e:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025512:	ee17 4a10 	vmov	r4, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025516:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		ch_1_out_1 += out_offset;
 802551a:	eb03 0c07 	add.w	ip, r3, r7
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 802551e:	9f06      	ldr	r7, [sp, #24]
		ch_0_out_1 += out_offset;
 8025520:	4434      	add	r4, r6
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025522:	ee17 2a10 	vmov	r2, s14
		ch_1_out_0 += out_offset;
 8025526:	4432      	add	r2, r6
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8025528:	9e05      	ldr	r6, [sp, #20]
 802552a:	42b5      	cmp	r5, r6
 802552c:	bfb8      	it	lt
 802552e:	4635      	movlt	r5, r6
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8025530:	42b4      	cmp	r4, r6
 8025532:	bfb8      	it	lt
 8025534:	4634      	movlt	r4, r6
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 8025536:	42b2      	cmp	r2, r6
 8025538:	bfb8      	it	lt
 802553a:	4632      	movlt	r2, r6
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 802553c:	42bd      	cmp	r5, r7
 802553e:	bfa8      	it	ge
 8025540:	463d      	movge	r5, r7
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 8025542:	45b4      	cmp	ip, r6
 8025544:	bfb8      	it	lt
 8025546:	46b4      	movlt	ip, r6
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8025548:	42bc      	cmp	r4, r7
		*out_0++ = (q7_t) ch_0_out_0;
 802554a:	9e04      	ldr	r6, [sp, #16]
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 802554c:	bfa8      	it	ge
 802554e:	463c      	movge	r4, r7
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8025550:	42ba      	cmp	r2, r7
		*out_0++ = (q7_t) ch_0_out_0;
 8025552:	f806 5c02 	strb.w	r5, [r6, #-2]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025556:	4663      	mov	r3, ip
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8025558:	bfa8      	it	ge
 802555a:	463a      	movge	r2, r7
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 802555c:	45bc      	cmp	ip, r7
		*out_1++ = (q7_t) ch_0_out_1;
 802555e:	9d03      	ldr	r5, [sp, #12]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025560:	bfa8      	it	ge
 8025562:	463b      	movge	r3, r7
		*out_1++ = (q7_t) ch_0_out_1;
 8025564:	f805 4c02 	strb.w	r4, [r5, #-2]
		*out_0++ = (q7_t) ch_1_out_0;
 8025568:	f806 2c01 	strb.w	r2, [r6, #-1]
 802556c:	1cb2      	adds	r2, r6, #2
		*out_1++ = (q7_t) ch_1_out_1;
 802556e:	f805 3c01 	strb.w	r3, [r5, #-1]
 8025572:	1cab      	adds	r3, r5, #2
	while (row_count) {
 8025574:	9c01      	ldr	r4, [sp, #4]
 8025576:	9303      	str	r3, [sp, #12]
 8025578:	9b08      	ldr	r3, [sp, #32]
 802557a:	9204      	str	r2, [sp, #16]
 802557c:	42a3      	cmp	r3, r4
 802557e:	f47f aef7 	bne.w	8025370 <mat_mult_kernel_s8_s16_reordered_ch16_fpreq+0x54>
 8025582:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8025584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025586:	3401      	adds	r4, #1
 8025588:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 802558c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 802558e:	441c      	add	r4, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8025590:	4620      	mov	r0, r4
 8025592:	b00d      	add	sp, #52	; 0x34
 8025594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08025598 <mat_mult_kernel_s8_s16_reordered_ch24_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch24_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 8025598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802559c:	b08d      	sub	sp, #52	; 0x34
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 802559e:	0856      	lsrs	r6, r2, #1
		const int32_t *const output_bias, q7_t *out_0) {
 80255a0:	f9bd 505c 	ldrsh.w	r5, [sp, #92]	; 0x5c
	q7_t *out_1 = out_0 + output_ch;
 80255a4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
		const int32_t *const output_bias, q7_t *out_0) {
 80255a6:	9505      	str	r5, [sp, #20]
 80255a8:	f8bd 7064 	ldrh.w	r7, [sp, #100]	; 0x64
	q7_t *out_1 = out_0 + output_ch;
 80255ac:	4414      	add	r4, r2
		const int32_t *const output_bias, q7_t *out_0) {
 80255ae:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	; 0x60
 80255b2:	920a      	str	r2, [sp, #40]	; 0x28
 80255b4:	9506      	str	r5, [sp, #24]
 80255b6:	9707      	str	r7, [sp, #28]
 80255b8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
	while (row_count) {
 80255ba:	f000 8173 	beq.w	80258a4 <mat_mult_kernel_s8_s16_reordered_ch24_fpreq+0x30c>
 80255be:	3308      	adds	r3, #8
 80255c0:	3402      	adds	r4, #2
 80255c2:	3e01      	subs	r6, #1
 80255c4:	f105 0210 	add.w	r2, r5, #16
 80255c8:	9302      	str	r3, [sp, #8]
 80255ca:	f105 0308 	add.w	r3, r5, #8
 80255ce:	9403      	str	r4, [sp, #12]
 80255d0:	b2b4      	uxth	r4, r6
 80255d2:	9301      	str	r3, [sp, #4]
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 80255d4:	eb01 0e47 	add.w	lr, r1, r7, lsl #1
 80255d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80255da:	940b      	str	r4, [sp, #44]	; 0x2c
 80255dc:	3302      	adds	r3, #2
 80255de:	9304      	str	r3, [sp, #16]
 80255e0:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
 80255e4:	9308      	str	r3, [sp, #32]
 80255e6:	f107 0318 	add.w	r3, r7, #24
 80255ea:	9309      	str	r3, [sp, #36]	; 0x24
    memcpy(&val, *in_q7, 4);
 80255ec:	6805      	ldr	r5, [r0, #0]
 80255ee:	9b07      	ldr	r3, [sp, #28]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80255f0:	fa2f f885 	sxtb16	r8, r5
 80255f4:	18c6      	adds	r6, r0, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 80255f6:	ea4f 2535 	mov.w	r5, r5, ror #8

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
		const float scale_0 = scales[0];
 80255fa:	9b02      	ldr	r3, [sp, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80255fc:	fa2f fb85 	sxtb16	fp, r5
		q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);

		//4
		ip_a0 = read_and_pad_reordered(ip_a0, &a01, &a02);

		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8025600:	9d01      	ldr	r5, [sp, #4]
		const float scale_0 = scales[0];
 8025602:	ed53 6a02 	vldr	s13, [r3, #-8]
		const float scale_1 = scales[1];
 8025606:	ed53 7a01 	vldr	s15, [r3, #-4]
    memcpy(&val, *in_q15, 4);
 802560a:	f8d1 c000 	ldr.w	ip, [r1]
 802560e:	f8de 7000 	ldr.w	r7, [lr]
		ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8025612:	f855 9c08 	ldr.w	r9, [r5, #-8]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025616:	fb28 930c 	smlad	r3, r8, ip, r9
    memcpy(&val, *in_q7, 4);
 802561a:	6834      	ldr	r4, [r6, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802561c:	fa2f f284 	sxtb16	r2, r4
  return (op1 >> op2) | (op1 << (32U - op2));
 8025620:	ea4f 2434 	mov.w	r4, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025624:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025628:	fb28 9807 	smlad	r8, r8, r7, r9
		ip_a1 = read_and_pad_reordered(ip_a1, &a11, &a12);
		ch_0_out_1 = __SMLAD(a01, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a11, b0, ch_1_out_0);
 802562c:	f855 ac04 	ldr.w	sl, [r5, #-4]
 8025630:	fb22 ac0c 	smlad	ip, r2, ip, sl
    memcpy(&val, *in_q15, 4);
 8025634:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8025638:	fb22 a207 	smlad	r2, r2, r7, sl
 802563c:	f8de 7004 	ldr.w	r7, [lr, #4]
 8025640:	fb2b 3309 	smlad	r3, fp, r9, r3
 8025644:	fb2b 8507 	smlad	r5, fp, r7, r8
 8025648:	fb24 cc09 	smlad	ip, r4, r9, ip
 802564c:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8025650:	fb24 2407 	smlad	r4, r4, r7, r2
    memcpy(&val, *in_q7, 4);
 8025654:	f8d0 a004 	ldr.w	sl, [r0, #4]
    memcpy(&val, *in_q15, 4);
 8025658:	f8de b008 	ldr.w	fp, [lr, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 802565c:	ea4f 273a 	mov.w	r7, sl, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025660:	fa2f fa8a 	sxtb16	sl, sl
 8025664:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025668:	fb2a 3309 	smlad	r3, sl, r9, r3
    memcpy(&val, *in_q7, 4);
 802566c:	6872      	ldr	r2, [r6, #4]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802566e:	fa2f f882 	sxtb16	r8, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8025672:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025676:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802567a:	fb2a 550b 	smlad	r5, sl, fp, r5
 802567e:	fb28 cc09 	smlad	ip, r8, r9, ip
    memcpy(&val, *in_q15, 4);
 8025682:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8025686:	fb28 440b 	smlad	r4, r8, fp, r4
 802568a:	f8de 800c 	ldr.w	r8, [lr, #12]
 802568e:	fb27 3309 	smlad	r3, r7, r9, r3
 8025692:	fb27 5a08 	smlad	sl, r7, r8, r5
 8025696:	fb22 cc09 	smlad	ip, r2, r9, ip
 802569a:	f8d1 9010 	ldr.w	r9, [r1, #16]
 802569e:	fb22 4208 	smlad	r2, r2, r8, r4
    memcpy(&val, *in_q7, 4);
 80256a2:	6885      	ldr	r5, [r0, #8]
    memcpy(&val, *in_q15, 4);
 80256a4:	f8de 7010 	ldr.w	r7, [lr, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 80256a8:	ea4f 2435 	mov.w	r4, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80256ac:	fa2f f585 	sxtb16	r5, r5
 80256b0:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80256b4:	fb25 3309 	smlad	r3, r5, r9, r3
    memcpy(&val, *in_q7, 4);
 80256b8:	f8d6 8008 	ldr.w	r8, [r6, #8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80256bc:	fa2f fb88 	sxtb16	fp, r8
  return (op1 >> op2) | (op1 << (32U - op2));
 80256c0:	ea4f 2838 	mov.w	r8, r8, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80256c4:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80256c8:	fb25 a507 	smlad	r5, r5, r7, sl
 80256cc:	fb2b cc09 	smlad	ip, fp, r9, ip
    memcpy(&val, *in_q15, 4);
 80256d0:	f8d1 9014 	ldr.w	r9, [r1, #20]
 80256d4:	fb2b 2207 	smlad	r2, fp, r7, r2
 80256d8:	f8de a014 	ldr.w	sl, [lr, #20]
 80256dc:	fb24 3309 	smlad	r3, r4, r9, r3
 80256e0:	fb24 570a 	smlad	r7, r4, sl, r5
 80256e4:	fb28 c909 	smlad	r9, r8, r9, ip
 80256e8:	f8d1 c018 	ldr.w	ip, [r1, #24]
 80256ec:	fb28 220a 	smlad	r2, r8, sl, r2
    memcpy(&val, *in_q7, 4);
 80256f0:	68c4      	ldr	r4, [r0, #12]
    memcpy(&val, *in_q15, 4);
 80256f2:	f8de a018 	ldr.w	sl, [lr, #24]
  return (op1 >> op2) | (op1 << (32U - op2));
 80256f6:	ea4f 2834 	mov.w	r8, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80256fa:	fa2f f484 	sxtb16	r4, r4
 80256fe:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025702:	fb24 330c 	smlad	r3, r4, ip, r3
    memcpy(&val, *in_q7, 4);
 8025706:	68f5      	ldr	r5, [r6, #12]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025708:	fa2f fb85 	sxtb16	fp, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 802570c:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025710:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025714:	fb24 740a 	smlad	r4, r4, sl, r7
 8025718:	fb2b 9c0c 	smlad	ip, fp, ip, r9
    memcpy(&val, *in_q15, 4);
 802571c:	f8d1 901c 	ldr.w	r9, [r1, #28]
 8025720:	fb2b 220a 	smlad	r2, fp, sl, r2
 8025724:	f8de a01c 	ldr.w	sl, [lr, #28]
 8025728:	fb28 3309 	smlad	r3, r8, r9, r3
 802572c:	fb28 440a 	smlad	r4, r8, sl, r4
 8025730:	fb25 c909 	smlad	r9, r5, r9, ip
 8025734:	6a0f      	ldr	r7, [r1, #32]
 8025736:	fb25 2a0a 	smlad	sl, r5, sl, r2
    memcpy(&val, *in_q7, 4);
 802573a:	6902      	ldr	r2, [r0, #16]
    memcpy(&val, *in_q15, 4);
 802573c:	f8de b020 	ldr.w	fp, [lr, #32]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025740:	ea4f 2832 	mov.w	r8, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025744:	fa2f f282 	sxtb16	r2, r2
 8025748:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802574c:	fb22 3307 	smlad	r3, r2, r7, r3
    memcpy(&val, *in_q7, 4);
 8025750:	6935      	ldr	r5, [r6, #16]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025752:	fa2f fc85 	sxtb16	ip, r5
  return (op1 >> op2) | (op1 << (32U - op2));
 8025756:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802575a:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802575e:	fb22 440b 	smlad	r4, r2, fp, r4
 8025762:	fb2c 9707 	smlad	r7, ip, r7, r9
    memcpy(&val, *in_q15, 4);
 8025766:	f8d1 9024 	ldr.w	r9, [r1, #36]	; 0x24
 802576a:	fb2c aa0b 	smlad	sl, ip, fp, sl
 802576e:	f8de b024 	ldr.w	fp, [lr, #36]	; 0x24
 8025772:	fb28 3309 	smlad	r3, r8, r9, r3
 8025776:	fb28 440b 	smlad	r4, r8, fp, r4
 802577a:	fb25 7709 	smlad	r7, r5, r9, r7
 802577e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8025780:	fb25 aa0b 	smlad	sl, r5, fp, sl
    memcpy(&val, *in_q7, 4);
 8025784:	f8d0 9014 	ldr.w	r9, [r0, #20]
    memcpy(&val, *in_q15, 4);
 8025788:	f8de c028 	ldr.w	ip, [lr, #40]	; 0x28
  return (op1 >> op2) | (op1 << (32U - op2));
 802578c:	ea4f 2839 	mov.w	r8, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025790:	fa2f f989 	sxtb16	r9, r9
 8025794:	fa2f f888 	sxtb16	r8, r8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025798:	fb29 3302 	smlad	r3, r9, r2, r3
    memcpy(&val, *in_q7, 4);
 802579c:	6976      	ldr	r6, [r6, #20]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802579e:	fa2f fb86 	sxtb16	fp, r6
  return (op1 >> op2) | (op1 << (32U - op2));
 80257a2:	ea4f 2636 	mov.w	r6, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80257a6:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80257aa:	fb29 440c 	smlad	r4, r9, ip, r4
 80257ae:	fb2b 7702 	smlad	r7, fp, r2, r7
    memcpy(&val, *in_q15, 4);
 80257b2:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 80257b4:	fb2b aa0c 	smlad	sl, fp, ip, sl
 80257b8:	f8de b02c 	ldr.w	fp, [lr, #44]	; 0x2c
 80257bc:	fb28 3305 	smlad	r3, r8, r5, r3
 80257c0:	fb28 440b 	smlad	r4, r8, fp, r4
 80257c4:	fb26 7705 	smlad	r7, r6, r5, r7
 80257c8:	fb26 aa0b 	smlad	sl, r6, fp, sl
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80257cc:	ee07 3a10 	vmov	s14, r3
 80257d0:	9d01      	ldr	r5, [sp, #4]
		ch_0_out_0 += out_offset;
 80257d2:	9e16      	ldr	r6, [sp, #88]	; 0x58
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80257d4:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80257d8:	ee07 4a10 	vmov	s14, r4
 80257dc:	3508      	adds	r5, #8
 80257de:	9b02      	ldr	r3, [sp, #8]
 80257e0:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		ch_0_out_1 += out_offset;
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80257e4:	ee07 7a10 	vmov	s14, r7
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80257e8:	ee25 5a26 	vmul.f32	s10, s10, s13
 80257ec:	9501      	str	r5, [sp, #4]
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80257ee:	eef8 5ac7 	vcvt.f32.s32	s11, s14
		ch_1_out_0 += out_offset;
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80257f2:	ee07 aa10 	vmov	s14, sl
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80257f6:	ee66 6a26 	vmul.f32	s13, s12, s13
 80257fa:	3308      	adds	r3, #8
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80257fc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		ch_1_out_1 += out_offset;
 8025800:	9f16      	ldr	r7, [sp, #88]	; 0x58
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025802:	ee25 6aa7 	vmul.f32	s12, s11, s15
 8025806:	9302      	str	r3, [sp, #8]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		/* skip row */
		ip_a0 += num_col_a;
 8025808:	9b09      	ldr	r3, [sp, #36]	; 0x24
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802580a:	ee67 7a27 	vmul.f32	s15, s14, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 802580e:	eebd 7ac5 	vcvt.s32.f32	s14, s10
		ip_a0 += num_col_a;
 8025812:	4418      	add	r0, r3
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025818:	ee17 5a10 	vmov	r5, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 802581c:	eebd 7ae6 	vcvt.s32.f32	s14, s13
		ch_0_out_0 += out_offset;
 8025820:	4435      	add	r5, r6
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025822:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025826:	ee17 4a10 	vmov	r4, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802582a:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		ch_1_out_1 += out_offset;
 802582e:	eb03 0c07 	add.w	ip, r3, r7
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025832:	9f06      	ldr	r7, [sp, #24]
		ch_0_out_1 += out_offset;
 8025834:	4434      	add	r4, r6
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025836:	ee17 2a10 	vmov	r2, s14
		ch_1_out_0 += out_offset;
 802583a:	4432      	add	r2, r6
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 802583c:	9e05      	ldr	r6, [sp, #20]
 802583e:	42b5      	cmp	r5, r6
 8025840:	bfb8      	it	lt
 8025842:	4635      	movlt	r5, r6
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8025844:	42b4      	cmp	r4, r6
 8025846:	bfb8      	it	lt
 8025848:	4634      	movlt	r4, r6
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 802584a:	42b2      	cmp	r2, r6
 802584c:	bfb8      	it	lt
 802584e:	4632      	movlt	r2, r6
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025850:	42bd      	cmp	r5, r7
 8025852:	bfa8      	it	ge
 8025854:	463d      	movge	r5, r7
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 8025856:	45b4      	cmp	ip, r6
 8025858:	bfb8      	it	lt
 802585a:	46b4      	movlt	ip, r6
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 802585c:	42bc      	cmp	r4, r7
		*out_0++ = (q7_t) ch_0_out_0;
 802585e:	9e04      	ldr	r6, [sp, #16]
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8025860:	bfa8      	it	ge
 8025862:	463c      	movge	r4, r7
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8025864:	42ba      	cmp	r2, r7
		*out_0++ = (q7_t) ch_0_out_0;
 8025866:	f806 5c02 	strb.w	r5, [r6, #-2]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 802586a:	4663      	mov	r3, ip
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 802586c:	bfa8      	it	ge
 802586e:	463a      	movge	r2, r7
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025870:	45bc      	cmp	ip, r7
		*out_1++ = (q7_t) ch_0_out_1;
 8025872:	9d03      	ldr	r5, [sp, #12]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025874:	bfa8      	it	ge
 8025876:	463b      	movge	r3, r7
		*out_1++ = (q7_t) ch_0_out_1;
 8025878:	f805 4c02 	strb.w	r4, [r5, #-2]
		*out_0++ = (q7_t) ch_1_out_0;
 802587c:	f806 2c01 	strb.w	r2, [r6, #-1]
 8025880:	1cb2      	adds	r2, r6, #2
		*out_1++ = (q7_t) ch_1_out_1;
 8025882:	f805 3c01 	strb.w	r3, [r5, #-1]
 8025886:	1cab      	adds	r3, r5, #2
	while (row_count) {
 8025888:	9d01      	ldr	r5, [sp, #4]
 802588a:	9303      	str	r3, [sp, #12]
 802588c:	9b08      	ldr	r3, [sp, #32]
 802588e:	9204      	str	r2, [sp, #16]
 8025890:	42ab      	cmp	r3, r5
 8025892:	f47f aeab 	bne.w	80255ec <mat_mult_kernel_s8_s16_reordered_ch24_fpreq+0x54>
 8025896:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8025898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802589a:	3401      	adds	r4, #1
 802589c:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 80258a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80258a2:	441c      	add	r4, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 80258a4:	4620      	mov	r0, r4
 80258a6:	b00d      	add	sp, #52	; 0x34
 80258a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080258ac <mat_mult_kernel_s8_s16_reordered_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 80258ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80258b0:	b093      	sub	sp, #76	; 0x4c
 80258b2:	4683      	mov	fp, r0
 80258b4:	460e      	mov	r6, r1
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 80258b6:	9821      	ldr	r0, [sp, #132]	; 0x84
		const int32_t *const output_bias, q7_t *out_0) {
 80258b8:	910b      	str	r1, [sp, #44]	; 0x2c
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 80258ba:	0851      	lsrs	r1, r2, #1
	q7_t *out_1 = out_0 + output_ch;
 80258bc:	eb00 0402 	add.w	r4, r0, r2
		const int32_t *const output_bias, q7_t *out_0) {
 80258c0:	f9bd 0074 	ldrsh.w	r0, [sp, #116]	; 0x74
 80258c4:	9210      	str	r2, [sp, #64]	; 0x40
 80258c6:	9007      	str	r0, [sp, #28]
 80258c8:	f9bd 0078 	ldrsh.w	r0, [sp, #120]	; 0x78
 80258cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80258ce:	9008      	str	r0, [sp, #32]
 80258d0:	f8bd 007c 	ldrh.w	r0, [sp, #124]	; 0x7c
	q7_t *out_1 = out_0 + output_ch;
 80258d4:	940e      	str	r4, [sp, #56]	; 0x38
		const int32_t *const output_bias, q7_t *out_0) {
 80258d6:	9006      	str	r0, [sp, #24]
	while (row_count) {
 80258d8:	f000 80d8 	beq.w	8025a8c <mat_mult_kernel_s8_s16_reordered_fpreq+0x1e0>
		q31_t ch_0_out_0 = *bias;
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
		q31_t ch_1_out_1 = *bias++;

		uint16_t col_count = num_col_a / 4;
 80258dc:	0885      	lsrs	r5, r0, #2
 80258de:	3901      	subs	r1, #1
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 80258e0:	eb06 0040 	add.w	r0, r6, r0, lsl #1
 80258e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80258e6:	461f      	mov	r7, r3
 80258e8:	b289      	uxth	r1, r1
 80258ea:	900c      	str	r0, [sp, #48]	; 0x30
 80258ec:	3210      	adds	r2, #16
 80258ee:	9820      	ldr	r0, [sp, #128]	; 0x80
 80258f0:	1e6b      	subs	r3, r5, #1
 80258f2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
		uint16_t col_count = num_col_a / 4;
 80258f6:	950a      	str	r5, [sp, #40]	; 0x28
 80258f8:	3008      	adds	r0, #8
 80258fa:	b29b      	uxth	r3, r3
 80258fc:	9209      	str	r2, [sp, #36]	; 0x24
 80258fe:	463a      	mov	r2, r7
 8025900:	9003      	str	r0, [sp, #12]
 8025902:	3301      	adds	r3, #1
 8025904:	9821      	ldr	r0, [sp, #132]	; 0x84
 8025906:	3208      	adds	r2, #8
 8025908:	009b      	lsls	r3, r3, #2
 802590a:	9111      	str	r1, [sp, #68]	; 0x44
 802590c:	3002      	adds	r0, #2
 802590e:	9202      	str	r2, [sp, #8]
 8025910:	930d      	str	r3, [sp, #52]	; 0x34
 8025912:	9005      	str	r0, [sp, #20]
 8025914:	1ca0      	adds	r0, r4, #2
 8025916:	9004      	str	r0, [sp, #16]
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8025918:	9b06      	ldr	r3, [sp, #24]
 802591a:	eb0b 0903 	add.w	r9, fp, r3
		const float scale_0 = scales[0];
 802591e:	9b02      	ldr	r3, [sp, #8]
 8025920:	ed53 6a02 	vldr	s13, [r3, #-8]
		const float scale_1 = scales[1];
 8025924:	ed53 7a01 	vldr	s15, [r3, #-4]
		q31_t ch_0_out_0 = *bias;
 8025928:	9b03      	ldr	r3, [sp, #12]
 802592a:	f853 cc08 	ldr.w	ip, [r3, #-8]
		q31_t ch_1_out_0 = *bias;
 802592e:	f853 0c04 	ldr.w	r0, [r3, #-4]
		/* accumulate over the vector */
		while (col_count) {
 8025932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025934:	2b00      	cmp	r3, #0
 8025936:	f000 8107 	beq.w	8025b48 <mat_mult_kernel_s8_s16_reordered_fpreq+0x29c>
 802593a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		q31_t ch_1_out_1 = *bias++;
 802593c:	4601      	mov	r1, r0
		q31_t ch_0_out_1 = *bias++;
 802593e:	4665      	mov	r5, ip
 8025940:	46ca      	mov	sl, r9
 8025942:	445b      	add	r3, fp
		const q15_t *ip_b0 = input_b;
 8025944:	e9dd e80b 	ldrd	lr, r8, [sp, #44]	; 0x2c
 8025948:	9301      	str	r3, [sp, #4]
    memcpy(&val, *in_q7, 4);
 802594a:	f85b 2b04 	ldr.w	r2, [fp], #4
    memcpy(&val, *in_q15, 4);
 802594e:	f8de 7000 	ldr.w	r7, [lr]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025952:	ea4f 2632 	mov.w	r6, r2, ror #8
 8025956:	f8d8 9000 	ldr.w	r9, [r8]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802595a:	fa2f f686 	sxtb16	r6, r6
 802595e:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025962:	fb22 cc07 	smlad	ip, r2, r7, ip
    memcpy(&val, *in_q7, 4);
 8025966:	f85a 3b04 	ldr.w	r3, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802596a:	fa2f f483 	sxtb16	r4, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 802596e:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025972:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025976:	fb22 5209 	smlad	r2, r2, r9, r5
 802597a:	fb24 0007 	smlad	r0, r4, r7, r0
    memcpy(&val, *in_q15, 4);
 802597e:	f8de 7004 	ldr.w	r7, [lr, #4]
 8025982:	f10e 0e08 	add.w	lr, lr, #8
 8025986:	fb24 1109 	smlad	r1, r4, r9, r1
 802598a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 802598e:	f108 0808 	add.w	r8, r8, #8
 8025992:	fb26 cc07 	smlad	ip, r6, r7, ip
 8025996:	fb26 2504 	smlad	r5, r6, r4, r2
 802599a:	fb23 0007 	smlad	r0, r3, r7, r0
 802599e:	fb23 1104 	smlad	r1, r3, r4, r1
		while (col_count) {
 80259a2:	9b01      	ldr	r3, [sp, #4]
 80259a4:	459b      	cmp	fp, r3
 80259a6:	d1d0      	bne.n	802594a <mat_mult_kernel_s8_s16_reordered_fpreq+0x9e>
 80259a8:	9b06      	ldr	r3, [sp, #24]
 80259aa:	449b      	add	fp, r3
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

			col_count--;
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80259ac:	ee07 ca10 	vmov	s14, ip
		ch_0_out_0 += out_offset;
 80259b0:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80259b2:	9b02      	ldr	r3, [sp, #8]
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80259b4:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80259b8:	ee07 5a10 	vmov	s14, r5
 80259bc:	3308      	adds	r3, #8
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
		ch_1_out_1 += out_offset;
 80259be:	9d1c      	ldr	r5, [sp, #112]	; 0x70
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80259c0:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80259c4:	ee07 0a10 	vmov	s14, r0
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80259c8:	ee25 5a26 	vmul.f32	s10, s10, s13
 80259cc:	9302      	str	r3, [sp, #8]
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80259ce:	eef8 5ac7 	vcvt.f32.s32	s11, s14
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80259d2:	ee07 1a10 	vmov	s14, r1
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80259d6:	ee66 6a26 	vmul.f32	s13, s12, s13
 80259da:	9f03      	ldr	r7, [sp, #12]
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80259dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80259e0:	ee25 6aa7 	vmul.f32	s12, s11, s15
 80259e4:	3708      	adds	r7, #8
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80259e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80259ea:	9703      	str	r7, [sp, #12]
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80259ec:	eebd 7ac5 	vcvt.s32.f32	s14, s10
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80259f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80259f4:	ee17 0a10 	vmov	r0, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80259f8:	eebd 7ae6 	vcvt.s32.f32	s14, s13
		ch_0_out_0 += out_offset;
 80259fc:	4420      	add	r0, r4
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80259fe:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025a02:	ee17 1a10 	vmov	r1, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025a06:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		ch_1_out_1 += out_offset;
 8025a0a:	442b      	add	r3, r5
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025a0c:	9d08      	ldr	r5, [sp, #32]
		ch_0_out_1 += out_offset;
 8025a0e:	4421      	add	r1, r4
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025a10:	ee17 2a10 	vmov	r2, s14
		ch_1_out_0 += out_offset;
 8025a14:	4422      	add	r2, r4
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8025a16:	9c07      	ldr	r4, [sp, #28]
 8025a18:	42a0      	cmp	r0, r4
 8025a1a:	bfb8      	it	lt
 8025a1c:	4620      	movlt	r0, r4
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8025a1e:	42a1      	cmp	r1, r4
 8025a20:	bfb8      	it	lt
 8025a22:	4621      	movlt	r1, r4
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 8025a24:	42a2      	cmp	r2, r4
 8025a26:	bfb8      	it	lt
 8025a28:	4622      	movlt	r2, r4
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025a2a:	42a8      	cmp	r0, r5
 8025a2c:	bfa8      	it	ge
 8025a2e:	4628      	movge	r0, r5
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 8025a30:	42a3      	cmp	r3, r4
 8025a32:	bfb8      	it	lt
 8025a34:	4623      	movlt	r3, r4
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8025a36:	42a9      	cmp	r1, r5
		*out_0++ = (q7_t) ch_0_out_0;
 8025a38:	9c05      	ldr	r4, [sp, #20]
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8025a3a:	bfa8      	it	ge
 8025a3c:	4629      	movge	r1, r5
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8025a3e:	42aa      	cmp	r2, r5
		*out_0++ = (q7_t) ch_0_out_0;
 8025a40:	f804 0c02 	strb.w	r0, [r4, #-2]
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8025a44:	bfa8      	it	ge
 8025a46:	462a      	movge	r2, r5
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025a48:	42ab      	cmp	r3, r5
		*out_1++ = (q7_t) ch_0_out_1;
 8025a4a:	9804      	ldr	r0, [sp, #16]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8025a4c:	bfa8      	it	ge
 8025a4e:	462b      	movge	r3, r5
		*out_1++ = (q7_t) ch_0_out_1;
 8025a50:	f800 1c02 	strb.w	r1, [r0, #-2]
		*out_0++ = (q7_t) ch_1_out_0;
 8025a54:	f804 2c01 	strb.w	r2, [r4, #-1]
 8025a58:	1ca2      	adds	r2, r4, #2
		*out_1++ = (q7_t) ch_1_out_1;
 8025a5a:	f800 3c01 	strb.w	r3, [r0, #-1]
 8025a5e:	1c83      	adds	r3, r0, #2
 8025a60:	9205      	str	r2, [sp, #20]
 8025a62:	9304      	str	r3, [sp, #16]
	while (row_count) {
 8025a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025a66:	42bb      	cmp	r3, r7
 8025a68:	f47f af56 	bne.w	8025918 <mat_mult_kernel_s8_s16_reordered_fpreq+0x6c>
 8025a6c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8025a6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8025a70:	3101      	adds	r1, #1
 8025a72:	00cb      	lsls	r3, r1, #3
 8025a74:	0049      	lsls	r1, r1, #1
 8025a76:	441a      	add	r2, r3
 8025a78:	920f      	str	r2, [sp, #60]	; 0x3c
 8025a7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8025a7c:	441a      	add	r2, r3
 8025a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8025a80:	440b      	add	r3, r1
 8025a82:	9220      	str	r2, [sp, #128]	; 0x80
 8025a84:	9321      	str	r3, [sp, #132]	; 0x84
 8025a86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8025a88:	440b      	add	r3, r1
 8025a8a:	930e      	str	r3, [sp, #56]	; 0x38
		/* skip row */
		ip_a0 += num_col_a;
		row_count--;
	}

	if (output_ch & 1) {
 8025a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8025a8e:	07da      	lsls	r2, r3, #31
 8025a90:	d554      	bpl.n	8025b3c <mat_mult_kernel_s8_s16_reordered_fpreq+0x290>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;

		/* Init accumulator with bias for channel N + 1 */
		q31_t ch_0_out_0 = *bias;
 8025a92:	9b20      	ldr	r3, [sp, #128]	; 0x80
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025a94:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
		q31_t ch_0_out_0 = *bias;
 8025a96:	6819      	ldr	r1, [r3, #0]
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025a98:	9b06      	ldr	r3, [sp, #24]
		q31_t ch_0_out_1 = ch_0_out_0;
 8025a9a:	460a      	mov	r2, r1

		int32_t col_count = num_col_a / 4;
		while (col_count) {
 8025a9c:	089d      	lsrs	r5, r3, #2
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025a9e:	eb06 0443 	add.w	r4, r6, r3, lsl #1
		while (col_count) {
 8025aa2:	d018      	beq.n	8025ad6 <mat_mult_kernel_s8_s16_reordered_fpreq+0x22a>
    memcpy(&val, *in_q7, 4);
 8025aa4:	f85b 3b04 	ldr.w	r3, [fp], #4
    memcpy(&val, *in_q15, 4);
 8025aa8:	6837      	ldr	r7, [r6, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025aaa:	ea4f 2033 	mov.w	r0, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025aae:	fa2f f383 	sxtb16	r3, r3
 8025ab2:	fa2f f080 	sxtb16	r0, r0
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025ab6:	fb23 1107 	smlad	r1, r3, r7, r1
 8025aba:	6827      	ldr	r7, [r4, #0]
 8025abc:	fb23 2207 	smlad	r2, r3, r7, r2
 8025ac0:	6877      	ldr	r7, [r6, #4]
 8025ac2:	3408      	adds	r4, #8
 8025ac4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8025ac8:	3608      	adds	r6, #8
 8025aca:	fb20 1107 	smlad	r1, r0, r7, r1
 8025ace:	fb20 2203 	smlad	r2, r0, r3, r2
 8025ad2:	3d01      	subs	r5, #1
 8025ad4:	d1e6      	bne.n	8025aa4 <mat_mult_kernel_s8_s16_reordered_fpreq+0x1f8>
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);

			col_count--;
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * *scales);
 8025ad6:	ee07 1a90 	vmov	s15, r1
 8025ada:	990f      	ldr	r1, [sp, #60]	; 0x3c
		ch_0_out_0 += out_offset;
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 8025adc:	ee07 2a10 	vmov	s14, r2
		ch_0_out_0 += out_offset;
 8025ae0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * *scales);
 8025ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8025ae6:	edd1 6a00 	vldr	s13, [r1]
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025aea:	9808      	ldr	r0, [sp, #32]
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 8025aec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		*out_0++ = (q7_t) ch_0_out_0;
 8025af0:	9c21      	ldr	r4, [sp, #132]	; 0x84
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * *scales);
 8025af2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8025af6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8025afa:	ee17 3a90 	vmov	r3, s15
		ch_0_out_0 += out_offset;
 8025afe:	4413      	add	r3, r2
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8025b00:	9a07      	ldr	r2, [sp, #28]
 8025b02:	4293      	cmp	r3, r2
 8025b04:	bfb8      	it	lt
 8025b06:	4613      	movlt	r3, r2
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8025b08:	4283      	cmp	r3, r0
 8025b0a:	bfa8      	it	ge
 8025b0c:	4603      	movge	r3, r0
		*out_0++ = (q7_t) ch_0_out_0;
 8025b0e:	7023      	strb	r3, [r4, #0]
 8025b10:	4623      	mov	r3, r4
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 8025b12:	edd1 7a00 	vldr	s15, [r1]
		*out_0++ = (q7_t) ch_0_out_0;
 8025b16:	3301      	adds	r3, #1
		ch_0_out_1 += out_offset;
 8025b18:	991c      	ldr	r1, [sp, #112]	; 0x70
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 8025b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
		*out_0++ = (q7_t) ch_0_out_0;
 8025b1e:	9321      	str	r3, [sp, #132]	; 0x84
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 8025b20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8025b24:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 += out_offset;
 8025b28:	440b      	add	r3, r1
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8025b2a:	4293      	cmp	r3, r2
 8025b2c:	bfb8      	it	lt
 8025b2e:	4613      	movlt	r3, r2
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
		*out_1++ = (q7_t) ch_0_out_1;
 8025b30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8025b32:	4283      	cmp	r3, r0
 8025b34:	bfa8      	it	ge
 8025b36:	4603      	movge	r3, r0
		*out_1++ = (q7_t) ch_0_out_1;
 8025b38:	7013      	strb	r3, [r2, #0]
 8025b3a:	9b10      	ldr	r3, [sp, #64]	; 0x40

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8025b3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8025b3e:	4413      	add	r3, r2
 8025b40:	4618      	mov	r0, r3
 8025b42:	b013      	add	sp, #76	; 0x4c
 8025b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (col_count) {
 8025b48:	46cb      	mov	fp, r9
		q31_t ch_1_out_1 = *bias++;
 8025b4a:	4601      	mov	r1, r0
		q31_t ch_0_out_1 = *bias++;
 8025b4c:	4665      	mov	r5, ip
 8025b4e:	e72d      	b.n	80259ac <mat_mult_kernel_s8_s16_reordered_fpreq+0x100>

08025b50 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask>:

q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025b54:	b095      	sub	sp, #84	; 0x54
 8025b56:	468c      	mov	ip, r1
 8025b58:	900a      	str	r0, [sp, #40]	; 0x28
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
	q7_t *mask1 = mask + output_ch / 8;
 8025b5a:	9c24      	ldr	r4, [sp, #144]	; 0x90
	q7_t *out_1 = out_0 + output_ch;
 8025b5c:	9823      	ldr	r0, [sp, #140]	; 0x8c
	q7_t *mask1 = mask + output_ch / 8;
 8025b5e:	eb04 04d2 	add.w	r4, r4, r2, lsr #3
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025b62:	9212      	str	r2, [sp, #72]	; 0x48
	q7_t *out_1 = out_0 + output_ch;
 8025b64:	4410      	add	r0, r2
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025b66:	f9bd 607c 	ldrsh.w	r6, [sp, #124]	; 0x7c
 8025b6a:	f9bd 7080 	ldrsh.w	r7, [sp, #128]	; 0x80

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0 = input_a;
	int bit_starting_idx = 0;
	/* this loop over rows in A */
	while (row_count) {
 8025b6e:	0852      	lsrs	r2, r2, #1
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025b70:	f8bd 5084 	ldrh.w	r5, [sp, #132]	; 0x84
	q7_t *mask1 = mask + output_ch / 8;
 8025b74:	9402      	str	r4, [sp, #8]
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025b76:	910f      	str	r1, [sp, #60]	; 0x3c
 8025b78:	9604      	str	r6, [sp, #16]
 8025b7a:	9707      	str	r7, [sp, #28]
 8025b7c:	950d      	str	r5, [sp, #52]	; 0x34
 8025b7e:	9c22      	ldr	r4, [sp, #136]	; 0x88
	while (row_count) {
 8025b80:	f000 8102 	beq.w	8025d88 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x238>
		q31_t ch_0_out_0 = *bias;
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
		q31_t ch_1_out_1 = *bias++;

		uint16_t col_count = num_col_a / 4;
 8025b84:	08a9      	lsrs	r1, r5, #2
 8025b86:	3a01      	subs	r2, #1
 8025b88:	3002      	adds	r0, #2
 8025b8a:	3308      	adds	r3, #8
 8025b8c:	910c      	str	r1, [sp, #48]	; 0x30
 8025b8e:	b292      	uxth	r2, r2
 8025b90:	f104 0110 	add.w	r1, r4, #16
 8025b94:	9005      	str	r0, [sp, #20]
 8025b96:	9213      	str	r2, [sp, #76]	; 0x4c
 8025b98:	42b7      	cmp	r7, r6
 8025b9a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8025b9e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8025ba0:	9308      	str	r3, [sp, #32]
 8025ba2:	bfa8      	it	ge
 8025ba4:	4637      	movge	r7, r6
 8025ba6:	920e      	str	r2, [sp, #56]	; 0x38
 8025ba8:	3801      	subs	r0, #1
 8025baa:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8025bac:	b283      	uxth	r3, r0
 8025bae:	f104 0008 	add.w	r0, r4, #8
 8025bb2:	3202      	adds	r2, #2
 8025bb4:	970b      	str	r7, [sp, #44]	; 0x2c
 8025bb6:	3301      	adds	r3, #1
 8025bb8:	9009      	str	r0, [sp, #36]	; 0x24
 8025bba:	9206      	str	r2, [sp, #24]
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025bbc:	eb0c 0245 	add.w	r2, ip, r5, lsl #1
 8025bc0:	9210      	str	r2, [sp, #64]	; 0x40
	int bit_starting_idx = 0;
 8025bc2:	2200      	movs	r2, #0
 8025bc4:	9203      	str	r2, [sp, #12]
 8025bc6:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
 8025bca:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8025bce:	9201      	str	r2, [sp, #4]
 8025bd0:	9311      	str	r3, [sp, #68]	; 0x44
		const float scale_0 = scales[0];
 8025bd2:	9b08      	ldr	r3, [sp, #32]
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8025bd4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		const float scale_0 = scales[0];
 8025bd6:	ed13 7a02 	vldr	s14, [r3, #-8]
		const float scale_1 = scales[1];
 8025bda:	ed53 7a01 	vldr	s15, [r3, #-4]
		q31_t ch_0_out_0 = *bias;
 8025bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8025be0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
		q31_t ch_0_out_0 = *bias;
 8025be2:	f853 1c08 	ldr.w	r1, [r3, #-8]
		q31_t ch_1_out_0 = *bias;
 8025be6:	f853 5c04 	ldr.w	r5, [r3, #-4]
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8025bea:	eb04 0802 	add.w	r8, r4, r2
		/* accumulate over the vector */
		while (col_count) {
 8025bee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8025bf0:	2b00      	cmp	r3, #0
 8025bf2:	f000 8106 	beq.w	8025e02 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x2b2>
		q31_t ch_1_out_1 = *bias++;
 8025bf6:	46ab      	mov	fp, r5
		q31_t ch_0_out_1 = *bias++;
 8025bf8:	4608      	mov	r0, r1
		while (col_count) {
 8025bfa:	46a2      	mov	sl, r4
		const q15_t *ip_b0 = input_b;
 8025bfc:	e9dd 7e0f 	ldrd	r7, lr, [sp, #60]	; 0x3c
    memcpy(&val, *in_q7, 4);
 8025c00:	f85a 2b04 	ldr.w	r2, [sl], #4
    memcpy(&val, *in_q15, 4);
 8025c04:	f8d7 c000 	ldr.w	ip, [r7]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025c08:	ea4f 2632 	mov.w	r6, r2, ror #8
 8025c0c:	f8de 9000 	ldr.w	r9, [lr]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025c10:	fa2f f686 	sxtb16	r6, r6
 8025c14:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025c18:	fb22 110c 	smlad	r1, r2, ip, r1
    memcpy(&val, *in_q7, 4);
 8025c1c:	f858 3b04 	ldr.w	r3, [r8], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025c20:	fa2f f483 	sxtb16	r4, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 8025c24:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025c28:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025c2c:	fb22 0209 	smlad	r2, r2, r9, r0
 8025c30:	fb24 550c 	smlad	r5, r4, ip, r5
    memcpy(&val, *in_q15, 4);
 8025c34:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8025c38:	3708      	adds	r7, #8
 8025c3a:	fb24 bb09 	smlad	fp, r4, r9, fp
 8025c3e:	f8de 4004 	ldr.w	r4, [lr, #4]
 8025c42:	f10e 0e08 	add.w	lr, lr, #8
 8025c46:	fb26 110c 	smlad	r1, r6, ip, r1
 8025c4a:	fb26 2004 	smlad	r0, r6, r4, r2
 8025c4e:	fb23 550c 	smlad	r5, r3, ip, r5
 8025c52:	fb23 bb04 	smlad	fp, r3, r4, fp
		while (col_count) {
 8025c56:	9b01      	ldr	r3, [sp, #4]
 8025c58:	429f      	cmp	r7, r3
 8025c5a:	d1d1      	bne.n	8025c00 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xb0>
 8025c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025c5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8025c60:	4413      	add	r3, r2
 8025c62:	930a      	str	r3, [sp, #40]	; 0x28
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

			col_count--;
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025c64:	ee06 1a90 	vmov	s13, r1
 8025c68:	9b03      	ldr	r3, [sp, #12]
 8025c6a:	2201      	movs	r2, #1
		ch_0_out_0 += out_offset;
 8025c6c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025c6e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8025c72:	409a      	lsls	r2, r3
 8025c74:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8025c76:	ee66 6a87 	vmul.f32	s13, s13, s14
 8025c7a:	7819      	ldrb	r1, [r3, #0]
 8025c7c:	b2d2      	uxtb	r2, r2
 8025c7e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8025c82:	ee16 3a90 	vmov	r3, s13
		ch_0_out_0 += out_offset;
 8025c86:	4423      	add	r3, r4
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 8025c88:	9c04      	ldr	r4, [sp, #16]
 8025c8a:	429c      	cmp	r4, r3
 8025c8c:	f300 8087 	bgt.w	8025d9e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x24e>
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 8025c90:	9c07      	ldr	r4, [sp, #28]
 8025c92:	429c      	cmp	r4, r3
 8025c94:	f2c0 80af 	blt.w	8025df6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x2a6>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx);
 8025c98:	4311      	orrs	r1, r2
 8025c9a:	b249      	sxtb	r1, r1
		else
			BIT_CLEAR(*mask, bit_starting_idx);
		*out_0++ = (q7_t) ch_0_out_0;


		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025c9c:	ee06 0a90 	vmov	s13, r0
 8025ca0:	9824      	ldr	r0, [sp, #144]	; 0x90
 8025ca2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8025ca6:	7001      	strb	r1, [r0, #0]
		*out_0++ = (q7_t) ch_0_out_0;
 8025ca8:	9906      	ldr	r1, [sp, #24]
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025caa:	ee26 7a87 	vmul.f32	s14, s13, s14
		*out_0++ = (q7_t) ch_0_out_0;
 8025cae:	f801 3c02 	strb.w	r3, [r1, #-2]
		ch_0_out_1 += out_offset;
 8025cb2:	991e      	ldr	r1, [sp, #120]	; 0x78
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8025cb4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8025cb8:	ee17 3a10 	vmov	r3, s14
		ch_0_out_1 += out_offset;
 8025cbc:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 8025cbe:	9904      	ldr	r1, [sp, #16]
 8025cc0:	4299      	cmp	r1, r3
 8025cc2:	dd79      	ble.n	8025db8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x268>
 8025cc4:	9902      	ldr	r1, [sp, #8]
 8025cc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025cc8:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx);
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 8025cca:	ea21 0102 	bic.w	r1, r1, r2
 8025cce:	b249      	sxtb	r1, r1
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025cd0:	ee07 5a10 	vmov	s14, r5
 8025cd4:	9a03      	ldr	r2, [sp, #12]
 8025cd6:	9802      	ldr	r0, [sp, #8]
 8025cd8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025cdc:	3201      	adds	r2, #1
 8025cde:	7001      	strb	r1, [r0, #0]
 8025ce0:	2101      	movs	r1, #1
 8025ce2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8025ce6:	fa01 f202 	lsl.w	r2, r1, r2
		*out_1++ = (q7_t) ch_0_out_1;
 8025cea:	9905      	ldr	r1, [sp, #20]
 8025cec:	b2d2      	uxtb	r2, r2
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025cee:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		*out_1++ = (q7_t) ch_0_out_1;
 8025cf2:	f801 3c02 	strb.w	r3, [r1, #-2]
		ch_1_out_0 += out_offset;
 8025cf6:	991e      	ldr	r1, [sp, #120]	; 0x78
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8025cf8:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 8025cfc:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 8025cfe:	9904      	ldr	r1, [sp, #16]
 8025d00:	4299      	cmp	r1, r3
 8025d02:	dd51      	ble.n	8025da8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x258>
 8025d04:	9924      	ldr	r1, [sp, #144]	; 0x90
 8025d06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025d08:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 8025d0a:	ea21 0102 	bic.w	r1, r1, r2
 8025d0e:	b249      	sxtb	r1, r1
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025d10:	ee07 ba10 	vmov	s14, fp
 8025d14:	9824      	ldr	r0, [sp, #144]	; 0x90
 8025d16:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025d1a:	7001      	strb	r1, [r0, #0]
		*out_0++ = (q7_t) ch_1_out_0;
 8025d1c:	9906      	ldr	r1, [sp, #24]
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
		*out_0++ = (q7_t) ch_1_out_0;
 8025d22:	f801 3c01 	strb.w	r3, [r1, #-1]
		ch_1_out_1 += out_offset;
 8025d26:	991e      	ldr	r1, [sp, #120]	; 0x78
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8025d28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8025d2c:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 8025d30:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 8025d32:	9904      	ldr	r1, [sp, #16]
 8025d34:	4299      	cmp	r1, r3
 8025d36:	dd2a      	ble.n	8025d8e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x23e>
 8025d38:	9902      	ldr	r1, [sp, #8]
 8025d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025d3c:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 8025d3e:	ea21 0202 	bic.w	r2, r1, r2
 8025d42:	b252      	sxtb	r2, r2
 8025d44:	9802      	ldr	r0, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		bit_starting_idx += 2;
 8025d46:	9903      	ldr	r1, [sp, #12]
 8025d48:	7002      	strb	r2, [r0, #0]
		*out_1++ = (q7_t) ch_1_out_1;
 8025d4a:	9a05      	ldr	r2, [sp, #20]
		bit_starting_idx += 2;
 8025d4c:	3102      	adds	r1, #2
		*out_1++ = (q7_t) ch_1_out_1;
 8025d4e:	f802 3c01 	strb.w	r3, [r2, #-1]
		if(bit_starting_idx == 8){
 8025d52:	2908      	cmp	r1, #8
 8025d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
		bit_starting_idx += 2;
 8025d56:	9103      	str	r1, [sp, #12]
 8025d58:	f103 0308 	add.w	r3, r3, #8
 8025d5c:	9309      	str	r3, [sp, #36]	; 0x24
		if(bit_starting_idx == 8){
 8025d5e:	d033      	beq.n	8025dc8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x278>
 8025d60:	9a06      	ldr	r2, [sp, #24]
 8025d62:	3202      	adds	r2, #2
 8025d64:	9206      	str	r2, [sp, #24]
 8025d66:	9a05      	ldr	r2, [sp, #20]
 8025d68:	3202      	adds	r2, #2
 8025d6a:	9205      	str	r2, [sp, #20]
 8025d6c:	9a08      	ldr	r2, [sp, #32]
 8025d6e:	3208      	adds	r2, #8
 8025d70:	9208      	str	r2, [sp, #32]
	while (row_count) {
 8025d72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8025d74:	429a      	cmp	r2, r3
 8025d76:	f47f af2c 	bne.w	8025bd2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x82>
 8025d7a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8025d7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8025d7e:	3001      	adds	r0, #1
 8025d80:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8025d84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8025d86:	4418      	add	r0, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8025d88:	b015      	add	sp, #84	; 0x54
 8025d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (ch_1_out_1 > activation_max){
 8025d8e:	9807      	ldr	r0, [sp, #28]
 8025d90:	9902      	ldr	r1, [sp, #8]
 8025d92:	4298      	cmp	r0, r3
 8025d94:	7809      	ldrb	r1, [r1, #0]
 8025d96:	db30      	blt.n	8025dfa <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x2aa>
			BIT_SET(*mask1, bit_starting_idx+1);
 8025d98:	430a      	orrs	r2, r1
 8025d9a:	b252      	sxtb	r2, r2
 8025d9c:	e7d2      	b.n	8025d44 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1f4>
 8025d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
			BIT_CLEAR(*mask, bit_starting_idx);
 8025da0:	ea21 0102 	bic.w	r1, r1, r2
 8025da4:	b249      	sxtb	r1, r1
 8025da6:	e779      	b.n	8025c9c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x14c>
		if (ch_1_out_0 > activation_max){
 8025da8:	9807      	ldr	r0, [sp, #28]
 8025daa:	9924      	ldr	r1, [sp, #144]	; 0x90
 8025dac:	4298      	cmp	r0, r3
 8025dae:	7809      	ldrb	r1, [r1, #0]
 8025db0:	db1f      	blt.n	8025df2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x2a2>
			BIT_SET(*mask, bit_starting_idx+1);
 8025db2:	4311      	orrs	r1, r2
 8025db4:	b249      	sxtb	r1, r1
 8025db6:	e7ab      	b.n	8025d10 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1c0>
		if (ch_0_out_1 > activation_max){
 8025db8:	9807      	ldr	r0, [sp, #28]
 8025dba:	9902      	ldr	r1, [sp, #8]
 8025dbc:	4298      	cmp	r0, r3
 8025dbe:	7809      	ldrb	r1, [r1, #0]
 8025dc0:	db1d      	blt.n	8025dfe <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x2ae>
			BIT_SET(*mask1, bit_starting_idx);
 8025dc2:	4311      	orrs	r1, r2
 8025dc4:	b249      	sxtb	r1, r1
 8025dc6:	e783      	b.n	8025cd0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x180>
			mask++;
 8025dc8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8025dca:	3201      	adds	r2, #1
 8025dcc:	9224      	str	r2, [sp, #144]	; 0x90
			mask1++;
 8025dce:	4602      	mov	r2, r0
 8025dd0:	3201      	adds	r2, #1
 8025dd2:	9202      	str	r2, [sp, #8]
 8025dd4:	9a06      	ldr	r2, [sp, #24]
 8025dd6:	3202      	adds	r2, #2
 8025dd8:	9206      	str	r2, [sp, #24]
 8025dda:	9a05      	ldr	r2, [sp, #20]
 8025ddc:	3202      	adds	r2, #2
 8025dde:	9205      	str	r2, [sp, #20]
 8025de0:	9a08      	ldr	r2, [sp, #32]
 8025de2:	3208      	adds	r2, #8
 8025de4:	9208      	str	r2, [sp, #32]
	while (row_count) {
 8025de6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8025de8:	429a      	cmp	r2, r3
 8025dea:	d0c6      	beq.n	8025d7a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x22a>
			bit_starting_idx = 0;
 8025dec:	2300      	movs	r3, #0
 8025dee:	9303      	str	r3, [sp, #12]
 8025df0:	e6ef      	b.n	8025bd2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x82>
 8025df2:	4603      	mov	r3, r0
 8025df4:	e789      	b.n	8025d0a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1ba>
 8025df6:	4623      	mov	r3, r4
 8025df8:	e7d2      	b.n	8025da0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x250>
 8025dfa:	4603      	mov	r3, r0
 8025dfc:	e79f      	b.n	8025d3e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1ee>
 8025dfe:	4603      	mov	r3, r0
 8025e00:	e763      	b.n	8025cca <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x17a>
		while (col_count) {
 8025e02:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
		q31_t ch_1_out_1 = *bias++;
 8025e06:	46ab      	mov	fp, r5
		q31_t ch_0_out_1 = *bias++;
 8025e08:	4608      	mov	r0, r1
 8025e0a:	e72b      	b.n	8025c64 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x114>

08025e0c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH>:
q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH(const q7_t *kernel_sram,
		const q7_t *kernel_flash, const uint16_t first_k_channel,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025e10:	b09b      	sub	sp, #108	; 0x6c
 8025e12:	4616      	mov	r6, r2
 8025e14:	4681      	mov	r9, r0
 8025e16:	469c      	mov	ip, r3
 8025e18:	f8bd 5090 	ldrh.w	r5, [sp, #144]	; 0x90
 8025e1c:	f8bd 40a4 	ldrh.w	r4, [sp, #164]	; 0xa4
 8025e20:	910a      	str	r1, [sp, #40]	; 0x28
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 8025e22:	992b      	ldr	r1, [sp, #172]	; 0xac
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e24:	920d      	str	r2, [sp, #52]	; 0x34

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0_sram = kernel_sram;
	const uint16_t num_col_sram = first_k_channel;
	const q7_t *ip_a0_flash = kernel_flash;
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 8025e26:	1aa2      	subs	r2, r4, r2
	q7_t *out_1 = out_0 + output_ch;
 8025e28:	1948      	adds	r0, r1, r5
	q7_t *mask1 = mask + output_ch / 8;
 8025e2a:	992c      	ldr	r1, [sp, #176]	; 0xb0
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 8025e2c:	b297      	uxth	r7, r2
	q7_t *out_1 = out_0 + output_ch;
 8025e2e:	462a      	mov	r2, r5
	q7_t *mask1 = mask + output_ch / 8;
 8025e30:	eb01 01d5 	add.w	r1, r1, r5, lsr #3
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e34:	9518      	str	r5, [sp, #96]	; 0x60
 8025e36:	930f      	str	r3, [sp, #60]	; 0x3c
	int bit_starting_idx = 0;
	/* this loop over rows in A */
	while (row_count) {
 8025e38:	0853      	lsrs	r3, r2, #1
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e3a:	f9bd 50a0 	ldrsh.w	r5, [sp, #160]	; 0xa0
	q7_t *mask1 = mask + output_ch / 8;
 8025e3e:	9102      	str	r1, [sp, #8]
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e40:	f9bd 109c 	ldrsh.w	r1, [sp, #156]	; 0x9c
 8025e44:	9507      	str	r5, [sp, #28]
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 8025e46:	970c      	str	r7, [sp, #48]	; 0x30
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8025e48:	9104      	str	r1, [sp, #16]
 8025e4a:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
	while (row_count) {
 8025e4c:	f000 815a 	beq.w	8026104 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2f8>
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
		q31_t ch_1_out_1 = *bias++;

		// kernels in SRAM
		uint16_t col_count = num_col_sram / 4;
 8025e50:	08b6      	lsrs	r6, r6, #2
 8025e52:	3b01      	subs	r3, #1
 8025e54:	f105 0210 	add.w	r2, r5, #16

			col_count--;
		} /* while over col_count */

		// kernels in Flash
		col_count = num_col_flash / 4;
 8025e58:	08bf      	lsrs	r7, r7, #2
 8025e5a:	1e71      	subs	r1, r6, #1
		uint16_t col_count = num_col_sram / 4;
 8025e5c:	9610      	str	r6, [sp, #64]	; 0x40
 8025e5e:	b29e      	uxth	r6, r3
 8025e60:	1c83      	adds	r3, r0, #2
 8025e62:	f105 0008 	add.w	r0, r5, #8
 8025e66:	b289      	uxth	r1, r1
 8025e68:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 8025e6c:	f107 3eff 	add.w	lr, r7, #4294967295	; 0xffffffff
 8025e70:	9009      	str	r0, [sp, #36]	; 0x24
 8025e72:	3101      	adds	r1, #1
 8025e74:	9212      	str	r2, [sp, #72]	; 0x48
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025e76:	eb0c 0444 	add.w	r4, ip, r4, lsl #1
 8025e7a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8025e7c:	9825      	ldr	r0, [sp, #148]	; 0x94
 8025e7e:	3202      	adds	r2, #2
 8025e80:	9d07      	ldr	r5, [sp, #28]
 8025e82:	3008      	adds	r0, #8
 8025e84:	9306      	str	r3, [sp, #24]
 8025e86:	9205      	str	r2, [sp, #20]
 8025e88:	fa1f f38e 	uxth.w	r3, lr
 8025e8c:	00ca      	lsls	r2, r1, #3
 8025e8e:	9008      	str	r0, [sp, #32]
 8025e90:	0088      	lsls	r0, r1, #2
 8025e92:	9904      	ldr	r1, [sp, #16]
		col_count = num_col_flash / 4;
 8025e94:	9711      	str	r7, [sp, #68]	; 0x44
 8025e96:	3301      	adds	r3, #1
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025e98:	4667      	mov	r7, ip
 8025e9a:	9014      	str	r0, [sp, #80]	; 0x50
 8025e9c:	428d      	cmp	r5, r1
	int bit_starting_idx = 0;
 8025e9e:	f04f 0000 	mov.w	r0, #0
 8025ea2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8025ea6:	9619      	str	r6, [sp, #100]	; 0x64
 8025ea8:	9003      	str	r0, [sp, #12]
 8025eaa:	bfa8      	it	ge
 8025eac:	460d      	movge	r5, r1
 8025eae:	18a0      	adds	r0, r4, r2
 8025eb0:	18ba      	adds	r2, r7, r2
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025eb2:	9413      	str	r4, [sp, #76]	; 0x4c
 8025eb4:	9017      	str	r0, [sp, #92]	; 0x5c
 8025eb6:	9216      	str	r2, [sp, #88]	; 0x58
 8025eb8:	9315      	str	r3, [sp, #84]	; 0x54
 8025eba:	950b      	str	r5, [sp, #44]	; 0x2c
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8025ebc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8025ebe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8025ec0:	eb09 0803 	add.w	r8, r9, r3
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8025ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025ec6:	4413      	add	r3, r2
		while (col_count) {
 8025ec8:	9a10      	ldr	r2, [sp, #64]	; 0x40
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8025eca:	930e      	str	r3, [sp, #56]	; 0x38
		const float scale_0 = scales[0];
 8025ecc:	9b08      	ldr	r3, [sp, #32]
 8025ece:	ed13 7a02 	vldr	s14, [r3, #-8]
		const float scale_1 = scales[1];
 8025ed2:	ed53 7a01 	vldr	s15, [r3, #-4]
		q31_t ch_0_out_0 = *bias;
 8025ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025ed8:	f853 0c08 	ldr.w	r0, [r3, #-8]
		q31_t ch_1_out_0 = *bias;
 8025edc:	f853 3c04 	ldr.w	r3, [r3, #-4]
		while (col_count) {
 8025ee0:	2a00      	cmp	r2, #0
 8025ee2:	f000 814c 	beq.w	802617e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x372>
 8025ee6:	9a14      	ldr	r2, [sp, #80]	; 0x50
		q31_t ch_1_out_1 = *bias++;
 8025ee8:	469b      	mov	fp, r3
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8025eea:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
		q31_t ch_0_out_1 = *bias++;
 8025eee:	4601      	mov	r1, r0
 8025ef0:	444a      	add	r2, r9
		const q15_t *ip_b0 = input_b;
 8025ef2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
		q31_t ch_0_out_1 = *bias++;
 8025ef4:	46c2      	mov	sl, r8
 8025ef6:	9201      	str	r2, [sp, #4]
    memcpy(&val, *in_q7, 4);
 8025ef8:	f859 4b04 	ldr.w	r4, [r9], #4
    memcpy(&val, *in_q15, 4);
 8025efc:	f8d7 e000 	ldr.w	lr, [r7]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025f00:	ea4f 2634 	mov.w	r6, r4, ror #8
 8025f04:	f8dc 8000 	ldr.w	r8, [ip]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025f08:	fa2f f686 	sxtb16	r6, r6
 8025f0c:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025f10:	fb24 000e 	smlad	r0, r4, lr, r0
    memcpy(&val, *in_q7, 4);
 8025f14:	f85a 2b04 	ldr.w	r2, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025f18:	fa2f f582 	sxtb16	r5, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8025f1c:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025f20:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025f24:	fb24 1408 	smlad	r4, r4, r8, r1
 8025f28:	fb25 330e 	smlad	r3, r5, lr, r3
    memcpy(&val, *in_q15, 4);
 8025f2c:	f8d7 e004 	ldr.w	lr, [r7, #4]
 8025f30:	3708      	adds	r7, #8
 8025f32:	fb25 bb08 	smlad	fp, r5, r8, fp
 8025f36:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8025f3a:	f10c 0c08 	add.w	ip, ip, #8
 8025f3e:	fb26 000e 	smlad	r0, r6, lr, r0
 8025f42:	fb26 4105 	smlad	r1, r6, r5, r4
 8025f46:	fb22 330e 	smlad	r3, r2, lr, r3
 8025f4a:	fb22 bb05 	smlad	fp, r2, r5, fp
		while (col_count) {
 8025f4e:	9a01      	ldr	r2, [sp, #4]
 8025f50:	454a      	cmp	r2, r9
 8025f52:	d1d1      	bne.n	8025ef8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0xec>
 8025f54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8025f56:	4491      	add	r9, r2
		/* accumulate over the vector */
		while (col_count) {
 8025f58:	9a11      	ldr	r2, [sp, #68]	; 0x44
    *in_q15 += 2;
 8025f5a:	e9dd c716 	ldrd	ip, r7, [sp, #88]	; 0x58
 8025f5e:	2a00      	cmp	r2, #0
 8025f60:	f000 8117 	beq.w	8026192 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x386>
 8025f64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8025f66:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8025f68:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8025f6c:	4691      	mov	r9, r2
 8025f6e:	eb02 0a05 	add.w	sl, r2, r5
 8025f72:	f8cd a004 	str.w	sl, [sp, #4]
 8025f76:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    memcpy(&val, *in_q7, 4);
 8025f7a:	f859 4b04 	ldr.w	r4, [r9], #4
    memcpy(&val, *in_q15, 4);
 8025f7e:	f8dc e000 	ldr.w	lr, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 8025f82:	ea4f 2634 	mov.w	r6, r4, ror #8
 8025f86:	f8d7 8000 	ldr.w	r8, [r7]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025f8a:	fa2f f686 	sxtb16	r6, r6
 8025f8e:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025f92:	fb24 000e 	smlad	r0, r4, lr, r0
    memcpy(&val, *in_q7, 4);
 8025f96:	f85a 2b04 	ldr.w	r2, [sl], #4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025f9a:	fa2f f582 	sxtb16	r5, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 8025f9e:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8025fa2:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8025fa6:	fb24 1408 	smlad	r4, r4, r8, r1
 8025faa:	fb25 330e 	smlad	r3, r5, lr, r3
    memcpy(&val, *in_q15, 4);
 8025fae:	f8dc e004 	ldr.w	lr, [ip, #4]
 8025fb2:	f10c 0c08 	add.w	ip, ip, #8
 8025fb6:	fb25 bb08 	smlad	fp, r5, r8, fp
 8025fba:	687d      	ldr	r5, [r7, #4]
 8025fbc:	3708      	adds	r7, #8
 8025fbe:	fb26 000e 	smlad	r0, r6, lr, r0
 8025fc2:	fb26 4105 	smlad	r1, r6, r5, r4
 8025fc6:	fb22 330e 	smlad	r3, r2, lr, r3
 8025fca:	fb22 bb05 	smlad	fp, r2, r5, fp
 8025fce:	9a01      	ldr	r2, [sp, #4]
 8025fd0:	454a      	cmp	r2, r9
 8025fd2:	d1d2      	bne.n	8025f7a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x16e>
 8025fd4:	464a      	mov	r2, r9
 8025fd6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8025fd8:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8025fdc:	4422      	add	r2, r4
 8025fde:	920a      	str	r2, [sp, #40]	; 0x28
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

			col_count--;
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025fe0:	ee06 0a90 	vmov	s13, r0
 8025fe4:	9a03      	ldr	r2, [sp, #12]
 8025fe6:	2001      	movs	r0, #1
		ch_0_out_0 += out_offset;
 8025fe8:	9d26      	ldr	r5, [sp, #152]	; 0x98
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8025fea:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8025fee:	4090      	lsls	r0, r2
 8025ff0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8025ff2:	ee66 6a87 	vmul.f32	s13, s13, s14
 8025ff6:	7814      	ldrb	r4, [r2, #0]
 8025ff8:	b2c0      	uxtb	r0, r0
 8025ffa:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8025ffe:	ee16 2a90 	vmov	r2, s13
		ch_0_out_0 += out_offset;
 8026002:	442a      	add	r2, r5
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 8026004:	9d04      	ldr	r5, [sp, #16]
 8026006:	42aa      	cmp	r2, r5
 8026008:	f2c0 808f 	blt.w	802612a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x31e>
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 802600c:	9d07      	ldr	r5, [sp, #28]
 802600e:	42aa      	cmp	r2, r5
 8026010:	f300 80b1 	bgt.w	8026176 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x36a>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx);
 8026014:	4304      	orrs	r4, r0
 8026016:	b264      	sxtb	r4, r4
		else
			BIT_CLEAR(*mask, bit_starting_idx);
		*out_0++ = (q7_t) ch_0_out_0;


		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026018:	ee06 1a90 	vmov	s13, r1
 802601c:	992c      	ldr	r1, [sp, #176]	; 0xb0
 802601e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8026022:	700c      	strb	r4, [r1, #0]
		*out_0++ = (q7_t) ch_0_out_0;
 8026024:	9905      	ldr	r1, [sp, #20]
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026026:	ee26 7a87 	vmul.f32	s14, s13, s14
		*out_0++ = (q7_t) ch_0_out_0;
 802602a:	f801 2c02 	strb.w	r2, [r1, #-2]
		ch_0_out_1 += out_offset;
 802602e:	9926      	ldr	r1, [sp, #152]	; 0x98
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026030:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8026034:	ee17 2a10 	vmov	r2, s14
		ch_0_out_1 += out_offset;
 8026038:	440a      	add	r2, r1
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 802603a:	9904      	ldr	r1, [sp, #16]
 802603c:	428a      	cmp	r2, r1
 802603e:	da79      	bge.n	8026134 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x328>
 8026040:	9902      	ldr	r1, [sp, #8]
 8026042:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026044:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx);
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 8026046:	ea21 0000 	bic.w	r0, r1, r0
 802604a:	b240      	sxtb	r0, r0
		*out_1++ = (q7_t) ch_0_out_1;


		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802604c:	ee07 3a10 	vmov	s14, r3
 8026050:	9902      	ldr	r1, [sp, #8]
 8026052:	9b03      	ldr	r3, [sp, #12]
 8026054:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8026058:	7008      	strb	r0, [r1, #0]
 802605a:	3301      	adds	r3, #1
 802605c:	2101      	movs	r1, #1
 802605e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026062:	fa01 f303 	lsl.w	r3, r1, r3
		*out_1++ = (q7_t) ch_0_out_1;
 8026066:	9906      	ldr	r1, [sp, #24]
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026068:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		*out_1++ = (q7_t) ch_0_out_1;
 802606c:	f801 2c02 	strb.w	r2, [r1, #-2]
		ch_1_out_0 += out_offset;
 8026070:	9926      	ldr	r1, [sp, #152]	; 0x98
 8026072:	b2da      	uxtb	r2, r3
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026074:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 8026078:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 802607a:	9904      	ldr	r1, [sp, #16]
 802607c:	428b      	cmp	r3, r1
 802607e:	da4c      	bge.n	802611a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x30e>
 8026080:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8026082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026084:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 8026086:	ea21 0102 	bic.w	r1, r1, r2
 802608a:	b249      	sxtb	r1, r1
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802608c:	ee07 ba10 	vmov	s14, fp
 8026090:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8026092:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8026096:	7001      	strb	r1, [r0, #0]
		*out_0++ = (q7_t) ch_1_out_0;
 8026098:	9905      	ldr	r1, [sp, #20]
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802609a:	ee67 7a27 	vmul.f32	s15, s14, s15
		*out_0++ = (q7_t) ch_1_out_0;
 802609e:	f801 3c01 	strb.w	r3, [r1, #-1]
		ch_1_out_1 += out_offset;
 80260a2:	9926      	ldr	r1, [sp, #152]	; 0x98
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80260a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80260a8:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 80260ac:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 80260ae:	9904      	ldr	r1, [sp, #16]
 80260b0:	428b      	cmp	r3, r1
 80260b2:	da2a      	bge.n	802610a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2fe>
 80260b4:	9902      	ldr	r1, [sp, #8]
 80260b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80260b8:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 80260ba:	ea21 0202 	bic.w	r2, r1, r2
 80260be:	b252      	sxtb	r2, r2
 80260c0:	9802      	ldr	r0, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		bit_starting_idx += 2;
 80260c2:	9903      	ldr	r1, [sp, #12]
 80260c4:	7002      	strb	r2, [r0, #0]
		*out_1++ = (q7_t) ch_1_out_1;
 80260c6:	9a06      	ldr	r2, [sp, #24]
		bit_starting_idx += 2;
 80260c8:	3102      	adds	r1, #2
		*out_1++ = (q7_t) ch_1_out_1;
 80260ca:	f802 3c01 	strb.w	r3, [r2, #-1]
		if(bit_starting_idx == 8){
 80260ce:	2908      	cmp	r1, #8
 80260d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
		bit_starting_idx += 2;
 80260d2:	9103      	str	r1, [sp, #12]
 80260d4:	f103 0308 	add.w	r3, r3, #8
 80260d8:	9309      	str	r3, [sp, #36]	; 0x24
		if(bit_starting_idx == 8){
 80260da:	d033      	beq.n	8026144 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x338>
 80260dc:	9a05      	ldr	r2, [sp, #20]
 80260de:	3202      	adds	r2, #2
 80260e0:	9205      	str	r2, [sp, #20]
 80260e2:	9a06      	ldr	r2, [sp, #24]
 80260e4:	3202      	adds	r2, #2
 80260e6:	9206      	str	r2, [sp, #24]
 80260e8:	9a08      	ldr	r2, [sp, #32]
 80260ea:	3208      	adds	r2, #8
 80260ec:	9208      	str	r2, [sp, #32]
	while (row_count) {
 80260ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80260f0:	4293      	cmp	r3, r2
 80260f2:	f47f aee3 	bne.w	8025ebc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0xb0>
 80260f6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80260f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80260fa:	3001      	adds	r0, #1
 80260fc:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8026100:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8026102:	4418      	add	r0, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8026104:	b01b      	add	sp, #108	; 0x6c
 8026106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (ch_1_out_1 > activation_max){
 802610a:	9807      	ldr	r0, [sp, #28]
 802610c:	9902      	ldr	r1, [sp, #8]
 802610e:	4298      	cmp	r0, r3
 8026110:	7809      	ldrb	r1, [r1, #0]
 8026112:	db2e      	blt.n	8026172 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x366>
			BIT_SET(*mask1, bit_starting_idx+1);
 8026114:	430a      	orrs	r2, r1
 8026116:	b252      	sxtb	r2, r2
 8026118:	e7d2      	b.n	80260c0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2b4>
		if (ch_1_out_0 > activation_max){
 802611a:	9807      	ldr	r0, [sp, #28]
 802611c:	992c      	ldr	r1, [sp, #176]	; 0xb0
 802611e:	4283      	cmp	r3, r0
 8026120:	7809      	ldrb	r1, [r1, #0]
 8026122:	dc2a      	bgt.n	802617a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x36e>
			BIT_SET(*mask, bit_starting_idx+1);
 8026124:	4311      	orrs	r1, r2
 8026126:	b249      	sxtb	r1, r1
 8026128:	e7b0      	b.n	802608c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x280>
 802612a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
			BIT_CLEAR(*mask, bit_starting_idx);
 802612c:	ea24 0400 	bic.w	r4, r4, r0
 8026130:	b264      	sxtb	r4, r4
 8026132:	e771      	b.n	8026018 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x20c>
		if (ch_0_out_1 > activation_max){
 8026134:	9c07      	ldr	r4, [sp, #28]
 8026136:	9902      	ldr	r1, [sp, #8]
 8026138:	42a2      	cmp	r2, r4
 802613a:	7809      	ldrb	r1, [r1, #0]
 802613c:	dc17      	bgt.n	802616e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x362>
			BIT_SET(*mask1, bit_starting_idx);
 802613e:	4308      	orrs	r0, r1
 8026140:	b240      	sxtb	r0, r0
 8026142:	e783      	b.n	802604c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x240>
			mask++;
 8026144:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8026146:	3201      	adds	r2, #1
 8026148:	922c      	str	r2, [sp, #176]	; 0xb0
			mask1++;
 802614a:	4602      	mov	r2, r0
 802614c:	3201      	adds	r2, #1
 802614e:	9202      	str	r2, [sp, #8]
 8026150:	9a05      	ldr	r2, [sp, #20]
 8026152:	3202      	adds	r2, #2
 8026154:	9205      	str	r2, [sp, #20]
 8026156:	9a06      	ldr	r2, [sp, #24]
 8026158:	3202      	adds	r2, #2
 802615a:	9206      	str	r2, [sp, #24]
 802615c:	9a08      	ldr	r2, [sp, #32]
 802615e:	3208      	adds	r2, #8
 8026160:	9208      	str	r2, [sp, #32]
	while (row_count) {
 8026162:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026164:	4293      	cmp	r3, r2
 8026166:	d0c6      	beq.n	80260f6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2ea>
			bit_starting_idx = 0;
 8026168:	2300      	movs	r3, #0
 802616a:	9303      	str	r3, [sp, #12]
 802616c:	e6a6      	b.n	8025ebc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0xb0>
 802616e:	4622      	mov	r2, r4
 8026170:	e769      	b.n	8026046 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x23a>
 8026172:	4603      	mov	r3, r0
 8026174:	e7a1      	b.n	80260ba <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2ae>
 8026176:	462a      	mov	r2, r5
 8026178:	e7d8      	b.n	802612c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x320>
 802617a:	4603      	mov	r3, r0
 802617c:	e783      	b.n	8026086 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x27a>
		while (col_count) {
 802617e:	9a11      	ldr	r2, [sp, #68]	; 0x44
		while (col_count) {
 8026180:	46c1      	mov	r9, r8
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8026182:	9f13      	ldr	r7, [sp, #76]	; 0x4c
		q31_t ch_1_out_1 = *bias++;
 8026184:	469b      	mov	fp, r3
		const q15_t *ip_b0 = input_b;
 8026186:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
		q31_t ch_0_out_1 = *bias++;
 802618a:	4601      	mov	r1, r0
		while (col_count) {
 802618c:	2a00      	cmp	r2, #0
 802618e:	f47f aee9 	bne.w	8025f64 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x158>
 8026192:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8026194:	920a      	str	r2, [sp, #40]	; 0x28
 8026196:	e723      	b.n	8025fe0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1d4>

08026198 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2>:
q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(const q7_t *kernel_sram,
		const q7_t *kernel_flash, const uint16_t first_k_channel,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8026198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802619c:	b09d      	sub	sp, #116	; 0x74
 802619e:	4616      	mov	r6, r2
 80261a0:	469c      	mov	ip, r3
 80261a2:	f8bd 5098 	ldrh.w	r5, [sp, #152]	; 0x98
 80261a6:	f8bd 40ac 	ldrh.w	r4, [sp, #172]	; 0xac
 80261aa:	9105      	str	r1, [sp, #20]
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 80261ac:	992d      	ldr	r1, [sp, #180]	; 0xb4
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261ae:	920f      	str	r2, [sp, #60]	; 0x3c

	uint16_t row_count = output_ch / 2;
	const q7_t *ip_a0_sram = kernel_sram;
	const uint16_t num_col_sram = first_k_channel;
	const q7_t *ip_a0_flash = kernel_flash;
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 80261b0:	1aa2      	subs	r2, r4, r2
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261b2:	9009      	str	r0, [sp, #36]	; 0x24
	q7_t *out_1 = out_0 + output_ch;
 80261b4:	1948      	adds	r0, r1, r5
	q7_t *mask1 = mask + output_ch / 8;
 80261b6:	992e      	ldr	r1, [sp, #184]	; 0xb8
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 80261b8:	b297      	uxth	r7, r2
	q7_t *out_1 = out_0 + output_ch;
 80261ba:	462a      	mov	r2, r5
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261bc:	951b      	str	r5, [sp, #108]	; 0x6c
	q7_t *mask1 = mask + output_ch / 8;
 80261be:	eb01 01d5 	add.w	r1, r1, r5, lsr #3
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261c2:	930e      	str	r3, [sp, #56]	; 0x38
 80261c4:	f9bd 50a8 	ldrsh.w	r5, [sp, #168]	; 0xa8
	int bit_starting_idx = 0;
	/* this loop over rows in A */
	while (row_count) {
 80261c8:	0853      	lsrs	r3, r2, #1
	q7_t *mask1 = mask + output_ch / 8;
 80261ca:	9101      	str	r1, [sp, #4]
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261cc:	f9bd 10a4 	ldrsh.w	r1, [sp, #164]	; 0xa4
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 80261d0:	970b      	str	r7, [sp, #44]	; 0x2c
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80261d2:	9102      	str	r1, [sp, #8]
 80261d4:	9506      	str	r5, [sp, #24]
 80261d6:	992c      	ldr	r1, [sp, #176]	; 0xb0
	while (row_count) {
 80261d8:	f000 8160 	beq.w	802649c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x304>
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
		q31_t ch_1_out_1 = *bias++;

		// kernels in SRAM
		uint16_t col_count = num_col_sram / 2;
 80261dc:	0872      	lsrs	r2, r6, #1
 80261de:	3002      	adds	r0, #2
 80261e0:	3b01      	subs	r3, #1

			col_count--;
		} /* while over col_count */

		// kernels in Flash
		col_count = num_col_flash / 2;
 80261e2:	087f      	lsrs	r7, r7, #1
		uint16_t col_count = num_col_sram / 2;
 80261e4:	9210      	str	r2, [sp, #64]	; 0x40
 80261e6:	3a01      	subs	r2, #1
 80261e8:	9003      	str	r0, [sp, #12]
 80261ea:	f101 0008 	add.w	r0, r1, #8
 80261ee:	b292      	uxth	r2, r2
 80261f0:	f101 0510 	add.w	r5, r1, #16
 80261f4:	9008      	str	r0, [sp, #32]
 80261f6:	b29b      	uxth	r3, r3
 80261f8:	1c50      	adds	r0, r2, #1
 80261fa:	0052      	lsls	r2, r2, #1
 80261fc:	931a      	str	r3, [sp, #104]	; 0x68
 80261fe:	1e7b      	subs	r3, r7, #1
 8026200:	3204      	adds	r2, #4
 8026202:	0081      	lsls	r1, r0, #2
 8026204:	b29b      	uxth	r3, r3
		col_count = num_col_flash / 2;
 8026206:	9711      	str	r7, [sp, #68]	; 0x44
 8026208:	9217      	str	r2, [sp, #92]	; 0x5c
 802620a:	4662      	mov	r2, ip
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 802620c:	eb0c 0744 	add.w	r7, ip, r4, lsl #1
	int bit_starting_idx = 0;
 8026210:	f04f 0b00 	mov.w	fp, #0
 8026214:	440a      	add	r2, r1
 8026216:	005c      	lsls	r4, r3, #1
 8026218:	3301      	adds	r3, #1
 802621a:	eb06 0040 	add.w	r0, r6, r0, lsl #1
 802621e:	9216      	str	r2, [sp, #88]	; 0x58
 8026220:	187a      	adds	r2, r7, r1
 8026222:	9902      	ldr	r1, [sp, #8]
 8026224:	9215      	str	r2, [sp, #84]	; 0x54
 8026226:	005a      	lsls	r2, r3, #1
 8026228:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 802622a:	9214      	str	r2, [sp, #80]	; 0x50
 802622c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8026230:	9d06      	ldr	r5, [sp, #24]
 8026232:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8026234:	9312      	str	r3, [sp, #72]	; 0x48
 8026236:	42a9      	cmp	r1, r5
 8026238:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802623a:	f102 0202 	add.w	r2, r2, #2
 802623e:	9018      	str	r0, [sp, #96]	; 0x60
 8026240:	bfa8      	it	ge
 8026242:	4629      	movge	r1, r5
 8026244:	1d20      	adds	r0, r4, #4
 8026246:	3308      	adds	r3, #8
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8026248:	9713      	str	r7, [sp, #76]	; 0x4c
 802624a:	9019      	str	r0, [sp, #100]	; 0x64
 802624c:	9204      	str	r2, [sp, #16]
 802624e:	9307      	str	r3, [sp, #28]
 8026250:	910a      	str	r1, [sp, #40]	; 0x28
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8026252:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8026254:	9b09      	ldr	r3, [sp, #36]	; 0x24
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8026256:	990b      	ldr	r1, [sp, #44]	; 0x2c
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8026258:	189d      	adds	r5, r3, r2
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 802625a:	9a05      	ldr	r2, [sp, #20]
 802625c:	440a      	add	r2, r1
 802625e:	920c      	str	r2, [sp, #48]	; 0x30
		const float scale_0 = scales[0];
 8026260:	9a07      	ldr	r2, [sp, #28]
 8026262:	ed12 7a02 	vldr	s14, [r2, #-8]
		const float scale_1 = scales[1];
 8026266:	ed52 7a01 	vldr	s15, [r2, #-4]
		q31_t ch_0_out_0 = *bias;
 802626a:	9a08      	ldr	r2, [sp, #32]
 802626c:	f852 4c08 	ldr.w	r4, [r2, #-8]
		q31_t ch_1_out_0 = *bias;
 8026270:	f852 0c04 	ldr.w	r0, [r2, #-4]
		while (col_count) {
 8026274:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8026276:	2a00      	cmp	r2, #0
 8026278:	f000 814d 	beq.w	8026516 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x37e>
 802627c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802627e:	1c99      	adds	r1, r3, #2
 8026280:	3502      	adds	r5, #2
		q31_t ch_1_out_1 = *bias++;
 8026282:	4680      	mov	r8, r0
 8026284:	1d17      	adds	r7, r2, #4
 8026286:	9a13      	ldr	r2, [sp, #76]	; 0x4c
		q31_t ch_0_out_1 = *bias++;
 8026288:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 802628c:	1d16      	adds	r6, r2, #4
 802628e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8026290:	eb03 0a02 	add.w	sl, r3, r2
 8026294:	4623      	mov	r3, r4
 8026296:	f8cd a000 	str.w	sl, [sp]
			ch_0_out_0 += ip_a0_sram[0] * ip_b0[0];
 802629a:	f911 cc02 	ldrsb.w	ip, [r1, #-2]
 802629e:	3102      	adds	r1, #2
 80262a0:	f937 2c04 	ldrsh.w	r2, [r7, #-4]
 80262a4:	3604      	adds	r6, #4
			ch_0_out_1 += ip_a0_sram[0] * ip_b1[0];
 80262a6:	f936 bc08 	ldrsh.w	fp, [r6, #-8]
 80262aa:	3704      	adds	r7, #4
			ch_1_out_0 += ip_a1_sram[0] * ip_b0[0];
 80262ac:	f915 9c02 	ldrsb.w	r9, [r5, #-2]
			ch_0_out_0 += ip_a0_sram[0] * ip_b0[0];
 80262b0:	fb12 440c 	smlabb	r4, r2, ip, r4
			ch_0_out_0 += ip_a0_sram[1] * ip_b0[1];
 80262b4:	f911 ac03 	ldrsb.w	sl, [r1, #-3]
			ch_0_out_1 += ip_a0_sram[0] * ip_b1[0];
 80262b8:	fb1b 330c 	smlabb	r3, fp, ip, r3
			ch_1_out_0 += ip_a1_sram[0] * ip_b0[0];
 80262bc:	fb12 0009 	smlabb	r0, r2, r9, r0
			ch_1_out_0 += ip_a1_sram[1] * ip_b0[1];
 80262c0:	f915 cc01 	ldrsb.w	ip, [r5, #-1]
			ch_0_out_0 += ip_a0_sram[1] * ip_b0[1];
 80262c4:	f937 2c06 	ldrsh.w	r2, [r7, #-6]
			ch_1_out_1 += ip_a1_sram[0] * ip_b1[0];
 80262c8:	fb1b 8809 	smlabb	r8, fp, r9, r8
			ch_0_out_1 += ip_a0_sram[1] * ip_b1[1];
 80262cc:	f936 ec06 	ldrsh.w	lr, [r6, #-6]
 80262d0:	3502      	adds	r5, #2
			ch_0_out_0 += ip_a0_sram[1] * ip_b0[1];
 80262d2:	fb12 440a 	smlabb	r4, r2, sl, r4
			ch_1_out_0 += ip_a1_sram[1] * ip_b0[1];
 80262d6:	fb12 000c 	smlabb	r0, r2, ip, r0
		while (col_count) {
 80262da:	9a00      	ldr	r2, [sp, #0]
			ch_0_out_1 += ip_a0_sram[1] * ip_b1[1];
 80262dc:	fb1e 330a 	smlabb	r3, lr, sl, r3
			ch_1_out_1 += ip_a1_sram[1] * ip_b1[1];
 80262e0:	fb1e 880c 	smlabb	r8, lr, ip, r8
		while (col_count) {
 80262e4:	428a      	cmp	r2, r1
 80262e6:	d1d8      	bne.n	802629a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x102>
 80262e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80262ea:	9918      	ldr	r1, [sp, #96]	; 0x60
 80262ec:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80262f0:	440a      	add	r2, r1
 80262f2:	9209      	str	r2, [sp, #36]	; 0x24
		/* accumulate over the vector */
		while (col_count) {
 80262f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
			ip_b0 += 2;
 80262f6:	e9dd 5615 	ldrd	r5, r6, [sp, #84]	; 0x54
		while (col_count) {
 80262fa:	2a00      	cmp	r2, #0
 80262fc:	f000 8114 	beq.w	8026528 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x390>
 8026300:	9a05      	ldr	r2, [sp, #20]
 8026302:	3604      	adds	r6, #4
 8026304:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8026306:	3504      	adds	r5, #4
 8026308:	4694      	mov	ip, r2
 802630a:	1c91      	adds	r1, r2, #2
 802630c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 802630e:	3702      	adds	r7, #2
 8026310:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8026314:	eb0c 0a02 	add.w	sl, ip, r2
 8026318:	f8cd a000 	str.w	sl, [sp]
			ch_0_out_0 += ip_a0_flash[0] * ip_b0[0];
 802631c:	f911 cc02 	ldrsb.w	ip, [r1, #-2]
 8026320:	3102      	adds	r1, #2
 8026322:	f936 2c04 	ldrsh.w	r2, [r6, #-4]
 8026326:	3504      	adds	r5, #4
			ch_0_out_0 += ip_a0_flash[1] * ip_b0[1];
			ch_0_out_1 += ip_a0_flash[0] * ip_b1[0];
 8026328:	f935 bc08 	ldrsh.w	fp, [r5, #-8]
 802632c:	3604      	adds	r6, #4
			ch_0_out_1 += ip_a0_flash[1] * ip_b1[1];

			ch_1_out_0 += ip_a1_flash[0] * ip_b0[0];
 802632e:	f917 9c02 	ldrsb.w	r9, [r7, #-2]
			ch_0_out_0 += ip_a0_flash[0] * ip_b0[0];
 8026332:	fb12 440c 	smlabb	r4, r2, ip, r4
			ch_0_out_0 += ip_a0_flash[1] * ip_b0[1];
 8026336:	f911 ac03 	ldrsb.w	sl, [r1, #-3]
			ch_0_out_1 += ip_a0_flash[0] * ip_b1[0];
 802633a:	fb1b 330c 	smlabb	r3, fp, ip, r3
			ch_1_out_0 += ip_a1_flash[0] * ip_b0[0];
 802633e:	fb12 0009 	smlabb	r0, r2, r9, r0
			ch_1_out_0 += ip_a1_flash[1] * ip_b0[1];
 8026342:	f917 cc01 	ldrsb.w	ip, [r7, #-1]
			ch_0_out_0 += ip_a0_flash[1] * ip_b0[1];
 8026346:	f936 2c06 	ldrsh.w	r2, [r6, #-6]
			ch_1_out_1 += ip_a1_flash[0] * ip_b1[0];
 802634a:	fb1b 8809 	smlabb	r8, fp, r9, r8
			ch_0_out_1 += ip_a0_flash[1] * ip_b1[1];
 802634e:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 8026352:	3702      	adds	r7, #2
			ch_0_out_0 += ip_a0_flash[1] * ip_b0[1];
 8026354:	fb12 440a 	smlabb	r4, r2, sl, r4
			ch_1_out_0 += ip_a1_flash[1] * ip_b0[1];
 8026358:	fb12 000c 	smlabb	r0, r2, ip, r0
		while (col_count) {
 802635c:	9a00      	ldr	r2, [sp, #0]
			ch_0_out_1 += ip_a0_flash[1] * ip_b1[1];
 802635e:	fb1e 330a 	smlabb	r3, lr, sl, r3
			ch_1_out_1 += ip_a1_flash[1] * ip_b1[1];
 8026362:	fb1e 880c 	smlabb	r8, lr, ip, r8
		while (col_count) {
 8026366:	428a      	cmp	r2, r1
 8026368:	d1d8      	bne.n	802631c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x184>
 802636a:	9914      	ldr	r1, [sp, #80]	; 0x50
 802636c:	e9dd 2b0b 	ldrd	r2, fp, [sp, #44]	; 0x2c
 8026370:	440a      	add	r2, r1
 8026372:	9905      	ldr	r1, [sp, #20]
 8026374:	4411      	add	r1, r2
 8026376:	9105      	str	r1, [sp, #20]

			col_count--;
		} /* while over col_count */


		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8026378:	ee06 4a90 	vmov	s13, r4
 802637c:	2201      	movs	r2, #1
		ch_0_out_0 += out_offset;
 802637e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8026380:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8026384:	fa02 f10b 	lsl.w	r1, r2, fp
 8026388:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 802638a:	b2c9      	uxtb	r1, r1
 802638c:	ee66 6a87 	vmul.f32	s13, s13, s14
 8026390:	7814      	ldrb	r4, [r2, #0]
 8026392:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8026396:	ee16 2a90 	vmov	r2, s13
		ch_0_out_0 += out_offset;
 802639a:	442a      	add	r2, r5
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 802639c:	9d02      	ldr	r5, [sp, #8]
 802639e:	42aa      	cmp	r2, r5
 80263a0:	f2c0 808f 	blt.w	80264c2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x32a>
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 80263a4:	9d06      	ldr	r5, [sp, #24]
 80263a6:	42aa      	cmp	r2, r5
 80263a8:	f300 80b1 	bgt.w	802650e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x376>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx);
 80263ac:	430c      	orrs	r4, r1
 80263ae:	b264      	sxtb	r4, r4
			BIT_CLEAR(*mask, bit_starting_idx);
		*out_0++ = (q7_t) ch_0_out_0;



		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80263b0:	ee06 3a90 	vmov	s13, r3
 80263b4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80263b6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80263ba:	701c      	strb	r4, [r3, #0]
		*out_0++ = (q7_t) ch_0_out_0;
 80263bc:	9b04      	ldr	r3, [sp, #16]
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80263be:	ee26 7a87 	vmul.f32	s14, s13, s14
		*out_0++ = (q7_t) ch_0_out_0;
 80263c2:	f803 2c02 	strb.w	r2, [r3, #-2]
		ch_0_out_1 += out_offset;
 80263c6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80263c8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80263cc:	ee17 3a10 	vmov	r3, s14
		ch_0_out_1 += out_offset;
 80263d0:	4413      	add	r3, r2
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 80263d2:	9a02      	ldr	r2, [sp, #8]
 80263d4:	4293      	cmp	r3, r2
 80263d6:	da79      	bge.n	80264cc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x334>
 80263d8:	9a01      	ldr	r2, [sp, #4]
 80263da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80263dc:	7812      	ldrb	r2, [r2, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx);
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 80263de:	ea22 0101 	bic.w	r1, r2, r1
 80263e2:	b249      	sxtb	r1, r1
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80263e4:	ee07 0a10 	vmov	s14, r0
 80263e8:	9801      	ldr	r0, [sp, #4]
 80263ea:	f10b 0201 	add.w	r2, fp, #1
 80263ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80263f2:	7001      	strb	r1, [r0, #0]
 80263f4:	2101      	movs	r1, #1
 80263f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80263fa:	fa01 f202 	lsl.w	r2, r1, r2
		*out_1++ = (q7_t) ch_0_out_1;
 80263fe:	9903      	ldr	r1, [sp, #12]
 8026400:	b2d2      	uxtb	r2, r2
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026402:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		*out_1++ = (q7_t) ch_0_out_1;
 8026406:	f801 3c02 	strb.w	r3, [r1, #-2]
		ch_1_out_0 += out_offset;
 802640a:	9928      	ldr	r1, [sp, #160]	; 0xa0
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802640c:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 8026410:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 8026412:	9902      	ldr	r1, [sp, #8]
 8026414:	428b      	cmp	r3, r1
 8026416:	da4c      	bge.n	80264b2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x31a>
 8026418:	992e      	ldr	r1, [sp, #184]	; 0xb8
 802641a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802641c:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 802641e:	ea21 0102 	bic.w	r1, r1, r2
 8026422:	b249      	sxtb	r1, r1
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026424:	ee07 8a10 	vmov	s14, r8
 8026428:	982e      	ldr	r0, [sp, #184]	; 0xb8
 802642a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802642e:	7001      	strb	r1, [r0, #0]
		*out_0++ = (q7_t) ch_1_out_0;
 8026430:	9904      	ldr	r1, [sp, #16]
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026432:	ee67 7a27 	vmul.f32	s15, s14, s15
		*out_0++ = (q7_t) ch_1_out_0;
 8026436:	f801 3c01 	strb.w	r3, [r1, #-1]
		ch_1_out_1 += out_offset;
 802643a:	9928      	ldr	r1, [sp, #160]	; 0xa0
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802643c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8026440:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 8026444:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 8026446:	9902      	ldr	r1, [sp, #8]
 8026448:	428b      	cmp	r3, r1
 802644a:	da2a      	bge.n	80264a2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x30a>
 802644c:	9901      	ldr	r1, [sp, #4]
 802644e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026450:	7809      	ldrb	r1, [r1, #0]
			mask_value = 0;
		}
		if (mask_value == 1)
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 8026452:	ea21 0202 	bic.w	r2, r1, r2
 8026456:	b252      	sxtb	r2, r2
 8026458:	9901      	ldr	r1, [sp, #4]
		*out_1++ = (q7_t) ch_1_out_1;
		scales += 2;

		bit_starting_idx += 2;
 802645a:	f10b 0b02 	add.w	fp, fp, #2
 802645e:	700a      	strb	r2, [r1, #0]
		if(bit_starting_idx == 8){
 8026460:	f1bb 0f08 	cmp.w	fp, #8
		*out_1++ = (q7_t) ch_1_out_1;
 8026464:	9a03      	ldr	r2, [sp, #12]
 8026466:	f802 3c01 	strb.w	r3, [r2, #-1]
 802646a:	9b08      	ldr	r3, [sp, #32]
 802646c:	f103 0308 	add.w	r3, r3, #8
 8026470:	9308      	str	r3, [sp, #32]
		if(bit_starting_idx == 8){
 8026472:	d033      	beq.n	80264dc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x344>
 8026474:	9a04      	ldr	r2, [sp, #16]
 8026476:	3202      	adds	r2, #2
 8026478:	9204      	str	r2, [sp, #16]
 802647a:	9a03      	ldr	r2, [sp, #12]
 802647c:	3202      	adds	r2, #2
 802647e:	9203      	str	r2, [sp, #12]
 8026480:	9a07      	ldr	r2, [sp, #28]
 8026482:	3208      	adds	r2, #8
 8026484:	9207      	str	r2, [sp, #28]
	while (row_count) {
 8026486:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026488:	429a      	cmp	r2, r3
 802648a:	f47f aee2 	bne.w	8026252 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0xba>
 802648e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8026490:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8026492:	3001      	adds	r0, #1
 8026494:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8026498:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 802649a:	4418      	add	r0, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 802649c:	b01d      	add	sp, #116	; 0x74
 802649e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (ch_1_out_1 > activation_max){
 80264a2:	9806      	ldr	r0, [sp, #24]
 80264a4:	9901      	ldr	r1, [sp, #4]
 80264a6:	4283      	cmp	r3, r0
 80264a8:	7809      	ldrb	r1, [r1, #0]
 80264aa:	dc2e      	bgt.n	802650a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x372>
			BIT_SET(*mask1, bit_starting_idx+1);
 80264ac:	430a      	orrs	r2, r1
 80264ae:	b252      	sxtb	r2, r2
 80264b0:	e7d2      	b.n	8026458 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x2c0>
		if (ch_1_out_0 > activation_max){
 80264b2:	9806      	ldr	r0, [sp, #24]
 80264b4:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80264b6:	4283      	cmp	r3, r0
 80264b8:	7809      	ldrb	r1, [r1, #0]
 80264ba:	dc2a      	bgt.n	8026512 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x37a>
			BIT_SET(*mask, bit_starting_idx+1);
 80264bc:	4311      	orrs	r1, r2
 80264be:	b249      	sxtb	r1, r1
 80264c0:	e7b0      	b.n	8026424 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x28c>
 80264c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			BIT_CLEAR(*mask, bit_starting_idx);
 80264c4:	ea24 0401 	bic.w	r4, r4, r1
 80264c8:	b264      	sxtb	r4, r4
 80264ca:	e771      	b.n	80263b0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x218>
		if (ch_0_out_1 > activation_max){
 80264cc:	9c06      	ldr	r4, [sp, #24]
 80264ce:	9a01      	ldr	r2, [sp, #4]
 80264d0:	42a3      	cmp	r3, r4
 80264d2:	7812      	ldrb	r2, [r2, #0]
 80264d4:	dc17      	bgt.n	8026506 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x36e>
			BIT_SET(*mask1, bit_starting_idx);
 80264d6:	4311      	orrs	r1, r2
 80264d8:	b249      	sxtb	r1, r1
 80264da:	e783      	b.n	80263e4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x24c>
			mask++;
 80264dc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 80264de:	3201      	adds	r2, #1
 80264e0:	922e      	str	r2, [sp, #184]	; 0xb8
			mask1++;
 80264e2:	460a      	mov	r2, r1
 80264e4:	3201      	adds	r2, #1
 80264e6:	9201      	str	r2, [sp, #4]
 80264e8:	9a04      	ldr	r2, [sp, #16]
 80264ea:	3202      	adds	r2, #2
 80264ec:	9204      	str	r2, [sp, #16]
 80264ee:	9a03      	ldr	r2, [sp, #12]
 80264f0:	3202      	adds	r2, #2
 80264f2:	9203      	str	r2, [sp, #12]
 80264f4:	9a07      	ldr	r2, [sp, #28]
 80264f6:	3208      	adds	r2, #8
 80264f8:	9207      	str	r2, [sp, #28]
	while (row_count) {
 80264fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80264fc:	4293      	cmp	r3, r2
 80264fe:	d0c6      	beq.n	802648e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x2f6>
			bit_starting_idx = 0;
 8026500:	f04f 0b00 	mov.w	fp, #0
 8026504:	e6a5      	b.n	8026252 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0xba>
 8026506:	4623      	mov	r3, r4
 8026508:	e769      	b.n	80263de <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x246>
 802650a:	4603      	mov	r3, r0
 802650c:	e7a1      	b.n	8026452 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x2ba>
 802650e:	462a      	mov	r2, r5
 8026510:	e7d8      	b.n	80264c4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x32c>
 8026512:	4603      	mov	r3, r0
 8026514:	e783      	b.n	802641e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x286>
		while (col_count) {
 8026516:	9a11      	ldr	r2, [sp, #68]	; 0x44
		q31_t ch_1_out_1 = *bias++;
 8026518:	4680      	mov	r8, r0
		while (col_count) {
 802651a:	9509      	str	r5, [sp, #36]	; 0x24
		q31_t ch_0_out_1 = *bias++;
 802651c:	4623      	mov	r3, r4
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 802651e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
		const q15_t *ip_b0 = input_b;
 8026520:	9e0e      	ldr	r6, [sp, #56]	; 0x38
		while (col_count) {
 8026522:	2a00      	cmp	r2, #0
 8026524:	f47f aeec 	bne.w	8026300 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x168>
 8026528:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802652a:	9205      	str	r2, [sp, #20]
 802652c:	e724      	b.n	8026378 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1e0>
 802652e:	bf00      	nop

08026530 <mat_mult_kernel3_input3_s8_s16_fpreq>:

q7_t* mat_mult_kernel3_input3_s8_s16_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q15_t *kbuf) {
 8026530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026534:	b087      	sub	sp, #28
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 8026536:	9815      	ldr	r0, [sp, #84]	; 0x54
		const int32_t *const output_bias, q7_t *out_0, q15_t *kbuf) {
 8026538:	9204      	str	r2, [sp, #16]
	q7_t *out_1 = out_0 + output_ch;
 802653a:	4410      	add	r0, r2
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
	const q15_t *ksrc = &kbuf[0];
	/* this loop over rows in A */
	while (row_count) {
 802653c:	0852      	lsrs	r2, r2, #1
		const int32_t *const output_bias, q7_t *out_0, q15_t *kbuf) {
 802653e:	f9bd a044 	ldrsh.w	sl, [sp, #68]	; 0x44
 8026542:	f9bd b048 	ldrsh.w	fp, [sp, #72]	; 0x48
 8026546:	f8bd 804c 	ldrh.w	r8, [sp, #76]	; 0x4c
 802654a:	9d14      	ldr	r5, [sp, #80]	; 0x50
	while (row_count) {
 802654c:	f000 8157 	beq.w	80267fe <mat_mult_kernel3_input3_s8_s16_fpreq+0x2ce>
 8026550:	3308      	adds	r3, #8
 8026552:	3a01      	subs	r2, #1
 8026554:	f105 0410 	add.w	r4, r5, #16
 8026558:	3002      	adds	r0, #2
 802655a:	9300      	str	r3, [sp, #0]
 802655c:	b292      	uxth	r2, r2
 802655e:	9b15      	ldr	r3, [sp, #84]	; 0x54
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8026560:	eb01 0848 	add.w	r8, r1, r8, lsl #1
 8026564:	f105 0908 	add.w	r9, r5, #8
 8026568:	9001      	str	r0, [sp, #4]
 802656a:	3302      	adds	r3, #2
 802656c:	9205      	str	r2, [sp, #20]
 802656e:	9302      	str	r3, [sp, #8]
 8026570:	eb04 03c2 	add.w	r3, r4, r2, lsl #3
 8026574:	9303      	str	r3, [sp, #12]
 8026576:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8026578:	f103 0e6c 	add.w	lr, r3, #108	; 0x6c
		const q31_t *ip31_b0 = ip_b0;
		const q31_t *ip31_b1 = ip_b1;
		const float scale_0 = scales[0];
 802657c:	9b00      	ldr	r3, [sp, #0]
 802657e:	6808      	ldr	r0, [r1, #0]
 8026580:	ed53 6a02 	vldr	s13, [r3, #-8]
		const float scale_1 = scales[1];
 8026584:	ed53 7a01 	vldr	s15, [r3, #-4]
 8026588:	f8d8 2000 	ldr.w	r2, [r8]
		//------------------4
		q31_t a01, a02, a11, a12;
		q31_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
		q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[0], b0, ch_0_out_0);
 802658c:	f85e 4c6c 	ldr.w	r4, [lr, #-108]
 8026590:	f859 5c08 	ldr.w	r5, [r9, #-8]
 8026594:	fb24 5300 	smlad	r3, r4, r0, r5
 8026598:	fb24 5402 	smlad	r4, r4, r2, r5
		ch_0_out_1 = __SMLAD(ksrc_31[0], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[0], b0, ch_1_out_0);
 802659c:	f85e 7c36 	ldr.w	r7, [lr, #-54]
 80265a0:	f859 6c04 	ldr.w	r6, [r9, #-4]
 80265a4:	fb27 6000 	smlad	r0, r7, r0, r6
 80265a8:	fb27 6202 	smlad	r2, r7, r2, r6
 80265ac:	684d      	ldr	r5, [r1, #4]
 80265ae:	f8d8 7004 	ldr.w	r7, [r8, #4]
		ch_1_out_1 = __SMLAD(ksrc2_31[0], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[1], b0, ch_0_out_0);
 80265b2:	f85e 6c68 	ldr.w	r6, [lr, #-104]
 80265b6:	fb26 3305 	smlad	r3, r6, r5, r3
 80265ba:	fb26 4407 	smlad	r4, r6, r7, r4
		ch_0_out_1 = __SMLAD(ksrc_31[1], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[1], b0, ch_1_out_0);
 80265be:	f85e 6c32 	ldr.w	r6, [lr, #-50]
 80265c2:	fb26 0005 	smlad	r0, r6, r5, r0
 80265c6:	fb26 2707 	smlad	r7, r6, r7, r2
 80265ca:	688a      	ldr	r2, [r1, #8]
 80265cc:	f8d8 c008 	ldr.w	ip, [r8, #8]

		//------------------8
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[2], b0, ch_0_out_0);
 80265d0:	f85e 5c64 	ldr.w	r5, [lr, #-100]
 80265d4:	fb25 3302 	smlad	r3, r5, r2, r3
 80265d8:	fb25 440c 	smlad	r4, r5, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[2], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[2], b0, ch_1_out_0);
 80265dc:	f85e 6c2e 	ldr.w	r6, [lr, #-46]
 80265e0:	fb26 0002 	smlad	r0, r6, r2, r0
 80265e4:	fb26 760c 	smlad	r6, r6, ip, r7
 80265e8:	68ca      	ldr	r2, [r1, #12]
 80265ea:	f8d8 c00c 	ldr.w	ip, [r8, #12]
		ch_1_out_1 = __SMLAD(ksrc2_31[2], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[3], b0, ch_0_out_0);
 80265ee:	f85e 5c60 	ldr.w	r5, [lr, #-96]
 80265f2:	fb25 3302 	smlad	r3, r5, r2, r3
 80265f6:	fb25 440c 	smlad	r4, r5, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[3], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[3], b0, ch_1_out_0);
 80265fa:	f85e 5c2a 	ldr.w	r5, [lr, #-42]
 80265fe:	fb25 0002 	smlad	r0, r5, r2, r0
 8026602:	fb25 6c0c 	smlad	ip, r5, ip, r6
 8026606:	690e      	ldr	r6, [r1, #16]
 8026608:	f8d8 5010 	ldr.w	r5, [r8, #16]

		//------------------12
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[4], b0, ch_0_out_0);
 802660c:	f85e 2c5c 	ldr.w	r2, [lr, #-92]
 8026610:	fb22 3306 	smlad	r3, r2, r6, r3
 8026614:	fb22 4405 	smlad	r4, r2, r5, r4
		ch_0_out_1 = __SMLAD(ksrc_31[4], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[4], b0, ch_1_out_0);
 8026618:	f85e 2c26 	ldr.w	r2, [lr, #-38]
 802661c:	fb22 0006 	smlad	r0, r2, r6, r0
 8026620:	fb22 c505 	smlad	r5, r2, r5, ip
 8026624:	694e      	ldr	r6, [r1, #20]
 8026626:	f8d8 2014 	ldr.w	r2, [r8, #20]
		ch_1_out_1 = __SMLAD(ksrc2_31[4], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[5], b0, ch_0_out_0);
 802662a:	f85e 7c58 	ldr.w	r7, [lr, #-88]
 802662e:	fb27 3306 	smlad	r3, r7, r6, r3
 8026632:	fb27 4402 	smlad	r4, r7, r2, r4
		ch_0_out_1 = __SMLAD(ksrc_31[5], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[5], b0, ch_1_out_0);
 8026636:	f85e 7c22 	ldr.w	r7, [lr, #-34]
 802663a:	fb27 0006 	smlad	r0, r7, r6, r0
 802663e:	fb27 5202 	smlad	r2, r7, r2, r5
 8026642:	698d      	ldr	r5, [r1, #24]
 8026644:	f8d8 7018 	ldr.w	r7, [r8, #24]
		ch_1_out_1 = __SMLAD(ksrc2_31[5], b1, ch_1_out_1);

		//------------------16
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[6], b0, ch_0_out_0);
 8026648:	f85e 6c54 	ldr.w	r6, [lr, #-84]
 802664c:	fb26 3305 	smlad	r3, r6, r5, r3
 8026650:	fb26 4407 	smlad	r4, r6, r7, r4
		ch_0_out_1 = __SMLAD(ksrc_31[6], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[6], b0, ch_1_out_0);
 8026654:	f85e 6c1e 	ldr.w	r6, [lr, #-30]
 8026658:	fb26 0005 	smlad	r0, r6, r5, r0
 802665c:	fb26 2707 	smlad	r7, r6, r7, r2
 8026660:	69ca      	ldr	r2, [r1, #28]
 8026662:	f8d8 c01c 	ldr.w	ip, [r8, #28]
		ch_1_out_1 = __SMLAD(ksrc2_31[6], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[7], b0, ch_0_out_0);
 8026666:	f85e 5c50 	ldr.w	r5, [lr, #-80]
 802666a:	fb25 3302 	smlad	r3, r5, r2, r3
 802666e:	fb25 440c 	smlad	r4, r5, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[7], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[7], b0, ch_1_out_0);
 8026672:	f85e 6c1a 	ldr.w	r6, [lr, #-26]
 8026676:	fb26 0002 	smlad	r0, r6, r2, r0
 802667a:	fb26 760c 	smlad	r6, r6, ip, r7
 802667e:	6a0a      	ldr	r2, [r1, #32]
 8026680:	f8d8 c020 	ldr.w	ip, [r8, #32]
		ch_1_out_1 = __SMLAD(ksrc2_31[7], b1, ch_1_out_1);

		//------------------20
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[8], b0, ch_0_out_0);
 8026684:	f85e 7c4c 	ldr.w	r7, [lr, #-76]
 8026688:	fb27 3302 	smlad	r3, r7, r2, r3
 802668c:	fb27 440c 	smlad	r4, r7, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[8], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[8], b0, ch_1_out_0);
 8026690:	f85e 5c16 	ldr.w	r5, [lr, #-22]
 8026694:	fb25 0002 	smlad	r0, r5, r2, r0
 8026698:	fb25 6c0c 	smlad	ip, r5, ip, r6
 802669c:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 802669e:	f8d8 5024 	ldr.w	r5, [r8, #36]	; 0x24
		ch_1_out_1 = __SMLAD(ksrc2_31[8], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[9], b0, ch_0_out_0);
 80266a2:	f85e 7c48 	ldr.w	r7, [lr, #-72]
 80266a6:	fb27 3306 	smlad	r3, r7, r6, r3
 80266aa:	fb27 4405 	smlad	r4, r7, r5, r4
		ch_0_out_1 = __SMLAD(ksrc_31[9], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[9], b0, ch_1_out_0);
 80266ae:	f85e 2c12 	ldr.w	r2, [lr, #-18]
 80266b2:	fb22 0006 	smlad	r0, r2, r6, r0
 80266b6:	fb22 c505 	smlad	r5, r2, r5, ip
 80266ba:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 80266bc:	f8d8 c028 	ldr.w	ip, [r8, #40]	; 0x28
		ch_1_out_1 = __SMLAD(ksrc2_31[9], b1, ch_1_out_1);

		//------------------24
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[10], b0, ch_0_out_0);
 80266c0:	f85e 7c44 	ldr.w	r7, [lr, #-68]
 80266c4:	fb27 3306 	smlad	r3, r7, r6, r3
 80266c8:	fb27 440c 	smlad	r4, r7, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[10], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[10], b0, ch_1_out_0);
 80266cc:	f85e 2c0e 	ldr.w	r2, [lr, #-14]
 80266d0:	fb22 0006 	smlad	r0, r2, r6, r0
 80266d4:	fb22 520c 	smlad	r2, r2, ip, r5
 80266d8:	6ace      	ldr	r6, [r1, #44]	; 0x2c
 80266da:	f8d8 c02c 	ldr.w	ip, [r8, #44]	; 0x2c
		ch_1_out_1 = __SMLAD(ksrc2_31[10], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[11], b0, ch_0_out_0);
 80266de:	f85e 7c40 	ldr.w	r7, [lr, #-64]
 80266e2:	fb27 3306 	smlad	r3, r7, r6, r3
 80266e6:	fb27 440c 	smlad	r4, r7, ip, r4
		ch_0_out_1 = __SMLAD(ksrc_31[11], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[11], b0, ch_1_out_0);
 80266ea:	f85e 5c0a 	ldr.w	r5, [lr, #-10]
 80266ee:	fb25 0006 	smlad	r0, r5, r6, r0
 80266f2:	fb25 2c0c 	smlad	ip, r5, ip, r2
 80266f6:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 80266f8:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
		ch_1_out_1 = __SMLAD(ksrc2_31[11], b1, ch_1_out_1);

		//------------------25,26,27
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[12], b0, ch_0_out_0);
 80266fc:	f85e 7c3c 	ldr.w	r7, [lr, #-60]
 8026700:	fb27 3306 	smlad	r3, r7, r6, r3
 8026704:	fb27 4702 	smlad	r7, r7, r2, r4
		ch_0_out_1 = __SMLAD(ksrc_31[12], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[12], b0, ch_1_out_0);
 8026708:	f85e 5c06 	ldr.w	r5, [lr, #-6]
 802670c:	fb25 0606 	smlad	r6, r5, r6, r0
 8026710:	fb25 c502 	smlad	r5, r5, r2, ip
 8026714:	9a00      	ldr	r2, [sp, #0]
 8026716:	f109 0908 	add.w	r9, r9, #8
		ch_1_out_1 = __SMLAD(ksrc2_31[12], b1, ch_1_out_1);
		q15_t _b0 = *ip_b0++;
		q15_t _b1 = *ip_b1++;

		ch_0_out_0 += ksrc[26] * _b0;
 802671a:	f93e 4c38 	ldrsh.w	r4, [lr, #-56]
 802671e:	f10e 0e6c 	add.w	lr, lr, #108	; 0x6c
		q15_t _b0 = *ip_b0++;
 8026722:	f9b1 0034 	ldrsh.w	r0, [r1, #52]	; 0x34
 8026726:	3208      	adds	r2, #8
		q15_t _b1 = *ip_b1++;
 8026728:	f9b8 c034 	ldrsh.w	ip, [r8, #52]	; 0x34
		ch_0_out_0 += ksrc[26] * _b0;
 802672c:	fb04 3300 	mla	r3, r4, r0, r3
 8026730:	9200      	str	r2, [sp, #0]
		ch_0_out_1 += ksrc[26] * _b1;
 8026732:	fb04 740c 	mla	r4, r4, ip, r7
		ch_1_out_0 += ksrc2[26] * _b0;
 8026736:	f93e 2c6e 	ldrsh.w	r2, [lr, #-110]
		ch_0_out_0 += ksrc[26] * _b0;
 802673a:	ee05 3a10 	vmov	s10, r3
		ch_1_out_0 += ksrc2[26] * _b0;
 802673e:	fb00 6002 	mla	r0, r0, r2, r6
		ch_0_out_0 += out_offset;
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
		*out_0++ = (q7_t) ch_0_out_0;

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026742:	ee07 4a10 	vmov	s14, r4
		ch_1_out_1 += ksrc2[26] * _b1;
 8026746:	fb0c 5202 	mla	r2, ip, r2, r5
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 802674a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 802674e:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		ch_0_out_1 += out_offset;
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
		*out_1++ = (q7_t) ch_0_out_1;

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026752:	ee07 0a10 	vmov	s14, r0
		ch_0_out_0 += out_offset;
 8026756:	9d10      	ldr	r5, [sp, #64]	; 0x40
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026758:	eef8 5ac7 	vcvt.f32.s32	s11, s14
		ch_1_out_0 += out_offset;
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
		*out_0++ = (q7_t) ch_1_out_0;

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802675c:	ee07 2a10 	vmov	s14, r2
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8026760:	ee25 5a26 	vmul.f32	s10, s10, s13
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026764:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026768:	ee66 6a26 	vmul.f32	s13, s12, s13
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802676c:	ee25 6aa7 	vmul.f32	s12, s11, s15
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026770:	ee67 7a27 	vmul.f32	s15, s14, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8026774:	eebd 7ac5 	vcvt.s32.f32	s14, s10
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 802677c:	ee17 4a10 	vmov	r4, s14
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8026780:	eebd 7ae6 	vcvt.s32.f32	s14, s13
		ch_0_out_0 += out_offset;
 8026784:	442c      	add	r4, r5
		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8026786:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 802678a:	ee17 0a10 	vmov	r0, s14
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802678e:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8026792:	4554      	cmp	r4, sl
		ch_1_out_1 += out_offset;
 8026794:	442b      	add	r3, r5
		ch_0_out_1 += out_offset;
 8026796:	4428      	add	r0, r5
		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8026798:	ee17 2a10 	vmov	r2, s14
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 802679c:	bfb8      	it	lt
 802679e:	4654      	movlt	r4, sl
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 80267a0:	4550      	cmp	r0, sl
		ch_1_out_0 += out_offset;
 80267a2:	442a      	add	r2, r5
		*out_0++ = (q7_t) ch_0_out_0;
 80267a4:	9d02      	ldr	r5, [sp, #8]
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 80267a6:	bfb8      	it	lt
 80267a8:	4650      	movlt	r0, sl
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 80267aa:	4552      	cmp	r2, sl
 80267ac:	bfb8      	it	lt
 80267ae:	4652      	movlt	r2, sl
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 80267b0:	455c      	cmp	r4, fp
 80267b2:	bfa8      	it	ge
 80267b4:	465c      	movge	r4, fp
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 80267b6:	4553      	cmp	r3, sl
 80267b8:	bfb8      	it	lt
 80267ba:	4653      	movlt	r3, sl
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 80267bc:	4558      	cmp	r0, fp
		*out_0++ = (q7_t) ch_0_out_0;
 80267be:	f805 4c02 	strb.w	r4, [r5, #-2]
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 80267c2:	bfa8      	it	ge
 80267c4:	4658      	movge	r0, fp
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 80267c6:	455a      	cmp	r2, fp
		*out_1++ = (q7_t) ch_0_out_1;
 80267c8:	9c01      	ldr	r4, [sp, #4]
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 80267ca:	bfa8      	it	ge
 80267cc:	465a      	movge	r2, fp
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80267ce:	455b      	cmp	r3, fp
		*out_1++ = (q7_t) ch_0_out_1;
 80267d0:	f804 0c02 	strb.w	r0, [r4, #-2]
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80267d4:	bfa8      	it	ge
 80267d6:	465b      	movge	r3, fp
		*out_0++ = (q7_t) ch_1_out_0;
 80267d8:	f805 2c01 	strb.w	r2, [r5, #-1]
 80267dc:	1caa      	adds	r2, r5, #2
		*out_1++ = (q7_t) ch_1_out_1;
 80267de:	f804 3c01 	strb.w	r3, [r4, #-1]
 80267e2:	1ca3      	adds	r3, r4, #2
 80267e4:	9202      	str	r2, [sp, #8]
 80267e6:	9301      	str	r3, [sp, #4]
	while (row_count) {
 80267e8:	9b03      	ldr	r3, [sp, #12]
 80267ea:	454b      	cmp	r3, r9
 80267ec:	f47f aec6 	bne.w	802657c <mat_mult_kernel3_input3_s8_s16_fpreq+0x4c>
 80267f0:	9805      	ldr	r0, [sp, #20]
 80267f2:	9b04      	ldr	r3, [sp, #16]
 80267f4:	3001      	adds	r0, #1
 80267f6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80267fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80267fc:	4418      	add	r0, r3

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 80267fe:	b007      	add	sp, #28
 8026800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08026804 <avg_pooling>:

tinyengine_status avg_pooling(const q7_t* input, const uint16_t input_h, const uint16_t input_w,
		const uint16_t input_c,	const uint16_t sample_h, const uint16_t sample_w,
		const uint16_t output_h, const uint16_t output_w, const int32_t out_activation_min,
        const int32_t out_activation_max, q7_t* output)
{
 8026804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026808:	b089      	sub	sp, #36	; 0x24
 802680a:	f8bd c048 	ldrh.w	ip, [sp, #72]	; 0x48
 802680e:	f8bd 504c 	ldrh.w	r5, [sp, #76]	; 0x4c
 8026812:	9006      	str	r0, [sp, #24]
	int h, w, c;
	int sh, sw;
	const int divider_half = ((sample_h * sample_w) / 2);
 8026814:	fb05 f00c 	mul.w	r0, r5, ip
{
 8026818:	f8bd 1050 	ldrh.w	r1, [sp, #80]	; 0x50
 802681c:	f8bd b054 	ldrh.w	fp, [sp, #84]	; 0x54
	const int divider_half = ((sample_h * sample_w) / 2);
 8026820:	9001      	str	r0, [sp, #4]
 8026822:	1040      	asrs	r0, r0, #1
{
 8026824:	9107      	str	r1, [sp, #28]
	const int divider_half = ((sample_h * sample_w) / 2);
 8026826:	9003      	str	r0, [sp, #12]
	for(c = 0; c < input_c; c++){
 8026828:	2b00      	cmp	r3, #0
 802682a:	d053      	beq.n	80268d4 <avg_pooling+0xd0>
 802682c:	2900      	cmp	r1, #0
 802682e:	d051      	beq.n	80268d4 <avg_pooling+0xd0>
 8026830:	f1bb 0f00 	cmp.w	fp, #0
 8026834:	d04e      	beq.n	80268d4 <avg_pooling+0xd0>
 8026836:	fb02 fe03 	mul.w	lr, r2, r3
 802683a:	2200      	movs	r2, #0
 802683c:	9205      	str	r2, [sp, #20]
 802683e:	fb03 f205 	mul.w	r2, r3, r5
 8026842:	9202      	str	r2, [sp, #8]
		for(h = 0; h < output_h; h++){
 8026844:	2200      	movs	r2, #0
 8026846:	9204      	str	r2, [sp, #16]
					avg -= divider_half;

				int out = avg / (sample_h * sample_w);
				out = TN_MAX(out, out_activation_min);
				out = TN_MIN(out, out_activation_max);
				output[(w + h * output_w) * input_c + c] = out;
 8026848:	fb02 f80b 	mul.w	r8, r2, fp
			for(w = 0; w < output_w; w++){
 802684c:	f04f 0a00 	mov.w	sl, #0
					int height = sh + h * sample_h;
 8026850:	fb02 f90c 	mul.w	r9, r2, ip
 8026854:	9a05      	ldr	r2, [sp, #20]
 8026856:	fb03 2808 	mla	r8, r3, r8, r2
 802685a:	fb0e 2909 	mla	r9, lr, r9, r2
 802685e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8026860:	4490      	add	r8, r2
 8026862:	9a06      	ldr	r2, [sp, #24]
 8026864:	4491      	add	r9, r2
				for(sh = 0; sh < sample_h; sh++){
 8026866:	f1bc 0f00 	cmp.w	ip, #0
 802686a:	d036      	beq.n	80268da <avg_pooling+0xd6>
				int avg = 0;
 802686c:	2000      	movs	r0, #0
				for(sh = 0; sh < sample_h; sh++){
 802686e:	464f      	mov	r7, r9
 8026870:	4606      	mov	r6, r0
					for(sw = 0; sw < sample_w; sw++){
 8026872:	b145      	cbz	r5, 8026886 <avg_pooling+0x82>
 8026874:	4639      	mov	r1, r7
 8026876:	2200      	movs	r2, #0
 8026878:	3201      	adds	r2, #1
						avg += input[(width + height * input_w) * input_c + c];
 802687a:	f991 4000 	ldrsb.w	r4, [r1]
 802687e:	4419      	add	r1, r3
					for(sw = 0; sw < sample_w; sw++){
 8026880:	4295      	cmp	r5, r2
						avg += input[(width + height * input_w) * input_c + c];
 8026882:	4420      	add	r0, r4
					for(sw = 0; sw < sample_w; sw++){
 8026884:	d1f8      	bne.n	8026878 <avg_pooling+0x74>
				for(sh = 0; sh < sample_h; sh++){
 8026886:	3601      	adds	r6, #1
 8026888:	4477      	add	r7, lr
 802688a:	45b4      	cmp	ip, r6
 802688c:	d1f1      	bne.n	8026872 <avg_pooling+0x6e>
				if (avg > 0)
 802688e:	2800      	cmp	r0, #0
 8026890:	dd24      	ble.n	80268dc <avg_pooling+0xd8>
					avg += divider_half;
 8026892:	9a03      	ldr	r2, [sp, #12]
 8026894:	4402      	add	r2, r0
 8026896:	9902      	ldr	r1, [sp, #8]
			for(w = 0; w < output_w; w++){
 8026898:	f10a 0a01 	add.w	sl, sl, #1
 802689c:	4489      	add	r9, r1
				int out = avg / (sample_h * sample_w);
 802689e:	9901      	ldr	r1, [sp, #4]
 80268a0:	fb92 f2f1 	sdiv	r2, r2, r1
				out = TN_MAX(out, out_activation_min);
 80268a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80268a6:	428a      	cmp	r2, r1
 80268a8:	bfb8      	it	lt
 80268aa:	460a      	movlt	r2, r1
				out = TN_MIN(out, out_activation_max);
 80268ac:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80268ae:	428a      	cmp	r2, r1
 80268b0:	bfa8      	it	ge
 80268b2:	460a      	movge	r2, r1
			for(w = 0; w < output_w; w++){
 80268b4:	45da      	cmp	sl, fp
				output[(w + h * output_w) * input_c + c] = out;
 80268b6:	f888 2000 	strb.w	r2, [r8]
 80268ba:	4498      	add	r8, r3
			for(w = 0; w < output_w; w++){
 80268bc:	d1d3      	bne.n	8026866 <avg_pooling+0x62>
		for(h = 0; h < output_h; h++){
 80268be:	9a04      	ldr	r2, [sp, #16]
 80268c0:	9907      	ldr	r1, [sp, #28]
 80268c2:	3201      	adds	r2, #1
 80268c4:	428a      	cmp	r2, r1
 80268c6:	9204      	str	r2, [sp, #16]
 80268c8:	dbbe      	blt.n	8026848 <avg_pooling+0x44>
	for(c = 0; c < input_c; c++){
 80268ca:	9a05      	ldr	r2, [sp, #20]
 80268cc:	3201      	adds	r2, #1
 80268ce:	429a      	cmp	r2, r3
 80268d0:	9205      	str	r2, [sp, #20]
 80268d2:	d1b7      	bne.n	8026844 <avg_pooling+0x40>
			}
		}
	}
}
 80268d4:	b009      	add	sp, #36	; 0x24
 80268d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				int avg = 0;
 80268da:	4660      	mov	r0, ip
					avg -= divider_half;
 80268dc:	9a03      	ldr	r2, [sp, #12]
 80268de:	1a82      	subs	r2, r0, r2
 80268e0:	e7d9      	b.n	8026896 <avg_pooling+0x92>
 80268e2:	bf00      	nop

080268e4 <__io_putchar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80268e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80268e8:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	; 0xe80
 80268ec:	07d1      	lsls	r1, r2, #31
 80268ee:	d503      	bpl.n	80268f8 <__io_putchar+0x14>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80268f0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80268f4:	07d2      	lsls	r2, r2, #31
 80268f6:	d401      	bmi.n	80268fc <__io_putchar+0x18>
  
#include "stm32746g_discovery.h"

volatile int32_t ITM_RxBuffer;

int __io_putchar(int ch) { return ITM_SendChar(ch); }
 80268f8:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80268fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80268fc:	681a      	ldr	r2, [r3, #0]
 80268fe:	2a00      	cmp	r2, #0
 8026900:	d0fb      	beq.n	80268fa <__io_putchar+0x16>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8026902:	b2c3      	uxtb	r3, r0
 8026904:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8026908:	7013      	strb	r3, [r2, #0]
 802690a:	4770      	bx	lr

0802690c <__io_getchar>:
 */
__STATIC_INLINE int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;                           /* no character available */

  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
 802690c:	4b05      	ldr	r3, [pc, #20]	; (8026924 <__io_getchar+0x18>)
 802690e:	4a06      	ldr	r2, [pc, #24]	; (8026928 <__io_getchar+0x1c>)
 8026910:	6819      	ldr	r1, [r3, #0]
 8026912:	4291      	cmp	r1, r2
 8026914:	d002      	beq.n	802691c <__io_getchar+0x10>
  {
    ch = ITM_RxBuffer;
 8026916:	6818      	ldr	r0, [r3, #0]
    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
 8026918:	601a      	str	r2, [r3, #0]
 802691a:	4770      	bx	lr
  int32_t ch = -1;                           /* no character available */
 802691c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

int __io_getchar(void) { return ITM_ReceiveChar(); }
 8026920:	4770      	bx	lr
 8026922:	bf00      	nop
 8026924:	2003cfdc 	.word	0x2003cfdc
 8026928:	5aa55aa5 	.word	0x5aa55aa5

0802692c <_write>:

extern int errno;
extern int __io_putchar(int ch) __attribute__((weak));
extern int __io_getchar(void) __attribute__((weak));

int _write(int fd, const void *buffer, unsigned int count) {
 802692c:	b570      	push	{r4, r5, r6, lr}
  unsigned int i;

  for (i = 0; i < count; i++) {
 802692e:	4616      	mov	r6, r2
 8026930:	b142      	cbz	r2, 8026944 <_write+0x18>
 8026932:	188d      	adds	r5, r1, r2
 8026934:	1e4c      	subs	r4, r1, #1
 8026936:	3d01      	subs	r5, #1
    __io_putchar(((char *)buffer)[i]);
 8026938:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 802693c:	f7ff ffd2 	bl	80268e4 <__io_putchar>
  for (i = 0; i < count; i++) {
 8026940:	42ac      	cmp	r4, r5
 8026942:	d1f9      	bne.n	8026938 <_write+0xc>
  }

  return count;
}
 8026944:	4630      	mov	r0, r6
 8026946:	bd70      	pop	{r4, r5, r6, pc}

08026948 <_read>:

int _read(int fd, void *buffer, unsigned int count) {
 8026948:	b570      	push	{r4, r5, r6, lr}
  unsigned int i;

  for (i = 0; i < count; i++) {
 802694a:	4616      	mov	r6, r2
 802694c:	b142      	cbz	r2, 8026960 <_read+0x18>
 802694e:	188d      	adds	r5, r1, r2
 8026950:	1e4c      	subs	r4, r1, #1
 8026952:	3d01      	subs	r5, #1
    ((char *)buffer)[i] = __io_getchar();
 8026954:	f7ff ffda 	bl	802690c <__io_getchar>
 8026958:	f804 0f01 	strb.w	r0, [r4, #1]!
  for (i = 0; i < count; i++) {
 802695c:	42ac      	cmp	r4, r5
 802695e:	d1f9      	bne.n	8026954 <_read+0xc>
  }

  return count;
}
 8026960:	4630      	mov	r0, r6
 8026962:	bd70      	pop	{r4, r5, r6, pc}

08026964 <_close>:

int _close(int fd) { return -1; }
 8026964:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8026968:	4770      	bx	lr
 802696a:	bf00      	nop

0802696c <_fstat>:

int _fstat(int fd, void *buffer) { return -1; }
 802696c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8026970:	4770      	bx	lr
 8026972:	bf00      	nop

08026974 <_isatty>:
 8026974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8026978:	4770      	bx	lr
 802697a:	bf00      	nop

0802697c <_lseek>:

int _isatty(int fd) { return -1; }

long _lseek(int fd, long offset, int origin) { return -1; }
 802697c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8026980:	4770      	bx	lr
 8026982:	bf00      	nop

08026984 <_exit>:

void _exit(int status) {}
 8026984:	4770      	bx	lr
 8026986:	bf00      	nop

08026988 <_ZdaPv>:
 8026988:	f000 b802 	b.w	8026990 <_ZdlPv>

0802698c <_Znaj>:
 802698c:	f000 b802 	b.w	8026994 <_Znwj>

08026990 <_ZdlPv>:
 8026990:	f001 bf98 	b.w	80288c4 <free>

08026994 <_Znwj>:
 8026994:	b510      	push	{r4, lr}
 8026996:	2800      	cmp	r0, #0
 8026998:	bf14      	ite	ne
 802699a:	4604      	movne	r4, r0
 802699c:	2401      	moveq	r4, #1
 802699e:	4620      	mov	r0, r4
 80269a0:	f001 ff88 	bl	80288b4 <malloc>
 80269a4:	b100      	cbz	r0, 80269a8 <_Znwj+0x14>
 80269a6:	bd10      	pop	{r4, pc}
 80269a8:	f000 f9d4 	bl	8026d54 <_ZSt15get_new_handlerv>
 80269ac:	b108      	cbz	r0, 80269b2 <_Znwj+0x1e>
 80269ae:	4780      	blx	r0
 80269b0:	e7f5      	b.n	802699e <_Znwj+0xa>
 80269b2:	2004      	movs	r0, #4
 80269b4:	f000 f8a4 	bl	8026b00 <__cxa_allocate_exception>
 80269b8:	4b02      	ldr	r3, [pc, #8]	; (80269c4 <_Znwj+0x30>)
 80269ba:	6003      	str	r3, [r0, #0]
 80269bc:	4a02      	ldr	r2, [pc, #8]	; (80269c8 <_Znwj+0x34>)
 80269be:	4903      	ldr	r1, [pc, #12]	; (80269cc <_Znwj+0x38>)
 80269c0:	f000 f974 	bl	8026cac <__cxa_throw>
 80269c4:	080b361c 	.word	0x080b361c
 80269c8:	080269d9 	.word	0x080269d9
 80269cc:	080b35f8 	.word	0x080b35f8

080269d0 <_ZNKSt9bad_alloc4whatEv>:
 80269d0:	4800      	ldr	r0, [pc, #0]	; (80269d4 <_ZNKSt9bad_alloc4whatEv+0x4>)
 80269d2:	4770      	bx	lr
 80269d4:	080b35e8 	.word	0x080b35e8

080269d8 <_ZNSt9bad_allocD1Ev>:
 80269d8:	b510      	push	{r4, lr}
 80269da:	4b03      	ldr	r3, [pc, #12]	; (80269e8 <_ZNSt9bad_allocD1Ev+0x10>)
 80269dc:	6003      	str	r3, [r0, #0]
 80269de:	4604      	mov	r4, r0
 80269e0:	f000 f8ca 	bl	8026b78 <_ZNSt9exceptionD1Ev>
 80269e4:	4620      	mov	r0, r4
 80269e6:	bd10      	pop	{r4, pc}
 80269e8:	080b361c 	.word	0x080b361c

080269ec <_ZNSt9bad_allocD0Ev>:
 80269ec:	b510      	push	{r4, lr}
 80269ee:	4b05      	ldr	r3, [pc, #20]	; (8026a04 <_ZNSt9bad_allocD0Ev+0x18>)
 80269f0:	6003      	str	r3, [r0, #0]
 80269f2:	4604      	mov	r4, r0
 80269f4:	f000 f8c0 	bl	8026b78 <_ZNSt9exceptionD1Ev>
 80269f8:	4620      	mov	r0, r4
 80269fa:	2104      	movs	r1, #4
 80269fc:	f000 f804 	bl	8026a08 <_ZdlPvj>
 8026a00:	4620      	mov	r0, r4
 8026a02:	bd10      	pop	{r4, pc}
 8026a04:	080b361c 	.word	0x080b361c

08026a08 <_ZdlPvj>:
 8026a08:	f7ff bfc2 	b.w	8026990 <_ZdlPv>

08026a0c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>:
 8026a0c:	b4f0      	push	{r4, r5, r6, r7}
 8026a0e:	4c22      	ldr	r4, [pc, #136]	; (8026a98 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x8c>)
 8026a10:	6863      	ldr	r3, [r4, #4]
 8026a12:	f1a0 0608 	sub.w	r6, r0, #8
 8026a16:	b31b      	cbz	r3, 8026a60 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x54>
 8026a18:	f850 7c08 	ldr.w	r7, [r0, #-8]
 8026a1c:	19f5      	adds	r5, r6, r7
 8026a1e:	42ab      	cmp	r3, r5
 8026a20:	d81e      	bhi.n	8026a60 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x54>
 8026a22:	d022      	beq.n	8026a6a <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x5e>
 8026a24:	6859      	ldr	r1, [r3, #4]
 8026a26:	2900      	cmp	r1, #0
 8026a28:	d031      	beq.n	8026a8e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x82>
 8026a2a:	428d      	cmp	r5, r1
 8026a2c:	d303      	bcc.n	8026a36 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x2a>
 8026a2e:	e02e      	b.n	8026a8e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x82>
 8026a30:	4295      	cmp	r5, r2
 8026a32:	d205      	bcs.n	8026a40 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x34>
 8026a34:	4611      	mov	r1, r2
 8026a36:	684a      	ldr	r2, [r1, #4]
 8026a38:	1d1c      	adds	r4, r3, #4
 8026a3a:	460b      	mov	r3, r1
 8026a3c:	2a00      	cmp	r2, #0
 8026a3e:	d1f7      	bne.n	8026a30 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x24>
 8026a40:	4295      	cmp	r5, r2
 8026a42:	d01c      	beq.n	8026a7e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x72>
 8026a44:	6823      	ldr	r3, [r4, #0]
 8026a46:	681a      	ldr	r2, [r3, #0]
 8026a48:	1899      	adds	r1, r3, r2
 8026a4a:	428e      	cmp	r6, r1
 8026a4c:	d01c      	beq.n	8026a88 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x7c>
 8026a4e:	685b      	ldr	r3, [r3, #4]
 8026a50:	f840 3c04 	str.w	r3, [r0, #-4]
 8026a54:	6823      	ldr	r3, [r4, #0]
 8026a56:	f840 7c08 	str.w	r7, [r0, #-8]
 8026a5a:	605e      	str	r6, [r3, #4]
 8026a5c:	bcf0      	pop	{r4, r5, r6, r7}
 8026a5e:	4770      	bx	lr
 8026a60:	f840 3c04 	str.w	r3, [r0, #-4]
 8026a64:	6066      	str	r6, [r4, #4]
 8026a66:	bcf0      	pop	{r4, r5, r6, r7}
 8026a68:	4770      	bx	lr
 8026a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8026a6e:	4417      	add	r7, r2
 8026a70:	f840 7c08 	str.w	r7, [r0, #-8]
 8026a74:	f840 3c04 	str.w	r3, [r0, #-4]
 8026a78:	6066      	str	r6, [r4, #4]
 8026a7a:	bcf0      	pop	{r4, r5, r6, r7}
 8026a7c:	4770      	bx	lr
 8026a7e:	e9d5 3200 	ldrd	r3, r2, [r5]
 8026a82:	604a      	str	r2, [r1, #4]
 8026a84:	441f      	add	r7, r3
 8026a86:	e7dd      	b.n	8026a44 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x38>
 8026a88:	4417      	add	r7, r2
 8026a8a:	601f      	str	r7, [r3, #0]
 8026a8c:	e7eb      	b.n	8026a66 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x5a>
 8026a8e:	460a      	mov	r2, r1
 8026a90:	3404      	adds	r4, #4
 8026a92:	4619      	mov	r1, r3
 8026a94:	e7d4      	b.n	8026a40 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x34>
 8026a96:	bf00      	nop
 8026a98:	2003cf24 	.word	0x2003cf24

08026a9c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>:
 8026a9c:	b430      	push	{r4, r5}
 8026a9e:	4c17      	ldr	r4, [pc, #92]	; (8026afc <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x60>)
 8026aa0:	f100 0208 	add.w	r2, r0, #8
 8026aa4:	6863      	ldr	r3, [r4, #4]
 8026aa6:	2a08      	cmp	r2, #8
 8026aa8:	bf38      	it	cc
 8026aaa:	2208      	movcc	r2, #8
 8026aac:	b303      	cbz	r3, 8026af0 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x54>
 8026aae:	3207      	adds	r2, #7
 8026ab0:	6819      	ldr	r1, [r3, #0]
 8026ab2:	f022 0207 	bic.w	r2, r2, #7
 8026ab6:	428a      	cmp	r2, r1
 8026ab8:	d804      	bhi.n	8026ac4 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x28>
 8026aba:	e01b      	b.n	8026af4 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x58>
 8026abc:	6801      	ldr	r1, [r0, #0]
 8026abe:	428a      	cmp	r2, r1
 8026ac0:	d905      	bls.n	8026ace <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x32>
 8026ac2:	4603      	mov	r3, r0
 8026ac4:	6858      	ldr	r0, [r3, #4]
 8026ac6:	2800      	cmp	r0, #0
 8026ac8:	d1f8      	bne.n	8026abc <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x20>
 8026aca:	bc30      	pop	{r4, r5}
 8026acc:	4770      	bx	lr
 8026ace:	3304      	adds	r3, #4
 8026ad0:	1a8c      	subs	r4, r1, r2
 8026ad2:	2c07      	cmp	r4, #7
 8026ad4:	6845      	ldr	r5, [r0, #4]
 8026ad6:	d908      	bls.n	8026aea <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x4e>
 8026ad8:	1881      	adds	r1, r0, r2
 8026ada:	604d      	str	r5, [r1, #4]
 8026adc:	5084      	str	r4, [r0, r2]
 8026ade:	6818      	ldr	r0, [r3, #0]
 8026ae0:	6002      	str	r2, [r0, #0]
 8026ae2:	6019      	str	r1, [r3, #0]
 8026ae4:	3008      	adds	r0, #8
 8026ae6:	bc30      	pop	{r4, r5}
 8026ae8:	4770      	bx	lr
 8026aea:	6001      	str	r1, [r0, #0]
 8026aec:	601d      	str	r5, [r3, #0]
 8026aee:	e7f9      	b.n	8026ae4 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x48>
 8026af0:	4618      	mov	r0, r3
 8026af2:	e7ea      	b.n	8026aca <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x2e>
 8026af4:	4618      	mov	r0, r3
 8026af6:	1d23      	adds	r3, r4, #4
 8026af8:	e7ea      	b.n	8026ad0 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x34>
 8026afa:	bf00      	nop
 8026afc:	2003cf24 	.word	0x2003cf24

08026b00 <__cxa_allocate_exception>:
 8026b00:	b510      	push	{r4, lr}
 8026b02:	f100 0480 	add.w	r4, r0, #128	; 0x80
 8026b06:	4620      	mov	r0, r4
 8026b08:	f001 fed4 	bl	80288b4 <malloc>
 8026b0c:	b138      	cbz	r0, 8026b1e <__cxa_allocate_exception+0x1e>
 8026b0e:	4603      	mov	r3, r0
 8026b10:	2280      	movs	r2, #128	; 0x80
 8026b12:	2100      	movs	r1, #0
 8026b14:	4618      	mov	r0, r3
 8026b16:	f002 f946 	bl	8028da6 <memset>
 8026b1a:	3080      	adds	r0, #128	; 0x80
 8026b1c:	bd10      	pop	{r4, pc}
 8026b1e:	4620      	mov	r0, r4
 8026b20:	f7ff ffbc 	bl	8026a9c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>
 8026b24:	4603      	mov	r3, r0
 8026b26:	2800      	cmp	r0, #0
 8026b28:	d1f2      	bne.n	8026b10 <__cxa_allocate_exception+0x10>
 8026b2a:	f000 f849 	bl	8026bc0 <_ZSt9terminatev>
 8026b2e:	bf00      	nop

08026b30 <__cxa_free_exception>:
 8026b30:	4a06      	ldr	r2, [pc, #24]	; (8026b4c <__cxa_free_exception+0x1c>)
 8026b32:	6893      	ldr	r3, [r2, #8]
 8026b34:	3880      	subs	r0, #128	; 0x80
 8026b36:	4298      	cmp	r0, r3
 8026b38:	d903      	bls.n	8026b42 <__cxa_free_exception+0x12>
 8026b3a:	68d2      	ldr	r2, [r2, #12]
 8026b3c:	4413      	add	r3, r2
 8026b3e:	4298      	cmp	r0, r3
 8026b40:	d301      	bcc.n	8026b46 <__cxa_free_exception+0x16>
 8026b42:	f001 bebf 	b.w	80288c4 <free>
 8026b46:	f7ff bf61 	b.w	8026a0c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>
 8026b4a:	bf00      	nop
 8026b4c:	2003cf24 	.word	0x2003cf24

08026b50 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 8026b50:	b538      	push	{r3, r4, r5, lr}
 8026b52:	4c08      	ldr	r4, [pc, #32]	; (8026b74 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x24>)
 8026b54:	f44f 651e 	mov.w	r5, #2528	; 0x9e0
 8026b58:	4628      	mov	r0, r5
 8026b5a:	60e5      	str	r5, [r4, #12]
 8026b5c:	f001 feaa 	bl	80288b4 <malloc>
 8026b60:	60a0      	str	r0, [r4, #8]
 8026b62:	b120      	cbz	r0, 8026b6e <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1e>
 8026b64:	2300      	movs	r3, #0
 8026b66:	6060      	str	r0, [r4, #4]
 8026b68:	e9c0 5300 	strd	r5, r3, [r0]
 8026b6c:	bd38      	pop	{r3, r4, r5, pc}
 8026b6e:	60e0      	str	r0, [r4, #12]
 8026b70:	6060      	str	r0, [r4, #4]
 8026b72:	bd38      	pop	{r3, r4, r5, pc}
 8026b74:	2003cf24 	.word	0x2003cf24

08026b78 <_ZNSt9exceptionD1Ev>:
 8026b78:	4770      	bx	lr
 8026b7a:	bf00      	nop

08026b7c <_ZNSt13bad_exceptionD1Ev>:
 8026b7c:	4770      	bx	lr
 8026b7e:	bf00      	nop

08026b80 <_ZGTtNKSt13bad_exception4whatEv>:
 8026b80:	4800      	ldr	r0, [pc, #0]	; (8026b84 <_ZGTtNKSt13bad_exception4whatEv+0x4>)
 8026b82:	4770      	bx	lr
 8026b84:	080b3628 	.word	0x080b3628

08026b88 <_ZNSt13bad_exceptionD0Ev>:
 8026b88:	b510      	push	{r4, lr}
 8026b8a:	2104      	movs	r1, #4
 8026b8c:	4604      	mov	r4, r0
 8026b8e:	f7ff ff3b 	bl	8026a08 <_ZdlPvj>
 8026b92:	4620      	mov	r0, r4
 8026b94:	bd10      	pop	{r4, pc}
 8026b96:	bf00      	nop

08026b98 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8026b98:	b508      	push	{r3, lr}
 8026b9a:	4780      	blx	r0
 8026b9c:	f001 fc40 	bl	8028420 <abort>
 8026ba0:	f000 fb68 	bl	8027274 <__cxa_begin_catch>
 8026ba4:	f001 fc3c 	bl	8028420 <abort>
 8026ba8:	460d      	mov	r5, r1
 8026baa:	4604      	mov	r4, r0
 8026bac:	f000 fba2 	bl	80272f4 <__cxa_end_catch>
 8026bb0:	3501      	adds	r5, #1
 8026bb2:	d001      	beq.n	8026bb8 <_ZN10__cxxabiv111__terminateEPFvvE+0x20>
 8026bb4:	f000 f9fa 	bl	8026fac <__cxa_end_cleanup>
 8026bb8:	4620      	mov	r0, r4
 8026bba:	f000 faed 	bl	8027198 <__cxa_call_unexpected>
 8026bbe:	bf00      	nop

08026bc0 <_ZSt9terminatev>:
 8026bc0:	b508      	push	{r3, lr}
 8026bc2:	4b03      	ldr	r3, [pc, #12]	; (8026bd0 <_ZSt9terminatev+0x10>)
 8026bc4:	6818      	ldr	r0, [r3, #0]
 8026bc6:	f3bf 8f5b 	dmb	ish
 8026bca:	f7ff ffe5 	bl	8026b98 <_ZN10__cxxabiv111__terminateEPFvvE>
 8026bce:	bf00      	nop
 8026bd0:	20008428 	.word	0x20008428

08026bd4 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8026bd4:	b508      	push	{r3, lr}
 8026bd6:	4780      	blx	r0
 8026bd8:	f7ff fff2 	bl	8026bc0 <_ZSt9terminatev>

08026bdc <_ZSt10unexpectedv>:
 8026bdc:	b508      	push	{r3, lr}
 8026bde:	4b03      	ldr	r3, [pc, #12]	; (8026bec <_ZSt10unexpectedv+0x10>)
 8026be0:	6818      	ldr	r0, [r3, #0]
 8026be2:	f3bf 8f5b 	dmb	ish
 8026be6:	f7ff fff5 	bl	8026bd4 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 8026bea:	bf00      	nop
 8026bec:	20008424 	.word	0x20008424

08026bf0 <_ZSt13get_terminatev>:
 8026bf0:	4b02      	ldr	r3, [pc, #8]	; (8026bfc <_ZSt13get_terminatev+0xc>)
 8026bf2:	6818      	ldr	r0, [r3, #0]
 8026bf4:	f3bf 8f5b 	dmb	ish
 8026bf8:	4770      	bx	lr
 8026bfa:	bf00      	nop
 8026bfc:	20008428 	.word	0x20008428

08026c00 <_ZSt14get_unexpectedv>:
 8026c00:	4b02      	ldr	r3, [pc, #8]	; (8026c0c <_ZSt14get_unexpectedv+0xc>)
 8026c02:	6818      	ldr	r0, [r3, #0]
 8026c04:	f3bf 8f5b 	dmb	ish
 8026c08:	4770      	bx	lr
 8026c0a:	bf00      	nop
 8026c0c:	20008424 	.word	0x20008424

08026c10 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 8026c10:	2801      	cmp	r0, #1
 8026c12:	b510      	push	{r4, lr}
 8026c14:	d81a      	bhi.n	8026c4c <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 8026c16:	f3bf 8f5b 	dmb	ish
 8026c1a:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
 8026c1e:	e853 2f00 	ldrex	r2, [r3]
 8026c22:	3a01      	subs	r2, #1
 8026c24:	e843 2000 	strex	r0, r2, [r3]
 8026c28:	2800      	cmp	r0, #0
 8026c2a:	d1f8      	bne.n	8026c1e <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 8026c2c:	f3bf 8f5b 	dmb	ish
 8026c30:	b95a      	cbnz	r2, 8026c4a <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 8026c32:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8026c36:	f101 0458 	add.w	r4, r1, #88	; 0x58
 8026c3a:	b10b      	cbz	r3, 8026c40 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 8026c3c:	4620      	mov	r0, r4
 8026c3e:	4798      	blx	r3
 8026c40:	4620      	mov	r0, r4
 8026c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8026c46:	f7ff bf73 	b.w	8026b30 <__cxa_free_exception>
 8026c4a:	bd10      	pop	{r4, pc}
 8026c4c:	f851 0c14 	ldr.w	r0, [r1, #-20]
 8026c50:	f7ff ffa2 	bl	8026b98 <_ZN10__cxxabiv111__terminateEPFvvE>

08026c54 <__cxa_init_primary_exception>:
 8026c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026c56:	2500      	movs	r5, #0
 8026c58:	e940 121e 	strd	r1, r2, [r0, #-120]	; 0x78
 8026c5c:	f840 5c80 	str.w	r5, [r0, #-128]
 8026c60:	4604      	mov	r4, r0
 8026c62:	f7ff ffcd 	bl	8026c00 <_ZSt14get_unexpectedv>
 8026c66:	f844 0c70 	str.w	r0, [r4, #-112]
 8026c6a:	f7ff ffc1 	bl	8026bf0 <_ZSt13get_terminatev>
 8026c6e:	2347      	movs	r3, #71	; 0x47
 8026c70:	2243      	movs	r2, #67	; 0x43
 8026c72:	274e      	movs	r7, #78	; 0x4e
 8026c74:	2655      	movs	r6, #85	; 0x55
 8026c76:	490c      	ldr	r1, [pc, #48]	; (8026ca8 <__cxa_init_primary_exception+0x54>)
 8026c78:	f804 3c58 	strb.w	r3, [r4, #-88]
 8026c7c:	232b      	movs	r3, #43	; 0x2b
 8026c7e:	f804 5c51 	strb.w	r5, [r4, #-81]
 8026c82:	f804 7c57 	strb.w	r7, [r4, #-87]
 8026c86:	f804 6c56 	strb.w	r6, [r4, #-86]
 8026c8a:	f844 1c50 	str.w	r1, [r4, #-80]
 8026c8e:	f804 2c55 	strb.w	r2, [r4, #-85]
 8026c92:	f804 2c54 	strb.w	r2, [r4, #-84]
 8026c96:	f804 3c53 	strb.w	r3, [r4, #-83]
 8026c9a:	f804 3c52 	strb.w	r3, [r4, #-82]
 8026c9e:	f844 0c6c 	str.w	r0, [r4, #-108]
 8026ca2:	f1a4 0080 	sub.w	r0, r4, #128	; 0x80
 8026ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026ca8:	08026c11 	.word	0x08026c11

08026cac <__cxa_throw>:
 8026cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026cae:	4605      	mov	r5, r0
 8026cb0:	460e      	mov	r6, r1
 8026cb2:	4617      	mov	r7, r2
 8026cb4:	f000 fb66 	bl	8027384 <__cxa_get_globals>
 8026cb8:	6843      	ldr	r3, [r0, #4]
 8026cba:	4604      	mov	r4, r0
 8026cbc:	3301      	adds	r3, #1
 8026cbe:	463a      	mov	r2, r7
 8026cc0:	4631      	mov	r1, r6
 8026cc2:	6063      	str	r3, [r4, #4]
 8026cc4:	4628      	mov	r0, r5
 8026cc6:	f7ff ffc5 	bl	8026c54 <__cxa_init_primary_exception>
 8026cca:	4604      	mov	r4, r0
 8026ccc:	2301      	movs	r3, #1
 8026cce:	f844 3b28 	str.w	r3, [r4], #40
 8026cd2:	4620      	mov	r0, r4
 8026cd4:	f7e1 fc42 	bl	800855c <_Unwind_RaiseException>
 8026cd8:	4620      	mov	r0, r4
 8026cda:	f000 facb 	bl	8027274 <__cxa_begin_catch>
 8026cde:	f7ff ff6f 	bl	8026bc0 <_ZSt9terminatev>
 8026ce2:	bf00      	nop

08026ce4 <__cxa_rethrow>:
 8026ce4:	b510      	push	{r4, lr}
 8026ce6:	f000 fb4d 	bl	8027384 <__cxa_get_globals>
 8026cea:	e9d0 4200 	ldrd	r4, r2, [r0]
 8026cee:	3201      	adds	r2, #1
 8026cf0:	6042      	str	r2, [r0, #4]
 8026cf2:	b164      	cbz	r4, 8026d0e <__cxa_rethrow+0x2a>
 8026cf4:	f894 2020 	ldrb.w	r2, [r4, #32]
 8026cf8:	2a47      	cmp	r2, #71	; 0x47
 8026cfa:	d00a      	beq.n	8026d12 <__cxa_rethrow+0x2e>
 8026cfc:	2200      	movs	r2, #0
 8026cfe:	6002      	str	r2, [r0, #0]
 8026d00:	3420      	adds	r4, #32
 8026d02:	4620      	mov	r0, r4
 8026d04:	f7e1 fc4e 	bl	80085a4 <_Unwind_Resume_or_Rethrow>
 8026d08:	4620      	mov	r0, r4
 8026d0a:	f000 fab3 	bl	8027274 <__cxa_begin_catch>
 8026d0e:	f7ff ff57 	bl	8026bc0 <_ZSt9terminatev>
 8026d12:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 8026d16:	2a4e      	cmp	r2, #78	; 0x4e
 8026d18:	d1f0      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d1a:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 8026d1e:	2a55      	cmp	r2, #85	; 0x55
 8026d20:	d1ec      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d22:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8026d26:	2a43      	cmp	r2, #67	; 0x43
 8026d28:	d1e8      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d2a:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8026d2e:	2a43      	cmp	r2, #67	; 0x43
 8026d30:	d1e4      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d32:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 8026d36:	2a2b      	cmp	r2, #43	; 0x2b
 8026d38:	d1e0      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d3a:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8026d3e:	2a2b      	cmp	r2, #43	; 0x2b
 8026d40:	d1dc      	bne.n	8026cfc <__cxa_rethrow+0x18>
 8026d42:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
 8026d46:	2a01      	cmp	r2, #1
 8026d48:	d8d8      	bhi.n	8026cfc <__cxa_rethrow+0x18>
 8026d4a:	6962      	ldr	r2, [r4, #20]
 8026d4c:	4252      	negs	r2, r2
 8026d4e:	6162      	str	r2, [r4, #20]
 8026d50:	e7d6      	b.n	8026d00 <__cxa_rethrow+0x1c>
 8026d52:	bf00      	nop

08026d54 <_ZSt15get_new_handlerv>:
 8026d54:	4b02      	ldr	r3, [pc, #8]	; (8026d60 <_ZSt15get_new_handlerv+0xc>)
 8026d56:	6818      	ldr	r0, [r3, #0]
 8026d58:	f3bf 8f5b 	dmb	ish
 8026d5c:	4770      	bx	lr
 8026d5e:	bf00      	nop
 8026d60:	2003cf34 	.word	0x2003cf34

08026d64 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8026d64:	b510      	push	{r4, lr}
 8026d66:	4b03      	ldr	r3, [pc, #12]	; (8026d74 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8026d68:	6003      	str	r3, [r0, #0]
 8026d6a:	4604      	mov	r4, r0
 8026d6c:	f000 f8c2 	bl	8026ef4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8026d70:	4620      	mov	r0, r4
 8026d72:	bd10      	pop	{r4, pc}
 8026d74:	080b3718 	.word	0x080b3718

08026d78 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8026d78:	b510      	push	{r4, lr}
 8026d7a:	4b05      	ldr	r3, [pc, #20]	; (8026d90 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 8026d7c:	6003      	str	r3, [r0, #0]
 8026d7e:	4604      	mov	r4, r0
 8026d80:	f000 f8b8 	bl	8026ef4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8026d84:	4620      	mov	r0, r4
 8026d86:	210c      	movs	r1, #12
 8026d88:	f7ff fe3e 	bl	8026a08 <_ZdlPvj>
 8026d8c:	4620      	mov	r0, r4
 8026d8e:	bd10      	pop	{r4, pc}
 8026d90:	080b3718 	.word	0x080b3718

08026d94 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8026d94:	b570      	push	{r4, r5, r6, lr}
 8026d96:	b082      	sub	sp, #8
 8026d98:	460e      	mov	r6, r1
 8026d9a:	9c06      	ldr	r4, [sp, #24]
 8026d9c:	4294      	cmp	r4, r2
 8026d9e:	4605      	mov	r5, r0
 8026da0:	d009      	beq.n	8026db6 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 8026da2:	68a8      	ldr	r0, [r5, #8]
 8026da4:	6805      	ldr	r5, [r0, #0]
 8026da6:	9406      	str	r4, [sp, #24]
 8026da8:	6a2c      	ldr	r4, [r5, #32]
 8026daa:	4631      	mov	r1, r6
 8026dac:	46a4      	mov	ip, r4
 8026dae:	b002      	add	sp, #8
 8026db0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8026db4:	4760      	bx	ip
 8026db6:	4619      	mov	r1, r3
 8026db8:	9201      	str	r2, [sp, #4]
 8026dba:	9300      	str	r3, [sp, #0]
 8026dbc:	f000 f862 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026dc0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8026dc4:	2800      	cmp	r0, #0
 8026dc6:	d0ec      	beq.n	8026da2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 8026dc8:	2006      	movs	r0, #6
 8026dca:	b002      	add	sp, #8
 8026dcc:	bd70      	pop	{r4, r5, r6, pc}
 8026dce:	bf00      	nop

08026dd0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8026dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026dd4:	460e      	mov	r6, r1
 8026dd6:	b081      	sub	sp, #4
 8026dd8:	4619      	mov	r1, r3
 8026dda:	461f      	mov	r7, r3
 8026ddc:	4691      	mov	r9, r2
 8026dde:	4683      	mov	fp, r0
 8026de0:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 8026de4:	e9dd 850c 	ldrd	r8, r5, [sp, #48]	; 0x30
 8026de8:	f000 f84c 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026dec:	b170      	cbz	r0, 8026e0c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 8026dee:	2e00      	cmp	r6, #0
 8026df0:	602c      	str	r4, [r5, #0]
 8026df2:	f885 9004 	strb.w	r9, [r5, #4]
 8026df6:	db1d      	blt.n	8026e34 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 8026df8:	4434      	add	r4, r6
 8026dfa:	45a0      	cmp	r8, r4
 8026dfc:	bf0c      	ite	eq
 8026dfe:	2406      	moveq	r4, #6
 8026e00:	2401      	movne	r4, #1
 8026e02:	71ac      	strb	r4, [r5, #6]
 8026e04:	2000      	movs	r0, #0
 8026e06:	b001      	add	sp, #4
 8026e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026e0c:	4544      	cmp	r4, r8
 8026e0e:	d016      	beq.n	8026e3e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x6e>
 8026e10:	f8db 0008 	ldr.w	r0, [fp, #8]
 8026e14:	f8d0 c000 	ldr.w	ip, [r0]
 8026e18:	e9cd 850c 	strd	r8, r5, [sp, #48]	; 0x30
 8026e1c:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	; 0x28
 8026e20:	f8dc 401c 	ldr.w	r4, [ip, #28]
 8026e24:	463b      	mov	r3, r7
 8026e26:	464a      	mov	r2, r9
 8026e28:	4631      	mov	r1, r6
 8026e2a:	46a4      	mov	ip, r4
 8026e2c:	b001      	add	sp, #4
 8026e2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026e32:	4760      	bx	ip
 8026e34:	3602      	adds	r6, #2
 8026e36:	d1e5      	bne.n	8026e04 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8026e38:	2301      	movs	r3, #1
 8026e3a:	71ab      	strb	r3, [r5, #6]
 8026e3c:	e7e2      	b.n	8026e04 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8026e3e:	4651      	mov	r1, sl
 8026e40:	4658      	mov	r0, fp
 8026e42:	f000 f81f 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026e46:	2800      	cmp	r0, #0
 8026e48:	d0e2      	beq.n	8026e10 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 8026e4a:	f885 9005 	strb.w	r9, [r5, #5]
 8026e4e:	e7d9      	b.n	8026e04 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08026e50 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8026e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026e54:	4607      	mov	r7, r0
 8026e56:	460c      	mov	r4, r1
 8026e58:	4615      	mov	r5, r2
 8026e5a:	461e      	mov	r6, r3
 8026e5c:	f000 f884 	bl	8026f68 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8026e60:	b108      	cbz	r0, 8026e66 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x16>
 8026e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026e66:	68b8      	ldr	r0, [r7, #8]
 8026e68:	6807      	ldr	r7, [r0, #0]
 8026e6a:	4621      	mov	r1, r4
 8026e6c:	69bc      	ldr	r4, [r7, #24]
 8026e6e:	4633      	mov	r3, r6
 8026e70:	462a      	mov	r2, r5
 8026e72:	46a4      	mov	ip, r4
 8026e74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026e78:	4760      	bx	ip
 8026e7a:	bf00      	nop

08026e7c <_ZNSt9type_infoD1Ev>:
 8026e7c:	4770      	bx	lr
 8026e7e:	bf00      	nop

08026e80 <_ZNKSt9type_info14__is_pointer_pEv>:
 8026e80:	2000      	movs	r0, #0
 8026e82:	4770      	bx	lr

08026e84 <_ZNKSt9type_infoeqERKS_>:
 8026e84:	4281      	cmp	r1, r0
 8026e86:	d00f      	beq.n	8026ea8 <_ZNKSt9type_infoeqERKS_+0x24>
 8026e88:	b508      	push	{r3, lr}
 8026e8a:	6840      	ldr	r0, [r0, #4]
 8026e8c:	7803      	ldrb	r3, [r0, #0]
 8026e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8026e90:	d00c      	beq.n	8026eac <_ZNKSt9type_infoeqERKS_+0x28>
 8026e92:	6849      	ldr	r1, [r1, #4]
 8026e94:	780b      	ldrb	r3, [r1, #0]
 8026e96:	2b2a      	cmp	r3, #42	; 0x2a
 8026e98:	bf08      	it	eq
 8026e9a:	3101      	addeq	r1, #1
 8026e9c:	f7df ff78 	bl	8006d90 <strcmp>
 8026ea0:	fab0 f080 	clz	r0, r0
 8026ea4:	0940      	lsrs	r0, r0, #5
 8026ea6:	bd08      	pop	{r3, pc}
 8026ea8:	2001      	movs	r0, #1
 8026eaa:	4770      	bx	lr
 8026eac:	2000      	movs	r0, #0
 8026eae:	bd08      	pop	{r3, pc}

08026eb0 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8026eb0:	b570      	push	{r4, r5, r6, lr}
 8026eb2:	6803      	ldr	r3, [r0, #0]
 8026eb4:	b084      	sub	sp, #16
 8026eb6:	2400      	movs	r4, #0
 8026eb8:	699e      	ldr	r6, [r3, #24]
 8026eba:	9400      	str	r4, [sp, #0]
 8026ebc:	2310      	movs	r3, #16
 8026ebe:	4615      	mov	r5, r2
 8026ec0:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8026ec4:	6812      	ldr	r2, [r2, #0]
 8026ec6:	f88d 4004 	strb.w	r4, [sp, #4]
 8026eca:	466b      	mov	r3, sp
 8026ecc:	47b0      	blx	r6
 8026ece:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8026ed2:	f003 0306 	and.w	r3, r3, #6
 8026ed6:	2b06      	cmp	r3, #6
 8026ed8:	bf03      	ittte	eq
 8026eda:	9b00      	ldreq	r3, [sp, #0]
 8026edc:	602b      	streq	r3, [r5, #0]
 8026ede:	2001      	moveq	r0, #1
 8026ee0:	4620      	movne	r0, r4
 8026ee2:	b004      	add	sp, #16
 8026ee4:	bd70      	pop	{r4, r5, r6, pc}
 8026ee6:	bf00      	nop

08026ee8 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8026ee8:	9800      	ldr	r0, [sp, #0]
 8026eea:	4290      	cmp	r0, r2
 8026eec:	bf0c      	ite	eq
 8026eee:	2006      	moveq	r0, #6
 8026ef0:	2001      	movne	r0, #1
 8026ef2:	4770      	bx	lr

08026ef4 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8026ef4:	b510      	push	{r4, lr}
 8026ef6:	4b03      	ldr	r3, [pc, #12]	; (8026f04 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8026ef8:	6003      	str	r3, [r0, #0]
 8026efa:	4604      	mov	r4, r0
 8026efc:	f7ff ffbe 	bl	8026e7c <_ZNSt9type_infoD1Ev>
 8026f00:	4620      	mov	r0, r4
 8026f02:	bd10      	pop	{r4, pc}
 8026f04:	080b378c 	.word	0x080b378c

08026f08 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8026f08:	b510      	push	{r4, lr}
 8026f0a:	4b05      	ldr	r3, [pc, #20]	; (8026f20 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 8026f0c:	6003      	str	r3, [r0, #0]
 8026f0e:	4604      	mov	r4, r0
 8026f10:	f7ff ffb4 	bl	8026e7c <_ZNSt9type_infoD1Ev>
 8026f14:	4620      	mov	r0, r4
 8026f16:	2108      	movs	r1, #8
 8026f18:	f7ff fd76 	bl	8026a08 <_ZdlPvj>
 8026f1c:	4620      	mov	r0, r4
 8026f1e:	bd10      	pop	{r4, pc}
 8026f20:	080b378c 	.word	0x080b378c

08026f24 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8026f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026f28:	e9dd 1408 	ldrd	r1, r4, [sp, #32]
 8026f2c:	9d06      	ldr	r5, [sp, #24]
 8026f2e:	428d      	cmp	r5, r1
 8026f30:	4690      	mov	r8, r2
 8026f32:	461f      	mov	r7, r3
 8026f34:	4606      	mov	r6, r0
 8026f36:	d00c      	beq.n	8026f52 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8026f38:	4639      	mov	r1, r7
 8026f3a:	4630      	mov	r0, r6
 8026f3c:	f7ff ffa2 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026f40:	b120      	cbz	r0, 8026f4c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x28>
 8026f42:	2301      	movs	r3, #1
 8026f44:	6025      	str	r5, [r4, #0]
 8026f46:	f884 8004 	strb.w	r8, [r4, #4]
 8026f4a:	71a3      	strb	r3, [r4, #6]
 8026f4c:	2000      	movs	r0, #0
 8026f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026f52:	9907      	ldr	r1, [sp, #28]
 8026f54:	f7ff ff96 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026f58:	2800      	cmp	r0, #0
 8026f5a:	d0ed      	beq.n	8026f38 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x14>
 8026f5c:	f884 8005 	strb.w	r8, [r4, #5]
 8026f60:	2000      	movs	r0, #0
 8026f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026f66:	bf00      	nop

08026f68 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8026f68:	b538      	push	{r3, r4, r5, lr}
 8026f6a:	4615      	mov	r5, r2
 8026f6c:	461c      	mov	r4, r3
 8026f6e:	f7ff ff89 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026f72:	b120      	cbz	r0, 8026f7e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8026f74:	2208      	movs	r2, #8
 8026f76:	2306      	movs	r3, #6
 8026f78:	6025      	str	r5, [r4, #0]
 8026f7a:	60e2      	str	r2, [r4, #12]
 8026f7c:	7123      	strb	r3, [r4, #4]
 8026f7e:	bd38      	pop	{r3, r4, r5, pc}

08026f80 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8026f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026f84:	4617      	mov	r7, r2
 8026f86:	461c      	mov	r4, r3
 8026f88:	4606      	mov	r6, r0
 8026f8a:	460d      	mov	r5, r1
 8026f8c:	f7ff ff7a 	bl	8026e84 <_ZNKSt9type_infoeqERKS_>
 8026f90:	b908      	cbnz	r0, 8026f96 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x16>
 8026f92:	2c03      	cmp	r4, #3
 8026f94:	d901      	bls.n	8026f9a <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x1a>
 8026f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026f9a:	682b      	ldr	r3, [r5, #0]
 8026f9c:	463a      	mov	r2, r7
 8026f9e:	4631      	mov	r1, r6
 8026fa0:	4628      	mov	r0, r5
 8026fa2:	695b      	ldr	r3, [r3, #20]
 8026fa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026fa8:	4718      	bx	r3
 8026faa:	bf00      	nop

08026fac <__cxa_end_cleanup>:
 8026fac:	b41e      	push	{r1, r2, r3, r4}
 8026fae:	f000 f88d 	bl	80270cc <__gnu_end_cleanup>
 8026fb2:	bc1e      	pop	{r1, r2, r3, r4}
 8026fb4:	f7e1 fae4 	bl	8008580 <_Unwind_Resume>

08026fb8 <__cxa_type_match>:
 8026fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8026fba:	7802      	ldrb	r2, [r0, #0]
 8026fbc:	2a47      	cmp	r2, #71	; 0x47
 8026fbe:	b083      	sub	sp, #12
 8026fc0:	460d      	mov	r5, r1
 8026fc2:	461f      	mov	r7, r3
 8026fc4:	d01e      	beq.n	8027004 <__cxa_type_match+0x4c>
 8026fc6:	2300      	movs	r3, #0
 8026fc8:	4c25      	ldr	r4, [pc, #148]	; (8027060 <__cxa_type_match+0xa8>)
 8026fca:	9301      	str	r3, [sp, #4]
 8026fcc:	6823      	ldr	r3, [r4, #0]
 8026fce:	4620      	mov	r0, r4
 8026fd0:	689b      	ldr	r3, [r3, #8]
 8026fd2:	4798      	blx	r3
 8026fd4:	b180      	cbz	r0, 8026ff8 <__cxa_type_match+0x40>
 8026fd6:	9b01      	ldr	r3, [sp, #4]
 8026fd8:	681b      	ldr	r3, [r3, #0]
 8026fda:	9301      	str	r3, [sp, #4]
 8026fdc:	2602      	movs	r6, #2
 8026fde:	682b      	ldr	r3, [r5, #0]
 8026fe0:	4621      	mov	r1, r4
 8026fe2:	4628      	mov	r0, r5
 8026fe4:	691c      	ldr	r4, [r3, #16]
 8026fe6:	aa01      	add	r2, sp, #4
 8026fe8:	2301      	movs	r3, #1
 8026fea:	47a0      	blx	r4
 8026fec:	b130      	cbz	r0, 8026ffc <__cxa_type_match+0x44>
 8026fee:	9b01      	ldr	r3, [sp, #4]
 8026ff0:	603b      	str	r3, [r7, #0]
 8026ff2:	4630      	mov	r0, r6
 8026ff4:	b003      	add	sp, #12
 8026ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026ff8:	2601      	movs	r6, #1
 8026ffa:	e7f0      	b.n	8026fde <__cxa_type_match+0x26>
 8026ffc:	4606      	mov	r6, r0
 8026ffe:	4630      	mov	r0, r6
 8027000:	b003      	add	sp, #12
 8027002:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027004:	7843      	ldrb	r3, [r0, #1]
 8027006:	2b4e      	cmp	r3, #78	; 0x4e
 8027008:	d1dd      	bne.n	8026fc6 <__cxa_type_match+0xe>
 802700a:	7883      	ldrb	r3, [r0, #2]
 802700c:	2b55      	cmp	r3, #85	; 0x55
 802700e:	d1da      	bne.n	8026fc6 <__cxa_type_match+0xe>
 8027010:	78c3      	ldrb	r3, [r0, #3]
 8027012:	2b43      	cmp	r3, #67	; 0x43
 8027014:	d1d7      	bne.n	8026fc6 <__cxa_type_match+0xe>
 8027016:	7903      	ldrb	r3, [r0, #4]
 8027018:	2b46      	cmp	r3, #70	; 0x46
 802701a:	d015      	beq.n	8027048 <__cxa_type_match+0x90>
 802701c:	7903      	ldrb	r3, [r0, #4]
 802701e:	2b43      	cmp	r3, #67	; 0x43
 8027020:	d1d1      	bne.n	8026fc6 <__cxa_type_match+0xe>
 8027022:	7943      	ldrb	r3, [r0, #5]
 8027024:	2b2b      	cmp	r3, #43	; 0x2b
 8027026:	d1ce      	bne.n	8026fc6 <__cxa_type_match+0xe>
 8027028:	7983      	ldrb	r3, [r0, #6]
 802702a:	2b2b      	cmp	r3, #43	; 0x2b
 802702c:	d1cb      	bne.n	8026fc6 <__cxa_type_match+0xe>
 802702e:	79c3      	ldrb	r3, [r0, #7]
 8027030:	2b01      	cmp	r3, #1
 8027032:	d8c8      	bhi.n	8026fc6 <__cxa_type_match+0xe>
 8027034:	f850 4c20 	ldr.w	r4, [r0, #-32]
 8027038:	d002      	beq.n	8027040 <__cxa_type_match+0x88>
 802703a:	3058      	adds	r0, #88	; 0x58
 802703c:	9001      	str	r0, [sp, #4]
 802703e:	e7c5      	b.n	8026fcc <__cxa_type_match+0x14>
 8027040:	4620      	mov	r0, r4
 8027042:	f854 4c78 	ldr.w	r4, [r4, #-120]
 8027046:	e7f9      	b.n	802703c <__cxa_type_match+0x84>
 8027048:	7943      	ldrb	r3, [r0, #5]
 802704a:	2b4f      	cmp	r3, #79	; 0x4f
 802704c:	d1e6      	bne.n	802701c <__cxa_type_match+0x64>
 802704e:	7983      	ldrb	r3, [r0, #6]
 8027050:	2b52      	cmp	r3, #82	; 0x52
 8027052:	d1e3      	bne.n	802701c <__cxa_type_match+0x64>
 8027054:	79c3      	ldrb	r3, [r0, #7]
 8027056:	2b00      	cmp	r3, #0
 8027058:	d1e0      	bne.n	802701c <__cxa_type_match+0x64>
 802705a:	9301      	str	r3, [sp, #4]
 802705c:	4c01      	ldr	r4, [pc, #4]	; (8027064 <__cxa_type_match+0xac>)
 802705e:	e7b5      	b.n	8026fcc <__cxa_type_match+0x14>
 8027060:	080b3644 	.word	0x080b3644
 8027064:	080b363c 	.word	0x080b363c

08027068 <__cxa_begin_cleanup>:
 8027068:	b510      	push	{r4, lr}
 802706a:	4604      	mov	r4, r0
 802706c:	f000 f98a 	bl	8027384 <__cxa_get_globals>
 8027070:	7823      	ldrb	r3, [r4, #0]
 8027072:	2b47      	cmp	r3, #71	; 0x47
 8027074:	f1a4 0220 	sub.w	r2, r4, #32
 8027078:	d004      	beq.n	8027084 <__cxa_begin_cleanup+0x1c>
 802707a:	6883      	ldr	r3, [r0, #8]
 802707c:	bb23      	cbnz	r3, 80270c8 <__cxa_begin_cleanup+0x60>
 802707e:	6082      	str	r2, [r0, #8]
 8027080:	2001      	movs	r0, #1
 8027082:	bd10      	pop	{r4, pc}
 8027084:	7863      	ldrb	r3, [r4, #1]
 8027086:	2b4e      	cmp	r3, #78	; 0x4e
 8027088:	d1f7      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 802708a:	78a3      	ldrb	r3, [r4, #2]
 802708c:	2b55      	cmp	r3, #85	; 0x55
 802708e:	d1f4      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 8027090:	78e3      	ldrb	r3, [r4, #3]
 8027092:	2b43      	cmp	r3, #67	; 0x43
 8027094:	d1f1      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 8027096:	7923      	ldrb	r3, [r4, #4]
 8027098:	2b43      	cmp	r3, #67	; 0x43
 802709a:	d1ee      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 802709c:	7963      	ldrb	r3, [r4, #5]
 802709e:	2b2b      	cmp	r3, #43	; 0x2b
 80270a0:	d1eb      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 80270a2:	79a3      	ldrb	r3, [r4, #6]
 80270a4:	2b2b      	cmp	r3, #43	; 0x2b
 80270a6:	d1e8      	bne.n	802707a <__cxa_begin_cleanup+0x12>
 80270a8:	79e3      	ldrb	r3, [r4, #7]
 80270aa:	2b01      	cmp	r3, #1
 80270ac:	d8e5      	bhi.n	802707a <__cxa_begin_cleanup+0x12>
 80270ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80270b2:	3301      	adds	r3, #1
 80270b4:	2b01      	cmp	r3, #1
 80270b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80270ba:	d1e1      	bne.n	8027080 <__cxa_begin_cleanup+0x18>
 80270bc:	6883      	ldr	r3, [r0, #8]
 80270be:	f844 3c08 	str.w	r3, [r4, #-8]
 80270c2:	6082      	str	r2, [r0, #8]
 80270c4:	2001      	movs	r0, #1
 80270c6:	bd10      	pop	{r4, pc}
 80270c8:	f7ff fd7a 	bl	8026bc0 <_ZSt9terminatev>

080270cc <__gnu_end_cleanup>:
 80270cc:	b508      	push	{r3, lr}
 80270ce:	f000 f959 	bl	8027384 <__cxa_get_globals>
 80270d2:	6883      	ldr	r3, [r0, #8]
 80270d4:	b383      	cbz	r3, 8027138 <__gnu_end_cleanup+0x6c>
 80270d6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80270da:	2a47      	cmp	r2, #71	; 0x47
 80270dc:	d004      	beq.n	80270e8 <__gnu_end_cleanup+0x1c>
 80270de:	2200      	movs	r2, #0
 80270e0:	6082      	str	r2, [r0, #8]
 80270e2:	f103 0020 	add.w	r0, r3, #32
 80270e6:	bd08      	pop	{r3, pc}
 80270e8:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80270ec:	2a4e      	cmp	r2, #78	; 0x4e
 80270ee:	d1f6      	bne.n	80270de <__gnu_end_cleanup+0x12>
 80270f0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80270f4:	2a55      	cmp	r2, #85	; 0x55
 80270f6:	d1f2      	bne.n	80270de <__gnu_end_cleanup+0x12>
 80270f8:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80270fc:	2a43      	cmp	r2, #67	; 0x43
 80270fe:	d1ee      	bne.n	80270de <__gnu_end_cleanup+0x12>
 8027100:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8027104:	2a43      	cmp	r2, #67	; 0x43
 8027106:	d1ea      	bne.n	80270de <__gnu_end_cleanup+0x12>
 8027108:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 802710c:	2a2b      	cmp	r2, #43	; 0x2b
 802710e:	d1e6      	bne.n	80270de <__gnu_end_cleanup+0x12>
 8027110:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8027114:	2a2b      	cmp	r2, #43	; 0x2b
 8027116:	d1e2      	bne.n	80270de <__gnu_end_cleanup+0x12>
 8027118:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 802711c:	2a01      	cmp	r2, #1
 802711e:	d8de      	bhi.n	80270de <__gnu_end_cleanup+0x12>
 8027120:	69da      	ldr	r2, [r3, #28]
 8027122:	3a01      	subs	r2, #1
 8027124:	61da      	str	r2, [r3, #28]
 8027126:	2a00      	cmp	r2, #0
 8027128:	d1db      	bne.n	80270e2 <__gnu_end_cleanup+0x16>
 802712a:	699a      	ldr	r2, [r3, #24]
 802712c:	6082      	str	r2, [r0, #8]
 802712e:	2200      	movs	r2, #0
 8027130:	619a      	str	r2, [r3, #24]
 8027132:	f103 0020 	add.w	r0, r3, #32
 8027136:	bd08      	pop	{r3, pc}
 8027138:	f7ff fd42 	bl	8026bc0 <_ZSt9terminatev>

0802713c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 802713c:	7803      	ldrb	r3, [r0, #0]
 802713e:	2b47      	cmp	r3, #71	; 0x47
 8027140:	d001      	beq.n	8027146 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 8027142:	2000      	movs	r0, #0
 8027144:	4770      	bx	lr
 8027146:	7843      	ldrb	r3, [r0, #1]
 8027148:	2b4e      	cmp	r3, #78	; 0x4e
 802714a:	d1fa      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 802714c:	7883      	ldrb	r3, [r0, #2]
 802714e:	2b55      	cmp	r3, #85	; 0x55
 8027150:	d1f7      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8027152:	78c3      	ldrb	r3, [r0, #3]
 8027154:	2b43      	cmp	r3, #67	; 0x43
 8027156:	d1f4      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8027158:	7903      	ldrb	r3, [r0, #4]
 802715a:	2b43      	cmp	r3, #67	; 0x43
 802715c:	d1f1      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 802715e:	7943      	ldrb	r3, [r0, #5]
 8027160:	2b2b      	cmp	r3, #43	; 0x2b
 8027162:	d1ee      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8027164:	7983      	ldrb	r3, [r0, #6]
 8027166:	2b2b      	cmp	r3, #43	; 0x2b
 8027168:	d1eb      	bne.n	8027142 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 802716a:	79c0      	ldrb	r0, [r0, #7]
 802716c:	2801      	cmp	r0, #1
 802716e:	bf8c      	ite	hi
 8027170:	2000      	movhi	r0, #0
 8027172:	2001      	movls	r0, #1
 8027174:	4770      	bx	lr
 8027176:	bf00      	nop

08027178 <__cxa_call_terminate>:
 8027178:	b510      	push	{r4, lr}
 802717a:	b130      	cbz	r0, 802718a <__cxa_call_terminate+0x12>
 802717c:	4604      	mov	r4, r0
 802717e:	f000 f879 	bl	8027274 <__cxa_begin_catch>
 8027182:	4620      	mov	r0, r4
 8027184:	f7ff ffda 	bl	802713c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8027188:	b908      	cbnz	r0, 802718e <__cxa_call_terminate+0x16>
 802718a:	f7ff fd19 	bl	8026bc0 <_ZSt9terminatev>
 802718e:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8027192:	f7ff fd01 	bl	8026b98 <_ZN10__cxxabiv111__terminateEPFvvE>
 8027196:	bf00      	nop

08027198 <__cxa_call_unexpected>:
 8027198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802719c:	b085      	sub	sp, #20
 802719e:	4602      	mov	r2, r0
 80271a0:	f7ff ffcc 	bl	802713c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 80271a4:	b150      	cbz	r0, 80271bc <__cxa_call_unexpected+0x24>
 80271a6:	e952 8506 	ldrd	r8, r5, [r2, #-24]
 80271aa:	4610      	mov	r0, r2
 80271ac:	6a96      	ldr	r6, [r2, #40]	; 0x28
 80271ae:	e9d2 740c 	ldrd	r7, r4, [r2, #48]	; 0x30
 80271b2:	f000 f85f 	bl	8027274 <__cxa_begin_catch>
 80271b6:	4640      	mov	r0, r8
 80271b8:	f7ff fd0c 	bl	8026bd4 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 80271bc:	4610      	mov	r0, r2
 80271be:	f000 f859 	bl	8027274 <__cxa_begin_catch>
 80271c2:	f7ff fd0b 	bl	8026bdc <_ZSt10unexpectedv>
 80271c6:	f000 f855 	bl	8027274 <__cxa_begin_catch>
 80271ca:	f7ff fcf9 	bl	8026bc0 <_ZSt9terminatev>
 80271ce:	f000 f851 	bl	8027274 <__cxa_begin_catch>
 80271d2:	f000 f8d3 	bl	802737c <__cxa_get_globals_fast>
 80271d6:	6803      	ldr	r3, [r0, #0]
 80271d8:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 80271dc:	f10d 0a10 	add.w	sl, sp, #16
 80271e0:	2a01      	cmp	r2, #1
 80271e2:	bf0c      	ite	eq
 80271e4:	681a      	ldreq	r2, [r3, #0]
 80271e6:	f103 0278 	addne.w	r2, r3, #120	; 0x78
 80271ea:	f04f 0800 	mov.w	r8, #0
 80271ee:	3320      	adds	r3, #32
 80271f0:	f84a 2d08 	str.w	r2, [sl, #-8]!
 80271f4:	f027 0b03 	bic.w	fp, r7, #3
 80271f8:	9301      	str	r3, [sp, #4]
 80271fa:	46c1      	mov	r9, r8
 80271fc:	45b1      	cmp	r9, r6
 80271fe:	da1b      	bge.n	8027238 <__cxa_call_unexpected+0xa0>
 8027200:	6827      	ldr	r7, [r4, #0]
 8027202:	b107      	cbz	r7, 8027206 <__cxa_call_unexpected+0x6e>
 8027204:	4427      	add	r7, r4
 8027206:	4653      	mov	r3, sl
 8027208:	2200      	movs	r2, #0
 802720a:	4639      	mov	r1, r7
 802720c:	9801      	ldr	r0, [sp, #4]
 802720e:	f7ff fed3 	bl	8026fb8 <__cxa_type_match>
 8027212:	b9e8      	cbnz	r0, 8027250 <__cxa_call_unexpected+0xb8>
 8027214:	683b      	ldr	r3, [r7, #0]
 8027216:	4914      	ldr	r1, [pc, #80]	; (8027268 <__cxa_call_unexpected+0xd0>)
 8027218:	691b      	ldr	r3, [r3, #16]
 802721a:	9300      	str	r3, [sp, #0]
 802721c:	aa04      	add	r2, sp, #16
 802721e:	2301      	movs	r3, #1
 8027220:	f842 0d04 	str.w	r0, [r2, #-4]!
 8027224:	4638      	mov	r0, r7
 8027226:	9f00      	ldr	r7, [sp, #0]
 8027228:	47b8      	blx	r7
 802722a:	2800      	cmp	r0, #0
 802722c:	bf18      	it	ne
 802722e:	4680      	movne	r8, r0
 8027230:	f109 0901 	add.w	r9, r9, #1
 8027234:	445c      	add	r4, fp
 8027236:	e7e1      	b.n	80271fc <__cxa_call_unexpected+0x64>
 8027238:	f1b8 0f00 	cmp.w	r8, #0
 802723c:	d010      	beq.n	8027260 <__cxa_call_unexpected+0xc8>
 802723e:	2004      	movs	r0, #4
 8027240:	f7ff fc5e 	bl	8026b00 <__cxa_allocate_exception>
 8027244:	4b09      	ldr	r3, [pc, #36]	; (802726c <__cxa_call_unexpected+0xd4>)
 8027246:	6003      	str	r3, [r0, #0]
 8027248:	4a09      	ldr	r2, [pc, #36]	; (8027270 <__cxa_call_unexpected+0xd8>)
 802724a:	4907      	ldr	r1, [pc, #28]	; (8027268 <__cxa_call_unexpected+0xd0>)
 802724c:	f7ff fd2e 	bl	8026cac <__cxa_throw>
 8027250:	f7ff fd48 	bl	8026ce4 <__cxa_rethrow>
 8027254:	f000 f84e 	bl	80272f4 <__cxa_end_catch>
 8027258:	f000 f84c 	bl	80272f4 <__cxa_end_catch>
 802725c:	f7ff fea6 	bl	8026fac <__cxa_end_cleanup>
 8027260:	4628      	mov	r0, r5
 8027262:	f7ff fc99 	bl	8026b98 <_ZN10__cxxabiv111__terminateEPFvvE>
 8027266:	bf00      	nop
 8027268:	080b364c 	.word	0x080b364c
 802726c:	080b36d0 	.word	0x080b36d0
 8027270:	08026b7d 	.word	0x08026b7d

08027274 <__cxa_begin_catch>:
 8027274:	b538      	push	{r3, r4, r5, lr}
 8027276:	4604      	mov	r4, r0
 8027278:	f000 f884 	bl	8027384 <__cxa_get_globals>
 802727c:	7822      	ldrb	r2, [r4, #0]
 802727e:	6803      	ldr	r3, [r0, #0]
 8027280:	2a47      	cmp	r2, #71	; 0x47
 8027282:	f1a4 0120 	sub.w	r1, r4, #32
 8027286:	d004      	beq.n	8027292 <__cxa_begin_catch+0x1e>
 8027288:	bb8b      	cbnz	r3, 80272ee <__cxa_begin_catch+0x7a>
 802728a:	461c      	mov	r4, r3
 802728c:	6001      	str	r1, [r0, #0]
 802728e:	4620      	mov	r0, r4
 8027290:	bd38      	pop	{r3, r4, r5, pc}
 8027292:	7862      	ldrb	r2, [r4, #1]
 8027294:	2a4e      	cmp	r2, #78	; 0x4e
 8027296:	d1f7      	bne.n	8027288 <__cxa_begin_catch+0x14>
 8027298:	78a2      	ldrb	r2, [r4, #2]
 802729a:	2a55      	cmp	r2, #85	; 0x55
 802729c:	d1f4      	bne.n	8027288 <__cxa_begin_catch+0x14>
 802729e:	78e2      	ldrb	r2, [r4, #3]
 80272a0:	2a43      	cmp	r2, #67	; 0x43
 80272a2:	d1f1      	bne.n	8027288 <__cxa_begin_catch+0x14>
 80272a4:	7922      	ldrb	r2, [r4, #4]
 80272a6:	2a43      	cmp	r2, #67	; 0x43
 80272a8:	d1ee      	bne.n	8027288 <__cxa_begin_catch+0x14>
 80272aa:	7962      	ldrb	r2, [r4, #5]
 80272ac:	2a2b      	cmp	r2, #43	; 0x2b
 80272ae:	d1eb      	bne.n	8027288 <__cxa_begin_catch+0x14>
 80272b0:	79a2      	ldrb	r2, [r4, #6]
 80272b2:	2a2b      	cmp	r2, #43	; 0x2b
 80272b4:	d1e8      	bne.n	8027288 <__cxa_begin_catch+0x14>
 80272b6:	79e2      	ldrb	r2, [r4, #7]
 80272b8:	2a01      	cmp	r2, #1
 80272ba:	d8e5      	bhi.n	8027288 <__cxa_begin_catch+0x14>
 80272bc:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 80272c0:	2a00      	cmp	r2, #0
 80272c2:	db11      	blt.n	80272e8 <__cxa_begin_catch+0x74>
 80272c4:	3201      	adds	r2, #1
 80272c6:	6845      	ldr	r5, [r0, #4]
 80272c8:	f844 2c0c 	str.w	r2, [r4, #-12]
 80272cc:	428b      	cmp	r3, r1
 80272ce:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 80272d2:	6045      	str	r5, [r0, #4]
 80272d4:	bf1c      	itt	ne
 80272d6:	f844 3c10 	strne.w	r3, [r4, #-16]
 80272da:	6001      	strne	r1, [r0, #0]
 80272dc:	4620      	mov	r0, r4
 80272de:	6a64      	ldr	r4, [r4, #36]	; 0x24
 80272e0:	f7e0 fd8a 	bl	8007df8 <_Unwind_Complete>
 80272e4:	4620      	mov	r0, r4
 80272e6:	bd38      	pop	{r3, r4, r5, pc}
 80272e8:	f1c2 0201 	rsb	r2, r2, #1
 80272ec:	e7eb      	b.n	80272c6 <__cxa_begin_catch+0x52>
 80272ee:	f7ff fc67 	bl	8026bc0 <_ZSt9terminatev>
 80272f2:	bf00      	nop

080272f4 <__cxa_end_catch>:
 80272f4:	b508      	push	{r3, lr}
 80272f6:	f000 f841 	bl	802737c <__cxa_get_globals_fast>
 80272fa:	4602      	mov	r2, r0
 80272fc:	6800      	ldr	r0, [r0, #0]
 80272fe:	b370      	cbz	r0, 802735e <__cxa_end_catch+0x6a>
 8027300:	f890 3020 	ldrb.w	r3, [r0, #32]
 8027304:	2b47      	cmp	r3, #71	; 0x47
 8027306:	d006      	beq.n	8027316 <__cxa_end_catch+0x22>
 8027308:	2300      	movs	r3, #0
 802730a:	6013      	str	r3, [r2, #0]
 802730c:	3020      	adds	r0, #32
 802730e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8027312:	f7e0 bd73 	b.w	8007dfc <_Unwind_DeleteException>
 8027316:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 802731a:	2b4e      	cmp	r3, #78	; 0x4e
 802731c:	d1f4      	bne.n	8027308 <__cxa_end_catch+0x14>
 802731e:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 8027322:	2b55      	cmp	r3, #85	; 0x55
 8027324:	d1f0      	bne.n	8027308 <__cxa_end_catch+0x14>
 8027326:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 802732a:	2b43      	cmp	r3, #67	; 0x43
 802732c:	d1ec      	bne.n	8027308 <__cxa_end_catch+0x14>
 802732e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8027332:	2b43      	cmp	r3, #67	; 0x43
 8027334:	d1e8      	bne.n	8027308 <__cxa_end_catch+0x14>
 8027336:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 802733a:	2b2b      	cmp	r3, #43	; 0x2b
 802733c:	d1e4      	bne.n	8027308 <__cxa_end_catch+0x14>
 802733e:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 8027342:	2b2b      	cmp	r3, #43	; 0x2b
 8027344:	d1e0      	bne.n	8027308 <__cxa_end_catch+0x14>
 8027346:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 802734a:	2b01      	cmp	r3, #1
 802734c:	d8dc      	bhi.n	8027308 <__cxa_end_catch+0x14>
 802734e:	6943      	ldr	r3, [r0, #20]
 8027350:	2b00      	cmp	r3, #0
 8027352:	db05      	blt.n	8027360 <__cxa_end_catch+0x6c>
 8027354:	3b01      	subs	r3, #1
 8027356:	2b00      	cmp	r3, #0
 8027358:	d007      	beq.n	802736a <__cxa_end_catch+0x76>
 802735a:	db0d      	blt.n	8027378 <__cxa_end_catch+0x84>
 802735c:	6143      	str	r3, [r0, #20]
 802735e:	bd08      	pop	{r3, pc}
 8027360:	3301      	adds	r3, #1
 8027362:	d1fb      	bne.n	802735c <__cxa_end_catch+0x68>
 8027364:	6901      	ldr	r1, [r0, #16]
 8027366:	6011      	str	r1, [r2, #0]
 8027368:	e7f8      	b.n	802735c <__cxa_end_catch+0x68>
 802736a:	6903      	ldr	r3, [r0, #16]
 802736c:	6013      	str	r3, [r2, #0]
 802736e:	3020      	adds	r0, #32
 8027370:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8027374:	f7e0 bd42 	b.w	8007dfc <_Unwind_DeleteException>
 8027378:	f7ff fc22 	bl	8026bc0 <_ZSt9terminatev>

0802737c <__cxa_get_globals_fast>:
 802737c:	4800      	ldr	r0, [pc, #0]	; (8027380 <__cxa_get_globals_fast+0x4>)
 802737e:	4770      	bx	lr
 8027380:	2003cf38 	.word	0x2003cf38

08027384 <__cxa_get_globals>:
 8027384:	4800      	ldr	r0, [pc, #0]	; (8027388 <__cxa_get_globals+0x4>)
 8027386:	4770      	bx	lr
 8027388:	2003cf38 	.word	0x2003cf38

0802738c <_ZL28read_encoded_value_with_basehjPKhPj>:
 802738c:	2850      	cmp	r0, #80	; 0x50
 802738e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027390:	d01c      	beq.n	80273cc <_ZL28read_encoded_value_with_basehjPKhPj+0x40>
 8027392:	f000 040f 	and.w	r4, r0, #15
 8027396:	2c0c      	cmp	r4, #12
 8027398:	d856      	bhi.n	8027448 <_ZL28read_encoded_value_with_basehjPKhPj+0xbc>
 802739a:	e8df f004 	tbb	[pc, r4]
 802739e:	4107      	.short	0x4107
 80273a0:	551f0751 	.word	0x551f0751
 80273a4:	27555555 	.word	0x27555555
 80273a8:	0723      	.short	0x0723
 80273aa:	1f          	.byte	0x1f
 80273ab:	00          	.byte	0x00
 80273ac:	4614      	mov	r4, r2
 80273ae:	f854 5b04 	ldr.w	r5, [r4], #4
 80273b2:	b145      	cbz	r5, 80273c6 <_ZL28read_encoded_value_with_basehjPKhPj+0x3a>
 80273b4:	f000 0670 	and.w	r6, r0, #112	; 0x70
 80273b8:	2e10      	cmp	r6, #16
 80273ba:	bf08      	it	eq
 80273bc:	4611      	moveq	r1, r2
 80273be:	440d      	add	r5, r1
 80273c0:	0602      	lsls	r2, r0, #24
 80273c2:	bf48      	it	mi
 80273c4:	682d      	ldrmi	r5, [r5, #0]
 80273c6:	601d      	str	r5, [r3, #0]
 80273c8:	4620      	mov	r0, r4
 80273ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80273cc:	3203      	adds	r2, #3
 80273ce:	f022 0403 	bic.w	r4, r2, #3
 80273d2:	f854 5b04 	ldr.w	r5, [r4], #4
 80273d6:	601d      	str	r5, [r3, #0]
 80273d8:	4620      	mov	r0, r4
 80273da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80273dc:	4614      	mov	r4, r2
 80273de:	f854 5b08 	ldr.w	r5, [r4], #8
 80273e2:	e7e6      	b.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 80273e4:	4614      	mov	r4, r2
 80273e6:	f934 5b02 	ldrsh.w	r5, [r4], #2
 80273ea:	e7e2      	b.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 80273ec:	2500      	movs	r5, #0
 80273ee:	462f      	mov	r7, r5
 80273f0:	4614      	mov	r4, r2
 80273f2:	f814 cb01 	ldrb.w	ip, [r4], #1
 80273f6:	f00c 067f 	and.w	r6, ip, #127	; 0x7f
 80273fa:	40be      	lsls	r6, r7
 80273fc:	f01c 0f80 	tst.w	ip, #128	; 0x80
 8027400:	ea45 0506 	orr.w	r5, r5, r6
 8027404:	f107 0707 	add.w	r7, r7, #7
 8027408:	d1f3      	bne.n	80273f2 <_ZL28read_encoded_value_with_basehjPKhPj+0x66>
 802740a:	2f1f      	cmp	r7, #31
 802740c:	d8d1      	bhi.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 802740e:	f01c 0f40 	tst.w	ip, #64	; 0x40
 8027412:	d0ce      	beq.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 8027414:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8027418:	fa06 f707 	lsl.w	r7, r6, r7
 802741c:	433d      	orrs	r5, r7
 802741e:	e7c9      	b.n	80273b4 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8027420:	2500      	movs	r5, #0
 8027422:	462f      	mov	r7, r5
 8027424:	4614      	mov	r4, r2
 8027426:	f814 cb01 	ldrb.w	ip, [r4], #1
 802742a:	f00c 067f 	and.w	r6, ip, #127	; 0x7f
 802742e:	40be      	lsls	r6, r7
 8027430:	f01c 0f80 	tst.w	ip, #128	; 0x80
 8027434:	ea45 0506 	orr.w	r5, r5, r6
 8027438:	f107 0707 	add.w	r7, r7, #7
 802743c:	d1f3      	bne.n	8027426 <_ZL28read_encoded_value_with_basehjPKhPj+0x9a>
 802743e:	e7b8      	b.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 8027440:	4614      	mov	r4, r2
 8027442:	f834 5b02 	ldrh.w	r5, [r4], #2
 8027446:	e7b4      	b.n	80273b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 8027448:	f000 ffea 	bl	8028420 <abort>

0802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>:
 802744c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8027450:	2820      	cmp	r0, #32
 8027452:	d011      	beq.n	8027478 <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x2c>
 8027454:	d90b      	bls.n	802746e <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x22>
 8027456:	2840      	cmp	r0, #64	; 0x40
 8027458:	d006      	beq.n	8027468 <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x1c>
 802745a:	2850      	cmp	r0, #80	; 0x50
 802745c:	d00a      	beq.n	8027474 <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x28>
 802745e:	2830      	cmp	r0, #48	; 0x30
 8027460:	d10d      	bne.n	802747e <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x32>
 8027462:	4608      	mov	r0, r1
 8027464:	f7e1 ba86 	b.w	8008974 <_Unwind_GetDataRelBase>
 8027468:	4608      	mov	r0, r1
 802746a:	f7e1 ba73 	b.w	8008954 <_Unwind_GetRegionStart>
 802746e:	b108      	cbz	r0, 8027474 <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x28>
 8027470:	2810      	cmp	r0, #16
 8027472:	d104      	bne.n	802747e <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3+0x32>
 8027474:	2000      	movs	r0, #0
 8027476:	4770      	bx	lr
 8027478:	4608      	mov	r0, r1
 802747a:	f7e1 ba7f 	b.w	800897c <_Unwind_GetTextRelBase>
 802747e:	b508      	push	{r3, lr}
 8027480:	f000 ffce 	bl	8028420 <abort>

08027484 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 8027484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027486:	460c      	mov	r4, r1
 8027488:	4615      	mov	r5, r2
 802748a:	4607      	mov	r7, r0
 802748c:	b108      	cbz	r0, 8027492 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 802748e:	f7e1 fa61 	bl	8008954 <_Unwind_GetRegionStart>
 8027492:	6028      	str	r0, [r5, #0]
 8027494:	7826      	ldrb	r6, [r4, #0]
 8027496:	2eff      	cmp	r6, #255	; 0xff
 8027498:	f104 0401 	add.w	r4, r4, #1
 802749c:	d129      	bne.n	80274f2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x6e>
 802749e:	6068      	str	r0, [r5, #4]
 80274a0:	7823      	ldrb	r3, [r4, #0]
 80274a2:	752b      	strb	r3, [r5, #20]
 80274a4:	2bff      	cmp	r3, #255	; 0xff
 80274a6:	f104 0001 	add.w	r0, r4, #1
 80274aa:	d032      	beq.n	8027512 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8e>
 80274ac:	2310      	movs	r3, #16
 80274ae:	2400      	movs	r4, #0
 80274b0:	752b      	strb	r3, [r5, #20]
 80274b2:	4622      	mov	r2, r4
 80274b4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80274b8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80274bc:	4093      	lsls	r3, r2
 80274be:	0609      	lsls	r1, r1, #24
 80274c0:	ea44 0403 	orr.w	r4, r4, r3
 80274c4:	f102 0207 	add.w	r2, r2, #7
 80274c8:	d4f4      	bmi.n	80274b4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x30>
 80274ca:	4404      	add	r4, r0
 80274cc:	60ec      	str	r4, [r5, #12]
 80274ce:	7803      	ldrb	r3, [r0, #0]
 80274d0:	756b      	strb	r3, [r5, #21]
 80274d2:	2400      	movs	r4, #0
 80274d4:	3001      	adds	r0, #1
 80274d6:	4622      	mov	r2, r4
 80274d8:	f810 1b01 	ldrb.w	r1, [r0], #1
 80274dc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80274e0:	4093      	lsls	r3, r2
 80274e2:	431c      	orrs	r4, r3
 80274e4:	060b      	lsls	r3, r1, #24
 80274e6:	f102 0207 	add.w	r2, r2, #7
 80274ea:	d4f5      	bmi.n	80274d8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x54>
 80274ec:	4404      	add	r4, r0
 80274ee:	612c      	str	r4, [r5, #16]
 80274f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80274f2:	4639      	mov	r1, r7
 80274f4:	4630      	mov	r0, r6
 80274f6:	f7ff ffa9 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 80274fa:	4622      	mov	r2, r4
 80274fc:	4601      	mov	r1, r0
 80274fe:	1d2b      	adds	r3, r5, #4
 8027500:	4630      	mov	r0, r6
 8027502:	f7ff ff43 	bl	802738c <_ZL28read_encoded_value_with_basehjPKhPj>
 8027506:	4604      	mov	r4, r0
 8027508:	1c60      	adds	r0, r4, #1
 802750a:	7823      	ldrb	r3, [r4, #0]
 802750c:	752b      	strb	r3, [r5, #20]
 802750e:	2bff      	cmp	r3, #255	; 0xff
 8027510:	d1cc      	bne.n	80274ac <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x28>
 8027512:	2300      	movs	r3, #0
 8027514:	60eb      	str	r3, [r5, #12]
 8027516:	e7da      	b.n	80274ce <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x4a>

08027518 <__gxx_personality_v0>:
 8027518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802751c:	f000 0403 	and.w	r4, r0, #3
 8027520:	b099      	sub	sp, #100	; 0x64
 8027522:	2300      	movs	r3, #0
 8027524:	2c01      	cmp	r4, #1
 8027526:	4688      	mov	r8, r1
 8027528:	4617      	mov	r7, r2
 802752a:	930c      	str	r3, [sp, #48]	; 0x30
 802752c:	f000 8096 	beq.w	802765c <__gxx_personality_v0+0x144>
 8027530:	d30d      	bcc.n	802754e <__gxx_personality_v0+0x36>
 8027532:	2c02      	cmp	r4, #2
 8027534:	f040 825f 	bne.w	80279f6 <__gxx_personality_v0+0x4de>
 8027538:	4639      	mov	r1, r7
 802753a:	4640      	mov	r0, r8
 802753c:	f7e1 f9f6 	bl	800892c <__gnu_unwind_frame>
 8027540:	2800      	cmp	r0, #0
 8027542:	f000 809b 	beq.w	802767c <__gxx_personality_v0+0x164>
 8027546:	2009      	movs	r0, #9
 8027548:	b019      	add	sp, #100	; 0x64
 802754a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802754e:	0702      	lsls	r2, r0, #28
 8027550:	d4f2      	bmi.n	8027538 <__gxx_personality_v0+0x20>
 8027552:	2301      	movs	r3, #1
 8027554:	9304      	str	r3, [sp, #16]
 8027556:	aa18      	add	r2, sp, #96	; 0x60
 8027558:	2300      	movs	r3, #0
 802755a:	f842 8d2c 	str.w	r8, [r2, #-44]!
 802755e:	4619      	mov	r1, r3
 8027560:	9200      	str	r2, [sp, #0]
 8027562:	4638      	mov	r0, r7
 8027564:	220c      	movs	r2, #12
 8027566:	f7e0 fc71 	bl	8007e4c <_Unwind_VRS_Set>
 802756a:	4638      	mov	r0, r7
 802756c:	f7e1 f9f8 	bl	8008960 <_Unwind_GetLanguageSpecificData>
 8027570:	9005      	str	r0, [sp, #20]
 8027572:	2800      	cmp	r0, #0
 8027574:	d0e0      	beq.n	8027538 <__gxx_personality_v0+0x20>
 8027576:	ab12      	add	r3, sp, #72	; 0x48
 8027578:	461a      	mov	r2, r3
 802757a:	9905      	ldr	r1, [sp, #20]
 802757c:	9306      	str	r3, [sp, #24]
 802757e:	4638      	mov	r0, r7
 8027580:	f7ff ff80 	bl	8027484 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8027584:	4605      	mov	r5, r0
 8027586:	f89d 005c 	ldrb.w	r0, [sp, #92]	; 0x5c
 802758a:	28ff      	cmp	r0, #255	; 0xff
 802758c:	f000 80e5 	beq.w	802775a <__gxx_personality_v0+0x242>
 8027590:	4639      	mov	r1, r7
 8027592:	f7ff ff5b 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 8027596:	4604      	mov	r4, r0
 8027598:	2300      	movs	r3, #0
 802759a:	f10d 0b44 	add.w	fp, sp, #68	; 0x44
 802759e:	4619      	mov	r1, r3
 80275a0:	f8cd b000 	str.w	fp, [sp]
 80275a4:	220f      	movs	r2, #15
 80275a6:	4638      	mov	r0, r7
 80275a8:	9414      	str	r4, [sp, #80]	; 0x50
 80275aa:	f7e0 fc2d 	bl	8007e08 <_Unwind_VRS_Get>
 80275ae:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80275b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80275b2:	f026 0601 	bic.w	r6, r6, #1
 80275b6:	429d      	cmp	r5, r3
 80275b8:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 80275bc:	f080 80d4 	bcs.w	8027768 <__gxx_personality_v0+0x250>
 80275c0:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
 80275c4:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 80275c8:	f89d 405d 	ldrb.w	r4, [sp, #93]	; 0x5d
 80275cc:	2cff      	cmp	r4, #255	; 0xff
 80275ce:	f04f 0100 	mov.w	r1, #0
 80275d2:	d003      	beq.n	80275dc <__gxx_personality_v0+0xc4>
 80275d4:	4620      	mov	r0, r4
 80275d6:	f7ff ff39 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 80275da:	4601      	mov	r1, r0
 80275dc:	462a      	mov	r2, r5
 80275de:	4620      	mov	r0, r4
 80275e0:	4653      	mov	r3, sl
 80275e2:	f7ff fed3 	bl	802738c <_ZL28read_encoded_value_with_basehjPKhPj>
 80275e6:	f89d 405d 	ldrb.w	r4, [sp, #93]	; 0x5d
 80275ea:	2cff      	cmp	r4, #255	; 0xff
 80275ec:	4605      	mov	r5, r0
 80275ee:	f04f 0100 	mov.w	r1, #0
 80275f2:	d003      	beq.n	80275fc <__gxx_personality_v0+0xe4>
 80275f4:	4620      	mov	r0, r4
 80275f6:	f7ff ff29 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 80275fa:	4601      	mov	r1, r0
 80275fc:	462a      	mov	r2, r5
 80275fe:	4620      	mov	r0, r4
 8027600:	464b      	mov	r3, r9
 8027602:	f7ff fec3 	bl	802738c <_ZL28read_encoded_value_with_basehjPKhPj>
 8027606:	f89d 405d 	ldrb.w	r4, [sp, #93]	; 0x5d
 802760a:	2cff      	cmp	r4, #255	; 0xff
 802760c:	4605      	mov	r5, r0
 802760e:	f04f 0100 	mov.w	r1, #0
 8027612:	d003      	beq.n	802761c <__gxx_personality_v0+0x104>
 8027614:	4620      	mov	r0, r4
 8027616:	f7ff ff19 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 802761a:	4601      	mov	r1, r0
 802761c:	462a      	mov	r2, r5
 802761e:	4620      	mov	r0, r4
 8027620:	465b      	mov	r3, fp
 8027622:	f7ff feb3 	bl	802738c <_ZL28read_encoded_value_with_basehjPKhPj>
 8027626:	2400      	movs	r4, #0
 8027628:	4605      	mov	r5, r0
 802762a:	4621      	mov	r1, r4
 802762c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8027630:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8027634:	408b      	lsls	r3, r1
 8027636:	431c      	orrs	r4, r3
 8027638:	0613      	lsls	r3, r2, #24
 802763a:	f101 0107 	add.w	r1, r1, #7
 802763e:	d4f5      	bmi.n	802762c <__gxx_personality_v0+0x114>
 8027640:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8027642:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8027644:	4413      	add	r3, r2
 8027646:	42b3      	cmp	r3, r6
 8027648:	d91f      	bls.n	802768a <__gxx_personality_v0+0x172>
 802764a:	9b04      	ldr	r3, [sp, #16]
 802764c:	07db      	lsls	r3, r3, #31
 802764e:	f100 8091 	bmi.w	8027774 <__gxx_personality_v0+0x25c>
 8027652:	9b04      	ldr	r3, [sp, #16]
 8027654:	071c      	lsls	r4, r3, #28
 8027656:	d515      	bpl.n	8027684 <__gxx_personality_v0+0x16c>
 8027658:	f7ff fab2 	bl	8026bc0 <_ZSt9terminatev>
 802765c:	f010 0408 	ands.w	r4, r0, #8
 8027660:	d01c      	beq.n	802769c <__gxx_personality_v0+0x184>
 8027662:	aa18      	add	r2, sp, #96	; 0x60
 8027664:	f044 0402 	orr.w	r4, r4, #2
 8027668:	f842 1d2c 	str.w	r1, [r2, #-44]!
 802766c:	4638      	mov	r0, r7
 802766e:	9200      	str	r2, [sp, #0]
 8027670:	4619      	mov	r1, r3
 8027672:	220c      	movs	r2, #12
 8027674:	9404      	str	r4, [sp, #16]
 8027676:	f7e0 fbe9 	bl	8007e4c <_Unwind_VRS_Set>
 802767a:	e776      	b.n	802756a <__gxx_personality_v0+0x52>
 802767c:	2008      	movs	r0, #8
 802767e:	b019      	add	sp, #100	; 0x64
 8027680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027684:	4640      	mov	r0, r8
 8027686:	f7ff fd77 	bl	8027178 <__cxa_call_terminate>
 802768a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 802768c:	4413      	add	r3, r2
 802768e:	42b3      	cmp	r3, r6
 8027690:	f200 8088 	bhi.w	80277a4 <__gxx_personality_v0+0x28c>
 8027694:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8027696:	42ab      	cmp	r3, r5
 8027698:	d896      	bhi.n	80275c8 <__gxx_personality_v0+0xb0>
 802769a:	e7d6      	b.n	802764a <__gxx_personality_v0+0x132>
 802769c:	ab12      	add	r3, sp, #72	; 0x48
 802769e:	9300      	str	r3, [sp, #0]
 80276a0:	9306      	str	r3, [sp, #24]
 80276a2:	220d      	movs	r2, #13
 80276a4:	4623      	mov	r3, r4
 80276a6:	4621      	mov	r1, r4
 80276a8:	4638      	mov	r0, r7
 80276aa:	f8d8 5020 	ldr.w	r5, [r8, #32]
 80276ae:	f7e0 fbab 	bl	8007e08 <_Unwind_VRS_Get>
 80276b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80276b4:	429d      	cmp	r5, r3
 80276b6:	d002      	beq.n	80276be <__gxx_personality_v0+0x1a6>
 80276b8:	2302      	movs	r3, #2
 80276ba:	9304      	str	r3, [sp, #16]
 80276bc:	e74b      	b.n	8027556 <__gxx_personality_v0+0x3e>
 80276be:	aa18      	add	r2, sp, #96	; 0x60
 80276c0:	4623      	mov	r3, r4
 80276c2:	f842 8d2c 	str.w	r8, [r2, #-44]!
 80276c6:	4621      	mov	r1, r4
 80276c8:	9200      	str	r2, [sp, #0]
 80276ca:	4638      	mov	r0, r7
 80276cc:	220c      	movs	r2, #12
 80276ce:	f7e0 fbbd 	bl	8007e4c <_Unwind_VRS_Set>
 80276d2:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
 80276d6:	9303      	str	r3, [sp, #12]
 80276d8:	2b00      	cmp	r3, #0
 80276da:	d0d3      	beq.n	8027684 <__gxx_personality_v0+0x16c>
 80276dc:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 80276e0:	461a      	mov	r2, r3
 80276e2:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
 80276e6:	9305      	str	r3, [sp, #20]
 80276e8:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
 80276ec:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 80276f0:	4613      	mov	r3, r2
 80276f2:	2b00      	cmp	r3, #0
 80276f4:	461c      	mov	r4, r3
 80276f6:	f2c0 8127 	blt.w	8027948 <__gxx_personality_v0+0x430>
 80276fa:	2503      	movs	r5, #3
 80276fc:	a918      	add	r1, sp, #96	; 0x60
 80276fe:	2300      	movs	r3, #0
 8027700:	f841 8d28 	str.w	r8, [r1, #-40]!
 8027704:	461a      	mov	r2, r3
 8027706:	9100      	str	r1, [sp, #0]
 8027708:	4638      	mov	r0, r7
 802770a:	4619      	mov	r1, r3
 802770c:	f7e0 fb9e 	bl	8007e4c <_Unwind_VRS_Set>
 8027710:	2300      	movs	r3, #0
 8027712:	4619      	mov	r1, r3
 8027714:	2201      	movs	r2, #1
 8027716:	f8cd a000 	str.w	sl, [sp]
 802771a:	4638      	mov	r0, r7
 802771c:	940f      	str	r4, [sp, #60]	; 0x3c
 802771e:	f7e0 fb95 	bl	8007e4c <_Unwind_VRS_Set>
 8027722:	2300      	movs	r3, #0
 8027724:	4619      	mov	r1, r3
 8027726:	220f      	movs	r2, #15
 8027728:	f8cd 9000 	str.w	r9, [sp]
 802772c:	4638      	mov	r0, r7
 802772e:	f7e0 fb6b 	bl	8007e08 <_Unwind_VRS_Get>
 8027732:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8027734:	9a03      	ldr	r2, [sp, #12]
 8027736:	f8cd 9000 	str.w	r9, [sp]
 802773a:	f003 0401 	and.w	r4, r3, #1
 802773e:	2300      	movs	r3, #0
 8027740:	4314      	orrs	r4, r2
 8027742:	4638      	mov	r0, r7
 8027744:	4619      	mov	r1, r3
 8027746:	220f      	movs	r2, #15
 8027748:	9410      	str	r4, [sp, #64]	; 0x40
 802774a:	f7e0 fb7f 	bl	8007e4c <_Unwind_VRS_Set>
 802774e:	2d02      	cmp	r5, #2
 8027750:	d005      	beq.n	802775e <__gxx_personality_v0+0x246>
 8027752:	2007      	movs	r0, #7
 8027754:	b019      	add	sp, #100	; 0x64
 8027756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802775a:	2400      	movs	r4, #0
 802775c:	e71c      	b.n	8027598 <__gxx_personality_v0+0x80>
 802775e:	4640      	mov	r0, r8
 8027760:	f7ff fc82 	bl	8027068 <__cxa_begin_cleanup>
 8027764:	2007      	movs	r0, #7
 8027766:	e6ef      	b.n	8027548 <__gxx_personality_v0+0x30>
 8027768:	9b04      	ldr	r3, [sp, #16]
 802776a:	07d9      	lsls	r1, r3, #31
 802776c:	f57f af71 	bpl.w	8027652 <__gxx_personality_v0+0x13a>
 8027770:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 8027774:	2400      	movs	r4, #0
 8027776:	9403      	str	r4, [sp, #12]
 8027778:	2300      	movs	r3, #0
 802777a:	4619      	mov	r1, r3
 802777c:	220d      	movs	r2, #13
 802777e:	f8cd 9000 	str.w	r9, [sp]
 8027782:	4638      	mov	r0, r7
 8027784:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8027786:	f7e0 fb3f 	bl	8007e08 <_Unwind_VRS_Get>
 802778a:	9a05      	ldr	r2, [sp, #20]
 802778c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802778e:	f8c8 202c 	str.w	r2, [r8, #44]	; 0x2c
 8027792:	9a03      	ldr	r2, [sp, #12]
 8027794:	f8c8 2030 	str.w	r2, [r8, #48]	; 0x30
 8027798:	e9c8 5409 	strd	r5, r4, [r8, #36]	; 0x24
 802779c:	f8c8 3020 	str.w	r3, [r8, #32]
 80277a0:	2006      	movs	r0, #6
 80277a2:	e6d1      	b.n	8027548 <__gxx_personality_v0+0x30>
 80277a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80277a6:	2b00      	cmp	r3, #0
 80277a8:	f43f aec6 	beq.w	8027538 <__gxx_personality_v0+0x20>
 80277ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80277ae:	189a      	adds	r2, r3, r2
 80277b0:	9203      	str	r2, [sp, #12]
 80277b2:	2c00      	cmp	r4, #0
 80277b4:	f000 80f0 	beq.w	8027998 <__gxx_personality_v0+0x480>
 80277b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80277ba:	3c01      	subs	r4, #1
 80277bc:	4423      	add	r3, r4
 80277be:	2a00      	cmp	r2, #0
 80277c0:	f43f aeba 	beq.w	8027538 <__gxx_personality_v0+0x20>
 80277c4:	2b00      	cmp	r3, #0
 80277c6:	f000 80f8 	beq.w	80279ba <__gxx_personality_v0+0x4a2>
 80277ca:	9a04      	ldr	r2, [sp, #16]
 80277cc:	f012 0208 	ands.w	r2, r2, #8
 80277d0:	9209      	str	r2, [sp, #36]	; 0x24
 80277d2:	f000 8103 	beq.w	80279dc <__gxx_personality_v0+0x4c4>
 80277d6:	2147      	movs	r1, #71	; 0x47
 80277d8:	224e      	movs	r2, #78	; 0x4e
 80277da:	f888 1000 	strb.w	r1, [r8]
 80277de:	f888 2001 	strb.w	r2, [r8, #1]
 80277e2:	2155      	movs	r1, #85	; 0x55
 80277e4:	2243      	movs	r2, #67	; 0x43
 80277e6:	f888 1002 	strb.w	r1, [r8, #2]
 80277ea:	f888 2003 	strb.w	r2, [r8, #3]
 80277ee:	2146      	movs	r1, #70	; 0x46
 80277f0:	224f      	movs	r2, #79	; 0x4f
 80277f2:	f888 1004 	strb.w	r1, [r8, #4]
 80277f6:	f888 2005 	strb.w	r2, [r8, #5]
 80277fa:	2152      	movs	r1, #82	; 0x52
 80277fc:	2200      	movs	r2, #0
 80277fe:	f888 1006 	strb.w	r1, [r8, #6]
 8027802:	f888 2007 	strb.w	r2, [r8, #7]
 8027806:	e9cd 7a0a 	strd	r7, sl, [sp, #40]	; 0x28
 802780a:	2200      	movs	r2, #0
 802780c:	9207      	str	r2, [sp, #28]
 802780e:	f8cd 9020 	str.w	r9, [sp, #32]
 8027812:	2400      	movs	r4, #0
 8027814:	4621      	mov	r1, r4
 8027816:	e000      	b.n	802781a <__gxx_personality_v0+0x302>
 8027818:	462b      	mov	r3, r5
 802781a:	461d      	mov	r5, r3
 802781c:	f815 0b01 	ldrb.w	r0, [r5], #1
 8027820:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8027824:	408a      	lsls	r2, r1
 8027826:	0606      	lsls	r6, r0, #24
 8027828:	ea44 0402 	orr.w	r4, r4, r2
 802782c:	f101 0107 	add.w	r1, r1, #7
 8027830:	d4f2      	bmi.n	8027818 <__gxx_personality_v0+0x300>
 8027832:	291f      	cmp	r1, #31
 8027834:	d805      	bhi.n	8027842 <__gxx_personality_v0+0x32a>
 8027836:	0640      	lsls	r0, r0, #25
 8027838:	d503      	bpl.n	8027842 <__gxx_personality_v0+0x32a>
 802783a:	2201      	movs	r2, #1
 802783c:	408a      	lsls	r2, r1
 802783e:	4252      	negs	r2, r2
 8027840:	4314      	orrs	r4, r2
 8027842:	2600      	movs	r6, #0
 8027844:	4631      	mov	r1, r6
 8027846:	46a1      	mov	r9, r4
 8027848:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 802784c:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8027850:	408a      	lsls	r2, r1
 8027852:	4316      	orrs	r6, r2
 8027854:	0602      	lsls	r2, r0, #24
 8027856:	f101 0107 	add.w	r1, r1, #7
 802785a:	d4f5      	bmi.n	8027848 <__gxx_personality_v0+0x330>
 802785c:	291f      	cmp	r1, #31
 802785e:	d805      	bhi.n	802786c <__gxx_personality_v0+0x354>
 8027860:	0647      	lsls	r7, r0, #25
 8027862:	d503      	bpl.n	802786c <__gxx_personality_v0+0x354>
 8027864:	2301      	movs	r3, #1
 8027866:	408b      	lsls	r3, r1
 8027868:	425b      	negs	r3, r3
 802786a:	431e      	orrs	r6, r3
 802786c:	2c00      	cmp	r4, #0
 802786e:	d04c      	beq.n	802790a <__gxx_personality_v0+0x3f2>
 8027870:	dc4e      	bgt.n	8027910 <__gxx_personality_v0+0x3f8>
 8027872:	f104 0a01 	add.w	sl, r4, #1
 8027876:	ebca 728a 	rsb	r2, sl, sl, lsl #30
 802787a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802787c:	eb03 0782 	add.w	r7, r3, r2, lsl #2
 8027880:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8027884:	f1b8 0f00 	cmp.w	r8, #0
 8027888:	d001      	beq.n	802788e <__gxx_personality_v0+0x376>
 802788a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802788c:	b12b      	cbz	r3, 802789a <__gxx_personality_v0+0x382>
 802788e:	b351      	cbz	r1, 80278e6 <__gxx_personality_v0+0x3ce>
 8027890:	2e00      	cmp	r6, #0
 8027892:	f000 808b 	beq.w	80279ac <__gxx_personality_v0+0x494>
 8027896:	19ab      	adds	r3, r5, r6
 8027898:	e7bb      	b.n	8027812 <__gxx_personality_v0+0x2fa>
 802789a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802789c:	9311      	str	r3, [sp, #68]	; 0x44
 802789e:	b929      	cbnz	r1, 80278ac <__gxx_personality_v0+0x394>
 80278a0:	e091      	b.n	80279c6 <__gxx_personality_v0+0x4ae>
 80278a2:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80278a6:	2900      	cmp	r1, #0
 80278a8:	f000 808d 	beq.w	80279c6 <__gxx_personality_v0+0x4ae>
 80278ac:	4439      	add	r1, r7
 80278ae:	465b      	mov	r3, fp
 80278b0:	2200      	movs	r2, #0
 80278b2:	4640      	mov	r0, r8
 80278b4:	f7ff fb80 	bl	8026fb8 <__cxa_type_match>
 80278b8:	2800      	cmp	r0, #0
 80278ba:	d0f2      	beq.n	80278a2 <__gxx_personality_v0+0x38a>
 80278bc:	e7e8      	b.n	8027890 <__gxx_personality_v0+0x378>
 80278be:	00e2      	lsls	r2, r4, #3
 80278c0:	4252      	negs	r2, r2
 80278c2:	e9dd 1314 	ldrd	r1, r3, [sp, #80]	; 0x50
 80278c6:	441a      	add	r2, r3
 80278c8:	9b08      	ldr	r3, [sp, #32]
 80278ca:	f7ff fd5f 	bl	802738c <_ZL28read_encoded_value_with_basehjPKhPj>
 80278ce:	9910      	ldr	r1, [sp, #64]	; 0x40
 80278d0:	b149      	cbz	r1, 80278e6 <__gxx_personality_v0+0x3ce>
 80278d2:	f1b8 0f00 	cmp.w	r8, #0
 80278d6:	d0db      	beq.n	8027890 <__gxx_personality_v0+0x378>
 80278d8:	ab0c      	add	r3, sp, #48	; 0x30
 80278da:	2200      	movs	r2, #0
 80278dc:	4640      	mov	r0, r8
 80278de:	f7ff fb6b 	bl	8026fb8 <__cxa_type_match>
 80278e2:	2800      	cmp	r0, #0
 80278e4:	d0d4      	beq.n	8027890 <__gxx_personality_v0+0x378>
 80278e6:	9b04      	ldr	r3, [sp, #16]
 80278e8:	07d8      	lsls	r0, r3, #31
 80278ea:	464a      	mov	r2, r9
 80278ec:	e9dd 7a0a 	ldrd	r7, sl, [sp, #40]	; 0x28
 80278f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80278f4:	f53f af40 	bmi.w	8027778 <__gxx_personality_v0+0x260>
 80278f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80278fa:	2b00      	cmp	r3, #0
 80278fc:	f43f aef8 	beq.w	80276f0 <__gxx_personality_v0+0x1d8>
 8027900:	2c00      	cmp	r4, #0
 8027902:	f6bf aefa 	bge.w	80276fa <__gxx_personality_v0+0x1e2>
 8027906:	f7ff f969 	bl	8026bdc <_ZSt10unexpectedv>
 802790a:	2301      	movs	r3, #1
 802790c:	9307      	str	r3, [sp, #28]
 802790e:	e7bf      	b.n	8027890 <__gxx_personality_v0+0x378>
 8027910:	f89d 005c 	ldrb.w	r0, [sp, #92]	; 0x5c
 8027914:	28ff      	cmp	r0, #255	; 0xff
 8027916:	d03b      	beq.n	8027990 <__gxx_personality_v0+0x478>
 8027918:	f000 0307 	and.w	r3, r0, #7
 802791c:	2b04      	cmp	r3, #4
 802791e:	d86a      	bhi.n	80279f6 <__gxx_personality_v0+0x4de>
 8027920:	a201      	add	r2, pc, #4	; (adr r2, 8027928 <__gxx_personality_v0+0x410>)
 8027922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8027926:	bf00      	nop
 8027928:	08027943 	.word	0x08027943
 802792c:	080279f7 	.word	0x080279f7
 8027930:	0802793d 	.word	0x0802793d
 8027934:	08027943 	.word	0x08027943
 8027938:	080278bf 	.word	0x080278bf
 802793c:	0062      	lsls	r2, r4, #1
 802793e:	4252      	negs	r2, r2
 8027940:	e7bf      	b.n	80278c2 <__gxx_personality_v0+0x3aa>
 8027942:	00a2      	lsls	r2, r4, #2
 8027944:	4252      	negs	r2, r2
 8027946:	e7bc      	b.n	80278c2 <__gxx_personality_v0+0x3aa>
 8027948:	3301      	adds	r3, #1
 802794a:	461d      	mov	r5, r3
 802794c:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
 8027950:	4638      	mov	r0, r7
 8027952:	f7ff fd97 	bl	8027484 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8027956:	f89d 005c 	ldrb.w	r0, [sp, #92]	; 0x5c
 802795a:	28ff      	cmp	r0, #255	; 0xff
 802795c:	d01a      	beq.n	8027994 <__gxx_personality_v0+0x47c>
 802795e:	4639      	mov	r1, r7
 8027960:	f7ff fd74 	bl	802744c <_ZL21base_of_encoded_valuehP15_Unwind_Context.part.3>
 8027964:	ebc5 7285 	rsb	r2, r5, r5, lsl #30
 8027968:	0092      	lsls	r2, r2, #2
 802796a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 802796c:	9014      	str	r0, [sp, #80]	; 0x50
 802796e:	58ab      	ldr	r3, [r5, r2]
 8027970:	4415      	add	r5, r2
 8027972:	b133      	cbz	r3, 8027982 <__gxx_personality_v0+0x46a>
 8027974:	462a      	mov	r2, r5
 8027976:	2300      	movs	r3, #0
 8027978:	f852 1f04 	ldr.w	r1, [r2, #4]!
 802797c:	3301      	adds	r3, #1
 802797e:	2900      	cmp	r1, #0
 8027980:	d1fa      	bne.n	8027978 <__gxx_personality_v0+0x460>
 8027982:	2204      	movs	r2, #4
 8027984:	e9c8 250c 	strd	r2, r5, [r8, #48]	; 0x30
 8027988:	e9c8 300a 	strd	r3, r0, [r8, #40]	; 0x28
 802798c:	2503      	movs	r5, #3
 802798e:	e6b5      	b.n	80276fc <__gxx_personality_v0+0x1e4>
 8027990:	2200      	movs	r2, #0
 8027992:	e796      	b.n	80278c2 <__gxx_personality_v0+0x3aa>
 8027994:	2000      	movs	r0, #0
 8027996:	e7e5      	b.n	8027964 <__gxx_personality_v0+0x44c>
 8027998:	9b03      	ldr	r3, [sp, #12]
 802799a:	2b00      	cmp	r3, #0
 802799c:	f43f adcc 	beq.w	8027538 <__gxx_personality_v0+0x20>
 80279a0:	9b04      	ldr	r3, [sp, #16]
 80279a2:	07da      	lsls	r2, r3, #31
 80279a4:	f53f adc8 	bmi.w	8027538 <__gxx_personality_v0+0x20>
 80279a8:	2502      	movs	r5, #2
 80279aa:	e6a7      	b.n	80276fc <__gxx_personality_v0+0x1e4>
 80279ac:	e9dd 3907 	ldrd	r3, r9, [sp, #28]
 80279b0:	e9dd 7a0a 	ldrd	r7, sl, [sp, #40]	; 0x28
 80279b4:	2b00      	cmp	r3, #0
 80279b6:	f43f adbf 	beq.w	8027538 <__gxx_personality_v0+0x20>
 80279ba:	9b04      	ldr	r3, [sp, #16]
 80279bc:	07dd      	lsls	r5, r3, #31
 80279be:	f53f adbb 	bmi.w	8027538 <__gxx_personality_v0+0x20>
 80279c2:	2400      	movs	r4, #0
 80279c4:	e7f0      	b.n	80279a8 <__gxx_personality_v0+0x490>
 80279c6:	9b04      	ldr	r3, [sp, #16]
 80279c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80279ca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80279ce:	07de      	lsls	r6, r3, #31
 80279d0:	4655      	mov	r5, sl
 80279d2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 80279d6:	f53f aecf 	bmi.w	8027778 <__gxx_personality_v0+0x260>
 80279da:	e7b7      	b.n	802794c <__gxx_personality_v0+0x434>
 80279dc:	f898 2007 	ldrb.w	r2, [r8, #7]
 80279e0:	2a01      	cmp	r2, #1
 80279e2:	bf0c      	ite	eq
 80279e4:	f858 2c20 	ldreq.w	r2, [r8, #-32]
 80279e8:	f108 0258 	addne.w	r2, r8, #88	; 0x58
 80279ec:	920c      	str	r2, [sp, #48]	; 0x30
 80279ee:	e70a      	b.n	8027806 <__gxx_personality_v0+0x2ee>
 80279f0:	f7ff fc40 	bl	8027274 <__cxa_begin_catch>
 80279f4:	e630      	b.n	8027658 <__gxx_personality_v0+0x140>
 80279f6:	f000 fd13 	bl	8028420 <abort>
 80279fa:	bf00      	nop

080279fc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 80279fc:	b570      	push	{r4, r5, r6, lr}
 80279fe:	4b3c      	ldr	r3, [pc, #240]	; (8027af0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 8027a00:	781a      	ldrb	r2, [r3, #0]
 8027a02:	b082      	sub	sp, #8
 8027a04:	2a00      	cmp	r2, #0
 8027a06:	d135      	bne.n	8027a74 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x78>
 8027a08:	2401      	movs	r4, #1
 8027a0a:	701c      	strb	r4, [r3, #0]
 8027a0c:	f000 f87e 	bl	8027b0c <__cxa_current_exception_type>
 8027a10:	2800      	cmp	r0, #0
 8027a12:	d03d      	beq.n	8027a90 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x94>
 8027a14:	6844      	ldr	r4, [r0, #4]
 8027a16:	4d37      	ldr	r5, [pc, #220]	; (8027af4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 8027a18:	7823      	ldrb	r3, [r4, #0]
 8027a1a:	2b2a      	cmp	r3, #42	; 0x2a
 8027a1c:	ab02      	add	r3, sp, #8
 8027a1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8027a22:	bf08      	it	eq
 8027a24:	3401      	addeq	r4, #1
 8027a26:	f843 2d04 	str.w	r2, [r3, #-4]!
 8027a2a:	2200      	movs	r2, #0
 8027a2c:	4611      	mov	r1, r2
 8027a2e:	4620      	mov	r0, r4
 8027a30:	f7df f8e6 	bl	8006c00 <__cxa_demangle>
 8027a34:	682b      	ldr	r3, [r5, #0]
 8027a36:	4606      	mov	r6, r0
 8027a38:	68db      	ldr	r3, [r3, #12]
 8027a3a:	482f      	ldr	r0, [pc, #188]	; (8027af8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 8027a3c:	2230      	movs	r2, #48	; 0x30
 8027a3e:	2101      	movs	r1, #1
 8027a40:	f000 ff02 	bl	8028848 <fwrite>
 8027a44:	9b01      	ldr	r3, [sp, #4]
 8027a46:	b17b      	cbz	r3, 8027a68 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6c>
 8027a48:	682b      	ldr	r3, [r5, #0]
 8027a4a:	4620      	mov	r0, r4
 8027a4c:	68d9      	ldr	r1, [r3, #12]
 8027a4e:	f000 fd5b 	bl	8028508 <fputs>
 8027a52:	682b      	ldr	r3, [r5, #0]
 8027a54:	4829      	ldr	r0, [pc, #164]	; (8027afc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 8027a56:	68db      	ldr	r3, [r3, #12]
 8027a58:	2202      	movs	r2, #2
 8027a5a:	2101      	movs	r1, #1
 8027a5c:	f000 fef4 	bl	8028848 <fwrite>
 8027a60:	9b01      	ldr	r3, [sp, #4]
 8027a62:	b18b      	cbz	r3, 8027a88 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 8027a64:	f7ff f93e 	bl	8026ce4 <__cxa_rethrow>
 8027a68:	682b      	ldr	r3, [r5, #0]
 8027a6a:	4630      	mov	r0, r6
 8027a6c:	68d9      	ldr	r1, [r3, #12]
 8027a6e:	f000 fd4b 	bl	8028508 <fputs>
 8027a72:	e7ee      	b.n	8027a52 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x56>
 8027a74:	4b1f      	ldr	r3, [pc, #124]	; (8027af4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 8027a76:	4822      	ldr	r0, [pc, #136]	; (8027b00 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 8027a78:	681b      	ldr	r3, [r3, #0]
 8027a7a:	221d      	movs	r2, #29
 8027a7c:	68db      	ldr	r3, [r3, #12]
 8027a7e:	2101      	movs	r1, #1
 8027a80:	f000 fee2 	bl	8028848 <fwrite>
 8027a84:	f000 fccc 	bl	8028420 <abort>
 8027a88:	4630      	mov	r0, r6
 8027a8a:	f000 ff1b 	bl	80288c4 <free>
 8027a8e:	e7e9      	b.n	8027a64 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x68>
 8027a90:	4b18      	ldr	r3, [pc, #96]	; (8027af4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 8027a92:	481c      	ldr	r0, [pc, #112]	; (8027b04 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 8027a94:	681b      	ldr	r3, [r3, #0]
 8027a96:	4621      	mov	r1, r4
 8027a98:	68db      	ldr	r3, [r3, #12]
 8027a9a:	222d      	movs	r2, #45	; 0x2d
 8027a9c:	f000 fed4 	bl	8028848 <fwrite>
 8027aa0:	f000 fcbe 	bl	8028420 <abort>
 8027aa4:	2901      	cmp	r1, #1
 8027aa6:	460c      	mov	r4, r1
 8027aa8:	d119      	bne.n	8027ade <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xe2>
 8027aaa:	f7ff fbe3 	bl	8027274 <__cxa_begin_catch>
 8027aae:	6803      	ldr	r3, [r0, #0]
 8027ab0:	689b      	ldr	r3, [r3, #8]
 8027ab2:	4798      	blx	r3
 8027ab4:	682b      	ldr	r3, [r5, #0]
 8027ab6:	4606      	mov	r6, r0
 8027ab8:	68db      	ldr	r3, [r3, #12]
 8027aba:	4813      	ldr	r0, [pc, #76]	; (8027b08 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10c>)
 8027abc:	4621      	mov	r1, r4
 8027abe:	220b      	movs	r2, #11
 8027ac0:	f000 fec2 	bl	8028848 <fwrite>
 8027ac4:	682b      	ldr	r3, [r5, #0]
 8027ac6:	4630      	mov	r0, r6
 8027ac8:	68d9      	ldr	r1, [r3, #12]
 8027aca:	f000 fd1d 	bl	8028508 <fputs>
 8027ace:	682b      	ldr	r3, [r5, #0]
 8027ad0:	200a      	movs	r0, #10
 8027ad2:	68d9      	ldr	r1, [r3, #12]
 8027ad4:	f000 fcd6 	bl	8028484 <fputc>
 8027ad8:	f7ff fc0c 	bl	80272f4 <__cxa_end_catch>
 8027adc:	e7e0      	b.n	8027aa0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xa4>
 8027ade:	f7ff fbc9 	bl	8027274 <__cxa_begin_catch>
 8027ae2:	f7ff fc07 	bl	80272f4 <__cxa_end_catch>
 8027ae6:	e7db      	b.n	8027aa0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xa4>
 8027ae8:	f7ff fc04 	bl	80272f4 <__cxa_end_catch>
 8027aec:	f7ff fa5e 	bl	8026fac <__cxa_end_cleanup>
 8027af0:	2003cf44 	.word	0x2003cf44
 8027af4:	20008430 	.word	0x20008430
 8027af8:	080b37d0 	.word	0x080b37d0
 8027afc:	080b3804 	.word	0x080b3804
 8027b00:	080b37b0 	.word	0x080b37b0
 8027b04:	080b3808 	.word	0x080b3808
 8027b08:	080b3838 	.word	0x080b3838

08027b0c <__cxa_current_exception_type>:
 8027b0c:	b508      	push	{r3, lr}
 8027b0e:	f7ff fc39 	bl	8027384 <__cxa_get_globals>
 8027b12:	6800      	ldr	r0, [r0, #0]
 8027b14:	b130      	cbz	r0, 8027b24 <__cxa_current_exception_type+0x18>
 8027b16:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 8027b1a:	6800      	ldr	r0, [r0, #0]
 8027b1c:	2b01      	cmp	r3, #1
 8027b1e:	bf08      	it	eq
 8027b20:	f850 0c78 	ldreq.w	r0, [r0, #-120]
 8027b24:	bd08      	pop	{r3, pc}
 8027b26:	bf00      	nop

08027b28 <round>:
 8027b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027b2a:	ec57 6b10 	vmov	r6, r7, d0
 8027b2e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8027b32:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8027b36:	2c13      	cmp	r4, #19
 8027b38:	463b      	mov	r3, r7
 8027b3a:	463d      	mov	r5, r7
 8027b3c:	dc17      	bgt.n	8027b6e <round+0x46>
 8027b3e:	2c00      	cmp	r4, #0
 8027b40:	da09      	bge.n	8027b56 <round+0x2e>
 8027b42:	3401      	adds	r4, #1
 8027b44:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8027b48:	d103      	bne.n	8027b52 <round+0x2a>
 8027b4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8027b4e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8027b52:	2100      	movs	r1, #0
 8027b54:	e02c      	b.n	8027bb0 <round+0x88>
 8027b56:	4a18      	ldr	r2, [pc, #96]	; (8027bb8 <round+0x90>)
 8027b58:	4122      	asrs	r2, r4
 8027b5a:	4217      	tst	r7, r2
 8027b5c:	d100      	bne.n	8027b60 <round+0x38>
 8027b5e:	b19e      	cbz	r6, 8027b88 <round+0x60>
 8027b60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8027b64:	4123      	asrs	r3, r4
 8027b66:	442b      	add	r3, r5
 8027b68:	ea23 0302 	bic.w	r3, r3, r2
 8027b6c:	e7f1      	b.n	8027b52 <round+0x2a>
 8027b6e:	2c33      	cmp	r4, #51	; 0x33
 8027b70:	dd0d      	ble.n	8027b8e <round+0x66>
 8027b72:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8027b76:	d107      	bne.n	8027b88 <round+0x60>
 8027b78:	4630      	mov	r0, r6
 8027b7a:	4639      	mov	r1, r7
 8027b7c:	ee10 2a10 	vmov	r2, s0
 8027b80:	f7df f91e 	bl	8006dc0 <__adddf3>
 8027b84:	4606      	mov	r6, r0
 8027b86:	460f      	mov	r7, r1
 8027b88:	ec47 6b10 	vmov	d0, r6, r7
 8027b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8027b8e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8027b92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8027b96:	40d0      	lsrs	r0, r2
 8027b98:	4206      	tst	r6, r0
 8027b9a:	d0f5      	beq.n	8027b88 <round+0x60>
 8027b9c:	2201      	movs	r2, #1
 8027b9e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8027ba2:	fa02 f404 	lsl.w	r4, r2, r4
 8027ba6:	1931      	adds	r1, r6, r4
 8027ba8:	bf28      	it	cs
 8027baa:	189b      	addcs	r3, r3, r2
 8027bac:	ea21 0100 	bic.w	r1, r1, r0
 8027bb0:	461f      	mov	r7, r3
 8027bb2:	460e      	mov	r6, r1
 8027bb4:	e7e8      	b.n	8027b88 <round+0x60>
 8027bb6:	bf00      	nop
 8027bb8:	000fffff 	.word	0x000fffff
 8027bbc:	00000000 	.word	0x00000000

08027bc0 <exp>:
 8027bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027bc2:	ed2d 8b02 	vpush	{d8}
 8027bc6:	4e38      	ldr	r6, [pc, #224]	; (8027ca8 <exp+0xe8>)
 8027bc8:	b08b      	sub	sp, #44	; 0x2c
 8027bca:	ec55 4b10 	vmov	r4, r5, d0
 8027bce:	f000 f8f3 	bl	8027db8 <__ieee754_exp>
 8027bd2:	f996 3000 	ldrsb.w	r3, [r6]
 8027bd6:	eeb0 8a40 	vmov.f32	s16, s0
 8027bda:	eef0 8a60 	vmov.f32	s17, s1
 8027bde:	3301      	adds	r3, #1
 8027be0:	d02c      	beq.n	8027c3c <exp+0x7c>
 8027be2:	ec45 4b10 	vmov	d0, r4, r5
 8027be6:	f000 fc09 	bl	80283fc <finite>
 8027bea:	b338      	cbz	r0, 8027c3c <exp+0x7c>
 8027bec:	a32a      	add	r3, pc, #168	; (adr r3, 8027c98 <exp+0xd8>)
 8027bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027bf2:	4620      	mov	r0, r4
 8027bf4:	4629      	mov	r1, r5
 8027bf6:	f7df fd29 	bl	800764c <__aeabi_dcmpgt>
 8027bfa:	4607      	mov	r7, r0
 8027bfc:	2800      	cmp	r0, #0
 8027bfe:	d030      	beq.n	8027c62 <exp+0xa2>
 8027c00:	2303      	movs	r3, #3
 8027c02:	9300      	str	r3, [sp, #0]
 8027c04:	4b29      	ldr	r3, [pc, #164]	; (8027cac <exp+0xec>)
 8027c06:	9301      	str	r3, [sp, #4]
 8027c08:	2300      	movs	r3, #0
 8027c0a:	9308      	str	r3, [sp, #32]
 8027c0c:	f996 3000 	ldrsb.w	r3, [r6]
 8027c10:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8027c14:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8027c18:	b9c3      	cbnz	r3, 8027c4c <exp+0x8c>
 8027c1a:	4b25      	ldr	r3, [pc, #148]	; (8027cb0 <exp+0xf0>)
 8027c1c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8027c20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8027c24:	4668      	mov	r0, sp
 8027c26:	f000 fbf1 	bl	802840c <matherr>
 8027c2a:	b1a8      	cbz	r0, 8027c58 <exp+0x98>
 8027c2c:	9b08      	ldr	r3, [sp, #32]
 8027c2e:	b11b      	cbz	r3, 8027c38 <exp+0x78>
 8027c30:	f000 fbfe 	bl	8028430 <__errno>
 8027c34:	9b08      	ldr	r3, [sp, #32]
 8027c36:	6003      	str	r3, [r0, #0]
 8027c38:	ed9d 8b06 	vldr	d8, [sp, #24]
 8027c3c:	eeb0 0a48 	vmov.f32	s0, s16
 8027c40:	eef0 0a68 	vmov.f32	s1, s17
 8027c44:	b00b      	add	sp, #44	; 0x2c
 8027c46:	ecbd 8b02 	vpop	{d8}
 8027c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027c4c:	4919      	ldr	r1, [pc, #100]	; (8027cb4 <exp+0xf4>)
 8027c4e:	2000      	movs	r0, #0
 8027c50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8027c54:	2b02      	cmp	r3, #2
 8027c56:	d1e5      	bne.n	8027c24 <exp+0x64>
 8027c58:	f000 fbea 	bl	8028430 <__errno>
 8027c5c:	2322      	movs	r3, #34	; 0x22
 8027c5e:	6003      	str	r3, [r0, #0]
 8027c60:	e7e4      	b.n	8027c2c <exp+0x6c>
 8027c62:	a30f      	add	r3, pc, #60	; (adr r3, 8027ca0 <exp+0xe0>)
 8027c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027c68:	4620      	mov	r0, r4
 8027c6a:	4629      	mov	r1, r5
 8027c6c:	f7df fcd0 	bl	8007610 <__aeabi_dcmplt>
 8027c70:	2800      	cmp	r0, #0
 8027c72:	d0e3      	beq.n	8027c3c <exp+0x7c>
 8027c74:	2304      	movs	r3, #4
 8027c76:	9300      	str	r3, [sp, #0]
 8027c78:	4b0c      	ldr	r3, [pc, #48]	; (8027cac <exp+0xec>)
 8027c7a:	9301      	str	r3, [sp, #4]
 8027c7c:	2200      	movs	r2, #0
 8027c7e:	2300      	movs	r3, #0
 8027c80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8027c84:	9708      	str	r7, [sp, #32]
 8027c86:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8027c8a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8027c8e:	f996 3000 	ldrsb.w	r3, [r6]
 8027c92:	e7df      	b.n	8027c54 <exp+0x94>
 8027c94:	f3af 8000 	nop.w
 8027c98:	fefa39ef 	.word	0xfefa39ef
 8027c9c:	40862e42 	.word	0x40862e42
 8027ca0:	d52d3051 	.word	0xd52d3051
 8027ca4:	c0874910 	.word	0xc0874910
 8027ca8:	2000842c 	.word	0x2000842c
 8027cac:	080b40a8 	.word	0x080b40a8
 8027cb0:	47efffff 	.word	0x47efffff
 8027cb4:	7ff00000 	.word	0x7ff00000

08027cb8 <log>:
 8027cb8:	b570      	push	{r4, r5, r6, lr}
 8027cba:	ed2d 8b02 	vpush	{d8}
 8027cbe:	b08a      	sub	sp, #40	; 0x28
 8027cc0:	ec55 4b10 	vmov	r4, r5, d0
 8027cc4:	f000 f9e8 	bl	8028098 <__ieee754_log>
 8027cc8:	4b36      	ldr	r3, [pc, #216]	; (8027da4 <log+0xec>)
 8027cca:	eeb0 8a40 	vmov.f32	s16, s0
 8027cce:	eef0 8a60 	vmov.f32	s17, s1
 8027cd2:	f993 6000 	ldrsb.w	r6, [r3]
 8027cd6:	1c73      	adds	r3, r6, #1
 8027cd8:	d05b      	beq.n	8027d92 <log+0xda>
 8027cda:	4622      	mov	r2, r4
 8027cdc:	462b      	mov	r3, r5
 8027cde:	4620      	mov	r0, r4
 8027ce0:	4629      	mov	r1, r5
 8027ce2:	f7df fcbd 	bl	8007660 <__aeabi_dcmpun>
 8027ce6:	2800      	cmp	r0, #0
 8027ce8:	d153      	bne.n	8027d92 <log+0xda>
 8027cea:	2200      	movs	r2, #0
 8027cec:	2300      	movs	r3, #0
 8027cee:	4620      	mov	r0, r4
 8027cf0:	4629      	mov	r1, r5
 8027cf2:	f7df fcab 	bl	800764c <__aeabi_dcmpgt>
 8027cf6:	2800      	cmp	r0, #0
 8027cf8:	d14b      	bne.n	8027d92 <log+0xda>
 8027cfa:	4b2b      	ldr	r3, [pc, #172]	; (8027da8 <log+0xf0>)
 8027cfc:	9301      	str	r3, [sp, #4]
 8027cfe:	9008      	str	r0, [sp, #32]
 8027d00:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8027d04:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8027d08:	b9a6      	cbnz	r6, 8027d34 <log+0x7c>
 8027d0a:	4b28      	ldr	r3, [pc, #160]	; (8027dac <log+0xf4>)
 8027d0c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8027d10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8027d14:	4620      	mov	r0, r4
 8027d16:	2200      	movs	r2, #0
 8027d18:	2300      	movs	r3, #0
 8027d1a:	4629      	mov	r1, r5
 8027d1c:	f7df fc6e 	bl	80075fc <__aeabi_dcmpeq>
 8027d20:	bb40      	cbnz	r0, 8027d74 <log+0xbc>
 8027d22:	2301      	movs	r3, #1
 8027d24:	2e02      	cmp	r6, #2
 8027d26:	9300      	str	r3, [sp, #0]
 8027d28:	d119      	bne.n	8027d5e <log+0xa6>
 8027d2a:	f000 fb81 	bl	8028430 <__errno>
 8027d2e:	2321      	movs	r3, #33	; 0x21
 8027d30:	6003      	str	r3, [r0, #0]
 8027d32:	e019      	b.n	8027d68 <log+0xb0>
 8027d34:	4b1e      	ldr	r3, [pc, #120]	; (8027db0 <log+0xf8>)
 8027d36:	2200      	movs	r2, #0
 8027d38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8027d3c:	4620      	mov	r0, r4
 8027d3e:	2200      	movs	r2, #0
 8027d40:	2300      	movs	r3, #0
 8027d42:	4629      	mov	r1, r5
 8027d44:	f7df fc5a 	bl	80075fc <__aeabi_dcmpeq>
 8027d48:	2800      	cmp	r0, #0
 8027d4a:	d0ea      	beq.n	8027d22 <log+0x6a>
 8027d4c:	2302      	movs	r3, #2
 8027d4e:	429e      	cmp	r6, r3
 8027d50:	9300      	str	r3, [sp, #0]
 8027d52:	d111      	bne.n	8027d78 <log+0xc0>
 8027d54:	f000 fb6c 	bl	8028430 <__errno>
 8027d58:	2322      	movs	r3, #34	; 0x22
 8027d5a:	6003      	str	r3, [r0, #0]
 8027d5c:	e011      	b.n	8027d82 <log+0xca>
 8027d5e:	4668      	mov	r0, sp
 8027d60:	f000 fb54 	bl	802840c <matherr>
 8027d64:	2800      	cmp	r0, #0
 8027d66:	d0e0      	beq.n	8027d2a <log+0x72>
 8027d68:	4812      	ldr	r0, [pc, #72]	; (8027db4 <log+0xfc>)
 8027d6a:	f000 fb51 	bl	8028410 <nan>
 8027d6e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8027d72:	e006      	b.n	8027d82 <log+0xca>
 8027d74:	2302      	movs	r3, #2
 8027d76:	9300      	str	r3, [sp, #0]
 8027d78:	4668      	mov	r0, sp
 8027d7a:	f000 fb47 	bl	802840c <matherr>
 8027d7e:	2800      	cmp	r0, #0
 8027d80:	d0e8      	beq.n	8027d54 <log+0x9c>
 8027d82:	9b08      	ldr	r3, [sp, #32]
 8027d84:	b11b      	cbz	r3, 8027d8e <log+0xd6>
 8027d86:	f000 fb53 	bl	8028430 <__errno>
 8027d8a:	9b08      	ldr	r3, [sp, #32]
 8027d8c:	6003      	str	r3, [r0, #0]
 8027d8e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8027d92:	eeb0 0a48 	vmov.f32	s0, s16
 8027d96:	eef0 0a68 	vmov.f32	s1, s17
 8027d9a:	b00a      	add	sp, #40	; 0x28
 8027d9c:	ecbd 8b02 	vpop	{d8}
 8027da0:	bd70      	pop	{r4, r5, r6, pc}
 8027da2:	bf00      	nop
 8027da4:	2000842c 	.word	0x2000842c
 8027da8:	080b40ac 	.word	0x080b40ac
 8027dac:	c7efffff 	.word	0xc7efffff
 8027db0:	fff00000 	.word	0xfff00000
 8027db4:	080b424d 	.word	0x080b424d

08027db8 <__ieee754_exp>:
 8027db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8027dbc:	ec55 4b10 	vmov	r4, r5, d0
 8027dc0:	4aab      	ldr	r2, [pc, #684]	; (8028070 <__ieee754_exp+0x2b8>)
 8027dc2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8027dc6:	4296      	cmp	r6, r2
 8027dc8:	ea4f 77d5 	mov.w	r7, r5, lsr #31
 8027dcc:	d932      	bls.n	8027e34 <__ieee754_exp+0x7c>
 8027dce:	4aa9      	ldr	r2, [pc, #676]	; (8028074 <__ieee754_exp+0x2bc>)
 8027dd0:	4296      	cmp	r6, r2
 8027dd2:	d913      	bls.n	8027dfc <__ieee754_exp+0x44>
 8027dd4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8027dd8:	4323      	orrs	r3, r4
 8027dda:	ee10 2a10 	vmov	r2, s0
 8027dde:	d007      	beq.n	8027df0 <__ieee754_exp+0x38>
 8027de0:	462b      	mov	r3, r5
 8027de2:	4620      	mov	r0, r4
 8027de4:	4629      	mov	r1, r5
 8027de6:	f7de ffeb 	bl	8006dc0 <__adddf3>
 8027dea:	4604      	mov	r4, r0
 8027dec:	460d      	mov	r5, r1
 8027dee:	e000      	b.n	8027df2 <__ieee754_exp+0x3a>
 8027df0:	b9ef      	cbnz	r7, 8027e2e <__ieee754_exp+0x76>
 8027df2:	ec45 4b10 	vmov	d0, r4, r5
 8027df6:	b004      	add	sp, #16
 8027df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8027dfc:	a386      	add	r3, pc, #536	; (adr r3, 8028018 <__ieee754_exp+0x260>)
 8027dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e02:	ee10 0a10 	vmov	r0, s0
 8027e06:	4629      	mov	r1, r5
 8027e08:	f7df fc20 	bl	800764c <__aeabi_dcmpgt>
 8027e0c:	b138      	cbz	r0, 8027e1e <__ieee754_exp+0x66>
 8027e0e:	a384      	add	r3, pc, #528	; (adr r3, 8028020 <__ieee754_exp+0x268>)
 8027e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e14:	4610      	mov	r0, r2
 8027e16:	4619      	mov	r1, r3
 8027e18:	f7df f988 	bl	800712c <__aeabi_dmul>
 8027e1c:	e7e5      	b.n	8027dea <__ieee754_exp+0x32>
 8027e1e:	a382      	add	r3, pc, #520	; (adr r3, 8028028 <__ieee754_exp+0x270>)
 8027e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e24:	4620      	mov	r0, r4
 8027e26:	4629      	mov	r1, r5
 8027e28:	f7df fbf2 	bl	8007610 <__aeabi_dcmplt>
 8027e2c:	b130      	cbz	r0, 8027e3c <__ieee754_exp+0x84>
 8027e2e:	2400      	movs	r4, #0
 8027e30:	2500      	movs	r5, #0
 8027e32:	e7de      	b.n	8027df2 <__ieee754_exp+0x3a>
 8027e34:	4b90      	ldr	r3, [pc, #576]	; (8028078 <__ieee754_exp+0x2c0>)
 8027e36:	429e      	cmp	r6, r3
 8027e38:	f240 80a6 	bls.w	8027f88 <__ieee754_exp+0x1d0>
 8027e3c:	4b8f      	ldr	r3, [pc, #572]	; (802807c <__ieee754_exp+0x2c4>)
 8027e3e:	429e      	cmp	r6, r3
 8027e40:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8027e44:	d875      	bhi.n	8027f32 <__ieee754_exp+0x17a>
 8027e46:	4b8e      	ldr	r3, [pc, #568]	; (8028080 <__ieee754_exp+0x2c8>)
 8027e48:	4e8e      	ldr	r6, [pc, #568]	; (8028084 <__ieee754_exp+0x2cc>)
 8027e4a:	4443      	add	r3, r8
 8027e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e50:	4620      	mov	r0, r4
 8027e52:	4629      	mov	r1, r5
 8027e54:	f7de ffb2 	bl	8006dbc <__aeabi_dsub>
 8027e58:	4446      	add	r6, r8
 8027e5a:	e9cd 0100 	strd	r0, r1, [sp]
 8027e5e:	e9d6 8900 	ldrd	r8, r9, [r6]
 8027e62:	f1c7 0a01 	rsb	sl, r7, #1
 8027e66:	ebaa 0a07 	sub.w	sl, sl, r7
 8027e6a:	4642      	mov	r2, r8
 8027e6c:	464b      	mov	r3, r9
 8027e6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8027e72:	f7de ffa3 	bl	8006dbc <__aeabi_dsub>
 8027e76:	4604      	mov	r4, r0
 8027e78:	460d      	mov	r5, r1
 8027e7a:	4622      	mov	r2, r4
 8027e7c:	462b      	mov	r3, r5
 8027e7e:	4620      	mov	r0, r4
 8027e80:	4629      	mov	r1, r5
 8027e82:	f7df f953 	bl	800712c <__aeabi_dmul>
 8027e86:	a36a      	add	r3, pc, #424	; (adr r3, 8028030 <__ieee754_exp+0x278>)
 8027e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e8c:	4606      	mov	r6, r0
 8027e8e:	460f      	mov	r7, r1
 8027e90:	f7df f94c 	bl	800712c <__aeabi_dmul>
 8027e94:	a368      	add	r3, pc, #416	; (adr r3, 8028038 <__ieee754_exp+0x280>)
 8027e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e9a:	f7de ff8f 	bl	8006dbc <__aeabi_dsub>
 8027e9e:	4632      	mov	r2, r6
 8027ea0:	463b      	mov	r3, r7
 8027ea2:	f7df f943 	bl	800712c <__aeabi_dmul>
 8027ea6:	a366      	add	r3, pc, #408	; (adr r3, 8028040 <__ieee754_exp+0x288>)
 8027ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027eac:	f7de ff88 	bl	8006dc0 <__adddf3>
 8027eb0:	4632      	mov	r2, r6
 8027eb2:	463b      	mov	r3, r7
 8027eb4:	f7df f93a 	bl	800712c <__aeabi_dmul>
 8027eb8:	a363      	add	r3, pc, #396	; (adr r3, 8028048 <__ieee754_exp+0x290>)
 8027eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027ebe:	f7de ff7d 	bl	8006dbc <__aeabi_dsub>
 8027ec2:	4632      	mov	r2, r6
 8027ec4:	463b      	mov	r3, r7
 8027ec6:	f7df f931 	bl	800712c <__aeabi_dmul>
 8027eca:	a361      	add	r3, pc, #388	; (adr r3, 8028050 <__ieee754_exp+0x298>)
 8027ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027ed0:	f7de ff76 	bl	8006dc0 <__adddf3>
 8027ed4:	4632      	mov	r2, r6
 8027ed6:	463b      	mov	r3, r7
 8027ed8:	f7df f928 	bl	800712c <__aeabi_dmul>
 8027edc:	4602      	mov	r2, r0
 8027ede:	460b      	mov	r3, r1
 8027ee0:	4620      	mov	r0, r4
 8027ee2:	4629      	mov	r1, r5
 8027ee4:	f7de ff6a 	bl	8006dbc <__aeabi_dsub>
 8027ee8:	4602      	mov	r2, r0
 8027eea:	460b      	mov	r3, r1
 8027eec:	4606      	mov	r6, r0
 8027eee:	460f      	mov	r7, r1
 8027ef0:	4620      	mov	r0, r4
 8027ef2:	4629      	mov	r1, r5
 8027ef4:	f7df f91a 	bl	800712c <__aeabi_dmul>
 8027ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8027efc:	f1ba 0f00 	cmp.w	sl, #0
 8027f00:	d15c      	bne.n	8027fbc <__ieee754_exp+0x204>
 8027f02:	2200      	movs	r2, #0
 8027f04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8027f08:	4630      	mov	r0, r6
 8027f0a:	4639      	mov	r1, r7
 8027f0c:	f7de ff56 	bl	8006dbc <__aeabi_dsub>
 8027f10:	4602      	mov	r2, r0
 8027f12:	460b      	mov	r3, r1
 8027f14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8027f18:	f7df fa32 	bl	8007380 <__aeabi_ddiv>
 8027f1c:	4622      	mov	r2, r4
 8027f1e:	462b      	mov	r3, r5
 8027f20:	f7de ff4c 	bl	8006dbc <__aeabi_dsub>
 8027f24:	4602      	mov	r2, r0
 8027f26:	460b      	mov	r3, r1
 8027f28:	2000      	movs	r0, #0
 8027f2a:	4957      	ldr	r1, [pc, #348]	; (8028088 <__ieee754_exp+0x2d0>)
 8027f2c:	f7de ff46 	bl	8006dbc <__aeabi_dsub>
 8027f30:	e75b      	b.n	8027dea <__ieee754_exp+0x32>
 8027f32:	4e56      	ldr	r6, [pc, #344]	; (802808c <__ieee754_exp+0x2d4>)
 8027f34:	a348      	add	r3, pc, #288	; (adr r3, 8028058 <__ieee754_exp+0x2a0>)
 8027f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f3a:	4446      	add	r6, r8
 8027f3c:	4620      	mov	r0, r4
 8027f3e:	4629      	mov	r1, r5
 8027f40:	f7df f8f4 	bl	800712c <__aeabi_dmul>
 8027f44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8027f48:	f7de ff3a 	bl	8006dc0 <__adddf3>
 8027f4c:	f7df fb9e 	bl	800768c <__aeabi_d2iz>
 8027f50:	4682      	mov	sl, r0
 8027f52:	f7df f881 	bl	8007058 <__aeabi_i2d>
 8027f56:	a342      	add	r3, pc, #264	; (adr r3, 8028060 <__ieee754_exp+0x2a8>)
 8027f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f5c:	4606      	mov	r6, r0
 8027f5e:	460f      	mov	r7, r1
 8027f60:	f7df f8e4 	bl	800712c <__aeabi_dmul>
 8027f64:	4602      	mov	r2, r0
 8027f66:	460b      	mov	r3, r1
 8027f68:	4620      	mov	r0, r4
 8027f6a:	4629      	mov	r1, r5
 8027f6c:	f7de ff26 	bl	8006dbc <__aeabi_dsub>
 8027f70:	a33d      	add	r3, pc, #244	; (adr r3, 8028068 <__ieee754_exp+0x2b0>)
 8027f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f76:	e9cd 0100 	strd	r0, r1, [sp]
 8027f7a:	4630      	mov	r0, r6
 8027f7c:	4639      	mov	r1, r7
 8027f7e:	f7df f8d5 	bl	800712c <__aeabi_dmul>
 8027f82:	4680      	mov	r8, r0
 8027f84:	4689      	mov	r9, r1
 8027f86:	e770      	b.n	8027e6a <__ieee754_exp+0xb2>
 8027f88:	4b41      	ldr	r3, [pc, #260]	; (8028090 <__ieee754_exp+0x2d8>)
 8027f8a:	429e      	cmp	r6, r3
 8027f8c:	d811      	bhi.n	8027fb2 <__ieee754_exp+0x1fa>
 8027f8e:	a324      	add	r3, pc, #144	; (adr r3, 8028020 <__ieee754_exp+0x268>)
 8027f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f94:	ee10 0a10 	vmov	r0, s0
 8027f98:	4629      	mov	r1, r5
 8027f9a:	f7de ff11 	bl	8006dc0 <__adddf3>
 8027f9e:	2200      	movs	r2, #0
 8027fa0:	4b39      	ldr	r3, [pc, #228]	; (8028088 <__ieee754_exp+0x2d0>)
 8027fa2:	f7df fb53 	bl	800764c <__aeabi_dcmpgt>
 8027fa6:	b138      	cbz	r0, 8027fb8 <__ieee754_exp+0x200>
 8027fa8:	2200      	movs	r2, #0
 8027faa:	4b37      	ldr	r3, [pc, #220]	; (8028088 <__ieee754_exp+0x2d0>)
 8027fac:	4620      	mov	r0, r4
 8027fae:	4629      	mov	r1, r5
 8027fb0:	e719      	b.n	8027de6 <__ieee754_exp+0x2e>
 8027fb2:	f04f 0a00 	mov.w	sl, #0
 8027fb6:	e760      	b.n	8027e7a <__ieee754_exp+0xc2>
 8027fb8:	4682      	mov	sl, r0
 8027fba:	e75e      	b.n	8027e7a <__ieee754_exp+0xc2>
 8027fbc:	4632      	mov	r2, r6
 8027fbe:	463b      	mov	r3, r7
 8027fc0:	2000      	movs	r0, #0
 8027fc2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8027fc6:	f7de fef9 	bl	8006dbc <__aeabi_dsub>
 8027fca:	4602      	mov	r2, r0
 8027fcc:	460b      	mov	r3, r1
 8027fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8027fd2:	f7df f9d5 	bl	8007380 <__aeabi_ddiv>
 8027fd6:	4602      	mov	r2, r0
 8027fd8:	460b      	mov	r3, r1
 8027fda:	4640      	mov	r0, r8
 8027fdc:	4649      	mov	r1, r9
 8027fde:	f7de feed 	bl	8006dbc <__aeabi_dsub>
 8027fe2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8027fe6:	f7de fee9 	bl	8006dbc <__aeabi_dsub>
 8027fea:	4602      	mov	r2, r0
 8027fec:	460b      	mov	r3, r1
 8027fee:	2000      	movs	r0, #0
 8027ff0:	4925      	ldr	r1, [pc, #148]	; (8028088 <__ieee754_exp+0x2d0>)
 8027ff2:	f7de fee3 	bl	8006dbc <__aeabi_dsub>
 8027ff6:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8027ffa:	4592      	cmp	sl, r2
 8027ffc:	db02      	blt.n	8028004 <__ieee754_exp+0x24c>
 8027ffe:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8028002:	e6f2      	b.n	8027dea <__ieee754_exp+0x32>
 8028004:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8028008:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 802800c:	2200      	movs	r2, #0
 802800e:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8028012:	e701      	b.n	8027e18 <__ieee754_exp+0x60>
 8028014:	f3af 8000 	nop.w
 8028018:	fefa39ef 	.word	0xfefa39ef
 802801c:	40862e42 	.word	0x40862e42
 8028020:	8800759c 	.word	0x8800759c
 8028024:	7e37e43c 	.word	0x7e37e43c
 8028028:	d52d3051 	.word	0xd52d3051
 802802c:	c0874910 	.word	0xc0874910
 8028030:	72bea4d0 	.word	0x72bea4d0
 8028034:	3e663769 	.word	0x3e663769
 8028038:	c5d26bf1 	.word	0xc5d26bf1
 802803c:	3ebbbd41 	.word	0x3ebbbd41
 8028040:	af25de2c 	.word	0xaf25de2c
 8028044:	3f11566a 	.word	0x3f11566a
 8028048:	16bebd93 	.word	0x16bebd93
 802804c:	3f66c16c 	.word	0x3f66c16c
 8028050:	5555553e 	.word	0x5555553e
 8028054:	3fc55555 	.word	0x3fc55555
 8028058:	652b82fe 	.word	0x652b82fe
 802805c:	3ff71547 	.word	0x3ff71547
 8028060:	fee00000 	.word	0xfee00000
 8028064:	3fe62e42 	.word	0x3fe62e42
 8028068:	35793c76 	.word	0x35793c76
 802806c:	3dea39ef 	.word	0x3dea39ef
 8028070:	40862e41 	.word	0x40862e41
 8028074:	7fefffff 	.word	0x7fefffff
 8028078:	3fd62e42 	.word	0x3fd62e42
 802807c:	3ff0a2b1 	.word	0x3ff0a2b1
 8028080:	080b40c0 	.word	0x080b40c0
 8028084:	080b40d0 	.word	0x080b40d0
 8028088:	3ff00000 	.word	0x3ff00000
 802808c:	080b40b0 	.word	0x080b40b0
 8028090:	3e2fffff 	.word	0x3e2fffff
 8028094:	00000000 	.word	0x00000000

08028098 <__ieee754_log>:
 8028098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802809c:	ec51 0b10 	vmov	r0, r1, d0
 80280a0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80280a4:	b087      	sub	sp, #28
 80280a6:	460d      	mov	r5, r1
 80280a8:	da27      	bge.n	80280fa <__ieee754_log+0x62>
 80280aa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80280ae:	4303      	orrs	r3, r0
 80280b0:	ee10 2a10 	vmov	r2, s0
 80280b4:	d10a      	bne.n	80280cc <__ieee754_log+0x34>
 80280b6:	49cc      	ldr	r1, [pc, #816]	; (80283e8 <__ieee754_log+0x350>)
 80280b8:	2200      	movs	r2, #0
 80280ba:	2300      	movs	r3, #0
 80280bc:	2000      	movs	r0, #0
 80280be:	f7df f95f 	bl	8007380 <__aeabi_ddiv>
 80280c2:	ec41 0b10 	vmov	d0, r0, r1
 80280c6:	b007      	add	sp, #28
 80280c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80280cc:	2900      	cmp	r1, #0
 80280ce:	da05      	bge.n	80280dc <__ieee754_log+0x44>
 80280d0:	460b      	mov	r3, r1
 80280d2:	f7de fe73 	bl	8006dbc <__aeabi_dsub>
 80280d6:	2200      	movs	r2, #0
 80280d8:	2300      	movs	r3, #0
 80280da:	e7f0      	b.n	80280be <__ieee754_log+0x26>
 80280dc:	4bc3      	ldr	r3, [pc, #780]	; (80283ec <__ieee754_log+0x354>)
 80280de:	2200      	movs	r2, #0
 80280e0:	f7df f824 	bl	800712c <__aeabi_dmul>
 80280e4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80280e8:	460d      	mov	r5, r1
 80280ea:	4ac1      	ldr	r2, [pc, #772]	; (80283f0 <__ieee754_log+0x358>)
 80280ec:	4295      	cmp	r5, r2
 80280ee:	dd06      	ble.n	80280fe <__ieee754_log+0x66>
 80280f0:	4602      	mov	r2, r0
 80280f2:	460b      	mov	r3, r1
 80280f4:	f7de fe64 	bl	8006dc0 <__adddf3>
 80280f8:	e7e3      	b.n	80280c2 <__ieee754_log+0x2a>
 80280fa:	2300      	movs	r3, #0
 80280fc:	e7f5      	b.n	80280ea <__ieee754_log+0x52>
 80280fe:	152c      	asrs	r4, r5, #20
 8028100:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8028104:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8028108:	441c      	add	r4, r3
 802810a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 802810e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8028112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8028116:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 802811a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 802811e:	ea42 0105 	orr.w	r1, r2, r5
 8028122:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8028126:	2200      	movs	r2, #0
 8028128:	4bb2      	ldr	r3, [pc, #712]	; (80283f4 <__ieee754_log+0x35c>)
 802812a:	f7de fe47 	bl	8006dbc <__aeabi_dsub>
 802812e:	1cab      	adds	r3, r5, #2
 8028130:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8028134:	2b02      	cmp	r3, #2
 8028136:	4682      	mov	sl, r0
 8028138:	468b      	mov	fp, r1
 802813a:	f04f 0200 	mov.w	r2, #0
 802813e:	dc53      	bgt.n	80281e8 <__ieee754_log+0x150>
 8028140:	2300      	movs	r3, #0
 8028142:	f7df fa5b 	bl	80075fc <__aeabi_dcmpeq>
 8028146:	b1d0      	cbz	r0, 802817e <__ieee754_log+0xe6>
 8028148:	2c00      	cmp	r4, #0
 802814a:	f000 8120 	beq.w	802838e <__ieee754_log+0x2f6>
 802814e:	4620      	mov	r0, r4
 8028150:	f7de ff82 	bl	8007058 <__aeabi_i2d>
 8028154:	a390      	add	r3, pc, #576	; (adr r3, 8028398 <__ieee754_log+0x300>)
 8028156:	e9d3 2300 	ldrd	r2, r3, [r3]
 802815a:	4606      	mov	r6, r0
 802815c:	460f      	mov	r7, r1
 802815e:	f7de ffe5 	bl	800712c <__aeabi_dmul>
 8028162:	a38f      	add	r3, pc, #572	; (adr r3, 80283a0 <__ieee754_log+0x308>)
 8028164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028168:	4604      	mov	r4, r0
 802816a:	460d      	mov	r5, r1
 802816c:	4630      	mov	r0, r6
 802816e:	4639      	mov	r1, r7
 8028170:	f7de ffdc 	bl	800712c <__aeabi_dmul>
 8028174:	4602      	mov	r2, r0
 8028176:	460b      	mov	r3, r1
 8028178:	4620      	mov	r0, r4
 802817a:	4629      	mov	r1, r5
 802817c:	e7ba      	b.n	80280f4 <__ieee754_log+0x5c>
 802817e:	a38a      	add	r3, pc, #552	; (adr r3, 80283a8 <__ieee754_log+0x310>)
 8028180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028184:	4650      	mov	r0, sl
 8028186:	4659      	mov	r1, fp
 8028188:	f7de ffd0 	bl	800712c <__aeabi_dmul>
 802818c:	4602      	mov	r2, r0
 802818e:	460b      	mov	r3, r1
 8028190:	2000      	movs	r0, #0
 8028192:	4999      	ldr	r1, [pc, #612]	; (80283f8 <__ieee754_log+0x360>)
 8028194:	f7de fe12 	bl	8006dbc <__aeabi_dsub>
 8028198:	4652      	mov	r2, sl
 802819a:	4606      	mov	r6, r0
 802819c:	460f      	mov	r7, r1
 802819e:	465b      	mov	r3, fp
 80281a0:	4650      	mov	r0, sl
 80281a2:	4659      	mov	r1, fp
 80281a4:	f7de ffc2 	bl	800712c <__aeabi_dmul>
 80281a8:	4602      	mov	r2, r0
 80281aa:	460b      	mov	r3, r1
 80281ac:	4630      	mov	r0, r6
 80281ae:	4639      	mov	r1, r7
 80281b0:	f7de ffbc 	bl	800712c <__aeabi_dmul>
 80281b4:	4606      	mov	r6, r0
 80281b6:	460f      	mov	r7, r1
 80281b8:	b914      	cbnz	r4, 80281c0 <__ieee754_log+0x128>
 80281ba:	4632      	mov	r2, r6
 80281bc:	463b      	mov	r3, r7
 80281be:	e0a0      	b.n	8028302 <__ieee754_log+0x26a>
 80281c0:	4620      	mov	r0, r4
 80281c2:	f7de ff49 	bl	8007058 <__aeabi_i2d>
 80281c6:	a374      	add	r3, pc, #464	; (adr r3, 8028398 <__ieee754_log+0x300>)
 80281c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80281cc:	4680      	mov	r8, r0
 80281ce:	4689      	mov	r9, r1
 80281d0:	f7de ffac 	bl	800712c <__aeabi_dmul>
 80281d4:	a372      	add	r3, pc, #456	; (adr r3, 80283a0 <__ieee754_log+0x308>)
 80281d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80281da:	4604      	mov	r4, r0
 80281dc:	460d      	mov	r5, r1
 80281de:	4640      	mov	r0, r8
 80281e0:	4649      	mov	r1, r9
 80281e2:	f7de ffa3 	bl	800712c <__aeabi_dmul>
 80281e6:	e0a5      	b.n	8028334 <__ieee754_log+0x29c>
 80281e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80281ec:	f7de fde8 	bl	8006dc0 <__adddf3>
 80281f0:	4602      	mov	r2, r0
 80281f2:	460b      	mov	r3, r1
 80281f4:	4650      	mov	r0, sl
 80281f6:	4659      	mov	r1, fp
 80281f8:	f7df f8c2 	bl	8007380 <__aeabi_ddiv>
 80281fc:	e9cd 0100 	strd	r0, r1, [sp]
 8028200:	4620      	mov	r0, r4
 8028202:	f7de ff29 	bl	8007058 <__aeabi_i2d>
 8028206:	e9dd 2300 	ldrd	r2, r3, [sp]
 802820a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802820e:	4610      	mov	r0, r2
 8028210:	4619      	mov	r1, r3
 8028212:	f7de ff8b 	bl	800712c <__aeabi_dmul>
 8028216:	4602      	mov	r2, r0
 8028218:	460b      	mov	r3, r1
 802821a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802821e:	f7de ff85 	bl	800712c <__aeabi_dmul>
 8028222:	a363      	add	r3, pc, #396	; (adr r3, 80283b0 <__ieee754_log+0x318>)
 8028224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028228:	4680      	mov	r8, r0
 802822a:	4689      	mov	r9, r1
 802822c:	f7de ff7e 	bl	800712c <__aeabi_dmul>
 8028230:	a361      	add	r3, pc, #388	; (adr r3, 80283b8 <__ieee754_log+0x320>)
 8028232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028236:	f7de fdc3 	bl	8006dc0 <__adddf3>
 802823a:	4642      	mov	r2, r8
 802823c:	464b      	mov	r3, r9
 802823e:	f7de ff75 	bl	800712c <__aeabi_dmul>
 8028242:	a35f      	add	r3, pc, #380	; (adr r3, 80283c0 <__ieee754_log+0x328>)
 8028244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028248:	f7de fdba 	bl	8006dc0 <__adddf3>
 802824c:	4642      	mov	r2, r8
 802824e:	464b      	mov	r3, r9
 8028250:	f7de ff6c 	bl	800712c <__aeabi_dmul>
 8028254:	a35c      	add	r3, pc, #368	; (adr r3, 80283c8 <__ieee754_log+0x330>)
 8028256:	e9d3 2300 	ldrd	r2, r3, [r3]
 802825a:	f7de fdb1 	bl	8006dc0 <__adddf3>
 802825e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8028262:	f7de ff63 	bl	800712c <__aeabi_dmul>
 8028266:	a35a      	add	r3, pc, #360	; (adr r3, 80283d0 <__ieee754_log+0x338>)
 8028268:	e9d3 2300 	ldrd	r2, r3, [r3]
 802826c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8028270:	4640      	mov	r0, r8
 8028272:	4649      	mov	r1, r9
 8028274:	f7de ff5a 	bl	800712c <__aeabi_dmul>
 8028278:	a357      	add	r3, pc, #348	; (adr r3, 80283d8 <__ieee754_log+0x340>)
 802827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802827e:	f7de fd9f 	bl	8006dc0 <__adddf3>
 8028282:	4642      	mov	r2, r8
 8028284:	464b      	mov	r3, r9
 8028286:	f7de ff51 	bl	800712c <__aeabi_dmul>
 802828a:	a355      	add	r3, pc, #340	; (adr r3, 80283e0 <__ieee754_log+0x348>)
 802828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028290:	f7de fd96 	bl	8006dc0 <__adddf3>
 8028294:	4642      	mov	r2, r8
 8028296:	464b      	mov	r3, r9
 8028298:	f7de ff48 	bl	800712c <__aeabi_dmul>
 802829c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80282a0:	4602      	mov	r2, r0
 80282a2:	460b      	mov	r3, r1
 80282a4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80282a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80282ac:	f7de fd88 	bl	8006dc0 <__adddf3>
 80282b0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80282b4:	3551      	adds	r5, #81	; 0x51
 80282b6:	4335      	orrs	r5, r6
 80282b8:	2d00      	cmp	r5, #0
 80282ba:	4680      	mov	r8, r0
 80282bc:	4689      	mov	r9, r1
 80282be:	dd48      	ble.n	8028352 <__ieee754_log+0x2ba>
 80282c0:	2200      	movs	r2, #0
 80282c2:	4b4d      	ldr	r3, [pc, #308]	; (80283f8 <__ieee754_log+0x360>)
 80282c4:	4650      	mov	r0, sl
 80282c6:	4659      	mov	r1, fp
 80282c8:	f7de ff30 	bl	800712c <__aeabi_dmul>
 80282cc:	4652      	mov	r2, sl
 80282ce:	465b      	mov	r3, fp
 80282d0:	f7de ff2c 	bl	800712c <__aeabi_dmul>
 80282d4:	4602      	mov	r2, r0
 80282d6:	460b      	mov	r3, r1
 80282d8:	4606      	mov	r6, r0
 80282da:	460f      	mov	r7, r1
 80282dc:	4640      	mov	r0, r8
 80282de:	4649      	mov	r1, r9
 80282e0:	f7de fd6e 	bl	8006dc0 <__adddf3>
 80282e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80282e8:	f7de ff20 	bl	800712c <__aeabi_dmul>
 80282ec:	4680      	mov	r8, r0
 80282ee:	4689      	mov	r9, r1
 80282f0:	b964      	cbnz	r4, 802830c <__ieee754_log+0x274>
 80282f2:	4602      	mov	r2, r0
 80282f4:	460b      	mov	r3, r1
 80282f6:	4630      	mov	r0, r6
 80282f8:	4639      	mov	r1, r7
 80282fa:	f7de fd5f 	bl	8006dbc <__aeabi_dsub>
 80282fe:	4602      	mov	r2, r0
 8028300:	460b      	mov	r3, r1
 8028302:	4650      	mov	r0, sl
 8028304:	4659      	mov	r1, fp
 8028306:	f7de fd59 	bl	8006dbc <__aeabi_dsub>
 802830a:	e6da      	b.n	80280c2 <__ieee754_log+0x2a>
 802830c:	a322      	add	r3, pc, #136	; (adr r3, 8028398 <__ieee754_log+0x300>)
 802830e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8028316:	f7de ff09 	bl	800712c <__aeabi_dmul>
 802831a:	a321      	add	r3, pc, #132	; (adr r3, 80283a0 <__ieee754_log+0x308>)
 802831c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028320:	4604      	mov	r4, r0
 8028322:	460d      	mov	r5, r1
 8028324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8028328:	f7de ff00 	bl	800712c <__aeabi_dmul>
 802832c:	4642      	mov	r2, r8
 802832e:	464b      	mov	r3, r9
 8028330:	f7de fd46 	bl	8006dc0 <__adddf3>
 8028334:	4602      	mov	r2, r0
 8028336:	460b      	mov	r3, r1
 8028338:	4630      	mov	r0, r6
 802833a:	4639      	mov	r1, r7
 802833c:	f7de fd3e 	bl	8006dbc <__aeabi_dsub>
 8028340:	4652      	mov	r2, sl
 8028342:	465b      	mov	r3, fp
 8028344:	f7de fd3a 	bl	8006dbc <__aeabi_dsub>
 8028348:	4602      	mov	r2, r0
 802834a:	460b      	mov	r3, r1
 802834c:	4620      	mov	r0, r4
 802834e:	4629      	mov	r1, r5
 8028350:	e7d9      	b.n	8028306 <__ieee754_log+0x26e>
 8028352:	4602      	mov	r2, r0
 8028354:	460b      	mov	r3, r1
 8028356:	4650      	mov	r0, sl
 8028358:	4659      	mov	r1, fp
 802835a:	f7de fd2f 	bl	8006dbc <__aeabi_dsub>
 802835e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8028362:	f7de fee3 	bl	800712c <__aeabi_dmul>
 8028366:	4606      	mov	r6, r0
 8028368:	460f      	mov	r7, r1
 802836a:	2c00      	cmp	r4, #0
 802836c:	f43f af25 	beq.w	80281ba <__ieee754_log+0x122>
 8028370:	a309      	add	r3, pc, #36	; (adr r3, 8028398 <__ieee754_log+0x300>)
 8028372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028376:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802837a:	f7de fed7 	bl	800712c <__aeabi_dmul>
 802837e:	a308      	add	r3, pc, #32	; (adr r3, 80283a0 <__ieee754_log+0x308>)
 8028380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028384:	4604      	mov	r4, r0
 8028386:	460d      	mov	r5, r1
 8028388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802838c:	e729      	b.n	80281e2 <__ieee754_log+0x14a>
 802838e:	2000      	movs	r0, #0
 8028390:	2100      	movs	r1, #0
 8028392:	e696      	b.n	80280c2 <__ieee754_log+0x2a>
 8028394:	f3af 8000 	nop.w
 8028398:	fee00000 	.word	0xfee00000
 802839c:	3fe62e42 	.word	0x3fe62e42
 80283a0:	35793c76 	.word	0x35793c76
 80283a4:	3dea39ef 	.word	0x3dea39ef
 80283a8:	55555555 	.word	0x55555555
 80283ac:	3fd55555 	.word	0x3fd55555
 80283b0:	df3e5244 	.word	0xdf3e5244
 80283b4:	3fc2f112 	.word	0x3fc2f112
 80283b8:	96cb03de 	.word	0x96cb03de
 80283bc:	3fc74664 	.word	0x3fc74664
 80283c0:	94229359 	.word	0x94229359
 80283c4:	3fd24924 	.word	0x3fd24924
 80283c8:	55555593 	.word	0x55555593
 80283cc:	3fe55555 	.word	0x3fe55555
 80283d0:	d078c69f 	.word	0xd078c69f
 80283d4:	3fc39a09 	.word	0x3fc39a09
 80283d8:	1d8e78af 	.word	0x1d8e78af
 80283dc:	3fcc71c5 	.word	0x3fcc71c5
 80283e0:	9997fa04 	.word	0x9997fa04
 80283e4:	3fd99999 	.word	0x3fd99999
 80283e8:	c3500000 	.word	0xc3500000
 80283ec:	43500000 	.word	0x43500000
 80283f0:	7fefffff 	.word	0x7fefffff
 80283f4:	3ff00000 	.word	0x3ff00000
 80283f8:	3fe00000 	.word	0x3fe00000

080283fc <finite>:
 80283fc:	ee10 3a90 	vmov	r3, s1
 8028400:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8028404:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8028408:	0fc0      	lsrs	r0, r0, #31
 802840a:	4770      	bx	lr

0802840c <matherr>:
 802840c:	2000      	movs	r0, #0
 802840e:	4770      	bx	lr

08028410 <nan>:
 8028410:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8028418 <nan+0x8>
 8028414:	4770      	bx	lr
 8028416:	bf00      	nop
 8028418:	00000000 	.word	0x00000000
 802841c:	7ff80000 	.word	0x7ff80000

08028420 <abort>:
 8028420:	b508      	push	{r3, lr}
 8028422:	2006      	movs	r0, #6
 8028424:	f000 fef2 	bl	802920c <raise>
 8028428:	2001      	movs	r0, #1
 802842a:	f7fe faab 	bl	8026984 <_exit>
	...

08028430 <__errno>:
 8028430:	4b01      	ldr	r3, [pc, #4]	; (8028438 <__errno+0x8>)
 8028432:	6818      	ldr	r0, [r3, #0]
 8028434:	4770      	bx	lr
 8028436:	bf00      	nop
 8028438:	20008430 	.word	0x20008430

0802843c <_fputc_r>:
 802843c:	b570      	push	{r4, r5, r6, lr}
 802843e:	460e      	mov	r6, r1
 8028440:	4614      	mov	r4, r2
 8028442:	4605      	mov	r5, r0
 8028444:	b118      	cbz	r0, 802844e <_fputc_r+0x12>
 8028446:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8028448:	b90b      	cbnz	r3, 802844e <_fputc_r+0x12>
 802844a:	f003 f94b 	bl	802b6e4 <__sinit>
 802844e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028450:	07d8      	lsls	r0, r3, #31
 8028452:	d405      	bmi.n	8028460 <_fputc_r+0x24>
 8028454:	89a3      	ldrh	r3, [r4, #12]
 8028456:	0599      	lsls	r1, r3, #22
 8028458:	d402      	bmi.n	8028460 <_fputc_r+0x24>
 802845a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802845c:	f000 fa28 	bl	80288b0 <__retarget_lock_acquire_recursive>
 8028460:	4622      	mov	r2, r4
 8028462:	4628      	mov	r0, r5
 8028464:	4631      	mov	r1, r6
 8028466:	f000 fcb3 	bl	8028dd0 <_putc_r>
 802846a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802846c:	07da      	lsls	r2, r3, #31
 802846e:	4605      	mov	r5, r0
 8028470:	d405      	bmi.n	802847e <_fputc_r+0x42>
 8028472:	89a3      	ldrh	r3, [r4, #12]
 8028474:	059b      	lsls	r3, r3, #22
 8028476:	d402      	bmi.n	802847e <_fputc_r+0x42>
 8028478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802847a:	f000 fa1a 	bl	80288b2 <__retarget_lock_release_recursive>
 802847e:	4628      	mov	r0, r5
 8028480:	bd70      	pop	{r4, r5, r6, pc}
	...

08028484 <fputc>:
 8028484:	4b02      	ldr	r3, [pc, #8]	; (8028490 <fputc+0xc>)
 8028486:	460a      	mov	r2, r1
 8028488:	4601      	mov	r1, r0
 802848a:	6818      	ldr	r0, [r3, #0]
 802848c:	f7ff bfd6 	b.w	802843c <_fputc_r>
 8028490:	20008430 	.word	0x20008430

08028494 <_fputs_r>:
 8028494:	b530      	push	{r4, r5, lr}
 8028496:	b087      	sub	sp, #28
 8028498:	4605      	mov	r5, r0
 802849a:	4608      	mov	r0, r1
 802849c:	4614      	mov	r4, r2
 802849e:	9101      	str	r1, [sp, #4]
 80284a0:	f7de fc80 	bl	8006da4 <strlen>
 80284a4:	ab01      	add	r3, sp, #4
 80284a6:	9303      	str	r3, [sp, #12]
 80284a8:	2301      	movs	r3, #1
 80284aa:	9005      	str	r0, [sp, #20]
 80284ac:	9002      	str	r0, [sp, #8]
 80284ae:	9304      	str	r3, [sp, #16]
 80284b0:	b125      	cbz	r5, 80284bc <_fputs_r+0x28>
 80284b2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80284b4:	b913      	cbnz	r3, 80284bc <_fputs_r+0x28>
 80284b6:	4628      	mov	r0, r5
 80284b8:	f003 f914 	bl	802b6e4 <__sinit>
 80284bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80284be:	07db      	lsls	r3, r3, #31
 80284c0:	d405      	bmi.n	80284ce <_fputs_r+0x3a>
 80284c2:	89a3      	ldrh	r3, [r4, #12]
 80284c4:	0598      	lsls	r0, r3, #22
 80284c6:	d402      	bmi.n	80284ce <_fputs_r+0x3a>
 80284c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80284ca:	f000 f9f1 	bl	80288b0 <__retarget_lock_acquire_recursive>
 80284ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80284d2:	0499      	lsls	r1, r3, #18
 80284d4:	d406      	bmi.n	80284e4 <_fputs_r+0x50>
 80284d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80284da:	81a3      	strh	r3, [r4, #12]
 80284dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80284de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80284e2:	6663      	str	r3, [r4, #100]	; 0x64
 80284e4:	aa03      	add	r2, sp, #12
 80284e6:	4628      	mov	r0, r5
 80284e8:	4621      	mov	r1, r4
 80284ea:	f000 f815 	bl	8028518 <__sfvwrite_r>
 80284ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80284f0:	07da      	lsls	r2, r3, #31
 80284f2:	4605      	mov	r5, r0
 80284f4:	d405      	bmi.n	8028502 <_fputs_r+0x6e>
 80284f6:	89a3      	ldrh	r3, [r4, #12]
 80284f8:	059b      	lsls	r3, r3, #22
 80284fa:	d402      	bmi.n	8028502 <_fputs_r+0x6e>
 80284fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80284fe:	f000 f9d8 	bl	80288b2 <__retarget_lock_release_recursive>
 8028502:	4628      	mov	r0, r5
 8028504:	b007      	add	sp, #28
 8028506:	bd30      	pop	{r4, r5, pc}

08028508 <fputs>:
 8028508:	4b02      	ldr	r3, [pc, #8]	; (8028514 <fputs+0xc>)
 802850a:	460a      	mov	r2, r1
 802850c:	4601      	mov	r1, r0
 802850e:	6818      	ldr	r0, [r3, #0]
 8028510:	f7ff bfc0 	b.w	8028494 <_fputs_r>
 8028514:	20008430 	.word	0x20008430

08028518 <__sfvwrite_r>:
 8028518:	6893      	ldr	r3, [r2, #8]
 802851a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802851e:	4680      	mov	r8, r0
 8028520:	460c      	mov	r4, r1
 8028522:	4691      	mov	r9, r2
 8028524:	b91b      	cbnz	r3, 802852e <__sfvwrite_r+0x16>
 8028526:	2000      	movs	r0, #0
 8028528:	b003      	add	sp, #12
 802852a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802852e:	898b      	ldrh	r3, [r1, #12]
 8028530:	0718      	lsls	r0, r3, #28
 8028532:	d54f      	bpl.n	80285d4 <__sfvwrite_r+0xbc>
 8028534:	690b      	ldr	r3, [r1, #16]
 8028536:	2b00      	cmp	r3, #0
 8028538:	d04c      	beq.n	80285d4 <__sfvwrite_r+0xbc>
 802853a:	89a5      	ldrh	r5, [r4, #12]
 802853c:	f8d9 6000 	ldr.w	r6, [r9]
 8028540:	f015 0702 	ands.w	r7, r5, #2
 8028544:	d169      	bne.n	802861a <__sfvwrite_r+0x102>
 8028546:	f015 0501 	ands.w	r5, r5, #1
 802854a:	f000 809a 	beq.w	8028682 <__sfvwrite_r+0x16a>
 802854e:	4638      	mov	r0, r7
 8028550:	46ba      	mov	sl, r7
 8028552:	46bb      	mov	fp, r7
 8028554:	f1bb 0f00 	cmp.w	fp, #0
 8028558:	f000 8103 	beq.w	8028762 <__sfvwrite_r+0x24a>
 802855c:	b950      	cbnz	r0, 8028574 <__sfvwrite_r+0x5c>
 802855e:	465a      	mov	r2, fp
 8028560:	210a      	movs	r1, #10
 8028562:	4650      	mov	r0, sl
 8028564:	f7de fbc4 	bl	8006cf0 <memchr>
 8028568:	2800      	cmp	r0, #0
 802856a:	f000 80ff 	beq.w	802876c <__sfvwrite_r+0x254>
 802856e:	3001      	adds	r0, #1
 8028570:	eba0 070a 	sub.w	r7, r0, sl
 8028574:	6820      	ldr	r0, [r4, #0]
 8028576:	6921      	ldr	r1, [r4, #16]
 8028578:	6962      	ldr	r2, [r4, #20]
 802857a:	455f      	cmp	r7, fp
 802857c:	463b      	mov	r3, r7
 802857e:	bf28      	it	cs
 8028580:	465b      	movcs	r3, fp
 8028582:	4288      	cmp	r0, r1
 8028584:	f240 80f5 	bls.w	8028772 <__sfvwrite_r+0x25a>
 8028588:	68a5      	ldr	r5, [r4, #8]
 802858a:	4415      	add	r5, r2
 802858c:	42ab      	cmp	r3, r5
 802858e:	f340 80f0 	ble.w	8028772 <__sfvwrite_r+0x25a>
 8028592:	4651      	mov	r1, sl
 8028594:	462a      	mov	r2, r5
 8028596:	f000 fbed 	bl	8028d74 <memmove>
 802859a:	6823      	ldr	r3, [r4, #0]
 802859c:	442b      	add	r3, r5
 802859e:	6023      	str	r3, [r4, #0]
 80285a0:	4621      	mov	r1, r4
 80285a2:	4640      	mov	r0, r8
 80285a4:	f003 f832 	bl	802b60c <_fflush_r>
 80285a8:	2800      	cmp	r0, #0
 80285aa:	d165      	bne.n	8028678 <__sfvwrite_r+0x160>
 80285ac:	1b7f      	subs	r7, r7, r5
 80285ae:	f040 80fa 	bne.w	80287a6 <__sfvwrite_r+0x28e>
 80285b2:	4621      	mov	r1, r4
 80285b4:	4640      	mov	r0, r8
 80285b6:	f003 f829 	bl	802b60c <_fflush_r>
 80285ba:	2800      	cmp	r0, #0
 80285bc:	d15c      	bne.n	8028678 <__sfvwrite_r+0x160>
 80285be:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80285c2:	44aa      	add	sl, r5
 80285c4:	ebab 0b05 	sub.w	fp, fp, r5
 80285c8:	1b5d      	subs	r5, r3, r5
 80285ca:	f8c9 5008 	str.w	r5, [r9, #8]
 80285ce:	2d00      	cmp	r5, #0
 80285d0:	d1c0      	bne.n	8028554 <__sfvwrite_r+0x3c>
 80285d2:	e7a8      	b.n	8028526 <__sfvwrite_r+0xe>
 80285d4:	4621      	mov	r1, r4
 80285d6:	4640      	mov	r0, r8
 80285d8:	f002 f8ec 	bl	802a7b4 <__swsetup_r>
 80285dc:	2800      	cmp	r0, #0
 80285de:	d0ac      	beq.n	802853a <__sfvwrite_r+0x22>
 80285e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80285e4:	e7a0      	b.n	8028528 <__sfvwrite_r+0x10>
 80285e6:	e9d6 a700 	ldrd	sl, r7, [r6]
 80285ea:	3608      	adds	r6, #8
 80285ec:	2f00      	cmp	r7, #0
 80285ee:	d0fa      	beq.n	80285e6 <__sfvwrite_r+0xce>
 80285f0:	455f      	cmp	r7, fp
 80285f2:	463b      	mov	r3, r7
 80285f4:	4652      	mov	r2, sl
 80285f6:	bf28      	it	cs
 80285f8:	465b      	movcs	r3, fp
 80285fa:	69e1      	ldr	r1, [r4, #28]
 80285fc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80285fe:	4640      	mov	r0, r8
 8028600:	47a8      	blx	r5
 8028602:	2800      	cmp	r0, #0
 8028604:	dd38      	ble.n	8028678 <__sfvwrite_r+0x160>
 8028606:	f8d9 3008 	ldr.w	r3, [r9, #8]
 802860a:	4482      	add	sl, r0
 802860c:	1a3f      	subs	r7, r7, r0
 802860e:	1a18      	subs	r0, r3, r0
 8028610:	f8c9 0008 	str.w	r0, [r9, #8]
 8028614:	2800      	cmp	r0, #0
 8028616:	d1e9      	bne.n	80285ec <__sfvwrite_r+0xd4>
 8028618:	e785      	b.n	8028526 <__sfvwrite_r+0xe>
 802861a:	f04f 0a00 	mov.w	sl, #0
 802861e:	4657      	mov	r7, sl
 8028620:	f8df b18c 	ldr.w	fp, [pc, #396]	; 80287b0 <__sfvwrite_r+0x298>
 8028624:	e7e2      	b.n	80285ec <__sfvwrite_r+0xd4>
 8028626:	e9d6 5a00 	ldrd	r5, sl, [r6]
 802862a:	3608      	adds	r6, #8
 802862c:	f1ba 0f00 	cmp.w	sl, #0
 8028630:	d0f9      	beq.n	8028626 <__sfvwrite_r+0x10e>
 8028632:	89a2      	ldrh	r2, [r4, #12]
 8028634:	68a3      	ldr	r3, [r4, #8]
 8028636:	6820      	ldr	r0, [r4, #0]
 8028638:	0591      	lsls	r1, r2, #22
 802863a:	d564      	bpl.n	8028706 <__sfvwrite_r+0x1ee>
 802863c:	4553      	cmp	r3, sl
 802863e:	d836      	bhi.n	80286ae <__sfvwrite_r+0x196>
 8028640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8028644:	d033      	beq.n	80286ae <__sfvwrite_r+0x196>
 8028646:	6921      	ldr	r1, [r4, #16]
 8028648:	6967      	ldr	r7, [r4, #20]
 802864a:	eba0 0b01 	sub.w	fp, r0, r1
 802864e:	2302      	movs	r3, #2
 8028650:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8028654:	fb97 f7f3 	sdiv	r7, r7, r3
 8028658:	f10b 0301 	add.w	r3, fp, #1
 802865c:	4453      	add	r3, sl
 802865e:	429f      	cmp	r7, r3
 8028660:	bf38      	it	cc
 8028662:	461f      	movcc	r7, r3
 8028664:	0553      	lsls	r3, r2, #21
 8028666:	d53e      	bpl.n	80286e6 <__sfvwrite_r+0x1ce>
 8028668:	4639      	mov	r1, r7
 802866a:	4640      	mov	r0, r8
 802866c:	f000 f932 	bl	80288d4 <_malloc_r>
 8028670:	b948      	cbnz	r0, 8028686 <__sfvwrite_r+0x16e>
 8028672:	230c      	movs	r3, #12
 8028674:	f8c8 3000 	str.w	r3, [r8]
 8028678:	89a3      	ldrh	r3, [r4, #12]
 802867a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802867e:	81a3      	strh	r3, [r4, #12]
 8028680:	e7ae      	b.n	80285e0 <__sfvwrite_r+0xc8>
 8028682:	46aa      	mov	sl, r5
 8028684:	e7d2      	b.n	802862c <__sfvwrite_r+0x114>
 8028686:	465a      	mov	r2, fp
 8028688:	6921      	ldr	r1, [r4, #16]
 802868a:	9001      	str	r0, [sp, #4]
 802868c:	f000 fb67 	bl	8028d5e <memcpy>
 8028690:	89a2      	ldrh	r2, [r4, #12]
 8028692:	9b01      	ldr	r3, [sp, #4]
 8028694:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8028698:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802869c:	81a2      	strh	r2, [r4, #12]
 802869e:	6123      	str	r3, [r4, #16]
 80286a0:	6167      	str	r7, [r4, #20]
 80286a2:	445b      	add	r3, fp
 80286a4:	eba7 070b 	sub.w	r7, r7, fp
 80286a8:	6023      	str	r3, [r4, #0]
 80286aa:	60a7      	str	r7, [r4, #8]
 80286ac:	4653      	mov	r3, sl
 80286ae:	4553      	cmp	r3, sl
 80286b0:	bf28      	it	cs
 80286b2:	4653      	movcs	r3, sl
 80286b4:	461a      	mov	r2, r3
 80286b6:	4629      	mov	r1, r5
 80286b8:	6820      	ldr	r0, [r4, #0]
 80286ba:	9301      	str	r3, [sp, #4]
 80286bc:	f000 fb5a 	bl	8028d74 <memmove>
 80286c0:	68a2      	ldr	r2, [r4, #8]
 80286c2:	9b01      	ldr	r3, [sp, #4]
 80286c4:	1ad2      	subs	r2, r2, r3
 80286c6:	60a2      	str	r2, [r4, #8]
 80286c8:	6822      	ldr	r2, [r4, #0]
 80286ca:	4413      	add	r3, r2
 80286cc:	4657      	mov	r7, sl
 80286ce:	6023      	str	r3, [r4, #0]
 80286d0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80286d4:	443d      	add	r5, r7
 80286d6:	ebaa 0a07 	sub.w	sl, sl, r7
 80286da:	1bdf      	subs	r7, r3, r7
 80286dc:	f8c9 7008 	str.w	r7, [r9, #8]
 80286e0:	2f00      	cmp	r7, #0
 80286e2:	d1a3      	bne.n	802862c <__sfvwrite_r+0x114>
 80286e4:	e71f      	b.n	8028526 <__sfvwrite_r+0xe>
 80286e6:	463a      	mov	r2, r7
 80286e8:	4640      	mov	r0, r8
 80286ea:	f000 fbad 	bl	8028e48 <_realloc_r>
 80286ee:	4603      	mov	r3, r0
 80286f0:	2800      	cmp	r0, #0
 80286f2:	d1d4      	bne.n	802869e <__sfvwrite_r+0x186>
 80286f4:	6921      	ldr	r1, [r4, #16]
 80286f6:	4640      	mov	r0, r8
 80286f8:	f003 f884 	bl	802b804 <_free_r>
 80286fc:	89a3      	ldrh	r3, [r4, #12]
 80286fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8028702:	81a3      	strh	r3, [r4, #12]
 8028704:	e7b5      	b.n	8028672 <__sfvwrite_r+0x15a>
 8028706:	6922      	ldr	r2, [r4, #16]
 8028708:	4282      	cmp	r2, r0
 802870a:	d302      	bcc.n	8028712 <__sfvwrite_r+0x1fa>
 802870c:	6962      	ldr	r2, [r4, #20]
 802870e:	4552      	cmp	r2, sl
 8028710:	d916      	bls.n	8028740 <__sfvwrite_r+0x228>
 8028712:	4553      	cmp	r3, sl
 8028714:	bf28      	it	cs
 8028716:	4653      	movcs	r3, sl
 8028718:	461a      	mov	r2, r3
 802871a:	4629      	mov	r1, r5
 802871c:	461f      	mov	r7, r3
 802871e:	f000 fb29 	bl	8028d74 <memmove>
 8028722:	68a3      	ldr	r3, [r4, #8]
 8028724:	6822      	ldr	r2, [r4, #0]
 8028726:	1bdb      	subs	r3, r3, r7
 8028728:	443a      	add	r2, r7
 802872a:	60a3      	str	r3, [r4, #8]
 802872c:	6022      	str	r2, [r4, #0]
 802872e:	2b00      	cmp	r3, #0
 8028730:	d1ce      	bne.n	80286d0 <__sfvwrite_r+0x1b8>
 8028732:	4621      	mov	r1, r4
 8028734:	4640      	mov	r0, r8
 8028736:	f002 ff69 	bl	802b60c <_fflush_r>
 802873a:	2800      	cmp	r0, #0
 802873c:	d0c8      	beq.n	80286d0 <__sfvwrite_r+0x1b8>
 802873e:	e79b      	b.n	8028678 <__sfvwrite_r+0x160>
 8028740:	4b1a      	ldr	r3, [pc, #104]	; (80287ac <__sfvwrite_r+0x294>)
 8028742:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8028744:	69e1      	ldr	r1, [r4, #28]
 8028746:	459a      	cmp	sl, r3
 8028748:	bf94      	ite	ls
 802874a:	4653      	movls	r3, sl
 802874c:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
 8028750:	4640      	mov	r0, r8
 8028752:	fb93 f3f2 	sdiv	r3, r3, r2
 8028756:	4353      	muls	r3, r2
 8028758:	462a      	mov	r2, r5
 802875a:	47b8      	blx	r7
 802875c:	1e07      	subs	r7, r0, #0
 802875e:	dcb7      	bgt.n	80286d0 <__sfvwrite_r+0x1b8>
 8028760:	e78a      	b.n	8028678 <__sfvwrite_r+0x160>
 8028762:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8028766:	2000      	movs	r0, #0
 8028768:	3608      	adds	r6, #8
 802876a:	e6f3      	b.n	8028554 <__sfvwrite_r+0x3c>
 802876c:	f10b 0701 	add.w	r7, fp, #1
 8028770:	e700      	b.n	8028574 <__sfvwrite_r+0x5c>
 8028772:	429a      	cmp	r2, r3
 8028774:	dc09      	bgt.n	802878a <__sfvwrite_r+0x272>
 8028776:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8028778:	69e1      	ldr	r1, [r4, #28]
 802877a:	4613      	mov	r3, r2
 802877c:	4640      	mov	r0, r8
 802877e:	4652      	mov	r2, sl
 8028780:	47a8      	blx	r5
 8028782:	1e05      	subs	r5, r0, #0
 8028784:	f73f af12 	bgt.w	80285ac <__sfvwrite_r+0x94>
 8028788:	e776      	b.n	8028678 <__sfvwrite_r+0x160>
 802878a:	461a      	mov	r2, r3
 802878c:	4651      	mov	r1, sl
 802878e:	9301      	str	r3, [sp, #4]
 8028790:	f000 faf0 	bl	8028d74 <memmove>
 8028794:	9b01      	ldr	r3, [sp, #4]
 8028796:	68a2      	ldr	r2, [r4, #8]
 8028798:	1ad2      	subs	r2, r2, r3
 802879a:	60a2      	str	r2, [r4, #8]
 802879c:	6822      	ldr	r2, [r4, #0]
 802879e:	441a      	add	r2, r3
 80287a0:	6022      	str	r2, [r4, #0]
 80287a2:	461d      	mov	r5, r3
 80287a4:	e702      	b.n	80285ac <__sfvwrite_r+0x94>
 80287a6:	2001      	movs	r0, #1
 80287a8:	e709      	b.n	80285be <__sfvwrite_r+0xa6>
 80287aa:	bf00      	nop
 80287ac:	7ffffffe 	.word	0x7ffffffe
 80287b0:	7ffffc00 	.word	0x7ffffc00

080287b4 <_fwrite_r>:
 80287b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80287b8:	b086      	sub	sp, #24
 80287ba:	fb02 f503 	mul.w	r5, r2, r3
 80287be:	461e      	mov	r6, r3
 80287c0:	ab01      	add	r3, sp, #4
 80287c2:	9303      	str	r3, [sp, #12]
 80287c4:	2301      	movs	r3, #1
 80287c6:	4617      	mov	r7, r2
 80287c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80287ca:	9101      	str	r1, [sp, #4]
 80287cc:	9502      	str	r5, [sp, #8]
 80287ce:	9505      	str	r5, [sp, #20]
 80287d0:	9304      	str	r3, [sp, #16]
 80287d2:	4680      	mov	r8, r0
 80287d4:	b118      	cbz	r0, 80287de <_fwrite_r+0x2a>
 80287d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80287d8:	b90b      	cbnz	r3, 80287de <_fwrite_r+0x2a>
 80287da:	f002 ff83 	bl	802b6e4 <__sinit>
 80287de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80287e0:	07d8      	lsls	r0, r3, #31
 80287e2:	d405      	bmi.n	80287f0 <_fwrite_r+0x3c>
 80287e4:	89a3      	ldrh	r3, [r4, #12]
 80287e6:	0599      	lsls	r1, r3, #22
 80287e8:	d402      	bmi.n	80287f0 <_fwrite_r+0x3c>
 80287ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80287ec:	f000 f860 	bl	80288b0 <__retarget_lock_acquire_recursive>
 80287f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80287f4:	049a      	lsls	r2, r3, #18
 80287f6:	d406      	bmi.n	8028806 <_fwrite_r+0x52>
 80287f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80287fc:	81a3      	strh	r3, [r4, #12]
 80287fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028800:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8028804:	6663      	str	r3, [r4, #100]	; 0x64
 8028806:	aa03      	add	r2, sp, #12
 8028808:	4621      	mov	r1, r4
 802880a:	4640      	mov	r0, r8
 802880c:	f7ff fe84 	bl	8028518 <__sfvwrite_r>
 8028810:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028812:	b958      	cbnz	r0, 802882c <_fwrite_r+0x78>
 8028814:	07d8      	lsls	r0, r3, #31
 8028816:	d405      	bmi.n	8028824 <_fwrite_r+0x70>
 8028818:	89a3      	ldrh	r3, [r4, #12]
 802881a:	0599      	lsls	r1, r3, #22
 802881c:	d402      	bmi.n	8028824 <_fwrite_r+0x70>
 802881e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028820:	f000 f847 	bl	80288b2 <__retarget_lock_release_recursive>
 8028824:	4630      	mov	r0, r6
 8028826:	b006      	add	sp, #24
 8028828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802882c:	07da      	lsls	r2, r3, #31
 802882e:	d405      	bmi.n	802883c <_fwrite_r+0x88>
 8028830:	89a3      	ldrh	r3, [r4, #12]
 8028832:	059b      	lsls	r3, r3, #22
 8028834:	d402      	bmi.n	802883c <_fwrite_r+0x88>
 8028836:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028838:	f000 f83b 	bl	80288b2 <__retarget_lock_release_recursive>
 802883c:	9b05      	ldr	r3, [sp, #20]
 802883e:	1aed      	subs	r5, r5, r3
 8028840:	fbb5 f6f7 	udiv	r6, r5, r7
 8028844:	e7ee      	b.n	8028824 <_fwrite_r+0x70>
	...

08028848 <fwrite>:
 8028848:	b507      	push	{r0, r1, r2, lr}
 802884a:	9300      	str	r3, [sp, #0]
 802884c:	4613      	mov	r3, r2
 802884e:	460a      	mov	r2, r1
 8028850:	4601      	mov	r1, r0
 8028852:	4803      	ldr	r0, [pc, #12]	; (8028860 <fwrite+0x18>)
 8028854:	6800      	ldr	r0, [r0, #0]
 8028856:	f7ff ffad 	bl	80287b4 <_fwrite_r>
 802885a:	b003      	add	sp, #12
 802885c:	f85d fb04 	ldr.w	pc, [sp], #4
 8028860:	20008430 	.word	0x20008430

08028864 <__libc_init_array>:
 8028864:	b570      	push	{r4, r5, r6, lr}
 8028866:	4e0d      	ldr	r6, [pc, #52]	; (802889c <__libc_init_array+0x38>)
 8028868:	4c0d      	ldr	r4, [pc, #52]	; (80288a0 <__libc_init_array+0x3c>)
 802886a:	1ba4      	subs	r4, r4, r6
 802886c:	10a4      	asrs	r4, r4, #2
 802886e:	2500      	movs	r5, #0
 8028870:	42a5      	cmp	r5, r4
 8028872:	d109      	bne.n	8028888 <__libc_init_array+0x24>
 8028874:	4e0b      	ldr	r6, [pc, #44]	; (80288a4 <__libc_init_array+0x40>)
 8028876:	4c0c      	ldr	r4, [pc, #48]	; (80288a8 <__libc_init_array+0x44>)
 8028878:	f003 fe3e 	bl	802c4f8 <_init>
 802887c:	1ba4      	subs	r4, r4, r6
 802887e:	10a4      	asrs	r4, r4, #2
 8028880:	2500      	movs	r5, #0
 8028882:	42a5      	cmp	r5, r4
 8028884:	d105      	bne.n	8028892 <__libc_init_array+0x2e>
 8028886:	bd70      	pop	{r4, r5, r6, pc}
 8028888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802888c:	4798      	blx	r3
 802888e:	3501      	adds	r5, #1
 8028890:	e7ee      	b.n	8028870 <__libc_init_array+0xc>
 8028892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8028896:	4798      	blx	r3
 8028898:	3501      	adds	r5, #1
 802889a:	e7f2      	b.n	8028882 <__libc_init_array+0x1e>
 802889c:	080b45d4 	.word	0x080b45d4
 80288a0:	080b45d4 	.word	0x080b45d4
 80288a4:	080b45d4 	.word	0x080b45d4
 80288a8:	080b45e4 	.word	0x080b45e4

080288ac <__retarget_lock_init_recursive>:
 80288ac:	4770      	bx	lr

080288ae <__retarget_lock_close_recursive>:
 80288ae:	4770      	bx	lr

080288b0 <__retarget_lock_acquire_recursive>:
 80288b0:	4770      	bx	lr

080288b2 <__retarget_lock_release_recursive>:
 80288b2:	4770      	bx	lr

080288b4 <malloc>:
 80288b4:	4b02      	ldr	r3, [pc, #8]	; (80288c0 <malloc+0xc>)
 80288b6:	4601      	mov	r1, r0
 80288b8:	6818      	ldr	r0, [r3, #0]
 80288ba:	f000 b80b 	b.w	80288d4 <_malloc_r>
 80288be:	bf00      	nop
 80288c0:	20008430 	.word	0x20008430

080288c4 <free>:
 80288c4:	4b02      	ldr	r3, [pc, #8]	; (80288d0 <free+0xc>)
 80288c6:	4601      	mov	r1, r0
 80288c8:	6818      	ldr	r0, [r3, #0]
 80288ca:	f002 bf9b 	b.w	802b804 <_free_r>
 80288ce:	bf00      	nop
 80288d0:	20008430 	.word	0x20008430

080288d4 <_malloc_r>:
 80288d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80288d8:	f101 050b 	add.w	r5, r1, #11
 80288dc:	2d16      	cmp	r5, #22
 80288de:	4606      	mov	r6, r0
 80288e0:	d906      	bls.n	80288f0 <_malloc_r+0x1c>
 80288e2:	f035 0507 	bics.w	r5, r5, #7
 80288e6:	d504      	bpl.n	80288f2 <_malloc_r+0x1e>
 80288e8:	230c      	movs	r3, #12
 80288ea:	6033      	str	r3, [r6, #0]
 80288ec:	2400      	movs	r4, #0
 80288ee:	e1a8      	b.n	8028c42 <_malloc_r+0x36e>
 80288f0:	2510      	movs	r5, #16
 80288f2:	428d      	cmp	r5, r1
 80288f4:	d3f8      	bcc.n	80288e8 <_malloc_r+0x14>
 80288f6:	4630      	mov	r0, r6
 80288f8:	f000 fa5e 	bl	8028db8 <__malloc_lock>
 80288fc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8028900:	4fc0      	ldr	r7, [pc, #768]	; (8028c04 <_malloc_r+0x330>)
 8028902:	d238      	bcs.n	8028976 <_malloc_r+0xa2>
 8028904:	f105 0208 	add.w	r2, r5, #8
 8028908:	443a      	add	r2, r7
 802890a:	f1a2 0108 	sub.w	r1, r2, #8
 802890e:	6854      	ldr	r4, [r2, #4]
 8028910:	428c      	cmp	r4, r1
 8028912:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 8028916:	d102      	bne.n	802891e <_malloc_r+0x4a>
 8028918:	68d4      	ldr	r4, [r2, #12]
 802891a:	42a2      	cmp	r2, r4
 802891c:	d010      	beq.n	8028940 <_malloc_r+0x6c>
 802891e:	6863      	ldr	r3, [r4, #4]
 8028920:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8028924:	f023 0303 	bic.w	r3, r3, #3
 8028928:	60ca      	str	r2, [r1, #12]
 802892a:	4423      	add	r3, r4
 802892c:	6091      	str	r1, [r2, #8]
 802892e:	685a      	ldr	r2, [r3, #4]
 8028930:	f042 0201 	orr.w	r2, r2, #1
 8028934:	605a      	str	r2, [r3, #4]
 8028936:	4630      	mov	r0, r6
 8028938:	f000 fa44 	bl	8028dc4 <__malloc_unlock>
 802893c:	3408      	adds	r4, #8
 802893e:	e180      	b.n	8028c42 <_malloc_r+0x36e>
 8028940:	3302      	adds	r3, #2
 8028942:	4ab1      	ldr	r2, [pc, #708]	; (8028c08 <_malloc_r+0x334>)
 8028944:	693c      	ldr	r4, [r7, #16]
 8028946:	4294      	cmp	r4, r2
 8028948:	4611      	mov	r1, r2
 802894a:	d075      	beq.n	8028a38 <_malloc_r+0x164>
 802894c:	6860      	ldr	r0, [r4, #4]
 802894e:	f020 0c03 	bic.w	ip, r0, #3
 8028952:	ebac 0005 	sub.w	r0, ip, r5
 8028956:	280f      	cmp	r0, #15
 8028958:	dd48      	ble.n	80289ec <_malloc_r+0x118>
 802895a:	1963      	adds	r3, r4, r5
 802895c:	f045 0501 	orr.w	r5, r5, #1
 8028960:	6065      	str	r5, [r4, #4]
 8028962:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8028966:	e9c3 2202 	strd	r2, r2, [r3, #8]
 802896a:	f040 0201 	orr.w	r2, r0, #1
 802896e:	605a      	str	r2, [r3, #4]
 8028970:	f844 000c 	str.w	r0, [r4, ip]
 8028974:	e7df      	b.n	8028936 <_malloc_r+0x62>
 8028976:	0a6b      	lsrs	r3, r5, #9
 8028978:	d02a      	beq.n	80289d0 <_malloc_r+0xfc>
 802897a:	2b04      	cmp	r3, #4
 802897c:	d812      	bhi.n	80289a4 <_malloc_r+0xd0>
 802897e:	09ab      	lsrs	r3, r5, #6
 8028980:	3338      	adds	r3, #56	; 0x38
 8028982:	1c5a      	adds	r2, r3, #1
 8028984:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8028988:	f1a2 0c08 	sub.w	ip, r2, #8
 802898c:	6854      	ldr	r4, [r2, #4]
 802898e:	4564      	cmp	r4, ip
 8028990:	d006      	beq.n	80289a0 <_malloc_r+0xcc>
 8028992:	6862      	ldr	r2, [r4, #4]
 8028994:	f022 0203 	bic.w	r2, r2, #3
 8028998:	1b50      	subs	r0, r2, r5
 802899a:	280f      	cmp	r0, #15
 802899c:	dd1c      	ble.n	80289d8 <_malloc_r+0x104>
 802899e:	3b01      	subs	r3, #1
 80289a0:	3301      	adds	r3, #1
 80289a2:	e7ce      	b.n	8028942 <_malloc_r+0x6e>
 80289a4:	2b14      	cmp	r3, #20
 80289a6:	d801      	bhi.n	80289ac <_malloc_r+0xd8>
 80289a8:	335b      	adds	r3, #91	; 0x5b
 80289aa:	e7ea      	b.n	8028982 <_malloc_r+0xae>
 80289ac:	2b54      	cmp	r3, #84	; 0x54
 80289ae:	d802      	bhi.n	80289b6 <_malloc_r+0xe2>
 80289b0:	0b2b      	lsrs	r3, r5, #12
 80289b2:	336e      	adds	r3, #110	; 0x6e
 80289b4:	e7e5      	b.n	8028982 <_malloc_r+0xae>
 80289b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80289ba:	d802      	bhi.n	80289c2 <_malloc_r+0xee>
 80289bc:	0beb      	lsrs	r3, r5, #15
 80289be:	3377      	adds	r3, #119	; 0x77
 80289c0:	e7df      	b.n	8028982 <_malloc_r+0xae>
 80289c2:	f240 5254 	movw	r2, #1364	; 0x554
 80289c6:	4293      	cmp	r3, r2
 80289c8:	d804      	bhi.n	80289d4 <_malloc_r+0x100>
 80289ca:	0cab      	lsrs	r3, r5, #18
 80289cc:	337c      	adds	r3, #124	; 0x7c
 80289ce:	e7d8      	b.n	8028982 <_malloc_r+0xae>
 80289d0:	233f      	movs	r3, #63	; 0x3f
 80289d2:	e7d6      	b.n	8028982 <_malloc_r+0xae>
 80289d4:	237e      	movs	r3, #126	; 0x7e
 80289d6:	e7d4      	b.n	8028982 <_malloc_r+0xae>
 80289d8:	2800      	cmp	r0, #0
 80289da:	68e1      	ldr	r1, [r4, #12]
 80289dc:	db04      	blt.n	80289e8 <_malloc_r+0x114>
 80289de:	68a3      	ldr	r3, [r4, #8]
 80289e0:	60d9      	str	r1, [r3, #12]
 80289e2:	608b      	str	r3, [r1, #8]
 80289e4:	18a3      	adds	r3, r4, r2
 80289e6:	e7a2      	b.n	802892e <_malloc_r+0x5a>
 80289e8:	460c      	mov	r4, r1
 80289ea:	e7d0      	b.n	802898e <_malloc_r+0xba>
 80289ec:	2800      	cmp	r0, #0
 80289ee:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80289f2:	db07      	blt.n	8028a04 <_malloc_r+0x130>
 80289f4:	44a4      	add	ip, r4
 80289f6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80289fa:	f043 0301 	orr.w	r3, r3, #1
 80289fe:	f8cc 3004 	str.w	r3, [ip, #4]
 8028a02:	e798      	b.n	8028936 <_malloc_r+0x62>
 8028a04:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8028a08:	6878      	ldr	r0, [r7, #4]
 8028a0a:	f080 8099 	bcs.w	8028b40 <_malloc_r+0x26c>
 8028a0e:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8028a12:	ea4f 0eac 	mov.w	lr, ip, asr #2
 8028a16:	2201      	movs	r2, #1
 8028a18:	f10c 0c01 	add.w	ip, ip, #1
 8028a1c:	fa02 f20e 	lsl.w	r2, r2, lr
 8028a20:	4310      	orrs	r0, r2
 8028a22:	6078      	str	r0, [r7, #4]
 8028a24:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8028a28:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8028a2c:	3a08      	subs	r2, #8
 8028a2e:	e9c4 0202 	strd	r0, r2, [r4, #8]
 8028a32:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 8028a36:	60c4      	str	r4, [r0, #12]
 8028a38:	2001      	movs	r0, #1
 8028a3a:	109a      	asrs	r2, r3, #2
 8028a3c:	fa00 f202 	lsl.w	r2, r0, r2
 8028a40:	6878      	ldr	r0, [r7, #4]
 8028a42:	4290      	cmp	r0, r2
 8028a44:	d326      	bcc.n	8028a94 <_malloc_r+0x1c0>
 8028a46:	4210      	tst	r0, r2
 8028a48:	d106      	bne.n	8028a58 <_malloc_r+0x184>
 8028a4a:	f023 0303 	bic.w	r3, r3, #3
 8028a4e:	0052      	lsls	r2, r2, #1
 8028a50:	4210      	tst	r0, r2
 8028a52:	f103 0304 	add.w	r3, r3, #4
 8028a56:	d0fa      	beq.n	8028a4e <_malloc_r+0x17a>
 8028a58:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8028a5c:	46e1      	mov	r9, ip
 8028a5e:	4698      	mov	r8, r3
 8028a60:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8028a64:	454c      	cmp	r4, r9
 8028a66:	f040 80af 	bne.w	8028bc8 <_malloc_r+0x2f4>
 8028a6a:	f108 0801 	add.w	r8, r8, #1
 8028a6e:	f018 0f03 	tst.w	r8, #3
 8028a72:	f109 0908 	add.w	r9, r9, #8
 8028a76:	d1f3      	bne.n	8028a60 <_malloc_r+0x18c>
 8028a78:	0798      	lsls	r0, r3, #30
 8028a7a:	f040 80e8 	bne.w	8028c4e <_malloc_r+0x37a>
 8028a7e:	687b      	ldr	r3, [r7, #4]
 8028a80:	ea23 0302 	bic.w	r3, r3, r2
 8028a84:	607b      	str	r3, [r7, #4]
 8028a86:	6878      	ldr	r0, [r7, #4]
 8028a88:	0052      	lsls	r2, r2, #1
 8028a8a:	4290      	cmp	r0, r2
 8028a8c:	d302      	bcc.n	8028a94 <_malloc_r+0x1c0>
 8028a8e:	2a00      	cmp	r2, #0
 8028a90:	f040 80ec 	bne.w	8028c6c <_malloc_r+0x398>
 8028a94:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8028a98:	f8da 4004 	ldr.w	r4, [sl, #4]
 8028a9c:	f024 0203 	bic.w	r2, r4, #3
 8028aa0:	42aa      	cmp	r2, r5
 8028aa2:	d303      	bcc.n	8028aac <_malloc_r+0x1d8>
 8028aa4:	1b53      	subs	r3, r2, r5
 8028aa6:	2b0f      	cmp	r3, #15
 8028aa8:	f300 8140 	bgt.w	8028d2c <_malloc_r+0x458>
 8028aac:	4b57      	ldr	r3, [pc, #348]	; (8028c0c <_malloc_r+0x338>)
 8028aae:	9200      	str	r2, [sp, #0]
 8028ab0:	2008      	movs	r0, #8
 8028ab2:	681c      	ldr	r4, [r3, #0]
 8028ab4:	f001 fe16 	bl	802a6e4 <sysconf>
 8028ab8:	4b55      	ldr	r3, [pc, #340]	; (8028c10 <_malloc_r+0x33c>)
 8028aba:	9a00      	ldr	r2, [sp, #0]
 8028abc:	6819      	ldr	r1, [r3, #0]
 8028abe:	3410      	adds	r4, #16
 8028ac0:	3101      	adds	r1, #1
 8028ac2:	442c      	add	r4, r5
 8028ac4:	bf1f      	itttt	ne
 8028ac6:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 8028aca:	1824      	addne	r4, r4, r0
 8028acc:	4241      	negne	r1, r0
 8028ace:	400c      	andne	r4, r1
 8028ad0:	4680      	mov	r8, r0
 8028ad2:	4621      	mov	r1, r4
 8028ad4:	4630      	mov	r0, r6
 8028ad6:	e9cd 2300 	strd	r2, r3, [sp]
 8028ada:	f000 fb5d 	bl	8029198 <_sbrk_r>
 8028ade:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8028ae2:	4683      	mov	fp, r0
 8028ae4:	f000 80fb 	beq.w	8028cde <_malloc_r+0x40a>
 8028ae8:	9a00      	ldr	r2, [sp, #0]
 8028aea:	9b01      	ldr	r3, [sp, #4]
 8028aec:	eb0a 0102 	add.w	r1, sl, r2
 8028af0:	4281      	cmp	r1, r0
 8028af2:	d902      	bls.n	8028afa <_malloc_r+0x226>
 8028af4:	45ba      	cmp	sl, r7
 8028af6:	f040 80f2 	bne.w	8028cde <_malloc_r+0x40a>
 8028afa:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8028c1c <_malloc_r+0x348>
 8028afe:	f8d9 0000 	ldr.w	r0, [r9]
 8028b02:	4559      	cmp	r1, fp
 8028b04:	eb00 0e04 	add.w	lr, r0, r4
 8028b08:	f8c9 e000 	str.w	lr, [r9]
 8028b0c:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8028b10:	f040 80ae 	bne.w	8028c70 <_malloc_r+0x39c>
 8028b14:	ea11 0f0c 	tst.w	r1, ip
 8028b18:	f040 80aa 	bne.w	8028c70 <_malloc_r+0x39c>
 8028b1c:	68bb      	ldr	r3, [r7, #8]
 8028b1e:	4414      	add	r4, r2
 8028b20:	f044 0401 	orr.w	r4, r4, #1
 8028b24:	605c      	str	r4, [r3, #4]
 8028b26:	4a3b      	ldr	r2, [pc, #236]	; (8028c14 <_malloc_r+0x340>)
 8028b28:	f8d9 3000 	ldr.w	r3, [r9]
 8028b2c:	6811      	ldr	r1, [r2, #0]
 8028b2e:	428b      	cmp	r3, r1
 8028b30:	bf88      	it	hi
 8028b32:	6013      	strhi	r3, [r2, #0]
 8028b34:	4a38      	ldr	r2, [pc, #224]	; (8028c18 <_malloc_r+0x344>)
 8028b36:	6811      	ldr	r1, [r2, #0]
 8028b38:	428b      	cmp	r3, r1
 8028b3a:	bf88      	it	hi
 8028b3c:	6013      	strhi	r3, [r2, #0]
 8028b3e:	e0ce      	b.n	8028cde <_malloc_r+0x40a>
 8028b40:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8028b44:	2a04      	cmp	r2, #4
 8028b46:	d818      	bhi.n	8028b7a <_malloc_r+0x2a6>
 8028b48:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8028b4c:	3238      	adds	r2, #56	; 0x38
 8028b4e:	f102 0e01 	add.w	lr, r2, #1
 8028b52:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8028b56:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 8028b5a:	45f0      	cmp	r8, lr
 8028b5c:	d12b      	bne.n	8028bb6 <_malloc_r+0x2e2>
 8028b5e:	1092      	asrs	r2, r2, #2
 8028b60:	f04f 0c01 	mov.w	ip, #1
 8028b64:	fa0c f202 	lsl.w	r2, ip, r2
 8028b68:	4310      	orrs	r0, r2
 8028b6a:	6078      	str	r0, [r7, #4]
 8028b6c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8028b70:	f8c8 4008 	str.w	r4, [r8, #8]
 8028b74:	f8ce 400c 	str.w	r4, [lr, #12]
 8028b78:	e75e      	b.n	8028a38 <_malloc_r+0x164>
 8028b7a:	2a14      	cmp	r2, #20
 8028b7c:	d801      	bhi.n	8028b82 <_malloc_r+0x2ae>
 8028b7e:	325b      	adds	r2, #91	; 0x5b
 8028b80:	e7e5      	b.n	8028b4e <_malloc_r+0x27a>
 8028b82:	2a54      	cmp	r2, #84	; 0x54
 8028b84:	d803      	bhi.n	8028b8e <_malloc_r+0x2ba>
 8028b86:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8028b8a:	326e      	adds	r2, #110	; 0x6e
 8028b8c:	e7df      	b.n	8028b4e <_malloc_r+0x27a>
 8028b8e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8028b92:	d803      	bhi.n	8028b9c <_malloc_r+0x2c8>
 8028b94:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8028b98:	3277      	adds	r2, #119	; 0x77
 8028b9a:	e7d8      	b.n	8028b4e <_malloc_r+0x27a>
 8028b9c:	f240 5e54 	movw	lr, #1364	; 0x554
 8028ba0:	4572      	cmp	r2, lr
 8028ba2:	bf9a      	itte	ls
 8028ba4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8028ba8:	327c      	addls	r2, #124	; 0x7c
 8028baa:	227e      	movhi	r2, #126	; 0x7e
 8028bac:	e7cf      	b.n	8028b4e <_malloc_r+0x27a>
 8028bae:	f8de e008 	ldr.w	lr, [lr, #8]
 8028bb2:	45f0      	cmp	r8, lr
 8028bb4:	d005      	beq.n	8028bc2 <_malloc_r+0x2ee>
 8028bb6:	f8de 2004 	ldr.w	r2, [lr, #4]
 8028bba:	f022 0203 	bic.w	r2, r2, #3
 8028bbe:	4562      	cmp	r2, ip
 8028bc0:	d8f5      	bhi.n	8028bae <_malloc_r+0x2da>
 8028bc2:	f8de 800c 	ldr.w	r8, [lr, #12]
 8028bc6:	e7d1      	b.n	8028b6c <_malloc_r+0x298>
 8028bc8:	6860      	ldr	r0, [r4, #4]
 8028bca:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8028bce:	f020 0003 	bic.w	r0, r0, #3
 8028bd2:	eba0 0a05 	sub.w	sl, r0, r5
 8028bd6:	f1ba 0f0f 	cmp.w	sl, #15
 8028bda:	dd21      	ble.n	8028c20 <_malloc_r+0x34c>
 8028bdc:	68a2      	ldr	r2, [r4, #8]
 8028bde:	1963      	adds	r3, r4, r5
 8028be0:	f045 0501 	orr.w	r5, r5, #1
 8028be4:	6065      	str	r5, [r4, #4]
 8028be6:	f8c2 e00c 	str.w	lr, [r2, #12]
 8028bea:	f8ce 2008 	str.w	r2, [lr, #8]
 8028bee:	f04a 0201 	orr.w	r2, sl, #1
 8028bf2:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8028bf6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8028bfa:	605a      	str	r2, [r3, #4]
 8028bfc:	f844 a000 	str.w	sl, [r4, r0]
 8028c00:	e699      	b.n	8028936 <_malloc_r+0x62>
 8028c02:	bf00      	nop
 8028c04:	20008860 	.word	0x20008860
 8028c08:	20008868 	.word	0x20008868
 8028c0c:	2003cf78 	.word	0x2003cf78
 8028c10:	20008c68 	.word	0x20008c68
 8028c14:	2003cf70 	.word	0x2003cf70
 8028c18:	2003cf74 	.word	0x2003cf74
 8028c1c:	2003cf48 	.word	0x2003cf48
 8028c20:	f1ba 0f00 	cmp.w	sl, #0
 8028c24:	db11      	blt.n	8028c4a <_malloc_r+0x376>
 8028c26:	4420      	add	r0, r4
 8028c28:	6843      	ldr	r3, [r0, #4]
 8028c2a:	f043 0301 	orr.w	r3, r3, #1
 8028c2e:	6043      	str	r3, [r0, #4]
 8028c30:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8028c34:	4630      	mov	r0, r6
 8028c36:	f8c3 e00c 	str.w	lr, [r3, #12]
 8028c3a:	f8ce 3008 	str.w	r3, [lr, #8]
 8028c3e:	f000 f8c1 	bl	8028dc4 <__malloc_unlock>
 8028c42:	4620      	mov	r0, r4
 8028c44:	b003      	add	sp, #12
 8028c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028c4a:	4674      	mov	r4, lr
 8028c4c:	e70a      	b.n	8028a64 <_malloc_r+0x190>
 8028c4e:	f1ac 0008 	sub.w	r0, ip, #8
 8028c52:	f8dc c000 	ldr.w	ip, [ip]
 8028c56:	4584      	cmp	ip, r0
 8028c58:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8028c5c:	f43f af0c 	beq.w	8028a78 <_malloc_r+0x1a4>
 8028c60:	e711      	b.n	8028a86 <_malloc_r+0x1b2>
 8028c62:	3304      	adds	r3, #4
 8028c64:	0052      	lsls	r2, r2, #1
 8028c66:	4210      	tst	r0, r2
 8028c68:	d0fb      	beq.n	8028c62 <_malloc_r+0x38e>
 8028c6a:	e6f5      	b.n	8028a58 <_malloc_r+0x184>
 8028c6c:	4643      	mov	r3, r8
 8028c6e:	e7fa      	b.n	8028c66 <_malloc_r+0x392>
 8028c70:	6818      	ldr	r0, [r3, #0]
 8028c72:	9200      	str	r2, [sp, #0]
 8028c74:	3001      	adds	r0, #1
 8028c76:	bf1b      	ittet	ne
 8028c78:	ebab 0101 	subne.w	r1, fp, r1
 8028c7c:	4471      	addne	r1, lr
 8028c7e:	f8c3 b000 	streq.w	fp, [r3]
 8028c82:	f8c9 1000 	strne.w	r1, [r9]
 8028c86:	f01b 0307 	ands.w	r3, fp, #7
 8028c8a:	bf1c      	itt	ne
 8028c8c:	f1c3 0308 	rsbne	r3, r3, #8
 8028c90:	449b      	addne	fp, r3
 8028c92:	445c      	add	r4, fp
 8028c94:	4498      	add	r8, r3
 8028c96:	ea04 030c 	and.w	r3, r4, ip
 8028c9a:	eba8 0803 	sub.w	r8, r8, r3
 8028c9e:	4641      	mov	r1, r8
 8028ca0:	4630      	mov	r0, r6
 8028ca2:	f000 fa79 	bl	8029198 <_sbrk_r>
 8028ca6:	1c43      	adds	r3, r0, #1
 8028ca8:	bf04      	itt	eq
 8028caa:	4658      	moveq	r0, fp
 8028cac:	f04f 0800 	moveq.w	r8, #0
 8028cb0:	f8d9 3000 	ldr.w	r3, [r9]
 8028cb4:	f8c7 b008 	str.w	fp, [r7, #8]
 8028cb8:	eba0 000b 	sub.w	r0, r0, fp
 8028cbc:	4440      	add	r0, r8
 8028cbe:	4443      	add	r3, r8
 8028cc0:	f040 0001 	orr.w	r0, r0, #1
 8028cc4:	45ba      	cmp	sl, r7
 8028cc6:	9a00      	ldr	r2, [sp, #0]
 8028cc8:	f8c9 3000 	str.w	r3, [r9]
 8028ccc:	f8cb 0004 	str.w	r0, [fp, #4]
 8028cd0:	f43f af29 	beq.w	8028b26 <_malloc_r+0x252>
 8028cd4:	2a0f      	cmp	r2, #15
 8028cd6:	d810      	bhi.n	8028cfa <_malloc_r+0x426>
 8028cd8:	2301      	movs	r3, #1
 8028cda:	f8cb 3004 	str.w	r3, [fp, #4]
 8028cde:	68bb      	ldr	r3, [r7, #8]
 8028ce0:	685a      	ldr	r2, [r3, #4]
 8028ce2:	f022 0203 	bic.w	r2, r2, #3
 8028ce6:	42aa      	cmp	r2, r5
 8028ce8:	eba2 0305 	sub.w	r3, r2, r5
 8028cec:	d301      	bcc.n	8028cf2 <_malloc_r+0x41e>
 8028cee:	2b0f      	cmp	r3, #15
 8028cf0:	dc1c      	bgt.n	8028d2c <_malloc_r+0x458>
 8028cf2:	4630      	mov	r0, r6
 8028cf4:	f000 f866 	bl	8028dc4 <__malloc_unlock>
 8028cf8:	e5f8      	b.n	80288ec <_malloc_r+0x18>
 8028cfa:	f8da 3004 	ldr.w	r3, [sl, #4]
 8028cfe:	f1a2 040c 	sub.w	r4, r2, #12
 8028d02:	f024 0407 	bic.w	r4, r4, #7
 8028d06:	f003 0301 	and.w	r3, r3, #1
 8028d0a:	4323      	orrs	r3, r4
 8028d0c:	f8ca 3004 	str.w	r3, [sl, #4]
 8028d10:	2205      	movs	r2, #5
 8028d12:	eb0a 0304 	add.w	r3, sl, r4
 8028d16:	2c0f      	cmp	r4, #15
 8028d18:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8028d1c:	f67f af03 	bls.w	8028b26 <_malloc_r+0x252>
 8028d20:	f10a 0108 	add.w	r1, sl, #8
 8028d24:	4630      	mov	r0, r6
 8028d26:	f002 fd6d 	bl	802b804 <_free_r>
 8028d2a:	e6fc      	b.n	8028b26 <_malloc_r+0x252>
 8028d2c:	68bc      	ldr	r4, [r7, #8]
 8028d2e:	f045 0201 	orr.w	r2, r5, #1
 8028d32:	4425      	add	r5, r4
 8028d34:	f043 0301 	orr.w	r3, r3, #1
 8028d38:	6062      	str	r2, [r4, #4]
 8028d3a:	60bd      	str	r5, [r7, #8]
 8028d3c:	606b      	str	r3, [r5, #4]
 8028d3e:	e5fa      	b.n	8028936 <_malloc_r+0x62>

08028d40 <memcmp>:
 8028d40:	b530      	push	{r4, r5, lr}
 8028d42:	2400      	movs	r4, #0
 8028d44:	42a2      	cmp	r2, r4
 8028d46:	d101      	bne.n	8028d4c <memcmp+0xc>
 8028d48:	2000      	movs	r0, #0
 8028d4a:	e007      	b.n	8028d5c <memcmp+0x1c>
 8028d4c:	5d03      	ldrb	r3, [r0, r4]
 8028d4e:	3401      	adds	r4, #1
 8028d50:	190d      	adds	r5, r1, r4
 8028d52:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8028d56:	42ab      	cmp	r3, r5
 8028d58:	d0f4      	beq.n	8028d44 <memcmp+0x4>
 8028d5a:	1b58      	subs	r0, r3, r5
 8028d5c:	bd30      	pop	{r4, r5, pc}

08028d5e <memcpy>:
 8028d5e:	b510      	push	{r4, lr}
 8028d60:	1e43      	subs	r3, r0, #1
 8028d62:	440a      	add	r2, r1
 8028d64:	4291      	cmp	r1, r2
 8028d66:	d100      	bne.n	8028d6a <memcpy+0xc>
 8028d68:	bd10      	pop	{r4, pc}
 8028d6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8028d6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8028d72:	e7f7      	b.n	8028d64 <memcpy+0x6>

08028d74 <memmove>:
 8028d74:	4288      	cmp	r0, r1
 8028d76:	b510      	push	{r4, lr}
 8028d78:	eb01 0302 	add.w	r3, r1, r2
 8028d7c:	d807      	bhi.n	8028d8e <memmove+0x1a>
 8028d7e:	1e42      	subs	r2, r0, #1
 8028d80:	4299      	cmp	r1, r3
 8028d82:	d00a      	beq.n	8028d9a <memmove+0x26>
 8028d84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8028d88:	f802 4f01 	strb.w	r4, [r2, #1]!
 8028d8c:	e7f8      	b.n	8028d80 <memmove+0xc>
 8028d8e:	4283      	cmp	r3, r0
 8028d90:	d9f5      	bls.n	8028d7e <memmove+0xa>
 8028d92:	1881      	adds	r1, r0, r2
 8028d94:	1ad2      	subs	r2, r2, r3
 8028d96:	42d3      	cmn	r3, r2
 8028d98:	d100      	bne.n	8028d9c <memmove+0x28>
 8028d9a:	bd10      	pop	{r4, pc}
 8028d9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8028da0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8028da4:	e7f7      	b.n	8028d96 <memmove+0x22>

08028da6 <memset>:
 8028da6:	4402      	add	r2, r0
 8028da8:	4603      	mov	r3, r0
 8028daa:	4293      	cmp	r3, r2
 8028dac:	d100      	bne.n	8028db0 <memset+0xa>
 8028dae:	4770      	bx	lr
 8028db0:	f803 1b01 	strb.w	r1, [r3], #1
 8028db4:	e7f9      	b.n	8028daa <memset+0x4>
	...

08028db8 <__malloc_lock>:
 8028db8:	4801      	ldr	r0, [pc, #4]	; (8028dc0 <__malloc_lock+0x8>)
 8028dba:	f7ff bd79 	b.w	80288b0 <__retarget_lock_acquire_recursive>
 8028dbe:	bf00      	nop
 8028dc0:	2003cfe4 	.word	0x2003cfe4

08028dc4 <__malloc_unlock>:
 8028dc4:	4801      	ldr	r0, [pc, #4]	; (8028dcc <__malloc_unlock+0x8>)
 8028dc6:	f7ff bd74 	b.w	80288b2 <__retarget_lock_release_recursive>
 8028dca:	bf00      	nop
 8028dcc:	2003cfe4 	.word	0x2003cfe4

08028dd0 <_putc_r>:
 8028dd0:	b570      	push	{r4, r5, r6, lr}
 8028dd2:	460d      	mov	r5, r1
 8028dd4:	4614      	mov	r4, r2
 8028dd6:	4606      	mov	r6, r0
 8028dd8:	b118      	cbz	r0, 8028de2 <_putc_r+0x12>
 8028dda:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8028ddc:	b90b      	cbnz	r3, 8028de2 <_putc_r+0x12>
 8028dde:	f002 fc81 	bl	802b6e4 <__sinit>
 8028de2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028de4:	07d8      	lsls	r0, r3, #31
 8028de6:	d405      	bmi.n	8028df4 <_putc_r+0x24>
 8028de8:	89a3      	ldrh	r3, [r4, #12]
 8028dea:	0599      	lsls	r1, r3, #22
 8028dec:	d402      	bmi.n	8028df4 <_putc_r+0x24>
 8028dee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028df0:	f7ff fd5e 	bl	80288b0 <__retarget_lock_acquire_recursive>
 8028df4:	68a3      	ldr	r3, [r4, #8]
 8028df6:	3b01      	subs	r3, #1
 8028df8:	2b00      	cmp	r3, #0
 8028dfa:	60a3      	str	r3, [r4, #8]
 8028dfc:	da05      	bge.n	8028e0a <_putc_r+0x3a>
 8028dfe:	69a2      	ldr	r2, [r4, #24]
 8028e00:	4293      	cmp	r3, r2
 8028e02:	db12      	blt.n	8028e2a <_putc_r+0x5a>
 8028e04:	b2eb      	uxtb	r3, r5
 8028e06:	2b0a      	cmp	r3, #10
 8028e08:	d00f      	beq.n	8028e2a <_putc_r+0x5a>
 8028e0a:	6823      	ldr	r3, [r4, #0]
 8028e0c:	1c5a      	adds	r2, r3, #1
 8028e0e:	6022      	str	r2, [r4, #0]
 8028e10:	701d      	strb	r5, [r3, #0]
 8028e12:	b2ed      	uxtb	r5, r5
 8028e14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028e16:	07da      	lsls	r2, r3, #31
 8028e18:	d405      	bmi.n	8028e26 <_putc_r+0x56>
 8028e1a:	89a3      	ldrh	r3, [r4, #12]
 8028e1c:	059b      	lsls	r3, r3, #22
 8028e1e:	d402      	bmi.n	8028e26 <_putc_r+0x56>
 8028e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028e22:	f7ff fd46 	bl	80288b2 <__retarget_lock_release_recursive>
 8028e26:	4628      	mov	r0, r5
 8028e28:	bd70      	pop	{r4, r5, r6, pc}
 8028e2a:	4629      	mov	r1, r5
 8028e2c:	4622      	mov	r2, r4
 8028e2e:	4630      	mov	r0, r6
 8028e30:	f001 fc65 	bl	802a6fe <__swbuf_r>
 8028e34:	4605      	mov	r5, r0
 8028e36:	e7ed      	b.n	8028e14 <_putc_r+0x44>

08028e38 <realloc>:
 8028e38:	4b02      	ldr	r3, [pc, #8]	; (8028e44 <realloc+0xc>)
 8028e3a:	460a      	mov	r2, r1
 8028e3c:	4601      	mov	r1, r0
 8028e3e:	6818      	ldr	r0, [r3, #0]
 8028e40:	f000 b802 	b.w	8028e48 <_realloc_r>
 8028e44:	20008430 	.word	0x20008430

08028e48 <_realloc_r>:
 8028e48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028e4c:	4682      	mov	sl, r0
 8028e4e:	460c      	mov	r4, r1
 8028e50:	b929      	cbnz	r1, 8028e5e <_realloc_r+0x16>
 8028e52:	4611      	mov	r1, r2
 8028e54:	b003      	add	sp, #12
 8028e56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028e5a:	f7ff bd3b 	b.w	80288d4 <_malloc_r>
 8028e5e:	9201      	str	r2, [sp, #4]
 8028e60:	f7ff ffaa 	bl	8028db8 <__malloc_lock>
 8028e64:	9a01      	ldr	r2, [sp, #4]
 8028e66:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8028e6a:	f102 080b 	add.w	r8, r2, #11
 8028e6e:	f1b8 0f16 	cmp.w	r8, #22
 8028e72:	f1a4 0908 	sub.w	r9, r4, #8
 8028e76:	f025 0603 	bic.w	r6, r5, #3
 8028e7a:	d90b      	bls.n	8028e94 <_realloc_r+0x4c>
 8028e7c:	f038 0807 	bics.w	r8, r8, #7
 8028e80:	d50a      	bpl.n	8028e98 <_realloc_r+0x50>
 8028e82:	230c      	movs	r3, #12
 8028e84:	f8ca 3000 	str.w	r3, [sl]
 8028e88:	f04f 0b00 	mov.w	fp, #0
 8028e8c:	4658      	mov	r0, fp
 8028e8e:	b003      	add	sp, #12
 8028e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028e94:	f04f 0810 	mov.w	r8, #16
 8028e98:	4590      	cmp	r8, r2
 8028e9a:	d3f2      	bcc.n	8028e82 <_realloc_r+0x3a>
 8028e9c:	45b0      	cmp	r8, r6
 8028e9e:	f340 8170 	ble.w	8029182 <_realloc_r+0x33a>
 8028ea2:	49a9      	ldr	r1, [pc, #676]	; (8029148 <_realloc_r+0x300>)
 8028ea4:	9101      	str	r1, [sp, #4]
 8028ea6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8028eaa:	eb09 0306 	add.w	r3, r9, r6
 8028eae:	459c      	cmp	ip, r3
 8028eb0:	6858      	ldr	r0, [r3, #4]
 8028eb2:	d005      	beq.n	8028ec0 <_realloc_r+0x78>
 8028eb4:	f020 0101 	bic.w	r1, r0, #1
 8028eb8:	4419      	add	r1, r3
 8028eba:	6849      	ldr	r1, [r1, #4]
 8028ebc:	07cf      	lsls	r7, r1, #31
 8028ebe:	d447      	bmi.n	8028f50 <_realloc_r+0x108>
 8028ec0:	f020 0003 	bic.w	r0, r0, #3
 8028ec4:	459c      	cmp	ip, r3
 8028ec6:	eb06 0700 	add.w	r7, r6, r0
 8028eca:	d119      	bne.n	8028f00 <_realloc_r+0xb8>
 8028ecc:	f108 0110 	add.w	r1, r8, #16
 8028ed0:	42b9      	cmp	r1, r7
 8028ed2:	dc3f      	bgt.n	8028f54 <_realloc_r+0x10c>
 8028ed4:	eb09 0308 	add.w	r3, r9, r8
 8028ed8:	9a01      	ldr	r2, [sp, #4]
 8028eda:	eba7 0708 	sub.w	r7, r7, r8
 8028ede:	f047 0701 	orr.w	r7, r7, #1
 8028ee2:	6093      	str	r3, [r2, #8]
 8028ee4:	605f      	str	r7, [r3, #4]
 8028ee6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8028eea:	f003 0301 	and.w	r3, r3, #1
 8028eee:	ea43 0308 	orr.w	r3, r3, r8
 8028ef2:	f844 3c04 	str.w	r3, [r4, #-4]
 8028ef6:	4650      	mov	r0, sl
 8028ef8:	f7ff ff64 	bl	8028dc4 <__malloc_unlock>
 8028efc:	46a3      	mov	fp, r4
 8028efe:	e7c5      	b.n	8028e8c <_realloc_r+0x44>
 8028f00:	45b8      	cmp	r8, r7
 8028f02:	dc27      	bgt.n	8028f54 <_realloc_r+0x10c>
 8028f04:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8028f08:	60da      	str	r2, [r3, #12]
 8028f0a:	6093      	str	r3, [r2, #8]
 8028f0c:	eba7 0008 	sub.w	r0, r7, r8
 8028f10:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8028f14:	280f      	cmp	r0, #15
 8028f16:	f002 0201 	and.w	r2, r2, #1
 8028f1a:	eb09 0307 	add.w	r3, r9, r7
 8028f1e:	f240 8132 	bls.w	8029186 <_realloc_r+0x33e>
 8028f22:	eb09 0108 	add.w	r1, r9, r8
 8028f26:	ea48 0202 	orr.w	r2, r8, r2
 8028f2a:	f040 0001 	orr.w	r0, r0, #1
 8028f2e:	f8c9 2004 	str.w	r2, [r9, #4]
 8028f32:	6048      	str	r0, [r1, #4]
 8028f34:	685a      	ldr	r2, [r3, #4]
 8028f36:	f042 0201 	orr.w	r2, r2, #1
 8028f3a:	605a      	str	r2, [r3, #4]
 8028f3c:	3108      	adds	r1, #8
 8028f3e:	4650      	mov	r0, sl
 8028f40:	f002 fc60 	bl	802b804 <_free_r>
 8028f44:	4650      	mov	r0, sl
 8028f46:	f7ff ff3d 	bl	8028dc4 <__malloc_unlock>
 8028f4a:	f109 0b08 	add.w	fp, r9, #8
 8028f4e:	e79d      	b.n	8028e8c <_realloc_r+0x44>
 8028f50:	2000      	movs	r0, #0
 8028f52:	4603      	mov	r3, r0
 8028f54:	07e9      	lsls	r1, r5, #31
 8028f56:	f100 80c6 	bmi.w	80290e6 <_realloc_r+0x29e>
 8028f5a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8028f5e:	eba9 0505 	sub.w	r5, r9, r5
 8028f62:	6869      	ldr	r1, [r5, #4]
 8028f64:	f021 0103 	bic.w	r1, r1, #3
 8028f68:	eb01 0b06 	add.w	fp, r1, r6
 8028f6c:	2b00      	cmp	r3, #0
 8028f6e:	f000 8086 	beq.w	802907e <_realloc_r+0x236>
 8028f72:	459c      	cmp	ip, r3
 8028f74:	eb00 070b 	add.w	r7, r0, fp
 8028f78:	d149      	bne.n	802900e <_realloc_r+0x1c6>
 8028f7a:	f108 0310 	add.w	r3, r8, #16
 8028f7e:	42bb      	cmp	r3, r7
 8028f80:	dc7d      	bgt.n	802907e <_realloc_r+0x236>
 8028f82:	46ab      	mov	fp, r5
 8028f84:	68eb      	ldr	r3, [r5, #12]
 8028f86:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8028f8a:	60d3      	str	r3, [r2, #12]
 8028f8c:	609a      	str	r2, [r3, #8]
 8028f8e:	1f32      	subs	r2, r6, #4
 8028f90:	2a24      	cmp	r2, #36	; 0x24
 8028f92:	d837      	bhi.n	8029004 <_realloc_r+0x1bc>
 8028f94:	2a13      	cmp	r2, #19
 8028f96:	d933      	bls.n	8029000 <_realloc_r+0x1b8>
 8028f98:	6823      	ldr	r3, [r4, #0]
 8028f9a:	60ab      	str	r3, [r5, #8]
 8028f9c:	6863      	ldr	r3, [r4, #4]
 8028f9e:	60eb      	str	r3, [r5, #12]
 8028fa0:	2a1b      	cmp	r2, #27
 8028fa2:	d81b      	bhi.n	8028fdc <_realloc_r+0x194>
 8028fa4:	3408      	adds	r4, #8
 8028fa6:	f105 0310 	add.w	r3, r5, #16
 8028faa:	6822      	ldr	r2, [r4, #0]
 8028fac:	601a      	str	r2, [r3, #0]
 8028fae:	6862      	ldr	r2, [r4, #4]
 8028fb0:	605a      	str	r2, [r3, #4]
 8028fb2:	68a2      	ldr	r2, [r4, #8]
 8028fb4:	609a      	str	r2, [r3, #8]
 8028fb6:	eb05 0308 	add.w	r3, r5, r8
 8028fba:	9a01      	ldr	r2, [sp, #4]
 8028fbc:	eba7 0708 	sub.w	r7, r7, r8
 8028fc0:	f047 0701 	orr.w	r7, r7, #1
 8028fc4:	6093      	str	r3, [r2, #8]
 8028fc6:	605f      	str	r7, [r3, #4]
 8028fc8:	686b      	ldr	r3, [r5, #4]
 8028fca:	f003 0301 	and.w	r3, r3, #1
 8028fce:	ea43 0308 	orr.w	r3, r3, r8
 8028fd2:	606b      	str	r3, [r5, #4]
 8028fd4:	4650      	mov	r0, sl
 8028fd6:	f7ff fef5 	bl	8028dc4 <__malloc_unlock>
 8028fda:	e757      	b.n	8028e8c <_realloc_r+0x44>
 8028fdc:	68a3      	ldr	r3, [r4, #8]
 8028fde:	612b      	str	r3, [r5, #16]
 8028fe0:	68e3      	ldr	r3, [r4, #12]
 8028fe2:	616b      	str	r3, [r5, #20]
 8028fe4:	2a24      	cmp	r2, #36	; 0x24
 8028fe6:	bf01      	itttt	eq
 8028fe8:	6923      	ldreq	r3, [r4, #16]
 8028fea:	61ab      	streq	r3, [r5, #24]
 8028fec:	6962      	ldreq	r2, [r4, #20]
 8028fee:	61ea      	streq	r2, [r5, #28]
 8028ff0:	bf19      	ittee	ne
 8028ff2:	3410      	addne	r4, #16
 8028ff4:	f105 0318 	addne.w	r3, r5, #24
 8028ff8:	f105 0320 	addeq.w	r3, r5, #32
 8028ffc:	3418      	addeq	r4, #24
 8028ffe:	e7d4      	b.n	8028faa <_realloc_r+0x162>
 8029000:	465b      	mov	r3, fp
 8029002:	e7d2      	b.n	8028faa <_realloc_r+0x162>
 8029004:	4621      	mov	r1, r4
 8029006:	4658      	mov	r0, fp
 8029008:	f7ff feb4 	bl	8028d74 <memmove>
 802900c:	e7d3      	b.n	8028fb6 <_realloc_r+0x16e>
 802900e:	45b8      	cmp	r8, r7
 8029010:	dc35      	bgt.n	802907e <_realloc_r+0x236>
 8029012:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8029016:	4628      	mov	r0, r5
 8029018:	60da      	str	r2, [r3, #12]
 802901a:	6093      	str	r3, [r2, #8]
 802901c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8029020:	68eb      	ldr	r3, [r5, #12]
 8029022:	60d3      	str	r3, [r2, #12]
 8029024:	609a      	str	r2, [r3, #8]
 8029026:	1f32      	subs	r2, r6, #4
 8029028:	2a24      	cmp	r2, #36	; 0x24
 802902a:	d824      	bhi.n	8029076 <_realloc_r+0x22e>
 802902c:	2a13      	cmp	r2, #19
 802902e:	d908      	bls.n	8029042 <_realloc_r+0x1fa>
 8029030:	6823      	ldr	r3, [r4, #0]
 8029032:	60ab      	str	r3, [r5, #8]
 8029034:	6863      	ldr	r3, [r4, #4]
 8029036:	60eb      	str	r3, [r5, #12]
 8029038:	2a1b      	cmp	r2, #27
 802903a:	d80a      	bhi.n	8029052 <_realloc_r+0x20a>
 802903c:	3408      	adds	r4, #8
 802903e:	f105 0010 	add.w	r0, r5, #16
 8029042:	6823      	ldr	r3, [r4, #0]
 8029044:	6003      	str	r3, [r0, #0]
 8029046:	6863      	ldr	r3, [r4, #4]
 8029048:	6043      	str	r3, [r0, #4]
 802904a:	68a3      	ldr	r3, [r4, #8]
 802904c:	6083      	str	r3, [r0, #8]
 802904e:	46a9      	mov	r9, r5
 8029050:	e75c      	b.n	8028f0c <_realloc_r+0xc4>
 8029052:	68a3      	ldr	r3, [r4, #8]
 8029054:	612b      	str	r3, [r5, #16]
 8029056:	68e3      	ldr	r3, [r4, #12]
 8029058:	616b      	str	r3, [r5, #20]
 802905a:	2a24      	cmp	r2, #36	; 0x24
 802905c:	bf01      	itttt	eq
 802905e:	6923      	ldreq	r3, [r4, #16]
 8029060:	61ab      	streq	r3, [r5, #24]
 8029062:	6963      	ldreq	r3, [r4, #20]
 8029064:	61eb      	streq	r3, [r5, #28]
 8029066:	bf19      	ittee	ne
 8029068:	3410      	addne	r4, #16
 802906a:	f105 0018 	addne.w	r0, r5, #24
 802906e:	f105 0020 	addeq.w	r0, r5, #32
 8029072:	3418      	addeq	r4, #24
 8029074:	e7e5      	b.n	8029042 <_realloc_r+0x1fa>
 8029076:	4621      	mov	r1, r4
 8029078:	f7ff fe7c 	bl	8028d74 <memmove>
 802907c:	e7e7      	b.n	802904e <_realloc_r+0x206>
 802907e:	45d8      	cmp	r8, fp
 8029080:	dc31      	bgt.n	80290e6 <_realloc_r+0x29e>
 8029082:	4628      	mov	r0, r5
 8029084:	68eb      	ldr	r3, [r5, #12]
 8029086:	f850 2f08 	ldr.w	r2, [r0, #8]!
 802908a:	60d3      	str	r3, [r2, #12]
 802908c:	609a      	str	r2, [r3, #8]
 802908e:	1f32      	subs	r2, r6, #4
 8029090:	2a24      	cmp	r2, #36	; 0x24
 8029092:	d824      	bhi.n	80290de <_realloc_r+0x296>
 8029094:	2a13      	cmp	r2, #19
 8029096:	d908      	bls.n	80290aa <_realloc_r+0x262>
 8029098:	6823      	ldr	r3, [r4, #0]
 802909a:	60ab      	str	r3, [r5, #8]
 802909c:	6863      	ldr	r3, [r4, #4]
 802909e:	60eb      	str	r3, [r5, #12]
 80290a0:	2a1b      	cmp	r2, #27
 80290a2:	d80a      	bhi.n	80290ba <_realloc_r+0x272>
 80290a4:	3408      	adds	r4, #8
 80290a6:	f105 0010 	add.w	r0, r5, #16
 80290aa:	6823      	ldr	r3, [r4, #0]
 80290ac:	6003      	str	r3, [r0, #0]
 80290ae:	6863      	ldr	r3, [r4, #4]
 80290b0:	6043      	str	r3, [r0, #4]
 80290b2:	68a3      	ldr	r3, [r4, #8]
 80290b4:	6083      	str	r3, [r0, #8]
 80290b6:	465f      	mov	r7, fp
 80290b8:	e7c9      	b.n	802904e <_realloc_r+0x206>
 80290ba:	68a3      	ldr	r3, [r4, #8]
 80290bc:	612b      	str	r3, [r5, #16]
 80290be:	68e3      	ldr	r3, [r4, #12]
 80290c0:	616b      	str	r3, [r5, #20]
 80290c2:	2a24      	cmp	r2, #36	; 0x24
 80290c4:	bf01      	itttt	eq
 80290c6:	6923      	ldreq	r3, [r4, #16]
 80290c8:	61ab      	streq	r3, [r5, #24]
 80290ca:	6963      	ldreq	r3, [r4, #20]
 80290cc:	61eb      	streq	r3, [r5, #28]
 80290ce:	bf19      	ittee	ne
 80290d0:	3410      	addne	r4, #16
 80290d2:	f105 0018 	addne.w	r0, r5, #24
 80290d6:	f105 0020 	addeq.w	r0, r5, #32
 80290da:	3418      	addeq	r4, #24
 80290dc:	e7e5      	b.n	80290aa <_realloc_r+0x262>
 80290de:	4621      	mov	r1, r4
 80290e0:	f7ff fe48 	bl	8028d74 <memmove>
 80290e4:	e7e7      	b.n	80290b6 <_realloc_r+0x26e>
 80290e6:	4611      	mov	r1, r2
 80290e8:	4650      	mov	r0, sl
 80290ea:	f7ff fbf3 	bl	80288d4 <_malloc_r>
 80290ee:	4683      	mov	fp, r0
 80290f0:	2800      	cmp	r0, #0
 80290f2:	f43f af6f 	beq.w	8028fd4 <_realloc_r+0x18c>
 80290f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80290fa:	f023 0301 	bic.w	r3, r3, #1
 80290fe:	444b      	add	r3, r9
 8029100:	f1a0 0208 	sub.w	r2, r0, #8
 8029104:	4293      	cmp	r3, r2
 8029106:	d105      	bne.n	8029114 <_realloc_r+0x2cc>
 8029108:	f850 7c04 	ldr.w	r7, [r0, #-4]
 802910c:	f027 0703 	bic.w	r7, r7, #3
 8029110:	4437      	add	r7, r6
 8029112:	e6fb      	b.n	8028f0c <_realloc_r+0xc4>
 8029114:	1f32      	subs	r2, r6, #4
 8029116:	2a24      	cmp	r2, #36	; 0x24
 8029118:	d82f      	bhi.n	802917a <_realloc_r+0x332>
 802911a:	2a13      	cmp	r2, #19
 802911c:	d92a      	bls.n	8029174 <_realloc_r+0x32c>
 802911e:	6823      	ldr	r3, [r4, #0]
 8029120:	6003      	str	r3, [r0, #0]
 8029122:	6863      	ldr	r3, [r4, #4]
 8029124:	6043      	str	r3, [r0, #4]
 8029126:	2a1b      	cmp	r2, #27
 8029128:	d810      	bhi.n	802914c <_realloc_r+0x304>
 802912a:	f104 0208 	add.w	r2, r4, #8
 802912e:	f100 0308 	add.w	r3, r0, #8
 8029132:	6811      	ldr	r1, [r2, #0]
 8029134:	6019      	str	r1, [r3, #0]
 8029136:	6851      	ldr	r1, [r2, #4]
 8029138:	6059      	str	r1, [r3, #4]
 802913a:	6892      	ldr	r2, [r2, #8]
 802913c:	609a      	str	r2, [r3, #8]
 802913e:	4621      	mov	r1, r4
 8029140:	4650      	mov	r0, sl
 8029142:	f002 fb5f 	bl	802b804 <_free_r>
 8029146:	e745      	b.n	8028fd4 <_realloc_r+0x18c>
 8029148:	20008860 	.word	0x20008860
 802914c:	68a3      	ldr	r3, [r4, #8]
 802914e:	6083      	str	r3, [r0, #8]
 8029150:	68e3      	ldr	r3, [r4, #12]
 8029152:	60c3      	str	r3, [r0, #12]
 8029154:	2a24      	cmp	r2, #36	; 0x24
 8029156:	bf01      	itttt	eq
 8029158:	6923      	ldreq	r3, [r4, #16]
 802915a:	6103      	streq	r3, [r0, #16]
 802915c:	6961      	ldreq	r1, [r4, #20]
 802915e:	6141      	streq	r1, [r0, #20]
 8029160:	bf19      	ittee	ne
 8029162:	f104 0210 	addne.w	r2, r4, #16
 8029166:	f100 0310 	addne.w	r3, r0, #16
 802916a:	f104 0218 	addeq.w	r2, r4, #24
 802916e:	f100 0318 	addeq.w	r3, r0, #24
 8029172:	e7de      	b.n	8029132 <_realloc_r+0x2ea>
 8029174:	4603      	mov	r3, r0
 8029176:	4622      	mov	r2, r4
 8029178:	e7db      	b.n	8029132 <_realloc_r+0x2ea>
 802917a:	4621      	mov	r1, r4
 802917c:	f7ff fdfa 	bl	8028d74 <memmove>
 8029180:	e7dd      	b.n	802913e <_realloc_r+0x2f6>
 8029182:	4637      	mov	r7, r6
 8029184:	e6c2      	b.n	8028f0c <_realloc_r+0xc4>
 8029186:	4317      	orrs	r7, r2
 8029188:	f8c9 7004 	str.w	r7, [r9, #4]
 802918c:	685a      	ldr	r2, [r3, #4]
 802918e:	f042 0201 	orr.w	r2, r2, #1
 8029192:	605a      	str	r2, [r3, #4]
 8029194:	e6d6      	b.n	8028f44 <_realloc_r+0xfc>
 8029196:	bf00      	nop

08029198 <_sbrk_r>:
 8029198:	b538      	push	{r3, r4, r5, lr}
 802919a:	4c06      	ldr	r4, [pc, #24]	; (80291b4 <_sbrk_r+0x1c>)
 802919c:	2300      	movs	r3, #0
 802919e:	4605      	mov	r5, r0
 80291a0:	4608      	mov	r0, r1
 80291a2:	6023      	str	r3, [r4, #0]
 80291a4:	f003 f99a 	bl	802c4dc <_sbrk>
 80291a8:	1c43      	adds	r3, r0, #1
 80291aa:	d102      	bne.n	80291b2 <_sbrk_r+0x1a>
 80291ac:	6823      	ldr	r3, [r4, #0]
 80291ae:	b103      	cbz	r3, 80291b2 <_sbrk_r+0x1a>
 80291b0:	602b      	str	r3, [r5, #0]
 80291b2:	bd38      	pop	{r3, r4, r5, pc}
 80291b4:	2003cfec 	.word	0x2003cfec

080291b8 <_raise_r>:
 80291b8:	291f      	cmp	r1, #31
 80291ba:	b538      	push	{r3, r4, r5, lr}
 80291bc:	4604      	mov	r4, r0
 80291be:	460d      	mov	r5, r1
 80291c0:	d904      	bls.n	80291cc <_raise_r+0x14>
 80291c2:	2316      	movs	r3, #22
 80291c4:	6003      	str	r3, [r0, #0]
 80291c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80291ca:	bd38      	pop	{r3, r4, r5, pc}
 80291cc:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 80291d0:	b112      	cbz	r2, 80291d8 <_raise_r+0x20>
 80291d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80291d6:	b94b      	cbnz	r3, 80291ec <_raise_r+0x34>
 80291d8:	4620      	mov	r0, r4
 80291da:	f000 f831 	bl	8029240 <_getpid_r>
 80291de:	462a      	mov	r2, r5
 80291e0:	4601      	mov	r1, r0
 80291e2:	4620      	mov	r0, r4
 80291e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80291e8:	f000 b818 	b.w	802921c <_kill_r>
 80291ec:	2b01      	cmp	r3, #1
 80291ee:	d00a      	beq.n	8029206 <_raise_r+0x4e>
 80291f0:	1c59      	adds	r1, r3, #1
 80291f2:	d103      	bne.n	80291fc <_raise_r+0x44>
 80291f4:	2316      	movs	r3, #22
 80291f6:	6003      	str	r3, [r0, #0]
 80291f8:	2001      	movs	r0, #1
 80291fa:	e7e6      	b.n	80291ca <_raise_r+0x12>
 80291fc:	2400      	movs	r4, #0
 80291fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8029202:	4628      	mov	r0, r5
 8029204:	4798      	blx	r3
 8029206:	2000      	movs	r0, #0
 8029208:	e7df      	b.n	80291ca <_raise_r+0x12>
	...

0802920c <raise>:
 802920c:	4b02      	ldr	r3, [pc, #8]	; (8029218 <raise+0xc>)
 802920e:	4601      	mov	r1, r0
 8029210:	6818      	ldr	r0, [r3, #0]
 8029212:	f7ff bfd1 	b.w	80291b8 <_raise_r>
 8029216:	bf00      	nop
 8029218:	20008430 	.word	0x20008430

0802921c <_kill_r>:
 802921c:	b538      	push	{r3, r4, r5, lr}
 802921e:	4c07      	ldr	r4, [pc, #28]	; (802923c <_kill_r+0x20>)
 8029220:	2300      	movs	r3, #0
 8029222:	4605      	mov	r5, r0
 8029224:	4608      	mov	r0, r1
 8029226:	4611      	mov	r1, r2
 8029228:	6023      	str	r3, [r4, #0]
 802922a:	f003 f94f 	bl	802c4cc <_kill>
 802922e:	1c43      	adds	r3, r0, #1
 8029230:	d102      	bne.n	8029238 <_kill_r+0x1c>
 8029232:	6823      	ldr	r3, [r4, #0]
 8029234:	b103      	cbz	r3, 8029238 <_kill_r+0x1c>
 8029236:	602b      	str	r3, [r5, #0]
 8029238:	bd38      	pop	{r3, r4, r5, pc}
 802923a:	bf00      	nop
 802923c:	2003cfec 	.word	0x2003cfec

08029240 <_getpid_r>:
 8029240:	f003 b93c 	b.w	802c4bc <_getpid>

08029244 <sprintf>:
 8029244:	b40e      	push	{r1, r2, r3}
 8029246:	b500      	push	{lr}
 8029248:	b09c      	sub	sp, #112	; 0x70
 802924a:	ab1d      	add	r3, sp, #116	; 0x74
 802924c:	9002      	str	r0, [sp, #8]
 802924e:	9006      	str	r0, [sp, #24]
 8029250:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8029254:	4809      	ldr	r0, [pc, #36]	; (802927c <sprintf+0x38>)
 8029256:	9107      	str	r1, [sp, #28]
 8029258:	9104      	str	r1, [sp, #16]
 802925a:	4909      	ldr	r1, [pc, #36]	; (8029280 <sprintf+0x3c>)
 802925c:	f853 2b04 	ldr.w	r2, [r3], #4
 8029260:	9105      	str	r1, [sp, #20]
 8029262:	6800      	ldr	r0, [r0, #0]
 8029264:	9301      	str	r3, [sp, #4]
 8029266:	a902      	add	r1, sp, #8
 8029268:	f000 f81e 	bl	80292a8 <_svfprintf_r>
 802926c:	9b02      	ldr	r3, [sp, #8]
 802926e:	2200      	movs	r2, #0
 8029270:	701a      	strb	r2, [r3, #0]
 8029272:	b01c      	add	sp, #112	; 0x70
 8029274:	f85d eb04 	ldr.w	lr, [sp], #4
 8029278:	b003      	add	sp, #12
 802927a:	4770      	bx	lr
 802927c:	20008430 	.word	0x20008430
 8029280:	ffff0208 	.word	0xffff0208

08029284 <strncmp>:
 8029284:	b510      	push	{r4, lr}
 8029286:	b16a      	cbz	r2, 80292a4 <strncmp+0x20>
 8029288:	3901      	subs	r1, #1
 802928a:	1884      	adds	r4, r0, r2
 802928c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8029290:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8029294:	4293      	cmp	r3, r2
 8029296:	d103      	bne.n	80292a0 <strncmp+0x1c>
 8029298:	42a0      	cmp	r0, r4
 802929a:	d001      	beq.n	80292a0 <strncmp+0x1c>
 802929c:	2b00      	cmp	r3, #0
 802929e:	d1f5      	bne.n	802928c <strncmp+0x8>
 80292a0:	1a98      	subs	r0, r3, r2
 80292a2:	bd10      	pop	{r4, pc}
 80292a4:	4610      	mov	r0, r2
 80292a6:	e7fc      	b.n	80292a2 <strncmp+0x1e>

080292a8 <_svfprintf_r>:
 80292a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80292ac:	b0d3      	sub	sp, #332	; 0x14c
 80292ae:	4688      	mov	r8, r1
 80292b0:	4693      	mov	fp, r2
 80292b2:	461e      	mov	r6, r3
 80292b4:	9003      	str	r0, [sp, #12]
 80292b6:	f002 fb7f 	bl	802b9b8 <_localeconv_r>
 80292ba:	6803      	ldr	r3, [r0, #0]
 80292bc:	9316      	str	r3, [sp, #88]	; 0x58
 80292be:	4618      	mov	r0, r3
 80292c0:	f7dd fd70 	bl	8006da4 <strlen>
 80292c4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80292c8:	900d      	str	r0, [sp, #52]	; 0x34
 80292ca:	0618      	lsls	r0, r3, #24
 80292cc:	d518      	bpl.n	8029300 <_svfprintf_r+0x58>
 80292ce:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80292d2:	b9ab      	cbnz	r3, 8029300 <_svfprintf_r+0x58>
 80292d4:	2140      	movs	r1, #64	; 0x40
 80292d6:	9803      	ldr	r0, [sp, #12]
 80292d8:	f7ff fafc 	bl	80288d4 <_malloc_r>
 80292dc:	f8c8 0000 	str.w	r0, [r8]
 80292e0:	f8c8 0010 	str.w	r0, [r8, #16]
 80292e4:	b948      	cbnz	r0, 80292fa <_svfprintf_r+0x52>
 80292e6:	9a03      	ldr	r2, [sp, #12]
 80292e8:	230c      	movs	r3, #12
 80292ea:	6013      	str	r3, [r2, #0]
 80292ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80292f0:	930e      	str	r3, [sp, #56]	; 0x38
 80292f2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80292f4:	b053      	add	sp, #332	; 0x14c
 80292f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80292fa:	2340      	movs	r3, #64	; 0x40
 80292fc:	f8c8 3014 	str.w	r3, [r8, #20]
 8029300:	ed9f 7bc9 	vldr	d7, [pc, #804]	; 8029628 <_svfprintf_r+0x380>
 8029304:	2300      	movs	r3, #0
 8029306:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 802930a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 802930e:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8029312:	ac29      	add	r4, sp, #164	; 0xa4
 8029314:	9426      	str	r4, [sp, #152]	; 0x98
 8029316:	9304      	str	r3, [sp, #16]
 8029318:	9309      	str	r3, [sp, #36]	; 0x24
 802931a:	9312      	str	r3, [sp, #72]	; 0x48
 802931c:	9319      	str	r3, [sp, #100]	; 0x64
 802931e:	930e      	str	r3, [sp, #56]	; 0x38
 8029320:	465d      	mov	r5, fp
 8029322:	462b      	mov	r3, r5
 8029324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8029328:	b112      	cbz	r2, 8029330 <_svfprintf_r+0x88>
 802932a:	2a25      	cmp	r2, #37	; 0x25
 802932c:	f040 80e4 	bne.w	80294f8 <_svfprintf_r+0x250>
 8029330:	ebb5 070b 	subs.w	r7, r5, fp
 8029334:	d00e      	beq.n	8029354 <_svfprintf_r+0xac>
 8029336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029338:	443b      	add	r3, r7
 802933a:	9328      	str	r3, [sp, #160]	; 0xa0
 802933c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802933e:	3301      	adds	r3, #1
 8029340:	2b07      	cmp	r3, #7
 8029342:	e9c4 b700 	strd	fp, r7, [r4]
 8029346:	9327      	str	r3, [sp, #156]	; 0x9c
 8029348:	f300 80d8 	bgt.w	80294fc <_svfprintf_r+0x254>
 802934c:	3408      	adds	r4, #8
 802934e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8029350:	443b      	add	r3, r7
 8029352:	930e      	str	r3, [sp, #56]	; 0x38
 8029354:	782b      	ldrb	r3, [r5, #0]
 8029356:	2b00      	cmp	r3, #0
 8029358:	f001 81b4 	beq.w	802a6c4 <_svfprintf_r+0x141c>
 802935c:	1c6b      	adds	r3, r5, #1
 802935e:	930c      	str	r3, [sp, #48]	; 0x30
 8029360:	2300      	movs	r3, #0
 8029362:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8029366:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 802936a:	930f      	str	r3, [sp, #60]	; 0x3c
 802936c:	469a      	mov	sl, r3
 802936e:	270a      	movs	r7, #10
 8029370:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029372:	781b      	ldrb	r3, [r3, #0]
 8029374:	9306      	str	r3, [sp, #24]
 8029376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029378:	3301      	adds	r3, #1
 802937a:	930c      	str	r3, [sp, #48]	; 0x30
 802937c:	9b06      	ldr	r3, [sp, #24]
 802937e:	3b20      	subs	r3, #32
 8029380:	2b5a      	cmp	r3, #90	; 0x5a
 8029382:	f200 8624 	bhi.w	8029fce <_svfprintf_r+0xd26>
 8029386:	a201      	add	r2, pc, #4	; (adr r2, 802938c <_svfprintf_r+0xe4>)
 8029388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802938c:	0802958f 	.word	0x0802958f
 8029390:	08029fcf 	.word	0x08029fcf
 8029394:	08029fcf 	.word	0x08029fcf
 8029398:	080295a1 	.word	0x080295a1
 802939c:	08029fcf 	.word	0x08029fcf
 80293a0:	08029fcf 	.word	0x08029fcf
 80293a4:	08029fcf 	.word	0x08029fcf
 80293a8:	08029555 	.word	0x08029555
 80293ac:	08029fcf 	.word	0x08029fcf
 80293b0:	08029fcf 	.word	0x08029fcf
 80293b4:	080295a7 	.word	0x080295a7
 80293b8:	080295bf 	.word	0x080295bf
 80293bc:	08029fcf 	.word	0x08029fcf
 80293c0:	080295b9 	.word	0x080295b9
 80293c4:	080295c3 	.word	0x080295c3
 80293c8:	08029fcf 	.word	0x08029fcf
 80293cc:	080295f7 	.word	0x080295f7
 80293d0:	080295fd 	.word	0x080295fd
 80293d4:	080295fd 	.word	0x080295fd
 80293d8:	080295fd 	.word	0x080295fd
 80293dc:	080295fd 	.word	0x080295fd
 80293e0:	080295fd 	.word	0x080295fd
 80293e4:	080295fd 	.word	0x080295fd
 80293e8:	080295fd 	.word	0x080295fd
 80293ec:	080295fd 	.word	0x080295fd
 80293f0:	080295fd 	.word	0x080295fd
 80293f4:	08029fcf 	.word	0x08029fcf
 80293f8:	08029fcf 	.word	0x08029fcf
 80293fc:	08029fcf 	.word	0x08029fcf
 8029400:	08029fcf 	.word	0x08029fcf
 8029404:	08029fcf 	.word	0x08029fcf
 8029408:	08029fcf 	.word	0x08029fcf
 802940c:	08029fcf 	.word	0x08029fcf
 8029410:	080296ff 	.word	0x080296ff
 8029414:	08029fcf 	.word	0x08029fcf
 8029418:	08029669 	.word	0x08029669
 802941c:	0802968b 	.word	0x0802968b
 8029420:	080296ff 	.word	0x080296ff
 8029424:	080296ff 	.word	0x080296ff
 8029428:	080296ff 	.word	0x080296ff
 802942c:	08029fcf 	.word	0x08029fcf
 8029430:	08029fcf 	.word	0x08029fcf
 8029434:	08029fcf 	.word	0x08029fcf
 8029438:	08029fcf 	.word	0x08029fcf
 802943c:	0802961d 	.word	0x0802961d
 8029440:	08029fcf 	.word	0x08029fcf
 8029444:	08029fcf 	.word	0x08029fcf
 8029448:	08029bd1 	.word	0x08029bd1
 802944c:	08029fcf 	.word	0x08029fcf
 8029450:	08029fcf 	.word	0x08029fcf
 8029454:	08029fcf 	.word	0x08029fcf
 8029458:	08029c5d 	.word	0x08029c5d
 802945c:	08029fcf 	.word	0x08029fcf
 8029460:	08029e3f 	.word	0x08029e3f
 8029464:	08029fcf 	.word	0x08029fcf
 8029468:	08029fcf 	.word	0x08029fcf
 802946c:	08029515 	.word	0x08029515
 8029470:	08029fcf 	.word	0x08029fcf
 8029474:	08029fcf 	.word	0x08029fcf
 8029478:	08029fcf 	.word	0x08029fcf
 802947c:	08029fcf 	.word	0x08029fcf
 8029480:	08029fcf 	.word	0x08029fcf
 8029484:	08029fcf 	.word	0x08029fcf
 8029488:	08029fcf 	.word	0x08029fcf
 802948c:	08029fcf 	.word	0x08029fcf
 8029490:	080296ff 	.word	0x080296ff
 8029494:	08029fcf 	.word	0x08029fcf
 8029498:	08029669 	.word	0x08029669
 802949c:	0802968f 	.word	0x0802968f
 80294a0:	080296ff 	.word	0x080296ff
 80294a4:	080296ff 	.word	0x080296ff
 80294a8:	080296ff 	.word	0x080296ff
 80294ac:	08029635 	.word	0x08029635
 80294b0:	0802968f 	.word	0x0802968f
 80294b4:	0802965d 	.word	0x0802965d
 80294b8:	08029fcf 	.word	0x08029fcf
 80294bc:	0802964f 	.word	0x0802964f
 80294c0:	08029fcf 	.word	0x08029fcf
 80294c4:	08029b8b 	.word	0x08029b8b
 80294c8:	08029bd5 	.word	0x08029bd5
 80294cc:	08029c3d 	.word	0x08029c3d
 80294d0:	0802965d 	.word	0x0802965d
 80294d4:	08029fcf 	.word	0x08029fcf
 80294d8:	08029c5d 	.word	0x08029c5d
 80294dc:	08029371 	.word	0x08029371
 80294e0:	08029e43 	.word	0x08029e43
 80294e4:	08029fcf 	.word	0x08029fcf
 80294e8:	08029fcf 	.word	0x08029fcf
 80294ec:	08029e81 	.word	0x08029e81
 80294f0:	08029fcf 	.word	0x08029fcf
 80294f4:	08029371 	.word	0x08029371
 80294f8:	461d      	mov	r5, r3
 80294fa:	e712      	b.n	8029322 <_svfprintf_r+0x7a>
 80294fc:	aa26      	add	r2, sp, #152	; 0x98
 80294fe:	4641      	mov	r1, r8
 8029500:	9803      	ldr	r0, [sp, #12]
 8029502:	f002 fe11 	bl	802c128 <__ssprint_r>
 8029506:	2800      	cmp	r0, #0
 8029508:	f040 8166 	bne.w	80297d8 <_svfprintf_r+0x530>
 802950c:	ac29      	add	r4, sp, #164	; 0xa4
 802950e:	e71e      	b.n	802934e <_svfprintf_r+0xa6>
 8029510:	461e      	mov	r6, r3
 8029512:	e72d      	b.n	8029370 <_svfprintf_r+0xc8>
 8029514:	4b46      	ldr	r3, [pc, #280]	; (8029630 <_svfprintf_r+0x388>)
 8029516:	9318      	str	r3, [sp, #96]	; 0x60
 8029518:	f01a 0f20 	tst.w	sl, #32
 802951c:	f000 84b3 	beq.w	8029e86 <_svfprintf_r+0xbde>
 8029520:	3607      	adds	r6, #7
 8029522:	f026 0607 	bic.w	r6, r6, #7
 8029526:	f106 0308 	add.w	r3, r6, #8
 802952a:	e9d6 6700 	ldrd	r6, r7, [r6]
 802952e:	9308      	str	r3, [sp, #32]
 8029530:	f01a 0f01 	tst.w	sl, #1
 8029534:	d00a      	beq.n	802954c <_svfprintf_r+0x2a4>
 8029536:	ea56 0307 	orrs.w	r3, r6, r7
 802953a:	d007      	beq.n	802954c <_svfprintf_r+0x2a4>
 802953c:	2330      	movs	r3, #48	; 0x30
 802953e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8029542:	9b06      	ldr	r3, [sp, #24]
 8029544:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8029548:	f04a 0a02 	orr.w	sl, sl, #2
 802954c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8029550:	2302      	movs	r3, #2
 8029552:	e34d      	b.n	8029bf0 <_svfprintf_r+0x948>
 8029554:	9803      	ldr	r0, [sp, #12]
 8029556:	f002 fa2f 	bl	802b9b8 <_localeconv_r>
 802955a:	6843      	ldr	r3, [r0, #4]
 802955c:	9319      	str	r3, [sp, #100]	; 0x64
 802955e:	4618      	mov	r0, r3
 8029560:	f7dd fc20 	bl	8006da4 <strlen>
 8029564:	9012      	str	r0, [sp, #72]	; 0x48
 8029566:	9803      	ldr	r0, [sp, #12]
 8029568:	f002 fa26 	bl	802b9b8 <_localeconv_r>
 802956c:	6883      	ldr	r3, [r0, #8]
 802956e:	9309      	str	r3, [sp, #36]	; 0x24
 8029570:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8029572:	2b00      	cmp	r3, #0
 8029574:	f43f aefc 	beq.w	8029370 <_svfprintf_r+0xc8>
 8029578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802957a:	2b00      	cmp	r3, #0
 802957c:	f43f aef8 	beq.w	8029370 <_svfprintf_r+0xc8>
 8029580:	781b      	ldrb	r3, [r3, #0]
 8029582:	2b00      	cmp	r3, #0
 8029584:	f43f aef4 	beq.w	8029370 <_svfprintf_r+0xc8>
 8029588:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 802958c:	e6f0      	b.n	8029370 <_svfprintf_r+0xc8>
 802958e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8029592:	2b00      	cmp	r3, #0
 8029594:	f47f aeec 	bne.w	8029370 <_svfprintf_r+0xc8>
 8029598:	2320      	movs	r3, #32
 802959a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 802959e:	e6e7      	b.n	8029370 <_svfprintf_r+0xc8>
 80295a0:	f04a 0a01 	orr.w	sl, sl, #1
 80295a4:	e6e4      	b.n	8029370 <_svfprintf_r+0xc8>
 80295a6:	6832      	ldr	r2, [r6, #0]
 80295a8:	920f      	str	r2, [sp, #60]	; 0x3c
 80295aa:	2a00      	cmp	r2, #0
 80295ac:	f106 0304 	add.w	r3, r6, #4
 80295b0:	daae      	bge.n	8029510 <_svfprintf_r+0x268>
 80295b2:	4252      	negs	r2, r2
 80295b4:	920f      	str	r2, [sp, #60]	; 0x3c
 80295b6:	461e      	mov	r6, r3
 80295b8:	f04a 0a04 	orr.w	sl, sl, #4
 80295bc:	e6d8      	b.n	8029370 <_svfprintf_r+0xc8>
 80295be:	232b      	movs	r3, #43	; 0x2b
 80295c0:	e7eb      	b.n	802959a <_svfprintf_r+0x2f2>
 80295c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80295c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80295c6:	7812      	ldrb	r2, [r2, #0]
 80295c8:	9206      	str	r2, [sp, #24]
 80295ca:	2a2a      	cmp	r2, #42	; 0x2a
 80295cc:	f103 0301 	add.w	r3, r3, #1
 80295d0:	d10f      	bne.n	80295f2 <_svfprintf_r+0x34a>
 80295d2:	6835      	ldr	r5, [r6, #0]
 80295d4:	930c      	str	r3, [sp, #48]	; 0x30
 80295d6:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80295da:	3604      	adds	r6, #4
 80295dc:	e6c8      	b.n	8029370 <_svfprintf_r+0xc8>
 80295de:	fb07 2505 	mla	r5, r7, r5, r2
 80295e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80295e6:	9206      	str	r2, [sp, #24]
 80295e8:	9a06      	ldr	r2, [sp, #24]
 80295ea:	3a30      	subs	r2, #48	; 0x30
 80295ec:	2a09      	cmp	r2, #9
 80295ee:	d9f6      	bls.n	80295de <_svfprintf_r+0x336>
 80295f0:	e6c3      	b.n	802937a <_svfprintf_r+0xd2>
 80295f2:	2500      	movs	r5, #0
 80295f4:	e7f8      	b.n	80295e8 <_svfprintf_r+0x340>
 80295f6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80295fa:	e6b9      	b.n	8029370 <_svfprintf_r+0xc8>
 80295fc:	2200      	movs	r2, #0
 80295fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029600:	920f      	str	r2, [sp, #60]	; 0x3c
 8029602:	9a06      	ldr	r2, [sp, #24]
 8029604:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8029606:	3a30      	subs	r2, #48	; 0x30
 8029608:	fb07 2201 	mla	r2, r7, r1, r2
 802960c:	920f      	str	r2, [sp, #60]	; 0x3c
 802960e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8029612:	9206      	str	r2, [sp, #24]
 8029614:	3a30      	subs	r2, #48	; 0x30
 8029616:	2a09      	cmp	r2, #9
 8029618:	d9f3      	bls.n	8029602 <_svfprintf_r+0x35a>
 802961a:	e6ae      	b.n	802937a <_svfprintf_r+0xd2>
 802961c:	f04a 0a08 	orr.w	sl, sl, #8
 8029620:	e6a6      	b.n	8029370 <_svfprintf_r+0xc8>
 8029622:	bf00      	nop
 8029624:	f3af 8000 	nop.w
	...
 8029630:	080b4105 	.word	0x080b4105
 8029634:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029636:	781b      	ldrb	r3, [r3, #0]
 8029638:	2b68      	cmp	r3, #104	; 0x68
 802963a:	bf01      	itttt	eq
 802963c:	9b0c      	ldreq	r3, [sp, #48]	; 0x30
 802963e:	3301      	addeq	r3, #1
 8029640:	930c      	streq	r3, [sp, #48]	; 0x30
 8029642:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8029646:	bf18      	it	ne
 8029648:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 802964c:	e690      	b.n	8029370 <_svfprintf_r+0xc8>
 802964e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029650:	781b      	ldrb	r3, [r3, #0]
 8029652:	2b6c      	cmp	r3, #108	; 0x6c
 8029654:	d105      	bne.n	8029662 <_svfprintf_r+0x3ba>
 8029656:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8029658:	3301      	adds	r3, #1
 802965a:	930c      	str	r3, [sp, #48]	; 0x30
 802965c:	f04a 0a20 	orr.w	sl, sl, #32
 8029660:	e686      	b.n	8029370 <_svfprintf_r+0xc8>
 8029662:	f04a 0a10 	orr.w	sl, sl, #16
 8029666:	e683      	b.n	8029370 <_svfprintf_r+0xc8>
 8029668:	1d33      	adds	r3, r6, #4
 802966a:	9308      	str	r3, [sp, #32]
 802966c:	2000      	movs	r0, #0
 802966e:	6833      	ldr	r3, [r6, #0]
 8029670:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8029674:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8029678:	4681      	mov	r9, r0
 802967a:	2501      	movs	r5, #1
 802967c:	9010      	str	r0, [sp, #64]	; 0x40
 802967e:	4607      	mov	r7, r0
 8029680:	9007      	str	r0, [sp, #28]
 8029682:	4606      	mov	r6, r0
 8029684:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8029688:	e301      	b.n	8029c8e <_svfprintf_r+0x9e6>
 802968a:	f04a 0a10 	orr.w	sl, sl, #16
 802968e:	f01a 0f20 	tst.w	sl, #32
 8029692:	d021      	beq.n	80296d8 <_svfprintf_r+0x430>
 8029694:	3607      	adds	r6, #7
 8029696:	f026 0607 	bic.w	r6, r6, #7
 802969a:	f106 0308 	add.w	r3, r6, #8
 802969e:	e9d6 6700 	ldrd	r6, r7, [r6]
 80296a2:	9308      	str	r3, [sp, #32]
 80296a4:	2e00      	cmp	r6, #0
 80296a6:	f177 0300 	sbcs.w	r3, r7, #0
 80296aa:	da06      	bge.n	80296ba <_svfprintf_r+0x412>
 80296ac:	4276      	negs	r6, r6
 80296ae:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80296b2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80296b6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80296ba:	1c6b      	adds	r3, r5, #1
 80296bc:	f040 83f6 	bne.w	8029eac <_svfprintf_r+0xc04>
 80296c0:	2f00      	cmp	r7, #0
 80296c2:	bf08      	it	eq
 80296c4:	2e0a      	cmpeq	r6, #10
 80296c6:	f080 8427 	bcs.w	8029f18 <_svfprintf_r+0xc70>
 80296ca:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 80296ce:	3630      	adds	r6, #48	; 0x30
 80296d0:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 80296d4:	f000 bc0d 	b.w	8029ef2 <_svfprintf_r+0xc4a>
 80296d8:	1d33      	adds	r3, r6, #4
 80296da:	f01a 0f10 	tst.w	sl, #16
 80296de:	9308      	str	r3, [sp, #32]
 80296e0:	d002      	beq.n	80296e8 <_svfprintf_r+0x440>
 80296e2:	6836      	ldr	r6, [r6, #0]
 80296e4:	17f7      	asrs	r7, r6, #31
 80296e6:	e7dd      	b.n	80296a4 <_svfprintf_r+0x3fc>
 80296e8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80296ec:	6836      	ldr	r6, [r6, #0]
 80296ee:	d001      	beq.n	80296f4 <_svfprintf_r+0x44c>
 80296f0:	b236      	sxth	r6, r6
 80296f2:	e7f7      	b.n	80296e4 <_svfprintf_r+0x43c>
 80296f4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80296f8:	bf18      	it	ne
 80296fa:	b276      	sxtbne	r6, r6
 80296fc:	e7f2      	b.n	80296e4 <_svfprintf_r+0x43c>
 80296fe:	3607      	adds	r6, #7
 8029700:	f026 0607 	bic.w	r6, r6, #7
 8029704:	ed96 7b00 	vldr	d7, [r6]
 8029708:	f106 0308 	add.w	r3, r6, #8
 802970c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8029710:	9308      	str	r3, [sp, #32]
 8029712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8029714:	931a      	str	r3, [sp, #104]	; 0x68
 8029716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029718:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802971c:	931b      	str	r3, [sp, #108]	; 0x6c
 802971e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8029722:	4bb2      	ldr	r3, [pc, #712]	; (80299ec <_svfprintf_r+0x744>)
 8029724:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8029728:	f7dd ff9a 	bl	8007660 <__aeabi_dcmpun>
 802972c:	bb00      	cbnz	r0, 8029770 <_svfprintf_r+0x4c8>
 802972e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8029732:	4bae      	ldr	r3, [pc, #696]	; (80299ec <_svfprintf_r+0x744>)
 8029734:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8029738:	f7dd ff74 	bl	8007624 <__aeabi_dcmple>
 802973c:	b9c0      	cbnz	r0, 8029770 <_svfprintf_r+0x4c8>
 802973e:	2200      	movs	r2, #0
 8029740:	2300      	movs	r3, #0
 8029742:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8029746:	f7dd ff63 	bl	8007610 <__aeabi_dcmplt>
 802974a:	b110      	cbz	r0, 8029752 <_svfprintf_r+0x4aa>
 802974c:	232d      	movs	r3, #45	; 0x2d
 802974e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8029752:	4aa7      	ldr	r2, [pc, #668]	; (80299f0 <_svfprintf_r+0x748>)
 8029754:	4ba7      	ldr	r3, [pc, #668]	; (80299f4 <_svfprintf_r+0x74c>)
 8029756:	9906      	ldr	r1, [sp, #24]
 8029758:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 802975c:	2947      	cmp	r1, #71	; 0x47
 802975e:	bfcc      	ite	gt
 8029760:	4693      	movgt	fp, r2
 8029762:	469b      	movle	fp, r3
 8029764:	f04f 0900 	mov.w	r9, #0
 8029768:	2503      	movs	r5, #3
 802976a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 802976e:	e3c6      	b.n	8029efe <_svfprintf_r+0xc56>
 8029770:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8029774:	4610      	mov	r0, r2
 8029776:	4619      	mov	r1, r3
 8029778:	f7dd ff72 	bl	8007660 <__aeabi_dcmpun>
 802977c:	4681      	mov	r9, r0
 802977e:	b140      	cbz	r0, 8029792 <_svfprintf_r+0x4ea>
 8029780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029782:	4a9d      	ldr	r2, [pc, #628]	; (80299f8 <_svfprintf_r+0x750>)
 8029784:	2b00      	cmp	r3, #0
 8029786:	bfbc      	itt	lt
 8029788:	232d      	movlt	r3, #45	; 0x2d
 802978a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 802978e:	4b9b      	ldr	r3, [pc, #620]	; (80299fc <_svfprintf_r+0x754>)
 8029790:	e7e1      	b.n	8029756 <_svfprintf_r+0x4ae>
 8029792:	9b06      	ldr	r3, [sp, #24]
 8029794:	f023 0320 	bic.w	r3, r3, #32
 8029798:	2b41      	cmp	r3, #65	; 0x41
 802979a:	9307      	str	r3, [sp, #28]
 802979c:	d125      	bne.n	80297ea <_svfprintf_r+0x542>
 802979e:	2330      	movs	r3, #48	; 0x30
 80297a0:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80297a4:	9b06      	ldr	r3, [sp, #24]
 80297a6:	2b61      	cmp	r3, #97	; 0x61
 80297a8:	bf14      	ite	ne
 80297aa:	2358      	movne	r3, #88	; 0x58
 80297ac:	2378      	moveq	r3, #120	; 0x78
 80297ae:	2d63      	cmp	r5, #99	; 0x63
 80297b0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80297b4:	f04a 0a02 	orr.w	sl, sl, #2
 80297b8:	f340 8108 	ble.w	80299cc <_svfprintf_r+0x724>
 80297bc:	1c69      	adds	r1, r5, #1
 80297be:	9803      	ldr	r0, [sp, #12]
 80297c0:	f7ff f888 	bl	80288d4 <_malloc_r>
 80297c4:	4683      	mov	fp, r0
 80297c6:	2800      	cmp	r0, #0
 80297c8:	f040 8103 	bne.w	80299d2 <_svfprintf_r+0x72a>
 80297cc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80297d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80297d4:	f8a8 300c 	strh.w	r3, [r8, #12]
 80297d8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80297dc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80297e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80297e2:	bf18      	it	ne
 80297e4:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 80297e8:	e582      	b.n	80292f0 <_svfprintf_r+0x48>
 80297ea:	1c69      	adds	r1, r5, #1
 80297ec:	f000 80f3 	beq.w	80299d6 <_svfprintf_r+0x72e>
 80297f0:	9b07      	ldr	r3, [sp, #28]
 80297f2:	2b47      	cmp	r3, #71	; 0x47
 80297f4:	d102      	bne.n	80297fc <_svfprintf_r+0x554>
 80297f6:	2d00      	cmp	r5, #0
 80297f8:	f000 80ef 	beq.w	80299da <_svfprintf_r+0x732>
 80297fc:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8029800:	9310      	str	r3, [sp, #64]	; 0x40
 8029802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029804:	2b00      	cmp	r3, #0
 8029806:	f280 80eb 	bge.w	80299e0 <_svfprintf_r+0x738>
 802980a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802980c:	9314      	str	r3, [sp, #80]	; 0x50
 802980e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029810:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8029814:	9315      	str	r3, [sp, #84]	; 0x54
 8029816:	232d      	movs	r3, #45	; 0x2d
 8029818:	9313      	str	r3, [sp, #76]	; 0x4c
 802981a:	9b07      	ldr	r3, [sp, #28]
 802981c:	2b41      	cmp	r3, #65	; 0x41
 802981e:	f040 8105 	bne.w	8029a2c <_svfprintf_r+0x784>
 8029822:	a820      	add	r0, sp, #128	; 0x80
 8029824:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 8029828:	f002 fbf0 	bl	802c00c <frexp>
 802982c:	2200      	movs	r2, #0
 802982e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8029832:	ec51 0b10 	vmov	r0, r1, d0
 8029836:	f7dd fc79 	bl	800712c <__aeabi_dmul>
 802983a:	2200      	movs	r2, #0
 802983c:	2300      	movs	r3, #0
 802983e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8029842:	f7dd fedb 	bl	80075fc <__aeabi_dcmpeq>
 8029846:	b108      	cbz	r0, 802984c <_svfprintf_r+0x5a4>
 8029848:	2301      	movs	r3, #1
 802984a:	9320      	str	r3, [sp, #128]	; 0x80
 802984c:	4f6c      	ldr	r7, [pc, #432]	; (8029a00 <_svfprintf_r+0x758>)
 802984e:	4b6d      	ldr	r3, [pc, #436]	; (8029a04 <_svfprintf_r+0x75c>)
 8029850:	9a06      	ldr	r2, [sp, #24]
 8029852:	2a61      	cmp	r2, #97	; 0x61
 8029854:	bf08      	it	eq
 8029856:	461f      	moveq	r7, r3
 8029858:	9711      	str	r7, [sp, #68]	; 0x44
 802985a:	465e      	mov	r6, fp
 802985c:	1e6f      	subs	r7, r5, #1
 802985e:	2200      	movs	r2, #0
 8029860:	4b69      	ldr	r3, [pc, #420]	; (8029a08 <_svfprintf_r+0x760>)
 8029862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8029866:	f7dd fc61 	bl	800712c <__aeabi_dmul>
 802986a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802986e:	f7dd ff0d 	bl	800768c <__aeabi_d2iz>
 8029872:	901c      	str	r0, [sp, #112]	; 0x70
 8029874:	f7dd fbf0 	bl	8007058 <__aeabi_i2d>
 8029878:	4602      	mov	r2, r0
 802987a:	460b      	mov	r3, r1
 802987c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8029880:	f7dd fa9c 	bl	8006dbc <__aeabi_dsub>
 8029884:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8029886:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8029888:	971d      	str	r7, [sp, #116]	; 0x74
 802988a:	5c9b      	ldrb	r3, [r3, r2]
 802988c:	f806 3b01 	strb.w	r3, [r6], #1
 8029890:	1c7a      	adds	r2, r7, #1
 8029892:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8029896:	d006      	beq.n	80298a6 <_svfprintf_r+0x5fe>
 8029898:	2200      	movs	r2, #0
 802989a:	2300      	movs	r3, #0
 802989c:	3f01      	subs	r7, #1
 802989e:	f7dd fead 	bl	80075fc <__aeabi_dcmpeq>
 80298a2:	2800      	cmp	r0, #0
 80298a4:	d0db      	beq.n	802985e <_svfprintf_r+0x5b6>
 80298a6:	2200      	movs	r2, #0
 80298a8:	4b58      	ldr	r3, [pc, #352]	; (8029a0c <_svfprintf_r+0x764>)
 80298aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80298ae:	f7dd fecd 	bl	800764c <__aeabi_dcmpgt>
 80298b2:	b960      	cbnz	r0, 80298ce <_svfprintf_r+0x626>
 80298b4:	2200      	movs	r2, #0
 80298b6:	4b55      	ldr	r3, [pc, #340]	; (8029a0c <_svfprintf_r+0x764>)
 80298b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80298bc:	f7dd fe9e 	bl	80075fc <__aeabi_dcmpeq>
 80298c0:	2800      	cmp	r0, #0
 80298c2:	f000 80ae 	beq.w	8029a22 <_svfprintf_r+0x77a>
 80298c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80298c8:	07db      	lsls	r3, r3, #31
 80298ca:	f140 80aa 	bpl.w	8029a22 <_svfprintf_r+0x77a>
 80298ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80298d0:	9624      	str	r6, [sp, #144]	; 0x90
 80298d2:	7bd9      	ldrb	r1, [r3, #15]
 80298d4:	2030      	movs	r0, #48	; 0x30
 80298d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80298d8:	1e53      	subs	r3, r2, #1
 80298da:	9324      	str	r3, [sp, #144]	; 0x90
 80298dc:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80298e0:	428b      	cmp	r3, r1
 80298e2:	f000 8095 	beq.w	8029a10 <_svfprintf_r+0x768>
 80298e6:	2b39      	cmp	r3, #57	; 0x39
 80298e8:	bf0b      	itete	eq
 80298ea:	9b11      	ldreq	r3, [sp, #68]	; 0x44
 80298ec:	3301      	addne	r3, #1
 80298ee:	7a9b      	ldrbeq	r3, [r3, #10]
 80298f0:	b2db      	uxtbne	r3, r3
 80298f2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80298f6:	4633      	mov	r3, r6
 80298f8:	eba3 030b 	sub.w	r3, r3, fp
 80298fc:	9304      	str	r3, [sp, #16]
 80298fe:	9b07      	ldr	r3, [sp, #28]
 8029900:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8029902:	2b47      	cmp	r3, #71	; 0x47
 8029904:	f040 80d7 	bne.w	8029ab6 <_svfprintf_r+0x80e>
 8029908:	1cf7      	adds	r7, r6, #3
 802990a:	db02      	blt.n	8029912 <_svfprintf_r+0x66a>
 802990c:	42b5      	cmp	r5, r6
 802990e:	f280 80fd 	bge.w	8029b0c <_svfprintf_r+0x864>
 8029912:	9b06      	ldr	r3, [sp, #24]
 8029914:	3b02      	subs	r3, #2
 8029916:	9306      	str	r3, [sp, #24]
 8029918:	9906      	ldr	r1, [sp, #24]
 802991a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 802991e:	f021 0120 	bic.w	r1, r1, #32
 8029922:	2941      	cmp	r1, #65	; 0x41
 8029924:	bf08      	it	eq
 8029926:	320f      	addeq	r2, #15
 8029928:	f106 33ff 	add.w	r3, r6, #4294967295	; 0xffffffff
 802992c:	bf06      	itte	eq
 802992e:	b2d2      	uxtbeq	r2, r2
 8029930:	2101      	moveq	r1, #1
 8029932:	2100      	movne	r1, #0
 8029934:	2b00      	cmp	r3, #0
 8029936:	9320      	str	r3, [sp, #128]	; 0x80
 8029938:	bfb8      	it	lt
 802993a:	f1c6 0301 	rsblt	r3, r6, #1
 802993e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8029942:	bfb4      	ite	lt
 8029944:	222d      	movlt	r2, #45	; 0x2d
 8029946:	222b      	movge	r2, #43	; 0x2b
 8029948:	2b09      	cmp	r3, #9
 802994a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 802994e:	f340 80c9 	ble.w	8029ae4 <_svfprintf_r+0x83c>
 8029952:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8029956:	250a      	movs	r5, #10
 8029958:	fb93 f0f5 	sdiv	r0, r3, r5
 802995c:	fb05 3310 	mls	r3, r5, r0, r3
 8029960:	3330      	adds	r3, #48	; 0x30
 8029962:	2809      	cmp	r0, #9
 8029964:	f802 3c01 	strb.w	r3, [r2, #-1]
 8029968:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 802996c:	4603      	mov	r3, r0
 802996e:	f300 80b2 	bgt.w	8029ad6 <_svfprintf_r+0x82e>
 8029972:	3330      	adds	r3, #48	; 0x30
 8029974:	f801 3c01 	strb.w	r3, [r1, #-1]
 8029978:	3a02      	subs	r2, #2
 802997a:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 802997e:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8029982:	4282      	cmp	r2, r0
 8029984:	4619      	mov	r1, r3
 8029986:	f0c0 80a8 	bcc.w	8029ada <_svfprintf_r+0x832>
 802998a:	9a04      	ldr	r2, [sp, #16]
 802998c:	ab22      	add	r3, sp, #136	; 0x88
 802998e:	1acb      	subs	r3, r1, r3
 8029990:	2a01      	cmp	r2, #1
 8029992:	9317      	str	r3, [sp, #92]	; 0x5c
 8029994:	eb03 0502 	add.w	r5, r3, r2
 8029998:	dc02      	bgt.n	80299a0 <_svfprintf_r+0x6f8>
 802999a:	f01a 0f01 	tst.w	sl, #1
 802999e:	d001      	beq.n	80299a4 <_svfprintf_r+0x6fc>
 80299a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80299a2:	441d      	add	r5, r3
 80299a4:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80299a8:	2700      	movs	r7, #0
 80299aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80299ae:	9310      	str	r3, [sp, #64]	; 0x40
 80299b0:	9707      	str	r7, [sp, #28]
 80299b2:	463e      	mov	r6, r7
 80299b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80299b6:	2b00      	cmp	r3, #0
 80299b8:	f000 8315 	beq.w	8029fe6 <_svfprintf_r+0xd3e>
 80299bc:	232d      	movs	r3, #45	; 0x2d
 80299be:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 80299c2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80299c6:	2300      	movs	r3, #0
 80299c8:	9310      	str	r3, [sp, #64]	; 0x40
 80299ca:	e160      	b.n	8029c8e <_svfprintf_r+0x9e6>
 80299cc:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 80299d0:	e714      	b.n	80297fc <_svfprintf_r+0x554>
 80299d2:	4681      	mov	r9, r0
 80299d4:	e712      	b.n	80297fc <_svfprintf_r+0x554>
 80299d6:	2506      	movs	r5, #6
 80299d8:	e710      	b.n	80297fc <_svfprintf_r+0x554>
 80299da:	46a9      	mov	r9, r5
 80299dc:	2501      	movs	r5, #1
 80299de:	e70d      	b.n	80297fc <_svfprintf_r+0x554>
 80299e0:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80299e4:	2300      	movs	r3, #0
 80299e6:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80299ea:	e715      	b.n	8029818 <_svfprintf_r+0x570>
 80299ec:	7fefffff 	.word	0x7fefffff
 80299f0:	080b40e8 	.word	0x080b40e8
 80299f4:	080b40e4 	.word	0x080b40e4
 80299f8:	080b40f0 	.word	0x080b40f0
 80299fc:	080b40ec 	.word	0x080b40ec
 8029a00:	080b4105 	.word	0x080b4105
 8029a04:	080b40f4 	.word	0x080b40f4
 8029a08:	40300000 	.word	0x40300000
 8029a0c:	3fe00000 	.word	0x3fe00000
 8029a10:	f802 0c01 	strb.w	r0, [r2, #-1]
 8029a14:	e75f      	b.n	80298d6 <_svfprintf_r+0x62e>
 8029a16:	f803 1b01 	strb.w	r1, [r3], #1
 8029a1a:	1af2      	subs	r2, r6, r3
 8029a1c:	2a00      	cmp	r2, #0
 8029a1e:	dafa      	bge.n	8029a16 <_svfprintf_r+0x76e>
 8029a20:	e76a      	b.n	80298f8 <_svfprintf_r+0x650>
 8029a22:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8029a24:	4633      	mov	r3, r6
 8029a26:	2130      	movs	r1, #48	; 0x30
 8029a28:	4416      	add	r6, r2
 8029a2a:	e7f6      	b.n	8029a1a <_svfprintf_r+0x772>
 8029a2c:	9b07      	ldr	r3, [sp, #28]
 8029a2e:	2b46      	cmp	r3, #70	; 0x46
 8029a30:	d004      	beq.n	8029a3c <_svfprintf_r+0x794>
 8029a32:	2b45      	cmp	r3, #69	; 0x45
 8029a34:	d13a      	bne.n	8029aac <_svfprintf_r+0x804>
 8029a36:	1c6e      	adds	r6, r5, #1
 8029a38:	2102      	movs	r1, #2
 8029a3a:	e001      	b.n	8029a40 <_svfprintf_r+0x798>
 8029a3c:	462e      	mov	r6, r5
 8029a3e:	2103      	movs	r1, #3
 8029a40:	ab24      	add	r3, sp, #144	; 0x90
 8029a42:	9301      	str	r3, [sp, #4]
 8029a44:	ab21      	add	r3, sp, #132	; 0x84
 8029a46:	9300      	str	r3, [sp, #0]
 8029a48:	4632      	mov	r2, r6
 8029a4a:	ab20      	add	r3, sp, #128	; 0x80
 8029a4c:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 8029a50:	9803      	ldr	r0, [sp, #12]
 8029a52:	f000 ffa5 	bl	802a9a0 <_dtoa_r>
 8029a56:	9b07      	ldr	r3, [sp, #28]
 8029a58:	2b47      	cmp	r3, #71	; 0x47
 8029a5a:	4683      	mov	fp, r0
 8029a5c:	d102      	bne.n	8029a64 <_svfprintf_r+0x7bc>
 8029a5e:	f01a 0f01 	tst.w	sl, #1
 8029a62:	d026      	beq.n	8029ab2 <_svfprintf_r+0x80a>
 8029a64:	9b07      	ldr	r3, [sp, #28]
 8029a66:	2b46      	cmp	r3, #70	; 0x46
 8029a68:	eb0b 0706 	add.w	r7, fp, r6
 8029a6c:	d10f      	bne.n	8029a8e <_svfprintf_r+0x7e6>
 8029a6e:	f89b 3000 	ldrb.w	r3, [fp]
 8029a72:	2b30      	cmp	r3, #48	; 0x30
 8029a74:	d109      	bne.n	8029a8a <_svfprintf_r+0x7e2>
 8029a76:	2200      	movs	r2, #0
 8029a78:	2300      	movs	r3, #0
 8029a7a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8029a7e:	f7dd fdbd 	bl	80075fc <__aeabi_dcmpeq>
 8029a82:	b910      	cbnz	r0, 8029a8a <_svfprintf_r+0x7e2>
 8029a84:	f1c6 0601 	rsb	r6, r6, #1
 8029a88:	9620      	str	r6, [sp, #128]	; 0x80
 8029a8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8029a8c:	441f      	add	r7, r3
 8029a8e:	2200      	movs	r2, #0
 8029a90:	2300      	movs	r3, #0
 8029a92:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8029a96:	f7dd fdb1 	bl	80075fc <__aeabi_dcmpeq>
 8029a9a:	b948      	cbnz	r0, 8029ab0 <_svfprintf_r+0x808>
 8029a9c:	2230      	movs	r2, #48	; 0x30
 8029a9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8029aa0:	429f      	cmp	r7, r3
 8029aa2:	d906      	bls.n	8029ab2 <_svfprintf_r+0x80a>
 8029aa4:	1c59      	adds	r1, r3, #1
 8029aa6:	9124      	str	r1, [sp, #144]	; 0x90
 8029aa8:	701a      	strb	r2, [r3, #0]
 8029aaa:	e7f8      	b.n	8029a9e <_svfprintf_r+0x7f6>
 8029aac:	462e      	mov	r6, r5
 8029aae:	e7c3      	b.n	8029a38 <_svfprintf_r+0x790>
 8029ab0:	9724      	str	r7, [sp, #144]	; 0x90
 8029ab2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8029ab4:	e720      	b.n	80298f8 <_svfprintf_r+0x650>
 8029ab6:	9b07      	ldr	r3, [sp, #28]
 8029ab8:	2b46      	cmp	r3, #70	; 0x46
 8029aba:	f47f af2d 	bne.w	8029918 <_svfprintf_r+0x670>
 8029abe:	2e00      	cmp	r6, #0
 8029ac0:	dd1d      	ble.n	8029afe <_svfprintf_r+0x856>
 8029ac2:	b915      	cbnz	r5, 8029aca <_svfprintf_r+0x822>
 8029ac4:	f01a 0f01 	tst.w	sl, #1
 8029ac8:	d034      	beq.n	8029b34 <_svfprintf_r+0x88c>
 8029aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8029acc:	18f3      	adds	r3, r6, r3
 8029ace:	441d      	add	r5, r3
 8029ad0:	2366      	movs	r3, #102	; 0x66
 8029ad2:	9306      	str	r3, [sp, #24]
 8029ad4:	e033      	b.n	8029b3e <_svfprintf_r+0x896>
 8029ad6:	460a      	mov	r2, r1
 8029ad8:	e73e      	b.n	8029958 <_svfprintf_r+0x6b0>
 8029ada:	f812 1b01 	ldrb.w	r1, [r2], #1
 8029ade:	f803 1b01 	strb.w	r1, [r3], #1
 8029ae2:	e74e      	b.n	8029982 <_svfprintf_r+0x6da>
 8029ae4:	b941      	cbnz	r1, 8029af8 <_svfprintf_r+0x850>
 8029ae6:	2230      	movs	r2, #48	; 0x30
 8029ae8:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8029aec:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8029af0:	3330      	adds	r3, #48	; 0x30
 8029af2:	1c51      	adds	r1, r2, #1
 8029af4:	7013      	strb	r3, [r2, #0]
 8029af6:	e748      	b.n	802998a <_svfprintf_r+0x6e2>
 8029af8:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8029afc:	e7f8      	b.n	8029af0 <_svfprintf_r+0x848>
 8029afe:	b915      	cbnz	r5, 8029b06 <_svfprintf_r+0x85e>
 8029b00:	f01a 0f01 	tst.w	sl, #1
 8029b04:	d018      	beq.n	8029b38 <_svfprintf_r+0x890>
 8029b06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8029b08:	3301      	adds	r3, #1
 8029b0a:	e7e0      	b.n	8029ace <_svfprintf_r+0x826>
 8029b0c:	9b04      	ldr	r3, [sp, #16]
 8029b0e:	42b3      	cmp	r3, r6
 8029b10:	dc06      	bgt.n	8029b20 <_svfprintf_r+0x878>
 8029b12:	f01a 0f01 	tst.w	sl, #1
 8029b16:	d025      	beq.n	8029b64 <_svfprintf_r+0x8bc>
 8029b18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8029b1a:	18f5      	adds	r5, r6, r3
 8029b1c:	2367      	movs	r3, #103	; 0x67
 8029b1e:	e7d8      	b.n	8029ad2 <_svfprintf_r+0x82a>
 8029b20:	9b04      	ldr	r3, [sp, #16]
 8029b22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8029b24:	2e00      	cmp	r6, #0
 8029b26:	eb03 0502 	add.w	r5, r3, r2
 8029b2a:	dcf7      	bgt.n	8029b1c <_svfprintf_r+0x874>
 8029b2c:	f1c6 0301 	rsb	r3, r6, #1
 8029b30:	441d      	add	r5, r3
 8029b32:	e7f3      	b.n	8029b1c <_svfprintf_r+0x874>
 8029b34:	4635      	mov	r5, r6
 8029b36:	e7cb      	b.n	8029ad0 <_svfprintf_r+0x828>
 8029b38:	2366      	movs	r3, #102	; 0x66
 8029b3a:	9306      	str	r3, [sp, #24]
 8029b3c:	2501      	movs	r5, #1
 8029b3e:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8029b42:	9307      	str	r3, [sp, #28]
 8029b44:	d01f      	beq.n	8029b86 <_svfprintf_r+0x8de>
 8029b46:	2700      	movs	r7, #0
 8029b48:	2e00      	cmp	r6, #0
 8029b4a:	9707      	str	r7, [sp, #28]
 8029b4c:	f77f af32 	ble.w	80299b4 <_svfprintf_r+0x70c>
 8029b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029b52:	781b      	ldrb	r3, [r3, #0]
 8029b54:	2bff      	cmp	r3, #255	; 0xff
 8029b56:	d107      	bne.n	8029b68 <_svfprintf_r+0x8c0>
 8029b58:	9b07      	ldr	r3, [sp, #28]
 8029b5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8029b5c:	443b      	add	r3, r7
 8029b5e:	fb02 5503 	mla	r5, r2, r3, r5
 8029b62:	e727      	b.n	80299b4 <_svfprintf_r+0x70c>
 8029b64:	4635      	mov	r5, r6
 8029b66:	e7d9      	b.n	8029b1c <_svfprintf_r+0x874>
 8029b68:	42b3      	cmp	r3, r6
 8029b6a:	daf5      	bge.n	8029b58 <_svfprintf_r+0x8b0>
 8029b6c:	1af6      	subs	r6, r6, r3
 8029b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029b70:	785b      	ldrb	r3, [r3, #1]
 8029b72:	b133      	cbz	r3, 8029b82 <_svfprintf_r+0x8da>
 8029b74:	9b07      	ldr	r3, [sp, #28]
 8029b76:	3301      	adds	r3, #1
 8029b78:	9307      	str	r3, [sp, #28]
 8029b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029b7c:	3301      	adds	r3, #1
 8029b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8029b80:	e7e6      	b.n	8029b50 <_svfprintf_r+0x8a8>
 8029b82:	3701      	adds	r7, #1
 8029b84:	e7e4      	b.n	8029b50 <_svfprintf_r+0x8a8>
 8029b86:	9f07      	ldr	r7, [sp, #28]
 8029b88:	e714      	b.n	80299b4 <_svfprintf_r+0x70c>
 8029b8a:	4632      	mov	r2, r6
 8029b8c:	f01a 0f20 	tst.w	sl, #32
 8029b90:	f852 3b04 	ldr.w	r3, [r2], #4
 8029b94:	9208      	str	r2, [sp, #32]
 8029b96:	d009      	beq.n	8029bac <_svfprintf_r+0x904>
 8029b98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029b9a:	4610      	mov	r0, r2
 8029b9c:	17d1      	asrs	r1, r2, #31
 8029b9e:	e9c3 0100 	strd	r0, r1, [r3]
 8029ba2:	9e08      	ldr	r6, [sp, #32]
 8029ba4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8029ba8:	f7ff bbba 	b.w	8029320 <_svfprintf_r+0x78>
 8029bac:	f01a 0f10 	tst.w	sl, #16
 8029bb0:	d002      	beq.n	8029bb8 <_svfprintf_r+0x910>
 8029bb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029bb4:	601a      	str	r2, [r3, #0]
 8029bb6:	e7f4      	b.n	8029ba2 <_svfprintf_r+0x8fa>
 8029bb8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8029bbc:	d002      	beq.n	8029bc4 <_svfprintf_r+0x91c>
 8029bbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029bc0:	801a      	strh	r2, [r3, #0]
 8029bc2:	e7ee      	b.n	8029ba2 <_svfprintf_r+0x8fa>
 8029bc4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8029bc8:	d0f3      	beq.n	8029bb2 <_svfprintf_r+0x90a>
 8029bca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029bcc:	701a      	strb	r2, [r3, #0]
 8029bce:	e7e8      	b.n	8029ba2 <_svfprintf_r+0x8fa>
 8029bd0:	f04a 0a10 	orr.w	sl, sl, #16
 8029bd4:	f01a 0f20 	tst.w	sl, #32
 8029bd8:	d01e      	beq.n	8029c18 <_svfprintf_r+0x970>
 8029bda:	3607      	adds	r6, #7
 8029bdc:	f026 0607 	bic.w	r6, r6, #7
 8029be0:	f106 0308 	add.w	r3, r6, #8
 8029be4:	e9d6 6700 	ldrd	r6, r7, [r6]
 8029be8:	9308      	str	r3, [sp, #32]
 8029bea:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8029bee:	2300      	movs	r3, #0
 8029bf0:	2200      	movs	r2, #0
 8029bf2:	1c69      	adds	r1, r5, #1
 8029bf4:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8029bf8:	f000 815b 	beq.w	8029eb2 <_svfprintf_r+0xc0a>
 8029bfc:	4652      	mov	r2, sl
 8029bfe:	ea56 0107 	orrs.w	r1, r6, r7
 8029c02:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8029c06:	f040 8154 	bne.w	8029eb2 <_svfprintf_r+0xc0a>
 8029c0a:	2d00      	cmp	r5, #0
 8029c0c:	f000 81d5 	beq.w	8029fba <_svfprintf_r+0xd12>
 8029c10:	2b01      	cmp	r3, #1
 8029c12:	f040 8151 	bne.w	8029eb8 <_svfprintf_r+0xc10>
 8029c16:	e558      	b.n	80296ca <_svfprintf_r+0x422>
 8029c18:	1d33      	adds	r3, r6, #4
 8029c1a:	f01a 0f10 	tst.w	sl, #16
 8029c1e:	9308      	str	r3, [sp, #32]
 8029c20:	d001      	beq.n	8029c26 <_svfprintf_r+0x97e>
 8029c22:	6836      	ldr	r6, [r6, #0]
 8029c24:	e003      	b.n	8029c2e <_svfprintf_r+0x986>
 8029c26:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8029c2a:	d002      	beq.n	8029c32 <_svfprintf_r+0x98a>
 8029c2c:	8836      	ldrh	r6, [r6, #0]
 8029c2e:	2700      	movs	r7, #0
 8029c30:	e7db      	b.n	8029bea <_svfprintf_r+0x942>
 8029c32:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8029c36:	d0f4      	beq.n	8029c22 <_svfprintf_r+0x97a>
 8029c38:	7836      	ldrb	r6, [r6, #0]
 8029c3a:	e7f8      	b.n	8029c2e <_svfprintf_r+0x986>
 8029c3c:	1d33      	adds	r3, r6, #4
 8029c3e:	9308      	str	r3, [sp, #32]
 8029c40:	f647 0330 	movw	r3, #30768	; 0x7830
 8029c44:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8029c48:	2278      	movs	r2, #120	; 0x78
 8029c4a:	4bb0      	ldr	r3, [pc, #704]	; (8029f0c <_svfprintf_r+0xc64>)
 8029c4c:	9318      	str	r3, [sp, #96]	; 0x60
 8029c4e:	6836      	ldr	r6, [r6, #0]
 8029c50:	9206      	str	r2, [sp, #24]
 8029c52:	2700      	movs	r7, #0
 8029c54:	f04a 0a02 	orr.w	sl, sl, #2
 8029c58:	2302      	movs	r3, #2
 8029c5a:	e7c9      	b.n	8029bf0 <_svfprintf_r+0x948>
 8029c5c:	1d33      	adds	r3, r6, #4
 8029c5e:	f8d6 b000 	ldr.w	fp, [r6]
 8029c62:	9308      	str	r3, [sp, #32]
 8029c64:	2600      	movs	r6, #0
 8029c66:	1c68      	adds	r0, r5, #1
 8029c68:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 8029c6c:	f000 80e1 	beq.w	8029e32 <_svfprintf_r+0xb8a>
 8029c70:	462a      	mov	r2, r5
 8029c72:	4631      	mov	r1, r6
 8029c74:	4658      	mov	r0, fp
 8029c76:	f7dd f83b 	bl	8006cf0 <memchr>
 8029c7a:	4681      	mov	r9, r0
 8029c7c:	2800      	cmp	r0, #0
 8029c7e:	f43f ad74 	beq.w	802976a <_svfprintf_r+0x4c2>
 8029c82:	eba0 050b 	sub.w	r5, r0, fp
 8029c86:	46b1      	mov	r9, r6
 8029c88:	9610      	str	r6, [sp, #64]	; 0x40
 8029c8a:	4637      	mov	r7, r6
 8029c8c:	9607      	str	r6, [sp, #28]
 8029c8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8029c90:	42ab      	cmp	r3, r5
 8029c92:	bfb8      	it	lt
 8029c94:	462b      	movlt	r3, r5
 8029c96:	9311      	str	r3, [sp, #68]	; 0x44
 8029c98:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8029c9c:	b113      	cbz	r3, 8029ca4 <_svfprintf_r+0x9fc>
 8029c9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8029ca0:	3301      	adds	r3, #1
 8029ca2:	9311      	str	r3, [sp, #68]	; 0x44
 8029ca4:	f01a 0302 	ands.w	r3, sl, #2
 8029ca8:	931c      	str	r3, [sp, #112]	; 0x70
 8029caa:	bf1e      	ittt	ne
 8029cac:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8029cae:	3302      	addne	r3, #2
 8029cb0:	9311      	strne	r3, [sp, #68]	; 0x44
 8029cb2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8029cb6:	931d      	str	r3, [sp, #116]	; 0x74
 8029cb8:	d122      	bne.n	8029d00 <_svfprintf_r+0xa58>
 8029cba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8029cbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8029cbe:	1a9b      	subs	r3, r3, r2
 8029cc0:	2b00      	cmp	r3, #0
 8029cc2:	9313      	str	r3, [sp, #76]	; 0x4c
 8029cc4:	dd1c      	ble.n	8029d00 <_svfprintf_r+0xa58>
 8029cc6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8029cc8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8029ccc:	2810      	cmp	r0, #16
 8029cce:	4890      	ldr	r0, [pc, #576]	; (8029f10 <_svfprintf_r+0xc68>)
 8029cd0:	6020      	str	r0, [r4, #0]
 8029cd2:	f102 0201 	add.w	r2, r2, #1
 8029cd6:	f104 0108 	add.w	r1, r4, #8
 8029cda:	f300 8188 	bgt.w	8029fee <_svfprintf_r+0xd46>
 8029cde:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8029ce0:	6060      	str	r0, [r4, #4]
 8029ce2:	4403      	add	r3, r0
 8029ce4:	2a07      	cmp	r2, #7
 8029ce6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8029cea:	f340 8195 	ble.w	802a018 <_svfprintf_r+0xd70>
 8029cee:	aa26      	add	r2, sp, #152	; 0x98
 8029cf0:	4641      	mov	r1, r8
 8029cf2:	9803      	ldr	r0, [sp, #12]
 8029cf4:	f002 fa18 	bl	802c128 <__ssprint_r>
 8029cf8:	2800      	cmp	r0, #0
 8029cfa:	f040 84c1 	bne.w	802a680 <_svfprintf_r+0x13d8>
 8029cfe:	ac29      	add	r4, sp, #164	; 0xa4
 8029d00:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8029d04:	b173      	cbz	r3, 8029d24 <_svfprintf_r+0xa7c>
 8029d06:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8029d0a:	6023      	str	r3, [r4, #0]
 8029d0c:	2301      	movs	r3, #1
 8029d0e:	6063      	str	r3, [r4, #4]
 8029d10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029d12:	3301      	adds	r3, #1
 8029d14:	9328      	str	r3, [sp, #160]	; 0xa0
 8029d16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8029d18:	3301      	adds	r3, #1
 8029d1a:	2b07      	cmp	r3, #7
 8029d1c:	9327      	str	r3, [sp, #156]	; 0x9c
 8029d1e:	f300 817d 	bgt.w	802a01c <_svfprintf_r+0xd74>
 8029d22:	3408      	adds	r4, #8
 8029d24:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8029d26:	b16b      	cbz	r3, 8029d44 <_svfprintf_r+0xa9c>
 8029d28:	ab1f      	add	r3, sp, #124	; 0x7c
 8029d2a:	6023      	str	r3, [r4, #0]
 8029d2c:	2302      	movs	r3, #2
 8029d2e:	6063      	str	r3, [r4, #4]
 8029d30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029d32:	3302      	adds	r3, #2
 8029d34:	9328      	str	r3, [sp, #160]	; 0xa0
 8029d36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8029d38:	3301      	adds	r3, #1
 8029d3a:	2b07      	cmp	r3, #7
 8029d3c:	9327      	str	r3, [sp, #156]	; 0x9c
 8029d3e:	f300 8177 	bgt.w	802a030 <_svfprintf_r+0xd88>
 8029d42:	3408      	adds	r4, #8
 8029d44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8029d46:	2b80      	cmp	r3, #128	; 0x80
 8029d48:	d122      	bne.n	8029d90 <_svfprintf_r+0xae8>
 8029d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8029d4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8029d4e:	1a9b      	subs	r3, r3, r2
 8029d50:	2b00      	cmp	r3, #0
 8029d52:	9313      	str	r3, [sp, #76]	; 0x4c
 8029d54:	dd1c      	ble.n	8029d90 <_svfprintf_r+0xae8>
 8029d56:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8029d58:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8029d5c:	2810      	cmp	r0, #16
 8029d5e:	486d      	ldr	r0, [pc, #436]	; (8029f14 <_svfprintf_r+0xc6c>)
 8029d60:	6020      	str	r0, [r4, #0]
 8029d62:	f102 0201 	add.w	r2, r2, #1
 8029d66:	f104 0108 	add.w	r1, r4, #8
 8029d6a:	f300 816b 	bgt.w	802a044 <_svfprintf_r+0xd9c>
 8029d6e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8029d70:	6060      	str	r0, [r4, #4]
 8029d72:	4403      	add	r3, r0
 8029d74:	2a07      	cmp	r2, #7
 8029d76:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8029d7a:	f340 8178 	ble.w	802a06e <_svfprintf_r+0xdc6>
 8029d7e:	aa26      	add	r2, sp, #152	; 0x98
 8029d80:	4641      	mov	r1, r8
 8029d82:	9803      	ldr	r0, [sp, #12]
 8029d84:	f002 f9d0 	bl	802c128 <__ssprint_r>
 8029d88:	2800      	cmp	r0, #0
 8029d8a:	f040 8479 	bne.w	802a680 <_svfprintf_r+0x13d8>
 8029d8e:	ac29      	add	r4, sp, #164	; 0xa4
 8029d90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8029d92:	1b5b      	subs	r3, r3, r5
 8029d94:	2b00      	cmp	r3, #0
 8029d96:	9310      	str	r3, [sp, #64]	; 0x40
 8029d98:	dd1c      	ble.n	8029dd4 <_svfprintf_r+0xb2c>
 8029d9a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8029d9c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8029da0:	2810      	cmp	r0, #16
 8029da2:	485c      	ldr	r0, [pc, #368]	; (8029f14 <_svfprintf_r+0xc6c>)
 8029da4:	6020      	str	r0, [r4, #0]
 8029da6:	f102 0201 	add.w	r2, r2, #1
 8029daa:	f104 0108 	add.w	r1, r4, #8
 8029dae:	f300 8160 	bgt.w	802a072 <_svfprintf_r+0xdca>
 8029db2:	9810      	ldr	r0, [sp, #64]	; 0x40
 8029db4:	6060      	str	r0, [r4, #4]
 8029db6:	4403      	add	r3, r0
 8029db8:	2a07      	cmp	r2, #7
 8029dba:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8029dbe:	f340 816d 	ble.w	802a09c <_svfprintf_r+0xdf4>
 8029dc2:	aa26      	add	r2, sp, #152	; 0x98
 8029dc4:	4641      	mov	r1, r8
 8029dc6:	9803      	ldr	r0, [sp, #12]
 8029dc8:	f002 f9ae 	bl	802c128 <__ssprint_r>
 8029dcc:	2800      	cmp	r0, #0
 8029dce:	f040 8457 	bne.w	802a680 <_svfprintf_r+0x13d8>
 8029dd2:	ac29      	add	r4, sp, #164	; 0xa4
 8029dd4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029dd6:	9310      	str	r3, [sp, #64]	; 0x40
 8029dd8:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8029ddc:	f040 8160 	bne.w	802a0a0 <_svfprintf_r+0xdf8>
 8029de0:	e9c4 b500 	strd	fp, r5, [r4]
 8029de4:	441d      	add	r5, r3
 8029de6:	9528      	str	r5, [sp, #160]	; 0xa0
 8029de8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8029dea:	3301      	adds	r3, #1
 8029dec:	2b07      	cmp	r3, #7
 8029dee:	9327      	str	r3, [sp, #156]	; 0x9c
 8029df0:	f300 819c 	bgt.w	802a12c <_svfprintf_r+0xe84>
 8029df4:	3408      	adds	r4, #8
 8029df6:	f01a 0f04 	tst.w	sl, #4
 8029dfa:	f040 8423 	bne.w	802a644 <_svfprintf_r+0x139c>
 8029dfe:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 8029e02:	9911      	ldr	r1, [sp, #68]	; 0x44
 8029e04:	428a      	cmp	r2, r1
 8029e06:	bfac      	ite	ge
 8029e08:	189b      	addge	r3, r3, r2
 8029e0a:	185b      	addlt	r3, r3, r1
 8029e0c:	930e      	str	r3, [sp, #56]	; 0x38
 8029e0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029e10:	b13b      	cbz	r3, 8029e22 <_svfprintf_r+0xb7a>
 8029e12:	aa26      	add	r2, sp, #152	; 0x98
 8029e14:	4641      	mov	r1, r8
 8029e16:	9803      	ldr	r0, [sp, #12]
 8029e18:	f002 f986 	bl	802c128 <__ssprint_r>
 8029e1c:	2800      	cmp	r0, #0
 8029e1e:	f040 842f 	bne.w	802a680 <_svfprintf_r+0x13d8>
 8029e22:	2300      	movs	r3, #0
 8029e24:	9327      	str	r3, [sp, #156]	; 0x9c
 8029e26:	f1b9 0f00 	cmp.w	r9, #0
 8029e2a:	f040 8445 	bne.w	802a6b8 <_svfprintf_r+0x1410>
 8029e2e:	ac29      	add	r4, sp, #164	; 0xa4
 8029e30:	e6b7      	b.n	8029ba2 <_svfprintf_r+0x8fa>
 8029e32:	4658      	mov	r0, fp
 8029e34:	f7dc ffb6 	bl	8006da4 <strlen>
 8029e38:	46b1      	mov	r9, r6
 8029e3a:	4605      	mov	r5, r0
 8029e3c:	e495      	b.n	802976a <_svfprintf_r+0x4c2>
 8029e3e:	f04a 0a10 	orr.w	sl, sl, #16
 8029e42:	f01a 0f20 	tst.w	sl, #32
 8029e46:	d009      	beq.n	8029e5c <_svfprintf_r+0xbb4>
 8029e48:	3607      	adds	r6, #7
 8029e4a:	f026 0607 	bic.w	r6, r6, #7
 8029e4e:	f106 0308 	add.w	r3, r6, #8
 8029e52:	e9d6 6700 	ldrd	r6, r7, [r6]
 8029e56:	9308      	str	r3, [sp, #32]
 8029e58:	2301      	movs	r3, #1
 8029e5a:	e6c9      	b.n	8029bf0 <_svfprintf_r+0x948>
 8029e5c:	1d33      	adds	r3, r6, #4
 8029e5e:	f01a 0f10 	tst.w	sl, #16
 8029e62:	9308      	str	r3, [sp, #32]
 8029e64:	d001      	beq.n	8029e6a <_svfprintf_r+0xbc2>
 8029e66:	6836      	ldr	r6, [r6, #0]
 8029e68:	e003      	b.n	8029e72 <_svfprintf_r+0xbca>
 8029e6a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8029e6e:	d002      	beq.n	8029e76 <_svfprintf_r+0xbce>
 8029e70:	8836      	ldrh	r6, [r6, #0]
 8029e72:	2700      	movs	r7, #0
 8029e74:	e7f0      	b.n	8029e58 <_svfprintf_r+0xbb0>
 8029e76:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8029e7a:	d0f4      	beq.n	8029e66 <_svfprintf_r+0xbbe>
 8029e7c:	7836      	ldrb	r6, [r6, #0]
 8029e7e:	e7f8      	b.n	8029e72 <_svfprintf_r+0xbca>
 8029e80:	4b22      	ldr	r3, [pc, #136]	; (8029f0c <_svfprintf_r+0xc64>)
 8029e82:	f7ff bb48 	b.w	8029516 <_svfprintf_r+0x26e>
 8029e86:	1d33      	adds	r3, r6, #4
 8029e88:	f01a 0f10 	tst.w	sl, #16
 8029e8c:	9308      	str	r3, [sp, #32]
 8029e8e:	d001      	beq.n	8029e94 <_svfprintf_r+0xbec>
 8029e90:	6836      	ldr	r6, [r6, #0]
 8029e92:	e003      	b.n	8029e9c <_svfprintf_r+0xbf4>
 8029e94:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8029e98:	d003      	beq.n	8029ea2 <_svfprintf_r+0xbfa>
 8029e9a:	8836      	ldrh	r6, [r6, #0]
 8029e9c:	2700      	movs	r7, #0
 8029e9e:	f7ff bb47 	b.w	8029530 <_svfprintf_r+0x288>
 8029ea2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8029ea6:	d0f3      	beq.n	8029e90 <_svfprintf_r+0xbe8>
 8029ea8:	7836      	ldrb	r6, [r6, #0]
 8029eaa:	e7f7      	b.n	8029e9c <_svfprintf_r+0xbf4>
 8029eac:	4652      	mov	r2, sl
 8029eae:	2301      	movs	r3, #1
 8029eb0:	e6a5      	b.n	8029bfe <_svfprintf_r+0x956>
 8029eb2:	2b01      	cmp	r3, #1
 8029eb4:	f43f ac04 	beq.w	80296c0 <_svfprintf_r+0x418>
 8029eb8:	2b02      	cmp	r3, #2
 8029eba:	d06c      	beq.n	8029f96 <_svfprintf_r+0xcee>
 8029ebc:	ab52      	add	r3, sp, #328	; 0x148
 8029ebe:	08f1      	lsrs	r1, r6, #3
 8029ec0:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8029ec4:	08f8      	lsrs	r0, r7, #3
 8029ec6:	f006 0207 	and.w	r2, r6, #7
 8029eca:	4607      	mov	r7, r0
 8029ecc:	460e      	mov	r6, r1
 8029ece:	3230      	adds	r2, #48	; 0x30
 8029ed0:	ea56 0107 	orrs.w	r1, r6, r7
 8029ed4:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8029ed8:	f803 2c01 	strb.w	r2, [r3, #-1]
 8029edc:	d114      	bne.n	8029f08 <_svfprintf_r+0xc60>
 8029ede:	f01a 0f01 	tst.w	sl, #1
 8029ee2:	d006      	beq.n	8029ef2 <_svfprintf_r+0xc4a>
 8029ee4:	2a30      	cmp	r2, #48	; 0x30
 8029ee6:	d004      	beq.n	8029ef2 <_svfprintf_r+0xc4a>
 8029ee8:	2230      	movs	r2, #48	; 0x30
 8029eea:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8029eee:	f1a3 0b02 	sub.w	fp, r3, #2
 8029ef2:	ab52      	add	r3, sp, #328	; 0x148
 8029ef4:	9510      	str	r5, [sp, #64]	; 0x40
 8029ef6:	f04f 0900 	mov.w	r9, #0
 8029efa:	eba3 050b 	sub.w	r5, r3, fp
 8029efe:	464f      	mov	r7, r9
 8029f00:	f8cd 901c 	str.w	r9, [sp, #28]
 8029f04:	464e      	mov	r6, r9
 8029f06:	e6c2      	b.n	8029c8e <_svfprintf_r+0x9e6>
 8029f08:	465b      	mov	r3, fp
 8029f0a:	e7d8      	b.n	8029ebe <_svfprintf_r+0xc16>
 8029f0c:	080b40f4 	.word	0x080b40f4
 8029f10:	080b4118 	.word	0x080b4118
 8029f14:	080b4128 	.word	0x080b4128
 8029f18:	2300      	movs	r3, #0
 8029f1a:	9304      	str	r3, [sp, #16]
 8029f1c:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8029f20:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8029f24:	9307      	str	r3, [sp, #28]
 8029f26:	220a      	movs	r2, #10
 8029f28:	2300      	movs	r3, #0
 8029f2a:	4630      	mov	r0, r6
 8029f2c:	4639      	mov	r1, r7
 8029f2e:	f7dd fc25 	bl	800777c <__aeabi_uldivmod>
 8029f32:	9b04      	ldr	r3, [sp, #16]
 8029f34:	3301      	adds	r3, #1
 8029f36:	9304      	str	r3, [sp, #16]
 8029f38:	9b07      	ldr	r3, [sp, #28]
 8029f3a:	3230      	adds	r2, #48	; 0x30
 8029f3c:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8029f40:	f809 2c01 	strb.w	r2, [r9, #-1]
 8029f44:	b1d3      	cbz	r3, 8029f7c <_svfprintf_r+0xcd4>
 8029f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029f48:	9a04      	ldr	r2, [sp, #16]
 8029f4a:	781b      	ldrb	r3, [r3, #0]
 8029f4c:	429a      	cmp	r2, r3
 8029f4e:	d115      	bne.n	8029f7c <_svfprintf_r+0xcd4>
 8029f50:	2aff      	cmp	r2, #255	; 0xff
 8029f52:	d013      	beq.n	8029f7c <_svfprintf_r+0xcd4>
 8029f54:	2f00      	cmp	r7, #0
 8029f56:	bf08      	it	eq
 8029f58:	2e0a      	cmpeq	r6, #10
 8029f5a:	d30f      	bcc.n	8029f7c <_svfprintf_r+0xcd4>
 8029f5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8029f5e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8029f60:	ebab 0b03 	sub.w	fp, fp, r3
 8029f64:	461a      	mov	r2, r3
 8029f66:	4658      	mov	r0, fp
 8029f68:	f002 f8c9 	bl	802c0fe <strncpy>
 8029f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029f6e:	785b      	ldrb	r3, [r3, #1]
 8029f70:	b11b      	cbz	r3, 8029f7a <_svfprintf_r+0xcd2>
 8029f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029f74:	3301      	adds	r3, #1
 8029f76:	9309      	str	r3, [sp, #36]	; 0x24
 8029f78:	2300      	movs	r3, #0
 8029f7a:	9304      	str	r3, [sp, #16]
 8029f7c:	2300      	movs	r3, #0
 8029f7e:	4630      	mov	r0, r6
 8029f80:	4639      	mov	r1, r7
 8029f82:	220a      	movs	r2, #10
 8029f84:	f7dd fbfa 	bl	800777c <__aeabi_uldivmod>
 8029f88:	4606      	mov	r6, r0
 8029f8a:	460f      	mov	r7, r1
 8029f8c:	ea56 0307 	orrs.w	r3, r6, r7
 8029f90:	d0af      	beq.n	8029ef2 <_svfprintf_r+0xc4a>
 8029f92:	46d9      	mov	r9, fp
 8029f94:	e7c7      	b.n	8029f26 <_svfprintf_r+0xc7e>
 8029f96:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8029f9a:	f006 030f 	and.w	r3, r6, #15
 8029f9e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8029fa0:	5cd3      	ldrb	r3, [r2, r3]
 8029fa2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8029fa6:	0933      	lsrs	r3, r6, #4
 8029fa8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8029fac:	093a      	lsrs	r2, r7, #4
 8029fae:	461e      	mov	r6, r3
 8029fb0:	4617      	mov	r7, r2
 8029fb2:	ea56 0307 	orrs.w	r3, r6, r7
 8029fb6:	d1f0      	bne.n	8029f9a <_svfprintf_r+0xcf2>
 8029fb8:	e79b      	b.n	8029ef2 <_svfprintf_r+0xc4a>
 8029fba:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8029fbe:	2b00      	cmp	r3, #0
 8029fc0:	d197      	bne.n	8029ef2 <_svfprintf_r+0xc4a>
 8029fc2:	07d2      	lsls	r2, r2, #31
 8029fc4:	bf44      	itt	mi
 8029fc6:	2330      	movmi	r3, #48	; 0x30
 8029fc8:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 8029fcc:	e791      	b.n	8029ef2 <_svfprintf_r+0xc4a>
 8029fce:	9b06      	ldr	r3, [sp, #24]
 8029fd0:	2b00      	cmp	r3, #0
 8029fd2:	f000 8377 	beq.w	802a6c4 <_svfprintf_r+0x141c>
 8029fd6:	2000      	movs	r0, #0
 8029fd8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8029fdc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8029fe0:	9608      	str	r6, [sp, #32]
 8029fe2:	f7ff bb49 	b.w	8029678 <_svfprintf_r+0x3d0>
 8029fe6:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8029fea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8029fec:	e4ec      	b.n	80299c8 <_svfprintf_r+0x720>
 8029fee:	2010      	movs	r0, #16
 8029ff0:	4403      	add	r3, r0
 8029ff2:	2a07      	cmp	r2, #7
 8029ff4:	6060      	str	r0, [r4, #4]
 8029ff6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8029ffa:	dd08      	ble.n	802a00e <_svfprintf_r+0xd66>
 8029ffc:	aa26      	add	r2, sp, #152	; 0x98
 8029ffe:	4641      	mov	r1, r8
 802a000:	9803      	ldr	r0, [sp, #12]
 802a002:	f002 f891 	bl	802c128 <__ssprint_r>
 802a006:	2800      	cmp	r0, #0
 802a008:	f040 833a 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a00c:	a929      	add	r1, sp, #164	; 0xa4
 802a00e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802a010:	3b10      	subs	r3, #16
 802a012:	9313      	str	r3, [sp, #76]	; 0x4c
 802a014:	460c      	mov	r4, r1
 802a016:	e656      	b.n	8029cc6 <_svfprintf_r+0xa1e>
 802a018:	460c      	mov	r4, r1
 802a01a:	e671      	b.n	8029d00 <_svfprintf_r+0xa58>
 802a01c:	aa26      	add	r2, sp, #152	; 0x98
 802a01e:	4641      	mov	r1, r8
 802a020:	9803      	ldr	r0, [sp, #12]
 802a022:	f002 f881 	bl	802c128 <__ssprint_r>
 802a026:	2800      	cmp	r0, #0
 802a028:	f040 832a 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a02c:	ac29      	add	r4, sp, #164	; 0xa4
 802a02e:	e679      	b.n	8029d24 <_svfprintf_r+0xa7c>
 802a030:	aa26      	add	r2, sp, #152	; 0x98
 802a032:	4641      	mov	r1, r8
 802a034:	9803      	ldr	r0, [sp, #12]
 802a036:	f002 f877 	bl	802c128 <__ssprint_r>
 802a03a:	2800      	cmp	r0, #0
 802a03c:	f040 8320 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a040:	ac29      	add	r4, sp, #164	; 0xa4
 802a042:	e67f      	b.n	8029d44 <_svfprintf_r+0xa9c>
 802a044:	2010      	movs	r0, #16
 802a046:	4403      	add	r3, r0
 802a048:	2a07      	cmp	r2, #7
 802a04a:	6060      	str	r0, [r4, #4]
 802a04c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 802a050:	dd08      	ble.n	802a064 <_svfprintf_r+0xdbc>
 802a052:	aa26      	add	r2, sp, #152	; 0x98
 802a054:	4641      	mov	r1, r8
 802a056:	9803      	ldr	r0, [sp, #12]
 802a058:	f002 f866 	bl	802c128 <__ssprint_r>
 802a05c:	2800      	cmp	r0, #0
 802a05e:	f040 830f 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a062:	a929      	add	r1, sp, #164	; 0xa4
 802a064:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802a066:	3b10      	subs	r3, #16
 802a068:	9313      	str	r3, [sp, #76]	; 0x4c
 802a06a:	460c      	mov	r4, r1
 802a06c:	e673      	b.n	8029d56 <_svfprintf_r+0xaae>
 802a06e:	460c      	mov	r4, r1
 802a070:	e68e      	b.n	8029d90 <_svfprintf_r+0xae8>
 802a072:	2010      	movs	r0, #16
 802a074:	4403      	add	r3, r0
 802a076:	2a07      	cmp	r2, #7
 802a078:	6060      	str	r0, [r4, #4]
 802a07a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 802a07e:	dd08      	ble.n	802a092 <_svfprintf_r+0xdea>
 802a080:	aa26      	add	r2, sp, #152	; 0x98
 802a082:	4641      	mov	r1, r8
 802a084:	9803      	ldr	r0, [sp, #12]
 802a086:	f002 f84f 	bl	802c128 <__ssprint_r>
 802a08a:	2800      	cmp	r0, #0
 802a08c:	f040 82f8 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a090:	a929      	add	r1, sp, #164	; 0xa4
 802a092:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802a094:	3b10      	subs	r3, #16
 802a096:	9310      	str	r3, [sp, #64]	; 0x40
 802a098:	460c      	mov	r4, r1
 802a09a:	e67e      	b.n	8029d9a <_svfprintf_r+0xaf2>
 802a09c:	460c      	mov	r4, r1
 802a09e:	e699      	b.n	8029dd4 <_svfprintf_r+0xb2c>
 802a0a0:	9b06      	ldr	r3, [sp, #24]
 802a0a2:	2b65      	cmp	r3, #101	; 0x65
 802a0a4:	f340 8234 	ble.w	802a510 <_svfprintf_r+0x1268>
 802a0a8:	2200      	movs	r2, #0
 802a0aa:	2300      	movs	r3, #0
 802a0ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 802a0b0:	f7dd faa4 	bl	80075fc <__aeabi_dcmpeq>
 802a0b4:	2800      	cmp	r0, #0
 802a0b6:	d069      	beq.n	802a18c <_svfprintf_r+0xee4>
 802a0b8:	4b6e      	ldr	r3, [pc, #440]	; (802a274 <_svfprintf_r+0xfcc>)
 802a0ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802a0bc:	6023      	str	r3, [r4, #0]
 802a0be:	2301      	movs	r3, #1
 802a0c0:	441d      	add	r5, r3
 802a0c2:	6063      	str	r3, [r4, #4]
 802a0c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a0c6:	9528      	str	r5, [sp, #160]	; 0xa0
 802a0c8:	3301      	adds	r3, #1
 802a0ca:	2b07      	cmp	r3, #7
 802a0cc:	9327      	str	r3, [sp, #156]	; 0x9c
 802a0ce:	dc37      	bgt.n	802a140 <_svfprintf_r+0xe98>
 802a0d0:	3408      	adds	r4, #8
 802a0d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802a0d4:	9a04      	ldr	r2, [sp, #16]
 802a0d6:	4293      	cmp	r3, r2
 802a0d8:	db03      	blt.n	802a0e2 <_svfprintf_r+0xe3a>
 802a0da:	f01a 0f01 	tst.w	sl, #1
 802a0de:	f43f ae8a 	beq.w	8029df6 <_svfprintf_r+0xb4e>
 802a0e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 802a0e4:	6023      	str	r3, [r4, #0]
 802a0e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802a0e8:	6063      	str	r3, [r4, #4]
 802a0ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802a0ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a0ee:	4413      	add	r3, r2
 802a0f0:	9328      	str	r3, [sp, #160]	; 0xa0
 802a0f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a0f4:	3301      	adds	r3, #1
 802a0f6:	2b07      	cmp	r3, #7
 802a0f8:	9327      	str	r3, [sp, #156]	; 0x9c
 802a0fa:	dc2b      	bgt.n	802a154 <_svfprintf_r+0xeac>
 802a0fc:	3408      	adds	r4, #8
 802a0fe:	9b04      	ldr	r3, [sp, #16]
 802a100:	1e5d      	subs	r5, r3, #1
 802a102:	2d00      	cmp	r5, #0
 802a104:	f77f ae77 	ble.w	8029df6 <_svfprintf_r+0xb4e>
 802a108:	4e5b      	ldr	r6, [pc, #364]	; (802a278 <_svfprintf_r+0xfd0>)
 802a10a:	2710      	movs	r7, #16
 802a10c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 802a110:	2d10      	cmp	r5, #16
 802a112:	f103 0301 	add.w	r3, r3, #1
 802a116:	f104 0108 	add.w	r1, r4, #8
 802a11a:	6026      	str	r6, [r4, #0]
 802a11c:	dc24      	bgt.n	802a168 <_svfprintf_r+0xec0>
 802a11e:	6065      	str	r5, [r4, #4]
 802a120:	2b07      	cmp	r3, #7
 802a122:	4415      	add	r5, r2
 802a124:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 802a128:	f340 8289 	ble.w	802a63e <_svfprintf_r+0x1396>
 802a12c:	aa26      	add	r2, sp, #152	; 0x98
 802a12e:	4641      	mov	r1, r8
 802a130:	9803      	ldr	r0, [sp, #12]
 802a132:	f001 fff9 	bl	802c128 <__ssprint_r>
 802a136:	2800      	cmp	r0, #0
 802a138:	f040 82a2 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a13c:	ac29      	add	r4, sp, #164	; 0xa4
 802a13e:	e65a      	b.n	8029df6 <_svfprintf_r+0xb4e>
 802a140:	aa26      	add	r2, sp, #152	; 0x98
 802a142:	4641      	mov	r1, r8
 802a144:	9803      	ldr	r0, [sp, #12]
 802a146:	f001 ffef 	bl	802c128 <__ssprint_r>
 802a14a:	2800      	cmp	r0, #0
 802a14c:	f040 8298 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a150:	ac29      	add	r4, sp, #164	; 0xa4
 802a152:	e7be      	b.n	802a0d2 <_svfprintf_r+0xe2a>
 802a154:	aa26      	add	r2, sp, #152	; 0x98
 802a156:	4641      	mov	r1, r8
 802a158:	9803      	ldr	r0, [sp, #12]
 802a15a:	f001 ffe5 	bl	802c128 <__ssprint_r>
 802a15e:	2800      	cmp	r0, #0
 802a160:	f040 828e 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a164:	ac29      	add	r4, sp, #164	; 0xa4
 802a166:	e7ca      	b.n	802a0fe <_svfprintf_r+0xe56>
 802a168:	3210      	adds	r2, #16
 802a16a:	2b07      	cmp	r3, #7
 802a16c:	6067      	str	r7, [r4, #4]
 802a16e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 802a172:	dd08      	ble.n	802a186 <_svfprintf_r+0xede>
 802a174:	aa26      	add	r2, sp, #152	; 0x98
 802a176:	4641      	mov	r1, r8
 802a178:	9803      	ldr	r0, [sp, #12]
 802a17a:	f001 ffd5 	bl	802c128 <__ssprint_r>
 802a17e:	2800      	cmp	r0, #0
 802a180:	f040 827e 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a184:	a929      	add	r1, sp, #164	; 0xa4
 802a186:	3d10      	subs	r5, #16
 802a188:	460c      	mov	r4, r1
 802a18a:	e7bf      	b.n	802a10c <_svfprintf_r+0xe64>
 802a18c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802a18e:	2b00      	cmp	r3, #0
 802a190:	dc74      	bgt.n	802a27c <_svfprintf_r+0xfd4>
 802a192:	4b38      	ldr	r3, [pc, #224]	; (802a274 <_svfprintf_r+0xfcc>)
 802a194:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802a196:	6023      	str	r3, [r4, #0]
 802a198:	2301      	movs	r3, #1
 802a19a:	441d      	add	r5, r3
 802a19c:	6063      	str	r3, [r4, #4]
 802a19e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a1a0:	9528      	str	r5, [sp, #160]	; 0xa0
 802a1a2:	3301      	adds	r3, #1
 802a1a4:	2b07      	cmp	r3, #7
 802a1a6:	9327      	str	r3, [sp, #156]	; 0x9c
 802a1a8:	dc3e      	bgt.n	802a228 <_svfprintf_r+0xf80>
 802a1aa:	3408      	adds	r4, #8
 802a1ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802a1ae:	b92b      	cbnz	r3, 802a1bc <_svfprintf_r+0xf14>
 802a1b0:	9b04      	ldr	r3, [sp, #16]
 802a1b2:	b91b      	cbnz	r3, 802a1bc <_svfprintf_r+0xf14>
 802a1b4:	f01a 0f01 	tst.w	sl, #1
 802a1b8:	f43f ae1d 	beq.w	8029df6 <_svfprintf_r+0xb4e>
 802a1bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 802a1be:	6023      	str	r3, [r4, #0]
 802a1c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802a1c2:	6063      	str	r3, [r4, #4]
 802a1c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802a1c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a1c8:	4413      	add	r3, r2
 802a1ca:	9328      	str	r3, [sp, #160]	; 0xa0
 802a1cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a1ce:	3301      	adds	r3, #1
 802a1d0:	2b07      	cmp	r3, #7
 802a1d2:	9327      	str	r3, [sp, #156]	; 0x9c
 802a1d4:	dc32      	bgt.n	802a23c <_svfprintf_r+0xf94>
 802a1d6:	3408      	adds	r4, #8
 802a1d8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 802a1da:	2d00      	cmp	r5, #0
 802a1dc:	da1b      	bge.n	802a216 <_svfprintf_r+0xf6e>
 802a1de:	4e26      	ldr	r6, [pc, #152]	; (802a278 <_svfprintf_r+0xfd0>)
 802a1e0:	426d      	negs	r5, r5
 802a1e2:	4623      	mov	r3, r4
 802a1e4:	2710      	movs	r7, #16
 802a1e6:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 802a1ea:	2d10      	cmp	r5, #16
 802a1ec:	f102 0201 	add.w	r2, r2, #1
 802a1f0:	f104 0408 	add.w	r4, r4, #8
 802a1f4:	601e      	str	r6, [r3, #0]
 802a1f6:	dc2b      	bgt.n	802a250 <_svfprintf_r+0xfa8>
 802a1f8:	605d      	str	r5, [r3, #4]
 802a1fa:	2a07      	cmp	r2, #7
 802a1fc:	440d      	add	r5, r1
 802a1fe:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 802a202:	dd08      	ble.n	802a216 <_svfprintf_r+0xf6e>
 802a204:	aa26      	add	r2, sp, #152	; 0x98
 802a206:	4641      	mov	r1, r8
 802a208:	9803      	ldr	r0, [sp, #12]
 802a20a:	f001 ff8d 	bl	802c128 <__ssprint_r>
 802a20e:	2800      	cmp	r0, #0
 802a210:	f040 8236 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a214:	ac29      	add	r4, sp, #164	; 0xa4
 802a216:	9b04      	ldr	r3, [sp, #16]
 802a218:	6063      	str	r3, [r4, #4]
 802a21a:	9a04      	ldr	r2, [sp, #16]
 802a21c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a21e:	f8c4 b000 	str.w	fp, [r4]
 802a222:	4413      	add	r3, r2
 802a224:	9328      	str	r3, [sp, #160]	; 0xa0
 802a226:	e5df      	b.n	8029de8 <_svfprintf_r+0xb40>
 802a228:	aa26      	add	r2, sp, #152	; 0x98
 802a22a:	4641      	mov	r1, r8
 802a22c:	9803      	ldr	r0, [sp, #12]
 802a22e:	f001 ff7b 	bl	802c128 <__ssprint_r>
 802a232:	2800      	cmp	r0, #0
 802a234:	f040 8224 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a238:	ac29      	add	r4, sp, #164	; 0xa4
 802a23a:	e7b7      	b.n	802a1ac <_svfprintf_r+0xf04>
 802a23c:	aa26      	add	r2, sp, #152	; 0x98
 802a23e:	4641      	mov	r1, r8
 802a240:	9803      	ldr	r0, [sp, #12]
 802a242:	f001 ff71 	bl	802c128 <__ssprint_r>
 802a246:	2800      	cmp	r0, #0
 802a248:	f040 821a 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a24c:	ac29      	add	r4, sp, #164	; 0xa4
 802a24e:	e7c3      	b.n	802a1d8 <_svfprintf_r+0xf30>
 802a250:	3110      	adds	r1, #16
 802a252:	2a07      	cmp	r2, #7
 802a254:	605f      	str	r7, [r3, #4]
 802a256:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 802a25a:	dd08      	ble.n	802a26e <_svfprintf_r+0xfc6>
 802a25c:	aa26      	add	r2, sp, #152	; 0x98
 802a25e:	4641      	mov	r1, r8
 802a260:	9803      	ldr	r0, [sp, #12]
 802a262:	f001 ff61 	bl	802c128 <__ssprint_r>
 802a266:	2800      	cmp	r0, #0
 802a268:	f040 820a 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a26c:	ac29      	add	r4, sp, #164	; 0xa4
 802a26e:	3d10      	subs	r5, #16
 802a270:	4623      	mov	r3, r4
 802a272:	e7b8      	b.n	802a1e6 <_svfprintf_r+0xf3e>
 802a274:	080b4116 	.word	0x080b4116
 802a278:	080b4128 	.word	0x080b4128
 802a27c:	9b04      	ldr	r3, [sp, #16]
 802a27e:	42b3      	cmp	r3, r6
 802a280:	bfa8      	it	ge
 802a282:	4633      	movge	r3, r6
 802a284:	2b00      	cmp	r3, #0
 802a286:	461d      	mov	r5, r3
 802a288:	dd0b      	ble.n	802a2a2 <_svfprintf_r+0xffa>
 802a28a:	e9c4 b300 	strd	fp, r3, [r4]
 802a28e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802a290:	442b      	add	r3, r5
 802a292:	9328      	str	r3, [sp, #160]	; 0xa0
 802a294:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a296:	3301      	adds	r3, #1
 802a298:	2b07      	cmp	r3, #7
 802a29a:	9327      	str	r3, [sp, #156]	; 0x9c
 802a29c:	f300 8086 	bgt.w	802a3ac <_svfprintf_r+0x1104>
 802a2a0:	3408      	adds	r4, #8
 802a2a2:	2d00      	cmp	r5, #0
 802a2a4:	bfac      	ite	ge
 802a2a6:	1b75      	subge	r5, r6, r5
 802a2a8:	4635      	movlt	r5, r6
 802a2aa:	2d00      	cmp	r5, #0
 802a2ac:	dd19      	ble.n	802a2e2 <_svfprintf_r+0x103a>
 802a2ae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 802a2b2:	4896      	ldr	r0, [pc, #600]	; (802a50c <_svfprintf_r+0x1264>)
 802a2b4:	6020      	str	r0, [r4, #0]
 802a2b6:	2d10      	cmp	r5, #16
 802a2b8:	f103 0301 	add.w	r3, r3, #1
 802a2bc:	f104 0108 	add.w	r1, r4, #8
 802a2c0:	dc7e      	bgt.n	802a3c0 <_svfprintf_r+0x1118>
 802a2c2:	6065      	str	r5, [r4, #4]
 802a2c4:	2b07      	cmp	r3, #7
 802a2c6:	4415      	add	r5, r2
 802a2c8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 802a2cc:	f340 808b 	ble.w	802a3e6 <_svfprintf_r+0x113e>
 802a2d0:	aa26      	add	r2, sp, #152	; 0x98
 802a2d2:	4641      	mov	r1, r8
 802a2d4:	9803      	ldr	r0, [sp, #12]
 802a2d6:	f001 ff27 	bl	802c128 <__ssprint_r>
 802a2da:	2800      	cmp	r0, #0
 802a2dc:	f040 81d0 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a2e0:	ac29      	add	r4, sp, #164	; 0xa4
 802a2e2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 802a2e6:	445e      	add	r6, fp
 802a2e8:	d009      	beq.n	802a2fe <_svfprintf_r+0x1056>
 802a2ea:	9b07      	ldr	r3, [sp, #28]
 802a2ec:	2b00      	cmp	r3, #0
 802a2ee:	d17c      	bne.n	802a3ea <_svfprintf_r+0x1142>
 802a2f0:	2f00      	cmp	r7, #0
 802a2f2:	d17c      	bne.n	802a3ee <_svfprintf_r+0x1146>
 802a2f4:	9b04      	ldr	r3, [sp, #16]
 802a2f6:	445b      	add	r3, fp
 802a2f8:	429e      	cmp	r6, r3
 802a2fa:	bf28      	it	cs
 802a2fc:	461e      	movcs	r6, r3
 802a2fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802a300:	9a04      	ldr	r2, [sp, #16]
 802a302:	4293      	cmp	r3, r2
 802a304:	db02      	blt.n	802a30c <_svfprintf_r+0x1064>
 802a306:	f01a 0f01 	tst.w	sl, #1
 802a30a:	d00e      	beq.n	802a32a <_svfprintf_r+0x1082>
 802a30c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 802a30e:	6023      	str	r3, [r4, #0]
 802a310:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802a312:	6063      	str	r3, [r4, #4]
 802a314:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802a316:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a318:	4413      	add	r3, r2
 802a31a:	9328      	str	r3, [sp, #160]	; 0xa0
 802a31c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a31e:	3301      	adds	r3, #1
 802a320:	2b07      	cmp	r3, #7
 802a322:	9327      	str	r3, [sp, #156]	; 0x9c
 802a324:	f300 80dd 	bgt.w	802a4e2 <_svfprintf_r+0x123a>
 802a328:	3408      	adds	r4, #8
 802a32a:	9b04      	ldr	r3, [sp, #16]
 802a32c:	9a04      	ldr	r2, [sp, #16]
 802a32e:	eb0b 0503 	add.w	r5, fp, r3
 802a332:	1bab      	subs	r3, r5, r6
 802a334:	9d20      	ldr	r5, [sp, #128]	; 0x80
 802a336:	1b55      	subs	r5, r2, r5
 802a338:	429d      	cmp	r5, r3
 802a33a:	bfa8      	it	ge
 802a33c:	461d      	movge	r5, r3
 802a33e:	2d00      	cmp	r5, #0
 802a340:	dd0b      	ble.n	802a35a <_svfprintf_r+0x10b2>
 802a342:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a344:	442b      	add	r3, r5
 802a346:	9328      	str	r3, [sp, #160]	; 0xa0
 802a348:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a34a:	3301      	adds	r3, #1
 802a34c:	2b07      	cmp	r3, #7
 802a34e:	e9c4 6500 	strd	r6, r5, [r4]
 802a352:	9327      	str	r3, [sp, #156]	; 0x9c
 802a354:	f300 80cf 	bgt.w	802a4f6 <_svfprintf_r+0x124e>
 802a358:	3408      	adds	r4, #8
 802a35a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802a35c:	9a04      	ldr	r2, [sp, #16]
 802a35e:	2d00      	cmp	r5, #0
 802a360:	eba2 0303 	sub.w	r3, r2, r3
 802a364:	bfac      	ite	ge
 802a366:	1b5d      	subge	r5, r3, r5
 802a368:	461d      	movlt	r5, r3
 802a36a:	2d00      	cmp	r5, #0
 802a36c:	f77f ad43 	ble.w	8029df6 <_svfprintf_r+0xb4e>
 802a370:	4e66      	ldr	r6, [pc, #408]	; (802a50c <_svfprintf_r+0x1264>)
 802a372:	2710      	movs	r7, #16
 802a374:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 802a378:	2d10      	cmp	r5, #16
 802a37a:	f103 0301 	add.w	r3, r3, #1
 802a37e:	f104 0108 	add.w	r1, r4, #8
 802a382:	6026      	str	r6, [r4, #0]
 802a384:	f77f aecb 	ble.w	802a11e <_svfprintf_r+0xe76>
 802a388:	3210      	adds	r2, #16
 802a38a:	2b07      	cmp	r3, #7
 802a38c:	6067      	str	r7, [r4, #4]
 802a38e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 802a392:	dd08      	ble.n	802a3a6 <_svfprintf_r+0x10fe>
 802a394:	aa26      	add	r2, sp, #152	; 0x98
 802a396:	4641      	mov	r1, r8
 802a398:	9803      	ldr	r0, [sp, #12]
 802a39a:	f001 fec5 	bl	802c128 <__ssprint_r>
 802a39e:	2800      	cmp	r0, #0
 802a3a0:	f040 816e 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a3a4:	a929      	add	r1, sp, #164	; 0xa4
 802a3a6:	3d10      	subs	r5, #16
 802a3a8:	460c      	mov	r4, r1
 802a3aa:	e7e3      	b.n	802a374 <_svfprintf_r+0x10cc>
 802a3ac:	aa26      	add	r2, sp, #152	; 0x98
 802a3ae:	4641      	mov	r1, r8
 802a3b0:	9803      	ldr	r0, [sp, #12]
 802a3b2:	f001 feb9 	bl	802c128 <__ssprint_r>
 802a3b6:	2800      	cmp	r0, #0
 802a3b8:	f040 8162 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a3bc:	ac29      	add	r4, sp, #164	; 0xa4
 802a3be:	e770      	b.n	802a2a2 <_svfprintf_r+0xffa>
 802a3c0:	2010      	movs	r0, #16
 802a3c2:	4402      	add	r2, r0
 802a3c4:	2b07      	cmp	r3, #7
 802a3c6:	6060      	str	r0, [r4, #4]
 802a3c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 802a3cc:	dd08      	ble.n	802a3e0 <_svfprintf_r+0x1138>
 802a3ce:	aa26      	add	r2, sp, #152	; 0x98
 802a3d0:	4641      	mov	r1, r8
 802a3d2:	9803      	ldr	r0, [sp, #12]
 802a3d4:	f001 fea8 	bl	802c128 <__ssprint_r>
 802a3d8:	2800      	cmp	r0, #0
 802a3da:	f040 8151 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a3de:	a929      	add	r1, sp, #164	; 0xa4
 802a3e0:	3d10      	subs	r5, #16
 802a3e2:	460c      	mov	r4, r1
 802a3e4:	e763      	b.n	802a2ae <_svfprintf_r+0x1006>
 802a3e6:	460c      	mov	r4, r1
 802a3e8:	e77b      	b.n	802a2e2 <_svfprintf_r+0x103a>
 802a3ea:	2f00      	cmp	r7, #0
 802a3ec:	d049      	beq.n	802a482 <_svfprintf_r+0x11da>
 802a3ee:	3f01      	subs	r7, #1
 802a3f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 802a3f2:	6023      	str	r3, [r4, #0]
 802a3f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802a3f6:	6063      	str	r3, [r4, #4]
 802a3f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802a3fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a3fc:	4413      	add	r3, r2
 802a3fe:	9328      	str	r3, [sp, #160]	; 0xa0
 802a400:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a402:	3301      	adds	r3, #1
 802a404:	2b07      	cmp	r3, #7
 802a406:	9327      	str	r3, [sp, #156]	; 0x9c
 802a408:	dc42      	bgt.n	802a490 <_svfprintf_r+0x11e8>
 802a40a:	3408      	adds	r4, #8
 802a40c:	9b04      	ldr	r3, [sp, #16]
 802a40e:	445b      	add	r3, fp
 802a410:	1b9a      	subs	r2, r3, r6
 802a412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a414:	781b      	ldrb	r3, [r3, #0]
 802a416:	4293      	cmp	r3, r2
 802a418:	bfa8      	it	ge
 802a41a:	4613      	movge	r3, r2
 802a41c:	2b00      	cmp	r3, #0
 802a41e:	461d      	mov	r5, r3
 802a420:	dd0a      	ble.n	802a438 <_svfprintf_r+0x1190>
 802a422:	e9c4 6300 	strd	r6, r3, [r4]
 802a426:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a428:	442b      	add	r3, r5
 802a42a:	9328      	str	r3, [sp, #160]	; 0xa0
 802a42c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a42e:	3301      	adds	r3, #1
 802a430:	2b07      	cmp	r3, #7
 802a432:	9327      	str	r3, [sp, #156]	; 0x9c
 802a434:	dc36      	bgt.n	802a4a4 <_svfprintf_r+0x11fc>
 802a436:	3408      	adds	r4, #8
 802a438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a43a:	781b      	ldrb	r3, [r3, #0]
 802a43c:	2d00      	cmp	r5, #0
 802a43e:	bfac      	ite	ge
 802a440:	1b5d      	subge	r5, r3, r5
 802a442:	461d      	movlt	r5, r3
 802a444:	2d00      	cmp	r5, #0
 802a446:	dd18      	ble.n	802a47a <_svfprintf_r+0x11d2>
 802a448:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 802a44c:	482f      	ldr	r0, [pc, #188]	; (802a50c <_svfprintf_r+0x1264>)
 802a44e:	6020      	str	r0, [r4, #0]
 802a450:	2d10      	cmp	r5, #16
 802a452:	f102 0201 	add.w	r2, r2, #1
 802a456:	f104 0108 	add.w	r1, r4, #8
 802a45a:	dc2d      	bgt.n	802a4b8 <_svfprintf_r+0x1210>
 802a45c:	442b      	add	r3, r5
 802a45e:	2a07      	cmp	r2, #7
 802a460:	6065      	str	r5, [r4, #4]
 802a462:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 802a466:	dd3a      	ble.n	802a4de <_svfprintf_r+0x1236>
 802a468:	aa26      	add	r2, sp, #152	; 0x98
 802a46a:	4641      	mov	r1, r8
 802a46c:	9803      	ldr	r0, [sp, #12]
 802a46e:	f001 fe5b 	bl	802c128 <__ssprint_r>
 802a472:	2800      	cmp	r0, #0
 802a474:	f040 8104 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a478:	ac29      	add	r4, sp, #164	; 0xa4
 802a47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a47c:	781b      	ldrb	r3, [r3, #0]
 802a47e:	441e      	add	r6, r3
 802a480:	e733      	b.n	802a2ea <_svfprintf_r+0x1042>
 802a482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a484:	3b01      	subs	r3, #1
 802a486:	9309      	str	r3, [sp, #36]	; 0x24
 802a488:	9b07      	ldr	r3, [sp, #28]
 802a48a:	3b01      	subs	r3, #1
 802a48c:	9307      	str	r3, [sp, #28]
 802a48e:	e7af      	b.n	802a3f0 <_svfprintf_r+0x1148>
 802a490:	aa26      	add	r2, sp, #152	; 0x98
 802a492:	4641      	mov	r1, r8
 802a494:	9803      	ldr	r0, [sp, #12]
 802a496:	f001 fe47 	bl	802c128 <__ssprint_r>
 802a49a:	2800      	cmp	r0, #0
 802a49c:	f040 80f0 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a4a0:	ac29      	add	r4, sp, #164	; 0xa4
 802a4a2:	e7b3      	b.n	802a40c <_svfprintf_r+0x1164>
 802a4a4:	aa26      	add	r2, sp, #152	; 0x98
 802a4a6:	4641      	mov	r1, r8
 802a4a8:	9803      	ldr	r0, [sp, #12]
 802a4aa:	f001 fe3d 	bl	802c128 <__ssprint_r>
 802a4ae:	2800      	cmp	r0, #0
 802a4b0:	f040 80e6 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a4b4:	ac29      	add	r4, sp, #164	; 0xa4
 802a4b6:	e7bf      	b.n	802a438 <_svfprintf_r+0x1190>
 802a4b8:	2010      	movs	r0, #16
 802a4ba:	4403      	add	r3, r0
 802a4bc:	2a07      	cmp	r2, #7
 802a4be:	6060      	str	r0, [r4, #4]
 802a4c0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 802a4c4:	dd08      	ble.n	802a4d8 <_svfprintf_r+0x1230>
 802a4c6:	aa26      	add	r2, sp, #152	; 0x98
 802a4c8:	4641      	mov	r1, r8
 802a4ca:	9803      	ldr	r0, [sp, #12]
 802a4cc:	f001 fe2c 	bl	802c128 <__ssprint_r>
 802a4d0:	2800      	cmp	r0, #0
 802a4d2:	f040 80d5 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a4d6:	a929      	add	r1, sp, #164	; 0xa4
 802a4d8:	3d10      	subs	r5, #16
 802a4da:	460c      	mov	r4, r1
 802a4dc:	e7b4      	b.n	802a448 <_svfprintf_r+0x11a0>
 802a4de:	460c      	mov	r4, r1
 802a4e0:	e7cb      	b.n	802a47a <_svfprintf_r+0x11d2>
 802a4e2:	aa26      	add	r2, sp, #152	; 0x98
 802a4e4:	4641      	mov	r1, r8
 802a4e6:	9803      	ldr	r0, [sp, #12]
 802a4e8:	f001 fe1e 	bl	802c128 <__ssprint_r>
 802a4ec:	2800      	cmp	r0, #0
 802a4ee:	f040 80c7 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a4f2:	ac29      	add	r4, sp, #164	; 0xa4
 802a4f4:	e719      	b.n	802a32a <_svfprintf_r+0x1082>
 802a4f6:	aa26      	add	r2, sp, #152	; 0x98
 802a4f8:	4641      	mov	r1, r8
 802a4fa:	9803      	ldr	r0, [sp, #12]
 802a4fc:	f001 fe14 	bl	802c128 <__ssprint_r>
 802a500:	2800      	cmp	r0, #0
 802a502:	f040 80bd 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a506:	ac29      	add	r4, sp, #164	; 0xa4
 802a508:	e727      	b.n	802a35a <_svfprintf_r+0x10b2>
 802a50a:	bf00      	nop
 802a50c:	080b4128 	.word	0x080b4128
 802a510:	9a04      	ldr	r2, [sp, #16]
 802a512:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802a514:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a516:	2a01      	cmp	r2, #1
 802a518:	f105 0501 	add.w	r5, r5, #1
 802a51c:	f103 0301 	add.w	r3, r3, #1
 802a520:	f104 0608 	add.w	r6, r4, #8
 802a524:	dc02      	bgt.n	802a52c <_svfprintf_r+0x1284>
 802a526:	f01a 0f01 	tst.w	sl, #1
 802a52a:	d07d      	beq.n	802a628 <_svfprintf_r+0x1380>
 802a52c:	2201      	movs	r2, #1
 802a52e:	2b07      	cmp	r3, #7
 802a530:	f8c4 b000 	str.w	fp, [r4]
 802a534:	6062      	str	r2, [r4, #4]
 802a536:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 802a53a:	dd08      	ble.n	802a54e <_svfprintf_r+0x12a6>
 802a53c:	aa26      	add	r2, sp, #152	; 0x98
 802a53e:	4641      	mov	r1, r8
 802a540:	9803      	ldr	r0, [sp, #12]
 802a542:	f001 fdf1 	bl	802c128 <__ssprint_r>
 802a546:	2800      	cmp	r0, #0
 802a548:	f040 809a 	bne.w	802a680 <_svfprintf_r+0x13d8>
 802a54c:	ae29      	add	r6, sp, #164	; 0xa4
 802a54e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 802a550:	6033      	str	r3, [r6, #0]
 802a552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802a554:	6073      	str	r3, [r6, #4]
 802a556:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802a558:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a55a:	4413      	add	r3, r2
 802a55c:	9328      	str	r3, [sp, #160]	; 0xa0
 802a55e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a560:	3301      	adds	r3, #1
 802a562:	2b07      	cmp	r3, #7
 802a564:	9327      	str	r3, [sp, #156]	; 0x9c
 802a566:	dc31      	bgt.n	802a5cc <_svfprintf_r+0x1324>
 802a568:	3608      	adds	r6, #8
 802a56a:	9b04      	ldr	r3, [sp, #16]
 802a56c:	2200      	movs	r2, #0
 802a56e:	1e5c      	subs	r4, r3, #1
 802a570:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 802a574:	2300      	movs	r3, #0
 802a576:	f7dd f841 	bl	80075fc <__aeabi_dcmpeq>
 802a57a:	2800      	cmp	r0, #0
 802a57c:	d12f      	bne.n	802a5de <_svfprintf_r+0x1336>
 802a57e:	f10b 0301 	add.w	r3, fp, #1
 802a582:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 802a584:	9904      	ldr	r1, [sp, #16]
 802a586:	e9c6 3400 	strd	r3, r4, [r6]
 802a58a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a58c:	3201      	adds	r2, #1
 802a58e:	3b01      	subs	r3, #1
 802a590:	440b      	add	r3, r1
 802a592:	2a07      	cmp	r2, #7
 802a594:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 802a598:	dd4f      	ble.n	802a63a <_svfprintf_r+0x1392>
 802a59a:	aa26      	add	r2, sp, #152	; 0x98
 802a59c:	4641      	mov	r1, r8
 802a59e:	9803      	ldr	r0, [sp, #12]
 802a5a0:	f001 fdc2 	bl	802c128 <__ssprint_r>
 802a5a4:	2800      	cmp	r0, #0
 802a5a6:	d16b      	bne.n	802a680 <_svfprintf_r+0x13d8>
 802a5a8:	ae29      	add	r6, sp, #164	; 0xa4
 802a5aa:	ab22      	add	r3, sp, #136	; 0x88
 802a5ac:	6033      	str	r3, [r6, #0]
 802a5ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 802a5b0:	6073      	str	r3, [r6, #4]
 802a5b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 802a5b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a5b6:	4413      	add	r3, r2
 802a5b8:	9328      	str	r3, [sp, #160]	; 0xa0
 802a5ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 802a5bc:	3301      	adds	r3, #1
 802a5be:	2b07      	cmp	r3, #7
 802a5c0:	9327      	str	r3, [sp, #156]	; 0x9c
 802a5c2:	f73f adb3 	bgt.w	802a12c <_svfprintf_r+0xe84>
 802a5c6:	f106 0408 	add.w	r4, r6, #8
 802a5ca:	e414      	b.n	8029df6 <_svfprintf_r+0xb4e>
 802a5cc:	aa26      	add	r2, sp, #152	; 0x98
 802a5ce:	4641      	mov	r1, r8
 802a5d0:	9803      	ldr	r0, [sp, #12]
 802a5d2:	f001 fda9 	bl	802c128 <__ssprint_r>
 802a5d6:	2800      	cmp	r0, #0
 802a5d8:	d152      	bne.n	802a680 <_svfprintf_r+0x13d8>
 802a5da:	ae29      	add	r6, sp, #164	; 0xa4
 802a5dc:	e7c5      	b.n	802a56a <_svfprintf_r+0x12c2>
 802a5de:	2c00      	cmp	r4, #0
 802a5e0:	dde3      	ble.n	802a5aa <_svfprintf_r+0x1302>
 802a5e2:	4d3e      	ldr	r5, [pc, #248]	; (802a6dc <_svfprintf_r+0x1434>)
 802a5e4:	2710      	movs	r7, #16
 802a5e6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 802a5ea:	2c10      	cmp	r4, #16
 802a5ec:	f103 0301 	add.w	r3, r3, #1
 802a5f0:	f106 0108 	add.w	r1, r6, #8
 802a5f4:	6035      	str	r5, [r6, #0]
 802a5f6:	dc07      	bgt.n	802a608 <_svfprintf_r+0x1360>
 802a5f8:	6074      	str	r4, [r6, #4]
 802a5fa:	2b07      	cmp	r3, #7
 802a5fc:	4414      	add	r4, r2
 802a5fe:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 802a602:	dcca      	bgt.n	802a59a <_svfprintf_r+0x12f2>
 802a604:	460e      	mov	r6, r1
 802a606:	e7d0      	b.n	802a5aa <_svfprintf_r+0x1302>
 802a608:	3210      	adds	r2, #16
 802a60a:	2b07      	cmp	r3, #7
 802a60c:	6077      	str	r7, [r6, #4]
 802a60e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 802a612:	dd06      	ble.n	802a622 <_svfprintf_r+0x137a>
 802a614:	aa26      	add	r2, sp, #152	; 0x98
 802a616:	4641      	mov	r1, r8
 802a618:	9803      	ldr	r0, [sp, #12]
 802a61a:	f001 fd85 	bl	802c128 <__ssprint_r>
 802a61e:	bb78      	cbnz	r0, 802a680 <_svfprintf_r+0x13d8>
 802a620:	a929      	add	r1, sp, #164	; 0xa4
 802a622:	3c10      	subs	r4, #16
 802a624:	460e      	mov	r6, r1
 802a626:	e7de      	b.n	802a5e6 <_svfprintf_r+0x133e>
 802a628:	2201      	movs	r2, #1
 802a62a:	2b07      	cmp	r3, #7
 802a62c:	f8c4 b000 	str.w	fp, [r4]
 802a630:	6062      	str	r2, [r4, #4]
 802a632:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 802a636:	ddb8      	ble.n	802a5aa <_svfprintf_r+0x1302>
 802a638:	e7af      	b.n	802a59a <_svfprintf_r+0x12f2>
 802a63a:	3608      	adds	r6, #8
 802a63c:	e7b5      	b.n	802a5aa <_svfprintf_r+0x1302>
 802a63e:	460c      	mov	r4, r1
 802a640:	f7ff bbd9 	b.w	8029df6 <_svfprintf_r+0xb4e>
 802a644:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802a646:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802a648:	1a9d      	subs	r5, r3, r2
 802a64a:	2d00      	cmp	r5, #0
 802a64c:	f77f abd7 	ble.w	8029dfe <_svfprintf_r+0xb56>
 802a650:	4e23      	ldr	r6, [pc, #140]	; (802a6e0 <_svfprintf_r+0x1438>)
 802a652:	2710      	movs	r7, #16
 802a654:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 802a658:	2d10      	cmp	r5, #16
 802a65a:	f103 0301 	add.w	r3, r3, #1
 802a65e:	6026      	str	r6, [r4, #0]
 802a660:	dc18      	bgt.n	802a694 <_svfprintf_r+0x13ec>
 802a662:	6065      	str	r5, [r4, #4]
 802a664:	2b07      	cmp	r3, #7
 802a666:	4415      	add	r5, r2
 802a668:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 802a66c:	f77f abc7 	ble.w	8029dfe <_svfprintf_r+0xb56>
 802a670:	aa26      	add	r2, sp, #152	; 0x98
 802a672:	4641      	mov	r1, r8
 802a674:	9803      	ldr	r0, [sp, #12]
 802a676:	f001 fd57 	bl	802c128 <__ssprint_r>
 802a67a:	2800      	cmp	r0, #0
 802a67c:	f43f abbf 	beq.w	8029dfe <_svfprintf_r+0xb56>
 802a680:	f1b9 0f00 	cmp.w	r9, #0
 802a684:	f43f a8a8 	beq.w	80297d8 <_svfprintf_r+0x530>
 802a688:	4649      	mov	r1, r9
 802a68a:	9803      	ldr	r0, [sp, #12]
 802a68c:	f001 f8ba 	bl	802b804 <_free_r>
 802a690:	f7ff b8a2 	b.w	80297d8 <_svfprintf_r+0x530>
 802a694:	3210      	adds	r2, #16
 802a696:	2b07      	cmp	r3, #7
 802a698:	6067      	str	r7, [r4, #4]
 802a69a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 802a69e:	dc02      	bgt.n	802a6a6 <_svfprintf_r+0x13fe>
 802a6a0:	3408      	adds	r4, #8
 802a6a2:	3d10      	subs	r5, #16
 802a6a4:	e7d6      	b.n	802a654 <_svfprintf_r+0x13ac>
 802a6a6:	aa26      	add	r2, sp, #152	; 0x98
 802a6a8:	4641      	mov	r1, r8
 802a6aa:	9803      	ldr	r0, [sp, #12]
 802a6ac:	f001 fd3c 	bl	802c128 <__ssprint_r>
 802a6b0:	2800      	cmp	r0, #0
 802a6b2:	d1e5      	bne.n	802a680 <_svfprintf_r+0x13d8>
 802a6b4:	ac29      	add	r4, sp, #164	; 0xa4
 802a6b6:	e7f4      	b.n	802a6a2 <_svfprintf_r+0x13fa>
 802a6b8:	4649      	mov	r1, r9
 802a6ba:	9803      	ldr	r0, [sp, #12]
 802a6bc:	f001 f8a2 	bl	802b804 <_free_r>
 802a6c0:	f7ff bbb5 	b.w	8029e2e <_svfprintf_r+0xb86>
 802a6c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 802a6c6:	2b00      	cmp	r3, #0
 802a6c8:	f43f a886 	beq.w	80297d8 <_svfprintf_r+0x530>
 802a6cc:	aa26      	add	r2, sp, #152	; 0x98
 802a6ce:	4641      	mov	r1, r8
 802a6d0:	9803      	ldr	r0, [sp, #12]
 802a6d2:	f001 fd29 	bl	802c128 <__ssprint_r>
 802a6d6:	f7ff b87f 	b.w	80297d8 <_svfprintf_r+0x530>
 802a6da:	bf00      	nop
 802a6dc:	080b4128 	.word	0x080b4128
 802a6e0:	080b4118 	.word	0x080b4118

0802a6e4 <sysconf>:
 802a6e4:	2808      	cmp	r0, #8
 802a6e6:	b508      	push	{r3, lr}
 802a6e8:	d006      	beq.n	802a6f8 <sysconf+0x14>
 802a6ea:	f7fd fea1 	bl	8028430 <__errno>
 802a6ee:	2316      	movs	r3, #22
 802a6f0:	6003      	str	r3, [r0, #0]
 802a6f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802a6f6:	bd08      	pop	{r3, pc}
 802a6f8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 802a6fc:	e7fb      	b.n	802a6f6 <sysconf+0x12>

0802a6fe <__swbuf_r>:
 802a6fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802a700:	460d      	mov	r5, r1
 802a702:	4614      	mov	r4, r2
 802a704:	4606      	mov	r6, r0
 802a706:	b118      	cbz	r0, 802a710 <__swbuf_r+0x12>
 802a708:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802a70a:	b90b      	cbnz	r3, 802a710 <__swbuf_r+0x12>
 802a70c:	f000 ffea 	bl	802b6e4 <__sinit>
 802a710:	69a3      	ldr	r3, [r4, #24]
 802a712:	60a3      	str	r3, [r4, #8]
 802a714:	89a3      	ldrh	r3, [r4, #12]
 802a716:	0719      	lsls	r1, r3, #28
 802a718:	d528      	bpl.n	802a76c <__swbuf_r+0x6e>
 802a71a:	6923      	ldr	r3, [r4, #16]
 802a71c:	b333      	cbz	r3, 802a76c <__swbuf_r+0x6e>
 802a71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802a722:	b2ed      	uxtb	r5, r5
 802a724:	049a      	lsls	r2, r3, #18
 802a726:	462f      	mov	r7, r5
 802a728:	d52a      	bpl.n	802a780 <__swbuf_r+0x82>
 802a72a:	6923      	ldr	r3, [r4, #16]
 802a72c:	6820      	ldr	r0, [r4, #0]
 802a72e:	1ac0      	subs	r0, r0, r3
 802a730:	6963      	ldr	r3, [r4, #20]
 802a732:	4283      	cmp	r3, r0
 802a734:	dc04      	bgt.n	802a740 <__swbuf_r+0x42>
 802a736:	4621      	mov	r1, r4
 802a738:	4630      	mov	r0, r6
 802a73a:	f000 ff67 	bl	802b60c <_fflush_r>
 802a73e:	b9d8      	cbnz	r0, 802a778 <__swbuf_r+0x7a>
 802a740:	68a3      	ldr	r3, [r4, #8]
 802a742:	3b01      	subs	r3, #1
 802a744:	60a3      	str	r3, [r4, #8]
 802a746:	6823      	ldr	r3, [r4, #0]
 802a748:	1c5a      	adds	r2, r3, #1
 802a74a:	6022      	str	r2, [r4, #0]
 802a74c:	701d      	strb	r5, [r3, #0]
 802a74e:	6963      	ldr	r3, [r4, #20]
 802a750:	3001      	adds	r0, #1
 802a752:	4283      	cmp	r3, r0
 802a754:	d004      	beq.n	802a760 <__swbuf_r+0x62>
 802a756:	89a3      	ldrh	r3, [r4, #12]
 802a758:	07db      	lsls	r3, r3, #31
 802a75a:	d50f      	bpl.n	802a77c <__swbuf_r+0x7e>
 802a75c:	2d0a      	cmp	r5, #10
 802a75e:	d10d      	bne.n	802a77c <__swbuf_r+0x7e>
 802a760:	4621      	mov	r1, r4
 802a762:	4630      	mov	r0, r6
 802a764:	f000 ff52 	bl	802b60c <_fflush_r>
 802a768:	b140      	cbz	r0, 802a77c <__swbuf_r+0x7e>
 802a76a:	e005      	b.n	802a778 <__swbuf_r+0x7a>
 802a76c:	4621      	mov	r1, r4
 802a76e:	4630      	mov	r0, r6
 802a770:	f000 f820 	bl	802a7b4 <__swsetup_r>
 802a774:	2800      	cmp	r0, #0
 802a776:	d0d2      	beq.n	802a71e <__swbuf_r+0x20>
 802a778:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 802a77c:	4638      	mov	r0, r7
 802a77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802a780:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802a784:	81a3      	strh	r3, [r4, #12]
 802a786:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802a788:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802a78c:	6663      	str	r3, [r4, #100]	; 0x64
 802a78e:	e7cc      	b.n	802a72a <__swbuf_r+0x2c>

0802a790 <_write_r>:
 802a790:	b538      	push	{r3, r4, r5, lr}
 802a792:	4c07      	ldr	r4, [pc, #28]	; (802a7b0 <_write_r+0x20>)
 802a794:	4605      	mov	r5, r0
 802a796:	4608      	mov	r0, r1
 802a798:	4611      	mov	r1, r2
 802a79a:	2200      	movs	r2, #0
 802a79c:	6022      	str	r2, [r4, #0]
 802a79e:	461a      	mov	r2, r3
 802a7a0:	f7fc f8c4 	bl	802692c <_write>
 802a7a4:	1c43      	adds	r3, r0, #1
 802a7a6:	d102      	bne.n	802a7ae <_write_r+0x1e>
 802a7a8:	6823      	ldr	r3, [r4, #0]
 802a7aa:	b103      	cbz	r3, 802a7ae <_write_r+0x1e>
 802a7ac:	602b      	str	r3, [r5, #0]
 802a7ae:	bd38      	pop	{r3, r4, r5, pc}
 802a7b0:	2003cfec 	.word	0x2003cfec

0802a7b4 <__swsetup_r>:
 802a7b4:	b538      	push	{r3, r4, r5, lr}
 802a7b6:	4b2a      	ldr	r3, [pc, #168]	; (802a860 <__swsetup_r+0xac>)
 802a7b8:	4605      	mov	r5, r0
 802a7ba:	6818      	ldr	r0, [r3, #0]
 802a7bc:	460c      	mov	r4, r1
 802a7be:	b118      	cbz	r0, 802a7c8 <__swsetup_r+0x14>
 802a7c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802a7c2:	b90b      	cbnz	r3, 802a7c8 <__swsetup_r+0x14>
 802a7c4:	f000 ff8e 	bl	802b6e4 <__sinit>
 802a7c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802a7cc:	b29a      	uxth	r2, r3
 802a7ce:	0711      	lsls	r1, r2, #28
 802a7d0:	d422      	bmi.n	802a818 <__swsetup_r+0x64>
 802a7d2:	06d0      	lsls	r0, r2, #27
 802a7d4:	d407      	bmi.n	802a7e6 <__swsetup_r+0x32>
 802a7d6:	2209      	movs	r2, #9
 802a7d8:	602a      	str	r2, [r5, #0]
 802a7da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802a7de:	81a3      	strh	r3, [r4, #12]
 802a7e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802a7e4:	e034      	b.n	802a850 <__swsetup_r+0x9c>
 802a7e6:	0751      	lsls	r1, r2, #29
 802a7e8:	d512      	bpl.n	802a810 <__swsetup_r+0x5c>
 802a7ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 802a7ec:	b141      	cbz	r1, 802a800 <__swsetup_r+0x4c>
 802a7ee:	f104 0340 	add.w	r3, r4, #64	; 0x40
 802a7f2:	4299      	cmp	r1, r3
 802a7f4:	d002      	beq.n	802a7fc <__swsetup_r+0x48>
 802a7f6:	4628      	mov	r0, r5
 802a7f8:	f001 f804 	bl	802b804 <_free_r>
 802a7fc:	2300      	movs	r3, #0
 802a7fe:	6323      	str	r3, [r4, #48]	; 0x30
 802a800:	89a3      	ldrh	r3, [r4, #12]
 802a802:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802a806:	81a3      	strh	r3, [r4, #12]
 802a808:	2300      	movs	r3, #0
 802a80a:	6063      	str	r3, [r4, #4]
 802a80c:	6923      	ldr	r3, [r4, #16]
 802a80e:	6023      	str	r3, [r4, #0]
 802a810:	89a3      	ldrh	r3, [r4, #12]
 802a812:	f043 0308 	orr.w	r3, r3, #8
 802a816:	81a3      	strh	r3, [r4, #12]
 802a818:	6923      	ldr	r3, [r4, #16]
 802a81a:	b94b      	cbnz	r3, 802a830 <__swsetup_r+0x7c>
 802a81c:	89a3      	ldrh	r3, [r4, #12]
 802a81e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802a822:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802a826:	d003      	beq.n	802a830 <__swsetup_r+0x7c>
 802a828:	4621      	mov	r1, r4
 802a82a:	4628      	mov	r0, r5
 802a82c:	f001 f8fe 	bl	802ba2c <__smakebuf_r>
 802a830:	89a2      	ldrh	r2, [r4, #12]
 802a832:	f012 0301 	ands.w	r3, r2, #1
 802a836:	d00c      	beq.n	802a852 <__swsetup_r+0x9e>
 802a838:	2300      	movs	r3, #0
 802a83a:	60a3      	str	r3, [r4, #8]
 802a83c:	6963      	ldr	r3, [r4, #20]
 802a83e:	425b      	negs	r3, r3
 802a840:	61a3      	str	r3, [r4, #24]
 802a842:	6923      	ldr	r3, [r4, #16]
 802a844:	b953      	cbnz	r3, 802a85c <__swsetup_r+0xa8>
 802a846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802a84a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 802a84e:	d1c4      	bne.n	802a7da <__swsetup_r+0x26>
 802a850:	bd38      	pop	{r3, r4, r5, pc}
 802a852:	0792      	lsls	r2, r2, #30
 802a854:	bf58      	it	pl
 802a856:	6963      	ldrpl	r3, [r4, #20]
 802a858:	60a3      	str	r3, [r4, #8]
 802a85a:	e7f2      	b.n	802a842 <__swsetup_r+0x8e>
 802a85c:	2000      	movs	r0, #0
 802a85e:	e7f7      	b.n	802a850 <__swsetup_r+0x9c>
 802a860:	20008430 	.word	0x20008430

0802a864 <register_fini>:
 802a864:	4b02      	ldr	r3, [pc, #8]	; (802a870 <register_fini+0xc>)
 802a866:	b113      	cbz	r3, 802a86e <register_fini+0xa>
 802a868:	4802      	ldr	r0, [pc, #8]	; (802a874 <register_fini+0x10>)
 802a86a:	f000 b805 	b.w	802a878 <atexit>
 802a86e:	4770      	bx	lr
 802a870:	00000000 	.word	0x00000000
 802a874:	0802b735 	.word	0x0802b735

0802a878 <atexit>:
 802a878:	2300      	movs	r3, #0
 802a87a:	4601      	mov	r1, r0
 802a87c:	461a      	mov	r2, r3
 802a87e:	4618      	mov	r0, r3
 802a880:	f001 bcca 	b.w	802c218 <__register_exitproc>

0802a884 <quorem>:
 802a884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a888:	6903      	ldr	r3, [r0, #16]
 802a88a:	690c      	ldr	r4, [r1, #16]
 802a88c:	42a3      	cmp	r3, r4
 802a88e:	4680      	mov	r8, r0
 802a890:	f2c0 8082 	blt.w	802a998 <quorem+0x114>
 802a894:	3c01      	subs	r4, #1
 802a896:	f101 0714 	add.w	r7, r1, #20
 802a89a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 802a89e:	f100 0614 	add.w	r6, r0, #20
 802a8a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 802a8a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 802a8aa:	eb06 030c 	add.w	r3, r6, ip
 802a8ae:	3501      	adds	r5, #1
 802a8b0:	eb07 090c 	add.w	r9, r7, ip
 802a8b4:	9301      	str	r3, [sp, #4]
 802a8b6:	fbb0 f5f5 	udiv	r5, r0, r5
 802a8ba:	b395      	cbz	r5, 802a922 <quorem+0x9e>
 802a8bc:	f04f 0a00 	mov.w	sl, #0
 802a8c0:	4638      	mov	r0, r7
 802a8c2:	46b6      	mov	lr, r6
 802a8c4:	46d3      	mov	fp, sl
 802a8c6:	f850 2b04 	ldr.w	r2, [r0], #4
 802a8ca:	b293      	uxth	r3, r2
 802a8cc:	fb05 a303 	mla	r3, r5, r3, sl
 802a8d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802a8d4:	b29b      	uxth	r3, r3
 802a8d6:	ebab 0303 	sub.w	r3, fp, r3
 802a8da:	0c12      	lsrs	r2, r2, #16
 802a8dc:	f8de b000 	ldr.w	fp, [lr]
 802a8e0:	fb05 a202 	mla	r2, r5, r2, sl
 802a8e4:	fa13 f38b 	uxtah	r3, r3, fp
 802a8e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 802a8ec:	fa1f fb82 	uxth.w	fp, r2
 802a8f0:	f8de 2000 	ldr.w	r2, [lr]
 802a8f4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 802a8f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802a8fc:	b29b      	uxth	r3, r3
 802a8fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802a902:	4581      	cmp	r9, r0
 802a904:	ea4f 4b22 	mov.w	fp, r2, asr #16
 802a908:	f84e 3b04 	str.w	r3, [lr], #4
 802a90c:	d2db      	bcs.n	802a8c6 <quorem+0x42>
 802a90e:	f856 300c 	ldr.w	r3, [r6, ip]
 802a912:	b933      	cbnz	r3, 802a922 <quorem+0x9e>
 802a914:	9b01      	ldr	r3, [sp, #4]
 802a916:	3b04      	subs	r3, #4
 802a918:	429e      	cmp	r6, r3
 802a91a:	461a      	mov	r2, r3
 802a91c:	d330      	bcc.n	802a980 <quorem+0xfc>
 802a91e:	f8c8 4010 	str.w	r4, [r8, #16]
 802a922:	4640      	mov	r0, r8
 802a924:	f001 faac 	bl	802be80 <__mcmp>
 802a928:	2800      	cmp	r0, #0
 802a92a:	db25      	blt.n	802a978 <quorem+0xf4>
 802a92c:	3501      	adds	r5, #1
 802a92e:	4630      	mov	r0, r6
 802a930:	f04f 0c00 	mov.w	ip, #0
 802a934:	f857 2b04 	ldr.w	r2, [r7], #4
 802a938:	f8d0 e000 	ldr.w	lr, [r0]
 802a93c:	b293      	uxth	r3, r2
 802a93e:	ebac 0303 	sub.w	r3, ip, r3
 802a942:	0c12      	lsrs	r2, r2, #16
 802a944:	fa13 f38e 	uxtah	r3, r3, lr
 802a948:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 802a94c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802a950:	b29b      	uxth	r3, r3
 802a952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802a956:	45b9      	cmp	r9, r7
 802a958:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802a95c:	f840 3b04 	str.w	r3, [r0], #4
 802a960:	d2e8      	bcs.n	802a934 <quorem+0xb0>
 802a962:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 802a966:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 802a96a:	b92a      	cbnz	r2, 802a978 <quorem+0xf4>
 802a96c:	3b04      	subs	r3, #4
 802a96e:	429e      	cmp	r6, r3
 802a970:	461a      	mov	r2, r3
 802a972:	d30b      	bcc.n	802a98c <quorem+0x108>
 802a974:	f8c8 4010 	str.w	r4, [r8, #16]
 802a978:	4628      	mov	r0, r5
 802a97a:	b003      	add	sp, #12
 802a97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a980:	6812      	ldr	r2, [r2, #0]
 802a982:	3b04      	subs	r3, #4
 802a984:	2a00      	cmp	r2, #0
 802a986:	d1ca      	bne.n	802a91e <quorem+0x9a>
 802a988:	3c01      	subs	r4, #1
 802a98a:	e7c5      	b.n	802a918 <quorem+0x94>
 802a98c:	6812      	ldr	r2, [r2, #0]
 802a98e:	3b04      	subs	r3, #4
 802a990:	2a00      	cmp	r2, #0
 802a992:	d1ef      	bne.n	802a974 <quorem+0xf0>
 802a994:	3c01      	subs	r4, #1
 802a996:	e7ea      	b.n	802a96e <quorem+0xea>
 802a998:	2000      	movs	r0, #0
 802a99a:	e7ee      	b.n	802a97a <quorem+0xf6>
 802a99c:	0000      	movs	r0, r0
	...

0802a9a0 <_dtoa_r>:
 802a9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a9a4:	b097      	sub	sp, #92	; 0x5c
 802a9a6:	ec57 6b10 	vmov	r6, r7, d0
 802a9aa:	9106      	str	r1, [sp, #24]
 802a9ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
 802a9ae:	920b      	str	r2, [sp, #44]	; 0x2c
 802a9b0:	4604      	mov	r4, r0
 802a9b2:	9312      	str	r3, [sp, #72]	; 0x48
 802a9b4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 802a9b6:	e9cd 6700 	strd	r6, r7, [sp]
 802a9ba:	b141      	cbz	r1, 802a9ce <_dtoa_r+0x2e>
 802a9bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 802a9be:	604a      	str	r2, [r1, #4]
 802a9c0:	2301      	movs	r3, #1
 802a9c2:	4093      	lsls	r3, r2
 802a9c4:	608b      	str	r3, [r1, #8]
 802a9c6:	f001 f896 	bl	802baf6 <_Bfree>
 802a9ca:	2300      	movs	r3, #0
 802a9cc:	6423      	str	r3, [r4, #64]	; 0x40
 802a9ce:	1e3b      	subs	r3, r7, #0
 802a9d0:	bfb9      	ittee	lt
 802a9d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 802a9d6:	9301      	strlt	r3, [sp, #4]
 802a9d8:	2300      	movge	r3, #0
 802a9da:	602b      	strge	r3, [r5, #0]
 802a9dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802a9e0:	4baf      	ldr	r3, [pc, #700]	; (802aca0 <_dtoa_r+0x300>)
 802a9e2:	bfbc      	itt	lt
 802a9e4:	2201      	movlt	r2, #1
 802a9e6:	602a      	strlt	r2, [r5, #0]
 802a9e8:	ea33 0308 	bics.w	r3, r3, r8
 802a9ec:	d116      	bne.n	802aa1c <_dtoa_r+0x7c>
 802a9ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802a9f0:	f242 730f 	movw	r3, #9999	; 0x270f
 802a9f4:	6013      	str	r3, [r2, #0]
 802a9f6:	9b00      	ldr	r3, [sp, #0]
 802a9f8:	b923      	cbnz	r3, 802aa04 <_dtoa_r+0x64>
 802a9fa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 802a9fe:	2800      	cmp	r0, #0
 802aa00:	f000 8543 	beq.w	802b48a <_dtoa_r+0xaea>
 802aa04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802aa06:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 802acb4 <_dtoa_r+0x314>
 802aa0a:	b11b      	cbz	r3, 802aa14 <_dtoa_r+0x74>
 802aa0c:	f10b 0303 	add.w	r3, fp, #3
 802aa10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 802aa12:	6013      	str	r3, [r2, #0]
 802aa14:	4658      	mov	r0, fp
 802aa16:	b017      	add	sp, #92	; 0x5c
 802aa18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802aa1c:	e9dd 6700 	ldrd	r6, r7, [sp]
 802aa20:	2200      	movs	r2, #0
 802aa22:	2300      	movs	r3, #0
 802aa24:	4630      	mov	r0, r6
 802aa26:	4639      	mov	r1, r7
 802aa28:	f7dc fde8 	bl	80075fc <__aeabi_dcmpeq>
 802aa2c:	4681      	mov	r9, r0
 802aa2e:	b160      	cbz	r0, 802aa4a <_dtoa_r+0xaa>
 802aa30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802aa32:	2301      	movs	r3, #1
 802aa34:	6013      	str	r3, [r2, #0]
 802aa36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802aa38:	2b00      	cmp	r3, #0
 802aa3a:	f000 8522 	beq.w	802b482 <_dtoa_r+0xae2>
 802aa3e:	4b99      	ldr	r3, [pc, #612]	; (802aca4 <_dtoa_r+0x304>)
 802aa40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 802aa42:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 802aa46:	6013      	str	r3, [r2, #0]
 802aa48:	e7e4      	b.n	802aa14 <_dtoa_r+0x74>
 802aa4a:	aa14      	add	r2, sp, #80	; 0x50
 802aa4c:	a915      	add	r1, sp, #84	; 0x54
 802aa4e:	ec47 6b10 	vmov	d0, r6, r7
 802aa52:	4620      	mov	r0, r4
 802aa54:	f001 fa8b 	bl	802bf6e <__d2b>
 802aa58:	f3c8 550a 	ubfx	r5, r8, #20, #11
 802aa5c:	9004      	str	r0, [sp, #16]
 802aa5e:	2d00      	cmp	r5, #0
 802aa60:	d07c      	beq.n	802ab5c <_dtoa_r+0x1bc>
 802aa62:	f3c7 0313 	ubfx	r3, r7, #0, #20
 802aa66:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 802aa6a:	46b2      	mov	sl, r6
 802aa6c:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 802aa70:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 802aa74:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 802aa78:	2200      	movs	r2, #0
 802aa7a:	4b8b      	ldr	r3, [pc, #556]	; (802aca8 <_dtoa_r+0x308>)
 802aa7c:	4650      	mov	r0, sl
 802aa7e:	4659      	mov	r1, fp
 802aa80:	f7dc f99c 	bl	8006dbc <__aeabi_dsub>
 802aa84:	a380      	add	r3, pc, #512	; (adr r3, 802ac88 <_dtoa_r+0x2e8>)
 802aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aa8a:	f7dc fb4f 	bl	800712c <__aeabi_dmul>
 802aa8e:	a380      	add	r3, pc, #512	; (adr r3, 802ac90 <_dtoa_r+0x2f0>)
 802aa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aa94:	f7dc f994 	bl	8006dc0 <__adddf3>
 802aa98:	4606      	mov	r6, r0
 802aa9a:	4628      	mov	r0, r5
 802aa9c:	460f      	mov	r7, r1
 802aa9e:	f7dc fadb 	bl	8007058 <__aeabi_i2d>
 802aaa2:	a37d      	add	r3, pc, #500	; (adr r3, 802ac98 <_dtoa_r+0x2f8>)
 802aaa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aaa8:	f7dc fb40 	bl	800712c <__aeabi_dmul>
 802aaac:	4602      	mov	r2, r0
 802aaae:	460b      	mov	r3, r1
 802aab0:	4630      	mov	r0, r6
 802aab2:	4639      	mov	r1, r7
 802aab4:	f7dc f984 	bl	8006dc0 <__adddf3>
 802aab8:	4606      	mov	r6, r0
 802aaba:	460f      	mov	r7, r1
 802aabc:	f7dc fde6 	bl	800768c <__aeabi_d2iz>
 802aac0:	2200      	movs	r2, #0
 802aac2:	4682      	mov	sl, r0
 802aac4:	2300      	movs	r3, #0
 802aac6:	4630      	mov	r0, r6
 802aac8:	4639      	mov	r1, r7
 802aaca:	f7dc fda1 	bl	8007610 <__aeabi_dcmplt>
 802aace:	b148      	cbz	r0, 802aae4 <_dtoa_r+0x144>
 802aad0:	4650      	mov	r0, sl
 802aad2:	f7dc fac1 	bl	8007058 <__aeabi_i2d>
 802aad6:	4632      	mov	r2, r6
 802aad8:	463b      	mov	r3, r7
 802aada:	f7dc fd8f 	bl	80075fc <__aeabi_dcmpeq>
 802aade:	b908      	cbnz	r0, 802aae4 <_dtoa_r+0x144>
 802aae0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 802aae4:	f1ba 0f16 	cmp.w	sl, #22
 802aae8:	d859      	bhi.n	802ab9e <_dtoa_r+0x1fe>
 802aaea:	4970      	ldr	r1, [pc, #448]	; (802acac <_dtoa_r+0x30c>)
 802aaec:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 802aaf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 802aaf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 802aaf8:	f7dc fda8 	bl	800764c <__aeabi_dcmpgt>
 802aafc:	2800      	cmp	r0, #0
 802aafe:	d050      	beq.n	802aba2 <_dtoa_r+0x202>
 802ab00:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 802ab04:	2300      	movs	r3, #0
 802ab06:	930f      	str	r3, [sp, #60]	; 0x3c
 802ab08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802ab0a:	1b5d      	subs	r5, r3, r5
 802ab0c:	f1b5 0801 	subs.w	r8, r5, #1
 802ab10:	bf49      	itett	mi
 802ab12:	f1c5 0301 	rsbmi	r3, r5, #1
 802ab16:	2300      	movpl	r3, #0
 802ab18:	9305      	strmi	r3, [sp, #20]
 802ab1a:	f04f 0800 	movmi.w	r8, #0
 802ab1e:	bf58      	it	pl
 802ab20:	9305      	strpl	r3, [sp, #20]
 802ab22:	f1ba 0f00 	cmp.w	sl, #0
 802ab26:	db3e      	blt.n	802aba6 <_dtoa_r+0x206>
 802ab28:	2300      	movs	r3, #0
 802ab2a:	44d0      	add	r8, sl
 802ab2c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 802ab30:	9307      	str	r3, [sp, #28]
 802ab32:	9b06      	ldr	r3, [sp, #24]
 802ab34:	2b09      	cmp	r3, #9
 802ab36:	f200 808d 	bhi.w	802ac54 <_dtoa_r+0x2b4>
 802ab3a:	2b05      	cmp	r3, #5
 802ab3c:	bfc4      	itt	gt
 802ab3e:	3b04      	subgt	r3, #4
 802ab40:	9306      	strgt	r3, [sp, #24]
 802ab42:	9b06      	ldr	r3, [sp, #24]
 802ab44:	f1a3 0302 	sub.w	r3, r3, #2
 802ab48:	bfcc      	ite	gt
 802ab4a:	2500      	movgt	r5, #0
 802ab4c:	2501      	movle	r5, #1
 802ab4e:	2b03      	cmp	r3, #3
 802ab50:	f200 808c 	bhi.w	802ac6c <_dtoa_r+0x2cc>
 802ab54:	e8df f003 	tbb	[pc, r3]
 802ab58:	6e317c7a 	.word	0x6e317c7a
 802ab5c:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 802ab60:	441d      	add	r5, r3
 802ab62:	f205 4032 	addw	r0, r5, #1074	; 0x432
 802ab66:	2820      	cmp	r0, #32
 802ab68:	dd13      	ble.n	802ab92 <_dtoa_r+0x1f2>
 802ab6a:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 802ab6e:	9b00      	ldr	r3, [sp, #0]
 802ab70:	fa08 f800 	lsl.w	r8, r8, r0
 802ab74:	f205 4012 	addw	r0, r5, #1042	; 0x412
 802ab78:	fa23 f000 	lsr.w	r0, r3, r0
 802ab7c:	ea48 0000 	orr.w	r0, r8, r0
 802ab80:	f7dc fa5a 	bl	8007038 <__aeabi_ui2d>
 802ab84:	2301      	movs	r3, #1
 802ab86:	4682      	mov	sl, r0
 802ab88:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 802ab8c:	3d01      	subs	r5, #1
 802ab8e:	9313      	str	r3, [sp, #76]	; 0x4c
 802ab90:	e772      	b.n	802aa78 <_dtoa_r+0xd8>
 802ab92:	9b00      	ldr	r3, [sp, #0]
 802ab94:	f1c0 0020 	rsb	r0, r0, #32
 802ab98:	fa03 f000 	lsl.w	r0, r3, r0
 802ab9c:	e7f0      	b.n	802ab80 <_dtoa_r+0x1e0>
 802ab9e:	2301      	movs	r3, #1
 802aba0:	e7b1      	b.n	802ab06 <_dtoa_r+0x166>
 802aba2:	900f      	str	r0, [sp, #60]	; 0x3c
 802aba4:	e7b0      	b.n	802ab08 <_dtoa_r+0x168>
 802aba6:	9b05      	ldr	r3, [sp, #20]
 802aba8:	eba3 030a 	sub.w	r3, r3, sl
 802abac:	9305      	str	r3, [sp, #20]
 802abae:	f1ca 0300 	rsb	r3, sl, #0
 802abb2:	9307      	str	r3, [sp, #28]
 802abb4:	2300      	movs	r3, #0
 802abb6:	930e      	str	r3, [sp, #56]	; 0x38
 802abb8:	e7bb      	b.n	802ab32 <_dtoa_r+0x192>
 802abba:	2301      	movs	r3, #1
 802abbc:	930a      	str	r3, [sp, #40]	; 0x28
 802abbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802abc0:	2b00      	cmp	r3, #0
 802abc2:	dd56      	ble.n	802ac72 <_dtoa_r+0x2d2>
 802abc4:	9302      	str	r3, [sp, #8]
 802abc6:	4699      	mov	r9, r3
 802abc8:	2200      	movs	r2, #0
 802abca:	6462      	str	r2, [r4, #68]	; 0x44
 802abcc:	2204      	movs	r2, #4
 802abce:	f102 0014 	add.w	r0, r2, #20
 802abd2:	4298      	cmp	r0, r3
 802abd4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 802abd6:	d951      	bls.n	802ac7c <_dtoa_r+0x2dc>
 802abd8:	4620      	mov	r0, r4
 802abda:	f000 ff67 	bl	802baac <_Balloc>
 802abde:	f1b9 0f0e 	cmp.w	r9, #14
 802abe2:	4683      	mov	fp, r0
 802abe4:	6420      	str	r0, [r4, #64]	; 0x40
 802abe6:	f200 80e8 	bhi.w	802adba <_dtoa_r+0x41a>
 802abea:	2d00      	cmp	r5, #0
 802abec:	f000 80e5 	beq.w	802adba <_dtoa_r+0x41a>
 802abf0:	ed9d 7b00 	vldr	d7, [sp]
 802abf4:	f1ba 0f00 	cmp.w	sl, #0
 802abf8:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 802abfc:	dd76      	ble.n	802acec <_dtoa_r+0x34c>
 802abfe:	4a2b      	ldr	r2, [pc, #172]	; (802acac <_dtoa_r+0x30c>)
 802ac00:	f00a 030f 	and.w	r3, sl, #15
 802ac04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 802ac08:	ed93 7b00 	vldr	d7, [r3]
 802ac0c:	ea4f 162a 	mov.w	r6, sl, asr #4
 802ac10:	06f0      	lsls	r0, r6, #27
 802ac12:	ed8d 7b08 	vstr	d7, [sp, #32]
 802ac16:	d567      	bpl.n	802ace8 <_dtoa_r+0x348>
 802ac18:	4b25      	ldr	r3, [pc, #148]	; (802acb0 <_dtoa_r+0x310>)
 802ac1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 802ac1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 802ac22:	f7dc fbad 	bl	8007380 <__aeabi_ddiv>
 802ac26:	e9cd 0100 	strd	r0, r1, [sp]
 802ac2a:	f006 060f 	and.w	r6, r6, #15
 802ac2e:	2503      	movs	r5, #3
 802ac30:	4f1f      	ldr	r7, [pc, #124]	; (802acb0 <_dtoa_r+0x310>)
 802ac32:	e04e      	b.n	802acd2 <_dtoa_r+0x332>
 802ac34:	2301      	movs	r3, #1
 802ac36:	930a      	str	r3, [sp, #40]	; 0x28
 802ac38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802ac3a:	4453      	add	r3, sl
 802ac3c:	f103 0901 	add.w	r9, r3, #1
 802ac40:	9302      	str	r3, [sp, #8]
 802ac42:	464b      	mov	r3, r9
 802ac44:	2b01      	cmp	r3, #1
 802ac46:	bfb8      	it	lt
 802ac48:	2301      	movlt	r3, #1
 802ac4a:	e7bd      	b.n	802abc8 <_dtoa_r+0x228>
 802ac4c:	2300      	movs	r3, #0
 802ac4e:	e7b5      	b.n	802abbc <_dtoa_r+0x21c>
 802ac50:	2300      	movs	r3, #0
 802ac52:	e7f0      	b.n	802ac36 <_dtoa_r+0x296>
 802ac54:	2501      	movs	r5, #1
 802ac56:	2300      	movs	r3, #0
 802ac58:	9306      	str	r3, [sp, #24]
 802ac5a:	950a      	str	r5, [sp, #40]	; 0x28
 802ac5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802ac60:	9302      	str	r3, [sp, #8]
 802ac62:	4699      	mov	r9, r3
 802ac64:	2200      	movs	r2, #0
 802ac66:	2312      	movs	r3, #18
 802ac68:	920b      	str	r2, [sp, #44]	; 0x2c
 802ac6a:	e7ad      	b.n	802abc8 <_dtoa_r+0x228>
 802ac6c:	2301      	movs	r3, #1
 802ac6e:	930a      	str	r3, [sp, #40]	; 0x28
 802ac70:	e7f4      	b.n	802ac5c <_dtoa_r+0x2bc>
 802ac72:	2301      	movs	r3, #1
 802ac74:	9302      	str	r3, [sp, #8]
 802ac76:	4699      	mov	r9, r3
 802ac78:	461a      	mov	r2, r3
 802ac7a:	e7f5      	b.n	802ac68 <_dtoa_r+0x2c8>
 802ac7c:	3101      	adds	r1, #1
 802ac7e:	6461      	str	r1, [r4, #68]	; 0x44
 802ac80:	0052      	lsls	r2, r2, #1
 802ac82:	e7a4      	b.n	802abce <_dtoa_r+0x22e>
 802ac84:	f3af 8000 	nop.w
 802ac88:	636f4361 	.word	0x636f4361
 802ac8c:	3fd287a7 	.word	0x3fd287a7
 802ac90:	8b60c8b3 	.word	0x8b60c8b3
 802ac94:	3fc68a28 	.word	0x3fc68a28
 802ac98:	509f79fb 	.word	0x509f79fb
 802ac9c:	3fd34413 	.word	0x3fd34413
 802aca0:	7ff00000 	.word	0x7ff00000
 802aca4:	080b4117 	.word	0x080b4117
 802aca8:	3ff80000 	.word	0x3ff80000
 802acac:	080b4170 	.word	0x080b4170
 802acb0:	080b4148 	.word	0x080b4148
 802acb4:	080b4141 	.word	0x080b4141
 802acb8:	07f1      	lsls	r1, r6, #31
 802acba:	d508      	bpl.n	802acce <_dtoa_r+0x32e>
 802acbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802acc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 802acc4:	f7dc fa32 	bl	800712c <__aeabi_dmul>
 802acc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 802accc:	3501      	adds	r5, #1
 802acce:	1076      	asrs	r6, r6, #1
 802acd0:	3708      	adds	r7, #8
 802acd2:	2e00      	cmp	r6, #0
 802acd4:	d1f0      	bne.n	802acb8 <_dtoa_r+0x318>
 802acd6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 802acda:	e9dd 0100 	ldrd	r0, r1, [sp]
 802acde:	f7dc fb4f 	bl	8007380 <__aeabi_ddiv>
 802ace2:	e9cd 0100 	strd	r0, r1, [sp]
 802ace6:	e01a      	b.n	802ad1e <_dtoa_r+0x37e>
 802ace8:	2502      	movs	r5, #2
 802acea:	e7a1      	b.n	802ac30 <_dtoa_r+0x290>
 802acec:	f000 80a0 	beq.w	802ae30 <_dtoa_r+0x490>
 802acf0:	f1ca 0600 	rsb	r6, sl, #0
 802acf4:	4b9f      	ldr	r3, [pc, #636]	; (802af74 <_dtoa_r+0x5d4>)
 802acf6:	4fa0      	ldr	r7, [pc, #640]	; (802af78 <_dtoa_r+0x5d8>)
 802acf8:	f006 020f 	and.w	r2, r6, #15
 802acfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802ad00:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ad04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 802ad08:	f7dc fa10 	bl	800712c <__aeabi_dmul>
 802ad0c:	e9cd 0100 	strd	r0, r1, [sp]
 802ad10:	1136      	asrs	r6, r6, #4
 802ad12:	2300      	movs	r3, #0
 802ad14:	2502      	movs	r5, #2
 802ad16:	2e00      	cmp	r6, #0
 802ad18:	d17f      	bne.n	802ae1a <_dtoa_r+0x47a>
 802ad1a:	2b00      	cmp	r3, #0
 802ad1c:	d1e1      	bne.n	802ace2 <_dtoa_r+0x342>
 802ad1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802ad20:	2b00      	cmp	r3, #0
 802ad22:	f000 8087 	beq.w	802ae34 <_dtoa_r+0x494>
 802ad26:	e9dd 6700 	ldrd	r6, r7, [sp]
 802ad2a:	2200      	movs	r2, #0
 802ad2c:	4b93      	ldr	r3, [pc, #588]	; (802af7c <_dtoa_r+0x5dc>)
 802ad2e:	4630      	mov	r0, r6
 802ad30:	4639      	mov	r1, r7
 802ad32:	f7dc fc6d 	bl	8007610 <__aeabi_dcmplt>
 802ad36:	2800      	cmp	r0, #0
 802ad38:	d07c      	beq.n	802ae34 <_dtoa_r+0x494>
 802ad3a:	f1b9 0f00 	cmp.w	r9, #0
 802ad3e:	d079      	beq.n	802ae34 <_dtoa_r+0x494>
 802ad40:	9b02      	ldr	r3, [sp, #8]
 802ad42:	2b00      	cmp	r3, #0
 802ad44:	dd35      	ble.n	802adb2 <_dtoa_r+0x412>
 802ad46:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 802ad4a:	9308      	str	r3, [sp, #32]
 802ad4c:	4639      	mov	r1, r7
 802ad4e:	2200      	movs	r2, #0
 802ad50:	4b8b      	ldr	r3, [pc, #556]	; (802af80 <_dtoa_r+0x5e0>)
 802ad52:	4630      	mov	r0, r6
 802ad54:	f7dc f9ea 	bl	800712c <__aeabi_dmul>
 802ad58:	e9cd 0100 	strd	r0, r1, [sp]
 802ad5c:	9f02      	ldr	r7, [sp, #8]
 802ad5e:	3501      	adds	r5, #1
 802ad60:	4628      	mov	r0, r5
 802ad62:	f7dc f979 	bl	8007058 <__aeabi_i2d>
 802ad66:	e9dd 2300 	ldrd	r2, r3, [sp]
 802ad6a:	f7dc f9df 	bl	800712c <__aeabi_dmul>
 802ad6e:	2200      	movs	r2, #0
 802ad70:	4b84      	ldr	r3, [pc, #528]	; (802af84 <_dtoa_r+0x5e4>)
 802ad72:	f7dc f825 	bl	8006dc0 <__adddf3>
 802ad76:	4605      	mov	r5, r0
 802ad78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 802ad7c:	2f00      	cmp	r7, #0
 802ad7e:	d15d      	bne.n	802ae3c <_dtoa_r+0x49c>
 802ad80:	2200      	movs	r2, #0
 802ad82:	4b81      	ldr	r3, [pc, #516]	; (802af88 <_dtoa_r+0x5e8>)
 802ad84:	e9dd 0100 	ldrd	r0, r1, [sp]
 802ad88:	f7dc f818 	bl	8006dbc <__aeabi_dsub>
 802ad8c:	462a      	mov	r2, r5
 802ad8e:	4633      	mov	r3, r6
 802ad90:	e9cd 0100 	strd	r0, r1, [sp]
 802ad94:	f7dc fc5a 	bl	800764c <__aeabi_dcmpgt>
 802ad98:	2800      	cmp	r0, #0
 802ad9a:	f040 8288 	bne.w	802b2ae <_dtoa_r+0x90e>
 802ad9e:	462a      	mov	r2, r5
 802ada0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 802ada4:	e9dd 0100 	ldrd	r0, r1, [sp]
 802ada8:	f7dc fc32 	bl	8007610 <__aeabi_dcmplt>
 802adac:	2800      	cmp	r0, #0
 802adae:	f040 827c 	bne.w	802b2aa <_dtoa_r+0x90a>
 802adb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 802adb6:	e9cd 2300 	strd	r2, r3, [sp]
 802adba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802adbc:	2b00      	cmp	r3, #0
 802adbe:	f2c0 8150 	blt.w	802b062 <_dtoa_r+0x6c2>
 802adc2:	f1ba 0f0e 	cmp.w	sl, #14
 802adc6:	f300 814c 	bgt.w	802b062 <_dtoa_r+0x6c2>
 802adca:	4b6a      	ldr	r3, [pc, #424]	; (802af74 <_dtoa_r+0x5d4>)
 802adcc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 802add0:	ed93 7b00 	vldr	d7, [r3]
 802add4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802add6:	2b00      	cmp	r3, #0
 802add8:	ed8d 7b02 	vstr	d7, [sp, #8]
 802addc:	f280 80d8 	bge.w	802af90 <_dtoa_r+0x5f0>
 802ade0:	f1b9 0f00 	cmp.w	r9, #0
 802ade4:	f300 80d4 	bgt.w	802af90 <_dtoa_r+0x5f0>
 802ade8:	f040 825e 	bne.w	802b2a8 <_dtoa_r+0x908>
 802adec:	2200      	movs	r2, #0
 802adee:	4b66      	ldr	r3, [pc, #408]	; (802af88 <_dtoa_r+0x5e8>)
 802adf0:	ec51 0b17 	vmov	r0, r1, d7
 802adf4:	f7dc f99a 	bl	800712c <__aeabi_dmul>
 802adf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 802adfc:	f7dc fc1c 	bl	8007638 <__aeabi_dcmpge>
 802ae00:	464f      	mov	r7, r9
 802ae02:	464e      	mov	r6, r9
 802ae04:	2800      	cmp	r0, #0
 802ae06:	f040 8234 	bne.w	802b272 <_dtoa_r+0x8d2>
 802ae0a:	2331      	movs	r3, #49	; 0x31
 802ae0c:	f10b 0501 	add.w	r5, fp, #1
 802ae10:	f88b 3000 	strb.w	r3, [fp]
 802ae14:	f10a 0a01 	add.w	sl, sl, #1
 802ae18:	e22f      	b.n	802b27a <_dtoa_r+0x8da>
 802ae1a:	07f2      	lsls	r2, r6, #31
 802ae1c:	d505      	bpl.n	802ae2a <_dtoa_r+0x48a>
 802ae1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 802ae22:	f7dc f983 	bl	800712c <__aeabi_dmul>
 802ae26:	3501      	adds	r5, #1
 802ae28:	2301      	movs	r3, #1
 802ae2a:	1076      	asrs	r6, r6, #1
 802ae2c:	3708      	adds	r7, #8
 802ae2e:	e772      	b.n	802ad16 <_dtoa_r+0x376>
 802ae30:	2502      	movs	r5, #2
 802ae32:	e774      	b.n	802ad1e <_dtoa_r+0x37e>
 802ae34:	f8cd a020 	str.w	sl, [sp, #32]
 802ae38:	464f      	mov	r7, r9
 802ae3a:	e791      	b.n	802ad60 <_dtoa_r+0x3c0>
 802ae3c:	4b4d      	ldr	r3, [pc, #308]	; (802af74 <_dtoa_r+0x5d4>)
 802ae3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 802ae42:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802ae46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802ae48:	2b00      	cmp	r3, #0
 802ae4a:	d047      	beq.n	802aedc <_dtoa_r+0x53c>
 802ae4c:	4602      	mov	r2, r0
 802ae4e:	460b      	mov	r3, r1
 802ae50:	2000      	movs	r0, #0
 802ae52:	494e      	ldr	r1, [pc, #312]	; (802af8c <_dtoa_r+0x5ec>)
 802ae54:	f7dc fa94 	bl	8007380 <__aeabi_ddiv>
 802ae58:	462a      	mov	r2, r5
 802ae5a:	4633      	mov	r3, r6
 802ae5c:	f7db ffae 	bl	8006dbc <__aeabi_dsub>
 802ae60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802ae64:	465d      	mov	r5, fp
 802ae66:	e9dd 0100 	ldrd	r0, r1, [sp]
 802ae6a:	f7dc fc0f 	bl	800768c <__aeabi_d2iz>
 802ae6e:	4606      	mov	r6, r0
 802ae70:	f7dc f8f2 	bl	8007058 <__aeabi_i2d>
 802ae74:	4602      	mov	r2, r0
 802ae76:	460b      	mov	r3, r1
 802ae78:	e9dd 0100 	ldrd	r0, r1, [sp]
 802ae7c:	f7db ff9e 	bl	8006dbc <__aeabi_dsub>
 802ae80:	3630      	adds	r6, #48	; 0x30
 802ae82:	f805 6b01 	strb.w	r6, [r5], #1
 802ae86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802ae8a:	e9cd 0100 	strd	r0, r1, [sp]
 802ae8e:	f7dc fbbf 	bl	8007610 <__aeabi_dcmplt>
 802ae92:	2800      	cmp	r0, #0
 802ae94:	d163      	bne.n	802af5e <_dtoa_r+0x5be>
 802ae96:	e9dd 2300 	ldrd	r2, r3, [sp]
 802ae9a:	2000      	movs	r0, #0
 802ae9c:	4937      	ldr	r1, [pc, #220]	; (802af7c <_dtoa_r+0x5dc>)
 802ae9e:	f7db ff8d 	bl	8006dbc <__aeabi_dsub>
 802aea2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802aea6:	f7dc fbb3 	bl	8007610 <__aeabi_dcmplt>
 802aeaa:	2800      	cmp	r0, #0
 802aeac:	f040 80b7 	bne.w	802b01e <_dtoa_r+0x67e>
 802aeb0:	eba5 030b 	sub.w	r3, r5, fp
 802aeb4:	429f      	cmp	r7, r3
 802aeb6:	f77f af7c 	ble.w	802adb2 <_dtoa_r+0x412>
 802aeba:	2200      	movs	r2, #0
 802aebc:	4b30      	ldr	r3, [pc, #192]	; (802af80 <_dtoa_r+0x5e0>)
 802aebe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 802aec2:	f7dc f933 	bl	800712c <__aeabi_dmul>
 802aec6:	2200      	movs	r2, #0
 802aec8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802aecc:	4b2c      	ldr	r3, [pc, #176]	; (802af80 <_dtoa_r+0x5e0>)
 802aece:	e9dd 0100 	ldrd	r0, r1, [sp]
 802aed2:	f7dc f92b 	bl	800712c <__aeabi_dmul>
 802aed6:	e9cd 0100 	strd	r0, r1, [sp]
 802aeda:	e7c4      	b.n	802ae66 <_dtoa_r+0x4c6>
 802aedc:	462a      	mov	r2, r5
 802aede:	4633      	mov	r3, r6
 802aee0:	f7dc f924 	bl	800712c <__aeabi_dmul>
 802aee4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802aee8:	eb0b 0507 	add.w	r5, fp, r7
 802aeec:	465e      	mov	r6, fp
 802aeee:	e9dd 0100 	ldrd	r0, r1, [sp]
 802aef2:	f7dc fbcb 	bl	800768c <__aeabi_d2iz>
 802aef6:	4607      	mov	r7, r0
 802aef8:	f7dc f8ae 	bl	8007058 <__aeabi_i2d>
 802aefc:	3730      	adds	r7, #48	; 0x30
 802aefe:	4602      	mov	r2, r0
 802af00:	460b      	mov	r3, r1
 802af02:	e9dd 0100 	ldrd	r0, r1, [sp]
 802af06:	f7db ff59 	bl	8006dbc <__aeabi_dsub>
 802af0a:	f806 7b01 	strb.w	r7, [r6], #1
 802af0e:	42ae      	cmp	r6, r5
 802af10:	e9cd 0100 	strd	r0, r1, [sp]
 802af14:	f04f 0200 	mov.w	r2, #0
 802af18:	d126      	bne.n	802af68 <_dtoa_r+0x5c8>
 802af1a:	4b1c      	ldr	r3, [pc, #112]	; (802af8c <_dtoa_r+0x5ec>)
 802af1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 802af20:	f7db ff4e 	bl	8006dc0 <__adddf3>
 802af24:	4602      	mov	r2, r0
 802af26:	460b      	mov	r3, r1
 802af28:	e9dd 0100 	ldrd	r0, r1, [sp]
 802af2c:	f7dc fb8e 	bl	800764c <__aeabi_dcmpgt>
 802af30:	2800      	cmp	r0, #0
 802af32:	d174      	bne.n	802b01e <_dtoa_r+0x67e>
 802af34:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802af38:	2000      	movs	r0, #0
 802af3a:	4914      	ldr	r1, [pc, #80]	; (802af8c <_dtoa_r+0x5ec>)
 802af3c:	f7db ff3e 	bl	8006dbc <__aeabi_dsub>
 802af40:	4602      	mov	r2, r0
 802af42:	460b      	mov	r3, r1
 802af44:	e9dd 0100 	ldrd	r0, r1, [sp]
 802af48:	f7dc fb62 	bl	8007610 <__aeabi_dcmplt>
 802af4c:	2800      	cmp	r0, #0
 802af4e:	f43f af30 	beq.w	802adb2 <_dtoa_r+0x412>
 802af52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802af56:	2b30      	cmp	r3, #48	; 0x30
 802af58:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 802af5c:	d002      	beq.n	802af64 <_dtoa_r+0x5c4>
 802af5e:	f8dd a020 	ldr.w	sl, [sp, #32]
 802af62:	e04a      	b.n	802affa <_dtoa_r+0x65a>
 802af64:	4615      	mov	r5, r2
 802af66:	e7f4      	b.n	802af52 <_dtoa_r+0x5b2>
 802af68:	4b05      	ldr	r3, [pc, #20]	; (802af80 <_dtoa_r+0x5e0>)
 802af6a:	f7dc f8df 	bl	800712c <__aeabi_dmul>
 802af6e:	e9cd 0100 	strd	r0, r1, [sp]
 802af72:	e7bc      	b.n	802aeee <_dtoa_r+0x54e>
 802af74:	080b4170 	.word	0x080b4170
 802af78:	080b4148 	.word	0x080b4148
 802af7c:	3ff00000 	.word	0x3ff00000
 802af80:	40240000 	.word	0x40240000
 802af84:	401c0000 	.word	0x401c0000
 802af88:	40140000 	.word	0x40140000
 802af8c:	3fe00000 	.word	0x3fe00000
 802af90:	e9dd 6700 	ldrd	r6, r7, [sp]
 802af94:	465d      	mov	r5, fp
 802af96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802af9a:	4630      	mov	r0, r6
 802af9c:	4639      	mov	r1, r7
 802af9e:	f7dc f9ef 	bl	8007380 <__aeabi_ddiv>
 802afa2:	f7dc fb73 	bl	800768c <__aeabi_d2iz>
 802afa6:	4680      	mov	r8, r0
 802afa8:	f7dc f856 	bl	8007058 <__aeabi_i2d>
 802afac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802afb0:	f7dc f8bc 	bl	800712c <__aeabi_dmul>
 802afb4:	4602      	mov	r2, r0
 802afb6:	460b      	mov	r3, r1
 802afb8:	4630      	mov	r0, r6
 802afba:	4639      	mov	r1, r7
 802afbc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 802afc0:	f7db fefc 	bl	8006dbc <__aeabi_dsub>
 802afc4:	f805 6b01 	strb.w	r6, [r5], #1
 802afc8:	eba5 060b 	sub.w	r6, r5, fp
 802afcc:	45b1      	cmp	r9, r6
 802afce:	4602      	mov	r2, r0
 802afd0:	460b      	mov	r3, r1
 802afd2:	d139      	bne.n	802b048 <_dtoa_r+0x6a8>
 802afd4:	f7db fef4 	bl	8006dc0 <__adddf3>
 802afd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802afdc:	4606      	mov	r6, r0
 802afde:	460f      	mov	r7, r1
 802afe0:	f7dc fb34 	bl	800764c <__aeabi_dcmpgt>
 802afe4:	b9c8      	cbnz	r0, 802b01a <_dtoa_r+0x67a>
 802afe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802afea:	4630      	mov	r0, r6
 802afec:	4639      	mov	r1, r7
 802afee:	f7dc fb05 	bl	80075fc <__aeabi_dcmpeq>
 802aff2:	b110      	cbz	r0, 802affa <_dtoa_r+0x65a>
 802aff4:	f018 0f01 	tst.w	r8, #1
 802aff8:	d10f      	bne.n	802b01a <_dtoa_r+0x67a>
 802affa:	9904      	ldr	r1, [sp, #16]
 802affc:	4620      	mov	r0, r4
 802affe:	f000 fd7a 	bl	802baf6 <_Bfree>
 802b002:	2300      	movs	r3, #0
 802b004:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b006:	702b      	strb	r3, [r5, #0]
 802b008:	f10a 0301 	add.w	r3, sl, #1
 802b00c:	6013      	str	r3, [r2, #0]
 802b00e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802b010:	2b00      	cmp	r3, #0
 802b012:	f43f acff 	beq.w	802aa14 <_dtoa_r+0x74>
 802b016:	601d      	str	r5, [r3, #0]
 802b018:	e4fc      	b.n	802aa14 <_dtoa_r+0x74>
 802b01a:	f8cd a020 	str.w	sl, [sp, #32]
 802b01e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 802b022:	2a39      	cmp	r2, #57	; 0x39
 802b024:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 802b028:	d108      	bne.n	802b03c <_dtoa_r+0x69c>
 802b02a:	459b      	cmp	fp, r3
 802b02c:	d10a      	bne.n	802b044 <_dtoa_r+0x6a4>
 802b02e:	9b08      	ldr	r3, [sp, #32]
 802b030:	3301      	adds	r3, #1
 802b032:	9308      	str	r3, [sp, #32]
 802b034:	2330      	movs	r3, #48	; 0x30
 802b036:	f88b 3000 	strb.w	r3, [fp]
 802b03a:	465b      	mov	r3, fp
 802b03c:	781a      	ldrb	r2, [r3, #0]
 802b03e:	3201      	adds	r2, #1
 802b040:	701a      	strb	r2, [r3, #0]
 802b042:	e78c      	b.n	802af5e <_dtoa_r+0x5be>
 802b044:	461d      	mov	r5, r3
 802b046:	e7ea      	b.n	802b01e <_dtoa_r+0x67e>
 802b048:	2200      	movs	r2, #0
 802b04a:	4b9b      	ldr	r3, [pc, #620]	; (802b2b8 <_dtoa_r+0x918>)
 802b04c:	f7dc f86e 	bl	800712c <__aeabi_dmul>
 802b050:	2200      	movs	r2, #0
 802b052:	2300      	movs	r3, #0
 802b054:	4606      	mov	r6, r0
 802b056:	460f      	mov	r7, r1
 802b058:	f7dc fad0 	bl	80075fc <__aeabi_dcmpeq>
 802b05c:	2800      	cmp	r0, #0
 802b05e:	d09a      	beq.n	802af96 <_dtoa_r+0x5f6>
 802b060:	e7cb      	b.n	802affa <_dtoa_r+0x65a>
 802b062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802b064:	2a00      	cmp	r2, #0
 802b066:	f000 808b 	beq.w	802b180 <_dtoa_r+0x7e0>
 802b06a:	9a06      	ldr	r2, [sp, #24]
 802b06c:	2a01      	cmp	r2, #1
 802b06e:	dc6e      	bgt.n	802b14e <_dtoa_r+0x7ae>
 802b070:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802b072:	2a00      	cmp	r2, #0
 802b074:	d067      	beq.n	802b146 <_dtoa_r+0x7a6>
 802b076:	f203 4333 	addw	r3, r3, #1075	; 0x433
 802b07a:	9f07      	ldr	r7, [sp, #28]
 802b07c:	9d05      	ldr	r5, [sp, #20]
 802b07e:	9a05      	ldr	r2, [sp, #20]
 802b080:	2101      	movs	r1, #1
 802b082:	441a      	add	r2, r3
 802b084:	4620      	mov	r0, r4
 802b086:	9205      	str	r2, [sp, #20]
 802b088:	4498      	add	r8, r3
 802b08a:	f000 fdc6 	bl	802bc1a <__i2b>
 802b08e:	4606      	mov	r6, r0
 802b090:	2d00      	cmp	r5, #0
 802b092:	dd0c      	ble.n	802b0ae <_dtoa_r+0x70e>
 802b094:	f1b8 0f00 	cmp.w	r8, #0
 802b098:	dd09      	ble.n	802b0ae <_dtoa_r+0x70e>
 802b09a:	4545      	cmp	r5, r8
 802b09c:	9a05      	ldr	r2, [sp, #20]
 802b09e:	462b      	mov	r3, r5
 802b0a0:	bfa8      	it	ge
 802b0a2:	4643      	movge	r3, r8
 802b0a4:	1ad2      	subs	r2, r2, r3
 802b0a6:	9205      	str	r2, [sp, #20]
 802b0a8:	1aed      	subs	r5, r5, r3
 802b0aa:	eba8 0803 	sub.w	r8, r8, r3
 802b0ae:	9b07      	ldr	r3, [sp, #28]
 802b0b0:	b1eb      	cbz	r3, 802b0ee <_dtoa_r+0x74e>
 802b0b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b0b4:	2b00      	cmp	r3, #0
 802b0b6:	d067      	beq.n	802b188 <_dtoa_r+0x7e8>
 802b0b8:	b18f      	cbz	r7, 802b0de <_dtoa_r+0x73e>
 802b0ba:	4631      	mov	r1, r6
 802b0bc:	463a      	mov	r2, r7
 802b0be:	4620      	mov	r0, r4
 802b0c0:	f000 fe4a 	bl	802bd58 <__pow5mult>
 802b0c4:	9a04      	ldr	r2, [sp, #16]
 802b0c6:	4601      	mov	r1, r0
 802b0c8:	4606      	mov	r6, r0
 802b0ca:	4620      	mov	r0, r4
 802b0cc:	f000 fdae 	bl	802bc2c <__multiply>
 802b0d0:	9904      	ldr	r1, [sp, #16]
 802b0d2:	9008      	str	r0, [sp, #32]
 802b0d4:	4620      	mov	r0, r4
 802b0d6:	f000 fd0e 	bl	802baf6 <_Bfree>
 802b0da:	9b08      	ldr	r3, [sp, #32]
 802b0dc:	9304      	str	r3, [sp, #16]
 802b0de:	9b07      	ldr	r3, [sp, #28]
 802b0e0:	1bda      	subs	r2, r3, r7
 802b0e2:	d004      	beq.n	802b0ee <_dtoa_r+0x74e>
 802b0e4:	9904      	ldr	r1, [sp, #16]
 802b0e6:	4620      	mov	r0, r4
 802b0e8:	f000 fe36 	bl	802bd58 <__pow5mult>
 802b0ec:	9004      	str	r0, [sp, #16]
 802b0ee:	2101      	movs	r1, #1
 802b0f0:	4620      	mov	r0, r4
 802b0f2:	f000 fd92 	bl	802bc1a <__i2b>
 802b0f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802b0f8:	4607      	mov	r7, r0
 802b0fa:	2b00      	cmp	r3, #0
 802b0fc:	f000 81cf 	beq.w	802b49e <_dtoa_r+0xafe>
 802b100:	461a      	mov	r2, r3
 802b102:	4601      	mov	r1, r0
 802b104:	4620      	mov	r0, r4
 802b106:	f000 fe27 	bl	802bd58 <__pow5mult>
 802b10a:	9b06      	ldr	r3, [sp, #24]
 802b10c:	2b01      	cmp	r3, #1
 802b10e:	4607      	mov	r7, r0
 802b110:	dc40      	bgt.n	802b194 <_dtoa_r+0x7f4>
 802b112:	9b00      	ldr	r3, [sp, #0]
 802b114:	2b00      	cmp	r3, #0
 802b116:	d139      	bne.n	802b18c <_dtoa_r+0x7ec>
 802b118:	9b01      	ldr	r3, [sp, #4]
 802b11a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 802b11e:	2b00      	cmp	r3, #0
 802b120:	d136      	bne.n	802b190 <_dtoa_r+0x7f0>
 802b122:	9b01      	ldr	r3, [sp, #4]
 802b124:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b128:	0d1b      	lsrs	r3, r3, #20
 802b12a:	051b      	lsls	r3, r3, #20
 802b12c:	b12b      	cbz	r3, 802b13a <_dtoa_r+0x79a>
 802b12e:	9b05      	ldr	r3, [sp, #20]
 802b130:	3301      	adds	r3, #1
 802b132:	9305      	str	r3, [sp, #20]
 802b134:	f108 0801 	add.w	r8, r8, #1
 802b138:	2301      	movs	r3, #1
 802b13a:	9307      	str	r3, [sp, #28]
 802b13c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802b13e:	2b00      	cmp	r3, #0
 802b140:	d12a      	bne.n	802b198 <_dtoa_r+0x7f8>
 802b142:	2001      	movs	r0, #1
 802b144:	e030      	b.n	802b1a8 <_dtoa_r+0x808>
 802b146:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802b148:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 802b14c:	e795      	b.n	802b07a <_dtoa_r+0x6da>
 802b14e:	9b07      	ldr	r3, [sp, #28]
 802b150:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 802b154:	42bb      	cmp	r3, r7
 802b156:	bfbf      	itttt	lt
 802b158:	9b07      	ldrlt	r3, [sp, #28]
 802b15a:	9707      	strlt	r7, [sp, #28]
 802b15c:	1afa      	sublt	r2, r7, r3
 802b15e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 802b160:	bfbb      	ittet	lt
 802b162:	189b      	addlt	r3, r3, r2
 802b164:	930e      	strlt	r3, [sp, #56]	; 0x38
 802b166:	1bdf      	subge	r7, r3, r7
 802b168:	2700      	movlt	r7, #0
 802b16a:	f1b9 0f00 	cmp.w	r9, #0
 802b16e:	bfb5      	itete	lt
 802b170:	9b05      	ldrlt	r3, [sp, #20]
 802b172:	9d05      	ldrge	r5, [sp, #20]
 802b174:	eba3 0509 	sublt.w	r5, r3, r9
 802b178:	464b      	movge	r3, r9
 802b17a:	bfb8      	it	lt
 802b17c:	2300      	movlt	r3, #0
 802b17e:	e77e      	b.n	802b07e <_dtoa_r+0x6de>
 802b180:	9f07      	ldr	r7, [sp, #28]
 802b182:	9d05      	ldr	r5, [sp, #20]
 802b184:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 802b186:	e783      	b.n	802b090 <_dtoa_r+0x6f0>
 802b188:	9a07      	ldr	r2, [sp, #28]
 802b18a:	e7ab      	b.n	802b0e4 <_dtoa_r+0x744>
 802b18c:	2300      	movs	r3, #0
 802b18e:	e7d4      	b.n	802b13a <_dtoa_r+0x79a>
 802b190:	9b00      	ldr	r3, [sp, #0]
 802b192:	e7d2      	b.n	802b13a <_dtoa_r+0x79a>
 802b194:	2300      	movs	r3, #0
 802b196:	9307      	str	r3, [sp, #28]
 802b198:	693b      	ldr	r3, [r7, #16]
 802b19a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 802b19e:	6918      	ldr	r0, [r3, #16]
 802b1a0:	f000 fced 	bl	802bb7e <__hi0bits>
 802b1a4:	f1c0 0020 	rsb	r0, r0, #32
 802b1a8:	4440      	add	r0, r8
 802b1aa:	f010 001f 	ands.w	r0, r0, #31
 802b1ae:	d047      	beq.n	802b240 <_dtoa_r+0x8a0>
 802b1b0:	f1c0 0320 	rsb	r3, r0, #32
 802b1b4:	2b04      	cmp	r3, #4
 802b1b6:	dd3b      	ble.n	802b230 <_dtoa_r+0x890>
 802b1b8:	9b05      	ldr	r3, [sp, #20]
 802b1ba:	f1c0 001c 	rsb	r0, r0, #28
 802b1be:	4403      	add	r3, r0
 802b1c0:	9305      	str	r3, [sp, #20]
 802b1c2:	4405      	add	r5, r0
 802b1c4:	4480      	add	r8, r0
 802b1c6:	9b05      	ldr	r3, [sp, #20]
 802b1c8:	2b00      	cmp	r3, #0
 802b1ca:	dd05      	ble.n	802b1d8 <_dtoa_r+0x838>
 802b1cc:	461a      	mov	r2, r3
 802b1ce:	9904      	ldr	r1, [sp, #16]
 802b1d0:	4620      	mov	r0, r4
 802b1d2:	f000 fe01 	bl	802bdd8 <__lshift>
 802b1d6:	9004      	str	r0, [sp, #16]
 802b1d8:	f1b8 0f00 	cmp.w	r8, #0
 802b1dc:	dd05      	ble.n	802b1ea <_dtoa_r+0x84a>
 802b1de:	4639      	mov	r1, r7
 802b1e0:	4642      	mov	r2, r8
 802b1e2:	4620      	mov	r0, r4
 802b1e4:	f000 fdf8 	bl	802bdd8 <__lshift>
 802b1e8:	4607      	mov	r7, r0
 802b1ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802b1ec:	b353      	cbz	r3, 802b244 <_dtoa_r+0x8a4>
 802b1ee:	4639      	mov	r1, r7
 802b1f0:	9804      	ldr	r0, [sp, #16]
 802b1f2:	f000 fe45 	bl	802be80 <__mcmp>
 802b1f6:	2800      	cmp	r0, #0
 802b1f8:	da24      	bge.n	802b244 <_dtoa_r+0x8a4>
 802b1fa:	2300      	movs	r3, #0
 802b1fc:	220a      	movs	r2, #10
 802b1fe:	9904      	ldr	r1, [sp, #16]
 802b200:	4620      	mov	r0, r4
 802b202:	f000 fc81 	bl	802bb08 <__multadd>
 802b206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b208:	9004      	str	r0, [sp, #16]
 802b20a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 802b20e:	2b00      	cmp	r3, #0
 802b210:	f000 814c 	beq.w	802b4ac <_dtoa_r+0xb0c>
 802b214:	2300      	movs	r3, #0
 802b216:	4631      	mov	r1, r6
 802b218:	220a      	movs	r2, #10
 802b21a:	4620      	mov	r0, r4
 802b21c:	f000 fc74 	bl	802bb08 <__multadd>
 802b220:	9b02      	ldr	r3, [sp, #8]
 802b222:	2b00      	cmp	r3, #0
 802b224:	4606      	mov	r6, r0
 802b226:	dc4f      	bgt.n	802b2c8 <_dtoa_r+0x928>
 802b228:	9b06      	ldr	r3, [sp, #24]
 802b22a:	2b02      	cmp	r3, #2
 802b22c:	dd4c      	ble.n	802b2c8 <_dtoa_r+0x928>
 802b22e:	e011      	b.n	802b254 <_dtoa_r+0x8b4>
 802b230:	d0c9      	beq.n	802b1c6 <_dtoa_r+0x826>
 802b232:	9a05      	ldr	r2, [sp, #20]
 802b234:	331c      	adds	r3, #28
 802b236:	441a      	add	r2, r3
 802b238:	9205      	str	r2, [sp, #20]
 802b23a:	441d      	add	r5, r3
 802b23c:	4498      	add	r8, r3
 802b23e:	e7c2      	b.n	802b1c6 <_dtoa_r+0x826>
 802b240:	4603      	mov	r3, r0
 802b242:	e7f6      	b.n	802b232 <_dtoa_r+0x892>
 802b244:	f1b9 0f00 	cmp.w	r9, #0
 802b248:	dc38      	bgt.n	802b2bc <_dtoa_r+0x91c>
 802b24a:	9b06      	ldr	r3, [sp, #24]
 802b24c:	2b02      	cmp	r3, #2
 802b24e:	dd35      	ble.n	802b2bc <_dtoa_r+0x91c>
 802b250:	f8cd 9008 	str.w	r9, [sp, #8]
 802b254:	9b02      	ldr	r3, [sp, #8]
 802b256:	b963      	cbnz	r3, 802b272 <_dtoa_r+0x8d2>
 802b258:	4639      	mov	r1, r7
 802b25a:	2205      	movs	r2, #5
 802b25c:	4620      	mov	r0, r4
 802b25e:	f000 fc53 	bl	802bb08 <__multadd>
 802b262:	4601      	mov	r1, r0
 802b264:	4607      	mov	r7, r0
 802b266:	9804      	ldr	r0, [sp, #16]
 802b268:	f000 fe0a 	bl	802be80 <__mcmp>
 802b26c:	2800      	cmp	r0, #0
 802b26e:	f73f adcc 	bgt.w	802ae0a <_dtoa_r+0x46a>
 802b272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b274:	465d      	mov	r5, fp
 802b276:	ea6f 0a03 	mvn.w	sl, r3
 802b27a:	f04f 0900 	mov.w	r9, #0
 802b27e:	4639      	mov	r1, r7
 802b280:	4620      	mov	r0, r4
 802b282:	f000 fc38 	bl	802baf6 <_Bfree>
 802b286:	2e00      	cmp	r6, #0
 802b288:	f43f aeb7 	beq.w	802affa <_dtoa_r+0x65a>
 802b28c:	f1b9 0f00 	cmp.w	r9, #0
 802b290:	d005      	beq.n	802b29e <_dtoa_r+0x8fe>
 802b292:	45b1      	cmp	r9, r6
 802b294:	d003      	beq.n	802b29e <_dtoa_r+0x8fe>
 802b296:	4649      	mov	r1, r9
 802b298:	4620      	mov	r0, r4
 802b29a:	f000 fc2c 	bl	802baf6 <_Bfree>
 802b29e:	4631      	mov	r1, r6
 802b2a0:	4620      	mov	r0, r4
 802b2a2:	f000 fc28 	bl	802baf6 <_Bfree>
 802b2a6:	e6a8      	b.n	802affa <_dtoa_r+0x65a>
 802b2a8:	2700      	movs	r7, #0
 802b2aa:	463e      	mov	r6, r7
 802b2ac:	e7e1      	b.n	802b272 <_dtoa_r+0x8d2>
 802b2ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 802b2b2:	463e      	mov	r6, r7
 802b2b4:	e5a9      	b.n	802ae0a <_dtoa_r+0x46a>
 802b2b6:	bf00      	nop
 802b2b8:	40240000 	.word	0x40240000
 802b2bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b2be:	f8cd 9008 	str.w	r9, [sp, #8]
 802b2c2:	2b00      	cmp	r3, #0
 802b2c4:	f000 80f9 	beq.w	802b4ba <_dtoa_r+0xb1a>
 802b2c8:	2d00      	cmp	r5, #0
 802b2ca:	dd05      	ble.n	802b2d8 <_dtoa_r+0x938>
 802b2cc:	4631      	mov	r1, r6
 802b2ce:	462a      	mov	r2, r5
 802b2d0:	4620      	mov	r0, r4
 802b2d2:	f000 fd81 	bl	802bdd8 <__lshift>
 802b2d6:	4606      	mov	r6, r0
 802b2d8:	9b07      	ldr	r3, [sp, #28]
 802b2da:	2b00      	cmp	r3, #0
 802b2dc:	d04c      	beq.n	802b378 <_dtoa_r+0x9d8>
 802b2de:	6871      	ldr	r1, [r6, #4]
 802b2e0:	4620      	mov	r0, r4
 802b2e2:	f000 fbe3 	bl	802baac <_Balloc>
 802b2e6:	6932      	ldr	r2, [r6, #16]
 802b2e8:	3202      	adds	r2, #2
 802b2ea:	4605      	mov	r5, r0
 802b2ec:	0092      	lsls	r2, r2, #2
 802b2ee:	f106 010c 	add.w	r1, r6, #12
 802b2f2:	300c      	adds	r0, #12
 802b2f4:	f7fd fd33 	bl	8028d5e <memcpy>
 802b2f8:	2201      	movs	r2, #1
 802b2fa:	4629      	mov	r1, r5
 802b2fc:	4620      	mov	r0, r4
 802b2fe:	f000 fd6b 	bl	802bdd8 <__lshift>
 802b302:	9b00      	ldr	r3, [sp, #0]
 802b304:	f8cd b014 	str.w	fp, [sp, #20]
 802b308:	f003 0301 	and.w	r3, r3, #1
 802b30c:	46b1      	mov	r9, r6
 802b30e:	9307      	str	r3, [sp, #28]
 802b310:	4606      	mov	r6, r0
 802b312:	4639      	mov	r1, r7
 802b314:	9804      	ldr	r0, [sp, #16]
 802b316:	f7ff fab5 	bl	802a884 <quorem>
 802b31a:	4649      	mov	r1, r9
 802b31c:	4605      	mov	r5, r0
 802b31e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 802b322:	9804      	ldr	r0, [sp, #16]
 802b324:	f000 fdac 	bl	802be80 <__mcmp>
 802b328:	4632      	mov	r2, r6
 802b32a:	9000      	str	r0, [sp, #0]
 802b32c:	4639      	mov	r1, r7
 802b32e:	4620      	mov	r0, r4
 802b330:	f000 fdc0 	bl	802beb4 <__mdiff>
 802b334:	68c3      	ldr	r3, [r0, #12]
 802b336:	4602      	mov	r2, r0
 802b338:	bb03      	cbnz	r3, 802b37c <_dtoa_r+0x9dc>
 802b33a:	4601      	mov	r1, r0
 802b33c:	9008      	str	r0, [sp, #32]
 802b33e:	9804      	ldr	r0, [sp, #16]
 802b340:	f000 fd9e 	bl	802be80 <__mcmp>
 802b344:	9a08      	ldr	r2, [sp, #32]
 802b346:	4603      	mov	r3, r0
 802b348:	4611      	mov	r1, r2
 802b34a:	4620      	mov	r0, r4
 802b34c:	9308      	str	r3, [sp, #32]
 802b34e:	f000 fbd2 	bl	802baf6 <_Bfree>
 802b352:	9b08      	ldr	r3, [sp, #32]
 802b354:	b9a3      	cbnz	r3, 802b380 <_dtoa_r+0x9e0>
 802b356:	9a06      	ldr	r2, [sp, #24]
 802b358:	b992      	cbnz	r2, 802b380 <_dtoa_r+0x9e0>
 802b35a:	9a07      	ldr	r2, [sp, #28]
 802b35c:	b982      	cbnz	r2, 802b380 <_dtoa_r+0x9e0>
 802b35e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b362:	d029      	beq.n	802b3b8 <_dtoa_r+0xa18>
 802b364:	9b00      	ldr	r3, [sp, #0]
 802b366:	2b00      	cmp	r3, #0
 802b368:	dd01      	ble.n	802b36e <_dtoa_r+0x9ce>
 802b36a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 802b36e:	9b05      	ldr	r3, [sp, #20]
 802b370:	1c5d      	adds	r5, r3, #1
 802b372:	f883 8000 	strb.w	r8, [r3]
 802b376:	e782      	b.n	802b27e <_dtoa_r+0x8de>
 802b378:	4630      	mov	r0, r6
 802b37a:	e7c2      	b.n	802b302 <_dtoa_r+0x962>
 802b37c:	2301      	movs	r3, #1
 802b37e:	e7e3      	b.n	802b348 <_dtoa_r+0x9a8>
 802b380:	9a00      	ldr	r2, [sp, #0]
 802b382:	2a00      	cmp	r2, #0
 802b384:	db04      	blt.n	802b390 <_dtoa_r+0x9f0>
 802b386:	d125      	bne.n	802b3d4 <_dtoa_r+0xa34>
 802b388:	9a06      	ldr	r2, [sp, #24]
 802b38a:	bb1a      	cbnz	r2, 802b3d4 <_dtoa_r+0xa34>
 802b38c:	9a07      	ldr	r2, [sp, #28]
 802b38e:	bb0a      	cbnz	r2, 802b3d4 <_dtoa_r+0xa34>
 802b390:	2b00      	cmp	r3, #0
 802b392:	ddec      	ble.n	802b36e <_dtoa_r+0x9ce>
 802b394:	2201      	movs	r2, #1
 802b396:	9904      	ldr	r1, [sp, #16]
 802b398:	4620      	mov	r0, r4
 802b39a:	f000 fd1d 	bl	802bdd8 <__lshift>
 802b39e:	4639      	mov	r1, r7
 802b3a0:	9004      	str	r0, [sp, #16]
 802b3a2:	f000 fd6d 	bl	802be80 <__mcmp>
 802b3a6:	2800      	cmp	r0, #0
 802b3a8:	dc03      	bgt.n	802b3b2 <_dtoa_r+0xa12>
 802b3aa:	d1e0      	bne.n	802b36e <_dtoa_r+0x9ce>
 802b3ac:	f018 0f01 	tst.w	r8, #1
 802b3b0:	d0dd      	beq.n	802b36e <_dtoa_r+0x9ce>
 802b3b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b3b6:	d1d8      	bne.n	802b36a <_dtoa_r+0x9ca>
 802b3b8:	9b05      	ldr	r3, [sp, #20]
 802b3ba:	9a05      	ldr	r2, [sp, #20]
 802b3bc:	1c5d      	adds	r5, r3, #1
 802b3be:	2339      	movs	r3, #57	; 0x39
 802b3c0:	7013      	strb	r3, [r2, #0]
 802b3c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802b3c6:	2b39      	cmp	r3, #57	; 0x39
 802b3c8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 802b3cc:	d04f      	beq.n	802b46e <_dtoa_r+0xace>
 802b3ce:	3301      	adds	r3, #1
 802b3d0:	7013      	strb	r3, [r2, #0]
 802b3d2:	e754      	b.n	802b27e <_dtoa_r+0x8de>
 802b3d4:	9a05      	ldr	r2, [sp, #20]
 802b3d6:	2b00      	cmp	r3, #0
 802b3d8:	f102 0501 	add.w	r5, r2, #1
 802b3dc:	dd06      	ble.n	802b3ec <_dtoa_r+0xa4c>
 802b3de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b3e2:	d0e9      	beq.n	802b3b8 <_dtoa_r+0xa18>
 802b3e4:	f108 0801 	add.w	r8, r8, #1
 802b3e8:	9b05      	ldr	r3, [sp, #20]
 802b3ea:	e7c2      	b.n	802b372 <_dtoa_r+0x9d2>
 802b3ec:	9a02      	ldr	r2, [sp, #8]
 802b3ee:	f805 8c01 	strb.w	r8, [r5, #-1]
 802b3f2:	eba5 030b 	sub.w	r3, r5, fp
 802b3f6:	4293      	cmp	r3, r2
 802b3f8:	d021      	beq.n	802b43e <_dtoa_r+0xa9e>
 802b3fa:	2300      	movs	r3, #0
 802b3fc:	220a      	movs	r2, #10
 802b3fe:	9904      	ldr	r1, [sp, #16]
 802b400:	4620      	mov	r0, r4
 802b402:	f000 fb81 	bl	802bb08 <__multadd>
 802b406:	45b1      	cmp	r9, r6
 802b408:	9004      	str	r0, [sp, #16]
 802b40a:	f04f 0300 	mov.w	r3, #0
 802b40e:	f04f 020a 	mov.w	r2, #10
 802b412:	4649      	mov	r1, r9
 802b414:	4620      	mov	r0, r4
 802b416:	d105      	bne.n	802b424 <_dtoa_r+0xa84>
 802b418:	f000 fb76 	bl	802bb08 <__multadd>
 802b41c:	4681      	mov	r9, r0
 802b41e:	4606      	mov	r6, r0
 802b420:	9505      	str	r5, [sp, #20]
 802b422:	e776      	b.n	802b312 <_dtoa_r+0x972>
 802b424:	f000 fb70 	bl	802bb08 <__multadd>
 802b428:	4631      	mov	r1, r6
 802b42a:	4681      	mov	r9, r0
 802b42c:	2300      	movs	r3, #0
 802b42e:	220a      	movs	r2, #10
 802b430:	4620      	mov	r0, r4
 802b432:	f000 fb69 	bl	802bb08 <__multadd>
 802b436:	4606      	mov	r6, r0
 802b438:	e7f2      	b.n	802b420 <_dtoa_r+0xa80>
 802b43a:	f04f 0900 	mov.w	r9, #0
 802b43e:	2201      	movs	r2, #1
 802b440:	9904      	ldr	r1, [sp, #16]
 802b442:	4620      	mov	r0, r4
 802b444:	f000 fcc8 	bl	802bdd8 <__lshift>
 802b448:	4639      	mov	r1, r7
 802b44a:	9004      	str	r0, [sp, #16]
 802b44c:	f000 fd18 	bl	802be80 <__mcmp>
 802b450:	2800      	cmp	r0, #0
 802b452:	dcb6      	bgt.n	802b3c2 <_dtoa_r+0xa22>
 802b454:	d102      	bne.n	802b45c <_dtoa_r+0xabc>
 802b456:	f018 0f01 	tst.w	r8, #1
 802b45a:	d1b2      	bne.n	802b3c2 <_dtoa_r+0xa22>
 802b45c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802b460:	2b30      	cmp	r3, #48	; 0x30
 802b462:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 802b466:	f47f af0a 	bne.w	802b27e <_dtoa_r+0x8de>
 802b46a:	4615      	mov	r5, r2
 802b46c:	e7f6      	b.n	802b45c <_dtoa_r+0xabc>
 802b46e:	4593      	cmp	fp, r2
 802b470:	d105      	bne.n	802b47e <_dtoa_r+0xade>
 802b472:	2331      	movs	r3, #49	; 0x31
 802b474:	f10a 0a01 	add.w	sl, sl, #1
 802b478:	f88b 3000 	strb.w	r3, [fp]
 802b47c:	e6ff      	b.n	802b27e <_dtoa_r+0x8de>
 802b47e:	4615      	mov	r5, r2
 802b480:	e79f      	b.n	802b3c2 <_dtoa_r+0xa22>
 802b482:	f8df b064 	ldr.w	fp, [pc, #100]	; 802b4e8 <_dtoa_r+0xb48>
 802b486:	f7ff bac5 	b.w	802aa14 <_dtoa_r+0x74>
 802b48a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802b48c:	f8df b05c 	ldr.w	fp, [pc, #92]	; 802b4ec <_dtoa_r+0xb4c>
 802b490:	2b00      	cmp	r3, #0
 802b492:	f43f aabf 	beq.w	802aa14 <_dtoa_r+0x74>
 802b496:	f10b 0308 	add.w	r3, fp, #8
 802b49a:	f7ff bab9 	b.w	802aa10 <_dtoa_r+0x70>
 802b49e:	9b06      	ldr	r3, [sp, #24]
 802b4a0:	2b01      	cmp	r3, #1
 802b4a2:	f77f ae36 	ble.w	802b112 <_dtoa_r+0x772>
 802b4a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802b4a8:	9307      	str	r3, [sp, #28]
 802b4aa:	e64a      	b.n	802b142 <_dtoa_r+0x7a2>
 802b4ac:	9b02      	ldr	r3, [sp, #8]
 802b4ae:	2b00      	cmp	r3, #0
 802b4b0:	dc03      	bgt.n	802b4ba <_dtoa_r+0xb1a>
 802b4b2:	9b06      	ldr	r3, [sp, #24]
 802b4b4:	2b02      	cmp	r3, #2
 802b4b6:	f73f aecd 	bgt.w	802b254 <_dtoa_r+0x8b4>
 802b4ba:	465d      	mov	r5, fp
 802b4bc:	4639      	mov	r1, r7
 802b4be:	9804      	ldr	r0, [sp, #16]
 802b4c0:	f7ff f9e0 	bl	802a884 <quorem>
 802b4c4:	f100 0830 	add.w	r8, r0, #48	; 0x30
 802b4c8:	f805 8b01 	strb.w	r8, [r5], #1
 802b4cc:	9a02      	ldr	r2, [sp, #8]
 802b4ce:	eba5 030b 	sub.w	r3, r5, fp
 802b4d2:	429a      	cmp	r2, r3
 802b4d4:	ddb1      	ble.n	802b43a <_dtoa_r+0xa9a>
 802b4d6:	2300      	movs	r3, #0
 802b4d8:	220a      	movs	r2, #10
 802b4da:	9904      	ldr	r1, [sp, #16]
 802b4dc:	4620      	mov	r0, r4
 802b4de:	f000 fb13 	bl	802bb08 <__multadd>
 802b4e2:	9004      	str	r0, [sp, #16]
 802b4e4:	e7ea      	b.n	802b4bc <_dtoa_r+0xb1c>
 802b4e6:	bf00      	nop
 802b4e8:	080b4116 	.word	0x080b4116
 802b4ec:	080b4138 	.word	0x080b4138

0802b4f0 <__sflush_r>:
 802b4f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802b4f4:	b293      	uxth	r3, r2
 802b4f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b4fa:	4605      	mov	r5, r0
 802b4fc:	0718      	lsls	r0, r3, #28
 802b4fe:	460c      	mov	r4, r1
 802b500:	d45f      	bmi.n	802b5c2 <__sflush_r+0xd2>
 802b502:	684b      	ldr	r3, [r1, #4]
 802b504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802b508:	2b00      	cmp	r3, #0
 802b50a:	818a      	strh	r2, [r1, #12]
 802b50c:	dc05      	bgt.n	802b51a <__sflush_r+0x2a>
 802b50e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 802b510:	2b00      	cmp	r3, #0
 802b512:	dc02      	bgt.n	802b51a <__sflush_r+0x2a>
 802b514:	2000      	movs	r0, #0
 802b516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b51a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802b51c:	2e00      	cmp	r6, #0
 802b51e:	d0f9      	beq.n	802b514 <__sflush_r+0x24>
 802b520:	2300      	movs	r3, #0
 802b522:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802b526:	682f      	ldr	r7, [r5, #0]
 802b528:	69e1      	ldr	r1, [r4, #28]
 802b52a:	602b      	str	r3, [r5, #0]
 802b52c:	d036      	beq.n	802b59c <__sflush_r+0xac>
 802b52e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 802b530:	89a3      	ldrh	r3, [r4, #12]
 802b532:	075a      	lsls	r2, r3, #29
 802b534:	d505      	bpl.n	802b542 <__sflush_r+0x52>
 802b536:	6863      	ldr	r3, [r4, #4]
 802b538:	1ac0      	subs	r0, r0, r3
 802b53a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 802b53c:	b10b      	cbz	r3, 802b542 <__sflush_r+0x52>
 802b53e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 802b540:	1ac0      	subs	r0, r0, r3
 802b542:	2300      	movs	r3, #0
 802b544:	4602      	mov	r2, r0
 802b546:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802b548:	69e1      	ldr	r1, [r4, #28]
 802b54a:	4628      	mov	r0, r5
 802b54c:	47b0      	blx	r6
 802b54e:	1c43      	adds	r3, r0, #1
 802b550:	89a3      	ldrh	r3, [r4, #12]
 802b552:	d106      	bne.n	802b562 <__sflush_r+0x72>
 802b554:	6829      	ldr	r1, [r5, #0]
 802b556:	291d      	cmp	r1, #29
 802b558:	d84c      	bhi.n	802b5f4 <__sflush_r+0x104>
 802b55a:	4a2b      	ldr	r2, [pc, #172]	; (802b608 <__sflush_r+0x118>)
 802b55c:	40ca      	lsrs	r2, r1
 802b55e:	07d6      	lsls	r6, r2, #31
 802b560:	d548      	bpl.n	802b5f4 <__sflush_r+0x104>
 802b562:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802b566:	b21b      	sxth	r3, r3
 802b568:	2200      	movs	r2, #0
 802b56a:	6062      	str	r2, [r4, #4]
 802b56c:	04d9      	lsls	r1, r3, #19
 802b56e:	6922      	ldr	r2, [r4, #16]
 802b570:	81a3      	strh	r3, [r4, #12]
 802b572:	6022      	str	r2, [r4, #0]
 802b574:	d504      	bpl.n	802b580 <__sflush_r+0x90>
 802b576:	1c42      	adds	r2, r0, #1
 802b578:	d101      	bne.n	802b57e <__sflush_r+0x8e>
 802b57a:	682b      	ldr	r3, [r5, #0]
 802b57c:	b903      	cbnz	r3, 802b580 <__sflush_r+0x90>
 802b57e:	6520      	str	r0, [r4, #80]	; 0x50
 802b580:	6b21      	ldr	r1, [r4, #48]	; 0x30
 802b582:	602f      	str	r7, [r5, #0]
 802b584:	2900      	cmp	r1, #0
 802b586:	d0c5      	beq.n	802b514 <__sflush_r+0x24>
 802b588:	f104 0340 	add.w	r3, r4, #64	; 0x40
 802b58c:	4299      	cmp	r1, r3
 802b58e:	d002      	beq.n	802b596 <__sflush_r+0xa6>
 802b590:	4628      	mov	r0, r5
 802b592:	f000 f937 	bl	802b804 <_free_r>
 802b596:	2000      	movs	r0, #0
 802b598:	6320      	str	r0, [r4, #48]	; 0x30
 802b59a:	e7bc      	b.n	802b516 <__sflush_r+0x26>
 802b59c:	2301      	movs	r3, #1
 802b59e:	4628      	mov	r0, r5
 802b5a0:	47b0      	blx	r6
 802b5a2:	1c41      	adds	r1, r0, #1
 802b5a4:	d1c4      	bne.n	802b530 <__sflush_r+0x40>
 802b5a6:	682b      	ldr	r3, [r5, #0]
 802b5a8:	2b00      	cmp	r3, #0
 802b5aa:	d0c1      	beq.n	802b530 <__sflush_r+0x40>
 802b5ac:	2b1d      	cmp	r3, #29
 802b5ae:	d001      	beq.n	802b5b4 <__sflush_r+0xc4>
 802b5b0:	2b16      	cmp	r3, #22
 802b5b2:	d101      	bne.n	802b5b8 <__sflush_r+0xc8>
 802b5b4:	602f      	str	r7, [r5, #0]
 802b5b6:	e7ad      	b.n	802b514 <__sflush_r+0x24>
 802b5b8:	89a3      	ldrh	r3, [r4, #12]
 802b5ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802b5be:	81a3      	strh	r3, [r4, #12]
 802b5c0:	e7a9      	b.n	802b516 <__sflush_r+0x26>
 802b5c2:	690f      	ldr	r7, [r1, #16]
 802b5c4:	2f00      	cmp	r7, #0
 802b5c6:	d0a5      	beq.n	802b514 <__sflush_r+0x24>
 802b5c8:	079b      	lsls	r3, r3, #30
 802b5ca:	680e      	ldr	r6, [r1, #0]
 802b5cc:	bf08      	it	eq
 802b5ce:	694b      	ldreq	r3, [r1, #20]
 802b5d0:	600f      	str	r7, [r1, #0]
 802b5d2:	bf18      	it	ne
 802b5d4:	2300      	movne	r3, #0
 802b5d6:	eba6 0807 	sub.w	r8, r6, r7
 802b5da:	608b      	str	r3, [r1, #8]
 802b5dc:	f1b8 0f00 	cmp.w	r8, #0
 802b5e0:	dd98      	ble.n	802b514 <__sflush_r+0x24>
 802b5e2:	4643      	mov	r3, r8
 802b5e4:	463a      	mov	r2, r7
 802b5e6:	69e1      	ldr	r1, [r4, #28]
 802b5e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 802b5ea:	4628      	mov	r0, r5
 802b5ec:	47b0      	blx	r6
 802b5ee:	2800      	cmp	r0, #0
 802b5f0:	dc06      	bgt.n	802b600 <__sflush_r+0x110>
 802b5f2:	89a3      	ldrh	r3, [r4, #12]
 802b5f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802b5f8:	81a3      	strh	r3, [r4, #12]
 802b5fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802b5fe:	e78a      	b.n	802b516 <__sflush_r+0x26>
 802b600:	4407      	add	r7, r0
 802b602:	eba8 0800 	sub.w	r8, r8, r0
 802b606:	e7e9      	b.n	802b5dc <__sflush_r+0xec>
 802b608:	20400001 	.word	0x20400001

0802b60c <_fflush_r>:
 802b60c:	b538      	push	{r3, r4, r5, lr}
 802b60e:	460c      	mov	r4, r1
 802b610:	4605      	mov	r5, r0
 802b612:	b118      	cbz	r0, 802b61c <_fflush_r+0x10>
 802b614:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802b616:	b90b      	cbnz	r3, 802b61c <_fflush_r+0x10>
 802b618:	f000 f864 	bl	802b6e4 <__sinit>
 802b61c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 802b620:	b1b8      	cbz	r0, 802b652 <_fflush_r+0x46>
 802b622:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802b624:	07db      	lsls	r3, r3, #31
 802b626:	d404      	bmi.n	802b632 <_fflush_r+0x26>
 802b628:	0581      	lsls	r1, r0, #22
 802b62a:	d402      	bmi.n	802b632 <_fflush_r+0x26>
 802b62c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802b62e:	f7fd f93f 	bl	80288b0 <__retarget_lock_acquire_recursive>
 802b632:	4628      	mov	r0, r5
 802b634:	4621      	mov	r1, r4
 802b636:	f7ff ff5b 	bl	802b4f0 <__sflush_r>
 802b63a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802b63c:	07da      	lsls	r2, r3, #31
 802b63e:	4605      	mov	r5, r0
 802b640:	d405      	bmi.n	802b64e <_fflush_r+0x42>
 802b642:	89a3      	ldrh	r3, [r4, #12]
 802b644:	059b      	lsls	r3, r3, #22
 802b646:	d402      	bmi.n	802b64e <_fflush_r+0x42>
 802b648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802b64a:	f7fd f932 	bl	80288b2 <__retarget_lock_release_recursive>
 802b64e:	4628      	mov	r0, r5
 802b650:	bd38      	pop	{r3, r4, r5, pc}
 802b652:	4605      	mov	r5, r0
 802b654:	e7fb      	b.n	802b64e <_fflush_r+0x42>
	...

0802b658 <std>:
 802b658:	2300      	movs	r3, #0
 802b65a:	b510      	push	{r4, lr}
 802b65c:	4604      	mov	r4, r0
 802b65e:	e9c0 3300 	strd	r3, r3, [r0]
 802b662:	6083      	str	r3, [r0, #8]
 802b664:	8181      	strh	r1, [r0, #12]
 802b666:	6643      	str	r3, [r0, #100]	; 0x64
 802b668:	81c2      	strh	r2, [r0, #14]
 802b66a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802b66e:	6183      	str	r3, [r0, #24]
 802b670:	4619      	mov	r1, r3
 802b672:	2208      	movs	r2, #8
 802b674:	305c      	adds	r0, #92	; 0x5c
 802b676:	f7fd fb96 	bl	8028da6 <memset>
 802b67a:	4b07      	ldr	r3, [pc, #28]	; (802b698 <std+0x40>)
 802b67c:	6223      	str	r3, [r4, #32]
 802b67e:	4b07      	ldr	r3, [pc, #28]	; (802b69c <std+0x44>)
 802b680:	6263      	str	r3, [r4, #36]	; 0x24
 802b682:	4b07      	ldr	r3, [pc, #28]	; (802b6a0 <std+0x48>)
 802b684:	62a3      	str	r3, [r4, #40]	; 0x28
 802b686:	4b07      	ldr	r3, [pc, #28]	; (802b6a4 <std+0x4c>)
 802b688:	61e4      	str	r4, [r4, #28]
 802b68a:	62e3      	str	r3, [r4, #44]	; 0x2c
 802b68c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802b690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b694:	f7fd b90a 	b.w	80288ac <__retarget_lock_init_recursive>
 802b698:	0802c079 	.word	0x0802c079
 802b69c:	0802c09b 	.word	0x0802c09b
 802b6a0:	0802c0d3 	.word	0x0802c0d3
 802b6a4:	0802c0f7 	.word	0x0802c0f7

0802b6a8 <_cleanup_r>:
 802b6a8:	4901      	ldr	r1, [pc, #4]	; (802b6b0 <_cleanup_r+0x8>)
 802b6aa:	f000 b967 	b.w	802b97c <_fwalk_reent>
 802b6ae:	bf00      	nop
 802b6b0:	0802c341 	.word	0x0802c341

0802b6b4 <__sfp_lock_acquire>:
 802b6b4:	4801      	ldr	r0, [pc, #4]	; (802b6bc <__sfp_lock_acquire+0x8>)
 802b6b6:	f7fd b8fb 	b.w	80288b0 <__retarget_lock_acquire_recursive>
 802b6ba:	bf00      	nop
 802b6bc:	2003cfe8 	.word	0x2003cfe8

0802b6c0 <__sfp_lock_release>:
 802b6c0:	4801      	ldr	r0, [pc, #4]	; (802b6c8 <__sfp_lock_release+0x8>)
 802b6c2:	f7fd b8f6 	b.w	80288b2 <__retarget_lock_release_recursive>
 802b6c6:	bf00      	nop
 802b6c8:	2003cfe8 	.word	0x2003cfe8

0802b6cc <__sinit_lock_acquire>:
 802b6cc:	4801      	ldr	r0, [pc, #4]	; (802b6d4 <__sinit_lock_acquire+0x8>)
 802b6ce:	f7fd b8ef 	b.w	80288b0 <__retarget_lock_acquire_recursive>
 802b6d2:	bf00      	nop
 802b6d4:	2003cfe3 	.word	0x2003cfe3

0802b6d8 <__sinit_lock_release>:
 802b6d8:	4801      	ldr	r0, [pc, #4]	; (802b6e0 <__sinit_lock_release+0x8>)
 802b6da:	f7fd b8ea 	b.w	80288b2 <__retarget_lock_release_recursive>
 802b6de:	bf00      	nop
 802b6e0:	2003cfe3 	.word	0x2003cfe3

0802b6e4 <__sinit>:
 802b6e4:	b510      	push	{r4, lr}
 802b6e6:	4604      	mov	r4, r0
 802b6e8:	f7ff fff0 	bl	802b6cc <__sinit_lock_acquire>
 802b6ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 802b6ee:	b11a      	cbz	r2, 802b6f8 <__sinit+0x14>
 802b6f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b6f4:	f7ff bff0 	b.w	802b6d8 <__sinit_lock_release>
 802b6f8:	4b0d      	ldr	r3, [pc, #52]	; (802b730 <__sinit+0x4c>)
 802b6fa:	63e3      	str	r3, [r4, #60]	; 0x3c
 802b6fc:	2303      	movs	r3, #3
 802b6fe:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 802b702:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 802b706:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 802b70a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 802b70e:	2104      	movs	r1, #4
 802b710:	6860      	ldr	r0, [r4, #4]
 802b712:	f7ff ffa1 	bl	802b658 <std>
 802b716:	2201      	movs	r2, #1
 802b718:	2109      	movs	r1, #9
 802b71a:	68a0      	ldr	r0, [r4, #8]
 802b71c:	f7ff ff9c 	bl	802b658 <std>
 802b720:	2202      	movs	r2, #2
 802b722:	2112      	movs	r1, #18
 802b724:	68e0      	ldr	r0, [r4, #12]
 802b726:	f7ff ff97 	bl	802b658 <std>
 802b72a:	2301      	movs	r3, #1
 802b72c:	63a3      	str	r3, [r4, #56]	; 0x38
 802b72e:	e7df      	b.n	802b6f0 <__sinit+0xc>
 802b730:	0802b6a9 	.word	0x0802b6a9

0802b734 <__libc_fini_array>:
 802b734:	b538      	push	{r3, r4, r5, lr}
 802b736:	4d07      	ldr	r5, [pc, #28]	; (802b754 <__libc_fini_array+0x20>)
 802b738:	4c07      	ldr	r4, [pc, #28]	; (802b758 <__libc_fini_array+0x24>)
 802b73a:	1b64      	subs	r4, r4, r5
 802b73c:	10a4      	asrs	r4, r4, #2
 802b73e:	b91c      	cbnz	r4, 802b748 <__libc_fini_array+0x14>
 802b740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802b744:	f000 bede 	b.w	802c504 <_fini>
 802b748:	3c01      	subs	r4, #1
 802b74a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 802b74e:	4798      	blx	r3
 802b750:	e7f5      	b.n	802b73e <__libc_fini_array+0xa>
 802b752:	bf00      	nop
 802b754:	080b45e4 	.word	0x080b45e4
 802b758:	080b45ec 	.word	0x080b45ec

0802b75c <_malloc_trim_r>:
 802b75c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b760:	4605      	mov	r5, r0
 802b762:	2008      	movs	r0, #8
 802b764:	460c      	mov	r4, r1
 802b766:	f7fe ffbd 	bl	802a6e4 <sysconf>
 802b76a:	4f23      	ldr	r7, [pc, #140]	; (802b7f8 <_malloc_trim_r+0x9c>)
 802b76c:	4680      	mov	r8, r0
 802b76e:	4628      	mov	r0, r5
 802b770:	f7fd fb22 	bl	8028db8 <__malloc_lock>
 802b774:	68bb      	ldr	r3, [r7, #8]
 802b776:	685e      	ldr	r6, [r3, #4]
 802b778:	f026 0603 	bic.w	r6, r6, #3
 802b77c:	1b34      	subs	r4, r6, r4
 802b77e:	3c11      	subs	r4, #17
 802b780:	4444      	add	r4, r8
 802b782:	fbb4 f4f8 	udiv	r4, r4, r8
 802b786:	3c01      	subs	r4, #1
 802b788:	fb08 f404 	mul.w	r4, r8, r4
 802b78c:	45a0      	cmp	r8, r4
 802b78e:	dd05      	ble.n	802b79c <_malloc_trim_r+0x40>
 802b790:	4628      	mov	r0, r5
 802b792:	f7fd fb17 	bl	8028dc4 <__malloc_unlock>
 802b796:	2000      	movs	r0, #0
 802b798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b79c:	2100      	movs	r1, #0
 802b79e:	4628      	mov	r0, r5
 802b7a0:	f7fd fcfa 	bl	8029198 <_sbrk_r>
 802b7a4:	68bb      	ldr	r3, [r7, #8]
 802b7a6:	4433      	add	r3, r6
 802b7a8:	4298      	cmp	r0, r3
 802b7aa:	d1f1      	bne.n	802b790 <_malloc_trim_r+0x34>
 802b7ac:	4261      	negs	r1, r4
 802b7ae:	4628      	mov	r0, r5
 802b7b0:	f7fd fcf2 	bl	8029198 <_sbrk_r>
 802b7b4:	3001      	adds	r0, #1
 802b7b6:	d110      	bne.n	802b7da <_malloc_trim_r+0x7e>
 802b7b8:	2100      	movs	r1, #0
 802b7ba:	4628      	mov	r0, r5
 802b7bc:	f7fd fcec 	bl	8029198 <_sbrk_r>
 802b7c0:	68ba      	ldr	r2, [r7, #8]
 802b7c2:	1a83      	subs	r3, r0, r2
 802b7c4:	2b0f      	cmp	r3, #15
 802b7c6:	dde3      	ble.n	802b790 <_malloc_trim_r+0x34>
 802b7c8:	490c      	ldr	r1, [pc, #48]	; (802b7fc <_malloc_trim_r+0xa0>)
 802b7ca:	6809      	ldr	r1, [r1, #0]
 802b7cc:	1a40      	subs	r0, r0, r1
 802b7ce:	490c      	ldr	r1, [pc, #48]	; (802b800 <_malloc_trim_r+0xa4>)
 802b7d0:	f043 0301 	orr.w	r3, r3, #1
 802b7d4:	6008      	str	r0, [r1, #0]
 802b7d6:	6053      	str	r3, [r2, #4]
 802b7d8:	e7da      	b.n	802b790 <_malloc_trim_r+0x34>
 802b7da:	68bb      	ldr	r3, [r7, #8]
 802b7dc:	4a08      	ldr	r2, [pc, #32]	; (802b800 <_malloc_trim_r+0xa4>)
 802b7de:	1b36      	subs	r6, r6, r4
 802b7e0:	f046 0601 	orr.w	r6, r6, #1
 802b7e4:	605e      	str	r6, [r3, #4]
 802b7e6:	6813      	ldr	r3, [r2, #0]
 802b7e8:	4628      	mov	r0, r5
 802b7ea:	1b1c      	subs	r4, r3, r4
 802b7ec:	6014      	str	r4, [r2, #0]
 802b7ee:	f7fd fae9 	bl	8028dc4 <__malloc_unlock>
 802b7f2:	2001      	movs	r0, #1
 802b7f4:	e7d0      	b.n	802b798 <_malloc_trim_r+0x3c>
 802b7f6:	bf00      	nop
 802b7f8:	20008860 	.word	0x20008860
 802b7fc:	20008c68 	.word	0x20008c68
 802b800:	2003cf48 	.word	0x2003cf48

0802b804 <_free_r>:
 802b804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b808:	4604      	mov	r4, r0
 802b80a:	4688      	mov	r8, r1
 802b80c:	2900      	cmp	r1, #0
 802b80e:	f000 80ab 	beq.w	802b968 <_free_r+0x164>
 802b812:	f7fd fad1 	bl	8028db8 <__malloc_lock>
 802b816:	f858 2c04 	ldr.w	r2, [r8, #-4]
 802b81a:	4d54      	ldr	r5, [pc, #336]	; (802b96c <_free_r+0x168>)
 802b81c:	f022 0001 	bic.w	r0, r2, #1
 802b820:	f1a8 0308 	sub.w	r3, r8, #8
 802b824:	181f      	adds	r7, r3, r0
 802b826:	68a9      	ldr	r1, [r5, #8]
 802b828:	687e      	ldr	r6, [r7, #4]
 802b82a:	42b9      	cmp	r1, r7
 802b82c:	f026 0603 	bic.w	r6, r6, #3
 802b830:	f002 0201 	and.w	r2, r2, #1
 802b834:	d11b      	bne.n	802b86e <_free_r+0x6a>
 802b836:	4430      	add	r0, r6
 802b838:	b93a      	cbnz	r2, 802b84a <_free_r+0x46>
 802b83a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 802b83e:	1a9b      	subs	r3, r3, r2
 802b840:	4410      	add	r0, r2
 802b842:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 802b846:	60ca      	str	r2, [r1, #12]
 802b848:	6091      	str	r1, [r2, #8]
 802b84a:	f040 0201 	orr.w	r2, r0, #1
 802b84e:	605a      	str	r2, [r3, #4]
 802b850:	60ab      	str	r3, [r5, #8]
 802b852:	4b47      	ldr	r3, [pc, #284]	; (802b970 <_free_r+0x16c>)
 802b854:	681b      	ldr	r3, [r3, #0]
 802b856:	4283      	cmp	r3, r0
 802b858:	d804      	bhi.n	802b864 <_free_r+0x60>
 802b85a:	4b46      	ldr	r3, [pc, #280]	; (802b974 <_free_r+0x170>)
 802b85c:	4620      	mov	r0, r4
 802b85e:	6819      	ldr	r1, [r3, #0]
 802b860:	f7ff ff7c 	bl	802b75c <_malloc_trim_r>
 802b864:	4620      	mov	r0, r4
 802b866:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802b86a:	f7fd baab 	b.w	8028dc4 <__malloc_unlock>
 802b86e:	607e      	str	r6, [r7, #4]
 802b870:	2a00      	cmp	r2, #0
 802b872:	d139      	bne.n	802b8e8 <_free_r+0xe4>
 802b874:	f858 1c08 	ldr.w	r1, [r8, #-8]
 802b878:	1a5b      	subs	r3, r3, r1
 802b87a:	4408      	add	r0, r1
 802b87c:	6899      	ldr	r1, [r3, #8]
 802b87e:	f105 0c08 	add.w	ip, r5, #8
 802b882:	4561      	cmp	r1, ip
 802b884:	d032      	beq.n	802b8ec <_free_r+0xe8>
 802b886:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 802b88a:	f8c1 c00c 	str.w	ip, [r1, #12]
 802b88e:	f8cc 1008 	str.w	r1, [ip, #8]
 802b892:	19b9      	adds	r1, r7, r6
 802b894:	6849      	ldr	r1, [r1, #4]
 802b896:	07c9      	lsls	r1, r1, #31
 802b898:	d40a      	bmi.n	802b8b0 <_free_r+0xac>
 802b89a:	4430      	add	r0, r6
 802b89c:	68b9      	ldr	r1, [r7, #8]
 802b89e:	bb3a      	cbnz	r2, 802b8f0 <_free_r+0xec>
 802b8a0:	4e35      	ldr	r6, [pc, #212]	; (802b978 <_free_r+0x174>)
 802b8a2:	42b1      	cmp	r1, r6
 802b8a4:	d124      	bne.n	802b8f0 <_free_r+0xec>
 802b8a6:	e9c5 3304 	strd	r3, r3, [r5, #16]
 802b8aa:	e9c3 1102 	strd	r1, r1, [r3, #8]
 802b8ae:	2201      	movs	r2, #1
 802b8b0:	f040 0101 	orr.w	r1, r0, #1
 802b8b4:	6059      	str	r1, [r3, #4]
 802b8b6:	5018      	str	r0, [r3, r0]
 802b8b8:	2a00      	cmp	r2, #0
 802b8ba:	d1d3      	bne.n	802b864 <_free_r+0x60>
 802b8bc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 802b8c0:	d21a      	bcs.n	802b8f8 <_free_r+0xf4>
 802b8c2:	08c0      	lsrs	r0, r0, #3
 802b8c4:	1081      	asrs	r1, r0, #2
 802b8c6:	2201      	movs	r2, #1
 802b8c8:	408a      	lsls	r2, r1
 802b8ca:	6869      	ldr	r1, [r5, #4]
 802b8cc:	3001      	adds	r0, #1
 802b8ce:	430a      	orrs	r2, r1
 802b8d0:	606a      	str	r2, [r5, #4]
 802b8d2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 802b8d6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 802b8da:	3a08      	subs	r2, #8
 802b8dc:	e9c3 1202 	strd	r1, r2, [r3, #8]
 802b8e0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 802b8e4:	60cb      	str	r3, [r1, #12]
 802b8e6:	e7bd      	b.n	802b864 <_free_r+0x60>
 802b8e8:	2200      	movs	r2, #0
 802b8ea:	e7d2      	b.n	802b892 <_free_r+0x8e>
 802b8ec:	2201      	movs	r2, #1
 802b8ee:	e7d0      	b.n	802b892 <_free_r+0x8e>
 802b8f0:	68fe      	ldr	r6, [r7, #12]
 802b8f2:	60ce      	str	r6, [r1, #12]
 802b8f4:	60b1      	str	r1, [r6, #8]
 802b8f6:	e7db      	b.n	802b8b0 <_free_r+0xac>
 802b8f8:	0a42      	lsrs	r2, r0, #9
 802b8fa:	2a04      	cmp	r2, #4
 802b8fc:	d813      	bhi.n	802b926 <_free_r+0x122>
 802b8fe:	0982      	lsrs	r2, r0, #6
 802b900:	3238      	adds	r2, #56	; 0x38
 802b902:	1c51      	adds	r1, r2, #1
 802b904:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 802b908:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 802b90c:	428e      	cmp	r6, r1
 802b90e:	d124      	bne.n	802b95a <_free_r+0x156>
 802b910:	2001      	movs	r0, #1
 802b912:	1092      	asrs	r2, r2, #2
 802b914:	fa00 f202 	lsl.w	r2, r0, r2
 802b918:	6868      	ldr	r0, [r5, #4]
 802b91a:	4302      	orrs	r2, r0
 802b91c:	606a      	str	r2, [r5, #4]
 802b91e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 802b922:	60b3      	str	r3, [r6, #8]
 802b924:	e7de      	b.n	802b8e4 <_free_r+0xe0>
 802b926:	2a14      	cmp	r2, #20
 802b928:	d801      	bhi.n	802b92e <_free_r+0x12a>
 802b92a:	325b      	adds	r2, #91	; 0x5b
 802b92c:	e7e9      	b.n	802b902 <_free_r+0xfe>
 802b92e:	2a54      	cmp	r2, #84	; 0x54
 802b930:	d802      	bhi.n	802b938 <_free_r+0x134>
 802b932:	0b02      	lsrs	r2, r0, #12
 802b934:	326e      	adds	r2, #110	; 0x6e
 802b936:	e7e4      	b.n	802b902 <_free_r+0xfe>
 802b938:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 802b93c:	d802      	bhi.n	802b944 <_free_r+0x140>
 802b93e:	0bc2      	lsrs	r2, r0, #15
 802b940:	3277      	adds	r2, #119	; 0x77
 802b942:	e7de      	b.n	802b902 <_free_r+0xfe>
 802b944:	f240 5154 	movw	r1, #1364	; 0x554
 802b948:	428a      	cmp	r2, r1
 802b94a:	bf9a      	itte	ls
 802b94c:	0c82      	lsrls	r2, r0, #18
 802b94e:	327c      	addls	r2, #124	; 0x7c
 802b950:	227e      	movhi	r2, #126	; 0x7e
 802b952:	e7d6      	b.n	802b902 <_free_r+0xfe>
 802b954:	6889      	ldr	r1, [r1, #8]
 802b956:	428e      	cmp	r6, r1
 802b958:	d004      	beq.n	802b964 <_free_r+0x160>
 802b95a:	684a      	ldr	r2, [r1, #4]
 802b95c:	f022 0203 	bic.w	r2, r2, #3
 802b960:	4282      	cmp	r2, r0
 802b962:	d8f7      	bhi.n	802b954 <_free_r+0x150>
 802b964:	68ce      	ldr	r6, [r1, #12]
 802b966:	e7da      	b.n	802b91e <_free_r+0x11a>
 802b968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b96c:	20008860 	.word	0x20008860
 802b970:	20008c6c 	.word	0x20008c6c
 802b974:	2003cf78 	.word	0x2003cf78
 802b978:	20008868 	.word	0x20008868

0802b97c <_fwalk_reent>:
 802b97c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802b980:	4680      	mov	r8, r0
 802b982:	4689      	mov	r9, r1
 802b984:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 802b988:	2600      	movs	r6, #0
 802b98a:	b914      	cbnz	r4, 802b992 <_fwalk_reent+0x16>
 802b98c:	4630      	mov	r0, r6
 802b98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802b992:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 802b996:	3f01      	subs	r7, #1
 802b998:	d501      	bpl.n	802b99e <_fwalk_reent+0x22>
 802b99a:	6824      	ldr	r4, [r4, #0]
 802b99c:	e7f5      	b.n	802b98a <_fwalk_reent+0xe>
 802b99e:	89ab      	ldrh	r3, [r5, #12]
 802b9a0:	2b01      	cmp	r3, #1
 802b9a2:	d907      	bls.n	802b9b4 <_fwalk_reent+0x38>
 802b9a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802b9a8:	3301      	adds	r3, #1
 802b9aa:	d003      	beq.n	802b9b4 <_fwalk_reent+0x38>
 802b9ac:	4629      	mov	r1, r5
 802b9ae:	4640      	mov	r0, r8
 802b9b0:	47c8      	blx	r9
 802b9b2:	4306      	orrs	r6, r0
 802b9b4:	3568      	adds	r5, #104	; 0x68
 802b9b6:	e7ee      	b.n	802b996 <_fwalk_reent+0x1a>

0802b9b8 <_localeconv_r>:
 802b9b8:	4b04      	ldr	r3, [pc, #16]	; (802b9cc <_localeconv_r+0x14>)
 802b9ba:	681b      	ldr	r3, [r3, #0]
 802b9bc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 802b9be:	4b04      	ldr	r3, [pc, #16]	; (802b9d0 <_localeconv_r+0x18>)
 802b9c0:	2800      	cmp	r0, #0
 802b9c2:	bf08      	it	eq
 802b9c4:	4618      	moveq	r0, r3
 802b9c6:	30f0      	adds	r0, #240	; 0xf0
 802b9c8:	4770      	bx	lr
 802b9ca:	bf00      	nop
 802b9cc:	20008430 	.word	0x20008430
 802b9d0:	20008c74 	.word	0x20008c74

0802b9d4 <__swhatbuf_r>:
 802b9d4:	b570      	push	{r4, r5, r6, lr}
 802b9d6:	460e      	mov	r6, r1
 802b9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b9dc:	2900      	cmp	r1, #0
 802b9de:	b096      	sub	sp, #88	; 0x58
 802b9e0:	4614      	mov	r4, r2
 802b9e2:	461d      	mov	r5, r3
 802b9e4:	da09      	bge.n	802b9fa <__swhatbuf_r+0x26>
 802b9e6:	89b3      	ldrh	r3, [r6, #12]
 802b9e8:	2200      	movs	r2, #0
 802b9ea:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 802b9ee:	602a      	str	r2, [r5, #0]
 802b9f0:	d116      	bne.n	802ba20 <__swhatbuf_r+0x4c>
 802b9f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802b9f6:	6023      	str	r3, [r4, #0]
 802b9f8:	e015      	b.n	802ba26 <__swhatbuf_r+0x52>
 802b9fa:	466a      	mov	r2, sp
 802b9fc:	f000 fcf8 	bl	802c3f0 <_fstat_r>
 802ba00:	2800      	cmp	r0, #0
 802ba02:	dbf0      	blt.n	802b9e6 <__swhatbuf_r+0x12>
 802ba04:	9a01      	ldr	r2, [sp, #4]
 802ba06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802ba0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802ba0e:	425a      	negs	r2, r3
 802ba10:	415a      	adcs	r2, r3
 802ba12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802ba16:	602a      	str	r2, [r5, #0]
 802ba18:	f44f 6000 	mov.w	r0, #2048	; 0x800
 802ba1c:	6023      	str	r3, [r4, #0]
 802ba1e:	e002      	b.n	802ba26 <__swhatbuf_r+0x52>
 802ba20:	2340      	movs	r3, #64	; 0x40
 802ba22:	6023      	str	r3, [r4, #0]
 802ba24:	4610      	mov	r0, r2
 802ba26:	b016      	add	sp, #88	; 0x58
 802ba28:	bd70      	pop	{r4, r5, r6, pc}
	...

0802ba2c <__smakebuf_r>:
 802ba2c:	898b      	ldrh	r3, [r1, #12]
 802ba2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802ba30:	079d      	lsls	r5, r3, #30
 802ba32:	4606      	mov	r6, r0
 802ba34:	460c      	mov	r4, r1
 802ba36:	d507      	bpl.n	802ba48 <__smakebuf_r+0x1c>
 802ba38:	f104 0343 	add.w	r3, r4, #67	; 0x43
 802ba3c:	6023      	str	r3, [r4, #0]
 802ba3e:	6123      	str	r3, [r4, #16]
 802ba40:	2301      	movs	r3, #1
 802ba42:	6163      	str	r3, [r4, #20]
 802ba44:	b002      	add	sp, #8
 802ba46:	bd70      	pop	{r4, r5, r6, pc}
 802ba48:	ab01      	add	r3, sp, #4
 802ba4a:	466a      	mov	r2, sp
 802ba4c:	f7ff ffc2 	bl	802b9d4 <__swhatbuf_r>
 802ba50:	9900      	ldr	r1, [sp, #0]
 802ba52:	4605      	mov	r5, r0
 802ba54:	4630      	mov	r0, r6
 802ba56:	f7fc ff3d 	bl	80288d4 <_malloc_r>
 802ba5a:	b948      	cbnz	r0, 802ba70 <__smakebuf_r+0x44>
 802ba5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802ba60:	059a      	lsls	r2, r3, #22
 802ba62:	d4ef      	bmi.n	802ba44 <__smakebuf_r+0x18>
 802ba64:	f023 0303 	bic.w	r3, r3, #3
 802ba68:	f043 0302 	orr.w	r3, r3, #2
 802ba6c:	81a3      	strh	r3, [r4, #12]
 802ba6e:	e7e3      	b.n	802ba38 <__smakebuf_r+0xc>
 802ba70:	4b0d      	ldr	r3, [pc, #52]	; (802baa8 <__smakebuf_r+0x7c>)
 802ba72:	63f3      	str	r3, [r6, #60]	; 0x3c
 802ba74:	89a3      	ldrh	r3, [r4, #12]
 802ba76:	6020      	str	r0, [r4, #0]
 802ba78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802ba7c:	81a3      	strh	r3, [r4, #12]
 802ba7e:	9b00      	ldr	r3, [sp, #0]
 802ba80:	6163      	str	r3, [r4, #20]
 802ba82:	9b01      	ldr	r3, [sp, #4]
 802ba84:	6120      	str	r0, [r4, #16]
 802ba86:	b15b      	cbz	r3, 802baa0 <__smakebuf_r+0x74>
 802ba88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802ba8c:	4630      	mov	r0, r6
 802ba8e:	f000 fcc1 	bl	802c414 <_isatty_r>
 802ba92:	b128      	cbz	r0, 802baa0 <__smakebuf_r+0x74>
 802ba94:	89a3      	ldrh	r3, [r4, #12]
 802ba96:	f023 0303 	bic.w	r3, r3, #3
 802ba9a:	f043 0301 	orr.w	r3, r3, #1
 802ba9e:	81a3      	strh	r3, [r4, #12]
 802baa0:	89a3      	ldrh	r3, [r4, #12]
 802baa2:	431d      	orrs	r5, r3
 802baa4:	81a5      	strh	r5, [r4, #12]
 802baa6:	e7cd      	b.n	802ba44 <__smakebuf_r+0x18>
 802baa8:	0802b6a9 	.word	0x0802b6a9

0802baac <_Balloc>:
 802baac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 802baae:	b570      	push	{r4, r5, r6, lr}
 802bab0:	4605      	mov	r5, r0
 802bab2:	460c      	mov	r4, r1
 802bab4:	b17b      	cbz	r3, 802bad6 <_Balloc+0x2a>
 802bab6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 802bab8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 802babc:	b9a0      	cbnz	r0, 802bae8 <_Balloc+0x3c>
 802babe:	2101      	movs	r1, #1
 802bac0:	fa01 f604 	lsl.w	r6, r1, r4
 802bac4:	1d72      	adds	r2, r6, #5
 802bac6:	0092      	lsls	r2, r2, #2
 802bac8:	4628      	mov	r0, r5
 802baca:	f000 fbfb 	bl	802c2c4 <_calloc_r>
 802bace:	b148      	cbz	r0, 802bae4 <_Balloc+0x38>
 802bad0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 802bad4:	e00b      	b.n	802baee <_Balloc+0x42>
 802bad6:	2221      	movs	r2, #33	; 0x21
 802bad8:	2104      	movs	r1, #4
 802bada:	f000 fbf3 	bl	802c2c4 <_calloc_r>
 802bade:	64e8      	str	r0, [r5, #76]	; 0x4c
 802bae0:	2800      	cmp	r0, #0
 802bae2:	d1e8      	bne.n	802bab6 <_Balloc+0xa>
 802bae4:	2000      	movs	r0, #0
 802bae6:	bd70      	pop	{r4, r5, r6, pc}
 802bae8:	6802      	ldr	r2, [r0, #0]
 802baea:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 802baee:	2300      	movs	r3, #0
 802baf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802baf4:	e7f7      	b.n	802bae6 <_Balloc+0x3a>

0802baf6 <_Bfree>:
 802baf6:	b131      	cbz	r1, 802bb06 <_Bfree+0x10>
 802baf8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 802bafa:	684a      	ldr	r2, [r1, #4]
 802bafc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 802bb00:	6008      	str	r0, [r1, #0]
 802bb02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 802bb06:	4770      	bx	lr

0802bb08 <__multadd>:
 802bb08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802bb0c:	690d      	ldr	r5, [r1, #16]
 802bb0e:	461f      	mov	r7, r3
 802bb10:	4606      	mov	r6, r0
 802bb12:	460c      	mov	r4, r1
 802bb14:	f101 0c14 	add.w	ip, r1, #20
 802bb18:	2300      	movs	r3, #0
 802bb1a:	f8dc 0000 	ldr.w	r0, [ip]
 802bb1e:	b281      	uxth	r1, r0
 802bb20:	fb02 7101 	mla	r1, r2, r1, r7
 802bb24:	0c0f      	lsrs	r7, r1, #16
 802bb26:	0c00      	lsrs	r0, r0, #16
 802bb28:	fb02 7000 	mla	r0, r2, r0, r7
 802bb2c:	b289      	uxth	r1, r1
 802bb2e:	3301      	adds	r3, #1
 802bb30:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 802bb34:	429d      	cmp	r5, r3
 802bb36:	ea4f 4710 	mov.w	r7, r0, lsr #16
 802bb3a:	f84c 1b04 	str.w	r1, [ip], #4
 802bb3e:	dcec      	bgt.n	802bb1a <__multadd+0x12>
 802bb40:	b1d7      	cbz	r7, 802bb78 <__multadd+0x70>
 802bb42:	68a3      	ldr	r3, [r4, #8]
 802bb44:	42ab      	cmp	r3, r5
 802bb46:	dc12      	bgt.n	802bb6e <__multadd+0x66>
 802bb48:	6861      	ldr	r1, [r4, #4]
 802bb4a:	4630      	mov	r0, r6
 802bb4c:	3101      	adds	r1, #1
 802bb4e:	f7ff ffad 	bl	802baac <_Balloc>
 802bb52:	6922      	ldr	r2, [r4, #16]
 802bb54:	3202      	adds	r2, #2
 802bb56:	f104 010c 	add.w	r1, r4, #12
 802bb5a:	4680      	mov	r8, r0
 802bb5c:	0092      	lsls	r2, r2, #2
 802bb5e:	300c      	adds	r0, #12
 802bb60:	f7fd f8fd 	bl	8028d5e <memcpy>
 802bb64:	4621      	mov	r1, r4
 802bb66:	4630      	mov	r0, r6
 802bb68:	f7ff ffc5 	bl	802baf6 <_Bfree>
 802bb6c:	4644      	mov	r4, r8
 802bb6e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802bb72:	3501      	adds	r5, #1
 802bb74:	615f      	str	r7, [r3, #20]
 802bb76:	6125      	str	r5, [r4, #16]
 802bb78:	4620      	mov	r0, r4
 802bb7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802bb7e <__hi0bits>:
 802bb7e:	0c02      	lsrs	r2, r0, #16
 802bb80:	0412      	lsls	r2, r2, #16
 802bb82:	4603      	mov	r3, r0
 802bb84:	b9b2      	cbnz	r2, 802bbb4 <__hi0bits+0x36>
 802bb86:	0403      	lsls	r3, r0, #16
 802bb88:	2010      	movs	r0, #16
 802bb8a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 802bb8e:	bf04      	itt	eq
 802bb90:	021b      	lsleq	r3, r3, #8
 802bb92:	3008      	addeq	r0, #8
 802bb94:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 802bb98:	bf04      	itt	eq
 802bb9a:	011b      	lsleq	r3, r3, #4
 802bb9c:	3004      	addeq	r0, #4
 802bb9e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 802bba2:	bf04      	itt	eq
 802bba4:	009b      	lsleq	r3, r3, #2
 802bba6:	3002      	addeq	r0, #2
 802bba8:	2b00      	cmp	r3, #0
 802bbaa:	db06      	blt.n	802bbba <__hi0bits+0x3c>
 802bbac:	005b      	lsls	r3, r3, #1
 802bbae:	d503      	bpl.n	802bbb8 <__hi0bits+0x3a>
 802bbb0:	3001      	adds	r0, #1
 802bbb2:	4770      	bx	lr
 802bbb4:	2000      	movs	r0, #0
 802bbb6:	e7e8      	b.n	802bb8a <__hi0bits+0xc>
 802bbb8:	2020      	movs	r0, #32
 802bbba:	4770      	bx	lr

0802bbbc <__lo0bits>:
 802bbbc:	6803      	ldr	r3, [r0, #0]
 802bbbe:	f013 0207 	ands.w	r2, r3, #7
 802bbc2:	4601      	mov	r1, r0
 802bbc4:	d00b      	beq.n	802bbde <__lo0bits+0x22>
 802bbc6:	07da      	lsls	r2, r3, #31
 802bbc8:	d423      	bmi.n	802bc12 <__lo0bits+0x56>
 802bbca:	0798      	lsls	r0, r3, #30
 802bbcc:	bf49      	itett	mi
 802bbce:	085b      	lsrmi	r3, r3, #1
 802bbd0:	089b      	lsrpl	r3, r3, #2
 802bbd2:	2001      	movmi	r0, #1
 802bbd4:	600b      	strmi	r3, [r1, #0]
 802bbd6:	bf5c      	itt	pl
 802bbd8:	600b      	strpl	r3, [r1, #0]
 802bbda:	2002      	movpl	r0, #2
 802bbdc:	4770      	bx	lr
 802bbde:	b298      	uxth	r0, r3
 802bbe0:	b9a8      	cbnz	r0, 802bc0e <__lo0bits+0x52>
 802bbe2:	0c1b      	lsrs	r3, r3, #16
 802bbe4:	2010      	movs	r0, #16
 802bbe6:	f013 0fff 	tst.w	r3, #255	; 0xff
 802bbea:	bf04      	itt	eq
 802bbec:	0a1b      	lsreq	r3, r3, #8
 802bbee:	3008      	addeq	r0, #8
 802bbf0:	071a      	lsls	r2, r3, #28
 802bbf2:	bf04      	itt	eq
 802bbf4:	091b      	lsreq	r3, r3, #4
 802bbf6:	3004      	addeq	r0, #4
 802bbf8:	079a      	lsls	r2, r3, #30
 802bbfa:	bf04      	itt	eq
 802bbfc:	089b      	lsreq	r3, r3, #2
 802bbfe:	3002      	addeq	r0, #2
 802bc00:	07da      	lsls	r2, r3, #31
 802bc02:	d402      	bmi.n	802bc0a <__lo0bits+0x4e>
 802bc04:	085b      	lsrs	r3, r3, #1
 802bc06:	d006      	beq.n	802bc16 <__lo0bits+0x5a>
 802bc08:	3001      	adds	r0, #1
 802bc0a:	600b      	str	r3, [r1, #0]
 802bc0c:	4770      	bx	lr
 802bc0e:	4610      	mov	r0, r2
 802bc10:	e7e9      	b.n	802bbe6 <__lo0bits+0x2a>
 802bc12:	2000      	movs	r0, #0
 802bc14:	4770      	bx	lr
 802bc16:	2020      	movs	r0, #32
 802bc18:	4770      	bx	lr

0802bc1a <__i2b>:
 802bc1a:	b510      	push	{r4, lr}
 802bc1c:	460c      	mov	r4, r1
 802bc1e:	2101      	movs	r1, #1
 802bc20:	f7ff ff44 	bl	802baac <_Balloc>
 802bc24:	2201      	movs	r2, #1
 802bc26:	6144      	str	r4, [r0, #20]
 802bc28:	6102      	str	r2, [r0, #16]
 802bc2a:	bd10      	pop	{r4, pc}

0802bc2c <__multiply>:
 802bc2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802bc30:	4614      	mov	r4, r2
 802bc32:	690a      	ldr	r2, [r1, #16]
 802bc34:	6923      	ldr	r3, [r4, #16]
 802bc36:	429a      	cmp	r2, r3
 802bc38:	bfb8      	it	lt
 802bc3a:	460b      	movlt	r3, r1
 802bc3c:	4688      	mov	r8, r1
 802bc3e:	bfbc      	itt	lt
 802bc40:	46a0      	movlt	r8, r4
 802bc42:	461c      	movlt	r4, r3
 802bc44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802bc48:	f8d4 9010 	ldr.w	r9, [r4, #16]
 802bc4c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802bc50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 802bc54:	eb07 0609 	add.w	r6, r7, r9
 802bc58:	42b3      	cmp	r3, r6
 802bc5a:	bfb8      	it	lt
 802bc5c:	3101      	addlt	r1, #1
 802bc5e:	f7ff ff25 	bl	802baac <_Balloc>
 802bc62:	f100 0514 	add.w	r5, r0, #20
 802bc66:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 802bc6a:	462b      	mov	r3, r5
 802bc6c:	2200      	movs	r2, #0
 802bc6e:	4573      	cmp	r3, lr
 802bc70:	d316      	bcc.n	802bca0 <__multiply+0x74>
 802bc72:	f104 0214 	add.w	r2, r4, #20
 802bc76:	f108 0114 	add.w	r1, r8, #20
 802bc7a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 802bc7e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 802bc82:	9300      	str	r3, [sp, #0]
 802bc84:	9b00      	ldr	r3, [sp, #0]
 802bc86:	9201      	str	r2, [sp, #4]
 802bc88:	4293      	cmp	r3, r2
 802bc8a:	d80c      	bhi.n	802bca6 <__multiply+0x7a>
 802bc8c:	2e00      	cmp	r6, #0
 802bc8e:	dd03      	ble.n	802bc98 <__multiply+0x6c>
 802bc90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802bc94:	2b00      	cmp	r3, #0
 802bc96:	d05d      	beq.n	802bd54 <__multiply+0x128>
 802bc98:	6106      	str	r6, [r0, #16]
 802bc9a:	b003      	add	sp, #12
 802bc9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802bca0:	f843 2b04 	str.w	r2, [r3], #4
 802bca4:	e7e3      	b.n	802bc6e <__multiply+0x42>
 802bca6:	f8b2 b000 	ldrh.w	fp, [r2]
 802bcaa:	f1bb 0f00 	cmp.w	fp, #0
 802bcae:	d023      	beq.n	802bcf8 <__multiply+0xcc>
 802bcb0:	4689      	mov	r9, r1
 802bcb2:	46ac      	mov	ip, r5
 802bcb4:	f04f 0800 	mov.w	r8, #0
 802bcb8:	f859 4b04 	ldr.w	r4, [r9], #4
 802bcbc:	f8dc a000 	ldr.w	sl, [ip]
 802bcc0:	b2a3      	uxth	r3, r4
 802bcc2:	fa1f fa8a 	uxth.w	sl, sl
 802bcc6:	fb0b a303 	mla	r3, fp, r3, sl
 802bcca:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 802bcce:	f8dc 4000 	ldr.w	r4, [ip]
 802bcd2:	4443      	add	r3, r8
 802bcd4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802bcd8:	fb0b 840a 	mla	r4, fp, sl, r8
 802bcdc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 802bce0:	46e2      	mov	sl, ip
 802bce2:	b29b      	uxth	r3, r3
 802bce4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 802bce8:	454f      	cmp	r7, r9
 802bcea:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802bcee:	f84a 3b04 	str.w	r3, [sl], #4
 802bcf2:	d82b      	bhi.n	802bd4c <__multiply+0x120>
 802bcf4:	f8cc 8004 	str.w	r8, [ip, #4]
 802bcf8:	9b01      	ldr	r3, [sp, #4]
 802bcfa:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 802bcfe:	3204      	adds	r2, #4
 802bd00:	f1ba 0f00 	cmp.w	sl, #0
 802bd04:	d020      	beq.n	802bd48 <__multiply+0x11c>
 802bd06:	682b      	ldr	r3, [r5, #0]
 802bd08:	4689      	mov	r9, r1
 802bd0a:	46a8      	mov	r8, r5
 802bd0c:	f04f 0b00 	mov.w	fp, #0
 802bd10:	f8b9 c000 	ldrh.w	ip, [r9]
 802bd14:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 802bd18:	fb0a 440c 	mla	r4, sl, ip, r4
 802bd1c:	445c      	add	r4, fp
 802bd1e:	46c4      	mov	ip, r8
 802bd20:	b29b      	uxth	r3, r3
 802bd22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 802bd26:	f84c 3b04 	str.w	r3, [ip], #4
 802bd2a:	f859 3b04 	ldr.w	r3, [r9], #4
 802bd2e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 802bd32:	0c1b      	lsrs	r3, r3, #16
 802bd34:	fb0a b303 	mla	r3, sl, r3, fp
 802bd38:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 802bd3c:	454f      	cmp	r7, r9
 802bd3e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 802bd42:	d805      	bhi.n	802bd50 <__multiply+0x124>
 802bd44:	f8c8 3004 	str.w	r3, [r8, #4]
 802bd48:	3504      	adds	r5, #4
 802bd4a:	e79b      	b.n	802bc84 <__multiply+0x58>
 802bd4c:	46d4      	mov	ip, sl
 802bd4e:	e7b3      	b.n	802bcb8 <__multiply+0x8c>
 802bd50:	46e0      	mov	r8, ip
 802bd52:	e7dd      	b.n	802bd10 <__multiply+0xe4>
 802bd54:	3e01      	subs	r6, #1
 802bd56:	e799      	b.n	802bc8c <__multiply+0x60>

0802bd58 <__pow5mult>:
 802bd58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802bd5c:	4615      	mov	r5, r2
 802bd5e:	f012 0203 	ands.w	r2, r2, #3
 802bd62:	4606      	mov	r6, r0
 802bd64:	460f      	mov	r7, r1
 802bd66:	d007      	beq.n	802bd78 <__pow5mult+0x20>
 802bd68:	3a01      	subs	r2, #1
 802bd6a:	4c1a      	ldr	r4, [pc, #104]	; (802bdd4 <__pow5mult+0x7c>)
 802bd6c:	2300      	movs	r3, #0
 802bd6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802bd72:	f7ff fec9 	bl	802bb08 <__multadd>
 802bd76:	4607      	mov	r7, r0
 802bd78:	10ad      	asrs	r5, r5, #2
 802bd7a:	d027      	beq.n	802bdcc <__pow5mult+0x74>
 802bd7c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 802bd7e:	b944      	cbnz	r4, 802bd92 <__pow5mult+0x3a>
 802bd80:	f240 2171 	movw	r1, #625	; 0x271
 802bd84:	4630      	mov	r0, r6
 802bd86:	f7ff ff48 	bl	802bc1a <__i2b>
 802bd8a:	2300      	movs	r3, #0
 802bd8c:	64b0      	str	r0, [r6, #72]	; 0x48
 802bd8e:	4604      	mov	r4, r0
 802bd90:	6003      	str	r3, [r0, #0]
 802bd92:	f04f 0800 	mov.w	r8, #0
 802bd96:	07eb      	lsls	r3, r5, #31
 802bd98:	d50a      	bpl.n	802bdb0 <__pow5mult+0x58>
 802bd9a:	4639      	mov	r1, r7
 802bd9c:	4622      	mov	r2, r4
 802bd9e:	4630      	mov	r0, r6
 802bda0:	f7ff ff44 	bl	802bc2c <__multiply>
 802bda4:	4639      	mov	r1, r7
 802bda6:	4681      	mov	r9, r0
 802bda8:	4630      	mov	r0, r6
 802bdaa:	f7ff fea4 	bl	802baf6 <_Bfree>
 802bdae:	464f      	mov	r7, r9
 802bdb0:	106d      	asrs	r5, r5, #1
 802bdb2:	d00b      	beq.n	802bdcc <__pow5mult+0x74>
 802bdb4:	6820      	ldr	r0, [r4, #0]
 802bdb6:	b938      	cbnz	r0, 802bdc8 <__pow5mult+0x70>
 802bdb8:	4622      	mov	r2, r4
 802bdba:	4621      	mov	r1, r4
 802bdbc:	4630      	mov	r0, r6
 802bdbe:	f7ff ff35 	bl	802bc2c <__multiply>
 802bdc2:	6020      	str	r0, [r4, #0]
 802bdc4:	f8c0 8000 	str.w	r8, [r0]
 802bdc8:	4604      	mov	r4, r0
 802bdca:	e7e4      	b.n	802bd96 <__pow5mult+0x3e>
 802bdcc:	4638      	mov	r0, r7
 802bdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802bdd2:	bf00      	nop
 802bdd4:	080b4238 	.word	0x080b4238

0802bdd8 <__lshift>:
 802bdd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802bddc:	460c      	mov	r4, r1
 802bdde:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802bde2:	6923      	ldr	r3, [r4, #16]
 802bde4:	6849      	ldr	r1, [r1, #4]
 802bde6:	eb0a 0903 	add.w	r9, sl, r3
 802bdea:	68a3      	ldr	r3, [r4, #8]
 802bdec:	4607      	mov	r7, r0
 802bdee:	4616      	mov	r6, r2
 802bdf0:	f109 0501 	add.w	r5, r9, #1
 802bdf4:	42ab      	cmp	r3, r5
 802bdf6:	db32      	blt.n	802be5e <__lshift+0x86>
 802bdf8:	4638      	mov	r0, r7
 802bdfa:	f7ff fe57 	bl	802baac <_Balloc>
 802bdfe:	2300      	movs	r3, #0
 802be00:	4680      	mov	r8, r0
 802be02:	f100 0114 	add.w	r1, r0, #20
 802be06:	461a      	mov	r2, r3
 802be08:	4553      	cmp	r3, sl
 802be0a:	db2b      	blt.n	802be64 <__lshift+0x8c>
 802be0c:	6920      	ldr	r0, [r4, #16]
 802be0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802be12:	f104 0314 	add.w	r3, r4, #20
 802be16:	f016 021f 	ands.w	r2, r6, #31
 802be1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802be1e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802be22:	d025      	beq.n	802be70 <__lshift+0x98>
 802be24:	f1c2 0e20 	rsb	lr, r2, #32
 802be28:	2000      	movs	r0, #0
 802be2a:	681e      	ldr	r6, [r3, #0]
 802be2c:	468a      	mov	sl, r1
 802be2e:	4096      	lsls	r6, r2
 802be30:	4330      	orrs	r0, r6
 802be32:	f84a 0b04 	str.w	r0, [sl], #4
 802be36:	f853 0b04 	ldr.w	r0, [r3], #4
 802be3a:	459c      	cmp	ip, r3
 802be3c:	fa20 f00e 	lsr.w	r0, r0, lr
 802be40:	d814      	bhi.n	802be6c <__lshift+0x94>
 802be42:	6048      	str	r0, [r1, #4]
 802be44:	b108      	cbz	r0, 802be4a <__lshift+0x72>
 802be46:	f109 0502 	add.w	r5, r9, #2
 802be4a:	3d01      	subs	r5, #1
 802be4c:	4638      	mov	r0, r7
 802be4e:	f8c8 5010 	str.w	r5, [r8, #16]
 802be52:	4621      	mov	r1, r4
 802be54:	f7ff fe4f 	bl	802baf6 <_Bfree>
 802be58:	4640      	mov	r0, r8
 802be5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802be5e:	3101      	adds	r1, #1
 802be60:	005b      	lsls	r3, r3, #1
 802be62:	e7c7      	b.n	802bdf4 <__lshift+0x1c>
 802be64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 802be68:	3301      	adds	r3, #1
 802be6a:	e7cd      	b.n	802be08 <__lshift+0x30>
 802be6c:	4651      	mov	r1, sl
 802be6e:	e7dc      	b.n	802be2a <__lshift+0x52>
 802be70:	3904      	subs	r1, #4
 802be72:	f853 2b04 	ldr.w	r2, [r3], #4
 802be76:	f841 2f04 	str.w	r2, [r1, #4]!
 802be7a:	459c      	cmp	ip, r3
 802be7c:	d8f9      	bhi.n	802be72 <__lshift+0x9a>
 802be7e:	e7e4      	b.n	802be4a <__lshift+0x72>

0802be80 <__mcmp>:
 802be80:	6903      	ldr	r3, [r0, #16]
 802be82:	690a      	ldr	r2, [r1, #16]
 802be84:	1a9b      	subs	r3, r3, r2
 802be86:	b530      	push	{r4, r5, lr}
 802be88:	d10c      	bne.n	802bea4 <__mcmp+0x24>
 802be8a:	0092      	lsls	r2, r2, #2
 802be8c:	3014      	adds	r0, #20
 802be8e:	3114      	adds	r1, #20
 802be90:	1884      	adds	r4, r0, r2
 802be92:	4411      	add	r1, r2
 802be94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 802be98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802be9c:	4295      	cmp	r5, r2
 802be9e:	d003      	beq.n	802bea8 <__mcmp+0x28>
 802bea0:	d305      	bcc.n	802beae <__mcmp+0x2e>
 802bea2:	2301      	movs	r3, #1
 802bea4:	4618      	mov	r0, r3
 802bea6:	bd30      	pop	{r4, r5, pc}
 802bea8:	42a0      	cmp	r0, r4
 802beaa:	d3f3      	bcc.n	802be94 <__mcmp+0x14>
 802beac:	e7fa      	b.n	802bea4 <__mcmp+0x24>
 802beae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802beb2:	e7f7      	b.n	802bea4 <__mcmp+0x24>

0802beb4 <__mdiff>:
 802beb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802beb8:	460d      	mov	r5, r1
 802beba:	4607      	mov	r7, r0
 802bebc:	4611      	mov	r1, r2
 802bebe:	4628      	mov	r0, r5
 802bec0:	4614      	mov	r4, r2
 802bec2:	f7ff ffdd 	bl	802be80 <__mcmp>
 802bec6:	1e06      	subs	r6, r0, #0
 802bec8:	d108      	bne.n	802bedc <__mdiff+0x28>
 802beca:	4631      	mov	r1, r6
 802becc:	4638      	mov	r0, r7
 802bece:	f7ff fded 	bl	802baac <_Balloc>
 802bed2:	2301      	movs	r3, #1
 802bed4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 802bed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bedc:	bfa4      	itt	ge
 802bede:	4623      	movge	r3, r4
 802bee0:	462c      	movge	r4, r5
 802bee2:	4638      	mov	r0, r7
 802bee4:	6861      	ldr	r1, [r4, #4]
 802bee6:	bfa6      	itte	ge
 802bee8:	461d      	movge	r5, r3
 802beea:	2600      	movge	r6, #0
 802beec:	2601      	movlt	r6, #1
 802beee:	f7ff fddd 	bl	802baac <_Balloc>
 802bef2:	692b      	ldr	r3, [r5, #16]
 802bef4:	60c6      	str	r6, [r0, #12]
 802bef6:	6926      	ldr	r6, [r4, #16]
 802bef8:	f105 0914 	add.w	r9, r5, #20
 802befc:	f104 0214 	add.w	r2, r4, #20
 802bf00:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 802bf04:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 802bf08:	f100 0514 	add.w	r5, r0, #20
 802bf0c:	f04f 0e00 	mov.w	lr, #0
 802bf10:	f852 ab04 	ldr.w	sl, [r2], #4
 802bf14:	f859 4b04 	ldr.w	r4, [r9], #4
 802bf18:	fa1e f18a 	uxtah	r1, lr, sl
 802bf1c:	b2a3      	uxth	r3, r4
 802bf1e:	1ac9      	subs	r1, r1, r3
 802bf20:	0c23      	lsrs	r3, r4, #16
 802bf22:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 802bf26:	eb03 4321 	add.w	r3, r3, r1, asr #16
 802bf2a:	b289      	uxth	r1, r1
 802bf2c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 802bf30:	45c8      	cmp	r8, r9
 802bf32:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 802bf36:	4694      	mov	ip, r2
 802bf38:	f845 3b04 	str.w	r3, [r5], #4
 802bf3c:	d8e8      	bhi.n	802bf10 <__mdiff+0x5c>
 802bf3e:	45bc      	cmp	ip, r7
 802bf40:	d304      	bcc.n	802bf4c <__mdiff+0x98>
 802bf42:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 802bf46:	b183      	cbz	r3, 802bf6a <__mdiff+0xb6>
 802bf48:	6106      	str	r6, [r0, #16]
 802bf4a:	e7c5      	b.n	802bed8 <__mdiff+0x24>
 802bf4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 802bf50:	fa1e f381 	uxtah	r3, lr, r1
 802bf54:	141a      	asrs	r2, r3, #16
 802bf56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802bf5a:	b29b      	uxth	r3, r3
 802bf5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802bf60:	ea4f 4e22 	mov.w	lr, r2, asr #16
 802bf64:	f845 3b04 	str.w	r3, [r5], #4
 802bf68:	e7e9      	b.n	802bf3e <__mdiff+0x8a>
 802bf6a:	3e01      	subs	r6, #1
 802bf6c:	e7e9      	b.n	802bf42 <__mdiff+0x8e>

0802bf6e <__d2b>:
 802bf6e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802bf72:	460e      	mov	r6, r1
 802bf74:	2101      	movs	r1, #1
 802bf76:	ec59 8b10 	vmov	r8, r9, d0
 802bf7a:	4615      	mov	r5, r2
 802bf7c:	f7ff fd96 	bl	802baac <_Balloc>
 802bf80:	f3c9 540a 	ubfx	r4, r9, #20, #11
 802bf84:	4607      	mov	r7, r0
 802bf86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802bf8a:	bb34      	cbnz	r4, 802bfda <__d2b+0x6c>
 802bf8c:	9301      	str	r3, [sp, #4]
 802bf8e:	f1b8 0300 	subs.w	r3, r8, #0
 802bf92:	d027      	beq.n	802bfe4 <__d2b+0x76>
 802bf94:	a802      	add	r0, sp, #8
 802bf96:	f840 3d08 	str.w	r3, [r0, #-8]!
 802bf9a:	f7ff fe0f 	bl	802bbbc <__lo0bits>
 802bf9e:	9900      	ldr	r1, [sp, #0]
 802bfa0:	b1f0      	cbz	r0, 802bfe0 <__d2b+0x72>
 802bfa2:	9a01      	ldr	r2, [sp, #4]
 802bfa4:	f1c0 0320 	rsb	r3, r0, #32
 802bfa8:	fa02 f303 	lsl.w	r3, r2, r3
 802bfac:	430b      	orrs	r3, r1
 802bfae:	40c2      	lsrs	r2, r0
 802bfb0:	617b      	str	r3, [r7, #20]
 802bfb2:	9201      	str	r2, [sp, #4]
 802bfb4:	9b01      	ldr	r3, [sp, #4]
 802bfb6:	61bb      	str	r3, [r7, #24]
 802bfb8:	2b00      	cmp	r3, #0
 802bfba:	bf14      	ite	ne
 802bfbc:	2102      	movne	r1, #2
 802bfbe:	2101      	moveq	r1, #1
 802bfc0:	6139      	str	r1, [r7, #16]
 802bfc2:	b1c4      	cbz	r4, 802bff6 <__d2b+0x88>
 802bfc4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 802bfc8:	4404      	add	r4, r0
 802bfca:	6034      	str	r4, [r6, #0]
 802bfcc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802bfd0:	6028      	str	r0, [r5, #0]
 802bfd2:	4638      	mov	r0, r7
 802bfd4:	b003      	add	sp, #12
 802bfd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802bfda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802bfde:	e7d5      	b.n	802bf8c <__d2b+0x1e>
 802bfe0:	6179      	str	r1, [r7, #20]
 802bfe2:	e7e7      	b.n	802bfb4 <__d2b+0x46>
 802bfe4:	a801      	add	r0, sp, #4
 802bfe6:	f7ff fde9 	bl	802bbbc <__lo0bits>
 802bfea:	9b01      	ldr	r3, [sp, #4]
 802bfec:	617b      	str	r3, [r7, #20]
 802bfee:	2101      	movs	r1, #1
 802bff0:	6139      	str	r1, [r7, #16]
 802bff2:	3020      	adds	r0, #32
 802bff4:	e7e5      	b.n	802bfc2 <__d2b+0x54>
 802bff6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 802bffa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802bffe:	6030      	str	r0, [r6, #0]
 802c000:	6918      	ldr	r0, [r3, #16]
 802c002:	f7ff fdbc 	bl	802bb7e <__hi0bits>
 802c006:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 802c00a:	e7e1      	b.n	802bfd0 <__d2b+0x62>

0802c00c <frexp>:
 802c00c:	b570      	push	{r4, r5, r6, lr}
 802c00e:	2100      	movs	r1, #0
 802c010:	ec55 4b10 	vmov	r4, r5, d0
 802c014:	6001      	str	r1, [r0, #0]
 802c016:	4916      	ldr	r1, [pc, #88]	; (802c070 <frexp+0x64>)
 802c018:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 802c01c:	428b      	cmp	r3, r1
 802c01e:	4606      	mov	r6, r0
 802c020:	462a      	mov	r2, r5
 802c022:	dc22      	bgt.n	802c06a <frexp+0x5e>
 802c024:	ee10 1a10 	vmov	r1, s0
 802c028:	4319      	orrs	r1, r3
 802c02a:	d01e      	beq.n	802c06a <frexp+0x5e>
 802c02c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 802c030:	da0d      	bge.n	802c04e <frexp+0x42>
 802c032:	2200      	movs	r2, #0
 802c034:	4b0f      	ldr	r3, [pc, #60]	; (802c074 <frexp+0x68>)
 802c036:	ee10 0a10 	vmov	r0, s0
 802c03a:	4629      	mov	r1, r5
 802c03c:	f7db f876 	bl	800712c <__aeabi_dmul>
 802c040:	460a      	mov	r2, r1
 802c042:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 802c046:	f06f 0135 	mvn.w	r1, #53	; 0x35
 802c04a:	4604      	mov	r4, r0
 802c04c:	6031      	str	r1, [r6, #0]
 802c04e:	6831      	ldr	r1, [r6, #0]
 802c050:	151b      	asrs	r3, r3, #20
 802c052:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 802c056:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 802c05a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 802c05e:	440b      	add	r3, r1
 802c060:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 802c064:	6033      	str	r3, [r6, #0]
 802c066:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 802c06a:	ec45 4b10 	vmov	d0, r4, r5
 802c06e:	bd70      	pop	{r4, r5, r6, pc}
 802c070:	7fefffff 	.word	0x7fefffff
 802c074:	43500000 	.word	0x43500000

0802c078 <__sread>:
 802c078:	b510      	push	{r4, lr}
 802c07a:	460c      	mov	r4, r1
 802c07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c080:	f000 f9fc 	bl	802c47c <_read_r>
 802c084:	2800      	cmp	r0, #0
 802c086:	bfab      	itete	ge
 802c088:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 802c08a:	89a3      	ldrhlt	r3, [r4, #12]
 802c08c:	181b      	addge	r3, r3, r0
 802c08e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802c092:	bfac      	ite	ge
 802c094:	6523      	strge	r3, [r4, #80]	; 0x50
 802c096:	81a3      	strhlt	r3, [r4, #12]
 802c098:	bd10      	pop	{r4, pc}

0802c09a <__swrite>:
 802c09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802c09e:	461f      	mov	r7, r3
 802c0a0:	898b      	ldrh	r3, [r1, #12]
 802c0a2:	05db      	lsls	r3, r3, #23
 802c0a4:	4605      	mov	r5, r0
 802c0a6:	460c      	mov	r4, r1
 802c0a8:	4616      	mov	r6, r2
 802c0aa:	d505      	bpl.n	802c0b8 <__swrite+0x1e>
 802c0ac:	2302      	movs	r3, #2
 802c0ae:	2200      	movs	r2, #0
 802c0b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c0b4:	f000 f9be 	bl	802c434 <_lseek_r>
 802c0b8:	89a3      	ldrh	r3, [r4, #12]
 802c0ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802c0be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802c0c2:	81a3      	strh	r3, [r4, #12]
 802c0c4:	4632      	mov	r2, r6
 802c0c6:	463b      	mov	r3, r7
 802c0c8:	4628      	mov	r0, r5
 802c0ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802c0ce:	f7fe bb5f 	b.w	802a790 <_write_r>

0802c0d2 <__sseek>:
 802c0d2:	b510      	push	{r4, lr}
 802c0d4:	460c      	mov	r4, r1
 802c0d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c0da:	f000 f9ab 	bl	802c434 <_lseek_r>
 802c0de:	1c43      	adds	r3, r0, #1
 802c0e0:	89a3      	ldrh	r3, [r4, #12]
 802c0e2:	bf15      	itete	ne
 802c0e4:	6520      	strne	r0, [r4, #80]	; 0x50
 802c0e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802c0ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802c0ee:	81a3      	strheq	r3, [r4, #12]
 802c0f0:	bf18      	it	ne
 802c0f2:	81a3      	strhne	r3, [r4, #12]
 802c0f4:	bd10      	pop	{r4, pc}

0802c0f6 <__sclose>:
 802c0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c0fa:	f000 b911 	b.w	802c320 <_close_r>

0802c0fe <strncpy>:
 802c0fe:	b570      	push	{r4, r5, r6, lr}
 802c100:	3901      	subs	r1, #1
 802c102:	4604      	mov	r4, r0
 802c104:	b902      	cbnz	r2, 802c108 <strncpy+0xa>
 802c106:	bd70      	pop	{r4, r5, r6, pc}
 802c108:	4623      	mov	r3, r4
 802c10a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 802c10e:	f803 5b01 	strb.w	r5, [r3], #1
 802c112:	1e56      	subs	r6, r2, #1
 802c114:	b92d      	cbnz	r5, 802c122 <strncpy+0x24>
 802c116:	4414      	add	r4, r2
 802c118:	42a3      	cmp	r3, r4
 802c11a:	d0f4      	beq.n	802c106 <strncpy+0x8>
 802c11c:	f803 5b01 	strb.w	r5, [r3], #1
 802c120:	e7fa      	b.n	802c118 <strncpy+0x1a>
 802c122:	461c      	mov	r4, r3
 802c124:	4632      	mov	r2, r6
 802c126:	e7ed      	b.n	802c104 <strncpy+0x6>

0802c128 <__ssprint_r>:
 802c128:	6893      	ldr	r3, [r2, #8]
 802c12a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c12e:	4681      	mov	r9, r0
 802c130:	460c      	mov	r4, r1
 802c132:	4616      	mov	r6, r2
 802c134:	2b00      	cmp	r3, #0
 802c136:	d05e      	beq.n	802c1f6 <__ssprint_r+0xce>
 802c138:	f04f 0b00 	mov.w	fp, #0
 802c13c:	f8d2 a000 	ldr.w	sl, [r2]
 802c140:	465f      	mov	r7, fp
 802c142:	b357      	cbz	r7, 802c19a <__ssprint_r+0x72>
 802c144:	68a3      	ldr	r3, [r4, #8]
 802c146:	429f      	cmp	r7, r3
 802c148:	d340      	bcc.n	802c1cc <__ssprint_r+0xa4>
 802c14a:	89a2      	ldrh	r2, [r4, #12]
 802c14c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802c150:	d03c      	beq.n	802c1cc <__ssprint_r+0xa4>
 802c152:	6825      	ldr	r5, [r4, #0]
 802c154:	6921      	ldr	r1, [r4, #16]
 802c156:	eba5 0801 	sub.w	r8, r5, r1
 802c15a:	6965      	ldr	r5, [r4, #20]
 802c15c:	2302      	movs	r3, #2
 802c15e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802c162:	fb95 f5f3 	sdiv	r5, r5, r3
 802c166:	f108 0301 	add.w	r3, r8, #1
 802c16a:	443b      	add	r3, r7
 802c16c:	429d      	cmp	r5, r3
 802c16e:	bf38      	it	cc
 802c170:	461d      	movcc	r5, r3
 802c172:	0553      	lsls	r3, r2, #21
 802c174:	d544      	bpl.n	802c200 <__ssprint_r+0xd8>
 802c176:	4629      	mov	r1, r5
 802c178:	4648      	mov	r0, r9
 802c17a:	f7fc fbab 	bl	80288d4 <_malloc_r>
 802c17e:	b988      	cbnz	r0, 802c1a4 <__ssprint_r+0x7c>
 802c180:	230c      	movs	r3, #12
 802c182:	f8c9 3000 	str.w	r3, [r9]
 802c186:	89a3      	ldrh	r3, [r4, #12]
 802c188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802c18c:	81a3      	strh	r3, [r4, #12]
 802c18e:	2300      	movs	r3, #0
 802c190:	e9c6 3301 	strd	r3, r3, [r6, #4]
 802c194:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802c198:	e02f      	b.n	802c1fa <__ssprint_r+0xd2>
 802c19a:	e9da b700 	ldrd	fp, r7, [sl]
 802c19e:	f10a 0a08 	add.w	sl, sl, #8
 802c1a2:	e7ce      	b.n	802c142 <__ssprint_r+0x1a>
 802c1a4:	4642      	mov	r2, r8
 802c1a6:	6921      	ldr	r1, [r4, #16]
 802c1a8:	9001      	str	r0, [sp, #4]
 802c1aa:	f7fc fdd8 	bl	8028d5e <memcpy>
 802c1ae:	89a2      	ldrh	r2, [r4, #12]
 802c1b0:	9b01      	ldr	r3, [sp, #4]
 802c1b2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 802c1b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802c1ba:	81a2      	strh	r2, [r4, #12]
 802c1bc:	6123      	str	r3, [r4, #16]
 802c1be:	6165      	str	r5, [r4, #20]
 802c1c0:	4443      	add	r3, r8
 802c1c2:	eba5 0508 	sub.w	r5, r5, r8
 802c1c6:	6023      	str	r3, [r4, #0]
 802c1c8:	60a5      	str	r5, [r4, #8]
 802c1ca:	463b      	mov	r3, r7
 802c1cc:	42bb      	cmp	r3, r7
 802c1ce:	bf28      	it	cs
 802c1d0:	463b      	movcs	r3, r7
 802c1d2:	461a      	mov	r2, r3
 802c1d4:	4659      	mov	r1, fp
 802c1d6:	6820      	ldr	r0, [r4, #0]
 802c1d8:	9301      	str	r3, [sp, #4]
 802c1da:	f7fc fdcb 	bl	8028d74 <memmove>
 802c1de:	68a2      	ldr	r2, [r4, #8]
 802c1e0:	9b01      	ldr	r3, [sp, #4]
 802c1e2:	1ad2      	subs	r2, r2, r3
 802c1e4:	60a2      	str	r2, [r4, #8]
 802c1e6:	6822      	ldr	r2, [r4, #0]
 802c1e8:	4413      	add	r3, r2
 802c1ea:	6023      	str	r3, [r4, #0]
 802c1ec:	68b3      	ldr	r3, [r6, #8]
 802c1ee:	1bdf      	subs	r7, r3, r7
 802c1f0:	60b7      	str	r7, [r6, #8]
 802c1f2:	2f00      	cmp	r7, #0
 802c1f4:	d1d1      	bne.n	802c19a <__ssprint_r+0x72>
 802c1f6:	2000      	movs	r0, #0
 802c1f8:	6070      	str	r0, [r6, #4]
 802c1fa:	b003      	add	sp, #12
 802c1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c200:	462a      	mov	r2, r5
 802c202:	4648      	mov	r0, r9
 802c204:	f7fc fe20 	bl	8028e48 <_realloc_r>
 802c208:	4603      	mov	r3, r0
 802c20a:	2800      	cmp	r0, #0
 802c20c:	d1d6      	bne.n	802c1bc <__ssprint_r+0x94>
 802c20e:	6921      	ldr	r1, [r4, #16]
 802c210:	4648      	mov	r0, r9
 802c212:	f7ff faf7 	bl	802b804 <_free_r>
 802c216:	e7b3      	b.n	802c180 <__ssprint_r+0x58>

0802c218 <__register_exitproc>:
 802c218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802c21c:	4c26      	ldr	r4, [pc, #152]	; (802c2b8 <__register_exitproc+0xa0>)
 802c21e:	4606      	mov	r6, r0
 802c220:	6820      	ldr	r0, [r4, #0]
 802c222:	4698      	mov	r8, r3
 802c224:	460f      	mov	r7, r1
 802c226:	4691      	mov	r9, r2
 802c228:	f7fc fb42 	bl	80288b0 <__retarget_lock_acquire_recursive>
 802c22c:	4b23      	ldr	r3, [pc, #140]	; (802c2bc <__register_exitproc+0xa4>)
 802c22e:	681d      	ldr	r5, [r3, #0]
 802c230:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 802c234:	b918      	cbnz	r0, 802c23e <__register_exitproc+0x26>
 802c236:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 802c23a:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 802c23e:	6843      	ldr	r3, [r0, #4]
 802c240:	2b1f      	cmp	r3, #31
 802c242:	dd19      	ble.n	802c278 <__register_exitproc+0x60>
 802c244:	4b1e      	ldr	r3, [pc, #120]	; (802c2c0 <__register_exitproc+0xa8>)
 802c246:	b933      	cbnz	r3, 802c256 <__register_exitproc+0x3e>
 802c248:	6820      	ldr	r0, [r4, #0]
 802c24a:	f7fc fb32 	bl	80288b2 <__retarget_lock_release_recursive>
 802c24e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802c252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802c256:	f44f 70c8 	mov.w	r0, #400	; 0x190
 802c25a:	f7fc fb2b 	bl	80288b4 <malloc>
 802c25e:	2800      	cmp	r0, #0
 802c260:	d0f2      	beq.n	802c248 <__register_exitproc+0x30>
 802c262:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 802c266:	6003      	str	r3, [r0, #0]
 802c268:	2200      	movs	r2, #0
 802c26a:	6042      	str	r2, [r0, #4]
 802c26c:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 802c270:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 802c274:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 802c278:	6843      	ldr	r3, [r0, #4]
 802c27a:	b19e      	cbz	r6, 802c2a4 <__register_exitproc+0x8c>
 802c27c:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 802c280:	2201      	movs	r2, #1
 802c282:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 802c286:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 802c28a:	409a      	lsls	r2, r3
 802c28c:	4311      	orrs	r1, r2
 802c28e:	2e02      	cmp	r6, #2
 802c290:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 802c294:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 802c298:	bf02      	ittt	eq
 802c29a:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 802c29e:	430a      	orreq	r2, r1
 802c2a0:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 802c2a4:	1c5a      	adds	r2, r3, #1
 802c2a6:	3302      	adds	r3, #2
 802c2a8:	6042      	str	r2, [r0, #4]
 802c2aa:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 802c2ae:	6820      	ldr	r0, [r4, #0]
 802c2b0:	f7fc faff 	bl	80288b2 <__retarget_lock_release_recursive>
 802c2b4:	2000      	movs	r0, #0
 802c2b6:	e7cc      	b.n	802c252 <__register_exitproc+0x3a>
 802c2b8:	20008c70 	.word	0x20008c70
 802c2bc:	080b40e0 	.word	0x080b40e0
 802c2c0:	080288b5 	.word	0x080288b5

0802c2c4 <_calloc_r>:
 802c2c4:	b510      	push	{r4, lr}
 802c2c6:	4351      	muls	r1, r2
 802c2c8:	f7fc fb04 	bl	80288d4 <_malloc_r>
 802c2cc:	4604      	mov	r4, r0
 802c2ce:	b198      	cbz	r0, 802c2f8 <_calloc_r+0x34>
 802c2d0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802c2d4:	f022 0203 	bic.w	r2, r2, #3
 802c2d8:	3a04      	subs	r2, #4
 802c2da:	2a24      	cmp	r2, #36	; 0x24
 802c2dc:	d81b      	bhi.n	802c316 <_calloc_r+0x52>
 802c2de:	2a13      	cmp	r2, #19
 802c2e0:	d917      	bls.n	802c312 <_calloc_r+0x4e>
 802c2e2:	2100      	movs	r1, #0
 802c2e4:	2a1b      	cmp	r2, #27
 802c2e6:	e9c0 1100 	strd	r1, r1, [r0]
 802c2ea:	d807      	bhi.n	802c2fc <_calloc_r+0x38>
 802c2ec:	f100 0308 	add.w	r3, r0, #8
 802c2f0:	2200      	movs	r2, #0
 802c2f2:	e9c3 2200 	strd	r2, r2, [r3]
 802c2f6:	609a      	str	r2, [r3, #8]
 802c2f8:	4620      	mov	r0, r4
 802c2fa:	bd10      	pop	{r4, pc}
 802c2fc:	2a24      	cmp	r2, #36	; 0x24
 802c2fe:	e9c0 1102 	strd	r1, r1, [r0, #8]
 802c302:	bf11      	iteee	ne
 802c304:	f100 0310 	addne.w	r3, r0, #16
 802c308:	6101      	streq	r1, [r0, #16]
 802c30a:	f100 0318 	addeq.w	r3, r0, #24
 802c30e:	6141      	streq	r1, [r0, #20]
 802c310:	e7ee      	b.n	802c2f0 <_calloc_r+0x2c>
 802c312:	4603      	mov	r3, r0
 802c314:	e7ec      	b.n	802c2f0 <_calloc_r+0x2c>
 802c316:	2100      	movs	r1, #0
 802c318:	f7fc fd45 	bl	8028da6 <memset>
 802c31c:	e7ec      	b.n	802c2f8 <_calloc_r+0x34>
	...

0802c320 <_close_r>:
 802c320:	b538      	push	{r3, r4, r5, lr}
 802c322:	4c06      	ldr	r4, [pc, #24]	; (802c33c <_close_r+0x1c>)
 802c324:	2300      	movs	r3, #0
 802c326:	4605      	mov	r5, r0
 802c328:	4608      	mov	r0, r1
 802c32a:	6023      	str	r3, [r4, #0]
 802c32c:	f7fa fb1a 	bl	8026964 <_close>
 802c330:	1c43      	adds	r3, r0, #1
 802c332:	d102      	bne.n	802c33a <_close_r+0x1a>
 802c334:	6823      	ldr	r3, [r4, #0]
 802c336:	b103      	cbz	r3, 802c33a <_close_r+0x1a>
 802c338:	602b      	str	r3, [r5, #0]
 802c33a:	bd38      	pop	{r3, r4, r5, pc}
 802c33c:	2003cfec 	.word	0x2003cfec

0802c340 <_fclose_r>:
 802c340:	b570      	push	{r4, r5, r6, lr}
 802c342:	4606      	mov	r6, r0
 802c344:	460c      	mov	r4, r1
 802c346:	b911      	cbnz	r1, 802c34e <_fclose_r+0xe>
 802c348:	2500      	movs	r5, #0
 802c34a:	4628      	mov	r0, r5
 802c34c:	bd70      	pop	{r4, r5, r6, pc}
 802c34e:	b118      	cbz	r0, 802c358 <_fclose_r+0x18>
 802c350:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802c352:	b90b      	cbnz	r3, 802c358 <_fclose_r+0x18>
 802c354:	f7ff f9c6 	bl	802b6e4 <__sinit>
 802c358:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802c35a:	07d8      	lsls	r0, r3, #31
 802c35c:	d405      	bmi.n	802c36a <_fclose_r+0x2a>
 802c35e:	89a3      	ldrh	r3, [r4, #12]
 802c360:	0599      	lsls	r1, r3, #22
 802c362:	d402      	bmi.n	802c36a <_fclose_r+0x2a>
 802c364:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802c366:	f7fc faa3 	bl	80288b0 <__retarget_lock_acquire_recursive>
 802c36a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802c36e:	b93b      	cbnz	r3, 802c380 <_fclose_r+0x40>
 802c370:	6e65      	ldr	r5, [r4, #100]	; 0x64
 802c372:	f015 0501 	ands.w	r5, r5, #1
 802c376:	d1e7      	bne.n	802c348 <_fclose_r+0x8>
 802c378:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802c37a:	f7fc fa9a 	bl	80288b2 <__retarget_lock_release_recursive>
 802c37e:	e7e4      	b.n	802c34a <_fclose_r+0xa>
 802c380:	4621      	mov	r1, r4
 802c382:	4630      	mov	r0, r6
 802c384:	f7ff f8b4 	bl	802b4f0 <__sflush_r>
 802c388:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 802c38a:	4605      	mov	r5, r0
 802c38c:	b133      	cbz	r3, 802c39c <_fclose_r+0x5c>
 802c38e:	69e1      	ldr	r1, [r4, #28]
 802c390:	4630      	mov	r0, r6
 802c392:	4798      	blx	r3
 802c394:	2800      	cmp	r0, #0
 802c396:	bfb8      	it	lt
 802c398:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 802c39c:	89a3      	ldrh	r3, [r4, #12]
 802c39e:	061a      	lsls	r2, r3, #24
 802c3a0:	d503      	bpl.n	802c3aa <_fclose_r+0x6a>
 802c3a2:	6921      	ldr	r1, [r4, #16]
 802c3a4:	4630      	mov	r0, r6
 802c3a6:	f7ff fa2d 	bl	802b804 <_free_r>
 802c3aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 802c3ac:	b141      	cbz	r1, 802c3c0 <_fclose_r+0x80>
 802c3ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
 802c3b2:	4299      	cmp	r1, r3
 802c3b4:	d002      	beq.n	802c3bc <_fclose_r+0x7c>
 802c3b6:	4630      	mov	r0, r6
 802c3b8:	f7ff fa24 	bl	802b804 <_free_r>
 802c3bc:	2300      	movs	r3, #0
 802c3be:	6323      	str	r3, [r4, #48]	; 0x30
 802c3c0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 802c3c2:	b121      	cbz	r1, 802c3ce <_fclose_r+0x8e>
 802c3c4:	4630      	mov	r0, r6
 802c3c6:	f7ff fa1d 	bl	802b804 <_free_r>
 802c3ca:	2300      	movs	r3, #0
 802c3cc:	6463      	str	r3, [r4, #68]	; 0x44
 802c3ce:	f7ff f971 	bl	802b6b4 <__sfp_lock_acquire>
 802c3d2:	2300      	movs	r3, #0
 802c3d4:	81a3      	strh	r3, [r4, #12]
 802c3d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802c3d8:	07db      	lsls	r3, r3, #31
 802c3da:	d402      	bmi.n	802c3e2 <_fclose_r+0xa2>
 802c3dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802c3de:	f7fc fa68 	bl	80288b2 <__retarget_lock_release_recursive>
 802c3e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802c3e4:	f7fc fa63 	bl	80288ae <__retarget_lock_close_recursive>
 802c3e8:	f7ff f96a 	bl	802b6c0 <__sfp_lock_release>
 802c3ec:	e7ad      	b.n	802c34a <_fclose_r+0xa>
	...

0802c3f0 <_fstat_r>:
 802c3f0:	b538      	push	{r3, r4, r5, lr}
 802c3f2:	4c07      	ldr	r4, [pc, #28]	; (802c410 <_fstat_r+0x20>)
 802c3f4:	2300      	movs	r3, #0
 802c3f6:	4605      	mov	r5, r0
 802c3f8:	4608      	mov	r0, r1
 802c3fa:	4611      	mov	r1, r2
 802c3fc:	6023      	str	r3, [r4, #0]
 802c3fe:	f7fa fab5 	bl	802696c <_fstat>
 802c402:	1c43      	adds	r3, r0, #1
 802c404:	d102      	bne.n	802c40c <_fstat_r+0x1c>
 802c406:	6823      	ldr	r3, [r4, #0]
 802c408:	b103      	cbz	r3, 802c40c <_fstat_r+0x1c>
 802c40a:	602b      	str	r3, [r5, #0]
 802c40c:	bd38      	pop	{r3, r4, r5, pc}
 802c40e:	bf00      	nop
 802c410:	2003cfec 	.word	0x2003cfec

0802c414 <_isatty_r>:
 802c414:	b538      	push	{r3, r4, r5, lr}
 802c416:	4c06      	ldr	r4, [pc, #24]	; (802c430 <_isatty_r+0x1c>)
 802c418:	2300      	movs	r3, #0
 802c41a:	4605      	mov	r5, r0
 802c41c:	4608      	mov	r0, r1
 802c41e:	6023      	str	r3, [r4, #0]
 802c420:	f7fa faa8 	bl	8026974 <_isatty>
 802c424:	1c43      	adds	r3, r0, #1
 802c426:	d102      	bne.n	802c42e <_isatty_r+0x1a>
 802c428:	6823      	ldr	r3, [r4, #0]
 802c42a:	b103      	cbz	r3, 802c42e <_isatty_r+0x1a>
 802c42c:	602b      	str	r3, [r5, #0]
 802c42e:	bd38      	pop	{r3, r4, r5, pc}
 802c430:	2003cfec 	.word	0x2003cfec

0802c434 <_lseek_r>:
 802c434:	b538      	push	{r3, r4, r5, lr}
 802c436:	4c07      	ldr	r4, [pc, #28]	; (802c454 <_lseek_r+0x20>)
 802c438:	4605      	mov	r5, r0
 802c43a:	4608      	mov	r0, r1
 802c43c:	4611      	mov	r1, r2
 802c43e:	2200      	movs	r2, #0
 802c440:	6022      	str	r2, [r4, #0]
 802c442:	461a      	mov	r2, r3
 802c444:	f7fa fa9a 	bl	802697c <_lseek>
 802c448:	1c43      	adds	r3, r0, #1
 802c44a:	d102      	bne.n	802c452 <_lseek_r+0x1e>
 802c44c:	6823      	ldr	r3, [r4, #0]
 802c44e:	b103      	cbz	r3, 802c452 <_lseek_r+0x1e>
 802c450:	602b      	str	r3, [r5, #0]
 802c452:	bd38      	pop	{r3, r4, r5, pc}
 802c454:	2003cfec 	.word	0x2003cfec

0802c458 <__ascii_mbtowc>:
 802c458:	b082      	sub	sp, #8
 802c45a:	b901      	cbnz	r1, 802c45e <__ascii_mbtowc+0x6>
 802c45c:	a901      	add	r1, sp, #4
 802c45e:	b142      	cbz	r2, 802c472 <__ascii_mbtowc+0x1a>
 802c460:	b14b      	cbz	r3, 802c476 <__ascii_mbtowc+0x1e>
 802c462:	7813      	ldrb	r3, [r2, #0]
 802c464:	600b      	str	r3, [r1, #0]
 802c466:	7812      	ldrb	r2, [r2, #0]
 802c468:	1c10      	adds	r0, r2, #0
 802c46a:	bf18      	it	ne
 802c46c:	2001      	movne	r0, #1
 802c46e:	b002      	add	sp, #8
 802c470:	4770      	bx	lr
 802c472:	4610      	mov	r0, r2
 802c474:	e7fb      	b.n	802c46e <__ascii_mbtowc+0x16>
 802c476:	f06f 0001 	mvn.w	r0, #1
 802c47a:	e7f8      	b.n	802c46e <__ascii_mbtowc+0x16>

0802c47c <_read_r>:
 802c47c:	b538      	push	{r3, r4, r5, lr}
 802c47e:	4c07      	ldr	r4, [pc, #28]	; (802c49c <_read_r+0x20>)
 802c480:	4605      	mov	r5, r0
 802c482:	4608      	mov	r0, r1
 802c484:	4611      	mov	r1, r2
 802c486:	2200      	movs	r2, #0
 802c488:	6022      	str	r2, [r4, #0]
 802c48a:	461a      	mov	r2, r3
 802c48c:	f7fa fa5c 	bl	8026948 <_read>
 802c490:	1c43      	adds	r3, r0, #1
 802c492:	d102      	bne.n	802c49a <_read_r+0x1e>
 802c494:	6823      	ldr	r3, [r4, #0]
 802c496:	b103      	cbz	r3, 802c49a <_read_r+0x1e>
 802c498:	602b      	str	r3, [r5, #0]
 802c49a:	bd38      	pop	{r3, r4, r5, pc}
 802c49c:	2003cfec 	.word	0x2003cfec

0802c4a0 <__ascii_wctomb>:
 802c4a0:	b149      	cbz	r1, 802c4b6 <__ascii_wctomb+0x16>
 802c4a2:	2aff      	cmp	r2, #255	; 0xff
 802c4a4:	bf85      	ittet	hi
 802c4a6:	238a      	movhi	r3, #138	; 0x8a
 802c4a8:	6003      	strhi	r3, [r0, #0]
 802c4aa:	700a      	strbls	r2, [r1, #0]
 802c4ac:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 802c4b0:	bf98      	it	ls
 802c4b2:	2001      	movls	r0, #1
 802c4b4:	4770      	bx	lr
 802c4b6:	4608      	mov	r0, r1
 802c4b8:	4770      	bx	lr
	...

0802c4bc <_getpid>:
 802c4bc:	4b02      	ldr	r3, [pc, #8]	; (802c4c8 <_getpid+0xc>)
 802c4be:	2258      	movs	r2, #88	; 0x58
 802c4c0:	601a      	str	r2, [r3, #0]
 802c4c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802c4c6:	4770      	bx	lr
 802c4c8:	2003cfec 	.word	0x2003cfec

0802c4cc <_kill>:
 802c4cc:	4b02      	ldr	r3, [pc, #8]	; (802c4d8 <_kill+0xc>)
 802c4ce:	2258      	movs	r2, #88	; 0x58
 802c4d0:	601a      	str	r2, [r3, #0]
 802c4d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802c4d6:	4770      	bx	lr
 802c4d8:	2003cfec 	.word	0x2003cfec

0802c4dc <_sbrk>:
 802c4dc:	4b04      	ldr	r3, [pc, #16]	; (802c4f0 <_sbrk+0x14>)
 802c4de:	6819      	ldr	r1, [r3, #0]
 802c4e0:	4602      	mov	r2, r0
 802c4e2:	b909      	cbnz	r1, 802c4e8 <_sbrk+0xc>
 802c4e4:	4903      	ldr	r1, [pc, #12]	; (802c4f4 <_sbrk+0x18>)
 802c4e6:	6019      	str	r1, [r3, #0]
 802c4e8:	6818      	ldr	r0, [r3, #0]
 802c4ea:	4402      	add	r2, r0
 802c4ec:	601a      	str	r2, [r3, #0]
 802c4ee:	4770      	bx	lr
 802c4f0:	2003cf7c 	.word	0x2003cf7c
 802c4f4:	2003cff0 	.word	0x2003cff0

0802c4f8 <_init>:
 802c4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c4fa:	bf00      	nop
 802c4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c4fe:	bc08      	pop	{r3}
 802c500:	469e      	mov	lr, r3
 802c502:	4770      	bx	lr

0802c504 <_fini>:
 802c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c506:	bf00      	nop
 802c508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c50a:	bc08      	pop	{r3}
 802c50c:	469e      	mov	lr, r3
 802c50e:	4770      	bx	lr
