# Generated by Yosys 0.50 (git sha1 b5170e139, clang++ 18.1.3 -fPIC -O3)
autoidx 5715
attribute \hdlname "ibex_decoder"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:1.1-948.10"
module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
  parameter \RV32E 1'0
  parameter \RV32M 2
  parameter \RV32B 0
  parameter \BranchTargetALU 1'0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\alu_multicycle_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $0\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $0\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\branch_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $0\bt_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $0\bt_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\csr_access_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\csr_illegal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $0\csr_op[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:167.2-171.5"
  wire width 2 $0\csr_op_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\data_req_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\data_sign_extension_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $0\data_type_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\data_we_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\div_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\dret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\ebrk_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\ecall_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\icache_inval_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\imm_a_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $0\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\jump_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\mret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\mult_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $0\multdiv_operator_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $0\multdiv_signed_mode_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 7 $0\opcode[6:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 7 $0\opcode_alu[6:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\rf_ren_a_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\rf_ren_b_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\rf_wdata_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $0\use_rs3_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:144.4-144.43"
  wire $0\use_rs3_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $0\wfi_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $10\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $10\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $11\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $11\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $12\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $12\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $13\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $13\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $14\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $14\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $15\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $16\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $17\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $18\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $19\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $1\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $1\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $1\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\branch_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\csr_access_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\csr_illegal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $1\csr_op[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:167.2-171.5"
  wire width 2 $1\csr_op_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\data_req_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\data_sign_extension_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $1\data_type_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\data_we_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $1\div_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\dret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\ebrk_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\ecall_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\icache_inval_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $1\imm_a_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $1\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\jump_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\mret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $1\mult_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $1\multdiv_operator_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $1\multdiv_signed_mode_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\rf_ren_a_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\rf_ren_b_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\rf_wdata_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $1\wfi_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $20\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $21\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $22\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $23\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $24\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $25\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $2\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $2\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $2\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\branch_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\csr_access_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\csr_illegal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $2\csr_op[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\data_req_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $2\data_type_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\data_we_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $2\div_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\dret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\ebrk_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\ecall_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\icache_inval_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $2\imm_a_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $2\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\jump_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\mret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $2\mult_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $2\multdiv_operator_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $2\multdiv_signed_mode_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\rf_ren_a_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\rf_wdata_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $2\wfi_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $3\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $3\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $3\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\csr_access_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\csr_illegal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $3\csr_op[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $3\data_type_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $3\div_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\dret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\ebrk_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\ecall_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\icache_inval_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $3\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\jump_in_dec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\mret_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $3\mult_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $3\multdiv_operator_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire width 2 $3\multdiv_signed_mode_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\rf_ren_a_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $3\wfi_insn_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $4\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $4\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $4\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $4\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $4\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $4\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $4\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $5\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $5\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $5\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $5\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $5\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $5\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $5\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $6\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $6\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $6\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $6\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $6\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $6\jump_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $6\rf_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $7\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $7\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $7\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $7\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $7\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 2 $8\alu_op_a_mux_sel_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire $8\alu_op_b_mux_sel_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $8\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $8\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 3 $8\imm_b_mux_sel_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  wire width 6 $9\alu_operator_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  wire $9\illegal_insn[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.25-150.57"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5677_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946.19-946.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5713_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.9-169.38"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5680_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.44-169.75"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5681_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.82-169.106"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5683_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288.34-288.55"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5688_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291.13-291.30"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291$5690_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308.45-308.66"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5691_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321.19-321.43"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321$5693_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326.14-326.31"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326$5694_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339.9-339.51"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339$5695_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403.9-403.31"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403$5696_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714.16-714.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714$5706_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716.16-716.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716$5707_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926.9-926.35"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926$5708_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.7-169.107"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5684_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532.9-532.48"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532$5702_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550.9-550.48"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550$5703_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593.9-593.23"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593$5705_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.8-169.76"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5682_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.10-412.59"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5699_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236.9-236.31"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236$5686_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.11-412.32"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5697_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.38-412.58"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5698_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.37-150.57"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5676_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267.29-267.39"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267$5687_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419.10-419.20"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419$5700_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946.27-946.45"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5712_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945.26-945.58"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945$5711_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.25-150.81"
  wire width 5 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5678_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288.34-288.69"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5689_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308.45-308.80"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5692_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585.25-585.83"
  wire width 3 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585$5704_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943.22-943.54"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943$5709_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944.21-944.52"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944$5710_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:94.13-94.29"
  wire output 36 \alu_multicycle_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:92.19-92.37"
  wire width 2 output 34 \alu_op_a_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:93.13-93.31"
  wire output 35 \alu_op_b_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:91.19-91.33"
  wire width 6 output 33 \alu_operator_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:108.13-108.28"
  wire output 50 \branch_in_dec_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:68.13-68.27"
  wire input 10 \branch_taken_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:76.19-76.33"
  wire width 2 output 18 \bt_a_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:77.19-77.33"
  wire width 3 output 19 \bt_b_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:59.13-59.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:101.13-101.25"
  wire output 43 \csr_access_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:111.6-111.17"
  wire \csr_illegal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:122.12-122.18"
  wire width 2 \csr_op
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:102.19-102.27"
  wire width 2 output 44 \csr_op_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:103.13-103.23"
  wire output 45 \data_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:106.13-106.34"
  wire output 48 \data_sign_extension_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:105.19-105.30"
  wire width 2 output 47 \data_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:104.13-104.22"
  wire output 46 \data_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:96.14-96.22"
  wire output 38 \div_en_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:98.13-98.22"
  wire output 40 \div_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:64.13-64.24"
  wire output 6 \dret_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:62.13-62.24"
  wire output 4 \ebrk_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:65.13-65.25"
  wire output 7 \ecall_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:142.15-142.29"
  wire offset 1 \gen_no_rs3_flop.sv2v_tmp_66FD5
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:69.13-69.27"
  wire output 11 \icache_inval_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:73.13-73.29"
  wire input 15 \illegal_c_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:109.6-109.18"
  wire \illegal_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:61.14-61.28"
  wire output 3 \illegal_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:110.7-110.24"
  wire \illegal_reg_rv32e
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:74.13-74.28"
  wire output 16 \imm_a_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:75.19-75.34"
  wire width 3 output 17 \imm_b_mux_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:80.21-80.33"
  wire width 32 output 22 \imm_b_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:78.21-78.33"
  wire width 32 output 20 \imm_i_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:82.21-82.33"
  wire width 32 output 24 \imm_j_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:79.21-79.33"
  wire width 32 output 21 \imm_s_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:81.21-81.33"
  wire width 32 output 23 \imm_u_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:113.14-113.19"
  wire width 32 \instr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:114.14-114.23"
  wire width 32 \instr_alu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:70.13-70.32"
  wire input 12 \instr_first_cycle_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:119.13-119.21"
  wire width 5 \instr_rd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:72.20-72.37"
  wire width 32 input 14 \instr_rdata_alu_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:71.20-71.33"
  wire width 32 input 13 \instr_rdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:116.13-116.22"
  wire width 5 \instr_rs1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:117.13-117.22"
  wire width 5 \instr_rs2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:118.13-118.22"
  wire width 5 \instr_rs3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:107.13-107.26"
  wire output 49 \jump_in_dec_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:67.13-67.23"
  wire output 9 \jump_set_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:63.13-63.24"
  wire output 5 \mret_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:95.14-95.23"
  wire output 37 \mult_en_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:97.13-97.23"
  wire output 39 \mult_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:99.19-99.37"
  wire width 2 output 41 \multdiv_operator_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:100.19-100.40"
  wire width 2 output 42 \multdiv_signed_mode_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:123.12-123.18"
  wire width 7 \opcode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:124.12-124.22"
  wire width 7 \opcode_alu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:86.20-86.32"
  wire width 5 output 28 \rf_raddr_a_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:87.20-87.32"
  wire width 5 output 29 \rf_raddr_b_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:89.13-89.23"
  wire output 31 \rf_ren_a_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:90.13-90.23"
  wire output 32 \rf_ren_b_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:88.20-88.30"
  wire width 5 output 30 \rf_waddr_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:84.13-84.27"
  wire output 26 \rf_wdata_sel_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:112.6-112.11"
  wire \rf_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:85.14-85.21"
  wire output 27 \rf_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:60.13-60.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:115.13-115.29"
  wire width 10 \unused_instr_alu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:120.6-120.15"
  wire \use_rs3_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:121.6-121.15"
  wire \use_rs3_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:66.13-66.23"
  wire output 8 \wfi_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:83.21-83.36"
  wire width 32 output 25 \zimm_rs1_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.25-150.57"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \use_rs3_q
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5676_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5677_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946.19-946.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_we
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5712_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5713_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.9-169.38"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5680_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.44-169.75"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op
    connect \B 2'11
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5681_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.82-169.106"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rs1
    connect \B 5'00000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5683_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288.34-288.55"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [26:25]
    connect \B 2'00
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5688_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291.13-291.30"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291$5690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [26]
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291$5690_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308.45-308.66"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [26:25]
    connect \B 2'00
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5691_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321.19-321.43"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321$5693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr [24:20]
    connect \B 5'00111
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321$5693_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326.14-326.31"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326$5694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [26]
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326$5694_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339.9-339.51"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339$5695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr [26] \instr [13:12] }
    connect \B 3'101
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339$5695_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403.9-403.31"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403$5696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403$5696_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714.16-714.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714$5706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_alu [31:27]
    connect \B 5'00000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714$5706_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716.16-716.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716$5707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_alu [31:27]
    connect \B 5'01000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716$5707_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926.9-926.35"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926$5708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_alu [14:12]
    connect \B 3'000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926$5708_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.7-169.107"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5682_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5683_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5684_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532.9-532.48"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532$5702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_first_cycle_i
    connect \B 1'1
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532$5702_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550.9-550.48"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550$5703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_first_cycle_i
    connect \B 1'1
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550$5703_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593.9-593.23"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593$5705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_alu [14]
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593$5705_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.8-169.76"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5680_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5681_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5682_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.10-412.59"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5697_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5698_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5699_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236.9-236.31"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236$5686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'000
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236$5686_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.11-412.32"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rs1
    connect \B 5'00000
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5697_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.38-412.58"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rd
    connect \B 5'00000
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5698_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.37-150.57"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_first_cycle_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5676_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267.29-267.39"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267$5687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267$5687_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419.10-419.20"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419$5700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419$5700_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946.27-946.45"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_reg_rv32e
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5712_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945.26-945.58"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945$5711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn
    connect \B \illegal_reg_rv32e
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945$5711_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150.25-150.81"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5678
    parameter \WIDTH 5
    connect \A \instr_rs1
    connect \B \instr_rs3
    connect \S $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5677_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5678_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288.34-288.69"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5689
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5688_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5689_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308.45-308.80"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5692
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5691_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5692_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585.25-585.83"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585$5704
    parameter \WIDTH 3
    connect \A 3'101
    connect \B 3'010
    connect \S \branch_taken_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585$5704_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943.22-943.54"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943$5709
    parameter \WIDTH 1
    connect \A \mult_sel_o
    connect \B 1'0
    connect \S \illegal_insn
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943$5709_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944.21-944.52"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944$5710
    parameter \WIDTH 1
    connect \A \div_sel_o
    connect \B 1'0
    connect \S \illegal_insn
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944$5710_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:144.4-144.43"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:144$5714
    assign { } { }
    assign $0\use_rs3_q[0:0] \gen_no_rs3_flop.sv2v_tmp_66FD5
    sync always
      update \use_rs3_q $0\use_rs3_q[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:167.2-171.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:167$5679
    assign { } { }
    assign { } { }
    assign $0\csr_op_o[1:0] $1\csr_op_o[1:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.3-170.36"
    switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169$5684_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:169.7-169.107"
      case 1'1
        assign { } { }
        assign $1\csr_op_o[1:0] 2'00
      case 
        assign $1\csr_op_o[1:0] \csr_op
    end
    sync always
      update \csr_op_o $0\csr_op_o[1:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193.2-442.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:193$5685
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\opcode[6:0] \instr [6:0]
    assign $0\icache_inval_o[0:0] $1\icache_inval_o[0:0]
    assign { } { }
    assign $0\rf_ren_a_o[0:0] $1\rf_ren_a_o[0:0]
    assign $0\rf_ren_b_o[0:0] $1\rf_ren_b_o[0:0]
    assign $0\ebrk_insn_o[0:0] $1\ebrk_insn_o[0:0]
    assign $0\mret_insn_o[0:0] $1\mret_insn_o[0:0]
    assign $0\dret_insn_o[0:0] $1\dret_insn_o[0:0]
    assign $0\ecall_insn_o[0:0] $1\ecall_insn_o[0:0]
    assign $0\wfi_insn_o[0:0] $1\wfi_insn_o[0:0]
    assign { } { }
    assign $0\rf_wdata_sel_o[0:0] $1\rf_wdata_sel_o[0:0]
    assign $0\multdiv_operator_o[1:0] $1\multdiv_operator_o[1:0]
    assign $0\multdiv_signed_mode_o[1:0] $1\multdiv_signed_mode_o[1:0]
    assign { } { }
    assign { } { }
    assign $0\data_type_o[1:0] $1\data_type_o[1:0]
    assign $0\data_sign_extension_o[0:0] $1\data_sign_extension_o[0:0]
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\csr_illegal[0:0] $1\csr_illegal[0:0]
    assign { } { }
    assign $0\csr_op[1:0] $1\csr_op[1:0]
    assign $0\illegal_insn[0:0] $25\illegal_insn[0:0]
    assign $0\csr_access_o[0:0] $3\csr_access_o[0:0]
    assign $0\jump_set_o[0:0] $6\jump_set_o[0:0]
    assign $0\data_req_o[0:0] $2\data_req_o[0:0]
    assign $0\data_we_o[0:0] $2\data_we_o[0:0]
    assign $0\jump_in_dec_o[0:0] $3\jump_in_dec_o[0:0]
    assign $0\branch_in_dec_o[0:0] $2\branch_in_dec_o[0:0]
    assign $0\rf_we[0:0] $6\rf_we[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:218.3-430.10"
    switch \instr [6:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1101111
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign $1\rf_ren_a_o[0:0] 1'0
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign { } { }
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign { } { }
        assign $1\branch_in_dec_o[0:0] 1'0
        assign $1\illegal_insn[0:0] 1'0
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\jump_in_dec_o[0:0] 1'1
        assign $1\jump_set_o[0:0] $2\jump_set_o[0:0]
        assign $1\rf_we[0:0] $2\rf_we[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:221.5-226.19"
        switch \instr_first_cycle_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:221.9-221.28"
          case 1'1
            assign { } { }
            assign { } { }
            assign $2\rf_we[0:0] 1'0
            assign $2\jump_set_o[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:225.5-225.9"
          case 
            assign $2\jump_set_o[0:0] 1'0
            assign { } { }
            assign $2\rf_we[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1100111
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign { } { }
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign { } { }
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\jump_in_dec_o[0:0] 1'1
        assign $1\jump_set_o[0:0] $3\jump_set_o[0:0]
        assign $1\rf_we[0:0] $3\rf_we[0:0]
        assign $1\illegal_insn[0:0] $2\illegal_insn[0:0]
        assign $1\rf_ren_a_o[0:0] 1'1
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:230.5-235.19"
        switch \instr_first_cycle_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:230.9-230.28"
          case 1'1
            assign { } { }
            assign { } { }
            assign $3\rf_we[0:0] 1'0
            assign $3\jump_set_o[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:234.5-234.9"
          case 
            assign $3\jump_set_o[0:0] 1'0
            assign { } { }
            assign $3\rf_we[0:0] 1'1
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236.5-237.26"
        switch $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236$5686_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:236.9-236.31"
          case 1'1
            assign { } { }
            assign $2\illegal_insn[0:0] 1'1
          case 
            assign $2\illegal_insn[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1100011
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign $1\rf_we[0:0] 1'0
        assign $1\csr_op[1:0] 2'00
        assign $1\branch_in_dec_o[0:0] 1'1
        assign $1\illegal_insn[0:0] $3\illegal_insn[0:0]
        assign $1\rf_ren_a_o[0:0] 1'1
        assign $1\rf_ren_b_o[0:0] 1'1
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:242.5-245.12"
        switch \instr [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000 , 3'001 , 3'100 , 3'101 , 3'110 , 3'111
            assign { } { }
            assign $3\illegal_insn[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign { } { }
            assign $3\illegal_insn[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0100011
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign $1\rf_we[0:0] 1'0
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_ren_a_o[0:0] 1'1
        assign $1\rf_ren_b_o[0:0] 1'1
        assign $1\data_req_o[0:0] 1'1
        assign $1\data_we_o[0:0] 1'1
        assign { } { }
        assign $1\data_type_o[1:0] $2\data_type_o[1:0]
        assign $1\illegal_insn[0:0] $5\illegal_insn[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:254.5-255.26"
        switch \instr [14]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:254.9-254.18"
          case 1'1
            assign { } { }
            assign $4\illegal_insn[0:0] 1'1
          case 
            assign $4\illegal_insn[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:256.5-261.12"
        switch \instr [13:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'00
            assign { } { }
            assign $5\illegal_insn[0:0] $4\illegal_insn[0:0]
            assign $2\data_type_o[1:0] 2'10
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'01
            assign { } { }
            assign $5\illegal_insn[0:0] $4\illegal_insn[0:0]
            assign $2\data_type_o[1:0] 2'01
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'10
            assign { } { }
            assign $5\illegal_insn[0:0] $4\illegal_insn[0:0]
            assign $2\data_type_o[1:0] 2'00
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $2\data_type_o[1:0] 2'00
            assign { } { }
            assign $5\illegal_insn[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0000011
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign { } { }
        assign $1\data_we_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign $1\rf_we[0:0] 1'0
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_ren_a_o[0:0] 1'1
        assign $1\data_req_o[0:0] 1'1
        assign { } { }
        assign $1\data_sign_extension_o[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:267$5687_Y
        assign $1\data_type_o[1:0] $3\data_type_o[1:0]
        assign $1\illegal_insn[0:0] $6\illegal_insn[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:268.5-277.12"
        switch \instr [13:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'00
            assign { } { }
            assign $6\illegal_insn[0:0] 1'0
            assign $3\data_type_o[1:0] 2'10
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'01
            assign { } { }
            assign $6\illegal_insn[0:0] 1'0
            assign $3\data_type_o[1:0] 2'01
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 2'10
            assign { } { }
            assign { } { }
            assign $3\data_type_o[1:0] 2'00
            assign $6\illegal_insn[0:0] $7\illegal_insn[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:273.7-274.28"
            switch \instr [14]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:273.11-273.20"
              case 1'1
                assign { } { }
                assign $7\illegal_insn[0:0] 1'1
              case 
                assign $7\illegal_insn[0:0] 1'0
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $3\data_type_o[1:0] 2'00
            assign { } { }
            assign $6\illegal_insn[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0110111
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign $1\rf_ren_a_o[0:0] 1'0
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign $1\illegal_insn[0:0] 1'0
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_we[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0010111
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign $1\rf_ren_a_o[0:0] 1'0
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign $1\illegal_insn[0:0] 1'0
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_we[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0010011
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_ren_a_o[0:0] 1'1
        assign $1\rf_we[0:0] 1'1
        assign $1\illegal_insn[0:0] $8\illegal_insn[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:284.5-333.12"
        switch \instr [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000 , 3'010 , 3'011 , 3'100 , 3'110 , 3'111
            assign { } { }
            assign $8\illegal_insn[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'001
            assign { } { }
            assign $8\illegal_insn[0:0] $9\illegal_insn[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:287.7-302.14"
            switch \instr [31:27]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 5'00000
                assign { } { }
                assign $9\illegal_insn[0:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:288$5689_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 5'00100 , 5'01001 , 5'00101 , 5'01101
                assign { } { }
                assign $9\illegal_insn[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 5'00001
                assign { } { }
                assign $9\illegal_insn[0:0] $10\illegal_insn[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291.9-294.30"
                switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291$5690_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:291.13-291.30"
                  case 1'1
                    assign { } { }
                    assign $10\illegal_insn[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:293.9-293.13"
                  case 
                    assign { } { }
                    assign $10\illegal_insn[0:0] 1'1
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 5'01100
                assign { } { }
                assign $9\illegal_insn[0:0] $11\illegal_insn[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:296.9-300.16"
                switch \instr [26:20]
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 7'0000000 , 7'0000001 , 7'0000010 , 7'0000100 , 7'0000101
                    assign { } { }
                    assign $11\illegal_insn[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 7'0010000 , 7'0010001 , 7'0010010 , 7'0011000 , 7'0011001 , 7'0011010
                    assign { } { }
                    assign $11\illegal_insn[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 
                    assign { } { }
                    assign $11\illegal_insn[0:0] 1'1
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 
                assign { } { }
                assign $9\illegal_insn[0:0] 1'1
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'101
            assign { } { }
            assign $8\illegal_insn[0:0] $12\illegal_insn[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:304.7-331.15"
            switch \instr [26]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:304.11-304.20"
              case 1'1
                assign { } { }
                assign $12\illegal_insn[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:306.7-306.11"
              case 
                assign { } { }
                assign $12\illegal_insn[0:0] $13\illegal_insn[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:307.8-331.15"
                switch \instr [31:27]
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 5'00000 , 5'01000
                    assign { } { }
                    assign $13\illegal_insn[0:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:308$5692_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 5'00100 , 5'01100 , 5'01001
                    assign { } { }
                    assign $13\illegal_insn[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 5'01101
                    assign { } { }
                    assign $13\illegal_insn[0:0] $14\illegal_insn[0:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:311.10-317.18"
                    switch 1'0
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:313.10-313.14"
                      case 
                        assign { } { }
                        assign $14\illegal_insn[0:0] $15\illegal_insn[0:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:314.11-317.18"
                        switch \instr [24:20]
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                          case 5'11111 , 5'11000
                            assign { } { }
                            assign $15\illegal_insn[0:0] 1'1
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                          case 
                            assign { } { }
                            assign $15\illegal_insn[0:0] 1'1
                        end
                    end
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 5'00101
                    assign { } { }
                    assign $13\illegal_insn[0:0] $16\illegal_insn[0:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:319.10-324.31"
                    switch 1'0
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321.10-321.14"
                      case 
                        assign { } { }
                        assign $16\illegal_insn[0:0] $17\illegal_insn[0:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321.15-324.31"
                        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321$5693_Y
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:321.19-321.43"
                          case 1'1
                            assign { } { }
                            assign $17\illegal_insn[0:0] 1'1
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:323.10-323.14"
                          case 
                            assign { } { }
                            assign $17\illegal_insn[0:0] 1'1
                        end
                    end
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 5'00001
                    assign { } { }
                    assign $13\illegal_insn[0:0] $18\illegal_insn[0:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326.10-329.31"
                    switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326$5694_Y
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:326.14-326.31"
                      case 1'1
                        assign { } { }
                        assign $18\illegal_insn[0:0] 1'1
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:328.10-328.14"
                      case 
                        assign { } { }
                        assign $18\illegal_insn[0:0] 1'1
                    end
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
                  case 
                    assign { } { }
                    assign $13\illegal_insn[0:0] 1'1
                end
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign { } { }
            assign $8\illegal_insn[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0110011
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\rf_ren_a_o[0:0] 1'1
        assign $1\rf_ren_b_o[0:0] 1'1
        assign $1\rf_we[0:0] 1'1
        assign $1\multdiv_operator_o[1:0] $2\multdiv_operator_o[1:0]
        assign $1\multdiv_signed_mode_o[1:0] $2\multdiv_signed_mode_o[1:0]
        assign $1\illegal_insn[0:0] $19\illegal_insn[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339.5-387.13"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339$5695_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:339.9-339.51"
          case 1'1
            assign $2\multdiv_operator_o[1:0] 2'00
            assign $2\multdiv_signed_mode_o[1:0] 2'00
            assign { } { }
            assign $19\illegal_insn[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:341.5-341.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\multdiv_operator_o[1:0] $3\multdiv_operator_o[1:0]
            assign $2\multdiv_signed_mode_o[1:0] $3\multdiv_signed_mode_o[1:0]
            assign $19\illegal_insn[0:0] $20\illegal_insn[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:342.6-387.13"
            switch { \instr [31:25] \instr [14:12] }
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000000 , 10'0100000000 , 10'0000000010 , 10'0000000011 , 10'0000000100 , 10'0000000110 , 10'0000000111 , 10'0000000001 , 10'0000000101 , 10'0100000101
                assign $3\multdiv_operator_o[1:0] 2'00
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign { } { }
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000111 , 10'0100000110 , 10'0100000100 , 10'0010000001 , 10'0010000101 , 10'0110000001 , 10'0110000101 , 10'0000101100 , 10'0000101101 , 10'0000101110 , 10'0000101111 , 10'0000100100 , 10'0100100100 , 10'0000100111 , 10'0100100001 , 10'0010100001 , 10'0110100001 , 10'0100100101 , 10'0100100111
                assign $3\multdiv_operator_o[1:0] 2'00
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign { } { }
                assign $20\illegal_insn[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100110 , 10'0000100110 , 10'0110100101 , 10'0010100101 , 10'0000100001 , 10'0000100101 , 10'0000101001 , 10'0000101010 , 10'0000101011
                assign $3\multdiv_operator_o[1:0] 2'00
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign { } { }
                assign $20\illegal_insn[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001000
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'00
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001001
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'01
                assign $3\multdiv_signed_mode_o[1:0] 2'11
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001010
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'01
                assign $3\multdiv_signed_mode_o[1:0] 2'01
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001011
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'01
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001100
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'10
                assign $3\multdiv_signed_mode_o[1:0] 2'11
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001101
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'10
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001110
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'11
                assign $3\multdiv_signed_mode_o[1:0] 2'11
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001111
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\multdiv_operator_o[1:0] 2'11
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign $20\illegal_insn[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 
                assign $3\multdiv_operator_o[1:0] 2'00
                assign $3\multdiv_signed_mode_o[1:0] 2'00
                assign { } { }
                assign $20\illegal_insn[0:0] 1'1
            end
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0001111
        assign { } { }
        assign $1\csr_access_o[0:0] 1'0
        assign $1\rf_ren_a_o[0:0] 1'0
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign { } { }
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign { } { }
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign { } { }
        assign $1\csr_op[1:0] 2'00
        assign $1\icache_inval_o[0:0] $2\icache_inval_o[0:0]
        assign $1\jump_set_o[0:0] $4\jump_set_o[0:0]
        assign $1\jump_in_dec_o[0:0] $2\jump_in_dec_o[0:0]
        assign $1\illegal_insn[0:0] $21\illegal_insn[0:0]
        assign $1\rf_we[0:0] $4\rf_we[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:390.5-401.12"
        switch \instr [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000
            assign $2\icache_inval_o[0:0] 1'0
            assign $4\jump_set_o[0:0] 1'0
            assign $2\jump_in_dec_o[0:0] 1'0
            assign $21\illegal_insn[0:0] 1'0
            assign { } { }
            assign $4\rf_we[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'001
            assign { } { }
            assign { } { }
            assign { } { }
            assign $21\illegal_insn[0:0] 1'0
            assign { } { }
            assign $2\jump_in_dec_o[0:0] 1'1
            assign $4\rf_we[0:0] 1'0
            assign $2\icache_inval_o[0:0] $3\icache_inval_o[0:0]
            assign $4\jump_set_o[0:0] $5\jump_set_o[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:395.7-398.10"
            switch \instr_first_cycle_i
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:395.11-395.30"
              case 1'1
                assign { } { }
                assign { } { }
                assign $5\jump_set_o[0:0] 1'1
                assign $3\icache_inval_o[0:0] 1'1
              case 
                assign $3\icache_inval_o[0:0] 1'0
                assign $5\jump_set_o[0:0] 1'0
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $2\icache_inval_o[0:0] 1'0
            assign $4\jump_set_o[0:0] 1'0
            assign $2\jump_in_dec_o[0:0] 1'0
            assign { } { }
            assign $4\rf_we[0:0] 1'0
            assign $21\illegal_insn[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1110011
        assign $1\icache_inval_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\rf_ren_b_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\jump_set_o[0:0] 1'0
        assign { } { }
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\csr_access_o[0:0] $2\csr_access_o[0:0]
        assign $1\rf_ren_a_o[0:0] $2\rf_ren_a_o[0:0]
        assign $1\ebrk_insn_o[0:0] $2\ebrk_insn_o[0:0]
        assign $1\mret_insn_o[0:0] $2\mret_insn_o[0:0]
        assign $1\dret_insn_o[0:0] $2\dret_insn_o[0:0]
        assign $1\ecall_insn_o[0:0] $2\ecall_insn_o[0:0]
        assign $1\wfi_insn_o[0:0] $2\wfi_insn_o[0:0]
        assign $1\rf_wdata_sel_o[0:0] $2\rf_wdata_sel_o[0:0]
        assign $1\illegal_insn[0:0] $22\illegal_insn[0:0]
        assign $1\csr_illegal[0:0] $2\csr_illegal[0:0]
        assign $1\rf_we[0:0] $5\rf_we[0:0]
        assign $1\csr_op[1:0] $2\csr_op[1:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403.5-428.8"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403$5696_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:403.9-403.31"
          case 1'1
            assign $2\csr_access_o[0:0] 1'0
            assign $2\rf_ren_a_o[0:0] 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\rf_wdata_sel_o[0:0] 1'0
            assign { } { }
            assign $2\csr_illegal[0:0] 1'0
            assign $5\rf_we[0:0] 1'0
            assign $2\csr_op[1:0] 2'00
            assign $2\ebrk_insn_o[0:0] $3\ebrk_insn_o[0:0]
            assign $2\mret_insn_o[0:0] $3\mret_insn_o[0:0]
            assign $2\dret_insn_o[0:0] $3\dret_insn_o[0:0]
            assign $2\ecall_insn_o[0:0] $3\ecall_insn_o[0:0]
            assign $2\wfi_insn_o[0:0] $3\wfi_insn_o[0:0]
            assign { } { }
            assign $22\illegal_insn[0:0] $24\illegal_insn[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:404.6-411.13"
            switch \instr [31:20]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 12'000000000000
                assign $3\ebrk_insn_o[0:0] 1'0
                assign $3\mret_insn_o[0:0] 1'0
                assign $3\dret_insn_o[0:0] 1'0
                assign { } { }
                assign $3\wfi_insn_o[0:0] 1'0
                assign $23\illegal_insn[0:0] 1'0
                assign $3\ecall_insn_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 12'000000000001
                assign { } { }
                assign $3\mret_insn_o[0:0] 1'0
                assign $3\dret_insn_o[0:0] 1'0
                assign $3\ecall_insn_o[0:0] 1'0
                assign $3\wfi_insn_o[0:0] 1'0
                assign $23\illegal_insn[0:0] 1'0
                assign $3\ebrk_insn_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 12'001100000010
                assign $3\ebrk_insn_o[0:0] 1'0
                assign { } { }
                assign $3\dret_insn_o[0:0] 1'0
                assign $3\ecall_insn_o[0:0] 1'0
                assign $3\wfi_insn_o[0:0] 1'0
                assign $23\illegal_insn[0:0] 1'0
                assign $3\mret_insn_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 12'011110110010
                assign $3\ebrk_insn_o[0:0] 1'0
                assign $3\mret_insn_o[0:0] 1'0
                assign { } { }
                assign $3\ecall_insn_o[0:0] 1'0
                assign $3\wfi_insn_o[0:0] 1'0
                assign $23\illegal_insn[0:0] 1'0
                assign $3\dret_insn_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 12'000100000101
                assign $3\ebrk_insn_o[0:0] 1'0
                assign $3\mret_insn_o[0:0] 1'0
                assign $3\dret_insn_o[0:0] 1'0
                assign $3\ecall_insn_o[0:0] 1'0
                assign { } { }
                assign $23\illegal_insn[0:0] 1'0
                assign $3\wfi_insn_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 
                assign $3\ebrk_insn_o[0:0] 1'0
                assign $3\mret_insn_o[0:0] 1'0
                assign $3\dret_insn_o[0:0] 1'0
                assign $3\ecall_insn_o[0:0] 1'0
                assign $3\wfi_insn_o[0:0] 1'0
                assign { } { }
                assign $23\illegal_insn[0:0] 1'1
            end
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.6-413.27"
            switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412$5699_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:412.10-412.59"
              case 1'1
                assign { } { }
                assign $24\illegal_insn[0:0] 1'1
              case 
                assign $24\illegal_insn[0:0] $23\illegal_insn[0:0]
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:415.5-415.9"
          case 
            assign { } { }
            assign { } { }
            assign $2\ebrk_insn_o[0:0] 1'0
            assign $2\mret_insn_o[0:0] 1'0
            assign $2\dret_insn_o[0:0] 1'0
            assign $2\ecall_insn_o[0:0] 1'0
            assign $2\wfi_insn_o[0:0] 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\csr_access_o[0:0] 1'1
            assign $2\rf_wdata_sel_o[0:0] 1'1
            assign $5\rf_we[0:0] 1'1
            assign $2\rf_ren_a_o[0:0] $3\rf_ren_a_o[0:0]
            assign $2\csr_illegal[0:0] $3\csr_illegal[0:0]
            assign $2\csr_op[1:0] $3\csr_op[1:0]
            assign $22\illegal_insn[0:0] $3\csr_illegal[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419.6-420.25"
            switch $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419$5700_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:419.10-419.20"
              case 1'1
                assign { } { }
                assign $3\rf_ren_a_o[0:0] 1'1
              case 
                assign $3\rf_ren_a_o[0:0] 1'0
            end
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:421.6-426.13"
            switch \instr [13:12]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 2'01
                assign $3\csr_illegal[0:0] 1'0
                assign { } { }
                assign $3\csr_op[1:0] 2'01
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 2'10
                assign $3\csr_illegal[0:0] 1'0
                assign { } { }
                assign $3\csr_op[1:0] 2'10
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 2'11
                assign $3\csr_illegal[0:0] 1'0
                assign { } { }
                assign $3\csr_op[1:0] 2'11
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 
                assign { } { }
                assign $3\csr_op[1:0] 2'00
                assign $3\csr_illegal[0:0] 1'1
            end
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 
        assign $1\icache_inval_o[0:0] 1'0
        assign $1\csr_access_o[0:0] 1'0
        assign $1\rf_ren_a_o[0:0] 1'0
        assign $1\rf_ren_b_o[0:0] 1'0
        assign $1\ebrk_insn_o[0:0] 1'0
        assign $1\mret_insn_o[0:0] 1'0
        assign $1\dret_insn_o[0:0] 1'0
        assign $1\ecall_insn_o[0:0] 1'0
        assign $1\wfi_insn_o[0:0] 1'0
        assign $1\jump_set_o[0:0] 1'0
        assign $1\rf_wdata_sel_o[0:0] 1'0
        assign $1\multdiv_operator_o[1:0] 2'00
        assign $1\multdiv_signed_mode_o[1:0] 2'00
        assign $1\data_req_o[0:0] 1'0
        assign $1\data_we_o[0:0] 1'0
        assign $1\data_type_o[1:0] 2'00
        assign $1\data_sign_extension_o[0:0] 1'0
        assign $1\jump_in_dec_o[0:0] 1'0
        assign $1\branch_in_dec_o[0:0] 1'0
        assign { } { }
        assign $1\csr_illegal[0:0] 1'0
        assign $1\rf_we[0:0] 1'0
        assign $1\csr_op[1:0] 2'00
        assign $1\illegal_insn[0:0] 1'1
    end
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:431.3-432.24"
    switch \illegal_c_insn_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:431.7-431.23"
      case 1'1
        assign { } { }
        assign $25\illegal_insn[0:0] 1'1
      case 
        assign $25\illegal_insn[0:0] $1\illegal_insn[0:0]
    end
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:433.3-441.6"
    switch $25\illegal_insn[0:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:433.7-433.19"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $6\rf_we[0:0] 1'0
        assign $2\data_req_o[0:0] 1'0
        assign $2\data_we_o[0:0] 1'0
        assign $3\jump_in_dec_o[0:0] 1'0
        assign $6\jump_set_o[0:0] 1'0
        assign $2\branch_in_dec_o[0:0] 1'0
        assign $3\csr_access_o[0:0] 1'0
      case 
        assign $3\csr_access_o[0:0] $1\csr_access_o[0:0]
        assign $6\jump_set_o[0:0] $1\jump_set_o[0:0]
        assign $2\data_req_o[0:0] $1\data_req_o[0:0]
        assign $2\data_we_o[0:0] $1\data_we_o[0:0]
        assign $3\jump_in_dec_o[0:0] $1\jump_in_dec_o[0:0]
        assign $2\branch_in_dec_o[0:0] $1\branch_in_dec_o[0:0]
        assign $6\rf_we[0:0] $1\rf_we[0:0]
    end
    sync always
      update \icache_inval_o $0\icache_inval_o[0:0]
      update \csr_access_o $0\csr_access_o[0:0]
      update \rf_ren_a_o $0\rf_ren_a_o[0:0]
      update \rf_ren_b_o $0\rf_ren_b_o[0:0]
      update \ebrk_insn_o $0\ebrk_insn_o[0:0]
      update \mret_insn_o $0\mret_insn_o[0:0]
      update \dret_insn_o $0\dret_insn_o[0:0]
      update \ecall_insn_o $0\ecall_insn_o[0:0]
      update \wfi_insn_o $0\wfi_insn_o[0:0]
      update \jump_set_o $0\jump_set_o[0:0]
      update \rf_wdata_sel_o $0\rf_wdata_sel_o[0:0]
      update \multdiv_operator_o $0\multdiv_operator_o[1:0]
      update \multdiv_signed_mode_o $0\multdiv_signed_mode_o[1:0]
      update \data_req_o $0\data_req_o[0:0]
      update \data_we_o $0\data_we_o[0:0]
      update \data_type_o $0\data_type_o[1:0]
      update \data_sign_extension_o $0\data_sign_extension_o[0:0]
      update \jump_in_dec_o $0\jump_in_dec_o[0:0]
      update \branch_in_dec_o $0\branch_in_dec_o[0:0]
      update \illegal_insn $0\illegal_insn[0:0]
      update \csr_illegal $0\csr_illegal[0:0]
      update \rf_we $0\rf_we[0:0]
      update \csr_op $0\csr_op[1:0]
      update \opcode $0\opcode[6:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513.2-942.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:513$5701
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\bt_a_mux_sel_o[1:0] 2'10
    assign $0\bt_b_mux_sel_o[2:0] 3'000
    assign $0\opcode_alu[6:0] \instr_alu [6:0]
    assign $0\use_rs3_d[0:0] 1'0
    assign $0\alu_multicycle_o[0:0] 1'0
    assign { } { }
    assign { } { }
    assign $0\imm_a_mux_sel_o[0:0] $1\imm_a_mux_sel_o[0:0]
    assign $0\imm_b_mux_sel_o[2:0] $1\imm_b_mux_sel_o[2:0]
    assign $0\alu_operator_o[5:0] $1\alu_operator_o[5:0]
    assign $0\alu_op_a_mux_sel_o[1:0] $1\alu_op_a_mux_sel_o[1:0]
    assign $0\alu_op_b_mux_sel_o[0:0] $1\alu_op_b_mux_sel_o[0:0]
    assign $0\mult_sel_o[0:0] $1\mult_sel_o[0:0]
    assign $0\div_sel_o[0:0] $1\div_sel_o[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:526.3-941.10"
    switch \instr_alu [6:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1101111
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\imm_b_mux_sel_o[2:0] $2\imm_b_mux_sel_o[2:0]
        assign $1\alu_operator_o[5:0] $2\alu_operator_o[5:0]
        assign $1\alu_op_a_mux_sel_o[1:0] $2\alu_op_a_mux_sel_o[1:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $2\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:528.5-531.8"
        switch 1'0
          case 
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532.5-543.8"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532$5702_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:532.9-532.48"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\alu_op_a_mux_sel_o[1:0] 2'10
            assign $2\alu_op_b_mux_sel_o[0:0] 1'1
            assign $2\imm_b_mux_sel_o[2:0] 3'100
            assign $2\alu_operator_o[5:0] 6'000000
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:538.5-538.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\alu_op_a_mux_sel_o[1:0] 2'10
            assign $2\alu_op_b_mux_sel_o[0:0] 1'1
            assign $2\imm_b_mux_sel_o[2:0] 3'101
            assign $2\alu_operator_o[5:0] 6'000000
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1100111
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\imm_b_mux_sel_o[2:0] $3\imm_b_mux_sel_o[2:0]
        assign $1\alu_operator_o[5:0] $3\alu_operator_o[5:0]
        assign $1\alu_op_a_mux_sel_o[1:0] $3\alu_op_a_mux_sel_o[1:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $3\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:546.5-549.8"
        switch 1'0
          case 
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550.5-561.8"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550$5703_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:550.9-550.48"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $3\alu_op_a_mux_sel_o[1:0] 2'00
            assign $3\alu_op_b_mux_sel_o[0:0] 1'1
            assign $3\imm_b_mux_sel_o[2:0] 3'000
            assign $3\alu_operator_o[5:0] 6'000000
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:556.5-556.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $3\alu_op_a_mux_sel_o[1:0] 2'10
            assign $3\alu_op_b_mux_sel_o[0:0] 1'1
            assign $3\imm_b_mux_sel_o[2:0] 3'101
            assign $3\alu_operator_o[5:0] 6'000000
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1100011
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign { } { }
        assign $1\imm_b_mux_sel_o[2:0] $4\imm_b_mux_sel_o[2:0]
        assign $1\alu_operator_o[5:0] $5\alu_operator_o[5:0]
        assign $1\alu_op_a_mux_sel_o[1:0] $4\alu_op_a_mux_sel_o[1:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $4\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:564.5-573.12"
        switch \instr_alu [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'010111
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'001
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'011000
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'100
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'010011
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'101
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'010101
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'110
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'010100
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'111
            assign { } { }
            assign $4\alu_operator_o[5:0] 6'010110
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $4\alu_operator_o[5:0] 6'100110
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:574.5-577.8"
        switch 1'0
          case 
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:578.5-587.8"
        switch \instr_first_cycle_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:578.9-578.28"
          case 1'1
            assign $4\imm_b_mux_sel_o[2:0] 3'000
            assign $5\alu_operator_o[5:0] $4\alu_operator_o[5:0]
            assign { } { }
            assign { } { }
            assign $4\alu_op_a_mux_sel_o[1:0] 2'00
            assign $4\alu_op_b_mux_sel_o[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:582.5-582.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $4\alu_op_a_mux_sel_o[1:0] 2'10
            assign $4\alu_op_b_mux_sel_o[0:0] 1'1
            assign $4\imm_b_mux_sel_o[2:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:585$5704_Y
            assign $5\alu_operator_o[5:0] 6'000000
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0100011
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\alu_op_a_mux_sel_o[1:0] 2'00
        assign { } { }
        assign $1\alu_operator_o[5:0] 6'000000
        assign $1\imm_b_mux_sel_o[2:0] $5\imm_b_mux_sel_o[2:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $5\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593.5-596.8"
        switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593$5705_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:593.9-593.23"
          case 1'1
            assign { } { }
            assign { } { }
            assign $5\imm_b_mux_sel_o[2:0] 3'001
            assign $5\alu_op_b_mux_sel_o[0:0] 1'1
          case 
            assign $5\imm_b_mux_sel_o[2:0] 3'000
            assign $5\alu_op_b_mux_sel_o[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0000011
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\alu_op_a_mux_sel_o[1:0] 2'00
        assign $1\alu_operator_o[5:0] 6'000000
        assign $1\alu_op_b_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0110111
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\alu_op_a_mux_sel_o[1:0] 2'11
        assign $1\alu_op_b_mux_sel_o[0:0] 1'1
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'011
        assign $1\alu_operator_o[5:0] 6'000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0010111
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\alu_op_a_mux_sel_o[1:0] 2'10
        assign $1\alu_op_b_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'011
        assign $1\alu_operator_o[5:0] 6'000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0010011
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\alu_op_a_mux_sel_o[1:0] 2'00
        assign $1\alu_op_b_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'000
        assign $1\alu_operator_o[5:0] $6\alu_operator_o[5:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:621.5-720.12"
        switch \instr_alu [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'000000
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'010
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'100101
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'011
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'100110
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'100
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'000010
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'110
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'000011
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'111
            assign { } { }
            assign $6\alu_operator_o[5:0] 6'000100
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'001
            assign { } { }
            assign $6\alu_operator_o[5:0] $7\alu_operator_o[5:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:629.7-683.42"
            switch 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:682.7-682.11"
              case 
                assign { } { }
                assign $7\alu_operator_o[5:0] 6'001010
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'101
            assign { } { }
            assign $6\alu_operator_o[5:0] $8\alu_operator_o[5:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:685.7-717.42"
            switch 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714.7-714.11"
              case 
                assign { } { }
                assign $8\alu_operator_o[5:0] $9\alu_operator_o[5:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714.12-717.42"
                switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714$5706_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:714.16-714.44"
                  case 1'1
                    assign { } { }
                    assign $9\alu_operator_o[5:0] 6'001001
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716.7-716.11"
                  case 
                    assign { } { }
                    assign $9\alu_operator_o[5:0] $10\alu_operator_o[5:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716.12-717.42"
                    switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716$5707_Y
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:716.16-716.44"
                      case 1'1
                        assign { } { }
                        assign $10\alu_operator_o[5:0] 6'001000
                      case 
                        assign $10\alu_operator_o[5:0] 6'100110
                    end
                end
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $6\alu_operator_o[5:0] 6'100110
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0110011
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'000
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\alu_op_a_mux_sel_o[1:0] 2'00
        assign $1\alu_op_b_mux_sel_o[0:0] 1'0
        assign $1\alu_operator_o[5:0] $11\alu_operator_o[5:0]
        assign $1\mult_sel_o[0:0] $2\mult_sel_o[0:0]
        assign $1\div_sel_o[0:0] $2\div_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:725.5-902.13"
        switch \instr_alu [26]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:725.9-725.22"
          case 1'1
            assign $11\alu_operator_o[5:0] 6'100110
            assign $2\mult_sel_o[0:0] 1'0
            assign $2\div_sel_o[0:0] 1'0
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:726.6-762.14"
            switch 1'0
              case 
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:764.5-764.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign $11\alu_operator_o[5:0] $12\alu_operator_o[5:0]
            assign $2\mult_sel_o[0:0] $3\mult_sel_o[0:0]
            assign $2\div_sel_o[0:0] $3\div_sel_o[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:765.6-902.13"
            switch { \instr_alu [31:25] \instr_alu [14:12] }
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000000
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000000
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000000
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000001
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000010
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'100101
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000011
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'100110
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000100
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000010
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000110
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000011
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000111
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000100
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000001
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'001010
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000000101
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'001001
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000101
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'001000
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0010000001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:777.8-778.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0010000101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:780.8-781.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0110000001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:783.8-786.11"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0110000101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:788.8-791.11"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101100
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:793.8-794.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:796.8-797.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101110
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:799.8-800.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101111
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:802.8-803.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000100100
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:805.8-806.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100100
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:808.8-809.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000100111
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:811.8-812.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000100
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:814.8-815.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000110
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:817.8-818.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100000111
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:820.8-821.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:823.8-824.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0010100001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:826.8-827.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0110100001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:829.8-830.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:832.8-833.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100111
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:835.8-836.43"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0110100101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:838.8-839.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0010100101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:841.8-842.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000100001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:844.8-845.44"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000100101
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:847.8-848.46"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101001
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:850.8-851.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101010
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:853.8-854.46"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000101011
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:856.8-857.46"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0100100110
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:859.8-862.11"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000100110
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:864.8-867.11"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001000
                assign { } { }
                assign { } { }
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\mult_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001001
                assign { } { }
                assign { } { }
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\mult_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001010
                assign { } { }
                assign { } { }
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\mult_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001011
                assign { } { }
                assign { } { }
                assign $3\div_sel_o[0:0] 1'0
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\mult_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001100
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign { } { }
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\div_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001101
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign { } { }
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\div_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001110
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign { } { }
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\div_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 10'0000001111
                assign { } { }
                assign $3\mult_sel_o[0:0] 1'0
                assign { } { }
                assign $12\alu_operator_o[5:0] 6'000000
                assign $3\div_sel_o[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
              case 
                assign $12\alu_operator_o[5:0] 6'100110
                assign $3\mult_sel_o[0:0] 1'0
                assign $3\div_sel_o[0:0] 1'0
            end
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'0001111
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\imm_b_mux_sel_o[2:0] $6\imm_b_mux_sel_o[2:0]
        assign $1\alu_operator_o[5:0] $13\alu_operator_o[5:0]
        assign $1\alu_op_a_mux_sel_o[1:0] $5\alu_op_a_mux_sel_o[1:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $6\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:905.5-924.12"
        switch \instr_alu [14:12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'000
            assign $6\imm_b_mux_sel_o[2:0] 3'000
            assign { } { }
            assign { } { }
            assign { } { }
            assign $13\alu_operator_o[5:0] 6'000000
            assign $5\alu_op_a_mux_sel_o[1:0] 2'00
            assign $6\alu_op_b_mux_sel_o[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 3'001
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $6\imm_b_mux_sel_o[2:0] $7\imm_b_mux_sel_o[2:0]
            assign $13\alu_operator_o[5:0] $14\alu_operator_o[5:0]
            assign $5\alu_op_a_mux_sel_o[1:0] $6\alu_op_a_mux_sel_o[1:0]
            assign $6\alu_op_b_mux_sel_o[0:0] $7\alu_op_b_mux_sel_o[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:912.7-921.10"
            switch 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:916.7-916.11"
              case 
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $6\alu_op_a_mux_sel_o[1:0] 2'10
                assign $7\alu_op_b_mux_sel_o[0:0] 1'1
                assign $7\imm_b_mux_sel_o[2:0] 3'101
                assign $14\alu_operator_o[5:0] 6'000000
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
          case 
            assign $6\imm_b_mux_sel_o[2:0] 3'000
            assign $13\alu_operator_o[5:0] 6'100110
            assign $5\alu_op_a_mux_sel_o[1:0] 2'11
            assign $6\alu_op_b_mux_sel_o[0:0] 1'1
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 7'1110011
        assign { } { }
        assign { } { }
        assign $1\alu_operator_o[5:0] 6'100110
        assign { } { }
        assign { } { }
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
        assign $1\imm_a_mux_sel_o[0:0] $2\imm_a_mux_sel_o[0:0]
        assign $1\imm_b_mux_sel_o[2:0] $8\imm_b_mux_sel_o[2:0]
        assign $1\alu_op_a_mux_sel_o[1:0] $7\alu_op_a_mux_sel_o[1:0]
        assign $1\alu_op_b_mux_sel_o[0:0] $8\alu_op_b_mux_sel_o[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926.5-938.8"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926$5708_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:926.9-926.35"
          case 1'1
            assign $2\imm_a_mux_sel_o[0:0] 1'1
            assign $8\imm_b_mux_sel_o[2:0] 3'000
            assign { } { }
            assign { } { }
            assign $7\alu_op_a_mux_sel_o[1:0] 2'00
            assign $8\alu_op_b_mux_sel_o[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:930.5-930.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $8\alu_op_b_mux_sel_o[0:0] 1'1
            assign $2\imm_a_mux_sel_o[0:0] 1'0
            assign $8\imm_b_mux_sel_o[2:0] 3'000
            assign $7\alu_op_a_mux_sel_o[1:0] $8\alu_op_a_mux_sel_o[1:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:934.6-937.48"
            switch \instr_alu [14]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:934.10-934.23"
              case 1'1
                assign { } { }
                assign $8\alu_op_a_mux_sel_o[1:0] 2'11
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:936.6-936.10"
              case 
                assign { } { }
                assign $8\alu_op_a_mux_sel_o[1:0] 2'00
            end
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:0.0-0.0"
      case 
        assign $1\imm_a_mux_sel_o[0:0] 1'1
        assign $1\imm_b_mux_sel_o[2:0] 3'000
        assign $1\alu_operator_o[5:0] 6'100110
        assign $1\alu_op_a_mux_sel_o[1:0] 2'11
        assign $1\alu_op_b_mux_sel_o[0:0] 1'1
        assign $1\mult_sel_o[0:0] 1'0
        assign $1\div_sel_o[0:0] 1'0
    end
    sync always
      update \imm_a_mux_sel_o $0\imm_a_mux_sel_o[0:0]
      update \imm_b_mux_sel_o $0\imm_b_mux_sel_o[2:0]
      update \bt_a_mux_sel_o $0\bt_a_mux_sel_o[1:0]
      update \bt_b_mux_sel_o $0\bt_b_mux_sel_o[2:0]
      update \alu_operator_o $0\alu_operator_o[5:0]
      update \alu_op_a_mux_sel_o $0\alu_op_a_mux_sel_o[1:0]
      update \alu_op_b_mux_sel_o $0\alu_op_b_mux_sel_o[0:0]
      update \alu_multicycle_o $0\alu_multicycle_o[0:0]
      update \mult_sel_o $0\mult_sel_o[0:0]
      update \div_sel_o $0\div_sel_o[0:0]
      update \use_rs3_d $0\use_rs3_d[0:0]
      update \opcode_alu $0\opcode_alu[6:0]
  end
  connect \instr \instr_rdata_i
  connect \instr_alu \instr_rdata_alu_i
  connect \imm_i_type_o { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31:20] }
  connect \imm_s_type_o { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31:25] \instr [11:7] }
  connect \imm_b_type_o { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [7] \instr [30:25] \instr [11:8] 1'0 }
  connect \imm_u_type_o { \instr [31:12] 12'000000000000 }
  connect \imm_j_type_o { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [19:12] \instr [20] \instr [30:21] 1'0 }
  connect \zimm_rs1_type_o { 27'000000000000000000000000000 \instr_rs1 }
  connect \instr_rs1 \instr [19:15]
  connect \instr_rs2 \instr [24:20]
  connect \instr_rs3 \instr [31:27]
  connect \rf_raddr_a_o $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:150$5678_Y
  connect \rf_raddr_b_o \instr_rs2
  connect \instr_rd \instr [11:7]
  connect \rf_waddr_o \instr_rd
  connect \mult_en_o $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:943$5709_Y
  connect \div_en_o $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:944$5710_Y
  connect \illegal_insn_o $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:945$5711_Y
  connect \rf_we_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_decoder.v:946$5713_Y
  connect \unused_instr_alu { \instr_alu [19:15] \instr_alu [11:7] }
  connect \gen_no_rs3_flop.sv2v_tmp_66FD5 \use_rs3_d
  connect \illegal_reg_rv32e 1'0
end
attribute \hdlname "ibex_controller"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:1.1-579.10"
module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
  parameter \WritebackStage 1'0
  parameter \BranchPredictor 1'0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\controller_run_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 32 $0\csr_mtval_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_restore_dret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_restore_mret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_save_if_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\csr_save_wb_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\ctrl_busy_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire width 4 $0\ctrl_fsm_cs[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $0\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $0\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\debug_csr_save_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\debug_mode_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\ebrk_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\ecall_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $0\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 2 $0\exc_pc_mux_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\exc_req_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\illegal_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\illegal_insn_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\instr_fetch_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\instr_req_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\load_err_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $0\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\nmi_mode_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\nt_branch_mispredict_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $0\pc_mux_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\perf_jump_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\perf_tbranch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $0\retain_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $0\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  wire $0\store_err_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $0\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5619
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $0\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5620
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $10\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $10\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $10\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $11\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $11\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $12\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $12\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $13\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $13\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $14\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $14\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $15\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $16\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $17\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $18\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\controller_run_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 32 $1\csr_mtval_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\csr_restore_dret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\csr_restore_mret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\csr_save_if_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\ctrl_busy_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $1\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $1\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\debug_csr_save_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\ebrk_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\ecall_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $1\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 2 $1\exc_pc_mux_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\illegal_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\instr_fetch_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\instr_req_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $1\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $1\pc_mux_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\perf_jump_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\perf_tbranch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $1\retain_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $1\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 32 $2\csr_mtval_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\csr_restore_dret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\csr_restore_mret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\csr_save_if_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\ctrl_busy_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $2\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $2\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\debug_csr_save_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $2\ebrk_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $2\ecall_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $2\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 2 $2\exc_pc_mux_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $2\illegal_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $2\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $2\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $2\pc_mux_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\perf_jump_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\perf_tbranch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $2\retain_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $2\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5638
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5639
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 32 $3\csr_mtval_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\csr_restore_dret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\csr_restore_mret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\csr_save_if_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $3\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $3\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\debug_csr_save_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $3\ebrk_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $3\ecall_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $3\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $3\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $3\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $3\pc_mux_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\perf_jump_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $3\perf_tbranch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $3\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5642
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5643
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\csr_restore_dret_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $4\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $4\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $4\ebrk_insn_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $4\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $4\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $4\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $4\pc_mux_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $4\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $4\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5645
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5646
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $5\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 3 $5\debug_cause_o[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\debug_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $5\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\flush_id[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $5\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $5\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $5\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $5\store_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\csr_save_id_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $6\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $6\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  wire $6\load_err_prio[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $6\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\nmi_mode_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $6\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $7\csr_save_cause_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $7\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $7\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $7\halt_if[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $7\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $7\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $7\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $8\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $8\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $8\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $8\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $8\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 4 $9\ctrl_fsm_ns[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire width 6 $9\exc_cause_o[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  wire width 4 $9\mfip_id[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $9\pc_set_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  wire $9\pc_set_spec_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495.49-495.64"
  wire width 32 $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5654_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176.22-176.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176$5572_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177.21-177.48"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177$5573_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178.21-178.48"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178$5574_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179.20-179.46"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179$5575_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180.21-180.48"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180$5576_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181.26-181.58"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181$5577_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182.27-182.60"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182$5578_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183.24-183.49"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5580_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.78-185.105"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5582_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.25-185.107"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5584_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.26-187.100"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5588_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.21-188.109"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5593_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191.30-191.70"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5601_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.45-240.80"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5602_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.28-240.117"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5606_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.23-243.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5613_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.67-243.100"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5614_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.22-243.102"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5616_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.26-557.43"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5667_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.25-557.57"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5669_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.30-242.64"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5607_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.86-242.120"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5608_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501.39-501.73"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5657_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.9-403.65"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5632_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.9-405.50"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5634_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.9-407.35"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5637_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.10-425.33"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5641_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.9-466.43"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5650_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542.14-542.42"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542$5660_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.31-544.66"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5661_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.9-544.67"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5663_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393.9-393.28"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393$5628_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.46-403.65"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5631_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.9-407.15"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5635_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.19-407.35"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5636_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.22-425.33"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5640_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.30-466.43"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5649_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.29-544.67"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5662_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560.7-560.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560$5674_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.12-368.37"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5623_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.11-368.53"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5624_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.10-368.70"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5625_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.9-368.94"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5626_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394.10-394.36"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394$5629_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.10-403.41"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5630_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.10-405.40"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5633_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.10-443.44"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5647_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.9-443.64"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5648_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.10-479.34"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5651_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.9-479.49"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5652_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.26-185.60"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5581_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.79-187.99"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5587_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.88-188.108"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5592_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191.49-191.69"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5600_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429.15-429.52"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429$5644_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183.36-183.49"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5579_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.104-240.117"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5605_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.23-243.36"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5611_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.39-243.50"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5612_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.26-557.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5665_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.35-557.43"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5666_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.47-557.57"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5668_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.31-558.51"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5671_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.65-185.106"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5583_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.28-187.57"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5585_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.27-187.74"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5586_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.24-188.46"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5589_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.23-188.64"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5590_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.22-188.83"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5591_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189.23-189.47"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189$5594_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.31-190.52"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5595_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.30-190.64"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5596_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.29-190.82"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5597_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.28-190.95"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5598_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.27-190.110"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5599_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.30-240.81"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5603_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.29-240.100"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5604_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.55-243.101"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5615_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390.10-390.37"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390$5627_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503.12-503.44"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503$5659_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556.17-556.40"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556$5664_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.33-558.50"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5670_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.31-558.62"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5672_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.86-242.145"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5609_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.30-242.146"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5610_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483.22-483.82"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483$5653_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495.23-495.74"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5655_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499.23-499.99"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499$5656_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501.39-501.139"
  wire width 6 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5658_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:103.13-103.29"
  wire input 35 \branch_not_set_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:101.13-101.25"
  wire input 33 \branch_set_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:102.13-102.30"
  wire input 34 \branch_set_spec_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:69.13-69.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:89.13-89.29"
  wire output 21 \controller_run_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:105.13-105.30"
  wire input 37 \csr_mstatus_mie_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:126.13-126.29"
  wire input 58 \csr_mstatus_tw_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:124.20-124.31"
  wire width 32 output 56 \csr_mtval_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:172.7-172.21"
  wire \csr_pipe_flush
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:78.13-78.29"
  wire input 10 \csr_pipe_flush_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:122.13-122.34"
  wire output 54 \csr_restore_dret_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:121.13-121.34"
  wire output 53 \csr_restore_mret_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:123.13-123.29"
  wire output 55 \csr_save_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:119.13-119.26"
  wire output 51 \csr_save_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:118.13-118.26"
  wire output 50 \csr_save_if_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:120.13-120.26"
  wire output 52 \csr_save_wb_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:71.13-71.24"
  wire output 3 \ctrl_busy_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:133.12-133.23"
  wire width 4 \ctrl_fsm_cs
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:134.12-134.23"
  wire width 4 \ctrl_fsm_ns
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:111.19-111.32"
  wire width 3 output 43 \debug_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:112.13-112.29"
  wire output 44 \debug_csr_save_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:115.13-115.28"
  wire input 47 \debug_ebreakm_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:116.13-116.28"
  wire input 48 \debug_ebreaku_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:138.6-138.18"
  wire \debug_mode_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:113.14-113.26"
  wire output 45 \debug_mode_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:137.6-137.18"
  wire \debug_mode_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:110.13-110.24"
  wire input 42 \debug_req_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:114.13-114.32"
  wire input 46 \debug_single_step_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:169.7-169.16"
  wire \dret_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:75.13-75.24"
  wire input 7 \dret_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:163.7-163.24"
  wire \ebreak_into_debug
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:171.7-171.16"
  wire \ebrk_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:77.13-77.24"
  wire input 9 \ebrk_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:150.6-150.20"
  wire \ebrk_insn_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:167.7-167.17"
  wire \ecall_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:73.13-73.25"
  wire input 5 \ecall_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:149.6-149.21"
  wire \ecall_insn_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:162.7-162.23"
  wire \enter_debug_mode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:96.19-96.30"
  wire width 6 output 28 \exc_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:95.19-95.31"
  wire width 2 output 27 \exc_pc_mux_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:144.7-144.16"
  wire \exc_req_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:159.7-159.18"
  wire \exc_req_lsu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:143.6-143.15"
  wire \exc_req_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:156.6-156.14"
  wire \flush_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:129.14-129.24"
  wire output 61 \flush_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:154.6-154.13"
  wire \halt_if
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:164.7-164.17"
  wire \handle_irq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:88.14-88.27"
  wire output 20 \id_in_ready_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:157.7-157.19"
  wire \illegal_dret
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:146.7-146.21"
  wire \illegal_insn_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:72.13-72.27"
  wire input 4 \illegal_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:148.6-148.23"
  wire \illegal_insn_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:145.6-145.20"
  wire \illegal_insn_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:158.7-158.20"
  wire \illegal_umode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:83.13-83.29"
  wire input 15 \instr_bp_taken_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:81.20-81.38"
  wire width 16 input 13 \instr_compressed_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:173.7-173.22"
  wire \instr_fetch_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:84.13-84.30"
  wire input 16 \instr_fetch_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:85.13-85.36"
  wire input 17 \instr_fetch_err_plus2_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:147.6-147.26"
  wire \instr_fetch_err_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:80.20-80.27"
  wire width 32 input 12 \instr_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:82.13-82.34"
  wire input 14 \instr_is_compressed_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:90.13-90.24"
  wire output 22 \instr_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:87.14-87.33"
  wire output 19 \instr_valid_clear_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:79.13-79.26"
  wire input 11 \instr_valid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:108.13-108.21"
  wire input 40 \irq_nm_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:106.13-106.26"
  wire input 38 \irq_pending_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:107.20-107.26"
  wire width 18 input 39 \irqs_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:104.13-104.23"
  wire input 36 \jump_set_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:140.7-140.17"
  wire \load_err_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:98.13-98.23"
  wire input 30 \load_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:152.6-152.19"
  wire \load_err_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:139.6-139.16"
  wire \load_err_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:97.20-97.35"
  wire width 32 input 29 \lsu_addr_last_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:165.12-165.19"
  wire width 4 \mfip_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:168.7-168.16"
  wire \mret_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:74.13-74.24"
  wire input 6 \mret_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:136.6-136.16"
  wire \nmi_mode_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:109.14-109.24"
  wire output 41 \nmi_mode_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:135.6-135.16"
  wire \nmi_mode_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:94.13-94.35"
  wire output 26 \nt_branch_mispredict_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:86.20-86.27"
  wire width 32 input 18 \pc_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:93.19-93.27"
  wire width 3 output 25 \pc_mux_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:91.13-91.21"
  wire output 23 \pc_set_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:92.13-92.26"
  wire output 24 \pc_set_spec_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:131.13-131.24"
  wire output 63 \perf_jump_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:132.13-132.27"
  wire output 64 \perf_tbranch_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:125.19-125.30"
  wire width 2 input 57 \priv_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:130.13-130.23"
  wire input 62 \ready_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:155.6-155.15"
  wire \retain_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:70.13-70.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:160.7-160.22"
  wire \special_req_all
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:161.7-161.25"
  wire \special_req_branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:153.7-153.12"
  wire \stall
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:127.13-127.23"
  wire input 59 \stall_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:128.13-128.23"
  wire input 60 \stall_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:142.7-142.18"
  wire \store_err_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:99.13-99.24"
  wire input 31 \store_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:151.6-151.20"
  wire \store_err_prio
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:141.6-141.17"
  wire \store_err_q
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
  wire width 6 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:312.19-312.22"
  wire width 6 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:117.13-117.28"
  wire input 49 \trigger_match_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:166.7-166.23"
  wire \unused_irq_timer
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:100.14-100.28"
  wire output 32 \wb_exception_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:170.7-170.15"
  wire \wfi_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:76.13-76.23"
  wire input 8 \wfi_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495.49-495.64"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pc_id_i
    connect \B 2
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5654_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176.22-176.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176$5572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176$5572_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177.21-177.48"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177$5573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177$5573_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178.21-178.48"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178$5574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dret_insn_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178$5574_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179.20-179.46"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179$5575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wfi_insn_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179$5575_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180.21-180.48"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180$5576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180$5576_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181.26-181.58"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181$5577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_pipe_flush_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181$5577_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182.27-182.60"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182$5578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182$5578_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183.24-183.49"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dret_insn
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5579_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5580_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.78-185.105"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_mstatus_tw_i
    connect \B \wfi_insn
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5582_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.25-185.107"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5581_Y
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5583_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5584_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.26-187.100"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5586_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5587_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5588_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.21-188.109"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5591_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5592_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5593_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191.30-191.70"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5600_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5601_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.45-240.80"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_single_step_i
    connect \B \instr_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5602_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.28-240.117"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5604_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5605_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5606_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.23-243.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5611_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5612_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5613_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.67-243.100"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_pending_i
    connect \B \csr_mstatus_mie_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5614_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.22-243.102"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5613_Y
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5615_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5616_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.26-557.43"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5665_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5666_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5667_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.25-557.57"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5667_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5668_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5669_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.30-242.64"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5607_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.86-242.120"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'00
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5608_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501.39-501.73"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5657_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.9-403.65"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5630_Y
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5631_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5632_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.9-405.50"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5633_Y
    connect \B \stall
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5634_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.9-407.35"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5635_Y
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5636_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5637_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.10-425.33"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5640_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5641_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.9-466.43"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebreak_into_debug
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5649_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5650_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542.14-542.42"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542$5660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_pipe_flush
    connect \B \handle_irq
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542$5660_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.31-544.66"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn_prio
    connect \B \ebreak_into_debug
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5661_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.9-544.67"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enter_debug_mode
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5662_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5663_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393.9-393.28"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393$5628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \special_req_branch
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393$5628_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.46-403.65"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \special_req_branch
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5631_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.9-407.15"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5635_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.19-407.35"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \special_req_all
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5636_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.22-425.33"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nmi_mode_q
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5640_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.30-466.43"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_q
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5649_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.29-544.67"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5661_Y
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5662_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560.7-560.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560$5674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560$5674_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.12-368.37"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B \irq_pending_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5623_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.11-368.53"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5623_Y
    connect \B \debug_req_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5624_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.10-368.70"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5624_Y
    connect \B \debug_mode_q
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5625_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.9-368.94"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5625_Y
    connect \B \debug_single_step_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5626_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394.10-394.36"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394$5629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_set_i
    connect \B \jump_set_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394$5629_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.10-403.41"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_set_spec_i
    connect \B \jump_set_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5630_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.10-405.40"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enter_debug_mode
    connect \B \handle_irq
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5633_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.10-443.44"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_single_step_i
    connect \B \debug_req_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5647_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.9-443.64"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5647_Y
    connect \B \trigger_match_i
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5648_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.10-479.34"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \exc_req_q
    connect \B \store_err_q
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5651_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.9-479.49"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5651_Y
    connect \B \load_err_q
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5652_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.26-185.60"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5581_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.79-187.99"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5587_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.88-188.108"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5592_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191.49-191.69"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5600_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429.15-429.52"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429$5644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \irqs_i [14:0]
    connect \B 15'000000000000000
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429$5644_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183.36-183.49"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5579_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.104-240.117"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5605_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.23-243.36"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5611_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.39-243.50"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nmi_mode_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5612_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.26-557.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5665_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.35-557.43"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \halt_if
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5666_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557.47-557.57"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \retain_id
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5668_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.31-558.51"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5670_Y
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5671_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185.65-185.106"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5582_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5583_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.28-187.57"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_i
    connect \B \illegal_dret
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5585_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187.27-187.74"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5585_Y
    connect \B \illegal_umode
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5586_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.24-188.46"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn
    connect \B \ebrk_insn
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5589_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.23-188.64"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5589_Y
    connect \B \illegal_insn_d
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5590_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188.22-188.83"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5590_Y
    connect \B \instr_fetch_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5591_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189.23-189.47"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189$5594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_err_i
    connect \B \load_err_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189$5594_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.31-190.52"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn
    connect \B \dret_insn
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5595_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.30-190.64"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5595_Y
    connect \B \wfi_insn
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5596_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.29-190.82"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5596_Y
    connect \B \csr_pipe_flush
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5597_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.28-190.95"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5597_Y
    connect \B \exc_req_d
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5598_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190.27-190.110"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5598_Y
    connect \B \exc_req_lsu
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5599_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.30-240.81"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_req_i
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5602_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5603_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240.29-240.100"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5603_Y
    connect \B \trigger_match_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5604_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243.55-243.101"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5614_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5615_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390.10-390.37"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390$5627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_wb_i
    connect \B \wb_exception_o
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390$5627_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503.12-503.44"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503$5659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_q
    connect \B \ebreak_into_debug
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503$5659_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556.17-556.40"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556$5664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_id_i
    connect \B \stall_wb_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556$5664_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.33-558.50"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \B \retain_id
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5670_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558.31-558.62"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5671_Y
    connect \B \flush_id
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5672_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.86-242.145"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5609
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \debug_ebreaku_i
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5608_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5609_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242.30-242.146"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5610
    parameter \WIDTH 1
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5609_Y
    connect \B \debug_ebreakm_i
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5607_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5610_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483.22-483.82"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483$5653
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S \debug_mode_q
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483$5653_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495.23-495.74"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5655
    parameter \WIDTH 32
    connect \A \pc_id_i
    connect \B $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5654_Y
    connect \S \instr_fetch_err_plus2_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5655_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499.23-499.99"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499$5656
    parameter \WIDTH 32
    connect \A \instr_i
    connect \B { 16'0000000000000000 \instr_compressed_i }
    connect \S \instr_is_compressed_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499$5656_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501.39-501.139"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5658
    parameter \WIDTH 6
    connect \A 6'001000
    connect \B 6'001011
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5657_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5658_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217.4-236.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:217$5675
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\instr_fetch_err_prio[0:0] $1\instr_fetch_err_prio[0:0]
    assign $0\illegal_insn_prio[0:0] $1\illegal_insn_prio[0:0]
    assign $0\ecall_insn_prio[0:0] $1\ecall_insn_prio[0:0]
    assign $0\ebrk_insn_prio[0:0] $1\ebrk_insn_prio[0:0]
    assign $0\store_err_prio[0:0] $1\store_err_prio[0:0]
    assign $0\load_err_prio[0:0] $1\load_err_prio[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:224.5-235.27"
    switch \instr_fetch_err
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:224.9-224.24"
      case 1'1
        assign { } { }
        assign $1\illegal_insn_prio[0:0] 1'0
        assign $1\ecall_insn_prio[0:0] 1'0
        assign $1\ebrk_insn_prio[0:0] 1'0
        assign $1\store_err_prio[0:0] 1'0
        assign $1\load_err_prio[0:0] 1'0
        assign $1\instr_fetch_err_prio[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:226.5-226.9"
      case 
        assign $1\instr_fetch_err_prio[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\illegal_insn_prio[0:0] $2\illegal_insn_prio[0:0]
        assign $1\ecall_insn_prio[0:0] $2\ecall_insn_prio[0:0]
        assign $1\ebrk_insn_prio[0:0] $2\ebrk_insn_prio[0:0]
        assign $1\store_err_prio[0:0] $2\store_err_prio[0:0]
        assign $1\load_err_prio[0:0] $2\load_err_prio[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:226.10-235.27"
        switch \illegal_insn_q
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:226.14-226.28"
          case 1'1
            assign { } { }
            assign $2\ecall_insn_prio[0:0] 1'0
            assign $2\ebrk_insn_prio[0:0] 1'0
            assign $2\store_err_prio[0:0] 1'0
            assign $2\load_err_prio[0:0] 1'0
            assign $2\illegal_insn_prio[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:228.5-228.9"
          case 
            assign $2\illegal_insn_prio[0:0] 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\ecall_insn_prio[0:0] $3\ecall_insn_prio[0:0]
            assign $2\ebrk_insn_prio[0:0] $3\ebrk_insn_prio[0:0]
            assign $2\store_err_prio[0:0] $3\store_err_prio[0:0]
            assign $2\load_err_prio[0:0] $3\load_err_prio[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:228.10-235.27"
            switch \ecall_insn
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:228.14-228.24"
              case 1'1
                assign { } { }
                assign $3\ebrk_insn_prio[0:0] 1'0
                assign $3\store_err_prio[0:0] 1'0
                assign $3\load_err_prio[0:0] 1'0
                assign $3\ecall_insn_prio[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:230.5-230.9"
              case 
                assign $3\ecall_insn_prio[0:0] 1'0
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\ebrk_insn_prio[0:0] $4\ebrk_insn_prio[0:0]
                assign $3\store_err_prio[0:0] $4\store_err_prio[0:0]
                assign $3\load_err_prio[0:0] $4\load_err_prio[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:230.10-235.27"
                switch \ebrk_insn
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:230.14-230.23"
                  case 1'1
                    assign { } { }
                    assign $4\store_err_prio[0:0] 1'0
                    assign $4\load_err_prio[0:0] 1'0
                    assign $4\ebrk_insn_prio[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:232.5-232.9"
                  case 
                    assign $4\ebrk_insn_prio[0:0] 1'0
                    assign { } { }
                    assign { } { }
                    assign $4\store_err_prio[0:0] $5\store_err_prio[0:0]
                    assign $4\load_err_prio[0:0] $5\load_err_prio[0:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:232.10-235.27"
                    switch \store_err_q
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:232.14-232.25"
                      case 1'1
                        assign { } { }
                        assign $5\load_err_prio[0:0] 1'0
                        assign $5\store_err_prio[0:0] 1'1
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:234.5-234.9"
                      case 
                        assign $5\store_err_prio[0:0] 1'0
                        assign { } { }
                        assign $5\load_err_prio[0:0] $6\load_err_prio[0:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:234.10-235.27"
                        switch \load_err_q
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:234.14-234.24"
                          case 1'1
                            assign { } { }
                            assign $6\load_err_prio[0:0] 1'1
                          case 
                            assign $6\load_err_prio[0:0] 1'0
                        end
                    end
                end
            end
        end
    end
    sync always
      update \instr_fetch_err_prio $0\instr_fetch_err_prio[0:0]
      update \illegal_insn_prio $0\illegal_insn_prio[0:0]
      update \ecall_insn_prio $0\ecall_insn_prio[0:0]
      update \ebrk_insn_prio $0\ebrk_insn_prio[0:0]
      update \store_err_prio $0\store_err_prio[0:0]
      update \load_err_prio $0\load_err_prio[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244.2-275.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:244$5617
    assign { } { }
    assign $0\mfip_id[3:0] $1\mfip_id[3:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:245.3-274.19"
    switch \irqs_i [14]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:245.7-245.17"
      case 1'1
        assign { } { }
        assign $1\mfip_id[3:0] 4'1110
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:247.3-247.7"
      case 
        assign { } { }
        assign $1\mfip_id[3:0] $2\mfip_id[3:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:247.8-274.19"
        switch \irqs_i [13]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:247.12-247.22"
          case 1'1
            assign { } { }
            assign $2\mfip_id[3:0] 4'1101
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:249.3-249.7"
          case 
            assign { } { }
            assign $2\mfip_id[3:0] $3\mfip_id[3:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:249.8-274.19"
            switch \irqs_i [12]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:249.12-249.22"
              case 1'1
                assign { } { }
                assign $3\mfip_id[3:0] 4'1100
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:251.3-251.7"
              case 
                assign { } { }
                assign $3\mfip_id[3:0] $4\mfip_id[3:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:251.8-274.19"
                switch \irqs_i [11]
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:251.12-251.22"
                  case 1'1
                    assign { } { }
                    assign $4\mfip_id[3:0] 4'1011
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:253.3-253.7"
                  case 
                    assign { } { }
                    assign $4\mfip_id[3:0] $5\mfip_id[3:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:253.8-274.19"
                    switch \irqs_i [10]
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:253.12-253.22"
                      case 1'1
                        assign { } { }
                        assign $5\mfip_id[3:0] 4'1010
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:255.3-255.7"
                      case 
                        assign { } { }
                        assign $5\mfip_id[3:0] $6\mfip_id[3:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:255.8-274.19"
                        switch \irqs_i [9]
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:255.12-255.21"
                          case 1'1
                            assign { } { }
                            assign $6\mfip_id[3:0] 4'1001
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:257.3-257.7"
                          case 
                            assign { } { }
                            assign $6\mfip_id[3:0] $7\mfip_id[3:0]
                            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:257.8-274.19"
                            switch \irqs_i [8]
                              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:257.12-257.21"
                              case 1'1
                                assign { } { }
                                assign $7\mfip_id[3:0] 4'1000
                              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:259.3-259.7"
                              case 
                                assign { } { }
                                assign $7\mfip_id[3:0] $8\mfip_id[3:0]
                                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:259.8-274.19"
                                switch \irqs_i [7]
                                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:259.12-259.21"
                                  case 1'1
                                    assign { } { }
                                    assign $8\mfip_id[3:0] 4'0111
                                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:261.3-261.7"
                                  case 
                                    assign { } { }
                                    assign $8\mfip_id[3:0] $9\mfip_id[3:0]
                                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:261.8-274.19"
                                    switch \irqs_i [6]
                                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:261.12-261.21"
                                      case 1'1
                                        assign { } { }
                                        assign $9\mfip_id[3:0] 4'0110
                                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:263.3-263.7"
                                      case 
                                        assign { } { }
                                        assign $9\mfip_id[3:0] $10\mfip_id[3:0]
                                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:263.8-274.19"
                                        switch \irqs_i [5]
                                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:263.12-263.21"
                                          case 1'1
                                            assign { } { }
                                            assign $10\mfip_id[3:0] 4'0101
                                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:265.3-265.7"
                                          case 
                                            assign { } { }
                                            assign $10\mfip_id[3:0] $11\mfip_id[3:0]
                                            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:265.8-274.19"
                                            switch \irqs_i [4]
                                              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:265.12-265.21"
                                              case 1'1
                                                assign { } { }
                                                assign $11\mfip_id[3:0] 4'0100
                                              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:267.3-267.7"
                                              case 
                                                assign { } { }
                                                assign $11\mfip_id[3:0] $12\mfip_id[3:0]
                                                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:267.8-274.19"
                                                switch \irqs_i [3]
                                                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:267.12-267.21"
                                                  case 1'1
                                                    assign { } { }
                                                    assign $12\mfip_id[3:0] 4'0011
                                                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:269.3-269.7"
                                                  case 
                                                    assign { } { }
                                                    assign $12\mfip_id[3:0] $13\mfip_id[3:0]
                                                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:269.8-274.19"
                                                    switch \irqs_i [2]
                                                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:269.12-269.21"
                                                      case 1'1
                                                        assign { } { }
                                                        assign $13\mfip_id[3:0] 4'0010
                                                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:271.3-271.7"
                                                      case 
                                                        assign { } { }
                                                        assign $13\mfip_id[3:0] $14\mfip_id[3:0]
                                                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:271.8-274.19"
                                                        switch \irqs_i [1]
                                                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:271.12-271.21"
                                                          case 1'1
                                                            assign { } { }
                                                            assign $14\mfip_id[3:0] 4'0001
                                                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:273.3-273.7"
                                                          case 
                                                            assign { } { }
                                                            assign $14\mfip_id[3:0] 4'0000
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        end
    end
    sync always
      update \mfip_id $0\mfip_id[3:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315.2-552.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:315$5618
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\csr_save_wb_o[0:0] 1'0
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\nt_branch_mispredict_o[0:0] 1'0
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\ctrl_busy_o[0:0] $1\ctrl_busy_o[0:0]
    assign $0\instr_req_o[0:0] $1\instr_req_o[0:0]
    assign $0\pc_set_o[0:0] $1\pc_set_o[0:0]
    assign $0\pc_set_spec_o[0:0] $1\pc_set_spec_o[0:0]
    assign $0\pc_mux_o[2:0] $1\pc_mux_o[2:0]
    assign $0\exc_pc_mux_o[1:0] $1\exc_pc_mux_o[1:0]
    assign $0\exc_cause_o[5:0] $1\exc_cause_o[5:0]
    assign $0\csr_save_if_o[0:0] $1\csr_save_if_o[0:0]
    assign $0\csr_save_id_o[0:0] $1\csr_save_id_o[0:0]
    assign $0\csr_restore_mret_id_o[0:0] $1\csr_restore_mret_id_o[0:0]
    assign $0\csr_restore_dret_id_o[0:0] $1\csr_restore_dret_id_o[0:0]
    assign $0\csr_save_cause_o[0:0] $1\csr_save_cause_o[0:0]
    assign $0\csr_mtval_o[31:0] $1\csr_mtval_o[31:0]
    assign $0\debug_cause_o[2:0] $1\debug_cause_o[2:0]
    assign $0\debug_csr_save_o[0:0] $1\debug_csr_save_o[0:0]
    assign $0\perf_jump_o[0:0] $1\perf_jump_o[0:0]
    assign $0\perf_tbranch_o[0:0] $1\perf_tbranch_o[0:0]
    assign $0\flush_id[0:0] $1\flush_id[0:0]
    assign $0\controller_run_o[0:0] $1\controller_run_o[0:0]
    assign $0\ctrl_fsm_ns[3:0] $1\ctrl_fsm_ns[3:0]
    assign $0\nmi_mode_d[0:0] $1\nmi_mode_d[0:0]
    assign $0\debug_mode_d[0:0] $1\debug_mode_d[0:0]
    assign $0\halt_if[0:0] $1\halt_if[0:0]
    assign $0\retain_id[0:0] $1\retain_id[0:0]
    assign $0\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5619 $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621
    assign $0\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5620 $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:342.3-551.10"
    switch \ctrl_fsm_cs
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0000
        assign $1\ctrl_busy_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign $1\flush_id[0:0] 1'0
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\instr_req_o[0:0] 1'0
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\pc_set_o[0:0] 1'1
        assign $1\pc_set_spec_o[0:0] 1'1
        assign $1\ctrl_fsm_ns[3:0] 4'0001
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0001
        assign $1\ctrl_busy_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign $1\flush_id[0:0] 1'0
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\instr_req_o[0:0] 1'1
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\pc_set_o[0:0] 1'1
        assign $1\pc_set_spec_o[0:0] 1'1
        assign $1\ctrl_fsm_ns[3:0] 4'0100
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0010
        assign { } { }
        assign { } { }
        assign $1\pc_set_o[0:0] 1'0
        assign $1\pc_set_spec_o[0:0] 1'0
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign { } { }
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign { } { }
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\ctrl_busy_o[0:0] 1'0
        assign $1\instr_req_o[0:0] 1'0
        assign $1\halt_if[0:0] 1'1
        assign $1\flush_id[0:0] 1'1
        assign $1\ctrl_fsm_ns[3:0] 4'0011
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0011
        assign { } { }
        assign { } { }
        assign $1\pc_set_o[0:0] 1'0
        assign $1\pc_set_spec_o[0:0] 1'0
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign { } { }
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign { } { }
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\instr_req_o[0:0] 1'0
        assign $1\halt_if[0:0] 1'1
        assign $1\flush_id[0:0] 1'1
        assign $1\ctrl_busy_o[0:0] $2\ctrl_busy_o[0:0]
        assign $1\ctrl_fsm_ns[3:0] $2\ctrl_fsm_ns[3:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.5-371.25"
        switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368$5626_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:368.9-368.94"
          case 1'1
            assign $2\ctrl_busy_o[0:0] 1'1
            assign { } { }
            assign $2\ctrl_fsm_ns[3:0] 4'0100
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:370.5-370.9"
          case 
            assign { } { }
            assign $2\ctrl_fsm_ns[3:0] \ctrl_fsm_cs
            assign $2\ctrl_busy_o[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0100
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign $1\pc_set_o[0:0] 1'0
        assign $1\pc_set_spec_o[0:0] 1'0
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign $1\flush_id[0:0] 1'0
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign { } { }
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\ctrl_fsm_ns[3:0] $5\ctrl_fsm_ns[3:0]
        assign $1\halt_if[0:0] $3\halt_if[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:374.5-375.27"
        switch \id_in_ready_o
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:374.9-374.22"
          case 1'1
            assign { } { }
            assign $3\ctrl_fsm_ns[3:0] 4'0101
          case 
            assign $3\ctrl_fsm_ns[3:0] \ctrl_fsm_cs
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:376.5-379.8"
        switch \handle_irq
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:376.9-376.19"
          case 1'1
            assign { } { }
            assign { } { }
            assign $4\ctrl_fsm_ns[3:0] 4'0111
            assign $2\halt_if[0:0] 1'1
          case 
            assign $4\ctrl_fsm_ns[3:0] $3\ctrl_fsm_ns[3:0]
            assign $2\halt_if[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:380.5-383.8"
        switch \enter_debug_mode
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:380.9-380.25"
          case 1'1
            assign { } { }
            assign { } { }
            assign $5\ctrl_fsm_ns[3:0] 4'1000
            assign $3\halt_if[0:0] 1'1
          case 
            assign $5\ctrl_fsm_ns[3:0] $4\ctrl_fsm_ns[3:0]
            assign $3\halt_if[0:0] $2\halt_if[0:0]
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0101
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\flush_id[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign { } { }
        assign { } { }
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\controller_run_o[0:0] 1'1
        assign $1\pc_mux_o[2:0] 3'001
        assign { } { }
        assign $1\retain_id[0:0] $2\retain_id[0:0]
        assign $1\pc_set_o[0:0] $2\pc_set_o[0:0]
        assign $1\perf_jump_o[0:0] $2\perf_jump_o[0:0]
        assign $1\perf_tbranch_o[0:0] $2\perf_tbranch_o[0:0]
        assign $1\pc_set_spec_o[0:0] $2\pc_set_spec_o[0:0]
        assign { } { }
        assign $1\ctrl_fsm_ns[3:0] $8\ctrl_fsm_ns[3:0]
        assign $1\halt_if[0:0] $5\halt_if[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:388.5-392.8"
        switch \special_req_all
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:388.9-388.24"
          case 1'1
            assign { } { }
            assign { } { }
            assign $2\retain_id[0:0] 1'1
            assign $6\ctrl_fsm_ns[3:0] $7\ctrl_fsm_ns[3:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390.6-391.27"
            switch $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390$5627_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:390.10-390.37"
              case 1'1
                assign { } { }
                assign $7\ctrl_fsm_ns[3:0] 4'0110
              case 
                assign $7\ctrl_fsm_ns[3:0] \ctrl_fsm_cs
            end
          case 
            assign $6\ctrl_fsm_ns[3:0] \ctrl_fsm_cs
            assign $2\retain_id[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393.5-402.8"
        switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393$5628_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:393.9-393.28"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\pc_set_o[0:0] $3\pc_set_o[0:0]
            assign $2\perf_jump_o[0:0] $3\perf_jump_o[0:0]
            assign $2\perf_tbranch_o[0:0] $3\perf_tbranch_o[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394.6-398.9"
            switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394$5629_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:394.10-394.36"
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\pc_set_o[0:0] 1'1
                assign $3\perf_tbranch_o[0:0] \branch_set_i
                assign $3\perf_jump_o[0:0] \jump_set_i
              case 
                assign $3\pc_set_o[0:0] 1'0
                assign $3\perf_jump_o[0:0] 1'0
                assign $3\perf_tbranch_o[0:0] 1'0
            end
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:399.6-401.38"
            switch 1'0
              case 
            end
          case 
            assign $2\pc_set_o[0:0] 1'0
            assign $2\perf_jump_o[0:0] 1'0
            assign $2\perf_tbranch_o[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.5-404.67"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403$5632_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:403.9-403.65"
          case 1'1
            assign { } { }
            assign $2\pc_set_spec_o[0:0] 1'1
          case 
            assign $2\pc_set_spec_o[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.5-406.21"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405$5634_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:405.9-405.50"
          case 1'1
            assign { } { }
            assign $4\halt_if[0:0] 1'1
          case 
            assign $4\halt_if[0:0] 1'0
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.5-415.9"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407$5637_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:407.9-407.35"
          case 1'1
            assign { } { }
            assign { } { }
            assign $8\ctrl_fsm_ns[3:0] $9\ctrl_fsm_ns[3:0]
            assign $5\halt_if[0:0] $6\halt_if[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:408.6-415.9"
            switch \enter_debug_mode
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:408.10-408.26"
              case 1'1
                assign { } { }
                assign { } { }
                assign $9\ctrl_fsm_ns[3:0] 4'1000
                assign $6\halt_if[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:412.6-412.10"
              case 
                assign { } { }
                assign { } { }
                assign $9\ctrl_fsm_ns[3:0] $10\ctrl_fsm_ns[3:0]
                assign $6\halt_if[0:0] $7\halt_if[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:412.11-415.9"
                switch \handle_irq
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:412.15-412.25"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign $10\ctrl_fsm_ns[3:0] 4'0111
                    assign $7\halt_if[0:0] 1'1
                  case 
                    assign $10\ctrl_fsm_ns[3:0] $6\ctrl_fsm_ns[3:0]
                    assign $7\halt_if[0:0] $4\halt_if[0:0]
                end
            end
          case 
            assign $8\ctrl_fsm_ns[3:0] $6\ctrl_fsm_ns[3:0]
            assign $5\halt_if[0:0] $4\halt_if[0:0]
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0111
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign { } { }
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign $1\flush_id[0:0] 1'0
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\pc_mux_o[2:0] 3'010
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\pc_set_o[0:0] $4\pc_set_o[0:0]
        assign $1\pc_set_spec_o[0:0] $3\pc_set_spec_o[0:0]
        assign $1\exc_cause_o[5:0] $2\exc_cause_o[5:0]
        assign $1\csr_save_if_o[0:0] $2\csr_save_if_o[0:0]
        assign $1\csr_save_cause_o[0:0] $2\csr_save_cause_o[0:0]
        assign $1\nmi_mode_d[0:0] $2\nmi_mode_d[0:0]
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5638
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5639
        assign $1\ctrl_fsm_ns[3:0] 4'0101
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:420.5-437.8"
        switch \handle_irq
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:420.9-420.19"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $4\pc_set_o[0:0] 1'1
            assign $3\pc_set_spec_o[0:0] 1'1
            assign $2\csr_save_if_o[0:0] 1'1
            assign $2\csr_save_cause_o[0:0] 1'1
            assign $2\exc_cause_o[5:0] $3\exc_cause_o[5:0]
            assign $2\nmi_mode_d[0:0] $3\nmi_mode_d[0:0]
            assign $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5638 $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5642
            assign $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5639 $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5643
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.6-436.52"
            switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425$5641_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:425.10-425.33"
              case 1'1
                assign { } { }
                assign { } { }
                assign $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5642 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
                assign $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5643 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
                assign $3\exc_cause_o[5:0] 6'111111
                assign $3\nmi_mode_d[0:0] 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429.6-429.10"
              case 
                assign { } { }
                assign $3\nmi_mode_d[0:0] \nmi_mode_q
                assign { } { }
                assign { } { }
                assign $3\exc_cause_o[5:0] $4\exc_cause_o[5:0]
                assign $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5642 $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5645
                assign $3\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5643 $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5646
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429.11-436.52"
                switch $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429$5644_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:429.15-429.52"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5646 { 2'11 \mfip_id }
                    assign $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5645 { 2'11 \mfip_id }
                    assign $4\exc_cause_o[5:0] { 2'11 \mfip_id }
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:431.6-431.10"
                  case 
                    assign { } { }
                    assign $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5645 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
                    assign $4\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5646 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
                    assign $4\exc_cause_o[5:0] $5\exc_cause_o[5:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:431.11-436.52"
                    switch \irqs_i [15]
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:431.15-431.25"
                      case 1'1
                        assign { } { }
                        assign $5\exc_cause_o[5:0] 6'101011
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:433.6-433.10"
                      case 
                        assign { } { }
                        assign $5\exc_cause_o[5:0] $6\exc_cause_o[5:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:433.11-436.52"
                        switch \irqs_i [17]
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:433.15-433.25"
                          case 1'1
                            assign { } { }
                            assign $6\exc_cause_o[5:0] 6'100011
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:435.6-435.10"
                          case 
                            assign { } { }
                            assign $6\exc_cause_o[5:0] 6'100111
                        end
                    end
                end
            end
          case 
            assign $4\pc_set_o[0:0] 1'0
            assign $3\pc_set_spec_o[0:0] 1'0
            assign $2\exc_cause_o[5:0] 6'000000
            assign $2\csr_save_if_o[0:0] 1'0
            assign $2\csr_save_cause_o[0:0] 1'0
            assign $2\nmi_mode_d[0:0] \nmi_mode_q
            assign $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5638 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
            assign $2\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5639 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'1000
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exc_cause_o[5:0] 6'000000
        assign { } { }
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign { } { }
        assign $1\csr_mtval_o[31:0] 0
        assign { } { }
        assign { } { }
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign { } { }
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign { } { }
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\pc_mux_o[2:0] 3'010
        assign $1\exc_pc_mux_o[1:0] 2'10
        assign $1\pc_set_o[0:0] $5\pc_set_o[0:0]
        assign $1\pc_set_spec_o[0:0] $4\pc_set_spec_o[0:0]
        assign $1\csr_save_if_o[0:0] $3\csr_save_if_o[0:0]
        assign $1\csr_save_cause_o[0:0] $3\csr_save_cause_o[0:0]
        assign $1\debug_cause_o[2:0] $2\debug_cause_o[2:0]
        assign $1\debug_csr_save_o[0:0] $2\debug_csr_save_o[0:0]
        assign $1\flush_id[0:0] $2\flush_id[0:0]
        assign $1\debug_mode_d[0:0] $2\debug_mode_d[0:0]
        assign $1\ctrl_fsm_ns[3:0] 4'0101
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.5-457.8"
        switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443$5648_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:443.9-443.64"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\flush_id[0:0] 1'1
            assign $5\pc_set_o[0:0] 1'1
            assign $4\pc_set_spec_o[0:0] 1'1
            assign $3\csr_save_if_o[0:0] 1'1
            assign $2\debug_csr_save_o[0:0] 1'1
            assign $3\csr_save_cause_o[0:0] 1'1
            assign $2\debug_cause_o[2:0] $3\debug_cause_o[2:0]
            assign $2\debug_mode_d[0:0] 1'1
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:450.6-455.50"
            switch \trigger_match_i
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:450.10-450.25"
              case 1'1
                assign { } { }
                assign $3\debug_cause_o[2:0] 3'010
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:452.6-452.10"
              case 
                assign { } { }
                assign $3\debug_cause_o[2:0] $4\debug_cause_o[2:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:452.11-455.50"
                switch \debug_single_step_i
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:452.15-452.34"
                  case 1'1
                    assign { } { }
                    assign $4\debug_cause_o[2:0] 3'100
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:454.6-454.10"
                  case 
                    assign { } { }
                    assign $4\debug_cause_o[2:0] 3'011
                end
            end
          case 
            assign $5\pc_set_o[0:0] 1'0
            assign $4\pc_set_spec_o[0:0] 1'0
            assign $3\csr_save_if_o[0:0] 1'0
            assign $3\csr_save_cause_o[0:0] 1'0
            assign $2\debug_cause_o[2:0] 3'001
            assign $2\debug_csr_save_o[0:0] 1'0
            assign $2\flush_id[0:0] 1'0
            assign $2\debug_mode_d[0:0] \debug_mode_q
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'1001
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign { } { }
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign { } { }
        assign $1\csr_mtval_o[31:0] 0
        assign { } { }
        assign { } { }
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign { } { }
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign { } { }
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\flush_id[0:0] 1'1
        assign $1\pc_mux_o[2:0] 3'010
        assign $1\pc_set_o[0:0] 1'1
        assign $1\pc_set_spec_o[0:0] 1'1
        assign $1\exc_pc_mux_o[1:0] 2'10
        assign $1\csr_save_id_o[0:0] $2\csr_save_id_o[0:0]
        assign $1\csr_save_cause_o[0:0] $4\csr_save_cause_o[0:0]
        assign $1\debug_cause_o[2:0] $5\debug_cause_o[2:0]
        assign $1\debug_csr_save_o[0:0] $3\debug_csr_save_o[0:0]
        assign $1\debug_mode_d[0:0] 1'1
        assign $1\ctrl_fsm_ns[3:0] 4'0101
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.5-471.8"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466$5650_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:466.9-466.43"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $4\csr_save_cause_o[0:0] 1'1
            assign $2\csr_save_id_o[0:0] 1'1
            assign $3\debug_csr_save_o[0:0] 1'1
            assign $5\debug_cause_o[2:0] 3'001
          case 
            assign $2\csr_save_id_o[0:0] 1'0
            assign $4\csr_save_cause_o[0:0] 1'0
            assign $5\debug_cause_o[2:0] 3'001
            assign $3\debug_csr_save_o[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 4'0110
        assign $1\ctrl_busy_o[0:0] 1'1
        assign $1\instr_req_o[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\csr_save_if_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign { } { }
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\halt_if[0:0] 1'1
        assign { } { }
        assign { } { }
        assign $1\pc_set_o[0:0] $6\pc_set_o[0:0]
        assign $1\pc_set_spec_o[0:0] $5\pc_set_spec_o[0:0]
        assign $1\pc_mux_o[2:0] $2\pc_mux_o[2:0]
        assign $1\exc_pc_mux_o[1:0] $2\exc_pc_mux_o[1:0]
        assign $1\exc_cause_o[5:0] $7\exc_cause_o[5:0]
        assign $1\csr_save_id_o[0:0] $3\csr_save_id_o[0:0]
        assign $1\csr_restore_mret_id_o[0:0] $2\csr_restore_mret_id_o[0:0]
        assign $1\csr_restore_dret_id_o[0:0] $2\csr_restore_dret_id_o[0:0]
        assign $1\csr_save_cause_o[0:0] $5\csr_save_cause_o[0:0]
        assign $1\csr_mtval_o[31:0] $2\csr_mtval_o[31:0]
        assign $1\flush_id[0:0] $3\flush_id[0:0]
        assign { } { }
        assign $1\nmi_mode_d[0:0] $4\nmi_mode_d[0:0]
        assign $1\debug_mode_d[0:0] $3\debug_mode_d[0:0]
        assign $1\ctrl_fsm_ns[3:0] $18\ctrl_fsm_ns[3:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.5-543.30"
        switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479$5652_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:479.9-479.49"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\csr_restore_mret_id_o[0:0] 1'0
            assign $2\csr_restore_dret_id_o[0:0] 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $4\nmi_mode_d[0:0] \nmi_mode_q
            assign $3\debug_mode_d[0:0] \debug_mode_q
            assign { } { }
            assign { } { }
            assign $2\pc_mux_o[2:0] 3'010
            assign $2\exc_pc_mux_o[1:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:483$5653_Y
            assign { } { }
            assign { } { }
            assign $6\pc_set_o[0:0] $7\pc_set_o[0:0]
            assign $5\pc_set_spec_o[0:0] $6\pc_set_spec_o[0:0]
            assign $7\exc_cause_o[5:0] $8\exc_cause_o[5:0]
            assign $3\csr_save_id_o[0:0] $5\csr_save_id_o[0:0]
            assign $5\csr_save_cause_o[0:0] $6\csr_save_cause_o[0:0]
            assign $2\csr_mtval_o[31:0] $3\csr_mtval_o[31:0]
            assign $3\flush_id[0:0] $4\flush_id[0:0]
            assign $11\ctrl_fsm_ns[3:0] $12\ctrl_fsm_ns[3:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:484.6-490.9"
            switch 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:488.6-488.10"
              case 
                assign { } { }
                assign $4\csr_save_id_o[0:0] 1'0
            end
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:492.6-523.13"
            switch 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \instr_fetch_err_prio
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign { } { }
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign { } { }
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
                assign $8\exc_cause_o[5:0] 6'000001
                assign $3\csr_mtval_o[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:495$5655_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \illegal_insn_prio
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign { } { }
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign { } { }
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
                assign $8\exc_cause_o[5:0] 6'000010
                assign $3\csr_mtval_o[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:499$5656_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \ecall_insn_prio
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign { } { }
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign $3\csr_mtval_o[31:0] 0
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
                assign $8\exc_cause_o[5:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:501$5658_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \ebrk_insn_prio
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\csr_mtval_o[31:0] 0
                assign { } { }
                assign { } { }
                assign $7\pc_set_o[0:0] $8\pc_set_o[0:0]
                assign $6\pc_set_spec_o[0:0] $7\pc_set_spec_o[0:0]
                assign $8\exc_cause_o[5:0] $9\exc_cause_o[5:0]
                assign $5\csr_save_id_o[0:0] $6\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] $7\csr_save_cause_o[0:0]
                assign $4\flush_id[0:0] $5\flush_id[0:0]
                assign $12\ctrl_fsm_ns[3:0] $13\ctrl_fsm_ns[3:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503.8-512.53"
                switch $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503$5659_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:503.12-503.44"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign $9\exc_cause_o[5:0] 6'000000
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign $8\pc_set_o[0:0] 1'0
                    assign $7\pc_set_spec_o[0:0] 1'0
                    assign $6\csr_save_id_o[0:0] 1'0
                    assign $7\csr_save_cause_o[0:0] 1'0
                    assign $13\ctrl_fsm_ns[3:0] 4'1001
                    assign $5\flush_id[0:0] 1'0
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:511.8-511.12"
                  case 
                    assign $8\pc_set_o[0:0] 1'1
                    assign $7\pc_set_spec_o[0:0] 1'1
                    assign { } { }
                    assign $6\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                    assign $7\csr_save_cause_o[0:0] 1'1
                    assign $5\flush_id[0:0] 1'1
                    assign $13\ctrl_fsm_ns[3:0] 4'0101
                    assign $9\exc_cause_o[5:0] 6'000011
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \store_err_prio
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign { } { }
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign { } { }
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
                assign $8\exc_cause_o[5:0] 6'000111
                assign $3\csr_mtval_o[31:0] \lsu_addr_last_i
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case \load_err_prio
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign { } { }
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign { } { }
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
                assign $8\exc_cause_o[5:0] 6'000101
                assign $3\csr_mtval_o[31:0] \lsu_addr_last_i
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
              case 
                assign $7\pc_set_o[0:0] 1'1
                assign $6\pc_set_spec_o[0:0] 1'1
                assign $8\exc_cause_o[5:0] 6'000000
                assign $5\csr_save_id_o[0:0] $4\csr_save_id_o[0:0]
                assign $6\csr_save_cause_o[0:0] 1'1
                assign $3\csr_mtval_o[31:0] 0
                assign $4\flush_id[0:0] 1'1
                assign $12\ctrl_fsm_ns[3:0] 4'0101
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:525.5-525.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\exc_pc_mux_o[1:0] 2'01
            assign $7\exc_cause_o[5:0] 6'000000
            assign $3\csr_save_id_o[0:0] 1'0
            assign { } { }
            assign { } { }
            assign $5\csr_save_cause_o[0:0] 1'0
            assign $2\csr_mtval_o[31:0] 0
            assign $3\flush_id[0:0] 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign $6\pc_set_o[0:0] $9\pc_set_o[0:0]
            assign $5\pc_set_spec_o[0:0] $8\pc_set_spec_o[0:0]
            assign $2\pc_mux_o[2:0] $3\pc_mux_o[2:0]
            assign $2\csr_restore_mret_id_o[0:0] $3\csr_restore_mret_id_o[0:0]
            assign $2\csr_restore_dret_id_o[0:0] $3\csr_restore_dret_id_o[0:0]
            assign $11\ctrl_fsm_ns[3:0] $14\ctrl_fsm_ns[3:0]
            assign $4\nmi_mode_d[0:0] $5\nmi_mode_d[0:0]
            assign $3\debug_mode_d[0:0] $4\debug_mode_d[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:525.10-543.30"
            switch \mret_insn
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:525.14-525.23"
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\csr_restore_dret_id_o[0:0] 1'0
                assign $14\ctrl_fsm_ns[3:0] 4'0101
                assign { } { }
                assign $4\debug_mode_d[0:0] \debug_mode_q
                assign $3\pc_mux_o[2:0] 3'011
                assign $9\pc_set_o[0:0] 1'1
                assign $8\pc_set_spec_o[0:0] 1'1
                assign $3\csr_restore_mret_id_o[0:0] 1'1
                assign $5\nmi_mode_d[0:0] $6\nmi_mode_d[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:530.6-531.25"
                switch \nmi_mode_q
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:530.10-530.20"
                  case 1'1
                    assign { } { }
                    assign $6\nmi_mode_d[0:0] 1'0
                  case 
                    assign $6\nmi_mode_d[0:0] \nmi_mode_q
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:533.5-533.9"
              case 
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\csr_restore_mret_id_o[0:0] 1'0
                assign { } { }
                assign { } { }
                assign $5\nmi_mode_d[0:0] \nmi_mode_q
                assign { } { }
                assign $9\pc_set_o[0:0] $10\pc_set_o[0:0]
                assign $8\pc_set_spec_o[0:0] $9\pc_set_spec_o[0:0]
                assign $3\pc_mux_o[2:0] $4\pc_mux_o[2:0]
                assign $3\csr_restore_dret_id_o[0:0] $4\csr_restore_dret_id_o[0:0]
                assign $14\ctrl_fsm_ns[3:0] $15\ctrl_fsm_ns[3:0]
                assign $4\debug_mode_d[0:0] $5\debug_mode_d[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:533.10-543.30"
                switch \dret_insn
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:533.14-533.23"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign $15\ctrl_fsm_ns[3:0] 4'0101
                    assign { } { }
                    assign $4\pc_mux_o[2:0] 3'100
                    assign $10\pc_set_o[0:0] 1'1
                    assign $9\pc_set_spec_o[0:0] 1'1
                    assign $5\debug_mode_d[0:0] 1'0
                    assign $4\csr_restore_dret_id_o[0:0] 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:540.5-540.9"
                  case 
                    assign $10\pc_set_o[0:0] 1'0
                    assign $9\pc_set_spec_o[0:0] 1'0
                    assign $4\pc_mux_o[2:0] 3'000
                    assign $4\csr_restore_dret_id_o[0:0] 1'0
                    assign { } { }
                    assign $5\debug_mode_d[0:0] \debug_mode_q
                    assign $15\ctrl_fsm_ns[3:0] $16\ctrl_fsm_ns[3:0]
                    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:540.10-543.30"
                    switch \wfi_insn
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:540.14-540.22"
                      case 1'1
                        assign { } { }
                        assign $16\ctrl_fsm_ns[3:0] 4'0010
                      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542.5-542.9"
                      case 
                        assign { } { }
                        assign $16\ctrl_fsm_ns[3:0] $17\ctrl_fsm_ns[3:0]
                        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542.10-543.30"
                        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542$5660_Y
                          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:542.14-542.42"
                          case 1'1
                            assign { } { }
                            assign $17\ctrl_fsm_ns[3:0] 4'0111
                          case 
                            assign $17\ctrl_fsm_ns[3:0] 4'0101
                        end
                    end
                end
            end
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.5-545.33"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544$5663_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:544.9-544.67"
          case 1'1
            assign { } { }
            assign $18\ctrl_fsm_ns[3:0] 4'1000
          case 
            assign $18\ctrl_fsm_ns[3:0] $11\ctrl_fsm_ns[3:0]
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:0.0-0.0"
      case 
        assign $1\ctrl_busy_o[0:0] 1'1
        assign { } { }
        assign $1\pc_set_o[0:0] 1'0
        assign $1\pc_set_spec_o[0:0] 1'0
        assign $1\pc_mux_o[2:0] 3'000
        assign $1\exc_pc_mux_o[1:0] 2'01
        assign $1\exc_cause_o[5:0] 6'000000
        assign $1\csr_save_if_o[0:0] 1'0
        assign $1\csr_save_id_o[0:0] 1'0
        assign $1\csr_restore_mret_id_o[0:0] 1'0
        assign $1\csr_restore_dret_id_o[0:0] 1'0
        assign $1\csr_save_cause_o[0:0] 1'0
        assign $1\csr_mtval_o[31:0] 0
        assign $1\debug_cause_o[2:0] 3'001
        assign $1\debug_csr_save_o[0:0] 1'0
        assign $1\perf_jump_o[0:0] 1'0
        assign $1\perf_tbranch_o[0:0] 1'0
        assign $1\flush_id[0:0] 1'0
        assign $1\controller_run_o[0:0] 1'0
        assign { } { }
        assign $1\nmi_mode_d[0:0] \nmi_mode_q
        assign $1\debug_mode_d[0:0] \debug_mode_q
        assign $1\halt_if[0:0] 1'0
        assign $1\retain_id[0:0] 1'0
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result[5:0]$5621 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result
        assign $1\sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp[5:0]$5622 \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp
        assign $1\instr_req_o[0:0] 1'0
        assign $1\ctrl_fsm_ns[3:0] 4'0000
    end
    sync always
      update \ctrl_busy_o $0\ctrl_busy_o[0:0]
      update \instr_req_o $0\instr_req_o[0:0]
      update \pc_set_o $0\pc_set_o[0:0]
      update \pc_set_spec_o $0\pc_set_spec_o[0:0]
      update \pc_mux_o $0\pc_mux_o[2:0]
      update \nt_branch_mispredict_o $0\nt_branch_mispredict_o[0:0]
      update \exc_pc_mux_o $0\exc_pc_mux_o[1:0]
      update \exc_cause_o $0\exc_cause_o[5:0]
      update \csr_save_if_o $0\csr_save_if_o[0:0]
      update \csr_save_id_o $0\csr_save_id_o[0:0]
      update \csr_save_wb_o $0\csr_save_wb_o[0:0]
      update \csr_restore_mret_id_o $0\csr_restore_mret_id_o[0:0]
      update \csr_restore_dret_id_o $0\csr_restore_dret_id_o[0:0]
      update \csr_save_cause_o $0\csr_save_cause_o[0:0]
      update \csr_mtval_o $0\csr_mtval_o[31:0]
      update \debug_cause_o $0\debug_cause_o[2:0]
      update \debug_csr_save_o $0\debug_csr_save_o[0:0]
      update \perf_jump_o $0\perf_jump_o[0:0]
      update \perf_tbranch_o $0\perf_tbranch_o[0:0]
      update \flush_id $0\flush_id[0:0]
      update \controller_run_o $0\controller_run_o[0:0]
      update \ctrl_fsm_ns $0\ctrl_fsm_ns[3:0]
      update \nmi_mode_d $0\nmi_mode_d[0:0]
      update \debug_mode_d $0\debug_mode_d[0:0]
      update \halt_if $0\halt_if[0:0]
      update \retain_id $0\retain_id[0:0]
      update \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.$result 6'x
      update \sv2v_cast_6$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:430$5571.inp 6'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559.2-578.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:559$5673
    assign $0\ctrl_fsm_cs[3:0] \ctrl_fsm_cs
    assign $0\nmi_mode_q[0:0] \nmi_mode_q
    assign $0\debug_mode_q[0:0] \debug_mode_q
    assign $0\load_err_q[0:0] \load_err_q
    assign $0\store_err_q[0:0] \store_err_q
    assign $0\exc_req_q[0:0] \exc_req_q
    assign $0\illegal_insn_q[0:0] \illegal_insn_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560.3-577.6"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560$5674_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:560.7-560.14"
      case 1'1
        assign $0\ctrl_fsm_cs[3:0] 4'0000
        assign $0\nmi_mode_q[0:0] 1'0
        assign $0\debug_mode_q[0:0] 1'0
        assign $0\load_err_q[0:0] 1'0
        assign $0\store_err_q[0:0] 1'0
        assign $0\exc_req_q[0:0] 1'0
        assign $0\illegal_insn_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:569.3-569.7"
      case 
        assign $0\ctrl_fsm_cs[3:0] \ctrl_fsm_ns
        assign $0\nmi_mode_q[0:0] \nmi_mode_d
        assign $0\debug_mode_q[0:0] \debug_mode_d
        assign $0\load_err_q[0:0] \load_err_d
        assign $0\store_err_q[0:0] \store_err_d
        assign $0\exc_req_q[0:0] \exc_req_d
        assign $0\illegal_insn_q[0:0] \illegal_insn_d
    end
    sync posedge \clk_i
      update \ctrl_fsm_cs $0\ctrl_fsm_cs[3:0]
      update \nmi_mode_q $0\nmi_mode_q[0:0]
      update \debug_mode_q $0\debug_mode_q[0:0]
      update \load_err_q $0\load_err_q[0:0]
      update \store_err_q $0\store_err_q[0:0]
      update \exc_req_q $0\exc_req_q[0:0]
      update \illegal_insn_q $0\illegal_insn_q[0:0]
    sync negedge \rst_ni
      update \ctrl_fsm_cs $0\ctrl_fsm_cs[3:0]
      update \nmi_mode_q $0\nmi_mode_q[0:0]
      update \debug_mode_q $0\debug_mode_q[0:0]
      update \load_err_q $0\load_err_q[0:0]
      update \store_err_q $0\store_err_q[0:0]
      update \exc_req_q $0\exc_req_q[0:0]
      update \illegal_insn_q $0\illegal_insn_q[0:0]
  end
  connect \load_err_d \load_err_i
  connect \store_err_d \store_err_i
  connect \ecall_insn $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:176$5572_Y
  connect \mret_insn $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:177$5573_Y
  connect \dret_insn $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:178$5574_Y
  connect \wfi_insn $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:179$5575_Y
  connect \ebrk_insn $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:180$5576_Y
  connect \csr_pipe_flush $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:181$5577_Y
  connect \instr_fetch_err $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:182$5578_Y
  connect \illegal_dret $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:183$5580_Y
  connect \illegal_umode $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:185$5584_Y
  connect \illegal_insn_d $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:187$5588_Y
  connect \exc_req_d $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:188$5593_Y
  connect \exc_req_lsu $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:189$5594_Y
  connect \special_req_all $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:190$5599_Y
  connect \special_req_branch $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:191$5601_Y
  connect \enter_debug_mode $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:240$5606_Y
  connect \ebreak_into_debug $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:242$5610_Y
  connect \handle_irq $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:243$5616_Y
  connect \unused_irq_timer \irqs_i [16]
  connect \flush_id_o \flush_id
  connect \debug_mode_o \debug_mode_q
  connect \nmi_mode_o \nmi_mode_q
  connect \stall $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:556$5664_Y
  connect \id_in_ready_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:557$5669_Y
  connect \instr_valid_clear_o $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_controller.v:558$5672_Y
  connect \wb_exception_o 1'0
end
attribute \hdlname "ibex_id_stage"
attribute \top 1
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:1.1-751.10"
module \ibex_id_stage
  parameter \RV32E 1'0
  parameter \RV32M 2
  parameter \RV32B 0
  parameter \DataIndTiming 1'0
  parameter \BranchTargetALU 1'0
  parameter \SpecBranch 1'0
  parameter \WritebackStage 1'0
  parameter \BranchPredictor 1'0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:322.2-330.5"
  wire width 32 $0\alu_operand_a[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\branch_not_set[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\branch_set_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\branch_spec[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:373.4-373.48"
  wire width 32 $0\bt_a_operand_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:376.4-376.48"
  wire width 32 $0\bt_b_operand_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  wire $0\csr_pipe_flush[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:586.4-590.35"
  wire $0\g_branch_set_flop.branch_set_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:612.2-617.5"
  wire $0\id_fsm_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395.4-400.7"
  wire width 34 $0\imd_val_q[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395.4-400.7"
  wire width 34 $0\imd_val_q[67:34]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:377.4-388.7"
  wire width 32 $0\imm_b[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\jump_set[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\perf_branch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:407.2-413.5"
  wire width 32 $0\rf_wdata_id_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\stall_alu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\stall_branch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\stall_jump[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $0\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:322.2-330.5"
  wire width 32 $1\alu_operand_a[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\branch_set_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\branch_spec[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  wire $1\csr_pipe_flush[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:377.4-388.7"
  wire width 32 $1\imm_b[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\jump_set[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\perf_branch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:407.2-413.5"
  wire width 32 $1\rf_wdata_id_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\stall_alu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\stall_branch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\stall_jump[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $1\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\branch_set_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\branch_spec[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  wire $2\csr_pipe_flush[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\jump_set[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\perf_branch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\stall_alu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\stall_branch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\stall_jump[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $2\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\branch_set_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\branch_spec[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  wire $3\csr_pipe_flush[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\jump_set[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\perf_branch_o[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\stall_alu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\stall_branch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\stall_jump[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $3\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  wire $4\csr_pipe_flush[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $4\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $4\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $4\stall_branch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $4\stall_jump[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $4\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $5\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $5\rf_we_raw[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $5\stall_multdiv[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  wire $6\id_fsm_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.23-404.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5478_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.22-404.73"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5480_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490.26-490.81"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5502_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561.38-561.68"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5504_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569.24-569.54"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5508_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569.23-569.73"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5509_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648.24-648.60"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5517_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669.19-669.41"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669$5520_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670.10-670.38"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670$5521_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.23-683.44"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5529_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.22-683.63"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5530_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684.29-684.70"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5532_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.40-720.93"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5563_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.23-720.94"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5564_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.30-722.64"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5566_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.29-722.82"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5567_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.32-743.61"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5568_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.31-743.82"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5570_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.36-747.64"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5535_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.35-747.85"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5537_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.34-747.108"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5539_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.33-747.130"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5541_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749.27-749.54"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749$5542_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750.27-750.53"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750$5543_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318.18-318.51"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5473_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391.26-391.63"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5476_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.8-482.27"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5483_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.34-482.67"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5484_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.73-482.104"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5485_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.9-483.53"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5488_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.59-483.99"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5489_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.13-486.32"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5491_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.11-487.52"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5494_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.58-487.98"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5495_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.105-487.151"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5497_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.158-487.204"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5499_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684.46-684.69"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5531_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.7-482.106"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5487_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.12-486.71"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5493_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.25-591.62"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5555_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.30-592.67"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5558_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.42-647.79"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5514_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5549_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5551_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587.9-587.16"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587$5553_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.44-591.62"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5554_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.49-592.67"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5557_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613.7-613.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613$5511_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.33-482.105"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5486_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.8-483.100"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5490_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.10-487.99"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5496_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.9-487.152"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5498_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.8-487.205"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5500_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.20-647.80"
  wire $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5515_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.38-486.70"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5492_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.54-404.73"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5479_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641.12-641.23"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641$5513_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.23-683.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5527_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.35-683.44"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5528_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.55-720.72"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5561_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.46-722.64"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5565_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.65-743.82"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5569_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.36-747.46"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5533_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.49-747.64"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5534_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.68-747.85"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5536_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.89-747.108"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5538_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.112-747.130"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5540_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490.43-490.80"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5501_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560.26-560.50"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560$5503_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648.23-648.81"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5518_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649.23-649.60"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649$5519_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.24-682.47"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5522_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.23-682.64"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5523_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.22-682.78"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5524_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.21-682.94"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5525_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.20-682.107"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5526_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.55-720.92"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5562_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312.29-312.91"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312$5470_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314.29-314.91"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314$5471_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316.26-316.92"
  wire width 3 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316$5472_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318.18-318.82"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5474_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384.39-384.90"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384$5547_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391.26-391.88"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5477_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561.20-561.75"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5505_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562.23-562.59"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562$5506_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563.22-563.57"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563$5507_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.25-591.92"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5556_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.30-592.96"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5559_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.20-647.108"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5516_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718.30-718.73"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718$5560_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:287.7-287.25"
  wire \alu_multicycle_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:283.13-283.29"
  wire width 2 \alu_op_a_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:284.13-284.33"
  wire width 2 \alu_op_a_mux_sel_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:285.7-285.23"
  wire \alu_op_b_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:286.7-286.27"
  wire \alu_op_b_mux_sel_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:309.13-309.26"
  wire width 32 \alu_operand_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:153.21-153.39"
  wire width 32 output 30 \alu_operand_a_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:310.14-310.27"
  wire width 32 \alu_operand_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:154.21-154.39"
  wire width 32 output 31 \alu_operand_b_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:282.13-282.25"
  wire width 6 \alu_operator
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:152.20-152.37"
  wire width 6 output 29 \alu_operator_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:139.13-139.30"
  wire input 16 \branch_decision_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:242.7-242.20"
  wire \branch_in_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:247.6-247.20"
  wire \branch_not_set
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:245.7-245.17"
  wire \branch_set
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:246.6-246.18"
  wire \branch_set_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:244.7-244.22"
  wire \branch_set_spec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:243.6-243.17"
  wire \branch_spec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:248.7-248.19"
  wire \branch_taken
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:290.13-290.25"
  wire width 2 \bt_a_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:158.20-158.34"
  wire width 32 output 35 \bt_a_operand_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:291.13-291.25"
  wire width 3 \bt_b_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:159.20-159.34"
  wire width 32 output 36 \bt_b_operand_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:124.13-124.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:255.7-255.21"
  wire \controller_run
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:169.14-169.26"
  wire output 46 \csr_access_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:191.13-191.30"
  wire input 68 \csr_mstatus_mie_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:180.13-180.29"
  wire input 57 \csr_mstatus_tw_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:178.21-178.32"
  wire width 32 output 55 \csr_mtval_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:171.14-171.25"
  wire output 48 \csr_op_en_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:170.20-170.28"
  wire width 2 output 47 \csr_op_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:308.6-308.20"
  wire \csr_pipe_flush
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:207.20-207.31"
  wire width 32 input 84 \csr_rdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:176.14-176.35"
  wire output 53 \csr_restore_dret_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:175.14-175.35"
  wire output 52 \csr_restore_mret_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:177.14-177.30"
  wire output 54 \csr_save_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:173.14-173.27"
  wire output 50 \csr_save_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:172.14-172.27"
  wire output 49 \csr_save_if_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:174.14-174.27"
  wire output 51 \csr_save_wb_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:126.14-126.25"
  wire output 3 \ctrl_busy_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:182.13-182.30"
  wire input 59 \data_ind_timing_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:307.7-307.23"
  wire \data_req_allowed
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:199.20-199.33"
  wire width 3 output 76 \debug_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:200.14-200.30"
  wire output 77 \debug_csr_save_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:203.13-203.28"
  wire input 80 \debug_ebreakm_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:204.13-204.28"
  wire input 81 \debug_ebreaku_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:198.14-198.26"
  wire output 75 \debug_mode_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:201.13-201.24"
  wire input 78 \debug_req_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:202.13-202.32"
  wire input 79 \debug_single_step_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:298.7-298.17"
  wire \div_en_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:161.14-161.25"
  wire output 38 \div_en_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:297.7-297.16"
  wire \div_en_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:163.14-163.26"
  wire output 40 \div_sel_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:238.7-238.20"
  wire \dret_insn_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:236.7-236.16"
  wire \ebrk_insn
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:239.7-239.21"
  wire \ecall_insn_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:222.14-222.21"
  wire output 99 \en_wb_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:150.13-150.23"
  wire input 27 \ex_valid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:145.20-145.31"
  wire width 6 output 22 \exc_cause_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:144.20-144.32"
  wire width 2 output 21 \exc_pc_mux_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:263.7-263.15"
  wire \flush_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:585.8-585.20"
  wire \g_branch_set_flop.branch_set_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:371.16-371.30"
  wire width 32 offset 1 \g_nobtalu.sv2v_tmp_456A8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:374.16-374.30"
  wire width 32 offset 1 \g_nobtalu.sv2v_tmp_EDBFD
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:367.15-367.31"
  wire width 2 \g_nobtalu.unused_a_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:368.15-368.31"
  wire width 3 \g_nobtalu.unused_b_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:727.9-727.32"
  wire \gen_no_stall_mem.unused_data_req_done_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:730.9-730.35"
  wire \gen_no_stall_mem.unused_outstanding_load_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:731.9-731.36"
  wire \gen_no_stall_mem.unused_outstanding_store_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:728.15-728.33"
  wire width 5 \gen_no_stall_mem.unused_rf_waddr_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:733.16-733.38"
  wire width 32 \gen_no_stall_mem.unused_rf_wdata_fwd_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:729.9-729.27"
  wire \gen_no_stall_mem.unused_rf_write_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:732.9-732.28"
  wire \gen_no_stall_mem.unused_wb_exception
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:138.14-138.28"
  wire output 15 \icache_inval_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:610.6-610.14"
  wire \id_fsm_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:609.6-609.14"
  wire \id_fsm_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:137.14-137.27"
  wire output 14 \id_in_ready_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:146.13-146.29"
  wire input 23 \illegal_c_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:181.13-181.31"
  wire input 58 \illegal_csr_insn_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:235.7-235.23"
  wire \illegal_insn_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:127.14-127.28"
  wire output 4 \illegal_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:156.20-156.34"
  wire width 68 input 33 \imd_val_d_ex_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:289.13-289.22"
  wire width 68 \imd_val_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:157.21-157.35"
  wire width 68 output 34 \imd_val_q_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:155.19-155.34"
  wire width 2 input 32 \imd_val_we_ex_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:271.14-271.19"
  wire width 32 \imm_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:292.7-292.20"
  wire \imm_a_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:272.13-272.18"
  wire width 32 \imm_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:293.13-293.26"
  wire width 3 \imm_b_mux_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:294.13-294.30"
  wire width 3 \imm_b_mux_sel_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:267.14-267.24"
  wire width 32 \imm_b_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:265.14-265.24"
  wire width 32 \imm_i_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:269.14-269.24"
  wire width 32 \imm_j_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:266.14-266.24"
  wire width 32 \imm_s_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:268.14-268.24"
  wire width 32 \imm_u_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:133.13-133.29"
  wire input 10 \instr_bp_taken_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:254.7-254.17"
  wire \instr_done
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:253.7-253.22"
  wire \instr_executing
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:147.13-147.30"
  wire input 24 \instr_fetch_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:148.13-148.36"
  wire input 25 \instr_fetch_err_plus2_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:252.7-252.24"
  wire \instr_first_cycle
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:135.14-135.36"
  wire output 12 \instr_first_cycle_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:234.14-234.29"
  wire output 111 \instr_id_done_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:132.13-132.34"
  wire input 9 \instr_is_compressed_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:224.14-224.35"
  wire output 101 \instr_perf_count_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:130.20-130.37"
  wire width 32 input 7 \instr_rdata_alu_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:131.20-131.35"
  wire width 16 input 8 \instr_rdata_c_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:129.20-129.33"
  wire width 32 input 6 \instr_rdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:134.14-134.25"
  wire output 11 \instr_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:223.20-223.35"
  wire width 2 output 100 \instr_type_wb_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:136.14-136.33"
  wire output 13 \instr_valid_clear_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:128.13-128.26"
  wire input 5 \instr_valid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:194.13-194.21"
  wire input 71 \irq_nm_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:192.13-192.26"
  wire input 69 \irq_pending_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:193.20-193.26"
  wire width 18 input 70 \irqs_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:249.7-249.18"
  wire \jump_in_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:251.6-251.14"
  wire \jump_set
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:250.7-250.19"
  wire \jump_set_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:189.13-189.32"
  wire input 66 \lsu_addr_incr_req_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:190.20-190.35"
  wire width 32 input 67 \lsu_addr_last_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:196.13-196.27"
  wire input 73 \lsu_load_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:305.7-305.14"
  wire \lsu_req
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:306.7-306.18"
  wire \lsu_req_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:188.13-188.27"
  wire input 65 \lsu_req_done_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:183.14-183.23"
  wire output 60 \lsu_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:151.13-151.29"
  wire input 28 \lsu_resp_valid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:304.7-304.19"
  wire \lsu_sign_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:186.14-186.28"
  wire output 63 \lsu_sign_ext_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:197.13-197.28"
  wire input 74 \lsu_store_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:303.13-303.21"
  wire width 2 \lsu_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:185.20-185.30"
  wire width 2 output 62 \lsu_type_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:187.21-187.32"
  wire width 32 output 64 \lsu_wdata_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:302.7-302.13"
  wire \lsu_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:184.14-184.22"
  wire output 61 \lsu_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:237.7-237.20"
  wire \mret_insn_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:296.7-296.18"
  wire \mult_en_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:160.14-160.26"
  wire output 37 \mult_en_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:295.7-295.17"
  wire \mult_en_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:162.14-162.27"
  wire output 39 \mult_sel_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:299.7-299.21"
  wire \multdiv_en_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:166.21-166.43"
  wire width 32 output 43 \multdiv_operand_a_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:167.21-167.43"
  wire width 32 output 44 \multdiv_operand_b_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:300.13-300.29"
  wire width 2 \multdiv_operator
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:164.20-164.41"
  wire width 2 output 41 \multdiv_operator_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:168.14-168.32"
  wire output 45 \multdiv_ready_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:301.13-301.32"
  wire width 2 \multdiv_signed_mode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:165.20-165.44"
  wire width 2 output 42 \multdiv_signed_mode_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:264.7-264.22"
  wire \multicycle_done
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:195.14-195.24"
  wire output 72 \nmi_mode_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:143.14-143.36"
  wire output 20 \nt_branch_mispredict_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:226.13-226.34"
  wire input 103 \outstanding_load_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:227.13-227.35"
  wire input 104 \outstanding_store_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:149.20-149.27"
  wire width 32 input 26 \pc_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:142.20-142.28"
  wire width 3 output 19 \pc_mux_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:140.14-140.22"
  wire output 17 \pc_set_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:141.14-141.27"
  wire output 18 \pc_set_spec_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:229.13-229.26"
  wire output 106 \perf_branch_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:233.14-233.29"
  wire output 110 \perf_div_wait_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:231.14-231.31"
  wire output 108 \perf_dside_wait_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:228.14-228.25"
  wire output 105 \perf_jump_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:232.14-232.29"
  wire output 109 \perf_mul_wait_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:230.14-230.28"
  wire output 107 \perf_tbranch_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:179.19-179.30"
  wire width 2 input 56 \priv_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:225.13-225.23"
  wire input 102 \ready_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:206.20-206.31"
  wire width 32 input 83 \result_ex_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:208.20-208.32"
  wire width 5 output 85 \rf_raddr_a_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:210.20-210.32"
  wire width 5 output 87 \rf_raddr_b_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:217.14-217.32"
  wire output 94 \rf_rd_a_wb_match_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:218.14-218.32"
  wire output 95 \rf_rd_b_wb_match_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:280.14-280.28"
  wire width 32 \rf_rdata_a_fwd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:209.20-209.32"
  wire width 32 input 86 \rf_rdata_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:281.14-281.28"
  wire width 32 \rf_rdata_b_fwd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:211.20-211.32"
  wire width 32 input 88 \rf_rdata_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:276.7-276.15"
  wire \rf_ren_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:212.14-212.24"
  wire output 89 \rf_ren_a_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:277.7-277.15"
  wire \rf_ren_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:213.14-213.24"
  wire output 90 \rf_ren_b_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:214.20-214.33"
  wire width 5 output 91 \rf_waddr_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:219.19-219.32"
  wire width 5 input 96 \rf_waddr_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:220.20-220.37"
  wire width 32 input 97 \rf_wdata_fwd_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:215.20-215.33"
  wire width 32 output 92 \rf_wdata_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:273.7-273.19"
  wire \rf_wdata_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:274.7-274.16"
  wire \rf_we_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:216.14-216.24"
  wire output 93 \rf_we_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:275.6-275.15"
  wire \rf_we_raw
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:221.13-221.26"
  wire input 98 \rf_write_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:125.13-125.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:288.6-288.15"
  wire \stall_alu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:259.6-259.18"
  wire \stall_branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:261.7-261.15"
  wire \stall_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:260.6-260.16"
  wire \stall_jump
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:256.7-256.18"
  wire \stall_ld_hz
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:257.7-257.16"
  wire \stall_mem
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:258.6-258.19"
  wire \stall_multdiv
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:262.7-262.15"
  wire \stall_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:205.13-205.28"
  wire input 82 \trigger_match_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:241.7-241.19"
  wire \wb_exception
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:240.7-240.19"
  wire \wfi_insn_dec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:270.14-270.27"
  wire width 32 \zimm_rs1_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.23-404.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_we_raw
    connect \B \instr_executing
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5478_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.22-404.73"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5478_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5479_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5480_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490.26-490.81"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5501_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5502_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561.38-561.68"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_req_allowed
    connect \B \lsu_req_dec
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5504_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569.24-569.54"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_access_o
    connect \B \instr_executing
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5508_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569.23-569.73"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5508_Y
    connect \B \instr_id_done_o
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5509_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648.24-648.60"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \branch_decision_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5517_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669.19-669.41"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669$5520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_we_dec
    connect \B \ex_valid_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669$5520_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670.10-670.38"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670$5521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multicycle_done
    connect \B \ready_wb_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670$5521_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.23-683.44"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5527_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5528_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5529_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.22-683.63"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5529_Y
    connect \B \instr_executing
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5530_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684.29-684.70"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5531_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5532_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.40-720.93"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_req_dec
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5562_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5563_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.23-720.94"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5563_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5564_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.30-722.64"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5565_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5566_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.29-722.82"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5566_Y
    connect \B \controller_run
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5567_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.32-743.61"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_executing
    connect \B \lsu_req_dec
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5568_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.31-743.82"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5568_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5569_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5570_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.36-747.64"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5533_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5534_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5535_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.35-747.85"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5535_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5536_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5537_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.34-747.108"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5537_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5538_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5539_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.33-747.130"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5539_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5540_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5541_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749.27-749.54"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749$5542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_multdiv
    connect \B \mult_en_dec
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749$5542_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750.27-750.53"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750$5543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_multdiv
    connect \B \div_en_dec
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750$5543_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318.18-318.51"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imm_a_mux_sel
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5473_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391.26-391.63"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_op_b_mux_sel
    connect \B 1'1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5476_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.8-482.27"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_o
    connect \B 1'1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5483_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.34-482.67"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \B 2'01
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5484_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.73-482.104"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5485_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.9-483.53"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5488_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.59-483.99"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000100
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5489_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.13-486.32"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_o
    connect \B 1'1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5491_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.11-487.52"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5494_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.58-487.98"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110001
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5495_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.105-487.151"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110010
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5497_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.158-487.204"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110011
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5499_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684.46-684.69"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5531_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.7-482.106"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5483_Y
    connect \B $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5486_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5487_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.12-486.71"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5491_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5492_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5493_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.25-591.62"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5554_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5555_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.30-592.67"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5557_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5558_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.42-647.79"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \branch_decision_i
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5514_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5549_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5551_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587.9-587.16"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587$5553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587$5553_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.44-591.62"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5554_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.49-592.67"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5557_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613.7-613.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613$5511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613$5511_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.33-482.105"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5484_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5485_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5486_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.8-483.100"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5488_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5489_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5490_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.10-487.99"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5494_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5495_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5496_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.9-487.152"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5496_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5497_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5498_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.8-487.205"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5498_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5499_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5500_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.20-647.80"
  cell $logic_or $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \B $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5514_Y
    connect \Y $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5515_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.38-486.70"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \B 2'00
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5492_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404.54-404.73"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5479_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641.12-641.23"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641$5513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_valid_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641$5513_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.23-683.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_id
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5527_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683.35-683.44"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_id
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5528_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.55-720.72"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_resp_valid_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5561_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722.46-722.64"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5565_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743.65-743.82"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_resp_valid_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5569_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.36-747.46"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5533_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.49-747.64"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn_dec
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5534_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.68-747.85"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_dec
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5536_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.89-747.108"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5538_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747.112-747.130"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5540_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490.43-490.80"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_dec
    connect \B \illegal_csr_insn_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5501_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560.26-560.50"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560$5503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_dec
    connect \B \div_en_dec
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560$5503_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648.23-648.81"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5517_Y
    connect \B \data_ind_timing_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5518_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649.23-649.60"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649$5519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_decision_i
    connect \B \data_ind_timing_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649$5519_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.24-682.47"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_ld_hz
    connect \B \stall_mem
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5522_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.23-682.64"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5522_Y
    connect \B \stall_multdiv
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5523_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.22-682.78"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5523_Y
    connect \B \stall_jump
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5524_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.21-682.94"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5524_Y
    connect \B \stall_branch
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5525_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682.20-682.107"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5525_Y
    connect \B \stall_alu
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5526_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720.55-720.92"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5561_Y
    connect \B \instr_first_cycle
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5562_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312.29-312.91"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312$5470
    parameter \WIDTH 2
    connect \A \alu_op_a_mux_sel_dec
    connect \B 2'01
    connect \S \lsu_addr_incr_req_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312$5470_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314.29-314.91"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314$5471
    parameter \WIDTH 1
    connect \A \alu_op_b_mux_sel_dec
    connect \B 1'1
    connect \S \lsu_addr_incr_req_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314$5471_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316.26-316.92"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316$5472
    parameter \WIDTH 3
    connect \A \imm_b_mux_sel_dec
    connect \B 3'110
    connect \S \lsu_addr_incr_req_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316$5472_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318.18-318.82"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5474
    parameter \WIDTH 32
    connect \A 0
    connect \B \zimm_rs1_type
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5473_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5474_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384.39-384.90"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384$5547
    parameter \WIDTH 32
    connect \A 4
    connect \B 2
    connect \S \instr_is_compressed_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384$5547_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391.26-391.88"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5477
    parameter \WIDTH 32
    connect \A \rf_rdata_b_fwd
    connect \B \imm_b
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5476_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5477_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561.20-561.75"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5504_Y
    connect \S \instr_executing
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5505_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562.23-562.59"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562$5506
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \mult_en_dec
    connect \S \instr_executing
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562$5506_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563.22-563.57"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563$5507
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \div_en_dec
    connect \S \instr_executing
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563$5507_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591.25-591.92"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5556
    parameter \WIDTH 1
    connect \A \g_branch_set_flop.branch_set_q
    connect \B \branch_set_d
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5555_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5556_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592.30-592.96"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5559
    parameter \WIDTH 1
    connect \A \g_branch_set_flop.branch_set_q
    connect \B \branch_spec
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5558_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5559_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647.20-647.108"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5516
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5515_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5516_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718.30-718.73"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718$5560
    parameter \WIDTH 1
    connect \A \ex_valid_i
    connect \B \lsu_resp_valid_i
    connect \S \lsu_req_dec
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718$5560_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:494.4-559.3"
  cell $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0 \controller_i
    connect \branch_not_set_i \branch_not_set
    connect \branch_set_i \branch_set
    connect \branch_set_spec_i \branch_set_spec
    connect \clk_i \clk_i
    connect \controller_run_o \controller_run
    connect \csr_mstatus_mie_i \csr_mstatus_mie_i
    connect \csr_mstatus_tw_i \csr_mstatus_tw_i
    connect \csr_mtval_o \csr_mtval_o
    connect \csr_pipe_flush_i \csr_pipe_flush
    connect \csr_restore_dret_id_o \csr_restore_dret_id_o
    connect \csr_restore_mret_id_o \csr_restore_mret_id_o
    connect \csr_save_cause_o \csr_save_cause_o
    connect \csr_save_id_o \csr_save_id_o
    connect \csr_save_if_o \csr_save_if_o
    connect \csr_save_wb_o \csr_save_wb_o
    connect \ctrl_busy_o \ctrl_busy_o
    connect \debug_cause_o \debug_cause_o
    connect \debug_csr_save_o \debug_csr_save_o
    connect \debug_ebreakm_i \debug_ebreakm_i
    connect \debug_ebreaku_i \debug_ebreaku_i
    connect \debug_mode_o \debug_mode_o
    connect \debug_req_i \debug_req_i
    connect \debug_single_step_i \debug_single_step_i
    connect \dret_insn_i \dret_insn_dec
    connect \ebrk_insn_i \ebrk_insn
    connect \ecall_insn_i \ecall_insn_dec
    connect \exc_cause_o \exc_cause_o
    connect \exc_pc_mux_o \exc_pc_mux_o
    connect \flush_id_o \flush_id
    connect \id_in_ready_o \id_in_ready_o
    connect \illegal_insn_i \illegal_insn_o
    connect \instr_bp_taken_i \instr_bp_taken_i
    connect \instr_compressed_i \instr_rdata_c_i
    connect \instr_fetch_err_i \instr_fetch_err_i
    connect \instr_fetch_err_plus2_i \instr_fetch_err_plus2_i
    connect \instr_i \instr_rdata_i
    connect \instr_is_compressed_i \instr_is_compressed_i
    connect \instr_req_o \instr_req_o
    connect \instr_valid_clear_o \instr_valid_clear_o
    connect \instr_valid_i \instr_valid_i
    connect \irq_nm_i \irq_nm_i
    connect \irq_pending_i \irq_pending_i
    connect \irqs_i \irqs_i
    connect \jump_set_i \jump_set
    connect \load_err_i \lsu_load_err_i
    connect \lsu_addr_last_i \lsu_addr_last_i
    connect \mret_insn_i \mret_insn_dec
    connect \nmi_mode_o \nmi_mode_o
    connect \nt_branch_mispredict_o \nt_branch_mispredict_o
    connect \pc_id_i \pc_id_i
    connect \pc_mux_o \pc_mux_o
    connect \pc_set_o \pc_set_o
    connect \pc_set_spec_o \pc_set_spec_o
    connect \perf_jump_o \perf_jump_o
    connect \perf_tbranch_o \perf_tbranch_o
    connect \priv_mode_i \priv_mode_i
    connect \ready_wb_i \ready_wb_i
    connect \rst_ni \rst_ni
    connect \stall_id_i \stall_id
    connect \stall_wb_i \stall_wb
    connect \store_err_i \lsu_store_err_i
    connect \trigger_match_i \trigger_match_i
    connect \wb_exception_o \wb_exception
    connect \wfi_insn_i \wfi_insn_dec
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:419.4-470.3"
  cell $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder \decoder_i
    connect \alu_multicycle_o \alu_multicycle_dec
    connect \alu_op_a_mux_sel_o \alu_op_a_mux_sel_dec
    connect \alu_op_b_mux_sel_o \alu_op_b_mux_sel_dec
    connect \alu_operator_o \alu_operator
    connect \branch_in_dec_o \branch_in_dec
    connect \branch_taken_i \branch_taken
    connect \bt_a_mux_sel_o \bt_a_mux_sel
    connect \bt_b_mux_sel_o \bt_b_mux_sel
    connect \clk_i \clk_i
    connect \csr_access_o \csr_access_o
    connect \csr_op_o \csr_op_o
    connect \data_req_o \lsu_req_dec
    connect \data_sign_extension_o \lsu_sign_ext
    connect \data_type_o \lsu_type
    connect \data_we_o \lsu_we
    connect \div_en_o \div_en_dec
    connect \div_sel_o \div_sel_ex_o
    connect \dret_insn_o \dret_insn_dec
    connect \ebrk_insn_o \ebrk_insn
    connect \ecall_insn_o \ecall_insn_dec
    connect \icache_inval_o \icache_inval_o
    connect \illegal_c_insn_i \illegal_c_insn_i
    connect \illegal_insn_o \illegal_insn_dec
    connect \imm_a_mux_sel_o \imm_a_mux_sel
    connect \imm_b_mux_sel_o \imm_b_mux_sel_dec
    connect \imm_b_type_o \imm_b_type
    connect \imm_i_type_o \imm_i_type
    connect \imm_j_type_o \imm_j_type
    connect \imm_s_type_o \imm_s_type
    connect \imm_u_type_o \imm_u_type
    connect \instr_first_cycle_i \instr_first_cycle
    connect \instr_rdata_alu_i \instr_rdata_alu_i
    connect \instr_rdata_i \instr_rdata_i
    connect \jump_in_dec_o \jump_in_dec
    connect \jump_set_o \jump_set_dec
    connect \mret_insn_o \mret_insn_dec
    connect \mult_en_o \mult_en_dec
    connect \mult_sel_o \mult_sel_ex_o
    connect \multdiv_operator_o \multdiv_operator
    connect \multdiv_signed_mode_o \multdiv_signed_mode
    connect \rf_raddr_a_o \rf_raddr_a_o
    connect \rf_raddr_b_o \rf_raddr_b_o
    connect \rf_ren_a_o \rf_ren_a
    connect \rf_ren_b_o \rf_ren_b
    connect \rf_waddr_o \rf_waddr_id_o
    connect \rf_wdata_sel_o \rf_wdata_sel
    connect \rf_we_o \rf_we_dec
    connect \rst_ni \rst_ni
    connect \wfi_insn_o \wfi_insn_dec
    connect \zimm_rs1_type_o \zimm_rs1_type
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:322.2-330.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:322$5475
    assign { } { }
    assign $0\alu_operand_a[31:0] $1\alu_operand_a[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:323.3-329.10"
    switch \alu_op_a_mux_sel
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\alu_operand_a[31:0] \rf_rdata_a_fwd
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\alu_operand_a[31:0] \lsu_addr_last_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\alu_operand_a[31:0] \pc_id_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\alu_operand_a[31:0] \imm_a
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\alu_operand_a[31:0] \pc_id_i
    end
    sync always
      update \alu_operand_a $0\alu_operand_a[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:373.4-373.48"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:373$5544
    assign { } { }
    assign $0\bt_a_operand_o[31:0] \g_nobtalu.sv2v_tmp_456A8
    sync always
      update \bt_a_operand_o $0\bt_a_operand_o[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:376.4-376.48"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:376$5545
    assign { } { }
    assign $0\bt_b_operand_o[31:0] \g_nobtalu.sv2v_tmp_EDBFD
    sync always
      update \bt_b_operand_o $0\bt_b_operand_o[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:377.4-388.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:377$5546
    assign { } { }
    assign $0\imm_b[31:0] $1\imm_b[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:378.5-387.12"
    switch \imm_b_mux_sel
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\imm_b[31:0] \imm_i_type
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\imm_b[31:0] \imm_s_type
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\imm_b[31:0] \imm_b_type
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign $1\imm_b[31:0] \imm_u_type
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign $1\imm_b[31:0] \imm_j_type
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign $1\imm_b[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:384$5547_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 3'110
        assign { } { }
        assign $1\imm_b[31:0] 4
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\imm_b[31:0] 4
    end
    sync always
      update \imm_b $0\imm_b[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395.4-400.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395$5548
    assign $0\imd_val_q[67:34] \imd_val_q [67:34]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.5-399.70"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5549_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
      case 1'1
        assign $0\imd_val_q[67:34] 34'0000000000000000000000000000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.5-398.9"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.10-399.70"
        switch \imd_val_we_ex_i [0]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.14-398.32"
          case 1'1
            assign $0\imd_val_q[67:34] \imd_val_d_ex_i [67:34]
          case 
        end
    end
    sync posedge \clk_i
      update \imd_val_q [67:34] $0\imd_val_q[67:34]
    sync negedge \rst_ni
      update \imd_val_q [67:34] $0\imd_val_q[67:34]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395.4-400.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:395$5550
    assign $0\imd_val_q[33:0] \imd_val_q [33:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.5-399.70"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396$5551_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:396.9-396.16"
      case 1'1
        assign $0\imd_val_q[33:0] 34'0000000000000000000000000000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.5-398.9"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.10-399.70"
        switch \imd_val_we_ex_i [1]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:398.14-398.32"
          case 1'1
            assign $0\imd_val_q[33:0] \imd_val_d_ex_i [33:0]
          case 
        end
    end
    sync posedge \clk_i
      update \imd_val_q [33:0] $0\imd_val_q[33:0]
    sync negedge \rst_ni
      update \imd_val_q [33:0] $0\imd_val_q[33:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:407.2-413.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:407$5481
    assign { } { }
    assign $0\rf_wdata_id_o[31:0] $1\rf_wdata_id_o[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:408.3-412.10"
    switch \rf_wdata_sel
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 1'0
        assign { } { }
        assign $1\rf_wdata_id_o[31:0] \result_ex_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 1'1
        assign { } { }
        assign $1\rf_wdata_id_o[31:0] \csr_rdata_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\rf_wdata_id_o[31:0] \result_ex_i
    end
    sync always
      update \rf_wdata_id_o $0\rf_wdata_id_o[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480.2-489.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:480$5482
    assign { } { }
    assign { } { }
    assign $0\csr_pipe_flush[0:0] $1\csr_pipe_flush[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.3-488.27"
    switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482$5487_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:482.7-482.106"
      case 1'1
        assign { } { }
        assign $1\csr_pipe_flush[0:0] $2\csr_pipe_flush[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.4-484.27"
        switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483$5490_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:483.8-483.100"
          case 1'1
            assign { } { }
            assign $2\csr_pipe_flush[0:0] 1'1
          case 
            assign $2\csr_pipe_flush[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.3-486.7"
      case 
        assign { } { }
        assign $1\csr_pipe_flush[0:0] $3\csr_pipe_flush[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.8-488.27"
        switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486$5493_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:486.12-486.71"
          case 1'1
            assign { } { }
            assign $3\csr_pipe_flush[0:0] $4\csr_pipe_flush[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.4-488.27"
            switch $logic_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487$5500_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:487.8-487.205"
              case 1'1
                assign { } { }
                assign $4\csr_pipe_flush[0:0] 1'1
              case 
                assign $4\csr_pipe_flush[0:0] 1'0
            end
          case 
            assign $3\csr_pipe_flush[0:0] 1'0
        end
    end
    sync always
      update \csr_pipe_flush $0\csr_pipe_flush[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:586.4-590.35"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:586$5552
    assign $0\g_branch_set_flop.branch_set_q[0:0] \g_branch_set_flop.branch_set_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587.5-590.35"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587$5553_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:587.9-587.16"
      case 1'1
        assign $0\g_branch_set_flop.branch_set_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:589.5-589.9"
      case 
        assign $0\g_branch_set_flop.branch_set_q[0:0] \branch_set_d
    end
    sync posedge \clk_i
      update \g_branch_set_flop.branch_set_q $0\g_branch_set_flop.branch_set_q[0:0]
    sync negedge \rst_ni
      update \g_branch_set_flop.branch_set_q $0\g_branch_set_flop.branch_set_q[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:612.2-617.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:612$5510
    assign $0\id_fsm_q[0:0] \id_fsm_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613.3-616.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613$5511_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:613.7-613.14"
      case 1'1
        assign $0\id_fsm_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:615.3-615.7"
      case 
        assign $0\id_fsm_q[0:0] \id_fsm_d
    end
    sync posedge \clk_i
      update \id_fsm_q $0\id_fsm_q[0:0]
    sync negedge \rst_ni
      update \id_fsm_q $0\id_fsm_q[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619.2-680.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:619$5512
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\branch_not_set[0:0] 1'0
    assign { } { }
    assign { } { }
    assign $0\perf_branch_o[0:0] $1\perf_branch_o[0:0]
    assign $0\branch_spec[0:0] $1\branch_spec[0:0]
    assign $0\branch_set_d[0:0] $1\branch_set_d[0:0]
    assign $0\jump_set[0:0] $1\jump_set[0:0]
    assign $0\stall_multdiv[0:0] $1\stall_multdiv[0:0]
    assign $0\stall_branch[0:0] $1\stall_branch[0:0]
    assign $0\stall_jump[0:0] $1\stall_jump[0:0]
    assign $0\rf_we_raw[0:0] $1\rf_we_raw[0:0]
    assign $0\stall_alu[0:0] $1\stall_alu[0:0]
    assign $0\id_fsm_d[0:0] $1\id_fsm_d[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:631.3-679.11"
    switch \instr_executing
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:631.7-631.22"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\perf_branch_o[0:0] $2\perf_branch_o[0:0]
        assign $1\branch_spec[0:0] $2\branch_spec[0:0]
        assign $1\branch_set_d[0:0] $2\branch_set_d[0:0]
        assign $1\jump_set[0:0] $2\jump_set[0:0]
        assign $1\stall_multdiv[0:0] $2\stall_multdiv[0:0]
        assign $1\stall_branch[0:0] $2\stall_branch[0:0]
        assign $1\stall_jump[0:0] $2\stall_jump[0:0]
        assign $1\rf_we_raw[0:0] $2\rf_we_raw[0:0]
        assign $1\stall_alu[0:0] $2\stall_alu[0:0]
        assign $1\id_fsm_d[0:0] $2\id_fsm_d[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:632.4-679.11"
        switch \id_fsm_q
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
          case 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\perf_branch_o[0:0] $3\perf_branch_o[0:0]
            assign $2\branch_spec[0:0] $3\branch_spec[0:0]
            assign $2\branch_set_d[0:0] $3\branch_set_d[0:0]
            assign $2\jump_set[0:0] $3\jump_set[0:0]
            assign $2\stall_multdiv[0:0] $3\stall_multdiv[0:0]
            assign $2\stall_branch[0:0] $3\stall_branch[0:0]
            assign $2\stall_jump[0:0] $3\stall_jump[0:0]
            assign $2\rf_we_raw[0:0] $3\rf_we_raw[0:0]
            assign $2\stall_alu[0:0] $3\stall_alu[0:0]
            assign $2\id_fsm_d[0:0] $3\id_fsm_d[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:634.6-666.13"
            switch 1'1
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case \lsu_req_dec
                assign $3\perf_branch_o[0:0] 1'0
                assign $3\branch_spec[0:0] 1'0
                assign $3\branch_set_d[0:0] 1'0
                assign $3\jump_set[0:0] 1'0
                assign $3\stall_multdiv[0:0] 1'0
                assign $3\stall_branch[0:0] 1'0
                assign $3\stall_jump[0:0] 1'0
                assign $3\rf_we_raw[0:0] \rf_we_dec
                assign $3\stall_alu[0:0] 1'0
                assign { } { }
                assign $3\id_fsm_d[0:0] $4\id_fsm_d[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:636.8-639.32"
                switch 1'1
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:636.12-636.27"
                  case 1'1
                    assign { } { }
                    assign $4\id_fsm_d[0:0] 1'1
                  case 
                    assign $4\id_fsm_d[0:0] \id_fsm_q
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case \multdiv_en_dec
                assign $3\perf_branch_o[0:0] 1'0
                assign $3\branch_spec[0:0] 1'0
                assign $3\branch_set_d[0:0] 1'0
                assign $3\jump_set[0:0] 1'0
                assign { } { }
                assign $3\stall_branch[0:0] 1'0
                assign $3\stall_jump[0:0] 1'0
                assign { } { }
                assign $3\stall_alu[0:0] 1'0
                assign { } { }
                assign $3\stall_multdiv[0:0] $4\stall_multdiv[0:0]
                assign $3\rf_we_raw[0:0] $4\rf_we_raw[0:0]
                assign $3\id_fsm_d[0:0] $5\id_fsm_d[0:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641.8-645.11"
                switch $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641$5513_Y
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:641.12-641.23"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign { } { }
                    assign $5\id_fsm_d[0:0] 1'1
                    assign $4\rf_we_raw[0:0] 1'0
                    assign $4\stall_multdiv[0:0] 1'1
                  case 
                    assign $4\stall_multdiv[0:0] 1'0
                    assign $4\rf_we_raw[0:0] \rf_we_dec
                    assign $5\id_fsm_d[0:0] \id_fsm_q
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case \branch_in_dec
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\jump_set[0:0] 1'0
                assign $3\stall_multdiv[0:0] 1'0
                assign { } { }
                assign $3\stall_jump[0:0] 1'0
                assign $3\rf_we_raw[0:0] \rf_we_dec
                assign $3\stall_alu[0:0] 1'0
                assign { } { }
                assign $3\id_fsm_d[0:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:647$5516_Y
                assign $3\stall_branch[0:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:648$5518_Y
                assign $3\branch_set_d[0:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:649$5519_Y
                assign $3\branch_spec[0:0] \branch_decision_i
                assign $3\perf_branch_o[0:0] 1'1
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:650.8-651.45"
                switch 1'0
                  case 
                end
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case \jump_in_dec
                assign $3\perf_branch_o[0:0] 1'0
                assign $3\branch_spec[0:0] 1'0
                assign $3\branch_set_d[0:0] 1'0
                assign { } { }
                assign $3\stall_multdiv[0:0] 1'0
                assign $3\stall_branch[0:0] 1'0
                assign { } { }
                assign $3\rf_we_raw[0:0] \rf_we_dec
                assign $3\stall_alu[0:0] 1'0
                assign { } { }
                assign $3\id_fsm_d[0:0] 1'1
                assign $3\stall_jump[0:0] 1'1
                assign $3\jump_set[0:0] \jump_set_dec
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case \alu_multicycle_dec
                assign $3\perf_branch_o[0:0] 1'0
                assign $3\branch_spec[0:0] 1'0
                assign $3\branch_set_d[0:0] 1'0
                assign $3\jump_set[0:0] 1'0
                assign $3\stall_multdiv[0:0] 1'0
                assign $3\stall_branch[0:0] 1'0
                assign $3\stall_jump[0:0] 1'0
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\stall_alu[0:0] 1'1
                assign $3\id_fsm_d[0:0] 1'1
                assign $3\rf_we_raw[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
              case 
                assign $3\perf_branch_o[0:0] 1'0
                assign $3\branch_spec[0:0] 1'0
                assign $3\branch_set_d[0:0] 1'0
                assign $3\jump_set[0:0] 1'0
                assign $3\stall_multdiv[0:0] 1'0
                assign $3\stall_branch[0:0] 1'0
                assign $3\stall_jump[0:0] 1'0
                assign $3\rf_we_raw[0:0] \rf_we_dec
                assign $3\stall_alu[0:0] 1'0
                assign { } { }
                assign $3\id_fsm_d[0:0] 1'0
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
          case 1'1
            assign $2\perf_branch_o[0:0] 1'0
            assign $2\branch_spec[0:0] 1'0
            assign $2\branch_set_d[0:0] 1'0
            assign $2\jump_set[0:0] 1'0
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\stall_alu[0:0] 1'0
            assign { } { }
            assign $2\rf_we_raw[0:0] $5\rf_we_raw[0:0]
            assign $2\stall_multdiv[0:0] $5\stall_multdiv[0:0]
            assign $2\stall_branch[0:0] $4\stall_branch[0:0]
            assign $2\stall_jump[0:0] $4\stall_jump[0:0]
            assign $2\id_fsm_d[0:0] $6\id_fsm_d[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:668.6-669.42"
            switch \multdiv_en_dec
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:668.10-668.24"
              case 1'1
                assign { } { }
                assign $5\rf_we_raw[0:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:669$5520_Y
              case 
                assign $5\rf_we_raw[0:0] \rf_we_dec
            end
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670.6-676.9"
            switch $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670$5521_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:670.10-670.38"
              case 1'1
                assign $5\stall_multdiv[0:0] 1'0
                assign $4\stall_branch[0:0] 1'0
                assign $4\stall_jump[0:0] 1'0
                assign { } { }
                assign $6\id_fsm_d[0:0] 1'0
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:672.6-672.10"
              case 
                assign { } { }
                assign { } { }
                assign { } { }
                assign $6\id_fsm_d[0:0] \id_fsm_q
                assign $5\stall_multdiv[0:0] \multdiv_en_dec
                assign $4\stall_branch[0:0] \branch_in_dec
                assign $4\stall_jump[0:0] \jump_in_dec
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:0.0-0.0"
          case 
            assign $2\perf_branch_o[0:0] 1'0
            assign $2\branch_spec[0:0] 1'0
            assign $2\branch_set_d[0:0] 1'0
            assign $2\jump_set[0:0] 1'0
            assign $2\stall_multdiv[0:0] 1'0
            assign $2\stall_branch[0:0] 1'0
            assign $2\stall_jump[0:0] 1'0
            assign $2\rf_we_raw[0:0] \rf_we_dec
            assign $2\stall_alu[0:0] 1'0
            assign { } { }
            assign $2\id_fsm_d[0:0] 1'0
        end
      case 
        assign $1\perf_branch_o[0:0] 1'0
        assign $1\branch_spec[0:0] 1'0
        assign $1\branch_set_d[0:0] 1'0
        assign $1\jump_set[0:0] 1'0
        assign $1\stall_multdiv[0:0] 1'0
        assign $1\stall_branch[0:0] 1'0
        assign $1\stall_jump[0:0] 1'0
        assign $1\rf_we_raw[0:0] \rf_we_dec
        assign $1\stall_alu[0:0] 1'0
        assign $1\id_fsm_d[0:0] \id_fsm_q
    end
    sync always
      update \perf_branch_o $0\perf_branch_o[0:0]
      update \branch_spec $0\branch_spec[0:0]
      update \branch_set_d $0\branch_set_d[0:0]
      update \branch_not_set $0\branch_not_set[0:0]
      update \jump_set $0\jump_set[0:0]
      update \stall_multdiv $0\stall_multdiv[0:0]
      update \stall_branch $0\stall_branch[0:0]
      update \stall_jump $0\stall_jump[0:0]
      update \rf_we_raw $0\rf_we_raw[0:0]
      update \stall_alu $0\stall_alu[0:0]
      update \id_fsm_d $0\id_fsm_d[0:0]
  end
  connect \rf_ren_a_o \rf_ren_a
  connect \rf_ren_b_o \rf_ren_b
  connect \alu_op_a_mux_sel $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:312$5470_Y
  connect \alu_op_b_mux_sel $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:314$5471_Y
  connect \imm_b_mux_sel $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:316$5472_Y
  connect \imm_a $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:318$5474_Y
  connect \alu_operand_b $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:391$5477_Y
  connect \imd_val_q_ex_o \imd_val_q
  connect \rf_we_id_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:404$5480_Y
  connect \illegal_insn_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:490$5502_Y
  connect \multdiv_en_dec $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:560$5503_Y
  connect \lsu_req $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:561$5505_Y
  connect \mult_en_id $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:562$5506_Y
  connect \div_en_id $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:563$5507_Y
  connect \lsu_req_o \lsu_req
  connect \lsu_we_o \lsu_we
  connect \lsu_type_o \lsu_type
  connect \lsu_sign_ext_o \lsu_sign_ext
  connect \lsu_wdata_o \rf_rdata_b_fwd
  connect \csr_op_en_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:569$5509_Y
  connect \alu_operator_ex_o \alu_operator
  connect \alu_operand_a_ex_o \alu_operand_a
  connect \alu_operand_b_ex_o \alu_operand_b
  connect \mult_en_ex_o \mult_en_id
  connect \div_en_ex_o \div_en_id
  connect \multdiv_operator_ex_o \multdiv_operator
  connect \multdiv_signed_mode_ex_o \multdiv_signed_mode
  connect \multdiv_operand_a_ex_o \rf_rdata_a_fwd
  connect \multdiv_operand_b_ex_o \rf_rdata_b_fwd
  connect \multdiv_ready_id_o \ready_wb_i
  connect \stall_id $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:682$5526_Y
  connect \instr_done $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:683$5530_Y
  connect \instr_first_cycle $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:684$5532_Y
  connect \instr_first_cycle_id_o \instr_first_cycle
  connect \instr_perf_count_id_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:747$5541_Y
  connect \en_wb_o \instr_done
  connect \perf_mul_wait_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:749$5542_Y
  connect \perf_div_wait_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:750$5543_Y
  connect \g_nobtalu.unused_a_mux_sel \bt_a_mux_sel
  connect \g_nobtalu.unused_b_mux_sel \bt_b_mux_sel
  connect \g_nobtalu.sv2v_tmp_456A8 0
  connect \g_nobtalu.sv2v_tmp_EDBFD 0
  connect \branch_set $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:591$5556_Y
  connect \branch_set_spec $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:592$5559_Y
  connect \branch_taken 1'1
  connect \multicycle_done $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:718$5560_Y
  connect \data_req_allowed \instr_first_cycle
  connect \stall_mem $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:720$5564_Y
  connect \stall_ld_hz 1'0
  connect \instr_executing $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:722$5567_Y
  connect \rf_rdata_a_fwd \rf_rdata_a_i
  connect \rf_rdata_b_fwd \rf_rdata_b_i
  connect \rf_rd_a_wb_match_o 1'0
  connect \rf_rd_b_wb_match_o 1'0
  connect \gen_no_stall_mem.unused_data_req_done_ex \lsu_req_done_i
  connect \gen_no_stall_mem.unused_rf_waddr_wb \rf_waddr_wb_i
  connect \gen_no_stall_mem.unused_rf_write_wb \rf_write_wb_i
  connect \gen_no_stall_mem.unused_outstanding_load_wb \outstanding_load_wb_i
  connect \gen_no_stall_mem.unused_outstanding_store_wb \outstanding_store_wb_i
  connect \gen_no_stall_mem.unused_wb_exception \wb_exception
  connect \gen_no_stall_mem.unused_rf_wdata_fwd_wb \rf_wdata_fwd_wb_i
  connect \instr_type_wb_o 2'10
  connect \stall_wb 1'0
  connect \perf_dside_wait_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_id_stage.v:743$5570_Y
  connect \instr_id_done_o \instr_done
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_1
  wire $auto$rtlil.cc:2977:AndGate$2
  wire $auto$rtlil.cc:2979:OrGate$4
  wire $auto$rtlil.cc:2979:OrGate$6
  wire $auto$rtlil.cc:2979:OrGate$8
  attribute \capacitance "0.0024120000"
  wire input 2 \A1
  attribute \capacitance "0.0022890000"
  wire input 3 \A2
  attribute \capacitance "0.0024100000"
  wire input 4 \B1
  attribute \capacitance "0.0023750000"
  wire input 5 \C1
  attribute \capacitance "0.0023470000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$2
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3
    connect \A $auto$rtlil.cc:2977:AndGate$2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$4
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5
    connect \A $auto$rtlil.cc:2979:OrGate$4
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$6
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$7
    connect \A $auto$rtlil.cc:2979:OrGate$6
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$8
  end
  cell $specify2 $auto$liberty.cc:737:execute$10
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$11
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$12
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$13
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$9
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$8
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_2
  wire $auto$rtlil.cc:2977:AndGate$15
  wire $auto$rtlil.cc:2979:OrGate$17
  wire $auto$rtlil.cc:2979:OrGate$19
  wire $auto$rtlil.cc:2979:OrGate$21
  attribute \capacitance "0.0024650000"
  wire input 2 \A1
  attribute \capacitance "0.0023940000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 4 \B1
  attribute \capacitance "0.0024560000"
  wire input 5 \C1
  attribute \capacitance "0.0024250000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$14
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$15
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$16
    connect \A $auto$rtlil.cc:2977:AndGate$15
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$17
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$18
    connect \A $auto$rtlil.cc:2979:OrGate$17
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$19
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$20
    connect \A $auto$rtlil.cc:2979:OrGate$19
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$21
  end
  cell $specify2 $auto$liberty.cc:737:execute$22
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$23
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$24
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$25
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$26
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$21
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_4
  wire $auto$rtlil.cc:2977:AndGate$28
  wire $auto$rtlil.cc:2979:OrGate$30
  wire $auto$rtlil.cc:2979:OrGate$32
  wire $auto$rtlil.cc:2979:OrGate$34
  attribute \capacitance "0.0042960000"
  wire input 2 \A1
  attribute \capacitance "0.0044660000"
  wire input 3 \A2
  attribute \capacitance "0.0044630000"
  wire input 4 \B1
  attribute \capacitance "0.0043980000"
  wire input 5 \C1
  attribute \capacitance "0.0043130000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$28
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$29
    connect \A $auto$rtlil.cc:2977:AndGate$28
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$30
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$31
    connect \A $auto$rtlil.cc:2979:OrGate$30
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$32
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$33
    connect \A $auto$rtlil.cc:2979:OrGate$32
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$34
  end
  cell $specify2 $auto$liberty.cc:737:execute$35
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$36
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$37
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$38
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$39
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$34
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_0
  wire $auto$rtlil.cc:2976:NotGate$41
  wire $auto$rtlil.cc:2976:NotGate$43
  wire $auto$rtlil.cc:2976:NotGate$47
  wire $auto$rtlil.cc:2976:NotGate$51
  wire $auto$rtlil.cc:2976:NotGate$55
  wire $auto$rtlil.cc:2976:NotGate$57
  wire $auto$rtlil.cc:2976:NotGate$61
  wire $auto$rtlil.cc:2976:NotGate$65
  wire $auto$rtlil.cc:2977:AndGate$45
  wire $auto$rtlil.cc:2977:AndGate$49
  wire $auto$rtlil.cc:2977:AndGate$53
  wire $auto$rtlil.cc:2977:AndGate$59
  wire $auto$rtlil.cc:2977:AndGate$63
  wire $auto$rtlil.cc:2977:AndGate$67
  wire $auto$rtlil.cc:2979:OrGate$69
  attribute \capacitance "0.0018940000"
  wire input 2 \A1
  attribute \capacitance "0.0018450000"
  wire input 3 \A2
  attribute \capacitance "0.0017480000"
  wire input 4 \B1
  attribute \capacitance "0.0018950000"
  wire input 5 \C1
  attribute \capacitance "0.0017730000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$44
    connect \A $auto$rtlil.cc:2976:NotGate$41
    connect \B $auto$rtlil.cc:2976:NotGate$43
    connect \Y $auto$rtlil.cc:2977:AndGate$45
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$48
    connect \A $auto$rtlil.cc:2977:AndGate$45
    connect \B $auto$rtlil.cc:2976:NotGate$47
    connect \Y $auto$rtlil.cc:2977:AndGate$49
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$52
    connect \A $auto$rtlil.cc:2977:AndGate$49
    connect \B $auto$rtlil.cc:2976:NotGate$51
    connect \Y $auto$rtlil.cc:2977:AndGate$53
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$58
    connect \A $auto$rtlil.cc:2976:NotGate$55
    connect \B $auto$rtlil.cc:2976:NotGate$57
    connect \Y $auto$rtlil.cc:2977:AndGate$59
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$62
    connect \A $auto$rtlil.cc:2977:AndGate$59
    connect \B $auto$rtlil.cc:2976:NotGate$61
    connect \Y $auto$rtlil.cc:2977:AndGate$63
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$66
    connect \A $auto$rtlil.cc:2977:AndGate$63
    connect \B $auto$rtlil.cc:2976:NotGate$65
    connect \Y $auto$rtlil.cc:2977:AndGate$67
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$68
    connect \A $auto$rtlil.cc:2977:AndGate$53
    connect \B $auto$rtlil.cc:2977:AndGate$67
    connect \Y $auto$rtlil.cc:2979:OrGate$69
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$40
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$41
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$42
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$43
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$46
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$47
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$50
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$51
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$54
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$55
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$56
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$57
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$60
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$61
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$64
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$65
  end
  cell $specify2 $auto$liberty.cc:737:execute$70
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$71
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$72
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$73
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$74
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$69
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_1
  wire $auto$rtlil.cc:2976:NotGate$100
  wire $auto$rtlil.cc:2976:NotGate$76
  wire $auto$rtlil.cc:2976:NotGate$78
  wire $auto$rtlil.cc:2976:NotGate$82
  wire $auto$rtlil.cc:2976:NotGate$86
  wire $auto$rtlil.cc:2976:NotGate$90
  wire $auto$rtlil.cc:2976:NotGate$92
  wire $auto$rtlil.cc:2976:NotGate$96
  wire $auto$rtlil.cc:2977:AndGate$102
  wire $auto$rtlil.cc:2977:AndGate$80
  wire $auto$rtlil.cc:2977:AndGate$84
  wire $auto$rtlil.cc:2977:AndGate$88
  wire $auto$rtlil.cc:2977:AndGate$94
  wire $auto$rtlil.cc:2977:AndGate$98
  wire $auto$rtlil.cc:2979:OrGate$104
  attribute \capacitance "0.0022890000"
  wire input 2 \A1
  attribute \capacitance "0.0023500000"
  wire input 3 \A2
  attribute \capacitance "0.0024050000"
  wire input 4 \B1
  attribute \capacitance "0.0024310000"
  wire input 5 \C1
  attribute \capacitance "0.0024550000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$101
    connect \A $auto$rtlil.cc:2977:AndGate$98
    connect \B $auto$rtlil.cc:2976:NotGate$100
    connect \Y $auto$rtlil.cc:2977:AndGate$102
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$79
    connect \A $auto$rtlil.cc:2976:NotGate$76
    connect \B $auto$rtlil.cc:2976:NotGate$78
    connect \Y $auto$rtlil.cc:2977:AndGate$80
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$83
    connect \A $auto$rtlil.cc:2977:AndGate$80
    connect \B $auto$rtlil.cc:2976:NotGate$82
    connect \Y $auto$rtlil.cc:2977:AndGate$84
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$87
    connect \A $auto$rtlil.cc:2977:AndGate$84
    connect \B $auto$rtlil.cc:2976:NotGate$86
    connect \Y $auto$rtlil.cc:2977:AndGate$88
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$93
    connect \A $auto$rtlil.cc:2976:NotGate$90
    connect \B $auto$rtlil.cc:2976:NotGate$92
    connect \Y $auto$rtlil.cc:2977:AndGate$94
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$97
    connect \A $auto$rtlil.cc:2977:AndGate$94
    connect \B $auto$rtlil.cc:2976:NotGate$96
    connect \Y $auto$rtlil.cc:2977:AndGate$98
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$103
    connect \A $auto$rtlil.cc:2977:AndGate$88
    connect \B $auto$rtlil.cc:2977:AndGate$102
    connect \Y $auto$rtlil.cc:2979:OrGate$104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$75
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$76
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$77
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$78
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$81
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$82
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$85
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$86
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$89
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$90
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$91
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$92
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$95
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$96
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$99
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$100
  end
  cell $specify2 $auto$liberty.cc:737:execute$105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$106
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$107
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$108
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$109
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$104
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_2
  wire $auto$rtlil.cc:2976:NotGate$111
  wire $auto$rtlil.cc:2976:NotGate$113
  wire $auto$rtlil.cc:2976:NotGate$117
  wire $auto$rtlil.cc:2976:NotGate$121
  wire $auto$rtlil.cc:2976:NotGate$125
  wire $auto$rtlil.cc:2976:NotGate$127
  wire $auto$rtlil.cc:2976:NotGate$131
  wire $auto$rtlil.cc:2976:NotGate$135
  wire $auto$rtlil.cc:2977:AndGate$115
  wire $auto$rtlil.cc:2977:AndGate$119
  wire $auto$rtlil.cc:2977:AndGate$123
  wire $auto$rtlil.cc:2977:AndGate$129
  wire $auto$rtlil.cc:2977:AndGate$133
  wire $auto$rtlil.cc:2977:AndGate$137
  wire $auto$rtlil.cc:2979:OrGate$139
  attribute \capacitance "0.0048170000"
  wire input 2 \A1
  attribute \capacitance "0.0044720000"
  wire input 3 \A2
  attribute \capacitance "0.0043640000"
  wire input 4 \B1
  attribute \capacitance "0.0047370000"
  wire input 5 \C1
  attribute \capacitance "0.0044040000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$114
    connect \A $auto$rtlil.cc:2976:NotGate$111
    connect \B $auto$rtlil.cc:2976:NotGate$113
    connect \Y $auto$rtlil.cc:2977:AndGate$115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$118
    connect \A $auto$rtlil.cc:2977:AndGate$115
    connect \B $auto$rtlil.cc:2976:NotGate$117
    connect \Y $auto$rtlil.cc:2977:AndGate$119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$122
    connect \A $auto$rtlil.cc:2977:AndGate$119
    connect \B $auto$rtlil.cc:2976:NotGate$121
    connect \Y $auto$rtlil.cc:2977:AndGate$123
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$128
    connect \A $auto$rtlil.cc:2976:NotGate$125
    connect \B $auto$rtlil.cc:2976:NotGate$127
    connect \Y $auto$rtlil.cc:2977:AndGate$129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$132
    connect \A $auto$rtlil.cc:2977:AndGate$129
    connect \B $auto$rtlil.cc:2976:NotGate$131
    connect \Y $auto$rtlil.cc:2977:AndGate$133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$136
    connect \A $auto$rtlil.cc:2977:AndGate$133
    connect \B $auto$rtlil.cc:2976:NotGate$135
    connect \Y $auto$rtlil.cc:2977:AndGate$137
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$138
    connect \A $auto$rtlil.cc:2977:AndGate$123
    connect \B $auto$rtlil.cc:2977:AndGate$137
    connect \Y $auto$rtlil.cc:2979:OrGate$139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$110
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$111
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$112
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$116
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$120
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$121
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$124
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$125
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$126
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$127
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$130
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$131
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$134
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$135
  end
  cell $specify2 $auto$liberty.cc:737:execute$140
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$141
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$139
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_4
  wire $auto$rtlil.cc:2976:NotGate$146
  wire $auto$rtlil.cc:2976:NotGate$148
  wire $auto$rtlil.cc:2976:NotGate$152
  wire $auto$rtlil.cc:2976:NotGate$156
  wire $auto$rtlil.cc:2976:NotGate$160
  wire $auto$rtlil.cc:2976:NotGate$162
  wire $auto$rtlil.cc:2976:NotGate$166
  wire $auto$rtlil.cc:2976:NotGate$170
  wire $auto$rtlil.cc:2977:AndGate$150
  wire $auto$rtlil.cc:2977:AndGate$154
  wire $auto$rtlil.cc:2977:AndGate$158
  wire $auto$rtlil.cc:2977:AndGate$164
  wire $auto$rtlil.cc:2977:AndGate$168
  wire $auto$rtlil.cc:2977:AndGate$172
  wire $auto$rtlil.cc:2979:OrGate$174
  attribute \capacitance "0.0084230000"
  wire input 2 \A1
  attribute \capacitance "0.0087170000"
  wire input 3 \A2
  attribute \capacitance "0.0084530000"
  wire input 4 \B1
  attribute \capacitance "0.0083860000"
  wire input 5 \C1
  attribute \capacitance "0.0084560000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$149
    connect \A $auto$rtlil.cc:2976:NotGate$146
    connect \B $auto$rtlil.cc:2976:NotGate$148
    connect \Y $auto$rtlil.cc:2977:AndGate$150
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$153
    connect \A $auto$rtlil.cc:2977:AndGate$150
    connect \B $auto$rtlil.cc:2976:NotGate$152
    connect \Y $auto$rtlil.cc:2977:AndGate$154
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$157
    connect \A $auto$rtlil.cc:2977:AndGate$154
    connect \B $auto$rtlil.cc:2976:NotGate$156
    connect \Y $auto$rtlil.cc:2977:AndGate$158
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$163
    connect \A $auto$rtlil.cc:2976:NotGate$160
    connect \B $auto$rtlil.cc:2976:NotGate$162
    connect \Y $auto$rtlil.cc:2977:AndGate$164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$167
    connect \A $auto$rtlil.cc:2977:AndGate$164
    connect \B $auto$rtlil.cc:2976:NotGate$166
    connect \Y $auto$rtlil.cc:2977:AndGate$168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$171
    connect \A $auto$rtlil.cc:2977:AndGate$168
    connect \B $auto$rtlil.cc:2976:NotGate$170
    connect \Y $auto$rtlil.cc:2977:AndGate$172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$173
    connect \A $auto$rtlil.cc:2977:AndGate$158
    connect \B $auto$rtlil.cc:2977:AndGate$172
    connect \Y $auto$rtlil.cc:2979:OrGate$174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$145
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$146
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$147
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$148
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$151
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$152
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$155
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$156
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$159
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$160
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$161
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$165
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$166
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$169
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$170
  end
  cell $specify2 $auto$liberty.cc:737:execute$175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$174
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_1
  wire $auto$rtlil.cc:2977:AndGate$181
  wire $auto$rtlil.cc:2979:OrGate$183
  wire $auto$rtlil.cc:2979:OrGate$185
  attribute \capacitance "0.0024200000"
  wire input 2 \A1
  attribute \capacitance "0.0024320000"
  wire input 3 \A2
  attribute \capacitance "0.0023730000"
  wire input 4 \B1
  attribute \capacitance "0.0023300000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$180
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$181
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$182
    connect \A $auto$rtlil.cc:2977:AndGate$181
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$184
    connect \A $auto$rtlil.cc:2979:OrGate$183
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$185
  end
  cell $specify2 $auto$liberty.cc:737:execute$186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$188
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$189
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$185
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_2
  wire $auto$rtlil.cc:2977:AndGate$191
  wire $auto$rtlil.cc:2979:OrGate$193
  wire $auto$rtlil.cc:2979:OrGate$195
  attribute \capacitance "0.0023470000"
  wire input 2 \A1
  attribute \capacitance "0.0023760000"
  wire input 3 \A2
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023280000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$190
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$191
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$192
    connect \A $auto$rtlil.cc:2977:AndGate$191
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$194
    connect \A $auto$rtlil.cc:2979:OrGate$193
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$195
  end
  cell $specify2 $auto$liberty.cc:737:execute$196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$197
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$199
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$195
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_4
  wire $auto$rtlil.cc:2977:AndGate$201
  wire $auto$rtlil.cc:2979:OrGate$203
  wire $auto$rtlil.cc:2979:OrGate$205
  attribute \capacitance "0.0043620000"
  wire input 2 \A1
  attribute \capacitance "0.0047860000"
  wire input 3 \A2
  attribute \capacitance "0.0048560000"
  wire input 4 \B1
  attribute \capacitance "0.0044290000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$200
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$201
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$202
    connect \A $auto$rtlil.cc:2977:AndGate$201
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$203
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$204
    connect \A $auto$rtlil.cc:2979:OrGate$203
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$205
  end
  cell $specify2 $auto$liberty.cc:737:execute$206
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$207
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$208
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$209
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$205
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_1
  wire $auto$rtlil.cc:2976:NotGate$211
  wire $auto$rtlil.cc:2976:NotGate$213
  wire $auto$rtlil.cc:2976:NotGate$217
  wire $auto$rtlil.cc:2976:NotGate$221
  wire $auto$rtlil.cc:2976:NotGate$223
  wire $auto$rtlil.cc:2976:NotGate$227
  wire $auto$rtlil.cc:2977:AndGate$215
  wire $auto$rtlil.cc:2977:AndGate$219
  wire $auto$rtlil.cc:2977:AndGate$225
  wire $auto$rtlil.cc:2977:AndGate$229
  wire $auto$rtlil.cc:2979:OrGate$231
  attribute \capacitance "0.0024190000"
  wire input 2 \A1
  attribute \capacitance "0.0023770000"
  wire input 3 \A2
  attribute \capacitance "0.0024080000"
  wire input 4 \B1
  attribute \capacitance "0.0023570000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$214
    connect \A $auto$rtlil.cc:2976:NotGate$211
    connect \B $auto$rtlil.cc:2976:NotGate$213
    connect \Y $auto$rtlil.cc:2977:AndGate$215
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A $auto$rtlil.cc:2977:AndGate$215
    connect \B $auto$rtlil.cc:2976:NotGate$217
    connect \Y $auto$rtlil.cc:2977:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$224
    connect \A $auto$rtlil.cc:2976:NotGate$221
    connect \B $auto$rtlil.cc:2976:NotGate$223
    connect \Y $auto$rtlil.cc:2977:AndGate$225
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$228
    connect \A $auto$rtlil.cc:2977:AndGate$225
    connect \B $auto$rtlil.cc:2976:NotGate$227
    connect \Y $auto$rtlil.cc:2977:AndGate$229
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$230
    connect \A $auto$rtlil.cc:2977:AndGate$219
    connect \B $auto$rtlil.cc:2977:AndGate$229
    connect \Y $auto$rtlil.cc:2979:OrGate$231
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$210
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$211
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$212
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$213
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$216
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$217
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$220
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$221
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$222
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$223
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$226
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$227
  end
  cell $specify2 $auto$liberty.cc:737:execute$232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$234
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$231
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_2
  wire $auto$rtlil.cc:2976:NotGate$237
  wire $auto$rtlil.cc:2976:NotGate$239
  wire $auto$rtlil.cc:2976:NotGate$243
  wire $auto$rtlil.cc:2976:NotGate$247
  wire $auto$rtlil.cc:2976:NotGate$249
  wire $auto$rtlil.cc:2976:NotGate$253
  wire $auto$rtlil.cc:2977:AndGate$241
  wire $auto$rtlil.cc:2977:AndGate$245
  wire $auto$rtlil.cc:2977:AndGate$251
  wire $auto$rtlil.cc:2977:AndGate$255
  wire $auto$rtlil.cc:2979:OrGate$257
  attribute \capacitance "0.0043700000"
  wire input 2 \A1
  attribute \capacitance "0.0043880000"
  wire input 3 \A2
  attribute \capacitance "0.0043340000"
  wire input 4 \B1
  attribute \capacitance "0.0043270000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$240
    connect \A $auto$rtlil.cc:2976:NotGate$237
    connect \B $auto$rtlil.cc:2976:NotGate$239
    connect \Y $auto$rtlil.cc:2977:AndGate$241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$244
    connect \A $auto$rtlil.cc:2977:AndGate$241
    connect \B $auto$rtlil.cc:2976:NotGate$243
    connect \Y $auto$rtlil.cc:2977:AndGate$245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$250
    connect \A $auto$rtlil.cc:2976:NotGate$247
    connect \B $auto$rtlil.cc:2976:NotGate$249
    connect \Y $auto$rtlil.cc:2977:AndGate$251
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$254
    connect \A $auto$rtlil.cc:2977:AndGate$251
    connect \B $auto$rtlil.cc:2976:NotGate$253
    connect \Y $auto$rtlil.cc:2977:AndGate$255
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$256
    connect \A $auto$rtlil.cc:2977:AndGate$245
    connect \B $auto$rtlil.cc:2977:AndGate$255
    connect \Y $auto$rtlil.cc:2979:OrGate$257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$236
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$237
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$238
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$239
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$242
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$246
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$248
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$249
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$252
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$253
  end
  cell $specify2 $auto$liberty.cc:737:execute$258
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$259
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$260
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$257
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_4
  wire $auto$rtlil.cc:2976:NotGate$263
  wire $auto$rtlil.cc:2976:NotGate$265
  wire $auto$rtlil.cc:2976:NotGate$269
  wire $auto$rtlil.cc:2976:NotGate$273
  wire $auto$rtlil.cc:2976:NotGate$275
  wire $auto$rtlil.cc:2976:NotGate$279
  wire $auto$rtlil.cc:2977:AndGate$267
  wire $auto$rtlil.cc:2977:AndGate$271
  wire $auto$rtlil.cc:2977:AndGate$277
  wire $auto$rtlil.cc:2977:AndGate$281
  wire $auto$rtlil.cc:2979:OrGate$283
  attribute \capacitance "0.0084810000"
  wire input 2 \A1
  attribute \capacitance "0.0091250000"
  wire input 3 \A2
  attribute \capacitance "0.0091130000"
  wire input 4 \B1
  attribute \capacitance "0.0085760000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$266
    connect \A $auto$rtlil.cc:2976:NotGate$263
    connect \B $auto$rtlil.cc:2976:NotGate$265
    connect \Y $auto$rtlil.cc:2977:AndGate$267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$270
    connect \A $auto$rtlil.cc:2977:AndGate$267
    connect \B $auto$rtlil.cc:2976:NotGate$269
    connect \Y $auto$rtlil.cc:2977:AndGate$271
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$276
    connect \A $auto$rtlil.cc:2976:NotGate$273
    connect \B $auto$rtlil.cc:2976:NotGate$275
    connect \Y $auto$rtlil.cc:2977:AndGate$277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$280
    connect \A $auto$rtlil.cc:2977:AndGate$277
    connect \B $auto$rtlil.cc:2976:NotGate$279
    connect \Y $auto$rtlil.cc:2977:AndGate$281
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$282
    connect \A $auto$rtlil.cc:2977:AndGate$271
    connect \B $auto$rtlil.cc:2977:AndGate$281
    connect \Y $auto$rtlil.cc:2979:OrGate$283
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$262
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$263
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$264
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$268
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$269
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$272
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$273
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$274
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$278
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$279
  end
  cell $specify2 $auto$liberty.cc:737:execute$284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$287
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$283
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_1
  wire $auto$rtlil.cc:2976:NotGate$291
  wire $auto$rtlil.cc:2977:AndGate$289
  wire $auto$rtlil.cc:2979:OrGate$293
  attribute \capacitance "0.0024270000"
  wire input 2 \A1
  attribute \capacitance "0.0024440000"
  wire input 3 \A2
  attribute \capacitance "0.0017330000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$288
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$289
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$292
    connect \A $auto$rtlil.cc:2977:AndGate$289
    connect \B $auto$rtlil.cc:2976:NotGate$291
    connect \Y $auto$rtlil.cc:2979:OrGate$293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$290
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$291
  end
  cell $specify2 $auto$liberty.cc:737:execute$294
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$295
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$293
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_2
  wire $auto$rtlil.cc:2976:NotGate$300
  wire $auto$rtlil.cc:2977:AndGate$298
  wire $auto$rtlil.cc:2979:OrGate$302
  attribute \capacitance "0.0023930000"
  wire input 2 \A1
  attribute \capacitance "0.0023710000"
  wire input 3 \A2
  attribute \capacitance "0.0013370000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$297
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$298
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$301
    connect \A $auto$rtlil.cc:2977:AndGate$298
    connect \B $auto$rtlil.cc:2976:NotGate$300
    connect \Y $auto$rtlil.cc:2979:OrGate$302
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$299
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$300
  end
  cell $specify2 $auto$liberty.cc:737:execute$303
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$304
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$305
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$302
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_4
  wire $auto$rtlil.cc:2976:NotGate$309
  wire $auto$rtlil.cc:2977:AndGate$307
  wire $auto$rtlil.cc:2979:OrGate$311
  attribute \capacitance "0.0044110000"
  wire input 2 \A1
  attribute \capacitance "0.0047940000"
  wire input 3 \A2
  attribute \capacitance "0.0023800000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$306
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$310
    connect \A $auto$rtlil.cc:2977:AndGate$307
    connect \B $auto$rtlil.cc:2976:NotGate$309
    connect \Y $auto$rtlil.cc:2979:OrGate$311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$308
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$309
  end
  cell $specify2 $auto$liberty.cc:737:execute$312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$314
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$311
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_0
  wire $auto$rtlil.cc:2976:NotGate$316
  wire $auto$rtlil.cc:2976:NotGate$320
  wire $auto$rtlil.cc:2977:AndGate$318
  wire $auto$rtlil.cc:2977:AndGate$322
  wire $auto$rtlil.cc:2979:OrGate$324
  attribute \capacitance "0.0018010000"
  wire input 2 \A1
  attribute \capacitance "0.0017180000"
  wire input 3 \A2
  attribute \capacitance "0.0016230000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$317
    connect \A $auto$rtlil.cc:2976:NotGate$316
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$321
    connect \A $auto$rtlil.cc:2976:NotGate$320
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$322
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$323
    connect \A $auto$rtlil.cc:2977:AndGate$318
    connect \B $auto$rtlil.cc:2977:AndGate$322
    connect \Y $auto$rtlil.cc:2979:OrGate$324
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$315
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$316
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$319
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$320
  end
  cell $specify2 $auto$liberty.cc:737:execute$325
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$326
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$327
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$324
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_1
  wire $auto$rtlil.cc:2976:NotGate$329
  wire $auto$rtlil.cc:2976:NotGate$333
  wire $auto$rtlil.cc:2977:AndGate$331
  wire $auto$rtlil.cc:2977:AndGate$335
  wire $auto$rtlil.cc:2979:OrGate$337
  attribute \capacitance "0.0023340000"
  wire input 2 \A1
  attribute \capacitance "0.0023130000"
  wire input 3 \A2
  attribute \capacitance "0.0016370000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$330
    connect \A $auto$rtlil.cc:2976:NotGate$329
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$334
    connect \A $auto$rtlil.cc:2976:NotGate$333
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$336
    connect \A $auto$rtlil.cc:2977:AndGate$331
    connect \B $auto$rtlil.cc:2977:AndGate$335
    connect \Y $auto$rtlil.cc:2979:OrGate$337
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$328
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$329
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$332
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$333
  end
  cell $specify2 $auto$liberty.cc:737:execute$338
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$339
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$337
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_2
  wire $auto$rtlil.cc:2976:NotGate$342
  wire $auto$rtlil.cc:2976:NotGate$346
  wire $auto$rtlil.cc:2977:AndGate$344
  wire $auto$rtlil.cc:2977:AndGate$348
  wire $auto$rtlil.cc:2979:OrGate$350
  attribute \capacitance "0.0044420000"
  wire input 2 \A1
  attribute \capacitance "0.0047950000"
  wire input 3 \A2
  attribute \capacitance "0.0015470000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$343
    connect \A $auto$rtlil.cc:2976:NotGate$342
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$344
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$347
    connect \A $auto$rtlil.cc:2976:NotGate$346
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$348
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$349
    connect \A $auto$rtlil.cc:2977:AndGate$344
    connect \B $auto$rtlil.cc:2977:AndGate$348
    connect \Y $auto$rtlil.cc:2979:OrGate$350
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$341
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$342
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$345
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$346
  end
  cell $specify2 $auto$liberty.cc:737:execute$351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$353
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$350
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_4
  wire $auto$rtlil.cc:2976:NotGate$355
  wire $auto$rtlil.cc:2976:NotGate$359
  wire $auto$rtlil.cc:2977:AndGate$357
  wire $auto$rtlil.cc:2977:AndGate$361
  wire $auto$rtlil.cc:2979:OrGate$363
  attribute \capacitance "0.0085800000"
  wire input 2 \A1
  attribute \capacitance "0.0092350000"
  wire input 3 \A2
  attribute \capacitance "0.0024730000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$356
    connect \A $auto$rtlil.cc:2976:NotGate$355
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$360
    connect \A $auto$rtlil.cc:2976:NotGate$359
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$361
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$362
    connect \A $auto$rtlil.cc:2977:AndGate$357
    connect \B $auto$rtlil.cc:2977:AndGate$361
    connect \Y $auto$rtlil.cc:2979:OrGate$363
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$354
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$355
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$358
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$359
  end
  cell $specify2 $auto$liberty.cc:737:execute$364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$363
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_1
  wire $auto$rtlil.cc:2977:AndGate$368
  wire $auto$rtlil.cc:2979:OrGate$370
  attribute \capacitance "0.0023920000"
  wire input 2 \A1
  attribute \capacitance "0.0023340000"
  wire input 3 \A2
  attribute \capacitance "0.0024200000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$367
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$368
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$369
    connect \A $auto$rtlil.cc:2977:AndGate$368
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$370
  end
  cell $specify2 $auto$liberty.cc:737:execute$371
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$372
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$373
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$370
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_2
  wire $auto$rtlil.cc:2977:AndGate$375
  wire $auto$rtlil.cc:2979:OrGate$377
  attribute \capacitance "0.0023590000"
  wire input 2 \A1
  attribute \capacitance "0.0023150000"
  wire input 3 \A2
  attribute \capacitance "0.0023800000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$374
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$375
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$376
    connect \A $auto$rtlil.cc:2977:AndGate$375
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$377
  end
  cell $specify2 $auto$liberty.cc:737:execute$378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$377
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_4
  wire $auto$rtlil.cc:2977:AndGate$382
  wire $auto$rtlil.cc:2979:OrGate$384
  attribute \capacitance "0.0044000000"
  wire input 2 \A1
  attribute \capacitance "0.0047940000"
  wire input 3 \A2
  attribute \capacitance "0.0044150000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$381
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$382
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$383
    connect \A $auto$rtlil.cc:2977:AndGate$382
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$384
  end
  cell $specify2 $auto$liberty.cc:737:execute$385
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$386
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$387
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$384
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_1
  wire $auto$rtlil.cc:2976:NotGate$389
  wire $auto$rtlil.cc:2976:NotGate$391
  wire $auto$rtlil.cc:2976:NotGate$395
  wire $auto$rtlil.cc:2976:NotGate$397
  wire $auto$rtlil.cc:2977:AndGate$393
  wire $auto$rtlil.cc:2977:AndGate$399
  wire $auto$rtlil.cc:2979:OrGate$401
  attribute \capacitance "0.0023520000"
  wire input 2 \A1
  attribute \capacitance "0.0023210000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$392
    connect \A $auto$rtlil.cc:2976:NotGate$389
    connect \B $auto$rtlil.cc:2976:NotGate$391
    connect \Y $auto$rtlil.cc:2977:AndGate$393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$398
    connect \A $auto$rtlil.cc:2976:NotGate$395
    connect \B $auto$rtlil.cc:2976:NotGate$397
    connect \Y $auto$rtlil.cc:2977:AndGate$399
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$400
    connect \A $auto$rtlil.cc:2977:AndGate$393
    connect \B $auto$rtlil.cc:2977:AndGate$399
    connect \Y $auto$rtlil.cc:2979:OrGate$401
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$388
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$390
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$394
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$395
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$396
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$397
  end
  cell $specify2 $auto$liberty.cc:737:execute$402
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$404
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$401
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_2
  wire $auto$rtlil.cc:2976:NotGate$406
  wire $auto$rtlil.cc:2976:NotGate$408
  wire $auto$rtlil.cc:2976:NotGate$412
  wire $auto$rtlil.cc:2976:NotGate$414
  wire $auto$rtlil.cc:2977:AndGate$410
  wire $auto$rtlil.cc:2977:AndGate$416
  wire $auto$rtlil.cc:2979:OrGate$418
  attribute \capacitance "0.0044430000"
  wire input 2 \A1
  attribute \capacitance "0.0048300000"
  wire input 3 \A2
  attribute \capacitance "0.0044130000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$409
    connect \A $auto$rtlil.cc:2976:NotGate$406
    connect \B $auto$rtlil.cc:2976:NotGate$408
    connect \Y $auto$rtlil.cc:2977:AndGate$410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$415
    connect \A $auto$rtlil.cc:2976:NotGate$412
    connect \B $auto$rtlil.cc:2976:NotGate$414
    connect \Y $auto$rtlil.cc:2977:AndGate$416
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$417
    connect \A $auto$rtlil.cc:2977:AndGate$410
    connect \B $auto$rtlil.cc:2977:AndGate$416
    connect \Y $auto$rtlil.cc:2979:OrGate$418
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$405
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$407
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$408
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$411
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$412
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$413
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$414
  end
  cell $specify2 $auto$liberty.cc:737:execute$419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$418
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_4
  wire $auto$rtlil.cc:2976:NotGate$423
  wire $auto$rtlil.cc:2976:NotGate$425
  wire $auto$rtlil.cc:2976:NotGate$429
  wire $auto$rtlil.cc:2976:NotGate$431
  wire $auto$rtlil.cc:2977:AndGate$427
  wire $auto$rtlil.cc:2977:AndGate$433
  wire $auto$rtlil.cc:2979:OrGate$435
  attribute \capacitance "0.0085710000"
  wire input 2 \A1
  attribute \capacitance "0.0092380000"
  wire input 3 \A2
  attribute \capacitance "0.0085960000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$426
    connect \A $auto$rtlil.cc:2976:NotGate$423
    connect \B $auto$rtlil.cc:2976:NotGate$425
    connect \Y $auto$rtlil.cc:2977:AndGate$427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$432
    connect \A $auto$rtlil.cc:2976:NotGate$429
    connect \B $auto$rtlil.cc:2976:NotGate$431
    connect \Y $auto$rtlil.cc:2977:AndGate$433
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$434
    connect \A $auto$rtlil.cc:2977:AndGate$427
    connect \B $auto$rtlil.cc:2977:AndGate$433
    connect \Y $auto$rtlil.cc:2979:OrGate$435
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$422
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$424
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$428
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$429
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$430
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$431
  end
  cell $specify2 $auto$liberty.cc:737:execute$436
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$437
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$435
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_1
  wire $auto$rtlil.cc:2977:AndGate$440
  wire $auto$rtlil.cc:2977:AndGate$442
  wire $auto$rtlil.cc:2979:OrGate$444
  wire $auto$rtlil.cc:2979:OrGate$446
  attribute \capacitance "0.0023420000"
  wire input 2 \A1
  attribute \capacitance "0.0023540000"
  wire input 3 \A2
  attribute \capacitance "0.0023610000"
  wire input 4 \B1
  attribute \capacitance "0.0023670000"
  wire input 6 \B2
  attribute \capacitance "0.0022730000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$439
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$441
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$442
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$443
    connect \A $auto$rtlil.cc:2977:AndGate$440
    connect \B $auto$rtlil.cc:2977:AndGate$442
    connect \Y $auto$rtlil.cc:2979:OrGate$444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$445
    connect \A $auto$rtlil.cc:2979:OrGate$444
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$446
  end
  cell $specify2 $auto$liberty.cc:737:execute$447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$451
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$446
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_2
  wire $auto$rtlil.cc:2977:AndGate$453
  wire $auto$rtlil.cc:2977:AndGate$455
  wire $auto$rtlil.cc:2979:OrGate$457
  wire $auto$rtlil.cc:2979:OrGate$459
  attribute \capacitance "0.0023270000"
  wire input 2 \A1
  attribute \capacitance "0.0023440000"
  wire input 3 \A2
  attribute \capacitance "0.0023460000"
  wire input 4 \B1
  attribute \capacitance "0.0023600000"
  wire input 6 \B2
  attribute \capacitance "0.0022570000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$452
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$454
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$456
    connect \A $auto$rtlil.cc:2977:AndGate$453
    connect \B $auto$rtlil.cc:2977:AndGate$455
    connect \Y $auto$rtlil.cc:2979:OrGate$457
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$458
    connect \A $auto$rtlil.cc:2979:OrGate$457
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$459
  end
  cell $specify2 $auto$liberty.cc:737:execute$460
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$461
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$459
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_4
  wire $auto$rtlil.cc:2977:AndGate$466
  wire $auto$rtlil.cc:2977:AndGate$468
  wire $auto$rtlil.cc:2979:OrGate$470
  wire $auto$rtlil.cc:2979:OrGate$472
  attribute \capacitance "0.0044890000"
  wire input 2 \A1
  attribute \capacitance "0.0043610000"
  wire input 3 \A2
  attribute \capacitance "0.0042340000"
  wire input 4 \B1
  attribute \capacitance "0.0042700000"
  wire input 6 \B2
  attribute \capacitance "0.0043110000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$465
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$466
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$467
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$468
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$469
    connect \A $auto$rtlil.cc:2977:AndGate$466
    connect \B $auto$rtlil.cc:2977:AndGate$468
    connect \Y $auto$rtlil.cc:2979:OrGate$470
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$471
    connect \A $auto$rtlil.cc:2979:OrGate$470
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$472
  end
  cell $specify2 $auto$liberty.cc:737:execute$473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$472
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_1
  wire $auto$rtlil.cc:2976:NotGate$479
  wire $auto$rtlil.cc:2976:NotGate$481
  wire $auto$rtlil.cc:2976:NotGate$485
  wire $auto$rtlil.cc:2976:NotGate$489
  wire $auto$rtlil.cc:2976:NotGate$491
  wire $auto$rtlil.cc:2976:NotGate$495
  wire $auto$rtlil.cc:2976:NotGate$501
  wire $auto$rtlil.cc:2976:NotGate$503
  wire $auto$rtlil.cc:2976:NotGate$507
  wire $auto$rtlil.cc:2976:NotGate$513
  wire $auto$rtlil.cc:2976:NotGate$515
  wire $auto$rtlil.cc:2976:NotGate$519
  wire $auto$rtlil.cc:2977:AndGate$483
  wire $auto$rtlil.cc:2977:AndGate$487
  wire $auto$rtlil.cc:2977:AndGate$493
  wire $auto$rtlil.cc:2977:AndGate$497
  wire $auto$rtlil.cc:2977:AndGate$505
  wire $auto$rtlil.cc:2977:AndGate$509
  wire $auto$rtlil.cc:2977:AndGate$517
  wire $auto$rtlil.cc:2977:AndGate$521
  wire $auto$rtlil.cc:2979:OrGate$499
  wire $auto$rtlil.cc:2979:OrGate$511
  wire $auto$rtlil.cc:2979:OrGate$523
  attribute \capacitance "0.0023110000"
  wire input 2 \A1
  attribute \capacitance "0.0023040000"
  wire input 3 \A2
  attribute \capacitance "0.0023250000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 6 \B2
  attribute \capacitance "0.0022490000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$482
    connect \A $auto$rtlil.cc:2976:NotGate$479
    connect \B $auto$rtlil.cc:2976:NotGate$481
    connect \Y $auto$rtlil.cc:2977:AndGate$483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$486
    connect \A $auto$rtlil.cc:2977:AndGate$483
    connect \B $auto$rtlil.cc:2976:NotGate$485
    connect \Y $auto$rtlil.cc:2977:AndGate$487
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$492
    connect \A $auto$rtlil.cc:2976:NotGate$489
    connect \B $auto$rtlil.cc:2976:NotGate$491
    connect \Y $auto$rtlil.cc:2977:AndGate$493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$496
    connect \A $auto$rtlil.cc:2977:AndGate$493
    connect \B $auto$rtlil.cc:2976:NotGate$495
    connect \Y $auto$rtlil.cc:2977:AndGate$497
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$504
    connect \A $auto$rtlil.cc:2976:NotGate$501
    connect \B $auto$rtlil.cc:2976:NotGate$503
    connect \Y $auto$rtlil.cc:2977:AndGate$505
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$508
    connect \A $auto$rtlil.cc:2977:AndGate$505
    connect \B $auto$rtlil.cc:2976:NotGate$507
    connect \Y $auto$rtlil.cc:2977:AndGate$509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$516
    connect \A $auto$rtlil.cc:2976:NotGate$513
    connect \B $auto$rtlil.cc:2976:NotGate$515
    connect \Y $auto$rtlil.cc:2977:AndGate$517
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$520
    connect \A $auto$rtlil.cc:2977:AndGate$517
    connect \B $auto$rtlil.cc:2976:NotGate$519
    connect \Y $auto$rtlil.cc:2977:AndGate$521
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$498
    connect \A $auto$rtlil.cc:2977:AndGate$487
    connect \B $auto$rtlil.cc:2977:AndGate$497
    connect \Y $auto$rtlil.cc:2979:OrGate$499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$510
    connect \A $auto$rtlil.cc:2979:OrGate$499
    connect \B $auto$rtlil.cc:2977:AndGate$509
    connect \Y $auto$rtlil.cc:2979:OrGate$511
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$522
    connect \A $auto$rtlil.cc:2979:OrGate$511
    connect \B $auto$rtlil.cc:2977:AndGate$521
    connect \Y $auto$rtlil.cc:2979:OrGate$523
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$478
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$480
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$484
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$488
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$489
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$490
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$494
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$495
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$500
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$501
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$502
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$503
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$506
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$512
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$513
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$514
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$515
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$518
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$519
  end
  cell $specify2 $auto$liberty.cc:737:execute$524
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$525
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$526
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$527
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$523
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_2
  wire $auto$rtlil.cc:2976:NotGate$530
  wire $auto$rtlil.cc:2976:NotGate$532
  wire $auto$rtlil.cc:2976:NotGate$536
  wire $auto$rtlil.cc:2976:NotGate$540
  wire $auto$rtlil.cc:2976:NotGate$542
  wire $auto$rtlil.cc:2976:NotGate$546
  wire $auto$rtlil.cc:2976:NotGate$552
  wire $auto$rtlil.cc:2976:NotGate$554
  wire $auto$rtlil.cc:2976:NotGate$558
  wire $auto$rtlil.cc:2976:NotGate$564
  wire $auto$rtlil.cc:2976:NotGate$566
  wire $auto$rtlil.cc:2976:NotGate$570
  wire $auto$rtlil.cc:2977:AndGate$534
  wire $auto$rtlil.cc:2977:AndGate$538
  wire $auto$rtlil.cc:2977:AndGate$544
  wire $auto$rtlil.cc:2977:AndGate$548
  wire $auto$rtlil.cc:2977:AndGate$556
  wire $auto$rtlil.cc:2977:AndGate$560
  wire $auto$rtlil.cc:2977:AndGate$568
  wire $auto$rtlil.cc:2977:AndGate$572
  wire $auto$rtlil.cc:2979:OrGate$550
  wire $auto$rtlil.cc:2979:OrGate$562
  wire $auto$rtlil.cc:2979:OrGate$574
  attribute \capacitance "0.0043060000"
  wire input 2 \A1
  attribute \capacitance "0.0047660000"
  wire input 3 \A2
  attribute \capacitance "0.0042760000"
  wire input 4 \B1
  attribute \capacitance "0.0047580000"
  wire input 6 \B2
  attribute \capacitance "0.0042930000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$533
    connect \A $auto$rtlil.cc:2976:NotGate$530
    connect \B $auto$rtlil.cc:2976:NotGate$532
    connect \Y $auto$rtlil.cc:2977:AndGate$534
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$537
    connect \A $auto$rtlil.cc:2977:AndGate$534
    connect \B $auto$rtlil.cc:2976:NotGate$536
    connect \Y $auto$rtlil.cc:2977:AndGate$538
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$543
    connect \A $auto$rtlil.cc:2976:NotGate$540
    connect \B $auto$rtlil.cc:2976:NotGate$542
    connect \Y $auto$rtlil.cc:2977:AndGate$544
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$547
    connect \A $auto$rtlil.cc:2977:AndGate$544
    connect \B $auto$rtlil.cc:2976:NotGate$546
    connect \Y $auto$rtlil.cc:2977:AndGate$548
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$555
    connect \A $auto$rtlil.cc:2976:NotGate$552
    connect \B $auto$rtlil.cc:2976:NotGate$554
    connect \Y $auto$rtlil.cc:2977:AndGate$556
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$559
    connect \A $auto$rtlil.cc:2977:AndGate$556
    connect \B $auto$rtlil.cc:2976:NotGate$558
    connect \Y $auto$rtlil.cc:2977:AndGate$560
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$567
    connect \A $auto$rtlil.cc:2976:NotGate$564
    connect \B $auto$rtlil.cc:2976:NotGate$566
    connect \Y $auto$rtlil.cc:2977:AndGate$568
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$571
    connect \A $auto$rtlil.cc:2977:AndGate$568
    connect \B $auto$rtlil.cc:2976:NotGate$570
    connect \Y $auto$rtlil.cc:2977:AndGate$572
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$549
    connect \A $auto$rtlil.cc:2977:AndGate$538
    connect \B $auto$rtlil.cc:2977:AndGate$548
    connect \Y $auto$rtlil.cc:2979:OrGate$550
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$561
    connect \A $auto$rtlil.cc:2979:OrGate$550
    connect \B $auto$rtlil.cc:2977:AndGate$560
    connect \Y $auto$rtlil.cc:2979:OrGate$562
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$573
    connect \A $auto$rtlil.cc:2979:OrGate$562
    connect \B $auto$rtlil.cc:2977:AndGate$572
    connect \Y $auto$rtlil.cc:2979:OrGate$574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$529
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$531
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$532
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$535
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$539
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$541
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$542
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$545
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$546
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$551
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$552
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$553
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$554
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$557
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$558
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$563
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$564
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$565
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$566
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$569
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$570
  end
  cell $specify2 $auto$liberty.cc:737:execute$575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$577
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$578
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$574
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_4
  wire $auto$rtlil.cc:2976:NotGate$581
  wire $auto$rtlil.cc:2976:NotGate$583
  wire $auto$rtlil.cc:2976:NotGate$587
  wire $auto$rtlil.cc:2976:NotGate$591
  wire $auto$rtlil.cc:2976:NotGate$593
  wire $auto$rtlil.cc:2976:NotGate$597
  wire $auto$rtlil.cc:2976:NotGate$603
  wire $auto$rtlil.cc:2976:NotGate$605
  wire $auto$rtlil.cc:2976:NotGate$609
  wire $auto$rtlil.cc:2976:NotGate$615
  wire $auto$rtlil.cc:2976:NotGate$617
  wire $auto$rtlil.cc:2976:NotGate$621
  wire $auto$rtlil.cc:2977:AndGate$585
  wire $auto$rtlil.cc:2977:AndGate$589
  wire $auto$rtlil.cc:2977:AndGate$595
  wire $auto$rtlil.cc:2977:AndGate$599
  wire $auto$rtlil.cc:2977:AndGate$607
  wire $auto$rtlil.cc:2977:AndGate$611
  wire $auto$rtlil.cc:2977:AndGate$619
  wire $auto$rtlil.cc:2977:AndGate$623
  wire $auto$rtlil.cc:2979:OrGate$601
  wire $auto$rtlil.cc:2979:OrGate$613
  wire $auto$rtlil.cc:2979:OrGate$625
  attribute \capacitance "0.0084210000"
  wire input 2 \A1
  attribute \capacitance "0.0091650000"
  wire input 3 \A2
  attribute \capacitance "0.0083010000"
  wire input 4 \B1
  attribute \capacitance "0.0088370000"
  wire input 6 \B2
  attribute \capacitance "0.0084180000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$584
    connect \A $auto$rtlil.cc:2976:NotGate$581
    connect \B $auto$rtlil.cc:2976:NotGate$583
    connect \Y $auto$rtlil.cc:2977:AndGate$585
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$588
    connect \A $auto$rtlil.cc:2977:AndGate$585
    connect \B $auto$rtlil.cc:2976:NotGate$587
    connect \Y $auto$rtlil.cc:2977:AndGate$589
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$594
    connect \A $auto$rtlil.cc:2976:NotGate$591
    connect \B $auto$rtlil.cc:2976:NotGate$593
    connect \Y $auto$rtlil.cc:2977:AndGate$595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$598
    connect \A $auto$rtlil.cc:2977:AndGate$595
    connect \B $auto$rtlil.cc:2976:NotGate$597
    connect \Y $auto$rtlil.cc:2977:AndGate$599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$606
    connect \A $auto$rtlil.cc:2976:NotGate$603
    connect \B $auto$rtlil.cc:2976:NotGate$605
    connect \Y $auto$rtlil.cc:2977:AndGate$607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$610
    connect \A $auto$rtlil.cc:2977:AndGate$607
    connect \B $auto$rtlil.cc:2976:NotGate$609
    connect \Y $auto$rtlil.cc:2977:AndGate$611
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$618
    connect \A $auto$rtlil.cc:2976:NotGate$615
    connect \B $auto$rtlil.cc:2976:NotGate$617
    connect \Y $auto$rtlil.cc:2977:AndGate$619
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$622
    connect \A $auto$rtlil.cc:2977:AndGate$619
    connect \B $auto$rtlil.cc:2976:NotGate$621
    connect \Y $auto$rtlil.cc:2977:AndGate$623
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$600
    connect \A $auto$rtlil.cc:2977:AndGate$589
    connect \B $auto$rtlil.cc:2977:AndGate$599
    connect \Y $auto$rtlil.cc:2979:OrGate$601
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$612
    connect \A $auto$rtlil.cc:2979:OrGate$601
    connect \B $auto$rtlil.cc:2977:AndGate$611
    connect \Y $auto$rtlil.cc:2979:OrGate$613
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$624
    connect \A $auto$rtlil.cc:2979:OrGate$613
    connect \B $auto$rtlil.cc:2977:AndGate$623
    connect \Y $auto$rtlil.cc:2979:OrGate$625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$580
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$581
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$582
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$583
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$586
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$587
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$590
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$591
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$592
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$596
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$597
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$602
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$603
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$604
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$608
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$614
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$615
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$616
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$617
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$620
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$621
  end
  cell $specify2 $auto$liberty.cc:737:execute$626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$625
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a222oi_1
  wire $auto$rtlil.cc:2976:NotGate$632
  wire $auto$rtlil.cc:2976:NotGate$634
  wire $auto$rtlil.cc:2976:NotGate$638
  wire $auto$rtlil.cc:2976:NotGate$642
  wire $auto$rtlil.cc:2976:NotGate$644
  wire $auto$rtlil.cc:2976:NotGate$648
  wire $auto$rtlil.cc:2976:NotGate$654
  wire $auto$rtlil.cc:2976:NotGate$656
  wire $auto$rtlil.cc:2976:NotGate$660
  wire $auto$rtlil.cc:2976:NotGate$666
  wire $auto$rtlil.cc:2976:NotGate$668
  wire $auto$rtlil.cc:2976:NotGate$672
  wire $auto$rtlil.cc:2976:NotGate$678
  wire $auto$rtlil.cc:2976:NotGate$680
  wire $auto$rtlil.cc:2976:NotGate$684
  wire $auto$rtlil.cc:2976:NotGate$690
  wire $auto$rtlil.cc:2976:NotGate$692
  wire $auto$rtlil.cc:2976:NotGate$696
  wire $auto$rtlil.cc:2976:NotGate$702
  wire $auto$rtlil.cc:2976:NotGate$704
  wire $auto$rtlil.cc:2976:NotGate$708
  wire $auto$rtlil.cc:2976:NotGate$714
  wire $auto$rtlil.cc:2976:NotGate$716
  wire $auto$rtlil.cc:2976:NotGate$720
  wire $auto$rtlil.cc:2977:AndGate$636
  wire $auto$rtlil.cc:2977:AndGate$640
  wire $auto$rtlil.cc:2977:AndGate$646
  wire $auto$rtlil.cc:2977:AndGate$650
  wire $auto$rtlil.cc:2977:AndGate$658
  wire $auto$rtlil.cc:2977:AndGate$662
  wire $auto$rtlil.cc:2977:AndGate$670
  wire $auto$rtlil.cc:2977:AndGate$674
  wire $auto$rtlil.cc:2977:AndGate$682
  wire $auto$rtlil.cc:2977:AndGate$686
  wire $auto$rtlil.cc:2977:AndGate$694
  wire $auto$rtlil.cc:2977:AndGate$698
  wire $auto$rtlil.cc:2977:AndGate$706
  wire $auto$rtlil.cc:2977:AndGate$710
  wire $auto$rtlil.cc:2977:AndGate$718
  wire $auto$rtlil.cc:2977:AndGate$722
  wire $auto$rtlil.cc:2979:OrGate$652
  wire $auto$rtlil.cc:2979:OrGate$664
  wire $auto$rtlil.cc:2979:OrGate$676
  wire $auto$rtlil.cc:2979:OrGate$688
  wire $auto$rtlil.cc:2979:OrGate$700
  wire $auto$rtlil.cc:2979:OrGate$712
  wire $auto$rtlil.cc:2979:OrGate$724
  attribute \capacitance "0.0022100000"
  wire input 2 \A1
  attribute \capacitance "0.0022470000"
  wire input 3 \A2
  attribute \capacitance "0.0022360000"
  wire input 4 \B1
  attribute \capacitance "0.0022960000"
  wire input 6 \B2
  attribute \capacitance "0.0022600000"
  wire input 5 \C1
  attribute \capacitance "0.0022990000"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$635
    connect \A $auto$rtlil.cc:2976:NotGate$632
    connect \B $auto$rtlil.cc:2976:NotGate$634
    connect \Y $auto$rtlil.cc:2977:AndGate$636
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$639
    connect \A $auto$rtlil.cc:2977:AndGate$636
    connect \B $auto$rtlil.cc:2976:NotGate$638
    connect \Y $auto$rtlil.cc:2977:AndGate$640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$645
    connect \A $auto$rtlil.cc:2976:NotGate$642
    connect \B $auto$rtlil.cc:2976:NotGate$644
    connect \Y $auto$rtlil.cc:2977:AndGate$646
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$649
    connect \A $auto$rtlil.cc:2977:AndGate$646
    connect \B $auto$rtlil.cc:2976:NotGate$648
    connect \Y $auto$rtlil.cc:2977:AndGate$650
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$657
    connect \A $auto$rtlil.cc:2976:NotGate$654
    connect \B $auto$rtlil.cc:2976:NotGate$656
    connect \Y $auto$rtlil.cc:2977:AndGate$658
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$661
    connect \A $auto$rtlil.cc:2977:AndGate$658
    connect \B $auto$rtlil.cc:2976:NotGate$660
    connect \Y $auto$rtlil.cc:2977:AndGate$662
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$669
    connect \A $auto$rtlil.cc:2976:NotGate$666
    connect \B $auto$rtlil.cc:2976:NotGate$668
    connect \Y $auto$rtlil.cc:2977:AndGate$670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$673
    connect \A $auto$rtlil.cc:2977:AndGate$670
    connect \B $auto$rtlil.cc:2976:NotGate$672
    connect \Y $auto$rtlil.cc:2977:AndGate$674
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$681
    connect \A $auto$rtlil.cc:2976:NotGate$678
    connect \B $auto$rtlil.cc:2976:NotGate$680
    connect \Y $auto$rtlil.cc:2977:AndGate$682
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$685
    connect \A $auto$rtlil.cc:2977:AndGate$682
    connect \B $auto$rtlil.cc:2976:NotGate$684
    connect \Y $auto$rtlil.cc:2977:AndGate$686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$693
    connect \A $auto$rtlil.cc:2976:NotGate$690
    connect \B $auto$rtlil.cc:2976:NotGate$692
    connect \Y $auto$rtlil.cc:2977:AndGate$694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$697
    connect \A $auto$rtlil.cc:2977:AndGate$694
    connect \B $auto$rtlil.cc:2976:NotGate$696
    connect \Y $auto$rtlil.cc:2977:AndGate$698
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$705
    connect \A $auto$rtlil.cc:2976:NotGate$702
    connect \B $auto$rtlil.cc:2976:NotGate$704
    connect \Y $auto$rtlil.cc:2977:AndGate$706
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$709
    connect \A $auto$rtlil.cc:2977:AndGate$706
    connect \B $auto$rtlil.cc:2976:NotGate$708
    connect \Y $auto$rtlil.cc:2977:AndGate$710
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$717
    connect \A $auto$rtlil.cc:2976:NotGate$714
    connect \B $auto$rtlil.cc:2976:NotGate$716
    connect \Y $auto$rtlil.cc:2977:AndGate$718
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$721
    connect \A $auto$rtlil.cc:2977:AndGate$718
    connect \B $auto$rtlil.cc:2976:NotGate$720
    connect \Y $auto$rtlil.cc:2977:AndGate$722
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$651
    connect \A $auto$rtlil.cc:2977:AndGate$640
    connect \B $auto$rtlil.cc:2977:AndGate$650
    connect \Y $auto$rtlil.cc:2979:OrGate$652
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$663
    connect \A $auto$rtlil.cc:2979:OrGate$652
    connect \B $auto$rtlil.cc:2977:AndGate$662
    connect \Y $auto$rtlil.cc:2979:OrGate$664
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$675
    connect \A $auto$rtlil.cc:2979:OrGate$664
    connect \B $auto$rtlil.cc:2977:AndGate$674
    connect \Y $auto$rtlil.cc:2979:OrGate$676
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$687
    connect \A $auto$rtlil.cc:2979:OrGate$676
    connect \B $auto$rtlil.cc:2977:AndGate$686
    connect \Y $auto$rtlil.cc:2979:OrGate$688
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$699
    connect \A $auto$rtlil.cc:2979:OrGate$688
    connect \B $auto$rtlil.cc:2977:AndGate$698
    connect \Y $auto$rtlil.cc:2979:OrGate$700
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$711
    connect \A $auto$rtlil.cc:2979:OrGate$700
    connect \B $auto$rtlil.cc:2977:AndGate$710
    connect \Y $auto$rtlil.cc:2979:OrGate$712
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$723
    connect \A $auto$rtlil.cc:2979:OrGate$712
    connect \B $auto$rtlil.cc:2977:AndGate$722
    connect \Y $auto$rtlil.cc:2979:OrGate$724
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$631
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$632
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$633
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$634
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$637
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$638
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$641
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$642
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$643
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$644
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$647
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$648
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$653
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$654
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$655
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$656
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$659
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$665
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$667
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$668
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$671
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$672
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$677
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$678
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$679
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$680
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$683
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$684
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$689
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$690
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$691
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$692
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$695
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$696
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$701
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$702
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$703
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$704
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$707
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$708
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$713
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$714
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$715
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$716
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$719
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$720
  end
  cell $specify2 $auto$liberty.cc:737:execute$725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$728
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$729
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$730
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$724
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_1
  wire $auto$rtlil.cc:2977:AndGate$732
  wire $auto$rtlil.cc:2977:AndGate$734
  wire $auto$rtlil.cc:2979:OrGate$736
  attribute \capacitance "0.0023470000"
  wire input 2 \A1
  attribute \capacitance "0.0023920000"
  wire input 3 \A2
  attribute \capacitance "0.0023750000"
  wire input 4 \B1
  attribute \capacitance "0.0023240000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$731
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$732
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$733
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$734
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$735
    connect \A $auto$rtlil.cc:2977:AndGate$732
    connect \B $auto$rtlil.cc:2977:AndGate$734
    connect \Y $auto$rtlil.cc:2979:OrGate$736
  end
  cell $specify2 $auto$liberty.cc:737:execute$737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$739
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$740
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$736
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_2
  wire $auto$rtlil.cc:2977:AndGate$742
  wire $auto$rtlil.cc:2977:AndGate$744
  wire $auto$rtlil.cc:2979:OrGate$746
  attribute \capacitance "0.0023350000"
  wire input 2 \A1
  attribute \capacitance "0.0023740000"
  wire input 3 \A2
  attribute \capacitance "0.0023610000"
  wire input 4 \B1
  attribute \capacitance "0.0023200000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$741
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$742
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$743
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$744
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$745
    connect \A $auto$rtlil.cc:2977:AndGate$742
    connect \B $auto$rtlil.cc:2977:AndGate$744
    connect \Y $auto$rtlil.cc:2979:OrGate$746
  end
  cell $specify2 $auto$liberty.cc:737:execute$747
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$748
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$749
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$750
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$746
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_4
  wire $auto$rtlil.cc:2977:AndGate$752
  wire $auto$rtlil.cc:2977:AndGate$754
  wire $auto$rtlil.cc:2979:OrGate$756
  attribute \capacitance "0.0043320000"
  wire input 2 \A1
  attribute \capacitance "0.0047870000"
  wire input 3 \A2
  attribute \capacitance "0.0043360000"
  wire input 4 \B1
  attribute \capacitance "0.0048580000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$751
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$753
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$754
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$755
    connect \A $auto$rtlil.cc:2977:AndGate$752
    connect \B $auto$rtlil.cc:2977:AndGate$754
    connect \Y $auto$rtlil.cc:2979:OrGate$756
  end
  cell $specify2 $auto$liberty.cc:737:execute$757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$759
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$760
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$756
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_1
  wire $auto$rtlil.cc:2976:NotGate$762
  wire $auto$rtlil.cc:2976:NotGate$764
  wire $auto$rtlil.cc:2976:NotGate$768
  wire $auto$rtlil.cc:2976:NotGate$770
  wire $auto$rtlil.cc:2976:NotGate$776
  wire $auto$rtlil.cc:2976:NotGate$778
  wire $auto$rtlil.cc:2976:NotGate$784
  wire $auto$rtlil.cc:2976:NotGate$786
  wire $auto$rtlil.cc:2977:AndGate$766
  wire $auto$rtlil.cc:2977:AndGate$772
  wire $auto$rtlil.cc:2977:AndGate$780
  wire $auto$rtlil.cc:2977:AndGate$788
  wire $auto$rtlil.cc:2979:OrGate$774
  wire $auto$rtlil.cc:2979:OrGate$782
  wire $auto$rtlil.cc:2979:OrGate$790
  attribute \capacitance "0.0023600000"
  wire input 2 \A1
  attribute \capacitance "0.0023770000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 4 \B1
  attribute \capacitance "0.0023220000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$765
    connect \A $auto$rtlil.cc:2976:NotGate$762
    connect \B $auto$rtlil.cc:2976:NotGate$764
    connect \Y $auto$rtlil.cc:2977:AndGate$766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$771
    connect \A $auto$rtlil.cc:2976:NotGate$768
    connect \B $auto$rtlil.cc:2976:NotGate$770
    connect \Y $auto$rtlil.cc:2977:AndGate$772
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$779
    connect \A $auto$rtlil.cc:2976:NotGate$776
    connect \B $auto$rtlil.cc:2976:NotGate$778
    connect \Y $auto$rtlil.cc:2977:AndGate$780
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$787
    connect \A $auto$rtlil.cc:2976:NotGate$784
    connect \B $auto$rtlil.cc:2976:NotGate$786
    connect \Y $auto$rtlil.cc:2977:AndGate$788
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$773
    connect \A $auto$rtlil.cc:2977:AndGate$766
    connect \B $auto$rtlil.cc:2977:AndGate$772
    connect \Y $auto$rtlil.cc:2979:OrGate$774
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$781
    connect \A $auto$rtlil.cc:2979:OrGate$774
    connect \B $auto$rtlil.cc:2977:AndGate$780
    connect \Y $auto$rtlil.cc:2979:OrGate$782
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$789
    connect \A $auto$rtlil.cc:2979:OrGate$782
    connect \B $auto$rtlil.cc:2977:AndGate$788
    connect \Y $auto$rtlil.cc:2979:OrGate$790
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$761
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$762
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$763
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$764
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$767
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$768
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$769
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$770
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$775
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$776
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$777
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$778
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$783
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$784
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$785
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$786
  end
  cell $specify2 $auto$liberty.cc:737:execute$791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$794
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$790
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_2
  wire $auto$rtlil.cc:2976:NotGate$796
  wire $auto$rtlil.cc:2976:NotGate$798
  wire $auto$rtlil.cc:2976:NotGate$802
  wire $auto$rtlil.cc:2976:NotGate$804
  wire $auto$rtlil.cc:2976:NotGate$810
  wire $auto$rtlil.cc:2976:NotGate$812
  wire $auto$rtlil.cc:2976:NotGate$818
  wire $auto$rtlil.cc:2976:NotGate$820
  wire $auto$rtlil.cc:2977:AndGate$800
  wire $auto$rtlil.cc:2977:AndGate$806
  wire $auto$rtlil.cc:2977:AndGate$814
  wire $auto$rtlil.cc:2977:AndGate$822
  wire $auto$rtlil.cc:2979:OrGate$808
  wire $auto$rtlil.cc:2979:OrGate$816
  wire $auto$rtlil.cc:2979:OrGate$824
  attribute \capacitance "0.0042620000"
  wire input 2 \A1
  attribute \capacitance "0.0043650000"
  wire input 3 \A2
  attribute \capacitance "0.0042340000"
  wire input 4 \B1
  attribute \capacitance "0.0042690000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$799
    connect \A $auto$rtlil.cc:2976:NotGate$796
    connect \B $auto$rtlil.cc:2976:NotGate$798
    connect \Y $auto$rtlil.cc:2977:AndGate$800
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$805
    connect \A $auto$rtlil.cc:2976:NotGate$802
    connect \B $auto$rtlil.cc:2976:NotGate$804
    connect \Y $auto$rtlil.cc:2977:AndGate$806
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$813
    connect \A $auto$rtlil.cc:2976:NotGate$810
    connect \B $auto$rtlil.cc:2976:NotGate$812
    connect \Y $auto$rtlil.cc:2977:AndGate$814
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$821
    connect \A $auto$rtlil.cc:2976:NotGate$818
    connect \B $auto$rtlil.cc:2976:NotGate$820
    connect \Y $auto$rtlil.cc:2977:AndGate$822
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$807
    connect \A $auto$rtlil.cc:2977:AndGate$800
    connect \B $auto$rtlil.cc:2977:AndGate$806
    connect \Y $auto$rtlil.cc:2979:OrGate$808
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$815
    connect \A $auto$rtlil.cc:2979:OrGate$808
    connect \B $auto$rtlil.cc:2977:AndGate$814
    connect \Y $auto$rtlil.cc:2979:OrGate$816
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$823
    connect \A $auto$rtlil.cc:2979:OrGate$816
    connect \B $auto$rtlil.cc:2977:AndGate$822
    connect \Y $auto$rtlil.cc:2979:OrGate$824
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$795
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$796
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$797
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$798
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$801
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$802
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$803
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$804
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$809
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$810
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$811
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$812
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$817
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$818
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$819
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$820
  end
  cell $specify2 $auto$liberty.cc:737:execute$825
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$827
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$824
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_4
  wire $auto$rtlil.cc:2976:NotGate$830
  wire $auto$rtlil.cc:2976:NotGate$832
  wire $auto$rtlil.cc:2976:NotGate$836
  wire $auto$rtlil.cc:2976:NotGate$838
  wire $auto$rtlil.cc:2976:NotGate$844
  wire $auto$rtlil.cc:2976:NotGate$846
  wire $auto$rtlil.cc:2976:NotGate$852
  wire $auto$rtlil.cc:2976:NotGate$854
  wire $auto$rtlil.cc:2977:AndGate$834
  wire $auto$rtlil.cc:2977:AndGate$840
  wire $auto$rtlil.cc:2977:AndGate$848
  wire $auto$rtlil.cc:2977:AndGate$856
  wire $auto$rtlil.cc:2979:OrGate$842
  wire $auto$rtlil.cc:2979:OrGate$850
  wire $auto$rtlil.cc:2979:OrGate$858
  attribute \capacitance "0.0083100000"
  wire input 2 \A1
  attribute \capacitance "0.0086170000"
  wire input 3 \A2
  attribute \capacitance "0.0083380000"
  wire input 4 \B1
  attribute \capacitance "0.0085430000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$833
    connect \A $auto$rtlil.cc:2976:NotGate$830
    connect \B $auto$rtlil.cc:2976:NotGate$832
    connect \Y $auto$rtlil.cc:2977:AndGate$834
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$839
    connect \A $auto$rtlil.cc:2976:NotGate$836
    connect \B $auto$rtlil.cc:2976:NotGate$838
    connect \Y $auto$rtlil.cc:2977:AndGate$840
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$847
    connect \A $auto$rtlil.cc:2976:NotGate$844
    connect \B $auto$rtlil.cc:2976:NotGate$846
    connect \Y $auto$rtlil.cc:2977:AndGate$848
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$855
    connect \A $auto$rtlil.cc:2976:NotGate$852
    connect \B $auto$rtlil.cc:2976:NotGate$854
    connect \Y $auto$rtlil.cc:2977:AndGate$856
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$841
    connect \A $auto$rtlil.cc:2977:AndGate$834
    connect \B $auto$rtlil.cc:2977:AndGate$840
    connect \Y $auto$rtlil.cc:2979:OrGate$842
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$849
    connect \A $auto$rtlil.cc:2979:OrGate$842
    connect \B $auto$rtlil.cc:2977:AndGate$848
    connect \Y $auto$rtlil.cc:2979:OrGate$850
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$857
    connect \A $auto$rtlil.cc:2979:OrGate$850
    connect \B $auto$rtlil.cc:2977:AndGate$856
    connect \Y $auto$rtlil.cc:2979:OrGate$858
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$829
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$830
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$831
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$832
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$835
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$836
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$837
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$838
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$843
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$844
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$845
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$846
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$851
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$852
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$853
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$854
  end
  cell $specify2 $auto$liberty.cc:737:execute$859
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$860
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$858
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_1
  wire $auto$rtlil.cc:2976:NotGate$866
  wire $auto$rtlil.cc:2976:NotGate$868
  wire $auto$rtlil.cc:2977:AndGate$864
  wire $auto$rtlil.cc:2977:AndGate$870
  wire $auto$rtlil.cc:2979:OrGate$872
  attribute \capacitance "0.0013830000"
  wire input 4 \A1_N
  attribute \capacitance "0.0014370000"
  wire input 5 \A2_N
  attribute \capacitance "0.0014910000"
  wire input 2 \B1
  attribute \capacitance "0.0015660000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$863
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$864
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$869
    connect \A $auto$rtlil.cc:2976:NotGate$866
    connect \B $auto$rtlil.cc:2976:NotGate$868
    connect \Y $auto$rtlil.cc:2977:AndGate$870
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$871
    connect \A $auto$rtlil.cc:2977:AndGate$864
    connect \B $auto$rtlil.cc:2977:AndGate$870
    connect \Y $auto$rtlil.cc:2979:OrGate$872
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$865
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$866
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$867
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$868
  end
  cell $specify2 $auto$liberty.cc:737:execute$873
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$874
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$875
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$876
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$872
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_2
  wire $auto$rtlil.cc:2976:NotGate$880
  wire $auto$rtlil.cc:2976:NotGate$882
  wire $auto$rtlil.cc:2977:AndGate$878
  wire $auto$rtlil.cc:2977:AndGate$884
  wire $auto$rtlil.cc:2979:OrGate$886
  attribute \capacitance "0.0016570000"
  wire input 4 \A1_N
  attribute \capacitance "0.0017070000"
  wire input 5 \A2_N
  attribute \capacitance "0.0017260000"
  wire input 2 \B1
  attribute \capacitance "0.0017960000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$877
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$878
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$883
    connect \A $auto$rtlil.cc:2976:NotGate$880
    connect \B $auto$rtlil.cc:2976:NotGate$882
    connect \Y $auto$rtlil.cc:2977:AndGate$884
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$885
    connect \A $auto$rtlil.cc:2977:AndGate$878
    connect \B $auto$rtlil.cc:2977:AndGate$884
    connect \Y $auto$rtlil.cc:2979:OrGate$886
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$879
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$880
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$881
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$882
  end
  cell $specify2 $auto$liberty.cc:737:execute$887
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$890
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$886
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_4
  wire $auto$rtlil.cc:2976:NotGate$894
  wire $auto$rtlil.cc:2976:NotGate$896
  wire $auto$rtlil.cc:2977:AndGate$892
  wire $auto$rtlil.cc:2977:AndGate$898
  wire $auto$rtlil.cc:2979:OrGate$900
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0047680000"
  wire input 2 \B1
  attribute \capacitance "0.0043600000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$891
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$892
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$897
    connect \A $auto$rtlil.cc:2976:NotGate$894
    connect \B $auto$rtlil.cc:2976:NotGate$896
    connect \Y $auto$rtlil.cc:2977:AndGate$898
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$899
    connect \A $auto$rtlil.cc:2977:AndGate$892
    connect \B $auto$rtlil.cc:2977:AndGate$898
    connect \Y $auto$rtlil.cc:2979:OrGate$900
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$893
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$894
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$895
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$896
  end
  cell $specify2 $auto$liberty.cc:737:execute$901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$902
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$903
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$900
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_1
  wire $auto$rtlil.cc:2976:NotGate$906
  wire $auto$rtlil.cc:2976:NotGate$910
  wire $auto$rtlil.cc:2976:NotGate$916
  wire $auto$rtlil.cc:2976:NotGate$922
  wire $auto$rtlil.cc:2977:AndGate$908
  wire $auto$rtlil.cc:2977:AndGate$912
  wire $auto$rtlil.cc:2977:AndGate$918
  wire $auto$rtlil.cc:2977:AndGate$924
  wire $auto$rtlil.cc:2979:OrGate$914
  wire $auto$rtlil.cc:2979:OrGate$920
  wire $auto$rtlil.cc:2979:OrGate$926
  attribute \capacitance "0.0023790000"
  wire input 4 \A1_N
  attribute \capacitance "0.0024790000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023450000"
  wire input 2 \B1
  attribute \capacitance "0.0024190000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$907
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$906
    connect \Y $auto$rtlil.cc:2977:AndGate$908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$911
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$910
    connect \Y $auto$rtlil.cc:2977:AndGate$912
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$917
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$916
    connect \Y $auto$rtlil.cc:2977:AndGate$918
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$923
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$922
    connect \Y $auto$rtlil.cc:2977:AndGate$924
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$913
    connect \A $auto$rtlil.cc:2977:AndGate$908
    connect \B $auto$rtlil.cc:2977:AndGate$912
    connect \Y $auto$rtlil.cc:2979:OrGate$914
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$919
    connect \A $auto$rtlil.cc:2979:OrGate$914
    connect \B $auto$rtlil.cc:2977:AndGate$918
    connect \Y $auto$rtlil.cc:2979:OrGate$920
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$925
    connect \A $auto$rtlil.cc:2979:OrGate$920
    connect \B $auto$rtlil.cc:2977:AndGate$924
    connect \Y $auto$rtlil.cc:2979:OrGate$926
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$905
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$906
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$909
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$910
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$915
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$916
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$921
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$922
  end
  cell $specify2 $auto$liberty.cc:737:execute$927
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$928
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$929
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$930
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$926
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_2
  wire $auto$rtlil.cc:2976:NotGate$932
  wire $auto$rtlil.cc:2976:NotGate$936
  wire $auto$rtlil.cc:2976:NotGate$942
  wire $auto$rtlil.cc:2976:NotGate$948
  wire $auto$rtlil.cc:2977:AndGate$934
  wire $auto$rtlil.cc:2977:AndGate$938
  wire $auto$rtlil.cc:2977:AndGate$944
  wire $auto$rtlil.cc:2977:AndGate$950
  wire $auto$rtlil.cc:2979:OrGate$940
  wire $auto$rtlil.cc:2979:OrGate$946
  wire $auto$rtlil.cc:2979:OrGate$952
  attribute \capacitance "0.0045730000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044340000"
  wire input 5 \A2_N
  attribute \capacitance "0.0047990000"
  wire input 2 \B1
  attribute \capacitance "0.0043360000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$933
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$932
    connect \Y $auto$rtlil.cc:2977:AndGate$934
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$937
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$936
    connect \Y $auto$rtlil.cc:2977:AndGate$938
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$943
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$942
    connect \Y $auto$rtlil.cc:2977:AndGate$944
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$949
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$948
    connect \Y $auto$rtlil.cc:2977:AndGate$950
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$939
    connect \A $auto$rtlil.cc:2977:AndGate$934
    connect \B $auto$rtlil.cc:2977:AndGate$938
    connect \Y $auto$rtlil.cc:2979:OrGate$940
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$945
    connect \A $auto$rtlil.cc:2979:OrGate$940
    connect \B $auto$rtlil.cc:2977:AndGate$944
    connect \Y $auto$rtlil.cc:2979:OrGate$946
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$951
    connect \A $auto$rtlil.cc:2979:OrGate$946
    connect \B $auto$rtlil.cc:2977:AndGate$950
    connect \Y $auto$rtlil.cc:2979:OrGate$952
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$931
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$932
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$935
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$936
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$941
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$942
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$947
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$948
  end
  cell $specify2 $auto$liberty.cc:737:execute$953
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$954
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$955
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$956
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$952
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_4
  wire $auto$rtlil.cc:2976:NotGate$958
  wire $auto$rtlil.cc:2976:NotGate$962
  wire $auto$rtlil.cc:2976:NotGate$968
  wire $auto$rtlil.cc:2976:NotGate$974
  wire $auto$rtlil.cc:2977:AndGate$960
  wire $auto$rtlil.cc:2977:AndGate$964
  wire $auto$rtlil.cc:2977:AndGate$970
  wire $auto$rtlil.cc:2977:AndGate$976
  wire $auto$rtlil.cc:2979:OrGate$966
  wire $auto$rtlil.cc:2979:OrGate$972
  wire $auto$rtlil.cc:2979:OrGate$978
  attribute \capacitance "0.0087620000"
  wire input 4 \A1_N
  attribute \capacitance "0.0087550000"
  wire input 5 \A2_N
  attribute \capacitance "0.0091800000"
  wire input 2 \B1
  attribute \capacitance "0.0085110000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$959
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$958
    connect \Y $auto$rtlil.cc:2977:AndGate$960
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$963
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$962
    connect \Y $auto$rtlil.cc:2977:AndGate$964
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$969
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$968
    connect \Y $auto$rtlil.cc:2977:AndGate$970
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$975
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$974
    connect \Y $auto$rtlil.cc:2977:AndGate$976
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$965
    connect \A $auto$rtlil.cc:2977:AndGate$960
    connect \B $auto$rtlil.cc:2977:AndGate$964
    connect \Y $auto$rtlil.cc:2979:OrGate$966
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$971
    connect \A $auto$rtlil.cc:2979:OrGate$966
    connect \B $auto$rtlil.cc:2977:AndGate$970
    connect \Y $auto$rtlil.cc:2979:OrGate$972
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$977
    connect \A $auto$rtlil.cc:2979:OrGate$972
    connect \B $auto$rtlil.cc:2977:AndGate$976
    connect \Y $auto$rtlil.cc:2979:OrGate$978
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$957
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$958
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$961
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$967
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$968
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$973
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$974
  end
  cell $specify2 $auto$liberty.cc:737:execute$979
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$980
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$981
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$978
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_1
  wire $auto$rtlil.cc:2977:AndGate$984
  wire $auto$rtlil.cc:2977:AndGate$986
  wire $auto$rtlil.cc:2979:OrGate$988
  wire $auto$rtlil.cc:2979:OrGate$990
  attribute \capacitance "0.0022720000"
  wire input 2 \A1
  attribute \capacitance "0.0023030000"
  wire input 3 \A2
  attribute \capacitance "0.0023750000"
  wire input 6 \A3
  attribute \capacitance "0.0023380000"
  wire input 4 \B1
  attribute \capacitance "0.0022530000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$983
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$985
    connect \A $auto$rtlil.cc:2977:AndGate$984
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$986
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$987
    connect \A $auto$rtlil.cc:2977:AndGate$986
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$988
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$989
    connect \A $auto$rtlil.cc:2979:OrGate$988
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$990
  end
  cell $specify2 $auto$liberty.cc:737:execute$991
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$992
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$993
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$994
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$995
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$990
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_2
  wire $auto$rtlil.cc:2977:AndGate$997
  wire $auto$rtlil.cc:2977:AndGate$999
  wire $auto$rtlil.cc:2979:OrGate$1001
  wire $auto$rtlil.cc:2979:OrGate$1003
  attribute \capacitance "0.0022790000"
  wire input 2 \A1
  attribute \capacitance "0.0023050000"
  wire input 3 \A2
  attribute \capacitance "0.0023440000"
  wire input 6 \A3
  attribute \capacitance "0.0022710000"
  wire input 4 \B1
  attribute \capacitance "0.0022340000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$996
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$997
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$998
    connect \A $auto$rtlil.cc:2977:AndGate$997
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$999
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1000
    connect \A $auto$rtlil.cc:2977:AndGate$999
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1001
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1002
    connect \A $auto$rtlil.cc:2979:OrGate$1001
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1003
  end
  cell $specify2 $auto$liberty.cc:737:execute$1004
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1005
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1006
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1008
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1003
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_4
  wire $auto$rtlil.cc:2977:AndGate$1010
  wire $auto$rtlil.cc:2977:AndGate$1012
  wire $auto$rtlil.cc:2979:OrGate$1014
  wire $auto$rtlil.cc:2979:OrGate$1016
  attribute \capacitance "0.0042440000"
  wire input 2 \A1
  attribute \capacitance "0.0043190000"
  wire input 3 \A2
  attribute \capacitance "0.0043800000"
  wire input 6 \A3
  attribute \capacitance "0.0042840000"
  wire input 4 \B1
  attribute \capacitance "0.0042640000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1009
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1010
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1011
    connect \A $auto$rtlil.cc:2977:AndGate$1010
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1012
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1013
    connect \A $auto$rtlil.cc:2977:AndGate$1012
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1014
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1015
    connect \A $auto$rtlil.cc:2979:OrGate$1014
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1016
  end
  cell $specify2 $auto$liberty.cc:737:execute$1017
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1018
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1019
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1020
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1021
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1016
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_1
  wire $auto$rtlil.cc:2976:NotGate$1023
  wire $auto$rtlil.cc:2976:NotGate$1025
  wire $auto$rtlil.cc:2976:NotGate$1029
  wire $auto$rtlil.cc:2976:NotGate$1033
  wire $auto$rtlil.cc:2976:NotGate$1035
  wire $auto$rtlil.cc:2976:NotGate$1039
  wire $auto$rtlil.cc:2976:NotGate$1045
  wire $auto$rtlil.cc:2976:NotGate$1047
  wire $auto$rtlil.cc:2976:NotGate$1051
  wire $auto$rtlil.cc:2977:AndGate$1027
  wire $auto$rtlil.cc:2977:AndGate$1031
  wire $auto$rtlil.cc:2977:AndGate$1037
  wire $auto$rtlil.cc:2977:AndGate$1041
  wire $auto$rtlil.cc:2977:AndGate$1049
  wire $auto$rtlil.cc:2977:AndGate$1053
  wire $auto$rtlil.cc:2979:OrGate$1043
  wire $auto$rtlil.cc:2979:OrGate$1055
  attribute \capacitance "0.0023740000"
  wire input 2 \A1
  attribute \capacitance "0.0023420000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 6 \A3
  attribute \capacitance "0.0023310000"
  wire input 4 \B1
  attribute \capacitance "0.0022830000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1026
    connect \A $auto$rtlil.cc:2976:NotGate$1023
    connect \B $auto$rtlil.cc:2976:NotGate$1025
    connect \Y $auto$rtlil.cc:2977:AndGate$1027
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1030
    connect \A $auto$rtlil.cc:2977:AndGate$1027
    connect \B $auto$rtlil.cc:2976:NotGate$1029
    connect \Y $auto$rtlil.cc:2977:AndGate$1031
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1036
    connect \A $auto$rtlil.cc:2976:NotGate$1033
    connect \B $auto$rtlil.cc:2976:NotGate$1035
    connect \Y $auto$rtlil.cc:2977:AndGate$1037
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1040
    connect \A $auto$rtlil.cc:2977:AndGate$1037
    connect \B $auto$rtlil.cc:2976:NotGate$1039
    connect \Y $auto$rtlil.cc:2977:AndGate$1041
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1048
    connect \A $auto$rtlil.cc:2976:NotGate$1045
    connect \B $auto$rtlil.cc:2976:NotGate$1047
    connect \Y $auto$rtlil.cc:2977:AndGate$1049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1052
    connect \A $auto$rtlil.cc:2977:AndGate$1049
    connect \B $auto$rtlil.cc:2976:NotGate$1051
    connect \Y $auto$rtlil.cc:2977:AndGate$1053
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1042
    connect \A $auto$rtlil.cc:2977:AndGate$1031
    connect \B $auto$rtlil.cc:2977:AndGate$1041
    connect \Y $auto$rtlil.cc:2979:OrGate$1043
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1054
    connect \A $auto$rtlil.cc:2979:OrGate$1043
    connect \B $auto$rtlil.cc:2977:AndGate$1053
    connect \Y $auto$rtlil.cc:2979:OrGate$1055
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1022
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1023
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1024
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1025
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1028
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1029
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1032
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1033
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1034
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1035
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1038
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1039
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1044
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1045
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1046
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1047
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1050
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1051
  end
  cell $specify2 $auto$liberty.cc:737:execute$1056
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1057
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1058
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1059
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1060
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1055
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_2
  wire $auto$rtlil.cc:2976:NotGate$1062
  wire $auto$rtlil.cc:2976:NotGate$1064
  wire $auto$rtlil.cc:2976:NotGate$1068
  wire $auto$rtlil.cc:2976:NotGate$1072
  wire $auto$rtlil.cc:2976:NotGate$1074
  wire $auto$rtlil.cc:2976:NotGate$1078
  wire $auto$rtlil.cc:2976:NotGate$1084
  wire $auto$rtlil.cc:2976:NotGate$1086
  wire $auto$rtlil.cc:2976:NotGate$1090
  wire $auto$rtlil.cc:2977:AndGate$1066
  wire $auto$rtlil.cc:2977:AndGate$1070
  wire $auto$rtlil.cc:2977:AndGate$1076
  wire $auto$rtlil.cc:2977:AndGate$1080
  wire $auto$rtlil.cc:2977:AndGate$1088
  wire $auto$rtlil.cc:2977:AndGate$1092
  wire $auto$rtlil.cc:2979:OrGate$1082
  wire $auto$rtlil.cc:2979:OrGate$1094
  attribute \capacitance "0.0044240000"
  wire input 2 \A1
  attribute \capacitance "0.0043240000"
  wire input 3 \A2
  attribute \capacitance "0.0043690000"
  wire input 6 \A3
  attribute \capacitance "0.0043140000"
  wire input 4 \B1
  attribute \capacitance "0.0043080000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1065
    connect \A $auto$rtlil.cc:2976:NotGate$1062
    connect \B $auto$rtlil.cc:2976:NotGate$1064
    connect \Y $auto$rtlil.cc:2977:AndGate$1066
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1069
    connect \A $auto$rtlil.cc:2977:AndGate$1066
    connect \B $auto$rtlil.cc:2976:NotGate$1068
    connect \Y $auto$rtlil.cc:2977:AndGate$1070
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1075
    connect \A $auto$rtlil.cc:2976:NotGate$1072
    connect \B $auto$rtlil.cc:2976:NotGate$1074
    connect \Y $auto$rtlil.cc:2977:AndGate$1076
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1079
    connect \A $auto$rtlil.cc:2977:AndGate$1076
    connect \B $auto$rtlil.cc:2976:NotGate$1078
    connect \Y $auto$rtlil.cc:2977:AndGate$1080
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1087
    connect \A $auto$rtlil.cc:2976:NotGate$1084
    connect \B $auto$rtlil.cc:2976:NotGate$1086
    connect \Y $auto$rtlil.cc:2977:AndGate$1088
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1091
    connect \A $auto$rtlil.cc:2977:AndGate$1088
    connect \B $auto$rtlil.cc:2976:NotGate$1090
    connect \Y $auto$rtlil.cc:2977:AndGate$1092
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1081
    connect \A $auto$rtlil.cc:2977:AndGate$1070
    connect \B $auto$rtlil.cc:2977:AndGate$1080
    connect \Y $auto$rtlil.cc:2979:OrGate$1082
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1093
    connect \A $auto$rtlil.cc:2979:OrGate$1082
    connect \B $auto$rtlil.cc:2977:AndGate$1092
    connect \Y $auto$rtlil.cc:2979:OrGate$1094
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1061
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1062
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1063
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1064
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1067
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1068
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1071
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1072
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1073
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1074
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1077
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1078
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1083
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1084
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1085
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1086
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1089
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1090
  end
  cell $specify2 $auto$liberty.cc:737:execute$1095
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1096
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1097
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1098
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1099
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1094
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_4
  wire $auto$rtlil.cc:2976:NotGate$1101
  wire $auto$rtlil.cc:2976:NotGate$1103
  wire $auto$rtlil.cc:2976:NotGate$1107
  wire $auto$rtlil.cc:2976:NotGate$1111
  wire $auto$rtlil.cc:2976:NotGate$1113
  wire $auto$rtlil.cc:2976:NotGate$1117
  wire $auto$rtlil.cc:2976:NotGate$1123
  wire $auto$rtlil.cc:2976:NotGate$1125
  wire $auto$rtlil.cc:2976:NotGate$1129
  wire $auto$rtlil.cc:2977:AndGate$1105
  wire $auto$rtlil.cc:2977:AndGate$1109
  wire $auto$rtlil.cc:2977:AndGate$1115
  wire $auto$rtlil.cc:2977:AndGate$1119
  wire $auto$rtlil.cc:2977:AndGate$1127
  wire $auto$rtlil.cc:2977:AndGate$1131
  wire $auto$rtlil.cc:2979:OrGate$1121
  wire $auto$rtlil.cc:2979:OrGate$1133
  attribute \capacitance "0.0084310000"
  wire input 2 \A1
  attribute \capacitance "0.0084220000"
  wire input 3 \A2
  attribute \capacitance "0.0086050000"
  wire input 6 \A3
  attribute \capacitance "0.0082960000"
  wire input 4 \B1
  attribute \capacitance "0.0084540000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1104
    connect \A $auto$rtlil.cc:2976:NotGate$1101
    connect \B $auto$rtlil.cc:2976:NotGate$1103
    connect \Y $auto$rtlil.cc:2977:AndGate$1105
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1108
    connect \A $auto$rtlil.cc:2977:AndGate$1105
    connect \B $auto$rtlil.cc:2976:NotGate$1107
    connect \Y $auto$rtlil.cc:2977:AndGate$1109
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1114
    connect \A $auto$rtlil.cc:2976:NotGate$1111
    connect \B $auto$rtlil.cc:2976:NotGate$1113
    connect \Y $auto$rtlil.cc:2977:AndGate$1115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1118
    connect \A $auto$rtlil.cc:2977:AndGate$1115
    connect \B $auto$rtlil.cc:2976:NotGate$1117
    connect \Y $auto$rtlil.cc:2977:AndGate$1119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1126
    connect \A $auto$rtlil.cc:2976:NotGate$1123
    connect \B $auto$rtlil.cc:2976:NotGate$1125
    connect \Y $auto$rtlil.cc:2977:AndGate$1127
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1130
    connect \A $auto$rtlil.cc:2977:AndGate$1127
    connect \B $auto$rtlil.cc:2976:NotGate$1129
    connect \Y $auto$rtlil.cc:2977:AndGate$1131
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1120
    connect \A $auto$rtlil.cc:2977:AndGate$1109
    connect \B $auto$rtlil.cc:2977:AndGate$1119
    connect \Y $auto$rtlil.cc:2979:OrGate$1121
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1132
    connect \A $auto$rtlil.cc:2979:OrGate$1121
    connect \B $auto$rtlil.cc:2977:AndGate$1131
    connect \Y $auto$rtlil.cc:2979:OrGate$1133
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1100
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1101
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1102
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1103
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1106
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1107
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1110
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1111
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1112
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1116
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1122
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1124
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1125
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1128
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1129
  end
  cell $specify2 $auto$liberty.cc:737:execute$1134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1138
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1133
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_1
  wire $auto$rtlil.cc:2977:AndGate$1140
  wire $auto$rtlil.cc:2977:AndGate$1142
  wire $auto$rtlil.cc:2979:OrGate$1144
  attribute \capacitance "0.0023440000"
  wire input 2 \A1
  attribute \capacitance "0.0023720000"
  wire input 3 \A2
  attribute \capacitance "0.0023830000"
  wire input 5 \A3
  attribute \capacitance "0.0023210000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1139
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1140
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1141
    connect \A $auto$rtlil.cc:2977:AndGate$1140
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1142
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1143
    connect \A $auto$rtlil.cc:2977:AndGate$1142
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1144
  end
  cell $specify2 $auto$liberty.cc:737:execute$1145
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1146
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1147
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1144
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_2
  wire $auto$rtlil.cc:2977:AndGate$1150
  wire $auto$rtlil.cc:2977:AndGate$1152
  wire $auto$rtlil.cc:2979:OrGate$1154
  attribute \capacitance "0.0023710000"
  wire input 2 \A1
  attribute \capacitance "0.0023480000"
  wire input 3 \A2
  attribute \capacitance "0.0023730000"
  wire input 5 \A3
  attribute \capacitance "0.0023260000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1149
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1150
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1151
    connect \A $auto$rtlil.cc:2977:AndGate$1150
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1152
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1153
    connect \A $auto$rtlil.cc:2977:AndGate$1152
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1154
  end
  cell $specify2 $auto$liberty.cc:737:execute$1155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1158
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1154
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_4
  wire $auto$rtlil.cc:2977:AndGate$1160
  wire $auto$rtlil.cc:2977:AndGate$1162
  wire $auto$rtlil.cc:2979:OrGate$1164
  attribute \capacitance "0.0042770000"
  wire input 2 \A1
  attribute \capacitance "0.0047420000"
  wire input 3 \A2
  attribute \capacitance "0.0049160000"
  wire input 5 \A3
  attribute \capacitance "0.0044590000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1159
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1161
    connect \A $auto$rtlil.cc:2977:AndGate$1160
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1162
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1163
    connect \A $auto$rtlil.cc:2977:AndGate$1162
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1164
  end
  cell $specify2 $auto$liberty.cc:737:execute$1165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1166
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1167
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1168
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1164
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_1
  wire $auto$rtlil.cc:2976:NotGate$1170
  wire $auto$rtlil.cc:2976:NotGate$1172
  wire $auto$rtlil.cc:2976:NotGate$1176
  wire $auto$rtlil.cc:2976:NotGate$1178
  wire $auto$rtlil.cc:2976:NotGate$1184
  wire $auto$rtlil.cc:2976:NotGate$1186
  wire $auto$rtlil.cc:2977:AndGate$1174
  wire $auto$rtlil.cc:2977:AndGate$1180
  wire $auto$rtlil.cc:2977:AndGate$1188
  wire $auto$rtlil.cc:2979:OrGate$1182
  wire $auto$rtlil.cc:2979:OrGate$1190
  attribute \capacitance "0.0022990000"
  wire input 2 \A1
  attribute \capacitance "0.0024260000"
  wire input 3 \A2
  attribute \capacitance "0.0023240000"
  wire input 5 \A3
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1173
    connect \A $auto$rtlil.cc:2976:NotGate$1170
    connect \B $auto$rtlil.cc:2976:NotGate$1172
    connect \Y $auto$rtlil.cc:2977:AndGate$1174
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1179
    connect \A $auto$rtlil.cc:2976:NotGate$1176
    connect \B $auto$rtlil.cc:2976:NotGate$1178
    connect \Y $auto$rtlil.cc:2977:AndGate$1180
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1187
    connect \A $auto$rtlil.cc:2976:NotGate$1184
    connect \B $auto$rtlil.cc:2976:NotGate$1186
    connect \Y $auto$rtlil.cc:2977:AndGate$1188
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1181
    connect \A $auto$rtlil.cc:2977:AndGate$1174
    connect \B $auto$rtlil.cc:2977:AndGate$1180
    connect \Y $auto$rtlil.cc:2979:OrGate$1182
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1189
    connect \A $auto$rtlil.cc:2979:OrGate$1182
    connect \B $auto$rtlil.cc:2977:AndGate$1188
    connect \Y $auto$rtlil.cc:2979:OrGate$1190
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1169
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1170
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1171
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1172
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1175
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1176
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1177
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1178
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1183
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1184
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1185
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1186
  end
  cell $specify2 $auto$liberty.cc:737:execute$1191
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1192
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1193
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1190
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_2
  wire $auto$rtlil.cc:2976:NotGate$1196
  wire $auto$rtlil.cc:2976:NotGate$1198
  wire $auto$rtlil.cc:2976:NotGate$1202
  wire $auto$rtlil.cc:2976:NotGate$1204
  wire $auto$rtlil.cc:2976:NotGate$1210
  wire $auto$rtlil.cc:2976:NotGate$1212
  wire $auto$rtlil.cc:2977:AndGate$1200
  wire $auto$rtlil.cc:2977:AndGate$1206
  wire $auto$rtlil.cc:2977:AndGate$1214
  wire $auto$rtlil.cc:2979:OrGate$1208
  wire $auto$rtlil.cc:2979:OrGate$1216
  attribute \capacitance "0.0044510000"
  wire input 2 \A1
  attribute \capacitance "0.0043430000"
  wire input 3 \A2
  attribute \capacitance "0.0044070000"
  wire input 5 \A3
  attribute \capacitance "0.0043920000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1199
    connect \A $auto$rtlil.cc:2976:NotGate$1196
    connect \B $auto$rtlil.cc:2976:NotGate$1198
    connect \Y $auto$rtlil.cc:2977:AndGate$1200
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1205
    connect \A $auto$rtlil.cc:2976:NotGate$1202
    connect \B $auto$rtlil.cc:2976:NotGate$1204
    connect \Y $auto$rtlil.cc:2977:AndGate$1206
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1213
    connect \A $auto$rtlil.cc:2976:NotGate$1210
    connect \B $auto$rtlil.cc:2976:NotGate$1212
    connect \Y $auto$rtlil.cc:2977:AndGate$1214
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1207
    connect \A $auto$rtlil.cc:2977:AndGate$1200
    connect \B $auto$rtlil.cc:2977:AndGate$1206
    connect \Y $auto$rtlil.cc:2979:OrGate$1208
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1215
    connect \A $auto$rtlil.cc:2979:OrGate$1208
    connect \B $auto$rtlil.cc:2977:AndGate$1214
    connect \Y $auto$rtlil.cc:2979:OrGate$1216
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1195
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1196
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1197
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1198
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1201
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1202
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1203
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1209
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1210
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1211
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1212
  end
  cell $specify2 $auto$liberty.cc:737:execute$1217
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1218
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1219
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1220
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1216
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_4
  wire $auto$rtlil.cc:2976:NotGate$1222
  wire $auto$rtlil.cc:2976:NotGate$1224
  wire $auto$rtlil.cc:2976:NotGate$1228
  wire $auto$rtlil.cc:2976:NotGate$1230
  wire $auto$rtlil.cc:2976:NotGate$1236
  wire $auto$rtlil.cc:2976:NotGate$1238
  wire $auto$rtlil.cc:2977:AndGate$1226
  wire $auto$rtlil.cc:2977:AndGate$1232
  wire $auto$rtlil.cc:2977:AndGate$1240
  wire $auto$rtlil.cc:2979:OrGate$1234
  wire $auto$rtlil.cc:2979:OrGate$1242
  attribute \capacitance "0.0084220000"
  wire input 2 \A1
  attribute \capacitance "0.0084170000"
  wire input 3 \A2
  attribute \capacitance "0.0086310000"
  wire input 5 \A3
  attribute \capacitance "0.0085110000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1225
    connect \A $auto$rtlil.cc:2976:NotGate$1222
    connect \B $auto$rtlil.cc:2976:NotGate$1224
    connect \Y $auto$rtlil.cc:2977:AndGate$1226
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1231
    connect \A $auto$rtlil.cc:2976:NotGate$1228
    connect \B $auto$rtlil.cc:2976:NotGate$1230
    connect \Y $auto$rtlil.cc:2977:AndGate$1232
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1239
    connect \A $auto$rtlil.cc:2976:NotGate$1236
    connect \B $auto$rtlil.cc:2976:NotGate$1238
    connect \Y $auto$rtlil.cc:2977:AndGate$1240
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1233
    connect \A $auto$rtlil.cc:2977:AndGate$1226
    connect \B $auto$rtlil.cc:2977:AndGate$1232
    connect \Y $auto$rtlil.cc:2979:OrGate$1234
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1241
    connect \A $auto$rtlil.cc:2979:OrGate$1234
    connect \B $auto$rtlil.cc:2977:AndGate$1240
    connect \Y $auto$rtlil.cc:2979:OrGate$1242
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1221
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1222
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1223
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1224
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1227
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1228
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1229
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1230
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1235
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1236
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1237
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1238
  end
  cell $specify2 $auto$liberty.cc:737:execute$1243
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1244
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1245
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1246
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1242
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_1
  wire $auto$rtlil.cc:2977:AndGate$1248
  wire $auto$rtlil.cc:2977:AndGate$1250
  wire $auto$rtlil.cc:2977:AndGate$1252
  wire $auto$rtlil.cc:2979:OrGate$1254
  attribute \capacitance "0.0023450000"
  wire input 2 \A1
  attribute \capacitance "0.0023360000"
  wire input 3 \A2
  attribute \capacitance "0.0023520000"
  wire input 6 \A3
  attribute \capacitance "0.0023780000"
  wire input 4 \B1
  attribute \capacitance "0.0022690000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1247
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1248
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1249
    connect \A $auto$rtlil.cc:2977:AndGate$1248
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1250
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1251
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1252
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1253
    connect \A $auto$rtlil.cc:2977:AndGate$1250
    connect \B $auto$rtlil.cc:2977:AndGate$1252
    connect \Y $auto$rtlil.cc:2979:OrGate$1254
  end
  cell $specify2 $auto$liberty.cc:737:execute$1255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1256
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1257
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1258
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1259
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1254
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_2
  wire $auto$rtlil.cc:2977:AndGate$1261
  wire $auto$rtlil.cc:2977:AndGate$1263
  wire $auto$rtlil.cc:2977:AndGate$1265
  wire $auto$rtlil.cc:2979:OrGate$1267
  attribute \capacitance "0.0022910000"
  wire input 2 \A1
  attribute \capacitance "0.0023440000"
  wire input 3 \A2
  attribute \capacitance "0.0023030000"
  wire input 6 \A3
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  attribute \capacitance "0.0024630000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1260
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1262
    connect \A $auto$rtlil.cc:2977:AndGate$1261
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1264
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1266
    connect \A $auto$rtlil.cc:2977:AndGate$1263
    connect \B $auto$rtlil.cc:2977:AndGate$1265
    connect \Y $auto$rtlil.cc:2979:OrGate$1267
  end
  cell $specify2 $auto$liberty.cc:737:execute$1268
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1269
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1270
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1271
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1267
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_4
  wire $auto$rtlil.cc:2977:AndGate$1274
  wire $auto$rtlil.cc:2977:AndGate$1276
  wire $auto$rtlil.cc:2977:AndGate$1278
  wire $auto$rtlil.cc:2979:OrGate$1280
  attribute \capacitance "0.0042720000"
  wire input 2 \A1
  attribute \capacitance "0.0042840000"
  wire input 3 \A2
  attribute \capacitance "0.0044660000"
  wire input 6 \A3
  attribute \capacitance "0.0043510000"
  wire input 4 \B1
  attribute \capacitance "0.0042810000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1273
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1274
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1275
    connect \A $auto$rtlil.cc:2977:AndGate$1274
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1276
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1277
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1278
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1279
    connect \A $auto$rtlil.cc:2977:AndGate$1276
    connect \B $auto$rtlil.cc:2977:AndGate$1278
    connect \Y $auto$rtlil.cc:2979:OrGate$1280
  end
  cell $specify2 $auto$liberty.cc:737:execute$1281
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1280
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_1
  wire $auto$rtlil.cc:2976:NotGate$1287
  wire $auto$rtlil.cc:2976:NotGate$1289
  wire $auto$rtlil.cc:2976:NotGate$1293
  wire $auto$rtlil.cc:2976:NotGate$1295
  wire $auto$rtlil.cc:2976:NotGate$1301
  wire $auto$rtlil.cc:2976:NotGate$1303
  wire $auto$rtlil.cc:2976:NotGate$1309
  wire $auto$rtlil.cc:2976:NotGate$1311
  wire $auto$rtlil.cc:2976:NotGate$1317
  wire $auto$rtlil.cc:2976:NotGate$1319
  wire $auto$rtlil.cc:2976:NotGate$1325
  wire $auto$rtlil.cc:2976:NotGate$1327
  wire $auto$rtlil.cc:2977:AndGate$1291
  wire $auto$rtlil.cc:2977:AndGate$1297
  wire $auto$rtlil.cc:2977:AndGate$1305
  wire $auto$rtlil.cc:2977:AndGate$1313
  wire $auto$rtlil.cc:2977:AndGate$1321
  wire $auto$rtlil.cc:2977:AndGate$1329
  wire $auto$rtlil.cc:2979:OrGate$1299
  wire $auto$rtlil.cc:2979:OrGate$1307
  wire $auto$rtlil.cc:2979:OrGate$1315
  wire $auto$rtlil.cc:2979:OrGate$1323
  wire $auto$rtlil.cc:2979:OrGate$1331
  attribute \capacitance "0.0023090000"
  wire input 2 \A1
  attribute \capacitance "0.0023550000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 6 \A3
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023080000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1290
    connect \A $auto$rtlil.cc:2976:NotGate$1287
    connect \B $auto$rtlil.cc:2976:NotGate$1289
    connect \Y $auto$rtlil.cc:2977:AndGate$1291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1296
    connect \A $auto$rtlil.cc:2976:NotGate$1293
    connect \B $auto$rtlil.cc:2976:NotGate$1295
    connect \Y $auto$rtlil.cc:2977:AndGate$1297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1304
    connect \A $auto$rtlil.cc:2976:NotGate$1301
    connect \B $auto$rtlil.cc:2976:NotGate$1303
    connect \Y $auto$rtlil.cc:2977:AndGate$1305
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1312
    connect \A $auto$rtlil.cc:2976:NotGate$1309
    connect \B $auto$rtlil.cc:2976:NotGate$1311
    connect \Y $auto$rtlil.cc:2977:AndGate$1313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1320
    connect \A $auto$rtlil.cc:2976:NotGate$1317
    connect \B $auto$rtlil.cc:2976:NotGate$1319
    connect \Y $auto$rtlil.cc:2977:AndGate$1321
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1328
    connect \A $auto$rtlil.cc:2976:NotGate$1325
    connect \B $auto$rtlil.cc:2976:NotGate$1327
    connect \Y $auto$rtlil.cc:2977:AndGate$1329
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1298
    connect \A $auto$rtlil.cc:2977:AndGate$1291
    connect \B $auto$rtlil.cc:2977:AndGate$1297
    connect \Y $auto$rtlil.cc:2979:OrGate$1299
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1306
    connect \A $auto$rtlil.cc:2979:OrGate$1299
    connect \B $auto$rtlil.cc:2977:AndGate$1305
    connect \Y $auto$rtlil.cc:2979:OrGate$1307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1314
    connect \A $auto$rtlil.cc:2979:OrGate$1307
    connect \B $auto$rtlil.cc:2977:AndGate$1313
    connect \Y $auto$rtlil.cc:2979:OrGate$1315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1322
    connect \A $auto$rtlil.cc:2979:OrGate$1315
    connect \B $auto$rtlil.cc:2977:AndGate$1321
    connect \Y $auto$rtlil.cc:2979:OrGate$1323
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1330
    connect \A $auto$rtlil.cc:2979:OrGate$1323
    connect \B $auto$rtlil.cc:2977:AndGate$1329
    connect \Y $auto$rtlil.cc:2979:OrGate$1331
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1286
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1288
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1289
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1292
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1294
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1295
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1300
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1302
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1303
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1308
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1309
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1310
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1316
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1318
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1319
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1324
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1325
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1326
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1327
  end
  cell $specify2 $auto$liberty.cc:737:execute$1332
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1335
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1336
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1331
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_2
  wire $auto$rtlil.cc:2976:NotGate$1338
  wire $auto$rtlil.cc:2976:NotGate$1340
  wire $auto$rtlil.cc:2976:NotGate$1344
  wire $auto$rtlil.cc:2976:NotGate$1346
  wire $auto$rtlil.cc:2976:NotGate$1352
  wire $auto$rtlil.cc:2976:NotGate$1354
  wire $auto$rtlil.cc:2976:NotGate$1360
  wire $auto$rtlil.cc:2976:NotGate$1362
  wire $auto$rtlil.cc:2976:NotGate$1368
  wire $auto$rtlil.cc:2976:NotGate$1370
  wire $auto$rtlil.cc:2976:NotGate$1376
  wire $auto$rtlil.cc:2976:NotGate$1378
  wire $auto$rtlil.cc:2977:AndGate$1342
  wire $auto$rtlil.cc:2977:AndGate$1348
  wire $auto$rtlil.cc:2977:AndGate$1356
  wire $auto$rtlil.cc:2977:AndGate$1364
  wire $auto$rtlil.cc:2977:AndGate$1372
  wire $auto$rtlil.cc:2977:AndGate$1380
  wire $auto$rtlil.cc:2979:OrGate$1350
  wire $auto$rtlil.cc:2979:OrGate$1358
  wire $auto$rtlil.cc:2979:OrGate$1366
  wire $auto$rtlil.cc:2979:OrGate$1374
  wire $auto$rtlil.cc:2979:OrGate$1382
  attribute \capacitance "0.0043510000"
  wire input 2 \A1
  attribute \capacitance "0.0043260000"
  wire input 3 \A2
  attribute \capacitance "0.0044840000"
  wire input 6 \A3
  attribute \capacitance "0.0042230000"
  wire input 4 \B1
  attribute \capacitance "0.0042970000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1341
    connect \A $auto$rtlil.cc:2976:NotGate$1338
    connect \B $auto$rtlil.cc:2976:NotGate$1340
    connect \Y $auto$rtlil.cc:2977:AndGate$1342
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1347
    connect \A $auto$rtlil.cc:2976:NotGate$1344
    connect \B $auto$rtlil.cc:2976:NotGate$1346
    connect \Y $auto$rtlil.cc:2977:AndGate$1348
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1355
    connect \A $auto$rtlil.cc:2976:NotGate$1352
    connect \B $auto$rtlil.cc:2976:NotGate$1354
    connect \Y $auto$rtlil.cc:2977:AndGate$1356
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1363
    connect \A $auto$rtlil.cc:2976:NotGate$1360
    connect \B $auto$rtlil.cc:2976:NotGate$1362
    connect \Y $auto$rtlil.cc:2977:AndGate$1364
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1371
    connect \A $auto$rtlil.cc:2976:NotGate$1368
    connect \B $auto$rtlil.cc:2976:NotGate$1370
    connect \Y $auto$rtlil.cc:2977:AndGate$1372
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1379
    connect \A $auto$rtlil.cc:2976:NotGate$1376
    connect \B $auto$rtlil.cc:2976:NotGate$1378
    connect \Y $auto$rtlil.cc:2977:AndGate$1380
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1349
    connect \A $auto$rtlil.cc:2977:AndGate$1342
    connect \B $auto$rtlil.cc:2977:AndGate$1348
    connect \Y $auto$rtlil.cc:2979:OrGate$1350
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1357
    connect \A $auto$rtlil.cc:2979:OrGate$1350
    connect \B $auto$rtlil.cc:2977:AndGate$1356
    connect \Y $auto$rtlil.cc:2979:OrGate$1358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1365
    connect \A $auto$rtlil.cc:2979:OrGate$1358
    connect \B $auto$rtlil.cc:2977:AndGate$1364
    connect \Y $auto$rtlil.cc:2979:OrGate$1366
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1373
    connect \A $auto$rtlil.cc:2979:OrGate$1366
    connect \B $auto$rtlil.cc:2977:AndGate$1372
    connect \Y $auto$rtlil.cc:2979:OrGate$1374
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1381
    connect \A $auto$rtlil.cc:2979:OrGate$1374
    connect \B $auto$rtlil.cc:2977:AndGate$1380
    connect \Y $auto$rtlil.cc:2979:OrGate$1382
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1337
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1338
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1339
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1340
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1343
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1345
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1346
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1351
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1352
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1353
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1359
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1361
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1362
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1367
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1369
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1370
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1375
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1376
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1377
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1378
  end
  cell $specify2 $auto$liberty.cc:737:execute$1383
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1384
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1385
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1386
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1387
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1382
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_4
  wire $auto$rtlil.cc:2976:NotGate$1389
  wire $auto$rtlil.cc:2976:NotGate$1391
  wire $auto$rtlil.cc:2976:NotGate$1395
  wire $auto$rtlil.cc:2976:NotGate$1397
  wire $auto$rtlil.cc:2976:NotGate$1403
  wire $auto$rtlil.cc:2976:NotGate$1405
  wire $auto$rtlil.cc:2976:NotGate$1411
  wire $auto$rtlil.cc:2976:NotGate$1413
  wire $auto$rtlil.cc:2976:NotGate$1419
  wire $auto$rtlil.cc:2976:NotGate$1421
  wire $auto$rtlil.cc:2976:NotGate$1427
  wire $auto$rtlil.cc:2976:NotGate$1429
  wire $auto$rtlil.cc:2977:AndGate$1393
  wire $auto$rtlil.cc:2977:AndGate$1399
  wire $auto$rtlil.cc:2977:AndGate$1407
  wire $auto$rtlil.cc:2977:AndGate$1415
  wire $auto$rtlil.cc:2977:AndGate$1423
  wire $auto$rtlil.cc:2977:AndGate$1431
  wire $auto$rtlil.cc:2979:OrGate$1401
  wire $auto$rtlil.cc:2979:OrGate$1409
  wire $auto$rtlil.cc:2979:OrGate$1417
  wire $auto$rtlil.cc:2979:OrGate$1425
  wire $auto$rtlil.cc:2979:OrGate$1433
  attribute \capacitance "0.0083290000"
  wire input 2 \A1
  attribute \capacitance "0.0082260000"
  wire input 3 \A2
  attribute \capacitance "0.0085060000"
  wire input 6 \A3
  attribute \capacitance "0.0082430000"
  wire input 4 \B1
  attribute \capacitance "0.0084790000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1392
    connect \A $auto$rtlil.cc:2976:NotGate$1389
    connect \B $auto$rtlil.cc:2976:NotGate$1391
    connect \Y $auto$rtlil.cc:2977:AndGate$1393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1398
    connect \A $auto$rtlil.cc:2976:NotGate$1395
    connect \B $auto$rtlil.cc:2976:NotGate$1397
    connect \Y $auto$rtlil.cc:2977:AndGate$1399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1406
    connect \A $auto$rtlil.cc:2976:NotGate$1403
    connect \B $auto$rtlil.cc:2976:NotGate$1405
    connect \Y $auto$rtlil.cc:2977:AndGate$1407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1414
    connect \A $auto$rtlil.cc:2976:NotGate$1411
    connect \B $auto$rtlil.cc:2976:NotGate$1413
    connect \Y $auto$rtlil.cc:2977:AndGate$1415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1422
    connect \A $auto$rtlil.cc:2976:NotGate$1419
    connect \B $auto$rtlil.cc:2976:NotGate$1421
    connect \Y $auto$rtlil.cc:2977:AndGate$1423
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1430
    connect \A $auto$rtlil.cc:2976:NotGate$1427
    connect \B $auto$rtlil.cc:2976:NotGate$1429
    connect \Y $auto$rtlil.cc:2977:AndGate$1431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1400
    connect \A $auto$rtlil.cc:2977:AndGate$1393
    connect \B $auto$rtlil.cc:2977:AndGate$1399
    connect \Y $auto$rtlil.cc:2979:OrGate$1401
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1408
    connect \A $auto$rtlil.cc:2979:OrGate$1401
    connect \B $auto$rtlil.cc:2977:AndGate$1407
    connect \Y $auto$rtlil.cc:2979:OrGate$1409
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1416
    connect \A $auto$rtlil.cc:2979:OrGate$1409
    connect \B $auto$rtlil.cc:2977:AndGate$1415
    connect \Y $auto$rtlil.cc:2979:OrGate$1417
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1424
    connect \A $auto$rtlil.cc:2979:OrGate$1417
    connect \B $auto$rtlil.cc:2977:AndGate$1423
    connect \Y $auto$rtlil.cc:2979:OrGate$1425
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1432
    connect \A $auto$rtlil.cc:2979:OrGate$1425
    connect \B $auto$rtlil.cc:2977:AndGate$1431
    connect \Y $auto$rtlil.cc:2979:OrGate$1433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1388
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1390
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1394
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1395
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1396
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1397
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1402
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1403
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1404
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1405
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1410
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1411
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1412
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1413
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1418
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1420
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1421
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1426
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1427
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1428
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1429
  end
  cell $specify2 $auto$liberty.cc:737:execute$1434
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1435
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1436
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1437
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1433
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_1
  wire $auto$rtlil.cc:2977:AndGate$1440
  wire $auto$rtlil.cc:2977:AndGate$1442
  wire $auto$rtlil.cc:2977:AndGate$1444
  wire $auto$rtlil.cc:2979:OrGate$1446
  attribute \capacitance "0.0023100000"
  wire input 2 \A1
  attribute \capacitance "0.0023640000"
  wire input 3 \A2
  attribute \capacitance "0.0023460000"
  wire input 5 \A3
  attribute \capacitance "0.0023120000"
  wire input 6 \A4
  attribute \capacitance "0.0024140000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1439
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1441
    connect \A $auto$rtlil.cc:2977:AndGate$1440
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1442
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1443
    connect \A $auto$rtlil.cc:2977:AndGate$1442
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1445
    connect \A $auto$rtlil.cc:2977:AndGate$1444
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1446
  end
  cell $specify2 $auto$liberty.cc:737:execute$1447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1451
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1446
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_2
  wire $auto$rtlil.cc:2977:AndGate$1453
  wire $auto$rtlil.cc:2977:AndGate$1455
  wire $auto$rtlil.cc:2977:AndGate$1457
  wire $auto$rtlil.cc:2979:OrGate$1459
  attribute \capacitance "0.0022800000"
  wire input 2 \A1
  attribute \capacitance "0.0023350000"
  wire input 3 \A2
  attribute \capacitance "0.0023260000"
  wire input 5 \A3
  attribute \capacitance "0.0023640000"
  wire input 6 \A4
  attribute \capacitance "0.0023360000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1452
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1454
    connect \A $auto$rtlil.cc:2977:AndGate$1453
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1455
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1456
    connect \A $auto$rtlil.cc:2977:AndGate$1455
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1457
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1458
    connect \A $auto$rtlil.cc:2977:AndGate$1457
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1459
  end
  cell $specify2 $auto$liberty.cc:737:execute$1460
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1461
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1459
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_4
  wire $auto$rtlil.cc:2977:AndGate$1466
  wire $auto$rtlil.cc:2977:AndGate$1468
  wire $auto$rtlil.cc:2977:AndGate$1470
  wire $auto$rtlil.cc:2979:OrGate$1472
  attribute \capacitance "0.0042110000"
  wire input 2 \A1
  attribute \capacitance "0.0042220000"
  wire input 3 \A2
  attribute \capacitance "0.0043970000"
  wire input 5 \A3
  attribute \capacitance "0.0044010000"
  wire input 6 \A4
  attribute \capacitance "0.0045140000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1465
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1466
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1467
    connect \A $auto$rtlil.cc:2977:AndGate$1466
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1469
    connect \A $auto$rtlil.cc:2977:AndGate$1468
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1470
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1471
    connect \A $auto$rtlil.cc:2977:AndGate$1470
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1472
  end
  cell $specify2 $auto$liberty.cc:737:execute$1473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1472
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_1
  wire $auto$rtlil.cc:2976:NotGate$1479
  wire $auto$rtlil.cc:2976:NotGate$1481
  wire $auto$rtlil.cc:2976:NotGate$1485
  wire $auto$rtlil.cc:2976:NotGate$1487
  wire $auto$rtlil.cc:2976:NotGate$1493
  wire $auto$rtlil.cc:2976:NotGate$1495
  wire $auto$rtlil.cc:2976:NotGate$1501
  wire $auto$rtlil.cc:2976:NotGate$1503
  wire $auto$rtlil.cc:2977:AndGate$1483
  wire $auto$rtlil.cc:2977:AndGate$1489
  wire $auto$rtlil.cc:2977:AndGate$1497
  wire $auto$rtlil.cc:2977:AndGate$1505
  wire $auto$rtlil.cc:2979:OrGate$1491
  wire $auto$rtlil.cc:2979:OrGate$1499
  wire $auto$rtlil.cc:2979:OrGate$1507
  attribute \capacitance "0.0022370000"
  wire input 2 \A1
  attribute \capacitance "0.0022940000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 5 \A3
  attribute \capacitance "0.0023820000"
  wire input 6 \A4
  attribute \capacitance "0.0023260000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1482
    connect \A $auto$rtlil.cc:2976:NotGate$1479
    connect \B $auto$rtlil.cc:2976:NotGate$1481
    connect \Y $auto$rtlil.cc:2977:AndGate$1483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1488
    connect \A $auto$rtlil.cc:2976:NotGate$1485
    connect \B $auto$rtlil.cc:2976:NotGate$1487
    connect \Y $auto$rtlil.cc:2977:AndGate$1489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1496
    connect \A $auto$rtlil.cc:2976:NotGate$1493
    connect \B $auto$rtlil.cc:2976:NotGate$1495
    connect \Y $auto$rtlil.cc:2977:AndGate$1497
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1504
    connect \A $auto$rtlil.cc:2976:NotGate$1501
    connect \B $auto$rtlil.cc:2976:NotGate$1503
    connect \Y $auto$rtlil.cc:2977:AndGate$1505
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1490
    connect \A $auto$rtlil.cc:2977:AndGate$1483
    connect \B $auto$rtlil.cc:2977:AndGate$1489
    connect \Y $auto$rtlil.cc:2979:OrGate$1491
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1498
    connect \A $auto$rtlil.cc:2979:OrGate$1491
    connect \B $auto$rtlil.cc:2977:AndGate$1497
    connect \Y $auto$rtlil.cc:2979:OrGate$1499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1506
    connect \A $auto$rtlil.cc:2979:OrGate$1499
    connect \B $auto$rtlil.cc:2977:AndGate$1505
    connect \Y $auto$rtlil.cc:2979:OrGate$1507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1478
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1480
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1484
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1486
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1487
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1492
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1493
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1494
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1495
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1500
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1501
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1502
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1503
  end
  cell $specify2 $auto$liberty.cc:737:execute$1508
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1509
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1510
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1511
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1512
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1507
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_2
  wire $auto$rtlil.cc:2976:NotGate$1514
  wire $auto$rtlil.cc:2976:NotGate$1516
  wire $auto$rtlil.cc:2976:NotGate$1520
  wire $auto$rtlil.cc:2976:NotGate$1522
  wire $auto$rtlil.cc:2976:NotGate$1528
  wire $auto$rtlil.cc:2976:NotGate$1530
  wire $auto$rtlil.cc:2976:NotGate$1536
  wire $auto$rtlil.cc:2976:NotGate$1538
  wire $auto$rtlil.cc:2977:AndGate$1518
  wire $auto$rtlil.cc:2977:AndGate$1524
  wire $auto$rtlil.cc:2977:AndGate$1532
  wire $auto$rtlil.cc:2977:AndGate$1540
  wire $auto$rtlil.cc:2979:OrGate$1526
  wire $auto$rtlil.cc:2979:OrGate$1534
  wire $auto$rtlil.cc:2979:OrGate$1542
  attribute \capacitance "0.0042020000"
  wire input 2 \A1
  attribute \capacitance "0.0042180000"
  wire input 3 \A2
  attribute \capacitance "0.0044070000"
  wire input 5 \A3
  attribute \capacitance "0.0044300000"
  wire input 6 \A4
  attribute \capacitance "0.0044770000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1517
    connect \A $auto$rtlil.cc:2976:NotGate$1514
    connect \B $auto$rtlil.cc:2976:NotGate$1516
    connect \Y $auto$rtlil.cc:2977:AndGate$1518
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1523
    connect \A $auto$rtlil.cc:2976:NotGate$1520
    connect \B $auto$rtlil.cc:2976:NotGate$1522
    connect \Y $auto$rtlil.cc:2977:AndGate$1524
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1531
    connect \A $auto$rtlil.cc:2976:NotGate$1528
    connect \B $auto$rtlil.cc:2976:NotGate$1530
    connect \Y $auto$rtlil.cc:2977:AndGate$1532
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1539
    connect \A $auto$rtlil.cc:2976:NotGate$1536
    connect \B $auto$rtlil.cc:2976:NotGate$1538
    connect \Y $auto$rtlil.cc:2977:AndGate$1540
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1525
    connect \A $auto$rtlil.cc:2977:AndGate$1518
    connect \B $auto$rtlil.cc:2977:AndGate$1524
    connect \Y $auto$rtlil.cc:2979:OrGate$1526
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1533
    connect \A $auto$rtlil.cc:2979:OrGate$1526
    connect \B $auto$rtlil.cc:2977:AndGate$1532
    connect \Y $auto$rtlil.cc:2979:OrGate$1534
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1541
    connect \A $auto$rtlil.cc:2979:OrGate$1534
    connect \B $auto$rtlil.cc:2977:AndGate$1540
    connect \Y $auto$rtlil.cc:2979:OrGate$1542
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1513
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1514
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1515
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1516
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1519
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1520
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1521
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1522
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1527
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1528
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1529
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1535
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1537
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1538
  end
  cell $specify2 $auto$liberty.cc:737:execute$1543
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1546
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1547
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1542
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_4
  wire $auto$rtlil.cc:2976:NotGate$1549
  wire $auto$rtlil.cc:2976:NotGate$1551
  wire $auto$rtlil.cc:2976:NotGate$1555
  wire $auto$rtlil.cc:2976:NotGate$1557
  wire $auto$rtlil.cc:2976:NotGate$1563
  wire $auto$rtlil.cc:2976:NotGate$1565
  wire $auto$rtlil.cc:2976:NotGate$1571
  wire $auto$rtlil.cc:2976:NotGate$1573
  wire $auto$rtlil.cc:2977:AndGate$1553
  wire $auto$rtlil.cc:2977:AndGate$1559
  wire $auto$rtlil.cc:2977:AndGate$1567
  wire $auto$rtlil.cc:2977:AndGate$1575
  wire $auto$rtlil.cc:2979:OrGate$1561
  wire $auto$rtlil.cc:2979:OrGate$1569
  wire $auto$rtlil.cc:2979:OrGate$1577
  attribute \capacitance "0.0083200000"
  wire input 2 \A1
  attribute \capacitance "0.0083460000"
  wire input 3 \A2
  attribute \capacitance "0.0082840000"
  wire input 5 \A3
  attribute \capacitance "0.0085280000"
  wire input 6 \A4
  attribute \capacitance "0.0084790000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1552
    connect \A $auto$rtlil.cc:2976:NotGate$1549
    connect \B $auto$rtlil.cc:2976:NotGate$1551
    connect \Y $auto$rtlil.cc:2977:AndGate$1553
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1558
    connect \A $auto$rtlil.cc:2976:NotGate$1555
    connect \B $auto$rtlil.cc:2976:NotGate$1557
    connect \Y $auto$rtlil.cc:2977:AndGate$1559
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1566
    connect \A $auto$rtlil.cc:2976:NotGate$1563
    connect \B $auto$rtlil.cc:2976:NotGate$1565
    connect \Y $auto$rtlil.cc:2977:AndGate$1567
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1574
    connect \A $auto$rtlil.cc:2976:NotGate$1571
    connect \B $auto$rtlil.cc:2976:NotGate$1573
    connect \Y $auto$rtlil.cc:2977:AndGate$1575
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1560
    connect \A $auto$rtlil.cc:2977:AndGate$1553
    connect \B $auto$rtlil.cc:2977:AndGate$1559
    connect \Y $auto$rtlil.cc:2979:OrGate$1561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1568
    connect \A $auto$rtlil.cc:2979:OrGate$1561
    connect \B $auto$rtlil.cc:2977:AndGate$1567
    connect \Y $auto$rtlil.cc:2979:OrGate$1569
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1576
    connect \A $auto$rtlil.cc:2979:OrGate$1569
    connect \B $auto$rtlil.cc:2977:AndGate$1575
    connect \Y $auto$rtlil.cc:2979:OrGate$1577
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1548
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1549
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1550
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1551
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1554
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1555
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1556
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1557
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1562
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1564
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1570
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1571
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1572
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1573
  end
  cell $specify2 $auto$liberty.cc:737:execute$1578
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1580
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1581
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1582
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1577
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_0
  wire $auto$rtlil.cc:2977:AndGate$1584
  attribute \capacitance "0.0016000000"
  wire input 1 \A
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1583
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1584
  end
  cell $specify2 $auto$liberty.cc:737:execute$1585
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1586
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1584
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_1
  wire $auto$rtlil.cc:2977:AndGate$1588
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1587
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1588
  end
  cell $specify2 $auto$liberty.cc:737:execute$1589
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1590
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1588
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_2
  wire $auto$rtlil.cc:2977:AndGate$1592
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  attribute \capacitance "0.0014720000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1591
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1592
  end
  cell $specify2 $auto$liberty.cc:737:execute$1593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1592
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_4
  wire $auto$rtlil.cc:2977:AndGate$1596
  attribute \capacitance "0.0023220000"
  wire input 1 \A
  attribute \capacitance "0.0024240000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1595
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1596
  end
  cell $specify2 $auto$liberty.cc:737:execute$1597
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1598
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1596
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_1
  wire $auto$rtlil.cc:2976:NotGate$1600
  wire $auto$rtlil.cc:2977:AndGate$1602
  attribute \capacitance "0.0015580000"
  wire input 3 \A_N
  attribute \capacitance "0.0016410000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1601
    connect \A $auto$rtlil.cc:2976:NotGate$1600
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1602
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1599
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1600
  end
  cell $specify2 $auto$liberty.cc:737:execute$1603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1602
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_2
  wire $auto$rtlil.cc:2976:NotGate$1606
  wire $auto$rtlil.cc:2977:AndGate$1608
  attribute \capacitance "0.0015530000"
  wire input 3 \A_N
  attribute \capacitance "0.0016150000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1607
    connect \A $auto$rtlil.cc:2976:NotGate$1606
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1608
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1605
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1606
  end
  cell $specify2 $auto$liberty.cc:737:execute$1609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1610
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1608
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_4
  wire $auto$rtlil.cc:2976:NotGate$1612
  wire $auto$rtlil.cc:2977:AndGate$1614
  attribute \capacitance "0.0014540000"
  wire input 3 \A_N
  attribute \capacitance "0.0024580000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1613
    connect \A $auto$rtlil.cc:2976:NotGate$1612
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1614
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1611
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1612
  end
  cell $specify2 $auto$liberty.cc:737:execute$1615
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1616
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1614
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_1
  wire $auto$rtlil.cc:2977:AndGate$1618
  wire $auto$rtlil.cc:2977:AndGate$1620
  attribute \capacitance "0.0014760000"
  wire input 1 \A
  attribute \capacitance "0.0015200000"
  wire input 2 \B
  attribute \capacitance "0.0015560000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1617
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1618
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1619
    connect \A $auto$rtlil.cc:2977:AndGate$1618
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1620
  end
  cell $specify2 $auto$liberty.cc:737:execute$1621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1620
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_2
  wire $auto$rtlil.cc:2977:AndGate$1625
  wire $auto$rtlil.cc:2977:AndGate$1627
  attribute \capacitance "0.0014260000"
  wire input 1 \A
  attribute \capacitance "0.0015050000"
  wire input 2 \B
  attribute \capacitance "0.0015240000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1624
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1625
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1626
    connect \A $auto$rtlil.cc:2977:AndGate$1625
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1627
  end
  cell $specify2 $auto$liberty.cc:737:execute$1628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1627
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_4
  wire $auto$rtlil.cc:2977:AndGate$1632
  wire $auto$rtlil.cc:2977:AndGate$1634
  attribute \capacitance "0.0024720000"
  wire input 1 \A
  attribute \capacitance "0.0023830000"
  wire input 2 \B
  attribute \capacitance "0.0024070000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1631
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1632
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1633
    connect \A $auto$rtlil.cc:2977:AndGate$1632
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1634
  end
  cell $specify2 $auto$liberty.cc:737:execute$1635
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1636
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1637
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1634
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_1
  wire $auto$rtlil.cc:2976:NotGate$1639
  wire $auto$rtlil.cc:2977:AndGate$1641
  wire $auto$rtlil.cc:2977:AndGate$1643
  attribute \capacitance "0.0015310000"
  wire input 4 \A_N
  attribute \capacitance "0.0015200000"
  wire input 1 \B
  attribute \capacitance "0.0015480000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1640
    connect \A $auto$rtlil.cc:2976:NotGate$1639
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1641
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1642
    connect \A $auto$rtlil.cc:2977:AndGate$1641
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1638
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1639
  end
  cell $specify2 $auto$liberty.cc:737:execute$1644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1643
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_2
  wire $auto$rtlil.cc:2976:NotGate$1648
  wire $auto$rtlil.cc:2977:AndGate$1650
  wire $auto$rtlil.cc:2977:AndGate$1652
  attribute \capacitance "0.0014120000"
  wire input 4 \A_N
  attribute \capacitance "0.0015010000"
  wire input 1 \B
  attribute \capacitance "0.0015160000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1649
    connect \A $auto$rtlil.cc:2976:NotGate$1648
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1650
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1651
    connect \A $auto$rtlil.cc:2977:AndGate$1650
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1647
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1648
  end
  cell $specify2 $auto$liberty.cc:737:execute$1653
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1652
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_4
  wire $auto$rtlil.cc:2976:NotGate$1657
  wire $auto$rtlil.cc:2977:AndGate$1659
  wire $auto$rtlil.cc:2977:AndGate$1661
  attribute \capacitance "0.0015770000"
  wire input 4 \A_N
  attribute \capacitance "0.0023640000"
  wire input 1 \B
  attribute \capacitance "0.0023900000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1658
    connect \A $auto$rtlil.cc:2976:NotGate$1657
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1659
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1660
    connect \A $auto$rtlil.cc:2977:AndGate$1659
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1661
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1656
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1657
  end
  cell $specify2 $auto$liberty.cc:737:execute$1662
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1663
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1661
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_1
  wire $auto$rtlil.cc:2977:AndGate$1666
  wire $auto$rtlil.cc:2977:AndGate$1668
  wire $auto$rtlil.cc:2977:AndGate$1670
  attribute \capacitance "0.0015340000"
  wire input 1 \A
  attribute \capacitance "0.0015500000"
  wire input 2 \B
  attribute \capacitance "0.0015410000"
  wire input 3 \C
  attribute \capacitance "0.0015660000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1665
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1666
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1667
    connect \A $auto$rtlil.cc:2977:AndGate$1666
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1668
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1669
    connect \A $auto$rtlil.cc:2977:AndGate$1668
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1670
  end
  cell $specify2 $auto$liberty.cc:737:execute$1671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1672
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1673
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1674
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1670
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_2
  wire $auto$rtlil.cc:2977:AndGate$1676
  wire $auto$rtlil.cc:2977:AndGate$1678
  wire $auto$rtlil.cc:2977:AndGate$1680
  attribute \capacitance "0.0014950000"
  wire input 1 \A
  attribute \capacitance "0.0015240000"
  wire input 2 \B
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0015370000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1675
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1676
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1677
    connect \A $auto$rtlil.cc:2977:AndGate$1676
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1679
    connect \A $auto$rtlil.cc:2977:AndGate$1678
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1680
  end
  cell $specify2 $auto$liberty.cc:737:execute$1681
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1680
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_4
  wire $auto$rtlil.cc:2977:AndGate$1686
  wire $auto$rtlil.cc:2977:AndGate$1688
  wire $auto$rtlil.cc:2977:AndGate$1690
  attribute \capacitance "0.0023460000"
  wire input 1 \A
  attribute \capacitance "0.0024100000"
  wire input 2 \B
  attribute \capacitance "0.0023630000"
  wire input 3 \C
  attribute \capacitance "0.0023420000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1685
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1687
    connect \A $auto$rtlil.cc:2977:AndGate$1686
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1688
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1689
    connect \A $auto$rtlil.cc:2977:AndGate$1688
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1690
  end
  cell $specify2 $auto$liberty.cc:737:execute$1691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1693
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1694
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1690
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_1
  wire $auto$rtlil.cc:2976:NotGate$1696
  wire $auto$rtlil.cc:2977:AndGate$1698
  wire $auto$rtlil.cc:2977:AndGate$1700
  wire $auto$rtlil.cc:2977:AndGate$1702
  attribute \capacitance "0.0015860000"
  wire input 5 \A_N
  attribute \capacitance "0.0015740000"
  wire input 1 \B
  attribute \capacitance "0.0015470000"
  wire input 2 \C
  attribute \capacitance "0.0015940000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1697
    connect \A $auto$rtlil.cc:2976:NotGate$1696
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1698
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1699
    connect \A $auto$rtlil.cc:2977:AndGate$1698
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1700
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1701
    connect \A $auto$rtlil.cc:2977:AndGate$1700
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1702
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1695
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1696
  end
  cell $specify2 $auto$liberty.cc:737:execute$1703
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1704
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1702
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_2
  wire $auto$rtlil.cc:2976:NotGate$1708
  wire $auto$rtlil.cc:2977:AndGate$1710
  wire $auto$rtlil.cc:2977:AndGate$1712
  wire $auto$rtlil.cc:2977:AndGate$1714
  attribute \capacitance "0.0015290000"
  wire input 5 \A_N
  attribute \capacitance "0.0015670000"
  wire input 1 \B
  attribute \capacitance "0.0015620000"
  wire input 2 \C
  attribute \capacitance "0.0015620000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1709
    connect \A $auto$rtlil.cc:2976:NotGate$1708
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1710
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1711
    connect \A $auto$rtlil.cc:2977:AndGate$1710
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1712
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1713
    connect \A $auto$rtlil.cc:2977:AndGate$1712
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1714
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1707
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1708
  end
  cell $specify2 $auto$liberty.cc:737:execute$1715
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1717
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1714
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_4
  wire $auto$rtlil.cc:2976:NotGate$1720
  wire $auto$rtlil.cc:2977:AndGate$1722
  wire $auto$rtlil.cc:2977:AndGate$1724
  wire $auto$rtlil.cc:2977:AndGate$1726
  attribute \capacitance "0.0015400000"
  wire input 5 \A_N
  attribute \capacitance "0.0022910000"
  wire input 1 \B
  attribute \capacitance "0.0023140000"
  wire input 2 \C
  attribute \capacitance "0.0023350000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1721
    connect \A $auto$rtlil.cc:2976:NotGate$1720
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1722
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1723
    connect \A $auto$rtlil.cc:2977:AndGate$1722
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1724
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1725
    connect \A $auto$rtlil.cc:2977:AndGate$1724
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1726
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1719
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1720
  end
  cell $specify2 $auto$liberty.cc:737:execute$1727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1728
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1729
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1730
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1726
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_1
  wire $auto$rtlil.cc:2976:NotGate$1732
  wire $auto$rtlil.cc:2976:NotGate$1734
  wire $auto$rtlil.cc:2977:AndGate$1736
  wire $auto$rtlil.cc:2977:AndGate$1738
  wire $auto$rtlil.cc:2977:AndGate$1740
  attribute \capacitance "0.0015080000"
  wire input 4 \A_N
  attribute \capacitance "0.0015210000"
  wire input 5 \B_N
  attribute \capacitance "0.0014820000"
  wire input 1 \C
  attribute \capacitance "0.0015130000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1735
    connect \A $auto$rtlil.cc:2976:NotGate$1732
    connect \B $auto$rtlil.cc:2976:NotGate$1734
    connect \Y $auto$rtlil.cc:2977:AndGate$1736
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1737
    connect \A $auto$rtlil.cc:2977:AndGate$1736
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1739
    connect \A $auto$rtlil.cc:2977:AndGate$1738
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1740
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1731
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1732
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1733
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1734
  end
  cell $specify2 $auto$liberty.cc:737:execute$1741
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1742
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1740
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_2
  wire $auto$rtlil.cc:2976:NotGate$1746
  wire $auto$rtlil.cc:2976:NotGate$1748
  wire $auto$rtlil.cc:2977:AndGate$1750
  wire $auto$rtlil.cc:2977:AndGate$1752
  wire $auto$rtlil.cc:2977:AndGate$1754
  attribute \capacitance "0.0015040000"
  wire input 4 \A_N
  attribute \capacitance "0.0014970000"
  wire input 5 \B_N
  attribute \capacitance "0.0014950000"
  wire input 1 \C
  attribute \capacitance "0.0015200000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1749
    connect \A $auto$rtlil.cc:2976:NotGate$1746
    connect \B $auto$rtlil.cc:2976:NotGate$1748
    connect \Y $auto$rtlil.cc:2977:AndGate$1750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1751
    connect \A $auto$rtlil.cc:2977:AndGate$1750
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1753
    connect \A $auto$rtlil.cc:2977:AndGate$1752
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1754
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1745
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1746
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1747
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1748
  end
  cell $specify2 $auto$liberty.cc:737:execute$1755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1754
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_4
  wire $auto$rtlil.cc:2976:NotGate$1760
  wire $auto$rtlil.cc:2976:NotGate$1762
  wire $auto$rtlil.cc:2977:AndGate$1764
  wire $auto$rtlil.cc:2977:AndGate$1766
  wire $auto$rtlil.cc:2977:AndGate$1768
  attribute \capacitance "0.0014860000"
  wire input 4 \A_N
  attribute \capacitance "0.0015430000"
  wire input 5 \B_N
  attribute \capacitance "0.0023600000"
  wire input 1 \C
  attribute \capacitance "0.0024020000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1763
    connect \A $auto$rtlil.cc:2976:NotGate$1760
    connect \B $auto$rtlil.cc:2976:NotGate$1762
    connect \Y $auto$rtlil.cc:2977:AndGate$1764
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1765
    connect \A $auto$rtlil.cc:2977:AndGate$1764
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1767
    connect \A $auto$rtlil.cc:2977:AndGate$1766
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1768
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1759
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1760
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1761
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1762
  end
  cell $specify2 $auto$liberty.cc:737:execute$1769
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1770
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1771
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1772
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1768
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_1
  attribute \capacitance "0.0021030000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1773
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_12
  attribute \capacitance "0.0091870000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1774
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_16
  attribute \capacitance "0.0136390000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1775
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_2
  attribute \capacitance "0.0017270000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_4
  attribute \capacitance "0.0024000000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_6
  attribute \capacitance "0.0046200000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_8
  attribute \capacitance "0.0070070000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1779
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufbuf_16
  attribute \capacitance "0.0023270000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1780
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufbuf_8
  attribute \capacitance "0.0017490000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufinv_16
  wire $auto$rtlil.cc:2976:NotGate$1783
  attribute \capacitance "0.0067840000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1782
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1783
  end
  cell $specify2 $auto$liberty.cc:737:execute$1784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1783
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufinv_8
  wire $auto$rtlil.cc:2976:NotGate$1786
  attribute \capacitance "0.0023280000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1785
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1786
  end
  cell $specify2 $auto$liberty.cc:737:execute$1787
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1786
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_1
  attribute \capacitance "0.0020980000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_16
  attribute \capacitance "0.0073970000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_2
  attribute \capacitance "0.0021800000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_4
  attribute \capacitance "0.0021060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_8
  attribute \capacitance "0.0039170000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_1
  attribute \capacitance "0.0021990000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_2
  attribute \capacitance "0.0022040000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1794
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_1
  attribute \capacitance "0.0022010000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_2
  attribute \capacitance "0.0022060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_1
  attribute \capacitance "0.0022080000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_2
  attribute \capacitance "0.0022090000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_1
  attribute \capacitance "0.0021710000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_2
  attribute \capacitance "0.0021630000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_1
  wire $auto$rtlil.cc:2976:NotGate$1802
  attribute \capacitance "0.0030770000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1801
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1802
  end
  cell $specify2 $auto$liberty.cc:737:execute$1803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1802
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_16
  wire $auto$rtlil.cc:2976:NotGate$1805
  attribute \capacitance "0.0377460000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1804
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1805
  end
  cell $specify2 $auto$liberty.cc:737:execute$1806
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1805
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_2
  wire $auto$rtlil.cc:2976:NotGate$1808
  attribute \capacitance "0.0051740000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1807
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1808
  end
  cell $specify2 $auto$liberty.cc:737:execute$1809
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1808
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_4
  wire $auto$rtlil.cc:2976:NotGate$1811
  attribute \capacitance "0.0102180000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1810
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1811
  end
  cell $specify2 $auto$liberty.cc:737:execute$1812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1811
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_8
  wire $auto$rtlil.cc:2976:NotGate$1814
  attribute \capacitance "0.0202110000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1813
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1814
  end
  cell $specify2 $auto$liberty.cc:737:execute$1815
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1814
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinvlp_2
  wire $auto$rtlil.cc:2976:NotGate$1817
  attribute \capacitance "0.0045310000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1816
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1817
  end
  cell $specify2 $auto$liberty.cc:737:execute$1818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1817
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinvlp_4
  wire $auto$rtlil.cc:2976:NotGate$1820
  attribute \capacitance "0.0086870000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1819
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1820
  end
  cell $specify2 $auto$liberty.cc:737:execute$1821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1820
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__conb_1
  wire output 1 \HI
  wire output 2 \LO
  connect \HI 1'1
  connect \LO 1'0
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_12
end
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_3
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_4
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_6
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_8
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$1823
  wire $auto$rtlil.cc:2976:NotGate$1825
  wire $auto$rtlil.cc:2976:NotGate$1827
  attribute \capacitance "0.0017710000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015960000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034670000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1828
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1829
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1822
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1823
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1824
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1825
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1826
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1827
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$1831
  wire $auto$rtlil.cc:2976:NotGate$1833
  wire $auto$rtlil.cc:2976:NotGate$1835
  attribute \capacitance "0.0017970000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015930000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1836
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1837
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1830
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1831
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1832
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1833
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1834
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1835
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$1839
  wire $auto$rtlil.cc:2976:NotGate$1841
  attribute \capacitance "0.0017920000"
  wire input 1 \CLK
  attribute \capacitance "0.0015950000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0015970000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034380000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1842
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1843
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1838
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1839
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1840
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1841
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$1845
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035570000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1846
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1847
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1844
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1845
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$1849
  attribute \capacitance "0.0018000000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035500000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1850
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1851
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1848
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1849
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$1853
  wire $auto$rtlil.cc:2976:NotGate$1855
  attribute \capacitance "0.0017890000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019730000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0035600000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1856
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$1857
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1852
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1853
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1854
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1855
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$1859
  attribute \capacitance "0.0017880000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035960000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1860
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1861
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1858
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1859
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$1863
  attribute \capacitance "0.0017960000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0036030000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1864
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1865
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1862
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1863
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$1867
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035610000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1868
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1869
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1866
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1867
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$1871
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0033800000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1872
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1873
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1870
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1871
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.015200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$1875
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0034010000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1876
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1877
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1874
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1875
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_1
  wire $auto$rtlil.cc:2976:NotGate$1879
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0034020000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1880
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1881
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1878
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1879
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_2
  wire $auto$rtlil.cc:2976:NotGate$1883
  attribute \capacitance "0.0017930000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0033620000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1884
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1885
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1882
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1883
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_4
  wire $auto$rtlil.cc:2976:NotGate$1887
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0033590000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1888
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1889
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1886
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1887
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxbp_1
  attribute \capacitance "0.0017830000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1890
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1891
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxbp_2
  attribute \capacitance "0.0017800000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1892
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1893
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_1
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0016780000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1894
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1895
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_2
  attribute \capacitance "0.0017870000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1896
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1897
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_4
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  attribute \capacitance "0.0015530000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1898
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1899
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.5024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__diode_2
  attribute \capacitance "0.0008780000"
  wire input 1 \DIODE
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_1
  attribute \capacitance "0.0041510000"
  wire input 1 \CLK
  attribute \capacitance "0.0017780000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_2
  attribute \capacitance "0.0041320000"
  wire input 1 \CLK
  attribute \capacitance "0.0018130000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_4
  attribute \capacitance "0.0048780000"
  wire input 1 \CLK
  attribute \capacitance "0.0016640000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbn_1
  wire $auto$liberty.cc:346:create_latch$1906
  wire $auto$liberty.cc:351:create_latch$1908
  wire $auto$rtlil.cc:2976:NotGate$1901
  wire $auto$rtlil.cc:2976:NotGate$1903
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024650000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1904
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1905
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1906
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1907
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1908
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1909
    connect \D $auto$liberty.cc:351:create_latch$1908
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1900
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1901
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1902
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1903
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbn_2
  wire $auto$liberty.cc:346:create_latch$1916
  wire $auto$liberty.cc:351:create_latch$1918
  wire $auto$rtlil.cc:2976:NotGate$1911
  wire $auto$rtlil.cc:2976:NotGate$1913
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017750000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024570000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1914
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1915
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1916
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1917
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1918
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1919
    connect \D $auto$liberty.cc:351:create_latch$1918
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1910
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1912
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1913
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbp_1
  wire $auto$liberty.cc:335:create_latch$1924
  wire $auto$liberty.cc:346:create_latch$1926
  wire $auto$liberty.cc:351:create_latch$1928
  wire $auto$rtlil.cc:2976:NotGate$1921
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  attribute \capacitance "0.0017730000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024390000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1922
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1923
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1924
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1925
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1926
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1927
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1924
    connect \Y $auto$liberty.cc:351:create_latch$1928
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1929
    connect \D $auto$liberty.cc:351:create_latch$1928
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1920
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1921
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbp_2
  wire $auto$liberty.cc:335:create_latch$1934
  wire $auto$liberty.cc:346:create_latch$1936
  wire $auto$liberty.cc:351:create_latch$1938
  wire $auto$rtlil.cc:2976:NotGate$1931
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024270000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1932
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1933
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1934
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1935
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1936
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1937
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1934
    connect \Y $auto$liberty.cc:351:create_latch$1938
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1939
    connect \D $auto$liberty.cc:351:create_latch$1938
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1930
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1931
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_1
  wire $auto$liberty.cc:346:create_latch$1946
  wire $auto$liberty.cc:351:create_latch$1948
  wire $auto$rtlil.cc:2976:NotGate$1941
  wire $auto$rtlil.cc:2976:NotGate$1943
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0025130000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1944
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1945
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1946
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1947
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1948
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1949
    connect \D $auto$liberty.cc:351:create_latch$1948
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1940
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1942
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1943
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_2
  wire $auto$liberty.cc:346:create_latch$1956
  wire $auto$liberty.cc:351:create_latch$1958
  wire $auto$rtlil.cc:2976:NotGate$1951
  wire $auto$rtlil.cc:2976:NotGate$1953
  attribute \capacitance "0.0017750000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024340000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1954
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1955
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1956
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1957
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1958
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1959
    connect \D $auto$liberty.cc:351:create_latch$1958
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1950
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1951
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1952
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1953
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_4
  wire $auto$liberty.cc:346:create_latch$1966
  wire $auto$liberty.cc:351:create_latch$1968
  wire $auto$rtlil.cc:2976:NotGate$1961
  wire $auto$rtlil.cc:2976:NotGate$1963
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0023930000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1964
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1965
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1966
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1967
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1968
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1969
    connect \D $auto$liberty.cc:351:create_latch$1968
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1960
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1961
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1962
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1963
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_1
  wire $auto$liberty.cc:335:create_latch$1974
  wire $auto$liberty.cc:346:create_latch$1976
  wire $auto$liberty.cc:351:create_latch$1978
  wire $auto$rtlil.cc:2976:NotGate$1971
  attribute \capacitance "0.0017910000"
  wire input 1 \D
  attribute \capacitance "0.0017520000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024350000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1972
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1973
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1974
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1975
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1976
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1977
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1974
    connect \Y $auto$liberty.cc:351:create_latch$1978
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1979
    connect \D $auto$liberty.cc:351:create_latch$1978
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1970
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1971
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_2
  wire $auto$liberty.cc:335:create_latch$1984
  wire $auto$liberty.cc:346:create_latch$1986
  wire $auto$liberty.cc:351:create_latch$1988
  wire $auto$rtlil.cc:2976:NotGate$1981
  attribute \capacitance "0.0017790000"
  wire input 1 \D
  attribute \capacitance "0.0017650000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024330000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1982
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1983
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1984
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1985
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1986
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1987
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1984
    connect \Y $auto$liberty.cc:351:create_latch$1988
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1989
    connect \D $auto$liberty.cc:351:create_latch$1988
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1980
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1981
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_4
  wire $auto$liberty.cc:335:create_latch$1994
  wire $auto$liberty.cc:346:create_latch$1996
  wire $auto$liberty.cc:351:create_latch$1998
  wire $auto$rtlil.cc:2976:NotGate$1991
  attribute \capacitance "0.0017950000"
  wire input 1 \D
  attribute \capacitance "0.0017590000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0023760000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1992
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1993
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1994
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1995
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1996
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1997
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1994
    connect \Y $auto$liberty.cc:351:create_latch$1998
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1999
    connect \D $auto$liberty.cc:351:create_latch$1998
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1990
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1991
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbn_1
  wire $auto$rtlil.cc:2976:NotGate$2001
  attribute \capacitance "0.0017900000"
  wire input 1 \D
  attribute \capacitance "0.0017640000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2002
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2003
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2000
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2001
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbn_2
  wire $auto$rtlil.cc:2976:NotGate$2005
  attribute \capacitance "0.0017870000"
  wire input 1 \D
  attribute \capacitance "0.0017580000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2006
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2007
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2004
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2005
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbp_1
  attribute \capacitance "0.0018060000"
  wire input 1 \D
  attribute \capacitance "0.0017560000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2008
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2009
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_1
  wire $auto$rtlil.cc:2976:NotGate$2011
  attribute \capacitance "0.0017970000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2012
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2013
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2010
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2011
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_2
  wire $auto$rtlil.cc:2976:NotGate$2015
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2016
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2017
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2014
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2015
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_4
  wire $auto$rtlil.cc:2976:NotGate$2019
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2020
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2021
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2018
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2019
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtp_1
  attribute \capacitance "0.0017740000"
  wire input 1 \D
  attribute \capacitance "0.0017510000"
  wire input 3 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2022
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2023
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd1_1
  attribute \capacitance "0.0016450000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2024
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd2_1
  attribute \capacitance "0.0016760000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2025
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd3_1
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2026
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s2s_1
  attribute \capacitance "0.0016660000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2027
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s4s_1
  attribute \capacitance "0.0016640000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2028
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s6s_1
  attribute \capacitance "0.0016650000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2029
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_1
  wire $auto$liberty.cc:190:create_tristate$2033
  wire $auto$rtlil.cc:2976:NotGate$2032
  attribute \capacitance "0.0018070000"
  wire input 1 \A
  attribute \capacitance "0.0031340000"
  wire input 2 \TE_B
  attribute \capacitance "0.0022600000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2030
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2032
    connect \Y $auto$liberty.cc:190:create_tristate$2033
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2031
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2032
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2033
end
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_2
  wire $auto$liberty.cc:190:create_tristate$2037
  wire $auto$rtlil.cc:2976:NotGate$2036
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  attribute \capacitance "0.0040830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0027540000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2034
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2036
    connect \Y $auto$liberty.cc:190:create_tristate$2037
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2035
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2036
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2037
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_4
  wire $auto$liberty.cc:190:create_tristate$2041
  wire $auto$rtlil.cc:2976:NotGate$2040
  attribute \capacitance "0.0024870000"
  wire input 1 \A
  attribute \capacitance "0.0068680000"
  wire input 2 \TE_B
  attribute \capacitance "0.0052040000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2038
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2040
    connect \Y $auto$liberty.cc:190:create_tristate$2041
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2039
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2040
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2041
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_8
  wire $auto$liberty.cc:190:create_tristate$2045
  wire $auto$rtlil.cc:2976:NotGate$2044
  attribute \capacitance "0.0044740000"
  wire input 1 \A
  attribute \capacitance "0.0105390000"
  wire input 2 \TE_B
  attribute \capacitance "0.0097500000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2042
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2044
    connect \Y $auto$liberty.cc:190:create_tristate$2045
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2043
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2044
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2045
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__edfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$2049
  wire $auto$rtlil.cc:2977:AndGate$2047
  wire $auto$rtlil.cc:2977:AndGate$2051
  wire $auto$rtlil.cc:2979:OrGate$2053
  attribute \capacitance "0.0017620000"
  wire input 1 \CLK
  attribute \capacitance "0.0018030000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2046
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2047
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2050
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2049
    connect \Y $auto$rtlil.cc:2977:AndGate$2051
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2052
    connect \A $auto$rtlil.cc:2977:AndGate$2047
    connect \B $auto$rtlil.cc:2977:AndGate$2051
    connect \Y $auto$rtlil.cc:2979:OrGate$2053
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2054
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2055
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2053
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2048
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2049
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__edfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$2059
  wire $auto$rtlil.cc:2977:AndGate$2057
  wire $auto$rtlil.cc:2977:AndGate$2061
  wire $auto$rtlil.cc:2979:OrGate$2063
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  attribute \capacitance "0.0018040000"
  wire input 2 \D
  attribute \capacitance "0.0032900000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2056
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2057
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2060
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2059
    connect \Y $auto$rtlil.cc:2977:AndGate$2061
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2062
    connect \A $auto$rtlil.cc:2977:AndGate$2057
    connect \B $auto$rtlil.cc:2977:AndGate$2061
    connect \Y $auto$rtlil.cc:2979:OrGate$2063
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2064
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2065
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2063
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2058
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2059
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_0
  wire $auto$liberty.cc:190:create_tristate$2071
  wire $auto$rtlil.cc:2976:NotGate$2067
  wire $auto$rtlil.cc:2976:NotGate$2070
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  attribute \capacitance "0.0024830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0014550000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2068
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2067
    connect \EN $auto$rtlil.cc:2976:NotGate$2070
    connect \Y $auto$liberty.cc:190:create_tristate$2071
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2069
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2070
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2066
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2067
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2071
end
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_1
  wire $auto$liberty.cc:190:create_tristate$2077
  wire $auto$rtlil.cc:2976:NotGate$2073
  wire $auto$rtlil.cc:2976:NotGate$2076
  attribute \capacitance "0.0023840000"
  wire input 1 \A
  attribute \capacitance "0.0030030000"
  wire input 2 \TE_B
  attribute \capacitance "0.0019930000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2074
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2073
    connect \EN $auto$rtlil.cc:2976:NotGate$2076
    connect \Y $auto$liberty.cc:190:create_tristate$2077
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2075
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2076
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2072
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2073
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2077
end
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_2
  wire $auto$liberty.cc:190:create_tristate$2083
  wire $auto$rtlil.cc:2976:NotGate$2079
  wire $auto$rtlil.cc:2976:NotGate$2082
  attribute \capacitance "0.0042870000"
  wire input 1 \A
  attribute \capacitance "0.0040030000"
  wire input 2 \TE_B
  attribute \capacitance "0.0029180000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2080
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2079
    connect \EN $auto$rtlil.cc:2976:NotGate$2082
    connect \Y $auto$liberty.cc:190:create_tristate$2083
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2081
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2082
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2078
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2079
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2083
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_4
  wire $auto$liberty.cc:190:create_tristate$2089
  wire $auto$rtlil.cc:2976:NotGate$2085
  wire $auto$rtlil.cc:2976:NotGate$2088
  attribute \capacitance "0.0082270000"
  wire input 1 \A
  attribute \capacitance "0.0066830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0046800000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2086
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2085
    connect \EN $auto$rtlil.cc:2976:NotGate$2088
    connect \Y $auto$liberty.cc:190:create_tristate$2089
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2087
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2088
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2084
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2085
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2089
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_8
  wire $auto$liberty.cc:190:create_tristate$2095
  wire $auto$rtlil.cc:2976:NotGate$2091
  wire $auto$rtlil.cc:2976:NotGate$2094
  attribute \capacitance "0.0166200000"
  wire input 1 \A
  attribute \capacitance "0.0102150000"
  wire input 2 \TE_B
  attribute \capacitance "0.0095480000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2092
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2091
    connect \EN $auto$rtlil.cc:2976:NotGate$2094
    connect \Y $auto$liberty.cc:190:create_tristate$2095
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2093
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2094
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2090
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2091
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2095
end
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_1
  wire $auto$liberty.cc:190:create_tristate$2103
  wire $auto$rtlil.cc:2976:NotGate$2097
  wire $auto$rtlil.cc:2976:NotGate$2099
  wire $auto$rtlil.cc:2976:NotGate$2102
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  attribute \capacitance "0.0025230000"
  wire input 3 \TE
  attribute \capacitance "0.0019260000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2100
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2097
    connect \EN $auto$rtlil.cc:2976:NotGate$2102
    connect \Y $auto$liberty.cc:190:create_tristate$2103
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2101
    connect \A $auto$rtlil.cc:2976:NotGate$2099
    connect \Y $auto$rtlil.cc:2976:NotGate$2102
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2096
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2097
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2098
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2099
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2103
end
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_2
  wire $auto$liberty.cc:190:create_tristate$2111
  wire $auto$rtlil.cc:2976:NotGate$2105
  wire $auto$rtlil.cc:2976:NotGate$2107
  wire $auto$rtlil.cc:2976:NotGate$2110
  attribute \capacitance "0.0043170000"
  wire input 1 \A
  attribute \capacitance "0.0036180000"
  wire input 3 \TE
  attribute \capacitance "0.0024370000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2108
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2105
    connect \EN $auto$rtlil.cc:2976:NotGate$2110
    connect \Y $auto$liberty.cc:190:create_tristate$2111
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2109
    connect \A $auto$rtlil.cc:2976:NotGate$2107
    connect \Y $auto$rtlil.cc:2976:NotGate$2110
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2104
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2105
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2106
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2107
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2111
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_4
  wire $auto$liberty.cc:190:create_tristate$2119
  wire $auto$rtlil.cc:2976:NotGate$2113
  wire $auto$rtlil.cc:2976:NotGate$2115
  wire $auto$rtlil.cc:2976:NotGate$2118
  attribute \capacitance "0.0084480000"
  wire input 1 \A
  attribute \capacitance "0.0060230000"
  wire input 3 \TE
  attribute \capacitance "0.0048940000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2116
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2113
    connect \EN $auto$rtlil.cc:2976:NotGate$2118
    connect \Y $auto$liberty.cc:190:create_tristate$2119
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2117
    connect \A $auto$rtlil.cc:2976:NotGate$2115
    connect \Y $auto$rtlil.cc:2976:NotGate$2118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2112
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2113
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2114
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2115
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2119
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_8
  wire $auto$liberty.cc:190:create_tristate$2127
  wire $auto$rtlil.cc:2976:NotGate$2121
  wire $auto$rtlil.cc:2976:NotGate$2123
  wire $auto$rtlil.cc:2976:NotGate$2126
  attribute \capacitance "0.0165350000"
  wire input 1 \A
  attribute \capacitance "0.0090710000"
  wire input 3 \TE
  attribute \capacitance "0.0094840000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2124
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2121
    connect \EN $auto$rtlil.cc:2976:NotGate$2126
    connect \Y $auto$liberty.cc:190:create_tristate$2127
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2125
    connect \A $auto$rtlil.cc:2976:NotGate$2123
    connect \Y $auto$rtlil.cc:2976:NotGate$2126
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2120
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2121
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2122
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2123
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2127
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_1
  wire $auto$rtlil.cc:2976:NotGate$2139
  wire $auto$rtlil.cc:2976:NotGate$2143
  wire $auto$rtlil.cc:2976:NotGate$2147
  wire $auto$rtlil.cc:2976:NotGate$2151
  wire $auto$rtlil.cc:2976:NotGate$2157
  wire $auto$rtlil.cc:2976:NotGate$2159
  wire $auto$rtlil.cc:2977:AndGate$2129
  wire $auto$rtlil.cc:2977:AndGate$2131
  wire $auto$rtlil.cc:2977:AndGate$2135
  wire $auto$rtlil.cc:2977:AndGate$2141
  wire $auto$rtlil.cc:2977:AndGate$2145
  wire $auto$rtlil.cc:2977:AndGate$2149
  wire $auto$rtlil.cc:2977:AndGate$2153
  wire $auto$rtlil.cc:2977:AndGate$2161
  wire $auto$rtlil.cc:2977:AndGate$2163
  wire $auto$rtlil.cc:2977:AndGate$2167
  wire $auto$rtlil.cc:2977:AndGate$2169
  wire $auto$rtlil.cc:2979:OrGate$2133
  wire $auto$rtlil.cc:2979:OrGate$2137
  wire $auto$rtlil.cc:2979:OrGate$2155
  wire $auto$rtlil.cc:2979:OrGate$2165
  wire $auto$rtlil.cc:2979:OrGate$2171
  attribute \capacitance "0.0067290000"
  wire input 1 \A
  attribute \capacitance "0.0060260000"
  wire input 2 \B
  attribute \capacitance "0.0045230000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2128
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2130
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2131
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2134
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2135
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2140
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2139
    connect \Y $auto$rtlil.cc:2977:AndGate$2141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2144
    connect \A $auto$rtlil.cc:2977:AndGate$2141
    connect \B $auto$rtlil.cc:2976:NotGate$2143
    connect \Y $auto$rtlil.cc:2977:AndGate$2145
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2148
    connect \A $auto$rtlil.cc:2976:NotGate$2147
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2152
    connect \A $auto$rtlil.cc:2977:AndGate$2149
    connect \B $auto$rtlil.cc:2976:NotGate$2151
    connect \Y $auto$rtlil.cc:2977:AndGate$2153
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2160
    connect \A $auto$rtlil.cc:2976:NotGate$2157
    connect \B $auto$rtlil.cc:2976:NotGate$2159
    connect \Y $auto$rtlil.cc:2977:AndGate$2161
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2162
    connect \A $auto$rtlil.cc:2977:AndGate$2161
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2166
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2168
    connect \A $auto$rtlil.cc:2977:AndGate$2167
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2169
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2132
    connect \A $auto$rtlil.cc:2977:AndGate$2129
    connect \B $auto$rtlil.cc:2977:AndGate$2131
    connect \Y $auto$rtlil.cc:2979:OrGate$2133
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2136
    connect \A $auto$rtlil.cc:2979:OrGate$2133
    connect \B $auto$rtlil.cc:2977:AndGate$2135
    connect \Y $auto$rtlil.cc:2979:OrGate$2137
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2154
    connect \A $auto$rtlil.cc:2977:AndGate$2145
    connect \B $auto$rtlil.cc:2977:AndGate$2153
    connect \Y $auto$rtlil.cc:2979:OrGate$2155
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2164
    connect \A $auto$rtlil.cc:2979:OrGate$2155
    connect \B $auto$rtlil.cc:2977:AndGate$2163
    connect \Y $auto$rtlil.cc:2979:OrGate$2165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2170
    connect \A $auto$rtlil.cc:2979:OrGate$2165
    connect \B $auto$rtlil.cc:2977:AndGate$2169
    connect \Y $auto$rtlil.cc:2979:OrGate$2171
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2138
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2142
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2143
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2146
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2147
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2150
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2151
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2156
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2157
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2158
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2159
  end
  cell $specify2 $auto$liberty.cc:737:execute$2172
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2173
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2137
  connect \SUM $auto$rtlil.cc:2979:OrGate$2171
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_2
  wire $auto$rtlil.cc:2976:NotGate$2189
  wire $auto$rtlil.cc:2976:NotGate$2193
  wire $auto$rtlil.cc:2976:NotGate$2197
  wire $auto$rtlil.cc:2976:NotGate$2201
  wire $auto$rtlil.cc:2976:NotGate$2207
  wire $auto$rtlil.cc:2976:NotGate$2209
  wire $auto$rtlil.cc:2977:AndGate$2179
  wire $auto$rtlil.cc:2977:AndGate$2181
  wire $auto$rtlil.cc:2977:AndGate$2185
  wire $auto$rtlil.cc:2977:AndGate$2191
  wire $auto$rtlil.cc:2977:AndGate$2195
  wire $auto$rtlil.cc:2977:AndGate$2199
  wire $auto$rtlil.cc:2977:AndGate$2203
  wire $auto$rtlil.cc:2977:AndGate$2211
  wire $auto$rtlil.cc:2977:AndGate$2213
  wire $auto$rtlil.cc:2977:AndGate$2217
  wire $auto$rtlil.cc:2977:AndGate$2219
  wire $auto$rtlil.cc:2979:OrGate$2183
  wire $auto$rtlil.cc:2979:OrGate$2187
  wire $auto$rtlil.cc:2979:OrGate$2205
  wire $auto$rtlil.cc:2979:OrGate$2215
  wire $auto$rtlil.cc:2979:OrGate$2221
  attribute \capacitance "0.0077040000"
  wire input 1 \A
  attribute \capacitance "0.0069540000"
  wire input 2 \B
  attribute \capacitance "0.0050900000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2178
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2179
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2180
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2184
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2185
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2190
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2189
    connect \Y $auto$rtlil.cc:2977:AndGate$2191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2194
    connect \A $auto$rtlil.cc:2977:AndGate$2191
    connect \B $auto$rtlil.cc:2976:NotGate$2193
    connect \Y $auto$rtlil.cc:2977:AndGate$2195
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2198
    connect \A $auto$rtlil.cc:2976:NotGate$2197
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2199
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2202
    connect \A $auto$rtlil.cc:2977:AndGate$2199
    connect \B $auto$rtlil.cc:2976:NotGate$2201
    connect \Y $auto$rtlil.cc:2977:AndGate$2203
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2210
    connect \A $auto$rtlil.cc:2976:NotGate$2207
    connect \B $auto$rtlil.cc:2976:NotGate$2209
    connect \Y $auto$rtlil.cc:2977:AndGate$2211
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2212
    connect \A $auto$rtlil.cc:2977:AndGate$2211
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2213
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2216
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2218
    connect \A $auto$rtlil.cc:2977:AndGate$2217
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2219
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2182
    connect \A $auto$rtlil.cc:2977:AndGate$2179
    connect \B $auto$rtlil.cc:2977:AndGate$2181
    connect \Y $auto$rtlil.cc:2979:OrGate$2183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2186
    connect \A $auto$rtlil.cc:2979:OrGate$2183
    connect \B $auto$rtlil.cc:2977:AndGate$2185
    connect \Y $auto$rtlil.cc:2979:OrGate$2187
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2204
    connect \A $auto$rtlil.cc:2977:AndGate$2195
    connect \B $auto$rtlil.cc:2977:AndGate$2203
    connect \Y $auto$rtlil.cc:2979:OrGate$2205
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2214
    connect \A $auto$rtlil.cc:2979:OrGate$2205
    connect \B $auto$rtlil.cc:2977:AndGate$2213
    connect \Y $auto$rtlil.cc:2979:OrGate$2215
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2220
    connect \A $auto$rtlil.cc:2979:OrGate$2215
    connect \B $auto$rtlil.cc:2977:AndGate$2219
    connect \Y $auto$rtlil.cc:2979:OrGate$2221
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2188
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2192
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2193
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2196
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2197
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2200
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2201
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2206
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2207
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2208
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2209
  end
  cell $specify2 $auto$liberty.cc:737:execute$2222
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2223
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2225
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2187
  connect \SUM $auto$rtlil.cc:2979:OrGate$2221
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_4
  wire $auto$rtlil.cc:2976:NotGate$2239
  wire $auto$rtlil.cc:2976:NotGate$2243
  wire $auto$rtlil.cc:2976:NotGate$2247
  wire $auto$rtlil.cc:2976:NotGate$2251
  wire $auto$rtlil.cc:2976:NotGate$2257
  wire $auto$rtlil.cc:2976:NotGate$2259
  wire $auto$rtlil.cc:2977:AndGate$2229
  wire $auto$rtlil.cc:2977:AndGate$2231
  wire $auto$rtlil.cc:2977:AndGate$2235
  wire $auto$rtlil.cc:2977:AndGate$2241
  wire $auto$rtlil.cc:2977:AndGate$2245
  wire $auto$rtlil.cc:2977:AndGate$2249
  wire $auto$rtlil.cc:2977:AndGate$2253
  wire $auto$rtlil.cc:2977:AndGate$2261
  wire $auto$rtlil.cc:2977:AndGate$2263
  wire $auto$rtlil.cc:2977:AndGate$2267
  wire $auto$rtlil.cc:2977:AndGate$2269
  wire $auto$rtlil.cc:2979:OrGate$2233
  wire $auto$rtlil.cc:2979:OrGate$2237
  wire $auto$rtlil.cc:2979:OrGate$2255
  wire $auto$rtlil.cc:2979:OrGate$2265
  wire $auto$rtlil.cc:2979:OrGate$2271
  attribute \capacitance "0.0077000000"
  wire input 1 \A
  attribute \capacitance "0.0069770000"
  wire input 2 \B
  attribute \capacitance "0.0051040000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2228
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2229
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2230
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2234
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2235
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2240
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2239
    connect \Y $auto$rtlil.cc:2977:AndGate$2241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2244
    connect \A $auto$rtlil.cc:2977:AndGate$2241
    connect \B $auto$rtlil.cc:2976:NotGate$2243
    connect \Y $auto$rtlil.cc:2977:AndGate$2245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2248
    connect \A $auto$rtlil.cc:2976:NotGate$2247
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2252
    connect \A $auto$rtlil.cc:2977:AndGate$2249
    connect \B $auto$rtlil.cc:2976:NotGate$2251
    connect \Y $auto$rtlil.cc:2977:AndGate$2253
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2260
    connect \A $auto$rtlil.cc:2976:NotGate$2257
    connect \B $auto$rtlil.cc:2976:NotGate$2259
    connect \Y $auto$rtlil.cc:2977:AndGate$2261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2262
    connect \A $auto$rtlil.cc:2977:AndGate$2261
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2266
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2268
    connect \A $auto$rtlil.cc:2977:AndGate$2267
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2269
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2232
    connect \A $auto$rtlil.cc:2977:AndGate$2229
    connect \B $auto$rtlil.cc:2977:AndGate$2231
    connect \Y $auto$rtlil.cc:2979:OrGate$2233
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2236
    connect \A $auto$rtlil.cc:2979:OrGate$2233
    connect \B $auto$rtlil.cc:2977:AndGate$2235
    connect \Y $auto$rtlil.cc:2979:OrGate$2237
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2254
    connect \A $auto$rtlil.cc:2977:AndGate$2245
    connect \B $auto$rtlil.cc:2977:AndGate$2253
    connect \Y $auto$rtlil.cc:2979:OrGate$2255
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2264
    connect \A $auto$rtlil.cc:2979:OrGate$2255
    connect \B $auto$rtlil.cc:2977:AndGate$2263
    connect \Y $auto$rtlil.cc:2979:OrGate$2265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2270
    connect \A $auto$rtlil.cc:2979:OrGate$2265
    connect \B $auto$rtlil.cc:2977:AndGate$2269
    connect \Y $auto$rtlil.cc:2979:OrGate$2271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2238
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2239
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2242
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2246
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2250
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2256
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2258
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2259
  end
  cell $specify2 $auto$liberty.cc:737:execute$2272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2277
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2237
  connect \SUM $auto$rtlil.cc:2979:OrGate$2271
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fah_1
  wire $auto$rtlil.cc:2976:NotGate$2289
  wire $auto$rtlil.cc:2976:NotGate$2293
  wire $auto$rtlil.cc:2976:NotGate$2297
  wire $auto$rtlil.cc:2976:NotGate$2301
  wire $auto$rtlil.cc:2976:NotGate$2307
  wire $auto$rtlil.cc:2976:NotGate$2309
  wire $auto$rtlil.cc:2977:AndGate$2279
  wire $auto$rtlil.cc:2977:AndGate$2281
  wire $auto$rtlil.cc:2977:AndGate$2285
  wire $auto$rtlil.cc:2977:AndGate$2291
  wire $auto$rtlil.cc:2977:AndGate$2295
  wire $auto$rtlil.cc:2977:AndGate$2299
  wire $auto$rtlil.cc:2977:AndGate$2303
  wire $auto$rtlil.cc:2977:AndGate$2311
  wire $auto$rtlil.cc:2977:AndGate$2313
  wire $auto$rtlil.cc:2977:AndGate$2317
  wire $auto$rtlil.cc:2977:AndGate$2319
  wire $auto$rtlil.cc:2979:OrGate$2283
  wire $auto$rtlil.cc:2979:OrGate$2287
  wire $auto$rtlil.cc:2979:OrGate$2305
  wire $auto$rtlil.cc:2979:OrGate$2315
  wire $auto$rtlil.cc:2979:OrGate$2321
  attribute \capacitance "0.0046980000"
  wire input 1 \A
  attribute \capacitance "0.0067030000"
  wire input 2 \B
  attribute \capacitance "0.0023950000"
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2278
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2279
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2280
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2284
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2285
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2290
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2289
    connect \Y $auto$rtlil.cc:2977:AndGate$2291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2294
    connect \A $auto$rtlil.cc:2977:AndGate$2291
    connect \B $auto$rtlil.cc:2976:NotGate$2293
    connect \Y $auto$rtlil.cc:2977:AndGate$2295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2298
    connect \A $auto$rtlil.cc:2976:NotGate$2297
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2299
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2302
    connect \A $auto$rtlil.cc:2977:AndGate$2299
    connect \B $auto$rtlil.cc:2976:NotGate$2301
    connect \Y $auto$rtlil.cc:2977:AndGate$2303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2310
    connect \A $auto$rtlil.cc:2976:NotGate$2307
    connect \B $auto$rtlil.cc:2976:NotGate$2309
    connect \Y $auto$rtlil.cc:2977:AndGate$2311
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2312
    connect \A $auto$rtlil.cc:2977:AndGate$2311
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2316
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2318
    connect \A $auto$rtlil.cc:2977:AndGate$2317
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2319
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2282
    connect \A $auto$rtlil.cc:2977:AndGate$2279
    connect \B $auto$rtlil.cc:2977:AndGate$2281
    connect \Y $auto$rtlil.cc:2979:OrGate$2283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2286
    connect \A $auto$rtlil.cc:2979:OrGate$2283
    connect \B $auto$rtlil.cc:2977:AndGate$2285
    connect \Y $auto$rtlil.cc:2979:OrGate$2287
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2304
    connect \A $auto$rtlil.cc:2977:AndGate$2295
    connect \B $auto$rtlil.cc:2977:AndGate$2303
    connect \Y $auto$rtlil.cc:2979:OrGate$2305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2314
    connect \A $auto$rtlil.cc:2979:OrGate$2305
    connect \B $auto$rtlil.cc:2977:AndGate$2313
    connect \Y $auto$rtlil.cc:2979:OrGate$2315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2320
    connect \A $auto$rtlil.cc:2979:OrGate$2315
    connect \B $auto$rtlil.cc:2977:AndGate$2319
    connect \Y $auto$rtlil.cc:2979:OrGate$2321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2288
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2289
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2292
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2296
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2297
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2300
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2306
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2308
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2309
  end
  cell $specify2 $auto$liberty.cc:737:execute$2322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2325
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2326
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2327
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2287
  connect \SUM $auto$rtlil.cc:2979:OrGate$2321
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fahcin_1
  wire $auto$rtlil.cc:2976:NotGate$2329
  wire $auto$rtlil.cc:2976:NotGate$2337
  wire $auto$rtlil.cc:2976:NotGate$2343
  wire $auto$rtlil.cc:2976:NotGate$2345
  wire $auto$rtlil.cc:2976:NotGate$2349
  wire $auto$rtlil.cc:2976:NotGate$2355
  wire $auto$rtlil.cc:2976:NotGate$2361
  wire $auto$rtlil.cc:2976:NotGate$2369
  wire $auto$rtlil.cc:2977:AndGate$2331
  wire $auto$rtlil.cc:2977:AndGate$2333
  wire $auto$rtlil.cc:2977:AndGate$2339
  wire $auto$rtlil.cc:2977:AndGate$2347
  wire $auto$rtlil.cc:2977:AndGate$2351
  wire $auto$rtlil.cc:2977:AndGate$2353
  wire $auto$rtlil.cc:2977:AndGate$2357
  wire $auto$rtlil.cc:2977:AndGate$2363
  wire $auto$rtlil.cc:2977:AndGate$2365
  wire $auto$rtlil.cc:2977:AndGate$2371
  wire $auto$rtlil.cc:2977:AndGate$2373
  wire $auto$rtlil.cc:2979:OrGate$2335
  wire $auto$rtlil.cc:2979:OrGate$2341
  wire $auto$rtlil.cc:2979:OrGate$2359
  wire $auto$rtlil.cc:2979:OrGate$2367
  wire $auto$rtlil.cc:2979:OrGate$2375
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0064330000"
  wire input 2 \B
  attribute \capacitance "0.0047150000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2330
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2329
    connect \Y $auto$rtlil.cc:2977:AndGate$2331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2332
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2333
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2338
    connect \A \B
    connect \B $auto$rtlil.cc:2976:NotGate$2337
    connect \Y $auto$rtlil.cc:2977:AndGate$2339
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2346
    connect \A $auto$rtlil.cc:2976:NotGate$2343
    connect \B $auto$rtlil.cc:2976:NotGate$2345
    connect \Y $auto$rtlil.cc:2977:AndGate$2347
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2350
    connect \A $auto$rtlil.cc:2977:AndGate$2347
    connect \B $auto$rtlil.cc:2976:NotGate$2349
    connect \Y $auto$rtlil.cc:2977:AndGate$2351
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2352
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2353
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2356
    connect \A $auto$rtlil.cc:2977:AndGate$2353
    connect \B $auto$rtlil.cc:2976:NotGate$2355
    connect \Y $auto$rtlil.cc:2977:AndGate$2357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2362
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2361
    connect \Y $auto$rtlil.cc:2977:AndGate$2363
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2364
    connect \A $auto$rtlil.cc:2977:AndGate$2363
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2365
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2370
    connect \A $auto$rtlil.cc:2976:NotGate$2369
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2372
    connect \A $auto$rtlil.cc:2977:AndGate$2371
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2373
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2334
    connect \A $auto$rtlil.cc:2977:AndGate$2331
    connect \B $auto$rtlil.cc:2977:AndGate$2333
    connect \Y $auto$rtlil.cc:2979:OrGate$2335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2340
    connect \A $auto$rtlil.cc:2979:OrGate$2335
    connect \B $auto$rtlil.cc:2977:AndGate$2339
    connect \Y $auto$rtlil.cc:2979:OrGate$2341
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2358
    connect \A $auto$rtlil.cc:2977:AndGate$2351
    connect \B $auto$rtlil.cc:2977:AndGate$2357
    connect \Y $auto$rtlil.cc:2979:OrGate$2359
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2366
    connect \A $auto$rtlil.cc:2979:OrGate$2359
    connect \B $auto$rtlil.cc:2977:AndGate$2365
    connect \Y $auto$rtlil.cc:2979:OrGate$2367
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2374
    connect \A $auto$rtlil.cc:2979:OrGate$2367
    connect \B $auto$rtlil.cc:2977:AndGate$2373
    connect \Y $auto$rtlil.cc:2979:OrGate$2375
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2328
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2329
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2336
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2337
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2342
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2343
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2344
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2345
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2348
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2349
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2354
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2355
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2360
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2361
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2368
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2369
  end
  cell $specify2 $auto$liberty.cc:737:execute$2376
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2341
  connect \SUM $auto$rtlil.cc:2979:OrGate$2375
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fahcon_1
  wire $auto$rtlil.cc:2976:NotGate$2383
  wire $auto$rtlil.cc:2976:NotGate$2385
  wire $auto$rtlil.cc:2976:NotGate$2389
  wire $auto$rtlil.cc:2976:NotGate$2391
  wire $auto$rtlil.cc:2976:NotGate$2397
  wire $auto$rtlil.cc:2976:NotGate$2399
  wire $auto$rtlil.cc:2976:NotGate$2405
  wire $auto$rtlil.cc:2976:NotGate$2409
  wire $auto$rtlil.cc:2976:NotGate$2413
  wire $auto$rtlil.cc:2976:NotGate$2417
  wire $auto$rtlil.cc:2976:NotGate$2423
  wire $auto$rtlil.cc:2976:NotGate$2425
  wire $auto$rtlil.cc:2977:AndGate$2387
  wire $auto$rtlil.cc:2977:AndGate$2393
  wire $auto$rtlil.cc:2977:AndGate$2401
  wire $auto$rtlil.cc:2977:AndGate$2407
  wire $auto$rtlil.cc:2977:AndGate$2411
  wire $auto$rtlil.cc:2977:AndGate$2415
  wire $auto$rtlil.cc:2977:AndGate$2419
  wire $auto$rtlil.cc:2977:AndGate$2427
  wire $auto$rtlil.cc:2977:AndGate$2429
  wire $auto$rtlil.cc:2977:AndGate$2433
  wire $auto$rtlil.cc:2977:AndGate$2435
  wire $auto$rtlil.cc:2979:OrGate$2395
  wire $auto$rtlil.cc:2979:OrGate$2403
  wire $auto$rtlil.cc:2979:OrGate$2421
  wire $auto$rtlil.cc:2979:OrGate$2431
  wire $auto$rtlil.cc:2979:OrGate$2437
  attribute \capacitance "0.0024420000"
  wire input 1 \A
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0047060000"
  wire input 3 \CI
  wire output 5 \COUT_N
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2386
    connect \A $auto$rtlil.cc:2976:NotGate$2383
    connect \B $auto$rtlil.cc:2976:NotGate$2385
    connect \Y $auto$rtlil.cc:2977:AndGate$2387
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2392
    connect \A $auto$rtlil.cc:2976:NotGate$2389
    connect \B $auto$rtlil.cc:2976:NotGate$2391
    connect \Y $auto$rtlil.cc:2977:AndGate$2393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2400
    connect \A $auto$rtlil.cc:2976:NotGate$2397
    connect \B $auto$rtlil.cc:2976:NotGate$2399
    connect \Y $auto$rtlil.cc:2977:AndGate$2401
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2406
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2405
    connect \Y $auto$rtlil.cc:2977:AndGate$2407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2410
    connect \A $auto$rtlil.cc:2977:AndGate$2407
    connect \B $auto$rtlil.cc:2976:NotGate$2409
    connect \Y $auto$rtlil.cc:2977:AndGate$2411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2414
    connect \A $auto$rtlil.cc:2976:NotGate$2413
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2418
    connect \A $auto$rtlil.cc:2977:AndGate$2415
    connect \B $auto$rtlil.cc:2976:NotGate$2417
    connect \Y $auto$rtlil.cc:2977:AndGate$2419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2426
    connect \A $auto$rtlil.cc:2976:NotGate$2423
    connect \B $auto$rtlil.cc:2976:NotGate$2425
    connect \Y $auto$rtlil.cc:2977:AndGate$2427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2428
    connect \A $auto$rtlil.cc:2977:AndGate$2427
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2432
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2434
    connect \A $auto$rtlil.cc:2977:AndGate$2433
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2394
    connect \A $auto$rtlil.cc:2977:AndGate$2387
    connect \B $auto$rtlil.cc:2977:AndGate$2393
    connect \Y $auto$rtlil.cc:2979:OrGate$2395
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2402
    connect \A $auto$rtlil.cc:2979:OrGate$2395
    connect \B $auto$rtlil.cc:2977:AndGate$2401
    connect \Y $auto$rtlil.cc:2979:OrGate$2403
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2420
    connect \A $auto$rtlil.cc:2977:AndGate$2411
    connect \B $auto$rtlil.cc:2977:AndGate$2419
    connect \Y $auto$rtlil.cc:2979:OrGate$2421
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2430
    connect \A $auto$rtlil.cc:2979:OrGate$2421
    connect \B $auto$rtlil.cc:2977:AndGate$2429
    connect \Y $auto$rtlil.cc:2979:OrGate$2431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2436
    connect \A $auto$rtlil.cc:2979:OrGate$2431
    connect \B $auto$rtlil.cc:2977:AndGate$2435
    connect \Y $auto$rtlil.cc:2979:OrGate$2437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2382
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2383
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2384
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2385
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2388
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2390
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2396
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2397
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2398
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2399
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2404
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2405
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2408
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2409
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2412
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2413
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2416
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2422
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2424
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2425
  end
  cell $specify2 $auto$liberty.cc:737:execute$2438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2439
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2440
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2441
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2442
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2443
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT_N $auto$rtlil.cc:2979:OrGate$2403
  connect \SUM $auto$rtlil.cc:2979:OrGate$2437
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_1
  wire $auto$rtlil.cc:2976:NotGate$2447
  wire $auto$rtlil.cc:2976:NotGate$2451
  wire $auto$rtlil.cc:2977:AndGate$2445
  wire $auto$rtlil.cc:2977:AndGate$2449
  wire $auto$rtlil.cc:2977:AndGate$2453
  wire $auto$rtlil.cc:2979:OrGate$2455
  attribute \capacitance "0.0030260000"
  wire input 1 \A
  attribute \capacitance "0.0028380000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2444
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2445
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2448
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2447
    connect \Y $auto$rtlil.cc:2977:AndGate$2449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2452
    connect \A $auto$rtlil.cc:2976:NotGate$2451
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2453
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2454
    connect \A $auto$rtlil.cc:2977:AndGate$2449
    connect \B $auto$rtlil.cc:2977:AndGate$2453
    connect \Y $auto$rtlil.cc:2979:OrGate$2455
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2446
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2450
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2451
  end
  cell $specify2 $auto$liberty.cc:737:execute$2456
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2457
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2458
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2459
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2445
  connect \SUM $auto$rtlil.cc:2979:OrGate$2455
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_2
  wire $auto$rtlil.cc:2976:NotGate$2463
  wire $auto$rtlil.cc:2976:NotGate$2467
  wire $auto$rtlil.cc:2977:AndGate$2461
  wire $auto$rtlil.cc:2977:AndGate$2465
  wire $auto$rtlil.cc:2977:AndGate$2469
  wire $auto$rtlil.cc:2979:OrGate$2471
  attribute \capacitance "0.0034790000"
  wire input 1 \A
  attribute \capacitance "0.0032770000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2460
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2464
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2463
    connect \Y $auto$rtlil.cc:2977:AndGate$2465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2468
    connect \A $auto$rtlil.cc:2976:NotGate$2467
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2469
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2470
    connect \A $auto$rtlil.cc:2977:AndGate$2465
    connect \B $auto$rtlil.cc:2977:AndGate$2469
    connect \Y $auto$rtlil.cc:2979:OrGate$2471
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2462
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2466
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2467
  end
  cell $specify2 $auto$liberty.cc:737:execute$2472
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2461
  connect \SUM $auto$rtlil.cc:2979:OrGate$2471
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_4
  wire $auto$rtlil.cc:2976:NotGate$2479
  wire $auto$rtlil.cc:2976:NotGate$2483
  wire $auto$rtlil.cc:2977:AndGate$2477
  wire $auto$rtlil.cc:2977:AndGate$2481
  wire $auto$rtlil.cc:2977:AndGate$2485
  wire $auto$rtlil.cc:2979:OrGate$2487
  attribute \capacitance "0.0093100000"
  wire input 1 \A
  attribute \capacitance "0.0080620000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2476
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2480
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2479
    connect \Y $auto$rtlil.cc:2977:AndGate$2481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2484
    connect \A $auto$rtlil.cc:2976:NotGate$2483
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2485
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2486
    connect \A $auto$rtlil.cc:2977:AndGate$2481
    connect \B $auto$rtlil.cc:2977:AndGate$2485
    connect \Y $auto$rtlil.cc:2979:OrGate$2487
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2478
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2482
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2483
  end
  cell $specify2 $auto$liberty.cc:737:execute$2488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2477
  connect \SUM $auto$rtlil.cc:2979:OrGate$2487
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_1
  wire $auto$rtlil.cc:2976:NotGate$2493
  attribute \capacitance "0.0023020000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2492
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2493
  end
  cell $specify2 $auto$liberty.cc:737:execute$2494
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2493
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_12
  wire $auto$rtlil.cc:2976:NotGate$2496
  attribute \capacitance "0.0260110000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2495
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2496
  end
  cell $specify2 $auto$liberty.cc:737:execute$2497
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2496
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_16
  wire $auto$rtlil.cc:2976:NotGate$2499
  attribute \capacitance "0.0334420000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2498
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2499
  end
  cell $specify2 $auto$liberty.cc:737:execute$2500
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2499
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_2
  wire $auto$rtlil.cc:2976:NotGate$2502
  attribute \capacitance "0.0044590000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2501
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2502
  end
  cell $specify2 $auto$liberty.cc:737:execute$2503
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2502
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_4
  wire $auto$rtlil.cc:2976:NotGate$2505
  attribute \capacitance "0.0090040000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2504
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2505
  end
  cell $specify2 $auto$liberty.cc:737:execute$2506
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2505
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_6
  wire $auto$rtlil.cc:2976:NotGate$2508
  attribute \capacitance "0.0132720000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2507
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2508
  end
  cell $specify2 $auto$liberty.cc:737:execute$2509
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2508
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_8
  wire $auto$rtlil.cc:2976:NotGate$2511
  attribute \capacitance "0.0176530000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2510
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2511
  end
  cell $specify2 $auto$liberty.cc:737:execute$2512
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2511
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_bleeder_1
  attribute \capacitance "0.0021860000"
  wire input 1 \SHORT
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_1
  attribute \capacitance "0.0020970000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2513
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_16
  attribute \capacitance "0.0074310000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2514
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_2
  attribute \capacitance "0.0021700000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2515
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_4
  attribute \capacitance "0.0021140000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_8
  attribute \capacitance "0.0039180000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_1
  wire $auto$rtlil.cc:2976:NotGate$2519
  attribute \capacitance "0.0030170000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2518
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2519
  end
  cell $specify2 $auto$liberty.cc:737:execute$2520
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2519
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_16
  wire $auto$rtlil.cc:2976:NotGate$2522
  attribute \capacitance "0.0382660000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2521
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2522
  end
  cell $specify2 $auto$liberty.cc:737:execute$2523
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2522
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_2
  wire $auto$rtlil.cc:2976:NotGate$2525
  attribute \capacitance "0.0051870000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2524
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2525
  end
  cell $specify2 $auto$liberty.cc:737:execute$2526
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2525
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_4
  wire $auto$rtlil.cc:2976:NotGate$2528
  attribute \capacitance "0.0102490000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2527
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2528
  end
  cell $specify2 $auto$liberty.cc:737:execute$2529
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2528
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_8
  wire $auto$rtlil.cc:2976:NotGate$2531
  attribute \capacitance "0.0203390000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2530
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2531
  end
  cell $specify2 $auto$liberty.cc:737:execute$2532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2531
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_12
end
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_3
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_4
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_6
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_8
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso0n_1
  wire $auto$rtlil.cc:2977:AndGate$2534
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 3 \SLEEP_B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2533
    connect \A \SLEEP_B
    connect \B \A
    connect \Y $auto$rtlil.cc:2977:AndGate$2534
  end
  cell $specify2 $auto$liberty.cc:737:execute$2535
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP_B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2536
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2534
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso0p_1
  wire $auto$rtlil.cc:2976:NotGate$2538
  wire $auto$rtlil.cc:2977:AndGate$2540
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  attribute \capacitance "0.0015580000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2539
    connect \A $auto$rtlil.cc:2976:NotGate$2538
    connect \B \A
    connect \Y $auto$rtlil.cc:2977:AndGate$2540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2537
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2538
  end
  cell $specify2 $auto$liberty.cc:737:execute$2541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2540
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso1n_1
  wire $auto$rtlil.cc:2976:NotGate$2544
  wire $auto$rtlil.cc:2979:OrGate$2546
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  attribute \capacitance "0.0014180000"
  wire input 3 \SLEEP_B
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2545
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2544
    connect \Y $auto$rtlil.cc:2979:OrGate$2546
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2543
    connect \A \SLEEP_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2544
  end
  cell $specify2 $auto$liberty.cc:737:execute$2547
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP_B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2546
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso1p_1
  wire $auto$rtlil.cc:2979:OrGate$2550
  attribute \capacitance "0.0014600000"
  wire input 1 \A
  attribute \capacitance "0.0014710000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2549
    connect \A \A
    connect \B \SLEEP
    connect \Y $auto$rtlil.cc:2979:OrGate$2550
  end
  cell $specify2 $auto$liberty.cc:737:execute$2551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2552
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2550
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputisolatch_1
  attribute \capacitance "0.0016200000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0016520000"
  wire input 3 \SLEEP_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2553
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2554
    connect \D \D
    connect \E \SLEEP_B
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_1
  wire $auto$rtlil.cc:2976:NotGate$2556
  wire $auto$rtlil.cc:2977:AndGate$2558
  attribute \capacitance "0.0014900000"
  wire input 1 \A
  attribute \capacitance "0.0023670000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2557
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2556
    connect \Y $auto$rtlil.cc:2977:AndGate$2558
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2555
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2556
  end
  cell $specify2 $auto$liberty.cc:737:execute$2559
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2560
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2558
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "45.043200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_16
  wire $auto$rtlil.cc:2976:NotGate$2562
  wire $auto$rtlil.cc:2977:AndGate$2564
  attribute \capacitance "0.0087530000"
  wire input 1 \A
  attribute \capacitance "0.0323230000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2563
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2562
    connect \Y $auto$rtlil.cc:2977:AndGate$2564
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2561
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2562
  end
  cell $specify2 $auto$liberty.cc:737:execute$2565
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2566
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2564
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_2
  wire $auto$rtlil.cc:2976:NotGate$2568
  wire $auto$rtlil.cc:2977:AndGate$2570
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  attribute \capacitance "0.0043250000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2569
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2568
    connect \Y $auto$rtlil.cc:2977:AndGate$2570
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2567
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2568
  end
  cell $specify2 $auto$liberty.cc:737:execute$2571
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2572
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2570
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_4
  wire $auto$rtlil.cc:2976:NotGate$2574
  wire $auto$rtlil.cc:2977:AndGate$2576
  attribute \capacitance "0.0023750000"
  wire input 1 \A
  attribute \capacitance "0.0086810000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2575
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2574
    connect \Y $auto$rtlil.cc:2977:AndGate$2576
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2573
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2574
  end
  cell $specify2 $auto$liberty.cc:737:execute$2577
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2578
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2576
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_8
  wire $auto$rtlil.cc:2976:NotGate$2580
  wire $auto$rtlil.cc:2977:AndGate$2582
  attribute \capacitance "0.0046180000"
  wire input 1 \A
  attribute \capacitance "0.0167970000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2581
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2580
    connect \Y $auto$rtlil.cc:2977:AndGate$2582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2579
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2580
  end
  cell $specify2 $auto$liberty.cc:737:execute$2583
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2584
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2582
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
  wire $auto$rtlil.cc:2976:NotGate$2586
  wire $auto$rtlil.cc:2977:AndGate$2588
  attribute \capacitance "0.0023720000"
  wire input 1 \A
  attribute \capacitance "0.0087260000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2587
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2586
    connect \Y $auto$rtlil.cc:2977:AndGate$2588
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2585
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2586
  end
  cell $specify2 $auto$liberty.cc:737:execute$2589
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2590
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2588
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2591
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2592
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
  attribute \capacitance "0.0060090000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
  attribute \capacitance "0.0060130000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2595
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2596
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
  attribute \capacitance "0.0060060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2597
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__macro_sparecell
  wire output 1 \LO
  connect \LO 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_1
  wire $auto$rtlil.cc:2977:AndGate$2599
  wire $auto$rtlil.cc:2977:AndGate$2601
  wire $auto$rtlil.cc:2977:AndGate$2605
  wire $auto$rtlil.cc:2979:OrGate$2603
  wire $auto$rtlil.cc:2979:OrGate$2607
  attribute \capacitance "0.0027450000"
  wire input 1 \A
  attribute \capacitance "0.0025380000"
  wire input 2 \B
  attribute \capacitance "0.0030520000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2598
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2600
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2601
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2604
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2605
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2602
    connect \A $auto$rtlil.cc:2977:AndGate$2599
    connect \B $auto$rtlil.cc:2977:AndGate$2601
    connect \Y $auto$rtlil.cc:2979:OrGate$2603
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2606
    connect \A $auto$rtlil.cc:2979:OrGate$2603
    connect \B $auto$rtlil.cc:2977:AndGate$2605
    connect \Y $auto$rtlil.cc:2979:OrGate$2607
  end
  cell $specify2 $auto$liberty.cc:737:execute$2608
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2610
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2607
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_2
  wire $auto$rtlil.cc:2977:AndGate$2612
  wire $auto$rtlil.cc:2977:AndGate$2614
  wire $auto$rtlil.cc:2977:AndGate$2618
  wire $auto$rtlil.cc:2979:OrGate$2616
  wire $auto$rtlil.cc:2979:OrGate$2620
  attribute \capacitance "0.0032460000"
  wire input 1 \A
  attribute \capacitance "0.0029880000"
  wire input 2 \B
  attribute \capacitance "0.0037180000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2611
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2612
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2613
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2614
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2617
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2618
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2615
    connect \A $auto$rtlil.cc:2977:AndGate$2612
    connect \B $auto$rtlil.cc:2977:AndGate$2614
    connect \Y $auto$rtlil.cc:2979:OrGate$2616
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2619
    connect \A $auto$rtlil.cc:2979:OrGate$2616
    connect \B $auto$rtlil.cc:2977:AndGate$2618
    connect \Y $auto$rtlil.cc:2979:OrGate$2620
  end
  cell $specify2 $auto$liberty.cc:737:execute$2621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2620
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_4
  wire $auto$rtlil.cc:2977:AndGate$2625
  wire $auto$rtlil.cc:2977:AndGate$2627
  wire $auto$rtlil.cc:2977:AndGate$2631
  wire $auto$rtlil.cc:2979:OrGate$2629
  wire $auto$rtlil.cc:2979:OrGate$2633
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  attribute \capacitance "0.0041370000"
  wire input 2 \B
  attribute \capacitance "0.0049570000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2624
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2625
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2626
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2627
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2630
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2631
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2628
    connect \A $auto$rtlil.cc:2977:AndGate$2625
    connect \B $auto$rtlil.cc:2977:AndGate$2627
    connect \Y $auto$rtlil.cc:2979:OrGate$2629
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2632
    connect \A $auto$rtlil.cc:2979:OrGate$2629
    connect \B $auto$rtlil.cc:2977:AndGate$2631
    connect \Y $auto$rtlil.cc:2979:OrGate$2633
  end
  cell $specify2 $auto$liberty.cc:737:execute$2634
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2635
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2636
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2633
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_1
  wire $auto$rtlil.cc:2976:NotGate$2638
  wire $auto$rtlil.cc:2977:AndGate$2640
  wire $auto$rtlil.cc:2977:AndGate$2642
  wire $auto$rtlil.cc:2979:OrGate$2644
  attribute \capacitance "0.0015580000"
  wire input 4 \A0
  attribute \capacitance "0.0018840000"
  wire input 3 \A1
  attribute \capacitance "0.0034020000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2639
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2638
    connect \Y $auto$rtlil.cc:2977:AndGate$2640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2641
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2642
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2643
    connect \A $auto$rtlil.cc:2977:AndGate$2640
    connect \B $auto$rtlil.cc:2977:AndGate$2642
    connect \Y $auto$rtlil.cc:2979:OrGate$2644
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2637
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2638
  end
  cell $specify2 $auto$liberty.cc:737:execute$2645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2644
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_2
  wire $auto$rtlil.cc:2976:NotGate$2649
  wire $auto$rtlil.cc:2977:AndGate$2651
  wire $auto$rtlil.cc:2977:AndGate$2653
  wire $auto$rtlil.cc:2979:OrGate$2655
  attribute \capacitance "0.0018780000"
  wire input 4 \A0
  attribute \capacitance "0.0017040000"
  wire input 3 \A1
  attribute \capacitance "0.0032150000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2650
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2649
    connect \Y $auto$rtlil.cc:2977:AndGate$2651
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2652
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2653
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2654
    connect \A $auto$rtlil.cc:2977:AndGate$2651
    connect \B $auto$rtlil.cc:2977:AndGate$2653
    connect \Y $auto$rtlil.cc:2979:OrGate$2655
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2648
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2649
  end
  cell $specify2 $auto$liberty.cc:737:execute$2656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2657
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2658
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2655
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_4
  wire $auto$rtlil.cc:2976:NotGate$2660
  wire $auto$rtlil.cc:2977:AndGate$2662
  wire $auto$rtlil.cc:2977:AndGate$2664
  wire $auto$rtlil.cc:2979:OrGate$2666
  attribute \capacitance "0.0022690000"
  wire input 4 \A0
  attribute \capacitance "0.0022800000"
  wire input 3 \A1
  attribute \capacitance "0.0051430000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2661
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2660
    connect \Y $auto$rtlil.cc:2977:AndGate$2662
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2663
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2664
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2665
    connect \A $auto$rtlil.cc:2977:AndGate$2662
    connect \B $auto$rtlil.cc:2977:AndGate$2664
    connect \Y $auto$rtlil.cc:2979:OrGate$2666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2659
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2660
  end
  cell $specify2 $auto$liberty.cc:737:execute$2667
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2669
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2666
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_8
  wire $auto$rtlil.cc:2976:NotGate$2671
  wire $auto$rtlil.cc:2977:AndGate$2673
  wire $auto$rtlil.cc:2977:AndGate$2675
  wire $auto$rtlil.cc:2979:OrGate$2677
  attribute \capacitance "0.0047680000"
  wire input 4 \A0
  attribute \capacitance "0.0051000000"
  wire input 3 \A1
  attribute \capacitance "0.0078480000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2672
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2671
    connect \Y $auto$rtlil.cc:2977:AndGate$2673
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2674
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2675
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2676
    connect \A $auto$rtlil.cc:2977:AndGate$2673
    connect \B $auto$rtlil.cc:2977:AndGate$2675
    connect \Y $auto$rtlil.cc:2979:OrGate$2677
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2670
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2671
  end
  cell $specify2 $auto$liberty.cc:737:execute$2678
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2680
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2677
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_1
  wire $auto$rtlil.cc:2976:NotGate$2682
  wire $auto$rtlil.cc:2976:NotGate$2684
  wire $auto$rtlil.cc:2976:NotGate$2688
  wire $auto$rtlil.cc:2977:AndGate$2686
  wire $auto$rtlil.cc:2977:AndGate$2690
  wire $auto$rtlil.cc:2979:OrGate$2692
  attribute \capacitance "0.0022070000"
  wire input 4 \A0
  attribute \capacitance "0.0022600000"
  wire input 3 \A1
  attribute \capacitance "0.0046530000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2685
    connect \A $auto$rtlil.cc:2976:NotGate$2682
    connect \B $auto$rtlil.cc:2976:NotGate$2684
    connect \Y $auto$rtlil.cc:2977:AndGate$2686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2689
    connect \A $auto$rtlil.cc:2976:NotGate$2688
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2690
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2691
    connect \A $auto$rtlil.cc:2977:AndGate$2686
    connect \B $auto$rtlil.cc:2977:AndGate$2690
    connect \Y $auto$rtlil.cc:2979:OrGate$2692
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2681
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2682
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2683
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2684
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2687
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2688
  end
  cell $specify2 $auto$liberty.cc:737:execute$2693
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2694
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2695
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2692
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_2
  wire $auto$rtlil.cc:2976:NotGate$2697
  wire $auto$rtlil.cc:2976:NotGate$2699
  wire $auto$rtlil.cc:2976:NotGate$2703
  wire $auto$rtlil.cc:2977:AndGate$2701
  wire $auto$rtlil.cc:2977:AndGate$2705
  wire $auto$rtlil.cc:2979:OrGate$2707
  attribute \capacitance "0.0043320000"
  wire input 4 \A0
  attribute \capacitance "0.0041860000"
  wire input 3 \A1
  attribute \capacitance "0.0064110000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2700
    connect \A $auto$rtlil.cc:2976:NotGate$2697
    connect \B $auto$rtlil.cc:2976:NotGate$2699
    connect \Y $auto$rtlil.cc:2977:AndGate$2701
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2704
    connect \A $auto$rtlil.cc:2976:NotGate$2703
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2705
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2706
    connect \A $auto$rtlil.cc:2977:AndGate$2701
    connect \B $auto$rtlil.cc:2977:AndGate$2705
    connect \Y $auto$rtlil.cc:2979:OrGate$2707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2696
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2697
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2698
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2699
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2702
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2703
  end
  cell $specify2 $auto$liberty.cc:737:execute$2708
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2709
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2710
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2707
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_4
  wire $auto$rtlil.cc:2976:NotGate$2712
  wire $auto$rtlil.cc:2976:NotGate$2714
  wire $auto$rtlil.cc:2976:NotGate$2718
  wire $auto$rtlil.cc:2977:AndGate$2716
  wire $auto$rtlil.cc:2977:AndGate$2720
  wire $auto$rtlil.cc:2979:OrGate$2722
  attribute \capacitance "0.0081010000"
  wire input 4 \A0
  attribute \capacitance "0.0082660000"
  wire input 3 \A1
  attribute \capacitance "0.0111250000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2715
    connect \A $auto$rtlil.cc:2976:NotGate$2712
    connect \B $auto$rtlil.cc:2976:NotGate$2714
    connect \Y $auto$rtlil.cc:2977:AndGate$2716
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2719
    connect \A $auto$rtlil.cc:2976:NotGate$2718
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2720
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2721
    connect \A $auto$rtlil.cc:2977:AndGate$2716
    connect \B $auto$rtlil.cc:2977:AndGate$2720
    connect \Y $auto$rtlil.cc:2979:OrGate$2722
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2711
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2712
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2713
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2714
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2717
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2718
  end
  cell $specify2 $auto$liberty.cc:737:execute$2723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2724
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2722
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_1
  wire $auto$rtlil.cc:2976:NotGate$2727
  wire $auto$rtlil.cc:2976:NotGate$2731
  wire $auto$rtlil.cc:2976:NotGate$2737
  wire $auto$rtlil.cc:2976:NotGate$2743
  wire $auto$rtlil.cc:2977:AndGate$2729
  wire $auto$rtlil.cc:2977:AndGate$2733
  wire $auto$rtlil.cc:2977:AndGate$2735
  wire $auto$rtlil.cc:2977:AndGate$2739
  wire $auto$rtlil.cc:2977:AndGate$2745
  wire $auto$rtlil.cc:2977:AndGate$2747
  wire $auto$rtlil.cc:2977:AndGate$2751
  wire $auto$rtlil.cc:2977:AndGate$2753
  wire $auto$rtlil.cc:2979:OrGate$2741
  wire $auto$rtlil.cc:2979:OrGate$2749
  wire $auto$rtlil.cc:2979:OrGate$2755
  attribute \capacitance "0.0015250000"
  wire input 5 \A0
  attribute \capacitance "0.0014380000"
  wire input 2 \A1
  attribute \capacitance "0.0014640000"
  wire input 3 \A2
  attribute \capacitance "0.0014780000"
  wire input 4 \A3
  attribute \capacitance "0.0038950000"
  wire input 6 \S0
  attribute \capacitance "0.0026750000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2728
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2727
    connect \Y $auto$rtlil.cc:2977:AndGate$2729
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2732
    connect \A $auto$rtlil.cc:2977:AndGate$2729
    connect \B $auto$rtlil.cc:2976:NotGate$2731
    connect \Y $auto$rtlil.cc:2977:AndGate$2733
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2734
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2735
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2738
    connect \A $auto$rtlil.cc:2977:AndGate$2735
    connect \B $auto$rtlil.cc:2976:NotGate$2737
    connect \Y $auto$rtlil.cc:2977:AndGate$2739
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2744
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2743
    connect \Y $auto$rtlil.cc:2977:AndGate$2745
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2746
    connect \A $auto$rtlil.cc:2977:AndGate$2745
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2747
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2750
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2751
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2752
    connect \A $auto$rtlil.cc:2977:AndGate$2751
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2753
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2740
    connect \A $auto$rtlil.cc:2977:AndGate$2733
    connect \B $auto$rtlil.cc:2977:AndGate$2739
    connect \Y $auto$rtlil.cc:2979:OrGate$2741
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2748
    connect \A $auto$rtlil.cc:2979:OrGate$2741
    connect \B $auto$rtlil.cc:2977:AndGate$2747
    connect \Y $auto$rtlil.cc:2979:OrGate$2749
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2754
    connect \A $auto$rtlil.cc:2979:OrGate$2749
    connect \B $auto$rtlil.cc:2977:AndGate$2753
    connect \Y $auto$rtlil.cc:2979:OrGate$2755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2726
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2727
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2730
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2736
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2737
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2742
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2743
  end
  cell $specify2 $auto$liberty.cc:737:execute$2756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2759
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2760
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2761
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2755
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_2
  wire $auto$rtlil.cc:2976:NotGate$2763
  wire $auto$rtlil.cc:2976:NotGate$2767
  wire $auto$rtlil.cc:2976:NotGate$2773
  wire $auto$rtlil.cc:2976:NotGate$2779
  wire $auto$rtlil.cc:2977:AndGate$2765
  wire $auto$rtlil.cc:2977:AndGate$2769
  wire $auto$rtlil.cc:2977:AndGate$2771
  wire $auto$rtlil.cc:2977:AndGate$2775
  wire $auto$rtlil.cc:2977:AndGate$2781
  wire $auto$rtlil.cc:2977:AndGate$2783
  wire $auto$rtlil.cc:2977:AndGate$2787
  wire $auto$rtlil.cc:2977:AndGate$2789
  wire $auto$rtlil.cc:2979:OrGate$2777
  wire $auto$rtlil.cc:2979:OrGate$2785
  wire $auto$rtlil.cc:2979:OrGate$2791
  attribute \capacitance "0.0018020000"
  wire input 5 \A0
  attribute \capacitance "0.0017890000"
  wire input 2 \A1
  attribute \capacitance "0.0017380000"
  wire input 3 \A2
  attribute \capacitance "0.0017510000"
  wire input 4 \A3
  attribute \capacitance "0.0054550000"
  wire input 6 \S0
  attribute \capacitance "0.0031740000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2764
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2763
    connect \Y $auto$rtlil.cc:2977:AndGate$2765
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2768
    connect \A $auto$rtlil.cc:2977:AndGate$2765
    connect \B $auto$rtlil.cc:2976:NotGate$2767
    connect \Y $auto$rtlil.cc:2977:AndGate$2769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2770
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2774
    connect \A $auto$rtlil.cc:2977:AndGate$2771
    connect \B $auto$rtlil.cc:2976:NotGate$2773
    connect \Y $auto$rtlil.cc:2977:AndGate$2775
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2780
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2779
    connect \Y $auto$rtlil.cc:2977:AndGate$2781
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2782
    connect \A $auto$rtlil.cc:2977:AndGate$2781
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2786
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2787
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2788
    connect \A $auto$rtlil.cc:2977:AndGate$2787
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2789
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2776
    connect \A $auto$rtlil.cc:2977:AndGate$2769
    connect \B $auto$rtlil.cc:2977:AndGate$2775
    connect \Y $auto$rtlil.cc:2979:OrGate$2777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2784
    connect \A $auto$rtlil.cc:2979:OrGate$2777
    connect \B $auto$rtlil.cc:2977:AndGate$2783
    connect \Y $auto$rtlil.cc:2979:OrGate$2785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2790
    connect \A $auto$rtlil.cc:2979:OrGate$2785
    connect \B $auto$rtlil.cc:2977:AndGate$2789
    connect \Y $auto$rtlil.cc:2979:OrGate$2791
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2762
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2766
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2772
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2773
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2778
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2779
  end
  cell $specify2 $auto$liberty.cc:737:execute$2792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2794
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2791
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_4
  wire $auto$rtlil.cc:2976:NotGate$2799
  wire $auto$rtlil.cc:2976:NotGate$2803
  wire $auto$rtlil.cc:2976:NotGate$2809
  wire $auto$rtlil.cc:2976:NotGate$2815
  wire $auto$rtlil.cc:2977:AndGate$2801
  wire $auto$rtlil.cc:2977:AndGate$2805
  wire $auto$rtlil.cc:2977:AndGate$2807
  wire $auto$rtlil.cc:2977:AndGate$2811
  wire $auto$rtlil.cc:2977:AndGate$2817
  wire $auto$rtlil.cc:2977:AndGate$2819
  wire $auto$rtlil.cc:2977:AndGate$2823
  wire $auto$rtlil.cc:2977:AndGate$2825
  wire $auto$rtlil.cc:2979:OrGate$2813
  wire $auto$rtlil.cc:2979:OrGate$2821
  wire $auto$rtlil.cc:2979:OrGate$2827
  attribute \capacitance "0.0017890000"
  wire input 5 \A0
  attribute \capacitance "0.0017780000"
  wire input 2 \A1
  attribute \capacitance "0.0017420000"
  wire input 3 \A2
  attribute \capacitance "0.0017450000"
  wire input 4 \A3
  attribute \capacitance "0.0054620000"
  wire input 6 \S0
  attribute \capacitance "0.0031760000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2800
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2799
    connect \Y $auto$rtlil.cc:2977:AndGate$2801
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2804
    connect \A $auto$rtlil.cc:2977:AndGate$2801
    connect \B $auto$rtlil.cc:2976:NotGate$2803
    connect \Y $auto$rtlil.cc:2977:AndGate$2805
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2806
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2810
    connect \A $auto$rtlil.cc:2977:AndGate$2807
    connect \B $auto$rtlil.cc:2976:NotGate$2809
    connect \Y $auto$rtlil.cc:2977:AndGate$2811
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2816
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2815
    connect \Y $auto$rtlil.cc:2977:AndGate$2817
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2818
    connect \A $auto$rtlil.cc:2977:AndGate$2817
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2819
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2822
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2823
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2824
    connect \A $auto$rtlil.cc:2977:AndGate$2823
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2812
    connect \A $auto$rtlil.cc:2977:AndGate$2805
    connect \B $auto$rtlil.cc:2977:AndGate$2811
    connect \Y $auto$rtlil.cc:2979:OrGate$2813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2820
    connect \A $auto$rtlil.cc:2979:OrGate$2813
    connect \B $auto$rtlil.cc:2977:AndGate$2819
    connect \Y $auto$rtlil.cc:2979:OrGate$2821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2826
    connect \A $auto$rtlil.cc:2979:OrGate$2821
    connect \B $auto$rtlil.cc:2977:AndGate$2825
    connect \Y $auto$rtlil.cc:2979:OrGate$2827
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2798
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2799
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2802
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2803
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2808
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2809
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2814
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2815
  end
  cell $specify2 $auto$liberty.cc:737:execute$2828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2829
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2830
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2832
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2833
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2827
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_1
  wire $auto$rtlil.cc:2976:NotGate$2835
  wire $auto$rtlil.cc:2976:NotGate$2837
  wire $auto$rtlil.cc:2979:OrGate$2839
  attribute \capacitance "0.0023150000"
  wire input 1 \A
  attribute \capacitance "0.0023240000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2838
    connect \A $auto$rtlil.cc:2976:NotGate$2835
    connect \B $auto$rtlil.cc:2976:NotGate$2837
    connect \Y $auto$rtlil.cc:2979:OrGate$2839
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2834
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2835
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2836
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2837
  end
  cell $specify2 $auto$liberty.cc:737:execute$2840
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2841
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2839
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_2
  wire $auto$rtlil.cc:2976:NotGate$2843
  wire $auto$rtlil.cc:2976:NotGate$2845
  wire $auto$rtlil.cc:2979:OrGate$2847
  attribute \capacitance "0.0044310000"
  wire input 1 \A
  attribute \capacitance "0.0044180000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2846
    connect \A $auto$rtlil.cc:2976:NotGate$2843
    connect \B $auto$rtlil.cc:2976:NotGate$2845
    connect \Y $auto$rtlil.cc:2979:OrGate$2847
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2842
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2843
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2844
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2845
  end
  cell $specify2 $auto$liberty.cc:737:execute$2848
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2849
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2847
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_4
  wire $auto$rtlil.cc:2976:NotGate$2851
  wire $auto$rtlil.cc:2976:NotGate$2853
  wire $auto$rtlil.cc:2979:OrGate$2855
  attribute \capacitance "0.0085370000"
  wire input 1 \A
  attribute \capacitance "0.0088300000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2854
    connect \A $auto$rtlil.cc:2976:NotGate$2851
    connect \B $auto$rtlil.cc:2976:NotGate$2853
    connect \Y $auto$rtlil.cc:2979:OrGate$2855
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2850
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2852
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2853
  end
  cell $specify2 $auto$liberty.cc:737:execute$2856
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2857
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2855
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_8
  wire $auto$rtlil.cc:2976:NotGate$2859
  wire $auto$rtlil.cc:2976:NotGate$2861
  wire $auto$rtlil.cc:2979:OrGate$2863
  attribute \capacitance "0.0169330000"
  wire input 1 \A
  attribute \capacitance "0.0172050000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2862
    connect \A $auto$rtlil.cc:2976:NotGate$2859
    connect \B $auto$rtlil.cc:2976:NotGate$2861
    connect \Y $auto$rtlil.cc:2979:OrGate$2863
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2858
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2859
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2860
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2861
  end
  cell $specify2 $auto$liberty.cc:737:execute$2864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2863
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_1
  wire $auto$rtlil.cc:2976:NotGate$2867
  wire $auto$rtlil.cc:2979:OrGate$2869
  attribute \capacitance "0.0013950000"
  wire input 3 \A_N
  attribute \capacitance "0.0023990000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2868
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2867
    connect \Y $auto$rtlil.cc:2979:OrGate$2869
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2866
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2867
  end
  cell $specify2 $auto$liberty.cc:737:execute$2870
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2871
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2869
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_2
  wire $auto$rtlil.cc:2976:NotGate$2873
  wire $auto$rtlil.cc:2979:OrGate$2875
  attribute \capacitance "0.0013780000"
  wire input 3 \A_N
  attribute \capacitance "0.0045610000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2874
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2873
    connect \Y $auto$rtlil.cc:2979:OrGate$2875
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2872
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2873
  end
  cell $specify2 $auto$liberty.cc:737:execute$2876
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2877
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2875
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_4
  wire $auto$rtlil.cc:2976:NotGate$2879
  wire $auto$rtlil.cc:2979:OrGate$2881
  attribute \capacitance "0.0023730000"
  wire input 3 \A_N
  attribute \capacitance "0.0088640000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2880
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2879
    connect \Y $auto$rtlil.cc:2979:OrGate$2881
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2878
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2879
  end
  cell $specify2 $auto$liberty.cc:737:execute$2882
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2883
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2881
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_1
  wire $auto$rtlil.cc:2976:NotGate$2885
  wire $auto$rtlil.cc:2976:NotGate$2887
  wire $auto$rtlil.cc:2976:NotGate$2891
  wire $auto$rtlil.cc:2979:OrGate$2889
  wire $auto$rtlil.cc:2979:OrGate$2893
  attribute \capacitance "0.0023010000"
  wire input 1 \A
  attribute \capacitance "0.0023950000"
  wire input 2 \B
  attribute \capacitance "0.0023550000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2888
    connect \A $auto$rtlil.cc:2976:NotGate$2885
    connect \B $auto$rtlil.cc:2976:NotGate$2887
    connect \Y $auto$rtlil.cc:2979:OrGate$2889
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2892
    connect \A $auto$rtlil.cc:2979:OrGate$2889
    connect \B $auto$rtlil.cc:2976:NotGate$2891
    connect \Y $auto$rtlil.cc:2979:OrGate$2893
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2884
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2885
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2886
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2887
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2890
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2891
  end
  cell $specify2 $auto$liberty.cc:737:execute$2894
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2895
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2896
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2893
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_2
  wire $auto$rtlil.cc:2976:NotGate$2898
  wire $auto$rtlil.cc:2976:NotGate$2900
  wire $auto$rtlil.cc:2976:NotGate$2904
  wire $auto$rtlil.cc:2979:OrGate$2902
  wire $auto$rtlil.cc:2979:OrGate$2906
  attribute \capacitance "0.0043400000"
  wire input 1 \A
  attribute \capacitance "0.0044680000"
  wire input 2 \B
  attribute \capacitance "0.0045040000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2901
    connect \A $auto$rtlil.cc:2976:NotGate$2898
    connect \B $auto$rtlil.cc:2976:NotGate$2900
    connect \Y $auto$rtlil.cc:2979:OrGate$2902
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2905
    connect \A $auto$rtlil.cc:2979:OrGate$2902
    connect \B $auto$rtlil.cc:2976:NotGate$2904
    connect \Y $auto$rtlil.cc:2979:OrGate$2906
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2897
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2898
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2899
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2900
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2903
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2904
  end
  cell $specify2 $auto$liberty.cc:737:execute$2907
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2908
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2909
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2906
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_4
  wire $auto$rtlil.cc:2976:NotGate$2911
  wire $auto$rtlil.cc:2976:NotGate$2913
  wire $auto$rtlil.cc:2976:NotGate$2917
  wire $auto$rtlil.cc:2979:OrGate$2915
  wire $auto$rtlil.cc:2979:OrGate$2919
  attribute \capacitance "0.0086630000"
  wire input 1 \A
  attribute \capacitance "0.0085870000"
  wire input 2 \B
  attribute \capacitance "0.0087760000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2914
    connect \A $auto$rtlil.cc:2976:NotGate$2911
    connect \B $auto$rtlil.cc:2976:NotGate$2913
    connect \Y $auto$rtlil.cc:2979:OrGate$2915
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2918
    connect \A $auto$rtlil.cc:2979:OrGate$2915
    connect \B $auto$rtlil.cc:2976:NotGate$2917
    connect \Y $auto$rtlil.cc:2979:OrGate$2919
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2910
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2912
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2913
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2916
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2917
  end
  cell $specify2 $auto$liberty.cc:737:execute$2920
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2921
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2922
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2919
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_1
  wire $auto$rtlil.cc:2976:NotGate$2924
  wire $auto$rtlil.cc:2976:NotGate$2928
  wire $auto$rtlil.cc:2979:OrGate$2926
  wire $auto$rtlil.cc:2979:OrGate$2930
  attribute \capacitance "0.0013770000"
  wire input 4 \A_N
  attribute \capacitance "0.0023250000"
  wire input 1 \B
  attribute \capacitance "0.0023300000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2925
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2924
    connect \Y $auto$rtlil.cc:2979:OrGate$2926
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2929
    connect \A $auto$rtlil.cc:2979:OrGate$2926
    connect \B $auto$rtlil.cc:2976:NotGate$2928
    connect \Y $auto$rtlil.cc:2979:OrGate$2930
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2923
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2924
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2927
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2928
  end
  cell $specify2 $auto$liberty.cc:737:execute$2931
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2932
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2933
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2930
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_2
  wire $auto$rtlil.cc:2976:NotGate$2935
  wire $auto$rtlil.cc:2976:NotGate$2939
  wire $auto$rtlil.cc:2979:OrGate$2937
  wire $auto$rtlil.cc:2979:OrGate$2941
  attribute \capacitance "0.0014470000"
  wire input 4 \A_N
  attribute \capacitance "0.0045160000"
  wire input 1 \B
  attribute \capacitance "0.0044480000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2936
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2935
    connect \Y $auto$rtlil.cc:2979:OrGate$2937
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2940
    connect \A $auto$rtlil.cc:2979:OrGate$2937
    connect \B $auto$rtlil.cc:2976:NotGate$2939
    connect \Y $auto$rtlil.cc:2979:OrGate$2941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2934
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2935
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2938
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2939
  end
  cell $specify2 $auto$liberty.cc:737:execute$2942
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2943
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2944
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2941
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_4
  wire $auto$rtlil.cc:2976:NotGate$2946
  wire $auto$rtlil.cc:2976:NotGate$2950
  wire $auto$rtlil.cc:2979:OrGate$2948
  wire $auto$rtlil.cc:2979:OrGate$2952
  attribute \capacitance "0.0023570000"
  wire input 4 \A_N
  attribute \capacitance "0.0084720000"
  wire input 1 \B
  attribute \capacitance "0.0088630000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2947
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2946
    connect \Y $auto$rtlil.cc:2979:OrGate$2948
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2951
    connect \A $auto$rtlil.cc:2979:OrGate$2948
    connect \B $auto$rtlil.cc:2976:NotGate$2950
    connect \Y $auto$rtlil.cc:2979:OrGate$2952
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2945
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2946
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2949
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2950
  end
  cell $specify2 $auto$liberty.cc:737:execute$2953
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2954
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2955
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2952
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_1
  wire $auto$rtlil.cc:2976:NotGate$2957
  wire $auto$rtlil.cc:2976:NotGate$2959
  wire $auto$rtlil.cc:2976:NotGate$2963
  wire $auto$rtlil.cc:2976:NotGate$2967
  wire $auto$rtlil.cc:2979:OrGate$2961
  wire $auto$rtlil.cc:2979:OrGate$2965
  wire $auto$rtlil.cc:2979:OrGate$2969
  attribute \capacitance "0.0023120000"
  wire input 1 \A
  attribute \capacitance "0.0023910000"
  wire input 2 \B
  attribute \capacitance "0.0023490000"
  wire input 3 \C
  attribute \capacitance "0.0022960000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2960
    connect \A $auto$rtlil.cc:2976:NotGate$2957
    connect \B $auto$rtlil.cc:2976:NotGate$2959
    connect \Y $auto$rtlil.cc:2979:OrGate$2961
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2964
    connect \A $auto$rtlil.cc:2979:OrGate$2961
    connect \B $auto$rtlil.cc:2976:NotGate$2963
    connect \Y $auto$rtlil.cc:2979:OrGate$2965
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2968
    connect \A $auto$rtlil.cc:2979:OrGate$2965
    connect \B $auto$rtlil.cc:2976:NotGate$2967
    connect \Y $auto$rtlil.cc:2979:OrGate$2969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2956
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2957
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2958
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2959
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2962
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2963
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2966
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$2967
  end
  cell $specify2 $auto$liberty.cc:737:execute$2970
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$2971
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2972
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2973
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2969
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_2
  wire $auto$rtlil.cc:2976:NotGate$2975
  wire $auto$rtlil.cc:2976:NotGate$2977
  wire $auto$rtlil.cc:2976:NotGate$2981
  wire $auto$rtlil.cc:2976:NotGate$2985
  wire $auto$rtlil.cc:2979:OrGate$2979
  wire $auto$rtlil.cc:2979:OrGate$2983
  wire $auto$rtlil.cc:2979:OrGate$2987
  attribute \capacitance "0.0042940000"
  wire input 1 \A
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0043170000"
  wire input 3 \C
  attribute \capacitance "0.0044380000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2978
    connect \A $auto$rtlil.cc:2976:NotGate$2975
    connect \B $auto$rtlil.cc:2976:NotGate$2977
    connect \Y $auto$rtlil.cc:2979:OrGate$2979
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2982
    connect \A $auto$rtlil.cc:2979:OrGate$2979
    connect \B $auto$rtlil.cc:2976:NotGate$2981
    connect \Y $auto$rtlil.cc:2979:OrGate$2983
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2986
    connect \A $auto$rtlil.cc:2979:OrGate$2983
    connect \B $auto$rtlil.cc:2976:NotGate$2985
    connect \Y $auto$rtlil.cc:2979:OrGate$2987
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2974
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2975
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2976
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2977
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2980
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2981
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2984
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$2985
  end
  cell $specify2 $auto$liberty.cc:737:execute$2988
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$2989
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2990
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2991
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2987
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_4
  wire $auto$rtlil.cc:2976:NotGate$2993
  wire $auto$rtlil.cc:2976:NotGate$2995
  wire $auto$rtlil.cc:2976:NotGate$2999
  wire $auto$rtlil.cc:2976:NotGate$3003
  wire $auto$rtlil.cc:2979:OrGate$2997
  wire $auto$rtlil.cc:2979:OrGate$3001
  wire $auto$rtlil.cc:2979:OrGate$3005
  attribute \capacitance "0.0084590000"
  wire input 1 \A
  attribute \capacitance "0.0084720000"
  wire input 2 \B
  attribute \capacitance "0.0085330000"
  wire input 3 \C
  attribute \capacitance "0.0087390000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2996
    connect \A $auto$rtlil.cc:2976:NotGate$2993
    connect \B $auto$rtlil.cc:2976:NotGate$2995
    connect \Y $auto$rtlil.cc:2979:OrGate$2997
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3000
    connect \A $auto$rtlil.cc:2979:OrGate$2997
    connect \B $auto$rtlil.cc:2976:NotGate$2999
    connect \Y $auto$rtlil.cc:2979:OrGate$3001
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3004
    connect \A $auto$rtlil.cc:2979:OrGate$3001
    connect \B $auto$rtlil.cc:2976:NotGate$3003
    connect \Y $auto$rtlil.cc:2979:OrGate$3005
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2992
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2993
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2994
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2995
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2998
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2999
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3002
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3003
  end
  cell $specify2 $auto$liberty.cc:737:execute$3006
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3008
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3009
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3005
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_1
  wire $auto$rtlil.cc:2976:NotGate$3011
  wire $auto$rtlil.cc:2976:NotGate$3015
  wire $auto$rtlil.cc:2976:NotGate$3019
  wire $auto$rtlil.cc:2979:OrGate$3013
  wire $auto$rtlil.cc:2979:OrGate$3017
  wire $auto$rtlil.cc:2979:OrGate$3021
  attribute \capacitance "0.0013760000"
  wire input 5 \A_N
  attribute \capacitance "0.0023110000"
  wire input 1 \B
  attribute \capacitance "0.0023280000"
  wire input 2 \C
  attribute \capacitance "0.0023190000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3012
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3011
    connect \Y $auto$rtlil.cc:2979:OrGate$3013
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3016
    connect \A $auto$rtlil.cc:2979:OrGate$3013
    connect \B $auto$rtlil.cc:2976:NotGate$3015
    connect \Y $auto$rtlil.cc:2979:OrGate$3017
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3020
    connect \A $auto$rtlil.cc:2979:OrGate$3017
    connect \B $auto$rtlil.cc:2976:NotGate$3019
    connect \Y $auto$rtlil.cc:2979:OrGate$3021
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3010
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3011
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3014
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3015
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3018
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3019
  end
  cell $specify2 $auto$liberty.cc:737:execute$3022
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3023
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3024
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3025
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3021
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_2
  wire $auto$rtlil.cc:2976:NotGate$3027
  wire $auto$rtlil.cc:2976:NotGate$3031
  wire $auto$rtlil.cc:2976:NotGate$3035
  wire $auto$rtlil.cc:2979:OrGate$3029
  wire $auto$rtlil.cc:2979:OrGate$3033
  wire $auto$rtlil.cc:2979:OrGate$3037
  attribute \capacitance "0.0015060000"
  wire input 5 \A_N
  attribute \capacitance "0.0044400000"
  wire input 1 \B
  attribute \capacitance "0.0044460000"
  wire input 2 \C
  attribute \capacitance "0.0044730000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3028
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3027
    connect \Y $auto$rtlil.cc:2979:OrGate$3029
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3032
    connect \A $auto$rtlil.cc:2979:OrGate$3029
    connect \B $auto$rtlil.cc:2976:NotGate$3031
    connect \Y $auto$rtlil.cc:2979:OrGate$3033
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3036
    connect \A $auto$rtlil.cc:2979:OrGate$3033
    connect \B $auto$rtlil.cc:2976:NotGate$3035
    connect \Y $auto$rtlil.cc:2979:OrGate$3037
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3026
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3027
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3030
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3031
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3034
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3035
  end
  cell $specify2 $auto$liberty.cc:737:execute$3038
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3039
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3040
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3041
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3037
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_4
  wire $auto$rtlil.cc:2976:NotGate$3043
  wire $auto$rtlil.cc:2976:NotGate$3047
  wire $auto$rtlil.cc:2976:NotGate$3051
  wire $auto$rtlil.cc:2979:OrGate$3045
  wire $auto$rtlil.cc:2979:OrGate$3049
  wire $auto$rtlil.cc:2979:OrGate$3053
  attribute \capacitance "0.0023740000"
  wire input 5 \A_N
  attribute \capacitance "0.0085040000"
  wire input 1 \B
  attribute \capacitance "0.0086320000"
  wire input 2 \C
  attribute \capacitance "0.0087340000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3044
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3043
    connect \Y $auto$rtlil.cc:2979:OrGate$3045
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3048
    connect \A $auto$rtlil.cc:2979:OrGate$3045
    connect \B $auto$rtlil.cc:2976:NotGate$3047
    connect \Y $auto$rtlil.cc:2979:OrGate$3049
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3052
    connect \A $auto$rtlil.cc:2979:OrGate$3049
    connect \B $auto$rtlil.cc:2976:NotGate$3051
    connect \Y $auto$rtlil.cc:2979:OrGate$3053
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3042
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3043
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3046
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3047
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3050
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3051
  end
  cell $specify2 $auto$liberty.cc:737:execute$3054
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3055
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3056
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3057
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3053
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3061
  wire $auto$rtlil.cc:2976:NotGate$3065
  wire $auto$rtlil.cc:2979:OrGate$3059
  wire $auto$rtlil.cc:2979:OrGate$3063
  wire $auto$rtlil.cc:2979:OrGate$3067
  attribute \capacitance "0.0015440000"
  wire input 4 \A_N
  attribute \capacitance "0.0014960000"
  wire input 5 \B_N
  attribute \capacitance "0.0022900000"
  wire input 1 \C
  attribute \capacitance "0.0023130000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3058
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3059
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3062
    connect \A $auto$rtlil.cc:2979:OrGate$3059
    connect \B $auto$rtlil.cc:2976:NotGate$3061
    connect \Y $auto$rtlil.cc:2979:OrGate$3063
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3066
    connect \A $auto$rtlil.cc:2979:OrGate$3063
    connect \B $auto$rtlil.cc:2976:NotGate$3065
    connect \Y $auto$rtlil.cc:2979:OrGate$3067
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3060
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3061
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3064
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3065
  end
  cell $specify2 $auto$liberty.cc:737:execute$3068
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3069
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3070
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3071
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3067
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3075
  wire $auto$rtlil.cc:2976:NotGate$3079
  wire $auto$rtlil.cc:2979:OrGate$3073
  wire $auto$rtlil.cc:2979:OrGate$3077
  wire $auto$rtlil.cc:2979:OrGate$3081
  attribute \capacitance "0.0015000000"
  wire input 4 \A_N
  attribute \capacitance "0.0014890000"
  wire input 5 \B_N
  attribute \capacitance "0.0044620000"
  wire input 1 \C
  attribute \capacitance "0.0044700000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3072
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3073
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3076
    connect \A $auto$rtlil.cc:2979:OrGate$3073
    connect \B $auto$rtlil.cc:2976:NotGate$3075
    connect \Y $auto$rtlil.cc:2979:OrGate$3077
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3080
    connect \A $auto$rtlil.cc:2979:OrGate$3077
    connect \B $auto$rtlil.cc:2976:NotGate$3079
    connect \Y $auto$rtlil.cc:2979:OrGate$3081
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3074
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3078
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3079
  end
  cell $specify2 $auto$liberty.cc:737:execute$3082
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3083
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3084
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3085
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3081
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3089
  wire $auto$rtlil.cc:2976:NotGate$3093
  wire $auto$rtlil.cc:2979:OrGate$3087
  wire $auto$rtlil.cc:2979:OrGate$3091
  wire $auto$rtlil.cc:2979:OrGate$3095
  attribute \capacitance "0.0023840000"
  wire input 4 \A_N
  attribute \capacitance "0.0023850000"
  wire input 5 \B_N
  attribute \capacitance "0.0085950000"
  wire input 1 \C
  attribute \capacitance "0.0087430000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3086
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3087
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3090
    connect \A $auto$rtlil.cc:2979:OrGate$3087
    connect \B $auto$rtlil.cc:2976:NotGate$3089
    connect \Y $auto$rtlil.cc:2979:OrGate$3091
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3094
    connect \A $auto$rtlil.cc:2979:OrGate$3091
    connect \B $auto$rtlil.cc:2976:NotGate$3093
    connect \Y $auto$rtlil.cc:2979:OrGate$3095
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3088
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3089
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3092
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3093
  end
  cell $specify2 $auto$liberty.cc:737:execute$3096
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3097
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3098
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3099
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3095
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_1
  wire $auto$rtlil.cc:2976:NotGate$3101
  wire $auto$rtlil.cc:2976:NotGate$3103
  wire $auto$rtlil.cc:2977:AndGate$3105
  attribute \capacitance "0.0023730000"
  wire input 1 \A
  attribute \capacitance "0.0023530000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3104
    connect \A $auto$rtlil.cc:2976:NotGate$3101
    connect \B $auto$rtlil.cc:2976:NotGate$3103
    connect \Y $auto$rtlil.cc:2977:AndGate$3105
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3100
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3101
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3102
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3103
  end
  cell $specify2 $auto$liberty.cc:737:execute$3106
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3107
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3105
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_2
  wire $auto$rtlil.cc:2976:NotGate$3109
  wire $auto$rtlil.cc:2976:NotGate$3111
  wire $auto$rtlil.cc:2977:AndGate$3113
  attribute \capacitance "0.0044010000"
  wire input 1 \A
  attribute \capacitance "0.0044380000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3112
    connect \A $auto$rtlil.cc:2976:NotGate$3109
    connect \B $auto$rtlil.cc:2976:NotGate$3111
    connect \Y $auto$rtlil.cc:2977:AndGate$3113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3108
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3109
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3110
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3111
  end
  cell $specify2 $auto$liberty.cc:737:execute$3114
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3115
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3113
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_4
  wire $auto$rtlil.cc:2976:NotGate$3117
  wire $auto$rtlil.cc:2976:NotGate$3119
  wire $auto$rtlil.cc:2977:AndGate$3121
  attribute \capacitance "0.0087330000"
  wire input 1 \A
  attribute \capacitance "0.0086870000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3120
    connect \A $auto$rtlil.cc:2976:NotGate$3117
    connect \B $auto$rtlil.cc:2976:NotGate$3119
    connect \Y $auto$rtlil.cc:2977:AndGate$3121
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3116
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3118
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3119
  end
  cell $specify2 $auto$liberty.cc:737:execute$3122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3121
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_8
  wire $auto$rtlil.cc:2976:NotGate$3125
  wire $auto$rtlil.cc:2976:NotGate$3127
  wire $auto$rtlil.cc:2977:AndGate$3129
  attribute \capacitance "0.0169770000"
  wire input 1 \A
  attribute \capacitance "0.0168590000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3128
    connect \A $auto$rtlil.cc:2976:NotGate$3125
    connect \B $auto$rtlil.cc:2976:NotGate$3127
    connect \Y $auto$rtlil.cc:2977:AndGate$3129
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3124
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3125
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3126
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3127
  end
  cell $specify2 $auto$liberty.cc:737:execute$3130
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3131
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3129
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_1
  wire $auto$rtlil.cc:2976:NotGate$3133
  wire $auto$rtlil.cc:2977:AndGate$3135
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  attribute \capacitance "0.0014900000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3134
    connect \A $auto$rtlil.cc:2976:NotGate$3133
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3135
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3132
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3133
  end
  cell $specify2 $auto$liberty.cc:737:execute$3136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3135
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_2
  wire $auto$rtlil.cc:2976:NotGate$3139
  wire $auto$rtlil.cc:2977:AndGate$3141
  attribute \capacitance "0.0043250000"
  wire input 1 \A
  attribute \capacitance "0.0014500000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3140
    connect \A $auto$rtlil.cc:2976:NotGate$3139
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3138
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3139
  end
  cell $specify2 $auto$liberty.cc:737:execute$3142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3141
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_4
  wire $auto$rtlil.cc:2976:NotGate$3145
  wire $auto$rtlil.cc:2977:AndGate$3147
  attribute \capacitance "0.0086810000"
  wire input 1 \A
  attribute \capacitance "0.0023750000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3146
    connect \A $auto$rtlil.cc:2976:NotGate$3145
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3147
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3144
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3145
  end
  cell $specify2 $auto$liberty.cc:737:execute$3148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3149
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3147
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_1
  wire $auto$rtlil.cc:2976:NotGate$3151
  wire $auto$rtlil.cc:2976:NotGate$3153
  wire $auto$rtlil.cc:2976:NotGate$3157
  wire $auto$rtlil.cc:2977:AndGate$3155
  wire $auto$rtlil.cc:2977:AndGate$3159
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  attribute \capacitance "0.0023800000"
  wire input 2 \B
  attribute \capacitance "0.0023250000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3154
    connect \A $auto$rtlil.cc:2976:NotGate$3151
    connect \B $auto$rtlil.cc:2976:NotGate$3153
    connect \Y $auto$rtlil.cc:2977:AndGate$3155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3158
    connect \A $auto$rtlil.cc:2977:AndGate$3155
    connect \B $auto$rtlil.cc:2976:NotGate$3157
    connect \Y $auto$rtlil.cc:2977:AndGate$3159
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3150
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3151
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3152
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3153
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3156
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3157
  end
  cell $specify2 $auto$liberty.cc:737:execute$3160
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3161
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3159
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_2
  wire $auto$rtlil.cc:2976:NotGate$3164
  wire $auto$rtlil.cc:2976:NotGate$3166
  wire $auto$rtlil.cc:2976:NotGate$3170
  wire $auto$rtlil.cc:2977:AndGate$3168
  wire $auto$rtlil.cc:2977:AndGate$3172
  attribute \capacitance "0.0043840000"
  wire input 1 \A
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0043460000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3167
    connect \A $auto$rtlil.cc:2976:NotGate$3164
    connect \B $auto$rtlil.cc:2976:NotGate$3166
    connect \Y $auto$rtlil.cc:2977:AndGate$3168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3171
    connect \A $auto$rtlil.cc:2977:AndGate$3168
    connect \B $auto$rtlil.cc:2976:NotGate$3170
    connect \Y $auto$rtlil.cc:2977:AndGate$3172
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3163
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3164
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3165
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3166
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3169
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3170
  end
  cell $specify2 $auto$liberty.cc:737:execute$3173
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3172
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_4
  wire $auto$rtlil.cc:2976:NotGate$3177
  wire $auto$rtlil.cc:2976:NotGate$3179
  wire $auto$rtlil.cc:2976:NotGate$3183
  wire $auto$rtlil.cc:2977:AndGate$3181
  wire $auto$rtlil.cc:2977:AndGate$3185
  attribute \capacitance "0.0086740000"
  wire input 1 \A
  attribute \capacitance "0.0090040000"
  wire input 2 \B
  attribute \capacitance "0.0083840000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3180
    connect \A $auto$rtlil.cc:2976:NotGate$3177
    connect \B $auto$rtlil.cc:2976:NotGate$3179
    connect \Y $auto$rtlil.cc:2977:AndGate$3181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3184
    connect \A $auto$rtlil.cc:2977:AndGate$3181
    connect \B $auto$rtlil.cc:2976:NotGate$3183
    connect \Y $auto$rtlil.cc:2977:AndGate$3185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3176
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3177
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3178
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3179
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3182
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3183
  end
  cell $specify2 $auto$liberty.cc:737:execute$3186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3188
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3185
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_1
  wire $auto$rtlil.cc:2976:NotGate$3190
  wire $auto$rtlil.cc:2976:NotGate$3192
  wire $auto$rtlil.cc:2977:AndGate$3194
  wire $auto$rtlil.cc:2977:AndGate$3196
  attribute \capacitance "0.0023970000"
  wire input 1 \A
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0014530000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3193
    connect \A $auto$rtlil.cc:2976:NotGate$3190
    connect \B $auto$rtlil.cc:2976:NotGate$3192
    connect \Y $auto$rtlil.cc:2977:AndGate$3194
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3195
    connect \A $auto$rtlil.cc:2977:AndGate$3194
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3196
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3189
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3190
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3191
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3192
  end
  cell $specify2 $auto$liberty.cc:737:execute$3197
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3199
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3196
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_2
  wire $auto$rtlil.cc:2976:NotGate$3201
  wire $auto$rtlil.cc:2976:NotGate$3203
  wire $auto$rtlil.cc:2977:AndGate$3205
  wire $auto$rtlil.cc:2977:AndGate$3207
  attribute \capacitance "0.0043910000"
  wire input 1 \A
  attribute \capacitance "0.0044790000"
  wire input 2 \B
  attribute \capacitance "0.0012770000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3204
    connect \A $auto$rtlil.cc:2976:NotGate$3201
    connect \B $auto$rtlil.cc:2976:NotGate$3203
    connect \Y $auto$rtlil.cc:2977:AndGate$3205
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3206
    connect \A $auto$rtlil.cc:2977:AndGate$3205
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3207
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3200
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3201
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3202
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3203
  end
  cell $specify2 $auto$liberty.cc:737:execute$3208
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3209
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3210
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3207
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_4
  wire $auto$rtlil.cc:2976:NotGate$3212
  wire $auto$rtlil.cc:2976:NotGate$3214
  wire $auto$rtlil.cc:2977:AndGate$3216
  wire $auto$rtlil.cc:2977:AndGate$3218
  attribute \capacitance "0.0087190000"
  wire input 1 \A
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0023650000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3215
    connect \A $auto$rtlil.cc:2976:NotGate$3212
    connect \B $auto$rtlil.cc:2976:NotGate$3214
    connect \Y $auto$rtlil.cc:2977:AndGate$3216
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3217
    connect \A $auto$rtlil.cc:2977:AndGate$3216
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3218
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3211
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3212
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3213
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3214
  end
  cell $specify2 $auto$liberty.cc:737:execute$3219
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3220
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3221
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3218
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_1
  wire $auto$rtlil.cc:2976:NotGate$3223
  wire $auto$rtlil.cc:2976:NotGate$3225
  wire $auto$rtlil.cc:2976:NotGate$3229
  wire $auto$rtlil.cc:2976:NotGate$3233
  wire $auto$rtlil.cc:2977:AndGate$3227
  wire $auto$rtlil.cc:2977:AndGate$3231
  wire $auto$rtlil.cc:2977:AndGate$3235
  attribute \capacitance "0.0023370000"
  wire input 1 \A
  attribute \capacitance "0.0023450000"
  wire input 2 \B
  attribute \capacitance "0.0024120000"
  wire input 3 \C
  attribute \capacitance "0.0023470000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3226
    connect \A $auto$rtlil.cc:2976:NotGate$3223
    connect \B $auto$rtlil.cc:2976:NotGate$3225
    connect \Y $auto$rtlil.cc:2977:AndGate$3227
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3230
    connect \A $auto$rtlil.cc:2977:AndGate$3227
    connect \B $auto$rtlil.cc:2976:NotGate$3229
    connect \Y $auto$rtlil.cc:2977:AndGate$3231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3234
    connect \A $auto$rtlil.cc:2977:AndGate$3231
    connect \B $auto$rtlil.cc:2976:NotGate$3233
    connect \Y $auto$rtlil.cc:2977:AndGate$3235
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3222
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3223
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3224
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3228
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3229
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3232
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3233
  end
  cell $specify2 $auto$liberty.cc:737:execute$3236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3237
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3238
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3239
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3235
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_2
  wire $auto$rtlil.cc:2976:NotGate$3241
  wire $auto$rtlil.cc:2976:NotGate$3243
  wire $auto$rtlil.cc:2976:NotGate$3247
  wire $auto$rtlil.cc:2976:NotGate$3251
  wire $auto$rtlil.cc:2977:AndGate$3245
  wire $auto$rtlil.cc:2977:AndGate$3249
  wire $auto$rtlil.cc:2977:AndGate$3253
  attribute \capacitance "0.0043590000"
  wire input 1 \A
  attribute \capacitance "0.0043070000"
  wire input 2 \B
  attribute \capacitance "0.0043000000"
  wire input 3 \C
  attribute \capacitance "0.0042970000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3244
    connect \A $auto$rtlil.cc:2976:NotGate$3241
    connect \B $auto$rtlil.cc:2976:NotGate$3243
    connect \Y $auto$rtlil.cc:2977:AndGate$3245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3248
    connect \A $auto$rtlil.cc:2977:AndGate$3245
    connect \B $auto$rtlil.cc:2976:NotGate$3247
    connect \Y $auto$rtlil.cc:2977:AndGate$3249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3252
    connect \A $auto$rtlil.cc:2977:AndGate$3249
    connect \B $auto$rtlil.cc:2976:NotGate$3251
    connect \Y $auto$rtlil.cc:2977:AndGate$3253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3240
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3241
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3242
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3246
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3250
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3251
  end
  cell $specify2 $auto$liberty.cc:737:execute$3254
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3256
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3257
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3253
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_4
  wire $auto$rtlil.cc:2976:NotGate$3259
  wire $auto$rtlil.cc:2976:NotGate$3261
  wire $auto$rtlil.cc:2976:NotGate$3265
  wire $auto$rtlil.cc:2976:NotGate$3269
  wire $auto$rtlil.cc:2977:AndGate$3263
  wire $auto$rtlil.cc:2977:AndGate$3267
  wire $auto$rtlil.cc:2977:AndGate$3271
  attribute \capacitance "0.0086290000"
  wire input 1 \A
  attribute \capacitance "0.0085660000"
  wire input 2 \B
  attribute \capacitance "0.0083640000"
  wire input 3 \C
  attribute \capacitance "0.0085430000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3262
    connect \A $auto$rtlil.cc:2976:NotGate$3259
    connect \B $auto$rtlil.cc:2976:NotGate$3261
    connect \Y $auto$rtlil.cc:2977:AndGate$3263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3266
    connect \A $auto$rtlil.cc:2977:AndGate$3263
    connect \B $auto$rtlil.cc:2976:NotGate$3265
    connect \Y $auto$rtlil.cc:2977:AndGate$3267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3270
    connect \A $auto$rtlil.cc:2977:AndGate$3267
    connect \B $auto$rtlil.cc:2976:NotGate$3269
    connect \Y $auto$rtlil.cc:2977:AndGate$3271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3258
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3259
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3260
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3261
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3264
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3268
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3269
  end
  cell $specify2 $auto$liberty.cc:737:execute$3272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3271
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_1
  wire $auto$rtlil.cc:2976:NotGate$3277
  wire $auto$rtlil.cc:2976:NotGate$3279
  wire $auto$rtlil.cc:2976:NotGate$3283
  wire $auto$rtlil.cc:2977:AndGate$3281
  wire $auto$rtlil.cc:2977:AndGate$3285
  wire $auto$rtlil.cc:2977:AndGate$3287
  attribute \capacitance "0.0023910000"
  wire input 1 \A
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0023450000"
  wire input 3 \C
  attribute \capacitance "0.0014580000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3280
    connect \A $auto$rtlil.cc:2976:NotGate$3277
    connect \B $auto$rtlil.cc:2976:NotGate$3279
    connect \Y $auto$rtlil.cc:2977:AndGate$3281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3284
    connect \A $auto$rtlil.cc:2977:AndGate$3281
    connect \B $auto$rtlil.cc:2976:NotGate$3283
    connect \Y $auto$rtlil.cc:2977:AndGate$3285
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3286
    connect \A $auto$rtlil.cc:2977:AndGate$3285
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3276
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3277
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3278
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3279
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3282
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3283
  end
  cell $specify2 $auto$liberty.cc:737:execute$3288
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3289
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3290
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3291
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3287
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_2
  wire $auto$rtlil.cc:2976:NotGate$3293
  wire $auto$rtlil.cc:2976:NotGate$3295
  wire $auto$rtlil.cc:2976:NotGate$3299
  wire $auto$rtlil.cc:2977:AndGate$3297
  wire $auto$rtlil.cc:2977:AndGate$3301
  wire $auto$rtlil.cc:2977:AndGate$3303
  attribute \capacitance "0.0044560000"
  wire input 1 \A
  attribute \capacitance "0.0044220000"
  wire input 2 \B
  attribute \capacitance "0.0043030000"
  wire input 3 \C
  attribute \capacitance "0.0014290000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3296
    connect \A $auto$rtlil.cc:2976:NotGate$3293
    connect \B $auto$rtlil.cc:2976:NotGate$3295
    connect \Y $auto$rtlil.cc:2977:AndGate$3297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3300
    connect \A $auto$rtlil.cc:2977:AndGate$3297
    connect \B $auto$rtlil.cc:2976:NotGate$3299
    connect \Y $auto$rtlil.cc:2977:AndGate$3301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3302
    connect \A $auto$rtlil.cc:2977:AndGate$3301
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3303
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3292
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3294
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3295
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3298
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3299
  end
  cell $specify2 $auto$liberty.cc:737:execute$3304
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3305
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3306
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3307
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3303
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_4
  wire $auto$rtlil.cc:2976:NotGate$3309
  wire $auto$rtlil.cc:2976:NotGate$3311
  wire $auto$rtlil.cc:2976:NotGate$3315
  wire $auto$rtlil.cc:2977:AndGate$3313
  wire $auto$rtlil.cc:2977:AndGate$3317
  wire $auto$rtlil.cc:2977:AndGate$3319
  attribute \capacitance "0.0085850000"
  wire input 1 \A
  attribute \capacitance "0.0084790000"
  wire input 2 \B
  attribute \capacitance "0.0083790000"
  wire input 3 \C
  attribute \capacitance "0.0024210000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3312
    connect \A $auto$rtlil.cc:2976:NotGate$3309
    connect \B $auto$rtlil.cc:2976:NotGate$3311
    connect \Y $auto$rtlil.cc:2977:AndGate$3313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3316
    connect \A $auto$rtlil.cc:2977:AndGate$3313
    connect \B $auto$rtlil.cc:2976:NotGate$3315
    connect \Y $auto$rtlil.cc:2977:AndGate$3317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3318
    connect \A $auto$rtlil.cc:2977:AndGate$3317
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3319
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3308
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3309
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3310
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3314
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3315
  end
  cell $specify2 $auto$liberty.cc:737:execute$3320
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3319
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3325
  wire $auto$rtlil.cc:2976:NotGate$3327
  wire $auto$rtlil.cc:2977:AndGate$3329
  wire $auto$rtlil.cc:2977:AndGate$3331
  wire $auto$rtlil.cc:2977:AndGate$3333
  attribute \capacitance "0.0023290000"
  wire input 1 \A
  attribute \capacitance "0.0023560000"
  wire input 2 \B
  attribute \capacitance "0.0015020000"
  wire input 4 \C_N
  attribute \capacitance "0.0013900000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3328
    connect \A $auto$rtlil.cc:2976:NotGate$3325
    connect \B $auto$rtlil.cc:2976:NotGate$3327
    connect \Y $auto$rtlil.cc:2977:AndGate$3329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3330
    connect \A $auto$rtlil.cc:2977:AndGate$3329
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3332
    connect \A $auto$rtlil.cc:2977:AndGate$3331
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3333
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3324
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3325
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3326
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3327
  end
  cell $specify2 $auto$liberty.cc:737:execute$3334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3335
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3336
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3337
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3333
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3339
  wire $auto$rtlil.cc:2976:NotGate$3341
  wire $auto$rtlil.cc:2977:AndGate$3343
  wire $auto$rtlil.cc:2977:AndGate$3345
  wire $auto$rtlil.cc:2977:AndGate$3347
  attribute \capacitance "0.0043720000"
  wire input 1 \A
  attribute \capacitance "0.0043280000"
  wire input 2 \B
  attribute \capacitance "0.0013610000"
  wire input 4 \C_N
  attribute \capacitance "0.0014870000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3342
    connect \A $auto$rtlil.cc:2976:NotGate$3339
    connect \B $auto$rtlil.cc:2976:NotGate$3341
    connect \Y $auto$rtlil.cc:2977:AndGate$3343
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3344
    connect \A $auto$rtlil.cc:2977:AndGate$3343
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3346
    connect \A $auto$rtlil.cc:2977:AndGate$3345
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3347
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3338
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3340
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3341
  end
  cell $specify2 $auto$liberty.cc:737:execute$3348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3347
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3353
  wire $auto$rtlil.cc:2976:NotGate$3355
  wire $auto$rtlil.cc:2977:AndGate$3357
  wire $auto$rtlil.cc:2977:AndGate$3359
  wire $auto$rtlil.cc:2977:AndGate$3361
  attribute \capacitance "0.0086380000"
  wire input 1 \A
  attribute \capacitance "0.0085340000"
  wire input 2 \B
  attribute \capacitance "0.0023790000"
  wire input 4 \C_N
  attribute \capacitance "0.0023990000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3356
    connect \A $auto$rtlil.cc:2976:NotGate$3353
    connect \B $auto$rtlil.cc:2976:NotGate$3355
    connect \Y $auto$rtlil.cc:2977:AndGate$3357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3358
    connect \A $auto$rtlil.cc:2977:AndGate$3357
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3360
    connect \A $auto$rtlil.cc:2977:AndGate$3359
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3361
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3352
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3353
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3354
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3355
  end
  cell $specify2 $auto$liberty.cc:737:execute$3362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3363
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3361
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_1
  wire $auto$rtlil.cc:2977:AndGate$3367
  wire $auto$rtlil.cc:2977:AndGate$3369
  wire $auto$rtlil.cc:2977:AndGate$3371
  wire $auto$rtlil.cc:2977:AndGate$3373
  wire $auto$rtlil.cc:2977:AndGate$3375
  wire $auto$rtlil.cc:2977:AndGate$3377
  wire $auto$rtlil.cc:2979:OrGate$3379
  attribute \capacitance "0.0023640000"
  wire input 2 \A1
  attribute \capacitance "0.0023410000"
  wire input 3 \A2
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023800000"
  wire input 5 \C1
  attribute \capacitance "0.0023640000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3366
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3367
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3368
    connect \A $auto$rtlil.cc:2977:AndGate$3367
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3370
    connect \A $auto$rtlil.cc:2977:AndGate$3369
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3372
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3373
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3374
    connect \A $auto$rtlil.cc:2977:AndGate$3373
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3376
    connect \A $auto$rtlil.cc:2977:AndGate$3375
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3377
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3378
    connect \A $auto$rtlil.cc:2977:AndGate$3371
    connect \B $auto$rtlil.cc:2977:AndGate$3377
    connect \Y $auto$rtlil.cc:2979:OrGate$3379
  end
  cell $specify2 $auto$liberty.cc:737:execute$3380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3382
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3383
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3384
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3379
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_2
  wire $auto$rtlil.cc:2977:AndGate$3386
  wire $auto$rtlil.cc:2977:AndGate$3388
  wire $auto$rtlil.cc:2977:AndGate$3390
  wire $auto$rtlil.cc:2977:AndGate$3392
  wire $auto$rtlil.cc:2977:AndGate$3394
  wire $auto$rtlil.cc:2977:AndGate$3396
  wire $auto$rtlil.cc:2979:OrGate$3398
  attribute \capacitance "0.0024700000"
  wire input 2 \A1
  attribute \capacitance "0.0023830000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 4 \B1
  attribute \capacitance "0.0024500000"
  wire input 5 \C1
  attribute \capacitance "0.0023650000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3385
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3386
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3387
    connect \A $auto$rtlil.cc:2977:AndGate$3386
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3389
    connect \A $auto$rtlil.cc:2977:AndGate$3388
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3390
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3391
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3392
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3393
    connect \A $auto$rtlil.cc:2977:AndGate$3392
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3394
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3395
    connect \A $auto$rtlil.cc:2977:AndGate$3394
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3396
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3397
    connect \A $auto$rtlil.cc:2977:AndGate$3390
    connect \B $auto$rtlil.cc:2977:AndGate$3396
    connect \Y $auto$rtlil.cc:2979:OrGate$3398
  end
  cell $specify2 $auto$liberty.cc:737:execute$3399
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3400
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3401
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3402
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3398
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_4
  wire $auto$rtlil.cc:2977:AndGate$3405
  wire $auto$rtlil.cc:2977:AndGate$3407
  wire $auto$rtlil.cc:2977:AndGate$3409
  wire $auto$rtlil.cc:2977:AndGate$3411
  wire $auto$rtlil.cc:2977:AndGate$3413
  wire $auto$rtlil.cc:2977:AndGate$3415
  wire $auto$rtlil.cc:2979:OrGate$3417
  attribute \capacitance "0.0043670000"
  wire input 2 \A1
  attribute \capacitance "0.0046810000"
  wire input 3 \A2
  attribute \capacitance "0.0043640000"
  wire input 4 \B1
  attribute \capacitance "0.0047180000"
  wire input 5 \C1
  attribute \capacitance "0.0043290000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3404
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3406
    connect \A $auto$rtlil.cc:2977:AndGate$3405
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3408
    connect \A $auto$rtlil.cc:2977:AndGate$3407
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3409
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3410
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3412
    connect \A $auto$rtlil.cc:2977:AndGate$3411
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3413
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3414
    connect \A $auto$rtlil.cc:2977:AndGate$3413
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3415
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3416
    connect \A $auto$rtlil.cc:2977:AndGate$3409
    connect \B $auto$rtlil.cc:2977:AndGate$3415
    connect \Y $auto$rtlil.cc:2979:OrGate$3417
  end
  cell $specify2 $auto$liberty.cc:737:execute$3418
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3417
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_1
  wire $auto$rtlil.cc:2976:NotGate$3424
  wire $auto$rtlil.cc:2976:NotGate$3426
  wire $auto$rtlil.cc:2976:NotGate$3430
  wire $auto$rtlil.cc:2976:NotGate$3434
  wire $auto$rtlil.cc:2976:NotGate$3438
  wire $auto$rtlil.cc:2977:AndGate$3428
  wire $auto$rtlil.cc:2979:OrGate$3432
  wire $auto$rtlil.cc:2979:OrGate$3436
  wire $auto$rtlil.cc:2979:OrGate$3440
  attribute \capacitance "0.0023260000"
  wire input 2 \A1
  attribute \capacitance "0.0023850000"
  wire input 3 \A2
  attribute \capacitance "0.0023240000"
  wire input 4 \B1
  attribute \capacitance "0.0024040000"
  wire input 5 \C1
  attribute \capacitance "0.0023090000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3427
    connect \A $auto$rtlil.cc:2976:NotGate$3424
    connect \B $auto$rtlil.cc:2976:NotGate$3426
    connect \Y $auto$rtlil.cc:2977:AndGate$3428
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3431
    connect \A $auto$rtlil.cc:2977:AndGate$3428
    connect \B $auto$rtlil.cc:2976:NotGate$3430
    connect \Y $auto$rtlil.cc:2979:OrGate$3432
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3435
    connect \A $auto$rtlil.cc:2979:OrGate$3432
    connect \B $auto$rtlil.cc:2976:NotGate$3434
    connect \Y $auto$rtlil.cc:2979:OrGate$3436
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3439
    connect \A $auto$rtlil.cc:2979:OrGate$3436
    connect \B $auto$rtlil.cc:2976:NotGate$3438
    connect \Y $auto$rtlil.cc:2979:OrGate$3440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3423
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3424
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3425
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3426
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3429
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3430
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3433
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3434
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3437
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3438
  end
  cell $specify2 $auto$liberty.cc:737:execute$3441
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3442
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3443
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3444
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3445
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3440
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_2
  wire $auto$rtlil.cc:2976:NotGate$3447
  wire $auto$rtlil.cc:2976:NotGate$3449
  wire $auto$rtlil.cc:2976:NotGate$3453
  wire $auto$rtlil.cc:2976:NotGate$3457
  wire $auto$rtlil.cc:2976:NotGate$3461
  wire $auto$rtlil.cc:2977:AndGate$3451
  wire $auto$rtlil.cc:2979:OrGate$3455
  wire $auto$rtlil.cc:2979:OrGate$3459
  wire $auto$rtlil.cc:2979:OrGate$3463
  attribute \capacitance "0.0043420000"
  wire input 2 \A1
  attribute \capacitance "0.0043280000"
  wire input 3 \A2
  attribute \capacitance "0.0044470000"
  wire input 4 \B1
  attribute \capacitance "0.0043070000"
  wire input 5 \C1
  attribute \capacitance "0.0042940000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3450
    connect \A $auto$rtlil.cc:2976:NotGate$3447
    connect \B $auto$rtlil.cc:2976:NotGate$3449
    connect \Y $auto$rtlil.cc:2977:AndGate$3451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3454
    connect \A $auto$rtlil.cc:2977:AndGate$3451
    connect \B $auto$rtlil.cc:2976:NotGate$3453
    connect \Y $auto$rtlil.cc:2979:OrGate$3455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3458
    connect \A $auto$rtlil.cc:2979:OrGate$3455
    connect \B $auto$rtlil.cc:2976:NotGate$3457
    connect \Y $auto$rtlil.cc:2979:OrGate$3459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3462
    connect \A $auto$rtlil.cc:2979:OrGate$3459
    connect \B $auto$rtlil.cc:2976:NotGate$3461
    connect \Y $auto$rtlil.cc:2979:OrGate$3463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3446
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3448
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3449
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3452
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3453
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3456
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3460
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3461
  end
  cell $specify2 $auto$liberty.cc:737:execute$3464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3465
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3463
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_4
  wire $auto$rtlil.cc:2976:NotGate$3470
  wire $auto$rtlil.cc:2976:NotGate$3472
  wire $auto$rtlil.cc:2976:NotGate$3476
  wire $auto$rtlil.cc:2976:NotGate$3480
  wire $auto$rtlil.cc:2976:NotGate$3484
  wire $auto$rtlil.cc:2977:AndGate$3474
  wire $auto$rtlil.cc:2979:OrGate$3478
  wire $auto$rtlil.cc:2979:OrGate$3482
  wire $auto$rtlil.cc:2979:OrGate$3486
  attribute \capacitance "0.0086720000"
  wire input 2 \A1
  attribute \capacitance "0.0084330000"
  wire input 3 \A2
  attribute \capacitance "0.0084830000"
  wire input 4 \B1
  attribute \capacitance "0.0083670000"
  wire input 5 \C1
  attribute \capacitance "0.0083610000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3473
    connect \A $auto$rtlil.cc:2976:NotGate$3470
    connect \B $auto$rtlil.cc:2976:NotGate$3472
    connect \Y $auto$rtlil.cc:2977:AndGate$3474
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3477
    connect \A $auto$rtlil.cc:2977:AndGate$3474
    connect \B $auto$rtlil.cc:2976:NotGate$3476
    connect \Y $auto$rtlil.cc:2979:OrGate$3478
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3481
    connect \A $auto$rtlil.cc:2979:OrGate$3478
    connect \B $auto$rtlil.cc:2976:NotGate$3480
    connect \Y $auto$rtlil.cc:2979:OrGate$3482
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3485
    connect \A $auto$rtlil.cc:2979:OrGate$3482
    connect \B $auto$rtlil.cc:2976:NotGate$3484
    connect \Y $auto$rtlil.cc:2979:OrGate$3486
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3469
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3470
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3471
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3472
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3475
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3476
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3479
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3480
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3483
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3484
  end
  cell $specify2 $auto$liberty.cc:737:execute$3487
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3486
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_1
  wire $auto$rtlil.cc:2977:AndGate$3493
  wire $auto$rtlil.cc:2977:AndGate$3495
  wire $auto$rtlil.cc:2977:AndGate$3497
  wire $auto$rtlil.cc:2977:AndGate$3499
  wire $auto$rtlil.cc:2979:OrGate$3501
  attribute \capacitance "0.0023550000"
  wire input 2 \A1
  attribute \capacitance "0.0023450000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 4 \B1
  attribute \capacitance "0.0023460000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3492
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3494
    connect \A $auto$rtlil.cc:2977:AndGate$3493
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3495
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3496
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3497
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3498
    connect \A $auto$rtlil.cc:2977:AndGate$3497
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3500
    connect \A $auto$rtlil.cc:2977:AndGate$3495
    connect \B $auto$rtlil.cc:2977:AndGate$3499
    connect \Y $auto$rtlil.cc:2979:OrGate$3501
  end
  cell $specify2 $auto$liberty.cc:737:execute$3502
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3503
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3504
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3505
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3501
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_2
  wire $auto$rtlil.cc:2977:AndGate$3507
  wire $auto$rtlil.cc:2977:AndGate$3509
  wire $auto$rtlil.cc:2977:AndGate$3511
  wire $auto$rtlil.cc:2977:AndGate$3513
  wire $auto$rtlil.cc:2979:OrGate$3515
  attribute \capacitance "0.0024100000"
  wire input 2 \A1
  attribute \capacitance "0.0023240000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 4 \B1
  attribute \capacitance "0.0023710000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3506
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3507
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3508
    connect \A $auto$rtlil.cc:2977:AndGate$3507
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3510
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3511
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3512
    connect \A $auto$rtlil.cc:2977:AndGate$3511
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3513
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3514
    connect \A $auto$rtlil.cc:2977:AndGate$3509
    connect \B $auto$rtlil.cc:2977:AndGate$3513
    connect \Y $auto$rtlil.cc:2979:OrGate$3515
  end
  cell $specify2 $auto$liberty.cc:737:execute$3516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3519
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3515
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_4
  wire $auto$rtlil.cc:2977:AndGate$3521
  wire $auto$rtlil.cc:2977:AndGate$3523
  wire $auto$rtlil.cc:2977:AndGate$3525
  wire $auto$rtlil.cc:2977:AndGate$3527
  wire $auto$rtlil.cc:2979:OrGate$3529
  attribute \capacitance "0.0048630000"
  wire input 2 \A1
  attribute \capacitance "0.0044610000"
  wire input 3 \A2
  attribute \capacitance "0.0049490000"
  wire input 4 \B1
  attribute \capacitance "0.0044470000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3520
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3522
    connect \A $auto$rtlil.cc:2977:AndGate$3521
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3523
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3524
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3526
    connect \A $auto$rtlil.cc:2977:AndGate$3525
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3528
    connect \A $auto$rtlil.cc:2977:AndGate$3523
    connect \B $auto$rtlil.cc:2977:AndGate$3527
    connect \Y $auto$rtlil.cc:2979:OrGate$3529
  end
  cell $specify2 $auto$liberty.cc:737:execute$3530
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3533
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3529
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_1
  wire $auto$rtlil.cc:2976:NotGate$3535
  wire $auto$rtlil.cc:2976:NotGate$3537
  wire $auto$rtlil.cc:2976:NotGate$3541
  wire $auto$rtlil.cc:2976:NotGate$3545
  wire $auto$rtlil.cc:2977:AndGate$3539
  wire $auto$rtlil.cc:2979:OrGate$3543
  wire $auto$rtlil.cc:2979:OrGate$3547
  attribute \capacitance "0.0023410000"
  wire input 2 \A1
  attribute \capacitance "0.0023310000"
  wire input 3 \A2
  attribute \capacitance "0.0023400000"
  wire input 4 \B1
  attribute \capacitance "0.0023590000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3538
    connect \A $auto$rtlil.cc:2976:NotGate$3535
    connect \B $auto$rtlil.cc:2976:NotGate$3537
    connect \Y $auto$rtlil.cc:2977:AndGate$3539
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3542
    connect \A $auto$rtlil.cc:2977:AndGate$3539
    connect \B $auto$rtlil.cc:2976:NotGate$3541
    connect \Y $auto$rtlil.cc:2979:OrGate$3543
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3546
    connect \A $auto$rtlil.cc:2979:OrGate$3543
    connect \B $auto$rtlil.cc:2976:NotGate$3545
    connect \Y $auto$rtlil.cc:2979:OrGate$3547
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3534
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3535
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3536
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3537
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3540
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3541
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3544
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3545
  end
  cell $specify2 $auto$liberty.cc:737:execute$3548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3549
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3550
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3547
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_2
  wire $auto$rtlil.cc:2976:NotGate$3553
  wire $auto$rtlil.cc:2976:NotGate$3555
  wire $auto$rtlil.cc:2976:NotGate$3559
  wire $auto$rtlil.cc:2976:NotGate$3563
  wire $auto$rtlil.cc:2977:AndGate$3557
  wire $auto$rtlil.cc:2979:OrGate$3561
  wire $auto$rtlil.cc:2979:OrGate$3565
  attribute \capacitance "0.0043840000"
  wire input 2 \A1
  attribute \capacitance "0.0043690000"
  wire input 3 \A2
  attribute \capacitance "0.0043810000"
  wire input 4 \B1
  attribute \capacitance "0.0043510000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3556
    connect \A $auto$rtlil.cc:2976:NotGate$3553
    connect \B $auto$rtlil.cc:2976:NotGate$3555
    connect \Y $auto$rtlil.cc:2977:AndGate$3557
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3560
    connect \A $auto$rtlil.cc:2977:AndGate$3557
    connect \B $auto$rtlil.cc:2976:NotGate$3559
    connect \Y $auto$rtlil.cc:2979:OrGate$3561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3564
    connect \A $auto$rtlil.cc:2979:OrGate$3561
    connect \B $auto$rtlil.cc:2976:NotGate$3563
    connect \Y $auto$rtlil.cc:2979:OrGate$3565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3552
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3553
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3554
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3555
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3558
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3559
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3562
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3563
  end
  cell $specify2 $auto$liberty.cc:737:execute$3566
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3567
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3568
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3569
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3565
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_4
  wire $auto$rtlil.cc:2976:NotGate$3571
  wire $auto$rtlil.cc:2976:NotGate$3573
  wire $auto$rtlil.cc:2976:NotGate$3577
  wire $auto$rtlil.cc:2976:NotGate$3581
  wire $auto$rtlil.cc:2977:AndGate$3575
  wire $auto$rtlil.cc:2979:OrGate$3579
  wire $auto$rtlil.cc:2979:OrGate$3583
  attribute \capacitance "0.0090560000"
  wire input 2 \A1
  attribute \capacitance "0.0085000000"
  wire input 3 \A2
  attribute \capacitance "0.0090450000"
  wire input 4 \B1
  attribute \capacitance "0.0084390000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3574
    connect \A $auto$rtlil.cc:2976:NotGate$3571
    connect \B $auto$rtlil.cc:2976:NotGate$3573
    connect \Y $auto$rtlil.cc:2977:AndGate$3575
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3578
    connect \A $auto$rtlil.cc:2977:AndGate$3575
    connect \B $auto$rtlil.cc:2976:NotGate$3577
    connect \Y $auto$rtlil.cc:2979:OrGate$3579
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3582
    connect \A $auto$rtlil.cc:2979:OrGate$3579
    connect \B $auto$rtlil.cc:2976:NotGate$3581
    connect \Y $auto$rtlil.cc:2979:OrGate$3583
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3570
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3571
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3572
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3573
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3576
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3577
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3580
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3581
  end
  cell $specify2 $auto$liberty.cc:737:execute$3584
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3585
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3586
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3587
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3583
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_1
  wire $auto$rtlil.cc:2977:AndGate$3589
  wire $auto$rtlil.cc:2977:AndGate$3591
  wire $auto$rtlil.cc:2979:OrGate$3593
  attribute \capacitance "0.0023610000"
  wire input 2 \A1
  attribute \capacitance "0.0024150000"
  wire input 3 \A2
  attribute \capacitance "0.0023690000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3588
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3589
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3590
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3591
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3592
    connect \A $auto$rtlil.cc:2977:AndGate$3589
    connect \B $auto$rtlil.cc:2977:AndGate$3591
    connect \Y $auto$rtlil.cc:2979:OrGate$3593
  end
  cell $specify2 $auto$liberty.cc:737:execute$3594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3595
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3596
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3593
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_2
  wire $auto$rtlil.cc:2977:AndGate$3598
  wire $auto$rtlil.cc:2977:AndGate$3600
  wire $auto$rtlil.cc:2979:OrGate$3602
  attribute \capacitance "0.0023320000"
  wire input 2 \A1
  attribute \capacitance "0.0024040000"
  wire input 3 \A2
  attribute \capacitance "0.0024110000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3597
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3598
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3599
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3600
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3601
    connect \A $auto$rtlil.cc:2977:AndGate$3598
    connect \B $auto$rtlil.cc:2977:AndGate$3600
    connect \Y $auto$rtlil.cc:2979:OrGate$3602
  end
  cell $specify2 $auto$liberty.cc:737:execute$3603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3602
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_4
  wire $auto$rtlil.cc:2977:AndGate$3607
  wire $auto$rtlil.cc:2977:AndGate$3609
  wire $auto$rtlil.cc:2979:OrGate$3611
  attribute \capacitance "0.0048480000"
  wire input 2 \A1
  attribute \capacitance "0.0044330000"
  wire input 3 \A2
  attribute \capacitance "0.0045100000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3606
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3608
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3609
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3610
    connect \A $auto$rtlil.cc:2977:AndGate$3607
    connect \B $auto$rtlil.cc:2977:AndGate$3609
    connect \Y $auto$rtlil.cc:2979:OrGate$3611
  end
  cell $specify2 $auto$liberty.cc:737:execute$3612
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3613
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3614
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3611
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_0
  wire $auto$rtlil.cc:2976:NotGate$3616
  wire $auto$rtlil.cc:2976:NotGate$3618
  wire $auto$rtlil.cc:2976:NotGate$3622
  wire $auto$rtlil.cc:2977:AndGate$3620
  wire $auto$rtlil.cc:2979:OrGate$3624
  attribute \capacitance "0.0017470000"
  wire input 2 \A1
  attribute \capacitance "0.0017060000"
  wire input 3 \A2
  attribute \capacitance "0.0016580000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3619
    connect \A $auto$rtlil.cc:2976:NotGate$3616
    connect \B $auto$rtlil.cc:2976:NotGate$3618
    connect \Y $auto$rtlil.cc:2977:AndGate$3620
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3623
    connect \A $auto$rtlil.cc:2977:AndGate$3620
    connect \B $auto$rtlil.cc:2976:NotGate$3622
    connect \Y $auto$rtlil.cc:2979:OrGate$3624
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3615
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3616
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3617
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3618
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3621
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3622
  end
  cell $specify2 $auto$liberty.cc:737:execute$3625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3624
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_1
  wire $auto$rtlil.cc:2976:NotGate$3629
  wire $auto$rtlil.cc:2976:NotGate$3631
  wire $auto$rtlil.cc:2976:NotGate$3635
  wire $auto$rtlil.cc:2977:AndGate$3633
  wire $auto$rtlil.cc:2979:OrGate$3637
  attribute \capacitance "0.0023350000"
  wire input 2 \A1
  attribute \capacitance "0.0024590000"
  wire input 3 \A2
  attribute \capacitance "0.0019960000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3632
    connect \A $auto$rtlil.cc:2976:NotGate$3629
    connect \B $auto$rtlil.cc:2976:NotGate$3631
    connect \Y $auto$rtlil.cc:2977:AndGate$3633
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3636
    connect \A $auto$rtlil.cc:2977:AndGate$3633
    connect \B $auto$rtlil.cc:2976:NotGate$3635
    connect \Y $auto$rtlil.cc:2979:OrGate$3637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3628
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3630
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3631
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3634
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3635
  end
  cell $specify2 $auto$liberty.cc:737:execute$3638
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3639
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3640
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3637
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_2
  wire $auto$rtlil.cc:2976:NotGate$3642
  wire $auto$rtlil.cc:2976:NotGate$3644
  wire $auto$rtlil.cc:2976:NotGate$3648
  wire $auto$rtlil.cc:2977:AndGate$3646
  wire $auto$rtlil.cc:2979:OrGate$3650
  attribute \capacitance "0.0048320000"
  wire input 2 \A1
  attribute \capacitance "0.0044220000"
  wire input 3 \A2
  attribute \capacitance "0.0043790000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3645
    connect \A $auto$rtlil.cc:2976:NotGate$3642
    connect \B $auto$rtlil.cc:2976:NotGate$3644
    connect \Y $auto$rtlil.cc:2977:AndGate$3646
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3649
    connect \A $auto$rtlil.cc:2977:AndGate$3646
    connect \B $auto$rtlil.cc:2976:NotGate$3648
    connect \Y $auto$rtlil.cc:2979:OrGate$3650
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3641
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3642
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3643
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3644
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3647
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3648
  end
  cell $specify2 $auto$liberty.cc:737:execute$3651
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3652
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3653
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3650
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_4
  wire $auto$rtlil.cc:2976:NotGate$3655
  wire $auto$rtlil.cc:2976:NotGate$3657
  wire $auto$rtlil.cc:2976:NotGate$3661
  wire $auto$rtlil.cc:2977:AndGate$3659
  wire $auto$rtlil.cc:2979:OrGate$3663
  attribute \capacitance "0.0091440000"
  wire input 2 \A1
  attribute \capacitance "0.0084740000"
  wire input 3 \A2
  attribute \capacitance "0.0086920000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3658
    connect \A $auto$rtlil.cc:2976:NotGate$3655
    connect \B $auto$rtlil.cc:2976:NotGate$3657
    connect \Y $auto$rtlil.cc:2977:AndGate$3659
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3662
    connect \A $auto$rtlil.cc:2977:AndGate$3659
    connect \B $auto$rtlil.cc:2976:NotGate$3661
    connect \Y $auto$rtlil.cc:2979:OrGate$3663
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3654
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3655
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3656
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3657
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3660
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3661
  end
  cell $specify2 $auto$liberty.cc:737:execute$3664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3665
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3666
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3663
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_1
  wire $auto$rtlil.cc:2976:NotGate$3668
  wire $auto$rtlil.cc:2976:NotGate$3672
  wire $auto$rtlil.cc:2977:AndGate$3670
  wire $auto$rtlil.cc:2977:AndGate$3674
  wire $auto$rtlil.cc:2979:OrGate$3676
  attribute \capacitance "0.0023960000"
  wire input 2 \A1
  attribute \capacitance "0.0024160000"
  wire input 3 \A2
  attribute \capacitance "0.0013550000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3669
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3668
    connect \Y $auto$rtlil.cc:2977:AndGate$3670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3673
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3672
    connect \Y $auto$rtlil.cc:2977:AndGate$3674
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3675
    connect \A $auto$rtlil.cc:2977:AndGate$3670
    connect \B $auto$rtlil.cc:2977:AndGate$3674
    connect \Y $auto$rtlil.cc:2979:OrGate$3676
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3667
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3668
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3671
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3672
  end
  cell $specify2 $auto$liberty.cc:737:execute$3677
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3678
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3676
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_2
  wire $auto$rtlil.cc:2976:NotGate$3681
  wire $auto$rtlil.cc:2976:NotGate$3685
  wire $auto$rtlil.cc:2977:AndGate$3683
  wire $auto$rtlil.cc:2977:AndGate$3687
  wire $auto$rtlil.cc:2979:OrGate$3689
  attribute \capacitance "0.0023900000"
  wire input 2 \A1
  attribute \capacitance "0.0023780000"
  wire input 3 \A2
  attribute \capacitance "0.0013850000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3682
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3681
    connect \Y $auto$rtlil.cc:2977:AndGate$3683
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3686
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3685
    connect \Y $auto$rtlil.cc:2977:AndGate$3687
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3688
    connect \A $auto$rtlil.cc:2977:AndGate$3683
    connect \B $auto$rtlil.cc:2977:AndGate$3687
    connect \Y $auto$rtlil.cc:2979:OrGate$3689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3680
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3681
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3684
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3685
  end
  cell $specify2 $auto$liberty.cc:737:execute$3690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3689
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_4
  wire $auto$rtlil.cc:2976:NotGate$3694
  wire $auto$rtlil.cc:2976:NotGate$3698
  wire $auto$rtlil.cc:2977:AndGate$3696
  wire $auto$rtlil.cc:2977:AndGate$3700
  wire $auto$rtlil.cc:2979:OrGate$3702
  attribute \capacitance "0.0043960000"
  wire input 2 \A1
  attribute \capacitance "0.0043840000"
  wire input 3 \A2
  attribute \capacitance "0.0023920000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3695
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3694
    connect \Y $auto$rtlil.cc:2977:AndGate$3696
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3699
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3698
    connect \Y $auto$rtlil.cc:2977:AndGate$3700
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3701
    connect \A $auto$rtlil.cc:2977:AndGate$3696
    connect \B $auto$rtlil.cc:2977:AndGate$3700
    connect \Y $auto$rtlil.cc:2979:OrGate$3702
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3693
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3694
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3697
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3698
  end
  cell $specify2 $auto$liberty.cc:737:execute$3703
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3704
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3702
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_1
  wire $auto$rtlil.cc:2976:NotGate$3707
  wire $auto$rtlil.cc:2976:NotGate$3709
  wire $auto$rtlil.cc:2977:AndGate$3711
  wire $auto$rtlil.cc:2979:OrGate$3713
  attribute \capacitance "0.0023460000"
  wire input 2 \A1
  attribute \capacitance "0.0023380000"
  wire input 3 \A2
  attribute \capacitance "0.0016960000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3710
    connect \A $auto$rtlil.cc:2976:NotGate$3707
    connect \B $auto$rtlil.cc:2976:NotGate$3709
    connect \Y $auto$rtlil.cc:2977:AndGate$3711
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3712
    connect \A $auto$rtlil.cc:2977:AndGate$3711
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3706
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3708
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3709
  end
  cell $specify2 $auto$liberty.cc:737:execute$3714
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3715
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3713
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_2
  wire $auto$rtlil.cc:2976:NotGate$3718
  wire $auto$rtlil.cc:2976:NotGate$3720
  wire $auto$rtlil.cc:2977:AndGate$3722
  wire $auto$rtlil.cc:2979:OrGate$3724
  attribute \capacitance "0.0043790000"
  wire input 2 \A1
  attribute \capacitance "0.0044110000"
  wire input 3 \A2
  attribute \capacitance "0.0013440000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3721
    connect \A $auto$rtlil.cc:2976:NotGate$3718
    connect \B $auto$rtlil.cc:2976:NotGate$3720
    connect \Y $auto$rtlil.cc:2977:AndGate$3722
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3723
    connect \A $auto$rtlil.cc:2977:AndGate$3722
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3724
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3717
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3718
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3719
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3720
  end
  cell $specify2 $auto$liberty.cc:737:execute$3725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3724
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_4
  wire $auto$rtlil.cc:2976:NotGate$3729
  wire $auto$rtlil.cc:2976:NotGate$3731
  wire $auto$rtlil.cc:2977:AndGate$3733
  wire $auto$rtlil.cc:2979:OrGate$3735
  attribute \capacitance "0.0088780000"
  wire input 2 \A1
  attribute \capacitance "0.0085010000"
  wire input 3 \A2
  attribute \capacitance "0.0023560000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3732
    connect \A $auto$rtlil.cc:2976:NotGate$3729
    connect \B $auto$rtlil.cc:2976:NotGate$3731
    connect \Y $auto$rtlil.cc:2977:AndGate$3733
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3734
    connect \A $auto$rtlil.cc:2977:AndGate$3733
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3728
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3729
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3730
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3731
  end
  cell $specify2 $auto$liberty.cc:737:execute$3736
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3735
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_1
  wire $auto$rtlil.cc:2977:AndGate$3740
  wire $auto$rtlil.cc:2977:AndGate$3742
  wire $auto$rtlil.cc:2977:AndGate$3744
  wire $auto$rtlil.cc:2977:AndGate$3746
  wire $auto$rtlil.cc:2977:AndGate$3750
  wire $auto$rtlil.cc:2977:AndGate$3752
  wire $auto$rtlil.cc:2977:AndGate$3756
  wire $auto$rtlil.cc:2977:AndGate$3758
  wire $auto$rtlil.cc:2979:OrGate$3748
  wire $auto$rtlil.cc:2979:OrGate$3754
  wire $auto$rtlil.cc:2979:OrGate$3760
  attribute \capacitance "0.0023800000"
  wire input 2 \A1
  attribute \capacitance "0.0024010000"
  wire input 3 \A2
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023550000"
  wire input 6 \B2
  attribute \capacitance "0.0023180000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3739
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3740
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3741
    connect \A $auto$rtlil.cc:2977:AndGate$3740
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3742
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3743
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3745
    connect \A $auto$rtlil.cc:2977:AndGate$3744
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3746
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3749
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3751
    connect \A $auto$rtlil.cc:2977:AndGate$3750
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3755
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3756
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3757
    connect \A $auto$rtlil.cc:2977:AndGate$3756
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3758
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3747
    connect \A $auto$rtlil.cc:2977:AndGate$3742
    connect \B $auto$rtlil.cc:2977:AndGate$3746
    connect \Y $auto$rtlil.cc:2979:OrGate$3748
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3753
    connect \A $auto$rtlil.cc:2979:OrGate$3748
    connect \B $auto$rtlil.cc:2977:AndGate$3752
    connect \Y $auto$rtlil.cc:2979:OrGate$3754
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3759
    connect \A $auto$rtlil.cc:2979:OrGate$3754
    connect \B $auto$rtlil.cc:2977:AndGate$3758
    connect \Y $auto$rtlil.cc:2979:OrGate$3760
  end
  cell $specify2 $auto$liberty.cc:737:execute$3761
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3762
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3763
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3764
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3760
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_2
  wire $auto$rtlil.cc:2977:AndGate$3767
  wire $auto$rtlil.cc:2977:AndGate$3769
  wire $auto$rtlil.cc:2977:AndGate$3771
  wire $auto$rtlil.cc:2977:AndGate$3773
  wire $auto$rtlil.cc:2977:AndGate$3777
  wire $auto$rtlil.cc:2977:AndGate$3779
  wire $auto$rtlil.cc:2977:AndGate$3783
  wire $auto$rtlil.cc:2977:AndGate$3785
  wire $auto$rtlil.cc:2979:OrGate$3775
  wire $auto$rtlil.cc:2979:OrGate$3781
  wire $auto$rtlil.cc:2979:OrGate$3787
  attribute \capacitance "0.0023740000"
  wire input 2 \A1
  attribute \capacitance "0.0023810000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 4 \B1
  attribute \capacitance "0.0023400000"
  wire input 6 \B2
  attribute \capacitance "0.0023120000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3766
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3767
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3768
    connect \A $auto$rtlil.cc:2977:AndGate$3767
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3770
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3772
    connect \A $auto$rtlil.cc:2977:AndGate$3771
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3773
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3776
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3777
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3778
    connect \A $auto$rtlil.cc:2977:AndGate$3777
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3779
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3782
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3784
    connect \A $auto$rtlil.cc:2977:AndGate$3783
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3774
    connect \A $auto$rtlil.cc:2977:AndGate$3769
    connect \B $auto$rtlil.cc:2977:AndGate$3773
    connect \Y $auto$rtlil.cc:2979:OrGate$3775
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3780
    connect \A $auto$rtlil.cc:2979:OrGate$3775
    connect \B $auto$rtlil.cc:2977:AndGate$3779
    connect \Y $auto$rtlil.cc:2979:OrGate$3781
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3786
    connect \A $auto$rtlil.cc:2979:OrGate$3781
    connect \B $auto$rtlil.cc:2977:AndGate$3785
    connect \Y $auto$rtlil.cc:2979:OrGate$3787
  end
  cell $specify2 $auto$liberty.cc:737:execute$3788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3787
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_4
  wire $auto$rtlil.cc:2977:AndGate$3794
  wire $auto$rtlil.cc:2977:AndGate$3796
  wire $auto$rtlil.cc:2977:AndGate$3798
  wire $auto$rtlil.cc:2977:AndGate$3800
  wire $auto$rtlil.cc:2977:AndGate$3804
  wire $auto$rtlil.cc:2977:AndGate$3806
  wire $auto$rtlil.cc:2977:AndGate$3810
  wire $auto$rtlil.cc:2977:AndGate$3812
  wire $auto$rtlil.cc:2979:OrGate$3802
  wire $auto$rtlil.cc:2979:OrGate$3808
  wire $auto$rtlil.cc:2979:OrGate$3814
  attribute \capacitance "0.0048640000"
  wire input 2 \A1
  attribute \capacitance "0.0043010000"
  wire input 3 \A2
  attribute \capacitance "0.0047430000"
  wire input 4 \B1
  attribute \capacitance "0.0042740000"
  wire input 6 \B2
  attribute \capacitance "0.0043050000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3793
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3794
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3795
    connect \A $auto$rtlil.cc:2977:AndGate$3794
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3796
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3797
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3798
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3799
    connect \A $auto$rtlil.cc:2977:AndGate$3798
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3800
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3803
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3804
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3805
    connect \A $auto$rtlil.cc:2977:AndGate$3804
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3806
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3809
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3810
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3811
    connect \A $auto$rtlil.cc:2977:AndGate$3810
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3812
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3801
    connect \A $auto$rtlil.cc:2977:AndGate$3796
    connect \B $auto$rtlil.cc:2977:AndGate$3800
    connect \Y $auto$rtlil.cc:2979:OrGate$3802
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3807
    connect \A $auto$rtlil.cc:2979:OrGate$3802
    connect \B $auto$rtlil.cc:2977:AndGate$3806
    connect \Y $auto$rtlil.cc:2979:OrGate$3808
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3813
    connect \A $auto$rtlil.cc:2979:OrGate$3808
    connect \B $auto$rtlil.cc:2977:AndGate$3812
    connect \Y $auto$rtlil.cc:2979:OrGate$3814
  end
  cell $specify2 $auto$liberty.cc:737:execute$3815
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3814
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_1
  wire $auto$rtlil.cc:2976:NotGate$3821
  wire $auto$rtlil.cc:2976:NotGate$3823
  wire $auto$rtlil.cc:2976:NotGate$3827
  wire $auto$rtlil.cc:2976:NotGate$3829
  wire $auto$rtlil.cc:2976:NotGate$3835
  wire $auto$rtlil.cc:2977:AndGate$3825
  wire $auto$rtlil.cc:2977:AndGate$3831
  wire $auto$rtlil.cc:2979:OrGate$3833
  wire $auto$rtlil.cc:2979:OrGate$3837
  attribute \capacitance "0.0023270000"
  wire input 2 \A1
  attribute \capacitance "0.0023230000"
  wire input 3 \A2
  attribute \capacitance "0.0023190000"
  wire input 4 \B1
  attribute \capacitance "0.0023020000"
  wire input 6 \B2
  attribute \capacitance "0.0022480000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3824
    connect \A $auto$rtlil.cc:2976:NotGate$3821
    connect \B $auto$rtlil.cc:2976:NotGate$3823
    connect \Y $auto$rtlil.cc:2977:AndGate$3825
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3830
    connect \A $auto$rtlil.cc:2976:NotGate$3827
    connect \B $auto$rtlil.cc:2976:NotGate$3829
    connect \Y $auto$rtlil.cc:2977:AndGate$3831
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3832
    connect \A $auto$rtlil.cc:2977:AndGate$3825
    connect \B $auto$rtlil.cc:2977:AndGate$3831
    connect \Y $auto$rtlil.cc:2979:OrGate$3833
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3836
    connect \A $auto$rtlil.cc:2979:OrGate$3833
    connect \B $auto$rtlil.cc:2976:NotGate$3835
    connect \Y $auto$rtlil.cc:2979:OrGate$3837
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3820
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3821
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3822
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3823
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3826
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3827
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3828
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3829
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3834
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3835
  end
  cell $specify2 $auto$liberty.cc:737:execute$3838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3840
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3841
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3842
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3837
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_2
  wire $auto$rtlil.cc:2976:NotGate$3844
  wire $auto$rtlil.cc:2976:NotGate$3846
  wire $auto$rtlil.cc:2976:NotGate$3850
  wire $auto$rtlil.cc:2976:NotGate$3852
  wire $auto$rtlil.cc:2976:NotGate$3858
  wire $auto$rtlil.cc:2977:AndGate$3848
  wire $auto$rtlil.cc:2977:AndGate$3854
  wire $auto$rtlil.cc:2979:OrGate$3856
  wire $auto$rtlil.cc:2979:OrGate$3860
  attribute \capacitance "0.0047770000"
  wire input 2 \A1
  attribute \capacitance "0.0043180000"
  wire input 3 \A2
  attribute \capacitance "0.0048790000"
  wire input 4 \B1
  attribute \capacitance "0.0042780000"
  wire input 6 \B2
  attribute \capacitance "0.0042400000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3847
    connect \A $auto$rtlil.cc:2976:NotGate$3844
    connect \B $auto$rtlil.cc:2976:NotGate$3846
    connect \Y $auto$rtlil.cc:2977:AndGate$3848
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3853
    connect \A $auto$rtlil.cc:2976:NotGate$3850
    connect \B $auto$rtlil.cc:2976:NotGate$3852
    connect \Y $auto$rtlil.cc:2977:AndGate$3854
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3855
    connect \A $auto$rtlil.cc:2977:AndGate$3848
    connect \B $auto$rtlil.cc:2977:AndGate$3854
    connect \Y $auto$rtlil.cc:2979:OrGate$3856
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3859
    connect \A $auto$rtlil.cc:2979:OrGate$3856
    connect \B $auto$rtlil.cc:2976:NotGate$3858
    connect \Y $auto$rtlil.cc:2979:OrGate$3860
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3843
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3844
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3845
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3846
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3849
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3850
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3851
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3852
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3857
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3858
  end
  cell $specify2 $auto$liberty.cc:737:execute$3861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3860
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_4
  wire $auto$rtlil.cc:2976:NotGate$3867
  wire $auto$rtlil.cc:2976:NotGate$3869
  wire $auto$rtlil.cc:2976:NotGate$3873
  wire $auto$rtlil.cc:2976:NotGate$3875
  wire $auto$rtlil.cc:2976:NotGate$3881
  wire $auto$rtlil.cc:2977:AndGate$3871
  wire $auto$rtlil.cc:2977:AndGate$3877
  wire $auto$rtlil.cc:2979:OrGate$3879
  wire $auto$rtlil.cc:2979:OrGate$3883
  attribute \capacitance "0.0091070000"
  wire input 2 \A1
  attribute \capacitance "0.0084800000"
  wire input 3 \A2
  attribute \capacitance "0.0089150000"
  wire input 4 \B1
  attribute \capacitance "0.0081250000"
  wire input 6 \B2
  attribute \capacitance "0.0084170000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3870
    connect \A $auto$rtlil.cc:2976:NotGate$3867
    connect \B $auto$rtlil.cc:2976:NotGate$3869
    connect \Y $auto$rtlil.cc:2977:AndGate$3871
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3876
    connect \A $auto$rtlil.cc:2976:NotGate$3873
    connect \B $auto$rtlil.cc:2976:NotGate$3875
    connect \Y $auto$rtlil.cc:2977:AndGate$3877
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3878
    connect \A $auto$rtlil.cc:2977:AndGate$3871
    connect \B $auto$rtlil.cc:2977:AndGate$3877
    connect \Y $auto$rtlil.cc:2979:OrGate$3879
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3882
    connect \A $auto$rtlil.cc:2979:OrGate$3879
    connect \B $auto$rtlil.cc:2976:NotGate$3881
    connect \Y $auto$rtlil.cc:2979:OrGate$3883
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3866
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3867
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3868
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3869
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3872
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3873
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3874
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3875
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3880
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3881
  end
  cell $specify2 $auto$liberty.cc:737:execute$3884
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3885
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3886
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3887
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3883
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_1
  wire $auto$rtlil.cc:2977:AndGate$3890
  wire $auto$rtlil.cc:2977:AndGate$3892
  wire $auto$rtlil.cc:2977:AndGate$3896
  wire $auto$rtlil.cc:2977:AndGate$3900
  wire $auto$rtlil.cc:2979:OrGate$3894
  wire $auto$rtlil.cc:2979:OrGate$3898
  wire $auto$rtlil.cc:2979:OrGate$3902
  attribute \capacitance "0.0023540000"
  wire input 2 \A1
  attribute \capacitance "0.0024230000"
  wire input 3 \A2
  attribute \capacitance "0.0024050000"
  wire input 4 \B1
  attribute \capacitance "0.0023640000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3889
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3890
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3891
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3892
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3895
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3896
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3899
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3900
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3893
    connect \A $auto$rtlil.cc:2977:AndGate$3890
    connect \B $auto$rtlil.cc:2977:AndGate$3892
    connect \Y $auto$rtlil.cc:2979:OrGate$3894
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3897
    connect \A $auto$rtlil.cc:2979:OrGate$3894
    connect \B $auto$rtlil.cc:2977:AndGate$3896
    connect \Y $auto$rtlil.cc:2979:OrGate$3898
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3901
    connect \A $auto$rtlil.cc:2979:OrGate$3898
    connect \B $auto$rtlil.cc:2977:AndGate$3900
    connect \Y $auto$rtlil.cc:2979:OrGate$3902
  end
  cell $specify2 $auto$liberty.cc:737:execute$3903
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3905
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3906
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3902
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_2
  wire $auto$rtlil.cc:2977:AndGate$3908
  wire $auto$rtlil.cc:2977:AndGate$3910
  wire $auto$rtlil.cc:2977:AndGate$3914
  wire $auto$rtlil.cc:2977:AndGate$3918
  wire $auto$rtlil.cc:2979:OrGate$3912
  wire $auto$rtlil.cc:2979:OrGate$3916
  wire $auto$rtlil.cc:2979:OrGate$3920
  attribute \capacitance "0.0023490000"
  wire input 2 \A1
  attribute \capacitance "0.0023550000"
  wire input 3 \A2
  attribute \capacitance "0.0023890000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3907
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3909
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3910
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3913
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3914
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3917
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3918
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3911
    connect \A $auto$rtlil.cc:2977:AndGate$3908
    connect \B $auto$rtlil.cc:2977:AndGate$3910
    connect \Y $auto$rtlil.cc:2979:OrGate$3912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3915
    connect \A $auto$rtlil.cc:2979:OrGate$3912
    connect \B $auto$rtlil.cc:2977:AndGate$3914
    connect \Y $auto$rtlil.cc:2979:OrGate$3916
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3919
    connect \A $auto$rtlil.cc:2979:OrGate$3916
    connect \B $auto$rtlil.cc:2977:AndGate$3918
    connect \Y $auto$rtlil.cc:2979:OrGate$3920
  end
  cell $specify2 $auto$liberty.cc:737:execute$3921
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3922
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3923
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3924
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3920
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_4
  wire $auto$rtlil.cc:2977:AndGate$3926
  wire $auto$rtlil.cc:2977:AndGate$3928
  wire $auto$rtlil.cc:2977:AndGate$3932
  wire $auto$rtlil.cc:2977:AndGate$3936
  wire $auto$rtlil.cc:2979:OrGate$3930
  wire $auto$rtlil.cc:2979:OrGate$3934
  wire $auto$rtlil.cc:2979:OrGate$3938
  attribute \capacitance "0.0047950000"
  wire input 2 \A1
  attribute \capacitance "0.0043350000"
  wire input 3 \A2
  attribute \capacitance "0.0048190000"
  wire input 4 \B1
  attribute \capacitance "0.0043130000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3925
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3926
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3927
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3928
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3931
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3932
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3935
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3936
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3929
    connect \A $auto$rtlil.cc:2977:AndGate$3926
    connect \B $auto$rtlil.cc:2977:AndGate$3928
    connect \Y $auto$rtlil.cc:2979:OrGate$3930
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3933
    connect \A $auto$rtlil.cc:2979:OrGate$3930
    connect \B $auto$rtlil.cc:2977:AndGate$3932
    connect \Y $auto$rtlil.cc:2979:OrGate$3934
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3937
    connect \A $auto$rtlil.cc:2979:OrGate$3934
    connect \B $auto$rtlil.cc:2977:AndGate$3936
    connect \Y $auto$rtlil.cc:2979:OrGate$3938
  end
  cell $specify2 $auto$liberty.cc:737:execute$3939
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3940
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3941
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3942
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3938
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_1
  wire $auto$rtlil.cc:2976:NotGate$3944
  wire $auto$rtlil.cc:2976:NotGate$3946
  wire $auto$rtlil.cc:2976:NotGate$3950
  wire $auto$rtlil.cc:2976:NotGate$3952
  wire $auto$rtlil.cc:2977:AndGate$3948
  wire $auto$rtlil.cc:2977:AndGate$3954
  wire $auto$rtlil.cc:2979:OrGate$3956
  attribute \capacitance "0.0023300000"
  wire input 2 \A1
  attribute \capacitance "0.0023450000"
  wire input 3 \A2
  attribute \capacitance "0.0024310000"
  wire input 4 \B1
  attribute \capacitance "0.0023630000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3947
    connect \A $auto$rtlil.cc:2976:NotGate$3944
    connect \B $auto$rtlil.cc:2976:NotGate$3946
    connect \Y $auto$rtlil.cc:2977:AndGate$3948
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3953
    connect \A $auto$rtlil.cc:2976:NotGate$3950
    connect \B $auto$rtlil.cc:2976:NotGate$3952
    connect \Y $auto$rtlil.cc:2977:AndGate$3954
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3955
    connect \A $auto$rtlil.cc:2977:AndGate$3948
    connect \B $auto$rtlil.cc:2977:AndGate$3954
    connect \Y $auto$rtlil.cc:2979:OrGate$3956
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3943
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3944
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3945
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3946
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3949
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3950
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3951
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3952
  end
  cell $specify2 $auto$liberty.cc:737:execute$3957
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3958
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3959
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3960
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3956
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_2
  wire $auto$rtlil.cc:2976:NotGate$3962
  wire $auto$rtlil.cc:2976:NotGate$3964
  wire $auto$rtlil.cc:2976:NotGate$3968
  wire $auto$rtlil.cc:2976:NotGate$3970
  wire $auto$rtlil.cc:2977:AndGate$3966
  wire $auto$rtlil.cc:2977:AndGate$3972
  wire $auto$rtlil.cc:2979:OrGate$3974
  attribute \capacitance "0.0043670000"
  wire input 2 \A1
  attribute \capacitance "0.0043120000"
  wire input 3 \A2
  attribute \capacitance "0.0042990000"
  wire input 4 \B1
  attribute \capacitance "0.0043140000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3965
    connect \A $auto$rtlil.cc:2976:NotGate$3962
    connect \B $auto$rtlil.cc:2976:NotGate$3964
    connect \Y $auto$rtlil.cc:2977:AndGate$3966
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3971
    connect \A $auto$rtlil.cc:2976:NotGate$3968
    connect \B $auto$rtlil.cc:2976:NotGate$3970
    connect \Y $auto$rtlil.cc:2977:AndGate$3972
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3973
    connect \A $auto$rtlil.cc:2977:AndGate$3966
    connect \B $auto$rtlil.cc:2977:AndGate$3972
    connect \Y $auto$rtlil.cc:2979:OrGate$3974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3961
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3963
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3964
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3967
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3968
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3969
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3970
  end
  cell $specify2 $auto$liberty.cc:737:execute$3975
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3976
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3977
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3978
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3974
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_4
  wire $auto$rtlil.cc:2976:NotGate$3980
  wire $auto$rtlil.cc:2976:NotGate$3982
  wire $auto$rtlil.cc:2976:NotGate$3986
  wire $auto$rtlil.cc:2976:NotGate$3988
  wire $auto$rtlil.cc:2977:AndGate$3984
  wire $auto$rtlil.cc:2977:AndGate$3990
  wire $auto$rtlil.cc:2979:OrGate$3992
  attribute \capacitance "0.0091080000"
  wire input 2 \A1
  attribute \capacitance "0.0084970000"
  wire input 3 \A2
  attribute \capacitance "0.0089300000"
  wire input 4 \B1
  attribute \capacitance "0.0083220000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3983
    connect \A $auto$rtlil.cc:2976:NotGate$3980
    connect \B $auto$rtlil.cc:2976:NotGate$3982
    connect \Y $auto$rtlil.cc:2977:AndGate$3984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3989
    connect \A $auto$rtlil.cc:2976:NotGate$3986
    connect \B $auto$rtlil.cc:2976:NotGate$3988
    connect \Y $auto$rtlil.cc:2977:AndGate$3990
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3991
    connect \A $auto$rtlil.cc:2977:AndGate$3984
    connect \B $auto$rtlil.cc:2977:AndGate$3990
    connect \Y $auto$rtlil.cc:2979:OrGate$3992
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3979
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3981
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3982
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3985
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3986
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3987
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3988
  end
  cell $specify2 $auto$liberty.cc:737:execute$3993
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3994
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3995
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3996
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3992
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_1
  wire $auto$rtlil.cc:2976:NotGate$3998
  wire $auto$rtlil.cc:2976:NotGate$4002
  wire $auto$rtlil.cc:2976:NotGate$4008
  wire $auto$rtlil.cc:2976:NotGate$4014
  wire $auto$rtlil.cc:2977:AndGate$4000
  wire $auto$rtlil.cc:2977:AndGate$4004
  wire $auto$rtlil.cc:2977:AndGate$4010
  wire $auto$rtlil.cc:2977:AndGate$4016
  wire $auto$rtlil.cc:2979:OrGate$4006
  wire $auto$rtlil.cc:2979:OrGate$4012
  wire $auto$rtlil.cc:2979:OrGate$4018
  attribute \capacitance "0.0013960000"
  wire input 4 \A1_N
  attribute \capacitance "0.0014870000"
  wire input 5 \A2_N
  attribute \capacitance "0.0014810000"
  wire input 2 \B1
  attribute \capacitance "0.0016130000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3999
    connect \A $auto$rtlil.cc:2976:NotGate$3998
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4000
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4003
    connect \A $auto$rtlil.cc:2976:NotGate$4002
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4004
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4009
    connect \A $auto$rtlil.cc:2976:NotGate$4008
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4010
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4015
    connect \A $auto$rtlil.cc:2976:NotGate$4014
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4016
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4005
    connect \A $auto$rtlil.cc:2977:AndGate$4000
    connect \B $auto$rtlil.cc:2977:AndGate$4004
    connect \Y $auto$rtlil.cc:2979:OrGate$4006
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4011
    connect \A $auto$rtlil.cc:2979:OrGate$4006
    connect \B $auto$rtlil.cc:2977:AndGate$4010
    connect \Y $auto$rtlil.cc:2979:OrGate$4012
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4017
    connect \A $auto$rtlil.cc:2979:OrGate$4012
    connect \B $auto$rtlil.cc:2977:AndGate$4016
    connect \Y $auto$rtlil.cc:2979:OrGate$4018
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3997
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3998
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4001
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4002
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4007
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4008
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4013
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4014
  end
  cell $specify2 $auto$liberty.cc:737:execute$4019
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4020
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4021
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4022
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4018
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_2
  wire $auto$rtlil.cc:2976:NotGate$4024
  wire $auto$rtlil.cc:2976:NotGate$4028
  wire $auto$rtlil.cc:2976:NotGate$4034
  wire $auto$rtlil.cc:2976:NotGate$4040
  wire $auto$rtlil.cc:2977:AndGate$4026
  wire $auto$rtlil.cc:2977:AndGate$4030
  wire $auto$rtlil.cc:2977:AndGate$4036
  wire $auto$rtlil.cc:2977:AndGate$4042
  wire $auto$rtlil.cc:2979:OrGate$4032
  wire $auto$rtlil.cc:2979:OrGate$4038
  wire $auto$rtlil.cc:2979:OrGate$4044
  attribute \capacitance "0.0016650000"
  wire input 4 \A1_N
  attribute \capacitance "0.0017540000"
  wire input 5 \A2_N
  attribute \capacitance "0.0017220000"
  wire input 2 \B1
  attribute \capacitance "0.0018810000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4025
    connect \A $auto$rtlil.cc:2976:NotGate$4024
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4026
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4029
    connect \A $auto$rtlil.cc:2976:NotGate$4028
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4030
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4035
    connect \A $auto$rtlil.cc:2976:NotGate$4034
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4036
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4041
    connect \A $auto$rtlil.cc:2976:NotGate$4040
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4042
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4031
    connect \A $auto$rtlil.cc:2977:AndGate$4026
    connect \B $auto$rtlil.cc:2977:AndGate$4030
    connect \Y $auto$rtlil.cc:2979:OrGate$4032
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4037
    connect \A $auto$rtlil.cc:2979:OrGate$4032
    connect \B $auto$rtlil.cc:2977:AndGate$4036
    connect \Y $auto$rtlil.cc:2979:OrGate$4038
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4043
    connect \A $auto$rtlil.cc:2979:OrGate$4038
    connect \B $auto$rtlil.cc:2977:AndGate$4042
    connect \Y $auto$rtlil.cc:2979:OrGate$4044
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4023
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4024
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4027
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4028
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4033
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4034
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4039
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4040
  end
  cell $specify2 $auto$liberty.cc:737:execute$4045
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4046
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4047
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4048
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4044
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_4
  wire $auto$rtlil.cc:2976:NotGate$4050
  wire $auto$rtlil.cc:2976:NotGate$4054
  wire $auto$rtlil.cc:2976:NotGate$4060
  wire $auto$rtlil.cc:2976:NotGate$4066
  wire $auto$rtlil.cc:2977:AndGate$4052
  wire $auto$rtlil.cc:2977:AndGate$4056
  wire $auto$rtlil.cc:2977:AndGate$4062
  wire $auto$rtlil.cc:2977:AndGate$4068
  wire $auto$rtlil.cc:2979:OrGate$4058
  wire $auto$rtlil.cc:2979:OrGate$4064
  wire $auto$rtlil.cc:2979:OrGate$4070
  attribute \capacitance "0.0048940000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0048120000"
  wire input 2 \B1
  attribute \capacitance "0.0043550000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4051
    connect \A $auto$rtlil.cc:2976:NotGate$4050
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4052
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4055
    connect \A $auto$rtlil.cc:2976:NotGate$4054
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4056
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4061
    connect \A $auto$rtlil.cc:2976:NotGate$4060
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4062
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4067
    connect \A $auto$rtlil.cc:2976:NotGate$4066
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4068
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4057
    connect \A $auto$rtlil.cc:2977:AndGate$4052
    connect \B $auto$rtlil.cc:2977:AndGate$4056
    connect \Y $auto$rtlil.cc:2979:OrGate$4058
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4063
    connect \A $auto$rtlil.cc:2979:OrGate$4058
    connect \B $auto$rtlil.cc:2977:AndGate$4062
    connect \Y $auto$rtlil.cc:2979:OrGate$4064
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4069
    connect \A $auto$rtlil.cc:2979:OrGate$4064
    connect \B $auto$rtlil.cc:2977:AndGate$4068
    connect \Y $auto$rtlil.cc:2979:OrGate$4070
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4049
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4050
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4053
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4054
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4059
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4060
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4065
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4066
  end
  cell $specify2 $auto$liberty.cc:737:execute$4071
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4072
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4073
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4074
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4070
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_1
  wire $auto$rtlil.cc:2976:NotGate$4076
  wire $auto$rtlil.cc:2976:NotGate$4078
  wire $auto$rtlil.cc:2977:AndGate$4080
  wire $auto$rtlil.cc:2977:AndGate$4082
  wire $auto$rtlil.cc:2979:OrGate$4084
  attribute \capacitance "0.0023580000"
  wire input 4 \A1_N
  attribute \capacitance "0.0025040000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023240000"
  wire input 2 \B1
  attribute \capacitance "0.0023790000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4079
    connect \A $auto$rtlil.cc:2976:NotGate$4076
    connect \B $auto$rtlil.cc:2976:NotGate$4078
    connect \Y $auto$rtlil.cc:2977:AndGate$4080
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4081
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4082
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4083
    connect \A $auto$rtlil.cc:2977:AndGate$4080
    connect \B $auto$rtlil.cc:2977:AndGate$4082
    connect \Y $auto$rtlil.cc:2979:OrGate$4084
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4075
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4076
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4077
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4078
  end
  cell $specify2 $auto$liberty.cc:737:execute$4085
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4086
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4087
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4088
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4084
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_2
  wire $auto$rtlil.cc:2976:NotGate$4090
  wire $auto$rtlil.cc:2976:NotGate$4092
  wire $auto$rtlil.cc:2977:AndGate$4094
  wire $auto$rtlil.cc:2977:AndGate$4096
  wire $auto$rtlil.cc:2979:OrGate$4098
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044510000"
  wire input 5 \A2_N
  attribute \capacitance "0.0048090000"
  wire input 2 \B1
  attribute \capacitance "0.0043440000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4093
    connect \A $auto$rtlil.cc:2976:NotGate$4090
    connect \B $auto$rtlil.cc:2976:NotGate$4092
    connect \Y $auto$rtlil.cc:2977:AndGate$4094
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4095
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4096
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4097
    connect \A $auto$rtlil.cc:2977:AndGate$4094
    connect \B $auto$rtlil.cc:2977:AndGate$4096
    connect \Y $auto$rtlil.cc:2979:OrGate$4098
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4089
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4090
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4091
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4092
  end
  cell $specify2 $auto$liberty.cc:737:execute$4099
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4100
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4098
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_4
  wire $auto$rtlil.cc:2976:NotGate$4104
  wire $auto$rtlil.cc:2976:NotGate$4106
  wire $auto$rtlil.cc:2977:AndGate$4108
  wire $auto$rtlil.cc:2977:AndGate$4110
  wire $auto$rtlil.cc:2979:OrGate$4112
  attribute \capacitance "0.0087480000"
  wire input 4 \A1_N
  attribute \capacitance "0.0088120000"
  wire input 5 \A2_N
  attribute \capacitance "0.0086730000"
  wire input 2 \B1
  attribute \capacitance "0.0084840000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4107
    connect \A $auto$rtlil.cc:2976:NotGate$4104
    connect \B $auto$rtlil.cc:2976:NotGate$4106
    connect \Y $auto$rtlil.cc:2977:AndGate$4108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4109
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4110
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4111
    connect \A $auto$rtlil.cc:2977:AndGate$4108
    connect \B $auto$rtlil.cc:2977:AndGate$4110
    connect \Y $auto$rtlil.cc:2979:OrGate$4112
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4103
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4105
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4106
  end
  cell $specify2 $auto$liberty.cc:737:execute$4113
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4114
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4115
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4112
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_1
  wire $auto$rtlil.cc:2977:AndGate$4118
  wire $auto$rtlil.cc:2977:AndGate$4120
  wire $auto$rtlil.cc:2977:AndGate$4122
  wire $auto$rtlil.cc:2977:AndGate$4124
  wire $auto$rtlil.cc:2977:AndGate$4128
  wire $auto$rtlil.cc:2977:AndGate$4130
  wire $auto$rtlil.cc:2979:OrGate$4126
  wire $auto$rtlil.cc:2979:OrGate$4132
  attribute \capacitance "0.0023510000"
  wire input 2 \A1
  attribute \capacitance "0.0023620000"
  wire input 3 \A2
  attribute \capacitance "0.0023490000"
  wire input 6 \A3
  attribute \capacitance "0.0023720000"
  wire input 4 \B1
  attribute \capacitance "0.0023650000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4117
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4118
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4119
    connect \A $auto$rtlil.cc:2977:AndGate$4118
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4120
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4121
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4122
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4123
    connect \A $auto$rtlil.cc:2977:AndGate$4122
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4124
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4127
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4128
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4129
    connect \A $auto$rtlil.cc:2977:AndGate$4128
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4130
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4125
    connect \A $auto$rtlil.cc:2977:AndGate$4120
    connect \B $auto$rtlil.cc:2977:AndGate$4124
    connect \Y $auto$rtlil.cc:2979:OrGate$4126
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4131
    connect \A $auto$rtlil.cc:2979:OrGate$4126
    connect \B $auto$rtlil.cc:2977:AndGate$4130
    connect \Y $auto$rtlil.cc:2979:OrGate$4132
  end
  cell $specify2 $auto$liberty.cc:737:execute$4133
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4132
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_2
  wire $auto$rtlil.cc:2977:AndGate$4139
  wire $auto$rtlil.cc:2977:AndGate$4141
  wire $auto$rtlil.cc:2977:AndGate$4143
  wire $auto$rtlil.cc:2977:AndGate$4145
  wire $auto$rtlil.cc:2977:AndGate$4149
  wire $auto$rtlil.cc:2977:AndGate$4151
  wire $auto$rtlil.cc:2979:OrGate$4147
  wire $auto$rtlil.cc:2979:OrGate$4153
  attribute \capacitance "0.0023460000"
  wire input 2 \A1
  attribute \capacitance "0.0023580000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 6 \A3
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4138
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4139
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4140
    connect \A $auto$rtlil.cc:2977:AndGate$4139
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4142
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4144
    connect \A $auto$rtlil.cc:2977:AndGate$4143
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4145
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4148
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4150
    connect \A $auto$rtlil.cc:2977:AndGate$4149
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4151
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4146
    connect \A $auto$rtlil.cc:2977:AndGate$4141
    connect \B $auto$rtlil.cc:2977:AndGate$4145
    connect \Y $auto$rtlil.cc:2979:OrGate$4147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4152
    connect \A $auto$rtlil.cc:2979:OrGate$4147
    connect \B $auto$rtlil.cc:2977:AndGate$4151
    connect \Y $auto$rtlil.cc:2979:OrGate$4153
  end
  cell $specify2 $auto$liberty.cc:737:execute$4154
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4158
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4153
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_4
  wire $auto$rtlil.cc:2977:AndGate$4160
  wire $auto$rtlil.cc:2977:AndGate$4162
  wire $auto$rtlil.cc:2977:AndGate$4164
  wire $auto$rtlil.cc:2977:AndGate$4166
  wire $auto$rtlil.cc:2977:AndGate$4170
  wire $auto$rtlil.cc:2977:AndGate$4172
  wire $auto$rtlil.cc:2979:OrGate$4168
  wire $auto$rtlil.cc:2979:OrGate$4174
  attribute \capacitance "0.0044250000"
  wire input 2 \A1
  attribute \capacitance "0.0043240000"
  wire input 3 \A2
  attribute \capacitance "0.0044440000"
  wire input 6 \A3
  attribute \capacitance "0.0044550000"
  wire input 4 \B1
  attribute \capacitance "0.0044320000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4159
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4161
    connect \A $auto$rtlil.cc:2977:AndGate$4160
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4162
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4163
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4165
    connect \A $auto$rtlil.cc:2977:AndGate$4164
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4166
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4169
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4170
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4171
    connect \A $auto$rtlil.cc:2977:AndGate$4170
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4167
    connect \A $auto$rtlil.cc:2977:AndGate$4162
    connect \B $auto$rtlil.cc:2977:AndGate$4166
    connect \Y $auto$rtlil.cc:2979:OrGate$4168
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4173
    connect \A $auto$rtlil.cc:2979:OrGate$4168
    connect \B $auto$rtlil.cc:2977:AndGate$4172
    connect \Y $auto$rtlil.cc:2979:OrGate$4174
  end
  cell $specify2 $auto$liberty.cc:737:execute$4175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4174
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_0
  wire $auto$rtlil.cc:2976:NotGate$4181
  wire $auto$rtlil.cc:2976:NotGate$4183
  wire $auto$rtlil.cc:2976:NotGate$4187
  wire $auto$rtlil.cc:2976:NotGate$4191
  wire $auto$rtlil.cc:2976:NotGate$4195
  wire $auto$rtlil.cc:2977:AndGate$4185
  wire $auto$rtlil.cc:2977:AndGate$4189
  wire $auto$rtlil.cc:2979:OrGate$4193
  wire $auto$rtlil.cc:2979:OrGate$4197
  attribute \capacitance "0.0017820000"
  wire input 2 \A1
  attribute \capacitance "0.0018750000"
  wire input 3 \A2
  attribute \capacitance "0.0016940000"
  wire input 6 \A3
  attribute \capacitance "0.0017280000"
  wire input 4 \B1
  attribute \capacitance "0.0017240000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4184
    connect \A $auto$rtlil.cc:2976:NotGate$4181
    connect \B $auto$rtlil.cc:2976:NotGate$4183
    connect \Y $auto$rtlil.cc:2977:AndGate$4185
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4188
    connect \A $auto$rtlil.cc:2977:AndGate$4185
    connect \B $auto$rtlil.cc:2976:NotGate$4187
    connect \Y $auto$rtlil.cc:2977:AndGate$4189
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4192
    connect \A $auto$rtlil.cc:2977:AndGate$4189
    connect \B $auto$rtlil.cc:2976:NotGate$4191
    connect \Y $auto$rtlil.cc:2979:OrGate$4193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4196
    connect \A $auto$rtlil.cc:2979:OrGate$4193
    connect \B $auto$rtlil.cc:2976:NotGate$4195
    connect \Y $auto$rtlil.cc:2979:OrGate$4197
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4180
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4181
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4182
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4183
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4186
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4187
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4190
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4191
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4194
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4195
  end
  cell $specify2 $auto$liberty.cc:737:execute$4198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4199
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4200
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4201
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4202
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4197
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_1
  wire $auto$rtlil.cc:2976:NotGate$4204
  wire $auto$rtlil.cc:2976:NotGate$4206
  wire $auto$rtlil.cc:2976:NotGate$4210
  wire $auto$rtlil.cc:2976:NotGate$4214
  wire $auto$rtlil.cc:2976:NotGate$4218
  wire $auto$rtlil.cc:2977:AndGate$4208
  wire $auto$rtlil.cc:2977:AndGate$4212
  wire $auto$rtlil.cc:2979:OrGate$4216
  wire $auto$rtlil.cc:2979:OrGate$4220
  attribute \capacitance "0.0023690000"
  wire input 2 \A1
  attribute \capacitance "0.0024650000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 6 \A3
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023320000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4207
    connect \A $auto$rtlil.cc:2976:NotGate$4204
    connect \B $auto$rtlil.cc:2976:NotGate$4206
    connect \Y $auto$rtlil.cc:2977:AndGate$4208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4211
    connect \A $auto$rtlil.cc:2977:AndGate$4208
    connect \B $auto$rtlil.cc:2976:NotGate$4210
    connect \Y $auto$rtlil.cc:2977:AndGate$4212
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4215
    connect \A $auto$rtlil.cc:2977:AndGate$4212
    connect \B $auto$rtlil.cc:2976:NotGate$4214
    connect \Y $auto$rtlil.cc:2979:OrGate$4216
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4219
    connect \A $auto$rtlil.cc:2979:OrGate$4216
    connect \B $auto$rtlil.cc:2976:NotGate$4218
    connect \Y $auto$rtlil.cc:2979:OrGate$4220
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4203
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4205
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4209
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4210
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4213
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4214
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4217
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4218
  end
  cell $specify2 $auto$liberty.cc:737:execute$4221
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4222
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4223
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4225
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4220
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_2
  wire $auto$rtlil.cc:2976:NotGate$4227
  wire $auto$rtlil.cc:2976:NotGate$4229
  wire $auto$rtlil.cc:2976:NotGate$4233
  wire $auto$rtlil.cc:2976:NotGate$4237
  wire $auto$rtlil.cc:2976:NotGate$4241
  wire $auto$rtlil.cc:2977:AndGate$4231
  wire $auto$rtlil.cc:2977:AndGate$4235
  wire $auto$rtlil.cc:2979:OrGate$4239
  wire $auto$rtlil.cc:2979:OrGate$4243
  attribute \capacitance "0.0044470000"
  wire input 2 \A1
  attribute \capacitance "0.0043630000"
  wire input 3 \A2
  attribute \capacitance "0.0044110000"
  wire input 6 \A3
  attribute \capacitance "0.0044880000"
  wire input 4 \B1
  attribute \capacitance "0.0043780000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4230
    connect \A $auto$rtlil.cc:2976:NotGate$4227
    connect \B $auto$rtlil.cc:2976:NotGate$4229
    connect \Y $auto$rtlil.cc:2977:AndGate$4231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4234
    connect \A $auto$rtlil.cc:2977:AndGate$4231
    connect \B $auto$rtlil.cc:2976:NotGate$4233
    connect \Y $auto$rtlil.cc:2977:AndGate$4235
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4238
    connect \A $auto$rtlil.cc:2977:AndGate$4235
    connect \B $auto$rtlil.cc:2976:NotGate$4237
    connect \Y $auto$rtlil.cc:2979:OrGate$4239
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4242
    connect \A $auto$rtlil.cc:2979:OrGate$4239
    connect \B $auto$rtlil.cc:2976:NotGate$4241
    connect \Y $auto$rtlil.cc:2979:OrGate$4243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4226
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4227
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4228
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4229
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4232
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4233
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4236
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4237
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4240
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4241
  end
  cell $specify2 $auto$liberty.cc:737:execute$4244
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4245
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4246
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4243
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_4
  wire $auto$rtlil.cc:2976:NotGate$4250
  wire $auto$rtlil.cc:2976:NotGate$4252
  wire $auto$rtlil.cc:2976:NotGate$4256
  wire $auto$rtlil.cc:2976:NotGate$4260
  wire $auto$rtlil.cc:2976:NotGate$4264
  wire $auto$rtlil.cc:2977:AndGate$4254
  wire $auto$rtlil.cc:2977:AndGate$4258
  wire $auto$rtlil.cc:2979:OrGate$4262
  wire $auto$rtlil.cc:2979:OrGate$4266
  attribute \capacitance "0.0086430000"
  wire input 2 \A1
  attribute \capacitance "0.0084510000"
  wire input 3 \A2
  attribute \capacitance "0.0085460000"
  wire input 6 \A3
  attribute \capacitance "0.0084630000"
  wire input 4 \B1
  attribute \capacitance "0.0084520000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4253
    connect \A $auto$rtlil.cc:2976:NotGate$4250
    connect \B $auto$rtlil.cc:2976:NotGate$4252
    connect \Y $auto$rtlil.cc:2977:AndGate$4254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4257
    connect \A $auto$rtlil.cc:2977:AndGate$4254
    connect \B $auto$rtlil.cc:2976:NotGate$4256
    connect \Y $auto$rtlil.cc:2977:AndGate$4258
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4261
    connect \A $auto$rtlil.cc:2977:AndGate$4258
    connect \B $auto$rtlil.cc:2976:NotGate$4260
    connect \Y $auto$rtlil.cc:2979:OrGate$4262
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4265
    connect \A $auto$rtlil.cc:2979:OrGate$4262
    connect \B $auto$rtlil.cc:2976:NotGate$4264
    connect \Y $auto$rtlil.cc:2979:OrGate$4266
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4249
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4250
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4251
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4252
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4255
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4256
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4259
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4260
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4263
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4264
  end
  cell $specify2 $auto$liberty.cc:737:execute$4267
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4268
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4269
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4270
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4271
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4266
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_1
  wire $auto$rtlil.cc:2977:AndGate$4273
  wire $auto$rtlil.cc:2977:AndGate$4275
  wire $auto$rtlil.cc:2977:AndGate$4279
  wire $auto$rtlil.cc:2979:OrGate$4277
  wire $auto$rtlil.cc:2979:OrGate$4281
  attribute \capacitance "0.0023790000"
  wire input 2 \A1
  attribute \capacitance "0.0023650000"
  wire input 3 \A2
  attribute \capacitance "0.0023360000"
  wire input 5 \A3
  attribute \capacitance "0.0023630000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4272
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4274
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4275
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4278
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4279
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4276
    connect \A $auto$rtlil.cc:2977:AndGate$4273
    connect \B $auto$rtlil.cc:2977:AndGate$4275
    connect \Y $auto$rtlil.cc:2979:OrGate$4277
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4280
    connect \A $auto$rtlil.cc:2979:OrGate$4277
    connect \B $auto$rtlil.cc:2977:AndGate$4279
    connect \Y $auto$rtlil.cc:2979:OrGate$4281
  end
  cell $specify2 $auto$liberty.cc:737:execute$4282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4281
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_2
  wire $auto$rtlil.cc:2977:AndGate$4287
  wire $auto$rtlil.cc:2977:AndGate$4289
  wire $auto$rtlil.cc:2977:AndGate$4293
  wire $auto$rtlil.cc:2979:OrGate$4291
  wire $auto$rtlil.cc:2979:OrGate$4295
  attribute \capacitance "0.0023680000"
  wire input 2 \A1
  attribute \capacitance "0.0023560000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 5 \A3
  attribute \capacitance "0.0023400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4286
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4287
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4288
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4289
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4292
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4293
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4290
    connect \A $auto$rtlil.cc:2977:AndGate$4287
    connect \B $auto$rtlil.cc:2977:AndGate$4289
    connect \Y $auto$rtlil.cc:2979:OrGate$4291
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4294
    connect \A $auto$rtlil.cc:2979:OrGate$4291
    connect \B $auto$rtlil.cc:2977:AndGate$4293
    connect \Y $auto$rtlil.cc:2979:OrGate$4295
  end
  cell $specify2 $auto$liberty.cc:737:execute$4296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4295
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_4
  wire $auto$rtlil.cc:2977:AndGate$4301
  wire $auto$rtlil.cc:2977:AndGate$4303
  wire $auto$rtlil.cc:2977:AndGate$4307
  wire $auto$rtlil.cc:2979:OrGate$4305
  wire $auto$rtlil.cc:2979:OrGate$4309
  attribute \capacitance "0.0043750000"
  wire input 2 \A1
  attribute \capacitance "0.0047900000"
  wire input 3 \A2
  attribute \capacitance "0.0042530000"
  wire input 5 \A3
  attribute \capacitance "0.0045730000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4300
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4302
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4306
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4304
    connect \A $auto$rtlil.cc:2977:AndGate$4301
    connect \B $auto$rtlil.cc:2977:AndGate$4303
    connect \Y $auto$rtlil.cc:2979:OrGate$4305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4308
    connect \A $auto$rtlil.cc:2979:OrGate$4305
    connect \B $auto$rtlil.cc:2977:AndGate$4307
    connect \Y $auto$rtlil.cc:2979:OrGate$4309
  end
  cell $specify2 $auto$liberty.cc:737:execute$4310
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4311
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4309
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_1
  wire $auto$rtlil.cc:2976:NotGate$4315
  wire $auto$rtlil.cc:2976:NotGate$4317
  wire $auto$rtlil.cc:2976:NotGate$4321
  wire $auto$rtlil.cc:2976:NotGate$4325
  wire $auto$rtlil.cc:2977:AndGate$4319
  wire $auto$rtlil.cc:2977:AndGate$4323
  wire $auto$rtlil.cc:2979:OrGate$4327
  attribute \capacitance "0.0023040000"
  wire input 2 \A1
  attribute \capacitance "0.0025250000"
  wire input 3 \A2
  attribute \capacitance "0.0024790000"
  wire input 5 \A3
  attribute \capacitance "0.0023300000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4318
    connect \A $auto$rtlil.cc:2976:NotGate$4315
    connect \B $auto$rtlil.cc:2976:NotGate$4317
    connect \Y $auto$rtlil.cc:2977:AndGate$4319
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4322
    connect \A $auto$rtlil.cc:2977:AndGate$4319
    connect \B $auto$rtlil.cc:2976:NotGate$4321
    connect \Y $auto$rtlil.cc:2977:AndGate$4323
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4326
    connect \A $auto$rtlil.cc:2977:AndGate$4323
    connect \B $auto$rtlil.cc:2976:NotGate$4325
    connect \Y $auto$rtlil.cc:2979:OrGate$4327
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4314
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4315
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4316
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4320
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4324
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4325
  end
  cell $specify2 $auto$liberty.cc:737:execute$4328
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4329
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4330
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4331
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4327
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_2
  wire $auto$rtlil.cc:2976:NotGate$4333
  wire $auto$rtlil.cc:2976:NotGate$4335
  wire $auto$rtlil.cc:2976:NotGate$4339
  wire $auto$rtlil.cc:2976:NotGate$4343
  wire $auto$rtlil.cc:2977:AndGate$4337
  wire $auto$rtlil.cc:2977:AndGate$4341
  wire $auto$rtlil.cc:2979:OrGate$4345
  attribute \capacitance "0.0044550000"
  wire input 2 \A1
  attribute \capacitance "0.0043700000"
  wire input 3 \A2
  attribute \capacitance "0.0043160000"
  wire input 5 \A3
  attribute \capacitance "0.0044040000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4336
    connect \A $auto$rtlil.cc:2976:NotGate$4333
    connect \B $auto$rtlil.cc:2976:NotGate$4335
    connect \Y $auto$rtlil.cc:2977:AndGate$4337
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4340
    connect \A $auto$rtlil.cc:2977:AndGate$4337
    connect \B $auto$rtlil.cc:2976:NotGate$4339
    connect \Y $auto$rtlil.cc:2977:AndGate$4341
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4344
    connect \A $auto$rtlil.cc:2977:AndGate$4341
    connect \B $auto$rtlil.cc:2976:NotGate$4343
    connect \Y $auto$rtlil.cc:2979:OrGate$4345
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4332
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4333
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4334
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4335
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4338
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4342
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4343
  end
  cell $specify2 $auto$liberty.cc:737:execute$4346
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4347
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4345
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_4
  wire $auto$rtlil.cc:2976:NotGate$4351
  wire $auto$rtlil.cc:2976:NotGate$4353
  wire $auto$rtlil.cc:2976:NotGate$4357
  wire $auto$rtlil.cc:2976:NotGate$4361
  wire $auto$rtlil.cc:2977:AndGate$4355
  wire $auto$rtlil.cc:2977:AndGate$4359
  wire $auto$rtlil.cc:2979:OrGate$4363
  attribute \capacitance "0.0086170000"
  wire input 2 \A1
  attribute \capacitance "0.0084620000"
  wire input 3 \A2
  attribute \capacitance "0.0086850000"
  wire input 5 \A3
  attribute \capacitance "0.0085620000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4354
    connect \A $auto$rtlil.cc:2976:NotGate$4351
    connect \B $auto$rtlil.cc:2976:NotGate$4353
    connect \Y $auto$rtlil.cc:2977:AndGate$4355
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4358
    connect \A $auto$rtlil.cc:2977:AndGate$4355
    connect \B $auto$rtlil.cc:2976:NotGate$4357
    connect \Y $auto$rtlil.cc:2977:AndGate$4359
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4362
    connect \A $auto$rtlil.cc:2977:AndGate$4359
    connect \B $auto$rtlil.cc:2976:NotGate$4361
    connect \Y $auto$rtlil.cc:2979:OrGate$4363
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4350
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4351
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4352
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4353
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4356
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4357
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4360
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4361
  end
  cell $specify2 $auto$liberty.cc:737:execute$4364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4363
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_1
  wire $auto$rtlil.cc:2977:AndGate$4369
  wire $auto$rtlil.cc:2977:AndGate$4371
  wire $auto$rtlil.cc:2977:AndGate$4375
  wire $auto$rtlil.cc:2977:AndGate$4379
  wire $auto$rtlil.cc:2977:AndGate$4383
  wire $auto$rtlil.cc:2977:AndGate$4387
  wire $auto$rtlil.cc:2979:OrGate$4373
  wire $auto$rtlil.cc:2979:OrGate$4377
  wire $auto$rtlil.cc:2979:OrGate$4381
  wire $auto$rtlil.cc:2979:OrGate$4385
  wire $auto$rtlil.cc:2979:OrGate$4389
  attribute \capacitance "0.0023170000"
  wire input 2 \A1
  attribute \capacitance "0.0024080000"
  wire input 3 \A2
  attribute \capacitance "0.0023210000"
  wire input 6 \A3
  attribute \capacitance "0.0023180000"
  wire input 4 \B1
  attribute \capacitance "0.0023740000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4368
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4370
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4374
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4378
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4379
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4382
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4383
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4386
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4372
    connect \A $auto$rtlil.cc:2977:AndGate$4369
    connect \B $auto$rtlil.cc:2977:AndGate$4371
    connect \Y $auto$rtlil.cc:2979:OrGate$4373
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4376
    connect \A $auto$rtlil.cc:2979:OrGate$4373
    connect \B $auto$rtlil.cc:2977:AndGate$4375
    connect \Y $auto$rtlil.cc:2979:OrGate$4377
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4380
    connect \A $auto$rtlil.cc:2979:OrGate$4377
    connect \B $auto$rtlil.cc:2977:AndGate$4379
    connect \Y $auto$rtlil.cc:2979:OrGate$4381
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4384
    connect \A $auto$rtlil.cc:2979:OrGate$4381
    connect \B $auto$rtlil.cc:2977:AndGate$4383
    connect \Y $auto$rtlil.cc:2979:OrGate$4385
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4388
    connect \A $auto$rtlil.cc:2979:OrGate$4385
    connect \B $auto$rtlil.cc:2977:AndGate$4387
    connect \Y $auto$rtlil.cc:2979:OrGate$4389
  end
  cell $specify2 $auto$liberty.cc:737:execute$4390
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4389
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_2
  wire $auto$rtlil.cc:2977:AndGate$4396
  wire $auto$rtlil.cc:2977:AndGate$4398
  wire $auto$rtlil.cc:2977:AndGate$4402
  wire $auto$rtlil.cc:2977:AndGate$4406
  wire $auto$rtlil.cc:2977:AndGate$4410
  wire $auto$rtlil.cc:2977:AndGate$4414
  wire $auto$rtlil.cc:2979:OrGate$4400
  wire $auto$rtlil.cc:2979:OrGate$4404
  wire $auto$rtlil.cc:2979:OrGate$4408
  wire $auto$rtlil.cc:2979:OrGate$4412
  wire $auto$rtlil.cc:2979:OrGate$4416
  attribute \capacitance "0.0023510000"
  wire input 2 \A1
  attribute \capacitance "0.0022960000"
  wire input 3 \A2
  attribute \capacitance "0.0022950000"
  wire input 6 \A3
  attribute \capacitance "0.0022760000"
  wire input 4 \B1
  attribute \capacitance "0.0023010000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4395
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4396
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4397
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4398
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4401
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4402
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4405
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4406
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4409
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4413
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4414
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4399
    connect \A $auto$rtlil.cc:2977:AndGate$4396
    connect \B $auto$rtlil.cc:2977:AndGate$4398
    connect \Y $auto$rtlil.cc:2979:OrGate$4400
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4403
    connect \A $auto$rtlil.cc:2979:OrGate$4400
    connect \B $auto$rtlil.cc:2977:AndGate$4402
    connect \Y $auto$rtlil.cc:2979:OrGate$4404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4407
    connect \A $auto$rtlil.cc:2979:OrGate$4404
    connect \B $auto$rtlil.cc:2977:AndGate$4406
    connect \Y $auto$rtlil.cc:2979:OrGate$4408
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4411
    connect \A $auto$rtlil.cc:2979:OrGate$4408
    connect \B $auto$rtlil.cc:2977:AndGate$4410
    connect \Y $auto$rtlil.cc:2979:OrGate$4412
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4415
    connect \A $auto$rtlil.cc:2979:OrGate$4412
    connect \B $auto$rtlil.cc:2977:AndGate$4414
    connect \Y $auto$rtlil.cc:2979:OrGate$4416
  end
  cell $specify2 $auto$liberty.cc:737:execute$4417
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4418
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4416
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_4
  wire $auto$rtlil.cc:2977:AndGate$4423
  wire $auto$rtlil.cc:2977:AndGate$4425
  wire $auto$rtlil.cc:2977:AndGate$4429
  wire $auto$rtlil.cc:2977:AndGate$4433
  wire $auto$rtlil.cc:2977:AndGate$4437
  wire $auto$rtlil.cc:2977:AndGate$4441
  wire $auto$rtlil.cc:2979:OrGate$4427
  wire $auto$rtlil.cc:2979:OrGate$4431
  wire $auto$rtlil.cc:2979:OrGate$4435
  wire $auto$rtlil.cc:2979:OrGate$4439
  wire $auto$rtlil.cc:2979:OrGate$4443
  attribute \capacitance "0.0043510000"
  wire input 2 \A1
  attribute \capacitance "0.0042450000"
  wire input 3 \A2
  attribute \capacitance "0.0042940000"
  wire input 6 \A3
  attribute \capacitance "0.0042390000"
  wire input 4 \B1
  attribute \capacitance "0.0042170000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4422
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4423
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4424
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4425
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4428
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4432
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4436
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4437
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4440
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4441
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4426
    connect \A $auto$rtlil.cc:2977:AndGate$4423
    connect \B $auto$rtlil.cc:2977:AndGate$4425
    connect \Y $auto$rtlil.cc:2979:OrGate$4427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4430
    connect \A $auto$rtlil.cc:2979:OrGate$4427
    connect \B $auto$rtlil.cc:2977:AndGate$4429
    connect \Y $auto$rtlil.cc:2979:OrGate$4431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4434
    connect \A $auto$rtlil.cc:2979:OrGate$4431
    connect \B $auto$rtlil.cc:2977:AndGate$4433
    connect \Y $auto$rtlil.cc:2979:OrGate$4435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4438
    connect \A $auto$rtlil.cc:2979:OrGate$4435
    connect \B $auto$rtlil.cc:2977:AndGate$4437
    connect \Y $auto$rtlil.cc:2979:OrGate$4439
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4442
    connect \A $auto$rtlil.cc:2979:OrGate$4439
    connect \B $auto$rtlil.cc:2977:AndGate$4441
    connect \Y $auto$rtlil.cc:2979:OrGate$4443
  end
  cell $specify2 $auto$liberty.cc:737:execute$4444
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4445
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4446
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4443
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_1
  wire $auto$rtlil.cc:2976:NotGate$4450
  wire $auto$rtlil.cc:2976:NotGate$4452
  wire $auto$rtlil.cc:2976:NotGate$4456
  wire $auto$rtlil.cc:2976:NotGate$4460
  wire $auto$rtlil.cc:2976:NotGate$4462
  wire $auto$rtlil.cc:2977:AndGate$4454
  wire $auto$rtlil.cc:2977:AndGate$4458
  wire $auto$rtlil.cc:2977:AndGate$4464
  wire $auto$rtlil.cc:2979:OrGate$4466
  attribute \capacitance "0.0023140000"
  wire input 2 \A1
  attribute \capacitance "0.0024000000"
  wire input 3 \A2
  attribute \capacitance "0.0022880000"
  wire input 6 \A3
  attribute \capacitance "0.0023490000"
  wire input 4 \B1
  attribute \capacitance "0.0023840000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4453
    connect \A $auto$rtlil.cc:2976:NotGate$4450
    connect \B $auto$rtlil.cc:2976:NotGate$4452
    connect \Y $auto$rtlil.cc:2977:AndGate$4454
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4457
    connect \A $auto$rtlil.cc:2977:AndGate$4454
    connect \B $auto$rtlil.cc:2976:NotGate$4456
    connect \Y $auto$rtlil.cc:2977:AndGate$4458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4463
    connect \A $auto$rtlil.cc:2976:NotGate$4460
    connect \B $auto$rtlil.cc:2976:NotGate$4462
    connect \Y $auto$rtlil.cc:2977:AndGate$4464
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4465
    connect \A $auto$rtlil.cc:2977:AndGate$4458
    connect \B $auto$rtlil.cc:2977:AndGate$4464
    connect \Y $auto$rtlil.cc:2979:OrGate$4466
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4449
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4450
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4451
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4452
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4455
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4456
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4459
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4460
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4461
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4462
  end
  cell $specify2 $auto$liberty.cc:737:execute$4467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4466
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_2
  wire $auto$rtlil.cc:2976:NotGate$4473
  wire $auto$rtlil.cc:2976:NotGate$4475
  wire $auto$rtlil.cc:2976:NotGate$4479
  wire $auto$rtlil.cc:2976:NotGate$4483
  wire $auto$rtlil.cc:2976:NotGate$4485
  wire $auto$rtlil.cc:2977:AndGate$4477
  wire $auto$rtlil.cc:2977:AndGate$4481
  wire $auto$rtlil.cc:2977:AndGate$4487
  wire $auto$rtlil.cc:2979:OrGate$4489
  attribute \capacitance "0.0044600000"
  wire input 2 \A1
  attribute \capacitance "0.0043190000"
  wire input 3 \A2
  attribute \capacitance "0.0043800000"
  wire input 6 \A3
  attribute \capacitance "0.0043800000"
  wire input 4 \B1
  attribute \capacitance "0.0042410000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4476
    connect \A $auto$rtlil.cc:2976:NotGate$4473
    connect \B $auto$rtlil.cc:2976:NotGate$4475
    connect \Y $auto$rtlil.cc:2977:AndGate$4477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4480
    connect \A $auto$rtlil.cc:2977:AndGate$4477
    connect \B $auto$rtlil.cc:2976:NotGate$4479
    connect \Y $auto$rtlil.cc:2977:AndGate$4481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4486
    connect \A $auto$rtlil.cc:2976:NotGate$4483
    connect \B $auto$rtlil.cc:2976:NotGate$4485
    connect \Y $auto$rtlil.cc:2977:AndGate$4487
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4488
    connect \A $auto$rtlil.cc:2977:AndGate$4481
    connect \B $auto$rtlil.cc:2977:AndGate$4487
    connect \Y $auto$rtlil.cc:2979:OrGate$4489
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4472
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4474
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4478
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4482
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4483
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4484
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4485
  end
  cell $specify2 $auto$liberty.cc:737:execute$4490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4493
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4494
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4489
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_4
  wire $auto$rtlil.cc:2976:NotGate$4496
  wire $auto$rtlil.cc:2976:NotGate$4498
  wire $auto$rtlil.cc:2976:NotGate$4502
  wire $auto$rtlil.cc:2976:NotGate$4506
  wire $auto$rtlil.cc:2976:NotGate$4508
  wire $auto$rtlil.cc:2977:AndGate$4500
  wire $auto$rtlil.cc:2977:AndGate$4504
  wire $auto$rtlil.cc:2977:AndGate$4510
  wire $auto$rtlil.cc:2979:OrGate$4512
  attribute \capacitance "0.0086590000"
  wire input 2 \A1
  attribute \capacitance "0.0082520000"
  wire input 3 \A2
  attribute \capacitance "0.0084670000"
  wire input 6 \A3
  attribute \capacitance "0.0083800000"
  wire input 4 \B1
  attribute \capacitance "0.0083060000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4499
    connect \A $auto$rtlil.cc:2976:NotGate$4496
    connect \B $auto$rtlil.cc:2976:NotGate$4498
    connect \Y $auto$rtlil.cc:2977:AndGate$4500
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4503
    connect \A $auto$rtlil.cc:2977:AndGate$4500
    connect \B $auto$rtlil.cc:2976:NotGate$4502
    connect \Y $auto$rtlil.cc:2977:AndGate$4504
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4509
    connect \A $auto$rtlil.cc:2976:NotGate$4506
    connect \B $auto$rtlil.cc:2976:NotGate$4508
    connect \Y $auto$rtlil.cc:2977:AndGate$4510
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4511
    connect \A $auto$rtlil.cc:2977:AndGate$4504
    connect \B $auto$rtlil.cc:2977:AndGate$4510
    connect \Y $auto$rtlil.cc:2979:OrGate$4512
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4495
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4496
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4497
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4498
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4501
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4502
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4505
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4506
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4507
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4508
  end
  cell $specify2 $auto$liberty.cc:737:execute$4513
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4514
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4515
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4512
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_1
  wire $auto$rtlil.cc:2977:AndGate$4519
  wire $auto$rtlil.cc:2977:AndGate$4521
  wire $auto$rtlil.cc:2977:AndGate$4525
  wire $auto$rtlil.cc:2977:AndGate$4529
  wire $auto$rtlil.cc:2979:OrGate$4523
  wire $auto$rtlil.cc:2979:OrGate$4527
  wire $auto$rtlil.cc:2979:OrGate$4531
  attribute \capacitance "0.0023150000"
  wire input 2 \A1
  attribute \capacitance "0.0023980000"
  wire input 3 \A2
  attribute \capacitance "0.0023890000"
  wire input 5 \A3
  attribute \capacitance "0.0024250000"
  wire input 6 \A4
  attribute \capacitance "0.0023950000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4518
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4519
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4520
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4524
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4528
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4529
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4522
    connect \A $auto$rtlil.cc:2977:AndGate$4519
    connect \B $auto$rtlil.cc:2977:AndGate$4521
    connect \Y $auto$rtlil.cc:2979:OrGate$4523
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4526
    connect \A $auto$rtlil.cc:2979:OrGate$4523
    connect \B $auto$rtlil.cc:2977:AndGate$4525
    connect \Y $auto$rtlil.cc:2979:OrGate$4527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4530
    connect \A $auto$rtlil.cc:2979:OrGate$4527
    connect \B $auto$rtlil.cc:2977:AndGate$4529
    connect \Y $auto$rtlil.cc:2979:OrGate$4531
  end
  cell $specify2 $auto$liberty.cc:737:execute$4532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4533
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4534
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4535
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4536
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4531
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_2
  wire $auto$rtlil.cc:2977:AndGate$4538
  wire $auto$rtlil.cc:2977:AndGate$4540
  wire $auto$rtlil.cc:2977:AndGate$4544
  wire $auto$rtlil.cc:2977:AndGate$4548
  wire $auto$rtlil.cc:2979:OrGate$4542
  wire $auto$rtlil.cc:2979:OrGate$4546
  wire $auto$rtlil.cc:2979:OrGate$4550
  attribute \capacitance "0.0023700000"
  wire input 2 \A1
  attribute \capacitance "0.0023900000"
  wire input 3 \A2
  attribute \capacitance "0.0023900000"
  wire input 5 \A3
  attribute \capacitance "0.0023050000"
  wire input 6 \A4
  attribute \capacitance "0.0023190000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4537
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4538
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4539
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4540
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4543
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4544
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4547
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4548
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4541
    connect \A $auto$rtlil.cc:2977:AndGate$4538
    connect \B $auto$rtlil.cc:2977:AndGate$4540
    connect \Y $auto$rtlil.cc:2979:OrGate$4542
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4545
    connect \A $auto$rtlil.cc:2979:OrGate$4542
    connect \B $auto$rtlil.cc:2977:AndGate$4544
    connect \Y $auto$rtlil.cc:2979:OrGate$4546
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4549
    connect \A $auto$rtlil.cc:2979:OrGate$4546
    connect \B $auto$rtlil.cc:2977:AndGate$4548
    connect \Y $auto$rtlil.cc:2979:OrGate$4550
  end
  cell $specify2 $auto$liberty.cc:737:execute$4551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4552
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4553
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4554
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4555
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4550
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_4
  wire $auto$rtlil.cc:2977:AndGate$4557
  wire $auto$rtlil.cc:2977:AndGate$4559
  wire $auto$rtlil.cc:2977:AndGate$4563
  wire $auto$rtlil.cc:2977:AndGate$4567
  wire $auto$rtlil.cc:2979:OrGate$4561
  wire $auto$rtlil.cc:2979:OrGate$4565
  wire $auto$rtlil.cc:2979:OrGate$4569
  attribute \capacitance "0.0044650000"
  wire input 2 \A1
  attribute \capacitance "0.0044620000"
  wire input 3 \A2
  attribute \capacitance "0.0041920000"
  wire input 5 \A3
  attribute \capacitance "0.0042080000"
  wire input 6 \A4
  attribute \capacitance "0.0044470000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4556
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4557
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4558
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4559
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4562
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4563
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4566
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4567
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4560
    connect \A $auto$rtlil.cc:2977:AndGate$4557
    connect \B $auto$rtlil.cc:2977:AndGate$4559
    connect \Y $auto$rtlil.cc:2979:OrGate$4561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4564
    connect \A $auto$rtlil.cc:2979:OrGate$4561
    connect \B $auto$rtlil.cc:2977:AndGate$4563
    connect \Y $auto$rtlil.cc:2979:OrGate$4565
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4568
    connect \A $auto$rtlil.cc:2979:OrGate$4565
    connect \B $auto$rtlil.cc:2977:AndGate$4567
    connect \Y $auto$rtlil.cc:2979:OrGate$4569
  end
  cell $specify2 $auto$liberty.cc:737:execute$4570
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4571
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4572
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4573
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4569
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_1
  wire $auto$rtlil.cc:2976:NotGate$4576
  wire $auto$rtlil.cc:2976:NotGate$4578
  wire $auto$rtlil.cc:2976:NotGate$4582
  wire $auto$rtlil.cc:2976:NotGate$4586
  wire $auto$rtlil.cc:2976:NotGate$4590
  wire $auto$rtlil.cc:2977:AndGate$4580
  wire $auto$rtlil.cc:2977:AndGate$4584
  wire $auto$rtlil.cc:2977:AndGate$4588
  wire $auto$rtlil.cc:2979:OrGate$4592
  attribute \capacitance "0.0023290000"
  wire input 2 \A1
  attribute \capacitance "0.0024190000"
  wire input 3 \A2
  attribute \capacitance "0.0024070000"
  wire input 5 \A3
  attribute \capacitance "0.0023800000"
  wire input 6 \A4
  attribute \capacitance "0.0022880000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4579
    connect \A $auto$rtlil.cc:2976:NotGate$4576
    connect \B $auto$rtlil.cc:2976:NotGate$4578
    connect \Y $auto$rtlil.cc:2977:AndGate$4580
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4583
    connect \A $auto$rtlil.cc:2977:AndGate$4580
    connect \B $auto$rtlil.cc:2976:NotGate$4582
    connect \Y $auto$rtlil.cc:2977:AndGate$4584
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4587
    connect \A $auto$rtlil.cc:2977:AndGate$4584
    connect \B $auto$rtlil.cc:2976:NotGate$4586
    connect \Y $auto$rtlil.cc:2977:AndGate$4588
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4591
    connect \A $auto$rtlil.cc:2977:AndGate$4588
    connect \B $auto$rtlil.cc:2976:NotGate$4590
    connect \Y $auto$rtlil.cc:2979:OrGate$4592
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4575
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4576
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4577
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4578
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4581
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4585
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4586
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4589
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4590
  end
  cell $specify2 $auto$liberty.cc:737:execute$4593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4595
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4596
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4597
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4592
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_2
  wire $auto$rtlil.cc:2976:NotGate$4599
  wire $auto$rtlil.cc:2976:NotGate$4601
  wire $auto$rtlil.cc:2976:NotGate$4605
  wire $auto$rtlil.cc:2976:NotGate$4609
  wire $auto$rtlil.cc:2976:NotGate$4613
  wire $auto$rtlil.cc:2977:AndGate$4603
  wire $auto$rtlil.cc:2977:AndGate$4607
  wire $auto$rtlil.cc:2977:AndGate$4611
  wire $auto$rtlil.cc:2979:OrGate$4615
  attribute \capacitance "0.0044270000"
  wire input 2 \A1
  attribute \capacitance "0.0042970000"
  wire input 3 \A2
  attribute \capacitance "0.0043230000"
  wire input 5 \A3
  attribute \capacitance "0.0043310000"
  wire input 6 \A4
  attribute \capacitance "0.0043460000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4602
    connect \A $auto$rtlil.cc:2976:NotGate$4599
    connect \B $auto$rtlil.cc:2976:NotGate$4601
    connect \Y $auto$rtlil.cc:2977:AndGate$4603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4606
    connect \A $auto$rtlil.cc:2977:AndGate$4603
    connect \B $auto$rtlil.cc:2976:NotGate$4605
    connect \Y $auto$rtlil.cc:2977:AndGate$4607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4610
    connect \A $auto$rtlil.cc:2977:AndGate$4607
    connect \B $auto$rtlil.cc:2976:NotGate$4609
    connect \Y $auto$rtlil.cc:2977:AndGate$4611
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4614
    connect \A $auto$rtlil.cc:2977:AndGate$4611
    connect \B $auto$rtlil.cc:2976:NotGate$4613
    connect \Y $auto$rtlil.cc:2979:OrGate$4615
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4598
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4599
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4600
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4601
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4604
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4608
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4612
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4613
  end
  cell $specify2 $auto$liberty.cc:737:execute$4616
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4617
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4618
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4619
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4620
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4615
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_4
  wire $auto$rtlil.cc:2976:NotGate$4622
  wire $auto$rtlil.cc:2976:NotGate$4624
  wire $auto$rtlil.cc:2976:NotGate$4628
  wire $auto$rtlil.cc:2976:NotGate$4632
  wire $auto$rtlil.cc:2976:NotGate$4636
  wire $auto$rtlil.cc:2977:AndGate$4626
  wire $auto$rtlil.cc:2977:AndGate$4630
  wire $auto$rtlil.cc:2977:AndGate$4634
  wire $auto$rtlil.cc:2979:OrGate$4638
  attribute \capacitance "0.0086400000"
  wire input 2 \A1
  attribute \capacitance "0.0084130000"
  wire input 3 \A2
  attribute \capacitance "0.0083630000"
  wire input 5 \A3
  attribute \capacitance "0.0084050000"
  wire input 6 \A4
  attribute \capacitance "0.0086500000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4625
    connect \A $auto$rtlil.cc:2976:NotGate$4622
    connect \B $auto$rtlil.cc:2976:NotGate$4624
    connect \Y $auto$rtlil.cc:2977:AndGate$4626
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4629
    connect \A $auto$rtlil.cc:2977:AndGate$4626
    connect \B $auto$rtlil.cc:2976:NotGate$4628
    connect \Y $auto$rtlil.cc:2977:AndGate$4630
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4633
    connect \A $auto$rtlil.cc:2977:AndGate$4630
    connect \B $auto$rtlil.cc:2976:NotGate$4632
    connect \Y $auto$rtlil.cc:2977:AndGate$4634
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4637
    connect \A $auto$rtlil.cc:2977:AndGate$4634
    connect \B $auto$rtlil.cc:2976:NotGate$4636
    connect \Y $auto$rtlil.cc:2979:OrGate$4638
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4621
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4622
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4623
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4624
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4627
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4628
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4631
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4632
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4635
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4636
  end
  cell $specify2 $auto$liberty.cc:737:execute$4639
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4640
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4641
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4642
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4643
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4638
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_0
  wire $auto$rtlil.cc:2979:OrGate$4645
  attribute \capacitance "0.0015330000"
  wire input 1 \A
  attribute \capacitance "0.0014860000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4644
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4645
  end
  cell $specify2 $auto$liberty.cc:737:execute$4646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4645
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_1
  wire $auto$rtlil.cc:2979:OrGate$4649
  attribute \capacitance "0.0014710000"
  wire input 1 \A
  attribute \capacitance "0.0014600000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4648
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4649
  end
  cell $specify2 $auto$liberty.cc:737:execute$4650
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4651
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4649
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_2
  wire $auto$rtlil.cc:2979:OrGate$4653
  attribute \capacitance "0.0014920000"
  wire input 1 \A
  attribute \capacitance "0.0014080000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4652
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4653
  end
  cell $specify2 $auto$liberty.cc:737:execute$4654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4653
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_4
  wire $auto$rtlil.cc:2979:OrGate$4657
  attribute \capacitance "0.0024100000"
  wire input 1 \A
  attribute \capacitance "0.0023670000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4656
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4657
  end
  cell $specify2 $auto$liberty.cc:737:execute$4658
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4659
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4657
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_1
  wire $auto$rtlil.cc:2976:NotGate$4661
  wire $auto$rtlil.cc:2979:OrGate$4663
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  attribute \capacitance "0.0014180000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4662
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4661
    connect \Y $auto$rtlil.cc:2979:OrGate$4663
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4660
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4661
  end
  cell $specify2 $auto$liberty.cc:737:execute$4664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4665
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4663
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_2
  wire $auto$rtlil.cc:2976:NotGate$4667
  wire $auto$rtlil.cc:2979:OrGate$4669
  attribute \capacitance "0.0017060000"
  wire input 1 \A
  attribute \capacitance "0.0014220000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4668
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4667
    connect \Y $auto$rtlil.cc:2979:OrGate$4669
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4666
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4667
  end
  cell $specify2 $auto$liberty.cc:737:execute$4670
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4669
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_4
  wire $auto$rtlil.cc:2976:NotGate$4673
  wire $auto$rtlil.cc:2979:OrGate$4675
  attribute \capacitance "0.0024740000"
  wire input 1 \A
  attribute \capacitance "0.0015690000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4674
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4673
    connect \Y $auto$rtlil.cc:2979:OrGate$4675
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4672
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4673
  end
  cell $specify2 $auto$liberty.cc:737:execute$4676
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4677
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4675
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_1
  wire $auto$rtlil.cc:2979:OrGate$4679
  wire $auto$rtlil.cc:2979:OrGate$4681
  attribute \capacitance "0.0015700000"
  wire input 1 \A
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  attribute \capacitance "0.0013960000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4678
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4679
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4680
    connect \A $auto$rtlil.cc:2979:OrGate$4679
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4681
  end
  cell $specify2 $auto$liberty.cc:737:execute$4682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4681
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_2
  wire $auto$rtlil.cc:2979:OrGate$4686
  wire $auto$rtlil.cc:2979:OrGate$4688
  attribute \capacitance "0.0015540000"
  wire input 1 \A
  attribute \capacitance "0.0016220000"
  wire input 2 \B
  attribute \capacitance "0.0013790000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4685
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4686
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4687
    connect \A $auto$rtlil.cc:2979:OrGate$4686
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4688
  end
  cell $specify2 $auto$liberty.cc:737:execute$4689
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4688
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_4
  wire $auto$rtlil.cc:2979:OrGate$4693
  wire $auto$rtlil.cc:2979:OrGate$4695
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  attribute \capacitance "0.0023510000"
  wire input 2 \B
  attribute \capacitance "0.0023010000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4692
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4693
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4694
    connect \A $auto$rtlil.cc:2979:OrGate$4693
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4695
  end
  cell $specify2 $auto$liberty.cc:737:execute$4696
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4697
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4698
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4695
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_1
  wire $auto$rtlil.cc:2976:NotGate$4702
  wire $auto$rtlil.cc:2979:OrGate$4700
  wire $auto$rtlil.cc:2979:OrGate$4704
  attribute \capacitance "0.0015730000"
  wire input 1 \A
  attribute \capacitance "0.0017330000"
  wire input 2 \B
  attribute \capacitance "0.0013530000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4699
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4700
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4703
    connect \A $auto$rtlil.cc:2979:OrGate$4700
    connect \B $auto$rtlil.cc:2976:NotGate$4702
    connect \Y $auto$rtlil.cc:2979:OrGate$4704
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4701
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4702
  end
  cell $specify2 $auto$liberty.cc:737:execute$4705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4707
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4704
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_2
  wire $auto$rtlil.cc:2976:NotGate$4711
  wire $auto$rtlil.cc:2979:OrGate$4709
  wire $auto$rtlil.cc:2979:OrGate$4713
  attribute \capacitance "0.0014640000"
  wire input 1 \A
  attribute \capacitance "0.0015510000"
  wire input 2 \B
  attribute \capacitance "0.0015090000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4708
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4709
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4712
    connect \A $auto$rtlil.cc:2979:OrGate$4709
    connect \B $auto$rtlil.cc:2976:NotGate$4711
    connect \Y $auto$rtlil.cc:2979:OrGate$4713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4710
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4711
  end
  cell $specify2 $auto$liberty.cc:737:execute$4714
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4715
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4713
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_4
  wire $auto$rtlil.cc:2976:NotGate$4720
  wire $auto$rtlil.cc:2979:OrGate$4718
  wire $auto$rtlil.cc:2979:OrGate$4722
  attribute \capacitance "0.0024290000"
  wire input 1 \A
  attribute \capacitance "0.0023740000"
  wire input 2 \B
  attribute \capacitance "0.0014920000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4717
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4718
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4721
    connect \A $auto$rtlil.cc:2979:OrGate$4718
    connect \B $auto$rtlil.cc:2976:NotGate$4720
    connect \Y $auto$rtlil.cc:2979:OrGate$4722
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4719
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4720
  end
  cell $specify2 $auto$liberty.cc:737:execute$4723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4724
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4722
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_1
  wire $auto$rtlil.cc:2979:OrGate$4727
  wire $auto$rtlil.cc:2979:OrGate$4729
  wire $auto$rtlil.cc:2979:OrGate$4731
  attribute \capacitance "0.0014380000"
  wire input 1 \A
  attribute \capacitance "0.0017270000"
  wire input 2 \B
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0013590000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4726
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4727
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4728
    connect \A $auto$rtlil.cc:2979:OrGate$4727
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4729
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4730
    connect \A $auto$rtlil.cc:2979:OrGate$4729
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4731
  end
  cell $specify2 $auto$liberty.cc:737:execute$4732
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4734
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4735
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4731
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_2
  wire $auto$rtlil.cc:2979:OrGate$4737
  wire $auto$rtlil.cc:2979:OrGate$4739
  wire $auto$rtlil.cc:2979:OrGate$4741
  attribute \capacitance "0.0014250000"
  wire input 1 \A
  attribute \capacitance "0.0017160000"
  wire input 2 \B
  attribute \capacitance "0.0015080000"
  wire input 3 \C
  attribute \capacitance "0.0013490000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4736
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4737
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4738
    connect \A $auto$rtlil.cc:2979:OrGate$4737
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4739
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4740
    connect \A $auto$rtlil.cc:2979:OrGate$4739
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4741
  end
  cell $specify2 $auto$liberty.cc:737:execute$4742
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4745
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4741
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_4
  wire $auto$rtlil.cc:2979:OrGate$4747
  wire $auto$rtlil.cc:2979:OrGate$4749
  wire $auto$rtlil.cc:2979:OrGate$4751
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  attribute \capacitance "0.0024510000"
  wire input 2 \B
  attribute \capacitance "0.0024460000"
  wire input 3 \C
  attribute \capacitance "0.0023000000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4746
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4747
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4748
    connect \A $auto$rtlil.cc:2979:OrGate$4747
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4749
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4750
    connect \A $auto$rtlil.cc:2979:OrGate$4749
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4751
  end
  cell $specify2 $auto$liberty.cc:737:execute$4752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4751
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_1
  wire $auto$rtlil.cc:2976:NotGate$4761
  wire $auto$rtlil.cc:2979:OrGate$4757
  wire $auto$rtlil.cc:2979:OrGate$4759
  wire $auto$rtlil.cc:2979:OrGate$4763
  attribute \capacitance "0.0014450000"
  wire input 1 \A
  attribute \capacitance "0.0018110000"
  wire input 2 \B
  attribute \capacitance "0.0015030000"
  wire input 3 \C
  attribute \capacitance "0.0014190000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4756
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4757
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4758
    connect \A $auto$rtlil.cc:2979:OrGate$4757
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4759
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4762
    connect \A $auto$rtlil.cc:2979:OrGate$4759
    connect \B $auto$rtlil.cc:2976:NotGate$4761
    connect \Y $auto$rtlil.cc:2979:OrGate$4763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4760
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4761
  end
  cell $specify2 $auto$liberty.cc:737:execute$4764
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4767
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4763
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_2
  wire $auto$rtlil.cc:2976:NotGate$4773
  wire $auto$rtlil.cc:2979:OrGate$4769
  wire $auto$rtlil.cc:2979:OrGate$4771
  wire $auto$rtlil.cc:2979:OrGate$4775
  attribute \capacitance "0.0014520000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  attribute \capacitance "0.0014920000"
  wire input 3 \C
  attribute \capacitance "0.0014390000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4768
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4769
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4770
    connect \A $auto$rtlil.cc:2979:OrGate$4769
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4771
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4774
    connect \A $auto$rtlil.cc:2979:OrGate$4771
    connect \B $auto$rtlil.cc:2976:NotGate$4773
    connect \Y $auto$rtlil.cc:2979:OrGate$4775
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4772
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4773
  end
  cell $specify2 $auto$liberty.cc:737:execute$4776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4779
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4775
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_4
  wire $auto$rtlil.cc:2976:NotGate$4785
  wire $auto$rtlil.cc:2979:OrGate$4781
  wire $auto$rtlil.cc:2979:OrGate$4783
  wire $auto$rtlil.cc:2979:OrGate$4787
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  attribute \capacitance "0.0024460000"
  wire input 2 \B
  attribute \capacitance "0.0024470000"
  wire input 3 \C
  attribute \capacitance "0.0014850000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4780
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4781
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4782
    connect \A $auto$rtlil.cc:2979:OrGate$4781
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4783
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4786
    connect \A $auto$rtlil.cc:2979:OrGate$4783
    connect \B $auto$rtlil.cc:2976:NotGate$4785
    connect \Y $auto$rtlil.cc:2979:OrGate$4787
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4784
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4785
  end
  cell $specify2 $auto$liberty.cc:737:execute$4788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4787
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_1
  wire $auto$rtlil.cc:2976:NotGate$4795
  wire $auto$rtlil.cc:2976:NotGate$4799
  wire $auto$rtlil.cc:2979:OrGate$4793
  wire $auto$rtlil.cc:2979:OrGate$4797
  wire $auto$rtlil.cc:2979:OrGate$4801
  attribute \capacitance "0.0015030000"
  wire input 1 \A
  attribute \capacitance "0.0015440000"
  wire input 2 \B
  attribute \capacitance "0.0015160000"
  wire input 4 \C_N
  attribute \capacitance "0.0014080000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4792
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4793
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4796
    connect \A $auto$rtlil.cc:2979:OrGate$4793
    connect \B $auto$rtlil.cc:2976:NotGate$4795
    connect \Y $auto$rtlil.cc:2979:OrGate$4797
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4800
    connect \A $auto$rtlil.cc:2979:OrGate$4797
    connect \B $auto$rtlil.cc:2976:NotGate$4799
    connect \Y $auto$rtlil.cc:2979:OrGate$4801
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4794
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4795
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4798
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4799
  end
  cell $specify2 $auto$liberty.cc:737:execute$4802
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4804
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4805
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4801
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_2
  wire $auto$rtlil.cc:2976:NotGate$4809
  wire $auto$rtlil.cc:2976:NotGate$4813
  wire $auto$rtlil.cc:2979:OrGate$4807
  wire $auto$rtlil.cc:2979:OrGate$4811
  wire $auto$rtlil.cc:2979:OrGate$4815
  attribute \capacitance "0.0014890000"
  wire input 1 \A
  attribute \capacitance "0.0015340000"
  wire input 2 \B
  attribute \capacitance "0.0015170000"
  wire input 4 \C_N
  attribute \capacitance "0.0014070000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4806
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4807
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4810
    connect \A $auto$rtlil.cc:2979:OrGate$4807
    connect \B $auto$rtlil.cc:2976:NotGate$4809
    connect \Y $auto$rtlil.cc:2979:OrGate$4811
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4814
    connect \A $auto$rtlil.cc:2979:OrGate$4811
    connect \B $auto$rtlil.cc:2976:NotGate$4813
    connect \Y $auto$rtlil.cc:2979:OrGate$4815
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4808
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4809
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4812
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4813
  end
  cell $specify2 $auto$liberty.cc:737:execute$4816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4815
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_4
  wire $auto$rtlil.cc:2976:NotGate$4823
  wire $auto$rtlil.cc:2976:NotGate$4827
  wire $auto$rtlil.cc:2979:OrGate$4821
  wire $auto$rtlil.cc:2979:OrGate$4825
  wire $auto$rtlil.cc:2979:OrGate$4829
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  attribute \capacitance "0.0024190000"
  wire input 2 \B
  attribute \capacitance "0.0015030000"
  wire input 4 \C_N
  attribute \capacitance "0.0013970000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4820
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4824
    connect \A $auto$rtlil.cc:2979:OrGate$4821
    connect \B $auto$rtlil.cc:2976:NotGate$4823
    connect \Y $auto$rtlil.cc:2979:OrGate$4825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4828
    connect \A $auto$rtlil.cc:2979:OrGate$4825
    connect \B $auto$rtlil.cc:2976:NotGate$4827
    connect \Y $auto$rtlil.cc:2979:OrGate$4829
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4822
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4823
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4826
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4827
  end
  cell $specify2 $auto$liberty.cc:737:execute$4830
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4832
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4833
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4829
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__probe_p_8
  attribute \capacitance "0.0068580000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$4834
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__probec_p_8
  attribute \capacitance "0.0068760000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$4835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$4837
  wire $auto$rtlil.cc:2976:NotGate$4839
  wire $auto$rtlil.cc:2976:NotGate$4841
  wire $auto$rtlil.cc:2976:NotGate$4849
  wire $auto$rtlil.cc:2977:AndGate$4843
  wire $auto$rtlil.cc:2977:AndGate$4845
  wire $auto$rtlil.cc:2979:OrGate$4847
  attribute \capacitance "0.0017800000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015380000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016200000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017630000"
  wire input 7 \SCD
  attribute \capacitance "0.0026290000"
  wire input 8 \SCE
  attribute \capacitance "0.0034340000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4842
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4841
    connect \Y $auto$rtlil.cc:2977:AndGate$4843
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4844
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4845
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4846
    connect \A $auto$rtlil.cc:2977:AndGate$4843
    connect \B $auto$rtlil.cc:2977:AndGate$4845
    connect \Y $auto$rtlil.cc:2979:OrGate$4847
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4850
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4851
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4847
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4836
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4837
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4838
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4839
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4840
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4841
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4848
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4849
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "41.289600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$4853
  wire $auto$rtlil.cc:2976:NotGate$4855
  wire $auto$rtlil.cc:2976:NotGate$4857
  wire $auto$rtlil.cc:2976:NotGate$4865
  wire $auto$rtlil.cc:2977:AndGate$4859
  wire $auto$rtlil.cc:2977:AndGate$4861
  wire $auto$rtlil.cc:2979:OrGate$4863
  attribute \capacitance "0.0017700000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015420000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016250000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017590000"
  wire input 7 \SCD
  attribute \capacitance "0.0026180000"
  wire input 8 \SCE
  attribute \capacitance "0.0034250000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4858
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4857
    connect \Y $auto$rtlil.cc:2977:AndGate$4859
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4860
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4861
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4862
    connect \A $auto$rtlil.cc:2977:AndGate$4859
    connect \B $auto$rtlil.cc:2977:AndGate$4861
    connect \Y $auto$rtlil.cc:2979:OrGate$4863
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4866
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4867
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4863
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4852
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4853
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4854
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4855
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4856
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4857
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4864
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4865
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$4869
  wire $auto$rtlil.cc:2976:NotGate$4871
  wire $auto$rtlil.cc:2976:NotGate$4879
  wire $auto$rtlil.cc:2977:AndGate$4873
  wire $auto$rtlil.cc:2977:AndGate$4875
  wire $auto$rtlil.cc:2979:OrGate$4877
  attribute \capacitance "0.0017630000"
  wire input 1 \CLK
  attribute \capacitance "0.0015420000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016390000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017440000"
  wire input 7 \SCD
  attribute \capacitance "0.0026210000"
  wire input 8 \SCE
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4872
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4871
    connect \Y $auto$rtlil.cc:2977:AndGate$4873
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4874
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4875
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4876
    connect \A $auto$rtlil.cc:2977:AndGate$4873
    connect \B $auto$rtlil.cc:2977:AndGate$4875
    connect \Y $auto$rtlil.cc:2979:OrGate$4877
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4880
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$4881
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4877
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4868
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4869
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4870
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4871
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4878
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4879
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$4883
  wire $auto$rtlil.cc:2976:NotGate$4885
  wire $auto$rtlil.cc:2977:AndGate$4887
  wire $auto$rtlil.cc:2977:AndGate$4889
  wire $auto$rtlil.cc:2979:OrGate$4891
  attribute \capacitance "0.0024510000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035110000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4886
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4885
    connect \Y $auto$rtlil.cc:2977:AndGate$4887
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4888
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4889
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4890
    connect \A $auto$rtlil.cc:2977:AndGate$4887
    connect \B $auto$rtlil.cc:2977:AndGate$4889
    connect \Y $auto$rtlil.cc:2979:OrGate$4891
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4892
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4893
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4891
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4882
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4883
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4884
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4885
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$4895
  wire $auto$rtlil.cc:2976:NotGate$4897
  wire $auto$rtlil.cc:2977:AndGate$4899
  wire $auto$rtlil.cc:2977:AndGate$4901
  wire $auto$rtlil.cc:2979:OrGate$4903
  attribute \capacitance "0.0024460000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035140000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4898
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4897
    connect \Y $auto$rtlil.cc:2977:AndGate$4899
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4900
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4901
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4902
    connect \A $auto$rtlil.cc:2977:AndGate$4899
    connect \B $auto$rtlil.cc:2977:AndGate$4901
    connect \Y $auto$rtlil.cc:2979:OrGate$4903
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4904
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4905
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4903
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4894
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4895
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4896
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4897
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "31.280000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$4907
  wire $auto$rtlil.cc:2976:NotGate$4909
  wire $auto$rtlil.cc:2976:NotGate$4911
  wire $auto$rtlil.cc:2977:AndGate$4913
  wire $auto$rtlil.cc:2977:AndGate$4915
  wire $auto$rtlil.cc:2979:OrGate$4917
  attribute \capacitance "0.0024530000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0016130000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0035030000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036840000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4912
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4911
    connect \Y $auto$rtlil.cc:2977:AndGate$4913
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4914
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4915
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4916
    connect \A $auto$rtlil.cc:2977:AndGate$4913
    connect \B $auto$rtlil.cc:2977:AndGate$4915
    connect \Y $auto$rtlil.cc:2979:OrGate$4917
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4918
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$4919
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4917
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4906
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4907
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4908
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4909
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4910
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4911
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "31.280000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$4921
  wire $auto$rtlil.cc:2976:NotGate$4923
  wire $auto$rtlil.cc:2977:AndGate$4925
  wire $auto$rtlil.cc:2977:AndGate$4927
  wire $auto$rtlil.cc:2979:OrGate$4929
  attribute \capacitance "0.0024400000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035390000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4924
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4923
    connect \Y $auto$rtlil.cc:2977:AndGate$4925
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4926
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4927
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4928
    connect \A $auto$rtlil.cc:2977:AndGate$4925
    connect \B $auto$rtlil.cc:2977:AndGate$4927
    connect \Y $auto$rtlil.cc:2979:OrGate$4929
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4930
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4931
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4929
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4920
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4921
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4922
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4923
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$4933
  wire $auto$rtlil.cc:2976:NotGate$4935
  wire $auto$rtlil.cc:2977:AndGate$4937
  wire $auto$rtlil.cc:2977:AndGate$4939
  wire $auto$rtlil.cc:2979:OrGate$4941
  attribute \capacitance "0.0024370000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035310000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4936
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4935
    connect \Y $auto$rtlil.cc:2977:AndGate$4937
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4938
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4939
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4940
    connect \A $auto$rtlil.cc:2977:AndGate$4937
    connect \B $auto$rtlil.cc:2977:AndGate$4939
    connect \Y $auto$rtlil.cc:2979:OrGate$4941
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4942
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4943
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4941
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4932
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4933
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4934
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4935
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$4945
  wire $auto$rtlil.cc:2976:NotGate$4947
  wire $auto$rtlil.cc:2977:AndGate$4949
  wire $auto$rtlil.cc:2977:AndGate$4951
  wire $auto$rtlil.cc:2979:OrGate$4953
  attribute \capacitance "0.0024390000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035230000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4948
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4947
    connect \Y $auto$rtlil.cc:2977:AndGate$4949
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4950
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4951
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4952
    connect \A $auto$rtlil.cc:2977:AndGate$4949
    connect \B $auto$rtlil.cc:2977:AndGate$4951
    connect \Y $auto$rtlil.cc:2979:OrGate$4953
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4954
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4955
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4953
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4944
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4945
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4946
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4947
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$4957
  wire $auto$rtlil.cc:2976:NotGate$4965
  wire $auto$rtlil.cc:2977:AndGate$4959
  wire $auto$rtlil.cc:2977:AndGate$4961
  wire $auto$rtlil.cc:2979:OrGate$4963
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018640000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017350000"
  wire input 6 \SCD
  attribute \capacitance "0.0035260000"
  wire input 7 \SCE
  attribute \capacitance "0.0033440000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4958
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4957
    connect \Y $auto$rtlil.cc:2977:AndGate$4959
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4960
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4961
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4962
    connect \A $auto$rtlil.cc:2977:AndGate$4959
    connect \B $auto$rtlil.cc:2977:AndGate$4961
    connect \Y $auto$rtlil.cc:2979:OrGate$4963
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4966
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$4967
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4963
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4956
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4957
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4964
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4965
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$4969
  wire $auto$rtlil.cc:2976:NotGate$4977
  wire $auto$rtlil.cc:2977:AndGate$4971
  wire $auto$rtlil.cc:2977:AndGate$4973
  wire $auto$rtlil.cc:2979:OrGate$4975
  attribute \capacitance "0.0019810000"
  wire input 1 \CLK
  attribute \capacitance "0.0018570000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017310000"
  wire input 6 \SCD
  attribute \capacitance "0.0035350000"
  wire input 7 \SCE
  attribute \capacitance "0.0033290000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4970
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4969
    connect \Y $auto$rtlil.cc:2977:AndGate$4971
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4972
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4973
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4974
    connect \A $auto$rtlil.cc:2977:AndGate$4971
    connect \B $auto$rtlil.cc:2977:AndGate$4973
    connect \Y $auto$rtlil.cc:2979:OrGate$4975
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4978
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$4979
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4975
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4968
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4976
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4977
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_1
  wire $auto$rtlil.cc:2976:NotGate$4981
  wire $auto$rtlil.cc:2976:NotGate$4989
  wire $auto$rtlil.cc:2977:AndGate$4983
  wire $auto$rtlil.cc:2977:AndGate$4985
  wire $auto$rtlil.cc:2979:OrGate$4987
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4982
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4981
    connect \Y $auto$rtlil.cc:2977:AndGate$4983
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4984
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4985
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4986
    connect \A $auto$rtlil.cc:2977:AndGate$4983
    connect \B $auto$rtlil.cc:2977:AndGate$4985
    connect \Y $auto$rtlil.cc:2979:OrGate$4987
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4990
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$4991
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4987
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4980
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4981
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4988
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4989
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_2
  wire $auto$rtlil.cc:2976:NotGate$4993
  wire $auto$rtlil.cc:2976:NotGate$5001
  wire $auto$rtlil.cc:2977:AndGate$4995
  wire $auto$rtlil.cc:2977:AndGate$4997
  wire $auto$rtlil.cc:2979:OrGate$4999
  attribute \capacitance "0.0019580000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4994
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4993
    connect \Y $auto$rtlil.cc:2977:AndGate$4995
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4996
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4997
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4998
    connect \A $auto$rtlil.cc:2977:AndGate$4995
    connect \B $auto$rtlil.cc:2977:AndGate$4997
    connect \Y $auto$rtlil.cc:2979:OrGate$4999
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5002
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5003
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4999
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4992
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4993
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5000
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5001
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "37.536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_4
  wire $auto$rtlil.cc:2976:NotGate$5005
  wire $auto$rtlil.cc:2976:NotGate$5013
  wire $auto$rtlil.cc:2977:AndGate$5007
  wire $auto$rtlil.cc:2977:AndGate$5009
  wire $auto$rtlil.cc:2979:OrGate$5011
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033200000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5006
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5005
    connect \Y $auto$rtlil.cc:2977:AndGate$5007
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5008
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5009
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5010
    connect \A $auto$rtlil.cc:2977:AndGate$5007
    connect \B $auto$rtlil.cc:2977:AndGate$5009
    connect \Y $auto$rtlil.cc:2979:OrGate$5011
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5014
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5015
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5011
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5004
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5005
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5012
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5013
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5017
  wire $auto$rtlil.cc:2977:AndGate$5019
  wire $auto$rtlil.cc:2977:AndGate$5021
  wire $auto$rtlil.cc:2979:OrGate$5023
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  attribute \capacitance "0.0016980000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0018150000"
  wire input 5 \SCD
  attribute \capacitance "0.0033610000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5018
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5017
    connect \Y $auto$rtlil.cc:2977:AndGate$5019
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5020
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5021
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5022
    connect \A $auto$rtlil.cc:2977:AndGate$5019
    connect \B $auto$rtlil.cc:2977:AndGate$5021
    connect \Y $auto$rtlil.cc:2979:OrGate$5023
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5024
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5025
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5023
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5016
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5017
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5027
  wire $auto$rtlil.cc:2977:AndGate$5029
  wire $auto$rtlil.cc:2977:AndGate$5031
  wire $auto$rtlil.cc:2979:OrGate$5033
  attribute \capacitance "0.0017850000"
  wire input 1 \CLK
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0018240000"
  wire input 5 \SCD
  attribute \capacitance "0.0033670000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5028
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5027
    connect \Y $auto$rtlil.cc:2977:AndGate$5029
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5030
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5031
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5032
    connect \A $auto$rtlil.cc:2977:AndGate$5029
    connect \B $auto$rtlil.cc:2977:AndGate$5031
    connect \Y $auto$rtlil.cc:2979:OrGate$5033
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5034
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5035
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5033
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5026
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5027
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5037
  wire $auto$rtlil.cc:2977:AndGate$5039
  wire $auto$rtlil.cc:2977:AndGate$5041
  wire $auto$rtlil.cc:2979:OrGate$5043
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0016960000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018110000"
  wire input 4 \SCD
  attribute \capacitance "0.0033870000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5038
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5037
    connect \Y $auto$rtlil.cc:2977:AndGate$5039
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5040
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5041
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5042
    connect \A $auto$rtlil.cc:2977:AndGate$5039
    connect \B $auto$rtlil.cc:2977:AndGate$5041
    connect \Y $auto$rtlil.cc:2979:OrGate$5043
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5044
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5045
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5043
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5036
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5037
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5047
  wire $auto$rtlil.cc:2977:AndGate$5049
  wire $auto$rtlil.cc:2977:AndGate$5051
  wire $auto$rtlil.cc:2979:OrGate$5053
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  attribute \capacitance "0.0016920000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018140000"
  wire input 4 \SCD
  attribute \capacitance "0.0033690000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5048
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5047
    connect \Y $auto$rtlil.cc:2977:AndGate$5049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5050
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5051
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5052
    connect \A $auto$rtlil.cc:2977:AndGate$5049
    connect \B $auto$rtlil.cc:2977:AndGate$5051
    connect \Y $auto$rtlil.cc:2979:OrGate$5053
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5054
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5055
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5053
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5046
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5047
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5057
  wire $auto$rtlil.cc:2977:AndGate$5059
  wire $auto$rtlil.cc:2977:AndGate$5061
  wire $auto$rtlil.cc:2979:OrGate$5063
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018160000"
  wire input 4 \SCD
  attribute \capacitance "0.0033760000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5058
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5057
    connect \Y $auto$rtlil.cc:2977:AndGate$5059
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5060
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5061
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5062
    connect \A $auto$rtlil.cc:2977:AndGate$5059
    connect \B $auto$rtlil.cc:2977:AndGate$5061
    connect \Y $auto$rtlil.cc:2979:OrGate$5063
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5064
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5065
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5063
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5056
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5057
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_1
  attribute \capacitance "0.0036450000"
  wire input 1 \CLK
  attribute \capacitance "0.0018960000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018290000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_2
  attribute \capacitance "0.0036390000"
  wire input 1 \CLK
  attribute \capacitance "0.0019120000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018270000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_4
  attribute \capacitance "0.0042780000"
  wire input 1 \CLK
  attribute \capacitance "0.0019350000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018340000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5069
  wire $auto$rtlil.cc:2976:NotGate$5073
  wire $auto$rtlil.cc:2976:NotGate$5077
  wire $auto$rtlil.cc:2977:AndGate$5067
  wire $auto$rtlil.cc:2977:AndGate$5071
  wire $auto$rtlil.cc:2977:AndGate$5075
  wire $auto$rtlil.cc:2977:AndGate$5079
  wire $auto$rtlil.cc:2977:AndGate$5083
  wire $auto$rtlil.cc:2979:OrGate$5081
  wire $auto$rtlil.cc:2979:OrGate$5085
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  attribute \capacitance "0.0029600000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5066
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5067
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5070
    connect \A $auto$rtlil.cc:2977:AndGate$5067
    connect \B $auto$rtlil.cc:2976:NotGate$5069
    connect \Y $auto$rtlil.cc:2977:AndGate$5071
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5074
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5073
    connect \Y $auto$rtlil.cc:2977:AndGate$5075
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5078
    connect \A $auto$rtlil.cc:2977:AndGate$5075
    connect \B $auto$rtlil.cc:2976:NotGate$5077
    connect \Y $auto$rtlil.cc:2977:AndGate$5079
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5082
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5083
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5080
    connect \A $auto$rtlil.cc:2977:AndGate$5071
    connect \B $auto$rtlil.cc:2977:AndGate$5079
    connect \Y $auto$rtlil.cc:2979:OrGate$5081
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5084
    connect \A $auto$rtlil.cc:2979:OrGate$5081
    connect \B $auto$rtlil.cc:2977:AndGate$5083
    connect \Y $auto$rtlil.cc:2979:OrGate$5085
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5086
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5087
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5085
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5068
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5069
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5072
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5073
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5076
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5077
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "41.289600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5091
  wire $auto$rtlil.cc:2976:NotGate$5095
  wire $auto$rtlil.cc:2976:NotGate$5099
  wire $auto$rtlil.cc:2977:AndGate$5089
  wire $auto$rtlil.cc:2977:AndGate$5093
  wire $auto$rtlil.cc:2977:AndGate$5097
  wire $auto$rtlil.cc:2977:AndGate$5101
  wire $auto$rtlil.cc:2977:AndGate$5105
  wire $auto$rtlil.cc:2979:OrGate$5103
  wire $auto$rtlil.cc:2979:OrGate$5107
  attribute \capacitance "0.0017640000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  attribute \capacitance "0.0029540000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5088
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5089
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5092
    connect \A $auto$rtlil.cc:2977:AndGate$5089
    connect \B $auto$rtlil.cc:2976:NotGate$5091
    connect \Y $auto$rtlil.cc:2977:AndGate$5093
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5096
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5095
    connect \Y $auto$rtlil.cc:2977:AndGate$5097
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5100
    connect \A $auto$rtlil.cc:2977:AndGate$5097
    connect \B $auto$rtlil.cc:2976:NotGate$5099
    connect \Y $auto$rtlil.cc:2977:AndGate$5101
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5104
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5105
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5102
    connect \A $auto$rtlil.cc:2977:AndGate$5093
    connect \B $auto$rtlil.cc:2977:AndGate$5101
    connect \Y $auto$rtlil.cc:2979:OrGate$5103
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5106
    connect \A $auto$rtlil.cc:2979:OrGate$5103
    connect \B $auto$rtlil.cc:2977:AndGate$5105
    connect \Y $auto$rtlil.cc:2979:OrGate$5107
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5108
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5109
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5107
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5090
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5091
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5094
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5095
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5098
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5099
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5113
  wire $auto$rtlil.cc:2976:NotGate$5117
  wire $auto$rtlil.cc:2976:NotGate$5121
  wire $auto$rtlil.cc:2977:AndGate$5111
  wire $auto$rtlil.cc:2977:AndGate$5115
  wire $auto$rtlil.cc:2977:AndGate$5119
  wire $auto$rtlil.cc:2977:AndGate$5123
  wire $auto$rtlil.cc:2977:AndGate$5127
  wire $auto$rtlil.cc:2979:OrGate$5125
  wire $auto$rtlil.cc:2979:OrGate$5129
  attribute \capacitance "0.0017670000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017270000"
  wire input 5 \SCD
  attribute \capacitance "0.0029610000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5110
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5111
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5114
    connect \A $auto$rtlil.cc:2977:AndGate$5111
    connect \B $auto$rtlil.cc:2976:NotGate$5113
    connect \Y $auto$rtlil.cc:2977:AndGate$5115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5118
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5117
    connect \Y $auto$rtlil.cc:2977:AndGate$5119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5122
    connect \A $auto$rtlil.cc:2977:AndGate$5119
    connect \B $auto$rtlil.cc:2976:NotGate$5121
    connect \Y $auto$rtlil.cc:2977:AndGate$5123
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5126
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5127
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5124
    connect \A $auto$rtlil.cc:2977:AndGate$5115
    connect \B $auto$rtlil.cc:2977:AndGate$5123
    connect \Y $auto$rtlil.cc:2979:OrGate$5125
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5128
    connect \A $auto$rtlil.cc:2979:OrGate$5125
    connect \B $auto$rtlil.cc:2977:AndGate$5127
    connect \Y $auto$rtlil.cc:2979:OrGate$5129
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5130
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5131
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5129
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5112
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5116
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5120
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5121
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "37.536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5135
  wire $auto$rtlil.cc:2976:NotGate$5139
  wire $auto$rtlil.cc:2976:NotGate$5143
  wire $auto$rtlil.cc:2977:AndGate$5133
  wire $auto$rtlil.cc:2977:AndGate$5137
  wire $auto$rtlil.cc:2977:AndGate$5141
  wire $auto$rtlil.cc:2977:AndGate$5145
  wire $auto$rtlil.cc:2977:AndGate$5149
  wire $auto$rtlil.cc:2979:OrGate$5147
  wire $auto$rtlil.cc:2979:OrGate$5151
  attribute \capacitance "0.0017680000"
  wire input 1 \CLK
  attribute \capacitance "0.0017650000"
  wire input 2 \D
  attribute \capacitance "0.0032920000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  attribute \capacitance "0.0029600000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5132
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5136
    connect \A $auto$rtlil.cc:2977:AndGate$5133
    connect \B $auto$rtlil.cc:2976:NotGate$5135
    connect \Y $auto$rtlil.cc:2977:AndGate$5137
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5140
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5139
    connect \Y $auto$rtlil.cc:2977:AndGate$5141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5144
    connect \A $auto$rtlil.cc:2977:AndGate$5141
    connect \B $auto$rtlil.cc:2976:NotGate$5143
    connect \Y $auto$rtlil.cc:2977:AndGate$5145
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5148
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5149
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5146
    connect \A $auto$rtlil.cc:2977:AndGate$5137
    connect \B $auto$rtlil.cc:2977:AndGate$5145
    connect \Y $auto$rtlil.cc:2979:OrGate$5147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5150
    connect \A $auto$rtlil.cc:2979:OrGate$5147
    connect \B $auto$rtlil.cc:2977:AndGate$5149
    connect \Y $auto$rtlil.cc:2979:OrGate$5151
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5152
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5153
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5151
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5134
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5135
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5138
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5142
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5143
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5157
  wire $auto$rtlil.cc:2976:NotGate$5161
  wire $auto$rtlil.cc:2976:NotGate$5165
  wire $auto$rtlil.cc:2977:AndGate$5155
  wire $auto$rtlil.cc:2977:AndGate$5159
  wire $auto$rtlil.cc:2977:AndGate$5163
  wire $auto$rtlil.cc:2977:AndGate$5167
  wire $auto$rtlil.cc:2977:AndGate$5171
  wire $auto$rtlil.cc:2979:OrGate$5169
  wire $auto$rtlil.cc:2979:OrGate$5173
  attribute \capacitance "0.0017740000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  attribute \capacitance "0.0029420000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5154
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5158
    connect \A $auto$rtlil.cc:2977:AndGate$5155
    connect \B $auto$rtlil.cc:2976:NotGate$5157
    connect \Y $auto$rtlil.cc:2977:AndGate$5159
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5162
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5161
    connect \Y $auto$rtlil.cc:2977:AndGate$5163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5166
    connect \A $auto$rtlil.cc:2977:AndGate$5163
    connect \B $auto$rtlil.cc:2976:NotGate$5165
    connect \Y $auto$rtlil.cc:2977:AndGate$5167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5170
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5171
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5168
    connect \A $auto$rtlil.cc:2977:AndGate$5159
    connect \B $auto$rtlil.cc:2977:AndGate$5167
    connect \Y $auto$rtlil.cc:2979:OrGate$5169
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5172
    connect \A $auto$rtlil.cc:2979:OrGate$5169
    connect \B $auto$rtlil.cc:2977:AndGate$5171
    connect \Y $auto$rtlil.cc:2979:OrGate$5173
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5174
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5175
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5173
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5156
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5157
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5160
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5161
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5164
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5165
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_1
  wire $auto$rtlil.cc:2976:NotGate$5177
  wire $auto$rtlil.cc:2976:NotGate$5179
  wire $auto$rtlil.cc:2977:AndGate$5181
  wire $auto$rtlil.cc:2977:AndGate$5183
  wire $auto$rtlil.cc:2979:OrGate$5185
  attribute \capacitance "0.0045080000"
  wire input 1 \A
  attribute \capacitance "0.0045620000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5180
    connect \A $auto$rtlil.cc:2976:NotGate$5177
    connect \B $auto$rtlil.cc:2976:NotGate$5179
    connect \Y $auto$rtlil.cc:2977:AndGate$5181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5182
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5184
    connect \A $auto$rtlil.cc:2977:AndGate$5181
    connect \B $auto$rtlil.cc:2977:AndGate$5183
    connect \Y $auto$rtlil.cc:2979:OrGate$5185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5176
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5177
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5178
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5179
  end
  cell $specify2 $auto$liberty.cc:737:execute$5186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5185
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_2
  wire $auto$rtlil.cc:2976:NotGate$5189
  wire $auto$rtlil.cc:2976:NotGate$5191
  wire $auto$rtlil.cc:2977:AndGate$5193
  wire $auto$rtlil.cc:2977:AndGate$5195
  wire $auto$rtlil.cc:2979:OrGate$5197
  attribute \capacitance "0.0086790000"
  wire input 1 \A
  attribute \capacitance "0.0082590000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5192
    connect \A $auto$rtlil.cc:2976:NotGate$5189
    connect \B $auto$rtlil.cc:2976:NotGate$5191
    connect \Y $auto$rtlil.cc:2977:AndGate$5193
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5194
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5195
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5196
    connect \A $auto$rtlil.cc:2977:AndGate$5193
    connect \B $auto$rtlil.cc:2977:AndGate$5195
    connect \Y $auto$rtlil.cc:2979:OrGate$5197
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5188
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5190
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5191
  end
  cell $specify2 $auto$liberty.cc:737:execute$5198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5199
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5197
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_4
  wire $auto$rtlil.cc:2976:NotGate$5201
  wire $auto$rtlil.cc:2976:NotGate$5203
  wire $auto$rtlil.cc:2977:AndGate$5205
  wire $auto$rtlil.cc:2977:AndGate$5207
  wire $auto$rtlil.cc:2979:OrGate$5209
  attribute \capacitance "0.0167660000"
  wire input 1 \A
  attribute \capacitance "0.0159280000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5204
    connect \A $auto$rtlil.cc:2976:NotGate$5201
    connect \B $auto$rtlil.cc:2976:NotGate$5203
    connect \Y $auto$rtlil.cc:2977:AndGate$5205
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5206
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5207
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5208
    connect \A $auto$rtlil.cc:2977:AndGate$5205
    connect \B $auto$rtlil.cc:2977:AndGate$5207
    connect \Y $auto$rtlil.cc:2979:OrGate$5209
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5200
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5201
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5202
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5203
  end
  cell $specify2 $auto$liberty.cc:737:execute$5210
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5211
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5209
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_1
  wire $auto$rtlil.cc:2976:NotGate$5213
  wire $auto$rtlil.cc:2976:NotGate$5215
  wire $auto$rtlil.cc:2976:NotGate$5219
  wire $auto$rtlil.cc:2976:NotGate$5225
  wire $auto$rtlil.cc:2976:NotGate$5231
  wire $auto$rtlil.cc:2976:NotGate$5239
  wire $auto$rtlil.cc:2977:AndGate$5217
  wire $auto$rtlil.cc:2977:AndGate$5221
  wire $auto$rtlil.cc:2977:AndGate$5223
  wire $auto$rtlil.cc:2977:AndGate$5227
  wire $auto$rtlil.cc:2977:AndGate$5233
  wire $auto$rtlil.cc:2977:AndGate$5235
  wire $auto$rtlil.cc:2977:AndGate$5241
  wire $auto$rtlil.cc:2977:AndGate$5243
  wire $auto$rtlil.cc:2979:OrGate$5229
  wire $auto$rtlil.cc:2979:OrGate$5237
  wire $auto$rtlil.cc:2979:OrGate$5245
  attribute \capacitance "0.0024440000"
  wire input 1 \A
  attribute \capacitance "0.0052840000"
  wire input 2 \B
  attribute \capacitance "0.0034800000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5216
    connect \A $auto$rtlil.cc:2976:NotGate$5213
    connect \B $auto$rtlil.cc:2976:NotGate$5215
    connect \Y $auto$rtlil.cc:2977:AndGate$5217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5220
    connect \A $auto$rtlil.cc:2977:AndGate$5217
    connect \B $auto$rtlil.cc:2976:NotGate$5219
    connect \Y $auto$rtlil.cc:2977:AndGate$5221
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5222
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5226
    connect \A $auto$rtlil.cc:2977:AndGate$5223
    connect \B $auto$rtlil.cc:2976:NotGate$5225
    connect \Y $auto$rtlil.cc:2977:AndGate$5227
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5232
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5231
    connect \Y $auto$rtlil.cc:2977:AndGate$5233
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5234
    connect \A $auto$rtlil.cc:2977:AndGate$5233
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5235
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5240
    connect \A $auto$rtlil.cc:2976:NotGate$5239
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5242
    connect \A $auto$rtlil.cc:2977:AndGate$5241
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5243
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5228
    connect \A $auto$rtlil.cc:2977:AndGate$5221
    connect \B $auto$rtlil.cc:2977:AndGate$5227
    connect \Y $auto$rtlil.cc:2979:OrGate$5229
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5236
    connect \A $auto$rtlil.cc:2979:OrGate$5229
    connect \B $auto$rtlil.cc:2977:AndGate$5235
    connect \Y $auto$rtlil.cc:2979:OrGate$5237
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5244
    connect \A $auto$rtlil.cc:2979:OrGate$5237
    connect \B $auto$rtlil.cc:2977:AndGate$5243
    connect \Y $auto$rtlil.cc:2979:OrGate$5245
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5212
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5213
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5214
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5215
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5218
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5219
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5224
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5230
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5231
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5238
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5239
  end
  cell $specify2 $auto$liberty.cc:737:execute$5246
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5245
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_2
  wire $auto$rtlil.cc:2976:NotGate$5250
  wire $auto$rtlil.cc:2976:NotGate$5252
  wire $auto$rtlil.cc:2976:NotGate$5256
  wire $auto$rtlil.cc:2976:NotGate$5262
  wire $auto$rtlil.cc:2976:NotGate$5268
  wire $auto$rtlil.cc:2976:NotGate$5276
  wire $auto$rtlil.cc:2977:AndGate$5254
  wire $auto$rtlil.cc:2977:AndGate$5258
  wire $auto$rtlil.cc:2977:AndGate$5260
  wire $auto$rtlil.cc:2977:AndGate$5264
  wire $auto$rtlil.cc:2977:AndGate$5270
  wire $auto$rtlil.cc:2977:AndGate$5272
  wire $auto$rtlil.cc:2977:AndGate$5278
  wire $auto$rtlil.cc:2977:AndGate$5280
  wire $auto$rtlil.cc:2979:OrGate$5266
  wire $auto$rtlil.cc:2979:OrGate$5274
  wire $auto$rtlil.cc:2979:OrGate$5282
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5253
    connect \A $auto$rtlil.cc:2976:NotGate$5250
    connect \B $auto$rtlil.cc:2976:NotGate$5252
    connect \Y $auto$rtlil.cc:2977:AndGate$5254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5257
    connect \A $auto$rtlil.cc:2977:AndGate$5254
    connect \B $auto$rtlil.cc:2976:NotGate$5256
    connect \Y $auto$rtlil.cc:2977:AndGate$5258
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5259
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5260
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5263
    connect \A $auto$rtlil.cc:2977:AndGate$5260
    connect \B $auto$rtlil.cc:2976:NotGate$5262
    connect \Y $auto$rtlil.cc:2977:AndGate$5264
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5269
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5268
    connect \Y $auto$rtlil.cc:2977:AndGate$5270
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5271
    connect \A $auto$rtlil.cc:2977:AndGate$5270
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5272
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5277
    connect \A $auto$rtlil.cc:2976:NotGate$5276
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5278
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5279
    connect \A $auto$rtlil.cc:2977:AndGate$5278
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5280
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5265
    connect \A $auto$rtlil.cc:2977:AndGate$5258
    connect \B $auto$rtlil.cc:2977:AndGate$5264
    connect \Y $auto$rtlil.cc:2979:OrGate$5266
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5273
    connect \A $auto$rtlil.cc:2979:OrGate$5266
    connect \B $auto$rtlil.cc:2977:AndGate$5272
    connect \Y $auto$rtlil.cc:2979:OrGate$5274
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5281
    connect \A $auto$rtlil.cc:2979:OrGate$5274
    connect \B $auto$rtlil.cc:2977:AndGate$5280
    connect \Y $auto$rtlil.cc:2979:OrGate$5282
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5249
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5250
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5251
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5252
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5255
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5256
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5261
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5262
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5267
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5268
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5275
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5276
  end
  cell $specify2 $auto$liberty.cc:737:execute$5283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5282
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_4
  wire $auto$rtlil.cc:2976:NotGate$5287
  wire $auto$rtlil.cc:2976:NotGate$5289
  wire $auto$rtlil.cc:2976:NotGate$5293
  wire $auto$rtlil.cc:2976:NotGate$5299
  wire $auto$rtlil.cc:2976:NotGate$5305
  wire $auto$rtlil.cc:2976:NotGate$5313
  wire $auto$rtlil.cc:2977:AndGate$5291
  wire $auto$rtlil.cc:2977:AndGate$5295
  wire $auto$rtlil.cc:2977:AndGate$5297
  wire $auto$rtlil.cc:2977:AndGate$5301
  wire $auto$rtlil.cc:2977:AndGate$5307
  wire $auto$rtlil.cc:2977:AndGate$5309
  wire $auto$rtlil.cc:2977:AndGate$5315
  wire $auto$rtlil.cc:2977:AndGate$5317
  wire $auto$rtlil.cc:2979:OrGate$5303
  wire $auto$rtlil.cc:2979:OrGate$5311
  wire $auto$rtlil.cc:2979:OrGate$5319
  attribute \capacitance "0.0024370000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5290
    connect \A $auto$rtlil.cc:2976:NotGate$5287
    connect \B $auto$rtlil.cc:2976:NotGate$5289
    connect \Y $auto$rtlil.cc:2977:AndGate$5291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5294
    connect \A $auto$rtlil.cc:2977:AndGate$5291
    connect \B $auto$rtlil.cc:2976:NotGate$5293
    connect \Y $auto$rtlil.cc:2977:AndGate$5295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5296
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5300
    connect \A $auto$rtlil.cc:2977:AndGate$5297
    connect \B $auto$rtlil.cc:2976:NotGate$5299
    connect \Y $auto$rtlil.cc:2977:AndGate$5301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5306
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5305
    connect \Y $auto$rtlil.cc:2977:AndGate$5307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5308
    connect \A $auto$rtlil.cc:2977:AndGate$5307
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5314
    connect \A $auto$rtlil.cc:2976:NotGate$5313
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5315
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5316
    connect \A $auto$rtlil.cc:2977:AndGate$5315
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5317
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5302
    connect \A $auto$rtlil.cc:2977:AndGate$5295
    connect \B $auto$rtlil.cc:2977:AndGate$5301
    connect \Y $auto$rtlil.cc:2979:OrGate$5303
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5310
    connect \A $auto$rtlil.cc:2979:OrGate$5303
    connect \B $auto$rtlil.cc:2977:AndGate$5309
    connect \Y $auto$rtlil.cc:2979:OrGate$5311
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5318
    connect \A $auto$rtlil.cc:2979:OrGate$5311
    connect \B $auto$rtlil.cc:2977:AndGate$5317
    connect \Y $auto$rtlil.cc:2979:OrGate$5319
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5286
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5288
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5289
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5292
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5298
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5304
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5305
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5312
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5313
  end
  cell $specify2 $auto$liberty.cc:737:execute$5320
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5319
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_1
  wire $auto$rtlil.cc:2976:NotGate$5324
  wire $auto$rtlil.cc:2976:NotGate$5328
  wire $auto$rtlil.cc:2977:AndGate$5326
  wire $auto$rtlil.cc:2977:AndGate$5330
  wire $auto$rtlil.cc:2979:OrGate$5332
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  attribute \capacitance "0.0043390000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5325
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5324
    connect \Y $auto$rtlil.cc:2977:AndGate$5326
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5329
    connect \A $auto$rtlil.cc:2976:NotGate$5328
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5330
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5331
    connect \A $auto$rtlil.cc:2977:AndGate$5326
    connect \B $auto$rtlil.cc:2977:AndGate$5330
    connect \Y $auto$rtlil.cc:2979:OrGate$5332
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5323
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5324
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5327
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5328
  end
  cell $specify2 $auto$liberty.cc:737:execute$5333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5332
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_2
  wire $auto$rtlil.cc:2976:NotGate$5336
  wire $auto$rtlil.cc:2976:NotGate$5340
  wire $auto$rtlil.cc:2977:AndGate$5338
  wire $auto$rtlil.cc:2977:AndGate$5342
  wire $auto$rtlil.cc:2979:OrGate$5344
  attribute \capacitance "0.0089800000"
  wire input 1 \A
  attribute \capacitance "0.0081650000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5337
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5336
    connect \Y $auto$rtlil.cc:2977:AndGate$5338
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5341
    connect \A $auto$rtlil.cc:2976:NotGate$5340
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5342
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5343
    connect \A $auto$rtlil.cc:2977:AndGate$5338
    connect \B $auto$rtlil.cc:2977:AndGate$5342
    connect \Y $auto$rtlil.cc:2979:OrGate$5344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5335
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5336
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5339
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5340
  end
  cell $specify2 $auto$liberty.cc:737:execute$5345
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5346
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5344
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_4
  wire $auto$rtlil.cc:2976:NotGate$5348
  wire $auto$rtlil.cc:2976:NotGate$5352
  wire $auto$rtlil.cc:2977:AndGate$5350
  wire $auto$rtlil.cc:2977:AndGate$5354
  wire $auto$rtlil.cc:2979:OrGate$5356
  attribute \capacitance "0.0173590000"
  wire input 1 \A
  attribute \capacitance "0.0150830000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5349
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5348
    connect \Y $auto$rtlil.cc:2977:AndGate$5350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5353
    connect \A $auto$rtlil.cc:2976:NotGate$5352
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5354
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5355
    connect \A $auto$rtlil.cc:2977:AndGate$5350
    connect \B $auto$rtlil.cc:2977:AndGate$5354
    connect \Y $auto$rtlil.cc:2979:OrGate$5356
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5347
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5348
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5351
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5352
  end
  cell $specify2 $auto$liberty.cc:737:execute$5357
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5358
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5356
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_1
  wire $auto$rtlil.cc:2976:NotGate$5360
  wire $auto$rtlil.cc:2976:NotGate$5364
  wire $auto$rtlil.cc:2976:NotGate$5368
  wire $auto$rtlil.cc:2976:NotGate$5372
  wire $auto$rtlil.cc:2976:NotGate$5378
  wire $auto$rtlil.cc:2976:NotGate$5380
  wire $auto$rtlil.cc:2977:AndGate$5362
  wire $auto$rtlil.cc:2977:AndGate$5366
  wire $auto$rtlil.cc:2977:AndGate$5370
  wire $auto$rtlil.cc:2977:AndGate$5374
  wire $auto$rtlil.cc:2977:AndGate$5382
  wire $auto$rtlil.cc:2977:AndGate$5384
  wire $auto$rtlil.cc:2977:AndGate$5388
  wire $auto$rtlil.cc:2977:AndGate$5390
  wire $auto$rtlil.cc:2979:OrGate$5376
  wire $auto$rtlil.cc:2979:OrGate$5386
  wire $auto$rtlil.cc:2979:OrGate$5392
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034850000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5361
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5360
    connect \Y $auto$rtlil.cc:2977:AndGate$5362
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5365
    connect \A $auto$rtlil.cc:2977:AndGate$5362
    connect \B $auto$rtlil.cc:2976:NotGate$5364
    connect \Y $auto$rtlil.cc:2977:AndGate$5366
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5369
    connect \A $auto$rtlil.cc:2976:NotGate$5368
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5373
    connect \A $auto$rtlil.cc:2977:AndGate$5370
    connect \B $auto$rtlil.cc:2976:NotGate$5372
    connect \Y $auto$rtlil.cc:2977:AndGate$5374
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5381
    connect \A $auto$rtlil.cc:2976:NotGate$5378
    connect \B $auto$rtlil.cc:2976:NotGate$5380
    connect \Y $auto$rtlil.cc:2977:AndGate$5382
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5383
    connect \A $auto$rtlil.cc:2977:AndGate$5382
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5384
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5387
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5389
    connect \A $auto$rtlil.cc:2977:AndGate$5388
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5390
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5375
    connect \A $auto$rtlil.cc:2977:AndGate$5366
    connect \B $auto$rtlil.cc:2977:AndGate$5374
    connect \Y $auto$rtlil.cc:2979:OrGate$5376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5385
    connect \A $auto$rtlil.cc:2979:OrGate$5376
    connect \B $auto$rtlil.cc:2977:AndGate$5384
    connect \Y $auto$rtlil.cc:2979:OrGate$5386
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5391
    connect \A $auto$rtlil.cc:2979:OrGate$5386
    connect \B $auto$rtlil.cc:2977:AndGate$5390
    connect \Y $auto$rtlil.cc:2979:OrGate$5392
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5359
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5363
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5364
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5367
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5371
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5372
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5377
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5379
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5380
  end
  cell $specify2 $auto$liberty.cc:737:execute$5393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5395
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5392
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_2
  wire $auto$rtlil.cc:2976:NotGate$5397
  wire $auto$rtlil.cc:2976:NotGate$5401
  wire $auto$rtlil.cc:2976:NotGate$5405
  wire $auto$rtlil.cc:2976:NotGate$5409
  wire $auto$rtlil.cc:2976:NotGate$5415
  wire $auto$rtlil.cc:2976:NotGate$5417
  wire $auto$rtlil.cc:2977:AndGate$5399
  wire $auto$rtlil.cc:2977:AndGate$5403
  wire $auto$rtlil.cc:2977:AndGate$5407
  wire $auto$rtlil.cc:2977:AndGate$5411
  wire $auto$rtlil.cc:2977:AndGate$5419
  wire $auto$rtlil.cc:2977:AndGate$5421
  wire $auto$rtlil.cc:2977:AndGate$5425
  wire $auto$rtlil.cc:2977:AndGate$5427
  wire $auto$rtlil.cc:2979:OrGate$5413
  wire $auto$rtlil.cc:2979:OrGate$5423
  wire $auto$rtlil.cc:2979:OrGate$5429
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0052790000"
  wire input 2 \B
  attribute \capacitance "0.0034820000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5398
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5397
    connect \Y $auto$rtlil.cc:2977:AndGate$5399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5402
    connect \A $auto$rtlil.cc:2977:AndGate$5399
    connect \B $auto$rtlil.cc:2976:NotGate$5401
    connect \Y $auto$rtlil.cc:2977:AndGate$5403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5406
    connect \A $auto$rtlil.cc:2976:NotGate$5405
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5410
    connect \A $auto$rtlil.cc:2977:AndGate$5407
    connect \B $auto$rtlil.cc:2976:NotGate$5409
    connect \Y $auto$rtlil.cc:2977:AndGate$5411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5418
    connect \A $auto$rtlil.cc:2976:NotGate$5415
    connect \B $auto$rtlil.cc:2976:NotGate$5417
    connect \Y $auto$rtlil.cc:2977:AndGate$5419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5420
    connect \A $auto$rtlil.cc:2977:AndGate$5419
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5424
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5425
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5426
    connect \A $auto$rtlil.cc:2977:AndGate$5425
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5412
    connect \A $auto$rtlil.cc:2977:AndGate$5403
    connect \B $auto$rtlil.cc:2977:AndGate$5411
    connect \Y $auto$rtlil.cc:2979:OrGate$5413
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5422
    connect \A $auto$rtlil.cc:2979:OrGate$5413
    connect \B $auto$rtlil.cc:2977:AndGate$5421
    connect \Y $auto$rtlil.cc:2979:OrGate$5423
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5428
    connect \A $auto$rtlil.cc:2979:OrGate$5423
    connect \B $auto$rtlil.cc:2977:AndGate$5427
    connect \Y $auto$rtlil.cc:2979:OrGate$5429
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5396
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5397
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5400
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5401
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5404
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5405
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5408
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5409
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5414
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5415
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5416
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5417
  end
  cell $specify2 $auto$liberty.cc:737:execute$5430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5429
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_4
  wire $auto$rtlil.cc:2976:NotGate$5434
  wire $auto$rtlil.cc:2976:NotGate$5438
  wire $auto$rtlil.cc:2976:NotGate$5442
  wire $auto$rtlil.cc:2976:NotGate$5446
  wire $auto$rtlil.cc:2976:NotGate$5452
  wire $auto$rtlil.cc:2976:NotGate$5454
  wire $auto$rtlil.cc:2977:AndGate$5436
  wire $auto$rtlil.cc:2977:AndGate$5440
  wire $auto$rtlil.cc:2977:AndGate$5444
  wire $auto$rtlil.cc:2977:AndGate$5448
  wire $auto$rtlil.cc:2977:AndGate$5456
  wire $auto$rtlil.cc:2977:AndGate$5458
  wire $auto$rtlil.cc:2977:AndGate$5462
  wire $auto$rtlil.cc:2977:AndGate$5464
  wire $auto$rtlil.cc:2979:OrGate$5450
  wire $auto$rtlil.cc:2979:OrGate$5460
  wire $auto$rtlil.cc:2979:OrGate$5466
  attribute \capacitance "0.0024220000"
  wire input 1 \A
  attribute \capacitance "0.0052750000"
  wire input 2 \B
  attribute \capacitance "0.0034650000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5435
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5434
    connect \Y $auto$rtlil.cc:2977:AndGate$5436
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5439
    connect \A $auto$rtlil.cc:2977:AndGate$5436
    connect \B $auto$rtlil.cc:2976:NotGate$5438
    connect \Y $auto$rtlil.cc:2977:AndGate$5440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5443
    connect \A $auto$rtlil.cc:2976:NotGate$5442
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5444
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5447
    connect \A $auto$rtlil.cc:2977:AndGate$5444
    connect \B $auto$rtlil.cc:2976:NotGate$5446
    connect \Y $auto$rtlil.cc:2977:AndGate$5448
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5455
    connect \A $auto$rtlil.cc:2976:NotGate$5452
    connect \B $auto$rtlil.cc:2976:NotGate$5454
    connect \Y $auto$rtlil.cc:2977:AndGate$5456
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5457
    connect \A $auto$rtlil.cc:2977:AndGate$5456
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5461
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5462
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5463
    connect \A $auto$rtlil.cc:2977:AndGate$5462
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5464
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5449
    connect \A $auto$rtlil.cc:2977:AndGate$5440
    connect \B $auto$rtlil.cc:2977:AndGate$5448
    connect \Y $auto$rtlil.cc:2979:OrGate$5450
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5459
    connect \A $auto$rtlil.cc:2979:OrGate$5450
    connect \B $auto$rtlil.cc:2977:AndGate$5458
    connect \Y $auto$rtlil.cc:2979:OrGate$5460
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5465
    connect \A $auto$rtlil.cc:2979:OrGate$5460
    connect \B $auto$rtlil.cc:2977:AndGate$5464
    connect \Y $auto$rtlil.cc:2979:OrGate$5466
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5433
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5434
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5437
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5438
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5441
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5442
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5445
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5451
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5452
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5453
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5454
  end
  cell $specify2 $auto$liberty.cc:737:execute$5467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5466
end
