FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Chunhui Dai <chunhui.dai@mediatek.com>
 */
/* bench 19323.3.0 993ae547e92f */
/* bench 19323.3.1 0f7551b265d7 */
/* bench 19323.3.2 47f962a97157 */
/* bench 27091.2.0 94248a9841b8 */
/* bench 27091.2.1 39bec862594c */
/* bench 27091.2.2 1c35468b212c */
/* bench 27091.2.3 c8bee219fd34 */
/* bench 27091.2.4 67f4e0cbfd95 */
/* bench 27091.2.5 c2ac1254db61 */
/* bench 27091.2.6 a3db4798b7ca */
/* bench 27091.2.7 0f3559349c9f */
/* bench 19323.3.5 7daf7ffcacf6 */
/* bench 19323.3.6 dd5dacca33d1 */
/* bench 19323.3.7 677ace5dcb90 */
/* bench 19323.3.8 6394705e908c */
/* bench 19323.3.9 536a68c2b783 */
/* bench 19323.3.10 c5a01f1d0ef7 */

#ifndef _MTK_HDMI_PHY_H
#define _MTK_HDMI_PHY_H
#include <linux/clk.h>
/* bench 29268.4.0 6b9a189f63f5 */
/* bench 29268.4.1 e34f679338db */
/* bench 29268.4.2 5d87191908f8 */
/* bench 29268.4.3 2d716449c864 */
/* bench 29268.4.4 f460a1835f71 */
/* bench 29268.4.5 4d3b22e166b3 */
/* bench 29268.4.6 d3732f5031fb */
/* bench 29268.4.7 09548db5a275 */
/* bench 29268.4.8 2b1c02179ea1 */
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/io.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/types.h>

struct mtk_hdmi_phy;

struct mtk_hdmi_phy_conf {
	unsigned long flags;
	bool pll_default_off;
	const struct clk_ops *hdmi_phy_clk_ops;
	void (*hdmi_phy_enable_tmds)(struct mtk_hdmi_phy *hdmi_phy);
	void (*hdmi_phy_disable_tmds)(struct mtk_hdmi_phy *hdmi_phy);
};

struct mtk_hdmi_phy {
	void __iomem *regs;
	struct device *dev;
	struct mtk_hdmi_phy_conf *conf;
	struct clk *pll;
	struct clk_hw pll_hw;
	unsigned long pll_rate;
	unsigned char drv_imp_clk;
	unsigned char drv_imp_d2;
	unsigned char drv_imp_d1;
	unsigned char drv_imp_d0;
	unsigned int ibias;
	unsigned int ibias_up;
};

void mtk_hdmi_phy_clear_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset,
			     u32 bits);
void mtk_hdmi_phy_set_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset,
			   u32 bits);
void mtk_hdmi_phy_mask(struct mtk_hdmi_phy *hdmi_phy, u32 offset,
		       u32 val, u32 mask);
struct mtk_hdmi_phy *to_mtk_hdmi_phy(struct clk_hw *hw);

extern struct mtk_hdmi_phy_conf mtk_hdmi_phy_8173_conf;
extern struct mtk_hdmi_phy_conf mtk_hdmi_phy_2701_conf;

#endif /* _MTK_HDMI_PHY_H */
