Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: running_light_8_bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "running_light_8_bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "running_light_8_bit"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : running_light_8_bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/Q1_1.vhd" in Library work.
Architecture behavioral of Entity d_flip_flop is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/Q2_1.vhd" in Library work.
Architecture behavioural of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/running_light.vhd" in Library work.
Entity <running_light_8_bit> compiled.
Entity <running_light_8_bit> (Architecture <behavioural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <running_light_8_bit> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <D_flip_flop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <running_light_8_bit> in library <work> (Architecture <behavioural>).
Entity <running_light_8_bit> analyzed. Unit <running_light_8_bit> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioural>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <D_flip_flop> in library <work> (Architecture <behavioral>).
Entity <D_flip_flop> analyzed. Unit <D_flip_flop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <D_flip_flop>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/Q1_1.vhd".
    Found 1-bit register for signal <q_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_flip_flop> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/Q2_1.vhd".
Unit <clock_divider> synthesized.


Synthesizing Unit <running_light_8_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Digital Technology Exercise/Exercise 6/Question 2/E6Q2/running_light.vhd".
WARNING:Xst:646 - Signal <clock_s5<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock_s4<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock_s3<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock_s2<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clock_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <running_light_8_bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 41
 1-bit register                                        : 41

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <running_light_8_bit> ...

Optimizing unit <clock_divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block running_light_8_bit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : running_light_8_bit.ngr
Top Level Output File Name         : running_light_8_bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 41
#      INV                         : 41
# FlipFlops/Latches                : 41
#      FDC                         : 40
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       24  out of   7680     0%  
 Number of Slice Flip Flops:             41  out of  15360     0%  
 Number of 4 input LUTs:                 41  out of  15360     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    173     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
CLK                                | BUFGP                       | 1     |
clockDevider4/clk7/q_s             | NONE(clockDevider5/clk0/q_s)| 1     |
clockDevider5/clk0/q_s             | NONE(clockDevider5/clk1/q_s)| 1     |
clockDevider5/clk1/q_s             | NONE(clockDevider5/clk2/q_s)| 1     |
clockDevider5/clk2/q_s             | NONE(clockDevider5/clk3/q_s)| 1     |
clockDevider5/clk3/q_s             | NONE(clockDevider5/clk4/q_s)| 1     |
clockDevider5/clk4/q_s             | NONE(clockDevider5/clk5/q_s)| 1     |
clockDevider5/clk5/q_s             | NONE(clockDevider5/clk6/q_s)| 1     |
clockDevider5/clk6/q_s             | NONE(clockDevider5/clk7/q_s)| 1     |
clockDevider3/clk7/q_s             | NONE(clockDevider4/clk0/q_s)| 1     |
clockDevider4/clk0/q_s             | NONE(clockDevider4/clk1/q_s)| 1     |
clockDevider4/clk1/q_s             | NONE(clockDevider4/clk2/q_s)| 1     |
clockDevider4/clk2/q_s             | NONE(clockDevider4/clk3/q_s)| 1     |
clockDevider4/clk3/q_s             | NONE(clockDevider4/clk4/q_s)| 1     |
clockDevider4/clk4/q_s             | NONE(clockDevider4/clk5/q_s)| 1     |
clockDevider4/clk5/q_s             | NONE(clockDevider4/clk6/q_s)| 1     |
clockDevider4/clk6/q_s             | NONE(clockDevider4/clk7/q_s)| 1     |
clockDevider2/clk7/q_s             | NONE(clockDevider3/clk0/q_s)| 1     |
clockDevider3/clk0/q_s             | NONE(clockDevider3/clk1/q_s)| 1     |
clockDevider3/clk1/q_s             | NONE(clockDevider3/clk2/q_s)| 1     |
clockDevider3/clk2/q_s             | NONE(clockDevider3/clk3/q_s)| 1     |
clockDevider3/clk3/q_s             | NONE(clockDevider3/clk4/q_s)| 1     |
clockDevider3/clk4/q_s             | NONE(clockDevider3/clk5/q_s)| 1     |
clockDevider3/clk5/q_s             | NONE(clockDevider3/clk6/q_s)| 1     |
clockDevider3/clk6/q_s             | NONE(clockDevider3/clk7/q_s)| 1     |
clockDevider1/clk7/q_s             | NONE(clockDevider2/clk0/q_s)| 1     |
clockDevider2/clk0/q_s             | NONE(clockDevider2/clk1/q_s)| 1     |
clockDevider2/clk1/q_s             | NONE(clockDevider2/clk2/q_s)| 1     |
clockDevider2/clk2/q_s             | NONE(clockDevider2/clk3/q_s)| 1     |
clockDevider2/clk3/q_s             | NONE(clockDevider2/clk4/q_s)| 1     |
clockDevider2/clk4/q_s             | NONE(clockDevider2/clk5/q_s)| 1     |
clockDevider2/clk5/q_s             | NONE(clockDevider2/clk6/q_s)| 1     |
clockDevider2/clk6/q_s             | NONE(clockDevider2/clk7/q_s)| 1     |
clock_s                            | NONE(clockDevider1/clk0/q_s)| 1     |
clockDevider1/clk0/q_s             | NONE(clockDevider1/clk1/q_s)| 1     |
clockDevider1/clk1/q_s             | NONE(clockDevider1/clk2/q_s)| 1     |
clockDevider1/clk2/q_s             | NONE(clockDevider1/clk3/q_s)| 1     |
clockDevider1/clk3/q_s             | NONE(clockDevider1/clk4/q_s)| 1     |
clockDevider1/clk4/q_s             | NONE(clockDevider1/clk5/q_s)| 1     |
clockDevider1/clk5/q_s             | NONE(clockDevider1/clk6/q_s)| 1     |
clockDevider1/clk6/q_s             | NONE(clockDevider1/clk7/q_s)| 1     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 40    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.733ns (Maximum Frequency: 365.925MHz)
   Minimum input arrival time before clock: 1.920ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clock_s (FF)
  Destination:       clock_s (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clock_s to clock_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   0.745  clock_s (clock_s)
     INV:I->O              1   0.479   0.681  clock_s_not00011_INV_0 (clock_s_not0001)
     FDE:D                     0.176          clock_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk7/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk0/q_s (FF)
  Destination:       clockDevider5/clk0/q_s (FF)
  Source Clock:      clockDevider4/clk7/q_s rising
  Destination Clock: clockDevider4/clk7/q_s rising

  Data Path: clockDevider5/clk0/q_s to clockDevider5/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk0/q_s (clockDevider5/clk0/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk0/Q_not1_INV_0 (clockDevider5/qn_internal<0>)
     FDC:D                     0.176          clockDevider5/clk0/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk0/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk1/q_s (FF)
  Destination:       clockDevider5/clk1/q_s (FF)
  Source Clock:      clockDevider5/clk0/q_s rising
  Destination Clock: clockDevider5/clk0/q_s rising

  Data Path: clockDevider5/clk1/q_s to clockDevider5/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk1/q_s (clockDevider5/clk1/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk1/Q_not1_INV_0 (clockDevider5/qn_internal<1>)
     FDC:D                     0.176          clockDevider5/clk1/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk1/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk2/q_s (FF)
  Destination:       clockDevider5/clk2/q_s (FF)
  Source Clock:      clockDevider5/clk1/q_s rising
  Destination Clock: clockDevider5/clk1/q_s rising

  Data Path: clockDevider5/clk2/q_s to clockDevider5/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk2/q_s (clockDevider5/clk2/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk2/Q_not1_INV_0 (clockDevider5/qn_internal<2>)
     FDC:D                     0.176          clockDevider5/clk2/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk2/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk3/q_s (FF)
  Destination:       clockDevider5/clk3/q_s (FF)
  Source Clock:      clockDevider5/clk2/q_s rising
  Destination Clock: clockDevider5/clk2/q_s rising

  Data Path: clockDevider5/clk3/q_s to clockDevider5/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk3/q_s (clockDevider5/clk3/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk3/Q_not1_INV_0 (clockDevider5/qn_internal<3>)
     FDC:D                     0.176          clockDevider5/clk3/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk3/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk4/q_s (FF)
  Destination:       clockDevider5/clk4/q_s (FF)
  Source Clock:      clockDevider5/clk3/q_s rising
  Destination Clock: clockDevider5/clk3/q_s rising

  Data Path: clockDevider5/clk4/q_s to clockDevider5/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk4/q_s (clockDevider5/clk4/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk4/Q_not1_INV_0 (clockDevider5/qn_internal<4>)
     FDC:D                     0.176          clockDevider5/clk4/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk4/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk5/q_s (FF)
  Destination:       clockDevider5/clk5/q_s (FF)
  Source Clock:      clockDevider5/clk4/q_s rising
  Destination Clock: clockDevider5/clk4/q_s rising

  Data Path: clockDevider5/clk5/q_s to clockDevider5/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk5/q_s (clockDevider5/clk5/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk5/Q_not1_INV_0 (clockDevider5/qn_internal<5>)
     FDC:D                     0.176          clockDevider5/clk5/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk5/q_s'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            clockDevider5/clk6/q_s (FF)
  Destination:       clockDevider5/clk6/q_s (FF)
  Source Clock:      clockDevider5/clk5/q_s rising
  Destination Clock: clockDevider5/clk5/q_s rising

  Data Path: clockDevider5/clk6/q_s to clockDevider5/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk6/q_s (clockDevider5/clk6/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk6/Q_not1_INV_0 (clockDevider5/qn_internal<6>)
     FDC:D                     0.176          clockDevider5/clk6/q_s
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider5/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider5/clk7/q_s (FF)
  Destination:       clockDevider5/clk7/q_s (FF)
  Source Clock:      clockDevider5/clk6/q_s rising
  Destination Clock: clockDevider5/clk6/q_s rising

  Data Path: clockDevider5/clk7/q_s to clockDevider5/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider5/clk7/q_s (clockDevider5/clk7/q_s)
     INV:I->O              1   0.479   0.681  clockDevider5/clk7/Q_not1_INV_0 (clockDevider5/qn_internal<7>)
     FDC:D                     0.176          clockDevider5/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk7/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk0/q_s (FF)
  Destination:       clockDevider4/clk0/q_s (FF)
  Source Clock:      clockDevider3/clk7/q_s rising
  Destination Clock: clockDevider3/clk7/q_s rising

  Data Path: clockDevider4/clk0/q_s to clockDevider4/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk0/q_s (clockDevider4/clk0/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk0/Q_not1_INV_0 (clockDevider4/qn_internal<0>)
     FDC:D                     0.176          clockDevider4/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk1/q_s (FF)
  Destination:       clockDevider4/clk1/q_s (FF)
  Source Clock:      clockDevider4/clk0/q_s rising
  Destination Clock: clockDevider4/clk0/q_s rising

  Data Path: clockDevider4/clk1/q_s to clockDevider4/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk1/q_s (clockDevider4/clk1/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk1/Q_not1_INV_0 (clockDevider4/qn_internal<1>)
     FDC:D                     0.176          clockDevider4/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk2/q_s (FF)
  Destination:       clockDevider4/clk2/q_s (FF)
  Source Clock:      clockDevider4/clk1/q_s rising
  Destination Clock: clockDevider4/clk1/q_s rising

  Data Path: clockDevider4/clk2/q_s to clockDevider4/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk2/q_s (clockDevider4/clk2/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk2/Q_not1_INV_0 (clockDevider4/qn_internal<2>)
     FDC:D                     0.176          clockDevider4/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk3/q_s (FF)
  Destination:       clockDevider4/clk3/q_s (FF)
  Source Clock:      clockDevider4/clk2/q_s rising
  Destination Clock: clockDevider4/clk2/q_s rising

  Data Path: clockDevider4/clk3/q_s to clockDevider4/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk3/q_s (clockDevider4/clk3/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk3/Q_not1_INV_0 (clockDevider4/qn_internal<3>)
     FDC:D                     0.176          clockDevider4/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk4/q_s (FF)
  Destination:       clockDevider4/clk4/q_s (FF)
  Source Clock:      clockDevider4/clk3/q_s rising
  Destination Clock: clockDevider4/clk3/q_s rising

  Data Path: clockDevider4/clk4/q_s to clockDevider4/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk4/q_s (clockDevider4/clk4/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk4/Q_not1_INV_0 (clockDevider4/qn_internal<4>)
     FDC:D                     0.176          clockDevider4/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk5/q_s (FF)
  Destination:       clockDevider4/clk5/q_s (FF)
  Source Clock:      clockDevider4/clk4/q_s rising
  Destination Clock: clockDevider4/clk4/q_s rising

  Data Path: clockDevider4/clk5/q_s to clockDevider4/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk5/q_s (clockDevider4/clk5/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk5/Q_not1_INV_0 (clockDevider4/qn_internal<5>)
     FDC:D                     0.176          clockDevider4/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk6/q_s (FF)
  Destination:       clockDevider4/clk6/q_s (FF)
  Source Clock:      clockDevider4/clk5/q_s rising
  Destination Clock: clockDevider4/clk5/q_s rising

  Data Path: clockDevider4/clk6/q_s to clockDevider4/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk6/q_s (clockDevider4/clk6/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk6/Q_not1_INV_0 (clockDevider4/qn_internal<6>)
     FDC:D                     0.176          clockDevider4/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider4/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider4/clk7/q_s (FF)
  Destination:       clockDevider4/clk7/q_s (FF)
  Source Clock:      clockDevider4/clk6/q_s rising
  Destination Clock: clockDevider4/clk6/q_s rising

  Data Path: clockDevider4/clk7/q_s to clockDevider4/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider4/clk7/q_s (clockDevider4/clk7/q_s)
     INV:I->O              1   0.479   0.681  clockDevider4/clk7/Q_not1_INV_0 (clockDevider4/qn_internal<7>)
     FDC:D                     0.176          clockDevider4/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk7/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk0/q_s (FF)
  Destination:       clockDevider3/clk0/q_s (FF)
  Source Clock:      clockDevider2/clk7/q_s rising
  Destination Clock: clockDevider2/clk7/q_s rising

  Data Path: clockDevider3/clk0/q_s to clockDevider3/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk0/q_s (clockDevider3/clk0/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk0/Q_not1_INV_0 (clockDevider3/qn_internal<0>)
     FDC:D                     0.176          clockDevider3/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk1/q_s (FF)
  Destination:       clockDevider3/clk1/q_s (FF)
  Source Clock:      clockDevider3/clk0/q_s rising
  Destination Clock: clockDevider3/clk0/q_s rising

  Data Path: clockDevider3/clk1/q_s to clockDevider3/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk1/q_s (clockDevider3/clk1/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk1/Q_not1_INV_0 (clockDevider3/qn_internal<1>)
     FDC:D                     0.176          clockDevider3/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk2/q_s (FF)
  Destination:       clockDevider3/clk2/q_s (FF)
  Source Clock:      clockDevider3/clk1/q_s rising
  Destination Clock: clockDevider3/clk1/q_s rising

  Data Path: clockDevider3/clk2/q_s to clockDevider3/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk2/q_s (clockDevider3/clk2/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk2/Q_not1_INV_0 (clockDevider3/qn_internal<2>)
     FDC:D                     0.176          clockDevider3/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk3/q_s (FF)
  Destination:       clockDevider3/clk3/q_s (FF)
  Source Clock:      clockDevider3/clk2/q_s rising
  Destination Clock: clockDevider3/clk2/q_s rising

  Data Path: clockDevider3/clk3/q_s to clockDevider3/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk3/q_s (clockDevider3/clk3/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk3/Q_not1_INV_0 (clockDevider3/qn_internal<3>)
     FDC:D                     0.176          clockDevider3/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk4/q_s (FF)
  Destination:       clockDevider3/clk4/q_s (FF)
  Source Clock:      clockDevider3/clk3/q_s rising
  Destination Clock: clockDevider3/clk3/q_s rising

  Data Path: clockDevider3/clk4/q_s to clockDevider3/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk4/q_s (clockDevider3/clk4/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk4/Q_not1_INV_0 (clockDevider3/qn_internal<4>)
     FDC:D                     0.176          clockDevider3/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk5/q_s (FF)
  Destination:       clockDevider3/clk5/q_s (FF)
  Source Clock:      clockDevider3/clk4/q_s rising
  Destination Clock: clockDevider3/clk4/q_s rising

  Data Path: clockDevider3/clk5/q_s to clockDevider3/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk5/q_s (clockDevider3/clk5/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk5/Q_not1_INV_0 (clockDevider3/qn_internal<5>)
     FDC:D                     0.176          clockDevider3/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk6/q_s (FF)
  Destination:       clockDevider3/clk6/q_s (FF)
  Source Clock:      clockDevider3/clk5/q_s rising
  Destination Clock: clockDevider3/clk5/q_s rising

  Data Path: clockDevider3/clk6/q_s to clockDevider3/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk6/q_s (clockDevider3/clk6/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk6/Q_not1_INV_0 (clockDevider3/qn_internal<6>)
     FDC:D                     0.176          clockDevider3/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider3/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider3/clk7/q_s (FF)
  Destination:       clockDevider3/clk7/q_s (FF)
  Source Clock:      clockDevider3/clk6/q_s rising
  Destination Clock: clockDevider3/clk6/q_s rising

  Data Path: clockDevider3/clk7/q_s to clockDevider3/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider3/clk7/q_s (clockDevider3/clk7/q_s)
     INV:I->O              1   0.479   0.681  clockDevider3/clk7/Q_not1_INV_0 (clockDevider3/qn_internal<7>)
     FDC:D                     0.176          clockDevider3/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk7/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk0/q_s (FF)
  Destination:       clockDevider2/clk0/q_s (FF)
  Source Clock:      clockDevider1/clk7/q_s rising
  Destination Clock: clockDevider1/clk7/q_s rising

  Data Path: clockDevider2/clk0/q_s to clockDevider2/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk0/q_s (clockDevider2/clk0/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk0/Q_not1_INV_0 (clockDevider2/qn_internal<0>)
     FDC:D                     0.176          clockDevider2/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk1/q_s (FF)
  Destination:       clockDevider2/clk1/q_s (FF)
  Source Clock:      clockDevider2/clk0/q_s rising
  Destination Clock: clockDevider2/clk0/q_s rising

  Data Path: clockDevider2/clk1/q_s to clockDevider2/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk1/q_s (clockDevider2/clk1/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk1/Q_not1_INV_0 (clockDevider2/qn_internal<1>)
     FDC:D                     0.176          clockDevider2/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk2/q_s (FF)
  Destination:       clockDevider2/clk2/q_s (FF)
  Source Clock:      clockDevider2/clk1/q_s rising
  Destination Clock: clockDevider2/clk1/q_s rising

  Data Path: clockDevider2/clk2/q_s to clockDevider2/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk2/q_s (clockDevider2/clk2/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk2/Q_not1_INV_0 (clockDevider2/qn_internal<2>)
     FDC:D                     0.176          clockDevider2/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk3/q_s (FF)
  Destination:       clockDevider2/clk3/q_s (FF)
  Source Clock:      clockDevider2/clk2/q_s rising
  Destination Clock: clockDevider2/clk2/q_s rising

  Data Path: clockDevider2/clk3/q_s to clockDevider2/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk3/q_s (clockDevider2/clk3/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk3/Q_not1_INV_0 (clockDevider2/qn_internal<3>)
     FDC:D                     0.176          clockDevider2/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk4/q_s (FF)
  Destination:       clockDevider2/clk4/q_s (FF)
  Source Clock:      clockDevider2/clk3/q_s rising
  Destination Clock: clockDevider2/clk3/q_s rising

  Data Path: clockDevider2/clk4/q_s to clockDevider2/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk4/q_s (clockDevider2/clk4/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk4/Q_not1_INV_0 (clockDevider2/qn_internal<4>)
     FDC:D                     0.176          clockDevider2/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk5/q_s (FF)
  Destination:       clockDevider2/clk5/q_s (FF)
  Source Clock:      clockDevider2/clk4/q_s rising
  Destination Clock: clockDevider2/clk4/q_s rising

  Data Path: clockDevider2/clk5/q_s to clockDevider2/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk5/q_s (clockDevider2/clk5/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk5/Q_not1_INV_0 (clockDevider2/qn_internal<5>)
     FDC:D                     0.176          clockDevider2/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk6/q_s (FF)
  Destination:       clockDevider2/clk6/q_s (FF)
  Source Clock:      clockDevider2/clk5/q_s rising
  Destination Clock: clockDevider2/clk5/q_s rising

  Data Path: clockDevider2/clk6/q_s to clockDevider2/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk6/q_s (clockDevider2/clk6/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk6/Q_not1_INV_0 (clockDevider2/qn_internal<6>)
     FDC:D                     0.176          clockDevider2/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider2/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider2/clk7/q_s (FF)
  Destination:       clockDevider2/clk7/q_s (FF)
  Source Clock:      clockDevider2/clk6/q_s rising
  Destination Clock: clockDevider2/clk6/q_s rising

  Data Path: clockDevider2/clk7/q_s to clockDevider2/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider2/clk7/q_s (clockDevider2/clk7/q_s)
     INV:I->O              1   0.479   0.681  clockDevider2/clk7/Q_not1_INV_0 (clockDevider2/qn_internal<7>)
     FDC:D                     0.176          clockDevider2/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk0/q_s (FF)
  Destination:       clockDevider1/clk0/q_s (FF)
  Source Clock:      clock_s rising
  Destination Clock: clock_s rising

  Data Path: clockDevider1/clk0/q_s to clockDevider1/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk0/q_s (clockDevider1/clk0/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk0/Q_not1_INV_0 (clockDevider1/qn_internal<0>)
     FDC:D                     0.176          clockDevider1/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk1/q_s (FF)
  Destination:       clockDevider1/clk1/q_s (FF)
  Source Clock:      clockDevider1/clk0/q_s rising
  Destination Clock: clockDevider1/clk0/q_s rising

  Data Path: clockDevider1/clk1/q_s to clockDevider1/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk1/q_s (clockDevider1/clk1/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk1/Q_not1_INV_0 (clockDevider1/qn_internal<1>)
     FDC:D                     0.176          clockDevider1/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk2/q_s (FF)
  Destination:       clockDevider1/clk2/q_s (FF)
  Source Clock:      clockDevider1/clk1/q_s rising
  Destination Clock: clockDevider1/clk1/q_s rising

  Data Path: clockDevider1/clk2/q_s to clockDevider1/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk2/q_s (clockDevider1/clk2/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk2/Q_not1_INV_0 (clockDevider1/qn_internal<2>)
     FDC:D                     0.176          clockDevider1/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk3/q_s (FF)
  Destination:       clockDevider1/clk3/q_s (FF)
  Source Clock:      clockDevider1/clk2/q_s rising
  Destination Clock: clockDevider1/clk2/q_s rising

  Data Path: clockDevider1/clk3/q_s to clockDevider1/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk3/q_s (clockDevider1/clk3/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk3/Q_not1_INV_0 (clockDevider1/qn_internal<3>)
     FDC:D                     0.176          clockDevider1/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk4/q_s (FF)
  Destination:       clockDevider1/clk4/q_s (FF)
  Source Clock:      clockDevider1/clk3/q_s rising
  Destination Clock: clockDevider1/clk3/q_s rising

  Data Path: clockDevider1/clk4/q_s to clockDevider1/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk4/q_s (clockDevider1/clk4/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk4/Q_not1_INV_0 (clockDevider1/qn_internal<4>)
     FDC:D                     0.176          clockDevider1/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk5/q_s (FF)
  Destination:       clockDevider1/clk5/q_s (FF)
  Source Clock:      clockDevider1/clk4/q_s rising
  Destination Clock: clockDevider1/clk4/q_s rising

  Data Path: clockDevider1/clk5/q_s to clockDevider1/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk5/q_s (clockDevider1/clk5/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk5/Q_not1_INV_0 (clockDevider1/qn_internal<5>)
     FDC:D                     0.176          clockDevider1/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk6/q_s (FF)
  Destination:       clockDevider1/clk6/q_s (FF)
  Source Clock:      clockDevider1/clk5/q_s rising
  Destination Clock: clockDevider1/clk5/q_s rising

  Data Path: clockDevider1/clk6/q_s to clockDevider1/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk6/q_s (clockDevider1/clk6/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk6/Q_not1_INV_0 (clockDevider1/qn_internal<6>)
     FDC:D                     0.176          clockDevider1/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDevider1/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clockDevider1/clk7/q_s (FF)
  Destination:       clockDevider1/clk7/q_s (FF)
  Source Clock:      clockDevider1/clk6/q_s rising
  Destination Clock: clockDevider1/clk6/q_s rising

  Data Path: clockDevider1/clk7/q_s to clockDevider1/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider1/clk7/q_s (clockDevider1/clk7/q_s)
     INV:I->O              1   0.479   0.681  clockDevider1/clk7/Q_not1_INV_0 (clockDevider1/qn_internal<7>)
     FDC:D                     0.176          clockDevider1/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.920ns (Levels of Logic = 1)
  Source:            EN (PAD)
  Destination:       clock_s (FF)
  Destination Clock: CLK rising

  Data Path: EN to clock_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  EN_IBUF (EN_IBUF)
     FDE:CE                    0.524          clock_s
    ----------------------------------------
    Total                      1.920ns (1.239ns logic, 0.681ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk6/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            clockDevider5/clk7/q_s (FF)
  Destination:       LED_OUT<7> (PAD)
  Source Clock:      clockDevider5/clk6/q_s rising

  Data Path: clockDevider5/clk7/q_s to LED_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clockDevider5/clk7/q_s (clockDevider5/clk7/q_s)
     OBUF:I->O                 4.909          LED_OUT_7_OBUF (LED_OUT<7>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk5/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk6/q_s (FF)
  Destination:       LED_OUT<6> (PAD)
  Source Clock:      clockDevider5/clk5/q_s rising

  Data Path: clockDevider5/clk6/q_s to LED_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk6/q_s (clockDevider5/clk6/q_s)
     OBUF:I->O                 4.909          LED_OUT_6_OBUF (LED_OUT<6>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk4/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk5/q_s (FF)
  Destination:       LED_OUT<5> (PAD)
  Source Clock:      clockDevider5/clk4/q_s rising

  Data Path: clockDevider5/clk5/q_s to LED_OUT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk5/q_s (clockDevider5/clk5/q_s)
     OBUF:I->O                 4.909          LED_OUT_5_OBUF (LED_OUT<5>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk3/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk4/q_s (FF)
  Destination:       LED_OUT<4> (PAD)
  Source Clock:      clockDevider5/clk3/q_s rising

  Data Path: clockDevider5/clk4/q_s to LED_OUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk4/q_s (clockDevider5/clk4/q_s)
     OBUF:I->O                 4.909          LED_OUT_4_OBUF (LED_OUT<4>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk2/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk3/q_s (FF)
  Destination:       LED_OUT<3> (PAD)
  Source Clock:      clockDevider5/clk2/q_s rising

  Data Path: clockDevider5/clk3/q_s to LED_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk3/q_s (clockDevider5/clk3/q_s)
     OBUF:I->O                 4.909          LED_OUT_3_OBUF (LED_OUT<3>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk1/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk2/q_s (FF)
  Destination:       LED_OUT<2> (PAD)
  Source Clock:      clockDevider5/clk1/q_s rising

  Data Path: clockDevider5/clk2/q_s to LED_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk2/q_s (clockDevider5/clk2/q_s)
     OBUF:I->O                 4.909          LED_OUT_2_OBUF (LED_OUT<2>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider5/clk0/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk1/q_s (FF)
  Destination:       LED_OUT<1> (PAD)
  Source Clock:      clockDevider5/clk0/q_s rising

  Data Path: clockDevider5/clk1/q_s to LED_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk1/q_s (clockDevider5/clk1/q_s)
     OBUF:I->O                 4.909          LED_OUT_1_OBUF (LED_OUT<1>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDevider4/clk7/q_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            clockDevider5/clk0/q_s (FF)
  Destination:       LED_OUT<0> (PAD)
  Source Clock:      clockDevider4/clk7/q_s rising

  Data Path: clockDevider5/clk0/q_s to LED_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  clockDevider5/clk0/q_s (clockDevider5/clk0/q_s)
     OBUF:I->O                 4.909          LED_OUT_0_OBUF (LED_OUT<0>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.00 secs
 
--> 

Total memory usage is 256180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

