<html>
 <head>
 <title>syntmp/xo3l_verilog_xo3l_verilog_fpga_mapper_srr.htm log file</title>
 </head>
 <frameset cols="20%, 80%">
 <frame src="syntmp/xo3l_verilog_xo3l_verilog_fpga_mapper_toc.htm" name="tocFrame" />
 				 <frame src="syntmp/xo3l_verilog_xo3l_verilog_fpga_mapper_srr.htm" name="srrFrame"/>
</frameset>
 </html>
