
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011254 <.init>:
   11254:	push	{r3, lr}
   11258:	bl	13f08 <ftello64@plt+0x2898>
   1125c:	pop	{r3, pc}

Disassembly of section .plt:

00011260 <pthread_mutex_unlock@plt-0x14>:
   11260:	push	{lr}		; (str lr, [sp, #-4]!)
   11264:	ldr	lr, [pc, #4]	; 11270 <pthread_mutex_unlock@plt-0x4>
   11268:	add	lr, pc, lr
   1126c:	ldr	pc, [lr, #8]!
   11270:	muleq	r3, r0, sp

00011274 <pthread_mutex_unlock@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #48, 20	; 0x30000
   1127c:	ldr	pc, [ip, #3472]!	; 0xd90

00011280 <calloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #48, 20	; 0x30000
   11288:	ldr	pc, [ip, #3464]!	; 0xd88

0001128c <fputs_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #48, 20	; 0x30000
   11294:	ldr	pc, [ip, #3456]!	; 0xd80

00011298 <wctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #48, 20	; 0x30000
   112a0:	ldr	pc, [ip, #3448]!	; 0xd78

000112a4 <raise@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #48, 20	; 0x30000
   112ac:	ldr	pc, [ip, #3440]!	; 0xd70

000112b0 <wcrtomb@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #48, 20	; 0x30000
   112b8:	ldr	pc, [ip, #3432]!	; 0xd68

000112bc <iconv_close@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #48, 20	; 0x30000
   112c4:	ldr	pc, [ip, #3424]!	; 0xd60

000112c8 <iswctype@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #48, 20	; 0x30000
   112d0:	ldr	pc, [ip, #3416]!	; 0xd58

000112d4 <iconv@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #48, 20	; 0x30000
   112dc:	ldr	pc, [ip, #3408]!	; 0xd50

000112e0 <strcmp@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #48, 20	; 0x30000
   112e8:	ldr	pc, [ip, #3400]!	; 0xd48

000112ec <pthread_mutex_destroy@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #48, 20	; 0x30000
   112f4:	ldr	pc, [ip, #3392]!	; 0xd40

000112f8 <fflush@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #48, 20	; 0x30000
   11300:	ldr	pc, [ip, #3384]!	; 0xd38

00011304 <wcwidth@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #48, 20	; 0x30000
   1130c:	ldr	pc, [ip, #3376]!	; 0xd30

00011310 <memmove@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #48, 20	; 0x30000
   11318:	ldr	pc, [ip, #3368]!	; 0xd28

0001131c <free@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #48, 20	; 0x30000
   11324:	ldr	pc, [ip, #3360]!	; 0xd20

00011328 <pthread_mutex_lock@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #48, 20	; 0x30000
   11330:	ldr	pc, [ip, #3352]!	; 0xd18

00011334 <ferror@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #48, 20	; 0x30000
   1133c:	ldr	pc, [ip, #3344]!	; 0xd10

00011340 <_exit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #48, 20	; 0x30000
   11348:	ldr	pc, [ip, #3336]!	; 0xd08

0001134c <memcpy@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #48, 20	; 0x30000
   11354:	ldr	pc, [ip, #3328]!	; 0xd00

00011358 <pthread_mutex_init@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #48, 20	; 0x30000
   11360:	ldr	pc, [ip, #3320]!	; 0xcf8

00011364 <towlower@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #48, 20	; 0x30000
   1136c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011370 <mbsinit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #48, 20	; 0x30000
   11378:	ldr	pc, [ip, #3304]!	; 0xce8

0001137c <fwrite_unlocked@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #48, 20	; 0x30000
   11384:	ldr	pc, [ip, #3296]!	; 0xce0

00011388 <memcmp@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #48, 20	; 0x30000
   11390:	ldr	pc, [ip, #3288]!	; 0xcd8

00011394 <stpcpy@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #48, 20	; 0x30000
   1139c:	ldr	pc, [ip, #3280]!	; 0xcd0

000113a0 <fputc_unlocked@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #48, 20	; 0x30000
   113a8:	ldr	pc, [ip, #3272]!	; 0xcc8

000113ac <dcgettext@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #48, 20	; 0x30000
   113b4:	ldr	pc, [ip, #3264]!	; 0xcc0

000113b8 <strdup@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #48, 20	; 0x30000
   113c0:	ldr	pc, [ip, #3256]!	; 0xcb8

000113c4 <dup2@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #48, 20	; 0x30000
   113cc:	ldr	pc, [ip, #3248]!	; 0xcb0

000113d0 <realloc@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #48, 20	; 0x30000
   113d8:	ldr	pc, [ip, #3240]!	; 0xca8

000113dc <textdomain@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #48, 20	; 0x30000
   113e4:	ldr	pc, [ip, #3232]!	; 0xca0

000113e8 <iswcntrl@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #48, 20	; 0x30000
   113f0:	ldr	pc, [ip, #3224]!	; 0xc98

000113f4 <iswprint@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #48, 20	; 0x30000
   113fc:	ldr	pc, [ip, #3216]!	; 0xc90

00011400 <__fxstat64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #48, 20	; 0x30000
   11408:	ldr	pc, [ip, #3208]!	; 0xc88

0001140c <fwrite@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #48, 20	; 0x30000
   11414:	ldr	pc, [ip, #3200]!	; 0xc80

00011418 <lseek64@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #48, 20	; 0x30000
   11420:	ldr	pc, [ip, #3192]!	; 0xc78

00011424 <__ctype_get_mb_cur_max@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #48, 20	; 0x30000
   1142c:	ldr	pc, [ip, #3184]!	; 0xc70

00011430 <fread@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #48, 20	; 0x30000
   11438:	ldr	pc, [ip, #3176]!	; 0xc68

0001143c <__fpending@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #48, 20	; 0x30000
   11444:	ldr	pc, [ip, #3168]!	; 0xc60

00011448 <mbrtowc@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #48, 20	; 0x30000
   11450:	ldr	pc, [ip, #3160]!	; 0xc58

00011454 <error@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #48, 20	; 0x30000
   1145c:	ldr	pc, [ip, #3152]!	; 0xc50

00011460 <open64@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #48, 20	; 0x30000
   11468:	ldr	pc, [ip, #3144]!	; 0xc48

0001146c <malloc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #48, 20	; 0x30000
   11474:	ldr	pc, [ip, #3136]!	; 0xc40

00011478 <iconv_open@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #48, 20	; 0x30000
   11480:	ldr	pc, [ip, #3128]!	; 0xc38

00011484 <__libc_start_main@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #48, 20	; 0x30000
   1148c:	ldr	pc, [ip, #3120]!	; 0xc30

00011490 <__freading@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #48, 20	; 0x30000
   11498:	ldr	pc, [ip, #3112]!	; 0xc28

0001149c <__ctype_tolower_loc@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #48, 20	; 0x30000
   114a4:	ldr	pc, [ip, #3104]!	; 0xc20

000114a8 <__ctype_toupper_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #48, 20	; 0x30000
   114b0:	ldr	pc, [ip, #3096]!	; 0xc18

000114b4 <__gmon_start__@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #48, 20	; 0x30000
   114bc:	ldr	pc, [ip, #3088]!	; 0xc10

000114c0 <freopen64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #48, 20	; 0x30000
   114c8:	ldr	pc, [ip, #3080]!	; 0xc08

000114cc <getopt_long@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #48, 20	; 0x30000
   114d4:	ldr	pc, [ip, #3072]!	; 0xc00

000114d8 <__ctype_b_loc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #48, 20	; 0x30000
   114e0:	ldr	pc, [ip, #3064]!	; 0xbf8

000114e4 <exit@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #48, 20	; 0x30000
   114ec:	ldr	pc, [ip, #3056]!	; 0xbf0

000114f0 <iswspace@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #48, 20	; 0x30000
   114f8:	ldr	pc, [ip, #3048]!	; 0xbe8

000114fc <strlen@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #48, 20	; 0x30000
   11504:	ldr	pc, [ip, #3040]!	; 0xbe0

00011508 <strchr@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #48, 20	; 0x30000
   11510:	ldr	pc, [ip, #3032]!	; 0xbd8

00011514 <__errno_location@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #48, 20	; 0x30000
   1151c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011520 <iswalnum@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #48, 20	; 0x30000
   11528:	ldr	pc, [ip, #3016]!	; 0xbc8

0001152c <__sprintf_chk@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #48, 20	; 0x30000
   11534:	ldr	pc, [ip, #3008]!	; 0xbc0

00011538 <__cxa_atexit@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #48, 20	; 0x30000
   11540:	ldr	pc, [ip, #3000]!	; 0xbb8

00011544 <setvbuf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #48, 20	; 0x30000
   1154c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011550 <memset@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #48, 20	; 0x30000
   11558:	ldr	pc, [ip, #2984]!	; 0xba8

0001155c <btowc@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #48, 20	; 0x30000
   11564:	ldr	pc, [ip, #2976]!	; 0xba0

00011568 <__printf_chk@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #48, 20	; 0x30000
   11570:	ldr	pc, [ip, #2968]!	; 0xb98

00011574 <fileno@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #48, 20	; 0x30000
   1157c:	ldr	pc, [ip, #2960]!	; 0xb90

00011580 <__fprintf_chk@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #48, 20	; 0x30000
   11588:	ldr	pc, [ip, #2952]!	; 0xb88

0001158c <memchr@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #48, 20	; 0x30000
   11594:	ldr	pc, [ip, #2944]!	; 0xb80

00011598 <fclose@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #48, 20	; 0x30000
   115a0:	ldr	pc, [ip, #2936]!	; 0xb78

000115a4 <strnlen@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #48, 20	; 0x30000
   115ac:	ldr	pc, [ip, #2928]!	; 0xb70

000115b0 <fseeko64@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #48, 20	; 0x30000
   115b8:	ldr	pc, [ip, #2920]!	; 0xb68

000115bc <__overflow@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #48, 20	; 0x30000
   115c4:	ldr	pc, [ip, #2912]!	; 0xb60

000115c8 <setlocale@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #48, 20	; 0x30000
   115d0:	ldr	pc, [ip, #2904]!	; 0xb58

000115d4 <__explicit_bzero_chk@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #48, 20	; 0x30000
   115dc:	ldr	pc, [ip, #2896]!	; 0xb50

000115e0 <strrchr@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #48, 20	; 0x30000
   115e8:	ldr	pc, [ip, #2888]!	; 0xb48

000115ec <nl_langinfo@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #48, 20	; 0x30000
   115f4:	ldr	pc, [ip, #2880]!	; 0xb40

000115f8 <clearerr_unlocked@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #48, 20	; 0x30000
   11600:	ldr	pc, [ip, #2872]!	; 0xb38

00011604 <__strtoll_internal@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #48, 20	; 0x30000
   1160c:	ldr	pc, [ip, #2864]!	; 0xb30

00011610 <fopen64@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #48, 20	; 0x30000
   11618:	ldr	pc, [ip, #2856]!	; 0xb28

0001161c <qsort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #48, 20	; 0x30000
   11624:	ldr	pc, [ip, #2848]!	; 0xb20

00011628 <bindtextdomain@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #48, 20	; 0x30000
   11630:	ldr	pc, [ip, #2840]!	; 0xb18

00011634 <towupper@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #48, 20	; 0x30000
   1163c:	ldr	pc, [ip, #2832]!	; 0xb10

00011640 <strncmp@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #48, 20	; 0x30000
   11648:	ldr	pc, [ip, #2824]!	; 0xb08

0001164c <abort@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #48, 20	; 0x30000
   11654:	ldr	pc, [ip, #2816]!	; 0xb00

00011658 <close@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #48, 20	; 0x30000
   11660:	ldr	pc, [ip, #2808]!	; 0xaf8

00011664 <__assert_fail@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #48, 20	; 0x30000
   1166c:	ldr	pc, [ip, #2800]!	; 0xaf0

00011670 <ftello64@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #48, 20	; 0x30000
   11678:	ldr	pc, [ip, #2792]!	; 0xae8

Disassembly of section .text:

00011680 <.text>:
   11680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11684:	mov	fp, r0
   11688:	sub	sp, sp, #124	; 0x7c
   1168c:	ldr	r0, [r1]
   11690:	mov	r4, r1
   11694:	bl	1564c <ftello64@plt+0x3fdc>
   11698:	ldr	r1, [pc, #4020]	; 12654 <ftello64@plt+0xfe4>
   1169c:	mov	r0, #6
   116a0:	bl	115c8 <setlocale@plt>
   116a4:	ldr	r1, [pc, #4012]	; 12658 <ftello64@plt+0xfe8>
   116a8:	ldr	r0, [pc, #4012]	; 1265c <ftello64@plt+0xfec>
   116ac:	bl	11628 <bindtextdomain@plt>
   116b0:	ldr	r0, [pc, #4004]	; 1265c <ftello64@plt+0xfec>
   116b4:	bl	113dc <textdomain@plt>
   116b8:	ldr	r0, [pc, #4000]	; 12660 <ftello64@plt+0xff0>
   116bc:	bl	2fcc0 <ftello64@plt+0x1e650>
   116c0:	ldr	r5, [pc, #3996]	; 12664 <ftello64@plt+0xff4>
   116c4:	ldr	r7, [pc, #3996]	; 12668 <ftello64@plt+0xff8>
   116c8:	ldr	r8, [pc, #3996]	; 1266c <ftello64@plt+0xffc>
   116cc:	ldr	r9, [pc, #3996]	; 12670 <ftello64@plt+0x1000>
   116d0:	sub	r6, r5, #20
   116d4:	mov	sl, #0
   116d8:	str	sl, [sp]
   116dc:	mov	r3, r5
   116e0:	mov	r2, r7
   116e4:	mov	r1, r4
   116e8:	mov	r0, fp
   116ec:	bl	114cc <getopt_long@plt>
   116f0:	cmn	r0, #1
   116f4:	beq	11c24 <ftello64@plt+0x5b4>
   116f8:	add	r0, r0, #3
   116fc:	cmp	r0, #122	; 0x7a
   11700:	ldrls	pc, [pc, r0, lsl #2]
   11704:	b	11c1c <ftello64@plt+0x5ac>
   11708:	strdeq	r1, [r1], -r4
   1170c:	andeq	r1, r1, ip, ror #21
   11710:	andeq	r1, r1, ip, lsl ip
   11714:	andeq	r1, r1, ip, lsl ip
   11718:	andeq	r1, r1, ip, lsl ip
   1171c:	andeq	r1, r1, ip, lsl ip
   11720:	andeq	r1, r1, ip, lsl ip
   11724:	andeq	r1, r1, ip, lsl ip
   11728:	andeq	r1, r1, ip, lsl ip
   1172c:	andeq	r1, r1, ip, lsl ip
   11730:	andeq	r1, r1, ip, lsl ip
   11734:	andeq	r1, r1, ip, lsl ip
   11738:	andeq	r1, r1, ip, lsl ip
   1173c:	andeq	r1, r1, ip, lsr #21
   11740:	andeq	r1, r1, ip, lsl ip
   11744:	andeq	r1, r1, ip, lsl ip
   11748:	andeq	r1, r1, ip, lsl ip
   1174c:	andeq	r1, r1, ip, lsl ip
   11750:	andeq	r1, r1, ip, lsl ip
   11754:	andeq	r1, r1, ip, lsl ip
   11758:	andeq	r1, r1, ip, lsl ip
   1175c:	andeq	r1, r1, ip, lsl ip
   11760:	andeq	r1, r1, ip, lsl ip
   11764:	andeq	r1, r1, ip, lsl ip
   11768:	andeq	r1, r1, ip, lsl ip
   1176c:	andeq	r1, r1, ip, lsl ip
   11770:	andeq	r1, r1, ip, lsl ip
   11774:	andeq	r1, r1, ip, lsl ip
   11778:	andeq	r1, r1, ip, lsl ip
   1177c:	andeq	r1, r1, ip, lsl ip
   11780:	andeq	r1, r1, ip, lsl ip
   11784:	andeq	r1, r1, ip, lsl ip
   11788:	andeq	r1, r1, ip, lsl ip
   1178c:	andeq	r1, r1, ip, lsl ip
   11790:	andeq	r1, r1, ip, lsl ip
   11794:	andeq	r1, r1, ip, lsl ip
   11798:	andeq	r1, r1, ip, lsl ip
   1179c:	andeq	r1, r1, ip, lsl ip
   117a0:	andeq	r1, r1, ip, lsl ip
   117a4:	andeq	r1, r1, ip, lsl ip
   117a8:	andeq	r1, r1, ip, lsl ip
   117ac:	andeq	r1, r1, ip, lsl ip
   117b0:	andeq	r1, r1, ip, lsl ip
   117b4:	andeq	r1, r1, ip, lsl ip
   117b8:	andeq	r1, r1, ip, lsl ip
   117bc:	andeq	r1, r1, ip, lsl ip
   117c0:	andeq	r1, r1, ip, lsl ip
   117c4:	andeq	r1, r1, ip, lsl ip
   117c8:	andeq	r1, r1, ip, lsl ip
   117cc:	andeq	r1, r1, ip, lsl ip
   117d0:	andeq	r1, r1, ip, lsl ip
   117d4:	andeq	r1, r1, ip, lsl ip
   117d8:	andeq	r1, r1, ip, lsl ip
   117dc:	andeq	r1, r1, ip, lsl ip
   117e0:	andeq	r1, r1, ip, lsl ip
   117e4:	andeq	r1, r1, ip, lsl ip
   117e8:	andeq	r1, r1, ip, lsl ip
   117ec:	andeq	r1, r1, ip, lsl ip
   117f0:	andeq	r1, r1, ip, lsl ip
   117f4:	andeq	r1, r1, ip, lsl ip
   117f8:	andeq	r1, r1, ip, lsl ip
   117fc:	andeq	r1, r1, ip, lsl ip
   11800:	andeq	r1, r1, ip, lsl ip
   11804:	andeq	r1, r1, ip, lsl ip
   11808:	andeq	r1, r1, ip, lsl ip
   1180c:	andeq	r1, r1, ip, lsl ip
   11810:	andeq	r1, r1, ip, lsl ip
   11814:	andeq	r1, r1, ip, lsl ip
   11818:	muleq	r1, ip, sl
   1181c:	andeq	r1, r1, ip, lsl ip
   11820:	andeq	r1, r1, ip, lsl ip
   11824:	andeq	r1, r1, ip, lsl ip
   11828:	andeq	r1, r1, ip, lsl ip
   1182c:	andeq	r1, r1, r4, lsl #21
   11830:	andeq	r1, r1, r4, ror sl
   11834:	andeq	r1, r1, ip, lsl ip
   11838:	andeq	r1, r1, ip, lsl ip
   1183c:	andeq	r1, r1, ip, lsl ip
   11840:	andeq	r1, r1, ip, lsl ip
   11844:	andeq	r1, r1, ip, lsl ip
   11848:	andeq	r1, r1, r4, ror #20
   1184c:	andeq	r1, r1, ip, lsl ip
   11850:	andeq	r1, r1, r4, asr sl
   11854:	andeq	r1, r1, ip, lsl ip
   11858:	andeq	r1, r1, ip, lsl ip
   1185c:	andeq	r1, r1, r4, asr #20
   11860:	andeq	r1, r1, ip, lsr #20
   11864:	andeq	r1, r1, ip, lsl sl
   11868:	andeq	r1, r1, ip, lsl ip
   1186c:	andeq	r1, r1, ip, lsl ip
   11870:	strdeq	r1, [r1], -r4
   11874:	andeq	r1, r1, ip, lsl ip
   11878:	andeq	r1, r1, ip, lsl ip
   1187c:	andeq	r1, r1, ip, lsl ip
   11880:	andeq	r1, r1, ip, lsl ip
   11884:	andeq	r1, r1, ip, lsl ip
   11888:	andeq	r1, r1, ip, lsl ip
   1188c:	andeq	r1, r1, ip, lsl ip
   11890:	andeq	r1, r1, ip, lsl ip
   11894:	andeq	r1, r1, ip, lsl ip
   11898:	andeq	r1, r1, ip, lsl ip
   1189c:	andeq	r1, r1, r4, ror #19
   118a0:	andeq	r1, r1, ip, lsl ip
   118a4:	andeq	r1, r1, ip, lsl ip
   118a8:	andeq	r1, r1, ip, lsl ip
   118ac:	ldrdeq	r1, [r1], -r4
   118b0:	andeq	r1, r1, ip, ror r9
   118b4:	andeq	r1, r1, ip, lsl ip
   118b8:	andeq	r1, r1, ip, ror #18
   118bc:	andeq	r1, r1, ip, lsl ip
   118c0:	andeq	r1, r1, ip, lsl ip
   118c4:	andeq	r1, r1, ip, lsl ip
   118c8:	andeq	r1, r1, ip, lsl ip
   118cc:	andeq	r1, r1, ip, lsl ip
   118d0:	andeq	r1, r1, ip, asr r9
   118d4:	andeq	r1, r1, ip, lsl ip
   118d8:	andeq	r1, r1, ip, lsl ip
   118dc:	andeq	r1, r1, ip, asr #18
   118e0:	andeq	r1, r1, ip, lsl ip
   118e4:	ldrdeq	r1, [r1], -r8
   118e8:	andeq	r1, r1, ip, lsl ip
   118ec:	andeq	r1, r1, ip, lsl ip
   118f0:	strdeq	r1, [r1], -r4
   118f4:	ldr	r3, [pc, #3416]	; 12654 <ftello64@plt+0xfe4>
   118f8:	mov	r2, #0
   118fc:	str	r3, [sp]
   11900:	mov	r1, r2
   11904:	add	r3, sp, #96	; 0x60
   11908:	ldr	r0, [r8]
   1190c:	bl	2c6d0 <ftello64@plt+0x1b060>
   11910:	cmp	r0, #0
   11914:	bne	13280 <ftello64@plt+0x1c10>
   11918:	ldrd	r2, [sp, #96]	; 0x60
   1191c:	mov	r1, #0
   11920:	mvn	r0, #-2147483647	; 0x80000001
   11924:	strd	r2, [sp, #16]
   11928:	subs	r2, r2, #1
   1192c:	sbc	r3, r3, #0
   11930:	cmp	r3, r1
   11934:	cmpeq	r2, r0
   11938:	bhi	13280 <ftello64@plt+0x1c10>
   1193c:	ldr	r3, [pc, #3496]	; 126ec <ftello64@plt+0x107c>
   11940:	ldr	r2, [sp, #16]
   11944:	str	r2, [r3, #8]
   11948:	b	116d4 <ftello64@plt+0x64>
   1194c:	ldr	r3, [pc, #3444]	; 126c8 <ftello64@plt+0x1058>
   11950:	mov	r2, #1
   11954:	strb	r2, [r3, #528]	; 0x210
   11958:	b	116d4 <ftello64@plt+0x64>
   1195c:	ldr	r3, [pc, #3428]	; 126c8 <ftello64@plt+0x1058>
   11960:	ldr	r2, [r8]
   11964:	str	r2, [r3, #524]	; 0x20c
   11968:	b	116d4 <ftello64@plt+0x64>
   1196c:	ldr	r3, [pc, #3412]	; 126c8 <ftello64@plt+0x1058>
   11970:	ldr	r2, [r8]
   11974:	str	r2, [r3, #520]	; 0x208
   11978:	b	116d4 <ftello64@plt+0x64>
   1197c:	ldr	r3, [pc, #3280]	; 12654 <ftello64@plt+0xfe4>
   11980:	mov	r2, #0
   11984:	str	r3, [sp]
   11988:	mov	r1, r2
   1198c:	add	r3, sp, #96	; 0x60
   11990:	ldr	r0, [r8]
   11994:	bl	2c6d0 <ftello64@plt+0x1b060>
   11998:	cmp	r0, #0
   1199c:	bne	1329c <ftello64@plt+0x1c2c>
   119a0:	ldrd	r2, [sp, #96]	; 0x60
   119a4:	mov	r1, #0
   119a8:	mvn	r0, #-2147483647	; 0x80000001
   119ac:	strd	r2, [sp, #16]
   119b0:	subs	r2, r2, #1
   119b4:	sbc	r3, r3, #0
   119b8:	cmp	r3, r1
   119bc:	cmpeq	r2, r0
   119c0:	bhi	1329c <ftello64@plt+0x1c2c>
   119c4:	ldr	r3, [pc, #3360]	; 126ec <ftello64@plt+0x107c>
   119c8:	ldr	r2, [sp, #16]
   119cc:	str	r2, [r3, #4]
   119d0:	b	116d4 <ftello64@plt+0x64>
   119d4:	ldr	r3, [pc, #3308]	; 126c8 <ftello64@plt+0x1058>
   119d8:	mov	r2, #1
   119dc:	strb	r2, [r3]
   119e0:	b	116d4 <ftello64@plt+0x64>
   119e4:	ldr	r3, [pc, #3292]	; 126c8 <ftello64@plt+0x1058>
   119e8:	ldr	r2, [r8]
   119ec:	str	r2, [r3, #516]	; 0x204
   119f0:	b	116d4 <ftello64@plt+0x64>
   119f4:	ldr	r3, [r8]
   119f8:	ldr	sl, [pc, #3272]	; 126c8 <ftello64@plt+0x1058>
   119fc:	mov	r0, r3
   11a00:	str	r3, [sl, #832]	; 0x340
   11a04:	bl	14118 <ftello64@plt+0x2aa8>
   11a08:	ldr	r3, [sl, #832]	; 0x340
   11a0c:	ldrb	r3, [r3]
   11a10:	cmp	r3, #0
   11a14:	streq	r3, [sl, #832]	; 0x340
   11a18:	b	116d4 <ftello64@plt+0x64>
   11a1c:	ldr	r3, [pc, #3236]	; 126c8 <ftello64@plt+0x1058>
   11a20:	mov	r2, #3
   11a24:	str	r2, [r3, #532]	; 0x214
   11a28:	b	116d4 <ftello64@plt+0x64>
   11a2c:	ldr	r3, [r8]
   11a30:	ldr	r2, [pc, #3216]	; 126c8 <ftello64@plt+0x1058>
   11a34:	mov	r0, r3
   11a38:	str	r3, [r2, #540]	; 0x21c
   11a3c:	bl	14118 <ftello64@plt+0x2aa8>
   11a40:	b	116d4 <ftello64@plt+0x64>
   11a44:	ldr	r3, [pc, #3196]	; 126c8 <ftello64@plt+0x1058>
   11a48:	mov	r2, #1
   11a4c:	strb	r2, [r3, #536]	; 0x218
   11a50:	b	116d4 <ftello64@plt+0x64>
   11a54:	ldr	r3, [pc, #3180]	; 126c8 <ftello64@plt+0x1058>
   11a58:	mov	r2, #2
   11a5c:	str	r2, [r3, #532]	; 0x214
   11a60:	b	116d4 <ftello64@plt+0x64>
   11a64:	ldr	r3, [pc, #3200]	; 126ec <ftello64@plt+0x107c>
   11a68:	ldr	r2, [r8]
   11a6c:	str	r2, [r3, #16]
   11a70:	b	116d4 <ftello64@plt+0x64>
   11a74:	ldr	r3, [pc, #3184]	; 126ec <ftello64@plt+0x107c>
   11a78:	mov	r2, #0
   11a7c:	strb	r2, [r3]
   11a80:	b	116d4 <ftello64@plt+0x64>
   11a84:	ldr	r2, [r8]
   11a88:	ldr	r3, [pc, #3164]	; 126ec <ftello64@plt+0x107c>
   11a8c:	mov	r0, r2
   11a90:	str	r2, [r3, #12]
   11a94:	bl	14118 <ftello64@plt+0x2aa8>
   11a98:	b	116d4 <ftello64@plt+0x64>
   11a9c:	ldr	r3, [pc, #3108]	; 126c8 <ftello64@plt+0x1058>
   11aa0:	mov	r2, #1
   11aa4:	strb	r2, [r3, #529]	; 0x211
   11aa8:	b	116d4 <ftello64@plt+0x64>
   11aac:	ldr	r1, [r9]
   11ab0:	mov	r2, #1
   11ab4:	mov	r3, #4
   11ab8:	stmib	sp, {r1, r2}
   11abc:	str	r3, [sp]
   11ac0:	ldr	r2, [pc, #2988]	; 12674 <ftello64@plt+0x1004>
   11ac4:	mov	r3, r6
   11ac8:	ldr	r1, [r8]
   11acc:	ldr	r0, [pc, #2980]	; 12678 <ftello64@plt+0x1008>
   11ad0:	bl	15034 <ftello64@plt+0x39c4>
   11ad4:	ldr	r2, [pc, #2976]	; 1267c <ftello64@plt+0x100c>
   11ad8:	ldr	r3, [pc, #3048]	; 126c8 <ftello64@plt+0x1058>
   11adc:	add	r0, r2, r0, lsl #2
   11ae0:	ldr	r2, [r0, #56]	; 0x38
   11ae4:	str	r2, [r3, #532]	; 0x214
   11ae8:	b	116d4 <ftello64@plt+0x64>
   11aec:	mov	r0, #0
   11af0:	bl	1498c <ftello64@plt+0x331c>
   11af4:	ldr	r2, [pc, #3116]	; 12728 <ftello64@plt+0x10b8>
   11af8:	ldr	r3, [pc, #2944]	; 12680 <ftello64@plt+0x1010>
   11afc:	ldr	r1, [pc, #2944]	; 12684 <ftello64@plt+0x1014>
   11b00:	ldr	r0, [pc, #2944]	; 12688 <ftello64@plt+0x1018>
   11b04:	ldr	r5, [r2]
   11b08:	ldr	r6, [r3]
   11b0c:	bl	15f90 <ftello64@plt+0x4920>
   11b10:	mov	r4, #0
   11b14:	mov	r3, r6
   11b18:	str	r4, [sp, #4]
   11b1c:	ldr	r2, [pc, #2920]	; 1268c <ftello64@plt+0x101c>
   11b20:	ldr	r1, [pc, #2920]	; 12690 <ftello64@plt+0x1020>
   11b24:	str	r0, [sp]
   11b28:	mov	r0, r5
   11b2c:	bl	2bdcc <ftello64@plt+0x1a75c>
   11b30:	mov	r0, r4
   11b34:	bl	114e4 <exit@plt>
   11b38:	mov	r3, #1
   11b3c:	mov	r0, #4
   11b40:	str	r3, [r6, #1136]	; 0x470
   11b44:	bl	2bfb4 <ftello64@plt+0x1a944>
   11b48:	str	r0, [r6, #1124]	; 0x464
   11b4c:	mov	r0, #8
   11b50:	bl	2bfb4 <ftello64@plt+0x1a944>
   11b54:	str	r0, [r6, #1128]	; 0x468
   11b58:	mov	r0, #8
   11b5c:	bl	2bfb4 <ftello64@plt+0x1a944>
   11b60:	ldr	r7, [r5]
   11b64:	ldr	r9, [r4, r7, lsl #2]
   11b68:	lsl	r8, r7, #2
   11b6c:	ldrb	r3, [r9]
   11b70:	cmp	r3, #0
   11b74:	str	r0, [r6, #1132]	; 0x46c
   11b78:	beq	11b98 <ftello64@plt+0x528>
   11b7c:	ldr	r1, [pc, #2832]	; 12694 <ftello64@plt+0x1024>
   11b80:	mov	r0, r9
   11b84:	bl	112e0 <strcmp@plt>
   11b88:	cmp	r0, #0
   11b8c:	ldrne	r3, [r6, #1124]	; 0x464
   11b90:	strne	r9, [r3]
   11b94:	bne	11ba4 <ftello64@plt+0x534>
   11b98:	ldr	r3, [r6, #1124]	; 0x464
   11b9c:	mov	r2, #0
   11ba0:	str	r2, [r3]
   11ba4:	add	r7, r7, #1
   11ba8:	cmp	fp, r7
   11bac:	str	r7, [r5]
   11bb0:	ble	11ce4 <ftello64@plt+0x674>
   11bb4:	ldr	r3, [pc, #2924]	; 12728 <ftello64@plt+0x10b8>
   11bb8:	add	r8, r4, r8
   11bbc:	ldr	r1, [pc, #2772]	; 12698 <ftello64@plt+0x1028>
   11bc0:	ldr	r0, [r8, #4]
   11bc4:	ldr	r2, [r3]
   11bc8:	bl	15438 <ftello64@plt+0x3dc8>
   11bcc:	subs	r7, r0, #0
   11bd0:	beq	13318 <ftello64@plt+0x1ca8>
   11bd4:	ldr	r3, [r5]
   11bd8:	add	r3, r3, #1
   11bdc:	cmp	fp, r3
   11be0:	str	r3, [r5]
   11be4:	ble	11ce4 <ftello64@plt+0x674>
   11be8:	mov	r2, #5
   11bec:	ldr	r1, [pc, #2728]	; 1269c <ftello64@plt+0x102c>
   11bf0:	mov	r0, #0
   11bf4:	bl	113ac <dcgettext@plt>
   11bf8:	ldr	r3, [r5]
   11bfc:	mov	r6, r0
   11c00:	ldr	r0, [r4, r3, lsl #2]
   11c04:	bl	1a048 <ftello64@plt+0x89d8>
   11c08:	mov	r1, #0
   11c0c:	mov	r2, r6
   11c10:	mov	r3, r0
   11c14:	mov	r0, r1
   11c18:	bl	11454 <error@plt>
   11c1c:	mov	r0, #1
   11c20:	bl	1498c <ftello64@plt+0x331c>
   11c24:	ldr	r5, [pc, #2676]	; 126a0 <ftello64@plt+0x1030>
   11c28:	ldr	r3, [r5]
   11c2c:	cmp	fp, r3
   11c30:	beq	12880 <ftello64@plt+0x1210>
   11c34:	ldr	r8, [pc, #2736]	; 126ec <ftello64@plt+0x107c>
   11c38:	ldr	r6, [pc, #2696]	; 126c8 <ftello64@plt+0x1058>
   11c3c:	ldrb	r2, [r8]
   11c40:	cmp	r2, #0
   11c44:	beq	11b38 <ftello64@plt+0x4c8>
   11c48:	sub	r3, fp, r3
   11c4c:	mov	r0, r3
   11c50:	mov	r1, #4
   11c54:	str	r3, [r6, #1136]	; 0x470
   11c58:	bl	2c098 <ftello64@plt+0x1aa28>
   11c5c:	mov	r1, #8
   11c60:	mov	r7, #0
   11c64:	mov	r9, r7
   11c68:	str	r0, [r6, #1124]	; 0x464
   11c6c:	ldr	r0, [r6, #1136]	; 0x470
   11c70:	bl	2c098 <ftello64@plt+0x1aa28>
   11c74:	mov	r1, #8
   11c78:	str	r0, [r6, #1128]	; 0x468
   11c7c:	ldr	r0, [r6, #1136]	; 0x470
   11c80:	bl	2c098 <ftello64@plt+0x1aa28>
   11c84:	ldr	fp, [r6, #1136]	; 0x470
   11c88:	ldr	sl, [r6, #1124]	; 0x464
   11c8c:	str	r6, [sp, #16]
   11c90:	str	r0, [r6, #1132]	; 0x46c
   11c94:	mov	r6, r4
   11c98:	b	11cd8 <ftello64@plt+0x668>
   11c9c:	ldr	r8, [r5]
   11ca0:	ldr	r4, [r6, r8, lsl #2]
   11ca4:	ldrb	r2, [r4]
   11ca8:	cmp	r2, #0
   11cac:	beq	11cc8 <ftello64@plt+0x658>
   11cb0:	ldr	r1, [pc, #2524]	; 12694 <ftello64@plt+0x1024>
   11cb4:	mov	r0, r4
   11cb8:	bl	112e0 <strcmp@plt>
   11cbc:	cmp	r0, #0
   11cc0:	strne	r4, [sl, r7, lsl #2]
   11cc4:	bne	11ccc <ftello64@plt+0x65c>
   11cc8:	str	r9, [sl, r7, lsl #2]
   11ccc:	add	r7, r7, #1
   11cd0:	add	r8, r8, #1
   11cd4:	str	r8, [r5]
   11cd8:	cmp	r7, fp
   11cdc:	blt	11c9c <ftello64@plt+0x62c>
   11ce0:	ldr	r6, [sp, #16]
   11ce4:	ldr	r3, [r6, #532]	; 0x214
   11ce8:	cmp	r3, #0
   11cec:	bne	11d08 <ftello64@plt+0x698>
   11cf0:	ldr	r8, [pc, #2548]	; 126ec <ftello64@plt+0x107c>
   11cf4:	ldrb	r3, [r8]
   11cf8:	cmp	r3, #0
   11cfc:	moveq	r3, #2
   11d00:	movne	r3, #1
   11d04:	str	r3, [r6, #532]	; 0x214
   11d08:	ldrb	r3, [r6]
   11d0c:	cmp	r3, #0
   11d10:	beq	11d3c <ftello64@plt+0x6cc>
   11d14:	bl	114a8 <__ctype_toupper_loc@plt>
   11d18:	ldr	r3, [pc, #2436]	; 126a4 <ftello64@plt+0x1034>
   11d1c:	mov	r2, #0
   11d20:	add	ip, r3, #256	; 0x100
   11d24:	ldr	r1, [r0]
   11d28:	ldr	r1, [r1, r2]
   11d2c:	add	r2, r2, #4
   11d30:	strb	r1, [r3, #1]!
   11d34:	cmp	ip, r3
   11d38:	bne	11d24 <ftello64@plt+0x6b4>
   11d3c:	ldr	r3, [r6, #540]	; 0x21c
   11d40:	cmp	r3, #0
   11d44:	beq	128cc <ftello64@plt+0x125c>
   11d48:	ldrb	r3, [r3]
   11d4c:	cmp	r3, #0
   11d50:	streq	r3, [r6, #540]	; 0x21c
   11d54:	beq	11d60 <ftello64@plt+0x6f0>
   11d58:	ldr	r0, [pc, #2376]	; 126a8 <ftello64@plt+0x1038>
   11d5c:	bl	14428 <ftello64@plt+0x2db8>
   11d60:	ldr	r3, [r6, #832]	; 0x340
   11d64:	cmp	r3, #0
   11d68:	beq	12830 <ftello64@plt+0x11c0>
   11d6c:	ldr	r0, [pc, #2360]	; 126ac <ftello64@plt+0x103c>
   11d70:	bl	14428 <ftello64@plt+0x2db8>
   11d74:	ldr	r4, [r6, #516]	; 0x204
   11d78:	cmp	r4, #0
   11d7c:	beq	11de4 <ftello64@plt+0x774>
   11d80:	mov	r0, r4
   11d84:	add	r1, sp, #96	; 0x60
   11d88:	bl	144d0 <ftello64@plt+0x2e60>
   11d8c:	mov	r2, #256	; 0x100
   11d90:	mov	r1, #1
   11d94:	ldr	r0, [pc, #2396]	; 126f8 <ftello64@plt+0x1088>
   11d98:	bl	11550 <memset@plt>
   11d9c:	ldr	r0, [sp, #96]	; 0x60
   11da0:	ldr	r1, [sp, #100]	; 0x64
   11da4:	cmp	r0, r1
   11da8:	movcc	r2, r0
   11dac:	movcc	ip, #0
   11db0:	bcs	11dc8 <ftello64@plt+0x758>
   11db4:	ldrb	r3, [r2], #1
   11db8:	add	r3, r6, r3
   11dbc:	cmp	r2, r1
   11dc0:	strb	ip, [r3, #1140]	; 0x474
   11dc4:	bne	11db4 <ftello64@plt+0x744>
   11dc8:	ldr	r8, [pc, #2332]	; 126ec <ftello64@plt+0x107c>
   11dcc:	ldrb	r3, [r8]
   11dd0:	cmp	r3, #0
   11dd4:	strbeq	r3, [r6, #1172]	; 0x494
   11dd8:	strbeq	r3, [r6, #1149]	; 0x47d
   11ddc:	strbeq	r3, [r6, #1150]	; 0x47e
   11de0:	bl	153e0 <ftello64@plt+0x3d70>
   11de4:	ldr	r0, [r6, #520]	; 0x208
   11de8:	cmp	r0, #0
   11dec:	beq	11e04 <ftello64@plt+0x794>
   11df0:	ldr	r1, [pc, #2232]	; 126b0 <ftello64@plt+0x1040>
   11df4:	bl	145a8 <ftello64@plt+0x2f38>
   11df8:	ldr	r3, [r6, #1404]	; 0x57c
   11dfc:	cmp	r3, #0
   11e00:	streq	r3, [r6, #520]	; 0x208
   11e04:	ldr	r0, [r6, #524]	; 0x20c
   11e08:	cmp	r0, #0
   11e0c:	beq	11e24 <ftello64@plt+0x7b4>
   11e10:	ldr	r1, [pc, #2204]	; 126b4 <ftello64@plt+0x1044>
   11e14:	bl	145a8 <ftello64@plt+0x2f38>
   11e18:	ldr	r3, [r6, #1416]	; 0x588
   11e1c:	cmp	r3, #0
   11e20:	streq	r3, [r6, #524]	; 0x20c
   11e24:	ldr	r3, [pc, #2256]	; 126fc <ftello64@plt+0x108c>
   11e28:	mov	r0, #0
   11e2c:	mov	r2, r3
   11e30:	mov	r1, #0
   11e34:	mov	r5, r6
   11e38:	strd	r0, [r2], #40	; 0x28
   11e3c:	str	r2, [sp, #84]	; 0x54
   11e40:	ldr	r2, [pc, #2228]	; 126fc <ftello64@plt+0x108c>
   11e44:	mov	r3, #0
   11e48:	add	r2, r2, #28
   11e4c:	str	r2, [sp, #56]	; 0x38
   11e50:	str	r3, [r6, #1420]	; 0x58c
   11e54:	str	r3, [r6, #1432]	; 0x598
   11e58:	str	r3, [r6, #1436]	; 0x59c
   11e5c:	str	r3, [sp, #64]	; 0x40
   11e60:	ldr	r3, [r5, #1136]	; 0x470
   11e64:	ldr	r2, [sp, #64]	; 0x40
   11e68:	cmp	r2, r3
   11e6c:	bge	128fc <ftello64@plt+0x128c>
   11e70:	ldr	r6, [sp, #64]	; 0x40
   11e74:	ldr	r3, [r5, #1124]	; 0x464
   11e78:	ldr	r1, [r5, #1132]	; 0x46c
   11e7c:	lsl	r2, r6, #3
   11e80:	add	r1, r1, r2
   11e84:	ldr	r0, [r3, r6, lsl #2]
   11e88:	mov	r4, r2
   11e8c:	str	r2, [sp, #80]	; 0x50
   11e90:	bl	144d0 <ftello64@plt+0x2e60>
   11e94:	ldr	r2, [r5, #1132]	; 0x46c
   11e98:	ldrb	r3, [r5, #528]	; 0x210
   11e9c:	add	r1, r2, r4
   11ea0:	ldr	r2, [r2, r6, lsl #3]
   11ea4:	cmp	r3, #0
   11ea8:	str	r1, [sp, #36]	; 0x24
   11eac:	str	r2, [sp, #16]
   11eb0:	beq	127ec <ftello64@plt+0x117c>
   11eb4:	ldr	r4, [r1, #4]
   11eb8:	cmp	r2, r4
   11ebc:	movcs	r9, r2
   11ec0:	bcs	128bc <ftello64@plt+0x124c>
   11ec4:	bl	114d8 <__ctype_b_loc@plt>
   11ec8:	ldr	r3, [sp, #16]
   11ecc:	ldr	r0, [r0]
   11ed0:	b	11ee4 <ftello64@plt+0x874>
   11ed4:	cmp	r4, r2
   11ed8:	mov	r3, r2
   11edc:	mov	r9, r2
   11ee0:	beq	128bc <ftello64@plt+0x124c>
   11ee4:	ldrb	r1, [r3]
   11ee8:	mov	r9, r3
   11eec:	add	r2, r3, #1
   11ef0:	lsl	r1, r1, #1
   11ef4:	ldrh	r1, [r0, r1]
   11ef8:	tst	r1, #8192	; 0x2000
   11efc:	beq	11ed4 <ftello64@plt+0x864>
   11f00:	ldr	r1, [sp, #16]
   11f04:	cmp	r3, r4
   11f08:	sub	r1, r3, r1
   11f0c:	str	r1, [sp, #52]	; 0x34
   11f10:	bcc	11f28 <ftello64@plt+0x8b8>
   11f14:	b	11f44 <ftello64@plt+0x8d4>
   11f18:	cmp	r4, r2
   11f1c:	mov	r9, r2
   11f20:	beq	11f44 <ftello64@plt+0x8d4>
   11f24:	add	r2, r2, #1
   11f28:	mov	r9, r3
   11f2c:	mov	r3, r2
   11f30:	ldrb	r1, [r9]
   11f34:	lsl	r1, r1, #1
   11f38:	ldrh	r1, [r0, r1]
   11f3c:	tst	r1, #8192	; 0x2000
   11f40:	bne	11f18 <ftello64@plt+0x8a8>
   11f44:	ldr	r3, [sp, #16]
   11f48:	mov	r6, r9
   11f4c:	mov	r9, r5
   11f50:	str	r3, [sp, #40]	; 0x28
   11f54:	ldr	r3, [sp, #16]
   11f58:	str	r4, [sp, #72]	; 0x48
   11f5c:	cmp	r4, r3
   11f60:	bls	132e0 <ftello64@plt+0x1c70>
   11f64:	ldr	r3, [r9, #540]	; 0x21c
   11f68:	cmp	r3, #0
   11f6c:	beq	11fd4 <ftello64@plt+0x964>
   11f70:	ldr	r2, [sp, #72]	; 0x48
   11f74:	ldr	r1, [sp, #16]
   11f78:	ldr	r3, [pc, #1848]	; 126b8 <ftello64@plt+0x1048>
   11f7c:	sub	r2, r2, r1
   11f80:	ldr	r0, [pc, #1844]	; 126bc <ftello64@plt+0x104c>
   11f84:	stm	sp, {r2, r3}
   11f88:	mov	r3, #0
   11f8c:	bl	2ae1c <ftello64@plt+0x197ac>
   11f90:	cmn	r0, #1
   11f94:	beq	11fbc <ftello64@plt+0x94c>
   11f98:	cmp	r0, #0
   11f9c:	beq	12804 <ftello64@plt+0x1194>
   11fa0:	cmn	r0, #2
   11fa4:	beq	12800 <ftello64@plt+0x1190>
   11fa8:	ldr	r3, [r9, #1448]	; 0x5a8
   11fac:	ldr	r2, [sp, #16]
   11fb0:	ldr	r3, [r3]
   11fb4:	add	r3, r2, r3
   11fb8:	str	r3, [sp, #72]	; 0x48
   11fbc:	ldr	r3, [sp, #16]
   11fc0:	ldr	r2, [sp, #72]	; 0x48
   11fc4:	cmp	r3, r2
   11fc8:	movcs	r3, r2
   11fcc:	strcs	r3, [sp, #32]
   11fd0:	bcs	12010 <ftello64@plt+0x9a0>
   11fd4:	bl	114d8 <__ctype_b_loc@plt>
   11fd8:	ldr	r2, [sp, #72]	; 0x48
   11fdc:	ldr	ip, [sp, #16]
   11fe0:	ldr	r1, [r0]
   11fe4:	b	11ff0 <ftello64@plt+0x980>
   11fe8:	cmp	ip, r2
   11fec:	bcs	127cc <ftello64@plt+0x115c>
   11ff0:	mov	r0, r2
   11ff4:	sub	r2, r2, #1
   11ff8:	ldrb	r3, [r0, #-1]
   11ffc:	lsl	r3, r3, #1
   12000:	ldrh	r3, [r1, r3]
   12004:	tst	r3, #8192	; 0x2000
   12008:	bne	11fe8 <ftello64@plt+0x978>
   1200c:	str	r0, [sp, #32]
   12010:	ldr	r3, [sp, #16]
   12014:	str	r3, [sp, #60]	; 0x3c
   12018:	ldr	r3, [r9, #832]	; 0x340
   1201c:	cmp	r3, #0
   12020:	beq	122c8 <ftello64@plt+0xc58>
   12024:	ldr	r3, [sp, #32]
   12028:	ldr	r1, [sp, #16]
   1202c:	ldr	r0, [pc, #1752]	; 1270c <ftello64@plt+0x109c>
   12030:	sub	r2, r3, r1
   12034:	ldr	r3, [sp, #56]	; 0x38
   12038:	stm	sp, {r2, r3}
   1203c:	mov	r3, #0
   12040:	bl	2ae1c <ftello64@plt+0x197ac>
   12044:	cmn	r0, #2
   12048:	beq	12800 <ftello64@plt+0x1190>
   1204c:	cmn	r0, #1
   12050:	beq	12324 <ftello64@plt+0xcb4>
   12054:	ldr	r2, [r9, #1456]	; 0x5b0
   12058:	ldr	r3, [r9, #1460]	; 0x5b4
   1205c:	ldr	r4, [r2]
   12060:	ldr	r3, [r3]
   12064:	ldr	r2, [sp, #16]
   12068:	add	r3, r2, r3
   1206c:	add	r4, r2, r4
   12070:	cmp	r4, r3
   12074:	str	r3, [sp, #16]
   12078:	beq	12488 <ftello64@plt+0xe18>
   1207c:	mov	r2, r3
   12080:	ldr	r3, [r9, #1432]	; 0x598
   12084:	sub	r7, r2, r4
   12088:	cmp	r7, r3
   1208c:	ldrb	r3, [r9, #528]	; 0x210
   12090:	strgt	r7, [r9, #1432]	; 0x598
   12094:	cmp	r3, #0
   12098:	str	r3, [sp, #24]
   1209c:	beq	1215c <ftello64@plt+0xaec>
   120a0:	cmp	r4, r6
   120a4:	bls	12154 <ftello64@plt+0xae4>
   120a8:	ldr	r3, [pc, #1612]	; 126fc <ftello64@plt+0x108c>
   120ac:	mov	r2, #0
   120b0:	mov	r5, r4
   120b4:	ldrd	sl, [r3]
   120b8:	ldr	r8, [sp, #40]	; 0x28
   120bc:	ldr	r0, [sp, #52]	; 0x34
   120c0:	b	120cc <ftello64@plt+0xa5c>
   120c4:	cmp	r5, r6
   120c8:	bls	12140 <ftello64@plt+0xad0>
   120cc:	ldrb	r3, [r6]
   120d0:	cmp	r3, #10
   120d4:	addne	r6, r6, #1
   120d8:	bne	120c4 <ftello64@plt+0xa54>
   120dc:	ldr	r3, [sp, #36]	; 0x24
   120e0:	adds	sl, sl, #1
   120e4:	add	r8, r6, #1
   120e8:	ldr	r4, [r3, #4]
   120ec:	adc	fp, fp, #0
   120f0:	cmp	r8, r4
   120f4:	bcs	12628 <ftello64@plt+0xfb8>
   120f8:	bl	114d8 <__ctype_b_loc@plt>
   120fc:	mov	r3, r8
   12100:	ldr	r0, [r0]
   12104:	b	12114 <ftello64@plt+0xaa4>
   12108:	cmp	r4, r3
   1210c:	mov	r6, r3
   12110:	beq	12130 <ftello64@plt+0xac0>
   12114:	mov	r6, r3
   12118:	add	r3, r3, #1
   1211c:	ldrb	r2, [r6]
   12120:	lsl	r2, r2, #1
   12124:	ldrh	r2, [r0, r2]
   12128:	tst	r2, #8192	; 0x2000
   1212c:	beq	12108 <ftello64@plt+0xa98>
   12130:	cmp	r5, r6
   12134:	sub	r0, r6, r8
   12138:	ldr	r2, [sp, #24]
   1213c:	bhi	120cc <ftello64@plt+0xa5c>
   12140:	cmp	r2, #0
   12144:	mov	r4, r5
   12148:	str	r8, [sp, #40]	; 0x28
   1214c:	str	r0, [sp, #52]	; 0x34
   12150:	bne	132d4 <ftello64@plt+0x1c64>
   12154:	cmp	r4, r6
   12158:	bcc	12018 <ftello64@plt+0x9a8>
   1215c:	ldr	r3, [r9, #520]	; 0x208
   12160:	cmp	r3, #0
   12164:	beq	1220c <ftello64@plt+0xb9c>
   12168:	ldr	r5, [r9, #1404]	; 0x57c
   1216c:	ldr	r8, [r9, #1396]	; 0x574
   12170:	subs	r5, r5, #1
   12174:	bmi	1220c <ftello64@plt+0xb9c>
   12178:	ldrb	r3, [r9]
   1217c:	str	r6, [sp, #48]	; 0x30
   12180:	mov	lr, #0
   12184:	mov	r6, r3
   12188:	add	r0, r5, lr
   1218c:	add	r0, r0, r0, lsr #31
   12190:	asr	r0, r0, #1
   12194:	add	r3, r8, r0, lsl #3
   12198:	ldr	ip, [r3, #4]
   1219c:	cmp	r7, ip
   121a0:	movlt	sl, r7
   121a4:	movge	sl, ip
   121a8:	cmp	r6, #0
   121ac:	bne	12338 <ftello64@plt+0xcc8>
   121b0:	cmp	sl, #0
   121b4:	ble	121f0 <ftello64@plt+0xb80>
   121b8:	ldr	r1, [r8, r0, lsl #3]
   121bc:	ldrb	r2, [r4]
   121c0:	ldrb	r3, [r1]
   121c4:	subs	r2, r2, r3
   121c8:	addeq	sl, r4, sl
   121cc:	addeq	r3, r4, #1
   121d0:	beq	121e8 <ftello64@plt+0xb78>
   121d4:	b	123a0 <ftello64@plt+0xd30>
   121d8:	ldrb	r2, [r3], #1
   121dc:	ldrb	fp, [r1, #1]!
   121e0:	subs	r2, r2, fp
   121e4:	bne	123a0 <ftello64@plt+0xd30>
   121e8:	cmp	sl, r3
   121ec:	bne	121d8 <ftello64@plt+0xb68>
   121f0:	cmp	r7, ip
   121f4:	blt	123a8 <ftello64@plt+0xd38>
   121f8:	ble	122b8 <ftello64@plt+0xc48>
   121fc:	add	lr, r0, #1
   12200:	cmp	lr, r5
   12204:	ble	12188 <ftello64@plt+0xb18>
   12208:	ldr	r6, [sp, #48]	; 0x30
   1220c:	ldr	r3, [r9, #524]	; 0x20c
   12210:	cmp	r3, #0
   12214:	beq	12498 <ftello64@plt+0xe28>
   12218:	ldr	r5, [r9, #1416]	; 0x588
   1221c:	ldr	fp, [r9, #1408]	; 0x580
   12220:	subs	r5, r5, #1
   12224:	bmi	12018 <ftello64@plt+0x9a8>
   12228:	ldrb	r3, [r9]
   1222c:	str	r6, [sp, #48]	; 0x30
   12230:	mov	lr, #0
   12234:	mov	r6, r3
   12238:	add	r0, r5, lr
   1223c:	add	r0, r0, r0, lsr #31
   12240:	asr	r0, r0, #1
   12244:	add	r3, fp, r0, lsl #3
   12248:	ldr	ip, [r3, #4]
   1224c:	cmp	r7, ip
   12250:	movlt	r8, r7
   12254:	movge	r8, ip
   12258:	cmp	r6, #0
   1225c:	bne	123b0 <ftello64@plt+0xd40>
   12260:	cmp	r8, #0
   12264:	ble	122a0 <ftello64@plt+0xc30>
   12268:	ldr	r1, [fp, r0, lsl #3]
   1226c:	ldrb	r2, [r4]
   12270:	ldrb	r3, [r1]
   12274:	subs	r2, r2, r3
   12278:	addeq	r8, r4, r8
   1227c:	addeq	r3, r4, #1
   12280:	beq	12298 <ftello64@plt+0xc28>
   12284:	b	12418 <ftello64@plt+0xda8>
   12288:	ldrb	r2, [r3], #1
   1228c:	ldrb	sl, [r1, #1]!
   12290:	subs	r2, r2, sl
   12294:	bne	12418 <ftello64@plt+0xda8>
   12298:	cmp	r8, r3
   1229c:	bne	12288 <ftello64@plt+0xc18>
   122a0:	cmp	r7, ip
   122a4:	blt	12420 <ftello64@plt+0xdb0>
   122a8:	ble	12494 <ftello64@plt+0xe24>
   122ac:	add	lr, r0, #1
   122b0:	cmp	lr, r5
   122b4:	ble	12238 <ftello64@plt+0xbc8>
   122b8:	ldr	r3, [r9, #832]	; 0x340
   122bc:	ldr	r6, [sp, #48]	; 0x30
   122c0:	cmp	r3, #0
   122c4:	bne	12024 <ftello64@plt+0x9b4>
   122c8:	ldr	r3, [sp, #16]
   122cc:	ldr	r2, [sp, #32]
   122d0:	cmp	r3, r2
   122d4:	bcs	127c4 <ftello64@plt+0x1154>
   122d8:	ldrb	r3, [r3]
   122dc:	add	r3, r9, r3
   122e0:	ldrb	r3, [r3, #1140]	; 0x474
   122e4:	cmp	r3, #0
   122e8:	ldrne	r4, [sp, #16]
   122ec:	bne	12434 <ftello64@plt+0xdc4>
   122f0:	ldr	r3, [sp, #16]
   122f4:	mov	r1, r2
   122f8:	add	r2, r3, #1
   122fc:	b	12318 <ftello64@plt+0xca8>
   12300:	ldrb	r3, [r2]
   12304:	add	r2, r2, #1
   12308:	add	r3, r9, r3
   1230c:	ldrb	r3, [r3, #1140]	; 0x474
   12310:	cmp	r3, #0
   12314:	bne	12428 <ftello64@plt+0xdb8>
   12318:	cmp	r1, r2
   1231c:	mov	r4, r2
   12320:	bne	12300 <ftello64@plt+0xc90>
   12324:	ldr	r3, [sp, #36]	; 0x24
   12328:	ldr	r4, [r3, #4]
   1232c:	ldr	r3, [sp, #72]	; 0x48
   12330:	str	r3, [sp, #16]
   12334:	b	11f54 <ftello64@plt+0x8e4>
   12338:	cmp	sl, #0
   1233c:	ble	121f0 <ftello64@plt+0xb80>
   12340:	ldr	fp, [r8, r0, lsl #3]
   12344:	ldrb	r2, [r4]
   12348:	ldrb	r3, [fp]
   1234c:	add	r2, r9, r2
   12350:	add	r3, r9, r3
   12354:	ldrb	r2, [r2, #4]
   12358:	ldrb	r3, [r3, #4]
   1235c:	subs	r2, r2, r3
   12360:	addeq	sl, r4, sl
   12364:	addeq	r1, r4, #1
   12368:	beq	12390 <ftello64@plt+0xd20>
   1236c:	b	123a0 <ftello64@plt+0xd30>
   12370:	ldrb	r3, [r1], #1
   12374:	ldrb	r2, [fp, #1]!
   12378:	add	r3, r9, r3
   1237c:	add	r2, r9, r2
   12380:	ldrb	r3, [r3, #4]
   12384:	ldrb	r2, [r2, #4]
   12388:	subs	r3, r3, r2
   1238c:	bne	1239c <ftello64@plt+0xd2c>
   12390:	cmp	sl, r1
   12394:	bne	12370 <ftello64@plt+0xd00>
   12398:	b	121f0 <ftello64@plt+0xb80>
   1239c:	mov	r2, r3
   123a0:	cmp	r2, #0
   123a4:	bge	121fc <ftello64@plt+0xb8c>
   123a8:	sub	r5, r0, #1
   123ac:	b	12200 <ftello64@plt+0xb90>
   123b0:	cmp	r8, #0
   123b4:	ble	122a0 <ftello64@plt+0xc30>
   123b8:	ldr	sl, [fp, r0, lsl #3]
   123bc:	ldrb	r2, [r4]
   123c0:	ldrb	r3, [sl]
   123c4:	add	r2, r9, r2
   123c8:	add	r3, r9, r3
   123cc:	ldrb	r2, [r2, #4]
   123d0:	ldrb	r3, [r3, #4]
   123d4:	subs	r2, r2, r3
   123d8:	addeq	r8, r4, r8
   123dc:	addeq	r1, r4, #1
   123e0:	beq	12408 <ftello64@plt+0xd98>
   123e4:	b	12418 <ftello64@plt+0xda8>
   123e8:	ldrb	r3, [r1], #1
   123ec:	ldrb	r2, [sl, #1]!
   123f0:	add	r3, r9, r3
   123f4:	add	r2, r9, r2
   123f8:	ldrb	r3, [r3, #4]
   123fc:	ldrb	r2, [r2, #4]
   12400:	subs	r3, r3, r2
   12404:	bne	12414 <ftello64@plt+0xda4>
   12408:	cmp	r8, r1
   1240c:	bne	123e8 <ftello64@plt+0xd78>
   12410:	b	122a0 <ftello64@plt+0xc30>
   12414:	mov	r2, r3
   12418:	cmp	r2, #0
   1241c:	bge	122ac <ftello64@plt+0xc3c>
   12420:	sub	r5, r0, #1
   12424:	b	122b0 <ftello64@plt+0xc40>
   12428:	ldr	r3, [sp, #32]
   1242c:	cmp	r4, r3
   12430:	bcs	127d4 <ftello64@plt+0x1164>
   12434:	ldrb	r3, [r4]
   12438:	add	r3, r9, r3
   1243c:	ldrb	r3, [r3, #1140]	; 0x474
   12440:	cmp	r3, #0
   12444:	beq	127d4 <ftello64@plt+0x1164>
   12448:	add	r3, r4, #1
   1244c:	ldr	r0, [sp, #32]
   12450:	b	1246c <ftello64@plt+0xdfc>
   12454:	ldrb	r2, [r3]
   12458:	add	r3, r3, #1
   1245c:	add	r2, r9, r2
   12460:	ldrb	r2, [r2, #1140]	; 0x474
   12464:	cmp	r2, #0
   12468:	beq	12478 <ftello64@plt+0xe08>
   1246c:	cmp	r0, r3
   12470:	mov	r1, r3
   12474:	bne	12454 <ftello64@plt+0xde4>
   12478:	mov	r3, r1
   1247c:	cmp	r4, r3
   12480:	str	r1, [sp, #16]
   12484:	bne	1207c <ftello64@plt+0xa0c>
   12488:	add	r3, r3, #1
   1248c:	str	r3, [sp, #16]
   12490:	b	12018 <ftello64@plt+0x9a8>
   12494:	ldr	r6, [sp, #48]	; 0x30
   12498:	ldr	sl, [r9, #1420]	; 0x58c
   1249c:	ldr	r3, [r9, #1464]	; 0x5b8
   124a0:	cmp	sl, r3
   124a4:	beq	12630 <ftello64@plt+0xfc0>
   124a8:	ldrb	r8, [r9, #529]	; 0x211
   124ac:	ldr	fp, [r9, #1468]	; 0x5bc
   124b0:	lsl	r3, sl, #5
   124b4:	str	r3, [sp, #68]	; 0x44
   124b8:	cmp	r8, #0
   124bc:	add	r3, fp, r3
   124c0:	str	r3, [sp, #48]	; 0x30
   124c4:	beq	125f4 <ftello64@plt+0xf84>
   124c8:	cmp	r4, r6
   124cc:	bls	12588 <ftello64@plt+0xf18>
   124d0:	ldr	r3, [pc, #548]	; 126fc <ftello64@plt+0x108c>
   124d4:	mov	r1, r8
   124d8:	str	r7, [sp, #76]	; 0x4c
   124dc:	mov	r8, r4
   124e0:	ldrd	r2, [r3]
   124e4:	mov	r0, #0
   124e8:	ldr	r7, [sp, #40]	; 0x28
   124ec:	mov	r4, r1
   124f0:	b	124fc <ftello64@plt+0xe8c>
   124f4:	cmp	r8, r6
   124f8:	bls	12574 <ftello64@plt+0xf04>
   124fc:	ldrb	ip, [r6]
   12500:	cmp	ip, #10
   12504:	addne	r6, r6, #1
   12508:	bne	124f4 <ftello64@plt+0xe84>
   1250c:	ldr	r1, [sp, #36]	; 0x24
   12510:	adds	r2, r2, #1
   12514:	add	r7, r6, #1
   12518:	ldr	r5, [r1, #4]
   1251c:	adc	r3, r3, #0
   12520:	cmp	r7, r5
   12524:	bcs	127e0 <ftello64@plt+0x1170>
   12528:	strd	r2, [sp, #40]	; 0x28
   1252c:	bl	114d8 <__ctype_b_loc@plt>
   12530:	mov	ip, r7
   12534:	ldrd	r2, [sp, #40]	; 0x28
   12538:	ldr	lr, [r0]
   1253c:	b	1254c <ftello64@plt+0xedc>
   12540:	cmp	r5, ip
   12544:	mov	r6, ip
   12548:	beq	12568 <ftello64@plt+0xef8>
   1254c:	mov	r6, ip
   12550:	add	ip, ip, #1
   12554:	ldrb	r1, [r6]
   12558:	lsl	r1, r1, #1
   1255c:	ldrh	r1, [lr, r1]
   12560:	tst	r1, #8192	; 0x2000
   12564:	beq	12540 <ftello64@plt+0xed0>
   12568:	cmp	r8, r6
   1256c:	mov	r0, r4
   12570:	bhi	124fc <ftello64@plt+0xe8c>
   12574:	cmp	r0, #0
   12578:	str	r7, [sp, #40]	; 0x28
   1257c:	mov	r4, r8
   12580:	ldr	r7, [sp, #76]	; 0x4c
   12584:	bne	132a8 <ftello64@plt+0x1c38>
   12588:	ldr	r3, [pc, #364]	; 126fc <ftello64@plt+0x108c>
   1258c:	ldr	r1, [sp, #48]	; 0x30
   12590:	ldrd	r2, [r3]
   12594:	strd	r2, [r1, #16]
   12598:	ldr	r3, [sp, #24]
   1259c:	ldr	r2, [sp, #40]	; 0x28
   125a0:	ldr	r1, [sp, #60]	; 0x3c
   125a4:	cmp	r2, r1
   125a8:	movne	r3, #0
   125ac:	andeq	r3, r3, #1
   125b0:	cmp	r3, #0
   125b4:	bne	1272c <ftello64@plt+0x10bc>
   125b8:	ldr	r1, [sp, #68]	; 0x44
   125bc:	ldr	r3, [sp, #60]	; 0x3c
   125c0:	ldr	r0, [sp, #64]	; 0x40
   125c4:	str	r4, [fp, r1]
   125c8:	sub	r2, r3, r4
   125cc:	ldr	r1, [sp, #48]	; 0x30
   125d0:	ldr	r3, [sp, #32]
   125d4:	add	sl, sl, #1
   125d8:	sub	r3, r3, r4
   125dc:	str	sl, [r9, #1420]	; 0x58c
   125e0:	str	r7, [r1, #4]
   125e4:	str	r0, [r1, #24]
   125e8:	str	r2, [r1, #8]
   125ec:	str	r3, [r1, #12]
   125f0:	b	12018 <ftello64@plt+0x9a8>
   125f4:	ldr	r3, [sp, #24]
   125f8:	cmp	r3, #0
   125fc:	beq	125b8 <ftello64@plt+0xf48>
   12600:	ldr	r3, [sp, #40]	; 0x28
   12604:	ldr	r1, [r9, #1436]	; 0x59c
   12608:	ldr	r0, [sp, #52]	; 0x34
   1260c:	sub	r2, r3, r4
   12610:	cmp	r1, r0
   12614:	ldr	r1, [sp, #48]	; 0x30
   12618:	asr	r3, r2, #31
   1261c:	strlt	r0, [r9, #1436]	; 0x59c
   12620:	strd	r2, [r1, #16]
   12624:	b	12598 <ftello64@plt+0xf28>
   12628:	mov	r6, r8
   1262c:	b	12130 <ftello64@plt+0xac0>
   12630:	mov	r2, #32
   12634:	ldr	r1, [sp, #84]	; 0x54
   12638:	ldr	r0, [r9, #1468]	; 0x5bc
   1263c:	bl	2c164 <ftello64@plt+0x1aaf4>
   12640:	ldrb	r3, [r9, #528]	; 0x210
   12644:	ldr	sl, [r9, #1420]	; 0x58c
   12648:	str	r3, [sp, #24]
   1264c:	str	r0, [r9, #1468]	; 0x5bc
   12650:	b	124a8 <ftello64@plt+0xe38>
   12654:	muleq	r3, ip, r0
   12658:	andeq	r0, r3, r4, asr r6
   1265c:	andeq	r0, r3, r0, lsr #11
   12660:	strdeq	r5, [r1], -ip
   12664:	andeq	pc, r2, r0, lsr sp	; <UNPREDICTABLE>
   12668:	andeq	r0, r3, r8, asr #13
   1266c:	strdeq	r2, [r4], -r0
   12670:	andeq	r2, r4, r8, lsl #3
   12674:	andeq	pc, r2, r4, lsr #26
   12678:	muleq	r3, ip, r6
   1267c:	andeq	pc, r2, r4, ror #25
   12680:	andeq	r2, r4, r4, lsl #3
   12684:	andeq	r0, r3, r8, lsr #13
   12688:			; <UNDEFINED> instruction: 0x000306bc
   1268c:	muleq	r3, ip, r5
   12690:			; <UNDEFINED> instruction: 0x0002feb4
   12694:	muleq	r2, r8, lr
   12698:	andeq	r0, r3, r4, ror #13
   1269c:	andeq	r0, r3, r8, ror #13
   126a0:	ldrdeq	r2, [r4], -r8
   126a4:	strdeq	r2, [r4], -fp
   126a8:	andeq	r2, r4, r4, lsl r4
   126ac:	andeq	r2, r4, r8, lsr r5
   126b0:	andeq	r2, r4, ip, ror #14
   126b4:	andeq	r2, r4, r8, ror r7
   126b8:	muleq	r4, r8, r7
   126bc:	andeq	r2, r4, r8, lsl r4
   126c0:	andeq	r0, r3, ip, lsl r7
   126c4:	andeq	r2, r4, fp, ror #12
   126c8:	strdeq	r2, [r4], -r8
   126cc:	strdeq	r0, [r3], -ip
   126d0:	andeq	pc, r2, r8, lsl #31
   126d4:	andeq	r4, r1, r8, ror r8
   126d8:	strdeq	r2, [r4], -fp
   126dc:	andeq	r0, r3, r8, asr #12
   126e0:	muleq	r3, ip, r0
   126e4:	andeq	r0, r3, r0, ror #14
   126e8:	andeq	r0, r3, r8, asr r7
   126ec:	andeq	r2, r4, r0, ror r1
   126f0:	andeq	r0, r3, r4, lsl #13
   126f4:	andeq	r0, r3, ip, ror #12
   126f8:	andeq	r2, r4, ip, ror #12
   126fc:	andeq	r2, r4, r8, lsl #15
   12700:	muleq	r3, r8, r6
   12704:	andeq	r0, r3, r4, ror r7
   12708:	andeq	r2, r4, r8, asr #15
   1270c:	andeq	r2, r4, ip, lsr r5
   12710:	andeq	r0, r3, ip, ror r7
   12714:	andeq	r0, r3, r8, ror #14
   12718:	ldrdeq	r2, [r4], -r0
   1271c:	andeq	r2, r4, r8, ror #15
   12720:	andeq	r0, r3, r0, ror r7
   12724:			; <UNDEFINED> instruction: 0x000427b8
   12728:	andeq	r2, r4, ip, ror #3
   1272c:	ldr	r8, [sp, #32]
   12730:	mov	r5, r1
   12734:	cmp	r1, r8
   12738:	bcs	125b8 <ftello64@plt+0xf48>
   1273c:	bl	114d8 <__ctype_b_loc@plt>
   12740:	mov	r3, r5
   12744:	mov	lr, r8
   12748:	ldr	r0, [r0]
   1274c:	b	12760 <ftello64@plt+0x10f0>
   12750:	cmp	lr, r2
   12754:	mov	r3, r2
   12758:	mov	ip, r2
   1275c:	beq	127bc <ftello64@plt+0x114c>
   12760:	ldrb	r1, [r3]
   12764:	add	r2, r3, #1
   12768:	lsl	r1, r1, #1
   1276c:	ldrh	r1, [r0, r1]
   12770:	tst	r1, #8192	; 0x2000
   12774:	beq	12750 <ftello64@plt+0x10e0>
   12778:	ldr	r1, [sp, #32]
   1277c:	str	r3, [sp, #60]	; 0x3c
   12780:	cmp	r3, r1
   12784:	ldrcc	lr, [sp, #32]
   12788:	bcc	127a0 <ftello64@plt+0x1130>
   1278c:	b	125b8 <ftello64@plt+0xf48>
   12790:	cmp	lr, r2
   12794:	mov	ip, r2
   12798:	beq	127bc <ftello64@plt+0x114c>
   1279c:	add	r2, r2, #1
   127a0:	mov	ip, r3
   127a4:	mov	r3, r2
   127a8:	ldrb	r1, [ip]
   127ac:	lsl	r1, r1, #1
   127b0:	ldrh	r1, [r0, r1]
   127b4:	tst	r1, #8192	; 0x2000
   127b8:	bne	12790 <ftello64@plt+0x1120>
   127bc:	str	ip, [sp, #60]	; 0x3c
   127c0:	b	125b8 <ftello64@plt+0xf48>
   127c4:	bne	12488 <ftello64@plt+0xe18>
   127c8:	b	12324 <ftello64@plt+0xcb4>
   127cc:	str	r2, [sp, #32]
   127d0:	b	12010 <ftello64@plt+0x9a0>
   127d4:	str	r4, [sp, #16]
   127d8:	mov	r3, r4
   127dc:	b	12488 <ftello64@plt+0xe18>
   127e0:	mov	r0, r4
   127e4:	mov	r6, r7
   127e8:	b	124f4 <ftello64@plt+0xe84>
   127ec:	ldr	r2, [sp, #36]	; 0x24
   127f0:	str	r3, [sp, #52]	; 0x34
   127f4:	ldr	r9, [sp, #16]
   127f8:	ldr	r4, [r2, #4]
   127fc:	b	11f44 <ftello64@plt+0x8d4>
   12800:	bl	140e8 <ftello64@plt+0x2a78>
   12804:	mov	r2, #5
   12808:	ldr	r1, [pc, #-336]	; 126c0 <ftello64@plt+0x1050>
   1280c:	bl	113ac <dcgettext@plt>
   12810:	mov	r4, r0
   12814:	ldr	r0, [r9, #540]	; 0x21c
   12818:	bl	1a048 <ftello64@plt+0x89d8>
   1281c:	mov	r2, r4
   12820:	mov	r1, #0
   12824:	mov	r3, r0
   12828:	mov	r0, #1
   1282c:	bl	11454 <error@plt>
   12830:	ldr	r4, [r6, #516]	; 0x204
   12834:	cmp	r4, #0
   12838:	bne	11d80 <ftello64@plt+0x710>
   1283c:	ldr	r8, [pc, #-344]	; 126ec <ftello64@plt+0x107c>
   12840:	ldrb	r5, [r8]
   12844:	cmp	r5, #0
   12848:	beq	132b4 <ftello64@plt+0x1c44>
   1284c:	bl	114d8 <__ctype_b_loc@plt>
   12850:	ldr	r1, [pc, #-404]	; 126c4 <ftello64@plt+0x1054>
   12854:	mov	r2, r4
   12858:	add	ip, r1, #256	; 0x100
   1285c:	ldr	r3, [r0]
   12860:	ldrh	r3, [r3, r2]
   12864:	add	r2, r2, #2
   12868:	lsr	r3, r3, #10
   1286c:	and	r3, r3, #1
   12870:	strb	r3, [r1, #1]!
   12874:	cmp	ip, r1
   12878:	bne	1285c <ftello64@plt+0x11ec>
   1287c:	b	11de4 <ftello64@plt+0x774>
   12880:	mov	r0, #4
   12884:	bl	2bfb4 <ftello64@plt+0x1a944>
   12888:	ldr	r6, [pc, #-456]	; 126c8 <ftello64@plt+0x1058>
   1288c:	str	r0, [r6, #1124]	; 0x464
   12890:	mov	r0, #8
   12894:	bl	2bfb4 <ftello64@plt+0x1a944>
   12898:	str	r0, [r6, #1128]	; 0x468
   1289c:	mov	r0, #8
   128a0:	bl	2bfb4 <ftello64@plt+0x1a944>
   128a4:	ldr	r3, [r6, #1124]	; 0x464
   128a8:	mov	r2, #1
   128ac:	str	r2, [r6, #1136]	; 0x470
   128b0:	str	sl, [r3]
   128b4:	str	r0, [r6, #1132]	; 0x46c
   128b8:	b	11ce4 <ftello64@plt+0x674>
   128bc:	ldr	r3, [sp, #16]
   128c0:	sub	r3, r9, r3
   128c4:	str	r3, [sp, #52]	; 0x34
   128c8:	b	11f44 <ftello64@plt+0x8d4>
   128cc:	ldr	r8, [pc, #-488]	; 126ec <ftello64@plt+0x107c>
   128d0:	ldrb	r3, [r8]
   128d4:	cmp	r3, #0
   128d8:	beq	128f0 <ftello64@plt+0x1280>
   128dc:	ldrb	r3, [r6, #528]	; 0x210
   128e0:	cmp	r3, #0
   128e4:	ldreq	r3, [pc, #-544]	; 126cc <ftello64@plt+0x105c>
   128e8:	streq	r3, [r6, #540]	; 0x21c
   128ec:	beq	11d58 <ftello64@plt+0x6e8>
   128f0:	ldr	r3, [pc, #-552]	; 126d0 <ftello64@plt+0x1060>
   128f4:	str	r3, [r6, #540]	; 0x21c
   128f8:	b	11d58 <ftello64@plt+0x6e8>
   128fc:	ldr	r1, [r5, #1420]	; 0x58c
   12900:	mov	r6, r5
   12904:	cmp	r1, #0
   12908:	beq	1291c <ftello64@plt+0x12ac>
   1290c:	ldr	r3, [pc, #-576]	; 126d4 <ftello64@plt+0x1064>
   12910:	mov	r2, #32
   12914:	ldr	r0, [r5, #1468]	; 0x5bc
   12918:	bl	1161c <qsort@plt>
   1291c:	ldrb	r3, [r6, #529]	; 0x211
   12920:	cmp	r3, #0
   12924:	bne	131a8 <ftello64@plt+0x1b38>
   12928:	ldrb	r3, [r6, #528]	; 0x210
   1292c:	cmp	r3, #0
   12930:	ldreq	r8, [pc, #-588]	; 126ec <ftello64@plt+0x107c>
   12934:	bne	1325c <ftello64@plt+0x1bec>
   12938:	ldr	r3, [r8, #8]
   1293c:	ldr	r4, [r8, #4]
   12940:	cmp	r3, #0
   12944:	movlt	r3, #0
   12948:	strlt	r3, [r8, #8]
   1294c:	ldr	r3, [r8, #8]
   12950:	ldr	r0, [r8, #12]
   12954:	add	r3, r3, r3, lsr #31
   12958:	cmp	r0, #0
   1295c:	asr	r5, r3, #1
   12960:	sub	r4, r5, r4
   12964:	str	r5, [r6, #1480]	; 0x5c8
   12968:	str	r5, [r6, #1488]	; 0x5d0
   1296c:	str	r4, [r6, #1484]	; 0x5cc
   12970:	beq	1319c <ftello64@plt+0x1b2c>
   12974:	ldrb	r3, [r0]
   12978:	cmp	r3, #0
   1297c:	beq	1319c <ftello64@plt+0x1b2c>
   12980:	bl	114fc <strlen@plt>
   12984:	str	r0, [r6, #1492]	; 0x5d4
   12988:	ldrb	r3, [r8]
   1298c:	cmp	r3, #0
   12990:	ldr	r3, [r6, #1492]	; 0x5d4
   12994:	lsl	r3, r3, #1
   12998:	addeq	r3, r3, #1
   1299c:	beq	129b4 <ftello64@plt+0x1344>
   129a0:	sub	r4, r4, r3
   129a4:	cmp	r4, #0
   129a8:	movlt	r2, #0
   129ac:	str	r4, [r6, #1484]	; 0x5cc
   129b0:	strlt	r2, [r6, #1484]	; 0x5cc
   129b4:	sub	r3, r5, r3
   129b8:	str	r3, [r6, #1488]	; 0x5d0
   129bc:	bl	114d8 <__ctype_b_loc@plt>
   129c0:	ldr	r2, [pc, #-752]	; 126d8 <ftello64@plt+0x1068>
   129c4:	ldr	r1, [r0]
   129c8:	str	r0, [sp, #16]
   129cc:	sub	r1, r1, #2
   129d0:	add	r0, r2, #256	; 0x100
   129d4:	ldrh	r3, [r1, #2]!
   129d8:	lsr	r3, r3, #13
   129dc:	and	r3, r3, #1
   129e0:	strb	r3, [r2, #1]!
   129e4:	cmp	r2, r0
   129e8:	bne	129d4 <ftello64@plt+0x1364>
   129ec:	ldr	r2, [r6, #532]	; 0x214
   129f0:	mov	r3, #1
   129f4:	cmp	r2, #2
   129f8:	strb	r3, [r6, #272]	; 0x110
   129fc:	strbeq	r3, [r6, #294]	; 0x126
   12a00:	beq	12a28 <ftello64@plt+0x13b8>
   12a04:	cmp	r2, #3
   12a08:	bne	12a28 <ftello64@plt+0x13b8>
   12a0c:	ldr	r1, [pc, #-824]	; 126dc <ftello64@plt+0x106c>
   12a10:	mov	r2, #36	; 0x24
   12a14:	add	r0, r6, r2
   12a18:	ldrb	r2, [r1, #1]!
   12a1c:	strb	r3, [r0, #260]	; 0x104
   12a20:	cmp	r2, #0
   12a24:	bne	12a14 <ftello64@plt+0x13a4>
   12a28:	ldr	r2, [r6, #1468]	; 0x5bc
   12a2c:	mov	r3, #0
   12a30:	add	fp, r2, #32
   12a34:	ldr	r2, [pc, #-820]	; 12708 <ftello64@plt+0x1098>
   12a38:	str	r3, [r6, #1496]	; 0x5d8
   12a3c:	add	r2, r2, #20
   12a40:	str	r2, [sp, #40]	; 0x28
   12a44:	str	r3, [r6, #1500]	; 0x5dc
   12a48:	strb	r3, [r6, #1504]	; 0x5e0
   12a4c:	str	r3, [r6, #1508]	; 0x5e4
   12a50:	str	r3, [r6, #1512]	; 0x5e8
   12a54:	strb	r3, [r6, #1516]	; 0x5ec
   12a58:	str	r3, [sp, #36]	; 0x24
   12a5c:	ldr	r3, [r6, #1420]	; 0x58c
   12a60:	ldr	r2, [sp, #36]	; 0x24
   12a64:	cmp	r2, r3
   12a68:	bge	13778 <ftello64@plt+0x2108>
   12a6c:	ldr	r1, [fp, #-8]
   12a70:	ldr	r2, [r6, #1132]	; 0x46c
   12a74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a78:	ldr	r7, [fp, #-28]	; 0xffffffe4
   12a7c:	ldr	r5, [fp, #-20]	; 0xffffffec
   12a80:	add	r0, r2, r1, lsl #3
   12a84:	ldr	r4, [fp, #-24]	; 0xffffffe8
   12a88:	ldr	r2, [r2, r1, lsl #3]
   12a8c:	add	r7, r3, r7
   12a90:	add	r5, r3, r5
   12a94:	str	r2, [sp, #24]
   12a98:	cmp	r7, r5
   12a9c:	add	r2, r3, r4
   12aa0:	ldr	sl, [r0, #4]
   12aa4:	str	r3, [r6, #1520]	; 0x5f0
   12aa8:	str	r7, [r6, #1524]	; 0x5f4
   12aac:	str	r2, [sp, #48]	; 0x30
   12ab0:	bcs	12b70 <ftello64@plt+0x1500>
   12ab4:	ldr	r2, [r6, #1488]	; 0x5d0
   12ab8:	add	r3, r3, r2
   12abc:	cmp	r7, r3
   12ac0:	bhi	138f4 <ftello64@plt+0x2284>
   12ac4:	mov	r4, #0
   12ac8:	b	12b14 <ftello64@plt+0x14a4>
   12acc:	str	r4, [sp]
   12ad0:	mov	r3, #0
   12ad4:	sub	r2, r5, r7
   12ad8:	mov	r1, r7
   12adc:	ldr	r0, [pc, #-984]	; 1270c <ftello64@plt+0x109c>
   12ae0:	bl	2adf4 <ftello64@plt+0x19784>
   12ae4:	cmn	r0, #2
   12ae8:	beq	12800 <ftello64@plt+0x1190>
   12aec:	cmn	r0, #1
   12af0:	moveq	r0, #1
   12af4:	add	r7, r7, r0
   12af8:	cmp	r5, r7
   12afc:	bls	12b6c <ftello64@plt+0x14fc>
   12b00:	ldr	r3, [r6, #1520]	; 0x5f0
   12b04:	ldr	r2, [r6, #1488]	; 0x5d0
   12b08:	add	r3, r3, r2
   12b0c:	cmp	r7, r3
   12b10:	bhi	138f0 <ftello64@plt+0x2280>
   12b14:	ldr	r3, [r6, #832]	; 0x340
   12b18:	str	r7, [r6, #1524]	; 0x5f4
   12b1c:	cmp	r3, #0
   12b20:	bne	12acc <ftello64@plt+0x145c>
   12b24:	ldrb	r3, [r7]
   12b28:	add	r3, r6, r3
   12b2c:	ldrb	r3, [r3, #1140]	; 0x474
   12b30:	cmp	r3, #0
   12b34:	beq	13838 <ftello64@plt+0x21c8>
   12b38:	cmp	r5, r7
   12b3c:	bls	12b6c <ftello64@plt+0x14fc>
   12b40:	add	r3, r7, #1
   12b44:	b	12b60 <ftello64@plt+0x14f0>
   12b48:	ldrb	r2, [r3]
   12b4c:	add	r3, r3, #1
   12b50:	add	r2, r6, r2
   12b54:	ldrb	r2, [r2, #1140]	; 0x474
   12b58:	cmp	r2, #0
   12b5c:	beq	12b00 <ftello64@plt+0x1490>
   12b60:	cmp	r5, r3
   12b64:	mov	r7, r3
   12b68:	bne	12b48 <ftello64@plt+0x14d8>
   12b6c:	ldr	r4, [fp, #-24]	; 0xffffffe8
   12b70:	ldr	r1, [r6, #1520]	; 0x5f0
   12b74:	ldr	r3, [r6, #1488]	; 0x5d0
   12b78:	add	r3, r1, r3
   12b7c:	cmp	r7, r3
   12b80:	strls	r7, [r6, #1524]	; 0x5f4
   12b84:	ldr	r3, [r8, #12]
   12b88:	cmp	r3, #0
   12b8c:	beq	12ba0 <ftello64@plt+0x1530>
   12b90:	ldr	r3, [r6, #1524]	; 0x5f4
   12b94:	cmp	r5, r3
   12b98:	movls	r3, #0
   12b9c:	movhi	r3, #1
   12ba0:	ldr	r0, [r6, #1524]	; 0x5f4
   12ba4:	strb	r3, [r6, #1528]	; 0x5f8
   12ba8:	cmp	r0, r1
   12bac:	bls	12bf4 <ftello64@plt+0x1584>
   12bb0:	ldr	r3, [sp, #16]
   12bb4:	mov	ip, #0
   12bb8:	mov	lr, #1
   12bbc:	ldr	r7, [r3]
   12bc0:	mov	r3, r0
   12bc4:	b	12bd8 <ftello64@plt+0x1568>
   12bc8:	cmp	r1, r3
   12bcc:	mov	r0, r3
   12bd0:	mov	ip, lr
   12bd4:	beq	138c4 <ftello64@plt+0x2254>
   12bd8:	ldrb	r2, [r3, #-1]!
   12bdc:	lsl	r2, r2, #1
   12be0:	ldrh	r2, [r7, r2]
   12be4:	tst	r2, #8192	; 0x2000
   12be8:	bne	12bc8 <ftello64@plt+0x1558>
   12bec:	cmp	ip, #0
   12bf0:	strne	r0, [r6, #1524]	; 0x5f4
   12bf4:	ldr	r0, [r6, #1480]	; 0x5c8
   12bf8:	ldr	r2, [r6, #1432]	; 0x598
   12bfc:	rsb	r3, r4, #0
   12c00:	add	r2, r0, r2
   12c04:	cmp	r3, r2
   12c08:	ble	138e0 <ftello64@plt+0x2270>
   12c0c:	ldr	r3, [r6, #832]	; 0x340
   12c10:	sub	r4, r1, r2
   12c14:	cmp	r3, #0
   12c18:	beq	138fc <ftello64@plt+0x228c>
   12c1c:	mov	r3, #0
   12c20:	str	r3, [sp]
   12c24:	mov	r1, r4
   12c28:	ldr	r0, [pc, #-1316]	; 1270c <ftello64@plt+0x109c>
   12c2c:	bl	2adf4 <ftello64@plt+0x19784>
   12c30:	cmn	r0, #2
   12c34:	beq	12800 <ftello64@plt+0x1190>
   12c38:	cmn	r0, #1
   12c3c:	moveq	r0, #1
   12c40:	add	r4, r4, r0
   12c44:	ldr	r1, [r6, #1520]	; 0x5f0
   12c48:	str	r4, [r6, #1532]	; 0x5fc
   12c4c:	cmp	r4, r1
   12c50:	str	r1, [r6, #1536]	; 0x600
   12c54:	bcs	12c9c <ftello64@plt+0x162c>
   12c58:	ldr	r3, [sp, #16]
   12c5c:	mov	r0, #0
   12c60:	mov	ip, #1
   12c64:	ldr	lr, [r3]
   12c68:	mov	r3, r1
   12c6c:	b	12c80 <ftello64@plt+0x1610>
   12c70:	cmp	r4, r3
   12c74:	mov	r1, r3
   12c78:	mov	r0, ip
   12c7c:	beq	138e8 <ftello64@plt+0x2278>
   12c80:	ldrb	r2, [r3, #-1]!
   12c84:	lsl	r2, r2, #1
   12c88:	ldrh	r2, [lr, r2]
   12c8c:	tst	r2, #8192	; 0x2000
   12c90:	bne	12c70 <ftello64@plt+0x1600>
   12c94:	cmp	r0, #0
   12c98:	strne	r1, [r6, #1536]	; 0x600
   12c9c:	ldr	r2, [r6, #1536]	; 0x600
   12ca0:	mov	r1, r4
   12ca4:	mov	r7, #0
   12ca8:	ldr	r3, [r6, #1484]	; 0x5cc
   12cac:	add	r0, r1, r3
   12cb0:	cmp	r2, r0
   12cb4:	bls	12d08 <ftello64@plt+0x1698>
   12cb8:	ldr	r3, [r6, #832]	; 0x340
   12cbc:	cmp	r3, #0
   12cc0:	beq	13784 <ftello64@plt+0x2114>
   12cc4:	str	r7, [sp]
   12cc8:	sub	r2, r2, r1
   12ccc:	mov	r3, #0
   12cd0:	ldr	r0, [pc, #-1484]	; 1270c <ftello64@plt+0x109c>
   12cd4:	bl	2adf4 <ftello64@plt+0x19784>
   12cd8:	cmn	r0, #2
   12cdc:	beq	12800 <ftello64@plt+0x1190>
   12ce0:	cmn	r0, #1
   12ce4:	ldr	r1, [r6, #1532]	; 0x5fc
   12ce8:	moveq	r0, #1
   12cec:	ldr	r3, [r6, #1484]	; 0x5cc
   12cf0:	add	r1, r1, r0
   12cf4:	ldr	r2, [r6, #1536]	; 0x600
   12cf8:	add	r0, r1, r3
   12cfc:	cmp	r2, r0
   12d00:	str	r1, [r6, #1532]	; 0x5fc
   12d04:	bhi	12cb8 <ftello64@plt+0x1648>
   12d08:	ldr	r0, [r8, #12]
   12d0c:	cmp	r0, #0
   12d10:	beq	12d68 <ftello64@plt+0x16f8>
   12d14:	ldr	r0, [sp, #24]
   12d18:	cmp	r0, r1
   12d1c:	bcs	13ba0 <ftello64@plt+0x2530>
   12d20:	ldr	ip, [sp, #16]
   12d24:	mov	lr, r1
   12d28:	mov	r9, r0
   12d2c:	ldr	r7, [ip]
   12d30:	b	12d3c <ftello64@plt+0x16cc>
   12d34:	cmp	r9, lr
   12d38:	beq	138cc <ftello64@plt+0x225c>
   12d3c:	mov	r0, lr
   12d40:	sub	lr, lr, #1
   12d44:	ldrb	ip, [r0, #-1]
   12d48:	lsl	ip, ip, #1
   12d4c:	ldrh	ip, [r7, ip]
   12d50:	tst	ip, #8192	; 0x2000
   12d54:	bne	12d34 <ftello64@plt+0x16c4>
   12d58:	ldr	ip, [sp, #48]	; 0x30
   12d5c:	cmp	ip, r0
   12d60:	movcs	r0, #0
   12d64:	movcc	r0, #1
   12d68:	cmp	sl, r1
   12d6c:	strb	r0, [r6, #1540]	; 0x604
   12d70:	bls	12dd8 <ftello64@plt+0x1768>
   12d74:	mov	lr, r1
   12d78:	ldr	r1, [sp, #16]
   12d7c:	str	r3, [sp, #52]	; 0x34
   12d80:	mov	r7, #0
   12d84:	ldr	r1, [r1]
   12d88:	mov	r9, #1
   12d8c:	str	r1, [sp, #32]
   12d90:	ldr	r3, [sp, #32]
   12d94:	ldr	r1, [r6, #1532]	; 0x5fc
   12d98:	b	12dac <ftello64@plt+0x173c>
   12d9c:	cmp	sl, lr
   12da0:	mov	r1, lr
   12da4:	mov	r7, r9
   12da8:	beq	138d4 <ftello64@plt+0x2264>
   12dac:	mov	ip, lr
   12db0:	add	lr, lr, #1
   12db4:	ldrb	r0, [ip]
   12db8:	lsl	r0, r0, #1
   12dbc:	ldrh	r0, [r3, r0]
   12dc0:	tst	r0, #8192	; 0x2000
   12dc4:	bne	12d9c <ftello64@plt+0x172c>
   12dc8:	cmp	r7, #0
   12dcc:	ldr	r3, [sp, #52]	; 0x34
   12dd0:	strne	r1, [r6, #1532]	; 0x5fc
   12dd4:	mov	r1, ip
   12dd8:	sub	r2, r2, r1
   12ddc:	ldr	r9, [r8, #4]
   12de0:	sub	r2, r3, r2
   12de4:	sub	r9, r2, r9
   12de8:	cmp	r9, #0
   12dec:	ble	13b70 <ftello64@plt+0x2500>
   12df0:	ldr	r7, [r6, #1524]	; 0x5f4
   12df4:	cmp	sl, r7
   12df8:	str	r7, [r6, #1496]	; 0x5d8
   12dfc:	bls	12e50 <ftello64@plt+0x17e0>
   12e00:	ldr	r3, [sp, #16]
   12e04:	mov	r1, r7
   12e08:	mov	r0, #0
   12e0c:	ldr	lr, [r3]
   12e10:	mov	ip, #1
   12e14:	b	12e28 <ftello64@plt+0x17b8>
   12e18:	cmp	sl, r1
   12e1c:	mov	r7, r1
   12e20:	mov	r0, ip
   12e24:	beq	13b40 <ftello64@plt+0x24d0>
   12e28:	mov	r2, r1
   12e2c:	add	r1, r1, #1
   12e30:	ldrb	r3, [r2]
   12e34:	lsl	r3, r3, #1
   12e38:	ldrh	r3, [lr, r3]
   12e3c:	tst	r3, #8192	; 0x2000
   12e40:	bne	12e18 <ftello64@plt+0x17a8>
   12e44:	cmp	r0, #0
   12e48:	strne	r7, [r6, #1496]	; 0x5d8
   12e4c:	mov	r7, r2
   12e50:	cmp	r5, r7
   12e54:	str	r7, [r6, #1500]	; 0x5dc
   12e58:	bls	12f10 <ftello64@plt+0x18a0>
   12e5c:	ldr	r3, [r6, #1496]	; 0x5d8
   12e60:	add	r3, r3, r9
   12e64:	cmp	r7, r3
   12e68:	bcs	13b84 <ftello64@plt+0x2514>
   12e6c:	mov	sl, #0
   12e70:	b	12eb8 <ftello64@plt+0x1848>
   12e74:	str	sl, [sp]
   12e78:	mov	r3, #0
   12e7c:	sub	r2, r5, r7
   12e80:	mov	r1, r7
   12e84:	ldr	r0, [pc, #-1920]	; 1270c <ftello64@plt+0x109c>
   12e88:	bl	2adf4 <ftello64@plt+0x19784>
   12e8c:	cmn	r0, #2
   12e90:	beq	12800 <ftello64@plt+0x1190>
   12e94:	cmn	r0, #1
   12e98:	moveq	r0, #1
   12e9c:	add	r7, r7, r0
   12ea0:	cmp	r5, r7
   12ea4:	bls	12f10 <ftello64@plt+0x18a0>
   12ea8:	ldr	r3, [r6, #1496]	; 0x5d8
   12eac:	add	r3, r3, r9
   12eb0:	cmp	r7, r3
   12eb4:	bcs	13b84 <ftello64@plt+0x2514>
   12eb8:	ldr	r3, [r6, #832]	; 0x340
   12ebc:	str	r7, [r6, #1500]	; 0x5dc
   12ec0:	cmp	r3, #0
   12ec4:	bne	12e74 <ftello64@plt+0x1804>
   12ec8:	ldrb	r3, [r7]
   12ecc:	add	r3, r6, r3
   12ed0:	ldrb	r3, [r3, #1140]	; 0x474
   12ed4:	cmp	r3, #0
   12ed8:	beq	13850 <ftello64@plt+0x21e0>
   12edc:	cmp	r5, r7
   12ee0:	bls	12f10 <ftello64@plt+0x18a0>
   12ee4:	add	r3, r7, #1
   12ee8:	b	12f04 <ftello64@plt+0x1894>
   12eec:	ldrb	r2, [r3]
   12ef0:	add	r3, r3, #1
   12ef4:	add	r2, r6, r2
   12ef8:	ldrb	r2, [r2, #1140]	; 0x474
   12efc:	cmp	r2, #0
   12f00:	beq	12ea8 <ftello64@plt+0x1838>
   12f04:	cmp	r3, r5
   12f08:	mov	r7, r3
   12f0c:	bne	12eec <ftello64@plt+0x187c>
   12f10:	ldr	r3, [r6, #1496]	; 0x5d8
   12f14:	add	r9, r3, r9
   12f18:	cmp	r7, r9
   12f1c:	strcc	r7, [r6, #1500]	; 0x5dc
   12f20:	ldr	r1, [r6, #1500]	; 0x5dc
   12f24:	cmp	r1, r3
   12f28:	movls	r3, #0
   12f2c:	strbls	r3, [r6, #1504]	; 0x5e0
   12f30:	bls	12f98 <ftello64@plt+0x1928>
   12f34:	ldr	r3, [r8, #12]
   12f38:	mov	r0, #0
   12f3c:	cmp	r3, r0
   12f40:	cmpne	r5, r1
   12f44:	movhi	r3, #1
   12f48:	movls	r3, #0
   12f4c:	strb	r3, [r6, #1504]	; 0x5e0
   12f50:	ldr	r3, [sp, #16]
   12f54:	strb	r0, [r6, #1528]	; 0x5f8
   12f58:	ldr	r7, [r6, #1496]	; 0x5d8
   12f5c:	ldr	lr, [r3]
   12f60:	mov	ip, #1
   12f64:	mov	r3, r1
   12f68:	b	12f7c <ftello64@plt+0x190c>
   12f6c:	cmp	r7, r3
   12f70:	mov	r1, r3
   12f74:	mov	r0, ip
   12f78:	bcs	13b8c <ftello64@plt+0x251c>
   12f7c:	ldrb	r2, [r3, #-1]!
   12f80:	lsl	r2, r2, #1
   12f84:	ldrh	r2, [lr, r2]
   12f88:	tst	r2, #8192	; 0x2000
   12f8c:	bne	12f6c <ftello64@plt+0x18fc>
   12f90:	cmp	r0, #0
   12f94:	strne	r1, [r6, #1500]	; 0x5dc
   12f98:	ldr	r2, [r6, #1520]	; 0x5f0
   12f9c:	ldr	r3, [r6, #1524]	; 0x5f4
   12fa0:	ldr	r7, [r6, #1488]	; 0x5d0
   12fa4:	sub	r3, r3, r2
   12fa8:	ldr	r2, [r8, #4]
   12fac:	sub	r7, r7, r3
   12fb0:	sub	r7, r7, r2
   12fb4:	cmp	r7, #0
   12fb8:	ble	13b48 <ftello64@plt+0x24d8>
   12fbc:	ldr	r1, [r6, #1532]	; 0x5fc
   12fc0:	ldr	r3, [sp, #24]
   12fc4:	str	r1, [r6, #1512]	; 0x5e8
   12fc8:	cmp	r3, r1
   12fcc:	bcs	13018 <ftello64@plt+0x19a8>
   12fd0:	ldr	r3, [sp, #16]
   12fd4:	mov	r0, #0
   12fd8:	mov	ip, #1
   12fdc:	ldr	lr, [r3]
   12fe0:	ldr	r9, [sp, #24]
   12fe4:	mov	r3, r1
   12fe8:	b	12ffc <ftello64@plt+0x198c>
   12fec:	cmp	r3, r9
   12ff0:	mov	r1, r3
   12ff4:	mov	r0, ip
   12ff8:	beq	13b5c <ftello64@plt+0x24ec>
   12ffc:	ldrb	r2, [r3, #-1]!
   13000:	lsl	r2, r2, #1
   13004:	ldrh	r2, [lr, r2]
   13008:	tst	r2, #8192	; 0x2000
   1300c:	bne	12fec <ftello64@plt+0x197c>
   13010:	cmp	r0, #0
   13014:	strne	r1, [r6, #1512]	; 0x5e8
   13018:	ldr	r2, [r6, #1512]	; 0x5e8
   1301c:	add	r3, r4, r7
   13020:	mov	r9, #0
   13024:	mov	r1, r4
   13028:	str	r4, [r6, #1508]	; 0x5e4
   1302c:	cmp	r2, r3
   13030:	bls	13080 <ftello64@plt+0x1a10>
   13034:	ldr	r0, [r6, #832]	; 0x340
   13038:	cmp	r0, #0
   1303c:	beq	137e0 <ftello64@plt+0x2170>
   13040:	str	r9, [sp]
   13044:	sub	r2, r2, r1
   13048:	mov	r3, #0
   1304c:	ldr	r0, [pc, #-2376]	; 1270c <ftello64@plt+0x109c>
   13050:	bl	2adf4 <ftello64@plt+0x19784>
   13054:	cmn	r0, #2
   13058:	beq	12800 <ftello64@plt+0x1190>
   1305c:	ldr	r1, [r6, #1508]	; 0x5e4
   13060:	cmn	r0, #1
   13064:	moveq	r0, #1
   13068:	add	r1, r1, r0
   1306c:	ldr	r2, [r6, #1512]	; 0x5e8
   13070:	add	r3, r1, r7
   13074:	cmp	r2, r3
   13078:	str	r1, [r6, #1508]	; 0x5e4
   1307c:	bhi	13034 <ftello64@plt+0x19c4>
   13080:	cmp	r2, r1
   13084:	movls	r3, #0
   13088:	mov	r4, r1
   1308c:	strbls	r3, [r6, #1516]	; 0x5ec
   13090:	bls	130f8 <ftello64@plt+0x1a88>
   13094:	ldr	r3, [r8, #12]
   13098:	ldr	r0, [sp, #48]	; 0x30
   1309c:	mov	r1, #0
   130a0:	cmp	r3, r1
   130a4:	cmpne	r0, r4
   130a8:	movcc	r3, #1
   130ac:	movcs	r3, #0
   130b0:	strb	r3, [r6, #1516]	; 0x5ec
   130b4:	ldr	r3, [sp, #16]
   130b8:	strb	r1, [r6, #1540]	; 0x604
   130bc:	ldr	r0, [r6, #1508]	; 0x5e4
   130c0:	ldr	lr, [r3]
   130c4:	mov	ip, #1
   130c8:	b	130dc <ftello64@plt+0x1a6c>
   130cc:	cmp	r4, r2
   130d0:	mov	r0, r4
   130d4:	mov	r1, ip
   130d8:	beq	13b38 <ftello64@plt+0x24c8>
   130dc:	ldrb	r3, [r4], #1
   130e0:	lsl	r3, r3, #1
   130e4:	ldrh	r3, [lr, r3]
   130e8:	tst	r3, #8192	; 0x2000
   130ec:	bne	130cc <ftello64@plt+0x1a5c>
   130f0:	cmp	r1, #0
   130f4:	strne	r0, [r6, #1508]	; 0x5e4
   130f8:	ldrb	r2, [r6, #529]	; 0x211
   130fc:	cmp	r2, #0
   13100:	beq	13864 <ftello64@plt+0x21f4>
   13104:	ldrd	r2, [fp, #-16]
   13108:	ldr	r0, [fp, #-8]
   1310c:	ldr	r1, [r6, #1124]	; 0x464
   13110:	adds	r4, r2, #1
   13114:	adc	r5, r3, #0
   13118:	ldr	ip, [r1, r0, lsl #2]
   1311c:	ldr	r3, [pc, #-2628]	; 126e0 <ftello64@plt+0x1070>
   13120:	cmp	ip, #0
   13124:	moveq	ip, r3
   13128:	cmp	r0, #0
   1312c:	strd	r4, [sp, #24]
   13130:	ble	1314c <ftello64@plt+0x1adc>
   13134:	ldr	r1, [r6, #1128]	; 0x468
   13138:	add	r1, r1, r0, lsl #3
   1313c:	ldrd	r0, [r1, #-8]
   13140:	subs	r2, r4, r0
   13144:	sbc	r3, r5, r1
   13148:	strd	r2, [sp, #24]
   1314c:	mov	r1, ip
   13150:	ldr	r0, [r6, #1472]	; 0x5c0
   13154:	bl	11394 <stpcpy@plt>
   13158:	ldrd	r2, [sp, #24]
   1315c:	mov	r1, #1
   13160:	strd	r2, [sp]
   13164:	ldr	r3, [pc, #-2696]	; 126e4 <ftello64@plt+0x1074>
   13168:	mvn	r2, #0
   1316c:	mov	r4, r0
   13170:	bl	1152c <__sprintf_chk@plt>
   13174:	add	r0, r4, r0
   13178:	str	r0, [r6, #1476]	; 0x5c4
   1317c:	ldr	r3, [r6, #532]	; 0x214
   13180:	cmp	r3, #3
   13184:	ldrls	pc, [pc, r3, lsl #2]
   13188:	b	13514 <ftello64@plt+0x1ea4>
   1318c:	ldrdeq	r3, [r1], -r0
   13190:	ldrdeq	r3, [r1], -r0
   13194:	andeq	r3, r1, r8, lsr #10
   13198:	andeq	r3, r1, r8, asr #6
   1319c:	mov	r3, #0
   131a0:	str	r3, [r8, #12]
   131a4:	b	12988 <ftello64@plt+0x1318>
   131a8:	ldr	r8, [pc, #-2760]	; 126e8 <ftello64@plt+0x1078>
   131ac:	mov	r5, #21
   131b0:	mov	r4, #0
   131b4:	str	r4, [r6, #1436]	; 0x59c
   131b8:	ldr	r3, [r6, #1136]	; 0x470
   131bc:	cmp	r4, r3
   131c0:	bcs	13238 <ftello64@plt+0x1bc8>
   131c4:	ldr	r1, [r6, #1128]	; 0x468
   131c8:	lsl	r0, r4, #3
   131cc:	ldrd	r2, [r1, r0]
   131d0:	adds	sl, r2, #1
   131d4:	adc	fp, r3, #0
   131d8:	cmp	r4, #0
   131dc:	beq	131f0 <ftello64@plt+0x1b80>
   131e0:	add	r1, r1, r0
   131e4:	ldrd	r0, [r1, #-8]
   131e8:	subs	sl, sl, r0
   131ec:	sbc	fp, fp, r1
   131f0:	mov	r3, r8
   131f4:	strd	sl, [sp]
   131f8:	mov	r2, r5
   131fc:	mov	r1, #1
   13200:	add	r0, sp, #96	; 0x60
   13204:	bl	1152c <__sprintf_chk@plt>
   13208:	ldr	r3, [r6, #1124]	; 0x464
   1320c:	mov	r7, r0
   13210:	ldr	r0, [r3, r4, lsl #2]
   13214:	cmp	r0, #0
   13218:	beq	13224 <ftello64@plt+0x1bb4>
   1321c:	bl	114fc <strlen@plt>
   13220:	add	r7, r7, r0
   13224:	ldr	r3, [r6, #1436]	; 0x59c
   13228:	add	r4, r4, #1
   1322c:	cmp	r3, r7
   13230:	strlt	r7, [r6, #1436]	; 0x59c
   13234:	b	131b8 <ftello64@plt+0x1b48>
   13238:	ldr	r0, [r6, #1436]	; 0x59c
   1323c:	add	r3, r0, #1
   13240:	add	r0, r0, #2
   13244:	str	r3, [r6, #1436]	; 0x59c
   13248:	bl	2bfb4 <ftello64@plt+0x1a944>
   1324c:	ldrb	r3, [r6, #529]	; 0x211
   13250:	cmp	r3, #0
   13254:	str	r0, [r6, #1472]	; 0x5c0
   13258:	beq	12928 <ftello64@plt+0x12b8>
   1325c:	ldrb	r3, [r6, #536]	; 0x218
   13260:	ldr	r8, [pc, #-2940]	; 126ec <ftello64@plt+0x107c>
   13264:	cmp	r3, #0
   13268:	ldmibeq	r8, {r1, r3}
   1326c:	ldreq	r2, [r6, #1436]	; 0x59c
   13270:	addeq	r2, r2, r1
   13274:	subeq	r3, r3, r2
   13278:	streq	r3, [r8, #8]
   1327c:	b	12938 <ftello64@plt+0x12c8>
   13280:	ldr	r1, [pc, #-2968]	; 126f0 <ftello64@plt+0x1080>
   13284:	mov	r2, #5
   13288:	mov	r0, #0
   1328c:	bl	113ac <dcgettext@plt>
   13290:	mov	r4, r0
   13294:	ldr	r0, [r8]
   13298:	b	12818 <ftello64@plt+0x11a8>
   1329c:	mov	r2, #5
   132a0:	ldr	r1, [pc, #-2996]	; 126f4 <ftello64@plt+0x1084>
   132a4:	b	13288 <ftello64@plt+0x1c18>
   132a8:	ldr	r1, [pc, #-2996]	; 126fc <ftello64@plt+0x108c>
   132ac:	strd	r2, [r1]
   132b0:	b	12588 <ftello64@plt+0xf18>
   132b4:	mov	r2, #256	; 0x100
   132b8:	mov	r1, #1
   132bc:	ldr	r0, [pc, #-3020]	; 126f8 <ftello64@plt+0x1088>
   132c0:	bl	11550 <memset@plt>
   132c4:	strb	r5, [r6, #1172]	; 0x494
   132c8:	strb	r5, [r6, #1149]	; 0x47d
   132cc:	strb	r5, [r6, #1150]	; 0x47e
   132d0:	b	11de4 <ftello64@plt+0x774>
   132d4:	ldr	r3, [pc, #-3040]	; 126fc <ftello64@plt+0x108c>
   132d8:	strd	sl, [r3]
   132dc:	b	12154 <ftello64@plt+0xae4>
   132e0:	ldr	r3, [pc, #-3052]	; 126fc <ftello64@plt+0x108c>
   132e4:	ldr	r0, [sp, #64]	; 0x40
   132e8:	ldr	r1, [r9, #1128]	; 0x468
   132ec:	ldrd	r2, [r3]
   132f0:	add	r0, r0, #1
   132f4:	mov	r5, r9
   132f8:	adds	r6, r2, #1
   132fc:	adc	r7, r3, #0
   13300:	ldr	r3, [pc, #-3084]	; 126fc <ftello64@plt+0x108c>
   13304:	str	r0, [sp, #64]	; 0x40
   13308:	strd	r6, [r3]
   1330c:	ldr	r3, [sp, #80]	; 0x50
   13310:	strd	r6, [r1, r3]
   13314:	b	11e60 <ftello64@plt+0x7f0>
   13318:	bl	11514 <__errno_location@plt>
   1331c:	ldr	r3, [r5]
   13320:	mov	r1, #3
   13324:	ldr	r2, [r4, r3, lsl #2]
   13328:	ldr	r4, [r0]
   1332c:	mov	r0, r7
   13330:	bl	19154 <ftello64@plt+0x7ae4>
   13334:	mov	r1, r4
   13338:	ldr	r2, [pc, #-3136]	; 12700 <ftello64@plt+0x1090>
   1333c:	mov	r3, r0
   13340:	mov	r0, #1
   13344:	bl	11454 <error@plt>
   13348:	ldr	r1, [pc, #-3148]	; 12704 <ftello64@plt+0x1094>
   1334c:	ldr	r2, [r8, #16]
   13350:	mov	r0, #1
   13354:	bl	11568 <__printf_chk@plt>
   13358:	ldr	r4, [pc, #-3128]	; 12728 <ftello64@plt+0x10b8>
   1335c:	ldr	r0, [r4]
   13360:	ldr	r3, [r0, #20]
   13364:	ldr	r2, [r0, #24]
   13368:	cmp	r3, r2
   1336c:	addcc	r1, r3, #1
   13370:	movcc	r2, #123	; 0x7b
   13374:	strcc	r1, [r0, #20]
   13378:	strbcc	r2, [r3]
   1337c:	bcs	13db0 <ftello64@plt+0x2740>
   13380:	ldr	r3, [pc, #-3184]	; 12718 <ftello64@plt+0x10a8>
   13384:	ldm	r3, {r0, r1}
   13388:	bl	146ac <ftello64@plt+0x303c>
   1338c:	mov	r2, #2
   13390:	ldr	r3, [r4]
   13394:	mov	r1, #1
   13398:	ldr	r0, [pc, #-3216]	; 12710 <ftello64@plt+0x10a0>
   1339c:	bl	1137c <fwrite_unlocked@plt>
   133a0:	ldr	r3, [pc, #-3232]	; 12708 <ftello64@plt+0x1098>
   133a4:	add	r3, r3, #44	; 0x2c
   133a8:	ldm	r3, {r0, r1}
   133ac:	bl	146ac <ftello64@plt+0x303c>
   133b0:	ldr	r3, [r4]
   133b4:	mov	r2, #2
   133b8:	mov	r1, #1
   133bc:	ldr	r0, [pc, #-3252]	; 12710 <ftello64@plt+0x10a0>
   133c0:	bl	1137c <fwrite_unlocked@plt>
   133c4:	ldr	r3, [r6, #832]	; 0x340
   133c8:	ldr	r5, [r6, #1520]	; 0x5f0
   133cc:	ldr	r2, [r6, #1524]	; 0x5f4
   133d0:	cmp	r3, #0
   133d4:	str	r5, [sp, #88]	; 0x58
   133d8:	str	r2, [sp, #100]	; 0x64
   133dc:	beq	13df0 <ftello64@plt+0x2780>
   133e0:	mov	r3, #0
   133e4:	sub	r2, r2, r5
   133e8:	str	r3, [sp]
   133ec:	mov	r1, r5
   133f0:	ldr	r0, [pc, #-3308]	; 1270c <ftello64@plt+0x109c>
   133f4:	bl	2adf4 <ftello64@plt+0x19784>
   133f8:	cmn	r0, #2
   133fc:	beq	12800 <ftello64@plt+0x1190>
   13400:	cmn	r0, #1
   13404:	moveq	r0, #1
   13408:	add	r3, r5, r0
   1340c:	add	r2, sp, #88	; 0x58
   13410:	str	r3, [sp, #92]	; 0x5c
   13414:	ldm	r2, {r0, r1}
   13418:	str	r3, [sp, #96]	; 0x60
   1341c:	bl	146ac <ftello64@plt+0x303c>
   13420:	mov	r2, #2
   13424:	ldr	r3, [r4]
   13428:	mov	r1, #1
   1342c:	ldr	r0, [pc, #-3364]	; 12710 <ftello64@plt+0x10a0>
   13430:	bl	1137c <fwrite_unlocked@plt>
   13434:	add	r3, sp, #96	; 0x60
   13438:	ldm	r3, {r0, r1}
   1343c:	bl	146ac <ftello64@plt+0x303c>
   13440:	mov	r2, #2
   13444:	ldr	r3, [r4]
   13448:	mov	r1, #1
   1344c:	ldr	r0, [pc, #-3396]	; 12710 <ftello64@plt+0x10a0>
   13450:	bl	1137c <fwrite_unlocked@plt>
   13454:	ldr	r3, [sp, #40]	; 0x28
   13458:	ldm	r3, {r0, r1}
   1345c:	bl	146ac <ftello64@plt+0x303c>
   13460:	ldr	r0, [r4]
   13464:	ldr	r3, [r0, #20]
   13468:	ldr	r2, [r0, #24]
   1346c:	cmp	r3, r2
   13470:	addcc	r1, r3, #1
   13474:	movcc	r2, #125	; 0x7d
   13478:	strcc	r1, [r0, #20]
   1347c:	strbcc	r2, [r3]
   13480:	bcs	13de4 <ftello64@plt+0x2774>
   13484:	ldrb	r3, [r6, #529]	; 0x211
   13488:	cmp	r3, #0
   1348c:	bne	1349c <ftello64@plt+0x1e2c>
   13490:	ldrb	r3, [r6, #528]	; 0x210
   13494:	cmp	r3, #0
   13498:	beq	134f0 <ftello64@plt+0x1e80>
   1349c:	ldr	r0, [r4]
   134a0:	ldr	r3, [r0, #20]
   134a4:	ldr	r2, [r0, #24]
   134a8:	cmp	r3, r2
   134ac:	addcc	r1, r3, #1
   134b0:	movcc	r2, #123	; 0x7b
   134b4:	strcc	r1, [r0, #20]
   134b8:	strbcc	r2, [r3]
   134bc:	bcs	13e40 <ftello64@plt+0x27d0>
   134c0:	ldr	r3, [pc, #-3492]	; 12724 <ftello64@plt+0x10b4>
   134c4:	ldm	r3, {r0, r1}
   134c8:	bl	146ac <ftello64@plt+0x303c>
   134cc:	ldr	r0, [r4]
   134d0:	ldr	r3, [r0, #20]
   134d4:	ldr	r2, [r0, #24]
   134d8:	cmp	r3, r2
   134dc:	addcc	r1, r3, #1
   134e0:	movcc	r2, #125	; 0x7d
   134e4:	strcc	r1, [r0, #20]
   134e8:	strbcc	r2, [r3]
   134ec:	bcs	13e34 <ftello64@plt+0x27c4>
   134f0:	ldr	r0, [r4]
   134f4:	ldr	r3, [r0, #20]
   134f8:	ldr	r2, [r0, #24]
   134fc:	cmp	r3, r2
   13500:	addcc	r1, r3, #1
   13504:	movcc	r2, #10
   13508:	strcc	r1, [r0, #20]
   1350c:	strbcc	r2, [r3]
   13510:	bcs	13dbc <ftello64@plt+0x274c>
   13514:	ldr	r3, [sp, #36]	; 0x24
   13518:	add	fp, fp, #32
   1351c:	add	r3, r3, #1
   13520:	str	r3, [sp, #36]	; 0x24
   13524:	b	12a5c <ftello64@plt+0x13ec>
   13528:	ldr	r2, [r8, #16]
   1352c:	ldr	r1, [pc, #-3616]	; 12714 <ftello64@plt+0x10a4>
   13530:	mov	r0, #1
   13534:	bl	11568 <__printf_chk@plt>
   13538:	ldr	r3, [pc, #-3624]	; 12718 <ftello64@plt+0x10a8>
   1353c:	ldr	r4, [pc, #-3612]	; 12728 <ftello64@plt+0x10b8>
   13540:	ldm	r3, {r0, r1}
   13544:	bl	146ac <ftello64@plt+0x303c>
   13548:	ldrb	r3, [r6, #1504]	; 0x5e0
   1354c:	cmp	r3, #0
   13550:	bne	13eac <ftello64@plt+0x283c>
   13554:	ldr	r0, [r4]
   13558:	ldr	r3, [r0, #20]
   1355c:	ldr	r2, [r0, #24]
   13560:	cmp	r3, r2
   13564:	addcc	r1, r3, #1
   13568:	movcc	r2, #34	; 0x22
   1356c:	strcc	r1, [r0, #20]
   13570:	strbcc	r2, [r3]
   13574:	bcs	13ea0 <ftello64@plt+0x2830>
   13578:	ldr	r3, [r4]
   1357c:	mov	r2, #2
   13580:	mov	r1, #1
   13584:	ldr	r0, [pc, #-3692]	; 12720 <ftello64@plt+0x10b0>
   13588:	bl	1137c <fwrite_unlocked@plt>
   1358c:	ldrb	r3, [r6, #1540]	; 0x604
   13590:	cmp	r3, #0
   13594:	bne	13e90 <ftello64@plt+0x2820>
   13598:	ldr	r5, [pc, #-3716]	; 1271c <ftello64@plt+0x10ac>
   1359c:	add	r3, r5, #12
   135a0:	ldm	r3, {r0, r1}
   135a4:	bl	146ac <ftello64@plt+0x303c>
   135a8:	ldr	r0, [r4]
   135ac:	ldr	r3, [r0, #20]
   135b0:	ldr	r2, [r0, #24]
   135b4:	cmp	r3, r2
   135b8:	addcc	r1, r3, #1
   135bc:	movcc	r2, #34	; 0x22
   135c0:	strcc	r1, [r0, #20]
   135c4:	strbcc	r2, [r3]
   135c8:	bcs	13e84 <ftello64@plt+0x2814>
   135cc:	ldr	r3, [r4]
   135d0:	mov	r2, #2
   135d4:	mov	r1, #1
   135d8:	ldr	r0, [pc, #-3776]	; 12720 <ftello64@plt+0x10b0>
   135dc:	bl	1137c <fwrite_unlocked@plt>
   135e0:	ldm	r5, {r0, r1}
   135e4:	bl	146ac <ftello64@plt+0x303c>
   135e8:	ldrb	r3, [r6, #1528]	; 0x5f8
   135ec:	cmp	r3, #0
   135f0:	bne	13e74 <ftello64@plt+0x2804>
   135f4:	ldr	r0, [r4]
   135f8:	ldr	r3, [r0, #20]
   135fc:	ldr	r2, [r0, #24]
   13600:	cmp	r3, r2
   13604:	addcc	r1, r3, #1
   13608:	movcc	r2, #34	; 0x22
   1360c:	strcc	r1, [r0, #20]
   13610:	strbcc	r2, [r3]
   13614:	bcs	13e68 <ftello64@plt+0x27f8>
   13618:	ldr	r3, [r4]
   1361c:	mov	r2, #2
   13620:	mov	r1, #1
   13624:	ldr	r0, [pc, #-3852]	; 12720 <ftello64@plt+0x10b0>
   13628:	bl	1137c <fwrite_unlocked@plt>
   1362c:	ldrb	r3, [r6, #1516]	; 0x5ec
   13630:	cmp	r3, #0
   13634:	bne	13e58 <ftello64@plt+0x27e8>
   13638:	ldr	r3, [sp, #40]	; 0x28
   1363c:	ldm	r3, {r0, r1}
   13640:	bl	146ac <ftello64@plt+0x303c>
   13644:	ldr	r0, [r4]
   13648:	ldr	r3, [r0, #20]
   1364c:	ldr	r2, [r0, #24]
   13650:	cmp	r3, r2
   13654:	addcc	r1, r3, #1
   13658:	movcc	r2, #34	; 0x22
   1365c:	strcc	r1, [r0, #20]
   13660:	strbcc	r2, [r3]
   13664:	bcs	13e4c <ftello64@plt+0x27dc>
   13668:	ldrb	r3, [r6, #529]	; 0x211
   1366c:	cmp	r3, #0
   13670:	bne	13680 <ftello64@plt+0x2010>
   13674:	ldrb	r3, [r6, #528]	; 0x210
   13678:	cmp	r3, #0
   1367c:	beq	134f0 <ftello64@plt+0x1e80>
   13680:	mov	r2, #2
   13684:	ldr	r3, [r4]
   13688:	mov	r1, #1
   1368c:	ldr	r0, [pc, #-3956]	; 12720 <ftello64@plt+0x10b0>
   13690:	bl	1137c <fwrite_unlocked@plt>
   13694:	ldr	r3, [pc, #-3960]	; 12724 <ftello64@plt+0x10b4>
   13698:	ldm	r3, {r0, r1}
   1369c:	bl	146ac <ftello64@plt+0x303c>
   136a0:	ldr	r0, [r4]
   136a4:	ldr	r3, [r0, #20]
   136a8:	ldr	r2, [r0, #24]
   136ac:	cmp	r3, r2
   136b0:	addcc	r1, r3, #1
   136b4:	movcc	r2, #34	; 0x22
   136b8:	strcc	r1, [r0, #20]
   136bc:	strbcc	r2, [r3]
   136c0:	bcc	134f0 <ftello64@plt+0x1e80>
   136c4:	mov	r1, #34	; 0x22
   136c8:	bl	115bc <__overflow@plt>
   136cc:	b	134f0 <ftello64@plt+0x1e80>
   136d0:	ldrb	r3, [r6, #536]	; 0x218
   136d4:	cmp	r3, #0
   136d8:	bne	13944 <ftello64@plt+0x22d4>
   136dc:	ldrb	r3, [r6, #529]	; 0x211
   136e0:	ldr	r4, [pc, #-4032]	; 12728 <ftello64@plt+0x10b8>
   136e4:	cmp	r3, #0
   136e8:	ldr	r3, [pc, #1996]	; 13ebc <ftello64@plt+0x284c>
   136ec:	ldm	r3, {r0, r1}
   136f0:	beq	13c50 <ftello64@plt+0x25e0>
   136f4:	bl	146ac <ftello64@plt+0x303c>
   136f8:	ldr	r0, [r4]
   136fc:	ldr	r3, [r0, #20]
   13700:	ldr	r2, [r0, #24]
   13704:	cmp	r3, r2
   13708:	addcc	r1, r3, #1
   1370c:	movcc	r2, #58	; 0x3a
   13710:	strcc	r1, [r0, #20]
   13714:	strbcc	r2, [r3]
   13718:	bcc	13724 <ftello64@plt+0x20b4>
   1371c:	mov	r1, #58	; 0x3a
   13720:	bl	115bc <__overflow@plt>
   13724:	ldr	r3, [r6, #1436]	; 0x59c
   13728:	ldr	r0, [r8, #4]
   1372c:	ldr	r2, [r6, #1476]	; 0x5c4
   13730:	ldr	r1, [r6, #1472]	; 0x5c0
   13734:	add	r3, r3, r0
   13738:	sub	r2, r2, r1
   1373c:	sub	r3, r3, r2
   13740:	sub	r5, r3, #1
   13744:	mov	r7, #32
   13748:	cmp	r5, #0
   1374c:	ble	13948 <ftello64@plt+0x22d8>
   13750:	ldr	r0, [r4]
   13754:	ldr	r3, [r0, #20]
   13758:	ldr	r2, [r0, #24]
   1375c:	cmp	r3, r2
   13760:	addcc	r2, r3, #1
   13764:	strcc	r2, [r0, #20]
   13768:	strbcc	r7, [r3]
   1376c:	bcs	13ca4 <ftello64@plt+0x2634>
   13770:	sub	r5, r5, #1
   13774:	b	13748 <ftello64@plt+0x20d8>
   13778:	mov	r0, #0
   1377c:	add	sp, sp, #124	; 0x7c
   13780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13784:	ldrb	r3, [r1]
   13788:	add	r3, r6, r3
   1378c:	ldrb	r3, [r3, #1140]	; 0x474
   13790:	cmp	r3, #0
   13794:	addeq	r1, r1, #1
   13798:	streq	r1, [r6, #1532]	; 0x5fc
   1379c:	beq	12ca8 <ftello64@plt+0x1638>
   137a0:	cmp	r2, r1
   137a4:	bls	12ca8 <ftello64@plt+0x1638>
   137a8:	add	r0, r1, #1
   137ac:	b	137c8 <ftello64@plt+0x2158>
   137b0:	ldrb	r3, [r0]
   137b4:	add	r0, r0, #1
   137b8:	add	r3, r6, r3
   137bc:	ldrb	r3, [r3, #1140]	; 0x474
   137c0:	cmp	r3, #0
   137c4:	beq	13858 <ftello64@plt+0x21e8>
   137c8:	cmp	r0, r2
   137cc:	mov	r1, r0
   137d0:	bne	137b0 <ftello64@plt+0x2140>
   137d4:	str	r2, [r6, #1532]	; 0x5fc
   137d8:	ldr	r2, [r6, #1536]	; 0x600
   137dc:	b	12ca8 <ftello64@plt+0x1638>
   137e0:	ldrb	r0, [r1]
   137e4:	add	r0, r6, r0
   137e8:	ldrb	r0, [r0, #1140]	; 0x474
   137ec:	cmp	r0, #0
   137f0:	beq	13840 <ftello64@plt+0x21d0>
   137f4:	cmp	r2, r1
   137f8:	bls	1302c <ftello64@plt+0x19bc>
   137fc:	add	r0, r1, #1
   13800:	b	1381c <ftello64@plt+0x21ac>
   13804:	ldrb	r3, [r0]
   13808:	add	r0, r0, #1
   1380c:	add	r3, r6, r3
   13810:	ldrb	r3, [r3, #1140]	; 0x474
   13814:	cmp	r3, #0
   13818:	beq	13828 <ftello64@plt+0x21b8>
   1381c:	cmp	r2, r0
   13820:	mov	r1, r0
   13824:	bne	13804 <ftello64@plt+0x2194>
   13828:	str	r1, [r6, #1508]	; 0x5e4
   1382c:	add	r3, r1, r7
   13830:	ldr	r2, [r6, #1512]	; 0x5e8
   13834:	b	1302c <ftello64@plt+0x19bc>
   13838:	add	r7, r7, #1
   1383c:	b	12af8 <ftello64@plt+0x1488>
   13840:	add	r1, r1, #1
   13844:	add	r3, r1, r7
   13848:	str	r1, [r6, #1508]	; 0x5e4
   1384c:	b	1302c <ftello64@plt+0x19bc>
   13850:	add	r7, r7, #1
   13854:	b	12ea0 <ftello64@plt+0x1830>
   13858:	str	r1, [r6, #1532]	; 0x5fc
   1385c:	ldr	r2, [r6, #1536]	; 0x600
   13860:	b	12ca8 <ftello64@plt+0x1638>
   13864:	ldrb	r0, [r6, #528]	; 0x210
   13868:	cmp	r0, #0
   1386c:	beq	1317c <ftello64@plt+0x1b0c>
   13870:	ldr	r3, [r6, #1520]	; 0x5f0
   13874:	ldr	r1, [fp, #-16]
   13878:	ldr	r4, [sp, #16]
   1387c:	add	r3, r3, r1
   13880:	str	r3, [r6, #1472]	; 0x5c0
   13884:	str	r3, [r6, #1476]	; 0x5c4
   13888:	b	138ac <ftello64@plt+0x223c>
   1388c:	ldrb	r1, [r3]
   13890:	ldr	lr, [r4]
   13894:	add	r3, r3, #1
   13898:	lsl	r1, r1, #1
   1389c:	ldrh	r1, [lr, r1]
   138a0:	tst	r1, #8192	; 0x2000
   138a4:	bne	13b64 <ftello64@plt+0x24f4>
   138a8:	mov	r2, r0
   138ac:	cmp	r5, r3
   138b0:	mov	ip, r3
   138b4:	bhi	1388c <ftello64@plt+0x221c>
   138b8:	cmp	r2, #0
   138bc:	strne	r3, [r6, #1476]	; 0x5c4
   138c0:	b	1317c <ftello64@plt+0x1b0c>
   138c4:	str	r1, [r6, #1524]	; 0x5f4
   138c8:	b	12bf4 <ftello64@plt+0x1584>
   138cc:	ldr	r0, [sp, #24]
   138d0:	b	12d58 <ftello64@plt+0x16e8>
   138d4:	ldr	r3, [sp, #52]	; 0x34
   138d8:	str	sl, [r6, #1532]	; 0x5fc
   138dc:	b	12dd8 <ftello64@plt+0x1768>
   138e0:	add	r4, r1, r4
   138e4:	b	12c44 <ftello64@plt+0x15d4>
   138e8:	str	r4, [r6, #1536]	; 0x600
   138ec:	b	12c9c <ftello64@plt+0x162c>
   138f0:	ldr	r4, [fp, #-24]	; 0xffffffe8
   138f4:	ldr	r1, [r6, #1520]	; 0x5f0
   138f8:	b	12b84 <ftello64@plt+0x1514>
   138fc:	ldrb	r3, [r4]
   13900:	add	r3, r6, r3
   13904:	ldrb	r3, [r3, #1140]	; 0x474
   13908:	cmp	r3, #0
   1390c:	addeq	r4, r4, #1
   13910:	beq	12c44 <ftello64@plt+0x15d4>
   13914:	mov	r3, r4
   13918:	b	13934 <ftello64@plt+0x22c4>
   1391c:	ldrb	r2, [r3]
   13920:	add	r3, r3, #1
   13924:	add	r2, r6, r2
   13928:	ldrb	r2, [r2, #1140]	; 0x474
   1392c:	cmp	r2, #0
   13930:	beq	12c44 <ftello64@plt+0x15d4>
   13934:	cmp	r3, r1
   13938:	mov	r4, r3
   1393c:	bcc	1391c <ftello64@plt+0x22ac>
   13940:	b	12c44 <ftello64@plt+0x15d4>
   13944:	ldr	r4, [pc, #1396]	; 13ec0 <ftello64@plt+0x2850>
   13948:	ldr	r2, [r6, #1496]	; 0x5d8
   1394c:	ldr	r3, [r6, #1500]	; 0x5dc
   13950:	cmp	r2, r3
   13954:	bcc	13ba8 <ftello64@plt+0x2538>
   13958:	ldrb	r3, [r6, #1540]	; 0x604
   1395c:	ldr	r0, [r8, #4]
   13960:	ldr	r2, [r6, #1480]	; 0x5c8
   13964:	ldr	r1, [r6, #1536]	; 0x600
   13968:	sub	r2, r2, r0
   1396c:	cmp	r3, #0
   13970:	ldr	r0, [r6, #1532]	; 0x5fc
   13974:	ldrne	r3, [r6, #1492]	; 0x5d4
   13978:	sub	r1, r1, r0
   1397c:	sub	r2, r2, r1
   13980:	sub	r5, r2, r3
   13984:	mov	r7, #32
   13988:	b	139b0 <ftello64@plt+0x2340>
   1398c:	ldr	r0, [r4]
   13990:	ldr	r3, [r0, #20]
   13994:	ldr	r2, [r0, #24]
   13998:	cmp	r3, r2
   1399c:	addcc	r2, r3, #1
   139a0:	strcc	r2, [r0, #20]
   139a4:	strbcc	r7, [r3]
   139a8:	bcs	13b94 <ftello64@plt+0x2524>
   139ac:	sub	r5, r5, #1
   139b0:	cmp	r5, #0
   139b4:	bgt	1398c <ftello64@plt+0x231c>
   139b8:	ldrb	r3, [r6, #1540]	; 0x604
   139bc:	cmp	r3, #0
   139c0:	bne	13dc8 <ftello64@plt+0x2758>
   139c4:	ldr	r5, [pc, #1272]	; 13ec4 <ftello64@plt+0x2854>
   139c8:	mov	r7, #32
   139cc:	add	r3, r5, #12
   139d0:	ldm	r3, {r0, r1}
   139d4:	bl	146ac <ftello64@plt+0x303c>
   139d8:	ldr	r9, [r8, #4]
   139dc:	b	13a04 <ftello64@plt+0x2394>
   139e0:	ldr	r0, [r4]
   139e4:	ldr	r3, [r0, #20]
   139e8:	ldr	r2, [r0, #24]
   139ec:	cmp	r3, r2
   139f0:	addcc	r2, r3, #1
   139f4:	strcc	r2, [r0, #20]
   139f8:	strbcc	r7, [r3]
   139fc:	bcs	13b0c <ftello64@plt+0x249c>
   13a00:	sub	r9, r9, #1
   13a04:	cmp	r9, #0
   13a08:	bgt	139e0 <ftello64@plt+0x2370>
   13a0c:	ldm	r5, {r0, r1}
   13a10:	bl	146ac <ftello64@plt+0x303c>
   13a14:	ldrb	r5, [r6, #1528]	; 0x5f8
   13a18:	cmp	r5, #0
   13a1c:	bne	13d64 <ftello64@plt+0x26f4>
   13a20:	ldr	r2, [r6, #1508]	; 0x5e4
   13a24:	ldr	r1, [r6, #1512]	; 0x5e8
   13a28:	cmp	r1, r2
   13a2c:	bhi	13cc8 <ftello64@plt+0x2658>
   13a30:	ldrb	r3, [r6, #529]	; 0x211
   13a34:	cmp	r3, #0
   13a38:	bne	13b28 <ftello64@plt+0x24b8>
   13a3c:	ldrb	r3, [r6, #528]	; 0x210
   13a40:	cmp	r3, #0
   13a44:	beq	134f0 <ftello64@plt+0x1e80>
   13a48:	ldrb	r3, [r6, #536]	; 0x218
   13a4c:	cmp	r3, #0
   13a50:	beq	13b18 <ftello64@plt+0x24a8>
   13a54:	ldrb	r3, [r6, #1528]	; 0x5f8
   13a58:	ldr	r5, [r6, #1520]	; 0x5f0
   13a5c:	ldr	r2, [r6, #1524]	; 0x5f4
   13a60:	cmp	r3, #0
   13a64:	sub	r2, r2, r5
   13a68:	ldr	r5, [r6, #1480]	; 0x5c8
   13a6c:	ldrne	r3, [r6, #1492]	; 0x5d4
   13a70:	sub	r5, r5, r2
   13a74:	sub	r5, r5, r3
   13a78:	mov	r7, #32
   13a7c:	b	13aa4 <ftello64@plt+0x2434>
   13a80:	ldr	r0, [r4]
   13a84:	ldr	r3, [r0, #20]
   13a88:	ldr	r2, [r0, #24]
   13a8c:	cmp	r3, r2
   13a90:	addcc	r2, r3, #1
   13a94:	strcc	r2, [r0, #20]
   13a98:	strbcc	r7, [r3]
   13a9c:	bcs	13dd8 <ftello64@plt+0x2768>
   13aa0:	sub	r5, r5, #1
   13aa4:	cmp	r5, #0
   13aa8:	bgt	13a80 <ftello64@plt+0x2410>
   13aac:	ldrb	r3, [r6, #529]	; 0x211
   13ab0:	cmp	r3, #0
   13ab4:	beq	13b18 <ftello64@plt+0x24a8>
   13ab8:	ldrb	r3, [r6, #536]	; 0x218
   13abc:	cmp	r3, #0
   13ac0:	movne	r7, #32
   13ac4:	ldrne	r5, [r8, #4]
   13ac8:	beq	134f0 <ftello64@plt+0x1e80>
   13acc:	b	13af4 <ftello64@plt+0x2484>
   13ad0:	ldr	r0, [r4]
   13ad4:	ldr	r3, [r0, #20]
   13ad8:	ldr	r2, [r0, #24]
   13adc:	cmp	r3, r2
   13ae0:	addcc	r2, r3, #1
   13ae4:	strcc	r2, [r0, #20]
   13ae8:	strbcc	r7, [r3]
   13aec:	bcs	13da4 <ftello64@plt+0x2734>
   13af0:	sub	r5, r5, #1
   13af4:	cmp	r5, #0
   13af8:	bgt	13ad0 <ftello64@plt+0x2460>
   13afc:	ldr	r3, [pc, #952]	; 13ebc <ftello64@plt+0x284c>
   13b00:	ldm	r3, {r0, r1}
   13b04:	bl	146ac <ftello64@plt+0x303c>
   13b08:	b	134f0 <ftello64@plt+0x1e80>
   13b0c:	mov	r1, r7
   13b10:	bl	115bc <__overflow@plt>
   13b14:	b	13a00 <ftello64@plt+0x2390>
   13b18:	ldrb	r3, [r6, #528]	; 0x210
   13b1c:	cmp	r3, #0
   13b20:	bne	13ab8 <ftello64@plt+0x2448>
   13b24:	b	134f0 <ftello64@plt+0x1e80>
   13b28:	ldrb	r3, [r6, #536]	; 0x218
   13b2c:	cmp	r3, #0
   13b30:	bne	13a54 <ftello64@plt+0x23e4>
   13b34:	b	134f0 <ftello64@plt+0x1e80>
   13b38:	str	r4, [r6, #1508]	; 0x5e4
   13b3c:	b	130f8 <ftello64@plt+0x1a88>
   13b40:	str	r1, [r6, #1496]	; 0x5d8
   13b44:	b	12e50 <ftello64@plt+0x17e0>
   13b48:	mov	r3, #0
   13b4c:	str	r3, [r6, #1508]	; 0x5e4
   13b50:	str	r3, [r6, #1512]	; 0x5e8
   13b54:	strb	r3, [r6, #1516]	; 0x5ec
   13b58:	b	130f8 <ftello64@plt+0x1a88>
   13b5c:	str	r3, [r6, #1512]	; 0x5e8
   13b60:	b	13018 <ftello64@plt+0x19a8>
   13b64:	cmp	r2, #0
   13b68:	strne	ip, [r6, #1476]	; 0x5c4
   13b6c:	b	1317c <ftello64@plt+0x1b0c>
   13b70:	mov	r3, #0
   13b74:	str	r3, [r6, #1496]	; 0x5d8
   13b78:	str	r3, [r6, #1500]	; 0x5dc
   13b7c:	strb	r3, [r6, #1504]	; 0x5e0
   13b80:	b	12f98 <ftello64@plt+0x1928>
   13b84:	ldr	r3, [r6, #1496]	; 0x5d8
   13b88:	b	12f20 <ftello64@plt+0x18b0>
   13b8c:	str	r3, [r6, #1500]	; 0x5dc
   13b90:	b	12f98 <ftello64@plt+0x1928>
   13b94:	mov	r1, r7
   13b98:	bl	115bc <__overflow@plt>
   13b9c:	b	139ac <ftello64@plt+0x233c>
   13ba0:	mov	r0, r1
   13ba4:	b	12d58 <ftello64@plt+0x16e8>
   13ba8:	ldr	r3, [pc, #792]	; 13ec8 <ftello64@plt+0x2858>
   13bac:	ldm	r3, {r0, r1}
   13bb0:	bl	146ac <ftello64@plt+0x303c>
   13bb4:	ldrb	r3, [r6, #1504]	; 0x5e0
   13bb8:	cmp	r3, #0
   13bbc:	beq	13bcc <ftello64@plt+0x255c>
   13bc0:	ldr	r1, [r4]
   13bc4:	ldr	r0, [r8, #12]
   13bc8:	bl	1128c <fputs_unlocked@plt>
   13bcc:	ldr	r1, [r8, #4]
   13bd0:	ldr	r5, [r6, #1480]	; 0x5c8
   13bd4:	ldrb	r2, [r6, #1540]	; 0x604
   13bd8:	sub	r5, r5, r1
   13bdc:	ldr	r3, [r6, #1536]	; 0x600
   13be0:	ldr	r1, [r6, #1532]	; 0x5fc
   13be4:	cmp	r2, #0
   13be8:	sub	r3, r3, r1
   13bec:	sub	r5, r5, r3
   13bf0:	ldrb	r3, [r6, #1504]	; 0x5e0
   13bf4:	ldrne	r2, [r6, #1492]	; 0x5d4
   13bf8:	ldr	r1, [r6, #1500]	; 0x5dc
   13bfc:	sub	r5, r5, r2
   13c00:	cmp	r3, #0
   13c04:	ldr	r2, [r6, #1496]	; 0x5d8
   13c08:	ldrne	r3, [r6, #1492]	; 0x5d4
   13c0c:	sub	r2, r1, r2
   13c10:	sub	r5, r5, r2
   13c14:	sub	r5, r5, r3
   13c18:	mov	r7, #32
   13c1c:	b	13c44 <ftello64@plt+0x25d4>
   13c20:	ldr	r0, [r4]
   13c24:	ldr	r3, [r0, #20]
   13c28:	ldr	r2, [r0, #24]
   13c2c:	cmp	r3, r2
   13c30:	addcc	r2, r3, #1
   13c34:	strcc	r2, [r0, #20]
   13c38:	strbcc	r7, [r3]
   13c3c:	bcs	13cb0 <ftello64@plt+0x2640>
   13c40:	sub	r5, r5, #1
   13c44:	cmp	r5, #0
   13c48:	bgt	13c20 <ftello64@plt+0x25b0>
   13c4c:	b	139b8 <ftello64@plt+0x2348>
   13c50:	bl	146ac <ftello64@plt+0x303c>
   13c54:	ldr	r2, [r8, #4]
   13c58:	ldr	r5, [r6, #1436]	; 0x59c
   13c5c:	ldr	r3, [r6, #1476]	; 0x5c4
   13c60:	add	r5, r5, r2
   13c64:	ldr	r2, [r6, #1472]	; 0x5c0
   13c68:	mov	r7, #32
   13c6c:	sub	r3, r3, r2
   13c70:	sub	r5, r5, r3
   13c74:	cmp	r5, #0
   13c78:	ble	13948 <ftello64@plt+0x22d8>
   13c7c:	ldr	r0, [r4]
   13c80:	ldr	r3, [r0, #20]
   13c84:	ldr	r2, [r0, #24]
   13c88:	cmp	r3, r2
   13c8c:	addcc	r2, r3, #1
   13c90:	strcc	r2, [r0, #20]
   13c94:	strbcc	r7, [r3]
   13c98:	bcs	13cbc <ftello64@plt+0x264c>
   13c9c:	sub	r5, r5, #1
   13ca0:	b	13c74 <ftello64@plt+0x2604>
   13ca4:	mov	r1, r7
   13ca8:	bl	115bc <__overflow@plt>
   13cac:	b	13770 <ftello64@plt+0x2100>
   13cb0:	mov	r1, r7
   13cb4:	bl	115bc <__overflow@plt>
   13cb8:	b	13c40 <ftello64@plt+0x25d0>
   13cbc:	mov	r1, r7
   13cc0:	bl	115bc <__overflow@plt>
   13cc4:	b	13c9c <ftello64@plt+0x262c>
   13cc8:	ldr	r0, [r6, #1524]	; 0x5f4
   13ccc:	ldr	ip, [r6, #1520]	; 0x5f0
   13cd0:	ldr	r3, [r6, #1480]	; 0x5c8
   13cd4:	sub	r0, r0, ip
   13cd8:	sub	r3, r3, r0
   13cdc:	ldrb	r0, [r6, #1516]	; 0x5ec
   13ce0:	sub	r5, r3, r5
   13ce4:	sub	r2, r1, r2
   13ce8:	cmp	r0, #0
   13cec:	sub	r5, r5, r2
   13cf0:	ldrne	r3, [r6, #1492]	; 0x5d4
   13cf4:	moveq	r3, r0
   13cf8:	sub	r5, r5, r3
   13cfc:	mov	r7, #32
   13d00:	b	13d08 <ftello64@plt+0x2698>
   13d04:	sub	r5, r5, #1
   13d08:	cmp	r5, #0
   13d0c:	ble	13d3c <ftello64@plt+0x26cc>
   13d10:	ldr	r0, [r4]
   13d14:	ldr	r3, [r0, #20]
   13d18:	ldr	r2, [r0, #24]
   13d1c:	cmp	r3, r2
   13d20:	addcc	r2, r3, #1
   13d24:	strcc	r2, [r0, #20]
   13d28:	strbcc	r7, [r3]
   13d2c:	bcc	13d04 <ftello64@plt+0x2694>
   13d30:	mov	r1, r7
   13d34:	bl	115bc <__overflow@plt>
   13d38:	b	13d04 <ftello64@plt+0x2694>
   13d3c:	ldrb	r3, [r6, #1516]	; 0x5ec
   13d40:	cmp	r3, #0
   13d44:	beq	13d54 <ftello64@plt+0x26e4>
   13d48:	ldr	r1, [r4]
   13d4c:	ldr	r0, [r8, #12]
   13d50:	bl	1128c <fputs_unlocked@plt>
   13d54:	ldr	r3, [sp, #40]	; 0x28
   13d58:	ldm	r3, {r0, r1}
   13d5c:	bl	146ac <ftello64@plt+0x303c>
   13d60:	b	13aac <ftello64@plt+0x243c>
   13d64:	ldr	r1, [r4]
   13d68:	ldr	r0, [r8, #12]
   13d6c:	bl	1128c <fputs_unlocked@plt>
   13d70:	ldr	r2, [r6, #1508]	; 0x5e4
   13d74:	ldr	r1, [r6, #1512]	; 0x5e8
   13d78:	cmp	r2, r1
   13d7c:	bcs	13a30 <ftello64@plt+0x23c0>
   13d80:	ldrb	r5, [r6, #1528]	; 0x5f8
   13d84:	ldr	r3, [r6, #1524]	; 0x5f4
   13d88:	ldr	r0, [r6, #1520]	; 0x5f0
   13d8c:	cmp	r5, #0
   13d90:	sub	r0, r3, r0
   13d94:	ldr	r3, [r6, #1480]	; 0x5c8
   13d98:	ldrne	r5, [r6, #1492]	; 0x5d4
   13d9c:	sub	r3, r3, r0
   13da0:	b	13cdc <ftello64@plt+0x266c>
   13da4:	mov	r1, r7
   13da8:	bl	115bc <__overflow@plt>
   13dac:	b	13af0 <ftello64@plt+0x2480>
   13db0:	mov	r1, #123	; 0x7b
   13db4:	bl	115bc <__overflow@plt>
   13db8:	b	13380 <ftello64@plt+0x1d10>
   13dbc:	mov	r1, #10
   13dc0:	bl	115bc <__overflow@plt>
   13dc4:	b	13514 <ftello64@plt+0x1ea4>
   13dc8:	ldr	r1, [r4]
   13dcc:	ldr	r0, [r8, #12]
   13dd0:	bl	1128c <fputs_unlocked@plt>
   13dd4:	b	139c4 <ftello64@plt+0x2354>
   13dd8:	mov	r1, r7
   13ddc:	bl	115bc <__overflow@plt>
   13de0:	b	13aa0 <ftello64@plt+0x2430>
   13de4:	mov	r1, #125	; 0x7d
   13de8:	bl	115bc <__overflow@plt>
   13dec:	b	13484 <ftello64@plt+0x1e14>
   13df0:	ldrb	r3, [r5]
   13df4:	add	r3, r6, r3
   13df8:	ldrb	r3, [r3, #1140]	; 0x474
   13dfc:	cmp	r3, #0
   13e00:	addeq	r3, r5, #1
   13e04:	beq	1340c <ftello64@plt+0x1d9c>
   13e08:	b	13e24 <ftello64@plt+0x27b4>
   13e0c:	ldrb	r1, [r5]
   13e10:	add	r5, r5, #1
   13e14:	add	r1, r6, r1
   13e18:	ldrb	r1, [r1, #1140]	; 0x474
   13e1c:	cmp	r1, #0
   13e20:	beq	1340c <ftello64@plt+0x1d9c>
   13e24:	cmp	r2, r5
   13e28:	mov	r3, r5
   13e2c:	bhi	13e0c <ftello64@plt+0x279c>
   13e30:	b	1340c <ftello64@plt+0x1d9c>
   13e34:	mov	r1, #125	; 0x7d
   13e38:	bl	115bc <__overflow@plt>
   13e3c:	b	134f0 <ftello64@plt+0x1e80>
   13e40:	mov	r1, #123	; 0x7b
   13e44:	bl	115bc <__overflow@plt>
   13e48:	b	134c0 <ftello64@plt+0x1e50>
   13e4c:	mov	r1, #34	; 0x22
   13e50:	bl	115bc <__overflow@plt>
   13e54:	b	13668 <ftello64@plt+0x1ff8>
   13e58:	ldr	r1, [r4]
   13e5c:	ldr	r0, [r8, #12]
   13e60:	bl	1128c <fputs_unlocked@plt>
   13e64:	b	13638 <ftello64@plt+0x1fc8>
   13e68:	mov	r1, #34	; 0x22
   13e6c:	bl	115bc <__overflow@plt>
   13e70:	b	13618 <ftello64@plt+0x1fa8>
   13e74:	ldr	r1, [r4]
   13e78:	ldr	r0, [r8, #12]
   13e7c:	bl	1128c <fputs_unlocked@plt>
   13e80:	b	135f4 <ftello64@plt+0x1f84>
   13e84:	mov	r1, #34	; 0x22
   13e88:	bl	115bc <__overflow@plt>
   13e8c:	b	135cc <ftello64@plt+0x1f5c>
   13e90:	ldr	r1, [r4]
   13e94:	ldr	r0, [r8, #12]
   13e98:	bl	1128c <fputs_unlocked@plt>
   13e9c:	b	13598 <ftello64@plt+0x1f28>
   13ea0:	mov	r1, #34	; 0x22
   13ea4:	bl	115bc <__overflow@plt>
   13ea8:	b	13578 <ftello64@plt+0x1f08>
   13eac:	ldr	r0, [r8, #12]
   13eb0:	ldr	r1, [r4]
   13eb4:	bl	1128c <fputs_unlocked@plt>
   13eb8:	b	13554 <ftello64@plt+0x1ee4>
   13ebc:			; <UNDEFINED> instruction: 0x000427b8
   13ec0:	andeq	r2, r4, ip, ror #3
   13ec4:	andeq	r2, r4, r8, ror #15
   13ec8:	ldrdeq	r2, [r4], -r0
   13ecc:	mov	fp, #0
   13ed0:	mov	lr, #0
   13ed4:	pop	{r1}		; (ldr r1, [sp], #4)
   13ed8:	mov	r2, sp
   13edc:	push	{r2}		; (str r2, [sp, #-4]!)
   13ee0:	push	{r0}		; (str r0, [sp, #-4]!)
   13ee4:	ldr	ip, [pc, #16]	; 13efc <ftello64@plt+0x288c>
   13ee8:	push	{ip}		; (str ip, [sp, #-4]!)
   13eec:	ldr	r0, [pc, #12]	; 13f00 <ftello64@plt+0x2890>
   13ef0:	ldr	r3, [pc, #12]	; 13f04 <ftello64@plt+0x2894>
   13ef4:	bl	11484 <__libc_start_main@plt>
   13ef8:	bl	1164c <abort@plt>
   13efc:			; <UNDEFINED> instruction: 0x0002fcbc
   13f00:	andeq	r1, r1, r0, lsl #13
   13f04:	andeq	pc, r2, ip, asr ip	; <UNPREDICTABLE>
   13f08:	ldr	r3, [pc, #20]	; 13f24 <ftello64@plt+0x28b4>
   13f0c:	ldr	r2, [pc, #20]	; 13f28 <ftello64@plt+0x28b8>
   13f10:	add	r3, pc, r3
   13f14:	ldr	r2, [r3, r2]
   13f18:	cmp	r2, #0
   13f1c:	bxeq	lr
   13f20:	b	114b4 <__gmon_start__@plt>
   13f24:	andeq	lr, r2, r8, ror #1
   13f28:	andeq	r0, r0, r4, ror #2
   13f2c:	ldr	r3, [pc, #28]	; 13f50 <ftello64@plt+0x28e0>
   13f30:	ldr	r0, [pc, #28]	; 13f54 <ftello64@plt+0x28e4>
   13f34:	sub	r3, r3, r0
   13f38:	cmp	r3, #6
   13f3c:	bxls	lr
   13f40:	ldr	r3, [pc, #16]	; 13f58 <ftello64@plt+0x28e8>
   13f44:	cmp	r3, #0
   13f48:	bxeq	lr
   13f4c:	bx	r3
   13f50:	ldrdeq	r2, [r4], -r3
   13f54:	ldrdeq	r2, [r4], -r0
   13f58:	andeq	r0, r0, r0
   13f5c:	ldr	r1, [pc, #36]	; 13f88 <ftello64@plt+0x2918>
   13f60:	ldr	r0, [pc, #36]	; 13f8c <ftello64@plt+0x291c>
   13f64:	sub	r1, r1, r0
   13f68:	asr	r1, r1, #2
   13f6c:	add	r1, r1, r1, lsr #31
   13f70:	asrs	r1, r1, #1
   13f74:	bxeq	lr
   13f78:	ldr	r3, [pc, #16]	; 13f90 <ftello64@plt+0x2920>
   13f7c:	cmp	r3, #0
   13f80:	bxeq	lr
   13f84:	bx	r3
   13f88:	ldrdeq	r2, [r4], -r0
   13f8c:	ldrdeq	r2, [r4], -r0
   13f90:	andeq	r0, r0, r0
   13f94:	push	{r4, lr}
   13f98:	ldr	r4, [pc, #24]	; 13fb8 <ftello64@plt+0x2948>
   13f9c:	ldrb	r3, [r4]
   13fa0:	cmp	r3, #0
   13fa4:	popne	{r4, pc}
   13fa8:	bl	13f2c <ftello64@plt+0x28bc>
   13fac:	mov	r3, #1
   13fb0:	strb	r3, [r4]
   13fb4:	pop	{r4, pc}
   13fb8:	strdeq	r2, [r4], -r4
   13fbc:	ldr	r0, [pc, #40]	; 13fec <ftello64@plt+0x297c>
   13fc0:	ldr	r3, [r0]
   13fc4:	cmp	r3, #0
   13fc8:	bne	13fd0 <ftello64@plt+0x2960>
   13fcc:	b	13f5c <ftello64@plt+0x28ec>
   13fd0:	ldr	r3, [pc, #24]	; 13ff0 <ftello64@plt+0x2980>
   13fd4:	cmp	r3, #0
   13fd8:	beq	13fcc <ftello64@plt+0x295c>
   13fdc:	push	{r4, lr}
   13fe0:	blx	r3
   13fe4:	pop	{r4, lr}
   13fe8:	b	13f5c <ftello64@plt+0x28ec>
   13fec:	andeq	r1, r4, r4, lsl pc
   13ff0:	andeq	r0, r0, r0
   13ff4:	push	{r4, r5, r6, lr}
   13ff8:	ldr	r4, [pc, #228]	; 140e4 <ftello64@plt+0x2a74>
   13ffc:	ldr	ip, [r0, #4]
   14000:	ldr	lr, [r1, #4]
   14004:	ldrb	r3, [r4]
   14008:	cmp	lr, ip
   1400c:	movlt	r5, lr
   14010:	movge	r5, ip
   14014:	cmp	r3, #0
   14018:	bne	14074 <ftello64@plt+0x2a04>
   1401c:	cmp	r5, #0
   14020:	ble	14060 <ftello64@plt+0x29f0>
   14024:	ldr	r3, [r0]
   14028:	ldr	r1, [r1]
   1402c:	ldrb	r2, [r3]
   14030:	ldrb	r0, [r1]
   14034:	subs	r0, r2, r0
   14038:	popne	{r4, r5, r6, pc}
   1403c:	add	r5, r3, r5
   14040:	add	r3, r3, #1
   14044:	b	14058 <ftello64@plt+0x29e8>
   14048:	ldrb	r2, [r3], #1
   1404c:	ldrb	r0, [r1, #1]!
   14050:	subs	r0, r2, r0
   14054:	popne	{r4, r5, r6, pc}
   14058:	cmp	r5, r3
   1405c:	bne	14048 <ftello64@plt+0x29d8>
   14060:	cmp	lr, ip
   14064:	bgt	140dc <ftello64@plt+0x2a6c>
   14068:	movlt	r0, #1
   1406c:	movge	r0, #0
   14070:	pop	{r4, r5, r6, pc}
   14074:	cmp	r5, #0
   14078:	ble	14060 <ftello64@plt+0x29f0>
   1407c:	ldr	r3, [r0]
   14080:	ldr	r6, [r1]
   14084:	ldrb	r2, [r3]
   14088:	ldrb	r1, [r6]
   1408c:	add	r2, r4, r2
   14090:	add	r1, r4, r1
   14094:	ldrb	r2, [r2, #4]
   14098:	ldrb	r0, [r1, #4]
   1409c:	subs	r0, r2, r0
   140a0:	popne	{r4, r5, r6, pc}
   140a4:	add	r5, r3, r5
   140a8:	add	r1, r3, #1
   140ac:	b	140d0 <ftello64@plt+0x2a60>
   140b0:	ldrb	r2, [r1], #1
   140b4:	ldrb	r3, [r6, #1]!
   140b8:	add	r2, r4, r2
   140bc:	add	r3, r4, r3
   140c0:	ldrb	r2, [r2, #4]
   140c4:	ldrb	r0, [r3, #4]
   140c8:	subs	r0, r2, r0
   140cc:	popne	{r4, r5, r6, pc}
   140d0:	cmp	r5, r1
   140d4:	bne	140b0 <ftello64@plt+0x2a40>
   140d8:	b	14060 <ftello64@plt+0x29f0>
   140dc:	mvn	r0, #0
   140e0:	pop	{r4, r5, r6, pc}
   140e4:	strdeq	r2, [r4], -r8
   140e8:	push	{r4, lr}
   140ec:	bl	11514 <__errno_location@plt>
   140f0:	mov	r2, #5
   140f4:	ldr	r1, [pc, #24]	; 14114 <ftello64@plt+0x2aa4>
   140f8:	ldr	r4, [r0]
   140fc:	mov	r0, #0
   14100:	bl	113ac <dcgettext@plt>
   14104:	mov	r1, r4
   14108:	mov	r2, r0
   1410c:	mov	r0, #1
   14110:	bl	11454 <error@plt>
   14114:	andeq	pc, r2, r0, ror #28
   14118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1411c:	mov	r1, #12
   14120:	ldrb	r5, [r0]
   14124:	sub	sp, sp, #20
   14128:	mov	r4, r0
   1412c:	mov	r6, r0
   14130:	mov	r2, #92	; 0x5c
   14134:	mov	r3, #9
   14138:	mov	fp, #11
   1413c:	mov	sl, #10
   14140:	mov	r9, #13
   14144:	mov	r8, #7
   14148:	cmp	r5, #0
   1414c:	beq	14170 <ftello64@plt+0x2b00>
   14150:	cmp	r5, #92	; 0x5c
   14154:	beq	14180 <ftello64@plt+0x2b10>
   14158:	strb	r5, [r6]
   1415c:	ldrb	r5, [r4, #1]
   14160:	add	r6, r6, #1
   14164:	add	r4, r4, #1
   14168:	cmp	r5, #0
   1416c:	bne	14150 <ftello64@plt+0x2ae0>
   14170:	mov	r3, #0
   14174:	strb	r3, [r6]
   14178:	add	sp, sp, #20
   1417c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14180:	ldrb	r7, [r4, #1]
   14184:	add	r0, r4, #1
   14188:	cmp	r7, #102	; 0x66
   1418c:	beq	143b4 <ftello64@plt+0x2d44>
   14190:	bhi	1421c <ftello64@plt+0x2bac>
   14194:	cmp	r7, #97	; 0x61
   14198:	beq	143a0 <ftello64@plt+0x2d30>
   1419c:	bhi	1424c <ftello64@plt+0x2bdc>
   141a0:	cmp	r7, #0
   141a4:	beq	14170 <ftello64@plt+0x2b00>
   141a8:	cmp	r7, #48	; 0x30
   141ac:	bne	14380 <ftello64@plt+0x2d10>
   141b0:	ldrb	lr, [r4, #2]
   141b4:	sub	r5, lr, #48	; 0x30
   141b8:	uxtb	r0, r5
   141bc:	cmp	r0, #7
   141c0:	addhi	r4, r4, #2
   141c4:	movhi	r0, #0
   141c8:	bhi	1420c <ftello64@plt+0x2b9c>
   141cc:	ldrb	lr, [r4, #3]
   141d0:	sub	lr, lr, #48	; 0x30
   141d4:	uxtb	ip, lr
   141d8:	cmp	ip, #7
   141dc:	addhi	r4, r4, #3
   141e0:	bhi	1420c <ftello64@plt+0x2b9c>
   141e4:	ldrb	ip, [r4, #4]
   141e8:	add	lr, lr, r5, lsl #3
   141ec:	sub	r0, ip, #48	; 0x30
   141f0:	uxtb	ip, r0
   141f4:	cmp	ip, #7
   141f8:	addls	r0, r0, lr, lsl #3
   141fc:	addhi	r4, r4, #4
   14200:	uxtbhi	r0, lr
   14204:	addls	r4, r4, #5
   14208:	uxtbls	r0, r0
   1420c:	strb	r0, [r6]
   14210:	add	r6, r6, #1
   14214:	ldrb	r5, [r4]
   14218:	b	14148 <ftello64@plt+0x2ad8>
   1421c:	cmp	r7, #116	; 0x74
   14220:	beq	1436c <ftello64@plt+0x2cfc>
   14224:	bhi	14278 <ftello64@plt+0x2c08>
   14228:	cmp	r7, #110	; 0x6e
   1422c:	beq	1432c <ftello64@plt+0x2cbc>
   14230:	cmp	r7, #114	; 0x72
   14234:	bne	14380 <ftello64@plt+0x2d10>
   14238:	strb	r9, [r6]
   1423c:	add	r4, r4, #2
   14240:	ldrb	r5, [r4]
   14244:	add	r6, r6, #1
   14248:	b	14148 <ftello64@plt+0x2ad8>
   1424c:	cmp	r7, #98	; 0x62
   14250:	beq	14354 <ftello64@plt+0x2ce4>
   14254:	cmp	r7, #99	; 0x63
   14258:	bne	14380 <ftello64@plt+0x2d10>
   1425c:	ldrb	r3, [r0, #1]!
   14260:	cmp	r3, #0
   14264:	bne	1425c <ftello64@plt+0x2bec>
   14268:	mov	r3, #0
   1426c:	strb	r3, [r6]
   14270:	add	sp, sp, #20
   14274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14278:	cmp	r7, #118	; 0x76
   1427c:	beq	14340 <ftello64@plt+0x2cd0>
   14280:	cmp	r7, #120	; 0x78
   14284:	bne	14380 <ftello64@plt+0x2d10>
   14288:	stmib	sp, {r1, r2, r3}
   1428c:	bl	114d8 <__ctype_b_loc@plt>
   14290:	ldrb	ip, [r4, #2]
   14294:	ldmib	sp, {r1, r2, r3}
   14298:	lsl	lr, ip, #1
   1429c:	ldr	r0, [r0]
   142a0:	ldrh	lr, [r0, lr]
   142a4:	tst	lr, #4096	; 0x1000
   142a8:	beq	14404 <ftello64@plt+0x2d94>
   142ac:	sub	lr, ip, #97	; 0x61
   142b0:	cmp	lr, #5
   142b4:	subls	ip, ip, #87	; 0x57
   142b8:	bhi	143c8 <ftello64@plt+0x2d58>
   142bc:	ldrb	lr, [r4, #3]
   142c0:	lsl	r5, lr, #1
   142c4:	ldrh	r5, [r0, r5]
   142c8:	tst	r5, #4096	; 0x1000
   142cc:	beq	14420 <ftello64@plt+0x2db0>
   142d0:	sub	r5, lr, #97	; 0x61
   142d4:	cmp	r5, #5
   142d8:	lsl	ip, ip, #4
   142dc:	subls	lr, lr, #87	; 0x57
   142e0:	bhi	143dc <ftello64@plt+0x2d6c>
   142e4:	ldrb	r5, [r4, #4]
   142e8:	add	ip, ip, lr
   142ec:	lsl	lr, r5, #1
   142f0:	ldrh	r0, [r0, lr]
   142f4:	tst	r0, #4096	; 0x1000
   142f8:	addeq	r4, r4, #4
   142fc:	beq	1431c <ftello64@plt+0x2cac>
   14300:	sub	r0, r5, #97	; 0x61
   14304:	cmp	r0, #5
   14308:	lsl	ip, ip, #4
   1430c:	subls	r5, r5, #87	; 0x57
   14310:	bhi	143f0 <ftello64@plt+0x2d80>
   14314:	add	ip, ip, r5
   14318:	add	r4, r4, #5
   1431c:	strb	ip, [r6]
   14320:	add	r6, r6, #1
   14324:	ldrb	r5, [r4]
   14328:	b	14148 <ftello64@plt+0x2ad8>
   1432c:	strb	sl, [r6]
   14330:	add	r4, r4, #2
   14334:	ldrb	r5, [r4]
   14338:	add	r6, r6, #1
   1433c:	b	14148 <ftello64@plt+0x2ad8>
   14340:	strb	fp, [r6]
   14344:	add	r4, r4, #2
   14348:	ldrb	r5, [r4]
   1434c:	add	r6, r6, #1
   14350:	b	14148 <ftello64@plt+0x2ad8>
   14354:	mov	r0, #8
   14358:	strb	r0, [r6]
   1435c:	add	r4, r4, #2
   14360:	ldrb	r5, [r4]
   14364:	add	r6, r6, #1
   14368:	b	14148 <ftello64@plt+0x2ad8>
   1436c:	strb	r3, [r6]
   14370:	add	r4, r4, #2
   14374:	ldrb	r5, [r4]
   14378:	add	r6, r6, #1
   1437c:	b	14148 <ftello64@plt+0x2ad8>
   14380:	mov	r0, r6
   14384:	add	r4, r4, #2
   14388:	strb	r2, [r0], #2
   1438c:	ldrb	ip, [r4, #-1]
   14390:	strb	ip, [r6, #1]
   14394:	mov	r6, r0
   14398:	ldrb	r5, [r4]
   1439c:	b	14148 <ftello64@plt+0x2ad8>
   143a0:	strb	r8, [r6]
   143a4:	add	r4, r4, #2
   143a8:	ldrb	r5, [r4]
   143ac:	add	r6, r6, #1
   143b0:	b	14148 <ftello64@plt+0x2ad8>
   143b4:	strb	r1, [r6]
   143b8:	add	r4, r4, #2
   143bc:	ldrb	r5, [r4]
   143c0:	add	r6, r6, #1
   143c4:	b	14148 <ftello64@plt+0x2ad8>
   143c8:	sub	lr, ip, #65	; 0x41
   143cc:	cmp	lr, #5
   143d0:	subhi	ip, ip, #48	; 0x30
   143d4:	subls	ip, ip, #55	; 0x37
   143d8:	b	142bc <ftello64@plt+0x2c4c>
   143dc:	sub	r5, lr, #65	; 0x41
   143e0:	cmp	r5, #5
   143e4:	subhi	lr, lr, #48	; 0x30
   143e8:	subls	lr, lr, #55	; 0x37
   143ec:	b	142e4 <ftello64@plt+0x2c74>
   143f0:	sub	r0, r5, #65	; 0x41
   143f4:	cmp	r0, #5
   143f8:	subhi	r5, r5, #48	; 0x30
   143fc:	subls	r5, r5, #55	; 0x37
   14400:	b	14314 <ftello64@plt+0x2ca4>
   14404:	mov	r0, r6
   14408:	add	r4, r4, #2
   1440c:	strb	r5, [r0], #2
   14410:	strb	r7, [r6, #1]
   14414:	mov	r6, r0
   14418:	ldrb	r5, [r4]
   1441c:	b	14148 <ftello64@plt+0x2ad8>
   14420:	add	r4, r4, #3
   14424:	b	1431c <ftello64@plt+0x2cac>
   14428:	ldr	r2, [pc, #152]	; 144c8 <ftello64@plt+0x2e58>
   1442c:	mov	r3, r0
   14430:	add	r1, r0, #36	; 0x24
   14434:	ldrb	r0, [r2], #4
   14438:	push	{r4, r5, r6, r7, lr}
   1443c:	mov	r4, #0
   14440:	cmp	r0, r4
   14444:	ldr	r5, [r3]
   14448:	moveq	r2, r4
   1444c:	str	r1, [r3, #20]
   14450:	str	r2, [r3, #24]
   14454:	sub	sp, sp, #12
   14458:	str	r4, [r3, #4]
   1445c:	str	r4, [r3, #8]
   14460:	mov	r0, r5
   14464:	add	r6, r3, #4
   14468:	bl	114fc <strlen@plt>
   1446c:	mov	r2, r6
   14470:	mov	r1, r0
   14474:	mov	r0, r5
   14478:	bl	2a534 <ftello64@plt+0x18ec4>
   1447c:	subs	r7, r0, #0
   14480:	bne	14494 <ftello64@plt+0x2e24>
   14484:	mov	r0, r6
   14488:	add	sp, sp, #12
   1448c:	pop	{r4, r5, r6, r7, lr}
   14490:	b	2a5bc <ftello64@plt+0x18f4c>
   14494:	mov	r2, #5
   14498:	ldr	r1, [pc, #44]	; 144cc <ftello64@plt+0x2e5c>
   1449c:	mov	r0, r4
   144a0:	bl	113ac <dcgettext@plt>
   144a4:	mov	r6, r0
   144a8:	mov	r0, r5
   144ac:	bl	1a048 <ftello64@plt+0x89d8>
   144b0:	mov	r2, r6
   144b4:	mov	r3, r7
   144b8:	mov	r1, r4
   144bc:	str	r0, [sp]
   144c0:	mov	r0, #1
   144c4:	bl	11454 <error@plt>
   144c8:	strdeq	r2, [r4], -r8
   144cc:	andeq	pc, r2, r4, lsl #29
   144d0:	push	{r4, r5, lr}
   144d4:	subs	r5, r0, #0
   144d8:	sub	sp, sp, #12
   144dc:	mov	r4, r1
   144e0:	beq	14530 <ftello64@plt+0x2ec0>
   144e4:	ldrb	r3, [r5]
   144e8:	cmp	r3, #0
   144ec:	beq	14530 <ftello64@plt+0x2ec0>
   144f0:	ldr	r1, [pc, #164]	; 1459c <ftello64@plt+0x2f2c>
   144f4:	bl	112e0 <strcmp@plt>
   144f8:	cmp	r0, #0
   144fc:	beq	14530 <ftello64@plt+0x2ec0>
   14500:	add	r2, sp, #4
   14504:	mov	r1, #0
   14508:	mov	r0, r5
   1450c:	bl	1a4d0 <ftello64@plt+0x8e60>
   14510:	cmp	r0, #0
   14514:	str	r0, [r4]
   14518:	beq	14590 <ftello64@plt+0x2f20>
   1451c:	ldr	r3, [sp, #4]
   14520:	add	r0, r0, r3
   14524:	str	r0, [r4, #4]
   14528:	add	sp, sp, #12
   1452c:	pop	{r4, r5, pc}
   14530:	ldr	r5, [pc, #104]	; 145a0 <ftello64@plt+0x2f30>
   14534:	add	r2, sp, #4
   14538:	mov	r1, #0
   1453c:	ldr	r0, [r5]
   14540:	bl	1a1c8 <ftello64@plt+0x8b58>
   14544:	cmp	r0, #0
   14548:	str	r0, [r4]
   1454c:	bne	14580 <ftello64@plt+0x2f10>
   14550:	bl	11514 <__errno_location@plt>
   14554:	ldr	r5, [pc, #64]	; 1459c <ftello64@plt+0x2f2c>
   14558:	ldr	r4, [r0]
   1455c:	mov	r2, r5
   14560:	mov	r1, #3
   14564:	mov	r0, #0
   14568:	bl	19154 <ftello64@plt+0x7ae4>
   1456c:	mov	r1, r4
   14570:	ldr	r2, [pc, #44]	; 145a4 <ftello64@plt+0x2f34>
   14574:	mov	r3, r0
   14578:	mov	r0, #1
   1457c:	bl	11454 <error@plt>
   14580:	ldr	r0, [r5]
   14584:	bl	115f8 <clearerr_unlocked@plt>
   14588:	ldr	r0, [r4]
   1458c:	b	1451c <ftello64@plt+0x2eac>
   14590:	bl	11514 <__errno_location@plt>
   14594:	ldr	r4, [r0]
   14598:	b	1455c <ftello64@plt+0x2eec>
   1459c:	muleq	r2, r8, lr
   145a0:	andeq	r2, r4, r8, ror #3
   145a4:	muleq	r3, r8, r6
   145a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   145ac:	sub	sp, sp, #12
   145b0:	mov	r7, r1
   145b4:	mov	r1, sp
   145b8:	bl	144d0 <ftello64@plt+0x2e60>
   145bc:	mov	r3, #0
   145c0:	ldm	sp, {r6, ip}
   145c4:	mov	r0, r3
   145c8:	mov	r1, r3
   145cc:	add	r9, r7, #4
   145d0:	mov	r8, #8
   145d4:	str	r3, [r7]
   145d8:	str	r3, [r7, #4]
   145dc:	str	r3, [r7, #8]
   145e0:	cmp	r6, ip
   145e4:	bcs	14634 <ftello64@plt+0x2fc4>
   145e8:	ldrb	r3, [r6]
   145ec:	cmp	r3, #10
   145f0:	moveq	r5, r6
   145f4:	beq	1467c <ftello64@plt+0x300c>
   145f8:	add	r4, r6, #1
   145fc:	b	14614 <ftello64@plt+0x2fa4>
   14600:	ldrb	r3, [r4]
   14604:	add	r2, r4, #1
   14608:	cmp	r3, #10
   1460c:	beq	14648 <ftello64@plt+0x2fd8>
   14610:	mov	r4, r2
   14614:	cmp	ip, r4
   14618:	mov	r5, r4
   1461c:	bne	14600 <ftello64@plt+0x2f90>
   14620:	cmp	r6, ip
   14624:	bcc	14650 <ftello64@plt+0x2fe0>
   14628:	mov	r6, ip
   1462c:	cmp	r6, ip
   14630:	bcc	145e8 <ftello64@plt+0x2f78>
   14634:	ldr	r3, [pc, #108]	; 146a8 <ftello64@plt+0x3038>
   14638:	mov	r2, #8
   1463c:	bl	1161c <qsort@plt>
   14640:	add	sp, sp, #12
   14644:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14648:	cmp	r6, r4
   1464c:	bcs	1467c <ftello64@plt+0x300c>
   14650:	ldr	r3, [r7, #4]
   14654:	cmp	r1, r3
   14658:	beq	14684 <ftello64@plt+0x3014>
   1465c:	add	r3, r0, r1, lsl #3
   14660:	str	r6, [r0, r1, lsl #3]
   14664:	cmp	r4, ip
   14668:	sub	r6, r4, r6
   1466c:	add	r1, r1, #1
   14670:	str	r6, [r3, #4]
   14674:	str	r1, [r7, #8]
   14678:	bcs	146a0 <ftello64@plt+0x3030>
   1467c:	add	r6, r5, #1
   14680:	b	145e0 <ftello64@plt+0x2f70>
   14684:	mov	r1, r9
   14688:	mov	r2, r8
   1468c:	bl	2c164 <ftello64@plt+0x1aaf4>
   14690:	ldr	r1, [r7, #8]
   14694:	ldr	ip, [sp, #4]
   14698:	str	r0, [r7]
   1469c:	b	1465c <ftello64@plt+0x2fec>
   146a0:	mov	r6, r4
   146a4:	b	145e0 <ftello64@plt+0x2f70>
   146a8:	strdeq	r3, [r1], -r4
   146ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146b0:	sub	sp, sp, #20
   146b4:	add	r3, sp, #16
   146b8:	stmdb	r3, {r0, r1}
   146bc:	ldr	r5, [sp, #12]
   146c0:	ldr	r4, [sp, #8]
   146c4:	cmp	r5, r4
   146c8:	bls	147bc <ftello64@plt+0x314c>
   146cc:	ldr	r7, [pc, #404]	; 14868 <ftello64@plt+0x31f8>
   146d0:	ldr	r6, [pc, #404]	; 1486c <ftello64@plt+0x31fc>
   146d4:	ldr	fp, [pc, #404]	; 14870 <ftello64@plt+0x3200>
   146d8:	ldr	sl, [pc, #404]	; 14874 <ftello64@plt+0x3204>
   146dc:	sub	r4, r4, #1
   146e0:	sub	r5, r5, #1
   146e4:	mov	r9, #12
   146e8:	mov	r8, #1
   146ec:	b	14750 <ftello64@plt+0x30e0>
   146f0:	cmp	r2, #34	; 0x22
   146f4:	beq	147dc <ftello64@plt+0x316c>
   146f8:	bcc	14788 <ftello64@plt+0x3118>
   146fc:	cmp	r2, #38	; 0x26
   14700:	bhi	14788 <ftello64@plt+0x3118>
   14704:	ldr	r0, [r6]
   14708:	ldr	r3, [r0, #20]
   1470c:	ldr	r1, [r0, #24]
   14710:	cmp	r3, r1
   14714:	addcc	ip, r3, #1
   14718:	movcc	r1, #92	; 0x5c
   1471c:	strcc	ip, [r0, #20]
   14720:	strbcc	r1, [r3]
   14724:	bcs	14848 <ftello64@plt+0x31d8>
   14728:	ldr	r0, [r6]
   1472c:	ldr	r3, [r0, #20]
   14730:	ldr	r1, [r0, #24]
   14734:	cmp	r3, r1
   14738:	addcc	r1, r3, #1
   1473c:	strcc	r1, [r0, #20]
   14740:	strbcc	r2, [r3]
   14744:	bcs	1483c <ftello64@plt+0x31cc>
   14748:	cmp	r5, r4
   1474c:	beq	147bc <ftello64@plt+0x314c>
   14750:	ldrb	r2, [r4, #1]!
   14754:	add	r3, r7, r2
   14758:	ldrb	r3, [r3, #260]	; 0x104
   1475c:	cmp	r3, #0
   14760:	beq	14728 <ftello64@plt+0x30b8>
   14764:	cmp	r2, #92	; 0x5c
   14768:	beq	147c4 <ftello64@plt+0x3154>
   1476c:	bls	146f0 <ftello64@plt+0x3080>
   14770:	cmp	r2, #123	; 0x7b
   14774:	beq	1482c <ftello64@plt+0x31bc>
   14778:	cmp	r2, #125	; 0x7d
   1477c:	beq	1482c <ftello64@plt+0x31bc>
   14780:	cmp	r2, #95	; 0x5f
   14784:	beq	14704 <ftello64@plt+0x3094>
   14788:	ldr	r0, [r6]
   1478c:	ldr	r2, [r0, #24]
   14790:	ldr	r3, [r0, #20]
   14794:	cmp	r3, r2
   14798:	addcc	r2, r3, #1
   1479c:	strcc	r2, [r0, #20]
   147a0:	movcc	r2, #32
   147a4:	strbcc	r2, [r3]
   147a8:	bcc	14748 <ftello64@plt+0x30d8>
   147ac:	mov	r1, #32
   147b0:	bl	115bc <__overflow@plt>
   147b4:	cmp	r5, r4
   147b8:	bne	14750 <ftello64@plt+0x30e0>
   147bc:	add	sp, sp, #20
   147c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147c4:	ldr	r3, [r6]
   147c8:	mov	r2, r9
   147cc:	mov	r1, r8
   147d0:	mov	r0, fp
   147d4:	bl	1137c <fwrite_unlocked@plt>
   147d8:	b	14748 <ftello64@plt+0x30d8>
   147dc:	ldr	r0, [r6]
   147e0:	ldr	r3, [r0, #20]
   147e4:	ldr	r1, [r0, #24]
   147e8:	cmp	r3, r1
   147ec:	addcc	r1, r3, #1
   147f0:	strcc	r1, [r0, #20]
   147f4:	strbcc	r2, [r3]
   147f8:	bcs	1485c <ftello64@plt+0x31ec>
   147fc:	ldr	r0, [r6]
   14800:	ldr	r3, [r0, #20]
   14804:	ldr	r2, [r0, #24]
   14808:	cmp	r3, r2
   1480c:	addcc	r1, r3, #1
   14810:	movcc	r2, #34	; 0x22
   14814:	strcc	r1, [r0, #20]
   14818:	strbcc	r2, [r3]
   1481c:	bcc	14748 <ftello64@plt+0x30d8>
   14820:	mov	r1, #34	; 0x22
   14824:	bl	115bc <__overflow@plt>
   14828:	b	14748 <ftello64@plt+0x30d8>
   1482c:	mov	r1, sl
   14830:	mov	r0, r8
   14834:	bl	11568 <__printf_chk@plt>
   14838:	b	14748 <ftello64@plt+0x30d8>
   1483c:	mov	r1, r2
   14840:	bl	115bc <__overflow@plt>
   14844:	b	14748 <ftello64@plt+0x30d8>
   14848:	mov	r1, #92	; 0x5c
   1484c:	str	r2, [sp, #4]
   14850:	bl	115bc <__overflow@plt>
   14854:	ldr	r2, [sp, #4]
   14858:	b	14728 <ftello64@plt+0x30b8>
   1485c:	mov	r1, r2
   14860:	bl	115bc <__overflow@plt>
   14864:	b	147fc <ftello64@plt+0x318c>
   14868:	strdeq	r2, [r4], -r8
   1486c:	andeq	r2, r4, ip, ror #3
   14870:	andeq	pc, r2, r4, lsr #29
   14874:	muleq	r2, ip, lr
   14878:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1487c:	mov	lr, r0
   14880:	ldr	r7, [pc, #256]	; 14988 <ftello64@plt+0x3318>
   14884:	ldr	r4, [r0, #4]
   14888:	ldr	r5, [r1, #4]
   1488c:	ldrb	r3, [r7]
   14890:	cmp	r5, r4
   14894:	movlt	r8, r5
   14898:	movge	r8, r4
   1489c:	cmp	r3, #0
   148a0:	bne	14910 <ftello64@plt+0x32a0>
   148a4:	cmp	r8, #0
   148a8:	ble	148e8 <ftello64@plt+0x3278>
   148ac:	ldr	r3, [r0]
   148b0:	ldr	r6, [r1]
   148b4:	ldrb	ip, [r3]
   148b8:	ldrb	r0, [r6]
   148bc:	subs	r0, ip, r0
   148c0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   148c4:	add	r8, r3, r8
   148c8:	add	r3, r3, #1
   148cc:	b	148e0 <ftello64@plt+0x3270>
   148d0:	ldrb	ip, [r3], #1
   148d4:	ldrb	r2, [r6, #1]!
   148d8:	subs	r0, ip, r2
   148dc:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   148e0:	cmp	r3, r8
   148e4:	bne	148d0 <ftello64@plt+0x3260>
   148e8:	cmp	r5, r4
   148ec:	bgt	14978 <ftello64@plt+0x3308>
   148f0:	blt	14980 <ftello64@plt+0x3310>
   148f4:	ldr	r2, [lr]
   148f8:	ldr	r3, [r1]
   148fc:	cmp	r2, r3
   14900:	bcc	14978 <ftello64@plt+0x3308>
   14904:	movhi	r0, #1
   14908:	movls	r0, #0
   1490c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14910:	cmp	r8, #0
   14914:	ble	148e8 <ftello64@plt+0x3278>
   14918:	ldr	r6, [r0]
   1491c:	ldr	r9, [r1]
   14920:	ldrb	r3, [r6]
   14924:	ldrb	sl, [r9]
   14928:	add	r3, r7, r3
   1492c:	add	sl, r7, sl
   14930:	ldrb	ip, [r3, #4]
   14934:	ldrb	r0, [sl, #4]
   14938:	subs	r0, ip, r0
   1493c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   14940:	add	r8, r6, r8
   14944:	add	r6, r6, #1
   14948:	b	1496c <ftello64@plt+0x32fc>
   1494c:	ldrb	r2, [r6], #1
   14950:	ldrb	r3, [r9, #1]!
   14954:	add	r2, r7, r2
   14958:	add	r3, r7, r3
   1495c:	ldrb	ip, [r2, #4]
   14960:	ldrb	r3, [r3, #4]
   14964:	subs	r0, ip, r3
   14968:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1496c:	cmp	r8, r6
   14970:	bne	1494c <ftello64@plt+0x32dc>
   14974:	b	148e8 <ftello64@plt+0x3278>
   14978:	mvn	r0, #0
   1497c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14980:	mov	r0, #1
   14984:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14988:	strdeq	r2, [r4], -r8
   1498c:	subs	r5, r0, #0
   14990:	push	{r7, lr}
   14994:	sub	sp, sp, #56	; 0x38
   14998:	beq	149d4 <ftello64@plt+0x3364>
   1499c:	ldr	r3, [pc, #784]	; 14cb4 <ftello64@plt+0x3644>
   149a0:	mov	r2, #5
   149a4:	ldr	r1, [pc, #780]	; 14cb8 <ftello64@plt+0x3648>
   149a8:	mov	r0, #0
   149ac:	ldr	r4, [r3]
   149b0:	bl	113ac <dcgettext@plt>
   149b4:	ldr	r3, [pc, #768]	; 14cbc <ftello64@plt+0x364c>
   149b8:	mov	r1, #1
   149bc:	ldr	r3, [r3]
   149c0:	mov	r2, r0
   149c4:	mov	r0, r4
   149c8:	bl	11580 <__fprintf_chk@plt>
   149cc:	mov	r0, r5
   149d0:	bl	114e4 <exit@plt>
   149d4:	mov	r2, #5
   149d8:	ldr	r1, [pc, #736]	; 14cc0 <ftello64@plt+0x3650>
   149dc:	bl	113ac <dcgettext@plt>
   149e0:	ldr	r3, [pc, #724]	; 14cbc <ftello64@plt+0x364c>
   149e4:	ldr	r7, [pc, #728]	; 14cc4 <ftello64@plt+0x3654>
   149e8:	ldr	r4, [pc, #728]	; 14cc8 <ftello64@plt+0x3658>
   149ec:	ldr	r3, [r3]
   149f0:	mov	r2, r3
   149f4:	mov	r1, r0
   149f8:	mov	r0, #1
   149fc:	bl	11568 <__printf_chk@plt>
   14a00:	mov	r2, #5
   14a04:	ldr	r1, [pc, #704]	; 14ccc <ftello64@plt+0x365c>
   14a08:	mov	r0, r5
   14a0c:	bl	113ac <dcgettext@plt>
   14a10:	ldr	r1, [r7]
   14a14:	bl	1128c <fputs_unlocked@plt>
   14a18:	mov	r2, #5
   14a1c:	ldr	r1, [pc, #684]	; 14cd0 <ftello64@plt+0x3660>
   14a20:	mov	r0, r5
   14a24:	bl	113ac <dcgettext@plt>
   14a28:	ldr	r1, [r7]
   14a2c:	bl	1128c <fputs_unlocked@plt>
   14a30:	mov	r2, #5
   14a34:	ldr	r1, [pc, #664]	; 14cd4 <ftello64@plt+0x3664>
   14a38:	mov	r0, r5
   14a3c:	bl	113ac <dcgettext@plt>
   14a40:	ldr	r1, [r7]
   14a44:	bl	1128c <fputs_unlocked@plt>
   14a48:	mov	r2, #5
   14a4c:	ldr	r1, [pc, #644]	; 14cd8 <ftello64@plt+0x3668>
   14a50:	mov	r0, r5
   14a54:	bl	113ac <dcgettext@plt>
   14a58:	ldr	r1, [r7]
   14a5c:	bl	1128c <fputs_unlocked@plt>
   14a60:	mov	r2, #5
   14a64:	ldr	r1, [pc, #624]	; 14cdc <ftello64@plt+0x366c>
   14a68:	mov	r0, r5
   14a6c:	bl	113ac <dcgettext@plt>
   14a70:	ldr	r1, [r7]
   14a74:	bl	1128c <fputs_unlocked@plt>
   14a78:	mov	r2, #5
   14a7c:	ldr	r1, [pc, #604]	; 14ce0 <ftello64@plt+0x3670>
   14a80:	mov	r0, r5
   14a84:	bl	113ac <dcgettext@plt>
   14a88:	ldr	r1, [r7]
   14a8c:	bl	1128c <fputs_unlocked@plt>
   14a90:	mov	r2, #5
   14a94:	ldr	r1, [pc, #584]	; 14ce4 <ftello64@plt+0x3674>
   14a98:	mov	r0, r5
   14a9c:	bl	113ac <dcgettext@plt>
   14aa0:	ldr	r1, [r7]
   14aa4:	bl	1128c <fputs_unlocked@plt>
   14aa8:	mov	r2, #5
   14aac:	ldr	r1, [pc, #564]	; 14ce8 <ftello64@plt+0x3678>
   14ab0:	mov	r0, r5
   14ab4:	bl	113ac <dcgettext@plt>
   14ab8:	ldr	r1, [r7]
   14abc:	bl	1128c <fputs_unlocked@plt>
   14ac0:	mov	r2, #5
   14ac4:	ldr	r1, [pc, #544]	; 14cec <ftello64@plt+0x367c>
   14ac8:	mov	r0, r5
   14acc:	bl	113ac <dcgettext@plt>
   14ad0:	ldr	r1, [r7]
   14ad4:	bl	1128c <fputs_unlocked@plt>
   14ad8:	mov	r2, #5
   14adc:	ldr	r1, [pc, #524]	; 14cf0 <ftello64@plt+0x3680>
   14ae0:	mov	r0, r5
   14ae4:	bl	113ac <dcgettext@plt>
   14ae8:	ldr	r1, [r7]
   14aec:	bl	1128c <fputs_unlocked@plt>
   14af0:	ldm	r4!, {r0, r1, r2, r3}
   14af4:	mov	lr, sp
   14af8:	stmia	lr!, {r0, r1, r2, r3}
   14afc:	ldm	r4!, {r0, r1, r2, r3}
   14b00:	ldr	ip, [sp]
   14b04:	stmia	lr!, {r0, r1, r2, r3}
   14b08:	cmp	ip, #0
   14b0c:	ldm	r4!, {r0, r1, r2, r3}
   14b10:	stmia	lr!, {r0, r1, r2, r3}
   14b14:	ldm	r4, {r0, r1}
   14b18:	moveq	r4, sp
   14b1c:	stm	lr, {r0, r1}
   14b20:	beq	14b50 <ftello64@plt+0x34e0>
   14b24:	ldr	r6, [pc, #456]	; 14cf4 <ftello64@plt+0x3684>
   14b28:	mov	r4, sp
   14b2c:	b	14b3c <ftello64@plt+0x34cc>
   14b30:	ldr	ip, [r4, #8]!
   14b34:	cmp	ip, #0
   14b38:	beq	14b50 <ftello64@plt+0x34e0>
   14b3c:	mov	r1, ip
   14b40:	mov	r0, r6
   14b44:	bl	112e0 <strcmp@plt>
   14b48:	cmp	r0, #0
   14b4c:	bne	14b30 <ftello64@plt+0x34c0>
   14b50:	ldr	r4, [r4, #4]
   14b54:	mov	r2, #5
   14b58:	cmp	r4, #0
   14b5c:	ldr	r1, [pc, #404]	; 14cf8 <ftello64@plt+0x3688>
   14b60:	beq	14c08 <ftello64@plt+0x3598>
   14b64:	mov	r0, #0
   14b68:	bl	113ac <dcgettext@plt>
   14b6c:	ldr	r3, [pc, #392]	; 14cfc <ftello64@plt+0x368c>
   14b70:	ldr	r2, [pc, #392]	; 14d00 <ftello64@plt+0x3690>
   14b74:	mov	r1, r0
   14b78:	mov	r0, #1
   14b7c:	bl	11568 <__printf_chk@plt>
   14b80:	mov	r1, #0
   14b84:	mov	r0, #5
   14b88:	bl	115c8 <setlocale@plt>
   14b8c:	cmp	r0, #0
   14b90:	ldreq	r6, [pc, #348]	; 14cf4 <ftello64@plt+0x3684>
   14b94:	beq	14bb0 <ftello64@plt+0x3540>
   14b98:	mov	r2, #3
   14b9c:	ldr	r1, [pc, #352]	; 14d04 <ftello64@plt+0x3694>
   14ba0:	bl	11640 <strncmp@plt>
   14ba4:	ldr	r6, [pc, #328]	; 14cf4 <ftello64@plt+0x3684>
   14ba8:	cmp	r0, #0
   14bac:	bne	14c98 <ftello64@plt+0x3628>
   14bb0:	mov	r2, #5
   14bb4:	ldr	r1, [pc, #332]	; 14d08 <ftello64@plt+0x3698>
   14bb8:	mov	r0, #0
   14bbc:	bl	113ac <dcgettext@plt>
   14bc0:	ldr	r3, [pc, #300]	; 14cf4 <ftello64@plt+0x3684>
   14bc4:	ldr	r2, [pc, #304]	; 14cfc <ftello64@plt+0x368c>
   14bc8:	mov	r1, r0
   14bcc:	mov	r0, #1
   14bd0:	bl	11568 <__printf_chk@plt>
   14bd4:	mov	r2, #5
   14bd8:	ldr	r1, [pc, #300]	; 14d0c <ftello64@plt+0x369c>
   14bdc:	mov	r0, #0
   14be0:	bl	113ac <dcgettext@plt>
   14be4:	ldr	r2, [pc, #292]	; 14d10 <ftello64@plt+0x36a0>
   14be8:	cmp	r4, r6
   14bec:	ldr	r3, [pc, #288]	; 14d14 <ftello64@plt+0x36a4>
   14bf0:	movne	r3, r2
   14bf4:	mov	r1, r0
   14bf8:	mov	r2, r4
   14bfc:	mov	r0, #1
   14c00:	bl	11568 <__printf_chk@plt>
   14c04:	b	149cc <ftello64@plt+0x335c>
   14c08:	mov	r0, r4
   14c0c:	bl	113ac <dcgettext@plt>
   14c10:	ldr	r3, [pc, #228]	; 14cfc <ftello64@plt+0x368c>
   14c14:	ldr	r2, [pc, #228]	; 14d00 <ftello64@plt+0x3690>
   14c18:	mov	r1, r0
   14c1c:	mov	r0, #1
   14c20:	bl	11568 <__printf_chk@plt>
   14c24:	mov	r1, r4
   14c28:	mov	r0, #5
   14c2c:	bl	115c8 <setlocale@plt>
   14c30:	cmp	r0, #0
   14c34:	beq	14c4c <ftello64@plt+0x35dc>
   14c38:	mov	r2, #3
   14c3c:	ldr	r1, [pc, #192]	; 14d04 <ftello64@plt+0x3694>
   14c40:	bl	11640 <strncmp@plt>
   14c44:	cmp	r0, #0
   14c48:	bne	14c90 <ftello64@plt+0x3620>
   14c4c:	mov	r2, #5
   14c50:	ldr	r1, [pc, #176]	; 14d08 <ftello64@plt+0x3698>
   14c54:	mov	r0, #0
   14c58:	bl	113ac <dcgettext@plt>
   14c5c:	ldr	r3, [pc, #144]	; 14cf4 <ftello64@plt+0x3684>
   14c60:	ldr	r2, [pc, #148]	; 14cfc <ftello64@plt+0x368c>
   14c64:	mov	r4, r3
   14c68:	mov	r1, r0
   14c6c:	mov	r0, #1
   14c70:	bl	11568 <__printf_chk@plt>
   14c74:	ldr	r1, [pc, #144]	; 14d0c <ftello64@plt+0x369c>
   14c78:	mov	r2, #5
   14c7c:	mov	r0, #0
   14c80:	bl	113ac <dcgettext@plt>
   14c84:	ldr	r3, [pc, #136]	; 14d14 <ftello64@plt+0x36a4>
   14c88:	mov	r1, r0
   14c8c:	b	14bf8 <ftello64@plt+0x3588>
   14c90:	ldr	r6, [pc, #92]	; 14cf4 <ftello64@plt+0x3684>
   14c94:	mov	r4, r6
   14c98:	mov	r2, #5
   14c9c:	ldr	r1, [pc, #116]	; 14d18 <ftello64@plt+0x36a8>
   14ca0:	mov	r0, #0
   14ca4:	bl	113ac <dcgettext@plt>
   14ca8:	ldr	r1, [r7]
   14cac:	bl	1128c <fputs_unlocked@plt>
   14cb0:	b	14bb0 <ftello64@plt+0x3540>
   14cb4:	andeq	r2, r4, r0, ror #3
   14cb8:			; <UNDEFINED> instruction: 0x0002feb8
   14cbc:	andeq	r2, r4, r8, lsl #16
   14cc0:	andeq	pc, r2, r0, ror #29
   14cc4:	andeq	r2, r4, ip, ror #3
   14cc8:	andeq	pc, r2, r4, ror #25
   14ccc:	andeq	pc, r2, ip, lsr pc	; <UNPREDICTABLE>
   14cd0:	andeq	pc, r2, ip, lsl #31
   14cd4:	andeq	pc, r2, r4, asr #31
   14cd8:	andeq	r0, r3, r0, lsl r0
   14cdc:	andeq	r0, r3, r0, lsr #1
   14ce0:	andeq	r0, r3, r0, lsr #2
   14ce4:	andeq	r0, r3, r0, lsl #5
   14ce8:	andeq	r0, r3, r4, lsr #8
   14cec:	strdeq	r0, [r3], -r4
   14cf0:	andeq	r0, r3, r4, lsr #10
   14cf4:			; <UNDEFINED> instruction: 0x0002feb4
   14cf8:	andeq	r0, r3, ip, asr r5
   14cfc:	andeq	r0, r3, r4, ror r5
   14d00:	muleq	r3, ip, r5
   14d04:	andeq	r0, r3, ip, lsr #11
   14d08:	strdeq	r0, [r3], -r8
   14d0c:	andeq	r0, r3, r4, lsl r6
   14d10:	muleq	r3, ip, r0
   14d14:	andeq	r0, r3, r8, lsl #15
   14d18:			; <UNDEFINED> instruction: 0x000305b0
   14d1c:	mov	r0, #1
   14d20:	b	1498c <ftello64@plt+0x331c>
   14d24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d28:	mov	r4, r1
   14d2c:	sub	sp, sp, #12
   14d30:	mov	r5, r2
   14d34:	str	r2, [sp, #4]
   14d38:	mov	r7, r3
   14d3c:	mov	sl, r0
   14d40:	bl	114fc <strlen@plt>
   14d44:	ldr	fp, [r4]
   14d48:	cmp	fp, #0
   14d4c:	beq	14e60 <ftello64@plt+0x37f0>
   14d50:	cmp	r5, #0
   14d54:	mov	r8, r0
   14d58:	mov	r3, r5
   14d5c:	beq	14e08 <ftello64@plt+0x3798>
   14d60:	mov	r2, #0
   14d64:	mov	r5, r2
   14d68:	mov	r6, r3
   14d6c:	mvn	r9, #0
   14d70:	str	r2, [sp]
   14d74:	mov	r2, r8
   14d78:	mov	r1, sl
   14d7c:	mov	r0, fp
   14d80:	bl	11640 <strncmp@plt>
   14d84:	cmp	r0, #0
   14d88:	mov	r0, fp
   14d8c:	bne	14dcc <ftello64@plt+0x375c>
   14d90:	bl	114fc <strlen@plt>
   14d94:	ldr	r3, [sp, #4]
   14d98:	mov	r2, r7
   14d9c:	mov	r1, r6
   14da0:	cmp	r8, r0
   14da4:	mla	r0, r7, r9, r3
   14da8:	beq	14df8 <ftello64@plt+0x3788>
   14dac:	cmn	r9, #1
   14db0:	moveq	r9, r5
   14db4:	beq	14dcc <ftello64@plt+0x375c>
   14db8:	bl	11388 <memcmp@plt>
   14dbc:	ldr	r3, [sp]
   14dc0:	cmp	r0, #0
   14dc4:	movne	r3, #1
   14dc8:	str	r3, [sp]
   14dcc:	ldr	fp, [r4, #4]!
   14dd0:	add	r5, r5, #1
   14dd4:	cmp	fp, #0
   14dd8:	add	r6, r6, r7
   14ddc:	bne	14d74 <ftello64@plt+0x3704>
   14de0:	ldr	r3, [sp]
   14de4:	cmp	r3, #0
   14de8:	mvnne	r9, #1
   14dec:	mov	r0, r9
   14df0:	add	sp, sp, #12
   14df4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14df8:	mov	r9, r5
   14dfc:	mov	r0, r9
   14e00:	add	sp, sp, #12
   14e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e08:	mov	r6, r5
   14e0c:	mvn	r9, #0
   14e10:	mov	r2, r8
   14e14:	mov	r1, sl
   14e18:	mov	r0, fp
   14e1c:	bl	11640 <strncmp@plt>
   14e20:	cmp	r0, #0
   14e24:	mov	r0, fp
   14e28:	bne	14e44 <ftello64@plt+0x37d4>
   14e2c:	bl	114fc <strlen@plt>
   14e30:	cmp	r8, r0
   14e34:	beq	14df8 <ftello64@plt+0x3788>
   14e38:	cmn	r9, #1
   14e3c:	moveq	r9, r5
   14e40:	movne	r6, #1
   14e44:	ldr	fp, [r4, #4]!
   14e48:	add	r5, r5, #1
   14e4c:	cmp	fp, #0
   14e50:	bne	14e10 <ftello64@plt+0x37a0>
   14e54:	str	r6, [sp]
   14e58:	mov	r3, r6
   14e5c:	b	14de4 <ftello64@plt+0x3774>
   14e60:	mvn	r9, #0
   14e64:	b	14dec <ftello64@plt+0x377c>
   14e68:	push	{r4, r5, r6, lr}
   14e6c:	mov	r6, r0
   14e70:	ldr	r0, [r1]
   14e74:	cmp	r0, #0
   14e78:	beq	14eb0 <ftello64@plt+0x3840>
   14e7c:	mov	r4, r1
   14e80:	mov	r5, #0
   14e84:	b	14e98 <ftello64@plt+0x3828>
   14e88:	ldr	r0, [r4, #4]!
   14e8c:	add	r5, r5, #1
   14e90:	cmp	r0, #0
   14e94:	beq	14eb0 <ftello64@plt+0x3840>
   14e98:	mov	r1, r6
   14e9c:	bl	112e0 <strcmp@plt>
   14ea0:	cmp	r0, #0
   14ea4:	bne	14e88 <ftello64@plt+0x3818>
   14ea8:	mov	r0, r5
   14eac:	pop	{r4, r5, r6, pc}
   14eb0:	mvn	r0, #0
   14eb4:	pop	{r4, r5, r6, pc}
   14eb8:	cmn	r2, #1
   14ebc:	push	{r4, r5, r6, lr}
   14ec0:	mov	r2, #5
   14ec4:	sub	sp, sp, #8
   14ec8:	mov	r4, r1
   14ecc:	mov	r5, r0
   14ed0:	ldreq	r1, [pc, #76]	; 14f24 <ftello64@plt+0x38b4>
   14ed4:	ldrne	r1, [pc, #76]	; 14f28 <ftello64@plt+0x38b8>
   14ed8:	mov	r0, #0
   14edc:	bl	113ac <dcgettext@plt>
   14ee0:	mov	r2, r4
   14ee4:	mov	r1, #8
   14ee8:	mov	r6, r0
   14eec:	mov	r0, #0
   14ef0:	bl	182f8 <ftello64@plt+0x6c88>
   14ef4:	mov	r1, r5
   14ef8:	mov	r4, r0
   14efc:	mov	r0, #1
   14f00:	bl	19e94 <ftello64@plt+0x8824>
   14f04:	mov	r1, #0
   14f08:	mov	r3, r4
   14f0c:	mov	r2, r6
   14f10:	str	r0, [sp]
   14f14:	mov	r0, r1
   14f18:	bl	11454 <error@plt>
   14f1c:	add	sp, sp, #8
   14f20:	pop	{r4, r5, r6, pc}
   14f24:	andeq	r0, r3, ip, ror #17
   14f28:	andeq	r0, r3, r8, lsl #18
   14f2c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f30:	mov	r6, r0
   14f34:	ldr	r9, [pc, #232]	; 15024 <ftello64@plt+0x39b4>
   14f38:	mov	r4, r1
   14f3c:	mov	r7, r2
   14f40:	ldr	r1, [pc, #224]	; 15028 <ftello64@plt+0x39b8>
   14f44:	mov	r2, #5
   14f48:	mov	r0, #0
   14f4c:	bl	113ac <dcgettext@plt>
   14f50:	ldr	r1, [r9]
   14f54:	bl	1128c <fputs_unlocked@plt>
   14f58:	ldr	fp, [r6]
   14f5c:	cmp	fp, #0
   14f60:	movne	r8, #0
   14f64:	movne	r5, r8
   14f68:	movne	sl, #1
   14f6c:	bne	14fac <ftello64@plt+0x393c>
   14f70:	b	14ff0 <ftello64@plt+0x3980>
   14f74:	mov	r0, fp
   14f78:	ldr	r8, [r9]
   14f7c:	bl	1a048 <ftello64@plt+0x89d8>
   14f80:	ldr	r2, [pc, #164]	; 1502c <ftello64@plt+0x39bc>
   14f84:	mov	r1, sl
   14f88:	mov	r3, r0
   14f8c:	mov	r0, r8
   14f90:	bl	11580 <__fprintf_chk@plt>
   14f94:	mov	r8, r4
   14f98:	ldr	fp, [r6, #4]!
   14f9c:	add	r5, r5, #1
   14fa0:	cmp	fp, #0
   14fa4:	add	r4, r4, r7
   14fa8:	beq	14ff0 <ftello64@plt+0x3980>
   14fac:	cmp	r5, #0
   14fb0:	mov	r1, r4
   14fb4:	mov	r2, r7
   14fb8:	mov	r0, r8
   14fbc:	beq	14f74 <ftello64@plt+0x3904>
   14fc0:	bl	11388 <memcmp@plt>
   14fc4:	cmp	r0, #0
   14fc8:	bne	14f74 <ftello64@plt+0x3904>
   14fcc:	mov	r0, fp
   14fd0:	ldr	fp, [r9]
   14fd4:	bl	1a048 <ftello64@plt+0x89d8>
   14fd8:	ldr	r2, [pc, #80]	; 15030 <ftello64@plt+0x39c0>
   14fdc:	mov	r1, sl
   14fe0:	mov	r3, r0
   14fe4:	mov	r0, fp
   14fe8:	bl	11580 <__fprintf_chk@plt>
   14fec:	b	14f98 <ftello64@plt+0x3928>
   14ff0:	ldr	r0, [r9]
   14ff4:	ldr	r3, [r0, #20]
   14ff8:	ldr	r2, [r0, #24]
   14ffc:	cmp	r3, r2
   15000:	bcs	15018 <ftello64@plt+0x39a8>
   15004:	add	r1, r3, #1
   15008:	mov	r2, #10
   1500c:	str	r1, [r0, #20]
   15010:	strb	r2, [r3]
   15014:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15018:	mov	r1, #10
   1501c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15020:	b	115bc <__overflow@plt>
   15024:	andeq	r2, r4, r0, ror #3
   15028:	andeq	r0, r3, r8, lsr #18
   1502c:	andeq	r0, r3, r0, asr #18
   15030:	andeq	r0, r3, r8, asr #18
   15034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15038:	sub	sp, sp, #36	; 0x24
   1503c:	mov	r6, r1
   15040:	ldrb	ip, [sp, #80]	; 0x50
   15044:	str	r0, [sp, #28]
   15048:	str	r2, [sp, #24]
   1504c:	cmp	ip, #0
   15050:	str	ip, [sp, #20]
   15054:	str	r3, [sp, #12]
   15058:	ldr	r7, [sp, #72]	; 0x48
   1505c:	bne	15114 <ftello64@plt+0x3aa4>
   15060:	ldr	r0, [r2]
   15064:	cmp	r0, #0
   15068:	movne	sl, ip
   1506c:	movne	r4, r2
   15070:	bne	150f8 <ftello64@plt+0x3a88>
   15074:	mov	r2, #5
   15078:	ldr	r1, [pc, #512]	; 15280 <ftello64@plt+0x3c10>
   1507c:	mov	r0, #0
   15080:	bl	113ac <dcgettext@plt>
   15084:	mov	r4, r0
   15088:	mov	r2, r6
   1508c:	mov	r1, #8
   15090:	mov	r0, #0
   15094:	bl	182f8 <ftello64@plt+0x6c88>
   15098:	ldr	r1, [sp, #28]
   1509c:	mvn	sl, #0
   150a0:	mov	r5, r0
   150a4:	mov	r0, #1
   150a8:	bl	19e94 <ftello64@plt+0x8824>
   150ac:	mov	r1, #0
   150b0:	mov	r3, r5
   150b4:	mov	r2, r4
   150b8:	str	r0, [sp]
   150bc:	mov	r0, r1
   150c0:	bl	11454 <error@plt>
   150c4:	ldr	r0, [sp, #24]
   150c8:	mov	r2, r7
   150cc:	ldr	r1, [sp, #12]
   150d0:	bl	14f2c <ftello64@plt+0x38bc>
   150d4:	ldr	r3, [sp, #76]	; 0x4c
   150d8:	blx	r3
   150dc:	mov	r0, sl
   150e0:	add	sp, sp, #36	; 0x24
   150e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150e8:	ldr	r0, [r4, #4]!
   150ec:	add	sl, sl, #1
   150f0:	cmp	r0, #0
   150f4:	beq	15074 <ftello64@plt+0x3a04>
   150f8:	mov	r1, r6
   150fc:	bl	112e0 <strcmp@plt>
   15100:	cmp	r0, #0
   15104:	bne	150e8 <ftello64@plt+0x3a78>
   15108:	mov	r0, sl
   1510c:	add	sp, sp, #36	; 0x24
   15110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15114:	mov	r0, r1
   15118:	bl	114fc <strlen@plt>
   1511c:	ldr	r3, [sp, #24]
   15120:	ldr	fp, [r3]
   15124:	cmp	fp, #0
   15128:	mov	r9, r0
   1512c:	beq	15074 <ftello64@plt+0x3a04>
   15130:	ldr	r2, [sp, #12]
   15134:	cmp	r2, #0
   15138:	beq	151f4 <ftello64@plt+0x3b84>
   1513c:	mov	r1, #0
   15140:	mov	r4, r1
   15144:	mov	r8, r3
   15148:	mov	r5, r2
   1514c:	mvn	sl, #0
   15150:	str	r1, [sp, #16]
   15154:	mov	r2, r9
   15158:	mov	r1, r6
   1515c:	mov	r0, fp
   15160:	bl	11640 <strncmp@plt>
   15164:	cmp	r0, #0
   15168:	mov	r0, fp
   1516c:	bne	151b0 <ftello64@plt+0x3b40>
   15170:	bl	114fc <strlen@plt>
   15174:	ldr	r3, [sp, #12]
   15178:	mov	r2, r7
   1517c:	mov	r1, r5
   15180:	cmp	r9, r0
   15184:	mla	r0, r7, sl, r3
   15188:	beq	151e4 <ftello64@plt+0x3b74>
   1518c:	cmn	sl, #1
   15190:	moveq	sl, r4
   15194:	beq	151b0 <ftello64@plt+0x3b40>
   15198:	bl	11388 <memcmp@plt>
   1519c:	ldr	r2, [sp, #20]
   151a0:	ldr	r3, [sp, #16]
   151a4:	cmp	r0, #0
   151a8:	movne	r3, r2
   151ac:	str	r3, [sp, #16]
   151b0:	ldr	fp, [r8, #4]!
   151b4:	add	r4, r4, #1
   151b8:	cmp	fp, #0
   151bc:	add	r5, r5, r7
   151c0:	bne	15154 <ftello64@plt+0x3ae4>
   151c4:	ldr	r3, [sp, #16]
   151c8:	cmp	r3, #0
   151cc:	bne	15268 <ftello64@plt+0x3bf8>
   151d0:	cmn	sl, #1
   151d4:	beq	15074 <ftello64@plt+0x3a04>
   151d8:	mov	r0, sl
   151dc:	add	sp, sp, #36	; 0x24
   151e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151e4:	mov	sl, r4
   151e8:	mov	r0, sl
   151ec:	add	sp, sp, #36	; 0x24
   151f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151f4:	mov	r5, r3
   151f8:	ldr	r3, [sp, #12]
   151fc:	str	r7, [sp, #72]	; 0x48
   15200:	mov	r7, fp
   15204:	ldr	fp, [sp, #20]
   15208:	mov	r8, r3
   1520c:	mvn	sl, #0
   15210:	mov	r4, r3
   15214:	mov	r2, r9
   15218:	mov	r1, r6
   1521c:	mov	r0, r7
   15220:	bl	11640 <strncmp@plt>
   15224:	cmp	r0, #0
   15228:	mov	r0, r7
   1522c:	bne	15248 <ftello64@plt+0x3bd8>
   15230:	bl	114fc <strlen@plt>
   15234:	cmp	r9, r0
   15238:	beq	151e4 <ftello64@plt+0x3b74>
   1523c:	cmn	sl, #1
   15240:	moveq	sl, r4
   15244:	movne	r8, fp
   15248:	ldr	r7, [r5, #4]!
   1524c:	add	r4, r4, #1
   15250:	cmp	r7, #0
   15254:	bne	15214 <ftello64@plt+0x3ba4>
   15258:	str	r8, [sp, #16]
   1525c:	ldr	r7, [sp, #72]	; 0x48
   15260:	mov	r3, r8
   15264:	b	151c8 <ftello64@plt+0x3b58>
   15268:	mov	r2, #5
   1526c:	ldr	r1, [pc, #16]	; 15284 <ftello64@plt+0x3c14>
   15270:	mov	r0, #0
   15274:	bl	113ac <dcgettext@plt>
   15278:	mov	r4, r0
   1527c:	b	15088 <ftello64@plt+0x3a18>
   15280:	andeq	r0, r3, ip, ror #17
   15284:	andeq	r0, r3, r8, lsl #18
   15288:	push	{r4, r5, r6, r7, r8, lr}
   1528c:	ldr	r7, [r1]
   15290:	cmp	r7, #0
   15294:	beq	152d4 <ftello64@plt+0x3c64>
   15298:	mov	r6, r3
   1529c:	mov	r8, r0
   152a0:	mov	r4, r2
   152a4:	mov	r5, r1
   152a8:	b	152b8 <ftello64@plt+0x3c48>
   152ac:	ldr	r7, [r5, #4]!
   152b0:	cmp	r7, #0
   152b4:	beq	152d4 <ftello64@plt+0x3c64>
   152b8:	mov	r1, r4
   152bc:	mov	r2, r6
   152c0:	mov	r0, r8
   152c4:	bl	11388 <memcmp@plt>
   152c8:	add	r4, r4, r6
   152cc:	cmp	r0, #0
   152d0:	bne	152ac <ftello64@plt+0x3c3c>
   152d4:	mov	r0, r7
   152d8:	pop	{r4, r5, r6, r7, r8, pc}
   152dc:	ldr	r3, [pc, #4]	; 152e8 <ftello64@plt+0x3c78>
   152e0:	str	r0, [r3]
   152e4:	bx	lr
   152e8:	andeq	r2, r4, r0, lsl #16
   152ec:	ldr	r3, [pc, #4]	; 152f8 <ftello64@plt+0x3c88>
   152f0:	strb	r0, [r3, #4]
   152f4:	bx	lr
   152f8:	andeq	r2, r4, r0, lsl #16
   152fc:	ldr	r3, [pc, #192]	; 153c4 <ftello64@plt+0x3d54>
   15300:	push	{r4, r5, r6, lr}
   15304:	sub	sp, sp, #8
   15308:	ldr	r0, [r3]
   1530c:	bl	2d390 <ftello64@plt+0x1bd20>
   15310:	cmp	r0, #0
   15314:	beq	15338 <ftello64@plt+0x3cc8>
   15318:	ldr	r4, [pc, #168]	; 153c8 <ftello64@plt+0x3d58>
   1531c:	ldrb	r3, [r4, #4]
   15320:	cmp	r3, #0
   15324:	beq	15354 <ftello64@plt+0x3ce4>
   15328:	bl	11514 <__errno_location@plt>
   1532c:	ldr	r3, [r0]
   15330:	cmp	r3, #32
   15334:	bne	15354 <ftello64@plt+0x3ce4>
   15338:	ldr	r3, [pc, #140]	; 153cc <ftello64@plt+0x3d5c>
   1533c:	ldr	r0, [r3]
   15340:	bl	2d390 <ftello64@plt+0x1bd20>
   15344:	cmp	r0, #0
   15348:	bne	1539c <ftello64@plt+0x3d2c>
   1534c:	add	sp, sp, #8
   15350:	pop	{r4, r5, r6, pc}
   15354:	mov	r2, #5
   15358:	ldr	r1, [pc, #112]	; 153d0 <ftello64@plt+0x3d60>
   1535c:	mov	r0, #0
   15360:	bl	113ac <dcgettext@plt>
   15364:	ldr	r4, [r4]
   15368:	cmp	r4, #0
   1536c:	mov	r5, r0
   15370:	beq	153a8 <ftello64@plt+0x3d38>
   15374:	bl	11514 <__errno_location@plt>
   15378:	ldr	r6, [r0]
   1537c:	mov	r0, r4
   15380:	bl	18de8 <ftello64@plt+0x7778>
   15384:	mov	r1, r6
   15388:	str	r5, [sp]
   1538c:	ldr	r2, [pc, #64]	; 153d4 <ftello64@plt+0x3d64>
   15390:	mov	r3, r0
   15394:	mov	r0, #0
   15398:	bl	11454 <error@plt>
   1539c:	ldr	r3, [pc, #52]	; 153d8 <ftello64@plt+0x3d68>
   153a0:	ldr	r0, [r3]
   153a4:	bl	11340 <_exit@plt>
   153a8:	bl	11514 <__errno_location@plt>
   153ac:	mov	r3, r5
   153b0:	ldr	r2, [pc, #36]	; 153dc <ftello64@plt+0x3d6c>
   153b4:	ldr	r1, [r0]
   153b8:	mov	r0, r4
   153bc:	bl	11454 <error@plt>
   153c0:	b	1539c <ftello64@plt+0x3d2c>
   153c4:	andeq	r2, r4, ip, ror #3
   153c8:	andeq	r2, r4, r0, lsl #16
   153cc:	andeq	r2, r4, r0, ror #3
   153d0:	andeq	r0, r3, r0, asr r9
   153d4:	andeq	r0, r3, ip, asr r9
   153d8:	andeq	r2, r4, ip, lsl #3
   153dc:	muleq	r3, r8, r6
   153e0:	push	{r4, r5, lr}
   153e4:	sub	sp, sp, #12
   153e8:	mov	r5, r0
   153ec:	bl	11514 <__errno_location@plt>
   153f0:	mov	r2, #0
   153f4:	mov	r4, r0
   153f8:	ldr	r3, [r0]
   153fc:	str	r2, [r4]
   15400:	mov	r0, r5
   15404:	str	r3, [sp]
   15408:	str	r3, [sp, #4]
   1540c:	bl	1131c <free@plt>
   15410:	ldr	r3, [r4]
   15414:	add	r2, sp, #8
   15418:	cmp	r3, #0
   1541c:	moveq	r3, #4
   15420:	movne	r3, #0
   15424:	add	r3, r2, r3
   15428:	ldr	r3, [r3, #-8]
   1542c:	str	r3, [r4]
   15430:	add	sp, sp, #12
   15434:	pop	{r4, r5, pc}
   15438:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1543c:	mov	r6, r0
   15440:	mov	r0, r2
   15444:	mov	r5, r2
   15448:	mov	r7, r1
   1544c:	bl	11574 <fileno@plt>
   15450:	cmp	r0, #1
   15454:	beq	155e0 <ftello64@plt+0x3f70>
   15458:	cmp	r0, #2
   1545c:	beq	155d8 <ftello64@plt+0x3f68>
   15460:	cmp	r0, #0
   15464:	beq	154e0 <ftello64@plt+0x3e70>
   15468:	mov	r1, #2
   1546c:	mov	r0, r1
   15470:	bl	113c4 <dup2@plt>
   15474:	subs	r4, r0, #2
   15478:	movne	r4, #1
   1547c:	mov	r1, #1
   15480:	mov	r0, r1
   15484:	bl	113c4 <dup2@plt>
   15488:	mov	r1, #0
   1548c:	subs	r9, r0, #1
   15490:	mov	r0, r1
   15494:	movne	r9, #1
   15498:	bl	113c4 <dup2@plt>
   1549c:	subs	r8, r0, #0
   154a0:	beq	15534 <ftello64@plt+0x3ec4>
   154a4:	mov	r1, #0
   154a8:	ldr	r0, [pc, #408]	; 15648 <ftello64@plt+0x3fd8>
   154ac:	bl	11460 <open64@plt>
   154b0:	cmp	r0, #0
   154b4:	moveq	r8, #1
   154b8:	beq	15534 <ftello64@plt+0x3ec4>
   154bc:	blt	15608 <ftello64@plt+0x3f98>
   154c0:	bl	11658 <close@plt>
   154c4:	bl	11514 <__errno_location@plt>
   154c8:	mov	r7, #9
   154cc:	mov	r8, #1
   154d0:	mov	r5, #0
   154d4:	mov	r6, r0
   154d8:	str	r7, [r0]
   154dc:	b	1550c <ftello64@plt+0x3e9c>
   154e0:	mov	r4, r0
   154e4:	mov	r9, r0
   154e8:	mov	r8, r0
   154ec:	mov	r2, r5
   154f0:	mov	r1, r7
   154f4:	mov	r0, r6
   154f8:	bl	114c0 <freopen64@plt>
   154fc:	mov	r5, r0
   15500:	bl	11514 <__errno_location@plt>
   15504:	ldr	r7, [r0]
   15508:	mov	r6, r0
   1550c:	cmp	r4, #0
   15510:	bne	15578 <ftello64@plt+0x3f08>
   15514:	cmp	r9, #0
   15518:	bne	155cc <ftello64@plt+0x3f5c>
   1551c:	cmp	r8, #0
   15520:	bne	15584 <ftello64@plt+0x3f14>
   15524:	cmp	r5, #0
   15528:	streq	r7, [r6]
   1552c:	mov	r0, r5
   15530:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15534:	cmp	r9, #0
   15538:	bne	15590 <ftello64@plt+0x3f20>
   1553c:	cmp	r4, #0
   15540:	beq	154ec <ftello64@plt+0x3e7c>
   15544:	mov	r1, #0
   15548:	ldr	r0, [pc, #248]	; 15648 <ftello64@plt+0x3fd8>
   1554c:	bl	11460 <open64@plt>
   15550:	cmp	r0, #2
   15554:	beq	154ec <ftello64@plt+0x3e7c>
   15558:	cmp	r0, #0
   1555c:	blt	15630 <ftello64@plt+0x3fc0>
   15560:	bl	11658 <close@plt>
   15564:	bl	11514 <__errno_location@plt>
   15568:	mov	r7, #9
   1556c:	mov	r6, r0
   15570:	str	r7, [r0]
   15574:	mov	r5, #0
   15578:	mov	r0, #2
   1557c:	bl	11658 <close@plt>
   15580:	b	15514 <ftello64@plt+0x3ea4>
   15584:	mov	r0, #0
   15588:	bl	11658 <close@plt>
   1558c:	b	15524 <ftello64@plt+0x3eb4>
   15590:	mov	r1, #0
   15594:	ldr	r0, [pc, #172]	; 15648 <ftello64@plt+0x3fd8>
   15598:	bl	11460 <open64@plt>
   1559c:	cmp	r0, #1
   155a0:	beq	1553c <ftello64@plt+0x3ecc>
   155a4:	cmp	r0, #0
   155a8:	blt	15620 <ftello64@plt+0x3fb0>
   155ac:	bl	11658 <close@plt>
   155b0:	bl	11514 <__errno_location@plt>
   155b4:	mov	r7, #9
   155b8:	mov	r6, r0
   155bc:	str	r7, [r0]
   155c0:	cmp	r4, #0
   155c4:	bne	15640 <ftello64@plt+0x3fd0>
   155c8:	mov	r5, r4
   155cc:	mov	r0, #1
   155d0:	bl	11658 <close@plt>
   155d4:	b	1551c <ftello64@plt+0x3eac>
   155d8:	mov	r4, #0
   155dc:	b	1547c <ftello64@plt+0x3e0c>
   155e0:	mov	r1, #0
   155e4:	mov	r0, r1
   155e8:	bl	113c4 <dup2@plt>
   155ec:	subs	r4, r0, #0
   155f0:	moveq	r9, r4
   155f4:	moveq	r8, r4
   155f8:	beq	154ec <ftello64@plt+0x3e7c>
   155fc:	mov	r4, #0
   15600:	mov	r9, r4
   15604:	b	154a4 <ftello64@plt+0x3e34>
   15608:	bl	11514 <__errno_location@plt>
   1560c:	mov	r8, #1
   15610:	mov	r5, #0
   15614:	mov	r6, r0
   15618:	ldr	r7, [r0]
   1561c:	b	1550c <ftello64@plt+0x3e9c>
   15620:	bl	11514 <__errno_location@plt>
   15624:	mov	r6, r0
   15628:	ldr	r7, [r0]
   1562c:	b	155c0 <ftello64@plt+0x3f50>
   15630:	bl	11514 <__errno_location@plt>
   15634:	mov	r6, r0
   15638:	ldr	r7, [r0]
   1563c:	b	15574 <ftello64@plt+0x3f04>
   15640:	mov	r9, r4
   15644:	b	15574 <ftello64@plt+0x3f04>
   15648:	andeq	r0, r3, r4, ror #18
   1564c:	push	{r4, r5, r6, lr}
   15650:	subs	r4, r0, #0
   15654:	beq	156c8 <ftello64@plt+0x4058>
   15658:	mov	r1, #47	; 0x2f
   1565c:	bl	115e0 <strrchr@plt>
   15660:	subs	r5, r0, #0
   15664:	beq	156b4 <ftello64@plt+0x4044>
   15668:	add	r6, r5, #1
   1566c:	sub	r3, r6, r4
   15670:	cmp	r3, #6
   15674:	ble	156b4 <ftello64@plt+0x4044>
   15678:	mov	r2, #7
   1567c:	ldr	r1, [pc, #96]	; 156e4 <ftello64@plt+0x4074>
   15680:	sub	r0, r5, #6
   15684:	bl	11640 <strncmp@plt>
   15688:	cmp	r0, #0
   1568c:	bne	156b4 <ftello64@plt+0x4044>
   15690:	mov	r2, #3
   15694:	ldr	r1, [pc, #76]	; 156e8 <ftello64@plt+0x4078>
   15698:	mov	r0, r6
   1569c:	bl	11640 <strncmp@plt>
   156a0:	cmp	r0, #0
   156a4:	movne	r4, r6
   156a8:	ldreq	r3, [pc, #60]	; 156ec <ftello64@plt+0x407c>
   156ac:	addeq	r4, r5, #4
   156b0:	streq	r4, [r3]
   156b4:	ldr	r2, [pc, #52]	; 156f0 <ftello64@plt+0x4080>
   156b8:	ldr	r3, [pc, #52]	; 156f4 <ftello64@plt+0x4084>
   156bc:	str	r4, [r2]
   156c0:	str	r4, [r3]
   156c4:	pop	{r4, r5, r6, pc}
   156c8:	ldr	r3, [pc, #40]	; 156f8 <ftello64@plt+0x4088>
   156cc:	mov	r2, #55	; 0x37
   156d0:	mov	r1, #1
   156d4:	ldr	r3, [r3]
   156d8:	ldr	r0, [pc, #28]	; 156fc <ftello64@plt+0x408c>
   156dc:	bl	1140c <fwrite@plt>
   156e0:	bl	1164c <abort@plt>
   156e4:	andeq	r0, r3, r8, lsr #19
   156e8:			; <UNDEFINED> instruction: 0x000309b0
   156ec:	ldrdeq	r2, [r4], -r0
   156f0:	andeq	r2, r4, r8, lsl #16
   156f4:	ldrdeq	r2, [r4], -r4
   156f8:	andeq	r2, r4, r0, ror #3
   156fc:	andeq	r0, r3, r0, ror r9
   15700:	mov	r3, r1
   15704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15708:	mov	r1, #2
   1570c:	sub	sp, sp, #116	; 0x74
   15710:	mov	r4, r0
   15714:	mov	r0, r3
   15718:	bl	2b0a4 <ftello64@plt+0x19a34>
   1571c:	ldr	r7, [pc, #1984]	; 15ee4 <ftello64@plt+0x4874>
   15720:	mov	r6, #0
   15724:	mov	r5, #1
   15728:	mov	r9, r0
   1572c:	ldrb	r3, [r4]
   15730:	cmp	r3, #0
   15734:	beq	15c34 <ftello64@plt+0x45c4>
   15738:	mov	r1, r9
   1573c:	mov	r0, r4
   15740:	bl	2e164 <ftello64@plt+0x1caf4>
   15744:	subs	r8, r0, #0
   15748:	beq	15c34 <ftello64@plt+0x45c4>
   1574c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15750:	cmp	r0, #1
   15754:	bls	158c8 <ftello64@plt+0x4258>
   15758:	cmp	r4, r8
   1575c:	str	r4, [sp, #16]
   15760:	strb	r6, [sp]
   15764:	str	r6, [sp, #4]
   15768:	str	r6, [sp, #8]
   1576c:	strb	r6, [sp, #12]
   15770:	bcc	157d0 <ftello64@plt+0x4160>
   15774:	b	15d64 <ftello64@plt+0x46f4>
   15778:	ldrb	r3, [r4]
   1577c:	and	r2, r3, #31
   15780:	lsr	r3, r3, #5
   15784:	ldr	r3, [r7, r3, lsl #2]
   15788:	lsr	r3, r3, r2
   1578c:	tst	r3, #1
   15790:	beq	15858 <ftello64@plt+0x41e8>
   15794:	str	r5, [sp, #20]
   15798:	ldrb	sl, [r4]
   1579c:	strb	r5, [sp, #24]
   157a0:	str	sl, [sp, #28]
   157a4:	cmp	sl, #0
   157a8:	strb	r5, [sp, #12]
   157ac:	beq	15854 <ftello64@plt+0x41e4>
   157b0:	ldr	r4, [sp, #16]
   157b4:	ldr	r3, [sp, #20]
   157b8:	add	r4, r4, r3
   157bc:	cmp	r8, r4
   157c0:	strb	r6, [sp, #12]
   157c4:	str	r4, [sp, #16]
   157c8:	ldrb	r3, [sp, #24]
   157cc:	bls	15918 <ftello64@plt+0x42a8>
   157d0:	ldrb	r3, [sp]
   157d4:	cmp	r3, #0
   157d8:	beq	15778 <ftello64@plt+0x4108>
   157dc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   157e0:	mov	r1, r0
   157e4:	mov	r0, r4
   157e8:	bl	2b078 <ftello64@plt+0x19a08>
   157ec:	add	r3, sp, #4
   157f0:	mov	r1, r4
   157f4:	mov	r2, r0
   157f8:	add	r0, sp, #28
   157fc:	bl	2d748 <ftello64@plt+0x1c0d8>
   15800:	cmn	r0, #1
   15804:	str	r0, [sp, #20]
   15808:	beq	15870 <ftello64@plt+0x4200>
   1580c:	cmn	r0, #2
   15810:	beq	158a8 <ftello64@plt+0x4238>
   15814:	cmp	r0, #0
   15818:	bne	15888 <ftello64@plt+0x4218>
   1581c:	ldr	r4, [sp, #16]
   15820:	str	r5, [sp, #20]
   15824:	ldrb	r3, [r4]
   15828:	cmp	r3, #0
   1582c:	bne	15ed0 <ftello64@plt+0x4860>
   15830:	ldr	sl, [sp, #28]
   15834:	cmp	sl, #0
   15838:	bne	15cfc <ftello64@plt+0x468c>
   1583c:	add	r0, sp, #4
   15840:	strb	r5, [sp, #24]
   15844:	bl	11370 <mbsinit@plt>
   15848:	cmp	r0, #0
   1584c:	bne	158a0 <ftello64@plt+0x4230>
   15850:	strb	r5, [sp, #12]
   15854:	bl	1164c <abort@plt>
   15858:	add	r0, sp, #4
   1585c:	bl	11370 <mbsinit@plt>
   15860:	cmp	r0, #0
   15864:	beq	15ea8 <ftello64@plt+0x4838>
   15868:	strb	r5, [sp]
   1586c:	b	157dc <ftello64@plt+0x416c>
   15870:	str	r5, [sp, #20]
   15874:	strb	r6, [sp, #24]
   15878:	ldr	sl, [sp, #28]
   1587c:	ldr	r4, [sp, #16]
   15880:	mov	r3, r5
   15884:	b	157b8 <ftello64@plt+0x4148>
   15888:	add	r0, sp, #4
   1588c:	strb	r5, [sp, #24]
   15890:	bl	11370 <mbsinit@plt>
   15894:	ldr	sl, [sp, #28]
   15898:	cmp	r0, #0
   1589c:	beq	157a4 <ftello64@plt+0x4134>
   158a0:	strb	r6, [sp]
   158a4:	b	157a4 <ftello64@plt+0x4134>
   158a8:	ldr	r4, [sp, #16]
   158ac:	mov	r0, r4
   158b0:	bl	114fc <strlen@plt>
   158b4:	strb	r6, [sp, #24]
   158b8:	ldr	sl, [sp, #28]
   158bc:	str	r0, [sp, #20]
   158c0:	mov	r3, r0
   158c4:	b	157b8 <ftello64@plt+0x4148>
   158c8:	cmp	r4, r8
   158cc:	bcs	15de0 <ftello64@plt+0x4770>
   158d0:	bl	114d8 <__ctype_b_loc@plt>
   158d4:	ldrb	r3, [r8, #-1]
   158d8:	lsl	r3, r3, #1
   158dc:	ldr	sl, [r0]
   158e0:	mov	r0, r9
   158e4:	ldrh	r4, [sl, r3]
   158e8:	bl	114fc <strlen@plt>
   158ec:	and	r4, r4, #8
   158f0:	ldrb	r3, [r8, r0]
   158f4:	cmp	r3, #0
   158f8:	bne	15ebc <ftello64@plt+0x484c>
   158fc:	cmp	r4, #0
   15900:	beq	15e0c <ftello64@plt+0x479c>
   15904:	ldrb	r3, [r8]
   15908:	cmp	r3, #0
   1590c:	beq	15c34 <ftello64@plt+0x45c4>
   15910:	add	r4, r8, #1
   15914:	b	1572c <ftello64@plt+0x40bc>
   15918:	cmp	r3, #0
   1591c:	beq	15d64 <ftello64@plt+0x46f4>
   15920:	mov	r0, sl
   15924:	bl	11520 <iswalnum@plt>
   15928:	clz	sl, r0
   1592c:	lsr	sl, sl, #5
   15930:	strb	r6, [sp, #56]	; 0x38
   15934:	ldrb	r3, [sp, #56]	; 0x38
   15938:	str	r8, [sp, #16]
   1593c:	strb	r6, [sp]
   15940:	cmp	r3, #0
   15944:	str	r6, [sp, #4]
   15948:	str	r6, [sp, #8]
   1594c:	strb	r6, [sp, #12]
   15950:	str	r9, [sp, #72]	; 0x48
   15954:	str	r6, [sp, #60]	; 0x3c
   15958:	str	r6, [sp, #64]	; 0x40
   1595c:	strb	r6, [sp, #68]	; 0x44
   15960:	mov	fp, r9
   15964:	bne	15b38 <ftello64@plt+0x44c8>
   15968:	ldrb	r3, [fp]
   1596c:	and	r2, r3, #31
   15970:	lsr	r3, r3, #5
   15974:	ldr	r3, [r7, r3, lsl #2]
   15978:	lsr	r3, r3, r2
   1597c:	tst	r3, #1
   15980:	beq	15c94 <ftello64@plt+0x4624>
   15984:	str	r5, [sp, #76]	; 0x4c
   15988:	ldrb	r3, [fp]
   1598c:	strb	r5, [sp, #80]	; 0x50
   15990:	strb	r5, [sp, #68]	; 0x44
   15994:	cmp	r3, #0
   15998:	str	r3, [sp, #84]	; 0x54
   1599c:	bne	15a60 <ftello64@plt+0x43f0>
   159a0:	ldrb	r3, [sp]
   159a4:	ldr	r4, [sp, #16]
   159a8:	cmp	r3, #0
   159ac:	bne	159e0 <ftello64@plt+0x4370>
   159b0:	ldrb	r3, [r4]
   159b4:	and	r2, r3, #31
   159b8:	lsr	r3, r3, #5
   159bc:	ldr	r3, [r7, r3, lsl #2]
   159c0:	lsr	r3, r3, r2
   159c4:	tst	r3, #1
   159c8:	bne	15e14 <ftello64@plt+0x47a4>
   159cc:	add	r0, sp, #4
   159d0:	bl	11370 <mbsinit@plt>
   159d4:	cmp	r0, #0
   159d8:	beq	15ea8 <ftello64@plt+0x4838>
   159dc:	strb	r5, [sp]
   159e0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   159e4:	mov	r1, r0
   159e8:	mov	r0, r4
   159ec:	bl	2b078 <ftello64@plt+0x19a08>
   159f0:	add	r3, sp, #4
   159f4:	mov	r1, r4
   159f8:	mov	r2, r0
   159fc:	add	r0, sp, #28
   15a00:	bl	2d748 <ftello64@plt+0x1c0d8>
   15a04:	cmn	r0, #1
   15a08:	str	r0, [sp, #20]
   15a0c:	beq	15e2c <ftello64@plt+0x47bc>
   15a10:	cmn	r0, #2
   15a14:	beq	15e40 <ftello64@plt+0x47d0>
   15a18:	cmp	r0, #0
   15a1c:	bne	15e80 <ftello64@plt+0x4810>
   15a20:	ldr	r3, [sp, #16]
   15a24:	str	r5, [sp, #20]
   15a28:	ldrb	r3, [r3]
   15a2c:	cmp	r3, #0
   15a30:	bne	15ed0 <ftello64@plt+0x4860>
   15a34:	ldr	r4, [sp, #28]
   15a38:	cmp	r4, #0
   15a3c:	bne	15cfc <ftello64@plt+0x468c>
   15a40:	add	r0, sp, #4
   15a44:	strb	r5, [sp, #24]
   15a48:	bl	11370 <mbsinit@plt>
   15a4c:	cmp	r0, #0
   15a50:	strbne	r4, [sp]
   15a54:	strbne	r5, [sp, #12]
   15a58:	bne	15bdc <ftello64@plt+0x456c>
   15a5c:	b	15ea0 <ftello64@plt+0x4830>
   15a60:	ldrb	r3, [sp]
   15a64:	ldr	r4, [sp, #16]
   15a68:	cmp	r3, #0
   15a6c:	bne	15aa0 <ftello64@plt+0x4430>
   15a70:	ldrb	r3, [r4]
   15a74:	and	r2, r3, #31
   15a78:	lsr	r3, r3, #5
   15a7c:	ldr	r3, [r7, r3, lsl #2]
   15a80:	lsr	r3, r3, r2
   15a84:	tst	r3, #1
   15a88:	bne	15c4c <ftello64@plt+0x45dc>
   15a8c:	add	r0, sp, #4
   15a90:	bl	11370 <mbsinit@plt>
   15a94:	cmp	r0, #0
   15a98:	beq	15ea8 <ftello64@plt+0x4838>
   15a9c:	strb	r5, [sp]
   15aa0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15aa4:	mov	r1, r0
   15aa8:	mov	r0, r4
   15aac:	bl	2b078 <ftello64@plt+0x19a08>
   15ab0:	add	r3, sp, #4
   15ab4:	mov	r1, r4
   15ab8:	mov	r2, r0
   15abc:	add	r0, sp, #28
   15ac0:	bl	2d748 <ftello64@plt+0x1c0d8>
   15ac4:	cmn	r0, #1
   15ac8:	str	r0, [sp, #20]
   15acc:	beq	15cac <ftello64@plt+0x463c>
   15ad0:	cmn	r0, #2
   15ad4:	beq	15cc0 <ftello64@plt+0x4650>
   15ad8:	cmp	r0, #0
   15adc:	beq	15d10 <ftello64@plt+0x46a0>
   15ae0:	ldr	r4, [sp, #28]
   15ae4:	add	r0, sp, #4
   15ae8:	strb	r5, [sp, #24]
   15aec:	bl	11370 <mbsinit@plt>
   15af0:	strb	r5, [sp, #12]
   15af4:	cmp	r0, #0
   15af8:	strbne	r6, [sp]
   15afc:	cmp	r4, #0
   15b00:	beq	15854 <ftello64@plt+0x41e4>
   15b04:	ldr	r4, [sp, #16]
   15b08:	ldr	r2, [sp, #20]
   15b0c:	ldr	fp, [sp, #72]	; 0x48
   15b10:	ldr	r3, [sp, #76]	; 0x4c
   15b14:	add	r4, r4, r2
   15b18:	add	fp, fp, r3
   15b1c:	ldrb	r3, [sp, #56]	; 0x38
   15b20:	strb	r6, [sp, #12]
   15b24:	strb	r6, [sp, #68]	; 0x44
   15b28:	cmp	r3, #0
   15b2c:	str	r4, [sp, #16]
   15b30:	str	fp, [sp, #72]	; 0x48
   15b34:	beq	15968 <ftello64@plt+0x42f8>
   15b38:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15b3c:	mov	r1, r0
   15b40:	mov	r0, fp
   15b44:	bl	2b078 <ftello64@plt+0x19a08>
   15b48:	add	r3, sp, #60	; 0x3c
   15b4c:	mov	r1, fp
   15b50:	mov	r2, r0
   15b54:	add	r0, sp, #84	; 0x54
   15b58:	bl	2d748 <ftello64@plt+0x1c0d8>
   15b5c:	cmn	r0, #1
   15b60:	str	r0, [sp, #76]	; 0x4c
   15b64:	beq	15c68 <ftello64@plt+0x45f8>
   15b68:	cmn	r0, #2
   15b6c:	beq	15d34 <ftello64@plt+0x46c4>
   15b70:	cmp	r0, #0
   15b74:	beq	15cdc <ftello64@plt+0x466c>
   15b78:	ldr	r4, [sp, #84]	; 0x54
   15b7c:	add	r0, sp, #60	; 0x3c
   15b80:	strb	r5, [sp, #80]	; 0x50
   15b84:	bl	11370 <mbsinit@plt>
   15b88:	ldrb	r3, [sp, #12]
   15b8c:	strb	r5, [sp, #68]	; 0x44
   15b90:	cmp	r0, #0
   15b94:	strbne	r6, [sp, #56]	; 0x38
   15b98:	cmp	r4, #0
   15b9c:	bne	15c78 <ftello64@plt+0x4608>
   15ba0:	cmp	r3, #0
   15ba4:	beq	159a0 <ftello64@plt+0x4330>
   15ba8:	ldrb	r3, [sp, #24]
   15bac:	ldr	r4, [sp, #28]
   15bb0:	cmp	r3, #0
   15bb4:	beq	15bc0 <ftello64@plt+0x4550>
   15bb8:	cmp	r4, #0
   15bbc:	beq	15bdc <ftello64@plt+0x456c>
   15bc0:	ldrb	r3, [sp, #24]
   15bc4:	cmp	r3, #0
   15bc8:	beq	15bdc <ftello64@plt+0x456c>
   15bcc:	mov	r0, r4
   15bd0:	bl	11520 <iswalnum@plt>
   15bd4:	cmp	r0, #0
   15bd8:	bne	15be4 <ftello64@plt+0x4574>
   15bdc:	cmp	sl, #0
   15be0:	bne	15c38 <ftello64@plt+0x45c8>
   15be4:	str	r8, [sp, #16]
   15be8:	strb	r6, [sp]
   15bec:	str	r6, [sp, #4]
   15bf0:	str	r6, [sp, #8]
   15bf4:	strb	r6, [sp, #12]
   15bf8:	ldrb	r3, [r8]
   15bfc:	and	r2, r3, #31
   15c00:	lsr	r3, r3, #5
   15c04:	ldr	r3, [r7, r3, lsl #2]
   15c08:	lsr	r3, r3, r2
   15c0c:	tst	r3, #1
   15c10:	beq	15d6c <ftello64@plt+0x46fc>
   15c14:	str	r5, [sp, #20]
   15c18:	ldrb	r3, [r8]
   15c1c:	strb	r5, [sp, #24]
   15c20:	mov	r4, r3
   15c24:	str	r3, [sp, #28]
   15c28:	cmp	r4, #0
   15c2c:	strb	r5, [sp, #12]
   15c30:	bne	15d58 <ftello64@plt+0x46e8>
   15c34:	mov	sl, #0
   15c38:	mov	r0, r9
   15c3c:	bl	153e0 <ftello64@plt+0x3d70>
   15c40:	mov	r0, sl
   15c44:	add	sp, sp, #116	; 0x74
   15c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c4c:	str	r5, [sp, #20]
   15c50:	ldrb	r3, [r4]
   15c54:	strb	r5, [sp, #24]
   15c58:	strb	r5, [sp, #12]
   15c5c:	str	r3, [sp, #28]
   15c60:	mov	r4, r3
   15c64:	b	15afc <ftello64@plt+0x448c>
   15c68:	ldrb	r3, [sp, #12]
   15c6c:	str	r5, [sp, #76]	; 0x4c
   15c70:	strb	r6, [sp, #80]	; 0x50
   15c74:	strb	r5, [sp, #68]	; 0x44
   15c78:	cmp	r3, #0
   15c7c:	beq	15a60 <ftello64@plt+0x43f0>
   15c80:	ldrb	r3, [sp, #24]
   15c84:	cmp	r3, #0
   15c88:	ldrne	r4, [sp, #28]
   15c8c:	beq	15b04 <ftello64@plt+0x4494>
   15c90:	b	15afc <ftello64@plt+0x448c>
   15c94:	add	r0, sp, #60	; 0x3c
   15c98:	bl	11370 <mbsinit@plt>
   15c9c:	cmp	r0, #0
   15ca0:	beq	15ea8 <ftello64@plt+0x4838>
   15ca4:	strb	r5, [sp, #56]	; 0x38
   15ca8:	b	15b38 <ftello64@plt+0x44c8>
   15cac:	str	r5, [sp, #20]
   15cb0:	strb	r6, [sp, #24]
   15cb4:	ldr	r4, [sp, #16]
   15cb8:	mov	r2, r5
   15cbc:	b	15b0c <ftello64@plt+0x449c>
   15cc0:	ldr	r4, [sp, #16]
   15cc4:	mov	r0, r4
   15cc8:	bl	114fc <strlen@plt>
   15ccc:	strb	r6, [sp, #24]
   15cd0:	str	r0, [sp, #20]
   15cd4:	mov	r2, r0
   15cd8:	b	15b0c <ftello64@plt+0x449c>
   15cdc:	ldr	r3, [sp, #72]	; 0x48
   15ce0:	str	r5, [sp, #76]	; 0x4c
   15ce4:	ldrb	r3, [r3]
   15ce8:	cmp	r3, #0
   15cec:	bne	15ed0 <ftello64@plt+0x4860>
   15cf0:	ldr	r4, [sp, #84]	; 0x54
   15cf4:	cmp	r4, #0
   15cf8:	beq	15b7c <ftello64@plt+0x450c>
   15cfc:	ldr	r3, [pc, #484]	; 15ee8 <ftello64@plt+0x4878>
   15d00:	mov	r2, #172	; 0xac
   15d04:	ldr	r1, [pc, #480]	; 15eec <ftello64@plt+0x487c>
   15d08:	ldr	r0, [pc, #480]	; 15ef0 <ftello64@plt+0x4880>
   15d0c:	bl	11664 <__assert_fail@plt>
   15d10:	ldr	r4, [sp, #16]
   15d14:	str	r5, [sp, #20]
   15d18:	ldrb	r3, [r4]
   15d1c:	cmp	r3, #0
   15d20:	bne	15ed0 <ftello64@plt+0x4860>
   15d24:	ldr	r4, [sp, #28]
   15d28:	cmp	r4, #0
   15d2c:	beq	15ae4 <ftello64@plt+0x4474>
   15d30:	b	15cfc <ftello64@plt+0x468c>
   15d34:	ldr	r0, [sp, #72]	; 0x48
   15d38:	bl	114fc <strlen@plt>
   15d3c:	strb	r6, [sp, #80]	; 0x50
   15d40:	ldrb	r3, [sp, #12]
   15d44:	str	r0, [sp, #76]	; 0x4c
   15d48:	b	15c74 <ftello64@plt+0x4604>
   15d4c:	ldr	r0, [sp, #16]
   15d50:	bl	114fc <strlen@plt>
   15d54:	str	r0, [sp, #20]
   15d58:	ldr	r4, [sp, #20]
   15d5c:	add	r4, r8, r4
   15d60:	b	1572c <ftello64@plt+0x40bc>
   15d64:	mov	sl, r5
   15d68:	b	15930 <ftello64@plt+0x42c0>
   15d6c:	add	r0, sp, #4
   15d70:	bl	11370 <mbsinit@plt>
   15d74:	cmp	r0, #0
   15d78:	beq	15ea8 <ftello64@plt+0x4838>
   15d7c:	strb	r5, [sp]
   15d80:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15d84:	mov	r1, r0
   15d88:	mov	r0, r8
   15d8c:	bl	2b078 <ftello64@plt+0x19a08>
   15d90:	add	r3, sp, #4
   15d94:	mov	r1, r8
   15d98:	mov	r2, r0
   15d9c:	add	r0, sp, #28
   15da0:	bl	2d748 <ftello64@plt+0x1c0d8>
   15da4:	cmn	r0, #1
   15da8:	str	r0, [sp, #20]
   15dac:	streq	r5, [sp, #20]
   15db0:	beq	15d58 <ftello64@plt+0x46e8>
   15db4:	cmn	r0, #2
   15db8:	beq	15d4c <ftello64@plt+0x46dc>
   15dbc:	cmp	r0, #0
   15dc0:	beq	15e5c <ftello64@plt+0x47ec>
   15dc4:	ldr	r4, [sp, #28]
   15dc8:	add	r0, sp, #4
   15dcc:	strb	r5, [sp, #24]
   15dd0:	bl	11370 <mbsinit@plt>
   15dd4:	cmp	r0, #0
   15dd8:	strbne	r6, [sp]
   15ddc:	b	15c28 <ftello64@plt+0x45b8>
   15de0:	mov	r0, r9
   15de4:	bl	114fc <strlen@plt>
   15de8:	ldrb	r4, [r8, r0]
   15dec:	cmp	r4, #0
   15df0:	beq	15e0c <ftello64@plt+0x479c>
   15df4:	bl	114d8 <__ctype_b_loc@plt>
   15df8:	lsl	r4, r4, #1
   15dfc:	ldr	r3, [r0]
   15e00:	ldrh	r3, [r3, r4]
   15e04:	tst	r3, #8
   15e08:	bne	15904 <ftello64@plt+0x4294>
   15e0c:	mov	sl, #1
   15e10:	b	15c38 <ftello64@plt+0x45c8>
   15e14:	str	r5, [sp, #20]
   15e18:	ldrb	r4, [r4]
   15e1c:	strb	r5, [sp, #24]
   15e20:	strb	r5, [sp, #12]
   15e24:	str	r4, [sp, #28]
   15e28:	b	15bb8 <ftello64@plt+0x4548>
   15e2c:	str	r5, [sp, #20]
   15e30:	strb	r6, [sp, #24]
   15e34:	strb	r5, [sp, #12]
   15e38:	ldr	r4, [sp, #28]
   15e3c:	b	15bc0 <ftello64@plt+0x4550>
   15e40:	ldr	r0, [sp, #16]
   15e44:	bl	114fc <strlen@plt>
   15e48:	strb	r6, [sp, #24]
   15e4c:	strb	r5, [sp, #12]
   15e50:	ldr	r4, [sp, #28]
   15e54:	str	r0, [sp, #20]
   15e58:	b	15bc0 <ftello64@plt+0x4550>
   15e5c:	ldr	r3, [sp, #16]
   15e60:	str	r5, [sp, #20]
   15e64:	ldrb	r3, [r3]
   15e68:	cmp	r3, #0
   15e6c:	bne	15ed0 <ftello64@plt+0x4860>
   15e70:	ldr	r4, [sp, #28]
   15e74:	cmp	r4, #0
   15e78:	beq	15dc8 <ftello64@plt+0x4758>
   15e7c:	b	15cfc <ftello64@plt+0x468c>
   15e80:	add	r0, sp, #4
   15e84:	strb	r5, [sp, #24]
   15e88:	bl	11370 <mbsinit@plt>
   15e8c:	ldr	r4, [sp, #28]
   15e90:	cmp	r0, #0
   15e94:	strbne	r6, [sp]
   15e98:	strbne	r5, [sp, #12]
   15e9c:	bne	15bb8 <ftello64@plt+0x4548>
   15ea0:	strb	r5, [sp, #12]
   15ea4:	b	15bb8 <ftello64@plt+0x4548>
   15ea8:	ldr	r3, [pc, #56]	; 15ee8 <ftello64@plt+0x4878>
   15eac:	mov	r2, #143	; 0x8f
   15eb0:	ldr	r1, [pc, #52]	; 15eec <ftello64@plt+0x487c>
   15eb4:	ldr	r0, [pc, #56]	; 15ef4 <ftello64@plt+0x4884>
   15eb8:	bl	11664 <__assert_fail@plt>
   15ebc:	lsl	r3, r3, #1
   15ec0:	ldrh	r3, [sl, r3]
   15ec4:	tst	r3, #8
   15ec8:	beq	158fc <ftello64@plt+0x428c>
   15ecc:	b	15904 <ftello64@plt+0x4294>
   15ed0:	ldr	r3, [pc, #16]	; 15ee8 <ftello64@plt+0x4878>
   15ed4:	mov	r2, #171	; 0xab
   15ed8:	ldr	r1, [pc, #12]	; 15eec <ftello64@plt+0x487c>
   15edc:	ldr	r0, [pc, #20]	; 15ef8 <ftello64@plt+0x4888>
   15ee0:	bl	11664 <__assert_fail@plt>
   15ee4:	strdeq	r1, [r3], -r8
   15ee8:			; <UNDEFINED> instruction: 0x000309b4
   15eec:	andeq	r0, r3, r8, asr #19
   15ef0:	andeq	r0, r3, r8, lsl #20
   15ef4:	ldrdeq	r0, [r3], -r8
   15ef8:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   15efc:	push	{r4, r5, r6, lr}
   15f00:	mov	r1, r0
   15f04:	mov	r4, r0
   15f08:	sub	sp, sp, #8
   15f0c:	mov	r2, #5
   15f10:	mov	r0, #0
   15f14:	bl	113ac <dcgettext@plt>
   15f18:	cmp	r4, r0
   15f1c:	mov	r5, r0
   15f20:	beq	15f34 <ftello64@plt+0x48c4>
   15f24:	mov	r1, r4
   15f28:	bl	15700 <ftello64@plt+0x4090>
   15f2c:	cmp	r0, #0
   15f30:	beq	15f40 <ftello64@plt+0x48d0>
   15f34:	mov	r0, r5
   15f38:	add	sp, sp, #8
   15f3c:	pop	{r4, r5, r6, pc}
   15f40:	mov	r0, r5
   15f44:	bl	114fc <strlen@plt>
   15f48:	mov	r6, r0
   15f4c:	mov	r0, r4
   15f50:	bl	114fc <strlen@plt>
   15f54:	add	r0, r6, r0
   15f58:	add	r0, r0, #4
   15f5c:	bl	2bfb4 <ftello64@plt+0x1a944>
   15f60:	str	r5, [sp]
   15f64:	str	r4, [sp, #4]
   15f68:	ldr	r3, [pc, #28]	; 15f8c <ftello64@plt+0x491c>
   15f6c:	mvn	r2, #0
   15f70:	mov	r1, #1
   15f74:	mov	r6, r0
   15f78:	bl	1152c <__sprintf_chk@plt>
   15f7c:	mov	r5, r6
   15f80:	mov	r0, r5
   15f84:	add	sp, sp, #8
   15f88:	pop	{r4, r5, r6, pc}
   15f8c:	andeq	r0, r3, ip, lsl sl
   15f90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f94:	mov	r2, #5
   15f98:	sub	sp, sp, #8
   15f9c:	mov	r8, r0
   15fa0:	mov	r6, r1
   15fa4:	mov	r1, r0
   15fa8:	mov	r0, #0
   15fac:	bl	113ac <dcgettext@plt>
   15fb0:	mov	r7, r0
   15fb4:	bl	2d674 <ftello64@plt+0x1c004>
   15fb8:	ldr	r1, [pc, #612]	; 16224 <ftello64@plt+0x4bb4>
   15fbc:	mov	r5, r0
   15fc0:	bl	2d334 <ftello64@plt+0x1bcc4>
   15fc4:	subs	r4, r0, #0
   15fc8:	bne	160a0 <ftello64@plt+0x4a30>
   15fcc:	cmp	r6, #0
   15fd0:	movne	r9, r4
   15fd4:	movne	r5, r6
   15fd8:	movne	sl, r6
   15fdc:	beq	16200 <ftello64@plt+0x4b90>
   15fe0:	mov	r1, r8
   15fe4:	mov	r0, r7
   15fe8:	bl	112e0 <strcmp@plt>
   15fec:	cmp	r0, #0
   15ff0:	bne	16028 <ftello64@plt+0x49b8>
   15ff4:	cmp	r4, r6
   15ff8:	cmpne	r4, #0
   15ffc:	moveq	r7, r6
   16000:	bne	16010 <ftello64@plt+0x49a0>
   16004:	mov	r0, r7
   16008:	add	sp, sp, #8
   1600c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16010:	mov	r0, r4
   16014:	bl	153e0 <ftello64@plt+0x3d70>
   16018:	mov	r7, r6
   1601c:	mov	r0, r7
   16020:	add	sp, sp, #8
   16024:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16028:	mov	r1, r8
   1602c:	mov	r0, r7
   16030:	bl	15700 <ftello64@plt+0x4090>
   16034:	cmp	r0, #0
   16038:	bne	16074 <ftello64@plt+0x4a04>
   1603c:	cmp	sl, #0
   16040:	beq	16058 <ftello64@plt+0x49e8>
   16044:	mov	r1, sl
   16048:	mov	r0, r7
   1604c:	bl	15700 <ftello64@plt+0x4090>
   16050:	cmp	r0, #0
   16054:	bne	16074 <ftello64@plt+0x4a04>
   16058:	cmp	r5, #0
   1605c:	beq	16198 <ftello64@plt+0x4b28>
   16060:	mov	r1, r5
   16064:	mov	r0, r7
   16068:	bl	15700 <ftello64@plt+0x4090>
   1606c:	cmp	r0, #0
   16070:	beq	16198 <ftello64@plt+0x4b28>
   16074:	cmp	r9, #0
   16078:	beq	16084 <ftello64@plt+0x4a14>
   1607c:	mov	r0, r9
   16080:	bl	153e0 <ftello64@plt+0x3d70>
   16084:	cmp	r4, #0
   16088:	beq	16004 <ftello64@plt+0x4994>
   1608c:	mov	r0, r4
   16090:	bl	153e0 <ftello64@plt+0x3d70>
   16094:	mov	r0, r7
   16098:	add	sp, sp, #8
   1609c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   160a0:	mov	r2, r5
   160a4:	ldr	r1, [pc, #376]	; 16224 <ftello64@plt+0x4bb4>
   160a8:	mov	r0, r6
   160ac:	bl	2c6a4 <ftello64@plt+0x1b034>
   160b0:	mov	r9, r0
   160b4:	mov	r0, r5
   160b8:	bl	114fc <strlen@plt>
   160bc:	mov	r4, r0
   160c0:	add	r0, r0, #11
   160c4:	bl	2bfb4 <ftello64@plt+0x1a944>
   160c8:	mov	r2, r4
   160cc:	mov	r1, r5
   160d0:	mov	sl, r0
   160d4:	bl	1134c <memcpy@plt>
   160d8:	ldr	r3, [pc, #328]	; 16228 <ftello64@plt+0x4bb8>
   160dc:	add	ip, sl, r4
   160e0:	mov	r2, sl
   160e4:	ldm	r3!, {r0, r1}
   160e8:	ldrh	lr, [r3]
   160ec:	ldrb	r3, [r3, #2]
   160f0:	str	r0, [sl, r4]
   160f4:	str	r1, [ip, #4]
   160f8:	strh	lr, [ip, #8]
   160fc:	ldr	r1, [pc, #288]	; 16224 <ftello64@plt+0x4bb4>
   16100:	strb	r3, [ip, #10]
   16104:	mov	r0, r6
   16108:	bl	2c6a4 <ftello64@plt+0x1b034>
   1610c:	mov	r4, r0
   16110:	mov	r0, sl
   16114:	bl	153e0 <ftello64@plt+0x3d70>
   16118:	cmp	r4, #0
   1611c:	beq	1613c <ftello64@plt+0x4acc>
   16120:	mov	r1, #63	; 0x3f
   16124:	mov	r0, r4
   16128:	bl	11508 <strchr@plt>
   1612c:	cmp	r0, #0
   16130:	beq	16164 <ftello64@plt+0x4af4>
   16134:	mov	r0, r4
   16138:	bl	153e0 <ftello64@plt+0x3d70>
   1613c:	cmp	r9, #0
   16140:	moveq	sl, r9
   16144:	moveq	r6, r8
   16148:	moveq	r5, r9
   1614c:	moveq	r4, r9
   16150:	movne	r5, #0
   16154:	movne	r4, r5
   16158:	movne	sl, r9
   1615c:	movne	r6, r9
   16160:	b	15fe0 <ftello64@plt+0x4970>
   16164:	subs	sl, r9, #0
   16168:	mov	r5, r4
   1616c:	moveq	r6, r4
   16170:	movne	r6, r9
   16174:	b	15fe0 <ftello64@plt+0x4970>
   16178:	mov	r1, r8
   1617c:	mov	r0, r7
   16180:	bl	15700 <ftello64@plt+0x4090>
   16184:	cmp	r0, #0
   16188:	bne	16004 <ftello64@plt+0x4994>
   1618c:	mov	r9, r0
   16190:	mov	r6, r8
   16194:	mov	r4, r0
   16198:	mov	r0, r7
   1619c:	bl	114fc <strlen@plt>
   161a0:	mov	r5, r0
   161a4:	mov	r0, r6
   161a8:	bl	114fc <strlen@plt>
   161ac:	add	r0, r5, r0
   161b0:	add	r0, r0, #4
   161b4:	bl	2bfb4 <ftello64@plt+0x1a944>
   161b8:	str	r6, [sp, #4]
   161bc:	str	r7, [sp]
   161c0:	ldr	r3, [pc, #100]	; 1622c <ftello64@plt+0x4bbc>
   161c4:	mvn	r2, #0
   161c8:	mov	r1, #1
   161cc:	mov	r5, r0
   161d0:	bl	1152c <__sprintf_chk@plt>
   161d4:	cmp	r9, #0
   161d8:	beq	161e4 <ftello64@plt+0x4b74>
   161dc:	mov	r0, r9
   161e0:	bl	153e0 <ftello64@plt+0x3d70>
   161e4:	cmp	r4, #0
   161e8:	moveq	r7, r5
   161ec:	beq	16004 <ftello64@plt+0x4994>
   161f0:	mov	r0, r4
   161f4:	bl	153e0 <ftello64@plt+0x3d70>
   161f8:	mov	r7, r5
   161fc:	b	16004 <ftello64@plt+0x4994>
   16200:	mov	r1, r8
   16204:	mov	r0, r7
   16208:	bl	112e0 <strcmp@plt>
   1620c:	cmp	r0, #0
   16210:	bne	16178 <ftello64@plt+0x4b08>
   16214:	mov	r7, r8
   16218:	mov	r0, r7
   1621c:	add	sp, sp, #8
   16220:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16224:	andeq	r0, r3, r4, lsr #20
   16228:	andeq	r0, r3, ip, lsr #20
   1622c:	andeq	r0, r3, ip, lsl sl
   16230:	push	{r4, r5, r6, lr}
   16234:	mov	r4, r0
   16238:	mov	r5, r1
   1623c:	bl	2d674 <ftello64@plt+0x1c004>
   16240:	ldrb	r3, [r0]
   16244:	bic	r3, r3, #32
   16248:	cmp	r3, #85	; 0x55
   1624c:	bne	162ac <ftello64@plt+0x4c3c>
   16250:	ldrb	r3, [r0, #1]
   16254:	bic	r3, r3, #32
   16258:	cmp	r3, #84	; 0x54
   1625c:	bne	162e8 <ftello64@plt+0x4c78>
   16260:	ldrb	r3, [r0, #2]
   16264:	bic	r3, r3, #32
   16268:	cmp	r3, #70	; 0x46
   1626c:	bne	162e8 <ftello64@plt+0x4c78>
   16270:	ldrb	r3, [r0, #3]
   16274:	cmp	r3, #45	; 0x2d
   16278:	bne	162e8 <ftello64@plt+0x4c78>
   1627c:	ldrb	r3, [r0, #4]
   16280:	cmp	r3, #56	; 0x38
   16284:	bne	162e8 <ftello64@plt+0x4c78>
   16288:	ldrb	r3, [r0, #5]
   1628c:	cmp	r3, #0
   16290:	bne	162e8 <ftello64@plt+0x4c78>
   16294:	ldrb	r2, [r4]
   16298:	ldr	r3, [pc, #152]	; 16338 <ftello64@plt+0x4cc8>
   1629c:	ldr	r0, [pc, #152]	; 1633c <ftello64@plt+0x4ccc>
   162a0:	cmp	r2, #96	; 0x60
   162a4:	movne	r0, r3
   162a8:	pop	{r4, r5, r6, pc}
   162ac:	cmp	r3, #71	; 0x47
   162b0:	bne	162e8 <ftello64@plt+0x4c78>
   162b4:	ldrb	r3, [r0, #1]
   162b8:	bic	r3, r3, #32
   162bc:	cmp	r3, #66	; 0x42
   162c0:	bne	162e8 <ftello64@plt+0x4c78>
   162c4:	ldrb	r3, [r0, #2]
   162c8:	cmp	r3, #49	; 0x31
   162cc:	bne	162e8 <ftello64@plt+0x4c78>
   162d0:	ldrb	r3, [r0, #3]
   162d4:	cmp	r3, #56	; 0x38
   162d8:	bne	162e8 <ftello64@plt+0x4c78>
   162dc:	ldrb	r3, [r0, #4]
   162e0:	cmp	r3, #48	; 0x30
   162e4:	beq	162fc <ftello64@plt+0x4c8c>
   162e8:	ldr	r3, [pc, #80]	; 16340 <ftello64@plt+0x4cd0>
   162ec:	cmp	r5, #9
   162f0:	ldr	r0, [pc, #76]	; 16344 <ftello64@plt+0x4cd4>
   162f4:	movne	r0, r3
   162f8:	pop	{r4, r5, r6, pc}
   162fc:	ldrb	r3, [r0, #5]
   16300:	cmp	r3, #51	; 0x33
   16304:	bne	162e8 <ftello64@plt+0x4c78>
   16308:	ldrb	r3, [r0, #6]
   1630c:	cmp	r3, #48	; 0x30
   16310:	bne	162e8 <ftello64@plt+0x4c78>
   16314:	ldrb	r3, [r0, #7]
   16318:	cmp	r3, #0
   1631c:	bne	162e8 <ftello64@plt+0x4c78>
   16320:	ldrb	r2, [r4]
   16324:	ldr	r3, [pc, #28]	; 16348 <ftello64@plt+0x4cd8>
   16328:	ldr	r0, [pc, #28]	; 1634c <ftello64@plt+0x4cdc>
   1632c:	cmp	r2, #96	; 0x60
   16330:	movne	r0, r3
   16334:	pop	{r4, r5, r6, pc}
   16338:	muleq	r3, r0, sl
   1633c:	andeq	r0, r3, ip, lsl #21
   16340:	muleq	r3, ip, sl
   16344:	andeq	r0, r3, ip, ror #14
   16348:	muleq	r3, r8, sl
   1634c:	muleq	r3, r4, sl
   16350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16354:	sub	sp, sp, #140	; 0x8c
   16358:	mov	r9, r1
   1635c:	str	r3, [sp, #24]
   16360:	mov	r3, #1
   16364:	mov	sl, r0
   16368:	str	r2, [sp, #44]	; 0x2c
   1636c:	str	r3, [sp, #28]
   16370:	bl	11424 <__ctype_get_mb_cur_max@plt>
   16374:	ldr	r3, [sp, #180]	; 0xb4
   16378:	mov	fp, r9
   1637c:	mov	r9, sl
   16380:	lsr	r3, r3, #1
   16384:	and	r3, r3, #1
   16388:	str	r3, [sp, #40]	; 0x28
   1638c:	ldr	r3, [sp, #180]	; 0xb4
   16390:	mov	r2, #0
   16394:	and	r3, r3, #4
   16398:	str	r3, [sp, #100]	; 0x64
   1639c:	ldr	r3, [sp, #180]	; 0xb4
   163a0:	str	r2, [sp, #76]	; 0x4c
   163a4:	and	r3, r3, #1
   163a8:	str	r3, [sp, #96]	; 0x60
   163ac:	str	r2, [sp, #36]	; 0x24
   163b0:	str	r2, [sp, #56]	; 0x38
   163b4:	str	r2, [sp, #68]	; 0x44
   163b8:	str	r2, [sp, #72]	; 0x48
   163bc:	str	r2, [sp, #84]	; 0x54
   163c0:	str	r0, [sp, #80]	; 0x50
   163c4:	ldr	r3, [sp, #176]	; 0xb0
   163c8:	cmp	r3, #10
   163cc:	ldrls	pc, [pc, r3, lsl #2]
   163d0:	b	175a8 <ftello64@plt+0x5f38>
   163d4:	andeq	r6, r1, r0, lsl #8
   163d8:	andeq	r6, r1, r0, lsr #14
   163dc:	andeq	r6, r1, r8, ror r8
   163e0:	andeq	r6, r1, r4, asr r7
   163e4:	andeq	r6, r1, ip, asr #17
   163e8:	andeq	r6, r1, ip, lsr #17
   163ec:	andeq	r6, r1, r4, ror r7
   163f0:	muleq	r1, r8, r7
   163f4:	andeq	r6, r1, r0, asr #15
   163f8:	andeq	r6, r1, r0, asr #15
   163fc:	andeq	r6, r1, r0, asr #15
   16400:	mov	r3, #0
   16404:	ldr	r1, [sp, #56]	; 0x38
   16408:	ldr	r2, [sp, #176]	; 0xb0
   1640c:	ldr	lr, [sp, #176]	; 0xb0
   16410:	mov	r8, r3
   16414:	mov	ip, r3
   16418:	str	r3, [sp, #40]	; 0x28
   1641c:	mov	r3, r1
   16420:	cmp	r2, #2
   16424:	moveq	r3, #0
   16428:	andne	r3, r3, #1
   1642c:	mov	r0, r3
   16430:	str	r3, [sp, #92]	; 0x5c
   16434:	ldr	r3, [sp, #68]	; 0x44
   16438:	sub	lr, lr, #2
   1643c:	adds	r2, r3, #0
   16440:	movne	r2, #1
   16444:	and	r3, r1, ip
   16448:	and	r3, r2, r3
   1644c:	clz	lr, lr
   16450:	str	r3, [sp, #88]	; 0x58
   16454:	lsr	lr, lr, #5
   16458:	mov	r3, ip
   1645c:	and	r3, r3, lr
   16460:	mov	sl, #0
   16464:	and	r0, r2, r0
   16468:	str	r3, [sp, #64]	; 0x40
   1646c:	eor	r3, r1, #1
   16470:	str	lr, [sp, #52]	; 0x34
   16474:	str	r0, [sp, #48]	; 0x30
   16478:	str	r3, [sp, #60]	; 0x3c
   1647c:	ldr	r3, [sp, #24]
   16480:	cmn	r3, #1
   16484:	beq	169b4 <ftello64@plt+0x5344>
   16488:	subs	r7, r3, sl
   1648c:	movne	r7, #1
   16490:	cmp	r7, #0
   16494:	beq	169cc <ftello64@plt+0x535c>
   16498:	ldr	r3, [sp, #48]	; 0x30
   1649c:	cmp	r3, #0
   164a0:	beq	16d38 <ftello64@plt+0x56c8>
   164a4:	ldr	r2, [sp, #68]	; 0x44
   164a8:	ldr	r1, [sp, #24]
   164ac:	cmp	r2, #1
   164b0:	mov	r3, r2
   164b4:	movls	r3, #0
   164b8:	movhi	r3, #1
   164bc:	cmn	r1, #1
   164c0:	movne	r3, #0
   164c4:	cmp	r3, #0
   164c8:	add	r4, sl, r2
   164cc:	beq	164dc <ftello64@plt+0x4e6c>
   164d0:	ldr	r0, [sp, #44]	; 0x2c
   164d4:	bl	114fc <strlen@plt>
   164d8:	str	r0, [sp, #24]
   164dc:	ldr	r3, [sp, #24]
   164e0:	cmp	r3, r4
   164e4:	ldr	r3, [sp, #44]	; 0x2c
   164e8:	add	r5, r3, sl
   164ec:	bcc	16d40 <ftello64@plt+0x56d0>
   164f0:	mov	r0, r5
   164f4:	ldr	r2, [sp, #68]	; 0x44
   164f8:	ldr	r1, [sp, #72]	; 0x48
   164fc:	bl	11388 <memcmp@plt>
   16500:	cmp	r0, #0
   16504:	bne	16d40 <ftello64@plt+0x56d0>
   16508:	ldr	r3, [sp, #40]	; 0x28
   1650c:	cmp	r3, #0
   16510:	bne	176fc <ftello64@plt+0x608c>
   16514:	ldrb	r4, [r5]
   16518:	cmp	r4, #126	; 0x7e
   1651c:	ldrls	pc, [pc, r4, lsl #2]
   16520:	b	17638 <ftello64@plt+0x5fc8>
   16524:	strdeq	r6, [r1], -r8
   16528:	andeq	r7, r1, r8, lsr r6
   1652c:	andeq	r7, r1, r8, lsr r6
   16530:	andeq	r7, r1, r8, lsr r6
   16534:	andeq	r7, r1, r8, lsr r6
   16538:	andeq	r7, r1, r8, lsr r6
   1653c:	andeq	r7, r1, r8, lsr r6
   16540:	andeq	r6, r1, r4, ror #23
   16544:	ldrdeq	r6, [r1], -r0
   16548:	andeq	r6, r1, ip, lsr #23
   1654c:	andeq	r6, r1, ip, lsl #23
   16550:			; <UNDEFINED> instruction: 0x00016bbc
   16554:	strdeq	r6, [r1], -r4
   16558:	andeq	r6, r1, r8, lsr #26
   1655c:	andeq	r7, r1, r8, lsr r6
   16560:	andeq	r7, r1, r8, lsr r6
   16564:	andeq	r7, r1, r8, lsr r6
   16568:	andeq	r7, r1, r8, lsr r6
   1656c:	andeq	r7, r1, r8, lsr r6
   16570:	andeq	r7, r1, r8, lsr r6
   16574:	andeq	r7, r1, r8, lsr r6
   16578:	andeq	r7, r1, r8, lsr r6
   1657c:	andeq	r7, r1, r8, lsr r6
   16580:	andeq	r7, r1, r8, lsr r6
   16584:	andeq	r7, r1, r8, lsr r6
   16588:	andeq	r7, r1, r8, lsr r6
   1658c:	andeq	r7, r1, r8, lsr r6
   16590:	andeq	r7, r1, r8, lsr r6
   16594:	andeq	r7, r1, r8, lsr r6
   16598:	andeq	r7, r1, r8, lsr r6
   1659c:	andeq	r7, r1, r8, lsr r6
   165a0:	andeq	r7, r1, r8, lsr r6
   165a4:	andeq	r6, r1, r8, lsl sp
   165a8:	strdeq	r6, [r1], -r8
   165ac:	strdeq	r6, [r1], -r8
   165b0:	ldrdeq	r6, [r1], -r8
   165b4:	strdeq	r6, [r1], -r8
   165b8:	andeq	r6, r1, r4, ror #21
   165bc:	strdeq	r6, [r1], -r8
   165c0:	andeq	r6, r1, r0, asr #21
   165c4:	strdeq	r6, [r1], -r8
   165c8:	strdeq	r6, [r1], -r8
   165cc:	strdeq	r6, [r1], -r8
   165d0:	andeq	r6, r1, r4, ror #21
   165d4:	andeq	r6, r1, r4, ror #21
   165d8:	andeq	r6, r1, r4, ror #21
   165dc:	andeq	r6, r1, r4, ror #21
   165e0:	andeq	r6, r1, r4, ror #21
   165e4:	andeq	r6, r1, r4, ror #21
   165e8:	andeq	r6, r1, r4, ror #21
   165ec:	andeq	r6, r1, r4, ror #21
   165f0:	andeq	r6, r1, r4, ror #21
   165f4:	andeq	r6, r1, r4, ror #21
   165f8:	andeq	r6, r1, r4, ror #21
   165fc:	andeq	r6, r1, r4, ror #21
   16600:	andeq	r6, r1, r4, ror #21
   16604:	andeq	r6, r1, r4, ror #21
   16608:	andeq	r6, r1, r4, ror #21
   1660c:	andeq	r6, r1, r4, ror #21
   16610:	strdeq	r6, [r1], -r8
   16614:	strdeq	r6, [r1], -r8
   16618:	strdeq	r6, [r1], -r8
   1661c:	strdeq	r6, [r1], -r8
   16620:	andeq	r6, r1, r0, ror sl
   16624:	andeq	r7, r1, r8, lsr r6
   16628:	andeq	r6, r1, r4, ror #21
   1662c:	andeq	r6, r1, r4, ror #21
   16630:	andeq	r6, r1, r4, ror #21
   16634:	andeq	r6, r1, r4, ror #21
   16638:	andeq	r6, r1, r4, ror #21
   1663c:	andeq	r6, r1, r4, ror #21
   16640:	andeq	r6, r1, r4, ror #21
   16644:	andeq	r6, r1, r4, ror #21
   16648:	andeq	r6, r1, r4, ror #21
   1664c:	andeq	r6, r1, r4, ror #21
   16650:	andeq	r6, r1, r4, ror #21
   16654:	andeq	r6, r1, r4, ror #21
   16658:	andeq	r6, r1, r4, ror #21
   1665c:	andeq	r6, r1, r4, ror #21
   16660:	andeq	r6, r1, r4, ror #21
   16664:	andeq	r6, r1, r4, ror #21
   16668:	andeq	r6, r1, r4, ror #21
   1666c:	andeq	r6, r1, r4, ror #21
   16670:	andeq	r6, r1, r4, ror #21
   16674:	andeq	r6, r1, r4, ror #21
   16678:	andeq	r6, r1, r4, ror #21
   1667c:	andeq	r6, r1, r4, ror #21
   16680:	andeq	r6, r1, r4, ror #21
   16684:	andeq	r6, r1, r4, ror #21
   16688:	andeq	r6, r1, r4, ror #21
   1668c:	andeq	r6, r1, r4, ror #21
   16690:	strdeq	r6, [r1], -r8
   16694:	andeq	r6, r1, ip, lsr sl
   16698:	andeq	r6, r1, r4, ror #21
   1669c:	strdeq	r6, [r1], -r8
   166a0:	andeq	r6, r1, r4, ror #21
   166a4:	strdeq	r6, [r1], -r8
   166a8:	andeq	r6, r1, r4, ror #21
   166ac:	andeq	r6, r1, r4, ror #21
   166b0:	andeq	r6, r1, r4, ror #21
   166b4:	andeq	r6, r1, r4, ror #21
   166b8:	andeq	r6, r1, r4, ror #21
   166bc:	andeq	r6, r1, r4, ror #21
   166c0:	andeq	r6, r1, r4, ror #21
   166c4:	andeq	r6, r1, r4, ror #21
   166c8:	andeq	r6, r1, r4, ror #21
   166cc:	andeq	r6, r1, r4, ror #21
   166d0:	andeq	r6, r1, r4, ror #21
   166d4:	andeq	r6, r1, r4, ror #21
   166d8:	andeq	r6, r1, r4, ror #21
   166dc:	andeq	r6, r1, r4, ror #21
   166e0:	andeq	r6, r1, r4, ror #21
   166e4:	andeq	r6, r1, r4, ror #21
   166e8:	andeq	r6, r1, r4, ror #21
   166ec:	andeq	r6, r1, r4, ror #21
   166f0:	andeq	r6, r1, r4, ror #21
   166f4:	andeq	r6, r1, r4, ror #21
   166f8:	andeq	r6, r1, r4, ror #21
   166fc:	andeq	r6, r1, r4, ror #21
   16700:	andeq	r6, r1, r4, ror #21
   16704:	andeq	r6, r1, r4, ror #21
   16708:	andeq	r6, r1, r4, ror #21
   1670c:	andeq	r6, r1, r4, ror #21
   16710:	strdeq	r6, [r1], -r4
   16714:	strdeq	r6, [r1], -r8
   16718:	strdeq	r6, [r1], -r4
   1671c:	ldrdeq	r6, [r1], -r8
   16720:	mov	r3, #1
   16724:	str	r3, [sp, #40]	; 0x28
   16728:	str	r3, [sp, #68]	; 0x44
   1672c:	mov	r8, #0
   16730:	ldr	r3, [pc, #4056]	; 17710 <ftello64@plt+0x60a0>
   16734:	str	r3, [sp, #72]	; 0x48
   16738:	mov	r3, #2
   1673c:	str	r3, [sp, #176]	; 0xb0
   16740:	ldr	r1, [sp, #56]	; 0x38
   16744:	mov	r2, r3
   16748:	ldr	ip, [sp, #40]	; 0x28
   1674c:	mov	lr, r3
   16750:	b	1641c <ftello64@plt+0x4dac>
   16754:	mov	r3, #1
   16758:	str	r3, [sp, #56]	; 0x38
   1675c:	str	r3, [sp, #68]	; 0x44
   16760:	str	r3, [sp, #40]	; 0x28
   16764:	ldr	r3, [pc, #4004]	; 17710 <ftello64@plt+0x60a0>
   16768:	mov	r8, #0
   1676c:	str	r3, [sp, #72]	; 0x48
   16770:	b	16738 <ftello64@plt+0x50c8>
   16774:	mov	r3, #1
   16778:	str	r3, [sp, #56]	; 0x38
   1677c:	str	r3, [sp, #68]	; 0x44
   16780:	str	r3, [sp, #40]	; 0x28
   16784:	ldr	r3, [pc, #3976]	; 17714 <ftello64@plt+0x60a4>
   16788:	mov	r8, #0
   1678c:	str	r3, [sp, #72]	; 0x48
   16790:	mov	r3, #5
   16794:	b	1673c <ftello64@plt+0x50cc>
   16798:	mov	r3, #0
   1679c:	str	r3, [sp, #40]	; 0x28
   167a0:	mov	r3, #1
   167a4:	str	r3, [sp, #56]	; 0x38
   167a8:	mov	r8, #0
   167ac:	mov	r1, r3
   167b0:	ldr	r2, [sp, #176]	; 0xb0
   167b4:	ldr	ip, [sp, #40]	; 0x28
   167b8:	ldr	lr, [sp, #176]	; 0xb0
   167bc:	b	1641c <ftello64@plt+0x4dac>
   167c0:	ldr	r3, [sp, #176]	; 0xb0
   167c4:	cmp	r3, #10
   167c8:	beq	1680c <ftello64@plt+0x519c>
   167cc:	mov	r2, #5
   167d0:	ldr	r1, [pc, #3904]	; 17718 <ftello64@plt+0x60a8>
   167d4:	mov	r0, #0
   167d8:	bl	113ac <dcgettext@plt>
   167dc:	ldr	r2, [pc, #3892]	; 17718 <ftello64@plt+0x60a8>
   167e0:	cmp	r0, r2
   167e4:	str	r0, [sp, #188]	; 0xbc
   167e8:	beq	178a4 <ftello64@plt+0x6234>
   167ec:	mov	r2, #5
   167f0:	ldr	r1, [pc, #3864]	; 17710 <ftello64@plt+0x60a0>
   167f4:	mov	r0, #0
   167f8:	bl	113ac <dcgettext@plt>
   167fc:	ldr	r2, [pc, #3852]	; 17710 <ftello64@plt+0x60a0>
   16800:	cmp	r0, r2
   16804:	str	r0, [sp, #192]	; 0xc0
   16808:	beq	17894 <ftello64@plt+0x6224>
   1680c:	ldr	r8, [sp, #40]	; 0x28
   16810:	cmp	r8, #0
   16814:	movne	r8, #0
   16818:	bne	16848 <ftello64@plt+0x51d8>
   1681c:	ldr	r3, [sp, #188]	; 0xbc
   16820:	ldrb	r3, [r3]
   16824:	cmp	r3, #0
   16828:	beq	16848 <ftello64@plt+0x51d8>
   1682c:	ldr	r2, [sp, #188]	; 0xbc
   16830:	cmp	fp, r8
   16834:	strbhi	r3, [r9, r8]
   16838:	ldrb	r3, [r2, #1]!
   1683c:	add	r8, r8, #1
   16840:	cmp	r3, #0
   16844:	bne	16830 <ftello64@plt+0x51c0>
   16848:	ldr	r0, [sp, #192]	; 0xc0
   1684c:	bl	114fc <strlen@plt>
   16850:	ldr	r3, [sp, #192]	; 0xc0
   16854:	ldr	r2, [sp, #176]	; 0xb0
   16858:	str	r3, [sp, #72]	; 0x48
   1685c:	mov	r3, #1
   16860:	str	r3, [sp, #56]	; 0x38
   16864:	mov	r1, r3
   16868:	ldr	ip, [sp, #40]	; 0x28
   1686c:	ldr	lr, [sp, #176]	; 0xb0
   16870:	str	r0, [sp, #68]	; 0x44
   16874:	b	1641c <ftello64@plt+0x4dac>
   16878:	ldr	r3, [sp, #40]	; 0x28
   1687c:	cmp	r3, #0
   16880:	beq	17528 <ftello64@plt+0x5eb8>
   16884:	mov	r3, #1
   16888:	str	r3, [sp, #68]	; 0x44
   1688c:	ldr	r3, [pc, #3708]	; 17710 <ftello64@plt+0x60a0>
   16890:	str	r3, [sp, #72]	; 0x48
   16894:	mov	r8, #0
   16898:	ldr	r1, [sp, #56]	; 0x38
   1689c:	ldr	r2, [sp, #176]	; 0xb0
   168a0:	ldr	ip, [sp, #40]	; 0x28
   168a4:	ldr	lr, [sp, #176]	; 0xb0
   168a8:	b	1641c <ftello64@plt+0x4dac>
   168ac:	ldr	r3, [sp, #40]	; 0x28
   168b0:	cmp	r3, #0
   168b4:	beq	175ac <ftello64@plt+0x5f3c>
   168b8:	str	r3, [sp, #56]	; 0x38
   168bc:	mov	r3, #1
   168c0:	str	r3, [sp, #68]	; 0x44
   168c4:	ldr	r3, [pc, #3656]	; 17714 <ftello64@plt+0x60a4>
   168c8:	b	16890 <ftello64@plt+0x5220>
   168cc:	ldr	r3, [sp, #40]	; 0x28
   168d0:	cmp	r3, #0
   168d4:	mov	r3, #1
   168d8:	streq	r3, [sp, #56]	; 0x38
   168dc:	beq	17528 <ftello64@plt+0x5eb8>
   168e0:	str	r3, [sp, #68]	; 0x44
   168e4:	ldr	r3, [pc, #3620]	; 17710 <ftello64@plt+0x60a0>
   168e8:	mov	r8, #0
   168ec:	str	r3, [sp, #72]	; 0x48
   168f0:	b	16738 <ftello64@plt+0x50c8>
   168f4:	ldr	r3, [sp, #24]
   168f8:	ldr	r6, [sp, #48]	; 0x30
   168fc:	cmn	r3, #1
   16900:	beq	16f5c <ftello64@plt+0x58ec>
   16904:	subs	r3, r3, #1
   16908:	movne	r3, #1
   1690c:	cmp	r3, #0
   16910:	beq	16cdc <ftello64@plt+0x566c>
   16914:	ldr	r1, [sp, #52]	; 0x34
   16918:	mov	r7, r3
   1691c:	mov	r3, #0
   16920:	str	r3, [sp, #32]
   16924:	ldr	r3, [sp, #60]	; 0x3c
   16928:	orr	r2, r1, r3
   1692c:	ldr	r3, [sp, #40]	; 0x28
   16930:	eor	r2, r2, #1
   16934:	orr	r2, r3, r2
   16938:	tst	r2, #255	; 0xff
   1693c:	bne	17260 <ftello64@plt+0x5bf0>
   16940:	cmp	r6, #0
   16944:	bne	16b20 <ftello64@plt+0x54b0>
   16948:	ldr	r3, [sp, #36]	; 0x24
   1694c:	add	sl, sl, #1
   16950:	and	r3, r3, r7
   16954:	uxtb	r6, r3
   16958:	cmp	r6, #0
   1695c:	beq	16988 <ftello64@plt+0x5318>
   16960:	cmp	fp, r8
   16964:	movhi	r3, #39	; 0x27
   16968:	strbhi	r3, [r9, r8]
   1696c:	add	r3, r8, #1
   16970:	cmp	fp, r3
   16974:	movhi	r2, #39	; 0x27
   16978:	add	r8, r8, #2
   1697c:	strbhi	r2, [r9, r3]
   16980:	mov	r3, #0
   16984:	str	r3, [sp, #36]	; 0x24
   16988:	ldr	r2, [sp, #32]
   1698c:	cmp	r8, fp
   16990:	ldr	r3, [sp, #28]
   16994:	strbcc	r4, [r9, r8]
   16998:	cmp	r2, #0
   1699c:	moveq	r3, #0
   169a0:	str	r3, [sp, #28]
   169a4:	ldr	r3, [sp, #24]
   169a8:	add	r8, r8, #1
   169ac:	cmn	r3, #1
   169b0:	bne	16488 <ftello64@plt+0x4e18>
   169b4:	ldr	r3, [sp, #44]	; 0x2c
   169b8:	ldrb	r3, [r3, sl]
   169bc:	adds	r7, r3, #0
   169c0:	movne	r7, #1
   169c4:	cmp	r7, #0
   169c8:	bne	16498 <ftello64@plt+0x4e28>
   169cc:	ldr	r3, [sp, #64]	; 0x40
   169d0:	cmp	r8, #0
   169d4:	movne	r3, #0
   169d8:	andeq	r3, r3, #1
   169dc:	cmp	r3, #0
   169e0:	str	r3, [sp, #64]	; 0x40
   169e4:	bne	17488 <ftello64@plt+0x5e18>
   169e8:	ldr	r3, [sp, #40]	; 0x28
   169ec:	ldr	r2, [sp, #52]	; 0x34
   169f0:	eor	r3, r3, #1
   169f4:	ands	r2, r2, r3
   169f8:	beq	178b4 <ftello64@plt+0x6244>
   169fc:	ldr	r3, [sp, #76]	; 0x4c
   16a00:	cmp	r3, #0
   16a04:	beq	17884 <ftello64@plt+0x6214>
   16a08:	ldr	r3, [sp, #28]
   16a0c:	cmp	r3, #0
   16a10:	bne	17840 <ftello64@plt+0x61d0>
   16a14:	ldr	r2, [sp, #84]	; 0x54
   16a18:	clz	r3, fp
   16a1c:	cmp	r2, #0
   16a20:	lsr	r3, r3, #5
   16a24:	moveq	r3, #0
   16a28:	cmp	r3, #0
   16a2c:	beq	177e0 <ftello64@plt+0x6170>
   16a30:	mov	fp, r2
   16a34:	str	r3, [sp, #76]	; 0x4c
   16a38:	b	163c4 <ftello64@plt+0x4d54>
   16a3c:	ldr	r3, [sp, #176]	; 0xb0
   16a40:	ldr	r6, [sp, #48]	; 0x30
   16a44:	cmp	r3, #2
   16a48:	beq	16f80 <ftello64@plt+0x5910>
   16a4c:	ldr	r3, [sp, #88]	; 0x58
   16a50:	cmp	r3, #0
   16a54:	beq	17504 <ftello64@plt+0x5e94>
   16a58:	mov	r3, #0
   16a5c:	add	sl, sl, #1
   16a60:	ldr	r6, [sp, #36]	; 0x24
   16a64:	str	r3, [sp, #32]
   16a68:	mov	r4, #92	; 0x5c
   16a6c:	b	16958 <ftello64@plt+0x52e8>
   16a70:	ldr	r3, [sp, #176]	; 0xb0
   16a74:	ldr	r6, [sp, #48]	; 0x30
   16a78:	cmp	r3, #2
   16a7c:	beq	16fb0 <ftello64@plt+0x5940>
   16a80:	cmp	r3, #5
   16a84:	bne	17514 <ftello64@plt+0x5ea4>
   16a88:	ldr	r3, [sp, #100]	; 0x64
   16a8c:	cmp	r3, #0
   16a90:	beq	17578 <ftello64@plt+0x5f08>
   16a94:	ldr	r2, [sp, #24]
   16a98:	add	r3, sl, #2
   16a9c:	cmp	r2, r3
   16aa0:	bls	16ab0 <ftello64@plt+0x5440>
   16aa4:	ldrb	r4, [r5, #1]
   16aa8:	cmp	r4, #63	; 0x3f
   16aac:	beq	17720 <ftello64@plt+0x60b0>
   16ab0:	mov	r1, #0
   16ab4:	str	r1, [sp, #32]
   16ab8:	mov	r4, #63	; 0x3f
   16abc:	b	16924 <ftello64@plt+0x52b4>
   16ac0:	ldr	r3, [sp, #176]	; 0xb0
   16ac4:	ldr	r6, [sp, #48]	; 0x30
   16ac8:	cmp	r3, #2
   16acc:	beq	16fdc <ftello64@plt+0x596c>
   16ad0:	str	r7, [sp, #32]
   16ad4:	str	r7, [sp, #76]	; 0x4c
   16ad8:	mov	r1, #0
   16adc:	mov	r4, #39	; 0x27
   16ae0:	b	16924 <ftello64@plt+0x52b4>
   16ae4:	ldr	r6, [sp, #48]	; 0x30
   16ae8:	ldr	r1, [sp, #52]	; 0x34
   16aec:	str	r7, [sp, #32]
   16af0:	b	16924 <ftello64@plt+0x52b4>
   16af4:	ldr	r6, [sp, #48]	; 0x30
   16af8:	ldr	r1, [sp, #52]	; 0x34
   16afc:	mov	r4, #12
   16b00:	mov	r3, #102	; 0x66
   16b04:	ldr	r2, [sp, #56]	; 0x38
   16b08:	cmp	r2, #0
   16b0c:	streq	r2, [sp, #32]
   16b10:	beq	16924 <ftello64@plt+0x52b4>
   16b14:	mov	r4, r3
   16b18:	mov	r3, #0
   16b1c:	str	r3, [sp, #32]
   16b20:	ldr	r3, [sp, #40]	; 0x28
   16b24:	cmp	r3, #0
   16b28:	bne	17298 <ftello64@plt+0x5c28>
   16b2c:	ldr	r3, [sp, #36]	; 0x24
   16b30:	eor	r3, r3, #1
   16b34:	and	r3, r3, r1
   16b38:	ands	r3, r3, #255	; 0xff
   16b3c:	beq	16b74 <ftello64@plt+0x5504>
   16b40:	cmp	fp, r8
   16b44:	movhi	r2, #39	; 0x27
   16b48:	strbhi	r2, [r9, r8]
   16b4c:	add	r2, r8, #1
   16b50:	cmp	fp, r2
   16b54:	movhi	r1, #36	; 0x24
   16b58:	strbhi	r1, [r9, r2]
   16b5c:	add	r2, r8, #2
   16b60:	cmp	fp, r2
   16b64:	add	r8, r8, #3
   16b68:	movhi	r1, #39	; 0x27
   16b6c:	strbhi	r1, [r9, r2]
   16b70:	str	r3, [sp, #36]	; 0x24
   16b74:	cmp	fp, r8
   16b78:	movhi	r3, #92	; 0x5c
   16b7c:	strbhi	r3, [r9, r8]
   16b80:	add	sl, sl, #1
   16b84:	add	r8, r8, #1
   16b88:	b	16988 <ftello64@plt+0x5318>
   16b8c:	ldr	r6, [sp, #48]	; 0x30
   16b90:	mov	r4, #10
   16b94:	mov	r3, #110	; 0x6e
   16b98:	ldr	r2, [sp, #64]	; 0x40
   16b9c:	cmp	r2, #0
   16ba0:	bne	17620 <ftello64@plt+0x5fb0>
   16ba4:	ldr	r1, [sp, #52]	; 0x34
   16ba8:	b	16b04 <ftello64@plt+0x5494>
   16bac:	ldr	r6, [sp, #48]	; 0x30
   16bb0:	ldr	r1, [sp, #52]	; 0x34
   16bb4:	mov	r3, #116	; 0x74
   16bb8:	b	16b04 <ftello64@plt+0x5494>
   16bbc:	ldr	r6, [sp, #48]	; 0x30
   16bc0:	ldr	r1, [sp, #52]	; 0x34
   16bc4:	mov	r4, #11
   16bc8:	mov	r3, #118	; 0x76
   16bcc:	b	16b04 <ftello64@plt+0x5494>
   16bd0:	ldr	r6, [sp, #48]	; 0x30
   16bd4:	ldr	r1, [sp, #52]	; 0x34
   16bd8:	mov	r4, #8
   16bdc:	mov	r3, #98	; 0x62
   16be0:	b	16b04 <ftello64@plt+0x5494>
   16be4:	ldr	r6, [sp, #48]	; 0x30
   16be8:	ldr	r1, [sp, #52]	; 0x34
   16bec:	mov	r4, #7
   16bf0:	mov	r3, #97	; 0x61
   16bf4:	b	16b04 <ftello64@plt+0x5494>
   16bf8:	ldr	r3, [sp, #56]	; 0x38
   16bfc:	ldr	r6, [sp, #48]	; 0x30
   16c00:	cmp	r3, #0
   16c04:	beq	170c8 <ftello64@plt+0x5a58>
   16c08:	ldr	r3, [sp, #40]	; 0x28
   16c0c:	cmp	r3, #0
   16c10:	bne	176fc <ftello64@plt+0x608c>
   16c14:	ldr	r3, [sp, #36]	; 0x24
   16c18:	ldr	r2, [sp, #52]	; 0x34
   16c1c:	eor	r3, r3, #1
   16c20:	ands	r3, r2, r3
   16c24:	moveq	r2, r8
   16c28:	beq	16c60 <ftello64@plt+0x55f0>
   16c2c:	cmp	fp, r8
   16c30:	movhi	r2, #39	; 0x27
   16c34:	strbhi	r2, [r9, r8]
   16c38:	add	r2, r8, #1
   16c3c:	cmp	fp, r2
   16c40:	movhi	r1, #36	; 0x24
   16c44:	strbhi	r1, [r9, r2]
   16c48:	add	r2, r8, #2
   16c4c:	cmp	fp, r2
   16c50:	movhi	r1, #39	; 0x27
   16c54:	strbhi	r1, [r9, r2]
   16c58:	add	r2, r8, #3
   16c5c:	str	r3, [sp, #36]	; 0x24
   16c60:	cmp	fp, r2
   16c64:	movhi	r3, #92	; 0x5c
   16c68:	strbhi	r3, [r9, r2]
   16c6c:	ldr	r3, [sp, #92]	; 0x5c
   16c70:	add	r8, r2, #1
   16c74:	cmp	r3, #0
   16c78:	beq	175fc <ftello64@plt+0x5f8c>
   16c7c:	ldr	r1, [sp, #24]
   16c80:	add	r3, sl, #1
   16c84:	cmp	r1, r3
   16c88:	bls	16cc0 <ftello64@plt+0x5650>
   16c8c:	ldr	r1, [sp, #44]	; 0x2c
   16c90:	ldrb	r3, [r1, r3]
   16c94:	sub	r3, r3, #48	; 0x30
   16c98:	cmp	r3, #9
   16c9c:	bhi	16cc0 <ftello64@plt+0x5650>
   16ca0:	cmp	fp, r8
   16ca4:	movhi	r3, #48	; 0x30
   16ca8:	strbhi	r3, [r9, r8]
   16cac:	add	r3, r2, #2
   16cb0:	cmp	fp, r3
   16cb4:	add	r8, r2, #3
   16cb8:	movhi	r1, #48	; 0x30
   16cbc:	strbhi	r1, [r9, r3]
   16cc0:	ldr	r3, [sp, #40]	; 0x28
   16cc4:	ldr	r1, [sp, #52]	; 0x34
   16cc8:	mov	r7, r3
   16ccc:	str	r3, [sp, #32]
   16cd0:	mov	r4, #48	; 0x30
   16cd4:	b	16924 <ftello64@plt+0x52b4>
   16cd8:	ldr	r6, [sp, #48]	; 0x30
   16cdc:	cmp	sl, #0
   16ce0:	streq	r7, [sp, #32]
   16ce4:	beq	16d04 <ftello64@plt+0x5694>
   16ce8:	mov	r3, #0
   16cec:	ldr	r1, [sp, #52]	; 0x34
   16cf0:	str	r3, [sp, #32]
   16cf4:	b	16924 <ftello64@plt+0x52b4>
   16cf8:	ldr	r6, [sp, #48]	; 0x30
   16cfc:	mov	r3, #0
   16d00:	str	r3, [sp, #32]
   16d04:	ldr	r3, [sp, #64]	; 0x40
   16d08:	cmp	r3, #0
   16d0c:	bne	17488 <ftello64@plt+0x5e18>
   16d10:	ldr	r1, [sp, #52]	; 0x34
   16d14:	b	16924 <ftello64@plt+0x52b4>
   16d18:	ldr	r3, [sp, #48]	; 0x30
   16d1c:	mov	r6, r3
   16d20:	str	r3, [sp, #32]
   16d24:	b	16d04 <ftello64@plt+0x5694>
   16d28:	ldr	r6, [sp, #48]	; 0x30
   16d2c:	mov	r4, #13
   16d30:	mov	r3, #114	; 0x72
   16d34:	b	16b98 <ftello64@plt+0x5528>
   16d38:	ldr	r3, [sp, #44]	; 0x2c
   16d3c:	add	r5, r3, sl
   16d40:	ldrb	r4, [r5]
   16d44:	cmp	r4, #126	; 0x7e
   16d48:	ldrls	pc, [pc, r4, lsl #2]
   16d4c:	b	170e8 <ftello64@plt+0x5a78>
   16d50:	strheq	r7, [r1], -r8
   16d54:	andeq	r7, r1, r8, ror #1
   16d58:	andeq	r7, r1, r8, ror #1
   16d5c:	andeq	r7, r1, r8, ror #1
   16d60:	andeq	r7, r1, r8, ror #1
   16d64:	andeq	r7, r1, r8, ror #1
   16d68:	andeq	r7, r1, r8, ror #1
   16d6c:	strheq	r7, [r1], -r0
   16d70:	andeq	r7, r1, r8, lsr #1
   16d74:	muleq	r1, ip, r0
   16d78:	muleq	r1, r4, r0
   16d7c:	andeq	r7, r1, ip, lsl #1
   16d80:	andeq	r7, r1, r4, lsl #1
   16d84:	andeq	r7, r1, ip, ror r0
   16d88:	andeq	r7, r1, r8, ror #1
   16d8c:	andeq	r7, r1, r8, ror #1
   16d90:	andeq	r7, r1, r8, ror #1
   16d94:	andeq	r7, r1, r8, ror #1
   16d98:	andeq	r7, r1, r8, ror #1
   16d9c:	andeq	r7, r1, r8, ror #1
   16da0:	andeq	r7, r1, r8, ror #1
   16da4:	andeq	r7, r1, r8, ror #1
   16da8:	andeq	r7, r1, r8, ror #1
   16dac:	andeq	r7, r1, r8, ror #1
   16db0:	andeq	r7, r1, r8, ror #1
   16db4:	andeq	r7, r1, r8, ror #1
   16db8:	andeq	r7, r1, r8, ror #1
   16dbc:	andeq	r7, r1, r8, ror #1
   16dc0:	andeq	r7, r1, r8, ror #1
   16dc4:	andeq	r7, r1, r8, ror #1
   16dc8:	andeq	r7, r1, r8, ror #1
   16dcc:	andeq	r7, r1, r8, ror #1
   16dd0:	andeq	r7, r1, r0, ror r0
   16dd4:	andeq	r7, r1, r8, rrx
   16dd8:	andeq	r7, r1, r8, rrx
   16ddc:	andeq	r7, r1, r0, rrx
   16de0:	andeq	r7, r1, r8, rrx
   16de4:	andeq	r7, r1, r8, asr r0
   16de8:	andeq	r7, r1, r8, rrx
   16dec:	andeq	r6, r1, ip, asr #31
   16df0:	andeq	r7, r1, r8, rrx
   16df4:	andeq	r7, r1, r8, rrx
   16df8:	andeq	r7, r1, r8, rrx
   16dfc:	andeq	r7, r1, r8, asr r0
   16e00:	andeq	r7, r1, r8, asr r0
   16e04:	andeq	r7, r1, r8, asr r0
   16e08:	andeq	r7, r1, r8, asr r0
   16e0c:	andeq	r7, r1, r8, asr r0
   16e10:	andeq	r7, r1, r8, asr r0
   16e14:	andeq	r7, r1, r8, asr r0
   16e18:	andeq	r7, r1, r8, asr r0
   16e1c:	andeq	r7, r1, r8, asr r0
   16e20:	andeq	r7, r1, r8, asr r0
   16e24:	andeq	r7, r1, r8, asr r0
   16e28:	andeq	r7, r1, r8, asr r0
   16e2c:	andeq	r7, r1, r8, asr r0
   16e30:	andeq	r7, r1, r8, asr r0
   16e34:	andeq	r7, r1, r8, asr r0
   16e38:	andeq	r7, r1, r8, asr r0
   16e3c:	andeq	r7, r1, r8, rrx
   16e40:	andeq	r7, r1, r8, rrx
   16e44:	andeq	r7, r1, r8, rrx
   16e48:	andeq	r7, r1, r8, rrx
   16e4c:	andeq	r6, r1, r0, lsr #31
   16e50:	andeq	r7, r1, r8, ror #1
   16e54:	andeq	r7, r1, r8, asr r0
   16e58:	andeq	r7, r1, r8, asr r0
   16e5c:	andeq	r7, r1, r8, asr r0
   16e60:	andeq	r7, r1, r8, asr r0
   16e64:	andeq	r7, r1, r8, asr r0
   16e68:	andeq	r7, r1, r8, asr r0
   16e6c:	andeq	r7, r1, r8, asr r0
   16e70:	andeq	r7, r1, r8, asr r0
   16e74:	andeq	r7, r1, r8, asr r0
   16e78:	andeq	r7, r1, r8, asr r0
   16e7c:	andeq	r7, r1, r8, asr r0
   16e80:	andeq	r7, r1, r8, asr r0
   16e84:	andeq	r7, r1, r8, asr r0
   16e88:	andeq	r7, r1, r8, asr r0
   16e8c:	andeq	r7, r1, r8, asr r0
   16e90:	andeq	r7, r1, r8, asr r0
   16e94:	andeq	r7, r1, r8, asr r0
   16e98:	andeq	r7, r1, r8, asr r0
   16e9c:	andeq	r7, r1, r8, asr r0
   16ea0:	andeq	r7, r1, r8, asr r0
   16ea4:	andeq	r7, r1, r8, asr r0
   16ea8:	andeq	r7, r1, r8, asr r0
   16eac:	andeq	r7, r1, r8, asr r0
   16eb0:	andeq	r7, r1, r8, asr r0
   16eb4:	andeq	r7, r1, r8, asr r0
   16eb8:	andeq	r7, r1, r8, asr r0
   16ebc:	andeq	r7, r1, r8, rrx
   16ec0:	andeq	r6, r1, r0, ror pc
   16ec4:	andeq	r7, r1, r8, asr r0
   16ec8:	andeq	r7, r1, r8, rrx
   16ecc:	andeq	r7, r1, r8, asr r0
   16ed0:	andeq	r7, r1, r8, rrx
   16ed4:	andeq	r7, r1, r8, asr r0
   16ed8:	andeq	r7, r1, r8, asr r0
   16edc:	andeq	r7, r1, r8, asr r0
   16ee0:	andeq	r7, r1, r8, asr r0
   16ee4:	andeq	r7, r1, r8, asr r0
   16ee8:	andeq	r7, r1, r8, asr r0
   16eec:	andeq	r7, r1, r8, asr r0
   16ef0:	andeq	r7, r1, r8, asr r0
   16ef4:	andeq	r7, r1, r8, asr r0
   16ef8:	andeq	r7, r1, r8, asr r0
   16efc:	andeq	r7, r1, r8, asr r0
   16f00:	andeq	r7, r1, r8, asr r0
   16f04:	andeq	r7, r1, r8, asr r0
   16f08:	andeq	r7, r1, r8, asr r0
   16f0c:	andeq	r7, r1, r8, asr r0
   16f10:	andeq	r7, r1, r8, asr r0
   16f14:	andeq	r7, r1, r8, asr r0
   16f18:	andeq	r7, r1, r8, asr r0
   16f1c:	andeq	r7, r1, r8, asr r0
   16f20:	andeq	r7, r1, r8, asr r0
   16f24:	andeq	r7, r1, r8, asr r0
   16f28:	andeq	r7, r1, r8, asr r0
   16f2c:	andeq	r7, r1, r8, asr r0
   16f30:	andeq	r7, r1, r8, asr r0
   16f34:	andeq	r7, r1, r8, asr r0
   16f38:	andeq	r7, r1, r8, asr r0
   16f3c:	andeq	r6, r1, ip, asr #30
   16f40:	andeq	r7, r1, r8, rrx
   16f44:	andeq	r6, r1, ip, asr #30
   16f48:	andeq	r7, r1, r0, rrx
   16f4c:	ldr	r3, [sp, #24]
   16f50:	mov	r6, #0
   16f54:	cmn	r3, #1
   16f58:	bne	16904 <ftello64@plt+0x5294>
   16f5c:	ldr	r3, [sp, #44]	; 0x2c
   16f60:	ldrb	r3, [r3, #1]
   16f64:	adds	r3, r3, #0
   16f68:	movne	r3, #1
   16f6c:	b	1690c <ftello64@plt+0x529c>
   16f70:	ldr	r3, [sp, #176]	; 0xb0
   16f74:	mov	r6, #0
   16f78:	cmp	r3, #2
   16f7c:	bne	16a4c <ftello64@plt+0x53dc>
   16f80:	ldr	r3, [sp, #64]	; 0x40
   16f84:	cmp	r3, #0
   16f88:	bne	177c0 <ftello64@plt+0x6150>
   16f8c:	add	sl, sl, #1
   16f90:	ldr	r6, [sp, #36]	; 0x24
   16f94:	str	r3, [sp, #32]
   16f98:	mov	r4, #92	; 0x5c
   16f9c:	b	16958 <ftello64@plt+0x52e8>
   16fa0:	ldr	r3, [sp, #176]	; 0xb0
   16fa4:	mov	r6, #0
   16fa8:	cmp	r3, #2
   16fac:	bne	16a80 <ftello64@plt+0x5410>
   16fb0:	ldr	r3, [sp, #40]	; 0x28
   16fb4:	cmp	r3, #0
   16fb8:	bne	1729c <ftello64@plt+0x5c2c>
   16fbc:	mov	r1, r7
   16fc0:	str	r3, [sp, #32]
   16fc4:	mov	r4, #63	; 0x3f
   16fc8:	b	16924 <ftello64@plt+0x52b4>
   16fcc:	ldr	r3, [sp, #176]	; 0xb0
   16fd0:	mov	r6, #0
   16fd4:	cmp	r3, #2
   16fd8:	bne	16ad0 <ftello64@plt+0x5460>
   16fdc:	ldr	r3, [sp, #64]	; 0x40
   16fe0:	cmp	r3, #0
   16fe4:	bne	177c0 <ftello64@plt+0x6150>
   16fe8:	ldr	r2, [sp, #84]	; 0x54
   16fec:	adds	r3, fp, #0
   16ff0:	movne	r3, #1
   16ff4:	cmp	r2, #0
   16ff8:	movne	r3, #0
   16ffc:	cmp	r3, #0
   17000:	strne	fp, [sp, #84]	; 0x54
   17004:	movne	fp, #0
   17008:	bne	17038 <ftello64@plt+0x59c8>
   1700c:	cmp	fp, r8
   17010:	movhi	r3, #39	; 0x27
   17014:	strbhi	r3, [r9, r8]
   17018:	add	r3, r8, #1
   1701c:	cmp	fp, r3
   17020:	movhi	r2, #92	; 0x5c
   17024:	strbhi	r2, [r9, r3]
   17028:	add	r3, r8, #2
   1702c:	cmp	fp, r3
   17030:	movhi	r2, #39	; 0x27
   17034:	strbhi	r2, [r9, r3]
   17038:	ldr	r3, [sp, #64]	; 0x40
   1703c:	add	r8, r8, #3
   17040:	mov	r1, r7
   17044:	str	r7, [sp, #32]
   17048:	str	r7, [sp, #76]	; 0x4c
   1704c:	str	r3, [sp, #36]	; 0x24
   17050:	mov	r4, #39	; 0x27
   17054:	b	16924 <ftello64@plt+0x52b4>
   17058:	mov	r6, #0
   1705c:	b	16ae8 <ftello64@plt+0x5478>
   17060:	mov	r6, #0
   17064:	b	16cdc <ftello64@plt+0x566c>
   17068:	mov	r6, #0
   1706c:	b	16cfc <ftello64@plt+0x568c>
   17070:	str	r7, [sp, #32]
   17074:	mov	r6, #0
   17078:	b	16d04 <ftello64@plt+0x5694>
   1707c:	mov	r6, #0
   17080:	b	16d2c <ftello64@plt+0x56bc>
   17084:	mov	r6, #0
   17088:	b	16af8 <ftello64@plt+0x5488>
   1708c:	mov	r6, #0
   17090:	b	16bc0 <ftello64@plt+0x5550>
   17094:	mov	r6, #0
   17098:	b	16b90 <ftello64@plt+0x5520>
   1709c:	mov	r6, #0
   170a0:	mov	r3, #116	; 0x74
   170a4:	b	16b98 <ftello64@plt+0x5528>
   170a8:	mov	r6, #0
   170ac:	b	16bd4 <ftello64@plt+0x5564>
   170b0:	mov	r6, #0
   170b4:	b	16be8 <ftello64@plt+0x5578>
   170b8:	ldr	r3, [sp, #56]	; 0x38
   170bc:	mov	r6, #0
   170c0:	cmp	r3, #0
   170c4:	bne	16c08 <ftello64@plt+0x5598>
   170c8:	ldr	r3, [sp, #96]	; 0x60
   170cc:	cmp	r3, #0
   170d0:	addne	sl, sl, #1
   170d4:	bne	1647c <ftello64@plt+0x4e0c>
   170d8:	ldr	r1, [sp, #52]	; 0x34
   170dc:	str	r3, [sp, #32]
   170e0:	mov	r4, r3
   170e4:	b	16924 <ftello64@plt+0x52b4>
   170e8:	mov	r6, #0
   170ec:	ldr	r3, [sp, #80]	; 0x50
   170f0:	cmp	r3, #1
   170f4:	bne	172e4 <ftello64@plt+0x5c74>
   170f8:	bl	114d8 <__ctype_b_loc@plt>
   170fc:	ldr	r2, [sp, #80]	; 0x50
   17100:	sxth	r3, r4
   17104:	mov	r1, r2
   17108:	lsl	r3, r3, #1
   1710c:	ldr	r2, [r0]
   17110:	ldrh	r3, [r2, r3]
   17114:	and	r3, r3, #16384	; 0x4000
   17118:	cmp	r3, #0
   1711c:	movne	r3, #1
   17120:	moveq	r3, #0
   17124:	str	r3, [sp, #32]
   17128:	moveq	r3, #1
   1712c:	movne	r3, #0
   17130:	ldr	r2, [sp, #56]	; 0x38
   17134:	and	r3, r3, r2
   17138:	ands	r3, r3, #255	; 0xff
   1713c:	beq	16d10 <ftello64@plt+0x56a0>
   17140:	add	r1, sl, r1
   17144:	mov	r0, #0
   17148:	ldr	r7, [sp, #40]	; 0x28
   1714c:	ldr	r2, [sp, #36]	; 0x24
   17150:	ldr	lr, [sp, #52]	; 0x34
   17154:	b	17204 <ftello64@plt+0x5b94>
   17158:	cmp	r7, #0
   1715c:	bne	17558 <ftello64@plt+0x5ee8>
   17160:	eor	r0, r2, #1
   17164:	ands	r0, lr, r0
   17168:	beq	171a0 <ftello64@plt+0x5b30>
   1716c:	cmp	fp, r8
   17170:	movhi	r2, #39	; 0x27
   17174:	strbhi	r2, [r9, r8]
   17178:	add	r2, r8, #1
   1717c:	cmp	fp, r2
   17180:	movhi	ip, #36	; 0x24
   17184:	strbhi	ip, [r9, r2]
   17188:	add	r2, r8, #2
   1718c:	cmp	fp, r2
   17190:	movhi	ip, #39	; 0x27
   17194:	strbhi	ip, [r9, r2]
   17198:	add	r8, r8, #3
   1719c:	mov	r2, r0
   171a0:	cmp	fp, r8
   171a4:	movhi	r0, #92	; 0x5c
   171a8:	strbhi	r0, [r9, r8]
   171ac:	add	r0, r8, #1
   171b0:	cmp	fp, r0
   171b4:	lsrhi	ip, r4, #6
   171b8:	addhi	ip, ip, #48	; 0x30
   171bc:	strbhi	ip, [r9, r0]
   171c0:	add	ip, r8, #2
   171c4:	cmp	fp, ip
   171c8:	lsrhi	r0, r4, #3
   171cc:	andhi	r0, r0, #7
   171d0:	addhi	r0, r0, #48	; 0x30
   171d4:	add	sl, sl, #1
   171d8:	strbhi	r0, [r9, ip]
   171dc:	and	r4, r4, #7
   171e0:	cmp	sl, r1
   171e4:	add	r4, r4, #48	; 0x30
   171e8:	add	r8, r8, #3
   171ec:	bcs	17570 <ftello64@plt+0x5f00>
   171f0:	mov	r0, r3
   171f4:	cmp	fp, r8
   171f8:	strbhi	r4, [r9, r8]
   171fc:	ldrb	r4, [r5, #1]!
   17200:	add	r8, r8, #1
   17204:	cmp	r3, #0
   17208:	bne	17158 <ftello64@plt+0x5ae8>
   1720c:	cmp	r6, #0
   17210:	bne	172b4 <ftello64@plt+0x5c44>
   17214:	eor	r6, r0, #1
   17218:	and	r6, r6, r2
   1721c:	add	sl, sl, #1
   17220:	cmp	r1, sl
   17224:	uxtb	r6, r6
   17228:	bls	172dc <ftello64@plt+0x5c6c>
   1722c:	cmp	r6, #0
   17230:	beq	171f4 <ftello64@plt+0x5b84>
   17234:	cmp	fp, r8
   17238:	movhi	r2, #39	; 0x27
   1723c:	strbhi	r2, [r9, r8]
   17240:	add	r2, r8, #1
   17244:	cmp	fp, r2
   17248:	movhi	ip, #39	; 0x27
   1724c:	strbhi	ip, [r9, r2]
   17250:	add	r8, r8, #2
   17254:	mov	r6, r3
   17258:	mov	r2, r3
   1725c:	b	171f4 <ftello64@plt+0x5b84>
   17260:	ldr	r3, [sp, #184]	; 0xb8
   17264:	cmp	r3, #0
   17268:	beq	16940 <ftello64@plt+0x52d0>
   1726c:	lsr	r2, r4, #5
   17270:	mov	r0, r3
   17274:	uxtb	r2, r2
   17278:	and	r3, r4, #31
   1727c:	ldr	r2, [r0, r2, lsl #2]
   17280:	lsr	r3, r2, r3
   17284:	tst	r3, #1
   17288:	beq	16940 <ftello64@plt+0x52d0>
   1728c:	ldr	r3, [sp, #40]	; 0x28
   17290:	cmp	r3, #0
   17294:	beq	16b2c <ftello64@plt+0x54bc>
   17298:	mov	r3, r1
   1729c:	str	r3, [sp, #64]	; 0x40
   172a0:	mov	sl, r9
   172a4:	ldr	r3, [sp, #56]	; 0x38
   172a8:	mov	r9, fp
   172ac:	ldr	r2, [sp, #64]	; 0x40
   172b0:	b	174a0 <ftello64@plt+0x5e30>
   172b4:	cmp	fp, r8
   172b8:	eor	r6, r0, #1
   172bc:	movhi	ip, #92	; 0x5c
   172c0:	and	r6, r6, r2
   172c4:	add	sl, sl, #1
   172c8:	strbhi	ip, [r9, r8]
   172cc:	cmp	r1, sl
   172d0:	add	r8, r8, #1
   172d4:	uxtb	r6, r6
   172d8:	bhi	1722c <ftello64@plt+0x5bbc>
   172dc:	str	r2, [sp, #36]	; 0x24
   172e0:	b	16958 <ftello64@plt+0x52e8>
   172e4:	ldr	r3, [sp, #24]
   172e8:	cmn	r3, #1
   172ec:	mov	r3, #0
   172f0:	str	r3, [sp, #128]	; 0x80
   172f4:	str	r3, [sp, #132]	; 0x84
   172f8:	beq	175ec <ftello64@plt+0x5f7c>
   172fc:	mov	r2, r7
   17300:	mov	r3, #0
   17304:	str	r7, [sp, #104]	; 0x68
   17308:	str	r5, [sp, #116]	; 0x74
   1730c:	mov	r7, r3
   17310:	mov	r5, r2
   17314:	str	r4, [sp, #32]
   17318:	str	r6, [sp, #108]	; 0x6c
   1731c:	str	r8, [sp, #112]	; 0x70
   17320:	ldr	r3, [sp, #44]	; 0x2c
   17324:	add	r6, sl, r7
   17328:	add	r4, r3, r6
   1732c:	ldr	r3, [sp, #24]
   17330:	mov	r1, r4
   17334:	sub	r2, r3, r6
   17338:	add	r0, sp, #124	; 0x7c
   1733c:	add	r3, sp, #128	; 0x80
   17340:	bl	2d748 <ftello64@plt+0x1c0d8>
   17344:	subs	r8, r0, #0
   17348:	beq	176d0 <ftello64@plt+0x6060>
   1734c:	cmn	r8, #1
   17350:	beq	176a8 <ftello64@plt+0x6038>
   17354:	cmn	r8, #2
   17358:	beq	17640 <ftello64@plt+0x5fd0>
   1735c:	ldr	r3, [sp, #64]	; 0x40
   17360:	cmp	r3, #0
   17364:	beq	17424 <ftello64@plt+0x5db4>
   17368:	cmp	r8, #1
   1736c:	beq	17424 <ftello64@plt+0x5db4>
   17370:	sub	r3, r8, #1
   17374:	add	r6, r3, r6
   17378:	ldr	r3, [sp, #44]	; 0x2c
   1737c:	add	r6, r3, r6
   17380:	ldrb	r3, [r4, #1]!
   17384:	sub	r3, r3, #91	; 0x5b
   17388:	cmp	r3, #33	; 0x21
   1738c:	ldrls	pc, [pc, r3, lsl #2]
   17390:	b	1741c <ftello64@plt+0x5dac>
   17394:	andeq	r7, r1, r8, lsl #9
   17398:	andeq	r7, r1, r8, lsl #9
   1739c:	andeq	r7, r1, ip, lsl r4
   173a0:	andeq	r7, r1, r8, lsl #9
   173a4:	andeq	r7, r1, ip, lsl r4
   173a8:	andeq	r7, r1, r8, lsl #9
   173ac:	andeq	r7, r1, ip, lsl r4
   173b0:	andeq	r7, r1, ip, lsl r4
   173b4:	andeq	r7, r1, ip, lsl r4
   173b8:	andeq	r7, r1, ip, lsl r4
   173bc:	andeq	r7, r1, ip, lsl r4
   173c0:	andeq	r7, r1, ip, lsl r4
   173c4:	andeq	r7, r1, ip, lsl r4
   173c8:	andeq	r7, r1, ip, lsl r4
   173cc:	andeq	r7, r1, ip, lsl r4
   173d0:	andeq	r7, r1, ip, lsl r4
   173d4:	andeq	r7, r1, ip, lsl r4
   173d8:	andeq	r7, r1, ip, lsl r4
   173dc:	andeq	r7, r1, ip, lsl r4
   173e0:	andeq	r7, r1, ip, lsl r4
   173e4:	andeq	r7, r1, ip, lsl r4
   173e8:	andeq	r7, r1, ip, lsl r4
   173ec:	andeq	r7, r1, ip, lsl r4
   173f0:	andeq	r7, r1, ip, lsl r4
   173f4:	andeq	r7, r1, ip, lsl r4
   173f8:	andeq	r7, r1, ip, lsl r4
   173fc:	andeq	r7, r1, ip, lsl r4
   17400:	andeq	r7, r1, ip, lsl r4
   17404:	andeq	r7, r1, ip, lsl r4
   17408:	andeq	r7, r1, ip, lsl r4
   1740c:	andeq	r7, r1, ip, lsl r4
   17410:	andeq	r7, r1, ip, lsl r4
   17414:	andeq	r7, r1, ip, lsl r4
   17418:	andeq	r7, r1, r8, lsl #9
   1741c:	cmp	r6, r4
   17420:	bne	17380 <ftello64@plt+0x5d10>
   17424:	ldr	r0, [sp, #124]	; 0x7c
   17428:	bl	113f4 <iswprint@plt>
   1742c:	add	r7, r7, r8
   17430:	cmp	r0, #0
   17434:	add	r0, sp, #128	; 0x80
   17438:	moveq	r5, #0
   1743c:	bl	11370 <mbsinit@plt>
   17440:	cmp	r0, #0
   17444:	beq	17320 <ftello64@plt+0x5cb0>
   17448:	ldr	r4, [sp, #32]
   1744c:	str	r5, [sp, #32]
   17450:	ldr	r3, [sp, #32]
   17454:	mov	r1, r7
   17458:	eor	r3, r3, #1
   1745c:	ldr	r7, [sp, #104]	; 0x68
   17460:	ldr	r6, [sp, #108]	; 0x6c
   17464:	ldr	r8, [sp, #112]	; 0x70
   17468:	ldr	r5, [sp, #116]	; 0x74
   1746c:	uxtb	r3, r3
   17470:	cmp	r1, #1
   17474:	bls	17130 <ftello64@plt+0x5ac0>
   17478:	ldr	r2, [sp, #56]	; 0x38
   1747c:	and	r3, r3, r2
   17480:	uxtb	r3, r3
   17484:	b	17140 <ftello64@plt+0x5ad0>
   17488:	mov	r3, #2
   1748c:	str	r3, [sp, #176]	; 0xb0
   17490:	ldr	r2, [sp, #64]	; 0x40
   17494:	ldr	r3, [sp, #56]	; 0x38
   17498:	mov	sl, r9
   1749c:	mov	r9, fp
   174a0:	and	r3, r3, r2
   174a4:	tst	r3, #255	; 0xff
   174a8:	ldr	r3, [sp, #176]	; 0xb0
   174ac:	movne	r3, #4
   174b0:	str	r3, [sp, #176]	; 0xb0
   174b4:	ldr	r3, [sp, #180]	; 0xb4
   174b8:	mov	ip, #0
   174bc:	bic	r3, r3, #2
   174c0:	str	r3, [sp, #4]
   174c4:	ldr	r3, [sp, #192]	; 0xc0
   174c8:	ldr	r2, [sp, #44]	; 0x2c
   174cc:	str	r3, [sp, #16]
   174d0:	ldr	r3, [sp, #188]	; 0xbc
   174d4:	mov	r1, r9
   174d8:	str	r3, [sp, #12]
   174dc:	ldr	r3, [sp, #176]	; 0xb0
   174e0:	mov	r0, sl
   174e4:	str	r3, [sp]
   174e8:	str	ip, [sp, #8]
   174ec:	ldr	r3, [sp, #24]
   174f0:	bl	16350 <ftello64@plt+0x4ce0>
   174f4:	mov	fp, r0
   174f8:	mov	r0, fp
   174fc:	add	sp, sp, #140	; 0x8c
   17500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17504:	mov	r4, #92	; 0x5c
   17508:	mov	r1, #0
   1750c:	mov	r3, r4
   17510:	b	16b04 <ftello64@plt+0x5494>
   17514:	mov	r3, #0
   17518:	ldr	r1, [sp, #52]	; 0x34
   1751c:	str	r3, [sp, #32]
   17520:	mov	r4, #63	; 0x3f
   17524:	b	16924 <ftello64@plt+0x52b4>
   17528:	cmp	fp, #0
   1752c:	beq	17588 <ftello64@plt+0x5f18>
   17530:	mov	r3, #39	; 0x27
   17534:	strb	r3, [r9]
   17538:	mov	r3, #0
   1753c:	str	r3, [sp, #40]	; 0x28
   17540:	mov	r3, #1
   17544:	str	r3, [sp, #68]	; 0x44
   17548:	ldr	r3, [pc, #448]	; 17710 <ftello64@plt+0x60a0>
   1754c:	mov	r8, #1
   17550:	str	r3, [sp, #72]	; 0x48
   17554:	b	16738 <ftello64@plt+0x50c8>
   17558:	ldr	r3, [sp, #40]	; 0x28
   1755c:	mov	sl, r9
   17560:	str	r3, [sp, #56]	; 0x38
   17564:	mov	r9, fp
   17568:	ldr	r2, [sp, #64]	; 0x40
   1756c:	b	174a0 <ftello64@plt+0x5e30>
   17570:	str	r2, [sp, #36]	; 0x24
   17574:	b	16988 <ftello64@plt+0x5318>
   17578:	mov	r1, #0
   1757c:	str	r3, [sp, #32]
   17580:	mov	r4, #63	; 0x3f
   17584:	b	16924 <ftello64@plt+0x52b4>
   17588:	ldr	r3, [pc, #384]	; 17710 <ftello64@plt+0x60a0>
   1758c:	str	r3, [sp, #72]	; 0x48
   17590:	mov	r3, #0
   17594:	str	r3, [sp, #40]	; 0x28
   17598:	mov	r3, #1
   1759c:	str	r3, [sp, #68]	; 0x44
   175a0:	mov	r8, r3
   175a4:	b	16738 <ftello64@plt+0x50c8>
   175a8:	bl	1164c <abort@plt>
   175ac:	cmp	fp, #0
   175b0:	beq	17610 <ftello64@plt+0x5fa0>
   175b4:	mov	r2, #1
   175b8:	mov	r3, #34	; 0x22
   175bc:	strb	r3, [r9]
   175c0:	mov	r8, r2
   175c4:	mov	r3, r2
   175c8:	str	r2, [sp, #68]	; 0x44
   175cc:	str	r3, [sp, #56]	; 0x38
   175d0:	ldr	r3, [pc, #316]	; 17714 <ftello64@plt+0x60a4>
   175d4:	ldr	r1, [sp, #56]	; 0x38
   175d8:	str	r3, [sp, #72]	; 0x48
   175dc:	ldr	r2, [sp, #176]	; 0xb0
   175e0:	ldr	ip, [sp, #40]	; 0x28
   175e4:	ldr	lr, [sp, #176]	; 0xb0
   175e8:	b	1641c <ftello64@plt+0x4dac>
   175ec:	ldr	r0, [sp, #44]	; 0x2c
   175f0:	bl	114fc <strlen@plt>
   175f4:	str	r0, [sp, #24]
   175f8:	b	172fc <ftello64@plt+0x5c8c>
   175fc:	mov	r7, #0
   17600:	ldr	r1, [sp, #52]	; 0x34
   17604:	str	r3, [sp, #32]
   17608:	mov	r4, #48	; 0x30
   1760c:	b	16924 <ftello64@plt+0x52b4>
   17610:	mov	r3, #1
   17614:	str	r3, [sp, #68]	; 0x44
   17618:	mov	r8, r3
   1761c:	b	175cc <ftello64@plt+0x5f5c>
   17620:	mov	r3, #2
   17624:	mov	sl, r9
   17628:	str	r3, [sp, #176]	; 0xb0
   1762c:	mov	r9, fp
   17630:	ldr	r3, [sp, #56]	; 0x38
   17634:	b	174a0 <ftello64@plt+0x5e30>
   17638:	ldr	r6, [sp, #48]	; 0x30
   1763c:	b	170ec <ftello64@plt+0x5a7c>
   17640:	ldr	r0, [sp, #24]
   17644:	mov	ip, r6
   17648:	cmp	r0, ip
   1764c:	mov	r1, r7
   17650:	mov	r2, r4
   17654:	ldr	r7, [sp, #104]	; 0x68
   17658:	ldr	r4, [sp, #32]
   1765c:	ldr	r6, [sp, #108]	; 0x6c
   17660:	ldr	r8, [sp, #112]	; 0x70
   17664:	ldr	r5, [sp, #116]	; 0x74
   17668:	bls	17698 <ftello64@plt+0x6028>
   1766c:	ldrb	r3, [r2]
   17670:	cmp	r3, #0
   17674:	bne	17688 <ftello64@plt+0x6018>
   17678:	b	177a8 <ftello64@plt+0x6138>
   1767c:	ldrb	r3, [r2, #1]!
   17680:	cmp	r3, #0
   17684:	beq	177a8 <ftello64@plt+0x6138>
   17688:	add	r1, r1, #1
   1768c:	add	r3, sl, r1
   17690:	cmp	r0, r3
   17694:	bhi	1767c <ftello64@plt+0x600c>
   17698:	mov	r2, #0
   1769c:	mov	r3, r7
   176a0:	str	r2, [sp, #32]
   176a4:	b	17470 <ftello64@plt+0x5e00>
   176a8:	mov	r1, r7
   176ac:	ldr	r7, [sp, #104]	; 0x68
   176b0:	mov	r2, #0
   176b4:	ldr	r4, [sp, #32]
   176b8:	ldr	r6, [sp, #108]	; 0x6c
   176bc:	ldr	r8, [sp, #112]	; 0x70
   176c0:	ldr	r5, [sp, #116]	; 0x74
   176c4:	mov	r3, r7
   176c8:	str	r2, [sp, #32]
   176cc:	b	17470 <ftello64@plt+0x5e00>
   176d0:	mov	r3, r5
   176d4:	eor	r3, r3, #1
   176d8:	ldr	r4, [sp, #32]
   176dc:	mov	r1, r7
   176e0:	str	r5, [sp, #32]
   176e4:	ldr	r7, [sp, #104]	; 0x68
   176e8:	ldr	r6, [sp, #108]	; 0x6c
   176ec:	ldr	r8, [sp, #112]	; 0x70
   176f0:	ldr	r5, [sp, #116]	; 0x74
   176f4:	uxtb	r3, r3
   176f8:	b	17470 <ftello64@plt+0x5e00>
   176fc:	mov	sl, r9
   17700:	str	r3, [sp, #56]	; 0x38
   17704:	mov	r9, fp
   17708:	ldr	r2, [sp, #64]	; 0x40
   1770c:	b	174a0 <ftello64@plt+0x5e30>
   17710:	muleq	r3, ip, sl
   17714:	andeq	r0, r3, ip, ror #14
   17718:	andeq	r0, r3, r0, lsr #21
   1771c:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   17720:	ldr	r2, [sp, #44]	; 0x2c
   17724:	ldrb	r1, [r2, r3]
   17728:	sub	r2, r1, #33	; 0x21
   1772c:	uxtb	r2, r2
   17730:	cmp	r2, #29
   17734:	bhi	177b4 <ftello64@plt+0x6144>
   17738:	ldr	r0, [pc, #-36]	; 1771c <ftello64@plt+0x60ac>
   1773c:	mov	ip, #1
   17740:	ands	r2, r0, ip, lsl r2
   17744:	beq	177d4 <ftello64@plt+0x6164>
   17748:	ldr	r2, [sp, #40]	; 0x28
   1774c:	cmp	r2, #0
   17750:	bne	178c8 <ftello64@plt+0x6258>
   17754:	add	r2, r8, #1
   17758:	cmp	fp, r8
   1775c:	strbhi	r4, [r9, r8]
   17760:	cmp	fp, r2
   17764:	movhi	r0, #34	; 0x22
   17768:	strbhi	r0, [r9, r2]
   1776c:	add	r2, r8, #2
   17770:	cmp	fp, r2
   17774:	movhi	r0, #34	; 0x22
   17778:	strbhi	r0, [r9, r2]
   1777c:	add	r2, r8, #3
   17780:	cmp	fp, r2
   17784:	mov	sl, r3
   17788:	ldr	r3, [sp, #40]	; 0x28
   1778c:	movhi	r0, #63	; 0x3f
   17790:	mov	r4, r1
   17794:	strbhi	r0, [r9, r2]
   17798:	add	r8, r8, #4
   1779c:	mov	r1, r3
   177a0:	str	r3, [sp, #32]
   177a4:	b	16924 <ftello64@plt+0x52b4>
   177a8:	str	r3, [sp, #32]
   177ac:	mov	r3, r7
   177b0:	b	17470 <ftello64@plt+0x5e00>
   177b4:	mov	r1, #0
   177b8:	str	r1, [sp, #32]
   177bc:	b	16924 <ftello64@plt+0x52b4>
   177c0:	mov	sl, r9
   177c4:	ldr	r3, [sp, #56]	; 0x38
   177c8:	mov	r9, fp
   177cc:	ldr	r2, [sp, #64]	; 0x40
   177d0:	b	174a0 <ftello64@plt+0x5e30>
   177d4:	str	r2, [sp, #32]
   177d8:	mov	r1, #0
   177dc:	b	16924 <ftello64@plt+0x52b4>
   177e0:	ldr	r2, [sp, #76]	; 0x4c
   177e4:	mov	sl, r9
   177e8:	mov	r9, fp
   177ec:	mov	fp, r8
   177f0:	ldr	r1, [sp, #72]	; 0x48
   177f4:	cmp	r1, #0
   177f8:	moveq	r3, #0
   177fc:	andne	r3, r2, #1
   17800:	cmp	r3, #0
   17804:	beq	17830 <ftello64@plt+0x61c0>
   17808:	ldrb	r3, [r1]
   1780c:	cmp	r3, #0
   17810:	beq	17830 <ftello64@plt+0x61c0>
   17814:	mov	r2, r1
   17818:	cmp	r9, fp
   1781c:	strbhi	r3, [sl, fp]
   17820:	ldrb	r3, [r2, #1]!
   17824:	add	fp, fp, #1
   17828:	cmp	r3, #0
   1782c:	bne	17818 <ftello64@plt+0x61a8>
   17830:	cmp	r9, fp
   17834:	movhi	r3, #0
   17838:	strbhi	r3, [sl, fp]
   1783c:	b	174f8 <ftello64@plt+0x5e88>
   17840:	ldr	r3, [sp, #192]	; 0xc0
   17844:	mov	ip, #5
   17848:	str	r3, [sp, #16]
   1784c:	ldr	r3, [sp, #188]	; 0xbc
   17850:	ldr	r2, [sp, #44]	; 0x2c
   17854:	str	r3, [sp, #12]
   17858:	ldr	r3, [sp, #184]	; 0xb8
   1785c:	ldr	r1, [sp, #84]	; 0x54
   17860:	str	r3, [sp, #8]
   17864:	ldr	r3, [sp, #180]	; 0xb4
   17868:	mov	r0, r9
   1786c:	str	r3, [sp, #4]
   17870:	str	ip, [sp]
   17874:	ldr	r3, [sp, #24]
   17878:	bl	16350 <ftello64@plt+0x4ce0>
   1787c:	mov	fp, r0
   17880:	b	174f8 <ftello64@plt+0x5e88>
   17884:	mov	sl, r9
   17888:	mov	r9, fp
   1788c:	mov	fp, r8
   17890:	b	177f0 <ftello64@plt+0x6180>
   17894:	ldr	r1, [sp, #176]	; 0xb0
   17898:	bl	16230 <ftello64@plt+0x4bc0>
   1789c:	str	r0, [sp, #192]	; 0xc0
   178a0:	b	1680c <ftello64@plt+0x519c>
   178a4:	ldr	r1, [sp, #176]	; 0xb0
   178a8:	bl	16230 <ftello64@plt+0x4bc0>
   178ac:	str	r0, [sp, #188]	; 0xbc
   178b0:	b	167ec <ftello64@plt+0x517c>
   178b4:	mov	sl, r9
   178b8:	mov	r2, r3
   178bc:	mov	r9, fp
   178c0:	mov	fp, r8
   178c4:	b	177f0 <ftello64@plt+0x6180>
   178c8:	mov	sl, r9
   178cc:	mov	r9, fp
   178d0:	b	174b4 <ftello64@plt+0x5e44>
   178d4:	push	{r4, r5, r6, lr}
   178d8:	mov	r5, r0
   178dc:	bl	11514 <__errno_location@plt>
   178e0:	cmp	r5, #0
   178e4:	mov	r1, #48	; 0x30
   178e8:	mov	r4, r0
   178ec:	ldr	r0, [pc, #16]	; 17904 <ftello64@plt+0x6294>
   178f0:	ldr	r6, [r4]
   178f4:	movne	r0, r5
   178f8:	bl	2c520 <ftello64@plt+0x1aeb0>
   178fc:	str	r6, [r4]
   17900:	pop	{r4, r5, r6, pc}
   17904:	andeq	r2, r4, ip, lsl #16
   17908:	ldr	r3, [pc, #12]	; 1791c <ftello64@plt+0x62ac>
   1790c:	cmp	r0, #0
   17910:	moveq	r0, r3
   17914:	ldr	r0, [r0]
   17918:	bx	lr
   1791c:	andeq	r2, r4, ip, lsl #16
   17920:	ldr	r3, [pc, #12]	; 17934 <ftello64@plt+0x62c4>
   17924:	cmp	r0, #0
   17928:	moveq	r0, r3
   1792c:	str	r1, [r0]
   17930:	bx	lr
   17934:	andeq	r2, r4, ip, lsl #16
   17938:	ldr	r3, [pc, #52]	; 17974 <ftello64@plt+0x6304>
   1793c:	cmp	r0, #0
   17940:	moveq	r0, r3
   17944:	add	r3, r0, #8
   17948:	push	{lr}		; (str lr, [sp, #-4]!)
   1794c:	lsr	lr, r1, #5
   17950:	and	r1, r1, #31
   17954:	ldr	ip, [r3, lr, lsl #2]
   17958:	lsr	r0, ip, r1
   1795c:	eor	r2, r2, r0
   17960:	and	r2, r2, #1
   17964:	and	r0, r0, #1
   17968:	eor	r1, ip, r2, lsl r1
   1796c:	str	r1, [r3, lr, lsl #2]
   17970:	pop	{pc}		; (ldr pc, [sp], #4)
   17974:	andeq	r2, r4, ip, lsl #16
   17978:	ldr	r3, [pc, #16]	; 17990 <ftello64@plt+0x6320>
   1797c:	cmp	r0, #0
   17980:	movne	r3, r0
   17984:	ldr	r0, [r3, #4]
   17988:	str	r1, [r3, #4]
   1798c:	bx	lr
   17990:	andeq	r2, r4, ip, lsl #16
   17994:	ldr	r3, [pc, #44]	; 179c8 <ftello64@plt+0x6358>
   17998:	cmp	r0, #0
   1799c:	moveq	r0, r3
   179a0:	mov	ip, #10
   179a4:	cmp	r2, #0
   179a8:	cmpne	r1, #0
   179ac:	str	ip, [r0]
   179b0:	beq	179c0 <ftello64@plt+0x6350>
   179b4:	str	r1, [r0, #40]	; 0x28
   179b8:	str	r2, [r0, #44]	; 0x2c
   179bc:	bx	lr
   179c0:	push	{r4, lr}
   179c4:	bl	1164c <abort@plt>
   179c8:	andeq	r2, r4, ip, lsl #16
   179cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   179d0:	sub	sp, sp, #24
   179d4:	ldr	ip, [pc, #108]	; 17a48 <ftello64@plt+0x63d8>
   179d8:	ldr	r4, [sp, #56]	; 0x38
   179dc:	mov	r9, r2
   179e0:	cmp	r4, #0
   179e4:	moveq	r4, ip
   179e8:	mov	sl, r3
   179ec:	mov	r7, r0
   179f0:	mov	r8, r1
   179f4:	bl	11514 <__errno_location@plt>
   179f8:	ldr	r3, [r4, #44]	; 0x2c
   179fc:	mov	r1, r8
   17a00:	ldr	r6, [r0]
   17a04:	str	r3, [sp, #16]
   17a08:	ldr	r2, [r4, #40]	; 0x28
   17a0c:	add	r3, r4, #8
   17a10:	str	r3, [sp, #8]
   17a14:	str	r2, [sp, #12]
   17a18:	ldr	r2, [r4, #4]
   17a1c:	mov	r5, r0
   17a20:	str	r2, [sp, #4]
   17a24:	ldr	ip, [r4]
   17a28:	mov	r3, sl
   17a2c:	mov	r2, r9
   17a30:	mov	r0, r7
   17a34:	str	ip, [sp]
   17a38:	bl	16350 <ftello64@plt+0x4ce0>
   17a3c:	str	r6, [r5]
   17a40:	add	sp, sp, #24
   17a44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17a48:	andeq	r2, r4, ip, lsl #16
   17a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a50:	cmp	r2, #0
   17a54:	sub	sp, sp, #36	; 0x24
   17a58:	ldr	r4, [pc, #164]	; 17b04 <ftello64@plt+0x6494>
   17a5c:	mov	r8, r1
   17a60:	movne	r4, r2
   17a64:	mov	r7, r0
   17a68:	bl	11514 <__errno_location@plt>
   17a6c:	ldr	r3, [r4, #44]	; 0x2c
   17a70:	ldr	r5, [r4, #4]
   17a74:	add	r9, r4, #8
   17a78:	orr	r5, r5, #1
   17a7c:	mov	r1, #0
   17a80:	mov	r2, r7
   17a84:	ldr	fp, [r0]
   17a88:	str	r3, [sp, #16]
   17a8c:	ldr	r3, [r4, #40]	; 0x28
   17a90:	stmib	sp, {r5, r9}
   17a94:	str	r3, [sp, #12]
   17a98:	ldr	r3, [r4]
   17a9c:	mov	r6, r0
   17aa0:	str	r3, [sp]
   17aa4:	mov	r0, r1
   17aa8:	mov	r3, r8
   17aac:	bl	16350 <ftello64@plt+0x4ce0>
   17ab0:	add	r1, r0, #1
   17ab4:	mov	r0, r1
   17ab8:	str	r1, [sp, #28]
   17abc:	bl	2bfdc <ftello64@plt+0x1a96c>
   17ac0:	ldr	r3, [r4, #44]	; 0x2c
   17ac4:	ldr	r1, [sp, #28]
   17ac8:	str	r3, [sp, #16]
   17acc:	ldr	r3, [r4, #40]	; 0x28
   17ad0:	str	r5, [sp, #4]
   17ad4:	str	r3, [sp, #12]
   17ad8:	str	r9, [sp, #8]
   17adc:	ldr	ip, [r4]
   17ae0:	mov	r3, r8
   17ae4:	mov	r2, r7
   17ae8:	str	ip, [sp]
   17aec:	mov	sl, r0
   17af0:	bl	16350 <ftello64@plt+0x4ce0>
   17af4:	mov	r0, sl
   17af8:	str	fp, [r6]
   17afc:	add	sp, sp, #36	; 0x24
   17b00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b04:	andeq	r2, r4, ip, lsl #16
   17b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b0c:	cmp	r3, #0
   17b10:	sub	sp, sp, #44	; 0x2c
   17b14:	ldr	r4, [pc, #192]	; 17bdc <ftello64@plt+0x656c>
   17b18:	mov	r6, r2
   17b1c:	movne	r4, r3
   17b20:	mov	r9, r1
   17b24:	mov	r8, r0
   17b28:	bl	11514 <__errno_location@plt>
   17b2c:	ldr	r3, [r4, #44]	; 0x2c
   17b30:	ldr	r5, [r4, #4]
   17b34:	add	sl, r4, #8
   17b38:	cmp	r6, #0
   17b3c:	orreq	r5, r5, #1
   17b40:	mov	r1, #0
   17b44:	ldr	r2, [r0]
   17b48:	str	r3, [sp, #16]
   17b4c:	ldr	r3, [r4, #40]	; 0x28
   17b50:	stmib	sp, {r5, sl}
   17b54:	str	r3, [sp, #12]
   17b58:	ldr	r3, [r4]
   17b5c:	mov	r7, r0
   17b60:	str	r2, [sp, #28]
   17b64:	str	r3, [sp]
   17b68:	mov	r2, r8
   17b6c:	mov	r3, r9
   17b70:	mov	r0, r1
   17b74:	bl	16350 <ftello64@plt+0x4ce0>
   17b78:	add	r1, r0, #1
   17b7c:	mov	fp, r0
   17b80:	mov	r0, r1
   17b84:	str	r1, [sp, #36]	; 0x24
   17b88:	bl	2bfdc <ftello64@plt+0x1a96c>
   17b8c:	ldr	r3, [r4, #44]	; 0x2c
   17b90:	mov	r2, r8
   17b94:	str	r3, [sp, #16]
   17b98:	ldr	r3, [r4, #40]	; 0x28
   17b9c:	str	r5, [sp, #4]
   17ba0:	str	r3, [sp, #12]
   17ba4:	str	sl, [sp, #8]
   17ba8:	ldr	ip, [r4]
   17bac:	ldr	r1, [sp, #36]	; 0x24
   17bb0:	mov	r3, r9
   17bb4:	str	ip, [sp]
   17bb8:	str	r0, [sp, #32]
   17bbc:	bl	16350 <ftello64@plt+0x4ce0>
   17bc0:	ldr	r2, [sp, #28]
   17bc4:	cmp	r6, #0
   17bc8:	str	r2, [r7]
   17bcc:	ldr	r0, [sp, #32]
   17bd0:	strne	fp, [r6]
   17bd4:	add	sp, sp, #44	; 0x2c
   17bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17bdc:	andeq	r2, r4, ip, lsl #16
   17be0:	push	{r4, r5, r6, r7, r8, lr}
   17be4:	ldr	r6, [pc, #116]	; 17c60 <ftello64@plt+0x65f0>
   17be8:	ldr	r3, [r6, #4]
   17bec:	ldr	r7, [r6]
   17bf0:	cmp	r3, #1
   17bf4:	movgt	r5, r7
   17bf8:	movgt	r4, #1
   17bfc:	ble	17c1c <ftello64@plt+0x65ac>
   17c00:	ldr	r0, [r5, #12]
   17c04:	bl	153e0 <ftello64@plt+0x3d70>
   17c08:	ldr	r3, [r6, #4]
   17c0c:	add	r4, r4, #1
   17c10:	cmp	r3, r4
   17c14:	add	r5, r5, #8
   17c18:	bgt	17c00 <ftello64@plt+0x6590>
   17c1c:	ldr	r0, [r7, #4]
   17c20:	ldr	r4, [pc, #60]	; 17c64 <ftello64@plt+0x65f4>
   17c24:	cmp	r0, r4
   17c28:	beq	17c3c <ftello64@plt+0x65cc>
   17c2c:	bl	153e0 <ftello64@plt+0x3d70>
   17c30:	mov	r3, #256	; 0x100
   17c34:	str	r4, [r6, #12]
   17c38:	str	r3, [r6, #8]
   17c3c:	ldr	r4, [pc, #36]	; 17c68 <ftello64@plt+0x65f8>
   17c40:	cmp	r7, r4
   17c44:	beq	17c54 <ftello64@plt+0x65e4>
   17c48:	mov	r0, r7
   17c4c:	bl	153e0 <ftello64@plt+0x3d70>
   17c50:	str	r4, [r6]
   17c54:	mov	r3, #1
   17c58:	str	r3, [r6, #4]
   17c5c:	pop	{r4, r5, r6, r7, r8, pc}
   17c60:	muleq	r4, r0, r1
   17c64:	andeq	r2, r4, ip, lsr r8
   17c68:	muleq	r4, r8, r1
   17c6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c70:	sub	sp, sp, #44	; 0x2c
   17c74:	mov	r5, r0
   17c78:	mov	sl, r1
   17c7c:	bl	11514 <__errno_location@plt>
   17c80:	ldr	r4, [pc, #400]	; 17e18 <ftello64@plt+0x67a8>
   17c84:	cmn	r5, #-2147483647	; 0x80000001
   17c88:	ldr	r6, [r4]
   17c8c:	mov	r8, r0
   17c90:	movne	r0, #0
   17c94:	moveq	r0, #1
   17c98:	ldr	r3, [r8]
   17c9c:	orrs	r0, r0, r5, lsr #31
   17ca0:	str	r3, [sp, #24]
   17ca4:	bne	17e14 <ftello64@plt+0x67a4>
   17ca8:	ldr	r2, [r4, #4]
   17cac:	cmp	r5, r2
   17cb0:	blt	17d10 <ftello64@plt+0x66a0>
   17cb4:	add	r7, r4, #8
   17cb8:	cmp	r6, r7
   17cbc:	str	r2, [sp, #36]	; 0x24
   17cc0:	beq	17de4 <ftello64@plt+0x6774>
   17cc4:	mov	r3, #8
   17cc8:	sub	r2, r5, r2
   17ccc:	mov	r0, r6
   17cd0:	str	r3, [sp]
   17cd4:	add	r2, r2, #1
   17cd8:	mvn	r3, #-2147483648	; 0x80000000
   17cdc:	add	r1, sp, #36	; 0x24
   17ce0:	bl	2c1f8 <ftello64@plt+0x1ab88>
   17ce4:	mov	r6, r0
   17ce8:	str	r0, [r4]
   17cec:	ldr	r0, [r4, #4]
   17cf0:	ldr	r2, [sp, #36]	; 0x24
   17cf4:	mov	r1, #0
   17cf8:	sub	r2, r2, r0
   17cfc:	add	r0, r6, r0, lsl #3
   17d00:	lsl	r2, r2, #3
   17d04:	bl	11550 <memset@plt>
   17d08:	ldr	r3, [sp, #36]	; 0x24
   17d0c:	str	r3, [r4, #4]
   17d10:	ldr	r4, [pc, #260]	; 17e1c <ftello64@plt+0x67ac>
   17d14:	add	fp, r6, r5, lsl #3
   17d18:	ldr	r9, [r6, r5, lsl #3]
   17d1c:	ldr	r0, [r4, #4]
   17d20:	ldr	r3, [r4]
   17d24:	ldr	r7, [fp, #4]
   17d28:	ldr	r1, [r4, #44]	; 0x2c
   17d2c:	ldr	r2, [r4, #40]	; 0x28
   17d30:	orr	r0, r0, #1
   17d34:	str	r3, [sp]
   17d38:	add	r3, r4, #8
   17d3c:	str	r0, [sp, #28]
   17d40:	str	r0, [sp, #4]
   17d44:	str	r1, [sp, #16]
   17d48:	str	r2, [sp, #12]
   17d4c:	str	r3, [sp, #8]
   17d50:	mov	r0, r7
   17d54:	mov	r1, r9
   17d58:	mvn	r3, #0
   17d5c:	mov	r2, sl
   17d60:	bl	16350 <ftello64@plt+0x4ce0>
   17d64:	cmp	r9, r0
   17d68:	bhi	17dd0 <ftello64@plt+0x6760>
   17d6c:	add	r3, r4, #48	; 0x30
   17d70:	add	r9, r0, #1
   17d74:	cmp	r7, r3
   17d78:	str	r9, [r6, r5, lsl #3]
   17d7c:	beq	17d88 <ftello64@plt+0x6718>
   17d80:	mov	r0, r7
   17d84:	bl	153e0 <ftello64@plt+0x3d70>
   17d88:	mov	r0, r9
   17d8c:	bl	2bfdc <ftello64@plt+0x1a96c>
   17d90:	ldr	ip, [r4, #44]	; 0x2c
   17d94:	ldr	r3, [r4]
   17d98:	ldr	lr, [r4, #40]	; 0x28
   17d9c:	ldr	r4, [pc, #124]	; 17e20 <ftello64@plt+0x67b0>
   17da0:	mov	r2, sl
   17da4:	mov	r1, r9
   17da8:	str	r0, [fp, #4]
   17dac:	str	r4, [sp, #8]
   17db0:	ldr	r4, [sp, #28]
   17db4:	str	r3, [sp]
   17db8:	str	r4, [sp, #4]
   17dbc:	str	ip, [sp, #16]
   17dc0:	str	lr, [sp, #12]
   17dc4:	mvn	r3, #0
   17dc8:	mov	r7, r0
   17dcc:	bl	16350 <ftello64@plt+0x4ce0>
   17dd0:	ldr	r3, [sp, #24]
   17dd4:	mov	r0, r7
   17dd8:	str	r3, [r8]
   17ddc:	add	sp, sp, #44	; 0x2c
   17de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17de4:	mov	r3, #8
   17de8:	sub	r2, r5, r2
   17dec:	str	r3, [sp]
   17df0:	add	r1, sp, #36	; 0x24
   17df4:	add	r2, r2, #1
   17df8:	mvn	r3, #-2147483648	; 0x80000000
   17dfc:	bl	2c1f8 <ftello64@plt+0x1ab88>
   17e00:	mov	r6, r0
   17e04:	ldm	r7, {r0, r1}
   17e08:	str	r6, [r4]
   17e0c:	stm	r6, {r0, r1}
   17e10:	b	17cec <ftello64@plt+0x667c>
   17e14:	bl	1164c <abort@plt>
   17e18:	muleq	r4, r0, r1
   17e1c:	andeq	r2, r4, ip, lsl #16
   17e20:	andeq	r2, r4, r4, lsl r8
   17e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e28:	sub	sp, sp, #52	; 0x34
   17e2c:	mov	r5, r0
   17e30:	mov	sl, r1
   17e34:	mov	fp, r2
   17e38:	bl	11514 <__errno_location@plt>
   17e3c:	ldr	r4, [pc, #408]	; 17fdc <ftello64@plt+0x696c>
   17e40:	cmn	r5, #-2147483647	; 0x80000001
   17e44:	ldr	r6, [r4]
   17e48:	mov	r8, r0
   17e4c:	movne	r0, #0
   17e50:	moveq	r0, #1
   17e54:	ldr	r3, [r8]
   17e58:	orrs	r0, r0, r5, lsr #31
   17e5c:	str	r3, [sp, #28]
   17e60:	bne	17fd8 <ftello64@plt+0x6968>
   17e64:	ldr	r2, [r4, #4]
   17e68:	cmp	r5, r2
   17e6c:	blt	17ecc <ftello64@plt+0x685c>
   17e70:	add	r7, r4, #8
   17e74:	cmp	r6, r7
   17e78:	str	r2, [sp, #44]	; 0x2c
   17e7c:	beq	17fa8 <ftello64@plt+0x6938>
   17e80:	mov	r3, #8
   17e84:	sub	r2, r5, r2
   17e88:	mov	r0, r6
   17e8c:	str	r3, [sp]
   17e90:	add	r2, r2, #1
   17e94:	mvn	r3, #-2147483648	; 0x80000000
   17e98:	add	r1, sp, #44	; 0x2c
   17e9c:	bl	2c1f8 <ftello64@plt+0x1ab88>
   17ea0:	mov	r6, r0
   17ea4:	str	r0, [r4]
   17ea8:	ldr	r0, [r4, #4]
   17eac:	ldr	r2, [sp, #44]	; 0x2c
   17eb0:	mov	r1, #0
   17eb4:	sub	r2, r2, r0
   17eb8:	add	r0, r6, r0, lsl #3
   17ebc:	lsl	r2, r2, #3
   17ec0:	bl	11550 <memset@plt>
   17ec4:	ldr	r3, [sp, #44]	; 0x2c
   17ec8:	str	r3, [r4, #4]
   17ecc:	ldr	r4, [pc, #268]	; 17fe0 <ftello64@plt+0x6970>
   17ed0:	add	r3, r6, r5, lsl #3
   17ed4:	str	r3, [sp, #32]
   17ed8:	ldr	r7, [r3, #4]
   17edc:	ldr	r0, [r4, #4]
   17ee0:	ldr	r3, [r4]
   17ee4:	ldr	r9, [r6, r5, lsl #3]
   17ee8:	ldr	r1, [r4, #44]	; 0x2c
   17eec:	ldr	r2, [r4, #40]	; 0x28
   17ef0:	orr	r0, r0, #1
   17ef4:	str	r3, [sp]
   17ef8:	add	r3, r4, #8
   17efc:	str	r0, [sp, #36]	; 0x24
   17f00:	str	r0, [sp, #4]
   17f04:	str	r1, [sp, #16]
   17f08:	str	r2, [sp, #12]
   17f0c:	str	r3, [sp, #8]
   17f10:	mov	r0, r7
   17f14:	mov	r1, r9
   17f18:	mov	r3, fp
   17f1c:	mov	r2, sl
   17f20:	bl	16350 <ftello64@plt+0x4ce0>
   17f24:	cmp	r9, r0
   17f28:	bhi	17f94 <ftello64@plt+0x6924>
   17f2c:	add	r3, r4, #48	; 0x30
   17f30:	add	r9, r0, #1
   17f34:	cmp	r7, r3
   17f38:	str	r9, [r6, r5, lsl #3]
   17f3c:	beq	17f48 <ftello64@plt+0x68d8>
   17f40:	mov	r0, r7
   17f44:	bl	153e0 <ftello64@plt+0x3d70>
   17f48:	mov	r0, r9
   17f4c:	bl	2bfdc <ftello64@plt+0x1a96c>
   17f50:	ldr	ip, [sp, #32]
   17f54:	ldr	lr, [r4, #44]	; 0x2c
   17f58:	ldr	r5, [r4, #40]	; 0x28
   17f5c:	mov	r3, fp
   17f60:	mov	r2, sl
   17f64:	mov	r1, r9
   17f68:	str	r0, [ip, #4]
   17f6c:	ldr	ip, [r4]
   17f70:	ldr	r4, [pc, #108]	; 17fe4 <ftello64@plt+0x6974>
   17f74:	str	lr, [sp, #16]
   17f78:	str	r4, [sp, #8]
   17f7c:	ldr	r4, [sp, #36]	; 0x24
   17f80:	str	r5, [sp, #12]
   17f84:	str	r4, [sp, #4]
   17f88:	str	ip, [sp]
   17f8c:	mov	r7, r0
   17f90:	bl	16350 <ftello64@plt+0x4ce0>
   17f94:	ldr	r3, [sp, #28]
   17f98:	mov	r0, r7
   17f9c:	str	r3, [r8]
   17fa0:	add	sp, sp, #52	; 0x34
   17fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fa8:	mov	r3, #8
   17fac:	sub	r2, r5, r2
   17fb0:	str	r3, [sp]
   17fb4:	add	r1, sp, #44	; 0x2c
   17fb8:	add	r2, r2, #1
   17fbc:	mvn	r3, #-2147483648	; 0x80000000
   17fc0:	bl	2c1f8 <ftello64@plt+0x1ab88>
   17fc4:	mov	r6, r0
   17fc8:	ldm	r7, {r0, r1}
   17fcc:	str	r6, [r4]
   17fd0:	stm	r6, {r0, r1}
   17fd4:	b	17ea8 <ftello64@plt+0x6838>
   17fd8:	bl	1164c <abort@plt>
   17fdc:	muleq	r4, r0, r1
   17fe0:	andeq	r2, r4, ip, lsl #16
   17fe4:	andeq	r2, r4, r4, lsl r8
   17fe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17fec:	sub	sp, sp, #44	; 0x2c
   17ff0:	mov	sl, r0
   17ff4:	bl	11514 <__errno_location@plt>
   17ff8:	ldr	r4, [pc, #352]	; 18160 <ftello64@plt+0x6af0>
   17ffc:	ldr	r2, [r4, #4]
   18000:	ldr	r5, [r4]
   18004:	cmp	r2, #0
   18008:	ldr	r3, [r0]
   1800c:	mov	r8, r0
   18010:	str	r3, [sp, #28]
   18014:	bgt	18070 <ftello64@plt+0x6a00>
   18018:	add	r6, r4, #8
   1801c:	cmp	r5, r6
   18020:	str	r2, [sp, #36]	; 0x24
   18024:	beq	18130 <ftello64@plt+0x6ac0>
   18028:	mov	r3, #8
   1802c:	mov	r0, r5
   18030:	str	r3, [sp]
   18034:	rsb	r2, r2, #1
   18038:	mvn	r3, #-2147483648	; 0x80000000
   1803c:	add	r1, sp, #36	; 0x24
   18040:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18044:	mov	r5, r0
   18048:	str	r0, [r4]
   1804c:	ldr	r0, [r4, #4]
   18050:	ldr	r2, [sp, #36]	; 0x24
   18054:	mov	r1, #0
   18058:	sub	r2, r2, r0
   1805c:	add	r0, r5, r0, lsl #3
   18060:	lsl	r2, r2, #3
   18064:	bl	11550 <memset@plt>
   18068:	ldr	r3, [sp, #36]	; 0x24
   1806c:	str	r3, [r4, #4]
   18070:	ldr	r4, [pc, #236]	; 18164 <ftello64@plt+0x6af4>
   18074:	ldr	r9, [r5]
   18078:	ldr	r6, [r5, #4]
   1807c:	ldr	r7, [r4, #4]
   18080:	ldr	r1, [r4, #44]	; 0x2c
   18084:	ldr	r2, [r4, #40]	; 0x28
   18088:	ldr	r3, [r4]
   1808c:	orr	r7, r7, #1
   18090:	add	fp, r4, #8
   18094:	str	r1, [sp, #16]
   18098:	str	r2, [sp, #12]
   1809c:	str	r3, [sp]
   180a0:	str	r7, [sp, #4]
   180a4:	str	fp, [sp, #8]
   180a8:	mov	r1, r9
   180ac:	mov	r0, r6
   180b0:	mvn	r3, #0
   180b4:	mov	r2, sl
   180b8:	bl	16350 <ftello64@plt+0x4ce0>
   180bc:	cmp	r9, r0
   180c0:	bhi	1811c <ftello64@plt+0x6aac>
   180c4:	add	r3, r4, #48	; 0x30
   180c8:	add	r9, r0, #1
   180cc:	cmp	r6, r3
   180d0:	str	r9, [r5]
   180d4:	beq	180e0 <ftello64@plt+0x6a70>
   180d8:	mov	r0, r6
   180dc:	bl	153e0 <ftello64@plt+0x3d70>
   180e0:	mov	r0, r9
   180e4:	bl	2bfdc <ftello64@plt+0x1a96c>
   180e8:	ldr	ip, [r4, #44]	; 0x2c
   180ec:	ldr	r3, [r4]
   180f0:	ldr	lr, [r4, #40]	; 0x28
   180f4:	mov	r2, sl
   180f8:	mov	r1, r9
   180fc:	str	r0, [r5, #4]
   18100:	str	r3, [sp]
   18104:	stmib	sp, {r7, fp}
   18108:	str	ip, [sp, #16]
   1810c:	str	lr, [sp, #12]
   18110:	mvn	r3, #0
   18114:	mov	r6, r0
   18118:	bl	16350 <ftello64@plt+0x4ce0>
   1811c:	ldr	r3, [sp, #28]
   18120:	mov	r0, r6
   18124:	str	r3, [r8]
   18128:	add	sp, sp, #44	; 0x2c
   1812c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18130:	mov	r3, #8
   18134:	str	r3, [sp]
   18138:	add	r1, sp, #36	; 0x24
   1813c:	rsb	r2, r2, #1
   18140:	mvn	r3, #-2147483648	; 0x80000000
   18144:	mov	r0, #0
   18148:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1814c:	mov	r5, r0
   18150:	ldm	r6, {r0, r1}
   18154:	str	r5, [r4]
   18158:	stm	r5, {r0, r1}
   1815c:	b	1804c <ftello64@plt+0x69dc>
   18160:	muleq	r4, r0, r1
   18164:	andeq	r2, r4, ip, lsl #16
   18168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1816c:	sub	sp, sp, #44	; 0x2c
   18170:	mov	r9, r0
   18174:	mov	sl, r1
   18178:	bl	11514 <__errno_location@plt>
   1817c:	ldr	r4, [pc, #364]	; 182f0 <ftello64@plt+0x6c80>
   18180:	ldr	r2, [r4, #4]
   18184:	ldr	r5, [r4]
   18188:	cmp	r2, #0
   1818c:	ldr	r3, [r0]
   18190:	mov	r7, r0
   18194:	str	r3, [sp, #24]
   18198:	bgt	181f4 <ftello64@plt+0x6b84>
   1819c:	add	r6, r4, #8
   181a0:	cmp	r5, r6
   181a4:	str	r2, [sp, #36]	; 0x24
   181a8:	beq	182c0 <ftello64@plt+0x6c50>
   181ac:	mov	r3, #8
   181b0:	mov	r0, r5
   181b4:	str	r3, [sp]
   181b8:	rsb	r2, r2, #1
   181bc:	mvn	r3, #-2147483648	; 0x80000000
   181c0:	add	r1, sp, #36	; 0x24
   181c4:	bl	2c1f8 <ftello64@plt+0x1ab88>
   181c8:	mov	r5, r0
   181cc:	str	r0, [r4]
   181d0:	ldr	r0, [r4, #4]
   181d4:	ldr	r2, [sp, #36]	; 0x24
   181d8:	mov	r1, #0
   181dc:	sub	r2, r2, r0
   181e0:	add	r0, r5, r0, lsl #3
   181e4:	lsl	r2, r2, #3
   181e8:	bl	11550 <memset@plt>
   181ec:	ldr	r3, [sp, #36]	; 0x24
   181f0:	str	r3, [r4, #4]
   181f4:	ldr	r4, [pc, #248]	; 182f4 <ftello64@plt+0x6c84>
   181f8:	ldr	r8, [r5]
   181fc:	ldr	r6, [r5, #4]
   18200:	ldr	r0, [r4, #4]
   18204:	ldr	r1, [r4, #44]	; 0x2c
   18208:	ldr	r2, [r4, #40]	; 0x28
   1820c:	ldr	r3, [r4]
   18210:	orr	r0, r0, #1
   18214:	add	fp, r4, #8
   18218:	str	r0, [sp, #28]
   1821c:	str	r0, [sp, #4]
   18220:	str	r1, [sp, #16]
   18224:	str	r2, [sp, #12]
   18228:	str	r3, [sp]
   1822c:	str	fp, [sp, #8]
   18230:	mov	r1, r8
   18234:	mov	r0, r6
   18238:	mov	r3, sl
   1823c:	mov	r2, r9
   18240:	bl	16350 <ftello64@plt+0x4ce0>
   18244:	cmp	r8, r0
   18248:	bhi	182ac <ftello64@plt+0x6c3c>
   1824c:	add	r3, r4, #48	; 0x30
   18250:	add	r8, r0, #1
   18254:	cmp	r6, r3
   18258:	str	r8, [r5]
   1825c:	beq	18268 <ftello64@plt+0x6bf8>
   18260:	mov	r0, r6
   18264:	bl	153e0 <ftello64@plt+0x3d70>
   18268:	mov	r0, r8
   1826c:	bl	2bfdc <ftello64@plt+0x1a96c>
   18270:	ldr	lr, [r4, #44]	; 0x2c
   18274:	ldr	ip, [r4]
   18278:	mov	r3, sl
   1827c:	mov	r2, r9
   18280:	mov	r1, r8
   18284:	str	r0, [r5, #4]
   18288:	ldr	r5, [r4, #40]	; 0x28
   1828c:	ldr	r4, [sp, #28]
   18290:	str	fp, [sp, #8]
   18294:	str	r4, [sp, #4]
   18298:	str	lr, [sp, #16]
   1829c:	str	r5, [sp, #12]
   182a0:	str	ip, [sp]
   182a4:	mov	r6, r0
   182a8:	bl	16350 <ftello64@plt+0x4ce0>
   182ac:	ldr	r3, [sp, #24]
   182b0:	mov	r0, r6
   182b4:	str	r3, [r7]
   182b8:	add	sp, sp, #44	; 0x2c
   182bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182c0:	mov	r3, #8
   182c4:	str	r3, [sp]
   182c8:	add	r1, sp, #36	; 0x24
   182cc:	rsb	r2, r2, #1
   182d0:	mvn	r3, #-2147483648	; 0x80000000
   182d4:	mov	r0, #0
   182d8:	bl	2c1f8 <ftello64@plt+0x1ab88>
   182dc:	mov	r5, r0
   182e0:	ldm	r6, {r0, r1}
   182e4:	str	r5, [r4]
   182e8:	stm	r5, {r0, r1}
   182ec:	b	181d0 <ftello64@plt+0x6b60>
   182f0:	muleq	r4, r0, r1
   182f4:	andeq	r2, r4, ip, lsl #16
   182f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182fc:	sub	sp, sp, #132	; 0x84
   18300:	mov	r5, r1
   18304:	mov	r4, r0
   18308:	mov	r9, r2
   1830c:	add	r0, sp, #80	; 0x50
   18310:	mov	r2, #48	; 0x30
   18314:	mov	r1, #0
   18318:	bl	11550 <memset@plt>
   1831c:	cmp	r5, #10
   18320:	beq	184d8 <ftello64@plt+0x6e68>
   18324:	add	lr, sp, #80	; 0x50
   18328:	str	r5, [sp, #80]	; 0x50
   1832c:	ldm	lr!, {r0, r1, r2, r3}
   18330:	add	ip, sp, #32
   18334:	ldr	r6, [pc, #416]	; 184dc <ftello64@plt+0x6e6c>
   18338:	stmia	ip!, {r0, r1, r2, r3}
   1833c:	ldm	lr!, {r0, r1, r2, r3}
   18340:	stmia	ip!, {r0, r1, r2, r3}
   18344:	ldm	lr, {r0, r1, r2, r3}
   18348:	stm	ip, {r0, r1, r2, r3}
   1834c:	bl	11514 <__errno_location@plt>
   18350:	cmn	r4, #-2147483647	; 0x80000001
   18354:	ldr	r5, [r6]
   18358:	mov	r7, r0
   1835c:	movne	r0, #0
   18360:	moveq	r0, #1
   18364:	ldr	r3, [r7]
   18368:	orrs	r0, r0, r4, lsr #31
   1836c:	str	r3, [sp, #24]
   18370:	bne	184d8 <ftello64@plt+0x6e68>
   18374:	ldr	r2, [r6, #4]
   18378:	cmp	r4, r2
   1837c:	blt	183dc <ftello64@plt+0x6d6c>
   18380:	add	r8, r6, #8
   18384:	cmp	r5, r8
   18388:	str	r2, [sp, #80]	; 0x50
   1838c:	beq	184a8 <ftello64@plt+0x6e38>
   18390:	mov	r3, #8
   18394:	sub	r2, r4, r2
   18398:	mov	r0, r5
   1839c:	str	r3, [sp]
   183a0:	add	r2, r2, #1
   183a4:	add	r1, sp, #80	; 0x50
   183a8:	mvn	r3, #-2147483648	; 0x80000000
   183ac:	bl	2c1f8 <ftello64@plt+0x1ab88>
   183b0:	mov	r5, r0
   183b4:	str	r0, [r6]
   183b8:	ldr	r0, [r6, #4]
   183bc:	ldr	r2, [sp, #80]	; 0x50
   183c0:	mov	r1, #0
   183c4:	sub	r2, r2, r0
   183c8:	add	r0, r5, r0, lsl #3
   183cc:	lsl	r2, r2, #3
   183d0:	bl	11550 <memset@plt>
   183d4:	ldr	r3, [sp, #80]	; 0x50
   183d8:	str	r3, [r6, #4]
   183dc:	add	fp, r5, r4, lsl #3
   183e0:	ldr	r1, [sp, #36]	; 0x24
   183e4:	ldr	r8, [r5, r4, lsl #3]
   183e8:	ldr	r6, [fp, #4]
   183ec:	ldr	r2, [sp, #72]	; 0x48
   183f0:	ldr	r3, [sp, #32]
   183f4:	ldr	ip, [sp, #76]	; 0x4c
   183f8:	orr	r1, r1, #1
   183fc:	add	sl, sp, #40	; 0x28
   18400:	str	r1, [sp, #28]
   18404:	str	r1, [sp, #4]
   18408:	str	r2, [sp, #12]
   1840c:	str	r3, [sp]
   18410:	mov	r0, r6
   18414:	mov	r1, r8
   18418:	str	ip, [sp, #16]
   1841c:	str	sl, [sp, #8]
   18420:	mvn	r3, #0
   18424:	mov	r2, r9
   18428:	bl	16350 <ftello64@plt+0x4ce0>
   1842c:	cmp	r8, r0
   18430:	bhi	18494 <ftello64@plt+0x6e24>
   18434:	ldr	r3, [pc, #164]	; 184e0 <ftello64@plt+0x6e70>
   18438:	add	r8, r0, #1
   1843c:	cmp	r6, r3
   18440:	str	r8, [r5, r4, lsl #3]
   18444:	beq	18450 <ftello64@plt+0x6de0>
   18448:	mov	r0, r6
   1844c:	bl	153e0 <ftello64@plt+0x3d70>
   18450:	mov	r0, r8
   18454:	bl	2bfdc <ftello64@plt+0x1a96c>
   18458:	ldr	lr, [sp, #76]	; 0x4c
   1845c:	ldr	r3, [sp, #32]
   18460:	ldr	ip, [sp, #72]	; 0x48
   18464:	ldr	r4, [sp, #28]
   18468:	mov	r2, r9
   1846c:	mov	r1, r8
   18470:	str	r0, [fp, #4]
   18474:	str	r3, [sp]
   18478:	str	sl, [sp, #8]
   1847c:	str	r4, [sp, #4]
   18480:	str	lr, [sp, #16]
   18484:	str	ip, [sp, #12]
   18488:	mvn	r3, #0
   1848c:	mov	r6, r0
   18490:	bl	16350 <ftello64@plt+0x4ce0>
   18494:	ldr	r3, [sp, #24]
   18498:	mov	r0, r6
   1849c:	str	r3, [r7]
   184a0:	add	sp, sp, #132	; 0x84
   184a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184a8:	mov	r3, #8
   184ac:	sub	r2, r4, r2
   184b0:	add	r1, sp, #80	; 0x50
   184b4:	str	r3, [sp]
   184b8:	add	r2, r2, #1
   184bc:	mvn	r3, #-2147483648	; 0x80000000
   184c0:	bl	2c1f8 <ftello64@plt+0x1ab88>
   184c4:	mov	r5, r0
   184c8:	ldm	r8, {r0, r1}
   184cc:	str	r5, [r6]
   184d0:	stm	r5, {r0, r1}
   184d4:	b	183b8 <ftello64@plt+0x6d48>
   184d8:	bl	1164c <abort@plt>
   184dc:	muleq	r4, r0, r1
   184e0:	andeq	r2, r4, ip, lsr r8
   184e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184e8:	sub	sp, sp, #132	; 0x84
   184ec:	mov	r5, r1
   184f0:	mov	r4, r0
   184f4:	mov	r9, r2
   184f8:	add	r0, sp, #80	; 0x50
   184fc:	mov	r2, #48	; 0x30
   18500:	mov	r1, #0
   18504:	mov	sl, r3
   18508:	bl	11550 <memset@plt>
   1850c:	cmp	r5, #10
   18510:	beq	186cc <ftello64@plt+0x705c>
   18514:	add	lr, sp, #80	; 0x50
   18518:	str	r5, [sp, #80]	; 0x50
   1851c:	ldm	lr!, {r0, r1, r2, r3}
   18520:	add	ip, sp, #32
   18524:	ldr	r6, [pc, #420]	; 186d0 <ftello64@plt+0x7060>
   18528:	stmia	ip!, {r0, r1, r2, r3}
   1852c:	ldm	lr!, {r0, r1, r2, r3}
   18530:	stmia	ip!, {r0, r1, r2, r3}
   18534:	ldm	lr, {r0, r1, r2, r3}
   18538:	stm	ip, {r0, r1, r2, r3}
   1853c:	bl	11514 <__errno_location@plt>
   18540:	cmn	r4, #-2147483647	; 0x80000001
   18544:	ldr	r5, [r6]
   18548:	mov	r7, r0
   1854c:	movne	r0, #0
   18550:	moveq	r0, #1
   18554:	ldr	r3, [r7]
   18558:	orrs	r0, r0, r4, lsr #31
   1855c:	str	r3, [sp, #24]
   18560:	bne	186cc <ftello64@plt+0x705c>
   18564:	ldr	r2, [r6, #4]
   18568:	cmp	r4, r2
   1856c:	blt	185cc <ftello64@plt+0x6f5c>
   18570:	add	r8, r6, #8
   18574:	cmp	r5, r8
   18578:	str	r2, [sp, #80]	; 0x50
   1857c:	beq	1869c <ftello64@plt+0x702c>
   18580:	mov	r3, #8
   18584:	sub	r2, r4, r2
   18588:	mov	r0, r5
   1858c:	str	r3, [sp]
   18590:	add	r2, r2, #1
   18594:	add	r1, sp, #80	; 0x50
   18598:	mvn	r3, #-2147483648	; 0x80000000
   1859c:	bl	2c1f8 <ftello64@plt+0x1ab88>
   185a0:	mov	r5, r0
   185a4:	str	r0, [r6]
   185a8:	ldr	r0, [r6, #4]
   185ac:	ldr	r2, [sp, #80]	; 0x50
   185b0:	mov	r1, #0
   185b4:	sub	r2, r2, r0
   185b8:	add	r0, r5, r0, lsl #3
   185bc:	lsl	r2, r2, #3
   185c0:	bl	11550 <memset@plt>
   185c4:	ldr	r3, [sp, #80]	; 0x50
   185c8:	str	r3, [r6, #4]
   185cc:	add	fp, r5, r4, lsl #3
   185d0:	ldr	r3, [sp, #32]
   185d4:	ldr	r1, [sp, #36]	; 0x24
   185d8:	ldr	r8, [r5, r4, lsl #3]
   185dc:	ldr	r6, [fp, #4]
   185e0:	ldr	r2, [sp, #72]	; 0x48
   185e4:	ldr	ip, [sp, #76]	; 0x4c
   185e8:	orr	r1, r1, #1
   185ec:	str	r3, [sp]
   185f0:	add	r3, sp, #40	; 0x28
   185f4:	str	r1, [sp, #28]
   185f8:	str	r1, [sp, #4]
   185fc:	str	r2, [sp, #12]
   18600:	str	r3, [sp, #8]
   18604:	mov	r0, r6
   18608:	mov	r1, r8
   1860c:	str	ip, [sp, #16]
   18610:	mov	r3, sl
   18614:	mov	r2, r9
   18618:	bl	16350 <ftello64@plt+0x4ce0>
   1861c:	cmp	r8, r0
   18620:	bhi	18688 <ftello64@plt+0x7018>
   18624:	ldr	r3, [pc, #168]	; 186d4 <ftello64@plt+0x7064>
   18628:	add	r8, r0, #1
   1862c:	cmp	r6, r3
   18630:	str	r8, [r5, r4, lsl #3]
   18634:	beq	18640 <ftello64@plt+0x6fd0>
   18638:	mov	r0, r6
   1863c:	bl	153e0 <ftello64@plt+0x3d70>
   18640:	mov	r0, r8
   18644:	bl	2bfdc <ftello64@plt+0x1a96c>
   18648:	add	lr, sp, #40	; 0x28
   1864c:	ldr	ip, [sp, #76]	; 0x4c
   18650:	ldr	r4, [sp, #72]	; 0x48
   18654:	ldr	r5, [sp, #28]
   18658:	mov	r3, sl
   1865c:	mov	r2, r9
   18660:	mov	r1, r8
   18664:	str	r0, [fp, #4]
   18668:	str	lr, [sp, #8]
   1866c:	ldr	lr, [sp, #32]
   18670:	str	r5, [sp, #4]
   18674:	str	ip, [sp, #16]
   18678:	str	r4, [sp, #12]
   1867c:	str	lr, [sp]
   18680:	mov	r6, r0
   18684:	bl	16350 <ftello64@plt+0x4ce0>
   18688:	ldr	r3, [sp, #24]
   1868c:	mov	r0, r6
   18690:	str	r3, [r7]
   18694:	add	sp, sp, #132	; 0x84
   18698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1869c:	mov	r3, #8
   186a0:	sub	r2, r4, r2
   186a4:	add	r1, sp, #80	; 0x50
   186a8:	str	r3, [sp]
   186ac:	add	r2, r2, #1
   186b0:	mvn	r3, #-2147483648	; 0x80000000
   186b4:	bl	2c1f8 <ftello64@plt+0x1ab88>
   186b8:	mov	r5, r0
   186bc:	ldm	r8, {r0, r1}
   186c0:	str	r5, [r6]
   186c4:	stm	r5, {r0, r1}
   186c8:	b	185a8 <ftello64@plt+0x6f38>
   186cc:	bl	1164c <abort@plt>
   186d0:	muleq	r4, r0, r1
   186d4:	andeq	r2, r4, ip, lsr r8
   186d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186dc:	sub	sp, sp, #124	; 0x7c
   186e0:	mov	r4, r0
   186e4:	mov	r9, r1
   186e8:	add	r0, sp, #72	; 0x48
   186ec:	mov	r2, #48	; 0x30
   186f0:	mov	r1, #0
   186f4:	bl	11550 <memset@plt>
   186f8:	cmp	r4, #10
   186fc:	beq	18888 <ftello64@plt+0x7218>
   18700:	add	lr, sp, #72	; 0x48
   18704:	str	r4, [sp, #72]	; 0x48
   18708:	ldm	lr!, {r0, r1, r2, r3}
   1870c:	add	ip, sp, #24
   18710:	ldr	r5, [pc, #372]	; 1888c <ftello64@plt+0x721c>
   18714:	stmia	ip!, {r0, r1, r2, r3}
   18718:	ldm	lr!, {r0, r1, r2, r3}
   1871c:	stmia	ip!, {r0, r1, r2, r3}
   18720:	ldm	lr, {r0, r1, r2, r3}
   18724:	stm	ip, {r0, r1, r2, r3}
   18728:	bl	11514 <__errno_location@plt>
   1872c:	ldr	r2, [r5, #4]
   18730:	ldr	r4, [r5]
   18734:	cmp	r2, #0
   18738:	mov	r7, r0
   1873c:	ldr	fp, [r0]
   18740:	bgt	1879c <ftello64@plt+0x712c>
   18744:	add	r6, r5, #8
   18748:	cmp	r4, r6
   1874c:	str	r2, [sp, #72]	; 0x48
   18750:	beq	18858 <ftello64@plt+0x71e8>
   18754:	mov	r3, #8
   18758:	mov	r0, r4
   1875c:	str	r3, [sp]
   18760:	rsb	r2, r2, #1
   18764:	add	r1, sp, #72	; 0x48
   18768:	mvn	r3, #-2147483648	; 0x80000000
   1876c:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18770:	mov	r4, r0
   18774:	str	r0, [r5]
   18778:	ldr	r0, [r5, #4]
   1877c:	ldr	r2, [sp, #72]	; 0x48
   18780:	mov	r1, #0
   18784:	sub	r2, r2, r0
   18788:	add	r0, r4, r0, lsl #3
   1878c:	lsl	r2, r2, #3
   18790:	bl	11550 <memset@plt>
   18794:	ldr	r3, [sp, #72]	; 0x48
   18798:	str	r3, [r5, #4]
   1879c:	ldr	r6, [sp, #28]
   187a0:	ldr	r8, [r4]
   187a4:	ldr	r5, [r4, #4]
   187a8:	ldr	r2, [sp, #64]	; 0x40
   187ac:	ldr	r3, [sp, #24]
   187b0:	ldr	ip, [sp, #68]	; 0x44
   187b4:	orr	r6, r6, #1
   187b8:	add	sl, sp, #32
   187bc:	str	r2, [sp, #12]
   187c0:	str	r3, [sp]
   187c4:	str	r6, [sp, #4]
   187c8:	mov	r1, r8
   187cc:	mov	r0, r5
   187d0:	str	ip, [sp, #16]
   187d4:	str	sl, [sp, #8]
   187d8:	mvn	r3, #0
   187dc:	mov	r2, r9
   187e0:	bl	16350 <ftello64@plt+0x4ce0>
   187e4:	cmp	r8, r0
   187e8:	bhi	18848 <ftello64@plt+0x71d8>
   187ec:	ldr	r3, [pc, #156]	; 18890 <ftello64@plt+0x7220>
   187f0:	add	r8, r0, #1
   187f4:	cmp	r5, r3
   187f8:	str	r8, [r4]
   187fc:	beq	18808 <ftello64@plt+0x7198>
   18800:	mov	r0, r5
   18804:	bl	153e0 <ftello64@plt+0x3d70>
   18808:	mov	r0, r8
   1880c:	bl	2bfdc <ftello64@plt+0x1a96c>
   18810:	ldr	lr, [sp, #68]	; 0x44
   18814:	ldr	r3, [sp, #24]
   18818:	ldr	ip, [sp, #64]	; 0x40
   1881c:	mov	r2, r9
   18820:	mov	r1, r8
   18824:	str	r0, [r4, #4]
   18828:	str	r3, [sp]
   1882c:	str	sl, [sp, #8]
   18830:	str	r6, [sp, #4]
   18834:	str	lr, [sp, #16]
   18838:	str	ip, [sp, #12]
   1883c:	mvn	r3, #0
   18840:	mov	r5, r0
   18844:	bl	16350 <ftello64@plt+0x4ce0>
   18848:	mov	r0, r5
   1884c:	str	fp, [r7]
   18850:	add	sp, sp, #124	; 0x7c
   18854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18858:	mov	r3, #8
   1885c:	add	r1, sp, #72	; 0x48
   18860:	str	r3, [sp]
   18864:	rsb	r2, r2, #1
   18868:	mvn	r3, #-2147483648	; 0x80000000
   1886c:	mov	r0, #0
   18870:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18874:	mov	r4, r0
   18878:	ldm	r6, {r0, r1}
   1887c:	str	r4, [r5]
   18880:	stm	r4, {r0, r1}
   18884:	b	18778 <ftello64@plt+0x7108>
   18888:	bl	1164c <abort@plt>
   1888c:	muleq	r4, r0, r1
   18890:	andeq	r2, r4, ip, lsr r8
   18894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18898:	sub	sp, sp, #132	; 0x84
   1889c:	mov	r4, r0
   188a0:	mov	r9, r1
   188a4:	mov	sl, r2
   188a8:	add	r0, sp, #80	; 0x50
   188ac:	mov	r2, #48	; 0x30
   188b0:	mov	r1, #0
   188b4:	bl	11550 <memset@plt>
   188b8:	cmp	r4, #10
   188bc:	beq	18a50 <ftello64@plt+0x73e0>
   188c0:	add	lr, sp, #80	; 0x50
   188c4:	str	r4, [sp, #80]	; 0x50
   188c8:	ldm	lr!, {r0, r1, r2, r3}
   188cc:	add	ip, sp, #32
   188d0:	ldr	r5, [pc, #380]	; 18a54 <ftello64@plt+0x73e4>
   188d4:	stmia	ip!, {r0, r1, r2, r3}
   188d8:	ldm	lr!, {r0, r1, r2, r3}
   188dc:	stmia	ip!, {r0, r1, r2, r3}
   188e0:	ldm	lr, {r0, r1, r2, r3}
   188e4:	stm	ip, {r0, r1, r2, r3}
   188e8:	bl	11514 <__errno_location@plt>
   188ec:	ldr	r2, [r5, #4]
   188f0:	ldr	r4, [r5]
   188f4:	cmp	r2, #0
   188f8:	ldr	r3, [r0]
   188fc:	mov	r7, r0
   18900:	str	r3, [sp, #28]
   18904:	bgt	18960 <ftello64@plt+0x72f0>
   18908:	add	r6, r5, #8
   1890c:	cmp	r4, r6
   18910:	str	r2, [sp, #80]	; 0x50
   18914:	beq	18a20 <ftello64@plt+0x73b0>
   18918:	mov	r3, #8
   1891c:	mov	r0, r4
   18920:	str	r3, [sp]
   18924:	rsb	r2, r2, #1
   18928:	add	r1, sp, #80	; 0x50
   1892c:	mvn	r3, #-2147483648	; 0x80000000
   18930:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18934:	mov	r4, r0
   18938:	str	r0, [r5]
   1893c:	ldr	r0, [r5, #4]
   18940:	ldr	r2, [sp, #80]	; 0x50
   18944:	mov	r1, #0
   18948:	sub	r2, r2, r0
   1894c:	add	r0, r4, r0, lsl #3
   18950:	lsl	r2, r2, #3
   18954:	bl	11550 <memset@plt>
   18958:	ldr	r3, [sp, #80]	; 0x50
   1895c:	str	r3, [r5, #4]
   18960:	ldr	r6, [sp, #36]	; 0x24
   18964:	ldr	r8, [r4]
   18968:	ldr	r5, [r4, #4]
   1896c:	ldr	r2, [sp, #72]	; 0x48
   18970:	ldr	r3, [sp, #32]
   18974:	ldr	ip, [sp, #76]	; 0x4c
   18978:	orr	r6, r6, #1
   1897c:	add	fp, sp, #40	; 0x28
   18980:	str	r2, [sp, #12]
   18984:	str	r3, [sp]
   18988:	str	r6, [sp, #4]
   1898c:	mov	r1, r8
   18990:	mov	r0, r5
   18994:	str	ip, [sp, #16]
   18998:	str	fp, [sp, #8]
   1899c:	mov	r3, sl
   189a0:	mov	r2, r9
   189a4:	bl	16350 <ftello64@plt+0x4ce0>
   189a8:	cmp	r8, r0
   189ac:	bhi	18a0c <ftello64@plt+0x739c>
   189b0:	ldr	r3, [pc, #160]	; 18a58 <ftello64@plt+0x73e8>
   189b4:	add	r8, r0, #1
   189b8:	cmp	r5, r3
   189bc:	str	r8, [r4]
   189c0:	beq	189cc <ftello64@plt+0x735c>
   189c4:	mov	r0, r5
   189c8:	bl	153e0 <ftello64@plt+0x3d70>
   189cc:	mov	r0, r8
   189d0:	bl	2bfdc <ftello64@plt+0x1a96c>
   189d4:	ldr	ip, [sp, #76]	; 0x4c
   189d8:	ldr	lr, [sp, #32]
   189dc:	mov	r3, sl
   189e0:	mov	r2, r9
   189e4:	mov	r1, r8
   189e8:	str	r0, [r4, #4]
   189ec:	ldr	r4, [sp, #72]	; 0x48
   189f0:	str	fp, [sp, #8]
   189f4:	str	r6, [sp, #4]
   189f8:	str	ip, [sp, #16]
   189fc:	str	r4, [sp, #12]
   18a00:	str	lr, [sp]
   18a04:	mov	r5, r0
   18a08:	bl	16350 <ftello64@plt+0x4ce0>
   18a0c:	ldr	r3, [sp, #28]
   18a10:	mov	r0, r5
   18a14:	str	r3, [r7]
   18a18:	add	sp, sp, #132	; 0x84
   18a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a20:	mov	r3, #8
   18a24:	add	r1, sp, #80	; 0x50
   18a28:	str	r3, [sp]
   18a2c:	rsb	r2, r2, #1
   18a30:	mvn	r3, #-2147483648	; 0x80000000
   18a34:	mov	r0, #0
   18a38:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18a3c:	mov	r4, r0
   18a40:	ldm	r6, {r0, r1}
   18a44:	str	r4, [r5]
   18a48:	stm	r4, {r0, r1}
   18a4c:	b	1893c <ftello64@plt+0x72cc>
   18a50:	bl	1164c <abort@plt>
   18a54:	muleq	r4, r0, r1
   18a58:	andeq	r2, r4, ip, lsr r8
   18a5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a60:	mov	r4, r2
   18a64:	ldr	lr, [pc, #432]	; 18c1c <ftello64@plt+0x75ac>
   18a68:	mov	sl, r0
   18a6c:	mov	fp, r1
   18a70:	ldm	lr!, {r0, r1, r2, r3}
   18a74:	sub	sp, sp, #92	; 0x5c
   18a78:	add	ip, sp, #40	; 0x28
   18a7c:	lsr	r7, r4, #5
   18a80:	stmia	ip!, {r0, r1, r2, r3}
   18a84:	add	r6, sp, #48	; 0x30
   18a88:	ldm	lr!, {r0, r1, r2, r3}
   18a8c:	and	r4, r4, #31
   18a90:	ldr	r5, [pc, #392]	; 18c20 <ftello64@plt+0x75b0>
   18a94:	stmia	ip!, {r0, r1, r2, r3}
   18a98:	ldm	lr, {r0, r1, r2, r3}
   18a9c:	stm	ip, {r0, r1, r2, r3}
   18aa0:	ldr	r2, [r6, r7, lsl #2]
   18aa4:	lsr	r3, r2, r4
   18aa8:	eor	r3, r3, #1
   18aac:	and	r3, r3, #1
   18ab0:	eor	r4, r2, r3, lsl r4
   18ab4:	str	r4, [r6, r7, lsl #2]
   18ab8:	bl	11514 <__errno_location@plt>
   18abc:	ldr	r2, [r5, #4]
   18ac0:	ldr	r4, [r5]
   18ac4:	cmp	r2, #0
   18ac8:	ldr	r3, [r0]
   18acc:	mov	r8, r0
   18ad0:	str	r3, [sp, #28]
   18ad4:	bgt	18b30 <ftello64@plt+0x74c0>
   18ad8:	add	r7, r5, #8
   18adc:	cmp	r4, r7
   18ae0:	str	r2, [sp, #36]	; 0x24
   18ae4:	beq	18bec <ftello64@plt+0x757c>
   18ae8:	mov	r3, #8
   18aec:	mov	r0, r4
   18af0:	str	r3, [sp]
   18af4:	rsb	r2, r2, #1
   18af8:	mvn	r3, #-2147483648	; 0x80000000
   18afc:	add	r1, sp, #36	; 0x24
   18b00:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18b04:	mov	r4, r0
   18b08:	str	r0, [r5]
   18b0c:	ldr	r0, [r5, #4]
   18b10:	ldr	r2, [sp, #36]	; 0x24
   18b14:	mov	r1, #0
   18b18:	sub	r2, r2, r0
   18b1c:	add	r0, r4, r0, lsl #3
   18b20:	lsl	r2, r2, #3
   18b24:	bl	11550 <memset@plt>
   18b28:	ldr	r3, [sp, #36]	; 0x24
   18b2c:	str	r3, [r5, #4]
   18b30:	ldr	r7, [sp, #44]	; 0x2c
   18b34:	ldr	r9, [r4]
   18b38:	ldr	r5, [r4, #4]
   18b3c:	ldr	r2, [sp, #80]	; 0x50
   18b40:	ldr	r3, [sp, #40]	; 0x28
   18b44:	ldr	ip, [sp, #84]	; 0x54
   18b48:	orr	r7, r7, #1
   18b4c:	str	r2, [sp, #12]
   18b50:	str	r3, [sp]
   18b54:	str	r7, [sp, #4]
   18b58:	str	r6, [sp, #8]
   18b5c:	mov	r1, r9
   18b60:	mov	r0, r5
   18b64:	str	ip, [sp, #16]
   18b68:	mov	r3, fp
   18b6c:	mov	r2, sl
   18b70:	bl	16350 <ftello64@plt+0x4ce0>
   18b74:	cmp	r9, r0
   18b78:	bhi	18bd8 <ftello64@plt+0x7568>
   18b7c:	ldr	r3, [pc, #160]	; 18c24 <ftello64@plt+0x75b4>
   18b80:	add	r9, r0, #1
   18b84:	cmp	r5, r3
   18b88:	str	r9, [r4]
   18b8c:	beq	18b98 <ftello64@plt+0x7528>
   18b90:	mov	r0, r5
   18b94:	bl	153e0 <ftello64@plt+0x3d70>
   18b98:	mov	r0, r9
   18b9c:	bl	2bfdc <ftello64@plt+0x1a96c>
   18ba0:	ldr	ip, [sp, #84]	; 0x54
   18ba4:	ldr	lr, [sp, #40]	; 0x28
   18ba8:	mov	r3, fp
   18bac:	mov	r2, sl
   18bb0:	mov	r1, r9
   18bb4:	str	r0, [r4, #4]
   18bb8:	ldr	r4, [sp, #80]	; 0x50
   18bbc:	str	r6, [sp, #8]
   18bc0:	str	r7, [sp, #4]
   18bc4:	str	ip, [sp, #16]
   18bc8:	str	r4, [sp, #12]
   18bcc:	str	lr, [sp]
   18bd0:	mov	r5, r0
   18bd4:	bl	16350 <ftello64@plt+0x4ce0>
   18bd8:	ldr	r3, [sp, #28]
   18bdc:	mov	r0, r5
   18be0:	str	r3, [r8]
   18be4:	add	sp, sp, #92	; 0x5c
   18be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18bec:	mov	r3, #8
   18bf0:	str	r3, [sp]
   18bf4:	add	r1, sp, #36	; 0x24
   18bf8:	rsb	r2, r2, #1
   18bfc:	mvn	r3, #-2147483648	; 0x80000000
   18c00:	mov	r0, #0
   18c04:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18c08:	mov	r4, r0
   18c0c:	ldm	r7, {r0, r1}
   18c10:	str	r4, [r5]
   18c14:	stm	r4, {r0, r1}
   18c18:	b	18b0c <ftello64@plt+0x749c>
   18c1c:	andeq	r2, r4, ip, lsl #16
   18c20:	muleq	r4, r0, r1
   18c24:	andeq	r2, r4, ip, lsr r8
   18c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c2c:	mov	r4, r1
   18c30:	ldr	lr, [pc, #420]	; 18ddc <ftello64@plt+0x776c>
   18c34:	mov	r6, r0
   18c38:	sub	sp, sp, #84	; 0x54
   18c3c:	ldm	lr!, {r0, r1, r2, r3}
   18c40:	add	ip, sp, #32
   18c44:	lsr	r8, r4, #5
   18c48:	add	r5, sp, #40	; 0x28
   18c4c:	stmia	ip!, {r0, r1, r2, r3}
   18c50:	and	r4, r4, #31
   18c54:	ldm	lr!, {r0, r1, r2, r3}
   18c58:	ldr	r7, [pc, #384]	; 18de0 <ftello64@plt+0x7770>
   18c5c:	stmia	ip!, {r0, r1, r2, r3}
   18c60:	ldm	lr, {r0, r1, r2, r3}
   18c64:	stm	ip, {r0, r1, r2, r3}
   18c68:	ldr	r2, [r5, r8, lsl #2]
   18c6c:	lsr	r3, r2, r4
   18c70:	eor	r3, r3, #1
   18c74:	and	r3, r3, #1
   18c78:	eor	r4, r2, r3, lsl r4
   18c7c:	str	r4, [r5, r8, lsl #2]
   18c80:	bl	11514 <__errno_location@plt>
   18c84:	ldr	r2, [r7, #4]
   18c88:	ldr	r4, [r7]
   18c8c:	cmp	r2, #0
   18c90:	mov	r9, r0
   18c94:	ldr	sl, [r0]
   18c98:	bgt	18cf4 <ftello64@plt+0x7684>
   18c9c:	add	r8, r7, #8
   18ca0:	cmp	r4, r8
   18ca4:	str	r2, [sp, #28]
   18ca8:	beq	18dac <ftello64@plt+0x773c>
   18cac:	mov	r3, #8
   18cb0:	mov	r0, r4
   18cb4:	str	r3, [sp]
   18cb8:	rsb	r2, r2, #1
   18cbc:	mvn	r3, #-2147483648	; 0x80000000
   18cc0:	add	r1, sp, #28
   18cc4:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18cc8:	mov	r4, r0
   18ccc:	str	r0, [r7]
   18cd0:	ldr	r0, [r7, #4]
   18cd4:	ldr	r2, [sp, #28]
   18cd8:	mov	r1, #0
   18cdc:	sub	r2, r2, r0
   18ce0:	add	r0, r4, r0, lsl #3
   18ce4:	lsl	r2, r2, #3
   18ce8:	bl	11550 <memset@plt>
   18cec:	ldr	r3, [sp, #28]
   18cf0:	str	r3, [r7, #4]
   18cf4:	ldr	r8, [sp, #36]	; 0x24
   18cf8:	ldr	fp, [r4]
   18cfc:	ldr	r7, [r4, #4]
   18d00:	ldr	r2, [sp, #72]	; 0x48
   18d04:	ldr	r3, [sp, #32]
   18d08:	ldr	ip, [sp, #76]	; 0x4c
   18d0c:	orr	r8, r8, #1
   18d10:	str	r2, [sp, #12]
   18d14:	str	r3, [sp]
   18d18:	str	r8, [sp, #4]
   18d1c:	str	r5, [sp, #8]
   18d20:	mov	r1, fp
   18d24:	mov	r0, r7
   18d28:	str	ip, [sp, #16]
   18d2c:	mvn	r3, #0
   18d30:	mov	r2, r6
   18d34:	bl	16350 <ftello64@plt+0x4ce0>
   18d38:	cmp	fp, r0
   18d3c:	bhi	18d9c <ftello64@plt+0x772c>
   18d40:	ldr	r3, [pc, #156]	; 18de4 <ftello64@plt+0x7774>
   18d44:	add	fp, r0, #1
   18d48:	cmp	r7, r3
   18d4c:	str	fp, [r4]
   18d50:	beq	18d5c <ftello64@plt+0x76ec>
   18d54:	mov	r0, r7
   18d58:	bl	153e0 <ftello64@plt+0x3d70>
   18d5c:	mov	r0, fp
   18d60:	bl	2bfdc <ftello64@plt+0x1a96c>
   18d64:	ldr	lr, [sp, #76]	; 0x4c
   18d68:	ldr	r3, [sp, #32]
   18d6c:	ldr	ip, [sp, #72]	; 0x48
   18d70:	mov	r2, r6
   18d74:	mov	r1, fp
   18d78:	str	r0, [r4, #4]
   18d7c:	str	r3, [sp]
   18d80:	str	r5, [sp, #8]
   18d84:	str	r8, [sp, #4]
   18d88:	str	lr, [sp, #16]
   18d8c:	str	ip, [sp, #12]
   18d90:	mvn	r3, #0
   18d94:	mov	r7, r0
   18d98:	bl	16350 <ftello64@plt+0x4ce0>
   18d9c:	mov	r0, r7
   18da0:	str	sl, [r9]
   18da4:	add	sp, sp, #84	; 0x54
   18da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18dac:	mov	r3, #8
   18db0:	str	r3, [sp]
   18db4:	add	r1, sp, #28
   18db8:	rsb	r2, r2, #1
   18dbc:	mvn	r3, #-2147483648	; 0x80000000
   18dc0:	mov	r0, #0
   18dc4:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18dc8:	mov	r4, r0
   18dcc:	ldm	r8, {r0, r1}
   18dd0:	str	r4, [r7]
   18dd4:	stm	r4, {r0, r1}
   18dd8:	b	18cd0 <ftello64@plt+0x7660>
   18ddc:	andeq	r2, r4, ip, lsl #16
   18de0:	muleq	r4, r0, r1
   18de4:	andeq	r2, r4, ip, lsr r8
   18de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dec:	mov	r6, r0
   18df0:	ldr	lr, [pc, #404]	; 18f8c <ftello64@plt+0x791c>
   18df4:	sub	sp, sp, #84	; 0x54
   18df8:	add	ip, sp, #32
   18dfc:	ldm	lr!, {r0, r1, r2, r3}
   18e00:	ldr	r5, [pc, #392]	; 18f90 <ftello64@plt+0x7920>
   18e04:	stmia	ip!, {r0, r1, r2, r3}
   18e08:	ldm	lr!, {r0, r1, r2, r3}
   18e0c:	ldr	r4, [sp, #44]	; 0x2c
   18e10:	stmia	ip!, {r0, r1, r2, r3}
   18e14:	ldm	lr, {r0, r1, r2, r3}
   18e18:	mvn	lr, r4
   18e1c:	and	lr, lr, #67108864	; 0x4000000
   18e20:	eor	lr, lr, r4
   18e24:	stm	ip, {r0, r1, r2, r3}
   18e28:	str	lr, [sp, #44]	; 0x2c
   18e2c:	bl	11514 <__errno_location@plt>
   18e30:	ldr	r2, [r5, #4]
   18e34:	ldr	r4, [r5]
   18e38:	cmp	r2, #0
   18e3c:	mov	r8, r0
   18e40:	ldr	sl, [r0]
   18e44:	bgt	18ea0 <ftello64@plt+0x7830>
   18e48:	add	r7, r5, #8
   18e4c:	cmp	r4, r7
   18e50:	str	r2, [sp, #28]
   18e54:	beq	18f5c <ftello64@plt+0x78ec>
   18e58:	mov	r3, #8
   18e5c:	mov	r0, r4
   18e60:	str	r3, [sp]
   18e64:	rsb	r2, r2, #1
   18e68:	mvn	r3, #-2147483648	; 0x80000000
   18e6c:	add	r1, sp, #28
   18e70:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18e74:	mov	r4, r0
   18e78:	str	r0, [r5]
   18e7c:	ldr	r0, [r5, #4]
   18e80:	ldr	r2, [sp, #28]
   18e84:	mov	r1, #0
   18e88:	sub	r2, r2, r0
   18e8c:	add	r0, r4, r0, lsl #3
   18e90:	lsl	r2, r2, #3
   18e94:	bl	11550 <memset@plt>
   18e98:	ldr	r3, [sp, #28]
   18e9c:	str	r3, [r5, #4]
   18ea0:	ldr	r7, [sp, #36]	; 0x24
   18ea4:	ldr	r9, [r4]
   18ea8:	ldr	r5, [r4, #4]
   18eac:	ldr	r2, [sp, #72]	; 0x48
   18eb0:	ldr	r3, [sp, #32]
   18eb4:	ldr	ip, [sp, #76]	; 0x4c
   18eb8:	orr	r7, r7, #1
   18ebc:	add	fp, sp, #40	; 0x28
   18ec0:	str	r2, [sp, #12]
   18ec4:	str	r3, [sp]
   18ec8:	str	r7, [sp, #4]
   18ecc:	mov	r1, r9
   18ed0:	mov	r0, r5
   18ed4:	str	ip, [sp, #16]
   18ed8:	str	fp, [sp, #8]
   18edc:	mvn	r3, #0
   18ee0:	mov	r2, r6
   18ee4:	bl	16350 <ftello64@plt+0x4ce0>
   18ee8:	cmp	r9, r0
   18eec:	bhi	18f4c <ftello64@plt+0x78dc>
   18ef0:	ldr	r3, [pc, #156]	; 18f94 <ftello64@plt+0x7924>
   18ef4:	add	r9, r0, #1
   18ef8:	cmp	r5, r3
   18efc:	str	r9, [r4]
   18f00:	beq	18f0c <ftello64@plt+0x789c>
   18f04:	mov	r0, r5
   18f08:	bl	153e0 <ftello64@plt+0x3d70>
   18f0c:	mov	r0, r9
   18f10:	bl	2bfdc <ftello64@plt+0x1a96c>
   18f14:	ldr	lr, [sp, #76]	; 0x4c
   18f18:	ldr	r3, [sp, #32]
   18f1c:	ldr	ip, [sp, #72]	; 0x48
   18f20:	mov	r2, r6
   18f24:	mov	r1, r9
   18f28:	str	r0, [r4, #4]
   18f2c:	str	r3, [sp]
   18f30:	str	fp, [sp, #8]
   18f34:	str	r7, [sp, #4]
   18f38:	str	lr, [sp, #16]
   18f3c:	str	ip, [sp, #12]
   18f40:	mvn	r3, #0
   18f44:	mov	r5, r0
   18f48:	bl	16350 <ftello64@plt+0x4ce0>
   18f4c:	mov	r0, r5
   18f50:	str	sl, [r8]
   18f54:	add	sp, sp, #84	; 0x54
   18f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f5c:	mov	r3, #8
   18f60:	str	r3, [sp]
   18f64:	add	r1, sp, #28
   18f68:	rsb	r2, r2, #1
   18f6c:	mvn	r3, #-2147483648	; 0x80000000
   18f70:	mov	r0, #0
   18f74:	bl	2c1f8 <ftello64@plt+0x1ab88>
   18f78:	mov	r4, r0
   18f7c:	ldm	r7, {r0, r1}
   18f80:	str	r4, [r5]
   18f84:	stm	r4, {r0, r1}
   18f88:	b	18e7c <ftello64@plt+0x780c>
   18f8c:	andeq	r2, r4, ip, lsl #16
   18f90:	muleq	r4, r0, r1
   18f94:	andeq	r2, r4, ip, lsr r8
   18f98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f9c:	mov	r9, r0
   18fa0:	ldr	lr, [pc, #416]	; 19148 <ftello64@plt+0x7ad8>
   18fa4:	mov	sl, r1
   18fa8:	sub	sp, sp, #92	; 0x5c
   18fac:	ldm	lr!, {r0, r1, r2, r3}
   18fb0:	add	ip, sp, #40	; 0x28
   18fb4:	ldr	r5, [pc, #400]	; 1914c <ftello64@plt+0x7adc>
   18fb8:	stmia	ip!, {r0, r1, r2, r3}
   18fbc:	ldm	lr!, {r0, r1, r2, r3}
   18fc0:	ldr	r4, [sp, #52]	; 0x34
   18fc4:	stmia	ip!, {r0, r1, r2, r3}
   18fc8:	ldm	lr, {r0, r1, r2, r3}
   18fcc:	mvn	lr, r4
   18fd0:	and	lr, lr, #67108864	; 0x4000000
   18fd4:	eor	lr, lr, r4
   18fd8:	stm	ip, {r0, r1, r2, r3}
   18fdc:	str	lr, [sp, #52]	; 0x34
   18fe0:	bl	11514 <__errno_location@plt>
   18fe4:	ldr	r2, [r5, #4]
   18fe8:	ldr	r4, [r5]
   18fec:	cmp	r2, #0
   18ff0:	ldr	r3, [r0]
   18ff4:	mov	r7, r0
   18ff8:	str	r3, [sp, #28]
   18ffc:	bgt	19058 <ftello64@plt+0x79e8>
   19000:	add	r6, r5, #8
   19004:	cmp	r4, r6
   19008:	str	r2, [sp, #36]	; 0x24
   1900c:	beq	19118 <ftello64@plt+0x7aa8>
   19010:	mov	r3, #8
   19014:	mov	r0, r4
   19018:	str	r3, [sp]
   1901c:	rsb	r2, r2, #1
   19020:	mvn	r3, #-2147483648	; 0x80000000
   19024:	add	r1, sp, #36	; 0x24
   19028:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1902c:	mov	r4, r0
   19030:	str	r0, [r5]
   19034:	ldr	r0, [r5, #4]
   19038:	ldr	r2, [sp, #36]	; 0x24
   1903c:	mov	r1, #0
   19040:	sub	r2, r2, r0
   19044:	add	r0, r4, r0, lsl #3
   19048:	lsl	r2, r2, #3
   1904c:	bl	11550 <memset@plt>
   19050:	ldr	r3, [sp, #36]	; 0x24
   19054:	str	r3, [r5, #4]
   19058:	ldr	r6, [sp, #44]	; 0x2c
   1905c:	ldr	r8, [r4]
   19060:	ldr	r5, [r4, #4]
   19064:	ldr	r2, [sp, #80]	; 0x50
   19068:	ldr	r3, [sp, #40]	; 0x28
   1906c:	ldr	ip, [sp, #84]	; 0x54
   19070:	orr	r6, r6, #1
   19074:	add	fp, sp, #48	; 0x30
   19078:	str	r2, [sp, #12]
   1907c:	str	r3, [sp]
   19080:	str	r6, [sp, #4]
   19084:	mov	r1, r8
   19088:	mov	r0, r5
   1908c:	str	ip, [sp, #16]
   19090:	str	fp, [sp, #8]
   19094:	mov	r3, sl
   19098:	mov	r2, r9
   1909c:	bl	16350 <ftello64@plt+0x4ce0>
   190a0:	cmp	r8, r0
   190a4:	bhi	19104 <ftello64@plt+0x7a94>
   190a8:	ldr	r3, [pc, #160]	; 19150 <ftello64@plt+0x7ae0>
   190ac:	add	r8, r0, #1
   190b0:	cmp	r5, r3
   190b4:	str	r8, [r4]
   190b8:	beq	190c4 <ftello64@plt+0x7a54>
   190bc:	mov	r0, r5
   190c0:	bl	153e0 <ftello64@plt+0x3d70>
   190c4:	mov	r0, r8
   190c8:	bl	2bfdc <ftello64@plt+0x1a96c>
   190cc:	ldr	ip, [sp, #84]	; 0x54
   190d0:	ldr	lr, [sp, #40]	; 0x28
   190d4:	mov	r3, sl
   190d8:	mov	r2, r9
   190dc:	mov	r1, r8
   190e0:	str	r0, [r4, #4]
   190e4:	ldr	r4, [sp, #80]	; 0x50
   190e8:	str	fp, [sp, #8]
   190ec:	str	r6, [sp, #4]
   190f0:	str	ip, [sp, #16]
   190f4:	str	r4, [sp, #12]
   190f8:	str	lr, [sp]
   190fc:	mov	r5, r0
   19100:	bl	16350 <ftello64@plt+0x4ce0>
   19104:	ldr	r3, [sp, #28]
   19108:	mov	r0, r5
   1910c:	str	r3, [r7]
   19110:	add	sp, sp, #92	; 0x5c
   19114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19118:	mov	r3, #8
   1911c:	str	r3, [sp]
   19120:	add	r1, sp, #36	; 0x24
   19124:	rsb	r2, r2, #1
   19128:	mvn	r3, #-2147483648	; 0x80000000
   1912c:	mov	r0, #0
   19130:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19134:	mov	r4, r0
   19138:	ldm	r6, {r0, r1}
   1913c:	str	r4, [r5]
   19140:	stm	r4, {r0, r1}
   19144:	b	19034 <ftello64@plt+0x79c4>
   19148:	andeq	r2, r4, ip, lsl #16
   1914c:	muleq	r4, r0, r1
   19150:	andeq	r2, r4, ip, lsr r8
   19154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19158:	sub	sp, sp, #180	; 0xb4
   1915c:	mov	r6, r1
   19160:	mov	r4, r0
   19164:	mov	r9, r2
   19168:	add	r0, sp, #80	; 0x50
   1916c:	mov	r2, #48	; 0x30
   19170:	mov	r1, #0
   19174:	bl	11550 <memset@plt>
   19178:	cmp	r6, #10
   1917c:	beq	1935c <ftello64@plt+0x7cec>
   19180:	add	r5, sp, #80	; 0x50
   19184:	str	r6, [sp, #80]	; 0x50
   19188:	ldm	r5!, {r0, r1, r2, r3}
   1918c:	add	ip, sp, #128	; 0x80
   19190:	mov	r7, ip
   19194:	add	lr, sp, #32
   19198:	stmia	ip!, {r0, r1, r2, r3}
   1919c:	mov	r8, #67108864	; 0x4000000
   191a0:	ldm	r5!, {r0, r1, r2, r3}
   191a4:	ldr	r6, [pc, #436]	; 19360 <ftello64@plt+0x7cf0>
   191a8:	stmia	ip!, {r0, r1, r2, r3}
   191ac:	ldm	r5, {r0, r1, r2, r3}
   191b0:	stm	ip, {r0, r1, r2, r3}
   191b4:	ldm	r7!, {r0, r1, r2, r3}
   191b8:	stmia	lr!, {r0, r1, r2, r3}
   191bc:	ldm	r7!, {r0, r1, r2, r3}
   191c0:	str	r8, [sp, #44]	; 0x2c
   191c4:	stmia	lr!, {r0, r1, r2, r3}
   191c8:	ldm	ip, {r0, r1, r2, r3}
   191cc:	stm	lr, {r0, r1, r2, r3}
   191d0:	bl	11514 <__errno_location@plt>
   191d4:	cmn	r4, #-2147483647	; 0x80000001
   191d8:	ldr	r5, [r6]
   191dc:	mov	r7, r0
   191e0:	movne	r0, #0
   191e4:	moveq	r0, #1
   191e8:	ldr	r3, [r7]
   191ec:	orrs	r0, r0, r4, lsr #31
   191f0:	str	r3, [sp, #24]
   191f4:	bne	1935c <ftello64@plt+0x7cec>
   191f8:	ldr	r2, [r6, #4]
   191fc:	cmp	r4, r2
   19200:	blt	19260 <ftello64@plt+0x7bf0>
   19204:	add	r8, r6, #8
   19208:	cmp	r5, r8
   1920c:	str	r2, [sp, #80]	; 0x50
   19210:	beq	1932c <ftello64@plt+0x7cbc>
   19214:	mov	r3, #8
   19218:	sub	r2, r4, r2
   1921c:	mov	r0, r5
   19220:	str	r3, [sp]
   19224:	add	r2, r2, #1
   19228:	add	r1, sp, #80	; 0x50
   1922c:	mvn	r3, #-2147483648	; 0x80000000
   19230:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19234:	mov	r5, r0
   19238:	str	r0, [r6]
   1923c:	ldr	r0, [r6, #4]
   19240:	ldr	r2, [sp, #80]	; 0x50
   19244:	mov	r1, #0
   19248:	sub	r2, r2, r0
   1924c:	add	r0, r5, r0, lsl #3
   19250:	lsl	r2, r2, #3
   19254:	bl	11550 <memset@plt>
   19258:	ldr	r3, [sp, #80]	; 0x50
   1925c:	str	r3, [r6, #4]
   19260:	add	fp, r5, r4, lsl #3
   19264:	ldr	r1, [sp, #36]	; 0x24
   19268:	ldr	r8, [r5, r4, lsl #3]
   1926c:	ldr	r6, [fp, #4]
   19270:	ldr	r2, [sp, #72]	; 0x48
   19274:	ldr	r3, [sp, #32]
   19278:	ldr	ip, [sp, #76]	; 0x4c
   1927c:	orr	r1, r1, #1
   19280:	add	sl, sp, #40	; 0x28
   19284:	str	r1, [sp, #28]
   19288:	str	r1, [sp, #4]
   1928c:	str	r2, [sp, #12]
   19290:	str	r3, [sp]
   19294:	mov	r0, r6
   19298:	mov	r1, r8
   1929c:	str	ip, [sp, #16]
   192a0:	str	sl, [sp, #8]
   192a4:	mvn	r3, #0
   192a8:	mov	r2, r9
   192ac:	bl	16350 <ftello64@plt+0x4ce0>
   192b0:	cmp	r8, r0
   192b4:	bhi	19318 <ftello64@plt+0x7ca8>
   192b8:	ldr	r3, [pc, #164]	; 19364 <ftello64@plt+0x7cf4>
   192bc:	add	r8, r0, #1
   192c0:	cmp	r6, r3
   192c4:	str	r8, [r5, r4, lsl #3]
   192c8:	beq	192d4 <ftello64@plt+0x7c64>
   192cc:	mov	r0, r6
   192d0:	bl	153e0 <ftello64@plt+0x3d70>
   192d4:	mov	r0, r8
   192d8:	bl	2bfdc <ftello64@plt+0x1a96c>
   192dc:	ldr	lr, [sp, #76]	; 0x4c
   192e0:	ldr	r3, [sp, #32]
   192e4:	ldr	ip, [sp, #72]	; 0x48
   192e8:	ldr	r4, [sp, #28]
   192ec:	mov	r2, r9
   192f0:	mov	r1, r8
   192f4:	str	r0, [fp, #4]
   192f8:	str	r3, [sp]
   192fc:	str	sl, [sp, #8]
   19300:	str	r4, [sp, #4]
   19304:	str	lr, [sp, #16]
   19308:	str	ip, [sp, #12]
   1930c:	mvn	r3, #0
   19310:	mov	r6, r0
   19314:	bl	16350 <ftello64@plt+0x4ce0>
   19318:	ldr	r3, [sp, #24]
   1931c:	mov	r0, r6
   19320:	str	r3, [r7]
   19324:	add	sp, sp, #180	; 0xb4
   19328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1932c:	mov	r3, #8
   19330:	sub	r2, r4, r2
   19334:	add	r1, sp, #80	; 0x50
   19338:	str	r3, [sp]
   1933c:	add	r2, r2, #1
   19340:	mvn	r3, #-2147483648	; 0x80000000
   19344:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19348:	mov	r5, r0
   1934c:	ldm	r8, {r0, r1}
   19350:	str	r5, [r6]
   19354:	stm	r5, {r0, r1}
   19358:	b	1923c <ftello64@plt+0x7bcc>
   1935c:	bl	1164c <abort@plt>
   19360:	muleq	r4, r0, r1
   19364:	andeq	r2, r4, ip, lsr r8
   19368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1936c:	mov	r7, r1
   19370:	ldr	lr, [pc, #492]	; 19564 <ftello64@plt+0x7ef4>
   19374:	mov	r8, r2
   19378:	mov	r4, r0
   1937c:	mov	fp, r3
   19380:	ldm	lr!, {r0, r1, r2, r3}
   19384:	sub	sp, sp, #100	; 0x64
   19388:	add	ip, sp, #48	; 0x30
   1938c:	mov	sl, #10
   19390:	stmia	ip!, {r0, r1, r2, r3}
   19394:	cmp	r8, #0
   19398:	cmpne	r7, #0
   1939c:	ldm	lr!, {r0, r1, r2, r3}
   193a0:	str	sl, [sp, #48]	; 0x30
   193a4:	stmia	ip!, {r0, r1, r2, r3}
   193a8:	ldm	lr, {r0, r1, r2, r3}
   193ac:	stm	ip, {r0, r1, r2, r3}
   193b0:	beq	19560 <ftello64@plt+0x7ef0>
   193b4:	str	r7, [sp, #88]	; 0x58
   193b8:	str	r8, [sp, #92]	; 0x5c
   193bc:	bl	11514 <__errno_location@plt>
   193c0:	ldr	r6, [pc, #416]	; 19568 <ftello64@plt+0x7ef8>
   193c4:	cmn	r4, #-2147483647	; 0x80000001
   193c8:	ldr	r5, [r6]
   193cc:	mov	r9, r0
   193d0:	movne	r0, #0
   193d4:	moveq	r0, #1
   193d8:	ldr	r3, [r9]
   193dc:	orrs	r0, r0, r4, lsr #31
   193e0:	str	r3, [sp, #28]
   193e4:	bne	19560 <ftello64@plt+0x7ef0>
   193e8:	ldr	r2, [r6, #4]
   193ec:	cmp	r4, r2
   193f0:	movlt	r3, sl
   193f4:	blt	19460 <ftello64@plt+0x7df0>
   193f8:	add	r7, r6, #8
   193fc:	cmp	r5, r7
   19400:	str	r2, [sp, #44]	; 0x2c
   19404:	beq	19530 <ftello64@plt+0x7ec0>
   19408:	mov	r3, #8
   1940c:	sub	r2, r4, r2
   19410:	mov	r0, r5
   19414:	str	r3, [sp]
   19418:	add	r2, r2, #1
   1941c:	mvn	r3, #-2147483648	; 0x80000000
   19420:	add	r1, sp, #44	; 0x2c
   19424:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19428:	mov	r5, r0
   1942c:	str	r0, [r6]
   19430:	ldr	r0, [r6, #4]
   19434:	ldr	r2, [sp, #44]	; 0x2c
   19438:	mov	r1, #0
   1943c:	sub	r2, r2, r0
   19440:	add	r0, r5, r0, lsl #3
   19444:	lsl	r2, r2, #3
   19448:	bl	11550 <memset@plt>
   1944c:	ldr	r3, [sp, #48]	; 0x30
   19450:	ldr	r7, [sp, #88]	; 0x58
   19454:	ldr	r8, [sp, #92]	; 0x5c
   19458:	ldr	r2, [sp, #44]	; 0x2c
   1945c:	str	r2, [r6, #4]
   19460:	add	r2, r5, r4, lsl #3
   19464:	mov	r1, r2
   19468:	str	r2, [sp, #32]
   1946c:	ldr	r2, [sp, #52]	; 0x34
   19470:	ldr	r6, [r1, #4]
   19474:	ldr	sl, [r5, r4, lsl #3]
   19478:	orr	r2, r2, #1
   1947c:	str	r3, [sp]
   19480:	add	r3, sp, #56	; 0x38
   19484:	str	r2, [sp, #36]	; 0x24
   19488:	str	r2, [sp, #4]
   1948c:	str	r3, [sp, #8]
   19490:	mov	r0, r6
   19494:	str	r8, [sp, #16]
   19498:	str	r7, [sp, #12]
   1949c:	mov	r1, sl
   194a0:	mvn	r3, #0
   194a4:	mov	r2, fp
   194a8:	bl	16350 <ftello64@plt+0x4ce0>
   194ac:	cmp	sl, r0
   194b0:	bhi	1951c <ftello64@plt+0x7eac>
   194b4:	ldr	r3, [pc, #176]	; 1956c <ftello64@plt+0x7efc>
   194b8:	add	r7, r0, #1
   194bc:	cmp	r6, r3
   194c0:	str	r7, [r5, r4, lsl #3]
   194c4:	beq	194d0 <ftello64@plt+0x7e60>
   194c8:	mov	r0, r6
   194cc:	bl	153e0 <ftello64@plt+0x3d70>
   194d0:	mov	r0, r7
   194d4:	bl	2bfdc <ftello64@plt+0x1a96c>
   194d8:	ldr	r3, [sp, #32]
   194dc:	ldr	lr, [sp, #92]	; 0x5c
   194e0:	ldr	ip, [sp, #88]	; 0x58
   194e4:	ldr	r4, [sp, #36]	; 0x24
   194e8:	mov	r2, fp
   194ec:	mov	r1, r7
   194f0:	str	r0, [r3, #4]
   194f4:	add	r3, sp, #56	; 0x38
   194f8:	str	r3, [sp, #8]
   194fc:	ldr	r3, [sp, #48]	; 0x30
   19500:	str	r4, [sp, #4]
   19504:	str	r3, [sp]
   19508:	str	lr, [sp, #16]
   1950c:	str	ip, [sp, #12]
   19510:	mvn	r3, #0
   19514:	mov	r6, r0
   19518:	bl	16350 <ftello64@plt+0x4ce0>
   1951c:	ldr	r3, [sp, #28]
   19520:	mov	r0, r6
   19524:	str	r3, [r9]
   19528:	add	sp, sp, #100	; 0x64
   1952c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19530:	mov	r3, #8
   19534:	sub	r2, r4, r2
   19538:	str	r3, [sp]
   1953c:	add	r1, sp, #44	; 0x2c
   19540:	add	r2, r2, #1
   19544:	mvn	r3, #-2147483648	; 0x80000000
   19548:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1954c:	mov	r5, r0
   19550:	ldm	r7, {r0, r1}
   19554:	str	r5, [r6]
   19558:	stm	r5, {r0, r1}
   1955c:	b	19430 <ftello64@plt+0x7dc0>
   19560:	bl	1164c <abort@plt>
   19564:	andeq	r2, r4, ip, lsl #16
   19568:	muleq	r4, r0, r1
   1956c:	andeq	r2, r4, ip, lsr r8
   19570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19574:	mov	r7, r1
   19578:	ldr	lr, [pc, #492]	; 1976c <ftello64@plt+0x80fc>
   1957c:	mov	r8, r2
   19580:	mov	r4, r0
   19584:	mov	fp, r3
   19588:	ldm	lr!, {r0, r1, r2, r3}
   1958c:	sub	sp, sp, #100	; 0x64
   19590:	add	ip, sp, #48	; 0x30
   19594:	mov	sl, #10
   19598:	stmia	ip!, {r0, r1, r2, r3}
   1959c:	cmp	r8, #0
   195a0:	cmpne	r7, #0
   195a4:	ldm	lr!, {r0, r1, r2, r3}
   195a8:	str	sl, [sp, #48]	; 0x30
   195ac:	stmia	ip!, {r0, r1, r2, r3}
   195b0:	ldm	lr, {r0, r1, r2, r3}
   195b4:	stm	ip, {r0, r1, r2, r3}
   195b8:	beq	19768 <ftello64@plt+0x80f8>
   195bc:	str	r7, [sp, #88]	; 0x58
   195c0:	str	r8, [sp, #92]	; 0x5c
   195c4:	bl	11514 <__errno_location@plt>
   195c8:	ldr	r6, [pc, #416]	; 19770 <ftello64@plt+0x8100>
   195cc:	cmn	r4, #-2147483647	; 0x80000001
   195d0:	ldr	r5, [r6]
   195d4:	mov	r9, r0
   195d8:	movne	r0, #0
   195dc:	moveq	r0, #1
   195e0:	ldr	r3, [r9]
   195e4:	orrs	r0, r0, r4, lsr #31
   195e8:	str	r3, [sp, #28]
   195ec:	bne	19768 <ftello64@plt+0x80f8>
   195f0:	ldr	r2, [r6, #4]
   195f4:	cmp	r4, r2
   195f8:	movlt	r3, sl
   195fc:	blt	19668 <ftello64@plt+0x7ff8>
   19600:	add	r7, r6, #8
   19604:	cmp	r5, r7
   19608:	str	r2, [sp, #44]	; 0x2c
   1960c:	beq	19738 <ftello64@plt+0x80c8>
   19610:	mov	r3, #8
   19614:	sub	r2, r4, r2
   19618:	mov	r0, r5
   1961c:	str	r3, [sp]
   19620:	add	r2, r2, #1
   19624:	mvn	r3, #-2147483648	; 0x80000000
   19628:	add	r1, sp, #44	; 0x2c
   1962c:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19630:	mov	r5, r0
   19634:	str	r0, [r6]
   19638:	ldr	r0, [r6, #4]
   1963c:	ldr	r2, [sp, #44]	; 0x2c
   19640:	mov	r1, #0
   19644:	sub	r2, r2, r0
   19648:	add	r0, r5, r0, lsl #3
   1964c:	lsl	r2, r2, #3
   19650:	bl	11550 <memset@plt>
   19654:	ldr	r3, [sp, #48]	; 0x30
   19658:	ldr	r7, [sp, #88]	; 0x58
   1965c:	ldr	r8, [sp, #92]	; 0x5c
   19660:	ldr	r2, [sp, #44]	; 0x2c
   19664:	str	r2, [r6, #4]
   19668:	add	r2, r5, r4, lsl #3
   1966c:	mov	r1, r2
   19670:	str	r2, [sp, #32]
   19674:	ldr	r2, [sp, #52]	; 0x34
   19678:	ldr	r6, [r1, #4]
   1967c:	ldr	sl, [r5, r4, lsl #3]
   19680:	orr	r2, r2, #1
   19684:	str	r3, [sp]
   19688:	add	r3, sp, #56	; 0x38
   1968c:	str	r2, [sp, #36]	; 0x24
   19690:	str	r2, [sp, #4]
   19694:	str	r3, [sp, #8]
   19698:	mov	r0, r6
   1969c:	str	r8, [sp, #16]
   196a0:	str	r7, [sp, #12]
   196a4:	mov	r1, sl
   196a8:	ldr	r3, [sp, #136]	; 0x88
   196ac:	mov	r2, fp
   196b0:	bl	16350 <ftello64@plt+0x4ce0>
   196b4:	cmp	sl, r0
   196b8:	bhi	19724 <ftello64@plt+0x80b4>
   196bc:	ldr	r3, [pc, #176]	; 19774 <ftello64@plt+0x8104>
   196c0:	add	r7, r0, #1
   196c4:	cmp	r6, r3
   196c8:	str	r7, [r5, r4, lsl #3]
   196cc:	beq	196d8 <ftello64@plt+0x8068>
   196d0:	mov	r0, r6
   196d4:	bl	153e0 <ftello64@plt+0x3d70>
   196d8:	mov	r0, r7
   196dc:	bl	2bfdc <ftello64@plt+0x1a96c>
   196e0:	ldr	r3, [sp, #32]
   196e4:	ldr	lr, [sp, #92]	; 0x5c
   196e8:	ldr	ip, [sp, #88]	; 0x58
   196ec:	ldr	r4, [sp, #36]	; 0x24
   196f0:	mov	r2, fp
   196f4:	mov	r1, r7
   196f8:	str	r0, [r3, #4]
   196fc:	add	r3, sp, #56	; 0x38
   19700:	str	r3, [sp, #8]
   19704:	ldr	r3, [sp, #48]	; 0x30
   19708:	str	r4, [sp, #4]
   1970c:	str	r3, [sp]
   19710:	str	lr, [sp, #16]
   19714:	str	ip, [sp, #12]
   19718:	ldr	r3, [sp, #136]	; 0x88
   1971c:	mov	r6, r0
   19720:	bl	16350 <ftello64@plt+0x4ce0>
   19724:	ldr	r3, [sp, #28]
   19728:	mov	r0, r6
   1972c:	str	r3, [r9]
   19730:	add	sp, sp, #100	; 0x64
   19734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19738:	mov	r3, #8
   1973c:	sub	r2, r4, r2
   19740:	str	r3, [sp]
   19744:	add	r1, sp, #44	; 0x2c
   19748:	add	r2, r2, #1
   1974c:	mvn	r3, #-2147483648	; 0x80000000
   19750:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19754:	mov	r5, r0
   19758:	ldm	r7, {r0, r1}
   1975c:	str	r5, [r6]
   19760:	stm	r5, {r0, r1}
   19764:	b	19638 <ftello64@plt+0x7fc8>
   19768:	bl	1164c <abort@plt>
   1976c:	andeq	r2, r4, ip, lsl #16
   19770:	muleq	r4, r0, r1
   19774:	andeq	r2, r4, ip, lsr r8
   19778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1977c:	mov	r5, r0
   19780:	ldr	lr, [pc, #452]	; 1994c <ftello64@plt+0x82dc>
   19784:	mov	r6, r1
   19788:	mov	sl, r2
   1978c:	ldm	lr!, {r0, r1, r2, r3}
   19790:	sub	sp, sp, #92	; 0x5c
   19794:	add	ip, sp, #40	; 0x28
   19798:	cmp	r6, #0
   1979c:	cmpne	r5, #0
   197a0:	stmia	ip!, {r0, r1, r2, r3}
   197a4:	mov	r9, #10
   197a8:	ldm	lr!, {r0, r1, r2, r3}
   197ac:	moveq	fp, #1
   197b0:	movne	fp, #0
   197b4:	str	r9, [sp, #40]	; 0x28
   197b8:	stmia	ip!, {r0, r1, r2, r3}
   197bc:	ldm	lr, {r0, r1, r2, r3}
   197c0:	stm	ip, {r0, r1, r2, r3}
   197c4:	beq	19948 <ftello64@plt+0x82d8>
   197c8:	str	r5, [sp, #80]	; 0x50
   197cc:	str	r6, [sp, #84]	; 0x54
   197d0:	bl	11514 <__errno_location@plt>
   197d4:	ldr	r7, [pc, #372]	; 19950 <ftello64@plt+0x82e0>
   197d8:	ldr	r2, [r7, #4]
   197dc:	ldr	r4, [r7]
   197e0:	cmp	r2, #0
   197e4:	ldr	r3, [r0]
   197e8:	mov	r8, r0
   197ec:	str	r3, [sp, #24]
   197f0:	movgt	r3, r9
   197f4:	bgt	1985c <ftello64@plt+0x81ec>
   197f8:	add	r5, r7, #8
   197fc:	cmp	r4, r5
   19800:	str	r2, [sp, #36]	; 0x24
   19804:	beq	19918 <ftello64@plt+0x82a8>
   19808:	mov	r3, #8
   1980c:	mov	r0, r4
   19810:	str	r3, [sp]
   19814:	rsb	r2, r2, #1
   19818:	mvn	r3, #-2147483648	; 0x80000000
   1981c:	add	r1, sp, #36	; 0x24
   19820:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19824:	mov	r4, r0
   19828:	str	r0, [r7]
   1982c:	ldr	r0, [r7, #4]
   19830:	ldr	r2, [sp, #36]	; 0x24
   19834:	mov	r1, #0
   19838:	sub	r2, r2, r0
   1983c:	add	r0, r4, r0, lsl #3
   19840:	lsl	r2, r2, #3
   19844:	bl	11550 <memset@plt>
   19848:	ldr	r3, [sp, #40]	; 0x28
   1984c:	ldr	r5, [sp, #80]	; 0x50
   19850:	ldr	r6, [sp, #84]	; 0x54
   19854:	ldr	r2, [sp, #36]	; 0x24
   19858:	str	r2, [r7, #4]
   1985c:	ldr	r2, [sp, #44]	; 0x2c
   19860:	ldr	r9, [r4]
   19864:	ldr	r7, [r4, #4]
   19868:	orr	r2, r2, #1
   1986c:	add	fp, sp, #48	; 0x30
   19870:	str	r2, [sp, #28]
   19874:	str	r2, [sp, #4]
   19878:	str	r3, [sp]
   1987c:	str	r6, [sp, #16]
   19880:	str	r5, [sp, #12]
   19884:	mov	r1, r9
   19888:	mov	r0, r7
   1988c:	str	fp, [sp, #8]
   19890:	mvn	r3, #0
   19894:	mov	r2, sl
   19898:	bl	16350 <ftello64@plt+0x4ce0>
   1989c:	cmp	r9, r0
   198a0:	bhi	19904 <ftello64@plt+0x8294>
   198a4:	ldr	r3, [pc, #168]	; 19954 <ftello64@plt+0x82e4>
   198a8:	add	r5, r0, #1
   198ac:	cmp	r7, r3
   198b0:	str	r5, [r4]
   198b4:	beq	198c0 <ftello64@plt+0x8250>
   198b8:	mov	r0, r7
   198bc:	bl	153e0 <ftello64@plt+0x3d70>
   198c0:	mov	r0, r5
   198c4:	bl	2bfdc <ftello64@plt+0x1a96c>
   198c8:	ldr	lr, [sp, #84]	; 0x54
   198cc:	ldr	r3, [sp, #40]	; 0x28
   198d0:	ldr	ip, [sp, #80]	; 0x50
   198d4:	mov	r2, sl
   198d8:	mov	r1, r5
   198dc:	str	r0, [r4, #4]
   198e0:	ldr	r4, [sp, #28]
   198e4:	str	r3, [sp]
   198e8:	str	fp, [sp, #8]
   198ec:	str	r4, [sp, #4]
   198f0:	str	lr, [sp, #16]
   198f4:	str	ip, [sp, #12]
   198f8:	mvn	r3, #0
   198fc:	mov	r7, r0
   19900:	bl	16350 <ftello64@plt+0x4ce0>
   19904:	ldr	r3, [sp, #24]
   19908:	mov	r0, r7
   1990c:	str	r3, [r8]
   19910:	add	sp, sp, #92	; 0x5c
   19914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19918:	mov	r3, #8
   1991c:	str	r3, [sp]
   19920:	add	r1, sp, #36	; 0x24
   19924:	rsb	r2, r2, #1
   19928:	mov	r0, fp
   1992c:	mvn	r3, #-2147483648	; 0x80000000
   19930:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19934:	mov	r4, r0
   19938:	ldm	r5, {r0, r1}
   1993c:	str	r4, [r7]
   19940:	stm	r4, {r0, r1}
   19944:	b	1982c <ftello64@plt+0x81bc>
   19948:	bl	1164c <abort@plt>
   1994c:	andeq	r2, r4, ip, lsl #16
   19950:	muleq	r4, r0, r1
   19954:	andeq	r2, r4, ip, lsr r8
   19958:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1995c:	mov	r5, r0
   19960:	ldr	lr, [pc, #464]	; 19b38 <ftello64@plt+0x84c8>
   19964:	mov	r6, r1
   19968:	mov	sl, r2
   1996c:	mov	fp, r3
   19970:	ldm	lr!, {r0, r1, r2, r3}
   19974:	sub	sp, sp, #92	; 0x5c
   19978:	add	ip, sp, #40	; 0x28
   1997c:	cmp	r6, #0
   19980:	cmpne	r5, #0
   19984:	stmia	ip!, {r0, r1, r2, r3}
   19988:	moveq	r4, #1
   1998c:	ldm	lr!, {r0, r1, r2, r3}
   19990:	movne	r4, #0
   19994:	mov	r9, #10
   19998:	str	r4, [sp, #28]
   1999c:	stmia	ip!, {r0, r1, r2, r3}
   199a0:	ldm	lr, {r0, r1, r2, r3}
   199a4:	str	r9, [sp, #40]	; 0x28
   199a8:	stm	ip, {r0, r1, r2, r3}
   199ac:	beq	19b34 <ftello64@plt+0x84c4>
   199b0:	str	r5, [sp, #80]	; 0x50
   199b4:	str	r6, [sp, #84]	; 0x54
   199b8:	bl	11514 <__errno_location@plt>
   199bc:	ldr	r7, [pc, #376]	; 19b3c <ftello64@plt+0x84cc>
   199c0:	ldr	r2, [r7, #4]
   199c4:	ldr	r4, [r7]
   199c8:	cmp	r2, #0
   199cc:	ldr	r3, [r0]
   199d0:	mov	r8, r0
   199d4:	str	r3, [sp, #24]
   199d8:	movgt	r3, r9
   199dc:	bgt	19a44 <ftello64@plt+0x83d4>
   199e0:	add	r5, r7, #8
   199e4:	cmp	r4, r5
   199e8:	str	r2, [sp, #36]	; 0x24
   199ec:	beq	19b04 <ftello64@plt+0x8494>
   199f0:	mov	r3, #8
   199f4:	mov	r0, r4
   199f8:	str	r3, [sp]
   199fc:	rsb	r2, r2, #1
   19a00:	mvn	r3, #-2147483648	; 0x80000000
   19a04:	add	r1, sp, #36	; 0x24
   19a08:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19a0c:	mov	r4, r0
   19a10:	str	r0, [r7]
   19a14:	ldr	r0, [r7, #4]
   19a18:	ldr	r2, [sp, #36]	; 0x24
   19a1c:	mov	r1, #0
   19a20:	sub	r2, r2, r0
   19a24:	add	r0, r4, r0, lsl #3
   19a28:	lsl	r2, r2, #3
   19a2c:	bl	11550 <memset@plt>
   19a30:	ldr	r3, [sp, #40]	; 0x28
   19a34:	ldr	r5, [sp, #80]	; 0x50
   19a38:	ldr	r6, [sp, #84]	; 0x54
   19a3c:	ldr	r2, [sp, #36]	; 0x24
   19a40:	str	r2, [r7, #4]
   19a44:	ldr	r2, [sp, #44]	; 0x2c
   19a48:	ldr	r9, [r4]
   19a4c:	ldr	r7, [r4, #4]
   19a50:	orr	r2, r2, #1
   19a54:	str	r3, [sp]
   19a58:	add	r3, sp, #48	; 0x30
   19a5c:	str	r2, [sp, #28]
   19a60:	str	r2, [sp, #4]
   19a64:	str	r3, [sp, #8]
   19a68:	str	r6, [sp, #16]
   19a6c:	str	r5, [sp, #12]
   19a70:	mov	r1, r9
   19a74:	mov	r0, r7
   19a78:	mov	r3, fp
   19a7c:	mov	r2, sl
   19a80:	bl	16350 <ftello64@plt+0x4ce0>
   19a84:	cmp	r9, r0
   19a88:	bhi	19af0 <ftello64@plt+0x8480>
   19a8c:	ldr	r3, [pc, #172]	; 19b40 <ftello64@plt+0x84d0>
   19a90:	add	r5, r0, #1
   19a94:	cmp	r7, r3
   19a98:	str	r5, [r4]
   19a9c:	beq	19aa8 <ftello64@plt+0x8438>
   19aa0:	mov	r0, r7
   19aa4:	bl	153e0 <ftello64@plt+0x3d70>
   19aa8:	mov	r0, r5
   19aac:	bl	2bfdc <ftello64@plt+0x1a96c>
   19ab0:	add	lr, sp, #48	; 0x30
   19ab4:	ldr	ip, [sp, #84]	; 0x54
   19ab8:	mov	r1, r5
   19abc:	ldr	r5, [sp, #28]
   19ac0:	mov	r3, fp
   19ac4:	mov	r2, sl
   19ac8:	str	r0, [r4, #4]
   19acc:	ldr	r4, [sp, #80]	; 0x50
   19ad0:	str	lr, [sp, #8]
   19ad4:	ldr	lr, [sp, #40]	; 0x28
   19ad8:	str	r5, [sp, #4]
   19adc:	str	ip, [sp, #16]
   19ae0:	str	r4, [sp, #12]
   19ae4:	str	lr, [sp]
   19ae8:	mov	r7, r0
   19aec:	bl	16350 <ftello64@plt+0x4ce0>
   19af0:	ldr	r3, [sp, #24]
   19af4:	mov	r0, r7
   19af8:	str	r3, [r8]
   19afc:	add	sp, sp, #92	; 0x5c
   19b00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b04:	mov	r3, #8
   19b08:	str	r3, [sp]
   19b0c:	add	r1, sp, #36	; 0x24
   19b10:	rsb	r2, r2, #1
   19b14:	ldr	r0, [sp, #28]
   19b18:	mvn	r3, #-2147483648	; 0x80000000
   19b1c:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19b20:	mov	r4, r0
   19b24:	ldm	r5, {r0, r1}
   19b28:	str	r4, [r7]
   19b2c:	stm	r4, {r0, r1}
   19b30:	b	19a14 <ftello64@plt+0x83a4>
   19b34:	bl	1164c <abort@plt>
   19b38:	andeq	r2, r4, ip, lsl #16
   19b3c:	muleq	r4, r0, r1
   19b40:	andeq	r2, r4, ip, lsr r8
   19b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b48:	sub	sp, sp, #52	; 0x34
   19b4c:	mov	r5, r0
   19b50:	mov	sl, r1
   19b54:	mov	fp, r2
   19b58:	bl	11514 <__errno_location@plt>
   19b5c:	ldr	r4, [pc, #404]	; 19cf8 <ftello64@plt+0x8688>
   19b60:	cmn	r5, #-2147483647	; 0x80000001
   19b64:	ldr	r6, [r4]
   19b68:	mov	r8, r0
   19b6c:	movne	r0, #0
   19b70:	moveq	r0, #1
   19b74:	ldr	r3, [r8]
   19b78:	orrs	r0, r0, r5, lsr #31
   19b7c:	str	r3, [sp, #28]
   19b80:	bne	19cf4 <ftello64@plt+0x8684>
   19b84:	ldr	r2, [r4, #4]
   19b88:	cmp	r5, r2
   19b8c:	blt	19bec <ftello64@plt+0x857c>
   19b90:	add	r7, r4, #8
   19b94:	cmp	r6, r7
   19b98:	str	r2, [sp, #44]	; 0x2c
   19b9c:	beq	19cc4 <ftello64@plt+0x8654>
   19ba0:	mov	r3, #8
   19ba4:	sub	r2, r5, r2
   19ba8:	mov	r0, r6
   19bac:	str	r3, [sp]
   19bb0:	add	r2, r2, #1
   19bb4:	mvn	r3, #-2147483648	; 0x80000000
   19bb8:	add	r1, sp, #44	; 0x2c
   19bbc:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19bc0:	mov	r6, r0
   19bc4:	str	r0, [r4]
   19bc8:	ldr	r0, [r4, #4]
   19bcc:	ldr	r2, [sp, #44]	; 0x2c
   19bd0:	mov	r1, #0
   19bd4:	sub	r2, r2, r0
   19bd8:	add	r0, r6, r0, lsl #3
   19bdc:	lsl	r2, r2, #3
   19be0:	bl	11550 <memset@plt>
   19be4:	ldr	r3, [sp, #44]	; 0x2c
   19be8:	str	r3, [r4, #4]
   19bec:	ldr	r2, [r4, #56]	; 0x38
   19bf0:	add	r3, r6, r5, lsl #3
   19bf4:	ldr	r1, [r4, #20]
   19bf8:	ldr	r7, [r3, #4]
   19bfc:	ldr	r9, [r6, r5, lsl #3]
   19c00:	ldr	ip, [r4, #60]	; 0x3c
   19c04:	str	r3, [sp, #32]
   19c08:	ldr	r3, [r4, #16]
   19c0c:	str	r2, [sp, #12]
   19c10:	ldr	r2, [pc, #228]	; 19cfc <ftello64@plt+0x868c>
   19c14:	orr	r1, r1, #1
   19c18:	str	r1, [sp, #36]	; 0x24
   19c1c:	str	r1, [sp, #4]
   19c20:	str	r2, [sp, #8]
   19c24:	str	r3, [sp]
   19c28:	mov	r0, r7
   19c2c:	mov	r1, r9
   19c30:	str	ip, [sp, #16]
   19c34:	mov	r3, fp
   19c38:	mov	r2, sl
   19c3c:	bl	16350 <ftello64@plt+0x4ce0>
   19c40:	cmp	r9, r0
   19c44:	bhi	19cb0 <ftello64@plt+0x8640>
   19c48:	ldr	r3, [pc, #176]	; 19d00 <ftello64@plt+0x8690>
   19c4c:	add	r9, r0, #1
   19c50:	cmp	r7, r3
   19c54:	str	r9, [r6, r5, lsl #3]
   19c58:	beq	19c64 <ftello64@plt+0x85f4>
   19c5c:	mov	r0, r7
   19c60:	bl	153e0 <ftello64@plt+0x3d70>
   19c64:	mov	r0, r9
   19c68:	bl	2bfdc <ftello64@plt+0x1a96c>
   19c6c:	ldr	ip, [sp, #32]
   19c70:	ldr	lr, [r4, #60]	; 0x3c
   19c74:	ldr	r5, [r4, #56]	; 0x38
   19c78:	mov	r3, fp
   19c7c:	mov	r2, sl
   19c80:	mov	r1, r9
   19c84:	str	r0, [ip, #4]
   19c88:	ldr	ip, [r4, #16]
   19c8c:	ldr	r4, [pc, #104]	; 19cfc <ftello64@plt+0x868c>
   19c90:	str	lr, [sp, #16]
   19c94:	str	r4, [sp, #8]
   19c98:	ldr	r4, [sp, #36]	; 0x24
   19c9c:	str	r5, [sp, #12]
   19ca0:	str	r4, [sp, #4]
   19ca4:	str	ip, [sp]
   19ca8:	mov	r7, r0
   19cac:	bl	16350 <ftello64@plt+0x4ce0>
   19cb0:	ldr	r3, [sp, #28]
   19cb4:	mov	r0, r7
   19cb8:	str	r3, [r8]
   19cbc:	add	sp, sp, #52	; 0x34
   19cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19cc4:	mov	r3, #8
   19cc8:	sub	r2, r5, r2
   19ccc:	str	r3, [sp]
   19cd0:	add	r1, sp, #44	; 0x2c
   19cd4:	add	r2, r2, #1
   19cd8:	mvn	r3, #-2147483648	; 0x80000000
   19cdc:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19ce0:	mov	r6, r0
   19ce4:	ldm	r7, {r0, r1}
   19ce8:	str	r6, [r4]
   19cec:	stm	r6, {r0, r1}
   19cf0:	b	19bc8 <ftello64@plt+0x8558>
   19cf4:	bl	1164c <abort@plt>
   19cf8:	muleq	r4, r0, r1
   19cfc:	andeq	r2, r4, r8, lsr #3
   19d00:	andeq	r2, r4, ip, lsr r8
   19d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d08:	sub	sp, sp, #44	; 0x2c
   19d0c:	mov	r9, r0
   19d10:	mov	sl, r1
   19d14:	bl	11514 <__errno_location@plt>
   19d18:	ldr	r4, [pc, #360]	; 19e88 <ftello64@plt+0x8818>
   19d1c:	ldr	r2, [r4, #4]
   19d20:	ldr	r5, [r4]
   19d24:	cmp	r2, #0
   19d28:	ldr	r3, [r0]
   19d2c:	mov	r7, r0
   19d30:	str	r3, [sp, #24]
   19d34:	bgt	19d90 <ftello64@plt+0x8720>
   19d38:	add	r6, r4, #8
   19d3c:	cmp	r5, r6
   19d40:	str	r2, [sp, #36]	; 0x24
   19d44:	beq	19e58 <ftello64@plt+0x87e8>
   19d48:	mov	r3, #8
   19d4c:	mov	r0, r5
   19d50:	str	r3, [sp]
   19d54:	rsb	r2, r2, #1
   19d58:	mvn	r3, #-2147483648	; 0x80000000
   19d5c:	add	r1, sp, #36	; 0x24
   19d60:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19d64:	mov	r5, r0
   19d68:	str	r0, [r4]
   19d6c:	ldr	r0, [r4, #4]
   19d70:	ldr	r2, [sp, #36]	; 0x24
   19d74:	mov	r1, #0
   19d78:	sub	r2, r2, r0
   19d7c:	add	r0, r5, r0, lsl #3
   19d80:	lsl	r2, r2, #3
   19d84:	bl	11550 <memset@plt>
   19d88:	ldr	r3, [sp, #36]	; 0x24
   19d8c:	str	r3, [r4, #4]
   19d90:	ldr	r1, [r4, #20]
   19d94:	ldr	r8, [r5]
   19d98:	ldr	r6, [r5, #4]
   19d9c:	ldr	r2, [r4, #56]	; 0x38
   19da0:	ldr	r3, [r4, #16]
   19da4:	ldr	ip, [r4, #60]	; 0x3c
   19da8:	ldr	fp, [pc, #220]	; 19e8c <ftello64@plt+0x881c>
   19dac:	orr	r1, r1, #1
   19db0:	str	r1, [sp, #28]
   19db4:	str	r1, [sp, #4]
   19db8:	str	r2, [sp, #12]
   19dbc:	str	r3, [sp]
   19dc0:	mov	r1, r8
   19dc4:	mov	r0, r6
   19dc8:	str	ip, [sp, #16]
   19dcc:	str	fp, [sp, #8]
   19dd0:	mov	r3, sl
   19dd4:	mov	r2, r9
   19dd8:	bl	16350 <ftello64@plt+0x4ce0>
   19ddc:	cmp	r8, r0
   19de0:	bhi	19e44 <ftello64@plt+0x87d4>
   19de4:	ldr	r3, [pc, #164]	; 19e90 <ftello64@plt+0x8820>
   19de8:	add	r8, r0, #1
   19dec:	cmp	r6, r3
   19df0:	str	r8, [r5]
   19df4:	beq	19e00 <ftello64@plt+0x8790>
   19df8:	mov	r0, r6
   19dfc:	bl	153e0 <ftello64@plt+0x3d70>
   19e00:	mov	r0, r8
   19e04:	bl	2bfdc <ftello64@plt+0x1a96c>
   19e08:	ldr	lr, [r4, #60]	; 0x3c
   19e0c:	ldr	ip, [r4, #16]
   19e10:	mov	r3, sl
   19e14:	mov	r2, r9
   19e18:	mov	r1, r8
   19e1c:	str	r0, [r5, #4]
   19e20:	ldr	r5, [r4, #56]	; 0x38
   19e24:	ldr	r4, [sp, #28]
   19e28:	str	fp, [sp, #8]
   19e2c:	str	r4, [sp, #4]
   19e30:	str	lr, [sp, #16]
   19e34:	str	r5, [sp, #12]
   19e38:	str	ip, [sp]
   19e3c:	mov	r6, r0
   19e40:	bl	16350 <ftello64@plt+0x4ce0>
   19e44:	ldr	r3, [sp, #24]
   19e48:	mov	r0, r6
   19e4c:	str	r3, [r7]
   19e50:	add	sp, sp, #44	; 0x2c
   19e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e58:	mov	r3, #8
   19e5c:	str	r3, [sp]
   19e60:	add	r1, sp, #36	; 0x24
   19e64:	rsb	r2, r2, #1
   19e68:	mvn	r3, #-2147483648	; 0x80000000
   19e6c:	mov	r0, #0
   19e70:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19e74:	mov	r5, r0
   19e78:	ldm	r6, {r0, r1}
   19e7c:	str	r5, [r4]
   19e80:	stm	r5, {r0, r1}
   19e84:	b	19d6c <ftello64@plt+0x86fc>
   19e88:	muleq	r4, r0, r1
   19e8c:	andeq	r2, r4, r8, lsr #3
   19e90:	andeq	r2, r4, ip, lsr r8
   19e94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e98:	sub	sp, sp, #44	; 0x2c
   19e9c:	mov	r5, r0
   19ea0:	mov	sl, r1
   19ea4:	bl	11514 <__errno_location@plt>
   19ea8:	ldr	r4, [pc, #396]	; 1a03c <ftello64@plt+0x89cc>
   19eac:	cmn	r5, #-2147483647	; 0x80000001
   19eb0:	ldr	r6, [r4]
   19eb4:	mov	r8, r0
   19eb8:	movne	r0, #0
   19ebc:	moveq	r0, #1
   19ec0:	ldr	r3, [r8]
   19ec4:	orrs	r0, r0, r5, lsr #31
   19ec8:	str	r3, [sp, #24]
   19ecc:	bne	1a038 <ftello64@plt+0x89c8>
   19ed0:	ldr	r2, [r4, #4]
   19ed4:	cmp	r5, r2
   19ed8:	blt	19f38 <ftello64@plt+0x88c8>
   19edc:	add	r7, r4, #8
   19ee0:	cmp	r6, r7
   19ee4:	str	r2, [sp, #36]	; 0x24
   19ee8:	beq	1a008 <ftello64@plt+0x8998>
   19eec:	mov	r3, #8
   19ef0:	sub	r2, r5, r2
   19ef4:	mov	r0, r6
   19ef8:	str	r3, [sp]
   19efc:	add	r2, r2, #1
   19f00:	mvn	r3, #-2147483648	; 0x80000000
   19f04:	add	r1, sp, #36	; 0x24
   19f08:	bl	2c1f8 <ftello64@plt+0x1ab88>
   19f0c:	mov	r6, r0
   19f10:	str	r0, [r4]
   19f14:	ldr	r0, [r4, #4]
   19f18:	ldr	r2, [sp, #36]	; 0x24
   19f1c:	mov	r1, #0
   19f20:	sub	r2, r2, r0
   19f24:	add	r0, r6, r0, lsl #3
   19f28:	lsl	r2, r2, #3
   19f2c:	bl	11550 <memset@plt>
   19f30:	ldr	r3, [sp, #36]	; 0x24
   19f34:	str	r3, [r4, #4]
   19f38:	ldr	r2, [r4, #56]	; 0x38
   19f3c:	add	fp, r6, r5, lsl #3
   19f40:	ldr	r1, [r4, #20]
   19f44:	ldr	r9, [r6, r5, lsl #3]
   19f48:	ldr	r7, [fp, #4]
   19f4c:	ldr	r3, [r4, #16]
   19f50:	ldr	ip, [r4, #60]	; 0x3c
   19f54:	str	r2, [sp, #12]
   19f58:	ldr	r2, [pc, #224]	; 1a040 <ftello64@plt+0x89d0>
   19f5c:	orr	r1, r1, #1
   19f60:	str	r1, [sp, #28]
   19f64:	str	r1, [sp, #4]
   19f68:	str	r2, [sp, #8]
   19f6c:	str	r3, [sp]
   19f70:	mov	r0, r7
   19f74:	mov	r1, r9
   19f78:	str	ip, [sp, #16]
   19f7c:	mvn	r3, #0
   19f80:	mov	r2, sl
   19f84:	bl	16350 <ftello64@plt+0x4ce0>
   19f88:	cmp	r9, r0
   19f8c:	bhi	19ff4 <ftello64@plt+0x8984>
   19f90:	ldr	r3, [pc, #172]	; 1a044 <ftello64@plt+0x89d4>
   19f94:	add	r9, r0, #1
   19f98:	cmp	r7, r3
   19f9c:	str	r9, [r6, r5, lsl #3]
   19fa0:	beq	19fac <ftello64@plt+0x893c>
   19fa4:	mov	r0, r7
   19fa8:	bl	153e0 <ftello64@plt+0x3d70>
   19fac:	mov	r0, r9
   19fb0:	bl	2bfdc <ftello64@plt+0x1a96c>
   19fb4:	ldr	ip, [r4, #60]	; 0x3c
   19fb8:	ldr	r3, [r4, #16]
   19fbc:	ldr	lr, [r4, #56]	; 0x38
   19fc0:	ldr	r4, [pc, #120]	; 1a040 <ftello64@plt+0x89d0>
   19fc4:	mov	r2, sl
   19fc8:	mov	r1, r9
   19fcc:	str	r0, [fp, #4]
   19fd0:	str	r4, [sp, #8]
   19fd4:	ldr	r4, [sp, #28]
   19fd8:	str	r3, [sp]
   19fdc:	str	r4, [sp, #4]
   19fe0:	str	ip, [sp, #16]
   19fe4:	str	lr, [sp, #12]
   19fe8:	mvn	r3, #0
   19fec:	mov	r7, r0
   19ff0:	bl	16350 <ftello64@plt+0x4ce0>
   19ff4:	ldr	r3, [sp, #24]
   19ff8:	mov	r0, r7
   19ffc:	str	r3, [r8]
   1a000:	add	sp, sp, #44	; 0x2c
   1a004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a008:	mov	r3, #8
   1a00c:	sub	r2, r5, r2
   1a010:	str	r3, [sp]
   1a014:	add	r1, sp, #36	; 0x24
   1a018:	add	r2, r2, #1
   1a01c:	mvn	r3, #-2147483648	; 0x80000000
   1a020:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1a024:	mov	r6, r0
   1a028:	ldm	r7, {r0, r1}
   1a02c:	str	r6, [r4]
   1a030:	stm	r6, {r0, r1}
   1a034:	b	19f14 <ftello64@plt+0x88a4>
   1a038:	bl	1164c <abort@plt>
   1a03c:	muleq	r4, r0, r1
   1a040:	andeq	r2, r4, r8, lsr #3
   1a044:	andeq	r2, r4, ip, lsr r8
   1a048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a04c:	sub	sp, sp, #44	; 0x2c
   1a050:	mov	sl, r0
   1a054:	bl	11514 <__errno_location@plt>
   1a058:	ldr	r4, [pc, #348]	; 1a1bc <ftello64@plt+0x8b4c>
   1a05c:	ldr	r2, [r4, #4]
   1a060:	ldr	r5, [r4]
   1a064:	cmp	r2, #0
   1a068:	ldr	r3, [r0]
   1a06c:	mov	r8, r0
   1a070:	str	r3, [sp, #28]
   1a074:	bgt	1a0d0 <ftello64@plt+0x8a60>
   1a078:	add	r6, r4, #8
   1a07c:	cmp	r5, r6
   1a080:	str	r2, [sp, #36]	; 0x24
   1a084:	beq	1a18c <ftello64@plt+0x8b1c>
   1a088:	mov	r3, #8
   1a08c:	mov	r0, r5
   1a090:	str	r3, [sp]
   1a094:	rsb	r2, r2, #1
   1a098:	mvn	r3, #-2147483648	; 0x80000000
   1a09c:	add	r1, sp, #36	; 0x24
   1a0a0:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1a0a4:	mov	r5, r0
   1a0a8:	str	r0, [r4]
   1a0ac:	ldr	r0, [r4, #4]
   1a0b0:	ldr	r2, [sp, #36]	; 0x24
   1a0b4:	mov	r1, #0
   1a0b8:	sub	r2, r2, r0
   1a0bc:	add	r0, r5, r0, lsl #3
   1a0c0:	lsl	r2, r2, #3
   1a0c4:	bl	11550 <memset@plt>
   1a0c8:	ldr	r3, [sp, #36]	; 0x24
   1a0cc:	str	r3, [r4, #4]
   1a0d0:	ldr	r7, [r4, #20]
   1a0d4:	ldr	r9, [r5]
   1a0d8:	ldr	r6, [r5, #4]
   1a0dc:	ldr	r2, [r4, #56]	; 0x38
   1a0e0:	ldr	r3, [r4, #16]
   1a0e4:	ldr	ip, [r4, #60]	; 0x3c
   1a0e8:	ldr	fp, [pc, #208]	; 1a1c0 <ftello64@plt+0x8b50>
   1a0ec:	orr	r7, r7, #1
   1a0f0:	str	r2, [sp, #12]
   1a0f4:	str	r3, [sp]
   1a0f8:	str	r7, [sp, #4]
   1a0fc:	mov	r1, r9
   1a100:	mov	r0, r6
   1a104:	str	ip, [sp, #16]
   1a108:	str	fp, [sp, #8]
   1a10c:	mvn	r3, #0
   1a110:	mov	r2, sl
   1a114:	bl	16350 <ftello64@plt+0x4ce0>
   1a118:	cmp	r9, r0
   1a11c:	bhi	1a178 <ftello64@plt+0x8b08>
   1a120:	ldr	r3, [pc, #156]	; 1a1c4 <ftello64@plt+0x8b54>
   1a124:	add	r9, r0, #1
   1a128:	cmp	r6, r3
   1a12c:	str	r9, [r5]
   1a130:	beq	1a13c <ftello64@plt+0x8acc>
   1a134:	mov	r0, r6
   1a138:	bl	153e0 <ftello64@plt+0x3d70>
   1a13c:	mov	r0, r9
   1a140:	bl	2bfdc <ftello64@plt+0x1a96c>
   1a144:	ldr	ip, [r4, #60]	; 0x3c
   1a148:	ldr	r3, [r4, #16]
   1a14c:	ldr	lr, [r4, #56]	; 0x38
   1a150:	mov	r2, sl
   1a154:	mov	r1, r9
   1a158:	str	r0, [r5, #4]
   1a15c:	str	r3, [sp]
   1a160:	stmib	sp, {r7, fp}
   1a164:	str	ip, [sp, #16]
   1a168:	str	lr, [sp, #12]
   1a16c:	mvn	r3, #0
   1a170:	mov	r6, r0
   1a174:	bl	16350 <ftello64@plt+0x4ce0>
   1a178:	ldr	r3, [sp, #28]
   1a17c:	mov	r0, r6
   1a180:	str	r3, [r8]
   1a184:	add	sp, sp, #44	; 0x2c
   1a188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a18c:	mov	r3, #8
   1a190:	str	r3, [sp]
   1a194:	add	r1, sp, #36	; 0x24
   1a198:	rsb	r2, r2, #1
   1a19c:	mvn	r3, #-2147483648	; 0x80000000
   1a1a0:	mov	r0, #0
   1a1a4:	bl	2c1f8 <ftello64@plt+0x1ab88>
   1a1a8:	mov	r5, r0
   1a1ac:	ldm	r6, {r0, r1}
   1a1b0:	str	r5, [r4]
   1a1b4:	stm	r5, {r0, r1}
   1a1b8:	b	1a0ac <ftello64@plt+0x8a3c>
   1a1bc:	muleq	r4, r0, r1
   1a1c0:	andeq	r2, r4, r8, lsr #3
   1a1c4:	andeq	r2, r4, ip, lsr r8
   1a1c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a1cc:	sub	sp, sp, #116	; 0x74
   1a1d0:	mov	r5, r1
   1a1d4:	str	r2, [sp, #4]
   1a1d8:	mov	r9, r0
   1a1dc:	bl	11574 <fileno@plt>
   1a1e0:	add	r2, sp, #8
   1a1e4:	mov	r1, r0
   1a1e8:	mov	r0, #3
   1a1ec:	bl	11400 <__fxstat64@plt>
   1a1f0:	cmp	r0, #0
   1a1f4:	blt	1a208 <ftello64@plt+0x8b98>
   1a1f8:	ldr	r3, [sp, #24]
   1a1fc:	and	r3, r3, #61440	; 0xf000
   1a200:	cmp	r3, #32768	; 0x8000
   1a204:	beq	1a438 <ftello64@plt+0x8dc8>
   1a208:	mov	r4, #8192	; 0x2000
   1a20c:	mov	r0, r4
   1a210:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1a214:	subs	r6, r0, #0
   1a218:	beq	1a310 <ftello64@plt+0x8ca0>
   1a21c:	ands	r3, r5, #2
   1a220:	str	r3, [sp]
   1a224:	bne	1a31c <ftello64@plt+0x8cac>
   1a228:	mov	r5, r3
   1a22c:	mov	sl, #1
   1a230:	mvn	r8, #-2147483648	; 0x80000000
   1a234:	b	1a264 <ftello64@plt+0x8bf4>
   1a238:	cmn	r4, #-2147483647	; 0x80000001
   1a23c:	beq	1a3cc <ftello64@plt+0x8d5c>
   1a240:	cmp	r4, r2
   1a244:	addcc	r4, r4, r3
   1a248:	mvncs	r4, #-2147483648	; 0x80000000
   1a24c:	mov	r1, r4
   1a250:	mov	r0, r6
   1a254:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1a258:	cmp	r0, #0
   1a25c:	beq	1a420 <ftello64@plt+0x8db0>
   1a260:	mov	r6, r0
   1a264:	sub	r7, r4, r5
   1a268:	mov	r2, r7
   1a26c:	mov	r3, r9
   1a270:	add	r0, r6, r5
   1a274:	mov	r1, sl
   1a278:	bl	11430 <fread@plt>
   1a27c:	lsr	r3, r4, #1
   1a280:	sub	r2, r8, r3
   1a284:	cmp	r0, r7
   1a288:	add	r5, r5, r0
   1a28c:	beq	1a238 <ftello64@plt+0x8bc8>
   1a290:	bl	11514 <__errno_location@plt>
   1a294:	mov	r8, r0
   1a298:	mov	r0, r9
   1a29c:	ldr	r9, [r8]
   1a2a0:	bl	11334 <ferror@plt>
   1a2a4:	cmp	r0, #0
   1a2a8:	bne	1a3e4 <ftello64@plt+0x8d74>
   1a2ac:	sub	r3, r4, #1
   1a2b0:	cmp	r3, r5
   1a2b4:	bls	1a430 <ftello64@plt+0x8dc0>
   1a2b8:	ldr	r3, [sp]
   1a2bc:	cmp	r3, #0
   1a2c0:	beq	1a490 <ftello64@plt+0x8e20>
   1a2c4:	add	r0, r5, #1
   1a2c8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1a2cc:	subs	r8, r0, #0
   1a2d0:	beq	1a4b8 <ftello64@plt+0x8e48>
   1a2d4:	mov	r1, r6
   1a2d8:	mov	r2, r5
   1a2dc:	bl	1134c <memcpy@plt>
   1a2e0:	mov	r0, r6
   1a2e4:	mov	r1, r4
   1a2e8:	mvn	r2, #0
   1a2ec:	bl	115d4 <__explicit_bzero_chk@plt>
   1a2f0:	mov	r0, r6
   1a2f4:	bl	153e0 <ftello64@plt+0x3d70>
   1a2f8:	add	r7, r8, r5
   1a2fc:	mov	r6, r8
   1a300:	mov	r3, #0
   1a304:	strb	r3, [r7]
   1a308:	ldr	r3, [sp, #4]
   1a30c:	str	r5, [r3]
   1a310:	mov	r0, r6
   1a314:	add	sp, sp, #116	; 0x74
   1a318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a31c:	mov	r5, #0
   1a320:	mov	fp, #1
   1a324:	mvn	sl, #-2147483648	; 0x80000000
   1a328:	b	1a378 <ftello64@plt+0x8d08>
   1a32c:	cmn	r4, #-2147483647	; 0x80000001
   1a330:	beq	1a3cc <ftello64@plt+0x8d5c>
   1a334:	cmp	r4, r2
   1a338:	addcc	r7, r4, r3
   1a33c:	mov	r0, r7
   1a340:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1a344:	mov	r2, r4
   1a348:	mov	r1, r6
   1a34c:	subs	r8, r0, #0
   1a350:	beq	1a400 <ftello64@plt+0x8d90>
   1a354:	bl	1134c <memcpy@plt>
   1a358:	mov	r1, r4
   1a35c:	mov	r0, r6
   1a360:	mvn	r2, #0
   1a364:	bl	115d4 <__explicit_bzero_chk@plt>
   1a368:	mov	r0, r6
   1a36c:	bl	153e0 <ftello64@plt+0x3d70>
   1a370:	mov	r4, r7
   1a374:	mov	r6, r8
   1a378:	sub	r8, r4, r5
   1a37c:	mov	r2, r8
   1a380:	mov	r3, r9
   1a384:	add	r0, r6, r5
   1a388:	mov	r1, fp
   1a38c:	bl	11430 <fread@plt>
   1a390:	lsr	r3, r4, #1
   1a394:	sub	r2, sl, r3
   1a398:	mov	r7, sl
   1a39c:	cmp	r8, r0
   1a3a0:	add	r5, r5, r0
   1a3a4:	beq	1a32c <ftello64@plt+0x8cbc>
   1a3a8:	bl	11514 <__errno_location@plt>
   1a3ac:	mov	r8, r0
   1a3b0:	mov	r0, r9
   1a3b4:	ldr	r9, [r8]
   1a3b8:	bl	11334 <ferror@plt>
   1a3bc:	cmp	r0, #0
   1a3c0:	beq	1a2ac <ftello64@plt+0x8c3c>
   1a3c4:	mov	r7, r4
   1a3c8:	b	1a40c <ftello64@plt+0x8d9c>
   1a3cc:	bl	11514 <__errno_location@plt>
   1a3d0:	ldr	r3, [sp]
   1a3d4:	mov	r9, #12
   1a3d8:	cmp	r3, #0
   1a3dc:	mov	r8, r0
   1a3e0:	bne	1a4b0 <ftello64@plt+0x8e40>
   1a3e4:	mov	r0, r6
   1a3e8:	bl	153e0 <ftello64@plt+0x3d70>
   1a3ec:	mov	r6, #0
   1a3f0:	mov	r0, r6
   1a3f4:	str	r9, [r8]
   1a3f8:	add	sp, sp, #116	; 0x74
   1a3fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a400:	bl	11514 <__errno_location@plt>
   1a404:	ldr	r9, [r0]
   1a408:	mov	r8, r0
   1a40c:	mov	r1, r7
   1a410:	mvn	r2, #0
   1a414:	mov	r0, r6
   1a418:	bl	115d4 <__explicit_bzero_chk@plt>
   1a41c:	b	1a3e4 <ftello64@plt+0x8d74>
   1a420:	bl	11514 <__errno_location@plt>
   1a424:	mov	r8, r0
   1a428:	ldr	r9, [r0]
   1a42c:	b	1a3e4 <ftello64@plt+0x8d74>
   1a430:	add	r7, r6, r5
   1a434:	b	1a300 <ftello64@plt+0x8c90>
   1a438:	mov	r0, r9
   1a43c:	bl	11670 <ftello64@plt>
   1a440:	cmp	r0, #0
   1a444:	sbcs	r3, r1, #0
   1a448:	blt	1a208 <ftello64@plt+0x8b98>
   1a44c:	ldrd	r2, [sp, #56]	; 0x38
   1a450:	cmp	r0, r2
   1a454:	sbcs	ip, r1, r3
   1a458:	bge	1a208 <ftello64@plt+0x8b98>
   1a45c:	subs	r2, r2, r0
   1a460:	mvn	r0, #-2147483647	; 0x80000001
   1a464:	sbc	r3, r3, r1
   1a468:	mov	r1, #0
   1a46c:	cmp	r0, r2
   1a470:	sbcs	r1, r1, r3
   1a474:	addge	r4, r2, #1
   1a478:	bge	1a20c <ftello64@plt+0x8b9c>
   1a47c:	bl	11514 <__errno_location@plt>
   1a480:	mov	r3, #12
   1a484:	mov	r6, #0
   1a488:	str	r3, [r0]
   1a48c:	b	1a310 <ftello64@plt+0x8ca0>
   1a490:	add	r1, r5, #1
   1a494:	mov	r0, r6
   1a498:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1a49c:	cmp	r0, #0
   1a4a0:	beq	1a430 <ftello64@plt+0x8dc0>
   1a4a4:	add	r7, r0, r5
   1a4a8:	mov	r6, r0
   1a4ac:	b	1a300 <ftello64@plt+0x8c90>
   1a4b0:	mvn	r7, #-2147483648	; 0x80000000
   1a4b4:	b	1a40c <ftello64@plt+0x8d9c>
   1a4b8:	add	r7, r6, r5
   1a4bc:	sub	r1, r4, r5
   1a4c0:	mov	r0, r7
   1a4c4:	mvn	r2, #0
   1a4c8:	bl	115d4 <__explicit_bzero_chk@plt>
   1a4cc:	b	1a300 <ftello64@plt+0x8c90>
   1a4d0:	push	{r4, r5, r6, r7, r8, lr}
   1a4d4:	mov	r4, r1
   1a4d8:	ldr	r3, [pc, #144]	; 1a570 <ftello64@plt+0x8f00>
   1a4dc:	tst	r4, #1
   1a4e0:	ldr	r1, [pc, #140]	; 1a574 <ftello64@plt+0x8f04>
   1a4e4:	moveq	r1, r3
   1a4e8:	mov	r6, r2
   1a4ec:	bl	11610 <fopen64@plt>
   1a4f0:	subs	r5, r0, #0
   1a4f4:	beq	1a53c <ftello64@plt+0x8ecc>
   1a4f8:	ands	r7, r4, #2
   1a4fc:	bne	1a548 <ftello64@plt+0x8ed8>
   1a500:	mov	r1, r4
   1a504:	mov	r2, r6
   1a508:	mov	r0, r5
   1a50c:	bl	1a1c8 <ftello64@plt+0x8b58>
   1a510:	mov	r4, r0
   1a514:	mov	r0, r5
   1a518:	bl	2d4d4 <ftello64@plt+0x1be64>
   1a51c:	cmp	r0, #0
   1a520:	beq	1a540 <ftello64@plt+0x8ed0>
   1a524:	cmp	r4, #0
   1a528:	beq	1a53c <ftello64@plt+0x8ecc>
   1a52c:	cmp	r7, #0
   1a530:	bne	1a55c <ftello64@plt+0x8eec>
   1a534:	mov	r0, r4
   1a538:	bl	153e0 <ftello64@plt+0x3d70>
   1a53c:	mov	r4, #0
   1a540:	mov	r0, r4
   1a544:	pop	{r4, r5, r6, r7, r8, pc}
   1a548:	mov	r3, #0
   1a54c:	mov	r1, r3
   1a550:	mov	r2, #2
   1a554:	bl	11544 <setvbuf@plt>
   1a558:	b	1a500 <ftello64@plt+0x8e90>
   1a55c:	ldr	r1, [r6]
   1a560:	mvn	r2, #0
   1a564:	mov	r0, r4
   1a568:	bl	115d4 <__explicit_bzero_chk@plt>
   1a56c:	b	1a534 <ftello64@plt+0x8ec4>
   1a570:	andeq	r0, r3, ip, lsl #22
   1a574:	andeq	r0, r3, r8, lsl #22
   1a578:	mov	ip, r0
   1a57c:	ldr	r3, [r1, #40]	; 0x28
   1a580:	ldr	r0, [r1, #56]	; 0x38
   1a584:	cmp	r0, r3
   1a588:	ble	1a5fc <ftello64@plt+0x8f8c>
   1a58c:	push	{r4, lr}
   1a590:	ldr	lr, [r1, #4]
   1a594:	ldrb	r0, [lr, r3]
   1a598:	strb	r0, [ip]
   1a59c:	ldr	r4, [r1, #80]	; 0x50
   1a5a0:	cmp	r4, #1
   1a5a4:	ble	1a5c4 <ftello64@plt+0x8f54>
   1a5a8:	ldr	r4, [r1, #28]
   1a5ac:	cmp	r3, r4
   1a5b0:	beq	1a5c4 <ftello64@plt+0x8f54>
   1a5b4:	ldr	r4, [r1, #8]
   1a5b8:	ldr	r4, [r4, r3, lsl #2]
   1a5bc:	cmn	r4, #1
   1a5c0:	beq	1a644 <ftello64@plt+0x8fd4>
   1a5c4:	cmp	r0, #92	; 0x5c
   1a5c8:	beq	1a60c <ftello64@plt+0x8f9c>
   1a5cc:	cmp	r0, #91	; 0x5b
   1a5d0:	beq	1a650 <ftello64@plt+0x8fe0>
   1a5d4:	cmp	r0, #93	; 0x5d
   1a5d8:	beq	1a634 <ftello64@plt+0x8fc4>
   1a5dc:	cmp	r0, #94	; 0x5e
   1a5e0:	beq	1a674 <ftello64@plt+0x9004>
   1a5e4:	cmp	r0, #45	; 0x2d
   1a5e8:	bne	1a624 <ftello64@plt+0x8fb4>
   1a5ec:	mov	r3, #22
   1a5f0:	strb	r3, [ip, #4]
   1a5f4:	mov	r0, #1
   1a5f8:	pop	{r4, pc}
   1a5fc:	mov	r3, #2
   1a600:	strb	r3, [ip, #4]
   1a604:	mov	r0, #0
   1a608:	bx	lr
   1a60c:	tst	r2, #1
   1a610:	beq	1a624 <ftello64@plt+0x8fb4>
   1a614:	ldr	r2, [r1, #48]	; 0x30
   1a618:	add	r3, r3, #1
   1a61c:	cmp	r3, r2
   1a620:	blt	1a6b8 <ftello64@plt+0x9048>
   1a624:	mov	r3, #1
   1a628:	mov	r0, r3
   1a62c:	strb	r3, [ip, #4]
   1a630:	pop	{r4, pc}
   1a634:	mov	r3, #21
   1a638:	strb	r3, [ip, #4]
   1a63c:	mov	r0, #1
   1a640:	pop	{r4, pc}
   1a644:	mov	r0, #1
   1a648:	strb	r0, [ip, #4]
   1a64c:	pop	{r4, pc}
   1a650:	ldr	r1, [r1, #48]	; 0x30
   1a654:	add	r0, r3, #1
   1a658:	cmp	r0, r1
   1a65c:	blt	1a684 <ftello64@plt+0x9014>
   1a660:	mov	r0, #1
   1a664:	mov	r3, #91	; 0x5b
   1a668:	strb	r0, [ip, #4]
   1a66c:	strb	r3, [ip]
   1a670:	pop	{r4, pc}
   1a674:	mov	r3, #25
   1a678:	strb	r3, [ip, #4]
   1a67c:	mov	r0, #1
   1a680:	pop	{r4, pc}
   1a684:	add	r3, lr, r3
   1a688:	ldrb	r3, [r3, #1]
   1a68c:	cmp	r3, #58	; 0x3a
   1a690:	strb	r3, [ip]
   1a694:	beq	1a6d0 <ftello64@plt+0x9060>
   1a698:	cmp	r3, #61	; 0x3d
   1a69c:	beq	1a6e8 <ftello64@plt+0x9078>
   1a6a0:	cmp	r3, #46	; 0x2e
   1a6a4:	bne	1a660 <ftello64@plt+0x8ff0>
   1a6a8:	mov	r3, #26
   1a6ac:	strb	r3, [ip, #4]
   1a6b0:	mov	r0, #2
   1a6b4:	pop	{r4, pc}
   1a6b8:	str	r3, [r1, #40]	; 0x28
   1a6bc:	ldrb	r3, [lr, r3]
   1a6c0:	mov	r0, #1
   1a6c4:	strb	r0, [ip, #4]
   1a6c8:	strb	r3, [ip]
   1a6cc:	pop	{r4, pc}
   1a6d0:	tst	r2, #4
   1a6d4:	beq	1a660 <ftello64@plt+0x8ff0>
   1a6d8:	mov	r3, #30
   1a6dc:	strb	r3, [ip, #4]
   1a6e0:	mov	r0, #2
   1a6e4:	pop	{r4, pc}
   1a6e8:	mov	r3, #28
   1a6ec:	strb	r3, [ip, #4]
   1a6f0:	mov	r0, #2
   1a6f4:	pop	{r4, pc}
   1a6f8:	ldr	r3, [r1, #8]
   1a6fc:	push	{r4, r5, r6, r7, r8, lr}
   1a700:	mov	r4, #0
   1a704:	str	r2, [r1]
   1a708:	mov	r8, r0
   1a70c:	str	r3, [r1, #16]
   1a710:	lsl	r0, r3, #2
   1a714:	str	r4, [r1, #20]
   1a718:	mov	r5, r1
   1a71c:	mov	r7, r2
   1a720:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1a724:	cmp	r0, r4
   1a728:	str	r0, [r5, #24]
   1a72c:	beq	1a800 <ftello64@plt+0x9190>
   1a730:	ldr	r1, [r5, #8]
   1a734:	cmp	r1, #0
   1a738:	bgt	1a74c <ftello64@plt+0x90dc>
   1a73c:	b	1a798 <ftello64@plt+0x9128>
   1a740:	add	r4, r4, #1
   1a744:	cmp	r4, r1
   1a748:	bge	1a798 <ftello64@plt+0x9128>
   1a74c:	ldr	r2, [r5, #12]
   1a750:	ldr	r3, [r8]
   1a754:	ldr	r6, [r2, r4, lsl #2]
   1a758:	add	r3, r3, r6, lsl #3
   1a75c:	ldrb	r3, [r3, #4]
   1a760:	tst	r3, #8
   1a764:	bne	1a740 <ftello64@plt+0x90d0>
   1a768:	ldr	r1, [r5, #20]
   1a76c:	ldr	r3, [r5, #16]
   1a770:	cmp	r3, r1
   1a774:	beq	1a7d8 <ftello64@plt+0x9168>
   1a778:	ldr	r0, [r5, #24]
   1a77c:	add	r3, r1, #1
   1a780:	str	r3, [r5, #20]
   1a784:	str	r6, [r0, r1, lsl #2]
   1a788:	ldr	r1, [r5, #8]
   1a78c:	add	r4, r4, #1
   1a790:	cmp	r4, r1
   1a794:	blt	1a74c <ftello64@plt+0x90dc>
   1a798:	ldr	r4, [r8, #68]	; 0x44
   1a79c:	ldr	r6, [r8, #32]
   1a7a0:	and	r7, r7, r4
   1a7a4:	add	r7, r7, r7, lsl #1
   1a7a8:	lsl	r4, r7, #2
   1a7ac:	add	r7, r6, r4
   1a7b0:	ldr	r3, [r6, r4]
   1a7b4:	ldr	r2, [r7, #4]
   1a7b8:	cmp	r2, r3
   1a7bc:	ldrgt	r2, [r7, #8]
   1a7c0:	ble	1a808 <ftello64@plt+0x9198>
   1a7c4:	add	r1, r3, #1
   1a7c8:	str	r1, [r6, r4]
   1a7cc:	mov	r0, #0
   1a7d0:	str	r5, [r2, r3, lsl #2]
   1a7d4:	pop	{r4, r5, r6, r7, r8, pc}
   1a7d8:	add	r1, r1, #1
   1a7dc:	ldr	r0, [r5, #24]
   1a7e0:	lsl	r3, r1, #1
   1a7e4:	str	r3, [r5, #16]
   1a7e8:	lsl	r1, r1, #3
   1a7ec:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1a7f0:	cmp	r0, #0
   1a7f4:	ldrne	r1, [r5, #20]
   1a7f8:	strne	r0, [r5, #24]
   1a7fc:	bne	1a77c <ftello64@plt+0x910c>
   1a800:	mov	r0, #12
   1a804:	pop	{r4, r5, r6, r7, r8, pc}
   1a808:	add	r3, r3, #1
   1a80c:	ldr	r0, [r7, #8]
   1a810:	lsl	r1, r3, #3
   1a814:	lsl	r8, r3, #1
   1a818:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1a81c:	subs	r2, r0, #0
   1a820:	beq	1a800 <ftello64@plt+0x9190>
   1a824:	ldr	r3, [r6, r4]
   1a828:	str	r2, [r7, #8]
   1a82c:	str	r8, [r7, #4]
   1a830:	b	1a7c4 <ftello64@plt+0x9154>
   1a834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a838:	mov	r5, r0
   1a83c:	ldr	r8, [r0, #36]	; 0x24
   1a840:	ldr	r3, [r0, #48]	; 0x30
   1a844:	ldr	r4, [r0, #28]
   1a848:	cmp	r8, r3
   1a84c:	movge	r8, r3
   1a850:	cmp	r8, r4
   1a854:	sub	sp, sp, #92	; 0x5c
   1a858:	ble	1a9bc <ftello64@plt+0x934c>
   1a85c:	add	r6, r0, #16
   1a860:	add	r7, sp, #16
   1a864:	mov	fp, #1
   1a868:	mvn	sl, #-1073741824	; 0xc0000000
   1a86c:	mov	r9, #255	; 0xff
   1a870:	b	1a8f0 <ftello64@plt+0x9280>
   1a874:	ldr	r3, [r5, #24]
   1a878:	ldr	r1, [r5]
   1a87c:	add	r3, r4, r3
   1a880:	add	r1, r1, r3
   1a884:	mov	r3, r6
   1a888:	add	r0, sp, #12
   1a88c:	bl	2d748 <ftello64@plt+0x1c0d8>
   1a890:	sub	r2, r0, #1
   1a894:	cmn	r2, #3
   1a898:	mov	r3, r0
   1a89c:	bhi	1a970 <ftello64@plt+0x9300>
   1a8a0:	cmn	r0, #2
   1a8a4:	ldrne	r2, [sp, #12]
   1a8a8:	beq	1a9a4 <ftello64@plt+0x9334>
   1a8ac:	ldr	r0, [r5, #8]
   1a8b0:	add	r3, r4, r3
   1a8b4:	add	ip, r4, #1
   1a8b8:	cmp	ip, r3
   1a8bc:	str	r2, [r0, r4, lsl #2]
   1a8c0:	lsl	r1, r4, #2
   1a8c4:	bge	1a9cc <ftello64@plt+0x935c>
   1a8c8:	sub	r2, sl, r4
   1a8cc:	add	r2, r2, r3
   1a8d0:	add	r1, r1, #4
   1a8d4:	add	r0, r0, r1
   1a8d8:	lsl	r2, r2, #2
   1a8dc:	mov	r1, r9
   1a8e0:	mov	r4, r3
   1a8e4:	bl	11550 <memset@plt>
   1a8e8:	cmp	r8, r4
   1a8ec:	ble	1a9bc <ftello64@plt+0x934c>
   1a8f0:	ldm	r6, {r0, r1}
   1a8f4:	ldr	ip, [r5, #64]	; 0x40
   1a8f8:	sub	r2, r8, r4
   1a8fc:	cmp	ip, #0
   1a900:	stm	r7, {r0, r1}
   1a904:	beq	1a874 <ftello64@plt+0x9204>
   1a908:	ldr	r3, [r5, #80]	; 0x50
   1a90c:	cmp	r3, #0
   1a910:	ble	1a968 <ftello64@plt+0x92f8>
   1a914:	add	r0, sp, #23
   1a918:	mov	r3, #0
   1a91c:	str	r6, [sp, #4]
   1a920:	b	1a928 <ftello64@plt+0x92b8>
   1a924:	ldr	ip, [r5, #64]	; 0x40
   1a928:	ldr	r1, [r5]
   1a92c:	ldr	r6, [r5, #24]
   1a930:	add	r1, r1, r4
   1a934:	add	r1, r1, r3
   1a938:	ldr	lr, [r5, #4]
   1a93c:	ldrb	r1, [r1, r6]
   1a940:	add	lr, lr, r4
   1a944:	ldrb	r1, [ip, r1]
   1a948:	strb	r1, [lr, r3]
   1a94c:	ldr	ip, [r5, #80]	; 0x50
   1a950:	add	r3, r3, #1
   1a954:	cmp	ip, r3
   1a958:	cmpgt	r2, r3
   1a95c:	strb	r1, [r0, #1]!
   1a960:	bgt	1a924 <ftello64@plt+0x92b4>
   1a964:	ldr	r6, [sp, #4]
   1a968:	add	r1, sp, #24
   1a96c:	b	1a884 <ftello64@plt+0x9214>
   1a970:	ldr	r3, [r5]
   1a974:	ldr	r2, [r5, #24]
   1a978:	add	r3, r3, r4
   1a97c:	ldr	r1, [r5, #64]	; 0x40
   1a980:	ldrb	r2, [r3, r2]
   1a984:	cmp	r1, #0
   1a988:	mov	r3, fp
   1a98c:	str	r2, [sp, #12]
   1a990:	ldrbne	r2, [r1, r2]
   1a994:	ldm	r7, {r0, r1}
   1a998:	strne	r2, [sp, #12]
   1a99c:	stm	r6, {r0, r1}
   1a9a0:	b	1a8ac <ftello64@plt+0x923c>
   1a9a4:	ldr	r2, [r5, #36]	; 0x24
   1a9a8:	ldr	r3, [r5, #48]	; 0x30
   1a9ac:	cmp	r2, r3
   1a9b0:	bge	1a970 <ftello64@plt+0x9300>
   1a9b4:	ldm	r7, {r0, r1}
   1a9b8:	stm	r6, {r0, r1}
   1a9bc:	str	r4, [r5, #28]
   1a9c0:	str	r4, [r5, #32]
   1a9c4:	add	sp, sp, #92	; 0x5c
   1a9c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9cc:	mov	r4, ip
   1a9d0:	b	1a8e8 <ftello64@plt+0x9278>
   1a9d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a9d8:	mov	r4, r0
   1a9dc:	ldr	r6, [r0, #36]	; 0x24
   1a9e0:	ldr	r3, [r0, #48]	; 0x30
   1a9e4:	ldrb	r2, [r0, #74]	; 0x4a
   1a9e8:	cmp	r6, r3
   1a9ec:	movge	r6, r3
   1a9f0:	cmp	r2, #0
   1a9f4:	sub	sp, sp, #100	; 0x64
   1a9f8:	ldr	r5, [r0, #28]
   1a9fc:	bne	1aa0c <ftello64@plt+0x939c>
   1aa00:	ldr	r3, [r0, #64]	; 0x40
   1aa04:	cmp	r3, #0
   1aa08:	beq	1ab3c <ftello64@plt+0x94cc>
   1aa0c:	ldr	r7, [r4, #32]
   1aa10:	cmp	r5, r6
   1aa14:	bge	1ab28 <ftello64@plt+0x94b8>
   1aa18:	add	r3, sp, #24
   1aa1c:	add	r9, r4, #16
   1aa20:	sub	sl, r6, r5
   1aa24:	str	r3, [sp, #4]
   1aa28:	add	r3, sp, #20
   1aa2c:	str	r3, [sp, #8]
   1aa30:	ldm	r9, {r0, r1}
   1aa34:	ldr	r2, [r4, #64]	; 0x40
   1aa38:	ldr	r3, [sp, #4]
   1aa3c:	cmp	r2, #0
   1aa40:	stm	r3, {r0, r1}
   1aa44:	bne	1ac8c <ftello64@plt+0x961c>
   1aa48:	ldr	r3, [r4, #24]
   1aa4c:	ldr	r2, [r4]
   1aa50:	add	r3, r7, r3
   1aa54:	add	r3, r2, r3
   1aa58:	mov	r1, r3
   1aa5c:	str	r3, [sp, #12]
   1aa60:	mov	r3, r9
   1aa64:	mov	r2, sl
   1aa68:	ldr	r0, [sp, #8]
   1aa6c:	bl	2d748 <ftello64@plt+0x1c0d8>
   1aa70:	sub	r3, r0, #1
   1aa74:	cmn	r3, #4
   1aa78:	mov	r8, r0
   1aa7c:	str	r3, [sp, #8]
   1aa80:	bhi	1ad9c <ftello64@plt+0x972c>
   1aa84:	ldr	fp, [sp, #20]
   1aa88:	mov	r0, fp
   1aa8c:	bl	11634 <towupper@plt>
   1aa90:	cmp	fp, r0
   1aa94:	mov	sl, r0
   1aa98:	beq	1ad84 <ftello64@plt+0x9714>
   1aa9c:	add	r0, sp, #32
   1aaa0:	ldr	r2, [sp, #4]
   1aaa4:	mov	r1, sl
   1aaa8:	bl	112b0 <wcrtomb@plt>
   1aaac:	cmp	r8, r0
   1aab0:	mov	fp, r0
   1aab4:	bne	1ae30 <ftello64@plt+0x97c0>
   1aab8:	ldr	r0, [r4, #4]
   1aabc:	add	r1, sp, #32
   1aac0:	add	r0, r0, r5
   1aac4:	mov	r2, r8
   1aac8:	bl	1134c <memcpy@plt>
   1aacc:	ldrb	r3, [r4, #76]	; 0x4c
   1aad0:	cmp	r3, #0
   1aad4:	bne	1ae10 <ftello64@plt+0x97a0>
   1aad8:	add	r3, r8, r7
   1aadc:	ldr	r0, [r4, #8]
   1aae0:	add	r8, r5, r8
   1aae4:	add	r2, r5, #1
   1aae8:	cmp	r2, r8
   1aaec:	mov	r7, r3
   1aaf0:	str	sl, [r0, r5, lsl #2]
   1aaf4:	bge	1af2c <ftello64@plt+0x98bc>
   1aaf8:	mvn	r3, #-1073741824	; 0xc0000000
   1aafc:	sub	r3, r3, r5
   1ab00:	add	r3, r3, r8
   1ab04:	add	r0, r0, r2, lsl #2
   1ab08:	mov	r1, #255	; 0xff
   1ab0c:	lsl	r2, r3, #2
   1ab10:	mov	r5, r8
   1ab14:	bl	11550 <memset@plt>
   1ab18:	b	1aa10 <ftello64@plt+0x93a0>
   1ab1c:	ldr	r3, [sp, #4]
   1ab20:	ldm	r3, {r0, r1}
   1ab24:	stm	r9, {r0, r1}
   1ab28:	mov	r0, #0
   1ab2c:	str	r5, [r4, #28]
   1ab30:	str	r7, [r4, #32]
   1ab34:	add	sp, sp, #100	; 0x64
   1ab38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab3c:	ldrb	r3, [r0, #76]	; 0x4c
   1ab40:	cmp	r3, #0
   1ab44:	bne	1aa0c <ftello64@plt+0x939c>
   1ab48:	cmp	r5, r6
   1ab4c:	bge	1ad74 <ftello64@plt+0x9704>
   1ab50:	add	r9, r0, #16
   1ab54:	b	1ab84 <ftello64@plt+0x9514>
   1ab58:	mov	r0, fp
   1ab5c:	bl	11634 <towupper@plt>
   1ab60:	bics	r3, r0, #127	; 0x7f
   1ab64:	bne	1abac <ftello64@plt+0x953c>
   1ab68:	ldr	r3, [r4, #4]
   1ab6c:	strb	r0, [r3, r5]
   1ab70:	ldr	r3, [r4, #8]
   1ab74:	str	r0, [r3, r5, lsl #2]
   1ab78:	add	r5, r5, #1
   1ab7c:	cmp	r6, r5
   1ab80:	ble	1ad74 <ftello64@plt+0x9704>
   1ab84:	ldr	r8, [r4]
   1ab88:	ldr	r7, [r4, #24]
   1ab8c:	add	r3, r8, r7
   1ab90:	ldrb	fp, [r3, r5]
   1ab94:	tst	fp, #128	; 0x80
   1ab98:	bne	1abac <ftello64@plt+0x953c>
   1ab9c:	mov	r0, r9
   1aba0:	bl	11370 <mbsinit@plt>
   1aba4:	cmp	r0, #0
   1aba8:	bne	1ab58 <ftello64@plt+0x94e8>
   1abac:	ldm	r9, {r0, r1}
   1abb0:	add	r3, sp, #24
   1abb4:	add	r7, r7, r5
   1abb8:	sub	sl, r6, r5
   1abbc:	stm	r3, {r0, r1}
   1abc0:	mov	r2, sl
   1abc4:	add	r1, r8, r7
   1abc8:	mov	r3, r9
   1abcc:	add	r0, sp, #20
   1abd0:	bl	2d748 <ftello64@plt+0x1c0d8>
   1abd4:	add	r2, sp, #24
   1abd8:	str	r2, [sp, #4]
   1abdc:	add	r2, sp, #20
   1abe0:	mov	r7, r5
   1abe4:	str	r2, [sp, #8]
   1abe8:	sub	r3, r0, #1
   1abec:	cmn	r3, #4
   1abf0:	mov	r8, r0
   1abf4:	bhi	1ad08 <ftello64@plt+0x9698>
   1abf8:	ldr	r3, [sp, #20]
   1abfc:	mov	r0, r3
   1ac00:	str	r3, [sp, #12]
   1ac04:	bl	11634 <towupper@plt>
   1ac08:	ldr	r3, [sp, #12]
   1ac0c:	cmp	r3, r0
   1ac10:	mov	fp, r0
   1ac14:	beq	1ace4 <ftello64@plt+0x9674>
   1ac18:	mov	r1, r0
   1ac1c:	add	r2, sp, #24
   1ac20:	add	r0, sp, #32
   1ac24:	bl	112b0 <wcrtomb@plt>
   1ac28:	cmp	r8, r0
   1ac2c:	bne	1ad38 <ftello64@plt+0x96c8>
   1ac30:	ldr	r0, [r4, #4]
   1ac34:	mov	r2, r8
   1ac38:	add	r0, r0, r5
   1ac3c:	add	r1, sp, #32
   1ac40:	bl	1134c <memcpy@plt>
   1ac44:	add	r5, r5, #1
   1ac48:	sub	r3, r5, #1
   1ac4c:	ldr	r0, [r4, #8]
   1ac50:	add	r8, r3, r8
   1ac54:	cmp	r5, r8
   1ac58:	str	fp, [r0, r7, lsl #2]
   1ac5c:	lsl	r3, r7, #2
   1ac60:	bge	1ab7c <ftello64@plt+0x950c>
   1ac64:	mvn	r2, #-1073741824	; 0xc0000000
   1ac68:	sub	r2, r2, r7
   1ac6c:	add	r2, r2, r8
   1ac70:	add	r3, r3, #4
   1ac74:	lsl	r2, r2, #2
   1ac78:	add	r0, r0, r3
   1ac7c:	mov	r1, #255	; 0xff
   1ac80:	mov	r5, r8
   1ac84:	bl	11550 <memset@plt>
   1ac88:	b	1ab7c <ftello64@plt+0x950c>
   1ac8c:	ldr	lr, [r4, #80]	; 0x50
   1ac90:	cmp	lr, #0
   1ac94:	ble	1acd4 <ftello64@plt+0x9664>
   1ac98:	ldr	r3, [r4, #24]
   1ac9c:	ldr	r1, [r4]
   1aca0:	add	r3, r7, r3
   1aca4:	sub	r3, r3, #1
   1aca8:	cmp	lr, sl
   1acac:	add	r1, r1, r3
   1acb0:	movge	lr, sl
   1acb4:	add	r0, sp, #31
   1acb8:	mov	r3, #0
   1acbc:	ldrb	ip, [r1, #1]!
   1acc0:	add	r3, r3, #1
   1acc4:	cmp	r3, lr
   1acc8:	ldrb	ip, [r2, ip]
   1accc:	strb	ip, [r0, #1]!
   1acd0:	blt	1acbc <ftello64@plt+0x964c>
   1acd4:	add	r3, sp, #32
   1acd8:	str	r3, [sp, #12]
   1acdc:	mov	r1, r3
   1ace0:	b	1aa60 <ftello64@plt+0x93f0>
   1ace4:	ldr	r3, [r4, #24]
   1ace8:	ldr	r1, [r4]
   1acec:	ldr	r0, [r4, #4]
   1acf0:	add	r3, r5, r3
   1acf4:	add	r1, r1, r3
   1acf8:	add	r0, r0, r5
   1acfc:	mov	r2, r8
   1ad00:	bl	1134c <memcpy@plt>
   1ad04:	b	1ac44 <ftello64@plt+0x95d4>
   1ad08:	cmn	r3, #3
   1ad0c:	bne	1ad40 <ftello64@plt+0x96d0>
   1ad10:	ldr	r2, [r4, #36]	; 0x24
   1ad14:	ldr	r3, [r4, #48]	; 0x30
   1ad18:	cmp	r2, r3
   1ad1c:	blt	1ad68 <ftello64@plt+0x96f8>
   1ad20:	ldr	r3, [r4, #4]
   1ad24:	strb	fp, [r3, r5]
   1ad28:	ldr	r3, [r4, #8]
   1ad2c:	add	r5, r5, #1
   1ad30:	str	fp, [r3, r7, lsl #2]
   1ad34:	b	1ab7c <ftello64@plt+0x950c>
   1ad38:	mov	r7, r5
   1ad3c:	b	1aa30 <ftello64@plt+0x93c0>
   1ad40:	ldr	r3, [r4, #4]
   1ad44:	cmn	r0, #1
   1ad48:	strb	fp, [r3, r5]
   1ad4c:	ldr	r3, [r4, #8]
   1ad50:	add	r5, r5, #1
   1ad54:	str	fp, [r3, r7, lsl #2]
   1ad58:	addeq	r3, sp, #24
   1ad5c:	ldmeq	r3, {r0, r1}
   1ad60:	stmeq	r9, {r0, r1}
   1ad64:	b	1ab7c <ftello64@plt+0x950c>
   1ad68:	add	r3, sp, #24
   1ad6c:	ldm	r3, {r0, r1}
   1ad70:	stm	r9, {r0, r1}
   1ad74:	str	r5, [r4, #28]
   1ad78:	str	r5, [r4, #32]
   1ad7c:	mov	r0, #0
   1ad80:	b	1ab34 <ftello64@plt+0x94c4>
   1ad84:	ldr	r0, [r4, #4]
   1ad88:	ldr	r1, [sp, #12]
   1ad8c:	add	r0, r0, r5
   1ad90:	mov	r2, r8
   1ad94:	bl	1134c <memcpy@plt>
   1ad98:	b	1aacc <ftello64@plt+0x945c>
   1ad9c:	cmn	r3, #3
   1ada0:	bne	1adb4 <ftello64@plt+0x9744>
   1ada4:	ldr	r2, [r4, #36]	; 0x24
   1ada8:	ldr	r3, [r4, #48]	; 0x30
   1adac:	cmp	r2, r3
   1adb0:	blt	1ab1c <ftello64@plt+0x94ac>
   1adb4:	ldr	r3, [r4]
   1adb8:	ldr	r1, [r4, #24]
   1adbc:	add	r3, r3, r7
   1adc0:	ldr	r2, [r4, #64]	; 0x40
   1adc4:	ldrb	r3, [r3, r1]
   1adc8:	cmp	r2, #0
   1adcc:	mov	r1, r5
   1add0:	ldrbne	r3, [r2, r3]
   1add4:	ldr	r2, [r4, #4]
   1add8:	strb	r3, [r2, r5]
   1addc:	ldrb	r2, [r4, #76]	; 0x4c
   1ade0:	cmp	r2, #0
   1ade4:	ldrne	r2, [r4, #12]
   1ade8:	strne	r7, [r2, r5, lsl #2]
   1adec:	ldr	r2, [r4, #8]
   1adf0:	cmn	r8, #1
   1adf4:	add	r7, r7, #1
   1adf8:	add	r5, r5, #1
   1adfc:	str	r3, [r2, r1, lsl #2]
   1ae00:	ldreq	r3, [sp, #4]
   1ae04:	ldmeq	r3, {r0, r1}
   1ae08:	stmeq	r9, {r0, r1}
   1ae0c:	b	1aa10 <ftello64@plt+0x93a0>
   1ae10:	ldr	r2, [r4, #12]
   1ae14:	add	r3, r8, r7
   1ae18:	add	r2, r2, r5, lsl #2
   1ae1c:	str	r7, [r2], #4
   1ae20:	add	r7, r7, #1
   1ae24:	cmp	r3, r7
   1ae28:	bne	1ae1c <ftello64@plt+0x97ac>
   1ae2c:	b	1aadc <ftello64@plt+0x946c>
   1ae30:	cmn	r0, #1
   1ae34:	beq	1ad84 <ftello64@plt+0x9714>
   1ae38:	ldr	r0, [r4, #36]	; 0x24
   1ae3c:	add	r6, r5, fp
   1ae40:	cmp	r6, r0
   1ae44:	bhi	1ab1c <ftello64@plt+0x94ac>
   1ae48:	ldr	r3, [r4, #12]
   1ae4c:	cmp	r3, #0
   1ae50:	beq	1af34 <ftello64@plt+0x98c4>
   1ae54:	ldrb	r3, [r4, #76]	; 0x4c
   1ae58:	cmp	r3, #0
   1ae5c:	bne	1ae88 <ftello64@plt+0x9818>
   1ae60:	cmp	r5, #0
   1ae64:	ldrne	r2, [r4, #12]
   1ae68:	subne	r2, r2, #4
   1ae6c:	beq	1ae80 <ftello64@plt+0x9810>
   1ae70:	str	r3, [r2, #4]!
   1ae74:	add	r3, r3, #1
   1ae78:	cmp	r5, r3
   1ae7c:	bne	1ae70 <ftello64@plt+0x9800>
   1ae80:	mov	r3, #1
   1ae84:	strb	r3, [r4, #76]	; 0x4c
   1ae88:	ldr	r0, [r4, #4]
   1ae8c:	add	r1, sp, #32
   1ae90:	mov	r2, fp
   1ae94:	add	r0, r0, r5
   1ae98:	bl	1134c <memcpy@plt>
   1ae9c:	ldr	r3, [r4, #8]
   1aea0:	ldr	r1, [r4, #12]
   1aea4:	lsl	r2, r5, #2
   1aea8:	cmp	fp, #1
   1aeac:	str	sl, [r3, r5, lsl #2]
   1aeb0:	add	r3, r3, r2
   1aeb4:	str	r7, [r1, r5, lsl #2]
   1aeb8:	add	r2, r1, r2
   1aebc:	bls	1aeec <ftello64@plt+0x987c>
   1aec0:	mov	r1, #1
   1aec4:	mvn	ip, #0
   1aec8:	cmp	r1, r8
   1aecc:	ldr	r0, [sp, #8]
   1aed0:	movcc	r0, r1
   1aed4:	add	r1, r1, #1
   1aed8:	add	r0, r0, r7
   1aedc:	cmp	r1, fp
   1aee0:	str	r0, [r2, #4]!
   1aee4:	str	ip, [r3, #4]!
   1aee8:	bne	1aec8 <ftello64@plt+0x9858>
   1aeec:	ldr	r2, [r4, #52]	; 0x34
   1aef0:	ldr	r3, [r4, #48]	; 0x30
   1aef4:	cmp	r7, r2
   1aef8:	sub	fp, fp, r8
   1aefc:	ldrlt	r2, [r4, #56]	; 0x38
   1af00:	add	r3, fp, r3
   1af04:	addlt	fp, r2, fp
   1af08:	ldr	r2, [r4, #36]	; 0x24
   1af0c:	strlt	fp, [r4, #56]	; 0x38
   1af10:	cmp	r3, r2
   1af14:	mov	r5, r6
   1af18:	str	r3, [r4, #48]	; 0x30
   1af1c:	add	r7, r8, r7
   1af20:	movlt	r6, r3
   1af24:	movge	r6, r2
   1af28:	b	1aa10 <ftello64@plt+0x93a0>
   1af2c:	mov	r5, r2
   1af30:	b	1aa10 <ftello64@plt+0x93a0>
   1af34:	lsl	r0, r0, #2
   1af38:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1af3c:	cmp	r0, #0
   1af40:	str	r0, [r4, #12]
   1af44:	moveq	r0, #12
   1af48:	bne	1ae54 <ftello64@plt+0x97e4>
   1af4c:	b	1ab34 <ftello64@plt+0x94c4>
   1af50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af54:	sub	sp, sp, #12
   1af58:	ldmib	r0, {r5, ip}
   1af5c:	stm	sp, {r1, r2}
   1af60:	mov	r4, r0
   1af64:	cmp	ip, r5
   1af68:	mov	r8, sp
   1af6c:	ldrb	r6, [sp, #4]
   1af70:	bcs	1b030 <ftello64@plt+0x99c0>
   1af74:	ldr	r7, [r0, #12]
   1af78:	ldr	r5, [r0, #20]
   1af7c:	ldm	r8, {r0, r1}
   1af80:	ldr	r3, [r4]
   1af84:	cmp	r6, #5
   1af88:	add	r3, r3, ip, lsl #3
   1af8c:	bic	r2, r1, #261120	; 0x3fc00
   1af90:	bic	r2, r2, #768	; 0x300
   1af94:	stm	r3, {r0, r1}
   1af98:	str	r2, [r3, #4]
   1af9c:	beq	1b01c <ftello64@plt+0x99ac>
   1afa0:	sub	r6, r6, #6
   1afa4:	clz	r6, r6
   1afa8:	lsr	r6, r6, #5
   1afac:	ldrb	r2, [r3, #6]
   1afb0:	mvn	r1, #0
   1afb4:	bic	r2, r2, #16
   1afb8:	orr	r2, r2, r6, lsl #4
   1afbc:	strb	r2, [r3, #6]
   1afc0:	str	r1, [r7, ip, lsl #2]
   1afc4:	ldr	r3, [r4, #8]
   1afc8:	mov	r2, #0
   1afcc:	add	r3, r3, r3, lsl #1
   1afd0:	lsl	r3, r3, #2
   1afd4:	add	r1, r5, r3
   1afd8:	str	r2, [r5, r3]
   1afdc:	str	r2, [r1, #4]
   1afe0:	str	r2, [r1, #8]
   1afe4:	ldr	r3, [r4, #8]
   1afe8:	ldr	r0, [r4, #24]
   1afec:	add	r3, r3, r3, lsl #1
   1aff0:	lsl	r3, r3, #2
   1aff4:	add	r1, r0, r3
   1aff8:	str	r2, [r0, r3]
   1affc:	str	r2, [r1, #4]
   1b000:	str	r2, [r1, #8]
   1b004:	ldr	r3, [r4, #8]
   1b008:	mov	r0, r3
   1b00c:	add	r3, r3, #1
   1b010:	str	r3, [r4, #8]
   1b014:	add	sp, sp, #12
   1b018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b01c:	ldr	r6, [r4, #92]	; 0x5c
   1b020:	cmp	r6, #1
   1b024:	movle	r6, #0
   1b028:	movgt	r6, #1
   1b02c:	b	1afac <ftello64@plt+0x993c>
   1b030:	ldr	r3, [pc, #200]	; 1b100 <ftello64@plt+0x9a90>
   1b034:	lsl	r9, r5, #1
   1b038:	cmp	r9, r3
   1b03c:	bhi	1b0f8 <ftello64@plt+0x9a88>
   1b040:	lsl	r1, r5, #4
   1b044:	ldr	r0, [r0]
   1b048:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b04c:	cmp	r0, #0
   1b050:	beq	1b0f8 <ftello64@plt+0x9a88>
   1b054:	lsl	sl, r5, #3
   1b058:	mov	r1, sl
   1b05c:	str	r0, [r4]
   1b060:	ldr	r0, [r4, #12]
   1b064:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b068:	mov	r1, sl
   1b06c:	add	r5, r9, r5, lsl #2
   1b070:	lsl	sl, r5, #2
   1b074:	mov	r7, r0
   1b078:	ldr	r0, [r4, #16]
   1b07c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b080:	mov	r1, sl
   1b084:	mov	fp, r0
   1b088:	ldr	r0, [r4, #20]
   1b08c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b090:	mov	r1, sl
   1b094:	mov	r5, r0
   1b098:	ldr	r0, [r4, #24]
   1b09c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b0a0:	cmp	fp, #0
   1b0a4:	cmpne	r7, #0
   1b0a8:	mov	sl, r0
   1b0ac:	beq	1b0d8 <ftello64@plt+0x9a68>
   1b0b0:	cmp	r0, #0
   1b0b4:	cmpne	r5, #0
   1b0b8:	beq	1b0d8 <ftello64@plt+0x9a68>
   1b0bc:	ldr	ip, [r4, #8]
   1b0c0:	str	r7, [r4, #12]
   1b0c4:	str	fp, [r4, #16]
   1b0c8:	str	r5, [r4, #20]
   1b0cc:	str	r0, [r4, #24]
   1b0d0:	str	r9, [r4, #4]
   1b0d4:	b	1af7c <ftello64@plt+0x990c>
   1b0d8:	mov	r0, r7
   1b0dc:	bl	153e0 <ftello64@plt+0x3d70>
   1b0e0:	mov	r0, fp
   1b0e4:	bl	153e0 <ftello64@plt+0x3d70>
   1b0e8:	mov	r0, r5
   1b0ec:	bl	153e0 <ftello64@plt+0x3d70>
   1b0f0:	mov	r0, sl
   1b0f4:	bl	153e0 <ftello64@plt+0x3d70>
   1b0f8:	mvn	r0, #0
   1b0fc:	b	1b014 <ftello64@plt+0x99a4>
   1b100:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   1b104:	ldr	r3, [r0]
   1b108:	push	{r4, r5, r6, lr}
   1b10c:	cmp	r3, #0
   1b110:	mov	r4, r0
   1b114:	mov	r6, r1
   1b118:	beq	1b144 <ftello64@plt+0x9ad4>
   1b11c:	ldr	r2, [r0, #4]
   1b120:	cmp	r2, #0
   1b124:	bne	1b174 <ftello64@plt+0x9b04>
   1b128:	ldr	r3, [r0, #8]
   1b12c:	mov	r0, #1
   1b130:	str	r1, [r3]
   1b134:	ldr	r3, [r4, #4]
   1b138:	add	r3, r3, r0
   1b13c:	str	r3, [r4, #4]
   1b140:	pop	{r4, r5, r6, pc}
   1b144:	mov	r5, #1
   1b148:	str	r5, [r0]
   1b14c:	str	r5, [r0, #4]
   1b150:	mov	r0, #4
   1b154:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1b158:	cmp	r0, #0
   1b15c:	str	r0, [r4, #8]
   1b160:	strne	r6, [r0]
   1b164:	streq	r0, [r4, #4]
   1b168:	streq	r0, [r4]
   1b16c:	movne	r0, r5
   1b170:	pop	{r4, r5, r6, pc}
   1b174:	cmp	r3, r2
   1b178:	beq	1b1f4 <ftello64@plt+0x9b84>
   1b17c:	ldr	r5, [r0, #8]
   1b180:	ldr	r3, [r5]
   1b184:	cmp	r6, r3
   1b188:	bge	1b1c0 <ftello64@plt+0x9b50>
   1b18c:	cmp	r2, #0
   1b190:	ble	1b1a8 <ftello64@plt+0x9b38>
   1b194:	lsl	r2, r2, #2
   1b198:	mov	r1, r5
   1b19c:	add	r0, r5, #4
   1b1a0:	bl	11310 <memmove@plt>
   1b1a4:	mov	r2, #0
   1b1a8:	str	r6, [r5, r2, lsl #2]
   1b1ac:	ldr	r3, [r4, #4]
   1b1b0:	mov	r0, #1
   1b1b4:	add	r3, r3, r0
   1b1b8:	str	r3, [r4, #4]
   1b1bc:	pop	{r4, r5, r6, pc}
   1b1c0:	sub	r3, r2, #-1073741823	; 0xc0000001
   1b1c4:	ldr	r1, [r5, r3, lsl #2]
   1b1c8:	lsl	r3, r3, #2
   1b1cc:	cmp	r6, r1
   1b1d0:	bge	1b1a8 <ftello64@plt+0x9b38>
   1b1d4:	add	r3, r3, #4
   1b1d8:	add	r3, r5, r3
   1b1dc:	str	r1, [r3], #-4
   1b1e0:	ldr	r1, [r3, #-4]
   1b1e4:	sub	r2, r2, #1
   1b1e8:	cmp	r6, r1
   1b1ec:	blt	1b1dc <ftello64@plt+0x9b6c>
   1b1f0:	b	1b1a8 <ftello64@plt+0x9b38>
   1b1f4:	lsl	r3, r2, #1
   1b1f8:	str	r3, [r0]
   1b1fc:	lsl	r1, r2, #3
   1b200:	ldr	r0, [r0, #8]
   1b204:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1b208:	subs	r5, r0, #0
   1b20c:	ldrne	r2, [r4, #4]
   1b210:	strne	r5, [r4, #8]
   1b214:	bne	1b180 <ftello64@plt+0x9b10>
   1b218:	mov	r0, r5
   1b21c:	pop	{r4, r5, r6, pc}
   1b220:	cmp	r0, #0
   1b224:	ble	1b2a8 <ftello64@plt+0x9c38>
   1b228:	push	{lr}		; (str lr, [sp, #-4]!)
   1b22c:	sub	ip, r0, #1
   1b230:	ldr	lr, [r1]
   1b234:	mov	r0, #0
   1b238:	cmp	r0, ip
   1b23c:	bcs	1b278 <ftello64@plt+0x9c08>
   1b240:	add	r1, r0, ip
   1b244:	lsr	r1, r1, #1
   1b248:	ldr	r3, [lr, r1, lsl #2]
   1b24c:	cmp	r2, r3
   1b250:	ble	1b268 <ftello64@plt+0x9bf8>
   1b254:	b	1b28c <ftello64@plt+0x9c1c>
   1b258:	ldr	ip, [lr, r3, lsl #2]
   1b25c:	cmp	ip, r2
   1b260:	blt	1b294 <ftello64@plt+0x9c24>
   1b264:	mov	r1, r3
   1b268:	add	r3, r0, r1
   1b26c:	cmp	r0, r1
   1b270:	lsr	r3, r3, #1
   1b274:	bcc	1b258 <ftello64@plt+0x9be8>
   1b278:	ldr	r3, [lr, r0, lsl #2]
   1b27c:	cmp	r2, r3
   1b280:	beq	1b2a0 <ftello64@plt+0x9c30>
   1b284:	mov	r0, #0
   1b288:	pop	{pc}		; (ldr pc, [sp], #4)
   1b28c:	mov	r3, r1
   1b290:	mov	r1, ip
   1b294:	add	r0, r3, #1
   1b298:	mov	ip, r1
   1b29c:	b	1b238 <ftello64@plt+0x9bc8>
   1b2a0:	add	r0, r0, #1
   1b2a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b2a8:	mov	r0, #0
   1b2ac:	bx	lr
   1b2b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b2b4:	mov	sl, r0
   1b2b8:	ldr	r7, [r2, #4]
   1b2bc:	ldr	r0, [r1, #4]
   1b2c0:	ldr	r3, [sl, #4]
   1b2c4:	ldr	r9, [r1, #8]
   1b2c8:	ldr	r8, [r2, #8]
   1b2cc:	sub	r5, r0, #1
   1b2d0:	sub	r6, r7, #1
   1b2d4:	add	r0, r3, r0
   1b2d8:	add	r7, r0, r7
   1b2dc:	ldr	ip, [r9, r5, lsl #2]
   1b2e0:	ldr	r4, [r8, r6, lsl #2]
   1b2e4:	ldr	r0, [sl, #8]
   1b2e8:	sub	r3, r3, #1
   1b2ec:	cmp	ip, r4
   1b2f0:	beq	1b30c <ftello64@plt+0x9c9c>
   1b2f4:	bge	1b35c <ftello64@plt+0x9cec>
   1b2f8:	subs	r6, r6, #1
   1b2fc:	bmi	1b37c <ftello64@plt+0x9d0c>
   1b300:	ldr	r4, [r8, r6, lsl #2]
   1b304:	cmp	ip, r4
   1b308:	bne	1b2f4 <ftello64@plt+0x9c84>
   1b30c:	cmp	r3, #0
   1b310:	blt	1b33c <ftello64@plt+0x9ccc>
   1b314:	ldr	lr, [r0, r3, lsl #2]
   1b318:	add	ip, r0, r3, lsl #2
   1b31c:	cmp	lr, r4
   1b320:	bgt	1b334 <ftello64@plt+0x9cc4>
   1b324:	b	1b36c <ftello64@plt+0x9cfc>
   1b328:	ldr	lr, [ip, #-4]!
   1b32c:	cmp	lr, r4
   1b330:	ble	1b36c <ftello64@plt+0x9cfc>
   1b334:	subs	r3, r3, #1
   1b338:	bcs	1b328 <ftello64@plt+0x9cb8>
   1b33c:	sub	r7, r7, #1
   1b340:	subs	r5, r5, #1
   1b344:	str	r4, [r0, r7, lsl #2]
   1b348:	bmi	1b37c <ftello64@plt+0x9d0c>
   1b34c:	subs	r6, r6, #1
   1b350:	bmi	1b37c <ftello64@plt+0x9d0c>
   1b354:	ldr	ip, [r9, r5, lsl #2]
   1b358:	b	1b300 <ftello64@plt+0x9c90>
   1b35c:	subs	r5, r5, #1
   1b360:	bmi	1b37c <ftello64@plt+0x9d0c>
   1b364:	ldr	ip, [r9, r5, lsl #2]
   1b368:	b	1b2ec <ftello64@plt+0x9c7c>
   1b36c:	cmp	lr, r4
   1b370:	bne	1b33c <ftello64@plt+0x9ccc>
   1b374:	subs	r5, r5, #1
   1b378:	bpl	1b34c <ftello64@plt+0x9cdc>
   1b37c:	ldr	ip, [sl, #4]
   1b380:	ldr	r1, [r1, #4]
   1b384:	ldr	r3, [r2, #4]
   1b388:	add	r1, ip, r1
   1b38c:	add	r1, r1, r3
   1b390:	sub	r2, r1, r7
   1b394:	sub	r3, ip, #1
   1b398:	cmp	r3, #0
   1b39c:	cmpge	r2, #0
   1b3a0:	add	ip, ip, r2
   1b3a4:	sub	r1, r1, #1
   1b3a8:	str	ip, [sl, #4]
   1b3ac:	bgt	1b3d4 <ftello64@plt+0x9d64>
   1b3b0:	lsl	r2, r2, #2
   1b3b4:	add	r1, r0, r7, lsl #2
   1b3b8:	bl	1134c <memcpy@plt>
   1b3bc:	mov	r0, #0
   1b3c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b3c4:	sub	r3, r3, #1
   1b3c8:	cmn	r3, #1
   1b3cc:	str	ip, [r0, r5, lsl #2]
   1b3d0:	beq	1b3b0 <ftello64@plt+0x9d40>
   1b3d4:	ldr	lr, [r0, r1, lsl #2]
   1b3d8:	ldr	ip, [r0, r3, lsl #2]
   1b3dc:	add	r5, r3, r2
   1b3e0:	cmp	lr, ip
   1b3e4:	mov	r4, r5
   1b3e8:	ble	1b3c4 <ftello64@plt+0x9d54>
   1b3ec:	subs	r2, r2, #1
   1b3f0:	sub	r1, r1, #1
   1b3f4:	str	lr, [r0, r5, lsl #2]
   1b3f8:	bne	1b3d4 <ftello64@plt+0x9d64>
   1b3fc:	b	1b3b4 <ftello64@plt+0x9d44>
   1b400:	push	{r4, r5, r6, lr}
   1b404:	mov	r5, r0
   1b408:	ldr	r0, [r1]
   1b40c:	sub	sp, sp, #16
   1b410:	cmp	r0, #31
   1b414:	beq	1b488 <ftello64@plt+0x9e18>
   1b418:	lsl	ip, r0, #5
   1b41c:	ldr	r4, [r5]
   1b420:	add	r0, r0, #1
   1b424:	add	r6, ip, #4
   1b428:	str	r0, [r1]
   1b42c:	ldr	r1, [sp, #32]
   1b430:	add	ip, r4, ip
   1b434:	mov	r5, #0
   1b438:	str	r2, [ip, #8]
   1b43c:	str	r3, [ip, #12]
   1b440:	str	r5, [ip, #4]
   1b444:	ldm	r1, {r0, r1}
   1b448:	add	lr, ip, #24
   1b44c:	cmp	r2, r5
   1b450:	stm	lr, {r0, r1}
   1b454:	ldrb	r1, [ip, #30]
   1b458:	mvn	lr, #0
   1b45c:	add	r0, r4, r6
   1b460:	and	r1, r1, #243	; 0xf3
   1b464:	str	r5, [ip, #16]
   1b468:	str	r5, [ip, #20]
   1b46c:	strb	r1, [ip, #30]
   1b470:	str	lr, [ip, #32]
   1b474:	strne	r0, [r2]
   1b478:	cmp	r3, #0
   1b47c:	strne	r0, [r3]
   1b480:	add	sp, sp, #16
   1b484:	pop	{r4, r5, r6, pc}
   1b488:	mov	r0, #996	; 0x3e4
   1b48c:	stmib	sp, {r1, r2, r3}
   1b490:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1b494:	subs	r4, r0, #0
   1b498:	beq	1b4bc <ftello64@plt+0x9e4c>
   1b49c:	ldr	ip, [r5]
   1b4a0:	mov	r6, #4
   1b4a4:	str	ip, [r4]
   1b4a8:	mov	r0, #1
   1b4ac:	mov	ip, #0
   1b4b0:	str	r4, [r5]
   1b4b4:	ldmib	sp, {r1, r2, r3}
   1b4b8:	b	1b428 <ftello64@plt+0x9db8>
   1b4bc:	mov	r0, r4
   1b4c0:	b	1b480 <ftello64@plt+0x9e10>
   1b4c4:	push	{r4, r5, r6, lr}
   1b4c8:	mov	r4, r0
   1b4cc:	ldr	r0, [r1, #4]
   1b4d0:	str	r0, [r4, #4]
   1b4d4:	ldr	r2, [r1, #4]
   1b4d8:	cmp	r2, #0
   1b4dc:	ble	1b514 <ftello64@plt+0x9ea4>
   1b4e0:	str	r0, [r4]
   1b4e4:	lsl	r0, r0, #2
   1b4e8:	mov	r5, r1
   1b4ec:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1b4f0:	cmp	r0, #0
   1b4f4:	str	r0, [r4, #8]
   1b4f8:	beq	1b52c <ftello64@plt+0x9ebc>
   1b4fc:	ldr	r2, [r5, #4]
   1b500:	ldr	r1, [r5, #8]
   1b504:	lsl	r2, r2, #2
   1b508:	bl	1134c <memcpy@plt>
   1b50c:	mov	r0, #0
   1b510:	pop	{r4, r5, r6, pc}
   1b514:	mov	r2, #0
   1b518:	mov	r0, r2
   1b51c:	str	r2, [r4]
   1b520:	str	r2, [r4, #4]
   1b524:	str	r2, [r4, #8]
   1b528:	pop	{r4, r5, r6, pc}
   1b52c:	str	r0, [r4, #4]
   1b530:	str	r0, [r4]
   1b534:	mov	r0, #12
   1b538:	pop	{r4, r5, r6, pc}
   1b53c:	cmp	r1, #0
   1b540:	beq	1b60c <ftello64@plt+0x9f9c>
   1b544:	ldr	r3, [r1, #4]
   1b548:	cmp	r2, #0
   1b54c:	cmpne	r3, #0
   1b550:	ble	1b604 <ftello64@plt+0x9f94>
   1b554:	ldr	ip, [r2, #4]
   1b558:	cmp	ip, #0
   1b55c:	ble	1b624 <ftello64@plt+0x9fb4>
   1b560:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b564:	mov	r8, r0
   1b568:	add	r0, r3, ip
   1b56c:	str	r0, [r8]
   1b570:	lsl	r0, r0, #2
   1b574:	mov	r5, r2
   1b578:	mov	r7, r1
   1b57c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1b580:	cmp	r0, #0
   1b584:	str	r0, [r8, #8]
   1b588:	beq	1b680 <ftello64@plt+0xa010>
   1b58c:	mov	r3, #0
   1b590:	mov	ip, r3
   1b594:	ldr	r9, [r7, #4]
   1b598:	ldr	sl, [r5, #4]
   1b59c:	mov	r4, r0
   1b5a0:	mov	lr, #1
   1b5a4:	b	1b5e4 <ftello64@plt+0x9f74>
   1b5a8:	cmp	r3, sl
   1b5ac:	bge	1b640 <ftello64@plt+0x9fd0>
   1b5b0:	ldr	r2, [r7, #8]
   1b5b4:	ldr	r1, [r5, #8]
   1b5b8:	ldr	r2, [r2, ip, lsl #2]
   1b5bc:	ldr	r6, [r1, r3, lsl #2]
   1b5c0:	cmp	r2, r6
   1b5c4:	addgt	r3, r3, #1
   1b5c8:	strgt	r6, [r4]
   1b5cc:	bgt	1b5dc <ftello64@plt+0x9f6c>
   1b5d0:	add	ip, ip, #1
   1b5d4:	addeq	r3, r3, #1
   1b5d8:	str	r2, [r4]
   1b5dc:	add	lr, lr, #1
   1b5e0:	add	r4, r4, #4
   1b5e4:	cmp	ip, r9
   1b5e8:	sub	r6, lr, #1
   1b5ec:	blt	1b5a8 <ftello64@plt+0x9f38>
   1b5f0:	cmp	r3, sl
   1b5f4:	blt	1b660 <ftello64@plt+0x9ff0>
   1b5f8:	str	r6, [r8, #4]
   1b5fc:	mov	r0, #0
   1b600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b604:	cmp	r3, #0
   1b608:	bgt	1b624 <ftello64@plt+0x9fb4>
   1b60c:	cmp	r2, #0
   1b610:	beq	1b628 <ftello64@plt+0x9fb8>
   1b614:	ldr	r3, [r2, #4]
   1b618:	cmp	r3, #0
   1b61c:	ble	1b628 <ftello64@plt+0x9fb8>
   1b620:	mov	r1, r2
   1b624:	b	1b4c4 <ftello64@plt+0x9e54>
   1b628:	mov	r3, #0
   1b62c:	str	r3, [r0]
   1b630:	str	r3, [r0, #4]
   1b634:	str	r3, [r0, #8]
   1b638:	mov	r0, r3
   1b63c:	bx	lr
   1b640:	sub	r9, r9, ip
   1b644:	ldr	r1, [r7, #8]
   1b648:	add	r0, r0, r6, lsl #2
   1b64c:	add	r1, r1, ip, lsl #2
   1b650:	lsl	r2, r9, #2
   1b654:	add	r6, r6, r9
   1b658:	bl	1134c <memcpy@plt>
   1b65c:	b	1b5f8 <ftello64@plt+0x9f88>
   1b660:	sub	sl, sl, r3
   1b664:	ldr	r1, [r5, #8]
   1b668:	add	r0, r0, r6, lsl #2
   1b66c:	add	r1, r1, r3, lsl #2
   1b670:	lsl	r2, sl, #2
   1b674:	bl	1134c <memcpy@plt>
   1b678:	add	r6, r6, sl
   1b67c:	b	1b5f8 <ftello64@plt+0x9f88>
   1b680:	mov	r0, #12
   1b684:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b688:	push	{r4, r5, r6, r7, r8, lr}
   1b68c:	mov	r5, r0
   1b690:	ldr	r4, [r0, #4]
   1b694:	mov	r6, r1
   1b698:	cmp	r4, #0
   1b69c:	beq	1b7a8 <ftello64@plt+0xa138>
   1b6a0:	ldr	r1, [r1, #4]
   1b6a4:	sub	r3, r4, #1
   1b6a8:	sub	r2, r1, #1
   1b6ac:	add	r4, r4, r1, lsl #1
   1b6b0:	mvn	r7, r2
   1b6b4:	mvn	lr, r3
   1b6b8:	tst	r7, lr
   1b6bc:	bpl	1b6f8 <ftello64@plt+0xa088>
   1b6c0:	ldr	r1, [r5, #8]
   1b6c4:	ldr	r0, [r6, #8]
   1b6c8:	ldr	ip, [r1, r3, lsl #2]
   1b6cc:	ldr	r0, [r0, r2, lsl #2]
   1b6d0:	cmp	ip, r0
   1b6d4:	beq	1b794 <ftello64@plt+0xa124>
   1b6d8:	sublt	r4, r4, #1
   1b6dc:	sublt	r2, r2, #1
   1b6e0:	subge	r3, r3, #1
   1b6e4:	mvnlt	r7, r2
   1b6e8:	mvnge	lr, r3
   1b6ec:	strlt	r0, [r1, r4, lsl #2]
   1b6f0:	tst	r7, lr
   1b6f4:	bmi	1b6c0 <ftello64@plt+0xa050>
   1b6f8:	cmp	r2, #0
   1b6fc:	blt	1b71c <ftello64@plt+0xa0ac>
   1b700:	add	r2, r2, #1
   1b704:	sub	r4, r4, r2
   1b708:	ldr	r0, [r5, #8]
   1b70c:	lsl	r2, r2, #2
   1b710:	add	r0, r0, r4, lsl #2
   1b714:	ldr	r1, [r6, #8]
   1b718:	bl	1134c <memcpy@plt>
   1b71c:	ldr	r1, [r6, #4]
   1b720:	ldr	ip, [r5, #4]
   1b724:	add	r1, ip, r1, lsl #1
   1b728:	subs	r2, r1, r4
   1b72c:	sub	r1, r1, #1
   1b730:	beq	1b76c <ftello64@plt+0xa0fc>
   1b734:	ldr	r0, [r5, #8]
   1b738:	sub	r3, ip, #1
   1b73c:	add	ip, ip, r2
   1b740:	str	ip, [r5, #4]
   1b744:	ldr	lr, [r0, r1, lsl #2]
   1b748:	ldr	ip, [r0, r3, lsl #2]
   1b74c:	add	r6, r3, r2
   1b750:	cmp	lr, ip
   1b754:	mov	r5, r6
   1b758:	ble	1b774 <ftello64@plt+0xa104>
   1b75c:	subs	r2, r2, #1
   1b760:	sub	r1, r1, #1
   1b764:	str	lr, [r0, r6, lsl #2]
   1b768:	bne	1b744 <ftello64@plt+0xa0d4>
   1b76c:	mov	r0, #0
   1b770:	pop	{r4, r5, r6, r7, r8, pc}
   1b774:	subs	r3, r3, #1
   1b778:	str	ip, [r0, r6, lsl #2]
   1b77c:	bpl	1b744 <ftello64@plt+0xa0d4>
   1b780:	lsl	r2, r2, #2
   1b784:	add	r1, r0, r4, lsl #2
   1b788:	bl	1134c <memcpy@plt>
   1b78c:	mov	r0, #0
   1b790:	pop	{r4, r5, r6, r7, r8, pc}
   1b794:	sub	r2, r2, #1
   1b798:	sub	r3, r3, #1
   1b79c:	mvn	r7, r2
   1b7a0:	mvn	lr, r3
   1b7a4:	b	1b6b8 <ftello64@plt+0xa048>
   1b7a8:	ldr	r3, [r1, #4]
   1b7ac:	ldr	r0, [r0, #8]
   1b7b0:	str	r3, [r5, #4]
   1b7b4:	ldr	r2, [r1, #4]
   1b7b8:	ldr	r1, [r1, #8]
   1b7bc:	lsl	r2, r2, #2
   1b7c0:	bl	1134c <memcpy@plt>
   1b7c4:	mov	r0, #0
   1b7c8:	pop	{r4, r5, r6, r7, r8, pc}
   1b7cc:	cmp	r1, #0
   1b7d0:	push	{r4, r5, r6, lr}
   1b7d4:	mov	r5, r0
   1b7d8:	blt	1b834 <ftello64@plt+0xa1c4>
   1b7dc:	ldr	r3, [r0, #48]	; 0x30
   1b7e0:	cmp	r1, r3
   1b7e4:	beq	1b8a8 <ftello64@plt+0xa238>
   1b7e8:	ldr	r3, [r0, #80]	; 0x50
   1b7ec:	cmp	r3, #1
   1b7f0:	ble	1b83c <ftello64@plt+0xa1cc>
   1b7f4:	ldr	r3, [r0, #8]
   1b7f8:	add	r3, r3, r1, lsl #2
   1b7fc:	b	1b808 <ftello64@plt+0xa198>
   1b800:	cmn	r1, #1
   1b804:	beq	1b834 <ftello64@plt+0xa1c4>
   1b808:	ldr	r4, [r3], #-4
   1b80c:	sub	r1, r1, #1
   1b810:	cmn	r4, #1
   1b814:	beq	1b800 <ftello64@plt+0xa190>
   1b818:	ldrb	r3, [r5, #78]	; 0x4e
   1b81c:	cmp	r3, #0
   1b820:	bne	1b87c <ftello64@plt+0xa20c>
   1b824:	cmp	r4, #10
   1b828:	beq	1b868 <ftello64@plt+0xa1f8>
   1b82c:	mov	r0, #0
   1b830:	pop	{r4, r5, r6, pc}
   1b834:	ldr	r0, [r5, #60]	; 0x3c
   1b838:	pop	{r4, r5, r6, pc}
   1b83c:	ldr	r3, [r0, #4]
   1b840:	ldr	r0, [r0, #68]	; 0x44
   1b844:	ldrb	r3, [r3, r1]
   1b848:	and	r2, r3, #31
   1b84c:	asr	r1, r3, #5
   1b850:	ldr	r0, [r0, r1, lsl #2]
   1b854:	lsr	r0, r0, r2
   1b858:	ands	r0, r0, #1
   1b85c:	bne	1b8a0 <ftello64@plt+0xa230>
   1b860:	cmp	r3, #10
   1b864:	popne	{r4, r5, r6, pc}
   1b868:	ldrb	r0, [r5, #77]	; 0x4d
   1b86c:	cmp	r0, #0
   1b870:	movne	r0, #2
   1b874:	moveq	r0, #0
   1b878:	pop	{r4, r5, r6, pc}
   1b87c:	mov	r0, r4
   1b880:	bl	11520 <iswalnum@plt>
   1b884:	sub	r3, r4, #95	; 0x5f
   1b888:	clz	r3, r3
   1b88c:	lsr	r3, r3, #5
   1b890:	cmp	r0, #0
   1b894:	orrne	r3, r3, #1
   1b898:	cmp	r3, #0
   1b89c:	beq	1b824 <ftello64@plt+0xa1b4>
   1b8a0:	mov	r0, #1
   1b8a4:	pop	{r4, r5, r6, pc}
   1b8a8:	tst	r2, #2
   1b8ac:	moveq	r0, #10
   1b8b0:	movne	r0, #8
   1b8b4:	pop	{r4, r5, r6, pc}
   1b8b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b8bc:	mov	r4, r0
   1b8c0:	ldr	r6, [r0, #24]
   1b8c4:	sub	sp, sp, #36	; 0x24
   1b8c8:	cmp	r6, r1
   1b8cc:	mov	r7, r1
   1b8d0:	mov	r8, r2
   1b8d4:	suble	r5, r1, r6
   1b8d8:	ble	1b93c <ftello64@plt+0xa2cc>
   1b8dc:	ldr	r3, [r0, #80]	; 0x50
   1b8e0:	ldr	r1, [r0, #44]	; 0x2c
   1b8e4:	cmp	r3, #1
   1b8e8:	ldrb	r3, [r0, #75]	; 0x4b
   1b8ec:	movgt	r2, #0
   1b8f0:	strgt	r2, [r0, #16]
   1b8f4:	strgt	r2, [r0, #20]
   1b8f8:	tst	r8, #1
   1b8fc:	ldr	r2, [r0, #52]	; 0x34
   1b900:	moveq	r0, #6
   1b904:	movne	r0, #4
   1b908:	cmp	r3, #0
   1b90c:	mov	r6, #0
   1b910:	str	r2, [r4, #56]	; 0x38
   1b914:	str	r6, [r4, #28]
   1b918:	str	r6, [r4, #24]
   1b91c:	str	r6, [r4, #32]
   1b920:	strb	r6, [r4, #76]	; 0x4c
   1b924:	ldreq	r2, [r4]
   1b928:	moveq	r6, r3
   1b92c:	mov	r5, r7
   1b930:	str	r0, [r4, #60]	; 0x3c
   1b934:	str	r1, [r4, #48]	; 0x30
   1b938:	streq	r2, [r4, #4]
   1b93c:	cmp	r5, #0
   1b940:	ldreq	r3, [r4, #80]	; 0x50
   1b944:	beq	1b9d4 <ftello64@plt+0xa364>
   1b948:	ldr	r2, [r4, #32]
   1b94c:	ldrb	r3, [r4, #76]	; 0x4c
   1b950:	cmp	r5, r2
   1b954:	bge	1baa4 <ftello64@plt+0xa434>
   1b958:	cmp	r3, #0
   1b95c:	bne	1bbc0 <ftello64@plt+0xa550>
   1b960:	mov	r2, r8
   1b964:	sub	r1, r5, #1
   1b968:	mov	r0, r4
   1b96c:	bl	1b7cc <ftello64@plt+0xa15c>
   1b970:	ldr	r3, [r4, #80]	; 0x50
   1b974:	cmp	r3, #1
   1b978:	str	r0, [r4, #60]	; 0x3c
   1b97c:	ble	1b998 <ftello64@plt+0xa328>
   1b980:	ldr	r2, [r4, #28]
   1b984:	ldr	r0, [r4, #8]
   1b988:	sub	r2, r2, r5
   1b98c:	add	r1, r0, r5, lsl #2
   1b990:	lsl	r2, r2, #2
   1b994:	bl	11310 <memmove@plt>
   1b998:	ldrb	r3, [r4, #75]	; 0x4b
   1b99c:	cmp	r3, #0
   1b9a0:	bne	1bd00 <ftello64@plt+0xa690>
   1b9a4:	ldr	r0, [r4, #28]
   1b9a8:	ldr	r1, [r4, #32]
   1b9ac:	mov	r2, r3
   1b9b0:	ldr	r3, [r4, #80]	; 0x50
   1b9b4:	sub	r0, r0, r5
   1b9b8:	sub	r1, r1, r5
   1b9bc:	str	r0, [r4, #28]
   1b9c0:	str	r1, [r4, #32]
   1b9c4:	cmp	r2, #0
   1b9c8:	ldreq	r2, [r4, #4]
   1b9cc:	addeq	r2, r2, r5
   1b9d0:	streq	r2, [r4, #4]
   1b9d4:	ldr	r2, [r4, #48]	; 0x30
   1b9d8:	ldr	r1, [r4, #56]	; 0x38
   1b9dc:	cmp	r3, #1
   1b9e0:	sub	r3, r2, r5
   1b9e4:	sub	r5, r1, r5
   1b9e8:	str	r7, [r4, #24]
   1b9ec:	str	r3, [r4, #48]	; 0x30
   1b9f0:	str	r5, [r4, #56]	; 0x38
   1b9f4:	ble	1ba2c <ftello64@plt+0xa3bc>
   1b9f8:	ldrb	r3, [r4, #72]	; 0x48
   1b9fc:	mov	r0, r4
   1ba00:	cmp	r3, #0
   1ba04:	bne	1ba1c <ftello64@plt+0xa3ac>
   1ba08:	bl	1a834 <ftello64@plt+0x91c4>
   1ba0c:	mov	r0, #0
   1ba10:	str	r0, [r4, #40]	; 0x28
   1ba14:	add	sp, sp, #36	; 0x24
   1ba18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba1c:	bl	1a9d4 <ftello64@plt+0x9364>
   1ba20:	cmp	r0, #0
   1ba24:	beq	1ba0c <ftello64@plt+0xa39c>
   1ba28:	b	1ba14 <ftello64@plt+0xa3a4>
   1ba2c:	ldrb	r2, [r4, #75]	; 0x4b
   1ba30:	cmp	r2, #0
   1ba34:	streq	r3, [r4, #28]
   1ba38:	beq	1ba0c <ftello64@plt+0xa39c>
   1ba3c:	ldrb	r2, [r4, #72]	; 0x48
   1ba40:	cmp	r2, #0
   1ba44:	bne	1bf74 <ftello64@plt+0xa904>
   1ba48:	ldr	r0, [r4, #64]	; 0x40
   1ba4c:	cmp	r0, #0
   1ba50:	beq	1ba0c <ftello64@plt+0xa39c>
   1ba54:	ldr	r1, [r4, #36]	; 0x24
   1ba58:	ldr	r2, [r4, #28]
   1ba5c:	cmp	r3, r1
   1ba60:	movge	r3, r1
   1ba64:	cmp	r3, r2
   1ba68:	bgt	1ba78 <ftello64@plt+0xa408>
   1ba6c:	b	1ba98 <ftello64@plt+0xa428>
   1ba70:	ldr	r7, [r4, #24]
   1ba74:	ldr	r0, [r4, #64]	; 0x40
   1ba78:	ldm	r4, {r1, ip}
   1ba7c:	add	r1, r1, r2
   1ba80:	ldrb	r1, [r1, r7]
   1ba84:	ldrb	r1, [r0, r1]
   1ba88:	strb	r1, [ip, r2]
   1ba8c:	add	r2, r2, #1
   1ba90:	cmp	r3, r2
   1ba94:	bne	1ba70 <ftello64@plt+0xa400>
   1ba98:	str	r2, [r4, #28]
   1ba9c:	str	r2, [r4, #32]
   1baa0:	b	1ba0c <ftello64@plt+0xa39c>
   1baa4:	ldr	r1, [r4, #28]
   1baa8:	cmp	r3, #0
   1baac:	str	r1, [sp, #4]
   1bab0:	bne	1beb8 <ftello64@plt+0xa848>
   1bab4:	ldr	r3, [r4, #80]	; 0x50
   1bab8:	mov	r1, #0
   1babc:	cmp	r3, #1
   1bac0:	str	r1, [r4, #28]
   1bac4:	ble	1bd74 <ftello64@plt+0xa704>
   1bac8:	ldrb	r1, [r4, #73]	; 0x49
   1bacc:	cmp	r1, #0
   1bad0:	beq	1bb38 <ftello64@plt+0xa4c8>
   1bad4:	ldr	ip, [r4]
   1bad8:	sub	r3, r5, r3
   1badc:	add	r9, ip, r6
   1bae0:	add	r3, r9, r3
   1bae4:	cmp	ip, r3
   1bae8:	sub	r0, r5, #1
   1baec:	movcc	ip, r3
   1baf0:	add	r1, r9, r0
   1baf4:	cmp	r1, ip
   1baf8:	bcc	1bb38 <ftello64@plt+0xa4c8>
   1bafc:	ldrb	r3, [r9, r0]
   1bb00:	and	r3, r3, #192	; 0xc0
   1bb04:	cmp	r3, #128	; 0x80
   1bb08:	subeq	r3, r1, #1
   1bb0c:	subeq	ip, ip, #1
   1bb10:	beq	1bb2c <ftello64@plt+0xa4bc>
   1bb14:	b	1bdc8 <ftello64@plt+0xa758>
   1bb18:	ldrb	r0, [r1]
   1bb1c:	sub	r3, r3, #1
   1bb20:	and	r0, r0, #192	; 0xc0
   1bb24:	cmp	r0, #128	; 0x80
   1bb28:	bne	1bdc8 <ftello64@plt+0xa758>
   1bb2c:	cmp	ip, r3
   1bb30:	mov	r1, r3
   1bb34:	bne	1bb18 <ftello64@plt+0xa4a8>
   1bb38:	add	r6, r6, r2
   1bb3c:	cmp	r7, r6
   1bb40:	ble	1c144 <ftello64@plt+0xaad4>
   1bb44:	add	sl, r4, #16
   1bb48:	add	fp, sp, #24
   1bb4c:	b	1bb5c <ftello64@plt+0xa4ec>
   1bb50:	add	r6, r6, r3
   1bb54:	cmp	r7, r6
   1bb58:	ble	1bee4 <ftello64@plt+0xa874>
   1bb5c:	ldm	sl, {r0, r1}
   1bb60:	ldr	r9, [r4, #44]	; 0x2c
   1bb64:	ldr	ip, [r4]
   1bb68:	sub	r9, r9, r6
   1bb6c:	mov	r2, r9
   1bb70:	stm	fp, {r0, r1}
   1bb74:	mov	r3, sl
   1bb78:	add	r1, ip, r6
   1bb7c:	add	r0, sp, #16
   1bb80:	bl	2d748 <ftello64@plt+0x1c0d8>
   1bb84:	sub	r2, r0, #1
   1bb88:	cmn	r2, #4
   1bb8c:	mov	r3, r0
   1bb90:	ldrls	r9, [sp, #16]
   1bb94:	bls	1bb50 <ftello64@plt+0xa4e0>
   1bb98:	mov	r2, #0
   1bb9c:	cmp	r9, r2
   1bba0:	cmpne	r0, r2
   1bba4:	ldm	fp, {r0, r1}
   1bba8:	ldrne	r3, [r4]
   1bbac:	ldrbne	r2, [r3, r6]
   1bbb0:	mov	r3, #1
   1bbb4:	stm	sl, {r0, r1}
   1bbb8:	mov	r9, r2
   1bbbc:	b	1bb50 <ftello64@plt+0xa4e0>
   1bbc0:	ldr	sl, [r4, #28]
   1bbc4:	ldr	r9, [r4, #12]
   1bbc8:	mov	r3, sl
   1bbcc:	mov	r2, #0
   1bbd0:	b	1bbe4 <ftello64@plt+0xa574>
   1bbd4:	ble	1bc0c <ftello64@plt+0xa59c>
   1bbd8:	add	r2, r6, #1
   1bbdc:	cmp	r2, r3
   1bbe0:	bge	1bc04 <ftello64@plt+0xa594>
   1bbe4:	add	r1, r2, r3
   1bbe8:	add	r1, r1, r1, lsr #31
   1bbec:	asr	r6, r1, #1
   1bbf0:	ldr	r1, [r9, r6, lsl #2]
   1bbf4:	cmp	r5, r1
   1bbf8:	bge	1bbd4 <ftello64@plt+0xa564>
   1bbfc:	mov	r3, r6
   1bc00:	b	1bbdc <ftello64@plt+0xa56c>
   1bc04:	cmp	r5, r1
   1bc08:	addgt	r6, r6, #1
   1bc0c:	sub	fp, r6, #1
   1bc10:	mov	r2, r8
   1bc14:	mov	r1, fp
   1bc18:	mov	r0, r4
   1bc1c:	bl	1b7cc <ftello64@plt+0xa15c>
   1bc20:	cmp	r5, sl
   1bc24:	movge	r3, #0
   1bc28:	movlt	r3, #1
   1bc2c:	cmp	r5, r6
   1bc30:	movne	r3, #0
   1bc34:	cmp	r3, #0
   1bc38:	str	r0, [r4, #60]	; 0x3c
   1bc3c:	bne	1be30 <ftello64@plt+0xa7c0>
   1bc40:	ldr	r2, [r4, #44]	; 0x2c
   1bc44:	ldr	r3, [r4, #52]	; 0x34
   1bc48:	sub	r2, r2, r7
   1bc4c:	add	r2, r2, r5
   1bc50:	sub	r3, r3, r7
   1bc54:	add	r3, r3, r5
   1bc58:	str	r2, [r4, #48]	; 0x30
   1bc5c:	cmp	r6, #0
   1bc60:	mov	r2, #0
   1bc64:	str	r3, [r4, #56]	; 0x38
   1bc68:	strb	r2, [r4, #76]	; 0x4c
   1bc6c:	ble	1bca4 <ftello64@plt+0xa634>
   1bc70:	sub	r3, r6, #-1073741823	; 0xc0000001
   1bc74:	ldr	r2, [r9, r3, lsl #2]
   1bc78:	add	r3, r9, r3, lsl #2
   1bc7c:	cmp	r5, r2
   1bc80:	beq	1bc98 <ftello64@plt+0xa628>
   1bc84:	b	1bca4 <ftello64@plt+0xa634>
   1bc88:	ldr	r2, [r3, #-4]!
   1bc8c:	sub	fp, fp, #1
   1bc90:	cmp	r5, r2
   1bc94:	bne	1bca4 <ftello64@plt+0xa634>
   1bc98:	cmp	fp, #0
   1bc9c:	mov	r6, fp
   1bca0:	bne	1bc88 <ftello64@plt+0xa618>
   1bca4:	cmp	sl, r6
   1bca8:	ble	1bd1c <ftello64@plt+0xa6ac>
   1bcac:	ldr	r1, [r4, #8]
   1bcb0:	lsl	r0, r6, #2
   1bcb4:	add	r3, r1, r0
   1bcb8:	ldr	r2, [r1, r6, lsl #2]
   1bcbc:	cmn	r2, #1
   1bcc0:	rsbeq	r1, r1, #4
   1bcc4:	beq	1bcd8 <ftello64@plt+0xa668>
   1bcc8:	b	1bd24 <ftello64@plt+0xa6b4>
   1bccc:	ldr	r2, [r3, #4]!
   1bcd0:	cmn	r2, #1
   1bcd4:	bne	1bd24 <ftello64@plt+0xa6b4>
   1bcd8:	add	r6, r6, #1
   1bcdc:	cmp	sl, r6
   1bce0:	add	r0, r1, r3
   1bce4:	bne	1bccc <ftello64@plt+0xa65c>
   1bce8:	mov	r2, #0
   1bcec:	str	r2, [r4, #28]
   1bcf0:	str	r2, [r4, #32]
   1bcf4:	ldrb	r2, [r4, #75]	; 0x4b
   1bcf8:	ldr	r3, [r4, #80]	; 0x50
   1bcfc:	b	1b9c4 <ftello64@plt+0xa354>
   1bd00:	ldr	r0, [r4, #4]
   1bd04:	ldr	r2, [r4, #28]
   1bd08:	add	r1, r0, r5
   1bd0c:	sub	r2, r2, r5
   1bd10:	bl	11310 <memmove@plt>
   1bd14:	ldrb	r3, [r4, #75]	; 0x4b
   1bd18:	b	1b9a4 <ftello64@plt+0xa334>
   1bd1c:	beq	1bce8 <ftello64@plt+0xa678>
   1bd20:	lsl	r0, r6, #2
   1bd24:	ldr	r2, [r9, r0]
   1bd28:	sub	r2, r2, r5
   1bd2c:	cmp	r2, #0
   1bd30:	str	r2, [r4, #28]
   1bd34:	beq	1bcf0 <ftello64@plt+0xa680>
   1bd38:	ble	1bd60 <ftello64@plt+0xa6f0>
   1bd3c:	ldr	r1, [r4, #8]
   1bd40:	mov	r3, #0
   1bd44:	sub	r1, r1, #4
   1bd48:	mvn	r0, #0
   1bd4c:	str	r0, [r1, #4]!
   1bd50:	ldr	r2, [r4, #28]
   1bd54:	add	r3, r3, #1
   1bd58:	cmp	r2, r3
   1bd5c:	bgt	1bd4c <ftello64@plt+0xa6dc>
   1bd60:	mov	r1, #255	; 0xff
   1bd64:	ldr	r0, [r4, #4]
   1bd68:	bl	11550 <memset@plt>
   1bd6c:	ldr	r2, [r4, #28]
   1bd70:	b	1bcf0 <ftello64@plt+0xa680>
   1bd74:	ldr	r2, [r4]
   1bd78:	ldr	ip, [r4, #64]	; 0x40
   1bd7c:	add	r2, r2, r5
   1bd80:	add	r6, r2, r6
   1bd84:	cmp	ip, #0
   1bd88:	ldrb	r0, [r6, #-1]
   1bd8c:	str	r1, [r4, #32]
   1bd90:	ldrbne	r0, [ip, r0]
   1bd94:	ldr	ip, [r4, #68]	; 0x44
   1bd98:	and	r2, r0, #31
   1bd9c:	asr	r1, r0, #5
   1bda0:	ldr	r1, [ip, r1, lsl #2]
   1bda4:	lsr	r2, r1, r2
   1bda8:	ands	r1, r2, #1
   1bdac:	movne	r1, #1
   1bdb0:	bne	1bdbc <ftello64@plt+0xa74c>
   1bdb4:	cmp	r0, #10
   1bdb8:	beq	1c070 <ftello64@plt+0xaa00>
   1bdbc:	ldrb	r2, [r4, #75]	; 0x4b
   1bdc0:	str	r1, [r4, #60]	; 0x3c
   1bdc4:	b	1b9c4 <ftello64@plt+0xa354>
   1bdc8:	ldr	r2, [r4, #48]	; 0x30
   1bdcc:	ldr	r3, [r4, #64]	; 0x40
   1bdd0:	add	r2, r9, r2
   1bdd4:	cmp	r3, #0
   1bdd8:	mov	r6, r1
   1bddc:	sub	r2, r2, r1
   1bde0:	bne	1c084 <ftello64@plt+0xaa14>
   1bde4:	add	fp, sp, #24
   1bde8:	mov	r3, fp
   1bdec:	mov	sl, #0
   1bdf0:	add	r0, sp, #12
   1bdf4:	str	sl, [sp, #24]
   1bdf8:	str	sl, [sp, #28]
   1bdfc:	bl	2d748 <ftello64@plt+0x1c0d8>
   1be00:	add	r9, r9, r5
   1be04:	sub	r6, r9, r6
   1be08:	cmp	r0, r6
   1be0c:	movcc	r3, #0
   1be10:	movcs	r3, #1
   1be14:	cmn	r0, #3
   1be18:	movhi	r3, #0
   1be1c:	cmp	r3, sl
   1be20:	bne	1bf24 <ftello64@plt+0xa8b4>
   1be24:	ldr	r6, [r4, #24]
   1be28:	ldr	r2, [r4, #32]
   1be2c:	b	1bb38 <ftello64@plt+0xa4c8>
   1be30:	ldr	r3, [r9, r6, lsl #2]
   1be34:	cmp	r5, r3
   1be38:	bne	1bc40 <ftello64@plt+0xa5d0>
   1be3c:	ldr	r0, [r4, #8]
   1be40:	sub	r2, sl, r5
   1be44:	lsl	r6, r5, #2
   1be48:	lsl	r2, r2, #2
   1be4c:	add	r1, r0, r6
   1be50:	bl	11310 <memmove@plt>
   1be54:	ldr	r0, [r4, #4]
   1be58:	ldr	r2, [r4, #28]
   1be5c:	add	r1, r0, r5
   1be60:	sub	r2, r2, r5
   1be64:	bl	11310 <memmove@plt>
   1be68:	ldr	r3, [r4, #28]
   1be6c:	ldr	r2, [r4, #32]
   1be70:	sub	r3, r3, r5
   1be74:	sub	r2, r2, r5
   1be78:	cmp	r3, #0
   1be7c:	str	r3, [r4, #28]
   1be80:	str	r2, [r4, #32]
   1be84:	ble	1bcf4 <ftello64@plt+0xa684>
   1be88:	ldr	r1, [r4, #12]
   1be8c:	mov	r2, #0
   1be90:	add	r0, r1, r6
   1be94:	sub	r1, r1, #4
   1be98:	ldr	r3, [r0], #4
   1be9c:	add	r2, r2, #1
   1bea0:	sub	r3, r3, r5
   1bea4:	str	r3, [r1, #4]!
   1bea8:	ldr	r3, [r4, #28]
   1beac:	cmp	r3, r2
   1beb0:	bgt	1be98 <ftello64@plt+0xa828>
   1beb4:	b	1bcf4 <ftello64@plt+0xa684>
   1beb8:	ldr	r1, [r4, #44]	; 0x2c
   1bebc:	ldr	r3, [r4, #52]	; 0x34
   1bec0:	sub	r1, r1, r7
   1bec4:	add	r1, r1, r5
   1bec8:	sub	r3, r3, r7
   1becc:	add	r3, r3, r5
   1bed0:	str	r1, [r4, #48]	; 0x30
   1bed4:	mov	r1, #0
   1bed8:	str	r3, [r4, #56]	; 0x38
   1bedc:	strb	r1, [r4, #76]	; 0x4c
   1bee0:	b	1bab4 <ftello64@plt+0xa444>
   1bee4:	sub	r6, r6, r7
   1bee8:	cmn	r9, #1
   1beec:	str	r6, [r4, #28]
   1bef0:	bne	1bf40 <ftello64@plt+0xa8d0>
   1bef4:	ldr	r3, [sp, #4]
   1bef8:	mov	r2, r8
   1befc:	sub	r1, r3, #1
   1bf00:	mov	r0, r4
   1bf04:	bl	1b7cc <ftello64@plt+0xa15c>
   1bf08:	str	r0, [r4, #60]	; 0x3c
   1bf0c:	cmp	r6, #0
   1bf10:	bne	1bff8 <ftello64@plt+0xa988>
   1bf14:	ldrb	r2, [r4, #75]	; 0x4b
   1bf18:	str	r6, [r4, #32]
   1bf1c:	ldr	r3, [r4, #80]	; 0x50
   1bf20:	b	1b9c4 <ftello64@plt+0xa354>
   1bf24:	ldr	r9, [sp, #12]
   1bf28:	sub	r6, r0, r6
   1bf2c:	cmn	r9, #1
   1bf30:	str	sl, [r4, #16]
   1bf34:	str	sl, [r4, #20]
   1bf38:	str	r6, [r4, #28]
   1bf3c:	beq	1be24 <ftello64@plt+0xa7b4>
   1bf40:	ldrb	r3, [r4, #78]	; 0x4e
   1bf44:	cmp	r3, #0
   1bf48:	bne	1c048 <ftello64@plt+0xa9d8>
   1bf4c:	cmp	r9, #10
   1bf50:	movne	r3, #0
   1bf54:	beq	1bf60 <ftello64@plt+0xa8f0>
   1bf58:	str	r3, [r4, #60]	; 0x3c
   1bf5c:	b	1bf0c <ftello64@plt+0xa89c>
   1bf60:	ldrb	r3, [r4, #77]	; 0x4d
   1bf64:	cmp	r3, #0
   1bf68:	movne	r3, #2
   1bf6c:	moveq	r3, #0
   1bf70:	b	1bf58 <ftello64@plt+0xa8e8>
   1bf74:	ldr	r5, [r4, #36]	; 0x24
   1bf78:	ldr	r6, [r4, #28]
   1bf7c:	cmp	r3, r5
   1bf80:	movlt	r5, r3
   1bf84:	cmp	r5, r6
   1bf88:	ble	1c150 <ftello64@plt+0xaae0>
   1bf8c:	bl	114a8 <__ctype_toupper_loc@plt>
   1bf90:	b	1bfb4 <ftello64@plt+0xa944>
   1bf94:	ldr	r1, [r0]
   1bf98:	ldr	r2, [r4, #4]
   1bf9c:	ldr	r3, [r1, r3, lsl #2]
   1bfa0:	strb	r3, [r2, r6]
   1bfa4:	add	r6, r6, #1
   1bfa8:	cmp	r6, r5
   1bfac:	beq	1bfec <ftello64@plt+0xa97c>
   1bfb0:	ldr	r7, [r4, #24]
   1bfb4:	ldr	r3, [r4]
   1bfb8:	ldr	r2, [r4, #64]	; 0x40
   1bfbc:	add	r3, r3, r6
   1bfc0:	cmp	r2, #0
   1bfc4:	ldrb	r3, [r3, r7]
   1bfc8:	beq	1bf94 <ftello64@plt+0xa924>
   1bfcc:	ldrb	r3, [r2, r3]
   1bfd0:	ldr	ip, [r0]
   1bfd4:	ldr	r1, [r4, #4]
   1bfd8:	ldr	r3, [ip, r3, lsl #2]
   1bfdc:	strb	r3, [r1, r6]
   1bfe0:	add	r6, r6, #1
   1bfe4:	cmp	r5, r6
   1bfe8:	bne	1bfb0 <ftello64@plt+0xa940>
   1bfec:	str	r5, [r4, #28]
   1bff0:	str	r5, [r4, #32]
   1bff4:	b	1ba0c <ftello64@plt+0xa39c>
   1bff8:	ble	1c020 <ftello64@plt+0xa9b0>
   1bffc:	ldr	r2, [r4, #8]
   1c000:	mov	r3, #0
   1c004:	sub	r2, r2, #4
   1c008:	mvn	r1, #0
   1c00c:	str	r1, [r2, #4]!
   1c010:	ldr	r6, [r4, #28]
   1c014:	add	r3, r3, #1
   1c018:	cmp	r6, r3
   1c01c:	bgt	1c00c <ftello64@plt+0xa99c>
   1c020:	ldrb	r2, [r4, #75]	; 0x4b
   1c024:	cmp	r2, #0
   1c028:	beq	1bf18 <ftello64@plt+0xa8a8>
   1c02c:	mov	r2, r6
   1c030:	mov	r1, #255	; 0xff
   1c034:	ldr	r0, [r4, #4]
   1c038:	bl	11550 <memset@plt>
   1c03c:	ldrb	r2, [r4, #75]	; 0x4b
   1c040:	ldr	r6, [r4, #28]
   1c044:	b	1bf18 <ftello64@plt+0xa8a8>
   1c048:	mov	r0, r9
   1c04c:	bl	11520 <iswalnum@plt>
   1c050:	cmp	r9, #95	; 0x5f
   1c054:	clz	r0, r0
   1c058:	lsr	r0, r0, #5
   1c05c:	moveq	r0, #0
   1c060:	cmp	r0, #0
   1c064:	moveq	r3, #1
   1c068:	bne	1bf4c <ftello64@plt+0xa8dc>
   1c06c:	b	1bf58 <ftello64@plt+0xa8e8>
   1c070:	ldrb	r1, [r4, #77]	; 0x4d
   1c074:	cmp	r1, #0
   1c078:	movne	r1, #2
   1c07c:	moveq	r1, #0
   1c080:	b	1bdbc <ftello64@plt+0xa74c>
   1c084:	cmp	r2, #6
   1c088:	movlt	r1, r2
   1c08c:	movge	r1, #6
   1c090:	subs	r0, r1, #1
   1c094:	bmi	1c13c <ftello64@plt+0xaacc>
   1c098:	ldrb	lr, [r6, r0]
   1c09c:	add	ip, sp, #32
   1c0a0:	add	ip, ip, r0
   1c0a4:	sub	r0, r1, #2
   1c0a8:	ldrb	lr, [r3, lr]
   1c0ac:	cmn	r0, #1
   1c0b0:	strb	lr, [ip, #-16]
   1c0b4:	beq	1c13c <ftello64@plt+0xaacc>
   1c0b8:	ldrb	lr, [r6, r0]
   1c0bc:	add	ip, sp, #32
   1c0c0:	add	ip, ip, r0
   1c0c4:	sub	r0, r1, #3
   1c0c8:	ldrb	lr, [r3, lr]
   1c0cc:	cmn	r0, #1
   1c0d0:	strb	lr, [ip, #-16]
   1c0d4:	beq	1c13c <ftello64@plt+0xaacc>
   1c0d8:	ldrb	lr, [r6, r0]
   1c0dc:	add	ip, sp, #32
   1c0e0:	add	ip, ip, r0
   1c0e4:	sub	r0, r1, #4
   1c0e8:	ldrb	lr, [r3, lr]
   1c0ec:	cmn	r0, #1
   1c0f0:	strb	lr, [ip, #-16]
   1c0f4:	beq	1c13c <ftello64@plt+0xaacc>
   1c0f8:	ldrb	lr, [r6, r0]
   1c0fc:	add	ip, sp, #32
   1c100:	add	ip, ip, r0
   1c104:	sub	r0, r1, #5
   1c108:	ldrb	lr, [r3, lr]
   1c10c:	cmn	r0, #1
   1c110:	strb	lr, [ip, #-16]
   1c114:	beq	1c13c <ftello64@plt+0xaacc>
   1c118:	ldrb	ip, [r6, r0]
   1c11c:	add	lr, sp, #32
   1c120:	cmp	r1, #6
   1c124:	add	r0, lr, r0
   1c128:	ldrb	r1, [r3, ip]
   1c12c:	strb	r1, [r0, #-16]
   1c130:	ldrbeq	r1, [r6]
   1c134:	ldrbeq	r3, [r3, r1]
   1c138:	strbeq	r3, [sp, #16]
   1c13c:	add	r1, sp, #16
   1c140:	b	1bde4 <ftello64@plt+0xa774>
   1c144:	sub	r6, r6, r7
   1c148:	str	r6, [r4, #28]
   1c14c:	b	1bef4 <ftello64@plt+0xa884>
   1c150:	mov	r5, r6
   1c154:	b	1bfec <ftello64@plt+0xa97c>
   1c158:	push	{r4, r5, r6, lr}
   1c15c:	mov	r4, r1
   1c160:	mov	r1, r2
   1c164:	ldr	r2, [r0, #88]	; 0x58
   1c168:	mov	r5, r0
   1c16c:	bl	1b7cc <ftello64@plt+0xa15c>
   1c170:	ldr	r2, [r4, #8]
   1c174:	cmp	r2, #0
   1c178:	ble	1c238 <ftello64@plt+0xabc8>
   1c17c:	ldr	r1, [r5, #84]	; 0x54
   1c180:	ands	r3, r0, #1
   1c184:	ldr	lr, [r4, #12]
   1c188:	ldr	ip, [r1]
   1c18c:	and	r1, r0, #2
   1c190:	and	r0, r0, #8
   1c194:	bne	1c2e8 <ftello64@plt+0xac78>
   1c198:	cmp	r1, #0
   1c19c:	ldr	r5, [pc, #700]	; 1c460 <ftello64@plt+0xadf0>
   1c1a0:	sub	lr, lr, #4
   1c1a4:	beq	1c240 <ftello64@plt+0xabd0>
   1c1a8:	cmp	r0, #0
   1c1ac:	bne	1c214 <ftello64@plt+0xaba4>
   1c1b0:	mov	r3, r0
   1c1b4:	b	1c1c0 <ftello64@plt+0xab50>
   1c1b8:	cmp	r2, r3
   1c1bc:	beq	1c238 <ftello64@plt+0xabc8>
   1c1c0:	ldr	r0, [lr, #4]!
   1c1c4:	add	r3, r3, #1
   1c1c8:	add	r1, ip, r0, lsl #3
   1c1cc:	ldrb	r4, [r1, #4]
   1c1d0:	ldr	r1, [r1, #4]
   1c1d4:	cmp	r4, #2
   1c1d8:	and	r1, r5, r1, lsr #8
   1c1dc:	bne	1c1b8 <ftello64@plt+0xab48>
   1c1e0:	cmp	r1, #0
   1c1e4:	popeq	{r4, r5, r6, pc}
   1c1e8:	tst	r1, #4
   1c1ec:	bne	1c1b8 <ftello64@plt+0xab48>
   1c1f0:	tst	r1, #128	; 0x80
   1c1f4:	popeq	{r4, r5, r6, pc}
   1c1f8:	b	1c1b8 <ftello64@plt+0xab48>
   1c1fc:	cmp	r1, #0
   1c200:	popeq	{r4, r5, r6, pc}
   1c204:	tst	r1, #4
   1c208:	popeq	{r4, r5, r6, pc}
   1c20c:	cmp	r2, r3
   1c210:	beq	1c238 <ftello64@plt+0xabc8>
   1c214:	ldr	r0, [lr, #4]!
   1c218:	add	r3, r3, #1
   1c21c:	add	r1, ip, r0, lsl #3
   1c220:	ldrb	r4, [r1, #4]
   1c224:	ldr	r1, [r1, #4]
   1c228:	cmp	r4, #2
   1c22c:	and	r1, r5, r1, lsr #8
   1c230:	bne	1c20c <ftello64@plt+0xab9c>
   1c234:	b	1c1fc <ftello64@plt+0xab8c>
   1c238:	mov	r0, #0
   1c23c:	pop	{r4, r5, r6, pc}
   1c240:	cmp	r0, #0
   1c244:	beq	1c294 <ftello64@plt+0xac24>
   1c248:	mov	r3, r1
   1c24c:	b	1c258 <ftello64@plt+0xabe8>
   1c250:	cmp	r2, r3
   1c254:	beq	1c238 <ftello64@plt+0xabc8>
   1c258:	ldr	r0, [lr, #4]!
   1c25c:	add	r3, r3, #1
   1c260:	add	r1, ip, r0, lsl #3
   1c264:	ldrb	r4, [r1, #4]
   1c268:	ldr	r1, [r1, #4]
   1c26c:	cmp	r4, #2
   1c270:	and	r1, r5, r1, lsr #8
   1c274:	bne	1c250 <ftello64@plt+0xabe0>
   1c278:	cmp	r1, #0
   1c27c:	popeq	{r4, r5, r6, pc}
   1c280:	tst	r1, #4
   1c284:	bne	1c250 <ftello64@plt+0xabe0>
   1c288:	tst	r1, #32
   1c28c:	popeq	{r4, r5, r6, pc}
   1c290:	b	1c250 <ftello64@plt+0xabe0>
   1c294:	mov	r3, r0
   1c298:	b	1c2a8 <ftello64@plt+0xac38>
   1c29c:	add	r3, r3, #1
   1c2a0:	cmp	r3, r2
   1c2a4:	beq	1c238 <ftello64@plt+0xabc8>
   1c2a8:	ldr	r0, [lr, #4]!
   1c2ac:	add	r1, ip, r0, lsl #3
   1c2b0:	ldrb	r4, [r1, #4]
   1c2b4:	ldr	r1, [r1, #4]
   1c2b8:	cmp	r4, #2
   1c2bc:	and	r1, r5, r1, lsr #8
   1c2c0:	bne	1c29c <ftello64@plt+0xac2c>
   1c2c4:	cmp	r1, #0
   1c2c8:	popeq	{r4, r5, r6, pc}
   1c2cc:	tst	r1, #4
   1c2d0:	bne	1c29c <ftello64@plt+0xac2c>
   1c2d4:	tst	r1, #32
   1c2d8:	bne	1c29c <ftello64@plt+0xac2c>
   1c2dc:	tst	r1, #128	; 0x80
   1c2e0:	bne	1c29c <ftello64@plt+0xac2c>
   1c2e4:	pop	{r4, r5, r6, pc}
   1c2e8:	cmp	r1, #0
   1c2ec:	beq	1c34c <ftello64@plt+0xacdc>
   1c2f0:	cmp	r0, #0
   1c2f4:	ldr	r5, [pc, #356]	; 1c460 <ftello64@plt+0xadf0>
   1c2f8:	sub	lr, lr, #4
   1c2fc:	beq	1c410 <ftello64@plt+0xada0>
   1c300:	mov	r1, #0
   1c304:	b	1c310 <ftello64@plt+0xaca0>
   1c308:	cmp	r2, r1
   1c30c:	beq	1c238 <ftello64@plt+0xabc8>
   1c310:	ldr	r0, [lr, #4]!
   1c314:	add	r1, r1, #1
   1c318:	add	r3, ip, r0, lsl #3
   1c31c:	ldrb	r4, [r3, #4]
   1c320:	ldr	r3, [r3, #4]
   1c324:	cmp	r4, #2
   1c328:	and	r3, r5, r3, lsr #8
   1c32c:	bne	1c308 <ftello64@plt+0xac98>
   1c330:	cmp	r3, #0
   1c334:	popeq	{r4, r5, r6, pc}
   1c338:	tst	r3, #4
   1c33c:	beq	1c3a8 <ftello64@plt+0xad38>
   1c340:	tst	r3, #8
   1c344:	popeq	{r4, r5, r6, pc}
   1c348:	b	1c308 <ftello64@plt+0xac98>
   1c34c:	cmp	r0, #0
   1c350:	beq	1c3b4 <ftello64@plt+0xad44>
   1c354:	ldr	r5, [pc, #260]	; 1c460 <ftello64@plt+0xadf0>
   1c358:	sub	lr, lr, #4
   1c35c:	mov	r3, r1
   1c360:	b	1c370 <ftello64@plt+0xad00>
   1c364:	add	r3, r3, #1
   1c368:	cmp	r2, r3
   1c36c:	beq	1c238 <ftello64@plt+0xabc8>
   1c370:	ldr	r0, [lr, #4]!
   1c374:	add	r1, ip, r0, lsl #3
   1c378:	ldrb	r4, [r1, #4]
   1c37c:	ldr	r1, [r1, #4]
   1c380:	cmp	r4, #2
   1c384:	and	r1, r5, r1, lsr #8
   1c388:	bne	1c364 <ftello64@plt+0xacf4>
   1c38c:	cmp	r1, #0
   1c390:	popeq	{r4, r5, r6, pc}
   1c394:	tst	r1, #8
   1c398:	bne	1c364 <ftello64@plt+0xacf4>
   1c39c:	tst	r1, #32
   1c3a0:	popeq	{r4, r5, r6, pc}
   1c3a4:	b	1c364 <ftello64@plt+0xacf4>
   1c3a8:	tst	r3, #8
   1c3ac:	bne	1c308 <ftello64@plt+0xac98>
   1c3b0:	pop	{r4, r5, r6, pc}
   1c3b4:	ldr	r4, [pc, #164]	; 1c460 <ftello64@plt+0xadf0>
   1c3b8:	sub	lr, lr, #4
   1c3bc:	mov	r3, r0
   1c3c0:	b	1c3d0 <ftello64@plt+0xad60>
   1c3c4:	add	r3, r3, #1
   1c3c8:	cmp	r2, r3
   1c3cc:	beq	1c238 <ftello64@plt+0xabc8>
   1c3d0:	ldr	r0, [lr, #4]!
   1c3d4:	add	r1, ip, r0, lsl #3
   1c3d8:	ldrb	r5, [r1, #4]
   1c3dc:	ldr	r1, [r1, #4]
   1c3e0:	cmp	r5, #2
   1c3e4:	and	r1, r4, r1, lsr #8
   1c3e8:	bne	1c3c4 <ftello64@plt+0xad54>
   1c3ec:	cmp	r1, #0
   1c3f0:	beq	1c45c <ftello64@plt+0xadec>
   1c3f4:	tst	r1, #8
   1c3f8:	bne	1c3c4 <ftello64@plt+0xad54>
   1c3fc:	tst	r1, #32
   1c400:	bne	1c3c4 <ftello64@plt+0xad54>
   1c404:	tst	r1, #128	; 0x80
   1c408:	bne	1c3c4 <ftello64@plt+0xad54>
   1c40c:	pop	{r4, r5, r6, pc}
   1c410:	mov	r3, r0
   1c414:	b	1c424 <ftello64@plt+0xadb4>
   1c418:	add	r3, r3, #1
   1c41c:	cmp	r2, r3
   1c420:	beq	1c238 <ftello64@plt+0xabc8>
   1c424:	ldr	r0, [lr, #4]!
   1c428:	add	r1, ip, r0, lsl #3
   1c42c:	ldrb	r4, [r1, #4]
   1c430:	ldr	r1, [r1, #4]
   1c434:	cmp	r4, #2
   1c438:	and	r1, r5, r1, lsr #8
   1c43c:	bne	1c418 <ftello64@plt+0xada8>
   1c440:	cmp	r1, #0
   1c444:	popeq	{r4, r5, r6, pc}
   1c448:	tst	r1, #8
   1c44c:	bne	1c418 <ftello64@plt+0xada8>
   1c450:	tst	r1, #128	; 0x80
   1c454:	popeq	{r4, r5, r6, pc}
   1c458:	b	1c418 <ftello64@plt+0xada8>
   1c45c:	pop	{r4, r5, r6, pc}
   1c460:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c464:	ldr	ip, [r1]
   1c468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c46c:	cmp	ip, #0
   1c470:	sub	sp, sp, #20
   1c474:	ldr	r6, [r0, #84]	; 0x54
   1c478:	ble	1c544 <ftello64@plt+0xaed4>
   1c47c:	mov	r7, r2
   1c480:	str	r3, [sp, #8]
   1c484:	mov	r8, r0
   1c488:	str	r1, [sp, #4]
   1c48c:	mov	r4, #0
   1c490:	mov	r2, #24
   1c494:	mov	r9, #1
   1c498:	b	1c4a4 <ftello64@plt+0xae34>
   1c49c:	cmp	r4, ip
   1c4a0:	bge	1c544 <ftello64@plt+0xaed4>
   1c4a4:	ldr	r1, [r7]
   1c4a8:	ldr	r3, [r6]
   1c4ac:	ldr	r5, [r1, r4, lsl #2]
   1c4b0:	add	r4, r4, #1
   1c4b4:	add	r1, r3, r5, lsl #3
   1c4b8:	ldrb	r1, [r1, #4]
   1c4bc:	cmp	r1, #8
   1c4c0:	bne	1c49c <ftello64@plt+0xae2c>
   1c4c4:	ldr	r3, [r3, r5, lsl #3]
   1c4c8:	cmp	r3, #31
   1c4cc:	bgt	1c49c <ftello64@plt+0xae2c>
   1c4d0:	ldr	r1, [r6, #80]	; 0x50
   1c4d4:	lsr	r3, r1, r3
   1c4d8:	tst	r3, #1
   1c4dc:	beq	1c49c <ftello64@plt+0xae2c>
   1c4e0:	ldr	sl, [r8, #124]	; 0x7c
   1c4e4:	ldr	r3, [r8, #128]	; 0x80
   1c4e8:	ldr	fp, [r8, #132]	; 0x84
   1c4ec:	cmp	r3, sl
   1c4f0:	beq	1c558 <ftello64@plt+0xaee8>
   1c4f4:	mov	r1, r2
   1c4f8:	mov	r0, r9
   1c4fc:	str	r2, [sp, #12]
   1c500:	bl	2d264 <ftello64@plt+0x1bbf4>
   1c504:	ldr	r3, [r8, #124]	; 0x7c
   1c508:	ldr	r1, [r8, #132]	; 0x84
   1c50c:	add	ip, r3, #1
   1c510:	str	r0, [fp, sl, lsl #2]
   1c514:	ldr	r3, [r1, r3, lsl #2]
   1c518:	cmp	r3, #0
   1c51c:	beq	1c550 <ftello64@plt+0xaee0>
   1c520:	ldr	r2, [sp, #8]
   1c524:	str	r5, [r3, #4]
   1c528:	str	ip, [r8, #124]	; 0x7c
   1c52c:	str	r2, [r3]
   1c530:	ldr	r3, [sp, #4]
   1c534:	ldr	r2, [sp, #12]
   1c538:	ldr	ip, [r3]
   1c53c:	cmp	r4, ip
   1c540:	blt	1c4a4 <ftello64@plt+0xae34>
   1c544:	mov	r0, #0
   1c548:	add	sp, sp, #20
   1c54c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c550:	mov	r0, #12
   1c554:	b	1c548 <ftello64@plt+0xaed8>
   1c558:	mov	r0, fp
   1c55c:	lsl	r1, sl, #3
   1c560:	str	r2, [sp, #12]
   1c564:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1c568:	lsl	r3, sl, #1
   1c56c:	ldr	r2, [sp, #12]
   1c570:	subs	fp, r0, #0
   1c574:	beq	1c550 <ftello64@plt+0xaee0>
   1c578:	ldr	sl, [r8, #124]	; 0x7c
   1c57c:	str	fp, [r8, #132]	; 0x84
   1c580:	str	r3, [r8, #128]	; 0x80
   1c584:	b	1c4f4 <ftello64@plt+0xae84>
   1c588:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c58c:	mov	r6, r0
   1c590:	ldr	ip, [sp, #40]	; 0x28
   1c594:	mov	r5, r1
   1c598:	tst	ip, #4194304	; 0x400000
   1c59c:	mov	sl, r2
   1c5a0:	mov	r7, r3
   1c5a4:	ldr	r9, [sp, #32]
   1c5a8:	beq	1c5c8 <ftello64@plt+0xaf58>
   1c5ac:	ldr	r1, [pc, #2196]	; 1ce48 <ftello64@plt+0xb7d8>
   1c5b0:	ldr	r0, [sp, #36]	; 0x24
   1c5b4:	bl	112e0 <strcmp@plt>
   1c5b8:	cmp	r0, #0
   1c5bc:	bne	1c6a8 <ftello64@plt+0xb038>
   1c5c0:	ldr	r3, [pc, #2180]	; 1ce4c <ftello64@plt+0xb7dc>
   1c5c4:	str	r3, [sp, #36]	; 0x24
   1c5c8:	ldr	r4, [r7]
   1c5cc:	ldr	r3, [r9]
   1c5d0:	cmp	r3, r4
   1c5d4:	beq	1c6d8 <ftello64@plt+0xb068>
   1c5d8:	ldr	r8, [sl]
   1c5dc:	add	r3, r4, #1
   1c5e0:	str	r3, [r7]
   1c5e4:	ldr	r0, [sp, #36]	; 0x24
   1c5e8:	bl	11298 <wctype@plt>
   1c5ec:	ldr	r1, [pc, #2140]	; 1ce50 <ftello64@plt+0xb7e0>
   1c5f0:	str	r0, [r8, r4, lsl #2]
   1c5f4:	ldr	r0, [sp, #36]	; 0x24
   1c5f8:	bl	112e0 <strcmp@plt>
   1c5fc:	subs	r4, r0, #0
   1c600:	beq	1c660 <ftello64@plt+0xaff0>
   1c604:	ldr	r1, [pc, #2120]	; 1ce54 <ftello64@plt+0xb7e4>
   1c608:	ldr	r0, [sp, #36]	; 0x24
   1c60c:	bl	112e0 <strcmp@plt>
   1c610:	subs	r4, r0, #0
   1c614:	bne	1c704 <ftello64@plt+0xb094>
   1c618:	cmp	r6, #0
   1c61c:	bne	1c8b8 <ftello64@plt+0xb248>
   1c620:	bl	114d8 <__ctype_b_loc@plt>
   1c624:	mov	ip, #1
   1c628:	ldr	r3, [r0]
   1c62c:	sub	r3, r3, #2
   1c630:	ldrh	r2, [r3, #2]!
   1c634:	asr	r1, r4, #5
   1c638:	and	r0, r4, #31
   1c63c:	tst	r2, #2
   1c640:	add	r4, r4, #1
   1c644:	ldrne	r2, [r5, r1, lsl #2]
   1c648:	orrne	r2, r2, ip, lsl r0
   1c64c:	strne	r2, [r5, r1, lsl #2]
   1c650:	cmp	r4, #256	; 0x100
   1c654:	bne	1c630 <ftello64@plt+0xafc0>
   1c658:	mov	r0, #0
   1c65c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c660:	cmp	r6, #0
   1c664:	bne	1c824 <ftello64@plt+0xb1b4>
   1c668:	bl	114d8 <__ctype_b_loc@plt>
   1c66c:	mov	lr, #1
   1c670:	ldr	r3, [r0]
   1c674:	sub	r3, r3, #2
   1c678:	ldrh	r0, [r3, #2]!
   1c67c:	asr	r2, r4, #5
   1c680:	and	ip, r4, #31
   1c684:	tst	r0, #8
   1c688:	add	r4, r4, #1
   1c68c:	ldrne	r1, [r5, r2, lsl #2]
   1c690:	orrne	r1, r1, lr, lsl ip
   1c694:	strne	r1, [r5, r2, lsl #2]
   1c698:	cmp	r4, #256	; 0x100
   1c69c:	bne	1c678 <ftello64@plt+0xb008>
   1c6a0:	mov	r0, #0
   1c6a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c6a8:	ldr	r0, [sp, #36]	; 0x24
   1c6ac:	ldr	r1, [pc, #1956]	; 1ce58 <ftello64@plt+0xb7e8>
   1c6b0:	bl	112e0 <strcmp@plt>
   1c6b4:	ldr	r3, [pc, #1936]	; 1ce4c <ftello64@plt+0xb7dc>
   1c6b8:	ldr	r2, [sp, #36]	; 0x24
   1c6bc:	ldr	r4, [r7]
   1c6c0:	cmp	r0, #0
   1c6c4:	moveq	r2, r3
   1c6c8:	ldr	r3, [r9]
   1c6cc:	str	r2, [sp, #36]	; 0x24
   1c6d0:	cmp	r3, r4
   1c6d4:	bne	1c5d8 <ftello64@plt+0xaf68>
   1c6d8:	lsl	r4, r4, #1
   1c6dc:	add	r4, r4, #1
   1c6e0:	ldr	r0, [sl]
   1c6e4:	lsl	r1, r4, #2
   1c6e8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1c6ec:	subs	r8, r0, #0
   1c6f0:	beq	1c9b0 <ftello64@plt+0xb340>
   1c6f4:	str	r8, [sl]
   1c6f8:	str	r4, [r9]
   1c6fc:	ldr	r4, [r7]
   1c700:	b	1c5dc <ftello64@plt+0xaf6c>
   1c704:	ldr	r1, [pc, #1868]	; 1ce58 <ftello64@plt+0xb7e8>
   1c708:	ldr	r0, [sp, #36]	; 0x24
   1c70c:	bl	112e0 <strcmp@plt>
   1c710:	subs	r4, r0, #0
   1c714:	beq	1c770 <ftello64@plt+0xb100>
   1c718:	ldr	r1, [pc, #1852]	; 1ce5c <ftello64@plt+0xb7ec>
   1c71c:	ldr	r0, [sp, #36]	; 0x24
   1c720:	bl	112e0 <strcmp@plt>
   1c724:	subs	r4, r0, #0
   1c728:	bne	1c7b8 <ftello64@plt+0xb148>
   1c72c:	cmp	r6, #0
   1c730:	bne	1ca10 <ftello64@plt+0xb3a0>
   1c734:	bl	114d8 <__ctype_b_loc@plt>
   1c738:	mov	ip, #1
   1c73c:	ldr	r3, [r0]
   1c740:	sub	r3, r3, #2
   1c744:	ldrh	r2, [r3, #2]!
   1c748:	asr	r1, r4, #5
   1c74c:	and	r0, r4, #31
   1c750:	tst	r2, #8192	; 0x2000
   1c754:	add	r4, r4, #1
   1c758:	ldrne	r2, [r5, r1, lsl #2]
   1c75c:	orrne	r2, r2, ip, lsl r0
   1c760:	strne	r2, [r5, r1, lsl #2]
   1c764:	cmp	r4, #256	; 0x100
   1c768:	bne	1c744 <ftello64@plt+0xb0d4>
   1c76c:	b	1c658 <ftello64@plt+0xafe8>
   1c770:	cmp	r6, #0
   1c774:	bne	1c960 <ftello64@plt+0xb2f0>
   1c778:	bl	114d8 <__ctype_b_loc@plt>
   1c77c:	mov	ip, #1
   1c780:	ldr	r3, [r0]
   1c784:	sub	r3, r3, #2
   1c788:	ldrh	r2, [r3, #2]!
   1c78c:	asr	r1, r4, #5
   1c790:	and	r0, r4, #31
   1c794:	tst	r2, #512	; 0x200
   1c798:	add	r4, r4, #1
   1c79c:	ldrne	r2, [r5, r1, lsl #2]
   1c7a0:	orrne	r2, r2, ip, lsl r0
   1c7a4:	strne	r2, [r5, r1, lsl #2]
   1c7a8:	cmp	r4, #256	; 0x100
   1c7ac:	bne	1c788 <ftello64@plt+0xb118>
   1c7b0:	mov	r0, #0
   1c7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c7b8:	ldr	r1, [pc, #1676]	; 1ce4c <ftello64@plt+0xb7dc>
   1c7bc:	ldr	r0, [sp, #36]	; 0x24
   1c7c0:	bl	112e0 <strcmp@plt>
   1c7c4:	subs	r4, r0, #0
   1c7c8:	beq	1c874 <ftello64@plt+0xb204>
   1c7cc:	ldr	r1, [pc, #1676]	; 1ce60 <ftello64@plt+0xb7f0>
   1c7d0:	ldr	r0, [sp, #36]	; 0x24
   1c7d4:	bl	112e0 <strcmp@plt>
   1c7d8:	subs	r4, r0, #0
   1c7dc:	bne	1c908 <ftello64@plt+0xb298>
   1c7e0:	cmp	r6, #0
   1c7e4:	bne	1cc00 <ftello64@plt+0xb590>
   1c7e8:	bl	114d8 <__ctype_b_loc@plt>
   1c7ec:	mov	ip, #1
   1c7f0:	ldr	r3, [r0]
   1c7f4:	sub	r3, r3, #2
   1c7f8:	ldrh	r1, [r3, #2]!
   1c7fc:	asr	r2, r4, #5
   1c800:	and	r0, r4, #31
   1c804:	tst	r1, #2048	; 0x800
   1c808:	add	r4, r4, #1
   1c80c:	ldrne	r1, [r5, r2, lsl #2]
   1c810:	orrne	r1, r1, ip, lsl r0
   1c814:	strne	r1, [r5, r2, lsl #2]
   1c818:	cmp	r4, #256	; 0x100
   1c81c:	bne	1c7f8 <ftello64@plt+0xb188>
   1c820:	b	1c658 <ftello64@plt+0xafe8>
   1c824:	bl	114d8 <__ctype_b_loc@plt>
   1c828:	mov	r4, #1
   1c82c:	mov	r1, r6
   1c830:	ldr	r3, [r0]
   1c834:	add	ip, r3, #508	; 0x1fc
   1c838:	add	ip, ip, #2
   1c83c:	sub	r3, r3, #2
   1c840:	ldrh	r2, [r3, #2]!
   1c844:	tst	r2, #8
   1c848:	beq	1c864 <ftello64@plt+0xb1f4>
   1c84c:	ldrb	r2, [r1]
   1c850:	and	lr, r2, #31
   1c854:	asr	r2, r2, #5
   1c858:	ldr	r0, [r5, r2, lsl #2]
   1c85c:	orr	r0, r0, r4, lsl lr
   1c860:	str	r0, [r5, r2, lsl #2]
   1c864:	cmp	ip, r3
   1c868:	add	r1, r1, #1
   1c86c:	bne	1c840 <ftello64@plt+0xb1d0>
   1c870:	b	1c658 <ftello64@plt+0xafe8>
   1c874:	cmp	r6, #0
   1c878:	bne	1ca60 <ftello64@plt+0xb3f0>
   1c87c:	bl	114d8 <__ctype_b_loc@plt>
   1c880:	mov	ip, #1
   1c884:	ldr	r3, [r0]
   1c888:	sub	r3, r3, #2
   1c88c:	ldrh	r2, [r3, #2]!
   1c890:	asr	r1, r4, #5
   1c894:	and	r0, r4, #31
   1c898:	tst	r2, #1024	; 0x400
   1c89c:	add	r4, r4, #1
   1c8a0:	ldrne	r2, [r5, r1, lsl #2]
   1c8a4:	orrne	r2, r2, ip, lsl r0
   1c8a8:	strne	r2, [r5, r1, lsl #2]
   1c8ac:	cmp	r4, #256	; 0x100
   1c8b0:	bne	1c88c <ftello64@plt+0xb21c>
   1c8b4:	b	1c658 <ftello64@plt+0xafe8>
   1c8b8:	bl	114d8 <__ctype_b_loc@plt>
   1c8bc:	mov	r4, #1
   1c8c0:	mov	r1, r6
   1c8c4:	ldr	r3, [r0]
   1c8c8:	add	ip, r3, #508	; 0x1fc
   1c8cc:	add	ip, ip, #2
   1c8d0:	sub	r3, r3, #2
   1c8d4:	ldrh	r2, [r3, #2]!
   1c8d8:	tst	r2, #2
   1c8dc:	beq	1c8f8 <ftello64@plt+0xb288>
   1c8e0:	ldrb	r2, [r1]
   1c8e4:	and	lr, r2, #31
   1c8e8:	asr	r2, r2, #5
   1c8ec:	ldr	r0, [r5, r2, lsl #2]
   1c8f0:	orr	r0, r0, r4, lsl lr
   1c8f4:	str	r0, [r5, r2, lsl #2]
   1c8f8:	cmp	ip, r3
   1c8fc:	add	r1, r1, #1
   1c900:	bne	1c8d4 <ftello64@plt+0xb264>
   1c904:	b	1c658 <ftello64@plt+0xafe8>
   1c908:	ldr	r1, [pc, #1364]	; 1ce64 <ftello64@plt+0xb7f4>
   1c90c:	ldr	r0, [sp, #36]	; 0x24
   1c910:	bl	112e0 <strcmp@plt>
   1c914:	subs	r4, r0, #0
   1c918:	bne	1c9b8 <ftello64@plt+0xb348>
   1c91c:	cmp	r6, #0
   1c920:	bne	1cc50 <ftello64@plt+0xb5e0>
   1c924:	bl	114d8 <__ctype_b_loc@plt>
   1c928:	mov	ip, #1
   1c92c:	ldr	r3, [r0]
   1c930:	sub	r3, r3, #2
   1c934:	ldrh	r2, [r3, #2]!
   1c938:	asr	r1, r4, #5
   1c93c:	and	r0, r4, #31
   1c940:	tst	r2, #16384	; 0x4000
   1c944:	add	r4, r4, #1
   1c948:	ldrne	r2, [r5, r1, lsl #2]
   1c94c:	orrne	r2, r2, ip, lsl r0
   1c950:	strne	r2, [r5, r1, lsl #2]
   1c954:	cmp	r4, #256	; 0x100
   1c958:	bne	1c934 <ftello64@plt+0xb2c4>
   1c95c:	b	1c658 <ftello64@plt+0xafe8>
   1c960:	bl	114d8 <__ctype_b_loc@plt>
   1c964:	mov	r4, #1
   1c968:	mov	r1, r6
   1c96c:	ldr	r3, [r0]
   1c970:	add	ip, r3, #508	; 0x1fc
   1c974:	add	ip, ip, #2
   1c978:	sub	r3, r3, #2
   1c97c:	ldrh	r2, [r3, #2]!
   1c980:	tst	r2, #512	; 0x200
   1c984:	beq	1c9a0 <ftello64@plt+0xb330>
   1c988:	ldrb	r2, [r1]
   1c98c:	and	lr, r2, #31
   1c990:	asr	r2, r2, #5
   1c994:	ldr	r0, [r5, r2, lsl #2]
   1c998:	orr	r0, r0, r4, lsl lr
   1c99c:	str	r0, [r5, r2, lsl #2]
   1c9a0:	cmp	ip, r3
   1c9a4:	add	r1, r1, #1
   1c9a8:	bne	1c97c <ftello64@plt+0xb30c>
   1c9ac:	b	1c658 <ftello64@plt+0xafe8>
   1c9b0:	mov	r0, #12
   1c9b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c9b8:	ldr	r1, [pc, #1160]	; 1ce48 <ftello64@plt+0xb7d8>
   1c9bc:	ldr	r0, [sp, #36]	; 0x24
   1c9c0:	bl	112e0 <strcmp@plt>
   1c9c4:	subs	r4, r0, #0
   1c9c8:	bne	1cab0 <ftello64@plt+0xb440>
   1c9cc:	cmp	r6, #0
   1c9d0:	bne	1cb08 <ftello64@plt+0xb498>
   1c9d4:	bl	114d8 <__ctype_b_loc@plt>
   1c9d8:	mov	ip, #1
   1c9dc:	ldr	r3, [r0]
   1c9e0:	sub	r3, r3, #2
   1c9e4:	ldrh	r2, [r3, #2]!
   1c9e8:	asr	r1, r4, #5
   1c9ec:	and	r0, r4, #31
   1c9f0:	tst	r2, #256	; 0x100
   1c9f4:	add	r4, r4, #1
   1c9f8:	ldrne	r2, [r5, r1, lsl #2]
   1c9fc:	orrne	r2, r2, ip, lsl r0
   1ca00:	strne	r2, [r5, r1, lsl #2]
   1ca04:	cmp	r4, #256	; 0x100
   1ca08:	bne	1c9e4 <ftello64@plt+0xb374>
   1ca0c:	b	1c658 <ftello64@plt+0xafe8>
   1ca10:	bl	114d8 <__ctype_b_loc@plt>
   1ca14:	mov	r4, #1
   1ca18:	mov	r1, r6
   1ca1c:	ldr	r3, [r0]
   1ca20:	add	ip, r3, #508	; 0x1fc
   1ca24:	add	ip, ip, #2
   1ca28:	sub	r3, r3, #2
   1ca2c:	ldrh	r2, [r3, #2]!
   1ca30:	tst	r2, #8192	; 0x2000
   1ca34:	beq	1ca50 <ftello64@plt+0xb3e0>
   1ca38:	ldrb	r2, [r1]
   1ca3c:	and	lr, r2, #31
   1ca40:	asr	r2, r2, #5
   1ca44:	ldr	r0, [r5, r2, lsl #2]
   1ca48:	orr	r0, r0, r4, lsl lr
   1ca4c:	str	r0, [r5, r2, lsl #2]
   1ca50:	cmp	ip, r3
   1ca54:	add	r1, r1, #1
   1ca58:	bne	1ca2c <ftello64@plt+0xb3bc>
   1ca5c:	b	1c658 <ftello64@plt+0xafe8>
   1ca60:	bl	114d8 <__ctype_b_loc@plt>
   1ca64:	mov	r4, #1
   1ca68:	mov	r1, r6
   1ca6c:	ldr	r3, [r0]
   1ca70:	add	ip, r3, #508	; 0x1fc
   1ca74:	add	ip, ip, #2
   1ca78:	sub	r3, r3, #2
   1ca7c:	ldrh	r2, [r3, #2]!
   1ca80:	tst	r2, #1024	; 0x400
   1ca84:	beq	1caa0 <ftello64@plt+0xb430>
   1ca88:	ldrb	r2, [r1]
   1ca8c:	and	lr, r2, #31
   1ca90:	asr	r2, r2, #5
   1ca94:	ldr	r0, [r5, r2, lsl #2]
   1ca98:	orr	r0, r0, r4, lsl lr
   1ca9c:	str	r0, [r5, r2, lsl #2]
   1caa0:	cmp	ip, r3
   1caa4:	add	r1, r1, #1
   1caa8:	bne	1ca7c <ftello64@plt+0xb40c>
   1caac:	b	1c658 <ftello64@plt+0xafe8>
   1cab0:	ldr	r1, [pc, #944]	; 1ce68 <ftello64@plt+0xb7f8>
   1cab4:	ldr	r0, [sp, #36]	; 0x24
   1cab8:	bl	112e0 <strcmp@plt>
   1cabc:	subs	r4, r0, #0
   1cac0:	bne	1cba8 <ftello64@plt+0xb538>
   1cac4:	cmp	r6, #0
   1cac8:	bne	1cb58 <ftello64@plt+0xb4e8>
   1cacc:	bl	114d8 <__ctype_b_loc@plt>
   1cad0:	mov	ip, #1
   1cad4:	ldr	r3, [r0]
   1cad8:	sub	r3, r3, #2
   1cadc:	ldrh	r2, [r3, #2]!
   1cae0:	asr	r1, r4, #5
   1cae4:	and	r0, r4, #31
   1cae8:	tst	r2, #1
   1caec:	add	r4, r4, #1
   1caf0:	ldrne	r2, [r5, r1, lsl #2]
   1caf4:	orrne	r2, r2, ip, lsl r0
   1caf8:	strne	r2, [r5, r1, lsl #2]
   1cafc:	cmp	r4, #256	; 0x100
   1cb00:	bne	1cadc <ftello64@plt+0xb46c>
   1cb04:	b	1c658 <ftello64@plt+0xafe8>
   1cb08:	bl	114d8 <__ctype_b_loc@plt>
   1cb0c:	mov	r1, r6
   1cb10:	mov	lr, #1
   1cb14:	ldr	r3, [r0]
   1cb18:	add	r0, r3, #508	; 0x1fc
   1cb1c:	add	r0, r0, #2
   1cb20:	sub	r3, r3, #2
   1cb24:	ldrh	r2, [r3, #2]!
   1cb28:	tst	r2, #256	; 0x100
   1cb2c:	beq	1cb48 <ftello64@plt+0xb4d8>
   1cb30:	ldrb	r2, [r1]
   1cb34:	and	r4, r2, #31
   1cb38:	asr	r2, r2, #5
   1cb3c:	ldr	ip, [r5, r2, lsl #2]
   1cb40:	orr	ip, ip, lr, lsl r4
   1cb44:	str	ip, [r5, r2, lsl #2]
   1cb48:	cmp	r0, r3
   1cb4c:	add	r1, r1, #1
   1cb50:	bne	1cb24 <ftello64@plt+0xb4b4>
   1cb54:	b	1c658 <ftello64@plt+0xafe8>
   1cb58:	bl	114d8 <__ctype_b_loc@plt>
   1cb5c:	mov	r1, r6
   1cb60:	mov	lr, #1
   1cb64:	ldr	r3, [r0]
   1cb68:	add	r0, r3, #508	; 0x1fc
   1cb6c:	add	r0, r0, #2
   1cb70:	sub	r3, r3, #2
   1cb74:	ldrh	r2, [r3, #2]!
   1cb78:	tst	r2, #1
   1cb7c:	beq	1cb98 <ftello64@plt+0xb528>
   1cb80:	ldrb	r2, [r1]
   1cb84:	and	r4, r2, #31
   1cb88:	asr	r2, r2, #5
   1cb8c:	ldr	ip, [r5, r2, lsl #2]
   1cb90:	orr	ip, ip, lr, lsl r4
   1cb94:	str	ip, [r5, r2, lsl #2]
   1cb98:	cmp	r0, r3
   1cb9c:	add	r1, r1, #1
   1cba0:	bne	1cb74 <ftello64@plt+0xb504>
   1cba4:	b	1c658 <ftello64@plt+0xafe8>
   1cba8:	ldr	r1, [pc, #700]	; 1ce6c <ftello64@plt+0xb7fc>
   1cbac:	ldr	r0, [sp, #36]	; 0x24
   1cbb0:	bl	112e0 <strcmp@plt>
   1cbb4:	subs	r4, r0, #0
   1cbb8:	bne	1ccf0 <ftello64@plt+0xb680>
   1cbbc:	cmp	r6, #0
   1cbc0:	bne	1cca0 <ftello64@plt+0xb630>
   1cbc4:	bl	114d8 <__ctype_b_loc@plt>
   1cbc8:	mov	ip, #1
   1cbcc:	ldr	r3, [r0]
   1cbd0:	sub	r3, r3, #2
   1cbd4:	ldrsh	r2, [r3, #2]!
   1cbd8:	cmp	r2, #0
   1cbdc:	asrlt	r0, r4, #5
   1cbe0:	andlt	r1, r4, #31
   1cbe4:	ldrlt	r2, [r5, r0, lsl #2]
   1cbe8:	add	r4, r4, #1
   1cbec:	orrlt	r2, r2, ip, lsl r1
   1cbf0:	strlt	r2, [r5, r0, lsl #2]
   1cbf4:	cmp	r4, #256	; 0x100
   1cbf8:	bne	1cbd4 <ftello64@plt+0xb564>
   1cbfc:	b	1c658 <ftello64@plt+0xafe8>
   1cc00:	bl	114d8 <__ctype_b_loc@plt>
   1cc04:	mov	r1, r6
   1cc08:	mov	lr, #1
   1cc0c:	ldr	r3, [r0]
   1cc10:	add	r2, r3, #508	; 0x1fc
   1cc14:	add	r2, r2, #2
   1cc18:	sub	r3, r3, #2
   1cc1c:	ldrh	r0, [r3, #2]!
   1cc20:	tst	r0, #2048	; 0x800
   1cc24:	beq	1cc40 <ftello64@plt+0xb5d0>
   1cc28:	ldrb	r0, [r1]
   1cc2c:	and	r4, r0, #31
   1cc30:	asr	r0, r0, #5
   1cc34:	ldr	ip, [r5, r0, lsl #2]
   1cc38:	orr	ip, ip, lr, lsl r4
   1cc3c:	str	ip, [r5, r0, lsl #2]
   1cc40:	cmp	r2, r3
   1cc44:	add	r1, r1, #1
   1cc48:	bne	1cc1c <ftello64@plt+0xb5ac>
   1cc4c:	b	1c658 <ftello64@plt+0xafe8>
   1cc50:	bl	114d8 <__ctype_b_loc@plt>
   1cc54:	mov	r1, r6
   1cc58:	mov	lr, #1
   1cc5c:	ldr	r3, [r0]
   1cc60:	add	r0, r3, #508	; 0x1fc
   1cc64:	add	r0, r0, #2
   1cc68:	sub	r3, r3, #2
   1cc6c:	ldrh	r2, [r3, #2]!
   1cc70:	tst	r2, #16384	; 0x4000
   1cc74:	beq	1cc90 <ftello64@plt+0xb620>
   1cc78:	ldrb	r2, [r1]
   1cc7c:	and	r4, r2, #31
   1cc80:	asr	r2, r2, #5
   1cc84:	ldr	ip, [r5, r2, lsl #2]
   1cc88:	orr	ip, ip, lr, lsl r4
   1cc8c:	str	ip, [r5, r2, lsl #2]
   1cc90:	cmp	r3, r0
   1cc94:	add	r1, r1, #1
   1cc98:	bne	1cc6c <ftello64@plt+0xb5fc>
   1cc9c:	b	1c658 <ftello64@plt+0xafe8>
   1cca0:	bl	114d8 <__ctype_b_loc@plt>
   1cca4:	mov	r1, r6
   1cca8:	mov	lr, #1
   1ccac:	ldr	r3, [r0]
   1ccb0:	add	r0, r3, #508	; 0x1fc
   1ccb4:	add	r0, r0, #2
   1ccb8:	sub	r3, r3, #2
   1ccbc:	ldrsh	r2, [r3, #2]!
   1ccc0:	cmp	r2, #0
   1ccc4:	bge	1cce0 <ftello64@plt+0xb670>
   1ccc8:	ldrb	r2, [r1]
   1cccc:	and	r4, r2, #31
   1ccd0:	asr	r2, r2, #5
   1ccd4:	ldr	ip, [r5, r2, lsl #2]
   1ccd8:	orr	ip, ip, lr, lsl r4
   1ccdc:	str	ip, [r5, r2, lsl #2]
   1cce0:	cmp	r0, r3
   1cce4:	add	r1, r1, #1
   1cce8:	bne	1ccbc <ftello64@plt+0xb64c>
   1ccec:	b	1c658 <ftello64@plt+0xafe8>
   1ccf0:	ldr	r1, [pc, #376]	; 1ce70 <ftello64@plt+0xb800>
   1ccf4:	ldr	r0, [sp, #36]	; 0x24
   1ccf8:	bl	112e0 <strcmp@plt>
   1ccfc:	subs	r4, r0, #0
   1cd00:	bne	1cd48 <ftello64@plt+0xb6d8>
   1cd04:	cmp	r6, #0
   1cd08:	bne	1cd64 <ftello64@plt+0xb6f4>
   1cd0c:	bl	114d8 <__ctype_b_loc@plt>
   1cd10:	mov	ip, #1
   1cd14:	ldr	r3, [r0]
   1cd18:	sub	r3, r3, #2
   1cd1c:	ldrh	r2, [r3, #2]!
   1cd20:	asr	r1, r4, #5
   1cd24:	and	r0, r4, #31
   1cd28:	tst	r2, #4
   1cd2c:	add	r4, r4, #1
   1cd30:	ldrne	r2, [r5, r1, lsl #2]
   1cd34:	orrne	r2, r2, ip, lsl r0
   1cd38:	strne	r2, [r5, r1, lsl #2]
   1cd3c:	cmp	r4, #256	; 0x100
   1cd40:	bne	1cd1c <ftello64@plt+0xb6ac>
   1cd44:	b	1c658 <ftello64@plt+0xafe8>
   1cd48:	ldr	r1, [pc, #292]	; 1ce74 <ftello64@plt+0xb804>
   1cd4c:	ldr	r0, [sp, #36]	; 0x24
   1cd50:	bl	112e0 <strcmp@plt>
   1cd54:	subs	r4, r0, #0
   1cd58:	beq	1cdb4 <ftello64@plt+0xb744>
   1cd5c:	mov	r0, #4
   1cd60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cd64:	bl	114d8 <__ctype_b_loc@plt>
   1cd68:	mov	r1, r6
   1cd6c:	mov	lr, #1
   1cd70:	ldr	r3, [r0]
   1cd74:	add	r0, r3, #508	; 0x1fc
   1cd78:	add	r0, r0, #2
   1cd7c:	sub	r3, r3, #2
   1cd80:	ldrh	r2, [r3, #2]!
   1cd84:	tst	r2, #4
   1cd88:	beq	1cda4 <ftello64@plt+0xb734>
   1cd8c:	ldrb	r2, [r1]
   1cd90:	and	r4, r2, #31
   1cd94:	asr	r2, r2, #5
   1cd98:	ldr	ip, [r5, r2, lsl #2]
   1cd9c:	orr	ip, ip, lr, lsl r4
   1cda0:	str	ip, [r5, r2, lsl #2]
   1cda4:	cmp	r0, r3
   1cda8:	add	r1, r1, #1
   1cdac:	bne	1cd80 <ftello64@plt+0xb710>
   1cdb0:	b	1c658 <ftello64@plt+0xafe8>
   1cdb4:	cmp	r6, #0
   1cdb8:	bne	1cdf8 <ftello64@plt+0xb788>
   1cdbc:	bl	114d8 <__ctype_b_loc@plt>
   1cdc0:	mov	ip, #1
   1cdc4:	ldr	r3, [r0]
   1cdc8:	sub	r3, r3, #2
   1cdcc:	ldrh	r2, [r3, #2]!
   1cdd0:	asr	r1, r4, #5
   1cdd4:	and	r0, r4, #31
   1cdd8:	tst	r2, #4096	; 0x1000
   1cddc:	add	r4, r4, #1
   1cde0:	ldrne	r2, [r5, r1, lsl #2]
   1cde4:	orrne	r2, r2, ip, lsl r0
   1cde8:	strne	r2, [r5, r1, lsl #2]
   1cdec:	cmp	r4, #256	; 0x100
   1cdf0:	bne	1cdcc <ftello64@plt+0xb75c>
   1cdf4:	b	1c658 <ftello64@plt+0xafe8>
   1cdf8:	bl	114d8 <__ctype_b_loc@plt>
   1cdfc:	mov	r1, r6
   1ce00:	mov	lr, #1
   1ce04:	ldr	r3, [r0]
   1ce08:	add	r0, r3, #508	; 0x1fc
   1ce0c:	add	r0, r0, #2
   1ce10:	sub	r3, r3, #2
   1ce14:	ldrh	r2, [r3, #2]!
   1ce18:	tst	r2, #4096	; 0x1000
   1ce1c:	beq	1ce38 <ftello64@plt+0xb7c8>
   1ce20:	ldrb	r2, [r1]
   1ce24:	and	r4, r2, #31
   1ce28:	asr	r2, r2, #5
   1ce2c:	ldr	ip, [r5, r2, lsl #2]
   1ce30:	orr	ip, ip, lr, lsl r4
   1ce34:	str	ip, [r5, r2, lsl #2]
   1ce38:	cmp	r3, r0
   1ce3c:	add	r1, r1, #1
   1ce40:	bne	1ce14 <ftello64@plt+0xb7a4>
   1ce44:	b	1c658 <ftello64@plt+0xafe8>
   1ce48:	strdeq	r0, [r3], -ip
   1ce4c:	strdeq	r0, [r3], -r4
   1ce50:	andeq	r0, r3, ip, lsl #26
   1ce54:	andeq	r0, r3, r4, lsl sp
   1ce58:	andeq	r0, r3, r4, lsl #26
   1ce5c:	andeq	r0, r3, ip, lsl sp
   1ce60:	andeq	r0, r3, r4, lsr #26
   1ce64:	andeq	r0, r3, ip, lsr #26
   1ce68:	andeq	r0, r3, r4, lsr sp
   1ce6c:	andeq	r0, r3, ip, lsr sp
   1ce70:	andeq	r0, r3, r4, asr #26
   1ce74:	andeq	r0, r3, ip, asr #26
   1ce78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce7c:	sub	sp, sp, #308	; 0x134
   1ce80:	ldr	r9, [r0]
   1ce84:	ldr	ip, [r9, #92]	; 0x5c
   1ce88:	cmp	ip, #1
   1ce8c:	movne	ip, #0
   1ce90:	ldreq	ip, [r0, #12]
   1ce94:	lsreq	ip, ip, #22
   1ce98:	andeq	ip, ip, #1
   1ce9c:	str	ip, [sp, #20]
   1cea0:	ldr	ip, [r1]
   1cea4:	cmp	ip, #0
   1cea8:	ble	1d24c <ftello64@plt+0xbbdc>
   1ceac:	mov	r6, r3
   1ceb0:	mov	r3, #0
   1ceb4:	str	r2, [sp, #16]
   1ceb8:	str	r1, [sp, #24]
   1cebc:	str	r0, [sp, #28]
   1cec0:	str	r3, [sp, #4]
   1cec4:	mov	r5, #1
   1cec8:	b	1cf04 <ftello64@plt+0xb894>
   1cecc:	cmp	r4, #3
   1ced0:	beq	1d044 <ftello64@plt+0xb9d4>
   1ced4:	cmp	r4, #6
   1ced8:	beq	1d0f8 <ftello64@plt+0xba88>
   1cedc:	and	r3, r4, #253	; 0xfd
   1cee0:	cmp	r3, #5
   1cee4:	beq	1d284 <ftello64@plt+0xbc14>
   1cee8:	cmp	r4, #2
   1ceec:	beq	1d22c <ftello64@plt+0xbbbc>
   1cef0:	ldr	r3, [sp, #4]
   1cef4:	add	r3, r3, #1
   1cef8:	cmp	r3, ip
   1cefc:	str	r3, [sp, #4]
   1cf00:	bge	1d24c <ftello64@plt+0xbbdc>
   1cf04:	ldr	r3, [sp, #16]
   1cf08:	ldr	r1, [sp, #4]
   1cf0c:	ldr	r2, [r3]
   1cf10:	ldr	r3, [r9]
   1cf14:	ldr	r7, [r2, r1, lsl #2]
   1cf18:	lsl	r2, r7, #3
   1cf1c:	str	r2, [sp, #8]
   1cf20:	add	r2, r3, r2
   1cf24:	ldrb	r4, [r2, #4]
   1cf28:	cmp	r4, #1
   1cf2c:	bne	1cecc <ftello64@plt+0xb85c>
   1cf30:	ldrb	r3, [r3, r7, lsl #3]
   1cf34:	ldr	r2, [sp, #20]
   1cf38:	cmp	r2, #0
   1cf3c:	strb	r4, [r6, r3]
   1cf40:	str	r3, [sp, #12]
   1cf44:	beq	1cf5c <ftello64@plt+0xb8ec>
   1cf48:	bl	1149c <__ctype_tolower_loc@plt>
   1cf4c:	ldr	r3, [sp, #12]
   1cf50:	ldr	r2, [r0]
   1cf54:	ldr	r3, [r2, r3, lsl #2]
   1cf58:	strb	r4, [r6, r3]
   1cf5c:	ldr	r3, [sp, #28]
   1cf60:	ldr	r3, [r3, #12]
   1cf64:	tst	r3, #4194304	; 0x400000
   1cf68:	beq	1d038 <ftello64@plt+0xb9c8>
   1cf6c:	ldr	r3, [r9, #92]	; 0x5c
   1cf70:	cmp	r3, #1
   1cf74:	ble	1d038 <ftello64@plt+0xb9c8>
   1cf78:	ldr	r3, [r9]
   1cf7c:	add	r1, r7, #1
   1cf80:	ldrb	r2, [r3, r7, lsl #3]
   1cf84:	strb	r2, [sp, #48]	; 0x30
   1cf88:	ldr	r2, [r9, #8]
   1cf8c:	cmp	r2, r1
   1cf90:	bls	1d27c <ftello64@plt+0xbc0c>
   1cf94:	ldr	r0, [sp, #8]
   1cf98:	ldr	ip, [pc, #772]	; 1d2a4 <ftello64@plt+0xbc34>
   1cf9c:	add	r2, r0, #8
   1cfa0:	add	r3, r3, r2
   1cfa4:	ldr	r2, [r3, #4]
   1cfa8:	bic	r2, r2, #-16777216	; 0xff000000
   1cfac:	bic	r2, r2, #14614528	; 0xdf0000
   1cfb0:	bic	r2, r2, #65280	; 0xff00
   1cfb4:	cmp	r2, ip
   1cfb8:	bne	1d27c <ftello64@plt+0xbc0c>
   1cfbc:	add	r8, r0, #16
   1cfc0:	add	r4, sp, #49	; 0x31
   1cfc4:	b	1cff0 <ftello64@plt+0xb980>
   1cfc8:	ldr	r3, [r9]
   1cfcc:	ldr	r0, [pc, #720]	; 1d2a4 <ftello64@plt+0xbc34>
   1cfd0:	add	r3, r3, r8
   1cfd4:	add	r8, r8, #8
   1cfd8:	ldr	r2, [r3, #4]
   1cfdc:	bic	r2, r2, #-16777216	; 0xff000000
   1cfe0:	bic	r2, r2, #14614528	; 0xdf0000
   1cfe4:	bic	r2, r2, #65280	; 0xff00
   1cfe8:	cmp	r2, r0
   1cfec:	bne	1d008 <ftello64@plt+0xb998>
   1cff0:	ldrb	r3, [r3]
   1cff4:	add	r1, r1, #1
   1cff8:	strb	r3, [r4], #1
   1cffc:	ldr	r3, [r9, #8]
   1d000:	cmp	r1, r3
   1d004:	bcc	1cfc8 <ftello64@plt+0xb958>
   1d008:	add	r3, sp, #48	; 0x30
   1d00c:	sub	r4, r4, r3
   1d010:	mov	ip, #0
   1d014:	mov	r2, r4
   1d018:	add	r3, sp, #40	; 0x28
   1d01c:	add	r1, sp, #48	; 0x30
   1d020:	add	r0, sp, #36	; 0x24
   1d024:	str	ip, [sp, #40]	; 0x28
   1d028:	str	ip, [sp, #44]	; 0x2c
   1d02c:	bl	2d748 <ftello64@plt+0x1c0d8>
   1d030:	cmp	r4, r0
   1d034:	beq	1d254 <ftello64@plt+0xbbe4>
   1d038:	ldr	r3, [sp, #24]
   1d03c:	ldr	ip, [r3]
   1d040:	b	1cef0 <ftello64@plt+0xb880>
   1d044:	ldr	r8, [sp, #20]
   1d048:	mov	r7, #0
   1d04c:	str	r9, [sp, #12]
   1d050:	ldr	r2, [sp, #8]
   1d054:	cmp	r8, #0
   1d058:	ldr	r3, [r3, r2]
   1d05c:	ldr	r9, [r3, r7]
   1d060:	bne	1d09c <ftello64@plt+0xba2c>
   1d064:	add	r0, r6, r7, lsl #3
   1d068:	mov	r3, r8
   1d06c:	lsr	r2, r9, r3
   1d070:	tst	r2, #1
   1d074:	strbne	r5, [r0, r3]
   1d078:	add	r3, r3, #1
   1d07c:	cmp	r3, #32
   1d080:	bne	1d06c <ftello64@plt+0xb9fc>
   1d084:	add	r7, r7, #4
   1d088:	cmp	r7, #32
   1d08c:	beq	1d0e8 <ftello64@plt+0xba78>
   1d090:	ldr	r3, [sp, #12]
   1d094:	ldr	r3, [r3]
   1d098:	b	1d050 <ftello64@plt+0xb9e0>
   1d09c:	add	sl, r6, r7, lsl #3
   1d0a0:	lsl	fp, r7, #5
   1d0a4:	mov	r4, #0
   1d0a8:	lsr	r3, r9, r4
   1d0ac:	tst	r3, #1
   1d0b0:	add	r4, r4, #1
   1d0b4:	beq	1d0cc <ftello64@plt+0xba5c>
   1d0b8:	strb	r5, [sl]
   1d0bc:	bl	1149c <__ctype_tolower_loc@plt>
   1d0c0:	ldr	r3, [r0]
   1d0c4:	ldr	r3, [r3, fp]
   1d0c8:	strb	r5, [r6, r3]
   1d0cc:	cmp	r4, #32
   1d0d0:	add	sl, sl, #1
   1d0d4:	add	fp, fp, #4
   1d0d8:	bne	1d0a8 <ftello64@plt+0xba38>
   1d0dc:	add	r7, r7, #4
   1d0e0:	cmp	r7, #32
   1d0e4:	bne	1d090 <ftello64@plt+0xba20>
   1d0e8:	ldr	r3, [sp, #24]
   1d0ec:	ldr	r9, [sp, #12]
   1d0f0:	ldr	ip, [r3]
   1d0f4:	b	1cef0 <ftello64@plt+0xb880>
   1d0f8:	ldr	r3, [r9, #92]	; 0x5c
   1d0fc:	ldr	r7, [r2]
   1d100:	cmp	r3, #1
   1d104:	ble	1d12c <ftello64@plt+0xbabc>
   1d108:	ldr	r3, [r7, #36]	; 0x24
   1d10c:	cmp	r3, #0
   1d110:	bne	1d1e4 <ftello64@plt+0xbb74>
   1d114:	ldrb	r3, [r7, #16]
   1d118:	tst	r3, #1
   1d11c:	bne	1d1e4 <ftello64@plt+0xbb74>
   1d120:	ldr	r3, [r7, #32]
   1d124:	cmp	r3, #0
   1d128:	bne	1d1e4 <ftello64@plt+0xbb74>
   1d12c:	ldr	r3, [r7, #20]
   1d130:	cmp	r3, #0
   1d134:	movgt	r4, #0
   1d138:	ldrgt	r8, [sp, #28]
   1d13c:	ble	1cef0 <ftello64@plt+0xb880>
   1d140:	mov	r3, #0
   1d144:	str	r3, [sp, #40]	; 0x28
   1d148:	str	r3, [sp, #44]	; 0x2c
   1d14c:	ldr	r3, [r7]
   1d150:	add	r2, sp, #40	; 0x28
   1d154:	add	r0, sp, #48	; 0x30
   1d158:	ldr	r1, [r3, r4, lsl #2]
   1d15c:	bl	112b0 <wcrtomb@plt>
   1d160:	lsl	sl, r4, #2
   1d164:	add	r4, r4, #1
   1d168:	cmn	r0, #1
   1d16c:	beq	1d194 <ftello64@plt+0xbb24>
   1d170:	ldrb	fp, [sp, #48]	; 0x30
   1d174:	ldr	r3, [sp, #20]
   1d178:	cmp	r3, #0
   1d17c:	strb	r5, [r6, fp]
   1d180:	beq	1d194 <ftello64@plt+0xbb24>
   1d184:	bl	1149c <__ctype_tolower_loc@plt>
   1d188:	ldr	r3, [r0]
   1d18c:	ldr	r3, [r3, fp, lsl #2]
   1d190:	strb	r5, [r6, r3]
   1d194:	ldr	r3, [r8, #12]
   1d198:	tst	r3, #4194304	; 0x400000
   1d19c:	beq	1d1d4 <ftello64@plt+0xbb64>
   1d1a0:	ldr	r3, [r9, #92]	; 0x5c
   1d1a4:	cmp	r3, #1
   1d1a8:	ble	1d1d4 <ftello64@plt+0xbb64>
   1d1ac:	ldr	r3, [r7]
   1d1b0:	ldr	r0, [r3, sl]
   1d1b4:	bl	11364 <towlower@plt>
   1d1b8:	add	r2, sp, #40	; 0x28
   1d1bc:	mov	r1, r0
   1d1c0:	add	r0, sp, #48	; 0x30
   1d1c4:	bl	112b0 <wcrtomb@plt>
   1d1c8:	cmn	r0, #1
   1d1cc:	ldrbne	r3, [sp, #48]	; 0x30
   1d1d0:	strbne	r5, [r6, r3]
   1d1d4:	ldr	r3, [r7, #20]
   1d1d8:	cmp	r4, r3
   1d1dc:	blt	1d140 <ftello64@plt+0xbad0>
   1d1e0:	b	1d038 <ftello64@plt+0xb9c8>
   1d1e4:	mov	r3, #0
   1d1e8:	strb	r3, [sp, #40]	; 0x28
   1d1ec:	mov	r0, #0
   1d1f0:	add	r3, sp, #48	; 0x30
   1d1f4:	mov	r2, r5
   1d1f8:	add	r1, sp, #40	; 0x28
   1d1fc:	str	r0, [sp, #48]	; 0x30
   1d200:	str	r0, [sp, #52]	; 0x34
   1d204:	bl	2d748 <ftello64@plt+0x1c0d8>
   1d208:	ldrb	r3, [sp, #40]	; 0x28
   1d20c:	cmn	r0, #2
   1d210:	strbeq	r5, [r6, r3]
   1d214:	add	r3, r3, #1
   1d218:	uxtb	r3, r3
   1d21c:	cmp	r3, #0
   1d220:	strb	r3, [sp, #40]	; 0x28
   1d224:	bne	1d1ec <ftello64@plt+0xbb7c>
   1d228:	b	1d038 <ftello64@plt+0xb9c8>
   1d22c:	mov	r0, r6
   1d230:	mov	r2, #256	; 0x100
   1d234:	mov	r1, #1
   1d238:	bl	11550 <memset@plt>
   1d23c:	ldr	r2, [sp, #28]
   1d240:	ldrb	r3, [r2, #28]
   1d244:	orr	r3, r3, #1
   1d248:	strb	r3, [r2, #28]
   1d24c:	add	sp, sp, #308	; 0x134
   1d250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d254:	ldr	r0, [sp, #36]	; 0x24
   1d258:	bl	11364 <towlower@plt>
   1d25c:	add	r2, sp, #40	; 0x28
   1d260:	mov	r1, r0
   1d264:	add	r0, sp, #48	; 0x30
   1d268:	bl	112b0 <wcrtomb@plt>
   1d26c:	cmn	r0, #1
   1d270:	ldrbne	r3, [sp, #48]	; 0x30
   1d274:	strbne	r5, [r6, r3]
   1d278:	b	1d038 <ftello64@plt+0xb9c8>
   1d27c:	add	r4, sp, #49	; 0x31
   1d280:	b	1d008 <ftello64@plt+0xb998>
   1d284:	mov	r0, r6
   1d288:	mov	r2, #256	; 0x100
   1d28c:	mov	r1, #1
   1d290:	bl	11550 <memset@plt>
   1d294:	cmp	r4, #2
   1d298:	beq	1d23c <ftello64@plt+0xbbcc>
   1d29c:	add	sp, sp, #308	; 0x134
   1d2a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2a4:	eoreq	r0, r0, r1
   1d2a8:	add	ip, r0, r2, lsl #3
   1d2ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d2b0:	ldrb	r6, [ip, #4]
   1d2b4:	ldr	r7, [sp, #32]
   1d2b8:	cmp	r6, #7
   1d2bc:	beq	1d39c <ftello64@plt+0xbd2c>
   1d2c0:	ldr	ip, [r3, #80]	; 0x50
   1d2c4:	cmp	ip, #1
   1d2c8:	beq	1d3ac <ftello64@plt+0xbd3c>
   1d2cc:	ldr	r5, [r3, #28]
   1d2d0:	add	lr, r7, #1
   1d2d4:	cmp	r5, lr
   1d2d8:	ble	1d3ac <ftello64@plt+0xbd3c>
   1d2dc:	ldr	r8, [r3, #8]
   1d2e0:	add	ip, r8, lr, lsl #2
   1d2e4:	ldr	lr, [r8, lr, lsl #2]
   1d2e8:	cmn	lr, #1
   1d2ec:	subeq	r5, r5, r7
   1d2f0:	moveq	r4, #1
   1d2f4:	beq	1d308 <ftello64@plt+0xbc98>
   1d2f8:	b	1d3ac <ftello64@plt+0xbd3c>
   1d2fc:	ldr	lr, [ip, #4]!
   1d300:	cmn	lr, #1
   1d304:	bne	1d314 <ftello64@plt+0xbca4>
   1d308:	add	r4, r4, #1
   1d30c:	cmp	r4, r5
   1d310:	bne	1d2fc <ftello64@plt+0xbc8c>
   1d314:	cmp	r6, #5
   1d318:	beq	1d3b8 <ftello64@plt+0xbd48>
   1d31c:	cmp	r4, #1
   1d320:	sub	r6, r6, #6
   1d324:	clz	r6, r6
   1d328:	lsr	r6, r6, #5
   1d32c:	moveq	r6, #0
   1d330:	cmp	r6, #0
   1d334:	beq	1d3ac <ftello64@plt+0xbd3c>
   1d338:	ldr	r9, [r0, r2, lsl #3]
   1d33c:	ldr	ip, [r9, #32]
   1d340:	cmp	ip, #0
   1d344:	beq	1d3f4 <ftello64@plt+0xbd84>
   1d348:	ldr	r0, [r9, #20]
   1d34c:	cmp	r0, #0
   1d350:	ldr	r5, [r8, r7, lsl #2]
   1d354:	ble	1d388 <ftello64@plt+0xbd18>
   1d358:	ldr	r2, [r9]
   1d35c:	ldr	r3, [r2]
   1d360:	cmp	r5, r3
   1d364:	movne	r3, #0
   1d368:	bne	1d37c <ftello64@plt+0xbd0c>
   1d36c:	b	1d444 <ftello64@plt+0xbdd4>
   1d370:	ldr	r1, [r2, #4]!
   1d374:	cmp	r5, r1
   1d378:	beq	1d444 <ftello64@plt+0xbdd4>
   1d37c:	add	r3, r3, #1
   1d380:	cmp	r3, r0
   1d384:	bne	1d370 <ftello64@plt+0xbd00>
   1d388:	ldr	r3, [r9, #36]	; 0x24
   1d38c:	cmp	r3, #0
   1d390:	ble	1d48c <ftello64@plt+0xbe1c>
   1d394:	mov	r6, #0
   1d398:	b	1d428 <ftello64@plt+0xbdb8>
   1d39c:	ldr	r1, [r3, #4]
   1d3a0:	ldrb	r2, [r1, r7]
   1d3a4:	cmp	r2, #193	; 0xc1
   1d3a8:	bhi	1d454 <ftello64@plt+0xbde4>
   1d3ac:	mov	r4, #0
   1d3b0:	mov	r0, r4
   1d3b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d3b8:	ldr	r2, [r1]
   1d3bc:	tst	r2, #64	; 0x40
   1d3c0:	beq	1d3e0 <ftello64@plt+0xbd70>
   1d3c4:	tst	r2, #128	; 0x80
   1d3c8:	beq	1d3b0 <ftello64@plt+0xbd40>
   1d3cc:	ldr	r3, [r3, #4]
   1d3d0:	ldrb	r3, [r3, r7]
   1d3d4:	cmp	r3, #0
   1d3d8:	beq	1d3ac <ftello64@plt+0xbd3c>
   1d3dc:	b	1d3b0 <ftello64@plt+0xbd40>
   1d3e0:	ldr	r1, [r3, #4]
   1d3e4:	ldrb	r1, [r1, r7]
   1d3e8:	cmp	r1, #10
   1d3ec:	bne	1d3c4 <ftello64@plt+0xbd54>
   1d3f0:	b	1d3ac <ftello64@plt+0xbd3c>
   1d3f4:	ldr	r3, [r9, #36]	; 0x24
   1d3f8:	ldr	r0, [r9, #20]
   1d3fc:	cmp	r3, #0
   1d400:	bne	1d34c <ftello64@plt+0xbcdc>
   1d404:	cmp	r0, #0
   1d408:	bne	1d34c <ftello64@plt+0xbcdc>
   1d40c:	ldrb	r3, [r9, #16]
   1d410:	tst	r3, #1
   1d414:	bne	1d3b0 <ftello64@plt+0xbd40>
   1d418:	b	1d3ac <ftello64@plt+0xbd3c>
   1d41c:	ldr	r3, [r9, #36]	; 0x24
   1d420:	cmp	r6, r3
   1d424:	bge	1d488 <ftello64@plt+0xbe18>
   1d428:	ldr	r3, [r9, #12]
   1d42c:	mov	r0, r5
   1d430:	ldr	r1, [r3, r6, lsl #2]
   1d434:	bl	112c8 <iswctype@plt>
   1d438:	add	r6, r6, #1
   1d43c:	cmp	r0, #0
   1d440:	beq	1d41c <ftello64@plt+0xbdac>
   1d444:	ldrb	r3, [r9, #16]
   1d448:	tst	r3, #1
   1d44c:	beq	1d3b0 <ftello64@plt+0xbd40>
   1d450:	b	1d3ac <ftello64@plt+0xbd3c>
   1d454:	ldr	lr, [r3, #48]	; 0x30
   1d458:	add	ip, r7, #1
   1d45c:	cmp	ip, lr
   1d460:	bge	1d3ac <ftello64@plt+0xbd3c>
   1d464:	add	r0, r1, r7
   1d468:	cmp	r2, #223	; 0xdf
   1d46c:	ldrb	r3, [r0, #1]
   1d470:	bhi	1d4d0 <ftello64@plt+0xbe60>
   1d474:	eor	r3, r3, #128	; 0x80
   1d478:	cmp	r3, #63	; 0x3f
   1d47c:	movls	r4, #2
   1d480:	bls	1d3b0 <ftello64@plt+0xbd40>
   1d484:	b	1d3ac <ftello64@plt+0xbd3c>
   1d488:	ldr	ip, [r9, #32]
   1d48c:	cmp	ip, #0
   1d490:	ble	1d40c <ftello64@plt+0xbd9c>
   1d494:	ldr	r2, [r9, #4]
   1d498:	mov	r3, #0
   1d49c:	sub	r2, r2, #4
   1d4a0:	b	1d4b0 <ftello64@plt+0xbe40>
   1d4a4:	add	r3, r3, #1
   1d4a8:	cmp	r3, ip
   1d4ac:	beq	1d40c <ftello64@plt+0xbd9c>
   1d4b0:	ldr	r1, [r2, #4]!
   1d4b4:	cmp	r5, r1
   1d4b8:	bcc	1d4a4 <ftello64@plt+0xbe34>
   1d4bc:	ldr	r1, [r9, #8]
   1d4c0:	ldr	r1, [r1, r3, lsl #2]
   1d4c4:	cmp	r5, r1
   1d4c8:	bhi	1d4a4 <ftello64@plt+0xbe34>
   1d4cc:	b	1d444 <ftello64@plt+0xbdd4>
   1d4d0:	cmp	r2, #239	; 0xef
   1d4d4:	bhi	1d560 <ftello64@plt+0xbef0>
   1d4d8:	cmp	r3, #159	; 0x9f
   1d4dc:	cmpls	r2, #224	; 0xe0
   1d4e0:	movne	r4, #3
   1d4e4:	beq	1d3ac <ftello64@plt+0xbd3c>
   1d4e8:	add	r7, r7, r4
   1d4ec:	cmp	lr, r7
   1d4f0:	blt	1d3ac <ftello64@plt+0xbd3c>
   1d4f4:	ldrb	r3, [r1, ip]
   1d4f8:	eor	r3, r3, #128	; 0x80
   1d4fc:	cmp	r3, #63	; 0x3f
   1d500:	bhi	1d3ac <ftello64@plt+0xbd3c>
   1d504:	ldrb	r3, [r0, #2]
   1d508:	eor	r3, r3, #128	; 0x80
   1d50c:	cmp	r3, #63	; 0x3f
   1d510:	bhi	1d3ac <ftello64@plt+0xbd3c>
   1d514:	cmp	r4, #3
   1d518:	beq	1d3b0 <ftello64@plt+0xbd40>
   1d51c:	ldrb	r3, [r0, #3]
   1d520:	eor	r3, r3, #128	; 0x80
   1d524:	cmp	r3, #63	; 0x3f
   1d528:	bhi	1d3ac <ftello64@plt+0xbd3c>
   1d52c:	cmp	r4, #4
   1d530:	beq	1d3b0 <ftello64@plt+0xbd40>
   1d534:	ldrb	r3, [r0, #4]
   1d538:	eor	r3, r3, #128	; 0x80
   1d53c:	cmp	r3, #63	; 0x3f
   1d540:	bhi	1d3ac <ftello64@plt+0xbd3c>
   1d544:	cmp	r4, #6
   1d548:	bne	1d5b4 <ftello64@plt+0xbf44>
   1d54c:	ldrb	r3, [r0, #5]
   1d550:	eor	r3, r3, #128	; 0x80
   1d554:	cmp	r3, #63	; 0x3f
   1d558:	bls	1d3b0 <ftello64@plt+0xbd40>
   1d55c:	b	1d3ac <ftello64@plt+0xbd3c>
   1d560:	cmp	r2, #247	; 0xf7
   1d564:	bhi	1d57c <ftello64@plt+0xbf0c>
   1d568:	cmp	r3, #143	; 0x8f
   1d56c:	cmpls	r2, #240	; 0xf0
   1d570:	movne	r4, #4
   1d574:	bne	1d4e8 <ftello64@plt+0xbe78>
   1d578:	b	1d3ac <ftello64@plt+0xbd3c>
   1d57c:	cmp	r2, #251	; 0xfb
   1d580:	bhi	1d598 <ftello64@plt+0xbf28>
   1d584:	cmp	r3, #135	; 0x87
   1d588:	cmpls	r2, #248	; 0xf8
   1d58c:	movne	r4, #5
   1d590:	bne	1d4e8 <ftello64@plt+0xbe78>
   1d594:	b	1d3ac <ftello64@plt+0xbd3c>
   1d598:	cmp	r2, #253	; 0xfd
   1d59c:	bhi	1d3ac <ftello64@plt+0xbd3c>
   1d5a0:	cmp	r3, #131	; 0x83
   1d5a4:	cmpls	r2, #252	; 0xfc
   1d5a8:	beq	1d3ac <ftello64@plt+0xbd3c>
   1d5ac:	mov	r4, #6
   1d5b0:	b	1d4e8 <ftello64@plt+0xbe78>
   1d5b4:	mov	r4, #5
   1d5b8:	b	1d3b0 <ftello64@plt+0xbd40>
   1d5bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d5c0:	sub	sp, sp, #8
   1d5c4:	ldr	r6, [r1, #40]	; 0x28
   1d5c8:	ldr	r3, [r1, #56]	; 0x38
   1d5cc:	cmp	r3, r6
   1d5d0:	ble	1d844 <ftello64@plt+0xc1d4>
   1d5d4:	ldr	sl, [r1, #4]
   1d5d8:	ldrb	r3, [r0, #6]
   1d5dc:	mov	r8, r2
   1d5e0:	ldrb	r7, [sl, r6]
   1d5e4:	and	r3, r3, #159	; 0x9f
   1d5e8:	strb	r3, [r0, #6]
   1d5ec:	strb	r7, [r0]
   1d5f0:	ldr	r3, [r1, #80]	; 0x50
   1d5f4:	mov	r5, r0
   1d5f8:	cmp	r3, #1
   1d5fc:	mov	r4, r1
   1d600:	ble	1d858 <ftello64@plt+0xc1e8>
   1d604:	ldr	r2, [r1, #28]
   1d608:	cmp	r6, r2
   1d60c:	beq	1d620 <ftello64@plt+0xbfb0>
   1d610:	ldr	r2, [r1, #8]
   1d614:	ldr	r2, [r2, r6, lsl #2]
   1d618:	cmn	r2, #1
   1d61c:	beq	1dab8 <ftello64@plt+0xc448>
   1d620:	cmp	r7, #92	; 0x5c
   1d624:	beq	1d8c0 <ftello64@plt+0xc250>
   1d628:	ldr	r3, [r4, #8]
   1d62c:	mov	r2, #1
   1d630:	strb	r2, [r5, #4]
   1d634:	ldr	r9, [r3, r6, lsl #2]
   1d638:	mov	r0, r9
   1d63c:	bl	11520 <iswalnum@plt>
   1d640:	ldrb	r3, [r5, #6]
   1d644:	sub	r9, r9, #95	; 0x5f
   1d648:	clz	r9, r9
   1d64c:	lsr	r9, r9, #5
   1d650:	bic	r3, r3, #64	; 0x40
   1d654:	cmp	r0, #0
   1d658:	orrne	r9, r9, #1
   1d65c:	orr	r9, r3, r9, lsl #6
   1d660:	strb	r9, [r5, #6]
   1d664:	sub	r7, r7, #10
   1d668:	cmp	r7, #115	; 0x73
   1d66c:	ldrls	pc, [pc, r7, lsl #2]
   1d670:	b	1d8b4 <ftello64@plt+0xc244>
   1d674:	strdeq	sp, [r1], -ip
   1d678:			; <UNDEFINED> instruction: 0x0001d8b4
   1d67c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d680:			; <UNDEFINED> instruction: 0x0001d8b4
   1d684:			; <UNDEFINED> instruction: 0x0001d8b4
   1d688:			; <UNDEFINED> instruction: 0x0001d8b4
   1d68c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d690:			; <UNDEFINED> instruction: 0x0001d8b4
   1d694:			; <UNDEFINED> instruction: 0x0001d8b4
   1d698:			; <UNDEFINED> instruction: 0x0001d8b4
   1d69c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6a0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6a4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6a8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6ac:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6b0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6b4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6b8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6bc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6c0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6c4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6c8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6cc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6d0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6d4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6d8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6dc:	andeq	sp, r1, r4, lsl fp
   1d6e0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6e4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6e8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d6ec:	andeq	sp, r1, r4, ror fp
   1d6f0:	andeq	sp, r1, ip, lsl #23
   1d6f4:	andeq	sp, r1, r4, lsr #23
   1d6f8:			; <UNDEFINED> instruction: 0x0001dbb4
   1d6fc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d700:			; <UNDEFINED> instruction: 0x0001d8b4
   1d704:	ldrdeq	sp, [r1], -r4
   1d708:			; <UNDEFINED> instruction: 0x0001d8b4
   1d70c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d710:			; <UNDEFINED> instruction: 0x0001d8b4
   1d714:			; <UNDEFINED> instruction: 0x0001d8b4
   1d718:			; <UNDEFINED> instruction: 0x0001d8b4
   1d71c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d720:			; <UNDEFINED> instruction: 0x0001d8b4
   1d724:			; <UNDEFINED> instruction: 0x0001d8b4
   1d728:			; <UNDEFINED> instruction: 0x0001d8b4
   1d72c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d730:			; <UNDEFINED> instruction: 0x0001d8b4
   1d734:			; <UNDEFINED> instruction: 0x0001d8b4
   1d738:			; <UNDEFINED> instruction: 0x0001d8b4
   1d73c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d740:			; <UNDEFINED> instruction: 0x0001d8b4
   1d744:			; <UNDEFINED> instruction: 0x0001d8b4
   1d748:	andeq	sp, r1, r4, ror #23
   1d74c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d750:			; <UNDEFINED> instruction: 0x0001d8b4
   1d754:			; <UNDEFINED> instruction: 0x0001d8b4
   1d758:			; <UNDEFINED> instruction: 0x0001d8b4
   1d75c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d760:			; <UNDEFINED> instruction: 0x0001d8b4
   1d764:			; <UNDEFINED> instruction: 0x0001d8b4
   1d768:			; <UNDEFINED> instruction: 0x0001d8b4
   1d76c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d770:			; <UNDEFINED> instruction: 0x0001d8b4
   1d774:			; <UNDEFINED> instruction: 0x0001d8b4
   1d778:			; <UNDEFINED> instruction: 0x0001d8b4
   1d77c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d780:			; <UNDEFINED> instruction: 0x0001d8b4
   1d784:			; <UNDEFINED> instruction: 0x0001d8b4
   1d788:			; <UNDEFINED> instruction: 0x0001d8b4
   1d78c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d790:			; <UNDEFINED> instruction: 0x0001d8b4
   1d794:			; <UNDEFINED> instruction: 0x0001d8b4
   1d798:			; <UNDEFINED> instruction: 0x0001d8b4
   1d79c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7a0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7a4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7a8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7ac:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7b0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7b4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7b8:	andeq	sp, r1, r4, lsl #24
   1d7bc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7c0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7c4:	andeq	sp, r1, r4, lsl ip
   1d7c8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7cc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7d0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7d4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7d8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7dc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7e0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7e4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7e8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7ec:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7f0:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7f4:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7f8:			; <UNDEFINED> instruction: 0x0001d8b4
   1d7fc:			; <UNDEFINED> instruction: 0x0001d8b4
   1d800:			; <UNDEFINED> instruction: 0x0001d8b4
   1d804:			; <UNDEFINED> instruction: 0x0001d8b4
   1d808:			; <UNDEFINED> instruction: 0x0001d8b4
   1d80c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d810:			; <UNDEFINED> instruction: 0x0001d8b4
   1d814:			; <UNDEFINED> instruction: 0x0001d8b4
   1d818:			; <UNDEFINED> instruction: 0x0001d8b4
   1d81c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d820:			; <UNDEFINED> instruction: 0x0001d8b4
   1d824:			; <UNDEFINED> instruction: 0x0001d8b4
   1d828:			; <UNDEFINED> instruction: 0x0001d8b4
   1d82c:			; <UNDEFINED> instruction: 0x0001d8b4
   1d830:			; <UNDEFINED> instruction: 0x0001d8b4
   1d834:			; <UNDEFINED> instruction: 0x0001d8b4
   1d838:	muleq	r1, ip, r8
   1d83c:	andeq	sp, r1, ip, ror #24
   1d840:	andeq	sp, r1, r0, ror #21
   1d844:	mov	r3, #2
   1d848:	strb	r3, [r0, #4]
   1d84c:	mov	r0, #0
   1d850:	add	sp, sp, #8
   1d854:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d858:	cmp	r7, #92	; 0x5c
   1d85c:	beq	1d8c0 <ftello64@plt+0xc250>
   1d860:	mov	r3, #1
   1d864:	strb	r3, [r5, #4]
   1d868:	bl	114d8 <__ctype_b_loc@plt>
   1d86c:	lsl	r1, r7, #1
   1d870:	ldrb	r2, [r5, #6]
   1d874:	bic	r2, r2, #64	; 0x40
   1d878:	ldr	r3, [r0]
   1d87c:	ldrh	r3, [r3, r1]
   1d880:	lsr	r3, r3, #3
   1d884:	and	r3, r3, #1
   1d888:	cmp	r7, #95	; 0x5f
   1d88c:	orreq	r3, r3, #1
   1d890:	orr	r3, r2, r3, lsl #6
   1d894:	strb	r3, [r5, #6]
   1d898:	b	1d664 <ftello64@plt+0xbff4>
   1d89c:	and	r8, r8, #4608	; 0x1200
   1d8a0:	cmp	r8, #4608	; 0x1200
   1d8a4:	moveq	r3, #23
   1d8a8:	strbeq	r3, [r5, #4]
   1d8ac:	moveq	r0, #1
   1d8b0:	beq	1d850 <ftello64@plt+0xc1e0>
   1d8b4:	mov	r0, #1
   1d8b8:	add	sp, sp, #8
   1d8bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d8c0:	ldr	r1, [r4, #48]	; 0x30
   1d8c4:	add	r2, r6, #1
   1d8c8:	cmp	r2, r1
   1d8cc:	bge	1dad0 <ftello64@plt+0xc460>
   1d8d0:	ldrb	r1, [r4, #75]	; 0x4b
   1d8d4:	cmp	r1, #0
   1d8d8:	bne	1de8c <ftello64@plt+0xc81c>
   1d8dc:	ldrb	r6, [sl, r2]
   1d8e0:	cmp	r3, #1
   1d8e4:	mov	r3, #1
   1d8e8:	strb	r6, [r5]
   1d8ec:	strb	r3, [r5, #4]
   1d8f0:	ble	1de58 <ftello64@plt+0xc7e8>
   1d8f4:	ldr	r1, [r4, #8]
   1d8f8:	add	r1, r1, r2, lsl #2
   1d8fc:	ldr	r4, [r1]
   1d900:	mov	r0, r4
   1d904:	bl	11520 <iswalnum@plt>
   1d908:	ldrb	r3, [r5, #6]
   1d90c:	sub	r4, r4, #95	; 0x5f
   1d910:	clz	r4, r4
   1d914:	lsr	r4, r4, #5
   1d918:	bic	r3, r3, #64	; 0x40
   1d91c:	cmp	r0, #0
   1d920:	orrne	r4, r4, #1
   1d924:	orr	r4, r3, r4, lsl #6
   1d928:	strb	r4, [r5, #6]
   1d92c:	sub	r3, r6, #39	; 0x27
   1d930:	cmp	r3, #86	; 0x56
   1d934:	ldrls	pc, [pc, r3, lsl #2]
   1d938:	b	1dab0 <ftello64@plt+0xc440>
   1d93c:	muleq	r1, r4, ip
   1d940:	andeq	sp, r1, ip, ror ip
   1d944:	andeq	sp, r1, r0, asr #28
   1d948:			; <UNDEFINED> instruction: 0x0001dab0
   1d94c:	andeq	sp, r1, r4, lsr #28
   1d950:			; <UNDEFINED> instruction: 0x0001dab0
   1d954:			; <UNDEFINED> instruction: 0x0001dab0
   1d958:			; <UNDEFINED> instruction: 0x0001dab0
   1d95c:			; <UNDEFINED> instruction: 0x0001dab0
   1d960:			; <UNDEFINED> instruction: 0x0001dab0
   1d964:	andeq	sp, r1, r4, lsl #28
   1d968:	andeq	sp, r1, r4, lsl #28
   1d96c:	andeq	sp, r1, r4, lsl #28
   1d970:	andeq	sp, r1, r4, lsl #28
   1d974:	andeq	sp, r1, r4, lsl #28
   1d978:	andeq	sp, r1, r4, lsl #28
   1d97c:	andeq	sp, r1, r4, lsl #28
   1d980:	andeq	sp, r1, r4, lsl #28
   1d984:	andeq	sp, r1, r4, lsl #28
   1d988:			; <UNDEFINED> instruction: 0x0001dab0
   1d98c:			; <UNDEFINED> instruction: 0x0001dab0
   1d990:	andeq	sp, r1, r4, ror #27
   1d994:			; <UNDEFINED> instruction: 0x0001dab0
   1d998:	andeq	sp, r1, r4, asr #27
   1d99c:	andeq	sp, r1, r8, lsr #27
   1d9a0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9a4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9a8:	andeq	sp, r1, r8, lsl #27
   1d9ac:			; <UNDEFINED> instruction: 0x0001dab0
   1d9b0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9b4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9b8:			; <UNDEFINED> instruction: 0x0001dab0
   1d9bc:			; <UNDEFINED> instruction: 0x0001dab0
   1d9c0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9c4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9c8:			; <UNDEFINED> instruction: 0x0001dab0
   1d9cc:			; <UNDEFINED> instruction: 0x0001dab0
   1d9d0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9d4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9d8:			; <UNDEFINED> instruction: 0x0001dab0
   1d9dc:			; <UNDEFINED> instruction: 0x0001dab0
   1d9e0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9e4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9e8:			; <UNDEFINED> instruction: 0x0001dab0
   1d9ec:	andeq	sp, r1, r0, ror sp
   1d9f0:			; <UNDEFINED> instruction: 0x0001dab0
   1d9f4:			; <UNDEFINED> instruction: 0x0001dab0
   1d9f8:			; <UNDEFINED> instruction: 0x0001dab0
   1d9fc:	andeq	sp, r1, r8, asr sp
   1da00:			; <UNDEFINED> instruction: 0x0001dab0
   1da04:			; <UNDEFINED> instruction: 0x0001dab0
   1da08:			; <UNDEFINED> instruction: 0x0001dab0
   1da0c:			; <UNDEFINED> instruction: 0x0001dab0
   1da10:			; <UNDEFINED> instruction: 0x0001dab0
   1da14:			; <UNDEFINED> instruction: 0x0001dab0
   1da18:			; <UNDEFINED> instruction: 0x0001dab0
   1da1c:			; <UNDEFINED> instruction: 0x0001dab0
   1da20:	andeq	sp, r1, r8, lsr sp
   1da24:			; <UNDEFINED> instruction: 0x0001dab0
   1da28:	andeq	sp, r1, r8, lsl sp
   1da2c:			; <UNDEFINED> instruction: 0x0001dab0
   1da30:			; <UNDEFINED> instruction: 0x0001dab0
   1da34:			; <UNDEFINED> instruction: 0x0001dab0
   1da38:			; <UNDEFINED> instruction: 0x0001dab0
   1da3c:			; <UNDEFINED> instruction: 0x0001dab0
   1da40:			; <UNDEFINED> instruction: 0x0001dab0
   1da44:			; <UNDEFINED> instruction: 0x0001dab0
   1da48:			; <UNDEFINED> instruction: 0x0001dab0
   1da4c:			; <UNDEFINED> instruction: 0x0001dab0
   1da50:			; <UNDEFINED> instruction: 0x0001dab0
   1da54:			; <UNDEFINED> instruction: 0x0001dab0
   1da58:			; <UNDEFINED> instruction: 0x0001dab0
   1da5c:			; <UNDEFINED> instruction: 0x0001dab0
   1da60:			; <UNDEFINED> instruction: 0x0001dab0
   1da64:			; <UNDEFINED> instruction: 0x0001dab0
   1da68:			; <UNDEFINED> instruction: 0x0001dab0
   1da6c:	andeq	sp, r1, r0, lsl #26
   1da70:			; <UNDEFINED> instruction: 0x0001dab0
   1da74:			; <UNDEFINED> instruction: 0x0001dab0
   1da78:			; <UNDEFINED> instruction: 0x0001dab0
   1da7c:	andeq	sp, r1, r8, ror #25
   1da80:			; <UNDEFINED> instruction: 0x0001dab0
   1da84:			; <UNDEFINED> instruction: 0x0001dab0
   1da88:			; <UNDEFINED> instruction: 0x0001dab0
   1da8c:	muleq	r1, r8, sl
   1da90:	ldrdeq	sp, [r1], -r0
   1da94:			; <UNDEFINED> instruction: 0x0001dcb4
   1da98:	and	r8, r8, #4608	; 0x1200
   1da9c:	cmp	r8, #512	; 0x200
   1daa0:	moveq	r3, #23
   1daa4:	strbeq	r3, [r5, #4]
   1daa8:	moveq	r0, #2
   1daac:	beq	1d850 <ftello64@plt+0xc1e0>
   1dab0:	mov	r0, #2
   1dab4:	b	1d850 <ftello64@plt+0xc1e0>
   1dab8:	ldrb	r3, [r0, #6]
   1dabc:	mov	r0, #1
   1dac0:	strb	r0, [r5, #4]
   1dac4:	orr	r3, r3, #32
   1dac8:	strb	r3, [r5, #6]
   1dacc:	b	1d850 <ftello64@plt+0xc1e0>
   1dad0:	mov	r3, #36	; 0x24
   1dad4:	strb	r3, [r5, #4]
   1dad8:	mov	r0, #1
   1dadc:	b	1d850 <ftello64@plt+0xc1e0>
   1dae0:	and	r8, r8, #4608	; 0x1200
   1dae4:	cmp	r8, #4608	; 0x1200
   1dae8:	moveq	r3, #24
   1daec:	strbeq	r3, [r5, #4]
   1daf0:	moveq	r0, #1
   1daf4:	bne	1d8b4 <ftello64@plt+0xc244>
   1daf8:	b	1d850 <ftello64@plt+0xc1e0>
   1dafc:	tst	r8, #2048	; 0x800
   1db00:	beq	1d8b4 <ftello64@plt+0xc244>
   1db04:	mov	r3, #10
   1db08:	strb	r3, [r5, #4]
   1db0c:	mov	r0, #1
   1db10:	b	1d850 <ftello64@plt+0xc1e0>
   1db14:	tst	r8, #8
   1db18:	bne	1db5c <ftello64@plt+0xc4ec>
   1db1c:	ldr	r3, [r4, #48]	; 0x30
   1db20:	add	r6, r6, #1
   1db24:	cmp	r6, r3
   1db28:	beq	1db5c <ftello64@plt+0xc4ec>
   1db2c:	mov	r2, r8
   1db30:	str	r6, [r4, #40]	; 0x28
   1db34:	mov	r1, r4
   1db38:	mov	r0, sp
   1db3c:	bl	1d5bc <ftello64@plt+0xbf4c>
   1db40:	ldrb	r2, [sp, #4]
   1db44:	ldr	r3, [r4, #40]	; 0x28
   1db48:	sub	r2, r2, #9
   1db4c:	sub	r3, r3, #1
   1db50:	cmp	r2, #1
   1db54:	str	r3, [r4, #40]	; 0x28
   1db58:	bhi	1d8b4 <ftello64@plt+0xc244>
   1db5c:	mov	r2, #12
   1db60:	mov	r3, #32
   1db64:	strb	r2, [r5, #4]
   1db68:	str	r3, [r5]
   1db6c:	mov	r0, #1
   1db70:	b	1d850 <ftello64@plt+0xc1e0>
   1db74:	tst	r8, #8192	; 0x2000
   1db78:	beq	1d8b4 <ftello64@plt+0xc244>
   1db7c:	mov	r3, #8
   1db80:	strb	r3, [r5, #4]
   1db84:	mov	r0, #1
   1db88:	b	1d850 <ftello64@plt+0xc1e0>
   1db8c:	tst	r8, #8192	; 0x2000
   1db90:	beq	1d8b4 <ftello64@plt+0xc244>
   1db94:	mov	r3, #9
   1db98:	strb	r3, [r5, #4]
   1db9c:	mov	r0, #1
   1dba0:	b	1d850 <ftello64@plt+0xc1e0>
   1dba4:	mov	r3, #11
   1dba8:	strb	r3, [r5, #4]
   1dbac:	mov	r0, #1
   1dbb0:	b	1d850 <ftello64@plt+0xc1e0>
   1dbb4:	ldr	r3, [pc, #864]	; 1df1c <ftello64@plt+0xc8ac>
   1dbb8:	and	r3, r3, r8
   1dbbc:	cmp	r3, #0
   1dbc0:	bne	1d8b4 <ftello64@plt+0xc244>
   1dbc4:	mov	r3, #18
   1dbc8:	strb	r3, [r5, #4]
   1dbcc:	mov	r0, #1
   1dbd0:	b	1d850 <ftello64@plt+0xc1e0>
   1dbd4:	mov	r3, #5
   1dbd8:	strb	r3, [r5, #4]
   1dbdc:	mov	r0, #1
   1dbe0:	b	1d850 <ftello64@plt+0xc1e0>
   1dbe4:	ldr	r3, [pc, #816]	; 1df1c <ftello64@plt+0xc8ac>
   1dbe8:	and	r3, r3, r8
   1dbec:	cmp	r3, #0
   1dbf0:	bne	1d8b4 <ftello64@plt+0xc244>
   1dbf4:	mov	r3, #19
   1dbf8:	strb	r3, [r5, #4]
   1dbfc:	mov	r0, #1
   1dc00:	b	1d850 <ftello64@plt+0xc1e0>
   1dc04:	mov	r3, #20
   1dc08:	strb	r3, [r5, #4]
   1dc0c:	mov	r0, #1
   1dc10:	b	1d850 <ftello64@plt+0xc1e0>
   1dc14:	ldr	r3, [pc, #772]	; 1df20 <ftello64@plt+0xc8b0>
   1dc18:	cmp	r6, #0
   1dc1c:	and	r3, r3, r8
   1dc20:	clz	r3, r3
   1dc24:	lsr	r3, r3, #5
   1dc28:	moveq	r3, #0
   1dc2c:	cmp	r3, #0
   1dc30:	beq	1dc54 <ftello64@plt+0xc5e4>
   1dc34:	add	r6, sl, r6
   1dc38:	lsr	r3, r8, #11
   1dc3c:	ldrb	r2, [r6, #-1]
   1dc40:	eor	r3, r3, #1
   1dc44:	cmp	r2, #10
   1dc48:	orrne	r3, r3, #1
   1dc4c:	tst	r3, #1
   1dc50:	bne	1d8b4 <ftello64@plt+0xc244>
   1dc54:	mov	r2, #12
   1dc58:	mov	r3, #16
   1dc5c:	strb	r2, [r5, #4]
   1dc60:	str	r3, [r5]
   1dc64:	mov	r0, #1
   1dc68:	b	1d850 <ftello64@plt+0xc1e0>
   1dc6c:	and	r8, r8, #33792	; 0x8400
   1dc70:	cmp	r8, #32768	; 0x8000
   1dc74:	bne	1d8b4 <ftello64@plt+0xc244>
   1dc78:	b	1db04 <ftello64@plt+0xc494>
   1dc7c:	tst	r8, #8192	; 0x2000
   1dc80:	bne	1dab0 <ftello64@plt+0xc440>
   1dc84:	mov	r3, #8
   1dc88:	strb	r3, [r5, #4]
   1dc8c:	mov	r0, #2
   1dc90:	b	1d850 <ftello64@plt+0xc1e0>
   1dc94:	tst	r8, #524288	; 0x80000
   1dc98:	bne	1dab0 <ftello64@plt+0xc440>
   1dc9c:	mov	r2, #12
   1dca0:	mov	r3, #128	; 0x80
   1dca4:	strb	r2, [r5, #4]
   1dca8:	str	r3, [r5]
   1dcac:	mov	r0, #2
   1dcb0:	b	1d850 <ftello64@plt+0xc1e0>
   1dcb4:	and	r8, r8, #4608	; 0x1200
   1dcb8:	cmp	r8, #512	; 0x200
   1dcbc:	moveq	r3, #24
   1dcc0:	strbeq	r3, [r5, #4]
   1dcc4:	moveq	r0, #2
   1dcc8:	bne	1dab0 <ftello64@plt+0xc440>
   1dccc:	b	1d850 <ftello64@plt+0xc1e0>
   1dcd0:	tst	r8, #33792	; 0x8400
   1dcd4:	bne	1dab0 <ftello64@plt+0xc440>
   1dcd8:	mov	r3, #10
   1dcdc:	strb	r3, [r5, #4]
   1dce0:	mov	r0, #2
   1dce4:	b	1d850 <ftello64@plt+0xc1e0>
   1dce8:	tst	r8, #524288	; 0x80000
   1dcec:	bne	1dab0 <ftello64@plt+0xc440>
   1dcf0:	mov	r3, #32
   1dcf4:	strb	r3, [r5, #4]
   1dcf8:	mov	r0, #2
   1dcfc:	b	1d850 <ftello64@plt+0xc1e0>
   1dd00:	tst	r8, #524288	; 0x80000
   1dd04:	bne	1dab0 <ftello64@plt+0xc440>
   1dd08:	mov	r3, #34	; 0x22
   1dd0c:	strb	r3, [r5, #4]
   1dd10:	mov	r0, #2
   1dd14:	b	1d850 <ftello64@plt+0xc1e0>
   1dd18:	tst	r8, #524288	; 0x80000
   1dd1c:	bne	1dab0 <ftello64@plt+0xc440>
   1dd20:	mov	r2, #12
   1dd24:	mov	r3, #256	; 0x100
   1dd28:	strb	r2, [r5, #4]
   1dd2c:	str	r3, [r5]
   1dd30:	mov	r0, #2
   1dd34:	b	1d850 <ftello64@plt+0xc1e0>
   1dd38:	tst	r8, #524288	; 0x80000
   1dd3c:	bne	1dab0 <ftello64@plt+0xc440>
   1dd40:	mov	r2, #12
   1dd44:	mov	r3, #64	; 0x40
   1dd48:	strb	r2, [r5, #4]
   1dd4c:	str	r3, [r5]
   1dd50:	mov	r0, #2
   1dd54:	b	1d850 <ftello64@plt+0xc1e0>
   1dd58:	tst	r8, #524288	; 0x80000
   1dd5c:	bne	1dab0 <ftello64@plt+0xc440>
   1dd60:	mov	r3, #33	; 0x21
   1dd64:	strb	r3, [r5, #4]
   1dd68:	mov	r0, #2
   1dd6c:	b	1d850 <ftello64@plt+0xc1e0>
   1dd70:	tst	r8, #524288	; 0x80000
   1dd74:	bne	1dab0 <ftello64@plt+0xc440>
   1dd78:	mov	r3, #35	; 0x23
   1dd7c:	strb	r3, [r5, #4]
   1dd80:	mov	r0, #2
   1dd84:	b	1d850 <ftello64@plt+0xc1e0>
   1dd88:	tst	r8, #524288	; 0x80000
   1dd8c:	bne	1dab0 <ftello64@plt+0xc440>
   1dd90:	mov	r2, #12
   1dd94:	mov	r3, #512	; 0x200
   1dd98:	strb	r2, [r5, #4]
   1dd9c:	str	r3, [r5]
   1dda0:	mov	r0, #2
   1dda4:	b	1d850 <ftello64@plt+0xc1e0>
   1dda8:	ldr	r0, [pc, #364]	; 1df1c <ftello64@plt+0xc8ac>
   1ddac:	and	r0, r0, r8
   1ddb0:	cmp	r0, #2
   1ddb4:	moveq	r3, #19
   1ddb8:	strbeq	r3, [r5, #4]
   1ddbc:	bne	1dab0 <ftello64@plt+0xc440>
   1ddc0:	b	1d850 <ftello64@plt+0xc1e0>
   1ddc4:	tst	r8, #524288	; 0x80000
   1ddc8:	bne	1dab0 <ftello64@plt+0xc440>
   1ddcc:	mov	r2, #12
   1ddd0:	mov	r3, #9
   1ddd4:	strb	r2, [r5, #4]
   1ddd8:	str	r3, [r5]
   1dddc:	mov	r0, #2
   1dde0:	b	1d850 <ftello64@plt+0xc1e0>
   1dde4:	tst	r8, #524288	; 0x80000
   1dde8:	bne	1dab0 <ftello64@plt+0xc440>
   1ddec:	mov	r2, #12
   1ddf0:	mov	r3, #6
   1ddf4:	strb	r2, [r5, #4]
   1ddf8:	str	r3, [r5]
   1ddfc:	mov	r0, #2
   1de00:	b	1d850 <ftello64@plt+0xc1e0>
   1de04:	tst	r8, #16384	; 0x4000
   1de08:	bne	1dab0 <ftello64@plt+0xc440>
   1de0c:	sub	r6, r6, #49	; 0x31
   1de10:	mov	r3, #4
   1de14:	str	r6, [r5]
   1de18:	strb	r3, [r5, #4]
   1de1c:	mov	r0, #2
   1de20:	b	1d850 <ftello64@plt+0xc1e0>
   1de24:	ldr	r0, [pc, #240]	; 1df1c <ftello64@plt+0xc8ac>
   1de28:	and	r0, r0, r8
   1de2c:	cmp	r0, #2
   1de30:	moveq	r3, #18
   1de34:	strbeq	r3, [r5, #4]
   1de38:	bne	1dab0 <ftello64@plt+0xc440>
   1de3c:	b	1d850 <ftello64@plt+0xc1e0>
   1de40:	tst	r8, #8192	; 0x2000
   1de44:	bne	1dab0 <ftello64@plt+0xc440>
   1de48:	mov	r3, #9
   1de4c:	strb	r3, [r5, #4]
   1de50:	mov	r0, #2
   1de54:	b	1d850 <ftello64@plt+0xc1e0>
   1de58:	bl	114d8 <__ctype_b_loc@plt>
   1de5c:	lsl	r3, r6, #1
   1de60:	ldrb	r2, [r5, #6]
   1de64:	bic	r2, r2, #64	; 0x40
   1de68:	ldr	r1, [r0]
   1de6c:	ldrh	r3, [r1, r3]
   1de70:	lsr	r3, r3, #3
   1de74:	and	r3, r3, #1
   1de78:	cmp	r6, #95	; 0x5f
   1de7c:	orreq	r3, r3, #1
   1de80:	orr	r3, r2, r3, lsl #6
   1de84:	strb	r3, [r5, #6]
   1de88:	b	1d92c <ftello64@plt+0xc2bc>
   1de8c:	cmp	r3, #1
   1de90:	ble	1dec4 <ftello64@plt+0xc854>
   1de94:	ldr	r0, [r4, #8]
   1de98:	add	r1, r0, r2, lsl #2
   1de9c:	ldr	r0, [r0, r2, lsl #2]
   1dea0:	cmn	r0, #1
   1dea4:	beq	1df08 <ftello64@plt+0xc898>
   1dea8:	ldr	r0, [r4, #28]
   1deac:	add	r6, r6, #2
   1deb0:	cmp	r0, r6
   1deb4:	beq	1dec4 <ftello64@plt+0xc854>
   1deb8:	ldr	r0, [r1, #4]
   1debc:	cmn	r0, #1
   1dec0:	beq	1df08 <ftello64@plt+0xc898>
   1dec4:	ldrb	r1, [r4, #76]	; 0x4c
   1dec8:	cmp	r1, #0
   1decc:	bne	1dee4 <ftello64@plt+0xc874>
   1ded0:	ldr	r1, [r4]
   1ded4:	ldr	r0, [r4, #24]
   1ded8:	add	r1, r1, r2
   1dedc:	ldrb	r6, [r1, r0]
   1dee0:	b	1d8e0 <ftello64@plt+0xc270>
   1dee4:	ldr	ip, [r4, #12]
   1dee8:	ldr	r1, [r4]
   1deec:	ldr	r0, [r4, #24]
   1def0:	ldr	ip, [ip, r2, lsl #2]
   1def4:	add	r1, r1, ip
   1def8:	ldrb	r6, [r1, r0]
   1defc:	tst	r6, #128	; 0x80
   1df00:	bne	1d8dc <ftello64@plt+0xc26c>
   1df04:	b	1d8e0 <ftello64@plt+0xc270>
   1df08:	ldrb	r6, [sl, r2]
   1df0c:	mov	r3, #1
   1df10:	strb	r3, [r5, #4]
   1df14:	strb	r6, [r5]
   1df18:	b	1d8fc <ftello64@plt+0xc28c>
   1df1c:	andeq	r0, r0, r2, lsl #8
   1df20:	addeq	r0, r0, r8
   1df24:	ldr	ip, [r1]
   1df28:	push	{r4, r5, r6, lr}
   1df2c:	cmp	ip, #31
   1df30:	sub	sp, sp, #8
   1df34:	mov	r5, r0
   1df38:	beq	1df9c <ftello64@plt+0xc92c>
   1df3c:	lsl	r3, ip, #5
   1df40:	ldr	r4, [r0]
   1df44:	add	lr, ip, #1
   1df48:	add	r6, r3, #4
   1df4c:	add	r3, r4, r3
   1df50:	mov	ip, #0
   1df54:	str	lr, [r1]
   1df58:	str	ip, [r3, #4]
   1df5c:	str	ip, [r3, #8]
   1df60:	str	ip, [r3, #12]
   1df64:	ldm	r2, {r0, r1}
   1df68:	add	r2, r3, #24
   1df6c:	add	r4, r4, r6
   1df70:	stm	r2, {r0, r1}
   1df74:	ldrb	r2, [r3, #30]
   1df78:	mvn	r1, #0
   1df7c:	str	ip, [r3, #16]
   1df80:	and	r2, r2, #243	; 0xf3
   1df84:	str	ip, [r3, #20]
   1df88:	strb	r2, [r3, #30]
   1df8c:	str	r1, [r3, #32]
   1df90:	mov	r0, r4
   1df94:	add	sp, sp, #8
   1df98:	pop	{r4, r5, r6, pc}
   1df9c:	mov	r0, #996	; 0x3e4
   1dfa0:	stm	sp, {r1, r2}
   1dfa4:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1dfa8:	subs	r4, r0, #0
   1dfac:	beq	1df90 <ftello64@plt+0xc920>
   1dfb0:	ldr	r0, [r5]
   1dfb4:	mov	r6, #4
   1dfb8:	mov	lr, #1
   1dfbc:	mov	r3, #0
   1dfc0:	str	r0, [r4]
   1dfc4:	str	r4, [r5]
   1dfc8:	ldm	sp, {r1, r2}
   1dfcc:	b	1df4c <ftello64@plt+0xc8dc>
   1dfd0:	push	{r4, r5, r6, lr}
   1dfd4:	mov	r4, r0
   1dfd8:	ldr	r5, [pc, #168]	; 1e088 <ftello64@plt+0xca18>
   1dfdc:	b	1dfe4 <ftello64@plt+0xc974>
   1dfe0:	mov	r4, r3
   1dfe4:	ldr	r3, [r4, #4]
   1dfe8:	cmp	r3, #0
   1dfec:	bne	1dfe0 <ftello64@plt+0xc970>
   1dff0:	ldr	r3, [r4, #8]
   1dff4:	cmp	r3, #0
   1dff8:	bne	1dfe0 <ftello64@plt+0xc970>
   1dffc:	ldr	r3, [r4, #24]
   1e000:	and	r3, r3, r5
   1e004:	cmp	r3, #6
   1e008:	bne	1e074 <ftello64@plt+0xca04>
   1e00c:	ldr	r6, [r4, #20]
   1e010:	ldr	r0, [r6]
   1e014:	bl	153e0 <ftello64@plt+0x3d70>
   1e018:	ldr	r0, [r6, #4]
   1e01c:	bl	153e0 <ftello64@plt+0x3d70>
   1e020:	ldr	r0, [r6, #8]
   1e024:	bl	153e0 <ftello64@plt+0x3d70>
   1e028:	ldr	r0, [r6, #12]
   1e02c:	bl	153e0 <ftello64@plt+0x3d70>
   1e030:	mov	r0, r6
   1e034:	bl	153e0 <ftello64@plt+0x3d70>
   1e038:	ldr	r0, [r4]
   1e03c:	cmp	r0, #0
   1e040:	popeq	{r4, r5, r6, pc}
   1e044:	ldr	r3, [r0, #8]
   1e048:	cmp	r4, r3
   1e04c:	cmpne	r3, #0
   1e050:	moveq	r4, #1
   1e054:	movne	r4, #0
   1e058:	cmp	r4, #0
   1e05c:	mov	r4, r0
   1e060:	beq	1dfe0 <ftello64@plt+0xc970>
   1e064:	ldr	r3, [r4, #24]
   1e068:	and	r3, r3, r5
   1e06c:	cmp	r3, #6
   1e070:	beq	1e00c <ftello64@plt+0xc99c>
   1e074:	cmp	r3, #3
   1e078:	bne	1e038 <ftello64@plt+0xc9c8>
   1e07c:	ldr	r0, [r4, #20]
   1e080:	bl	153e0 <ftello64@plt+0x3d70>
   1e084:	b	1e038 <ftello64@plt+0xc9c8>
   1e088:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   1e08c:	ldr	r2, [r0]
   1e090:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e094:	cmp	r2, #0
   1e098:	mov	r7, r0
   1e09c:	beq	1e0fc <ftello64@plt+0xca8c>
   1e0a0:	ldr	r0, [r0, #8]
   1e0a4:	cmp	r0, #0
   1e0a8:	beq	1e0fc <ftello64@plt+0xca8c>
   1e0ac:	ldr	r5, [pc, #500]	; 1e2a8 <ftello64@plt+0xcc38>
   1e0b0:	mov	r4, #0
   1e0b4:	b	1e0c8 <ftello64@plt+0xca58>
   1e0b8:	add	r4, r4, #1
   1e0bc:	cmp	r4, r0
   1e0c0:	bcs	1e0fc <ftello64@plt+0xca8c>
   1e0c4:	ldr	r2, [r7]
   1e0c8:	add	r1, r2, r4, lsl #3
   1e0cc:	ldr	r3, [r1, #4]
   1e0d0:	and	r3, r3, r5
   1e0d4:	cmp	r3, #6
   1e0d8:	beq	1e274 <ftello64@plt+0xcc04>
   1e0dc:	cmp	r3, #3
   1e0e0:	bne	1e0b8 <ftello64@plt+0xca48>
   1e0e4:	ldr	r0, [r1]
   1e0e8:	bl	153e0 <ftello64@plt+0x3d70>
   1e0ec:	ldr	r0, [r7, #8]
   1e0f0:	add	r4, r4, #1
   1e0f4:	cmp	r4, r0
   1e0f8:	bcc	1e0c4 <ftello64@plt+0xca54>
   1e0fc:	ldr	r0, [r7, #12]
   1e100:	bl	153e0 <ftello64@plt+0x3d70>
   1e104:	ldr	r3, [r7, #8]
   1e108:	cmp	r3, #0
   1e10c:	movne	r4, #0
   1e110:	movne	r5, r4
   1e114:	beq	1e174 <ftello64@plt+0xcb04>
   1e118:	ldr	r3, [r7, #24]
   1e11c:	add	r5, r5, #1
   1e120:	cmp	r3, #0
   1e124:	add	r2, r3, r4
   1e128:	beq	1e134 <ftello64@plt+0xcac4>
   1e12c:	ldr	r0, [r2, #8]
   1e130:	bl	153e0 <ftello64@plt+0x3d70>
   1e134:	ldr	r3, [r7, #28]
   1e138:	cmp	r3, #0
   1e13c:	add	r2, r3, r4
   1e140:	beq	1e14c <ftello64@plt+0xcadc>
   1e144:	ldr	r0, [r2, #8]
   1e148:	bl	153e0 <ftello64@plt+0x3d70>
   1e14c:	ldr	r3, [r7, #20]
   1e150:	cmp	r3, #0
   1e154:	add	r2, r3, r4
   1e158:	beq	1e164 <ftello64@plt+0xcaf4>
   1e15c:	ldr	r0, [r2, #8]
   1e160:	bl	153e0 <ftello64@plt+0x3d70>
   1e164:	ldr	r3, [r7, #8]
   1e168:	add	r4, r4, #12
   1e16c:	cmp	r3, r5
   1e170:	bhi	1e118 <ftello64@plt+0xcaa8>
   1e174:	ldr	r0, [r7, #20]
   1e178:	bl	153e0 <ftello64@plt+0x3d70>
   1e17c:	ldr	r0, [r7, #24]
   1e180:	bl	153e0 <ftello64@plt+0x3d70>
   1e184:	ldr	r0, [r7, #28]
   1e188:	bl	153e0 <ftello64@plt+0x3d70>
   1e18c:	ldr	r0, [r7]
   1e190:	bl	153e0 <ftello64@plt+0x3d70>
   1e194:	ldr	r0, [r7, #32]
   1e198:	cmp	r0, #0
   1e19c:	beq	1e248 <ftello64@plt+0xcbd8>
   1e1a0:	mov	r8, #0
   1e1a4:	mov	r9, r8
   1e1a8:	ldr	r3, [r0, r8]
   1e1ac:	add	r6, r0, r8
   1e1b0:	cmp	r3, #0
   1e1b4:	movgt	r5, #0
   1e1b8:	ble	1e224 <ftello64@plt+0xcbb4>
   1e1bc:	ldr	r3, [r6, #8]
   1e1c0:	ldr	r4, [r3, r5, lsl #2]
   1e1c4:	add	r5, r5, #1
   1e1c8:	ldr	r0, [r4, #24]
   1e1cc:	bl	153e0 <ftello64@plt+0x3d70>
   1e1d0:	ldr	r0, [r4, #36]	; 0x24
   1e1d4:	bl	153e0 <ftello64@plt+0x3d70>
   1e1d8:	ldr	r3, [r4, #40]	; 0x28
   1e1dc:	add	r2, r4, #4
   1e1e0:	cmp	r3, r2
   1e1e4:	beq	1e1f8 <ftello64@plt+0xcb88>
   1e1e8:	ldr	r0, [r3, #8]
   1e1ec:	bl	153e0 <ftello64@plt+0x3d70>
   1e1f0:	ldr	r0, [r4, #40]	; 0x28
   1e1f4:	bl	153e0 <ftello64@plt+0x3d70>
   1e1f8:	ldr	r0, [r4, #12]
   1e1fc:	bl	153e0 <ftello64@plt+0x3d70>
   1e200:	ldr	r0, [r4, #48]	; 0x30
   1e204:	bl	153e0 <ftello64@plt+0x3d70>
   1e208:	ldr	r0, [r4, #44]	; 0x2c
   1e20c:	bl	153e0 <ftello64@plt+0x3d70>
   1e210:	mov	r0, r4
   1e214:	bl	153e0 <ftello64@plt+0x3d70>
   1e218:	ldr	r3, [r6]
   1e21c:	cmp	r3, r5
   1e220:	bgt	1e1bc <ftello64@plt+0xcb4c>
   1e224:	ldr	r0, [r6, #8]
   1e228:	bl	153e0 <ftello64@plt+0x3d70>
   1e22c:	ldr	r3, [r7, #68]	; 0x44
   1e230:	add	r9, r9, #1
   1e234:	cmp	r3, r9
   1e238:	add	r8, r8, #12
   1e23c:	ldrcs	r0, [r7, #32]
   1e240:	bcs	1e1a8 <ftello64@plt+0xcb38>
   1e244:	ldr	r0, [r7, #32]
   1e248:	bl	153e0 <ftello64@plt+0x3d70>
   1e24c:	ldr	r0, [r7, #60]	; 0x3c
   1e250:	ldr	r3, [pc, #84]	; 1e2ac <ftello64@plt+0xcc3c>
   1e254:	cmp	r0, r3
   1e258:	beq	1e260 <ftello64@plt+0xcbf0>
   1e25c:	bl	153e0 <ftello64@plt+0x3d70>
   1e260:	ldr	r0, [r7, #132]	; 0x84
   1e264:	bl	153e0 <ftello64@plt+0x3d70>
   1e268:	mov	r0, r7
   1e26c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e270:	b	153e0 <ftello64@plt+0x3d70>
   1e274:	ldr	r6, [r2, r4, lsl #3]
   1e278:	ldr	r0, [r6]
   1e27c:	bl	153e0 <ftello64@plt+0x3d70>
   1e280:	ldr	r0, [r6, #4]
   1e284:	bl	153e0 <ftello64@plt+0x3d70>
   1e288:	ldr	r0, [r6, #8]
   1e28c:	bl	153e0 <ftello64@plt+0x3d70>
   1e290:	ldr	r0, [r6, #12]
   1e294:	bl	153e0 <ftello64@plt+0x3d70>
   1e298:	mov	r0, r6
   1e29c:	bl	153e0 <ftello64@plt+0x3d70>
   1e2a0:	ldr	r0, [r7, #8]
   1e2a4:	b	1e0b8 <ftello64@plt+0xca48>
   1e2a8:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   1e2ac:	andeq	r0, r3, r0, lsl fp
   1e2b0:	ldr	r3, [pc, #96]	; 1e318 <ftello64@plt+0xcca8>
   1e2b4:	ldr	r2, [r1, #24]
   1e2b8:	push	{r4, lr}
   1e2bc:	and	r3, r3, r2
   1e2c0:	cmp	r3, #6
   1e2c4:	beq	1e2e8 <ftello64@plt+0xcc78>
   1e2c8:	cmp	r3, #3
   1e2cc:	beq	1e2d8 <ftello64@plt+0xcc68>
   1e2d0:	mov	r0, #0
   1e2d4:	pop	{r4, pc}
   1e2d8:	ldr	r0, [r1, #20]
   1e2dc:	bl	153e0 <ftello64@plt+0x3d70>
   1e2e0:	mov	r0, #0
   1e2e4:	pop	{r4, pc}
   1e2e8:	ldr	r4, [r1, #20]
   1e2ec:	ldr	r0, [r4]
   1e2f0:	bl	153e0 <ftello64@plt+0x3d70>
   1e2f4:	ldr	r0, [r4, #4]
   1e2f8:	bl	153e0 <ftello64@plt+0x3d70>
   1e2fc:	ldr	r0, [r4, #8]
   1e300:	bl	153e0 <ftello64@plt+0x3d70>
   1e304:	ldr	r0, [r4, #12]
   1e308:	bl	153e0 <ftello64@plt+0x3d70>
   1e30c:	mov	r0, r4
   1e310:	bl	153e0 <ftello64@plt+0x3d70>
   1e314:	b	1e2d0 <ftello64@plt+0xcc60>
   1e318:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   1e31c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1e320:	sub	sp, sp, #12
   1e324:	mov	r5, r0
   1e328:	ldr	r6, [sp, #40]	; 0x28
   1e32c:	mov	r4, r1
   1e330:	mov	r9, r2
   1e334:	mov	r8, r3
   1e338:	mov	r7, #0
   1e33c:	ldr	r0, [r4, #4]
   1e340:	cmp	r0, #0
   1e344:	ble	1e3a0 <ftello64@plt+0xcd30>
   1e348:	ldr	ip, [r4, #8]
   1e34c:	sub	r0, r0, #1
   1e350:	mov	r1, r7
   1e354:	cmp	r1, r0
   1e358:	bcs	1e394 <ftello64@plt+0xcd24>
   1e35c:	add	r2, r1, r0
   1e360:	lsr	r2, r2, #1
   1e364:	ldr	r3, [ip, r2, lsl #2]
   1e368:	cmp	r9, r3
   1e36c:	ble	1e384 <ftello64@plt+0xcd14>
   1e370:	b	1e404 <ftello64@plt+0xcd94>
   1e374:	ldr	r0, [ip, r3, lsl #2]
   1e378:	cmp	r9, r0
   1e37c:	bgt	1e40c <ftello64@plt+0xcd9c>
   1e380:	mov	r2, r3
   1e384:	add	r3, r2, r1
   1e388:	cmp	r2, r1
   1e38c:	lsr	r3, r3, #1
   1e390:	bhi	1e374 <ftello64@plt+0xcd04>
   1e394:	ldr	r3, [ip, r1, lsl #2]
   1e398:	cmp	r9, r3
   1e39c:	beq	1e434 <ftello64@plt+0xcdc4>
   1e3a0:	ldr	r3, [r5]
   1e3a4:	add	r2, r3, r9, lsl #3
   1e3a8:	ldrb	r2, [r2, #4]
   1e3ac:	cmp	r2, r6
   1e3b0:	bne	1e3c0 <ftello64@plt+0xcd50>
   1e3b4:	ldr	r3, [r3, r9, lsl #3]
   1e3b8:	cmp	r8, r3
   1e3bc:	beq	1e418 <ftello64@plt+0xcda8>
   1e3c0:	mov	r1, r9
   1e3c4:	mov	r0, r4
   1e3c8:	bl	1b104 <ftello64@plt+0x9a94>
   1e3cc:	cmp	r0, #0
   1e3d0:	beq	1e470 <ftello64@plt+0xce00>
   1e3d4:	add	r9, r9, r9, lsl #1
   1e3d8:	ldr	r3, [r5, #20]
   1e3dc:	lsl	r9, r9, #2
   1e3e0:	add	r3, r3, r9
   1e3e4:	ldr	r2, [r3, #4]
   1e3e8:	cmp	r2, #0
   1e3ec:	beq	1e434 <ftello64@plt+0xcdc4>
   1e3f0:	cmp	r2, #2
   1e3f4:	beq	1e440 <ftello64@plt+0xcdd0>
   1e3f8:	ldr	r3, [r3, #8]
   1e3fc:	ldr	r9, [r3]
   1e400:	b	1e33c <ftello64@plt+0xcccc>
   1e404:	mov	r3, r2
   1e408:	mov	r2, r0
   1e40c:	add	r1, r3, #1
   1e410:	mov	r0, r2
   1e414:	b	1e354 <ftello64@plt+0xcce4>
   1e418:	cmp	r6, #9
   1e41c:	bne	1e434 <ftello64@plt+0xcdc4>
   1e420:	mov	r1, r9
   1e424:	mov	r0, r4
   1e428:	bl	1b104 <ftello64@plt+0x9a94>
   1e42c:	cmp	r0, #0
   1e430:	beq	1e470 <ftello64@plt+0xce00>
   1e434:	mov	r0, #0
   1e438:	add	sp, sp, #12
   1e43c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e440:	ldr	r2, [r3, #8]
   1e444:	mov	r1, r4
   1e448:	mov	r3, r8
   1e44c:	ldr	r2, [r2, #4]
   1e450:	mov	r0, r5
   1e454:	str	r6, [sp]
   1e458:	bl	1e31c <ftello64@plt+0xccac>
   1e45c:	cmp	r0, #0
   1e460:	bne	1e438 <ftello64@plt+0xcdc8>
   1e464:	ldr	r3, [r5, #20]
   1e468:	add	r3, r3, r9
   1e46c:	b	1e3f8 <ftello64@plt+0xcd88>
   1e470:	mov	r0, #12
   1e474:	add	sp, sp, #12
   1e478:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e47c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e480:	sub	sp, sp, #20
   1e484:	ldr	r8, [pc, #940]	; 1e838 <ftello64@plt+0xd1c8>
   1e488:	ldr	fp, [sp, #56]	; 0x38
   1e48c:	mov	r7, r1
   1e490:	mov	r5, r0
   1e494:	mov	r4, r2
   1e498:	lsl	r6, r1, #3
   1e49c:	str	r3, [sp, #8]
   1e4a0:	ldr	lr, [r5]
   1e4a4:	add	r6, lr, r6
   1e4a8:	ldrb	r3, [r6, #4]
   1e4ac:	cmp	r3, #4
   1e4b0:	beq	1e744 <ftello64@plt+0xd0d4>
   1e4b4:	add	sl, r7, r7, lsl #1
   1e4b8:	ldr	r0, [r5, #20]
   1e4bc:	lsl	sl, sl, #2
   1e4c0:	add	ip, r0, sl
   1e4c4:	ldr	r3, [ip, #4]
   1e4c8:	cmp	r3, #0
   1e4cc:	beq	1e80c <ftello64@plt+0xd19c>
   1e4d0:	cmp	r3, #1
   1e4d4:	beq	1e6d8 <ftello64@plt+0xd068>
   1e4d8:	ldr	r2, [r5, #8]
   1e4dc:	add	r4, r4, r4, lsl #1
   1e4e0:	sub	r1, r2, #1
   1e4e4:	cmp	r1, #0
   1e4e8:	add	r3, lr, r1, lsl #3
   1e4ec:	lsl	r9, r4, #2
   1e4f0:	ldrb	r6, [r3, #6]
   1e4f4:	ldr	r4, [ip, #8]
   1e4f8:	add	r0, r0, r9
   1e4fc:	movle	ip, #0
   1e500:	movgt	ip, #1
   1e504:	ands	ip, ip, r6, lsr #2
   1e508:	mov	ip, #0
   1e50c:	ldr	r4, [r4]
   1e510:	str	ip, [r0, #4]
   1e514:	beq	1e624 <ftello64@plt+0xcfb4>
   1e518:	ldr	ip, [r5, #16]
   1e51c:	rsb	r7, r3, r2, lsl #3
   1e520:	sub	r7, r7, #16
   1e524:	add	r2, ip, r2, lsl #2
   1e528:	b	1e54c <ftello64@plt+0xcedc>
   1e52c:	add	r3, lr, r6
   1e530:	sub	r1, r1, #1
   1e534:	ldrb	r6, [r3, #6]
   1e538:	cmp	r1, #0
   1e53c:	movle	ip, #0
   1e540:	movgt	ip, #1
   1e544:	ands	ip, ip, r6, lsr #2
   1e548:	beq	1e624 <ftello64@plt+0xcfb4>
   1e54c:	ldr	ip, [r2, #-4]!
   1e550:	add	r6, r3, r7
   1e554:	cmp	r4, ip
   1e558:	bne	1e52c <ftello64@plt+0xcebc>
   1e55c:	ldr	r3, [r3, #4]
   1e560:	and	r3, r8, r3, lsr #8
   1e564:	cmp	fp, r3
   1e568:	bne	1e52c <ftello64@plt+0xcebc>
   1e56c:	bl	1b104 <ftello64@plt+0x9a94>
   1e570:	cmp	r0, #0
   1e574:	beq	1e618 <ftello64@plt+0xcfa8>
   1e578:	ldr	r2, [r5, #20]
   1e57c:	ldr	r3, [r5]
   1e580:	add	sl, r2, sl
   1e584:	mov	r0, r5
   1e588:	ldr	r2, [sl, #8]
   1e58c:	ldr	r7, [r2, #4]
   1e590:	lsl	r6, r7, #3
   1e594:	add	r3, r3, r6
   1e598:	ldm	r3, {r1, r2}
   1e59c:	bl	1af50 <ftello64@plt+0x98e0>
   1e5a0:	cmn	r0, #1
   1e5a4:	mov	r4, r0
   1e5a8:	beq	1e618 <ftello64@plt+0xcfa8>
   1e5ac:	ldr	r1, [r5]
   1e5b0:	ldr	lr, [pc, #644]	; 1e83c <ftello64@plt+0xd1cc>
   1e5b4:	add	r2, r1, r4, lsl #3
   1e5b8:	and	r0, fp, r8
   1e5bc:	ldr	r3, [r2, #4]
   1e5c0:	add	ip, r1, r6
   1e5c4:	bic	r3, r3, lr
   1e5c8:	orr	r3, r3, r0, lsl #8
   1e5cc:	str	r3, [r2, #4]
   1e5d0:	ldr	ip, [ip, #4]
   1e5d4:	bic	r3, r3, lr
   1e5d8:	mov	r1, r4
   1e5dc:	and	ip, r8, ip, lsr #8
   1e5e0:	orr	r0, r0, ip
   1e5e4:	orr	r3, r3, r0, lsl #8
   1e5e8:	str	r3, [r2, #4]
   1e5ec:	lsr	r3, r3, #16
   1e5f0:	uxtb	r3, r3
   1e5f4:	orr	r3, r3, #4
   1e5f8:	strb	r3, [r2, #6]
   1e5fc:	ldr	r3, [r5, #16]
   1e600:	ldr	r0, [r5, #20]
   1e604:	str	r7, [r3, r4, lsl #2]
   1e608:	add	r0, r0, r9
   1e60c:	bl	1b104 <ftello64@plt+0x9a94>
   1e610:	cmp	r0, #0
   1e614:	bne	1e4a0 <ftello64@plt+0xce30>
   1e618:	mov	r0, #12
   1e61c:	add	sp, sp, #20
   1e620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e624:	lsl	r6, r4, #3
   1e628:	add	lr, lr, r6
   1e62c:	mov	r0, r5
   1e630:	ldm	lr, {r1, r2}
   1e634:	bl	1af50 <ftello64@plt+0x98e0>
   1e638:	cmn	r0, #1
   1e63c:	mov	r7, r0
   1e640:	beq	1e618 <ftello64@plt+0xcfa8>
   1e644:	ldr	r3, [r5]
   1e648:	ldr	ip, [pc, #492]	; 1e83c <ftello64@plt+0xd1cc>
   1e64c:	add	r2, r3, r7, lsl #3
   1e650:	add	r6, r3, r6
   1e654:	ldr	r3, [r2, #4]
   1e658:	and	r0, fp, r8
   1e65c:	bic	r3, r3, ip
   1e660:	orr	r3, r3, r0, lsl #8
   1e664:	str	r3, [r2, #4]
   1e668:	ldr	ip, [r6, #4]
   1e66c:	ldr	lr, [pc, #456]	; 1e83c <ftello64@plt+0xd1cc>
   1e670:	mov	r1, r7
   1e674:	and	ip, r8, ip, lsr #8
   1e678:	orr	r0, r0, ip
   1e67c:	bic	r3, r3, lr
   1e680:	orr	r3, r3, r0, lsl #8
   1e684:	str	r3, [r2, #4]
   1e688:	lsr	r3, r3, #16
   1e68c:	uxtb	r3, r3
   1e690:	orr	r3, r3, #4
   1e694:	strb	r3, [r2, #6]
   1e698:	ldr	r3, [r5, #16]
   1e69c:	ldr	r0, [r5, #20]
   1e6a0:	str	r4, [r3, r7, lsl #2]
   1e6a4:	add	r0, r0, r9
   1e6a8:	bl	1b104 <ftello64@plt+0x9a94>
   1e6ac:	cmp	r0, #0
   1e6b0:	beq	1e618 <ftello64@plt+0xcfa8>
   1e6b4:	str	fp, [sp]
   1e6b8:	mov	r2, r7
   1e6bc:	mov	r1, r4
   1e6c0:	ldr	r3, [sp, #8]
   1e6c4:	mov	r0, r5
   1e6c8:	bl	1e47c <ftello64@plt+0xce0c>
   1e6cc:	cmp	r0, #0
   1e6d0:	beq	1e578 <ftello64@plt+0xcf08>
   1e6d4:	b	1e61c <ftello64@plt+0xcfac>
   1e6d8:	add	r9, r4, r4, lsl #1
   1e6dc:	ldr	r3, [ip, #8]
   1e6e0:	ldr	r2, [sp, #8]
   1e6e4:	cmp	r7, r4
   1e6e8:	lsl	r9, r9, #2
   1e6ec:	sub	r2, r7, r2
   1e6f0:	add	r0, r0, r9
   1e6f4:	clz	r2, r2
   1e6f8:	lsr	r2, r2, #5
   1e6fc:	moveq	r2, #0
   1e700:	ldr	r7, [r3]
   1e704:	cmp	r2, #0
   1e708:	mov	r3, #0
   1e70c:	str	r3, [r0, #4]
   1e710:	bne	1e820 <ftello64@plt+0xd1b0>
   1e714:	ldr	r3, [r6, #4]
   1e718:	lsl	r6, r7, #3
   1e71c:	add	lr, lr, r6
   1e720:	and	r3, r8, r3, lsr #8
   1e724:	ldm	lr, {r1, r2}
   1e728:	mov	r0, r5
   1e72c:	orr	fp, fp, r3
   1e730:	bl	1af50 <ftello64@plt+0x98e0>
   1e734:	cmn	r0, #1
   1e738:	mov	r4, r0
   1e73c:	bne	1e5ac <ftello64@plt+0xcf3c>
   1e740:	b	1e618 <ftello64@plt+0xcfa8>
   1e744:	ldr	r3, [r5, #12]
   1e748:	lsl	sl, r7, #2
   1e74c:	add	r9, r4, r4, lsl #1
   1e750:	ldr	r7, [r3, r7, lsl #2]
   1e754:	ldr	r3, [r5, #20]
   1e758:	lsl	r9, r9, #2
   1e75c:	lsl	r6, r7, #3
   1e760:	add	lr, lr, r6
   1e764:	add	r3, r3, r9
   1e768:	mov	r0, #0
   1e76c:	ldm	lr, {r1, r2}
   1e770:	str	r0, [r3, #4]
   1e774:	mov	r0, r5
   1e778:	str	r4, [sp, #12]
   1e77c:	bl	1af50 <ftello64@plt+0x98e0>
   1e780:	cmn	r0, #1
   1e784:	mov	r4, r0
   1e788:	beq	1e618 <ftello64@plt+0xcfa8>
   1e78c:	ldr	ip, [r5]
   1e790:	ldr	lr, [pc, #164]	; 1e83c <ftello64@plt+0xd1cc>
   1e794:	add	r0, ip, r0, lsl #3
   1e798:	and	r2, fp, r8
   1e79c:	ldr	r3, [r0, #4]
   1e7a0:	add	ip, ip, r6
   1e7a4:	bic	r3, r3, lr
   1e7a8:	orr	r3, r3, r2, lsl #8
   1e7ac:	str	r3, [r0, #4]
   1e7b0:	ldr	ip, [ip, #4]
   1e7b4:	bic	r3, r3, lr
   1e7b8:	mov	r1, r4
   1e7bc:	and	ip, r8, ip, lsr #8
   1e7c0:	orr	r2, r2, ip
   1e7c4:	orr	r3, r3, r2, lsl #8
   1e7c8:	str	r3, [r0, #4]
   1e7cc:	lsr	r3, r3, #16
   1e7d0:	uxtb	r3, r3
   1e7d4:	orr	r3, r3, #4
   1e7d8:	strb	r3, [r0, #6]
   1e7dc:	ldr	r2, [r5, #16]
   1e7e0:	ldr	r3, [r5, #12]
   1e7e4:	ldr	ip, [sp, #12]
   1e7e8:	ldr	r0, [r5, #20]
   1e7ec:	str	r7, [r2, r4, lsl #2]
   1e7f0:	ldr	r2, [r3, sl]
   1e7f4:	add	r0, r0, r9
   1e7f8:	str	r2, [r3, ip, lsl #2]
   1e7fc:	bl	1b104 <ftello64@plt+0x9a94>
   1e800:	cmp	r0, #0
   1e804:	bne	1e4a0 <ftello64@plt+0xce30>
   1e808:	b	1e618 <ftello64@plt+0xcfa8>
   1e80c:	ldr	r2, [r5, #12]
   1e810:	mov	r0, r3
   1e814:	ldr	r3, [r2, r7, lsl #2]
   1e818:	str	r3, [r2, r4, lsl #2]
   1e81c:	b	1e61c <ftello64@plt+0xcfac>
   1e820:	mov	r1, r7
   1e824:	bl	1b104 <ftello64@plt+0x9a94>
   1e828:	cmp	r0, #0
   1e82c:	movne	r0, #0
   1e830:	bne	1e61c <ftello64@plt+0xcfac>
   1e834:	b	1e618 <ftello64@plt+0xcfa8>
   1e838:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e83c:	andeq	pc, r3, r0, lsl #30
   1e840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e844:	add	r8, r2, r2, lsl #1
   1e848:	mov	r4, r2
   1e84c:	ldr	r2, [r1, #20]
   1e850:	lsl	r8, r8, #2
   1e854:	add	r2, r2, r8
   1e858:	mov	r7, r1
   1e85c:	ldr	r1, [r2, #4]
   1e860:	sub	sp, sp, #44	; 0x2c
   1e864:	add	r1, r1, #1
   1e868:	str	r0, [sp, #8]
   1e86c:	mov	r2, #0
   1e870:	lsl	r0, r1, #2
   1e874:	str	r3, [sp, #12]
   1e878:	str	r1, [sp, #16]
   1e87c:	str	r2, [sp, #20]
   1e880:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1e884:	cmp	r0, #0
   1e888:	str	r0, [sp, #24]
   1e88c:	beq	1eaac <ftello64@plt+0xd43c>
   1e890:	ldr	r6, [r7]
   1e894:	ldr	r3, [sp, #20]
   1e898:	lsl	r5, r4, #3
   1e89c:	add	lr, r6, r5
   1e8a0:	str	r4, [r0, r3, lsl #2]
   1e8a4:	ldr	r1, [r7, #24]
   1e8a8:	ldr	r0, [lr, #4]
   1e8ac:	ldr	r2, [pc, #520]	; 1eabc <ftello64@plt+0xd44c>
   1e8b0:	add	ip, r1, r8
   1e8b4:	and	r2, r2, r0
   1e8b8:	add	r3, r3, #1
   1e8bc:	cmp	r2, #0
   1e8c0:	mvn	r2, #0
   1e8c4:	str	r3, [sp, #20]
   1e8c8:	str	r2, [ip, #4]
   1e8cc:	beq	1e8fc <ftello64@plt+0xd28c>
   1e8d0:	ldr	r3, [r7, #20]
   1e8d4:	add	r3, r3, r8
   1e8d8:	ldr	r2, [r3, #4]
   1e8dc:	cmp	r2, #0
   1e8e0:	beq	1ea10 <ftello64@plt+0xd3a0>
   1e8e4:	ldr	r3, [r3, #8]
   1e8e8:	ldr	r3, [r3]
   1e8ec:	add	r6, r6, r3, lsl #3
   1e8f0:	ldrb	r3, [r6, #6]
   1e8f4:	tst	r3, #4
   1e8f8:	beq	1ea74 <ftello64@plt+0xd404>
   1e8fc:	ldrb	r3, [lr, #4]
   1e900:	tst	r3, #8
   1e904:	beq	1ea0c <ftello64@plt+0xd39c>
   1e908:	ldr	ip, [r7, #20]
   1e90c:	add	r3, ip, r8
   1e910:	ldr	r2, [r3, #4]
   1e914:	cmp	r2, #0
   1e918:	ble	1ea0c <ftello64@plt+0xd39c>
   1e91c:	mov	sl, #0
   1e920:	mov	r5, sl
   1e924:	mov	fp, #1
   1e928:	add	r9, sp, #28
   1e92c:	b	1e998 <ftello64@plt+0xd328>
   1e930:	ldm	r3, {r0, r1, r2}
   1e934:	stm	r9, {r0, r1, r2}
   1e938:	ldr	r3, [sp, #32]
   1e93c:	cmp	r3, #0
   1e940:	beq	1e96c <ftello64@plt+0xd2fc>
   1e944:	ldr	r2, [sp, #20]
   1e948:	ldr	r1, [sp, #16]
   1e94c:	add	r2, r2, r3, lsl #1
   1e950:	cmp	r1, r2
   1e954:	blt	1ea4c <ftello64@plt+0xd3dc>
   1e958:	mov	r1, r9
   1e95c:	add	r0, sp, #16
   1e960:	bl	1b688 <ftello64@plt+0xa018>
   1e964:	cmp	r0, #0
   1e968:	bne	1e9dc <ftello64@plt+0xd36c>
   1e96c:	ldr	r1, [r7, #24]
   1e970:	add	r4, r1, r4
   1e974:	ldr	r3, [r4, #4]
   1e978:	cmp	r3, #0
   1e97c:	beq	1ea38 <ftello64@plt+0xd3c8>
   1e980:	ldr	ip, [r7, #20]
   1e984:	add	r3, ip, r8
   1e988:	add	r5, r5, #1
   1e98c:	ldr	r2, [r3, #4]
   1e990:	cmp	r2, r5
   1e994:	ble	1e9ec <ftello64@plt+0xd37c>
   1e998:	ldr	r3, [r3, #8]
   1e99c:	ldr	r2, [r3, r5, lsl #2]
   1e9a0:	add	r4, r2, r2, lsl #1
   1e9a4:	lsl	r4, r4, #2
   1e9a8:	add	r3, r1, r4
   1e9ac:	ldr	r0, [r3, #4]
   1e9b0:	cmn	r0, #1
   1e9b4:	moveq	sl, fp
   1e9b8:	beq	1e984 <ftello64@plt+0xd314>
   1e9bc:	cmp	r0, #0
   1e9c0:	bne	1e930 <ftello64@plt+0xd2c0>
   1e9c4:	mov	r3, #0
   1e9c8:	mov	r1, r7
   1e9cc:	mov	r0, r9
   1e9d0:	bl	1e840 <ftello64@plt+0xd1d0>
   1e9d4:	cmp	r0, #0
   1e9d8:	beq	1e938 <ftello64@plt+0xd2c8>
   1e9dc:	mov	r3, r0
   1e9e0:	mov	r0, r3
   1e9e4:	add	sp, sp, #44	; 0x2c
   1e9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e9ec:	ldr	r3, [sp, #12]
   1e9f0:	eor	r3, r3, #1
   1e9f4:	tst	sl, r3
   1e9f8:	addne	r8, r1, r8
   1e9fc:	movne	r3, #0
   1ea00:	strne	r3, [r8, #4]
   1ea04:	addne	lr, sp, #16
   1ea08:	bne	1ea1c <ftello64@plt+0xd3ac>
   1ea0c:	add	ip, r1, r8
   1ea10:	add	lr, sp, #16
   1ea14:	ldm	lr, {r0, r1, r2}
   1ea18:	stm	ip, {r0, r1, r2}
   1ea1c:	mov	r3, #0
   1ea20:	ldm	lr, {r0, r1, r2}
   1ea24:	ldr	ip, [sp, #8]
   1ea28:	stm	ip, {r0, r1, r2}
   1ea2c:	mov	r0, r3
   1ea30:	add	sp, sp, #44	; 0x2c
   1ea34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea38:	ldr	r0, [sp, #36]	; 0x24
   1ea3c:	bl	153e0 <ftello64@plt+0x3d70>
   1ea40:	mov	sl, fp
   1ea44:	ldr	r1, [r7, #24]
   1ea48:	b	1e980 <ftello64@plt+0xd310>
   1ea4c:	add	r3, r1, r3
   1ea50:	ldr	r0, [sp, #24]
   1ea54:	lsl	r1, r3, #3
   1ea58:	lsl	r6, r3, #1
   1ea5c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1ea60:	cmp	r0, #0
   1ea64:	beq	1eaac <ftello64@plt+0xd43c>
   1ea68:	str	r0, [sp, #24]
   1ea6c:	str	r6, [sp, #16]
   1ea70:	b	1e958 <ftello64@plt+0xd2e8>
   1ea74:	ldr	r2, [pc, #68]	; 1eac0 <ftello64@plt+0xd450>
   1ea78:	mov	r3, r4
   1ea7c:	and	r0, r2, r0, lsr #8
   1ea80:	str	r0, [sp]
   1ea84:	mov	r2, r4
   1ea88:	mov	r1, r4
   1ea8c:	mov	r0, r7
   1ea90:	bl	1e47c <ftello64@plt+0xce0c>
   1ea94:	subs	r3, r0, #0
   1ea98:	bne	1ea2c <ftello64@plt+0xd3bc>
   1ea9c:	ldr	lr, [r7]
   1eaa0:	ldr	r1, [r7, #24]
   1eaa4:	add	lr, lr, r5
   1eaa8:	b	1e8fc <ftello64@plt+0xd28c>
   1eaac:	mov	r3, #12
   1eab0:	mov	r0, r3
   1eab4:	add	sp, sp, #44	; 0x2c
   1eab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eabc:	andeq	pc, r3, r0, lsl #30
   1eac0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1eac4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eac8:	mov	r8, r1
   1eacc:	ldr	r1, [r1, #4]
   1ead0:	sub	sp, sp, #24
   1ead4:	mov	r6, #0
   1ead8:	mov	r7, r0
   1eadc:	lsl	r0, r1, #2
   1eae0:	mov	r5, r2
   1eae4:	mov	r4, r3
   1eae8:	str	r1, [sp, #12]
   1eaec:	str	r6, [sp, #16]
   1eaf0:	bl	2d2ac <ftello64@plt+0x1bc3c>
   1eaf4:	cmp	r0, r6
   1eaf8:	str	r0, [sp, #20]
   1eafc:	beq	1ec2c <ftello64@plt+0xd5bc>
   1eb00:	ldr	r1, [r8, #4]
   1eb04:	ldr	r0, [r8, #8]
   1eb08:	cmp	r1, r6
   1eb0c:	ble	1eba4 <ftello64@plt+0xd534>
   1eb10:	ldr	r2, [r0, r6, lsl #2]
   1eb14:	ldr	r9, [r7, #24]
   1eb18:	add	r3, r2, r2, lsl #1
   1eb1c:	add	r9, r9, r3, lsl #2
   1eb20:	ldr	sl, [r9, #4]
   1eb24:	cmp	sl, #0
   1eb28:	ble	1ebc4 <ftello64@plt+0xd554>
   1eb2c:	ldr	r0, [r9, #8]
   1eb30:	ldr	lr, [r7]
   1eb34:	sub	r0, r0, #4
   1eb38:	mov	r3, #0
   1eb3c:	b	1eb48 <ftello64@plt+0xd4d8>
   1eb40:	cmp	sl, r3
   1eb44:	beq	1ebc8 <ftello64@plt+0xd558>
   1eb48:	ldr	r1, [r0, #4]!
   1eb4c:	add	r3, r3, #1
   1eb50:	add	ip, lr, r1, lsl #3
   1eb54:	ldrb	ip, [ip, #4]
   1eb58:	cmp	r4, ip
   1eb5c:	bne	1eb40 <ftello64@plt+0xd4d0>
   1eb60:	ldr	ip, [lr, r1, lsl #3]
   1eb64:	cmp	r5, ip
   1eb68:	bne	1eb40 <ftello64@plt+0xd4d0>
   1eb6c:	cmn	r1, #1
   1eb70:	beq	1ebc8 <ftello64@plt+0xd558>
   1eb74:	str	r4, [sp]
   1eb78:	mov	r3, r5
   1eb7c:	add	r1, sp, #12
   1eb80:	mov	r0, r7
   1eb84:	bl	1e31c <ftello64@plt+0xccac>
   1eb88:	subs	r9, r0, #0
   1eb8c:	bne	1ebf0 <ftello64@plt+0xd580>
   1eb90:	ldr	r0, [r8, #8]
   1eb94:	ldr	r1, [r8, #4]
   1eb98:	add	r6, r6, #1
   1eb9c:	cmp	r6, r1
   1eba0:	blt	1eb10 <ftello64@plt+0xd4a0>
   1eba4:	bl	153e0 <ftello64@plt+0x3d70>
   1eba8:	add	r3, sp, #24
   1ebac:	mov	r9, #0
   1ebb0:	ldmdb	r3, {r0, r1, r2}
   1ebb4:	stm	r8, {r0, r1, r2}
   1ebb8:	mov	r0, r9
   1ebbc:	add	sp, sp, #24
   1ebc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ebc4:	beq	1eb98 <ftello64@plt+0xd528>
   1ebc8:	ldr	r3, [sp, #16]
   1ebcc:	ldr	r2, [sp, #12]
   1ebd0:	add	r3, r3, sl, lsl #1
   1ebd4:	cmp	r2, r3
   1ebd8:	blt	1ec04 <ftello64@plt+0xd594>
   1ebdc:	mov	r1, r9
   1ebe0:	add	r0, sp, #12
   1ebe4:	bl	1b688 <ftello64@plt+0xa018>
   1ebe8:	subs	r9, r0, #0
   1ebec:	beq	1eb90 <ftello64@plt+0xd520>
   1ebf0:	ldr	r0, [sp, #20]
   1ebf4:	bl	153e0 <ftello64@plt+0x3d70>
   1ebf8:	mov	r0, r9
   1ebfc:	add	sp, sp, #24
   1ec00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ec04:	add	r2, sl, r2
   1ec08:	ldr	r0, [sp, #20]
   1ec0c:	lsl	r1, r2, #3
   1ec10:	lsl	sl, r2, #1
   1ec14:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1ec18:	cmp	r0, #0
   1ec1c:	beq	1ec3c <ftello64@plt+0xd5cc>
   1ec20:	str	r0, [sp, #20]
   1ec24:	str	sl, [sp, #12]
   1ec28:	b	1ebdc <ftello64@plt+0xd56c>
   1ec2c:	mov	r9, #12
   1ec30:	mov	r0, r9
   1ec34:	add	sp, sp, #24
   1ec38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ec3c:	mov	r9, #12
   1ec40:	b	1ebf0 <ftello64@plt+0xd580>
   1ec44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ec48:	sub	sp, sp, #172	; 0xac
   1ec4c:	mov	ip, r3
   1ec50:	str	r0, [sp, #64]	; 0x40
   1ec54:	ldr	r0, [r0, #84]	; 0x54
   1ec58:	str	r3, [sp, #152]	; 0x98
   1ec5c:	mov	r3, r0
   1ec60:	str	r0, [sp, #120]	; 0x78
   1ec64:	ldr	r3, [r3, #24]
   1ec68:	add	r0, ip, ip, lsl #1
   1ec6c:	str	r1, [sp, #20]
   1ec70:	add	r3, r3, r0, lsl #2
   1ec74:	str	r3, [sp, #124]	; 0x7c
   1ec78:	ldr	r3, [r3, #4]
   1ec7c:	cmp	r3, #0
   1ec80:	ble	1ed20 <ftello64@plt+0xd6b0>
   1ec84:	mov	fp, r2
   1ec88:	ldr	r2, [sp, #208]	; 0xd0
   1ec8c:	mov	r1, #1
   1ec90:	add	r2, r2, r2, lsl r1
   1ec94:	lsl	r1, r1, fp
   1ec98:	lsl	r2, r2, #3
   1ec9c:	str	r2, [sp, #44]	; 0x2c
   1eca0:	add	r2, r2, #24
   1eca4:	str	r2, [sp, #96]	; 0x60
   1eca8:	ldr	r2, [sp, #20]
   1ecac:	str	r1, [sp, #24]
   1ecb0:	mvn	r1, r1
   1ecb4:	str	r1, [sp, #36]	; 0x24
   1ecb8:	and	r1, r2, #2
   1ecbc:	and	r2, r2, #1
   1ecc0:	str	r2, [sp, #32]
   1ecc4:	mov	r2, #0
   1ecc8:	str	r1, [sp, #16]
   1eccc:	str	r2, [sp, #108]	; 0x6c
   1ecd0:	ldr	r2, [sp, #124]	; 0x7c
   1ecd4:	ldr	r0, [sp, #108]	; 0x6c
   1ecd8:	ldr	r1, [r2, #8]
   1ecdc:	ldr	r2, [sp, #120]	; 0x78
   1ece0:	ldr	r1, [r1, r0, lsl #2]
   1ece4:	ldr	r2, [r2]
   1ece8:	str	r1, [sp, #100]	; 0x64
   1ecec:	add	r1, r2, r1, lsl #3
   1ecf0:	ldrb	r1, [r1, #4]
   1ecf4:	cmp	r1, #8
   1ecf8:	beq	1edc0 <ftello64@plt+0xd750>
   1ecfc:	cmp	r1, #9
   1ed00:	beq	1ed9c <ftello64@plt+0xd72c>
   1ed04:	cmp	r1, #4
   1ed08:	beq	1ed34 <ftello64@plt+0xd6c4>
   1ed0c:	ldr	r2, [sp, #108]	; 0x6c
   1ed10:	add	r2, r2, #1
   1ed14:	cmp	r2, r3
   1ed18:	str	r2, [sp, #108]	; 0x6c
   1ed1c:	blt	1ecd0 <ftello64@plt+0xd660>
   1ed20:	ldr	r3, [sp, #20]
   1ed24:	lsr	r0, r3, #1
   1ed28:	and	r0, r0, #1
   1ed2c:	add	sp, sp, #172	; 0xac
   1ed30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed34:	ldr	r2, [sp, #208]	; 0xd0
   1ed38:	cmn	r2, #1
   1ed3c:	beq	1ed0c <ftello64@plt+0xd69c>
   1ed40:	ldr	r3, [sp, #100]	; 0x64
   1ed44:	ldr	r2, [sp, #64]	; 0x40
   1ed48:	add	r3, r3, r3, lsl #1
   1ed4c:	ldr	r2, [r2, #116]	; 0x74
   1ed50:	lsl	r3, r3, #2
   1ed54:	str	r3, [sp, #156]	; 0x9c
   1ed58:	ldr	r3, [sp, #96]	; 0x60
   1ed5c:	add	r3, r2, r3
   1ed60:	str	r3, [sp, #88]	; 0x58
   1ed64:	ldr	r3, [sp, #88]	; 0x58
   1ed68:	ldr	r2, [sp, #100]	; 0x64
   1ed6c:	ldr	r3, [r3, #-24]	; 0xffffffe8
   1ed70:	cmp	r2, r3
   1ed74:	beq	1ede4 <ftello64@plt+0xd774>
   1ed78:	ldr	r3, [sp, #88]	; 0x58
   1ed7c:	add	r3, r3, #24
   1ed80:	str	r3, [sp, #88]	; 0x58
   1ed84:	ldrb	r3, [r3, #-28]	; 0xffffffe4
   1ed88:	cmp	r3, #0
   1ed8c:	bne	1ed64 <ftello64@plt+0xd6f4>
   1ed90:	ldr	r3, [sp, #124]	; 0x7c
   1ed94:	ldr	r3, [r3, #4]
   1ed98:	b	1ed0c <ftello64@plt+0xd69c>
   1ed9c:	ldr	r1, [sp, #16]
   1eda0:	cmp	r1, #0
   1eda4:	beq	1ed0c <ftello64@plt+0xd69c>
   1eda8:	ldr	r1, [sp, #100]	; 0x64
   1edac:	ldr	r2, [r2, r1, lsl #3]
   1edb0:	cmp	fp, r2
   1edb4:	bne	1ed0c <ftello64@plt+0xd69c>
   1edb8:	mov	r0, #0
   1edbc:	b	1ed2c <ftello64@plt+0xd6bc>
   1edc0:	ldr	r1, [sp, #32]
   1edc4:	cmp	r1, #0
   1edc8:	beq	1ed0c <ftello64@plt+0xd69c>
   1edcc:	ldr	r1, [sp, #100]	; 0x64
   1edd0:	ldr	r2, [r2, r1, lsl #3]
   1edd4:	cmp	r2, fp
   1edd8:	bne	1ed0c <ftello64@plt+0xd69c>
   1eddc:	mvn	r0, #0
   1ede0:	b	1ed2c <ftello64@plt+0xd6bc>
   1ede4:	cmp	fp, #31
   1ede8:	bgt	1ee00 <ftello64@plt+0xd790>
   1edec:	ldr	r3, [sp, #88]	; 0x58
   1edf0:	ldr	r2, [sp, #24]
   1edf4:	ldr	r3, [r3, #-8]
   1edf8:	tst	r2, r3
   1edfc:	beq	1ed78 <ftello64@plt+0xd708>
   1ee00:	ldr	r3, [sp, #120]	; 0x78
   1ee04:	ldr	r2, [sp, #156]	; 0x9c
   1ee08:	ldr	r3, [r3, #20]
   1ee0c:	add	r3, r3, r2
   1ee10:	ldr	r2, [sp, #152]	; 0x98
   1ee14:	ldr	r3, [r3, #8]
   1ee18:	ldr	r3, [r3]
   1ee1c:	cmp	r2, r3
   1ee20:	str	r3, [sp, #128]	; 0x80
   1ee24:	beq	1eed8 <ftello64@plt+0xd868>
   1ee28:	ldr	r3, [sp, #64]	; 0x40
   1ee2c:	ldr	r3, [r3, #84]	; 0x54
   1ee30:	mov	r2, r3
   1ee34:	str	r3, [sp, #132]	; 0x84
   1ee38:	ldr	r3, [sp, #128]	; 0x80
   1ee3c:	ldr	r2, [r2, #24]
   1ee40:	add	r3, r3, r3, lsl #1
   1ee44:	add	r3, r2, r3, lsl #2
   1ee48:	str	r3, [sp, #136]	; 0x88
   1ee4c:	ldr	r3, [r3, #4]
   1ee50:	cmp	r3, #0
   1ee54:	ble	1f608 <ftello64@plt+0xdf98>
   1ee58:	mov	r2, #0
   1ee5c:	str	r2, [sp, #112]	; 0x70
   1ee60:	b	1ee88 <ftello64@plt+0xd818>
   1ee64:	cmp	r1, #9
   1ee68:	beq	1f628 <ftello64@plt+0xdfb8>
   1ee6c:	cmp	r1, #4
   1ee70:	beq	1eee4 <ftello64@plt+0xd874>
   1ee74:	ldr	r2, [sp, #112]	; 0x70
   1ee78:	add	r2, r2, #1
   1ee7c:	cmp	r2, r3
   1ee80:	str	r2, [sp, #112]	; 0x70
   1ee84:	bge	1f608 <ftello64@plt+0xdf98>
   1ee88:	ldr	r2, [sp, #136]	; 0x88
   1ee8c:	ldr	r0, [sp, #112]	; 0x70
   1ee90:	ldr	r1, [r2, #8]
   1ee94:	ldr	r2, [sp, #132]	; 0x84
   1ee98:	ldr	r1, [r1, r0, lsl #2]
   1ee9c:	ldr	r2, [r2]
   1eea0:	str	r1, [sp, #104]	; 0x68
   1eea4:	add	r1, r2, r1, lsl #3
   1eea8:	ldrb	r1, [r1, #4]
   1eeac:	cmp	r1, #8
   1eeb0:	bne	1ee64 <ftello64@plt+0xd7f4>
   1eeb4:	ldr	r1, [sp, #32]
   1eeb8:	cmp	r1, #0
   1eebc:	beq	1ee74 <ftello64@plt+0xd804>
   1eec0:	ldr	r1, [sp, #104]	; 0x68
   1eec4:	ldr	r2, [r2, r1, lsl #3]
   1eec8:	cmp	fp, r2
   1eecc:	bne	1ee74 <ftello64@plt+0xd804>
   1eed0:	mvn	r0, #0
   1eed4:	b	1ed2c <ftello64@plt+0xd6bc>
   1eed8:	ldr	r3, [sp, #32]
   1eedc:	rsb	r0, r3, #0
   1eee0:	b	1ed2c <ftello64@plt+0xd6bc>
   1eee4:	ldr	r3, [sp, #104]	; 0x68
   1eee8:	ldr	r2, [sp, #64]	; 0x40
   1eeec:	add	r3, r3, r3, lsl #1
   1eef0:	ldr	r2, [r2, #116]	; 0x74
   1eef4:	lsl	r3, r3, #2
   1eef8:	str	r3, [sp, #160]	; 0xa0
   1eefc:	ldr	r3, [sp, #96]	; 0x60
   1ef00:	add	r3, r2, r3
   1ef04:	str	r3, [sp, #92]	; 0x5c
   1ef08:	b	1ef24 <ftello64@plt+0xd8b4>
   1ef0c:	ldr	r3, [sp, #92]	; 0x5c
   1ef10:	add	r3, r3, #24
   1ef14:	str	r3, [sp, #92]	; 0x5c
   1ef18:	ldrb	r3, [r3, #-28]	; 0xffffffe4
   1ef1c:	cmp	r3, #0
   1ef20:	beq	1f648 <ftello64@plt+0xdfd8>
   1ef24:	ldr	r3, [sp, #92]	; 0x5c
   1ef28:	ldr	r2, [sp, #104]	; 0x68
   1ef2c:	ldr	r3, [r3, #-24]	; 0xffffffe8
   1ef30:	cmp	r2, r3
   1ef34:	bne	1ef0c <ftello64@plt+0xd89c>
   1ef38:	cmp	fp, #31
   1ef3c:	bgt	1ef54 <ftello64@plt+0xd8e4>
   1ef40:	ldr	r3, [sp, #92]	; 0x5c
   1ef44:	ldr	r2, [sp, #24]
   1ef48:	ldr	r3, [r3, #-8]
   1ef4c:	tst	r2, r3
   1ef50:	beq	1ef0c <ftello64@plt+0xd89c>
   1ef54:	ldr	r3, [sp, #132]	; 0x84
   1ef58:	ldr	r2, [sp, #160]	; 0xa0
   1ef5c:	ldr	r3, [r3, #20]
   1ef60:	add	r3, r3, r2
   1ef64:	ldr	r2, [sp, #128]	; 0x80
   1ef68:	ldr	r3, [r3, #8]
   1ef6c:	ldr	r3, [r3]
   1ef70:	cmp	r2, r3
   1ef74:	str	r3, [sp, #140]	; 0x8c
   1ef78:	beq	1f5f0 <ftello64@plt+0xdf80>
   1ef7c:	ldr	r3, [sp, #64]	; 0x40
   1ef80:	ldr	r3, [r3, #84]	; 0x54
   1ef84:	mov	r2, r3
   1ef88:	str	r3, [sp, #144]	; 0x90
   1ef8c:	ldr	r3, [sp, #140]	; 0x8c
   1ef90:	ldr	r2, [r2, #24]
   1ef94:	add	r3, r3, r3, lsl #1
   1ef98:	add	r3, r2, r3, lsl #2
   1ef9c:	str	r3, [sp, #148]	; 0x94
   1efa0:	ldr	r3, [r3, #4]
   1efa4:	cmp	r3, #0
   1efa8:	ble	1f5c4 <ftello64@plt+0xdf54>
   1efac:	mov	r2, #0
   1efb0:	str	r2, [sp, #116]	; 0x74
   1efb4:	b	1efdc <ftello64@plt+0xd96c>
   1efb8:	cmp	r1, #9
   1efbc:	beq	1f028 <ftello64@plt+0xd9b8>
   1efc0:	cmp	r1, #4
   1efc4:	beq	1f048 <ftello64@plt+0xd9d8>
   1efc8:	ldr	r2, [sp, #116]	; 0x74
   1efcc:	add	r2, r2, #1
   1efd0:	cmp	r2, r3
   1efd4:	str	r2, [sp, #116]	; 0x74
   1efd8:	bge	1f5c4 <ftello64@plt+0xdf54>
   1efdc:	ldr	r2, [sp, #148]	; 0x94
   1efe0:	ldr	r0, [sp, #116]	; 0x74
   1efe4:	ldr	r1, [r2, #8]
   1efe8:	ldr	r2, [sp, #144]	; 0x90
   1efec:	ldr	r1, [r1, r0, lsl #2]
   1eff0:	ldr	r2, [r2]
   1eff4:	str	r1, [sp, #84]	; 0x54
   1eff8:	add	r1, r2, r1, lsl #3
   1effc:	ldrb	r1, [r1, #4]
   1f000:	cmp	r1, #8
   1f004:	bne	1efb8 <ftello64@plt+0xd948>
   1f008:	ldr	r1, [sp, #32]
   1f00c:	cmp	r1, #0
   1f010:	beq	1efc8 <ftello64@plt+0xd958>
   1f014:	ldr	r1, [sp, #84]	; 0x54
   1f018:	ldr	r2, [r2, r1, lsl #3]
   1f01c:	cmp	fp, r2
   1f020:	bne	1efc8 <ftello64@plt+0xd958>
   1f024:	b	1eddc <ftello64@plt+0xd76c>
   1f028:	ldr	r1, [sp, #16]
   1f02c:	cmp	r1, #0
   1f030:	beq	1efc8 <ftello64@plt+0xd958>
   1f034:	ldr	r1, [sp, #84]	; 0x54
   1f038:	ldr	r2, [r2, r1, lsl #3]
   1f03c:	cmp	fp, r2
   1f040:	bne	1efc8 <ftello64@plt+0xd958>
   1f044:	b	1edb8 <ftello64@plt+0xd748>
   1f048:	ldr	r3, [sp, #84]	; 0x54
   1f04c:	ldr	r2, [sp, #64]	; 0x40
   1f050:	add	r3, r3, r3, lsl #1
   1f054:	ldr	r2, [r2, #116]	; 0x74
   1f058:	lsl	r3, r3, #2
   1f05c:	str	r3, [sp, #164]	; 0xa4
   1f060:	ldr	r3, [sp, #96]	; 0x60
   1f064:	add	r3, r2, r3
   1f068:	str	r3, [sp, #68]	; 0x44
   1f06c:	b	1f088 <ftello64@plt+0xda18>
   1f070:	ldr	r3, [sp, #68]	; 0x44
   1f074:	add	r3, r3, #24
   1f078:	str	r3, [sp, #68]	; 0x44
   1f07c:	ldrb	r3, [r3, #-28]	; 0xffffffe4
   1f080:	cmp	r3, #0
   1f084:	beq	1f5e4 <ftello64@plt+0xdf74>
   1f088:	ldr	r3, [sp, #68]	; 0x44
   1f08c:	ldr	r2, [sp, #84]	; 0x54
   1f090:	ldr	r3, [r3, #-24]	; 0xffffffe8
   1f094:	cmp	r2, r3
   1f098:	bne	1f070 <ftello64@plt+0xda00>
   1f09c:	cmp	fp, #31
   1f0a0:	bgt	1f0b8 <ftello64@plt+0xda48>
   1f0a4:	ldr	r3, [sp, #68]	; 0x44
   1f0a8:	ldr	r2, [sp, #24]
   1f0ac:	ldr	r3, [r3, #-8]
   1f0b0:	tst	r2, r3
   1f0b4:	beq	1f070 <ftello64@plt+0xda00>
   1f0b8:	ldr	r3, [sp, #144]	; 0x90
   1f0bc:	ldr	r2, [sp, #164]	; 0xa4
   1f0c0:	ldr	r3, [r3, #20]
   1f0c4:	add	r3, r3, r2
   1f0c8:	ldr	r2, [sp, #140]	; 0x8c
   1f0cc:	ldr	r3, [r3, #8]
   1f0d0:	ldr	r3, [r3]
   1f0d4:	cmp	r2, r3
   1f0d8:	str	r3, [sp, #72]	; 0x48
   1f0dc:	beq	1f5ac <ftello64@plt+0xdf3c>
   1f0e0:	ldr	r3, [sp, #64]	; 0x40
   1f0e4:	ldr	r3, [r3, #84]	; 0x54
   1f0e8:	mov	r2, r3
   1f0ec:	str	r3, [sp, #48]	; 0x30
   1f0f0:	ldr	r3, [sp, #72]	; 0x48
   1f0f4:	ldr	r2, [r2, #24]
   1f0f8:	add	r3, r3, r3, lsl #1
   1f0fc:	add	r3, r2, r3, lsl #2
   1f100:	str	r3, [sp, #80]	; 0x50
   1f104:	ldr	r1, [r3, #4]
   1f108:	cmp	r1, #0
   1f10c:	ble	1f58c <ftello64@plt+0xdf1c>
   1f110:	mov	r3, #0
   1f114:	str	r3, [sp, #40]	; 0x28
   1f118:	b	1f140 <ftello64@plt+0xdad0>
   1f11c:	cmp	r3, #9
   1f120:	beq	1f18c <ftello64@plt+0xdb1c>
   1f124:	cmp	r3, #4
   1f128:	beq	1f1ac <ftello64@plt+0xdb3c>
   1f12c:	ldr	r3, [sp, #40]	; 0x28
   1f130:	add	r3, r3, #1
   1f134:	cmp	r3, r1
   1f138:	str	r3, [sp, #40]	; 0x28
   1f13c:	bge	1f58c <ftello64@plt+0xdf1c>
   1f140:	ldr	r3, [sp, #80]	; 0x50
   1f144:	ldr	r0, [sp, #40]	; 0x28
   1f148:	ldr	r2, [sp, #48]	; 0x30
   1f14c:	ldr	r3, [r3, #8]
   1f150:	ldr	r2, [r2]
   1f154:	ldr	r3, [r3, r0, lsl #2]
   1f158:	str	r3, [sp, #12]
   1f15c:	add	r3, r2, r3, lsl #3
   1f160:	ldrb	r3, [r3, #4]
   1f164:	cmp	r3, #8
   1f168:	bne	1f11c <ftello64@plt+0xdaac>
   1f16c:	ldr	r3, [sp, #32]
   1f170:	cmp	r3, #0
   1f174:	beq	1f12c <ftello64@plt+0xdabc>
   1f178:	ldr	r3, [sp, #12]
   1f17c:	ldr	r3, [r2, r3, lsl #3]
   1f180:	cmp	fp, r3
   1f184:	bne	1f12c <ftello64@plt+0xdabc>
   1f188:	b	1eddc <ftello64@plt+0xd76c>
   1f18c:	ldr	r3, [sp, #16]
   1f190:	cmp	r3, #0
   1f194:	beq	1f12c <ftello64@plt+0xdabc>
   1f198:	ldr	r3, [sp, #12]
   1f19c:	ldr	r3, [r2, r3, lsl #3]
   1f1a0:	cmp	fp, r3
   1f1a4:	bne	1f12c <ftello64@plt+0xdabc>
   1f1a8:	b	1edb8 <ftello64@plt+0xd748>
   1f1ac:	ldr	r3, [sp, #12]
   1f1b0:	ldr	r2, [sp, #64]	; 0x40
   1f1b4:	add	r3, r3, r3, lsl #1
   1f1b8:	ldr	r9, [r2, #116]	; 0x74
   1f1bc:	lsl	r3, r3, #2
   1f1c0:	str	r3, [sp, #76]	; 0x4c
   1f1c4:	ldr	r3, [sp, #96]	; 0x60
   1f1c8:	add	r9, r9, r3
   1f1cc:	b	1f1e0 <ftello64@plt+0xdb70>
   1f1d0:	add	r9, r9, #24
   1f1d4:	ldrb	r3, [r9, #-28]	; 0xffffffe4
   1f1d8:	cmp	r3, #0
   1f1dc:	beq	1f434 <ftello64@plt+0xddc4>
   1f1e0:	ldr	r3, [r9, #-24]	; 0xffffffe8
   1f1e4:	ldr	r2, [sp, #12]
   1f1e8:	cmp	r2, r3
   1f1ec:	bne	1f1d0 <ftello64@plt+0xdb60>
   1f1f0:	cmp	fp, #31
   1f1f4:	bgt	1f208 <ftello64@plt+0xdb98>
   1f1f8:	ldr	r3, [r9, #-8]
   1f1fc:	ldr	r2, [sp, #24]
   1f200:	tst	r2, r3
   1f204:	beq	1f1d0 <ftello64@plt+0xdb60>
   1f208:	ldr	r3, [sp, #48]	; 0x30
   1f20c:	ldr	r2, [sp, #76]	; 0x4c
   1f210:	ldr	r3, [r3, #20]
   1f214:	add	r3, r3, r2
   1f218:	ldr	r2, [sp, #72]	; 0x48
   1f21c:	ldr	r3, [r3, #8]
   1f220:	ldr	r3, [r3]
   1f224:	cmp	r2, r3
   1f228:	str	r3, [sp, #28]
   1f22c:	beq	1f574 <ftello64@plt+0xdf04>
   1f230:	ldr	r2, [sp, #64]	; 0x40
   1f234:	ldr	r3, [sp, #28]
   1f238:	ldr	r7, [r2, #84]	; 0x54
   1f23c:	add	sl, r3, r3, lsl #1
   1f240:	ldr	r3, [r7, #24]
   1f244:	add	sl, r3, sl, lsl #2
   1f248:	ldr	r1, [sl, #4]
   1f24c:	cmp	r1, #0
   1f250:	ble	1f40c <ftello64@plt+0xdd9c>
   1f254:	str	r9, [sp, #52]	; 0x34
   1f258:	mov	r6, #0
   1f25c:	mov	r9, r2
   1f260:	b	1f280 <ftello64@plt+0xdc10>
   1f264:	cmp	r3, #9
   1f268:	beq	1f2c8 <ftello64@plt+0xdc58>
   1f26c:	cmp	r3, #4
   1f270:	beq	1f2e4 <ftello64@plt+0xdc74>
   1f274:	add	r6, r6, #1
   1f278:	cmp	r6, r1
   1f27c:	bge	1f2c0 <ftello64@plt+0xdc50>
   1f280:	ldr	r3, [sl, #8]
   1f284:	ldr	r2, [r7]
   1f288:	ldr	r5, [r3, r6, lsl #2]
   1f28c:	add	r3, r2, r5, lsl #3
   1f290:	ldrb	r3, [r3, #4]
   1f294:	cmp	r3, #8
   1f298:	bne	1f264 <ftello64@plt+0xdbf4>
   1f29c:	ldr	r3, [sp, #32]
   1f2a0:	cmp	r3, #0
   1f2a4:	beq	1f274 <ftello64@plt+0xdc04>
   1f2a8:	ldr	r3, [r2, r5, lsl #3]
   1f2ac:	cmp	fp, r3
   1f2b0:	beq	1eddc <ftello64@plt+0xd76c>
   1f2b4:	add	r6, r6, #1
   1f2b8:	cmp	r6, r1
   1f2bc:	blt	1f280 <ftello64@plt+0xdc10>
   1f2c0:	ldr	r9, [sp, #52]	; 0x34
   1f2c4:	b	1f40c <ftello64@plt+0xdd9c>
   1f2c8:	ldr	r3, [sp, #16]
   1f2cc:	cmp	r3, #0
   1f2d0:	beq	1f274 <ftello64@plt+0xdc04>
   1f2d4:	ldr	r3, [r2, r5, lsl #3]
   1f2d8:	cmp	fp, r3
   1f2dc:	bne	1f274 <ftello64@plt+0xdc04>
   1f2e0:	b	1edb8 <ftello64@plt+0xd748>
   1f2e4:	ldr	r3, [sp, #44]	; 0x2c
   1f2e8:	ldr	r4, [r9, #116]	; 0x74
   1f2ec:	add	r8, r5, r5, lsl #1
   1f2f0:	add	r4, r4, r3
   1f2f4:	cmp	fp, #31
   1f2f8:	lsl	r8, r8, #2
   1f2fc:	ldr	r3, [sp, #16]
   1f300:	add	r4, r4, #24
   1f304:	ble	1f440 <ftello64@plt+0xddd0>
   1f308:	cmp	r3, #0
   1f30c:	bne	1f3a4 <ftello64@plt+0xdd34>
   1f310:	str	sl, [sp, #56]	; 0x38
   1f314:	str	r6, [sp, #60]	; 0x3c
   1f318:	ldr	sl, [sp, #20]
   1f31c:	ldr	r6, [sp, #28]
   1f320:	b	1f330 <ftello64@plt+0xdcc0>
   1f324:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1f328:	cmp	r3, #0
   1f32c:	beq	1f388 <ftello64@plt+0xdd18>
   1f330:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1f334:	add	r4, r4, #24
   1f338:	cmp	r5, r3
   1f33c:	bne	1f324 <ftello64@plt+0xdcb4>
   1f340:	ldr	r3, [r7, #20]
   1f344:	mov	r2, fp
   1f348:	add	r3, r3, r8
   1f34c:	mov	r1, sl
   1f350:	ldr	r3, [r3, #8]
   1f354:	mov	r0, r9
   1f358:	ldr	ip, [r3]
   1f35c:	cmp	ip, r6
   1f360:	mov	r3, ip
   1f364:	beq	1f55c <ftello64@plt+0xdeec>
   1f368:	ldr	ip, [sp, #208]	; 0xd0
   1f36c:	str	ip, [sp]
   1f370:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f374:	cmn	r0, #1
   1f378:	beq	1eddc <ftello64@plt+0xd76c>
   1f37c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1f380:	cmp	r3, #0
   1f384:	bne	1f330 <ftello64@plt+0xdcc0>
   1f388:	ldr	sl, [sp, #56]	; 0x38
   1f38c:	ldr	r6, [sp, #60]	; 0x3c
   1f390:	ldr	r1, [sl, #4]
   1f394:	b	1f274 <ftello64@plt+0xdc04>
   1f398:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1f39c:	cmp	r3, #0
   1f3a0:	beq	1f390 <ftello64@plt+0xdd20>
   1f3a4:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1f3a8:	add	r4, r4, #24
   1f3ac:	cmp	r5, r3
   1f3b0:	bne	1f398 <ftello64@plt+0xdd28>
   1f3b4:	ldr	r3, [r7, #20]
   1f3b8:	ldr	lr, [sp, #28]
   1f3bc:	add	r3, r3, r8
   1f3c0:	mov	r2, fp
   1f3c4:	ldr	r3, [r3, #8]
   1f3c8:	ldr	r1, [sp, #20]
   1f3cc:	mov	r0, r9
   1f3d0:	ldr	ip, [r3]
   1f3d4:	cmp	ip, lr
   1f3d8:	mov	r3, ip
   1f3dc:	beq	1f55c <ftello64@plt+0xdeec>
   1f3e0:	ldr	ip, [sp, #208]	; 0xd0
   1f3e4:	str	ip, [sp]
   1f3e8:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f3ec:	cmn	r0, #1
   1f3f0:	beq	1eddc <ftello64@plt+0xd76c>
   1f3f4:	cmp	r0, #0
   1f3f8:	bne	1f398 <ftello64@plt+0xdd28>
   1f3fc:	ldr	r9, [sp, #52]	; 0x34
   1f400:	ldr	r3, [sp, #16]
   1f404:	cmp	r3, #0
   1f408:	bne	1edb8 <ftello64@plt+0xd748>
   1f40c:	cmp	fp, #31
   1f410:	bgt	1f1d0 <ftello64@plt+0xdb60>
   1f414:	ldr	r3, [r9, #-8]
   1f418:	ldr	r2, [sp, #36]	; 0x24
   1f41c:	add	r9, r9, #24
   1f420:	and	r3, r3, r2
   1f424:	str	r3, [r9, #-32]	; 0xffffffe0
   1f428:	ldrb	r3, [r9, #-28]	; 0xffffffe4
   1f42c:	cmp	r3, #0
   1f430:	bne	1f1e0 <ftello64@plt+0xdb70>
   1f434:	ldr	r3, [sp, #80]	; 0x50
   1f438:	ldr	r1, [r3, #4]
   1f43c:	b	1f12c <ftello64@plt+0xdabc>
   1f440:	cmp	r3, #0
   1f444:	bne	1f54c <ftello64@plt+0xdedc>
   1f448:	str	sl, [sp, #56]	; 0x38
   1f44c:	str	r6, [sp, #60]	; 0x3c
   1f450:	ldr	sl, [sp, #208]	; 0xd0
   1f454:	ldr	r6, [sp, #28]
   1f458:	b	1f46c <ftello64@plt+0xddfc>
   1f45c:	add	r4, r4, #24
   1f460:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1f464:	cmp	r3, #0
   1f468:	beq	1f388 <ftello64@plt+0xdd18>
   1f46c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1f470:	cmp	r5, r3
   1f474:	bne	1f45c <ftello64@plt+0xddec>
   1f478:	ldr	r3, [r4, #-8]
   1f47c:	ldr	ip, [sp, #24]
   1f480:	mov	r2, fp
   1f484:	tst	ip, r3
   1f488:	ldr	r1, [sp, #20]
   1f48c:	mov	r0, r9
   1f490:	beq	1f45c <ftello64@plt+0xddec>
   1f494:	ldr	r3, [r7, #20]
   1f498:	add	r3, r3, r8
   1f49c:	ldr	r3, [r3, #8]
   1f4a0:	ldr	ip, [r3]
   1f4a4:	cmp	r6, ip
   1f4a8:	mov	r3, ip
   1f4ac:	beq	1f55c <ftello64@plt+0xdeec>
   1f4b0:	str	sl, [sp]
   1f4b4:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f4b8:	cmn	r0, #1
   1f4bc:	beq	1eddc <ftello64@plt+0xd76c>
   1f4c0:	ldr	r3, [r4, #-8]
   1f4c4:	ldr	r2, [sp, #36]	; 0x24
   1f4c8:	and	r3, r3, r2
   1f4cc:	str	r3, [r4, #-8]
   1f4d0:	b	1f45c <ftello64@plt+0xddec>
   1f4d4:	ldr	r3, [r4, #-8]
   1f4d8:	ldr	ip, [sp, #24]
   1f4dc:	mov	r2, fp
   1f4e0:	tst	ip, r3
   1f4e4:	ldr	r1, [sp, #20]
   1f4e8:	mov	r0, r9
   1f4ec:	beq	1f53c <ftello64@plt+0xdecc>
   1f4f0:	ldr	r3, [r7, #20]
   1f4f4:	ldr	lr, [sp, #28]
   1f4f8:	add	r3, r3, r8
   1f4fc:	ldr	r3, [r3, #8]
   1f500:	ldr	ip, [r3]
   1f504:	cmp	lr, ip
   1f508:	mov	r3, ip
   1f50c:	beq	1f55c <ftello64@plt+0xdeec>
   1f510:	ldr	ip, [sp, #208]	; 0xd0
   1f514:	str	ip, [sp]
   1f518:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f51c:	cmn	r0, #1
   1f520:	beq	1eddc <ftello64@plt+0xd76c>
   1f524:	cmp	r0, #0
   1f528:	beq	1f3fc <ftello64@plt+0xdd8c>
   1f52c:	ldr	r3, [r4, #-8]
   1f530:	ldr	r2, [sp, #36]	; 0x24
   1f534:	and	r3, r3, r2
   1f538:	str	r3, [r4, #-8]
   1f53c:	add	r4, r4, #24
   1f540:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1f544:	cmp	r3, #0
   1f548:	beq	1f390 <ftello64@plt+0xdd20>
   1f54c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1f550:	cmp	r5, r3
   1f554:	bne	1f53c <ftello64@plt+0xdecc>
   1f558:	b	1f4d4 <ftello64@plt+0xde64>
   1f55c:	ldr	r3, [sp, #32]
   1f560:	ldr	r9, [sp, #52]	; 0x34
   1f564:	cmp	r3, #0
   1f568:	beq	1f400 <ftello64@plt+0xdd90>
   1f56c:	mvn	r0, #0
   1f570:	b	1ed2c <ftello64@plt+0xd6bc>
   1f574:	ldr	r3, [sp, #32]
   1f578:	cmp	r3, #0
   1f57c:	bne	1eddc <ftello64@plt+0xd76c>
   1f580:	ldr	r3, [sp, #16]
   1f584:	cmp	r3, #0
   1f588:	bne	1edb8 <ftello64@plt+0xd748>
   1f58c:	cmp	fp, #31
   1f590:	bgt	1f070 <ftello64@plt+0xda00>
   1f594:	ldr	r2, [sp, #68]	; 0x44
   1f598:	ldr	r1, [sp, #36]	; 0x24
   1f59c:	ldr	r3, [r2, #-8]
   1f5a0:	and	r3, r3, r1
   1f5a4:	str	r3, [r2, #-8]
   1f5a8:	b	1f070 <ftello64@plt+0xda00>
   1f5ac:	ldr	r3, [sp, #32]
   1f5b0:	cmp	r3, #0
   1f5b4:	bne	1eddc <ftello64@plt+0xd76c>
   1f5b8:	ldr	r3, [sp, #16]
   1f5bc:	cmp	r3, #0
   1f5c0:	bne	1edb8 <ftello64@plt+0xd748>
   1f5c4:	cmp	fp, #31
   1f5c8:	bgt	1ef0c <ftello64@plt+0xd89c>
   1f5cc:	ldr	r2, [sp, #92]	; 0x5c
   1f5d0:	ldr	r1, [sp, #36]	; 0x24
   1f5d4:	ldr	r3, [r2, #-8]
   1f5d8:	and	r3, r3, r1
   1f5dc:	str	r3, [r2, #-8]
   1f5e0:	b	1ef0c <ftello64@plt+0xd89c>
   1f5e4:	ldr	r3, [sp, #148]	; 0x94
   1f5e8:	ldr	r3, [r3, #4]
   1f5ec:	b	1efc8 <ftello64@plt+0xd958>
   1f5f0:	ldr	r3, [sp, #32]
   1f5f4:	cmp	r3, #0
   1f5f8:	bne	1eddc <ftello64@plt+0xd76c>
   1f5fc:	ldr	r3, [sp, #16]
   1f600:	cmp	r3, #0
   1f604:	bne	1edb8 <ftello64@plt+0xd748>
   1f608:	cmp	fp, #31
   1f60c:	bgt	1ed78 <ftello64@plt+0xd708>
   1f610:	ldr	r2, [sp, #88]	; 0x58
   1f614:	ldr	r1, [sp, #36]	; 0x24
   1f618:	ldr	r3, [r2, #-8]
   1f61c:	and	r3, r3, r1
   1f620:	str	r3, [r2, #-8]
   1f624:	b	1ed78 <ftello64@plt+0xd708>
   1f628:	ldr	r1, [sp, #16]
   1f62c:	cmp	r1, #0
   1f630:	beq	1ee74 <ftello64@plt+0xd804>
   1f634:	ldr	r1, [sp, #104]	; 0x68
   1f638:	ldr	r2, [r2, r1, lsl #3]
   1f63c:	cmp	fp, r2
   1f640:	bne	1ee74 <ftello64@plt+0xd804>
   1f644:	b	1edb8 <ftello64@plt+0xd748>
   1f648:	ldr	r3, [sp, #136]	; 0x88
   1f64c:	ldr	r3, [r3, #4]
   1f650:	b	1ee74 <ftello64@plt+0xd804>
   1f654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f658:	sub	sp, sp, #36	; 0x24
   1f65c:	ldr	fp, [r0, #108]	; 0x6c
   1f660:	ldr	r6, [sp, #72]	; 0x48
   1f664:	ldr	r7, [sp, #80]	; 0x50
   1f668:	ldr	lr, [r0, #84]	; 0x54
   1f66c:	mov	ip, fp
   1f670:	mov	r4, #0
   1f674:	str	lr, [sp, #12]
   1f678:	cmp	r4, ip
   1f67c:	bge	1f6d8 <ftello64@plt+0xe068>
   1f680:	add	lr, r4, ip
   1f684:	ldr	r5, [r0, #116]	; 0x74
   1f688:	add	lr, lr, lr, lsr #31
   1f68c:	asr	lr, lr, #1
   1f690:	add	r8, lr, lr, lsl #1
   1f694:	add	r8, r5, r8, lsl #3
   1f698:	ldr	r8, [r8, #4]
   1f69c:	cmp	r6, r8
   1f6a0:	ble	1f6c8 <ftello64@plt+0xe058>
   1f6a4:	b	1f874 <ftello64@plt+0xe204>
   1f6a8:	asr	ip, ip, #1
   1f6ac:	mov	r9, ip
   1f6b0:	add	r8, ip, ip, lsl #1
   1f6b4:	add	r8, r5, r8, lsl #3
   1f6b8:	ldr	r8, [r8, #4]
   1f6bc:	cmp	r8, r6
   1f6c0:	blt	1f87c <ftello64@plt+0xe20c>
   1f6c4:	mov	lr, ip
   1f6c8:	add	ip, r4, lr
   1f6cc:	cmp	r4, lr
   1f6d0:	add	ip, ip, ip, lsr #31
   1f6d4:	blt	1f6a8 <ftello64@plt+0xe038>
   1f6d8:	cmp	fp, r4
   1f6dc:	mvnle	r4, #0
   1f6e0:	ble	1f6fc <ftello64@plt+0xe08c>
   1f6e4:	add	lr, r4, r4, lsl #1
   1f6e8:	ldr	ip, [r0, #116]	; 0x74
   1f6ec:	add	ip, ip, lr, lsl #3
   1f6f0:	ldr	ip, [ip, #4]
   1f6f4:	cmp	r6, ip
   1f6f8:	mvnne	r4, #0
   1f6fc:	mov	ip, fp
   1f700:	mov	r5, #0
   1f704:	cmp	r5, ip
   1f708:	bge	1f764 <ftello64@plt+0xe0f4>
   1f70c:	add	lr, r5, ip
   1f710:	ldr	r8, [r0, #116]	; 0x74
   1f714:	add	lr, lr, lr, lsr #31
   1f718:	asr	lr, lr, #1
   1f71c:	add	r9, lr, lr, lsl #1
   1f720:	add	r9, r8, r9, lsl #3
   1f724:	ldr	r9, [r9, #4]
   1f728:	cmp	r7, r9
   1f72c:	ble	1f754 <ftello64@plt+0xe0e4>
   1f730:	b	1f888 <ftello64@plt+0xe218>
   1f734:	asr	ip, ip, #1
   1f738:	mov	sl, ip
   1f73c:	add	r9, ip, ip, lsl #1
   1f740:	add	r9, r8, r9, lsl #3
   1f744:	ldr	r9, [r9, #4]
   1f748:	cmp	r9, r7
   1f74c:	blt	1f890 <ftello64@plt+0xe220>
   1f750:	mov	lr, ip
   1f754:	add	ip, r5, lr
   1f758:	cmp	r5, lr
   1f75c:	add	ip, ip, ip, lsr #31
   1f760:	blt	1f734 <ftello64@plt+0xe0c4>
   1f764:	cmp	fp, r5
   1f768:	mvnle	r5, #0
   1f76c:	ble	1f788 <ftello64@plt+0xe118>
   1f770:	add	lr, r5, r5, lsl #1
   1f774:	ldr	ip, [r0, #116]	; 0x74
   1f778:	add	ip, ip, lr, lsl #3
   1f77c:	ldr	ip, [ip, #4]
   1f780:	cmp	r7, ip
   1f784:	mvnne	r5, #0
   1f788:	ldr	ip, [r1]
   1f78c:	cmp	ip, #0
   1f790:	ble	1f8b0 <ftello64@plt+0xe240>
   1f794:	ldr	r8, [sp, #12]
   1f798:	mov	sl, r2
   1f79c:	mov	fp, r0
   1f7a0:	mov	r9, #0
   1f7a4:	str	r3, [sp, #20]
   1f7a8:	str	r1, [sp, #16]
   1f7ac:	str	r4, [sp, #24]
   1f7b0:	str	r5, [sp, #28]
   1f7b4:	ldr	r3, [sl]
   1f7b8:	ldr	r2, [fp, #116]	; 0x74
   1f7bc:	lsl	r1, r9, #2
   1f7c0:	ldr	r3, [r3, r9, lsl #2]
   1f7c4:	ldr	r0, [r8]
   1f7c8:	str	r1, [sp, #12]
   1f7cc:	add	r3, r3, r3, lsl #1
   1f7d0:	add	lr, r2, r3, lsl #3
   1f7d4:	ldr	r3, [r2, r3, lsl #3]
   1f7d8:	ldr	r1, [lr, #8]
   1f7dc:	cmp	r6, r1
   1f7e0:	ldr	r5, [r0, r3, lsl #3]
   1f7e4:	blt	1f910 <ftello64@plt+0xe2a0>
   1f7e8:	ldr	r3, [lr, #12]
   1f7ec:	cmp	r6, r3
   1f7f0:	bgt	1f8b8 <ftello64@plt+0xe248>
   1f7f4:	cmp	r6, r3
   1f7f8:	moveq	r4, #2
   1f7fc:	movne	r4, #0
   1f800:	cmp	r6, r1
   1f804:	orreq	r4, r4, #1
   1f808:	cmp	r4, #0
   1f80c:	bne	1f8c0 <ftello64@plt+0xe250>
   1f810:	cmp	r7, r1
   1f814:	blt	1f868 <ftello64@plt+0xe1f8>
   1f818:	cmp	r7, r3
   1f81c:	movgt	r1, #1
   1f820:	bgt	1f860 <ftello64@plt+0xe1f0>
   1f824:	cmp	r7, r3
   1f828:	moveq	r3, #2
   1f82c:	movne	r3, #0
   1f830:	cmp	r7, r1
   1f834:	movne	r1, r3
   1f838:	orreq	r1, r3, #1
   1f83c:	cmp	r1, #0
   1f840:	beq	1f860 <ftello64@plt+0xe1f0>
   1f844:	ldr	r3, [sp, #28]
   1f848:	mov	r2, r5
   1f84c:	str	r3, [sp]
   1f850:	mov	r0, fp
   1f854:	ldr	r3, [sp, #76]	; 0x4c
   1f858:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f85c:	mov	r1, r0
   1f860:	cmp	r1, r4
   1f864:	beq	1f89c <ftello64@plt+0xe22c>
   1f868:	mov	r0, #1
   1f86c:	add	sp, sp, #36	; 0x24
   1f870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f874:	mov	r9, lr
   1f878:	mov	lr, ip
   1f87c:	add	r4, r9, #1
   1f880:	mov	ip, lr
   1f884:	b	1f678 <ftello64@plt+0xe008>
   1f888:	mov	sl, lr
   1f88c:	mov	lr, ip
   1f890:	add	r5, sl, #1
   1f894:	mov	ip, lr
   1f898:	b	1f704 <ftello64@plt+0xe094>
   1f89c:	ldr	r3, [sp, #16]
   1f8a0:	ldr	ip, [r3]
   1f8a4:	add	r9, r9, #1
   1f8a8:	cmp	r9, ip
   1f8ac:	blt	1f7b4 <ftello64@plt+0xe144>
   1f8b0:	mov	r0, #0
   1f8b4:	b	1f86c <ftello64@plt+0xe1fc>
   1f8b8:	mov	r4, #1
   1f8bc:	b	1f810 <ftello64@plt+0xe1a0>
   1f8c0:	ldr	r3, [sp, #24]
   1f8c4:	mov	r1, r4
   1f8c8:	str	r3, [sp]
   1f8cc:	mov	r2, r5
   1f8d0:	ldr	r3, [sp, #20]
   1f8d4:	mov	r0, fp
   1f8d8:	bl	1ec44 <ftello64@plt+0xd5d4>
   1f8dc:	ldr	r2, [sl]
   1f8e0:	lsl	r1, r9, #2
   1f8e4:	ldr	r3, [fp, #116]	; 0x74
   1f8e8:	ldr	r2, [r2, r1]
   1f8ec:	add	r2, r2, r2, lsl #1
   1f8f0:	add	r3, r3, r2, lsl #3
   1f8f4:	ldr	r1, [r3, #8]
   1f8f8:	cmp	r7, r1
   1f8fc:	mvnlt	r1, #0
   1f900:	mov	r4, r0
   1f904:	blt	1f860 <ftello64@plt+0xe1f0>
   1f908:	ldr	r3, [r3, #12]
   1f90c:	b	1f818 <ftello64@plt+0xe1a8>
   1f910:	cmp	r7, r1
   1f914:	blt	1f8a4 <ftello64@plt+0xe234>
   1f918:	ldr	r3, [lr, #12]
   1f91c:	cmp	r7, r3
   1f920:	bgt	1f868 <ftello64@plt+0xe1f8>
   1f924:	mvn	r4, #0
   1f928:	b	1f824 <ftello64@plt+0xe1b4>
   1f92c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f930:	mov	r8, r1
   1f934:	mov	r6, r0
   1f938:	ldr	r1, [r0, #28]
   1f93c:	add	r0, r8, r8, lsl #1
   1f940:	sub	sp, sp, #36	; 0x24
   1f944:	add	r1, r1, r0, lsl #2
   1f948:	mov	r4, #0
   1f94c:	str	r4, [sp, #24]
   1f950:	str	r4, [sp, #20]
   1f954:	str	r4, [sp, #28]
   1f958:	ldr	lr, [r1, #4]
   1f95c:	str	r1, [sp, #12]
   1f960:	cmp	lr, r4
   1f964:	str	r3, [sp, #8]
   1f968:	ble	1fe10 <ftello64@plt+0xe7a0>
   1f96c:	mov	r5, r1
   1f970:	str	r2, [sp]
   1f974:	ldr	r2, [r5, #8]
   1f978:	ldr	r3, [r2, r4, lsl #2]
   1f97c:	cmp	r8, r3
   1f980:	beq	1fb5c <ftello64@plt+0xe4ec>
   1f984:	ldr	r1, [r6]
   1f988:	add	r1, r1, r3, lsl #3
   1f98c:	ldrb	r1, [r1, #4]
   1f990:	tst	r1, #8
   1f994:	beq	1fb5c <ftello64@plt+0xe4ec>
   1f998:	add	r3, r3, r3, lsl #1
   1f99c:	ldr	r1, [r6, #20]
   1f9a0:	lsl	r3, r3, #2
   1f9a4:	str	r3, [sp, #4]
   1f9a8:	add	r3, r1, r3
   1f9ac:	ldr	r0, [r3, #8]
   1f9b0:	ldr	r3, [r3, #4]
   1f9b4:	cmp	r3, #1
   1f9b8:	ldr	r1, [r0]
   1f9bc:	ble	1fd94 <ftello64@plt+0xe724>
   1f9c0:	cmp	lr, #0
   1f9c4:	ldr	r7, [r0, #4]
   1f9c8:	ble	1fa24 <ftello64@plt+0xe3b4>
   1f9cc:	sub	sl, lr, #1
   1f9d0:	mov	r9, sl
   1f9d4:	mov	ip, #0
   1f9d8:	cmp	ip, r9
   1f9dc:	bcs	1fa18 <ftello64@plt+0xe3a8>
   1f9e0:	add	r0, ip, r9
   1f9e4:	lsr	r0, r0, #1
   1f9e8:	ldr	r3, [r2, r0, lsl #2]
   1f9ec:	cmp	r1, r3
   1f9f0:	ble	1fa08 <ftello64@plt+0xe398>
   1f9f4:	b	1fc94 <ftello64@plt+0xe624>
   1f9f8:	ldr	r9, [r2, r3, lsl #2]
   1f9fc:	cmp	r1, r9
   1fa00:	bgt	1fc9c <ftello64@plt+0xe62c>
   1fa04:	mov	r0, r3
   1fa08:	add	r3, ip, r0
   1fa0c:	cmp	ip, r0
   1fa10:	lsr	r3, r3, #1
   1fa14:	bcc	1f9f8 <ftello64@plt+0xe388>
   1fa18:	ldr	r3, [r2, ip, lsl #2]
   1fa1c:	cmp	r1, r3
   1fa20:	beq	1fd88 <ftello64@plt+0xe718>
   1fa24:	ldr	r3, [sp]
   1fa28:	ldr	fp, [r3, #4]
   1fa2c:	cmp	fp, #0
   1fa30:	ble	1fa8c <ftello64@plt+0xe41c>
   1fa34:	ldr	sl, [r3, #8]
   1fa38:	sub	r9, fp, #1
   1fa3c:	mov	ip, #0
   1fa40:	cmp	ip, r9
   1fa44:	bcs	1fa80 <ftello64@plt+0xe410>
   1fa48:	add	r0, ip, r9
   1fa4c:	lsr	r0, r0, #1
   1fa50:	ldr	r3, [sl, r0, lsl #2]
   1fa54:	cmp	r1, r3
   1fa58:	ble	1fa70 <ftello64@plt+0xe400>
   1fa5c:	b	1fd74 <ftello64@plt+0xe704>
   1fa60:	ldr	r9, [sl, r3, lsl #2]
   1fa64:	cmp	r1, r9
   1fa68:	bgt	1fd7c <ftello64@plt+0xe70c>
   1fa6c:	mov	r0, r3
   1fa70:	add	r3, ip, r0
   1fa74:	cmp	ip, r0
   1fa78:	lsr	r3, r3, #1
   1fa7c:	bcc	1fa60 <ftello64@plt+0xe3f0>
   1fa80:	ldr	r3, [sl, ip, lsl #2]
   1fa84:	cmp	r1, r3
   1fa88:	beq	1fd18 <ftello64@plt+0xe6a8>
   1fa8c:	cmp	r7, #0
   1fa90:	ble	1fb5c <ftello64@plt+0xe4ec>
   1fa94:	cmp	lr, #0
   1fa98:	ble	1faf8 <ftello64@plt+0xe488>
   1fa9c:	sub	sl, lr, #1
   1faa0:	mov	r0, #0
   1faa4:	cmp	r0, sl
   1faa8:	bcs	1fae4 <ftello64@plt+0xe474>
   1faac:	add	r1, r0, sl
   1fab0:	lsr	r1, r1, #1
   1fab4:	ldr	r3, [r2, r1, lsl #2]
   1fab8:	cmp	r3, r7
   1fabc:	bge	1fad4 <ftello64@plt+0xe464>
   1fac0:	b	1fd04 <ftello64@plt+0xe694>
   1fac4:	ldr	ip, [r2, r3, lsl #2]
   1fac8:	cmp	ip, r7
   1facc:	blt	1fd0c <ftello64@plt+0xe69c>
   1fad0:	mov	r1, r3
   1fad4:	add	r3, r0, r1
   1fad8:	cmp	r0, r1
   1fadc:	lsr	r3, r3, #1
   1fae0:	bcc	1fac4 <ftello64@plt+0xe454>
   1fae4:	ldr	r3, [r2, r0, lsl #2]
   1fae8:	cmp	r3, r7
   1faec:	beq	1fb5c <ftello64@plt+0xe4ec>
   1faf0:	ldr	r3, [sp]
   1faf4:	ldr	fp, [r3, #4]
   1faf8:	cmp	fp, #0
   1fafc:	ble	1fb5c <ftello64@plt+0xe4ec>
   1fb00:	ldr	r3, [sp]
   1fb04:	sub	fp, fp, #1
   1fb08:	mov	r1, #0
   1fb0c:	ldr	r0, [r3, #8]
   1fb10:	cmp	r1, fp
   1fb14:	bcs	1fb50 <ftello64@plt+0xe4e0>
   1fb18:	add	r2, r1, fp
   1fb1c:	lsr	r2, r2, #1
   1fb20:	ldr	r3, [r0, r2, lsl #2]
   1fb24:	cmp	r7, r3
   1fb28:	ble	1fb40 <ftello64@plt+0xe4d0>
   1fb2c:	b	1fdb8 <ftello64@plt+0xe748>
   1fb30:	ldr	ip, [r0, r3, lsl #2]
   1fb34:	cmp	ip, r7
   1fb38:	blt	1fdc0 <ftello64@plt+0xe750>
   1fb3c:	mov	r2, r3
   1fb40:	add	r3, r1, r2
   1fb44:	cmp	r1, r2
   1fb48:	lsr	r3, r3, #1
   1fb4c:	bcc	1fb30 <ftello64@plt+0xe4c0>
   1fb50:	ldr	r3, [r0, r1, lsl #2]
   1fb54:	cmp	r3, r7
   1fb58:	beq	1fd18 <ftello64@plt+0xe6a8>
   1fb5c:	add	r4, r4, #1
   1fb60:	cmp	r4, lr
   1fb64:	blt	1f974 <ftello64@plt+0xe304>
   1fb68:	cmp	lr, #0
   1fb6c:	ldr	r5, [sp]
   1fb70:	ldrle	r0, [sp, #28]
   1fb74:	ble	1fc6c <ftello64@plt+0xe5fc>
   1fb78:	ldr	r3, [sp, #12]
   1fb7c:	mov	r7, #0
   1fb80:	ldr	r0, [sp, #28]
   1fb84:	ldr	r9, [r3, #8]
   1fb88:	mov	sl, r7
   1fb8c:	sub	r9, r9, #4
   1fb90:	ldr	r4, [sp, #24]
   1fb94:	ldr	r2, [r9, #4]!
   1fb98:	cmp	r4, #0
   1fb9c:	ble	1fbf4 <ftello64@plt+0xe584>
   1fba0:	sub	r4, r4, #1
   1fba4:	mov	ip, sl
   1fba8:	cmp	ip, r4
   1fbac:	bcs	1fbe8 <ftello64@plt+0xe578>
   1fbb0:	add	r1, ip, r4
   1fbb4:	lsr	r1, r1, #1
   1fbb8:	ldr	r3, [r0, r1, lsl #2]
   1fbbc:	cmp	r2, r3
   1fbc0:	ble	1fbd8 <ftello64@plt+0xe568>
   1fbc4:	b	1fc80 <ftello64@plt+0xe610>
   1fbc8:	ldr	r4, [r0, r3, lsl #2]
   1fbcc:	cmp	r2, r4
   1fbd0:	bgt	1fc88 <ftello64@plt+0xe618>
   1fbd4:	mov	r1, r3
   1fbd8:	add	r3, r1, ip
   1fbdc:	cmp	r1, ip
   1fbe0:	lsr	r3, r3, #1
   1fbe4:	bhi	1fbc8 <ftello64@plt+0xe558>
   1fbe8:	ldr	r3, [r0, ip, lsl #2]
   1fbec:	cmp	r2, r3
   1fbf0:	beq	1fc60 <ftello64@plt+0xe5f0>
   1fbf4:	ldr	r8, [r5, #4]
   1fbf8:	cmp	r8, #0
   1fbfc:	ble	1fc60 <ftello64@plt+0xe5f0>
   1fc00:	sub	fp, r8, #1
   1fc04:	ldr	r6, [r5, #8]
   1fc08:	mov	r4, fp
   1fc0c:	mov	ip, sl
   1fc10:	cmp	ip, r4
   1fc14:	bcs	1fc50 <ftello64@plt+0xe5e0>
   1fc18:	add	r1, ip, r4
   1fc1c:	lsr	r1, r1, #1
   1fc20:	ldr	r3, [r6, r1, lsl #2]
   1fc24:	cmp	r3, r2
   1fc28:	bge	1fc40 <ftello64@plt+0xe5d0>
   1fc2c:	b	1fca8 <ftello64@plt+0xe638>
   1fc30:	ldr	r4, [r6, r3, lsl #2]
   1fc34:	cmp	r2, r4
   1fc38:	bgt	1fcb0 <ftello64@plt+0xe640>
   1fc3c:	mov	r1, r3
   1fc40:	add	r3, ip, r1
   1fc44:	cmp	ip, r1
   1fc48:	lsr	r3, r3, #1
   1fc4c:	bcc	1fc30 <ftello64@plt+0xe5c0>
   1fc50:	ldr	r3, [r6, ip, lsl #2]
   1fc54:	add	r6, r6, ip, lsl #2
   1fc58:	cmp	r2, r3
   1fc5c:	beq	1fcbc <ftello64@plt+0xe64c>
   1fc60:	add	r7, r7, #1
   1fc64:	cmp	r7, lr
   1fc68:	blt	1fb90 <ftello64@plt+0xe520>
   1fc6c:	bl	153e0 <ftello64@plt+0x3d70>
   1fc70:	mov	r7, #0
   1fc74:	mov	r0, r7
   1fc78:	add	sp, sp, #36	; 0x24
   1fc7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc80:	mov	r3, r1
   1fc84:	mov	r1, r4
   1fc88:	add	ip, r3, #1
   1fc8c:	mov	r4, r1
   1fc90:	b	1fba8 <ftello64@plt+0xe538>
   1fc94:	mov	r3, r0
   1fc98:	mov	r0, r9
   1fc9c:	add	ip, r3, #1
   1fca0:	mov	r9, r0
   1fca4:	b	1f9d8 <ftello64@plt+0xe368>
   1fca8:	mov	r3, r1
   1fcac:	mov	r1, r4
   1fcb0:	add	ip, r3, #1
   1fcb4:	mov	r4, r1
   1fcb8:	b	1fc10 <ftello64@plt+0xe5a0>
   1fcbc:	cmp	ip, r8
   1fcc0:	movlt	r8, #0
   1fcc4:	movge	r8, #1
   1fcc8:	orrs	r3, r8, ip, lsr #31
   1fccc:	mov	r3, ip
   1fcd0:	bne	1fc60 <ftello64@plt+0xe5f0>
   1fcd4:	cmp	ip, fp
   1fcd8:	str	fp, [r5, #4]
   1fcdc:	bge	1fcf8 <ftello64@plt+0xe688>
   1fce0:	ldr	r2, [r6, #4]
   1fce4:	add	r3, r3, #1
   1fce8:	str	r2, [r6], #4
   1fcec:	ldr	r2, [r5, #4]
   1fcf0:	cmp	r3, r2
   1fcf4:	blt	1fce0 <ftello64@plt+0xe670>
   1fcf8:	ldr	r3, [sp, #12]
   1fcfc:	ldr	lr, [r3, #4]
   1fd00:	b	1fc60 <ftello64@plt+0xe5f0>
   1fd04:	mov	r3, r1
   1fd08:	mov	r1, sl
   1fd0c:	add	r0, r3, #1
   1fd10:	mov	sl, r1
   1fd14:	b	1faa4 <ftello64@plt+0xe434>
   1fd18:	ldr	r3, [sp, #8]
   1fd1c:	ldr	r3, [r3, #4]
   1fd20:	cmp	r3, #0
   1fd24:	beq	1fb5c <ftello64@plt+0xe4ec>
   1fd28:	ldr	r2, [r6, #28]
   1fd2c:	ldr	r1, [sp, #4]
   1fd30:	add	r2, r2, r1
   1fd34:	ldr	r0, [r2, #4]
   1fd38:	cmp	r0, #0
   1fd3c:	beq	1fb5c <ftello64@plt+0xe4ec>
   1fd40:	ldr	r1, [sp, #24]
   1fd44:	add	r3, r3, r0
   1fd48:	ldr	r7, [sp, #20]
   1fd4c:	add	r1, r3, r1
   1fd50:	cmp	r1, r7
   1fd54:	bgt	1fdcc <ftello64@plt+0xe75c>
   1fd58:	ldr	r1, [sp, #8]
   1fd5c:	add	r0, sp, #20
   1fd60:	bl	1b2b0 <ftello64@plt+0x9c40>
   1fd64:	cmp	r0, #0
   1fd68:	bne	1fdf8 <ftello64@plt+0xe788>
   1fd6c:	ldr	lr, [r5, #4]
   1fd70:	b	1fb5c <ftello64@plt+0xe4ec>
   1fd74:	mov	r3, r0
   1fd78:	mov	r0, r9
   1fd7c:	add	ip, r3, #1
   1fd80:	mov	r9, r0
   1fd84:	b	1fa40 <ftello64@plt+0xe3d0>
   1fd88:	cmp	r7, #0
   1fd8c:	bgt	1faa0 <ftello64@plt+0xe430>
   1fd90:	b	1fb5c <ftello64@plt+0xe4ec>
   1fd94:	cmp	lr, #0
   1fd98:	mvngt	r7, #0
   1fd9c:	bgt	1f9cc <ftello64@plt+0xe35c>
   1fda0:	ldr	r3, [sp]
   1fda4:	ldr	fp, [r3, #4]
   1fda8:	cmp	fp, #0
   1fdac:	ble	1fb68 <ftello64@plt+0xe4f8>
   1fdb0:	mvn	r7, #0
   1fdb4:	b	1fa34 <ftello64@plt+0xe3c4>
   1fdb8:	mov	r3, r2
   1fdbc:	mov	r2, fp
   1fdc0:	add	r1, r3, #1
   1fdc4:	mov	fp, r2
   1fdc8:	b	1fb10 <ftello64@plt+0xe4a0>
   1fdcc:	add	r7, r3, r7
   1fdd0:	ldr	r0, [sp, #28]
   1fdd4:	lsl	r1, r7, #2
   1fdd8:	str	r2, [sp, #4]
   1fddc:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1fde0:	cmp	r0, #0
   1fde4:	beq	1fe18 <ftello64@plt+0xe7a8>
   1fde8:	str	r0, [sp, #28]
   1fdec:	str	r7, [sp, #20]
   1fdf0:	ldr	r2, [sp, #4]
   1fdf4:	b	1fd58 <ftello64@plt+0xe6e8>
   1fdf8:	mov	r7, r0
   1fdfc:	ldr	r0, [sp, #28]
   1fe00:	bl	153e0 <ftello64@plt+0x3d70>
   1fe04:	mov	r0, r7
   1fe08:	add	sp, sp, #36	; 0x24
   1fe0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe10:	mov	r0, r4
   1fe14:	b	1fc6c <ftello64@plt+0xe5fc>
   1fe18:	mov	r7, #12
   1fe1c:	b	1fdfc <ftello64@plt+0xe78c>
   1fe20:	ldr	r3, [r0, #36]	; 0x24
   1fe24:	cmn	r3, #-536870910	; 0xe0000002
   1fe28:	bhi	20024 <ftello64@plt+0xe9b4>
   1fe2c:	ldr	r2, [r0, #48]	; 0x30
   1fe30:	push	{r4, r5, r6, lr}
   1fe34:	lsl	r5, r3, #1
   1fe38:	cmp	r5, r2
   1fe3c:	movge	r5, r2
   1fe40:	ldr	r3, [r0, #80]	; 0x50
   1fe44:	cmp	r5, r1
   1fe48:	movlt	r5, r1
   1fe4c:	cmp	r3, #1
   1fe50:	mov	r4, r0
   1fe54:	ble	1fe9c <ftello64@plt+0xe82c>
   1fe58:	cmn	r5, #-1073741823	; 0xc0000001
   1fe5c:	bhi	1ff78 <ftello64@plt+0xe908>
   1fe60:	lsl	r6, r5, #2
   1fe64:	mov	r1, r6
   1fe68:	ldr	r0, [r0, #8]
   1fe6c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1fe70:	subs	r3, r0, #0
   1fe74:	beq	1ff78 <ftello64@plt+0xe908>
   1fe78:	ldr	r0, [r4, #12]
   1fe7c:	str	r3, [r4, #8]
   1fe80:	cmp	r0, #0
   1fe84:	beq	1fe9c <ftello64@plt+0xe82c>
   1fe88:	mov	r1, r6
   1fe8c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1fe90:	cmp	r0, #0
   1fe94:	beq	1ff78 <ftello64@plt+0xe908>
   1fe98:	str	r0, [r4, #12]
   1fe9c:	ldrb	r3, [r4, #75]	; 0x4b
   1fea0:	cmp	r3, #0
   1fea4:	bne	1ff64 <ftello64@plt+0xe8f4>
   1fea8:	ldr	r0, [r4, #100]	; 0x64
   1feac:	str	r5, [r4, #36]	; 0x24
   1feb0:	cmp	r0, #0
   1feb4:	beq	1fed0 <ftello64@plt+0xe860>
   1feb8:	add	r1, r5, #1
   1febc:	lsl	r1, r1, #2
   1fec0:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1fec4:	cmp	r0, #0
   1fec8:	beq	1ff78 <ftello64@plt+0xe908>
   1fecc:	str	r0, [r4, #100]	; 0x64
   1fed0:	ldrb	r5, [r4, #72]	; 0x48
   1fed4:	ldr	r3, [r4, #80]	; 0x50
   1fed8:	cmp	r5, #0
   1fedc:	beq	1fef4 <ftello64@plt+0xe884>
   1fee0:	cmp	r3, #1
   1fee4:	ble	1ff98 <ftello64@plt+0xe928>
   1fee8:	mov	r0, r4
   1feec:	pop	{r4, r5, r6, lr}
   1fef0:	b	1a9d4 <ftello64@plt+0x9364>
   1fef4:	cmp	r3, #1
   1fef8:	bgt	1ff88 <ftello64@plt+0xe918>
   1fefc:	ldr	r0, [r4, #64]	; 0x40
   1ff00:	cmp	r0, #0
   1ff04:	popeq	{r4, r5, r6, pc}
   1ff08:	ldr	lr, [r4, #36]	; 0x24
   1ff0c:	ldr	r2, [r4, #48]	; 0x30
   1ff10:	ldr	r3, [r4, #28]
   1ff14:	cmp	lr, r2
   1ff18:	movge	lr, r2
   1ff1c:	cmp	lr, r3
   1ff20:	bgt	1ff2c <ftello64@plt+0xe8bc>
   1ff24:	b	1ff54 <ftello64@plt+0xe8e4>
   1ff28:	ldr	r0, [r4, #64]	; 0x40
   1ff2c:	ldr	r2, [r4]
   1ff30:	ldr	ip, [r4, #24]
   1ff34:	add	r2, r2, r3
   1ff38:	ldr	r1, [r4, #4]
   1ff3c:	ldrb	r2, [r2, ip]
   1ff40:	ldrb	r2, [r0, r2]
   1ff44:	strb	r2, [r1, r3]
   1ff48:	add	r3, r3, #1
   1ff4c:	cmp	lr, r3
   1ff50:	bne	1ff28 <ftello64@plt+0xe8b8>
   1ff54:	str	r3, [r4, #28]
   1ff58:	str	r3, [r4, #32]
   1ff5c:	mov	r0, #0
   1ff60:	pop	{r4, r5, r6, pc}
   1ff64:	mov	r1, r5
   1ff68:	ldr	r0, [r4, #4]
   1ff6c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   1ff70:	cmp	r0, #0
   1ff74:	bne	1ff80 <ftello64@plt+0xe910>
   1ff78:	mov	r0, #12
   1ff7c:	pop	{r4, r5, r6, pc}
   1ff80:	str	r0, [r4, #4]
   1ff84:	b	1fea8 <ftello64@plt+0xe838>
   1ff88:	mov	r0, r4
   1ff8c:	bl	1a834 <ftello64@plt+0x91c4>
   1ff90:	mov	r0, r5
   1ff94:	pop	{r4, r5, r6, pc}
   1ff98:	ldr	r6, [r4, #36]	; 0x24
   1ff9c:	ldr	r3, [r4, #48]	; 0x30
   1ffa0:	ldr	r5, [r4, #28]
   1ffa4:	cmp	r6, r3
   1ffa8:	movge	r6, r3
   1ffac:	cmp	r6, r5
   1ffb0:	ble	2002c <ftello64@plt+0xe9bc>
   1ffb4:	bl	114a8 <__ctype_toupper_loc@plt>
   1ffb8:	b	1ffd8 <ftello64@plt+0xe968>
   1ffbc:	ldr	r1, [r0]
   1ffc0:	ldr	r2, [r4, #4]
   1ffc4:	ldr	r3, [r1, r3, lsl #2]
   1ffc8:	strb	r3, [r2, r5]
   1ffcc:	add	r5, r5, #1
   1ffd0:	cmp	r6, r5
   1ffd4:	beq	20014 <ftello64@plt+0xe9a4>
   1ffd8:	ldr	r3, [r4]
   1ffdc:	ldr	r1, [r4, #24]
   1ffe0:	ldr	r2, [r4, #64]	; 0x40
   1ffe4:	add	r3, r3, r5
   1ffe8:	cmp	r2, #0
   1ffec:	ldrb	r3, [r3, r1]
   1fff0:	beq	1ffbc <ftello64@plt+0xe94c>
   1fff4:	ldrb	r3, [r2, r3]
   1fff8:	ldr	ip, [r0]
   1fffc:	ldr	r1, [r4, #4]
   20000:	ldr	r3, [ip, r3, lsl #2]
   20004:	strb	r3, [r1, r5]
   20008:	add	r5, r5, #1
   2000c:	cmp	r6, r5
   20010:	bne	1ffd8 <ftello64@plt+0xe968>
   20014:	str	r6, [r4, #28]
   20018:	str	r6, [r4, #32]
   2001c:	mov	r0, #0
   20020:	pop	{r4, r5, r6, pc}
   20024:	mov	r0, #12
   20028:	bx	lr
   2002c:	mov	r6, r5
   20030:	b	20014 <ftello64@plt+0xe9a4>
   20034:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20038:	mov	r3, #0
   2003c:	ldr	r7, [r2, #4]
   20040:	str	r3, [r0]
   20044:	cmp	r7, r3
   20048:	beq	202e4 <ftello64@plt+0xec74>
   2004c:	ble	202f0 <ftello64@plt+0xec80>
   20050:	ldr	r3, [r2, #8]
   20054:	mov	r5, r7
   20058:	add	lr, r3, r7, lsl #2
   2005c:	ldr	ip, [r3], #4
   20060:	cmp	lr, r3
   20064:	add	r5, r5, ip
   20068:	bne	2005c <ftello64@plt+0xe9ec>
   2006c:	ldr	r3, [r1, #68]	; 0x44
   20070:	ldr	ip, [r1, #32]
   20074:	and	r3, r3, r5
   20078:	add	r3, r3, r3, lsl #1
   2007c:	lsl	r3, r3, #2
   20080:	add	lr, ip, r3
   20084:	ldr	r6, [ip, r3]
   20088:	cmp	r6, #0
   2008c:	ble	200e4 <ftello64@plt+0xea74>
   20090:	ldr	lr, [lr, #8]
   20094:	sub	sl, r7, #1
   20098:	sub	lr, lr, #4
   2009c:	lsl	sl, sl, #2
   200a0:	mov	r3, #0
   200a4:	b	200b4 <ftello64@plt+0xea44>
   200a8:	add	r3, r3, #1
   200ac:	cmp	r3, r6
   200b0:	beq	200e4 <ftello64@plt+0xea74>
   200b4:	ldr	r4, [lr, #4]!
   200b8:	ldr	ip, [r4]
   200bc:	cmp	r5, ip
   200c0:	bne	200a8 <ftello64@plt+0xea38>
   200c4:	ldr	ip, [r4, #8]
   200c8:	cmp	r7, ip
   200cc:	moveq	ip, sl
   200d0:	moveq	r8, r7
   200d4:	beq	2024c <ftello64@plt+0xebdc>
   200d8:	add	r3, r3, #1
   200dc:	cmp	r3, r6
   200e0:	bne	200b4 <ftello64@plt+0xea44>
   200e4:	mov	r6, r1
   200e8:	mov	r7, r0
   200ec:	mov	r1, #1
   200f0:	mov	r0, #56	; 0x38
   200f4:	mov	r9, r2
   200f8:	bl	2d264 <ftello64@plt+0x1bbf4>
   200fc:	subs	r4, r0, #0
   20100:	beq	202d0 <ftello64@plt+0xec60>
   20104:	ldr	r0, [r9, #4]
   20108:	add	r8, r4, #4
   2010c:	cmp	r0, #0
   20110:	str	r0, [r4, #8]
   20114:	ble	2026c <ftello64@plt+0xebfc>
   20118:	str	r0, [r4, #4]
   2011c:	lsl	r0, r0, #2
   20120:	bl	2d2ac <ftello64@plt+0x1bc3c>
   20124:	cmp	r0, #0
   20128:	str	r0, [r4, #12]
   2012c:	beq	202f8 <ftello64@plt+0xec88>
   20130:	ldr	fp, [r9, #4]
   20134:	ldr	r1, [r9, #8]
   20138:	lsl	sl, fp, #2
   2013c:	mov	r2, sl
   20140:	bl	1134c <memcpy@plt>
   20144:	cmp	fp, #0
   20148:	str	r8, [r4, #40]	; 0x28
   2014c:	ble	20210 <ftello64@plt+0xeba0>
   20150:	ldr	ip, [r9, #8]
   20154:	ldr	r9, [r6]
   20158:	add	lr, ip, sl
   2015c:	ldr	sl, [pc, #424]	; 2030c <ftello64@plt+0xec9c>
   20160:	b	201bc <ftello64@plt+0xeb4c>
   20164:	ldrb	r3, [r2, #6]
   20168:	ldrb	r1, [r4, #52]	; 0x34
   2016c:	cmp	r0, #2
   20170:	lsr	r3, r3, #4
   20174:	orr	r3, r3, r1, lsr #5
   20178:	and	r3, r3, #1
   2017c:	bic	r1, r1, #32
   20180:	orr	r3, r1, r3, lsl #5
   20184:	strb	r3, [r4, #52]	; 0x34
   20188:	uxtbeq	r3, r3
   2018c:	orreq	r3, r3, #16
   20190:	strbeq	r3, [r4, #52]	; 0x34
   20194:	beq	201b4 <ftello64@plt+0xeb44>
   20198:	cmp	r0, #4
   2019c:	beq	2025c <ftello64@plt+0xebec>
   201a0:	cmp	r0, #12
   201a4:	beq	201fc <ftello64@plt+0xeb8c>
   201a8:	ldr	r3, [r2, #4]
   201ac:	tst	r3, sl
   201b0:	bne	201fc <ftello64@plt+0xeb8c>
   201b4:	cmp	lr, ip
   201b8:	beq	20210 <ftello64@plt+0xeba0>
   201bc:	ldr	r2, [ip], #4
   201c0:	add	r2, r9, r2, lsl #3
   201c4:	ldrb	r0, [r2, #4]
   201c8:	cmp	r0, #1
   201cc:	bne	20164 <ftello64@plt+0xeaf4>
   201d0:	ldr	r3, [r2, #4]
   201d4:	tst	r3, sl
   201d8:	beq	201b4 <ftello64@plt+0xeb44>
   201dc:	ldrb	r3, [r2, #6]
   201e0:	ldrb	r2, [r4, #52]	; 0x34
   201e4:	lsr	r3, r3, #4
   201e8:	orr	r3, r3, r2, lsr #5
   201ec:	and	r3, r3, #1
   201f0:	bic	r2, r2, #32
   201f4:	orr	r3, r2, r3, lsl #5
   201f8:	strb	r3, [r4, #52]	; 0x34
   201fc:	ldrb	r3, [r4, #52]	; 0x34
   20200:	cmp	lr, ip
   20204:	orr	r3, r3, #128	; 0x80
   20208:	strb	r3, [r4, #52]	; 0x34
   2020c:	bne	201bc <ftello64@plt+0xeb4c>
   20210:	mov	r2, r5
   20214:	mov	r0, r6
   20218:	mov	r1, r4
   2021c:	bl	1a6f8 <ftello64@plt+0x9088>
   20220:	cmp	r0, #0
   20224:	bne	20284 <ftello64@plt+0xec14>
   20228:	mov	r0, r4
   2022c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20230:	ldr	fp, [r4, #12]
   20234:	ldr	r9, [r2, #8]
   20238:	ldr	fp, [fp, ip]
   2023c:	ldr	r9, [r9, ip]
   20240:	sub	ip, ip, #4
   20244:	cmp	fp, r9
   20248:	bne	200a8 <ftello64@plt+0xea38>
   2024c:	subs	r8, r8, #1
   20250:	bpl	20230 <ftello64@plt+0xebc0>
   20254:	mov	r0, r4
   20258:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2025c:	ldrb	r3, [r4, #52]	; 0x34
   20260:	orr	r3, r3, #64	; 0x40
   20264:	strb	r3, [r4, #52]	; 0x34
   20268:	b	201b4 <ftello64@plt+0xeb44>
   2026c:	mov	r3, #0
   20270:	str	r3, [r4, #4]
   20274:	str	r3, [r8, #4]
   20278:	str	r3, [r8, #8]
   2027c:	str	r8, [r4, #40]	; 0x28
   20280:	b	20210 <ftello64@plt+0xeba0>
   20284:	ldr	r0, [r4, #24]
   20288:	bl	153e0 <ftello64@plt+0x3d70>
   2028c:	ldr	r0, [r4, #36]	; 0x24
   20290:	bl	153e0 <ftello64@plt+0x3d70>
   20294:	ldr	r3, [r4, #40]	; 0x28
   20298:	cmp	r8, r3
   2029c:	beq	202b0 <ftello64@plt+0xec40>
   202a0:	ldr	r0, [r3, #8]
   202a4:	bl	153e0 <ftello64@plt+0x3d70>
   202a8:	ldr	r0, [r4, #40]	; 0x28
   202ac:	bl	153e0 <ftello64@plt+0x3d70>
   202b0:	ldr	r0, [r4, #12]
   202b4:	bl	153e0 <ftello64@plt+0x3d70>
   202b8:	ldr	r0, [r4, #48]	; 0x30
   202bc:	bl	153e0 <ftello64@plt+0x3d70>
   202c0:	ldr	r0, [r4, #44]	; 0x2c
   202c4:	bl	153e0 <ftello64@plt+0x3d70>
   202c8:	mov	r0, r4
   202cc:	bl	153e0 <ftello64@plt+0x3d70>
   202d0:	mov	r4, #0
   202d4:	mov	r3, #12
   202d8:	str	r3, [r7]
   202dc:	mov	r0, r4
   202e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202e4:	mov	r4, r7
   202e8:	mov	r0, r4
   202ec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202f0:	mov	r5, r7
   202f4:	b	2006c <ftello64@plt+0xe9fc>
   202f8:	str	r0, [r4, #8]
   202fc:	str	r0, [r4, #4]
   20300:	mov	r0, r4
   20304:	bl	153e0 <ftello64@plt+0x3d70>
   20308:	b	202d0 <ftello64@plt+0xec60>
   2030c:	andeq	pc, r3, r0, lsl #30
   20310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20314:	mov	r6, #0
   20318:	ldr	r5, [r0, #108]	; 0x6c
   2031c:	sub	sp, sp, #36	; 0x24
   20320:	mov	r4, r5
   20324:	cmp	r6, r4
   20328:	bge	20384 <ftello64@plt+0xed14>
   2032c:	add	lr, r6, r4
   20330:	ldr	r7, [r0, #116]	; 0x74
   20334:	add	lr, lr, lr, lsr #31
   20338:	asr	lr, lr, #1
   2033c:	add	ip, lr, lr, lsl #1
   20340:	add	ip, r7, ip, lsl #3
   20344:	ldr	ip, [ip, #4]
   20348:	cmp	r2, ip
   2034c:	ble	20374 <ftello64@plt+0xed04>
   20350:	b	206e4 <ftello64@plt+0xf074>
   20354:	asr	ip, ip, #1
   20358:	mov	r8, ip
   2035c:	add	r4, ip, ip, lsl #1
   20360:	add	r4, r7, r4, lsl #3
   20364:	ldr	r4, [r4, #4]
   20368:	cmp	r2, r4
   2036c:	bgt	206ec <ftello64@plt+0xf07c>
   20370:	mov	lr, ip
   20374:	add	ip, lr, r6
   20378:	cmp	lr, r6
   2037c:	add	ip, ip, ip, lsr #31
   20380:	bgt	20354 <ftello64@plt+0xece4>
   20384:	cmp	r5, r6
   20388:	ble	20458 <ftello64@plt+0xede8>
   2038c:	add	ip, r6, r6, lsl #1
   20390:	ldr	r5, [r0, #116]	; 0x74
   20394:	lsl	ip, ip, #3
   20398:	add	lr, r5, ip
   2039c:	cmn	r6, #1
   203a0:	ldr	lr, [lr, #4]
   203a4:	movne	r6, #0
   203a8:	moveq	r6, #1
   203ac:	cmp	lr, r2
   203b0:	orrne	r6, r6, #1
   203b4:	cmp	r6, #0
   203b8:	bne	20458 <ftello64@plt+0xede8>
   203bc:	ldr	r9, [r0, #84]	; 0x54
   203c0:	mov	r7, r1
   203c4:	mov	r8, r0
   203c8:	str	r3, [sp, #12]
   203cc:	add	r3, ip, #24
   203d0:	str	r2, [sp, #4]
   203d4:	str	r3, [sp, #8]
   203d8:	add	r5, r5, r3
   203dc:	ldr	ip, [r7, #4]
   203e0:	cmp	ip, #0
   203e4:	ble	20448 <ftello64@plt+0xedd8>
   203e8:	sub	ip, ip, #1
   203ec:	ldr	r0, [r5, #-24]	; 0xffffffe8
   203f0:	ldr	r1, [r7, #8]
   203f4:	mov	r4, ip
   203f8:	mov	lr, r6
   203fc:	cmp	lr, r4
   20400:	bcs	2043c <ftello64@plt+0xedcc>
   20404:	add	r2, lr, r4
   20408:	lsr	r2, r2, #1
   2040c:	ldr	r3, [r1, r2, lsl #2]
   20410:	cmp	r0, r3
   20414:	ble	2042c <ftello64@plt+0xedbc>
   20418:	b	20468 <ftello64@plt+0xedf8>
   2041c:	ldr	r4, [r1, r3, lsl #2]
   20420:	cmp	r0, r4
   20424:	bgt	20470 <ftello64@plt+0xee00>
   20428:	mov	r2, r3
   2042c:	add	r3, lr, r2
   20430:	cmp	lr, r2
   20434:	lsr	r3, r3, #1
   20438:	bcc	2041c <ftello64@plt+0xedac>
   2043c:	ldr	r3, [r1, lr, lsl #2]
   20440:	cmp	r0, r3
   20444:	beq	2047c <ftello64@plt+0xee0c>
   20448:	add	r5, r5, #24
   2044c:	ldrb	r3, [r5, #-28]	; 0xffffffe4
   20450:	cmp	r3, #0
   20454:	bne	203dc <ftello64@plt+0xed6c>
   20458:	mov	sl, #0
   2045c:	mov	r0, sl
   20460:	add	sp, sp, #36	; 0x24
   20464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20468:	mov	r3, r2
   2046c:	mov	r2, r4
   20470:	add	lr, r3, #1
   20474:	mov	r4, r2
   20478:	b	203fc <ftello64@plt+0xed8c>
   2047c:	ldr	r2, [sp, #4]
   20480:	ldr	sl, [r5, #-12]
   20484:	ldr	r3, [r5, #-16]
   20488:	add	sl, r2, sl
   2048c:	sub	sl, sl, r3
   20490:	cmp	r2, sl
   20494:	beq	205c4 <ftello64@plt+0xef54>
   20498:	ldr	r2, [r8, #100]	; 0x64
   2049c:	ldr	r3, [r9, #12]
   204a0:	ldr	fp, [r2, sl, lsl #2]
   204a4:	ldr	r4, [r3, r0, lsl #2]
   204a8:	cmp	fp, #0
   204ac:	beq	206f8 <ftello64@plt+0xf088>
   204b0:	ldr	ip, [fp, #8]
   204b4:	cmp	ip, #0
   204b8:	ble	206d0 <ftello64@plt+0xf060>
   204bc:	ldr	lr, [fp, #12]
   204c0:	sub	r0, ip, #1
   204c4:	mov	r1, r6
   204c8:	cmp	r1, r0
   204cc:	bcs	20508 <ftello64@plt+0xee98>
   204d0:	add	r2, r1, r0
   204d4:	lsr	r2, r2, #1
   204d8:	ldr	r3, [lr, r2, lsl #2]
   204dc:	cmp	r4, r3
   204e0:	ble	204f8 <ftello64@plt+0xee88>
   204e4:	b	205b0 <ftello64@plt+0xef40>
   204e8:	ldr	r0, [lr, r3, lsl #2]
   204ec:	cmp	r4, r0
   204f0:	bgt	205b8 <ftello64@plt+0xef48>
   204f4:	mov	r2, r3
   204f8:	add	r3, r2, r1
   204fc:	cmp	r2, r1
   20500:	lsr	r3, r3, #1
   20504:	bhi	204e8 <ftello64@plt+0xee78>
   20508:	ldr	r3, [lr, r1, lsl #2]
   2050c:	cmp	r4, r3
   20510:	beq	20448 <ftello64@plt+0xedd8>
   20514:	lsl	r0, ip, #2
   20518:	str	ip, [sp, #24]
   2051c:	str	ip, [sp, #20]
   20520:	bl	2d2ac <ftello64@plt+0x1bc3c>
   20524:	cmp	r0, #0
   20528:	mov	r3, r0
   2052c:	str	r0, [sp, #28]
   20530:	beq	20770 <ftello64@plt+0xf100>
   20534:	ldr	r2, [fp, #8]
   20538:	ldr	r1, [fp, #12]
   2053c:	lsl	r2, r2, #2
   20540:	bl	1134c <memcpy@plt>
   20544:	mov	r3, r6
   20548:	mov	r1, r4
   2054c:	add	r0, sp, #20
   20550:	str	r3, [sp, #16]
   20554:	bl	1b104 <ftello64@plt+0x9a94>
   20558:	ldr	r2, [sp, #16]
   2055c:	eor	r3, r0, #1
   20560:	cmp	r2, #0
   20564:	orrne	r3, r3, #1
   20568:	tst	r3, #255	; 0xff
   2056c:	bne	20724 <ftello64@plt+0xf0b4>
   20570:	add	r2, sp, #20
   20574:	mov	r1, r9
   20578:	add	r0, sp, #16
   2057c:	ldr	r4, [r8, #100]	; 0x64
   20580:	bl	20034 <ftello64@plt+0xe9c4>
   20584:	str	r0, [r4, sl, lsl #2]
   20588:	ldr	r0, [sp, #28]
   2058c:	bl	153e0 <ftello64@plt+0x3d70>
   20590:	ldr	r3, [r8, #100]	; 0x64
   20594:	ldr	r3, [r3, sl, lsl #2]
   20598:	cmp	r3, #0
   2059c:	bne	20448 <ftello64@plt+0xedd8>
   205a0:	ldr	sl, [sp, #16]
   205a4:	cmp	sl, #0
   205a8:	beq	20448 <ftello64@plt+0xedd8>
   205ac:	b	2045c <ftello64@plt+0xedec>
   205b0:	mov	r3, r2
   205b4:	mov	r2, r0
   205b8:	add	r1, r3, #1
   205bc:	mov	r0, r2
   205c0:	b	204c8 <ftello64@plt+0xee58>
   205c4:	add	r0, r0, r0, lsl #1
   205c8:	ldr	r3, [r9, #20]
   205cc:	mov	lr, r6
   205d0:	add	r3, r3, r0, lsl #2
   205d4:	ldr	r3, [r3, #8]
   205d8:	ldr	r4, [r3]
   205dc:	cmp	lr, ip
   205e0:	bcs	2061c <ftello64@plt+0xefac>
   205e4:	add	r2, lr, ip
   205e8:	lsr	r2, r2, #1
   205ec:	ldr	r3, [r1, r2, lsl #2]
   205f0:	cmp	r4, r3
   205f4:	ble	2060c <ftello64@plt+0xef9c>
   205f8:	b	206bc <ftello64@plt+0xf04c>
   205fc:	ldr	r0, [r1, r3, lsl #2]
   20600:	cmp	r4, r0
   20604:	bgt	206c4 <ftello64@plt+0xf054>
   20608:	mov	r2, r3
   2060c:	add	r3, lr, r2
   20610:	cmp	lr, r2
   20614:	lsr	r3, r3, #1
   20618:	bcc	205fc <ftello64@plt+0xef8c>
   2061c:	ldr	r3, [r1, lr, lsl #2]
   20620:	cmp	r4, r3
   20624:	beq	20448 <ftello64@plt+0xedd8>
   20628:	mov	r3, #1
   2062c:	mov	r0, #4
   20630:	str	r3, [sp, #20]
   20634:	str	r3, [sp, #24]
   20638:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2063c:	cmp	r0, #0
   20640:	str	r0, [sp, #28]
   20644:	movne	ip, r6
   20648:	strne	r4, [r0]
   2064c:	beq	20780 <ftello64@plt+0xf110>
   20650:	ldr	r3, [sp, #72]	; 0x48
   20654:	ldr	r2, [sp, #12]
   20658:	add	r1, sp, #20
   2065c:	mov	r0, r9
   20660:	str	ip, [sp, #16]
   20664:	bl	1eac4 <ftello64@plt+0xd454>
   20668:	ldr	sl, [sp, #24]
   2066c:	cmp	sl, #0
   20670:	mov	r4, r0
   20674:	beq	20698 <ftello64@plt+0xf028>
   20678:	ldm	r7, {r2, r3}
   2067c:	add	r3, r3, sl, lsl #1
   20680:	cmp	r2, r3
   20684:	blt	20748 <ftello64@plt+0xf0d8>
   20688:	add	r1, sp, #20
   2068c:	mov	r0, r7
   20690:	bl	1b688 <ftello64@plt+0xa018>
   20694:	mov	sl, r0
   20698:	ldr	r0, [sp, #28]
   2069c:	bl	153e0 <ftello64@plt+0x3d70>
   206a0:	ldr	r3, [sp, #16]
   206a4:	orr	r2, r4, r3
   206a8:	orrs	r2, r2, sl
   206ac:	bne	20790 <ftello64@plt+0xf120>
   206b0:	ldr	r5, [r8, #116]	; 0x74
   206b4:	ldr	r3, [sp, #8]
   206b8:	b	203d8 <ftello64@plt+0xed68>
   206bc:	mov	r3, r2
   206c0:	mov	r2, ip
   206c4:	add	lr, r3, #1
   206c8:	mov	ip, r2
   206cc:	b	205dc <ftello64@plt+0xef6c>
   206d0:	str	r6, [sp, #20]
   206d4:	str	r6, [sp, #24]
   206d8:	str	r6, [sp, #28]
   206dc:	mov	r3, #0
   206e0:	b	20548 <ftello64@plt+0xeed8>
   206e4:	mov	r8, lr
   206e8:	mov	lr, r4
   206ec:	add	r6, r8, #1
   206f0:	mov	r4, lr
   206f4:	b	20324 <ftello64@plt+0xecb4>
   206f8:	mov	r3, #1
   206fc:	mov	r0, #4
   20700:	str	r3, [sp, #20]
   20704:	str	r3, [sp, #24]
   20708:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2070c:	cmp	r0, #0
   20710:	str	r0, [sp, #28]
   20714:	beq	20738 <ftello64@plt+0xf0c8>
   20718:	str	r4, [r0]
   2071c:	str	fp, [sp, #16]
   20720:	b	20570 <ftello64@plt+0xef00>
   20724:	ldr	r0, [sp, #28]
   20728:	bl	153e0 <ftello64@plt+0x3d70>
   2072c:	ldr	sl, [sp, #16]
   20730:	cmp	sl, #0
   20734:	bne	2045c <ftello64@plt+0xedec>
   20738:	mov	sl, #12
   2073c:	mov	r0, sl
   20740:	add	sp, sp, #36	; 0x24
   20744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20748:	add	sl, sl, r2
   2074c:	ldr	r0, [r7, #8]
   20750:	lsl	r1, sl, #3
   20754:	bl	2d2d8 <ftello64@plt+0x1bc68>
   20758:	lsl	sl, sl, #1
   2075c:	cmp	r0, #0
   20760:	beq	207a8 <ftello64@plt+0xf138>
   20764:	str	r0, [r7, #8]
   20768:	str	sl, [r7]
   2076c:	b	20688 <ftello64@plt+0xf018>
   20770:	str	r3, [sp, #24]
   20774:	str	r3, [sp, #20]
   20778:	mov	r3, #12
   2077c:	b	20548 <ftello64@plt+0xeed8>
   20780:	str	r0, [sp, #24]
   20784:	str	r0, [sp, #20]
   20788:	mov	ip, #12
   2078c:	b	20650 <ftello64@plt+0xefe0>
   20790:	cmp	r3, #0
   20794:	movne	sl, r3
   20798:	bne	2045c <ftello64@plt+0xedec>
   2079c:	cmp	r4, #0
   207a0:	movne	sl, r4
   207a4:	b	2045c <ftello64@plt+0xedec>
   207a8:	mov	sl, #12
   207ac:	b	20698 <ftello64@plt+0xf028>
   207b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   207b4:	mov	sl, r2
   207b8:	ldr	r2, [r0, #100]	; 0x64
   207bc:	sub	sp, sp, #116	; 0x74
   207c0:	mov	ip, #0
   207c4:	ldr	r8, [r2, sl, lsl #2]
   207c8:	mov	r5, r3
   207cc:	cmp	r8, ip
   207d0:	lsl	r3, sl, #2
   207d4:	str	r3, [sp, #36]	; 0x24
   207d8:	str	r0, [sp, #32]
   207dc:	mov	fp, r1
   207e0:	ldr	r6, [r0, #84]	; 0x54
   207e4:	str	ip, [sp, #64]	; 0x40
   207e8:	ldr	r3, [r5, #4]
   207ec:	beq	20fc8 <ftello64@plt+0xf958>
   207f0:	add	r2, r8, #4
   207f4:	cmp	r3, ip
   207f8:	str	r2, [sp, #20]
   207fc:	bne	2083c <ftello64@plt+0xf1cc>
   20800:	ldr	r3, [fp]
   20804:	mov	r2, #0
   20808:	str	r2, [r3, sl, lsl #2]
   2080c:	ldr	r3, [sp, #20]
   20810:	cmp	r3, #0
   20814:	beq	20830 <ftello64@plt+0xf1c0>
   20818:	ldr	r3, [sp, #32]
   2081c:	ldr	r3, [r3, #100]	; 0x64
   20820:	ldr	r3, [r3, sl, lsl #2]
   20824:	ldrb	r3, [r3, #52]	; 0x34
   20828:	ands	r3, r3, #64	; 0x40
   2082c:	bne	20928 <ftello64@plt+0xf2b8>
   20830:	mov	r0, r3
   20834:	add	sp, sp, #116	; 0x74
   20838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2083c:	add	r0, sp, #112	; 0x70
   20840:	mov	r2, r5
   20844:	str	ip, [r0, #-28]!	; 0xffffffe4
   20848:	mov	r1, r6
   2084c:	bl	20034 <ftello64@plt+0xe9c4>
   20850:	ldr	r3, [sp, #84]	; 0x54
   20854:	cmp	r3, #0
   20858:	mov	r9, r0
   2085c:	bne	20830 <ftello64@plt+0xf1c0>
   20860:	ldr	r7, [r0, #28]
   20864:	cmp	r7, #0
   20868:	addne	r3, r0, #28
   2086c:	strne	r3, [sp, #16]
   20870:	bne	20cc0 <ftello64@plt+0xf650>
   20874:	ldr	r0, [r5, #4]
   20878:	str	r7, [r9, #32]
   2087c:	str	r0, [r9, #28]
   20880:	lsl	r0, r0, #2
   20884:	bl	2d2ac <ftello64@plt+0x1bc3c>
   20888:	add	r3, r9, #28
   2088c:	str	r3, [sp, #16]
   20890:	cmp	r0, #0
   20894:	str	r0, [r9, #36]	; 0x24
   20898:	beq	20e3c <ftello64@plt+0xf7cc>
   2089c:	ldr	r2, [r5, #4]
   208a0:	str	r7, [sp, #84]	; 0x54
   208a4:	cmp	r2, #0
   208a8:	movgt	r4, r3
   208ac:	strgt	r8, [sp, #24]
   208b0:	strgt	sl, [sp, #28]
   208b4:	bgt	208f8 <ftello64@plt+0xf288>
   208b8:	b	20cc0 <ftello64@plt+0xf650>
   208bc:	ldr	r2, [r9, #32]
   208c0:	ldr	r0, [r9, #28]
   208c4:	add	r2, r2, r1, lsl #1
   208c8:	cmp	r0, r2
   208cc:	blt	20fa0 <ftello64@plt+0xf930>
   208d0:	mov	r1, r8
   208d4:	mov	r0, r4
   208d8:	bl	1b688 <ftello64@plt+0xa018>
   208dc:	cmp	r0, #0
   208e0:	str	r0, [sp, #84]	; 0x54
   208e4:	bne	20e3c <ftello64@plt+0xf7cc>
   208e8:	ldr	r2, [r5, #4]
   208ec:	add	r7, r7, #1
   208f0:	cmp	r7, r2
   208f4:	bge	20cb8 <ftello64@plt+0xf648>
   208f8:	ldr	r3, [r5, #8]
   208fc:	ldr	r1, [r6, #28]
   20900:	ldr	r3, [r3, r7, lsl #2]
   20904:	add	r3, r3, r3, lsl #1
   20908:	adds	r8, r1, r3, lsl #2
   2090c:	beq	2091c <ftello64@plt+0xf2ac>
   20910:	ldr	r1, [r8, #4]
   20914:	cmp	r1, #0
   20918:	bne	208bc <ftello64@plt+0xf24c>
   2091c:	mov	r3, #0
   20920:	str	r3, [sp, #84]	; 0x54
   20924:	b	208ec <ftello64@plt+0xf27c>
   20928:	ldr	r4, [sp, #32]
   2092c:	mov	r3, #0
   20930:	mov	r0, r3
   20934:	ldr	ip, [r4, #108]	; 0x6c
   20938:	mov	r3, ip
   2093c:	cmp	r0, r3
   20940:	bge	2099c <ftello64@plt+0xf32c>
   20944:	add	r2, r0, r3
   20948:	ldr	lr, [r4, #116]	; 0x74
   2094c:	add	r2, r2, r2, lsr #31
   20950:	asr	r2, r2, #1
   20954:	add	r1, r2, r2, lsl #1
   20958:	add	r1, lr, r1, lsl #3
   2095c:	ldr	r1, [r1, #4]
   20960:	cmp	sl, r1
   20964:	ble	2098c <ftello64@plt+0xf31c>
   20968:	b	20ca4 <ftello64@plt+0xf634>
   2096c:	asr	r3, r3, #1
   20970:	mov	r5, r3
   20974:	add	r1, r3, r3, lsl #1
   20978:	add	r1, lr, r1, lsl #3
   2097c:	ldr	r1, [r1, #4]
   20980:	cmp	sl, r1
   20984:	bgt	20cac <ftello64@plt+0xf63c>
   20988:	mov	r2, r3
   2098c:	add	r3, r2, r0
   20990:	cmp	r2, r0
   20994:	add	r3, r3, r3, lsr #31
   20998:	bgt	2096c <ftello64@plt+0xf2fc>
   2099c:	cmp	ip, r0
   209a0:	str	r0, [sp, #40]	; 0x28
   209a4:	ble	20c94 <ftello64@plt+0xf624>
   209a8:	ldr	r3, [sp, #32]
   209ac:	add	r2, r0, r0, lsl #1
   209b0:	ldr	r3, [r3, #116]	; 0x74
   209b4:	lsl	r2, r2, #3
   209b8:	add	r3, r3, r2
   209bc:	str	r2, [sp, #56]	; 0x38
   209c0:	ldr	r3, [r3, #4]
   209c4:	cmp	sl, r3
   209c8:	bne	20c94 <ftello64@plt+0xf624>
   209cc:	ldr	r3, [sp, #40]	; 0x28
   209d0:	cmn	r3, #1
   209d4:	beq	20c94 <ftello64@plt+0xf624>
   209d8:	ldr	r3, [sp, #20]
   209dc:	ldr	r2, [sp, #32]
   209e0:	ldr	r0, [r3, #4]
   209e4:	mov	r3, #0
   209e8:	cmp	r0, r3
   209ec:	str	r3, [sp, #84]	; 0x54
   209f0:	ldr	r8, [r2, #84]	; 0x54
   209f4:	ble	20c94 <ftello64@plt+0xf624>
   209f8:	str	r3, [sp, #16]
   209fc:	add	r3, fp, #24
   20a00:	str	r3, [sp, #44]	; 0x2c
   20a04:	add	r3, fp, #20
   20a08:	str	r3, [sp, #48]	; 0x30
   20a0c:	b	20a2c <ftello64@plt+0xf3bc>
   20a10:	cmp	r3, #4
   20a14:	beq	20a68 <ftello64@plt+0xf3f8>
   20a18:	ldr	r3, [sp, #16]
   20a1c:	add	r3, r3, #1
   20a20:	cmp	r3, r0
   20a24:	str	r3, [sp, #16]
   20a28:	bge	20c84 <ftello64@plt+0xf614>
   20a2c:	ldr	r3, [sp, #20]
   20a30:	ldr	ip, [sp, #16]
   20a34:	ldr	r2, [fp, #8]
   20a38:	ldr	r1, [r3, #8]
   20a3c:	ldr	r3, [r8]
   20a40:	ldr	r6, [r1, ip, lsl #2]
   20a44:	cmp	r6, r2
   20a48:	add	r3, r3, r6, lsl #3
   20a4c:	ldrb	r3, [r3, #4]
   20a50:	bne	20a10 <ftello64@plt+0xf3a0>
   20a54:	ldr	r2, [fp, #12]
   20a58:	cmp	sl, r2
   20a5c:	beq	20a18 <ftello64@plt+0xf3a8>
   20a60:	cmp	r3, #4
   20a64:	bne	20a18 <ftello64@plt+0xf3a8>
   20a68:	ldr	r3, [sp, #32]
   20a6c:	ldr	r2, [sp, #56]	; 0x38
   20a70:	ldr	r4, [sp, #40]	; 0x28
   20a74:	ldr	r7, [r3, #116]	; 0x74
   20a78:	add	r3, r6, r6, lsl #1
   20a7c:	add	r7, r7, r2
   20a80:	lsl	r3, r3, #2
   20a84:	str	r3, [sp, #28]
   20a88:	lsl	r3, r6, #2
   20a8c:	str	r3, [sp, #24]
   20a90:	mov	r5, r2
   20a94:	b	20ab0 <ftello64@plt+0xf440>
   20a98:	ldrb	r3, [r7, #20]
   20a9c:	add	r4, r4, #1
   20aa0:	add	r5, r5, #24
   20aa4:	cmp	r3, #0
   20aa8:	add	r7, r7, #24
   20aac:	beq	20e60 <ftello64@plt+0xf7f0>
   20ab0:	ldr	r3, [r7]
   20ab4:	cmp	r6, r3
   20ab8:	bne	20a98 <ftello64@plt+0xf428>
   20abc:	ldr	r3, [r7, #8]
   20ac0:	ldr	r9, [r7, #12]
   20ac4:	sub	r9, r9, r3
   20ac8:	cmp	r9, #0
   20acc:	add	r9, sl, r9
   20ad0:	ldreq	r3, [r8, #20]
   20ad4:	ldreq	r2, [sp, #28]
   20ad8:	ldrne	r3, [r8, #12]
   20adc:	addeq	r3, r3, r2
   20ae0:	ldrne	r2, [sp, #24]
   20ae4:	ldreq	r3, [r3, #8]
   20ae8:	ldrne	ip, [r3, r2]
   20aec:	ldreq	ip, [r3]
   20af0:	ldr	r3, [fp, #12]
   20af4:	cmp	r9, r3
   20af8:	bgt	20a98 <ftello64@plt+0xf428>
   20afc:	ldr	r3, [fp]
   20b00:	ldr	r3, [r3, r9, lsl #2]
   20b04:	cmp	r3, #0
   20b08:	beq	20a98 <ftello64@plt+0xf428>
   20b0c:	ldr	r0, [r3, #8]
   20b10:	cmp	r0, #0
   20b14:	ble	20a98 <ftello64@plt+0xf428>
   20b18:	ldr	lr, [r3, #12]
   20b1c:	sub	r0, r0, #1
   20b20:	mov	r1, #0
   20b24:	cmp	r1, r0
   20b28:	bcs	20b64 <ftello64@plt+0xf4f4>
   20b2c:	add	r2, r1, r0
   20b30:	lsr	r2, r2, #1
   20b34:	ldr	r3, [lr, r2, lsl #2]
   20b38:	cmp	r3, ip
   20b3c:	bge	20b54 <ftello64@plt+0xf4e4>
   20b40:	b	20e4c <ftello64@plt+0xf7dc>
   20b44:	ldr	r0, [lr, r3, lsl #2]
   20b48:	cmp	ip, r0
   20b4c:	bgt	20e54 <ftello64@plt+0xf7e4>
   20b50:	mov	r2, r3
   20b54:	add	r3, r1, r2
   20b58:	cmp	r1, r2
   20b5c:	lsr	r3, r3, #1
   20b60:	bcc	20b44 <ftello64@plt+0xf4d4>
   20b64:	ldr	r3, [lr, r1, lsl #2]
   20b68:	cmp	ip, r3
   20b6c:	bne	20a98 <ftello64@plt+0xf428>
   20b70:	str	r9, [sp, #8]
   20b74:	stm	sp, {sl, ip}
   20b78:	mov	r3, r6
   20b7c:	ldr	r2, [sp, #44]	; 0x2c
   20b80:	ldr	r1, [sp, #48]	; 0x30
   20b84:	ldr	r0, [sp, #32]
   20b88:	bl	1f654 <ftello64@plt+0xdfe4>
   20b8c:	cmp	r0, #0
   20b90:	bne	20a98 <ftello64@plt+0xf428>
   20b94:	ldr	r3, [sp, #84]	; 0x54
   20b98:	cmp	r3, #0
   20b9c:	beq	20f48 <ftello64@plt+0xf8d8>
   20ba0:	mov	r1, r4
   20ba4:	add	r0, sp, #100	; 0x64
   20ba8:	str	r6, [sp, #92]	; 0x5c
   20bac:	str	sl, [sp, #96]	; 0x60
   20bb0:	bl	1b104 <ftello64@plt+0x9a94>
   20bb4:	cmp	r0, #0
   20bb8:	beq	21208 <ftello64@plt+0xfb98>
   20bbc:	ldr	r3, [sp, #84]	; 0x54
   20bc0:	ldr	r2, [sp, #36]	; 0x24
   20bc4:	add	r1, sp, #84	; 0x54
   20bc8:	ldr	r0, [sp, #32]
   20bcc:	ldr	r3, [r3, r2]
   20bd0:	str	r3, [sp, #52]	; 0x34
   20bd4:	bl	21250 <ftello64@plt+0xfbe0>
   20bd8:	subs	ip, r0, #0
   20bdc:	bne	20f74 <ftello64@plt+0xf904>
   20be0:	ldr	r7, [fp, #4]
   20be4:	cmp	r7, #0
   20be8:	beq	20e6c <ftello64@plt+0xf7fc>
   20bec:	cmp	sl, #0
   20bf0:	ldr	r9, [sp, #84]	; 0x54
   20bf4:	blt	20e70 <ftello64@plt+0xf800>
   20bf8:	str	r4, [sp, #60]	; 0x3c
   20bfc:	mov	r4, ip
   20c00:	b	20c64 <ftello64@plt+0xf5f4>
   20c04:	ldr	ip, [r9]
   20c08:	cmp	ip, #0
   20c0c:	add	r2, ip, #4
   20c10:	beq	20c50 <ftello64@plt+0xf5e0>
   20c14:	bl	1b53c <ftello64@plt+0x9ecc>
   20c18:	add	r2, sp, #72	; 0x48
   20c1c:	mov	r1, r8
   20c20:	mov	ip, r0
   20c24:	cmp	ip, #0
   20c28:	add	r0, sp, #68	; 0x44
   20c2c:	str	ip, [sp, #68]	; 0x44
   20c30:	bne	20f74 <ftello64@plt+0xf904>
   20c34:	bl	20034 <ftello64@plt+0xe9c4>
   20c38:	str	r0, [r7]
   20c3c:	ldr	r0, [sp, #80]	; 0x50
   20c40:	bl	153e0 <ftello64@plt+0x3d70>
   20c44:	ldr	ip, [sp, #68]	; 0x44
   20c48:	cmp	ip, #0
   20c4c:	bne	20f74 <ftello64@plt+0xf904>
   20c50:	add	r4, r4, #1
   20c54:	cmp	sl, r4
   20c58:	add	r7, r7, #4
   20c5c:	add	r9, r9, #4
   20c60:	blt	21210 <ftello64@plt+0xfba0>
   20c64:	ldr	r2, [r7]
   20c68:	add	r0, sp, #72	; 0x48
   20c6c:	cmp	r2, #0
   20c70:	add	r1, r2, #4
   20c74:	bne	20c04 <ftello64@plt+0xf594>
   20c78:	ldr	r2, [r9]
   20c7c:	str	r2, [r7]
   20c80:	b	20c50 <ftello64@plt+0xf5e0>
   20c84:	ldr	r3, [sp, #84]	; 0x54
   20c88:	cmp	r3, #0
   20c8c:	movne	r3, #0
   20c90:	bne	20f84 <ftello64@plt+0xf914>
   20c94:	mov	r3, #0
   20c98:	mov	r0, r3
   20c9c:	add	sp, sp, #116	; 0x74
   20ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ca4:	mov	r5, r2
   20ca8:	mov	r2, r3
   20cac:	add	r0, r5, #1
   20cb0:	mov	r3, r2
   20cb4:	b	2093c <ftello64@plt+0xf2cc>
   20cb8:	ldr	r8, [sp, #24]
   20cbc:	ldr	sl, [sp, #28]
   20cc0:	ldr	r3, [r8, #8]
   20cc4:	cmp	r3, #0
   20cc8:	beq	20d44 <ftello64@plt+0xf6d4>
   20ccc:	ldr	r4, [r9, #32]
   20cd0:	cmp	r4, #0
   20cd4:	beq	20d44 <ftello64@plt+0xf6d4>
   20cd8:	ldr	r2, [r5, #4]
   20cdc:	add	r3, r3, r4
   20ce0:	ldr	r4, [r5]
   20ce4:	add	r2, r3, r2
   20ce8:	cmp	r2, r4
   20cec:	bgt	2122c <ftello64@plt+0xfbbc>
   20cf0:	ldr	r2, [sp, #16]
   20cf4:	ldr	r1, [sp, #20]
   20cf8:	mov	r0, r5
   20cfc:	bl	1b2b0 <ftello64@plt+0x9c40>
   20d00:	cmp	r0, #0
   20d04:	mov	r3, r0
   20d08:	str	r0, [sp, #64]	; 0x40
   20d0c:	bne	20830 <ftello64@plt+0xf1c0>
   20d10:	ldr	r1, [fp, #20]
   20d14:	cmp	r1, #0
   20d18:	bne	20d58 <ftello64@plt+0xf6e8>
   20d1c:	mov	r2, r5
   20d20:	mov	r1, r6
   20d24:	add	r0, sp, #64	; 0x40
   20d28:	ldr	r4, [fp]
   20d2c:	bl	20034 <ftello64@plt+0xe9c4>
   20d30:	ldr	r3, [sp, #64]	; 0x40
   20d34:	cmp	r3, #0
   20d38:	str	r0, [r4, sl, lsl #2]
   20d3c:	beq	2080c <ftello64@plt+0xf19c>
   20d40:	b	20830 <ftello64@plt+0xf1c0>
   20d44:	ldr	r1, [fp, #20]
   20d48:	mov	r3, #0
   20d4c:	cmp	r1, #0
   20d50:	str	r3, [sp, #64]	; 0x40
   20d54:	beq	20d1c <ftello64@plt+0xf6ac>
   20d58:	ldr	r3, [sp, #32]
   20d5c:	ldr	r3, [r3, #116]	; 0x74
   20d60:	str	r3, [sp, #16]
   20d64:	ble	20e30 <ftello64@plt+0xf7c0>
   20d68:	mov	r9, #0
   20d6c:	ldr	r3, [fp, #24]
   20d70:	ldr	ip, [sp, #16]
   20d74:	ldr	r3, [r3, r9, lsl #2]
   20d78:	add	r3, r3, r3, lsl #1
   20d7c:	add	r2, ip, r3, lsl #3
   20d80:	ldr	r0, [r2, #8]
   20d84:	cmp	sl, r0
   20d88:	ble	20e24 <ftello64@plt+0xf7b4>
   20d8c:	ldr	r0, [r2, #4]
   20d90:	cmp	sl, r0
   20d94:	bgt	20e24 <ftello64@plt+0xf7b4>
   20d98:	ldr	r0, [ip, r3, lsl #3]
   20d9c:	ldr	r2, [r2, #12]
   20da0:	ldr	r3, [r6]
   20da4:	cmp	sl, r2
   20da8:	ldr	r7, [r3, r0, lsl #3]
   20dac:	beq	20fdc <ftello64@plt+0xf96c>
   20db0:	ldr	r0, [r5, #4]
   20db4:	cmp	r0, #0
   20db8:	ble	20e24 <ftello64@plt+0xf7b4>
   20dbc:	mov	r4, #0
   20dc0:	b	20dd0 <ftello64@plt+0xf760>
   20dc4:	cmp	r4, r0
   20dc8:	bge	20e20 <ftello64@plt+0xf7b0>
   20dcc:	ldr	r3, [r6]
   20dd0:	ldr	r2, [r5, #8]
   20dd4:	ldr	r1, [r2, r4, lsl #2]
   20dd8:	add	r4, r4, #1
   20ddc:	add	r2, r3, r1, lsl #3
   20de0:	ldrb	r2, [r2, #4]
   20de4:	sub	r2, r2, #8
   20de8:	cmp	r2, #1
   20dec:	bhi	20dc4 <ftello64@plt+0xf754>
   20df0:	ldr	r3, [r3, r1, lsl #3]
   20df4:	cmp	r7, r3
   20df8:	bne	20dc4 <ftello64@plt+0xf754>
   20dfc:	ldr	r3, [sp, #20]
   20e00:	mov	r2, r5
   20e04:	mov	r0, r6
   20e08:	bl	1f92c <ftello64@plt+0xe2bc>
   20e0c:	cmp	r0, #0
   20e10:	bne	211e8 <ftello64@plt+0xfb78>
   20e14:	ldr	r0, [r5, #4]
   20e18:	cmp	r4, r0
   20e1c:	blt	20dcc <ftello64@plt+0xf75c>
   20e20:	ldr	r1, [fp, #20]
   20e24:	add	r9, r9, #1
   20e28:	cmp	r9, r1
   20e2c:	blt	20d6c <ftello64@plt+0xf6fc>
   20e30:	mov	r3, #0
   20e34:	str	r3, [sp, #64]	; 0x40
   20e38:	b	20d1c <ftello64@plt+0xf6ac>
   20e3c:	mov	r3, #12
   20e40:	mov	r0, r3
   20e44:	add	sp, sp, #116	; 0x74
   20e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20e4c:	mov	r3, r2
   20e50:	mov	r2, r0
   20e54:	add	r1, r3, #1
   20e58:	mov	r0, r2
   20e5c:	b	20b24 <ftello64@plt+0xf4b4>
   20e60:	ldr	r3, [sp, #20]
   20e64:	ldr	r0, [r3, #4]
   20e68:	b	20a18 <ftello64@plt+0xf3a8>
   20e6c:	ldr	r9, [sp, #84]	; 0x54
   20e70:	ldr	lr, [sp, #104]	; 0x68
   20e74:	ldr	r3, [sp, #36]	; 0x24
   20e78:	ldr	r2, [sp, #52]	; 0x34
   20e7c:	cmp	lr, #0
   20e80:	str	r2, [r9, r3]
   20e84:	ble	20ee8 <ftello64@plt+0xf878>
   20e88:	sub	r7, lr, #1
   20e8c:	ldr	ip, [sp, #108]	; 0x6c
   20e90:	mov	r0, r7
   20e94:	mov	r1, #0
   20e98:	cmp	r1, r0
   20e9c:	bcs	20ed8 <ftello64@plt+0xf868>
   20ea0:	add	r2, r1, r0
   20ea4:	lsr	r2, r2, #1
   20ea8:	ldr	r3, [ip, r2, lsl #2]
   20eac:	cmp	r4, r3
   20eb0:	ble	20ec8 <ftello64@plt+0xf858>
   20eb4:	b	20ef8 <ftello64@plt+0xf888>
   20eb8:	ldr	r0, [ip, r3, lsl #2]
   20ebc:	cmp	r4, r0
   20ec0:	bgt	20f00 <ftello64@plt+0xf890>
   20ec4:	mov	r2, r3
   20ec8:	add	r3, r2, r1
   20ecc:	cmp	r2, r1
   20ed0:	lsr	r3, r3, #1
   20ed4:	bhi	20eb8 <ftello64@plt+0xf848>
   20ed8:	ldr	r2, [ip, r1, lsl #2]
   20edc:	add	r3, ip, r1, lsl #2
   20ee0:	cmp	r4, r2
   20ee4:	beq	20f0c <ftello64@plt+0xf89c>
   20ee8:	ldr	r3, [sp, #32]
   20eec:	ldr	r7, [r3, #116]	; 0x74
   20ef0:	add	r7, r7, r5
   20ef4:	b	20a98 <ftello64@plt+0xf428>
   20ef8:	mov	r3, r2
   20efc:	mov	r2, r0
   20f00:	add	r1, r3, #1
   20f04:	mov	r0, r2
   20f08:	b	20e98 <ftello64@plt+0xf828>
   20f0c:	cmp	lr, r1
   20f10:	movgt	lr, #0
   20f14:	movle	lr, #1
   20f18:	orrs	r2, lr, r1, lsr #31
   20f1c:	bne	20ee8 <ftello64@plt+0xf878>
   20f20:	cmp	r1, r7
   20f24:	str	r7, [sp, #104]	; 0x68
   20f28:	bge	20ee8 <ftello64@plt+0xf878>
   20f2c:	ldr	r2, [r3, #4]
   20f30:	add	r1, r1, #1
   20f34:	str	r2, [r3], #4
   20f38:	ldr	r2, [sp, #104]	; 0x68
   20f3c:	cmp	r1, r2
   20f40:	blt	20f2c <ftello64@plt+0xf8bc>
   20f44:	b	20ee8 <ftello64@plt+0xf878>
   20f48:	mov	ip, fp
   20f4c:	add	lr, sp, #84	; 0x54
   20f50:	ldm	ip!, {r0, r1, r2, r3}
   20f54:	stmia	lr!, {r0, r1, r2, r3}
   20f58:	ldm	ip, {r0, r1, r2}
   20f5c:	stm	lr, {r0, r1, r2}
   20f60:	mov	r1, ip
   20f64:	add	r0, sp, #100	; 0x64
   20f68:	bl	1b4c4 <ftello64@plt+0x9e54>
   20f6c:	subs	ip, r0, #0
   20f70:	beq	20ba0 <ftello64@plt+0xf530>
   20f74:	mov	r3, ip
   20f78:	ldr	r2, [sp, #84]	; 0x54
   20f7c:	cmp	r2, #0
   20f80:	beq	20830 <ftello64@plt+0xf1c0>
   20f84:	ldr	r0, [sp, #108]	; 0x6c
   20f88:	str	r3, [sp, #16]
   20f8c:	bl	153e0 <ftello64@plt+0x3d70>
   20f90:	ldr	r3, [sp, #16]
   20f94:	mov	r0, r3
   20f98:	add	sp, sp, #116	; 0x74
   20f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20fa0:	add	r2, r1, r0
   20fa4:	ldr	r0, [r9, #36]	; 0x24
   20fa8:	lsl	r1, r2, #3
   20fac:	lsl	sl, r2, #1
   20fb0:	bl	2d2d8 <ftello64@plt+0x1bc68>
   20fb4:	cmp	r0, #0
   20fb8:	beq	20e3c <ftello64@plt+0xf7cc>
   20fbc:	str	r0, [r9, #36]	; 0x24
   20fc0:	str	sl, [r9, #28]
   20fc4:	b	208d0 <ftello64@plt+0xf260>
   20fc8:	cmp	r3, #0
   20fcc:	strne	r8, [sp, #20]
   20fd0:	bne	20d1c <ftello64@plt+0xf6ac>
   20fd4:	str	r3, [sp, #20]
   20fd8:	b	20800 <ftello64@plt+0xf190>
   20fdc:	ldr	r2, [r5, #4]
   20fe0:	cmp	r2, #0
   20fe4:	mov	r1, r2
   20fe8:	str	r2, [sp, #24]
   20fec:	ble	20e20 <ftello64@plt+0xf7b0>
   20ff0:	ldr	lr, [r5, #8]
   20ff4:	mvn	r4, #0
   20ff8:	mov	r2, lr
   20ffc:	add	r1, lr, r1, lsl #2
   21000:	mov	r8, r4
   21004:	str	r6, [sp, #28]
   21008:	b	21028 <ftello64@plt+0xf9b8>
   2100c:	cmp	ip, #9
   21010:	bne	21020 <ftello64@plt+0xf9b0>
   21014:	ldr	ip, [r6]
   21018:	cmp	r7, ip
   2101c:	moveq	r4, r0
   21020:	cmp	r1, r2
   21024:	beq	21050 <ftello64@plt+0xf9e0>
   21028:	ldr	r0, [r2], #4
   2102c:	add	r6, r3, r0, lsl #3
   21030:	ldrb	ip, [r6, #4]
   21034:	cmp	ip, #8
   21038:	bne	2100c <ftello64@plt+0xf99c>
   2103c:	ldr	ip, [r3, r0, lsl #3]
   21040:	cmp	r7, ip
   21044:	moveq	r8, r0
   21048:	cmp	r1, r2
   2104c:	bne	21028 <ftello64@plt+0xf9b8>
   21050:	cmp	r8, #0
   21054:	ldr	r6, [sp, #28]
   21058:	mov	r3, r8
   2105c:	blt	2121c <ftello64@plt+0xfbac>
   21060:	mov	r1, r8
   21064:	ldr	r3, [sp, #20]
   21068:	mov	r2, r5
   2106c:	mov	r0, r6
   21070:	bl	1f92c <ftello64@plt+0xe2bc>
   21074:	cmp	r0, #0
   21078:	bne	211e8 <ftello64@plt+0xfb78>
   2107c:	cmp	r4, #0
   21080:	blt	20e20 <ftello64@plt+0xf7b0>
   21084:	ldr	r3, [r5, #4]
   21088:	cmp	r3, #0
   2108c:	ble	20e20 <ftello64@plt+0xf7b0>
   21090:	ldr	lr, [r5, #8]
   21094:	str	sl, [sp, #28]
   21098:	ldr	sl, [sp, #20]
   2109c:	str	r9, [sp, #24]
   210a0:	mov	r7, #0
   210a4:	mov	r9, r3
   210a8:	ldr	r1, [lr, r7, lsl #2]
   210ac:	ldr	r3, [r6, #28]
   210b0:	add	r8, r1, r1, lsl #1
   210b4:	lsl	r8, r8, #2
   210b8:	add	r3, r3, r8
   210bc:	ldr	ip, [r3, #4]
   210c0:	cmp	ip, #0
   210c4:	ble	21120 <ftello64@plt+0xfab0>
   210c8:	ldr	lr, [r3, #8]
   210cc:	sub	ip, ip, #1
   210d0:	mov	r0, #0
   210d4:	cmp	r0, ip
   210d8:	bcs	21114 <ftello64@plt+0xfaa4>
   210dc:	add	r2, r0, ip
   210e0:	lsr	r2, r2, #1
   210e4:	ldr	r3, [lr, r2, lsl #2]
   210e8:	cmp	r4, r3
   210ec:	ble	21104 <ftello64@plt+0xfa94>
   210f0:	b	211c0 <ftello64@plt+0xfb50>
   210f4:	ldr	ip, [lr, r3, lsl #2]
   210f8:	cmp	r4, ip
   210fc:	bgt	211c8 <ftello64@plt+0xfb58>
   21100:	mov	r2, r3
   21104:	add	r3, r2, r0
   21108:	cmp	r2, r0
   2110c:	lsr	r3, r3, #1
   21110:	bhi	210f4 <ftello64@plt+0xfa84>
   21114:	ldr	r3, [lr, r0, lsl #2]
   21118:	cmp	r4, r3
   2111c:	beq	211ac <ftello64@plt+0xfb3c>
   21120:	ldr	r3, [r6, #24]
   21124:	add	r8, r3, r8
   21128:	ldr	ip, [r8, #4]
   2112c:	cmp	ip, #0
   21130:	ble	2118c <ftello64@plt+0xfb1c>
   21134:	ldr	lr, [r8, #8]
   21138:	sub	ip, ip, #1
   2113c:	mov	r0, #0
   21140:	cmp	r0, ip
   21144:	bcs	21180 <ftello64@plt+0xfb10>
   21148:	add	r2, r0, ip
   2114c:	lsr	r2, r2, #1
   21150:	ldr	r3, [lr, r2, lsl #2]
   21154:	cmp	r3, r4
   21158:	bge	21170 <ftello64@plt+0xfb00>
   2115c:	b	211d4 <ftello64@plt+0xfb64>
   21160:	ldr	ip, [lr, r3, lsl #2]
   21164:	cmp	r4, ip
   21168:	bgt	211dc <ftello64@plt+0xfb6c>
   2116c:	mov	r2, r3
   21170:	add	r3, r0, r2
   21174:	cmp	r0, r2
   21178:	lsr	r3, r3, #1
   2117c:	bcc	21160 <ftello64@plt+0xfaf0>
   21180:	ldr	r3, [lr, r0, lsl #2]
   21184:	cmp	r4, r3
   21188:	beq	211ac <ftello64@plt+0xfb3c>
   2118c:	mov	r3, sl
   21190:	mov	r2, r5
   21194:	mov	r0, r6
   21198:	bl	1f92c <ftello64@plt+0xe2bc>
   2119c:	cmp	r0, #0
   211a0:	bne	211e8 <ftello64@plt+0xfb78>
   211a4:	ldr	r9, [r5, #4]
   211a8:	sub	r7, r7, #1
   211ac:	add	r7, r7, #1
   211b0:	cmp	r7, r9
   211b4:	bge	211f8 <ftello64@plt+0xfb88>
   211b8:	ldr	lr, [r5, #8]
   211bc:	b	210a8 <ftello64@plt+0xfa38>
   211c0:	mov	r3, r2
   211c4:	mov	r2, ip
   211c8:	add	r0, r3, #1
   211cc:	mov	ip, r2
   211d0:	b	210d4 <ftello64@plt+0xfa64>
   211d4:	mov	r3, r2
   211d8:	mov	r2, ip
   211dc:	add	r0, r3, #1
   211e0:	mov	ip, r2
   211e4:	b	21140 <ftello64@plt+0xfad0>
   211e8:	mov	r3, r0
   211ec:	mov	r0, r3
   211f0:	add	sp, sp, #116	; 0x74
   211f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   211f8:	ldr	r9, [sp, #24]
   211fc:	ldr	sl, [sp, #28]
   21200:	ldr	r1, [fp, #20]
   21204:	b	20e24 <ftello64@plt+0xf7b4>
   21208:	mov	r3, #12
   2120c:	b	20f78 <ftello64@plt+0xf908>
   21210:	ldr	r4, [sp, #60]	; 0x3c
   21214:	ldr	r9, [sp, #84]	; 0x54
   21218:	b	20e70 <ftello64@plt+0xf800>
   2121c:	cmp	r4, #0
   21220:	ldrge	r3, [sp, #24]
   21224:	bge	21094 <ftello64@plt+0xfa24>
   21228:	b	20e20 <ftello64@plt+0xf7b0>
   2122c:	add	r4, r3, r4
   21230:	ldr	r0, [r5, #8]
   21234:	lsl	r1, r4, #2
   21238:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2123c:	cmp	r0, #0
   21240:	beq	20e3c <ftello64@plt+0xf7cc>
   21244:	str	r0, [r5, #8]
   21248:	str	r4, [r5]
   2124c:	b	20cf0 <ftello64@plt+0xf680>
   21250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21254:	sub	sp, sp, #68	; 0x44
   21258:	mov	r4, #1
   2125c:	mov	r7, r0
   21260:	mov	r0, #4
   21264:	ldr	fp, [r1, #12]
   21268:	mov	r9, r1
   2126c:	ldr	r5, [r1, #8]
   21270:	str	r4, [sp, #52]	; 0x34
   21274:	str	r4, [sp, #56]	; 0x38
   21278:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2127c:	lsl	r3, fp, #2
   21280:	str	r3, [sp, #20]
   21284:	cmp	r0, #0
   21288:	str	r0, [sp, #60]	; 0x3c
   2128c:	beq	216e8 <ftello64@plt+0x10078>
   21290:	add	r3, sp, #52	; 0x34
   21294:	str	r5, [r0]
   21298:	mov	r2, fp
   2129c:	mov	r1, r9
   212a0:	mov	r0, r7
   212a4:	bl	207b0 <ftello64@plt+0xf140>
   212a8:	subs	r3, r0, #0
   212ac:	str	r3, [sp, #40]	; 0x28
   212b0:	bne	216f8 <ftello64@plt+0x10088>
   212b4:	cmp	fp, #0
   212b8:	ble	21570 <ftello64@plt+0xff00>
   212bc:	str	r3, [sp, #36]	; 0x24
   212c0:	add	r3, r9, #24
   212c4:	str	r3, [sp, #28]
   212c8:	add	r3, r9, #20
   212cc:	str	r3, [sp, #32]
   212d0:	ldr	r3, [sp, #20]
   212d4:	mov	sl, r9
   212d8:	str	r4, [sp, #44]	; 0x2c
   212dc:	ldr	r0, [sl]
   212e0:	ldr	r3, [r0, r3]
   212e4:	cmp	r3, #0
   212e8:	movne	r3, #0
   212ec:	ldreq	r3, [sp, #36]	; 0x24
   212f0:	addeq	r3, r3, #1
   212f4:	mov	r2, r3
   212f8:	str	r3, [sp, #36]	; 0x24
   212fc:	ldr	r3, [r7, #120]	; 0x78
   21300:	cmp	r2, r3
   21304:	bgt	21700 <ftello64@plt+0x10090>
   21308:	mov	r2, #0
   2130c:	ldr	r3, [r7, #100]	; 0x64
   21310:	str	r2, [sp, #56]	; 0x38
   21314:	ldr	r2, [sp, #20]
   21318:	sub	fp, fp, #1
   2131c:	add	r3, r3, r2
   21320:	ldr	r6, [r3, #-4]
   21324:	cmp	r6, #0
   21328:	beq	21540 <ftello64@plt+0xfed0>
   2132c:	ldr	r3, [r6, #20]
   21330:	ldr	r2, [r7, #84]	; 0x54
   21334:	cmp	r3, #0
   21338:	mov	r1, r2
   2133c:	str	r2, [sp, #16]
   21340:	ble	21540 <ftello64@plt+0xfed0>
   21344:	ldr	r2, [r6, #24]
   21348:	ldr	r3, [r1]
   2134c:	mov	r4, #0
   21350:	ldr	r5, [r2]
   21354:	lsl	r8, r5, #3
   21358:	add	r3, r3, r8
   2135c:	ldrb	r1, [r3, #6]
   21360:	ldrb	r2, [r3, #4]
   21364:	tst	r1, #16
   21368:	bne	215bc <ftello64@plt+0xff4c>
   2136c:	ldr	r1, [r7, #4]
   21370:	sub	r2, r2, #1
   21374:	ldrb	r1, [r1, fp]
   21378:	cmp	r2, #6
   2137c:	ldrls	pc, [pc, r2, lsl #2]
   21380:	b	21584 <ftello64@plt+0xff14>
   21384:	andeq	r1, r2, r8, ror r5
   21388:	andeq	r1, r2, r4, lsl #11
   2138c:	andeq	r1, r2, r4, lsl r5
   21390:	andeq	r1, r2, r4, lsl #11
   21394:	andeq	r1, r2, r8, lsr #7
   21398:	andeq	r1, r2, r4, lsl #11
   2139c:	andeq	r1, r2, r0, lsr #7
   213a0:	tst	r1, #128	; 0x80
   213a4:	bne	21584 <ftello64@plt+0xff14>
   213a8:	cmp	r1, #10
   213ac:	beq	216cc <ftello64@plt+0x1005c>
   213b0:	cmp	r1, #0
   213b4:	bne	213c8 <ftello64@plt+0xfd58>
   213b8:	ldr	r2, [r7, #84]	; 0x54
   213bc:	ldr	r2, [r2, #128]	; 0x80
   213c0:	tst	r2, #128	; 0x80
   213c4:	bne	21584 <ftello64@plt+0xff14>
   213c8:	ldr	r8, [r3, #4]
   213cc:	ldr	r3, [pc, #848]	; 21724 <ftello64@plt+0x100b4>
   213d0:	tst	r8, r3
   213d4:	beq	21428 <ftello64@plt+0xfdb8>
   213d8:	ldr	r2, [r7, #88]	; 0x58
   213dc:	mov	r1, fp
   213e0:	mov	r0, r7
   213e4:	bl	1b7cc <ftello64@plt+0xa15c>
   213e8:	ldr	r3, [pc, #824]	; 21728 <ftello64@plt+0x100b8>
   213ec:	and	r8, r3, r8, lsr #8
   213f0:	tst	r8, #4
   213f4:	beq	216b8 <ftello64@plt+0x10048>
   213f8:	tst	r0, #1
   213fc:	beq	21584 <ftello64@plt+0xff14>
   21400:	tst	r8, #8
   21404:	bne	21584 <ftello64@plt+0xff14>
   21408:	tst	r8, #32
   2140c:	beq	21418 <ftello64@plt+0xfda8>
   21410:	tst	r0, #2
   21414:	beq	21584 <ftello64@plt+0xff14>
   21418:	tst	r8, #128	; 0x80
   2141c:	beq	21428 <ftello64@plt+0xfdb8>
   21420:	tst	r0, #8
   21424:	beq	21584 <ftello64@plt+0xff14>
   21428:	ldr	r3, [sl]
   2142c:	ldr	r2, [sp, #20]
   21430:	ldr	r3, [r3, r2]
   21434:	cmp	r3, #0
   21438:	beq	21584 <ftello64@plt+0xff14>
   2143c:	ldr	lr, [r3, #8]
   21440:	ldr	r2, [sp, #16]
   21444:	cmp	lr, #0
   21448:	ldr	r2, [r2, #12]
   2144c:	ble	21584 <ftello64@plt+0xff14>
   21450:	ldr	r0, [r2, r5, lsl #2]
   21454:	ldr	ip, [r3, #12]
   21458:	sub	lr, lr, #1
   2145c:	mov	r1, #0
   21460:	cmp	r1, lr
   21464:	bcs	214a0 <ftello64@plt+0xfe30>
   21468:	add	r2, r1, lr
   2146c:	lsr	r2, r2, #1
   21470:	ldr	r3, [ip, r2, lsl #2]
   21474:	cmp	r3, r0
   21478:	bge	21490 <ftello64@plt+0xfe20>
   2147c:	b	21688 <ftello64@plt+0x10018>
   21480:	ldr	lr, [ip, r3, lsl #2]
   21484:	cmp	r0, lr
   21488:	bgt	21690 <ftello64@plt+0x10020>
   2148c:	mov	r2, r3
   21490:	add	r3, r2, r1
   21494:	cmp	r2, r1
   21498:	lsr	r3, r3, #1
   2149c:	bhi	21480 <ftello64@plt+0xfe10>
   214a0:	ldr	r3, [ip, r1, lsl #2]
   214a4:	cmp	r0, r3
   214a8:	bne	21584 <ftello64@plt+0xff14>
   214ac:	ldr	r0, [sp, #44]	; 0x2c
   214b0:	ldr	r3, [sl, #20]
   214b4:	cmp	r3, #0
   214b8:	beq	214e8 <ftello64@plt+0xfe78>
   214bc:	ldr	r3, [sp, #16]
   214c0:	add	r0, fp, r0
   214c4:	ldr	r2, [sp, #28]
   214c8:	ldr	r3, [r3, #12]
   214cc:	ldr	r1, [sp, #32]
   214d0:	ldr	r3, [r3, r5, lsl #2]
   214d4:	stm	sp, {r0, r5, fp}
   214d8:	mov	r0, r7
   214dc:	bl	1f654 <ftello64@plt+0xdfe4>
   214e0:	cmp	r0, #0
   214e4:	bne	21584 <ftello64@plt+0xff14>
   214e8:	mov	r1, r5
   214ec:	add	r0, sp, #52	; 0x34
   214f0:	bl	1b104 <ftello64@plt+0x9a94>
   214f4:	cmp	r0, #0
   214f8:	bne	21584 <ftello64@plt+0xff14>
   214fc:	mov	r4, #12
   21500:	ldr	r0, [sp, #60]	; 0x3c
   21504:	bl	153e0 <ftello64@plt+0x3d70>
   21508:	mov	r0, r4
   2150c:	add	sp, sp, #68	; 0x44
   21510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21514:	ldr	r2, [r3]
   21518:	asr	r0, r1, #5
   2151c:	and	r1, r1, #31
   21520:	ldr	r2, [r2, r0, lsl #2]
   21524:	lsr	r1, r2, r1
   21528:	tst	r1, #1
   2152c:	bne	213c8 <ftello64@plt+0xfd58>
   21530:	ldr	r3, [r6, #20]
   21534:	add	r4, r4, #1
   21538:	cmp	r4, r3
   2153c:	blt	21594 <ftello64@plt+0xff24>
   21540:	add	r3, sp, #52	; 0x34
   21544:	mov	r2, fp
   21548:	mov	r1, sl
   2154c:	mov	r0, r7
   21550:	bl	207b0 <ftello64@plt+0xf140>
   21554:	cmp	r0, #0
   21558:	bne	216e0 <ftello64@plt+0x10070>
   2155c:	ldr	r3, [sp, #20]
   21560:	cmp	fp, #0
   21564:	sub	r3, r3, #4
   21568:	str	r3, [sp, #20]
   2156c:	bne	212dc <ftello64@plt+0xfc6c>
   21570:	ldr	r4, [sp, #40]	; 0x28
   21574:	b	21500 <ftello64@plt+0xfe90>
   21578:	ldrb	r2, [r3]
   2157c:	cmp	r2, r1
   21580:	beq	213c8 <ftello64@plt+0xfd58>
   21584:	ldr	r3, [r6, #20]
   21588:	add	r4, r4, #1
   2158c:	cmp	r4, r3
   21590:	bge	21540 <ftello64@plt+0xfed0>
   21594:	ldr	r2, [r6, #24]
   21598:	ldr	r3, [sp, #16]
   2159c:	ldr	r5, [r2, r4, lsl #2]
   215a0:	ldr	r3, [r3]
   215a4:	lsl	r8, r5, #3
   215a8:	add	r3, r3, r8
   215ac:	ldrb	r1, [r3, #6]
   215b0:	ldrb	r2, [r3, #4]
   215b4:	tst	r1, #16
   215b8:	beq	2136c <ftello64@plt+0xfcfc>
   215bc:	ldr	r9, [r7, #84]	; 0x54
   215c0:	mov	r3, r7
   215c4:	add	r1, r9, #128	; 0x80
   215c8:	ldr	r0, [r9]
   215cc:	str	fp, [sp]
   215d0:	ldr	ip, [sl, #12]
   215d4:	mov	r2, r5
   215d8:	str	ip, [sp, #24]
   215dc:	bl	1d2a8 <ftello64@plt+0xbc38>
   215e0:	cmp	r0, #0
   215e4:	ble	216b0 <ftello64@plt+0x10040>
   215e8:	ldr	ip, [sp, #24]
   215ec:	add	r3, fp, r0
   215f0:	cmp	ip, r3
   215f4:	blt	214b0 <ftello64@plt+0xfe40>
   215f8:	ldr	r2, [sl]
   215fc:	ldr	r3, [r2, r3, lsl #2]
   21600:	cmp	r3, #0
   21604:	beq	21674 <ftello64@plt+0x10004>
   21608:	ldr	ip, [r3, #8]
   2160c:	ldr	r2, [r9, #12]
   21610:	cmp	ip, #0
   21614:	ble	21674 <ftello64@plt+0x10004>
   21618:	ldr	lr, [r2, r5, lsl #2]
   2161c:	ldr	r9, [r3, #12]
   21620:	sub	ip, ip, #1
   21624:	mov	r1, #0
   21628:	cmp	r1, ip
   2162c:	bcs	21668 <ftello64@plt+0xfff8>
   21630:	add	r2, r1, ip
   21634:	lsr	r2, r2, #1
   21638:	ldr	r3, [r9, r2, lsl #2]
   2163c:	cmp	r3, lr
   21640:	bge	21658 <ftello64@plt+0xffe8>
   21644:	b	2169c <ftello64@plt+0x1002c>
   21648:	ldr	ip, [r9, r3, lsl #2]
   2164c:	cmp	lr, ip
   21650:	bgt	216a4 <ftello64@plt+0x10034>
   21654:	mov	r2, r3
   21658:	add	r3, r1, r2
   2165c:	cmp	r1, r2
   21660:	lsr	r3, r3, #1
   21664:	bcc	21648 <ftello64@plt+0xffd8>
   21668:	ldr	r3, [r9, r1, lsl #2]
   2166c:	cmp	lr, r3
   21670:	beq	214b0 <ftello64@plt+0xfe40>
   21674:	ldr	r3, [sp, #16]
   21678:	ldr	r3, [r3]
   2167c:	add	r3, r3, r8
   21680:	ldrb	r2, [r3, #4]
   21684:	b	2136c <ftello64@plt+0xfcfc>
   21688:	mov	r3, r2
   2168c:	mov	r2, lr
   21690:	add	r1, r3, #1
   21694:	mov	lr, r2
   21698:	b	21460 <ftello64@plt+0xfdf0>
   2169c:	mov	r3, r2
   216a0:	mov	r2, ip
   216a4:	add	r1, r3, #1
   216a8:	mov	ip, r2
   216ac:	b	21628 <ftello64@plt+0xffb8>
   216b0:	beq	21674 <ftello64@plt+0x10004>
   216b4:	b	214b0 <ftello64@plt+0xfe40>
   216b8:	tst	r8, #8
   216bc:	beq	21408 <ftello64@plt+0xfd98>
   216c0:	tst	r0, #1
   216c4:	beq	21408 <ftello64@plt+0xfd98>
   216c8:	b	21584 <ftello64@plt+0xff14>
   216cc:	ldr	r2, [r7, #84]	; 0x54
   216d0:	ldr	r2, [r2, #128]	; 0x80
   216d4:	tst	r2, #64	; 0x40
   216d8:	bne	213c8 <ftello64@plt+0xfd58>
   216dc:	b	21584 <ftello64@plt+0xff14>
   216e0:	mov	r4, r0
   216e4:	b	21500 <ftello64@plt+0xfe90>
   216e8:	mov	r4, #12
   216ec:	mov	r0, r4
   216f0:	add	sp, sp, #68	; 0x44
   216f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216f8:	mov	r4, r3
   216fc:	b	21500 <ftello64@plt+0xfe90>
   21700:	ldr	r2, [sp, #20]
   21704:	mov	r1, #0
   21708:	bl	11550 <memset@plt>
   2170c:	ldr	r0, [sp, #60]	; 0x3c
   21710:	ldr	r4, [sp, #40]	; 0x28
   21714:	bl	153e0 <ftello64@plt+0x3d70>
   21718:	mov	r0, r4
   2171c:	add	sp, sp, #68	; 0x44
   21720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21724:	andeq	pc, r3, r0, lsl #30
   21728:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2172c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21730:	sub	sp, sp, #44	; 0x2c
   21734:	mov	r6, r0
   21738:	mov	fp, r1
   2173c:	mov	r9, #0
   21740:	mov	r1, #1
   21744:	mov	r0, #32
   21748:	mov	sl, r2
   2174c:	mov	r5, r3
   21750:	str	r9, [sp, #20]
   21754:	ldrb	r8, [sp, #80]	; 0x50
   21758:	bl	2d264 <ftello64@plt+0x1bbf4>
   2175c:	subs	r4, r0, #0
   21760:	beq	21ab8 <ftello64@plt+0x10448>
   21764:	mov	r1, #1
   21768:	mov	r0, #40	; 0x28
   2176c:	bl	2d264 <ftello64@plt+0x1bbf4>
   21770:	subs	r7, r0, #0
   21774:	beq	21ad4 <ftello64@plt+0x10464>
   21778:	ldrb	r2, [r7, #16]
   2177c:	and	r3, r8, #1
   21780:	mov	r0, fp
   21784:	bic	r2, r2, #1
   21788:	orr	r3, r3, r2
   2178c:	add	r2, sp, #20
   21790:	strb	r3, [r7, #16]
   21794:	mov	r1, r4
   21798:	stm	sp, {r2, sl}
   2179c:	add	r3, r7, #36	; 0x24
   217a0:	str	r9, [sp, #8]
   217a4:	add	r2, r7, #12
   217a8:	bl	1c588 <ftello64@plt+0xaf18>
   217ac:	subs	sl, r0, #0
   217b0:	bne	21af0 <ftello64@plt+0x10480>
   217b4:	ldrb	r3, [r5]
   217b8:	cmp	r3, #0
   217bc:	movne	ip, #1
   217c0:	beq	217e4 <ftello64@plt+0x10174>
   217c4:	asr	r1, r3, #5
   217c8:	and	r0, r3, #31
   217cc:	ldr	r2, [r4, r1, lsl #2]
   217d0:	ldrb	r3, [r5, #1]!
   217d4:	orr	r2, r2, ip, lsl r0
   217d8:	cmp	r3, #0
   217dc:	str	r2, [r4, r1, lsl #2]
   217e0:	bne	217c4 <ftello64@plt+0x10154>
   217e4:	cmp	r8, #0
   217e8:	bne	219b0 <ftello64@plt+0x10340>
   217ec:	ldr	r3, [r6, #92]	; 0x5c
   217f0:	cmp	r3, #1
   217f4:	ble	21878 <ftello64@plt+0x10208>
   217f8:	ldr	r3, [r6, #60]	; 0x3c
   217fc:	ldm	r4, {r1, r2}
   21800:	ldr	r0, [r4, #8]
   21804:	ldr	ip, [r3]
   21808:	and	r1, r1, ip
   2180c:	str	r1, [r4]
   21810:	ldr	ip, [r3, #4]
   21814:	ldr	r1, [r4, #12]
   21818:	and	r2, r2, ip
   2181c:	str	r2, [r4, #4]
   21820:	ldr	ip, [r3, #8]
   21824:	ldr	r2, [r4, #16]
   21828:	and	r0, r0, ip
   2182c:	str	r0, [r4, #8]
   21830:	ldr	ip, [r3, #12]
   21834:	ldr	r0, [r4, #20]
   21838:	and	r1, r1, ip
   2183c:	str	r1, [r4, #12]
   21840:	ldr	ip, [r3, #16]
   21844:	ldr	r1, [r4, #24]
   21848:	and	r2, r2, ip
   2184c:	str	r2, [r4, #16]
   21850:	ldr	ip, [r3, #20]
   21854:	ldr	r2, [r4, #28]
   21858:	and	r0, r0, ip
   2185c:	str	r0, [r4, #20]
   21860:	ldr	r0, [r3, #24]
   21864:	and	r1, r1, r0
   21868:	str	r1, [r4, #24]
   2186c:	ldr	r3, [r3, #28]
   21870:	and	r3, r3, r2
   21874:	str	r3, [r4, #28]
   21878:	ldr	r3, [r6, #64]	; 0x40
   2187c:	add	r8, sp, #24
   21880:	mov	r5, #0
   21884:	cmp	r3, #31
   21888:	str	r5, [r8, #4]
   2188c:	beq	21b2c <ftello64@plt+0x104bc>
   21890:	lsl	ip, r3, #5
   21894:	add	lr, r3, #1
   21898:	ldr	r3, [r6, #56]	; 0x38
   2189c:	add	r9, ip, #4
   218a0:	mov	r2, #3
   218a4:	add	ip, r3, ip
   218a8:	str	r4, [sp, #24]
   218ac:	strb	r2, [sp, #28]
   218b0:	ldm	r8, {r0, r1}
   218b4:	add	sl, ip, #24
   218b8:	mov	r5, #0
   218bc:	str	lr, [r6, #64]	; 0x40
   218c0:	str	r5, [ip, #4]
   218c4:	str	r5, [ip, #8]
   218c8:	str	r5, [ip, #12]
   218cc:	stm	sl, {r0, r1}
   218d0:	ldrb	r2, [ip, #30]
   218d4:	mvn	r1, #0
   218d8:	adds	r9, r3, r9
   218dc:	and	r2, r2, #243	; 0xf3
   218e0:	str	r5, [ip, #16]
   218e4:	str	r5, [ip, #20]
   218e8:	strb	r2, [ip, #30]
   218ec:	str	r1, [ip, #32]
   218f0:	beq	21a38 <ftello64@plt+0x103c8>
   218f4:	ldr	r2, [r6, #92]	; 0x5c
   218f8:	cmp	r2, #1
   218fc:	ble	21a84 <ftello64@plt+0x10414>
   21900:	ldrb	r2, [r6, #88]	; 0x58
   21904:	ldr	r1, [r6, #64]	; 0x40
   21908:	orr	r2, r2, #2
   2190c:	cmp	r1, #31
   21910:	strb	r2, [r6, #88]	; 0x58
   21914:	beq	21a0c <ftello64@plt+0x1039c>
   21918:	lsl	ip, r1, #5
   2191c:	add	r2, r1, #1
   21920:	add	r5, ip, #4
   21924:	mov	r1, #6
   21928:	add	ip, r3, ip
   2192c:	str	r7, [sp, #24]
   21930:	strb	r1, [sp, #28]
   21934:	ldm	r8, {r0, r1}
   21938:	add	r8, ip, #24
   2193c:	mov	lr, #0
   21940:	str	r2, [r6, #64]	; 0x40
   21944:	str	lr, [ip, #4]
   21948:	str	lr, [ip, #8]
   2194c:	str	lr, [ip, #12]
   21950:	stm	r8, {r0, r1}
   21954:	ldrb	r2, [ip, #30]
   21958:	mvn	r1, #0
   2195c:	adds	r3, r3, r5
   21960:	and	r2, r2, #243	; 0xf3
   21964:	str	lr, [ip, #16]
   21968:	str	lr, [ip, #20]
   2196c:	strb	r2, [ip, #30]
   21970:	str	r1, [ip, #32]
   21974:	beq	21a38 <ftello64@plt+0x103c8>
   21978:	add	ip, sp, #32
   2197c:	mov	r2, r9
   21980:	str	ip, [sp]
   21984:	mov	r4, #10
   21988:	add	r1, r6, #64	; 0x40
   2198c:	add	r0, r6, #56	; 0x38
   21990:	str	lr, [sp, #36]	; 0x24
   21994:	str	lr, [sp, #32]
   21998:	strb	r4, [sp, #36]	; 0x24
   2199c:	bl	1b400 <ftello64@plt+0x9d90>
   219a0:	mov	r9, r0
   219a4:	mov	r0, r9
   219a8:	add	sp, sp, #44	; 0x2c
   219ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219b0:	ldm	r4, {r2, r3, lr}
   219b4:	ldr	ip, [r4, #12]
   219b8:	ldr	r0, [r4, #16]
   219bc:	mvn	r2, r2
   219c0:	mvn	r3, r3
   219c4:	ldr	r1, [r4, #20]
   219c8:	str	r2, [r4]
   219cc:	str	r3, [r4, #4]
   219d0:	ldr	r2, [r4, #24]
   219d4:	ldr	r3, [r4, #28]
   219d8:	mvn	lr, lr
   219dc:	mvn	ip, ip
   219e0:	mvn	r0, r0
   219e4:	mvn	r1, r1
   219e8:	mvn	r2, r2
   219ec:	mvn	r3, r3
   219f0:	str	lr, [r4, #8]
   219f4:	str	ip, [r4, #12]
   219f8:	str	r0, [r4, #16]
   219fc:	str	r1, [r4, #20]
   21a00:	str	r2, [r4, #24]
   21a04:	str	r3, [r4, #28]
   21a08:	b	217ec <ftello64@plt+0x1017c>
   21a0c:	mov	r0, #996	; 0x3e4
   21a10:	bl	2d2ac <ftello64@plt+0x1bc3c>
   21a14:	subs	r3, r0, #0
   21a18:	beq	21a38 <ftello64@plt+0x103c8>
   21a1c:	ldr	r1, [r6, #56]	; 0x38
   21a20:	mov	ip, r5
   21a24:	mov	r2, #1
   21a28:	mov	r5, #4
   21a2c:	str	r1, [r3]
   21a30:	str	r3, [r6, #56]	; 0x38
   21a34:	b	21924 <ftello64@plt+0x102b4>
   21a38:	mov	r0, r4
   21a3c:	bl	153e0 <ftello64@plt+0x3d70>
   21a40:	ldr	r0, [r7]
   21a44:	bl	153e0 <ftello64@plt+0x3d70>
   21a48:	ldr	r0, [r7, #4]
   21a4c:	bl	153e0 <ftello64@plt+0x3d70>
   21a50:	ldr	r0, [r7, #8]
   21a54:	bl	153e0 <ftello64@plt+0x3d70>
   21a58:	ldr	r0, [r7, #12]
   21a5c:	bl	153e0 <ftello64@plt+0x3d70>
   21a60:	mov	r0, r7
   21a64:	bl	153e0 <ftello64@plt+0x3d70>
   21a68:	ldr	r2, [sp, #84]	; 0x54
   21a6c:	mov	r9, #0
   21a70:	mov	r3, #12
   21a74:	mov	r0, r9
   21a78:	str	r3, [r2]
   21a7c:	add	sp, sp, #44	; 0x2c
   21a80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a84:	ldr	r0, [r7]
   21a88:	bl	153e0 <ftello64@plt+0x3d70>
   21a8c:	ldr	r0, [r7, #4]
   21a90:	bl	153e0 <ftello64@plt+0x3d70>
   21a94:	ldr	r0, [r7, #8]
   21a98:	bl	153e0 <ftello64@plt+0x3d70>
   21a9c:	ldr	r0, [r7, #12]
   21aa0:	bl	153e0 <ftello64@plt+0x3d70>
   21aa4:	mov	r0, r7
   21aa8:	bl	153e0 <ftello64@plt+0x3d70>
   21aac:	mov	r0, r9
   21ab0:	add	sp, sp, #44	; 0x2c
   21ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ab8:	ldr	r2, [sp, #84]	; 0x54
   21abc:	mov	r3, #12
   21ac0:	mov	r9, r4
   21ac4:	mov	r0, r9
   21ac8:	str	r3, [r2]
   21acc:	add	sp, sp, #44	; 0x2c
   21ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ad4:	mov	r0, r4
   21ad8:	bl	153e0 <ftello64@plt+0x3d70>
   21adc:	ldr	r2, [sp, #84]	; 0x54
   21ae0:	mov	r3, #12
   21ae4:	mov	r9, r7
   21ae8:	str	r3, [r2]
   21aec:	b	219a4 <ftello64@plt+0x10334>
   21af0:	mov	r0, r4
   21af4:	bl	153e0 <ftello64@plt+0x3d70>
   21af8:	ldr	r0, [r7]
   21afc:	bl	153e0 <ftello64@plt+0x3d70>
   21b00:	ldr	r0, [r7, #4]
   21b04:	bl	153e0 <ftello64@plt+0x3d70>
   21b08:	ldr	r0, [r7, #8]
   21b0c:	bl	153e0 <ftello64@plt+0x3d70>
   21b10:	ldr	r0, [r7, #12]
   21b14:	bl	153e0 <ftello64@plt+0x3d70>
   21b18:	mov	r0, r7
   21b1c:	bl	153e0 <ftello64@plt+0x3d70>
   21b20:	ldr	r3, [sp, #84]	; 0x54
   21b24:	str	sl, [r3]
   21b28:	b	219a4 <ftello64@plt+0x10334>
   21b2c:	mov	r0, #996	; 0x3e4
   21b30:	bl	2d2ac <ftello64@plt+0x1bc3c>
   21b34:	subs	r3, r0, #0
   21b38:	beq	21a38 <ftello64@plt+0x103c8>
   21b3c:	ldr	r2, [r6, #56]	; 0x38
   21b40:	mov	ip, r5
   21b44:	mov	lr, #1
   21b48:	mov	r9, #4
   21b4c:	str	r2, [r3]
   21b50:	str	r3, [r6, #56]	; 0x38
   21b54:	b	218a0 <ftello64@plt+0x10230>
   21b58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b5c:	sub	sp, sp, #172	; 0xac
   21b60:	mov	r4, r1
   21b64:	str	r2, [sp, #32]
   21b68:	ldrb	r2, [r2, #4]
   21b6c:	str	r3, [sp, #40]	; 0x28
   21b70:	str	r0, [sp, #44]	; 0x2c
   21b74:	sub	r3, r2, #1
   21b78:	ldr	sl, [r1]
   21b7c:	ldr	r6, [sp, #208]	; 0xd0
   21b80:	cmp	r3, #35	; 0x23
   21b84:	ldrls	pc, [pc, r3, lsl #2]
   21b88:	b	22ef4 <ftello64@plt+0x11884>
   21b8c:	andeq	r2, r2, r0, ror #20
   21b90:	andeq	r1, r2, r4, lsl sp
   21b94:	strdeq	r2, [r2], -r4
   21b98:	andeq	r2, r2, r8, asr #18
   21b9c:	andeq	r2, r2, r0, lsl #20
   21ba0:	strdeq	r2, [r2], -r4
   21ba4:	strdeq	r2, [r2], -r4
   21ba8:	andeq	r2, r2, r0, lsr lr
   21bac:	ldrdeq	r2, [r2], -r4
   21bb0:	andeq	r1, r2, r4, lsl sp
   21bb4:	andeq	r1, r2, r8, lsr #24
   21bb8:	andeq	r2, r2, ip, asr #22
   21bbc:	strdeq	r2, [r2], -r4
   21bc0:	strdeq	r2, [r2], -r4
   21bc4:	strdeq	r2, [r2], -r4
   21bc8:	strdeq	r2, [r2], -r4
   21bcc:	strdeq	r2, [r2], -r4
   21bd0:	andeq	r1, r2, r8, lsr #24
   21bd4:	andeq	r1, r2, r8, lsr #24
   21bd8:	andeq	r2, r2, ip, ror #24
   21bdc:	strdeq	r2, [r2], -r4
   21be0:	strdeq	r2, [r2], -r4
   21be4:	andeq	r1, r2, ip, lsl ip
   21be8:	andeq	r1, r2, r4, asr #24
   21bec:	strdeq	r2, [r2], -r4
   21bf0:	strdeq	r2, [r2], -r4
   21bf4:	strdeq	r2, [r2], -r4
   21bf8:	strdeq	r2, [r2], -r4
   21bfc:	strdeq	r2, [r2], -r4
   21c00:	strdeq	r2, [r2], -r4
   21c04:	strdeq	r2, [r2], -r4
   21c08:	andeq	r2, r2, r8, lsr #19
   21c0c:	andeq	r2, r2, r8, lsr #19
   21c10:	andeq	r2, r2, r4, lsr sl
   21c14:	andeq	r2, r2, r4, lsr sl
   21c18:	andeq	r2, r2, r0, lsl lr
   21c1c:	ldr	r3, [sp, #40]	; 0x28
   21c20:	tst	r3, #16777216	; 0x1000000
   21c24:	bne	22238 <ftello64@plt+0x10bc8>
   21c28:	ldr	r3, [sp, #40]	; 0x28
   21c2c:	tst	r3, #32
   21c30:	bne	22238 <ftello64@plt+0x10bc8>
   21c34:	tst	r3, #16
   21c38:	bne	238e4 <ftello64@plt+0x12274>
   21c3c:	cmp	r2, #9
   21c40:	beq	22ed4 <ftello64@plt+0x11864>
   21c44:	ldr	r2, [sp, #32]
   21c48:	mov	r3, #1
   21c4c:	add	r1, sl, #64	; 0x40
   21c50:	strb	r3, [r2, #4]
   21c54:	add	r0, sl, #56	; 0x38
   21c58:	bl	1df24 <ftello64@plt+0xc8b4>
   21c5c:	subs	r3, r0, #0
   21c60:	str	r3, [sp, #36]	; 0x24
   21c64:	beq	22b34 <ftello64@plt+0x114c4>
   21c68:	ldr	r5, [sp, #40]	; 0x28
   21c6c:	ldr	r4, [sp, #44]	; 0x2c
   21c70:	ldr	r6, [sp, #32]
   21c74:	mov	r2, r5
   21c78:	mov	r1, r4
   21c7c:	mov	r0, r6
   21c80:	bl	1d5bc <ftello64@plt+0xbf4c>
   21c84:	ldr	r3, [r4, #40]	; 0x28
   21c88:	mov	fp, #0
   21c8c:	and	lr, r5, #2097152	; 0x200000
   21c90:	and	ip, r5, #16777216	; 0x1000000
   21c94:	ldrb	r2, [r6, #4]
   21c98:	str	lr, [sp, #60]	; 0x3c
   21c9c:	str	ip, [sp, #52]	; 0x34
   21ca0:	add	r3, r3, r0
   21ca4:	str	r3, [r4, #40]	; 0x28
   21ca8:	cmp	r2, #23
   21cac:	bls	21d28 <ftello64@plt+0x106b8>
   21cb0:	ldr	r0, [sp, #36]	; 0x24
   21cb4:	add	sp, sp, #172	; 0xac
   21cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21cbc:	ldr	r3, [sp, #212]	; 0xd4
   21cc0:	mov	r2, r8
   21cc4:	str	r3, [sp, #4]
   21cc8:	str	r6, [sp]
   21ccc:	mov	r3, r9
   21cd0:	mov	r1, r4
   21cd4:	bl	23f68 <ftello64@plt+0x128f8>
   21cd8:	ldr	r3, [sp, #212]	; 0xd4
   21cdc:	ldr	r3, [r3]
   21ce0:	cmp	r3, #0
   21ce4:	mov	r2, r0
   21ce8:	bne	21d14 <ftello64@plt+0x106a4>
   21cec:	ldr	r3, [sp, #32]
   21cf0:	ldrb	r3, [r3, #4]
   21cf4:	cmp	r3, #9
   21cf8:	beq	22e80 <ftello64@plt+0x11810>
   21cfc:	cmp	r0, #0
   21d00:	beq	21d08 <ftello64@plt+0x10698>
   21d04:	bl	1dfd0 <ftello64@plt+0xc960>
   21d08:	ldr	r2, [sp, #212]	; 0xd4
   21d0c:	mov	r3, #8
   21d10:	str	r3, [r2]
   21d14:	mov	r3, #0
   21d18:	str	r3, [sp, #36]	; 0x24
   21d1c:	ldr	r0, [sp, #36]	; 0x24
   21d20:	add	sp, sp, #172	; 0xac
   21d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d28:	ldr	r3, [pc, #3864]	; 22c48 <ftello64@plt+0x115d8>
   21d2c:	sub	r9, r2, #18
   21d30:	clz	r9, r9
   21d34:	mvn	r4, r3, lsr r2
   21d38:	ands	r4, r4, #1
   21d3c:	lsr	r9, r9, #5
   21d40:	bne	21cb0 <ftello64@plt+0x10640>
   21d44:	ldr	r3, [sp, #32]
   21d48:	cmp	r2, #23
   21d4c:	ldm	r3, {r0, r1}
   21d50:	ldr	r3, [sp, #44]	; 0x2c
   21d54:	ldr	r5, [r3, #40]	; 0x28
   21d58:	add	r3, sp, #104	; 0x68
   21d5c:	stm	r3, {r0, r1}
   21d60:	beq	22134 <ftello64@plt+0x10ac4>
   21d64:	ldr	r4, [sp, #44]	; 0x2c
   21d68:	cmp	r2, #19
   21d6c:	moveq	r3, #1
   21d70:	mvnne	r3, #0
   21d74:	mov	r1, r4
   21d78:	ldr	r2, [sp, #40]	; 0x28
   21d7c:	ldr	r0, [sp, #32]
   21d80:	str	r3, [sp, #24]
   21d84:	bl	1d5bc <ftello64@plt+0xbf4c>
   21d88:	ldr	r3, [r4, #40]	; 0x28
   21d8c:	ldr	r1, [sp, #36]	; 0x24
   21d90:	cmp	r1, #0
   21d94:	add	r0, r3, r0
   21d98:	str	r0, [r4, #40]	; 0x28
   21d9c:	beq	221f0 <ftello64@plt+0x10b80>
   21da0:	cmp	r9, #0
   21da4:	bgt	22368 <ftello64@plt+0x10cf8>
   21da8:	ldr	r5, [sp, #36]	; 0x24
   21dac:	mov	r8, #0
   21db0:	add	r3, sp, #136	; 0x88
   21db4:	str	r3, [sp, #48]	; 0x30
   21db8:	ldrb	r3, [r5, #24]
   21dbc:	cmp	r3, #17
   21dc0:	beq	22258 <ftello64@plt+0x10be8>
   21dc4:	ldr	r3, [sp, #48]	; 0x30
   21dc8:	str	fp, [r3]
   21dcc:	str	fp, [r3, #4]
   21dd0:	ldr	r3, [sp, #24]
   21dd4:	ldr	r1, [sl, #64]	; 0x40
   21dd8:	cmn	r3, #1
   21ddc:	movne	r4, #10
   21de0:	moveq	r4, #11
   21de4:	cmp	r1, #31
   21de8:	beq	2267c <ftello64@plt+0x1100c>
   21dec:	lsl	r2, r1, #5
   21df0:	ldr	r3, [sl, #56]	; 0x38
   21df4:	add	r1, r1, #1
   21df8:	add	lr, r2, #4
   21dfc:	add	r2, r3, r2
   21e00:	str	r1, [sl, #64]	; 0x40
   21e04:	str	fp, [r2, #4]
   21e08:	str	r5, [r2, #8]
   21e0c:	str	fp, [r2, #12]
   21e10:	strb	r4, [sp, #140]	; 0x8c
   21e14:	ldr	r4, [sp, #48]	; 0x30
   21e18:	add	ip, r2, #24
   21e1c:	add	r3, r3, lr
   21e20:	ldm	r4, {r0, r1}
   21e24:	cmp	r3, #0
   21e28:	stm	ip, {r0, r1}
   21e2c:	ldrb	r1, [r2, #30]
   21e30:	mvn	r0, #0
   21e34:	str	fp, [r2, #16]
   21e38:	and	r1, r1, #243	; 0xf3
   21e3c:	str	fp, [r2, #20]
   21e40:	strb	r1, [r2, #30]
   21e44:	str	r0, [r2, #32]
   21e48:	str	r3, [r5]
   21e4c:	beq	220a8 <ftello64@plt+0x10a38>
   21e50:	ldr	r1, [sp, #24]
   21e54:	add	r2, r9, #2
   21e58:	cmp	r2, r1
   21e5c:	str	r2, [sp, #20]
   21e60:	bgt	22310 <ftello64@plt+0x10ca0>
   21e64:	str	r8, [sp, #56]	; 0x38
   21e68:	mov	r9, r0
   21e6c:	mov	r6, r3
   21e70:	mov	r8, r4
   21e74:	mov	r4, r5
   21e78:	mov	r7, r8
   21e7c:	b	21e88 <ftello64@plt+0x10818>
   21e80:	mov	r4, r2
   21e84:	add	r7, r6, #4
   21e88:	ldr	r1, [sl, #64]	; 0x40
   21e8c:	cmp	r1, #31
   21e90:	beq	21f54 <ftello64@plt+0x108e4>
   21e94:	lsl	r2, r1, #5
   21e98:	ldr	ip, [sl, #56]	; 0x38
   21e9c:	add	r0, r1, #1
   21ea0:	add	lr, r2, #4
   21ea4:	add	r2, ip, r2
   21ea8:	add	r1, r4, #20
   21eac:	str	r0, [sl, #64]	; 0x40
   21eb0:	str	fp, [r2, #4]
   21eb4:	str	fp, [r2, #8]
   21eb8:	str	fp, [r2, #12]
   21ebc:	ldm	r1, {r0, r1}
   21ec0:	add	r5, r2, #24
   21ec4:	add	ip, ip, lr
   21ec8:	stm	r5, {r0, r1}
   21ecc:	ldrb	r1, [r2, #30]
   21ed0:	cmp	ip, #0
   21ed4:	str	fp, [r2, #16]
   21ed8:	and	r1, r1, #243	; 0xf3
   21edc:	str	fp, [r2, #20]
   21ee0:	str	r9, [r2, #32]
   21ee4:	strb	r1, [r2, #30]
   21ee8:	str	ip, [r7]
   21eec:	beq	2209c <ftello64@plt+0x10a2c>
   21ef0:	str	r6, [r2, #4]
   21ef4:	ldr	r6, [r7]
   21ef8:	ldrb	r2, [r6, #26]
   21efc:	orr	r2, r2, #4
   21f00:	strb	r2, [r6, #26]
   21f04:	ldr	r2, [r4, #4]
   21f08:	cmp	r2, #0
   21f0c:	bne	21e80 <ftello64@plt+0x10810>
   21f10:	mov	r1, fp
   21f14:	b	21f30 <ftello64@plt+0x108c0>
   21f18:	ldr	r2, [r4]
   21f1c:	ldr	r6, [r6]
   21f20:	cmp	r2, #0
   21f24:	mov	r1, r4
   21f28:	beq	21f88 <ftello64@plt+0x10918>
   21f2c:	mov	r4, r2
   21f30:	ldr	r2, [r4, #8]
   21f34:	cmp	r2, r1
   21f38:	cmpne	r2, #0
   21f3c:	beq	21f18 <ftello64@plt+0x108a8>
   21f40:	ldr	r1, [sl, #64]	; 0x40
   21f44:	mov	r4, r2
   21f48:	cmp	r1, #31
   21f4c:	add	r7, r6, #8
   21f50:	bne	21e94 <ftello64@plt+0x10824>
   21f54:	mov	r0, #996	; 0x3e4
   21f58:	str	r3, [sp, #28]
   21f5c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   21f60:	ldr	r3, [sp, #28]
   21f64:	subs	ip, r0, #0
   21f68:	beq	226dc <ftello64@plt+0x1106c>
   21f6c:	ldr	r1, [sl, #56]	; 0x38
   21f70:	mov	lr, #4
   21f74:	str	r1, [ip]
   21f78:	mov	r0, #1
   21f7c:	mov	r2, fp
   21f80:	str	ip, [sl, #56]	; 0x38
   21f84:	b	21ea4 <ftello64@plt+0x10834>
   21f88:	ldr	r5, [sp, #136]	; 0x88
   21f8c:	str	fp, [r8]
   21f90:	str	fp, [r8, #4]
   21f94:	ldr	r2, [sl, #64]	; 0x40
   21f98:	cmp	r2, #31
   21f9c:	beq	220d4 <ftello64@plt+0x10a64>
   21fa0:	lsl	r4, r2, #5
   21fa4:	ldr	ip, [sl, #56]	; 0x38
   21fa8:	add	r2, r2, #1
   21fac:	add	r6, r4, #4
   21fb0:	add	r4, ip, r4
   21fb4:	str	r2, [sl, #64]	; 0x40
   21fb8:	mov	r2, #16
   21fbc:	str	fp, [r4, #4]
   21fc0:	str	r3, [r4, #8]
   21fc4:	str	r5, [r4, #12]
   21fc8:	strb	r2, [sp, #140]	; 0x8c
   21fcc:	ldm	r8, {r0, r1}
   21fd0:	add	r2, r4, #24
   21fd4:	add	r6, ip, r6
   21fd8:	stm	r2, {r0, r1}
   21fdc:	ldrb	r2, [r4, #30]
   21fe0:	cmp	r5, #0
   21fe4:	str	fp, [r4, #16]
   21fe8:	and	r2, r2, #243	; 0xf3
   21fec:	str	fp, [r4, #20]
   21ff0:	str	r9, [r4, #32]
   21ff4:	strb	r2, [r4, #30]
   21ff8:	str	r6, [r3]
   21ffc:	beq	220a8 <ftello64@plt+0x10a38>
   22000:	cmp	r6, #0
   22004:	str	r6, [r5]
   22008:	beq	220a8 <ftello64@plt+0x10a38>
   2200c:	str	fp, [r8]
   22010:	str	fp, [r8, #4]
   22014:	ldr	r1, [sl, #64]	; 0x40
   22018:	cmp	r1, #31
   2201c:	beq	22108 <ftello64@plt+0x10a98>
   22020:	lsl	r2, r1, #5
   22024:	add	r3, r2, #4
   22028:	add	r1, r1, #1
   2202c:	add	r2, ip, r2
   22030:	mov	r0, #10
   22034:	str	r1, [sl, #64]	; 0x40
   22038:	str	fp, [r2, #4]
   2203c:	str	r6, [r2, #8]
   22040:	str	fp, [r2, #12]
   22044:	strb	r0, [sp, #140]	; 0x8c
   22048:	ldm	r8, {r0, r1}
   2204c:	add	lr, r2, #24
   22050:	add	r3, ip, r3
   22054:	stm	lr, {r0, r1}
   22058:	ldrb	r1, [r2, #30]
   2205c:	cmp	r3, #0
   22060:	str	fp, [r2, #16]
   22064:	and	r1, r1, #243	; 0xf3
   22068:	str	fp, [r2, #20]
   2206c:	str	r9, [r2, #32]
   22070:	strb	r1, [r2, #30]
   22074:	str	r3, [r4, #4]
   22078:	beq	220a8 <ftello64@plt+0x10a38>
   2207c:	ldr	r2, [sp, #20]
   22080:	ldr	r1, [sp, #24]
   22084:	add	r2, r2, #1
   22088:	cmp	r2, r1
   2208c:	str	r2, [sp, #20]
   22090:	bgt	2230c <ftello64@plt+0x10c9c>
   22094:	ldr	r6, [r5]
   22098:	b	21e74 <ftello64@plt+0x10804>
   2209c:	mov	r5, ip
   220a0:	b	21f8c <ftello64@plt+0x1091c>
   220a4:	str	lr, [r6]
   220a8:	ldr	r2, [sp, #212]	; 0xd4
   220ac:	mov	r3, #12
   220b0:	str	r3, [r2]
   220b4:	ldr	r3, [sp, #36]	; 0x24
   220b8:	cmp	r3, #0
   220bc:	beq	21d14 <ftello64@plt+0x106a4>
   220c0:	mov	r0, r3
   220c4:	bl	1dfd0 <ftello64@plt+0xc960>
   220c8:	mov	r3, #0
   220cc:	str	r3, [sp, #36]	; 0x24
   220d0:	b	21d1c <ftello64@plt+0x106ac>
   220d4:	mov	r0, #996	; 0x3e4
   220d8:	str	r3, [sp, #28]
   220dc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   220e0:	subs	ip, r0, #0
   220e4:	beq	220a8 <ftello64@plt+0x10a38>
   220e8:	ldr	r1, [sl, #56]	; 0x38
   220ec:	mov	r6, #4
   220f0:	str	r1, [ip]
   220f4:	mov	r2, #1
   220f8:	mov	r4, fp
   220fc:	str	ip, [sl, #56]	; 0x38
   22100:	ldr	r3, [sp, #28]
   22104:	b	21fb0 <ftello64@plt+0x10940>
   22108:	mov	r0, #996	; 0x3e4
   2210c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   22110:	subs	ip, r0, #0
   22114:	beq	220a8 <ftello64@plt+0x10a38>
   22118:	ldr	r0, [sl, #56]	; 0x38
   2211c:	mov	r1, #1
   22120:	str	r0, [ip]
   22124:	mov	r3, #4
   22128:	mov	r2, fp
   2212c:	str	ip, [sl, #56]	; 0x38
   22130:	b	2202c <ftello64@plt+0x109bc>
   22134:	str	r4, [sp, #20]
   22138:	ldr	r8, [sp, #44]	; 0x2c
   2213c:	ldr	r4, [sp, #32]
   22140:	mvn	r9, #0
   22144:	mov	r7, #32768	; 0x8000
   22148:	mvn	r6, #1
   2214c:	mov	r1, r8
   22150:	ldr	r2, [sp, #40]	; 0x28
   22154:	mov	r0, r4
   22158:	bl	1d5bc <ftello64@plt+0xbf4c>
   2215c:	ldrb	ip, [r4, #4]
   22160:	ldr	r2, [r8, #40]	; 0x28
   22164:	cmn	r9, #2
   22168:	movne	r1, #0
   2216c:	moveq	r1, #1
   22170:	cmp	ip, #2
   22174:	add	r0, r2, r0
   22178:	str	r0, [r8, #40]	; 0x28
   2217c:	ldrb	r2, [r4]
   22180:	beq	222d4 <ftello64@plt+0x10c64>
   22184:	cmp	ip, #24
   22188:	beq	226f4 <ftello64@plt+0x11084>
   2218c:	cmp	r2, #44	; 0x2c
   22190:	beq	22814 <ftello64@plt+0x111a4>
   22194:	cmp	ip, #1
   22198:	beq	221a4 <ftello64@plt+0x10b34>
   2219c:	mov	r9, r6
   221a0:	b	2214c <ftello64@plt+0x10adc>
   221a4:	sub	r0, r2, #48	; 0x30
   221a8:	uxtb	r1, r0
   221ac:	cmp	r1, #9
   221b0:	movhi	r1, #0
   221b4:	movls	r1, #1
   221b8:	cmn	r9, #2
   221bc:	moveq	r1, #0
   221c0:	cmp	r1, #0
   221c4:	beq	2219c <ftello64@plt+0x10b2c>
   221c8:	cmn	r9, #1
   221cc:	moveq	r9, r0
   221d0:	beq	2214c <ftello64@plt+0x10adc>
   221d4:	add	r3, r9, r9, lsl #2
   221d8:	add	r3, r2, r3, lsl #1
   221dc:	ldr	r2, [pc, #2664]	; 22c4c <ftello64@plt+0x115dc>
   221e0:	cmp	r3, r2
   221e4:	suble	r9, r3, #48	; 0x30
   221e8:	movgt	r9, r7
   221ec:	b	2214c <ftello64@plt+0x10adc>
   221f0:	ldr	r3, [sp, #212]	; 0xd4
   221f4:	ldr	r3, [r3]
   221f8:	cmp	r3, #0
   221fc:	bne	220b4 <ftello64@plt+0x10a44>
   22200:	str	fp, [sp, #36]	; 0x24
   22204:	ldr	r3, [sp, #52]	; 0x34
   22208:	cmp	r3, #0
   2220c:	ldr	r3, [sp, #32]
   22210:	ldrb	r2, [r3, #4]
   22214:	beq	21ca8 <ftello64@plt+0x10638>
   22218:	cmp	r2, #23
   2221c:	cmpne	r2, #11
   22220:	bne	21ca8 <ftello64@plt+0x10638>
   22224:	ldr	r3, [sp, #36]	; 0x24
   22228:	cmp	r3, #0
   2222c:	beq	22238 <ftello64@plt+0x10bc8>
   22230:	mov	r0, r3
   22234:	bl	1dfd0 <ftello64@plt+0xc960>
   22238:	ldr	r2, [sp, #212]	; 0xd4
   2223c:	mov	r3, #13
   22240:	str	r3, [r2]
   22244:	mov	r3, #0
   22248:	str	r3, [sp, #36]	; 0x24
   2224c:	ldr	r0, [sp, #36]	; 0x24
   22250:	add	sp, sp, #172	; 0xac
   22254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22258:	ldr	r1, [r5, #20]
   2225c:	mov	r3, r5
   22260:	b	22268 <ftello64@plt+0x10bf8>
   22264:	mov	r3, r2
   22268:	ldr	r2, [r3, #4]
   2226c:	cmp	r2, #0
   22270:	bne	22264 <ftello64@plt+0x10bf4>
   22274:	ldr	r2, [r3, #8]
   22278:	cmp	r2, #0
   2227c:	bne	22264 <ftello64@plt+0x10bf4>
   22280:	b	222a4 <ftello64@plt+0x10c34>
   22284:	ldr	r2, [r0, #8]
   22288:	cmp	r3, r2
   2228c:	cmpne	r2, #0
   22290:	moveq	r3, #1
   22294:	movne	r3, #0
   22298:	cmp	r3, #0
   2229c:	mov	r3, r0
   222a0:	beq	22264 <ftello64@plt+0x10bf4>
   222a4:	ldrb	r2, [r3, #24]
   222a8:	cmp	r2, #17
   222ac:	bne	222c4 <ftello64@plt+0x10c54>
   222b0:	ldr	r2, [r3, #20]
   222b4:	cmp	r1, r2
   222b8:	ldrbeq	r2, [r3, #26]
   222bc:	orreq	r2, r2, #8
   222c0:	strbeq	r2, [r3, #26]
   222c4:	ldr	r0, [r3]
   222c8:	cmp	r0, #0
   222cc:	bne	22284 <ftello64@plt+0x10c14>
   222d0:	b	21dc4 <ftello64@plt+0x10754>
   222d4:	mov	r3, ip
   222d8:	ldr	r2, [sp, #60]	; 0x3c
   222dc:	cmp	r2, #0
   222e0:	beq	22fac <ftello64@plt+0x1193c>
   222e4:	add	r3, sp, #104	; 0x68
   222e8:	ldr	r2, [sp, #32]
   222ec:	ldm	r3, {r0, r1}
   222f0:	ldr	r3, [sp, #44]	; 0x2c
   222f4:	str	r5, [r3, #40]	; 0x28
   222f8:	mov	r3, #1
   222fc:	stm	r2, {r0, r1}
   22300:	ldr	r0, [sp, #36]	; 0x24
   22304:	strb	r3, [r2, #4]
   22308:	b	22340 <ftello64@plt+0x10cd0>
   2230c:	ldr	r8, [sp, #56]	; 0x38
   22310:	cmp	r8, #0
   22314:	beq	226ec <ftello64@plt+0x1107c>
   22318:	ldr	r0, [sp, #48]	; 0x30
   2231c:	mov	ip, #16
   22320:	str	r0, [sp]
   22324:	mov	r2, r8
   22328:	str	fp, [r0, #4]
   2232c:	str	fp, [r0]
   22330:	add	r1, sl, #64	; 0x40
   22334:	add	r0, sl, #56	; 0x38
   22338:	strb	ip, [sp, #140]	; 0x8c
   2233c:	bl	1b400 <ftello64@plt+0x9d90>
   22340:	ldr	r3, [sp, #212]	; 0xd4
   22344:	ldr	r3, [r3]
   22348:	adds	r3, r3, #0
   2234c:	movne	r3, #1
   22350:	cmp	r0, #0
   22354:	movne	r3, #0
   22358:	cmp	r3, #0
   2235c:	bne	220b4 <ftello64@plt+0x10a44>
   22360:	str	r0, [sp, #36]	; 0x24
   22364:	b	22204 <ftello64@plt+0x10b94>
   22368:	cmp	r9, #1
   2236c:	beq	22f00 <ftello64@plt+0x11890>
   22370:	ldr	r3, [sp, #36]	; 0x24
   22374:	str	r9, [sp, #48]	; 0x30
   22378:	mov	r2, r3
   2237c:	ldr	r8, [r3]
   22380:	mov	r5, r3
   22384:	mov	r3, #2
   22388:	str	r3, [sp, #20]
   2238c:	add	r3, sp, #136	; 0x88
   22390:	mvn	r7, #0
   22394:	mov	r9, r3
   22398:	mov	r4, r5
   2239c:	mov	r6, r9
   223a0:	b	223ac <ftello64@plt+0x10d3c>
   223a4:	mov	r4, r3
   223a8:	add	r6, r8, #4
   223ac:	ldr	r1, [sl, #64]	; 0x40
   223b0:	cmp	r1, #31
   223b4:	beq	22478 <ftello64@plt+0x10e08>
   223b8:	lsl	r3, r1, #5
   223bc:	ldr	ip, [sl, #56]	; 0x38
   223c0:	add	r0, r1, #1
   223c4:	add	lr, r3, #4
   223c8:	add	r3, ip, r3
   223cc:	add	r1, r4, #20
   223d0:	str	r0, [sl, #64]	; 0x40
   223d4:	str	fp, [r3, #4]
   223d8:	str	fp, [r3, #8]
   223dc:	str	fp, [r3, #12]
   223e0:	ldm	r1, {r0, r1}
   223e4:	add	r5, r3, #24
   223e8:	add	ip, ip, lr
   223ec:	stm	r5, {r0, r1}
   223f0:	ldrb	r1, [r3, #30]
   223f4:	cmp	ip, #0
   223f8:	str	fp, [r3, #16]
   223fc:	and	r1, r1, #243	; 0xf3
   22400:	str	fp, [r3, #20]
   22404:	str	r7, [r3, #32]
   22408:	strb	r1, [r3, #30]
   2240c:	str	ip, [r6]
   22410:	beq	22674 <ftello64@plt+0x11004>
   22414:	str	r8, [r3, #4]
   22418:	ldr	r8, [r6]
   2241c:	ldrb	r3, [r8, #26]
   22420:	orr	r3, r3, #4
   22424:	strb	r3, [r8, #26]
   22428:	ldr	r3, [r4, #4]
   2242c:	cmp	r3, #0
   22430:	bne	223a4 <ftello64@plt+0x10d34>
   22434:	mov	r1, fp
   22438:	b	22454 <ftello64@plt+0x10de4>
   2243c:	ldr	r3, [r4]
   22440:	ldr	r8, [r8]
   22444:	cmp	r3, #0
   22448:	mov	r1, r4
   2244c:	beq	224ac <ftello64@plt+0x10e3c>
   22450:	mov	r4, r3
   22454:	ldr	r3, [r4, #8]
   22458:	cmp	r3, #0
   2245c:	cmpne	r3, r1
   22460:	beq	2243c <ftello64@plt+0x10dcc>
   22464:	ldr	r1, [sl, #64]	; 0x40
   22468:	mov	r4, r3
   2246c:	cmp	r1, #31
   22470:	add	r6, r8, #8
   22474:	bne	223b8 <ftello64@plt+0x10d48>
   22478:	mov	r0, #996	; 0x3e4
   2247c:	str	r2, [sp, #28]
   22480:	bl	2d2ac <ftello64@plt+0x1bc3c>
   22484:	ldr	r2, [sp, #28]
   22488:	subs	ip, r0, #0
   2248c:	beq	22ef4 <ftello64@plt+0x11884>
   22490:	ldr	r1, [sl, #56]	; 0x38
   22494:	mov	lr, #4
   22498:	str	r1, [ip]
   2249c:	mov	r0, #1
   224a0:	mov	r3, fp
   224a4:	str	ip, [sl, #56]	; 0x38
   224a8:	b	223c8 <ftello64@plt+0x10d58>
   224ac:	ldr	r5, [sp, #136]	; 0x88
   224b0:	str	fp, [r9]
   224b4:	str	fp, [r9, #4]
   224b8:	ldr	r1, [sl, #64]	; 0x40
   224bc:	cmp	r1, #31
   224c0:	beq	226a8 <ftello64@plt+0x11038>
   224c4:	lsl	r3, r1, #5
   224c8:	ldr	r8, [sl, #56]	; 0x38
   224cc:	add	r1, r1, #1
   224d0:	add	lr, r3, #4
   224d4:	add	r3, r8, r3
   224d8:	str	r1, [sl, #64]	; 0x40
   224dc:	mov	r1, #16
   224e0:	str	fp, [r3, #4]
   224e4:	str	r2, [r3, #8]
   224e8:	str	r5, [r3, #12]
   224ec:	strb	r1, [sp, #140]	; 0x8c
   224f0:	ldm	r9, {r0, r1}
   224f4:	add	ip, r3, #24
   224f8:	add	r8, r8, lr
   224fc:	stm	ip, {r0, r1}
   22500:	ldrb	r1, [r3, #30]
   22504:	cmp	r5, #0
   22508:	str	fp, [r3, #16]
   2250c:	and	r1, r1, #243	; 0xf3
   22510:	str	fp, [r3, #20]
   22514:	str	r7, [r3, #32]
   22518:	strb	r1, [r3, #30]
   2251c:	str	r8, [r2]
   22520:	beq	220a8 <ftello64@plt+0x10a38>
   22524:	cmp	r8, #0
   22528:	str	r8, [r5]
   2252c:	beq	220a8 <ftello64@plt+0x10a38>
   22530:	ldr	r3, [sp, #20]
   22534:	ldr	r2, [sp, #48]	; 0x30
   22538:	add	r3, r3, #1
   2253c:	cmp	r3, r2
   22540:	str	r3, [sp, #20]
   22544:	mov	r2, r8
   22548:	ble	22398 <ftello64@plt+0x10d28>
   2254c:	ldr	r9, [sp, #48]	; 0x30
   22550:	ldr	r3, [sp, #24]
   22554:	cmp	r9, r3
   22558:	beq	226e8 <ftello64@plt+0x11078>
   2255c:	add	r3, sp, #136	; 0x88
   22560:	str	r3, [sp, #48]	; 0x30
   22564:	ldr	r4, [r5]
   22568:	mov	r6, r3
   2256c:	mvn	r7, #0
   22570:	b	2257c <ftello64@plt+0x10f0c>
   22574:	mov	r5, r3
   22578:	add	r6, r4, #4
   2257c:	ldr	r2, [sl, #64]	; 0x40
   22580:	cmp	r2, #31
   22584:	beq	22648 <ftello64@plt+0x10fd8>
   22588:	lsl	r3, r2, #5
   2258c:	ldr	lr, [sl, #56]	; 0x38
   22590:	add	r1, r2, #1
   22594:	add	ip, r3, #4
   22598:	add	r3, lr, r3
   2259c:	add	r2, r5, #20
   225a0:	str	r1, [sl, #64]	; 0x40
   225a4:	str	fp, [r3, #4]
   225a8:	str	fp, [r3, #8]
   225ac:	str	fp, [r3, #12]
   225b0:	ldm	r2, {r0, r1}
   225b4:	add	r2, r3, #24
   225b8:	add	ip, lr, ip
   225bc:	stm	r2, {r0, r1}
   225c0:	ldrb	r2, [r3, #30]
   225c4:	cmp	ip, #0
   225c8:	str	fp, [r3, #16]
   225cc:	and	r2, r2, #243	; 0xf3
   225d0:	str	fp, [r3, #20]
   225d4:	str	r7, [r3, #32]
   225d8:	strb	r2, [r3, #30]
   225dc:	str	ip, [r6]
   225e0:	beq	220a8 <ftello64@plt+0x10a38>
   225e4:	str	r4, [r3, #4]
   225e8:	ldr	r4, [r6]
   225ec:	ldrb	r3, [r4, #26]
   225f0:	orr	r3, r3, #4
   225f4:	strb	r3, [r4, #26]
   225f8:	ldr	r3, [r5, #4]
   225fc:	cmp	r3, #0
   22600:	bne	22574 <ftello64@plt+0x10f04>
   22604:	mov	r2, fp
   22608:	b	22624 <ftello64@plt+0x10fb4>
   2260c:	ldr	r3, [r5]
   22610:	ldr	r4, [r4]
   22614:	cmp	r3, #0
   22618:	mov	r2, r5
   2261c:	beq	22938 <ftello64@plt+0x112c8>
   22620:	mov	r5, r3
   22624:	ldr	r3, [r5, #8]
   22628:	cmp	r3, r2
   2262c:	cmpne	r3, #0
   22630:	beq	2260c <ftello64@plt+0x10f9c>
   22634:	ldr	r2, [sl, #64]	; 0x40
   22638:	mov	r5, r3
   2263c:	cmp	r2, #31
   22640:	add	r6, r4, #8
   22644:	bne	22588 <ftello64@plt+0x10f18>
   22648:	mov	r0, #996	; 0x3e4
   2264c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   22650:	subs	lr, r0, #0
   22654:	beq	220a4 <ftello64@plt+0x10a34>
   22658:	ldr	r2, [sl, #56]	; 0x38
   2265c:	mov	r1, #1
   22660:	str	r2, [lr]
   22664:	mov	ip, #4
   22668:	mov	r3, fp
   2266c:	str	lr, [sl, #56]	; 0x38
   22670:	b	22598 <ftello64@plt+0x10f28>
   22674:	mov	r5, ip
   22678:	b	224b0 <ftello64@plt+0x10e40>
   2267c:	mov	r0, #996	; 0x3e4
   22680:	bl	2d2ac <ftello64@plt+0x1bc3c>
   22684:	subs	r3, r0, #0
   22688:	beq	220a8 <ftello64@plt+0x10a38>
   2268c:	ldr	r0, [sl, #56]	; 0x38
   22690:	mov	lr, #4
   22694:	str	r0, [r3]
   22698:	mov	r1, #1
   2269c:	mov	r2, fp
   226a0:	str	r3, [sl, #56]	; 0x38
   226a4:	b	21dfc <ftello64@plt+0x1078c>
   226a8:	mov	r0, #996	; 0x3e4
   226ac:	str	r2, [sp, #28]
   226b0:	bl	2d2ac <ftello64@plt+0x1bc3c>
   226b4:	subs	r8, r0, #0
   226b8:	beq	220a8 <ftello64@plt+0x10a38>
   226bc:	ldr	r0, [sl, #56]	; 0x38
   226c0:	mov	lr, #4
   226c4:	str	r0, [r8]
   226c8:	mov	r1, #1
   226cc:	mov	r3, fp
   226d0:	str	r8, [sl, #56]	; 0x38
   226d4:	ldr	r2, [sp, #28]
   226d8:	b	224d4 <ftello64@plt+0x10e64>
   226dc:	str	ip, [r7]
   226e0:	mov	r5, fp
   226e4:	b	21f8c <ftello64@plt+0x1091c>
   226e8:	mov	r3, r8
   226ec:	str	r3, [sp, #36]	; 0x24
   226f0:	b	22204 <ftello64@plt+0x10b94>
   226f4:	cmn	r9, #1
   226f8:	beq	22840 <ftello64@plt+0x111d0>
   226fc:	cmn	r9, #2
   22700:	strne	r9, [sp, #24]
   22704:	beq	22834 <ftello64@plt+0x111c4>
   22708:	ldr	r3, [sp, #24]
   2270c:	cmn	r3, #1
   22710:	beq	22850 <ftello64@plt+0x111e0>
   22714:	ldr	r2, [pc, #1332]	; 22c50 <ftello64@plt+0x115e0>
   22718:	cmp	r3, r2
   2271c:	movle	r3, #0
   22720:	movgt	r3, #1
   22724:	cmp	r3, #0
   22728:	bne	22868 <ftello64@plt+0x111f8>
   2272c:	ldr	r4, [sp, #44]	; 0x2c
   22730:	ldr	r2, [sp, #40]	; 0x28
   22734:	mov	r1, r4
   22738:	ldr	r0, [sp, #32]
   2273c:	bl	1d5bc <ftello64@plt+0xbf4c>
   22740:	ldr	r3, [r4, #40]	; 0x28
   22744:	mov	r2, r4
   22748:	ldr	r4, [sp, #36]	; 0x24
   2274c:	cmp	r4, #0
   22750:	add	r3, r3, r0
   22754:	str	r3, [r2, #40]	; 0x28
   22758:	beq	221f0 <ftello64@plt+0x10b80>
   2275c:	ldr	r3, [sp, #24]
   22760:	orrs	r3, r9, r3
   22764:	beq	22770 <ftello64@plt+0x11100>
   22768:	b	21da0 <ftello64@plt+0x10730>
   2276c:	mov	r4, r3
   22770:	ldr	r3, [r4, #4]
   22774:	cmp	r3, #0
   22778:	bne	2276c <ftello64@plt+0x110fc>
   2277c:	ldr	r3, [r4, #8]
   22780:	cmp	r3, #0
   22784:	bne	2276c <ftello64@plt+0x110fc>
   22788:	b	227c0 <ftello64@plt+0x11150>
   2278c:	ldr	r0, [r4, #20]
   22790:	bl	153e0 <ftello64@plt+0x3d70>
   22794:	ldr	r2, [r4]
   22798:	cmp	r2, #0
   2279c:	beq	221f0 <ftello64@plt+0x10b80>
   227a0:	ldr	r3, [r2, #8]
   227a4:	cmp	r3, #0
   227a8:	cmpne	r4, r3
   227ac:	moveq	r4, #1
   227b0:	movne	r4, #0
   227b4:	cmp	r4, #0
   227b8:	mov	r4, r2
   227bc:	beq	2276c <ftello64@plt+0x110fc>
   227c0:	ldr	r3, [r4, #24]
   227c4:	bic	r3, r3, #-16777216	; 0xff000000
   227c8:	bic	r3, r3, #16449536	; 0xfb0000
   227cc:	bic	r3, r3, #65280	; 0xff00
   227d0:	cmp	r3, #6
   227d4:	beq	227e4 <ftello64@plt+0x11174>
   227d8:	cmp	r3, #3
   227dc:	bne	22794 <ftello64@plt+0x11124>
   227e0:	b	2278c <ftello64@plt+0x1111c>
   227e4:	ldr	r5, [r4, #20]
   227e8:	ldr	r0, [r5]
   227ec:	bl	153e0 <ftello64@plt+0x3d70>
   227f0:	ldr	r0, [r5, #4]
   227f4:	bl	153e0 <ftello64@plt+0x3d70>
   227f8:	ldr	r0, [r5, #8]
   227fc:	bl	153e0 <ftello64@plt+0x3d70>
   22800:	ldr	r0, [r5, #12]
   22804:	bl	153e0 <ftello64@plt+0x3d70>
   22808:	mov	r0, r5
   2280c:	bl	153e0 <ftello64@plt+0x3d70>
   22810:	b	22794 <ftello64@plt+0x11124>
   22814:	cmn	r9, #1
   22818:	ldr	r4, [sp, #20]
   2281c:	beq	22878 <ftello64@plt+0x11208>
   22820:	cmn	r9, #2
   22824:	beq	22834 <ftello64@plt+0x111c4>
   22828:	cmp	ip, #1
   2282c:	moveq	r4, r1
   22830:	beq	22884 <ftello64@plt+0x11214>
   22834:	ldr	r3, [sp, #60]	; 0x3c
   22838:	cmp	r3, #0
   2283c:	bne	222e4 <ftello64@plt+0x10c74>
   22840:	ldr	r2, [sp, #212]	; 0xd4
   22844:	mov	r3, #10
   22848:	str	r3, [r2]
   2284c:	b	220b4 <ftello64@plt+0x10a44>
   22850:	add	r3, r3, #32768	; 0x8000
   22854:	cmp	r9, r3
   22858:	movle	r3, #0
   2285c:	movgt	r3, #1
   22860:	cmp	r3, #0
   22864:	beq	2272c <ftello64@plt+0x110bc>
   22868:	ldr	r2, [sp, #212]	; 0xd4
   2286c:	mov	r3, #15
   22870:	str	r3, [r2]
   22874:	b	220b4 <ftello64@plt+0x10a44>
   22878:	cmp	ip, #1
   2287c:	bne	22840 <ftello64@plt+0x111d0>
   22880:	mov	r9, fp
   22884:	mvn	r3, #0
   22888:	str	r5, [sp, #20]
   2288c:	ldr	r0, [sp, #32]
   22890:	mov	r5, r4
   22894:	ldr	r4, [sp, #44]	; 0x2c
   22898:	mov	r7, #32768	; 0x8000
   2289c:	mvn	r6, #1
   228a0:	mov	r8, r3
   228a4:	ldr	r2, [sp, #40]	; 0x28
   228a8:	mov	r1, r4
   228ac:	bl	1d5bc <ftello64@plt+0xbf4c>
   228b0:	ldr	r1, [sp, #32]
   228b4:	ldr	r2, [r4, #40]	; 0x28
   228b8:	ldrb	r3, [r1, #4]
   228bc:	cmp	r3, #2
   228c0:	add	r2, r2, r0
   228c4:	str	r2, [r4, #40]	; 0x28
   228c8:	beq	22f0c <ftello64@plt+0x1189c>
   228cc:	ldrb	r2, [r1]
   228d0:	cmp	r2, #44	; 0x2c
   228d4:	cmpne	r3, #24
   228d8:	beq	22f60 <ftello64@plt+0x118f0>
   228dc:	cmp	r3, #1
   228e0:	movne	r8, r6
   228e4:	movne	r0, r1
   228e8:	bne	228a4 <ftello64@plt+0x11234>
   228ec:	sub	r1, r2, #48	; 0x30
   228f0:	uxtb	r3, r1
   228f4:	cmp	r3, #9
   228f8:	movhi	r3, #0
   228fc:	movls	r3, #1
   22900:	cmn	r8, #2
   22904:	moveq	r3, #0
   22908:	cmp	r3, #0
   2290c:	beq	23954 <ftello64@plt+0x122e4>
   22910:	cmn	r8, #1
   22914:	beq	23948 <ftello64@plt+0x122d8>
   22918:	add	r8, r8, r8, lsl #2
   2291c:	ldr	r3, [pc, #808]	; 22c4c <ftello64@plt+0x115dc>
   22920:	add	r2, r2, r8, lsl #1
   22924:	cmp	r2, r3
   22928:	bgt	22fc4 <ftello64@plt+0x11954>
   2292c:	sub	r8, r2, #48	; 0x30
   22930:	ldr	r0, [sp, #32]
   22934:	b	228a4 <ftello64@plt+0x11234>
   22938:	ldr	r5, [sp, #136]	; 0x88
   2293c:	cmp	r5, #0
   22940:	bne	21db8 <ftello64@plt+0x10748>
   22944:	b	220a8 <ftello64@plt+0x10a38>
   22948:	ldr	r3, [sp, #32]
   2294c:	ldr	r2, [sl, #84]	; 0x54
   22950:	ldr	r1, [r3]
   22954:	mov	r3, #1
   22958:	lsl	r3, r3, r1
   2295c:	ands	r2, r3, r2
   22960:	beq	23934 <ftello64@plt+0x122c4>
   22964:	ldr	r1, [sl, #80]	; 0x50
   22968:	ldr	r2, [sp, #32]
   2296c:	orr	r3, r1, r3
   22970:	str	r3, [sl, #80]	; 0x50
   22974:	add	r1, sl, #64	; 0x40
   22978:	add	r0, sl, #56	; 0x38
   2297c:	bl	1df24 <ftello64@plt+0xc8b4>
   22980:	subs	r3, r0, #0
   22984:	str	r3, [sp, #36]	; 0x24
   22988:	beq	22b34 <ftello64@plt+0x114c4>
   2298c:	ldrb	r2, [sl, #88]	; 0x58
   22990:	ldr	r3, [sl, #76]	; 0x4c
   22994:	orr	r2, r2, #2
   22998:	add	r3, r3, #1
   2299c:	strb	r2, [sl, #88]	; 0x58
   229a0:	str	r3, [sl, #76]	; 0x4c
   229a4:	b	21c68 <ftello64@plt+0x105f8>
   229a8:	ldr	r3, [sp, #44]	; 0x2c
   229ac:	sub	r2, r2, #33	; 0x21
   229b0:	clz	r2, r2
   229b4:	ldr	r1, [r3, #64]	; 0x40
   229b8:	ldr	r3, [sp, #212]	; 0xd4
   229bc:	lsr	r2, r2, #5
   229c0:	str	r2, [sp]
   229c4:	str	r3, [sp, #4]
   229c8:	ldr	r2, [pc, #644]	; 22c54 <ftello64@plt+0x115e4>
   229cc:	ldr	r3, [pc, #644]	; 22c58 <ftello64@plt+0x115e8>
   229d0:	mov	r0, sl
   229d4:	bl	2172c <ftello64@plt+0x100bc>
   229d8:	ldr	r3, [sp, #212]	; 0xd4
   229dc:	ldr	r3, [r3]
   229e0:	adds	r3, r3, #0
   229e4:	movne	r3, #1
   229e8:	cmp	r0, #0
   229ec:	movne	r3, #0
   229f0:	cmp	r3, #0
   229f4:	str	r0, [sp, #36]	; 0x24
   229f8:	beq	21c68 <ftello64@plt+0x105f8>
   229fc:	b	21d14 <ftello64@plt+0x106a4>
   22a00:	ldr	r2, [sp, #32]
   22a04:	add	r1, sl, #64	; 0x40
   22a08:	add	r0, sl, #56	; 0x38
   22a0c:	bl	1df24 <ftello64@plt+0xc8b4>
   22a10:	subs	r3, r0, #0
   22a14:	str	r3, [sp, #36]	; 0x24
   22a18:	beq	22b34 <ftello64@plt+0x114c4>
   22a1c:	ldr	r3, [sl, #92]	; 0x5c
   22a20:	cmp	r3, #1
   22a24:	ldrbgt	r3, [sl, #88]	; 0x58
   22a28:	orrgt	r3, r3, #2
   22a2c:	strbgt	r3, [sl, #88]	; 0x58
   22a30:	b	21c68 <ftello64@plt+0x105f8>
   22a34:	ldr	r3, [sp, #44]	; 0x2c
   22a38:	sub	r2, r2, #35	; 0x23
   22a3c:	clz	r2, r2
   22a40:	ldr	r1, [r3, #64]	; 0x40
   22a44:	ldr	r3, [sp, #212]	; 0xd4
   22a48:	lsr	r2, r2, #5
   22a4c:	str	r2, [sp]
   22a50:	str	r3, [sp, #4]
   22a54:	ldr	r2, [pc, #512]	; 22c5c <ftello64@plt+0x115ec>
   22a58:	ldr	r3, [pc, #512]	; 22c60 <ftello64@plt+0x115f0>
   22a5c:	b	229d0 <ftello64@plt+0x11360>
   22a60:	add	r5, sl, #56	; 0x38
   22a64:	add	r6, sl, #64	; 0x40
   22a68:	mov	r0, r5
   22a6c:	mov	r1, r6
   22a70:	ldr	r2, [sp, #32]
   22a74:	bl	1df24 <ftello64@plt+0xc8b4>
   22a78:	subs	r3, r0, #0
   22a7c:	str	r3, [sp, #36]	; 0x24
   22a80:	beq	22b34 <ftello64@plt+0x114c4>
   22a84:	ldr	r3, [sl, #92]	; 0x5c
   22a88:	cmp	r3, #1
   22a8c:	ble	21c68 <ftello64@plt+0x105f8>
   22a90:	ldr	r8, [sp, #44]	; 0x2c
   22a94:	add	r4, sp, #136	; 0x88
   22a98:	mov	r7, #0
   22a9c:	mov	r9, #16
   22aa0:	ldr	r3, [r8, #40]	; 0x28
   22aa4:	ldr	r2, [r8, #56]	; 0x38
   22aa8:	cmp	r2, r3
   22aac:	ble	21c68 <ftello64@plt+0x105f8>
   22ab0:	ldr	r2, [r8, #28]
   22ab4:	cmp	r3, r2
   22ab8:	beq	21c68 <ftello64@plt+0x105f8>
   22abc:	ldr	r2, [r8, #8]
   22ac0:	ldr	r3, [r2, r3, lsl #2]
   22ac4:	cmn	r3, #1
   22ac8:	bne	21c68 <ftello64@plt+0x105f8>
   22acc:	ldr	fp, [sp, #32]
   22ad0:	ldr	r2, [sp, #40]	; 0x28
   22ad4:	mov	r1, r8
   22ad8:	mov	r0, fp
   22adc:	bl	1d5bc <ftello64@plt+0xbf4c>
   22ae0:	ldr	r3, [r8, #40]	; 0x28
   22ae4:	mov	r2, fp
   22ae8:	mov	r1, r6
   22aec:	add	r3, r3, r0
   22af0:	str	r3, [r8, #40]	; 0x28
   22af4:	mov	r0, r5
   22af8:	bl	1df24 <ftello64@plt+0xc8b4>
   22afc:	str	r4, [sp]
   22b00:	ldr	r2, [sp, #36]	; 0x24
   22b04:	str	r7, [r4, #4]
   22b08:	mov	r1, r6
   22b0c:	str	r7, [r4]
   22b10:	strb	r9, [sp, #140]	; 0x8c
   22b14:	mov	fp, r0
   22b18:	mov	r3, r0
   22b1c:	mov	r0, r5
   22b20:	bl	1b400 <ftello64@plt+0x9d90>
   22b24:	cmp	r0, #0
   22b28:	cmpne	fp, #0
   22b2c:	str	r0, [sp, #36]	; 0x24
   22b30:	bne	22aa0 <ftello64@plt+0x11430>
   22b34:	ldr	r2, [sp, #212]	; 0xd4
   22b38:	mov	r3, #12
   22b3c:	str	r3, [r2]
   22b40:	mov	r3, #0
   22b44:	str	r3, [sp, #36]	; 0x24
   22b48:	b	21cb0 <ftello64@plt+0x10640>
   22b4c:	ldr	r3, [sp, #32]
   22b50:	ldr	r2, [r3]
   22b54:	ldr	r3, [pc, #264]	; 22c64 <ftello64@plt+0x115f4>
   22b58:	and	r3, r3, r2
   22b5c:	cmp	r3, #0
   22b60:	beq	22b70 <ftello64@plt+0x11500>
   22b64:	ldrb	r3, [sl, #88]	; 0x58
   22b68:	ands	r4, r3, #16
   22b6c:	beq	23098 <ftello64@plt+0x11a28>
   22b70:	sub	r3, r2, #256	; 0x100
   22b74:	bics	r3, r3, #256	; 0x100
   22b78:	bne	23ad8 <ftello64@plt+0x12468>
   22b7c:	cmp	r2, #256	; 0x100
   22b80:	beq	23aa4 <ftello64@plt+0x12434>
   22b84:	ldr	r6, [sp, #32]
   22b88:	mov	r3, #5
   22b8c:	add	r5, sl, #56	; 0x38
   22b90:	add	sl, sl, #64	; 0x40
   22b94:	str	r3, [r6]
   22b98:	mov	r2, r6
   22b9c:	mov	r1, sl
   22ba0:	mov	r0, r5
   22ba4:	bl	1df24 <ftello64@plt+0xc8b4>
   22ba8:	mov	r3, #10
   22bac:	str	r3, [r6]
   22bb0:	mov	r4, r0
   22bb4:	ldr	r2, [sp, #32]
   22bb8:	mov	r1, sl
   22bbc:	mov	r0, r5
   22bc0:	bl	1df24 <ftello64@plt+0xc8b4>
   22bc4:	mov	r2, #0
   22bc8:	add	ip, sp, #136	; 0x88
   22bcc:	str	r2, [sp, #140]	; 0x8c
   22bd0:	str	ip, [sp]
   22bd4:	str	r2, [sp, #136]	; 0x88
   22bd8:	mov	ip, #10
   22bdc:	mov	r1, sl
   22be0:	mov	r2, r4
   22be4:	strb	ip, [sp, #140]	; 0x8c
   22be8:	mov	r7, r0
   22bec:	mov	r3, r7
   22bf0:	mov	r0, r5
   22bf4:	bl	1b400 <ftello64@plt+0x9d90>
   22bf8:	cmp	r7, #0
   22bfc:	cmpne	r4, #0
   22c00:	moveq	r3, #1
   22c04:	movne	r3, #0
   22c08:	cmp	r0, #0
   22c0c:	orreq	r3, r3, #1
   22c10:	cmp	r3, #0
   22c14:	str	r0, [sp, #36]	; 0x24
   22c18:	bne	22b34 <ftello64@plt+0x114c4>
   22c1c:	ldr	r4, [sp, #44]	; 0x2c
   22c20:	ldr	r2, [sp, #40]	; 0x28
   22c24:	ldr	r0, [sp, #32]
   22c28:	mov	r1, r4
   22c2c:	bl	1d5bc <ftello64@plt+0xbf4c>
   22c30:	ldr	r3, [r4, #40]	; 0x28
   22c34:	add	r3, r3, r0
   22c38:	str	r3, [r4, #40]	; 0x28
   22c3c:	ldr	r0, [sp, #36]	; 0x24
   22c40:	add	sp, sp, #172	; 0xac
   22c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c48:	addeq	r0, ip, r0, lsl #16
   22c4c:	andeq	r8, r0, r0, lsr r0
   22c50:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   22c54:	andeq	r0, r3, ip, lsl #26
   22c58:	andeq	r0, r3, r4, asr sp
   22c5c:	andeq	r0, r3, ip, lsl sp
   22c60:	muleq	r3, ip, r0
   22c64:	andeq	r0, r0, pc, lsl #6
   22c68:	mvnseq	r0, #0
   22c6c:	mov	r3, #0
   22c70:	mov	r1, #1
   22c74:	mov	r0, #32
   22c78:	str	r3, [sp, #76]	; 0x4c
   22c7c:	bl	2d264 <ftello64@plt+0x1bbf4>
   22c80:	mov	r1, #1
   22c84:	mov	fp, r0
   22c88:	mov	r0, #40	; 0x28
   22c8c:	bl	2d264 <ftello64@plt+0x1bbf4>
   22c90:	cmp	r0, #0
   22c94:	cmpne	fp, #0
   22c98:	moveq	r3, #1
   22c9c:	movne	r3, #0
   22ca0:	mov	r9, r0
   22ca4:	str	r3, [sp, #24]
   22ca8:	beq	23078 <ftello64@plt+0x11a08>
   22cac:	ldr	r4, [sp, #32]
   22cb0:	ldr	r2, [sp, #40]	; 0x28
   22cb4:	ldr	r1, [sp, #44]	; 0x2c
   22cb8:	mov	r0, r4
   22cbc:	bl	1a578 <ftello64@plt+0x8f08>
   22cc0:	ldrb	r3, [r4, #4]
   22cc4:	cmp	r3, #2
   22cc8:	mov	r8, r0
   22ccc:	beq	23024 <ftello64@plt+0x119b4>
   22cd0:	cmp	r3, #25
   22cd4:	beq	22fd0 <ftello64@plt+0x11960>
   22cd8:	ldr	r2, [sp, #24]
   22cdc:	str	r2, [sp, #48]	; 0x30
   22ce0:	cmp	r3, #21
   22ce4:	moveq	r3, #1
   22ce8:	ldreq	r2, [sp, #32]
   22cec:	ldr	r6, [sp, #44]	; 0x2c
   22cf0:	ldr	r4, [sp, #32]
   22cf4:	strbeq	r3, [r2, #4]
   22cf8:	mov	r3, #0
   22cfc:	mov	r2, r3
   22d00:	str	r3, [sp, #36]	; 0x24
   22d04:	ldr	r3, [sp, #40]	; 0x28
   22d08:	mov	lr, #1
   22d0c:	str	r2, [sp, #28]
   22d10:	lsr	r3, r3, #16
   22d14:	and	r3, r3, lr
   22d18:	str	r3, [sp, #68]	; 0x44
   22d1c:	ldr	r3, [r6, #80]	; 0x50
   22d20:	add	r2, sp, #104	; 0x68
   22d24:	cmp	r3, #1
   22d28:	str	r3, [sp, #52]	; 0x34
   22d2c:	str	r2, [sp, #84]	; 0x54
   22d30:	ldr	r3, [r6, #40]	; 0x28
   22d34:	beq	22f20 <ftello64@plt+0x118b0>
   22d38:	ldr	r2, [r6, #28]
   22d3c:	add	r1, r3, #1
   22d40:	cmp	r1, r2
   22d44:	bge	22f20 <ftello64@plt+0x118b0>
   22d48:	ldr	ip, [r6, #8]
   22d4c:	add	r0, ip, r1, lsl #2
   22d50:	ldr	r1, [ip, r1, lsl #2]
   22d54:	cmn	r1, #1
   22d58:	subeq	r2, r2, r3
   22d5c:	moveq	ip, r0
   22d60:	moveq	r1, #1
   22d64:	beq	22d78 <ftello64@plt+0x11708>
   22d68:	b	22f20 <ftello64@plt+0x118b0>
   22d6c:	ldr	r5, [ip, #4]!
   22d70:	cmn	r5, #1
   22d74:	bne	22d88 <ftello64@plt+0x11718>
   22d78:	add	r1, r1, #1
   22d7c:	cmp	r1, r2
   22d80:	add	lr, r1, r3
   22d84:	bne	22d6c <ftello64@plt+0x116fc>
   22d88:	ldr	r3, [r0, #-4]
   22d8c:	mov	r5, #1
   22d90:	str	lr, [r6, #40]	; 0x28
   22d94:	str	r3, [sp, #84]	; 0x54
   22d98:	ldr	r2, [sp, #40]	; 0x28
   22d9c:	mov	r1, r6
   22da0:	mov	r0, r4
   22da4:	bl	1a578 <ftello64@plt+0x8f08>
   22da8:	mov	r8, r0
   22dac:	ldrb	r3, [r4, #4]
   22db0:	cmp	r3, #2
   22db4:	beq	2368c <ftello64@plt+0x1201c>
   22db8:	cmp	r3, #22
   22dbc:	beq	23458 <ftello64@plt+0x11de8>
   22dc0:	cmp	r5, #2
   22dc4:	beq	235e0 <ftello64@plt+0x11f70>
   22dc8:	cmp	r5, #3
   22dcc:	beq	235e0 <ftello64@plt+0x11f70>
   22dd0:	cmp	r5, #1
   22dd4:	beq	23430 <ftello64@plt+0x11dc0>
   22dd8:	ldrb	r3, [sp, #84]	; 0x54
   22ddc:	mov	r0, #1
   22de0:	and	r1, r3, #31
   22de4:	asr	r3, r3, #5
   22de8:	ldr	r2, [fp, r3, lsl #2]
   22dec:	orr	r2, r2, r0, lsl r1
   22df0:	str	r2, [fp, r3, lsl #2]
   22df4:	ldrb	r3, [r4, #4]
   22df8:	cmp	r3, #2
   22dfc:	beq	2368c <ftello64@plt+0x1201c>
   22e00:	cmp	r3, #21
   22e04:	beq	230ec <ftello64@plt+0x11a7c>
   22e08:	ldr	lr, [sp, #24]
   22e0c:	b	22d1c <ftello64@plt+0x116ac>
   22e10:	ldr	r2, [sp, #212]	; 0xd4
   22e14:	mov	r3, #5
   22e18:	str	r3, [r2]
   22e1c:	mov	r3, #0
   22e20:	str	r3, [sp, #36]	; 0x24
   22e24:	ldr	r0, [sp, #36]	; 0x24
   22e28:	add	sp, sp, #172	; 0xac
   22e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e30:	ldr	r5, [r1, #24]
   22e34:	ldr	r7, [sp, #44]	; 0x2c
   22e38:	ldr	r8, [sp, #32]
   22e3c:	ldr	r9, [sp, #40]	; 0x28
   22e40:	add	r3, r5, #1
   22e44:	str	r3, [r1, #24]
   22e48:	orr	r2, r9, #8388608	; 0x800000
   22e4c:	mov	r1, r7
   22e50:	mov	r0, r8
   22e54:	bl	1d5bc <ftello64@plt+0xbf4c>
   22e58:	ldrb	r2, [r8, #4]
   22e5c:	ldr	r3, [r7, #40]	; 0x28
   22e60:	mov	r1, r7
   22e64:	cmp	r2, #9
   22e68:	add	r6, r6, #1
   22e6c:	add	r3, r3, r0
   22e70:	str	r3, [r7, #40]	; 0x28
   22e74:	mov	r0, r7
   22e78:	bne	21cbc <ftello64@plt+0x1064c>
   22e7c:	mov	r2, #0
   22e80:	cmp	r5, #8
   22e84:	movls	r1, #1
   22e88:	ldrls	r3, [sl, #84]	; 0x54
   22e8c:	mov	r0, #0
   22e90:	orrls	r3, r3, r1, lsl r5
   22e94:	add	ip, sp, #136	; 0x88
   22e98:	strls	r3, [sl, #84]	; 0x54
   22e9c:	mov	lr, #17
   22ea0:	mov	r3, r0
   22ea4:	str	r0, [sp, #140]	; 0x8c
   22ea8:	str	r0, [sp, #136]	; 0x88
   22eac:	str	ip, [sp]
   22eb0:	add	r1, sl, #64	; 0x40
   22eb4:	add	r0, sl, #56	; 0x38
   22eb8:	strb	lr, [sp, #140]	; 0x8c
   22ebc:	bl	1b400 <ftello64@plt+0x9d90>
   22ec0:	subs	r3, r0, #0
   22ec4:	str	r3, [sp, #36]	; 0x24
   22ec8:	beq	22b34 <ftello64@plt+0x114c4>
   22ecc:	str	r5, [r3, #20]
   22ed0:	b	21c68 <ftello64@plt+0x105f8>
   22ed4:	ldr	r3, [sp, #40]	; 0x28
   22ed8:	ands	r2, r3, #131072	; 0x20000
   22edc:	bne	21c44 <ftello64@plt+0x105d4>
   22ee0:	str	r2, [sp, #36]	; 0x24
   22ee4:	ldr	r2, [sp, #212]	; 0xd4
   22ee8:	mov	r3, #16
   22eec:	str	r3, [r2]
   22ef0:	b	21cb0 <ftello64@plt+0x10640>
   22ef4:	str	ip, [r6]
   22ef8:	mov	r5, fp
   22efc:	b	224b0 <ftello64@plt+0x10e40>
   22f00:	ldr	r5, [sp, #36]	; 0x24
   22f04:	mov	r8, r5
   22f08:	b	22550 <ftello64@plt+0x10ee0>
   22f0c:	ldr	r3, [sp, #60]	; 0x3c
   22f10:	ldr	r5, [sp, #20]
   22f14:	cmp	r3, #0
   22f18:	bne	222e4 <ftello64@plt+0x10c74>
   22f1c:	b	22fb4 <ftello64@plt+0x11944>
   22f20:	ldrb	r2, [r4, #4]
   22f24:	add	r8, r8, r3
   22f28:	str	r8, [r6, #40]	; 0x28
   22f2c:	and	r3, r2, #251	; 0xfb
   22f30:	cmp	r2, #28
   22f34:	cmpne	r3, #26
   22f38:	beq	23980 <ftello64@plt+0x12310>
   22f3c:	cmp	r2, #22
   22f40:	moveq	r2, lr
   22f44:	orrne	r2, lr, #1
   22f48:	cmp	r2, #0
   22f4c:	beq	23960 <ftello64@plt+0x122f0>
   22f50:	ldrb	r3, [r4]
   22f54:	mov	r5, #0
   22f58:	strb	r3, [sp, #84]	; 0x54
   22f5c:	b	22d98 <ftello64@plt+0x11728>
   22f60:	cmn	r8, #2
   22f64:	mov	r2, r8
   22f68:	mov	r4, r5
   22f6c:	movne	r2, #0
   22f70:	moveq	r2, #1
   22f74:	orrs	r2, r4, r2
   22f78:	ldr	r5, [sp, #20]
   22f7c:	str	r8, [sp, #24]
   22f80:	bne	222d8 <ftello64@plt+0x10c68>
   22f84:	ldr	r2, [sp, #24]
   22f88:	cmn	r2, #1
   22f8c:	cmpne	r9, r2
   22f90:	bgt	22840 <ftello64@plt+0x111d0>
   22f94:	cmp	r3, #24
   22f98:	beq	22708 <ftello64@plt+0x11098>
   22f9c:	ldr	r2, [sp, #212]	; 0xd4
   22fa0:	mov	r3, #10
   22fa4:	str	r3, [r2]
   22fa8:	b	220b4 <ftello64@plt+0x10a44>
   22fac:	cmp	r3, #2
   22fb0:	bne	22840 <ftello64@plt+0x111d0>
   22fb4:	ldr	r2, [sp, #212]	; 0xd4
   22fb8:	mov	r3, #9
   22fbc:	str	r3, [r2]
   22fc0:	b	220b4 <ftello64@plt+0x10a44>
   22fc4:	mov	r8, r7
   22fc8:	ldr	r0, [sp, #32]
   22fcc:	b	228a4 <ftello64@plt+0x11234>
   22fd0:	ldrb	r3, [r9, #16]
   22fd4:	ldr	r2, [sp, #40]	; 0x28
   22fd8:	ldr	r1, [sp, #44]	; 0x2c
   22fdc:	tst	r2, #256	; 0x100
   22fe0:	orr	r3, r3, #1
   22fe4:	strb	r3, [r9, #16]
   22fe8:	ldrne	r3, [fp]
   22fec:	ldr	r4, [sp, #32]
   22ff0:	orrne	r3, r3, #1024	; 0x400
   22ff4:	strne	r3, [fp]
   22ff8:	ldr	r3, [r1, #40]	; 0x28
   22ffc:	add	r3, r3, r0
   23000:	str	r3, [r1, #40]	; 0x28
   23004:	mov	r0, r4
   23008:	bl	1a578 <ftello64@plt+0x8f08>
   2300c:	ldrb	r3, [r4, #4]
   23010:	cmp	r3, #2
   23014:	mov	r8, r0
   23018:	movne	r2, #1
   2301c:	strne	r2, [sp, #48]	; 0x30
   23020:	bne	22ce0 <ftello64@plt+0x11670>
   23024:	ldr	r2, [sp, #212]	; 0xd4
   23028:	mov	r3, #2
   2302c:	str	r3, [r2]
   23030:	mov	r0, fp
   23034:	bl	153e0 <ftello64@plt+0x3d70>
   23038:	ldr	r0, [r9]
   2303c:	bl	153e0 <ftello64@plt+0x3d70>
   23040:	ldr	r0, [r9, #4]
   23044:	bl	153e0 <ftello64@plt+0x3d70>
   23048:	ldr	r0, [r9, #8]
   2304c:	bl	153e0 <ftello64@plt+0x3d70>
   23050:	ldr	r0, [r9, #12]
   23054:	bl	153e0 <ftello64@plt+0x3d70>
   23058:	mov	r0, r9
   2305c:	bl	153e0 <ftello64@plt+0x3d70>
   23060:	ldr	r3, [sp, #212]	; 0xd4
   23064:	ldr	r3, [r3]
   23068:	cmp	r3, #0
   2306c:	bne	21d14 <ftello64@plt+0x106a4>
   23070:	str	r3, [sp, #36]	; 0x24
   23074:	b	21c68 <ftello64@plt+0x105f8>
   23078:	mov	r0, fp
   2307c:	bl	153e0 <ftello64@plt+0x3d70>
   23080:	mov	r0, r9
   23084:	bl	153e0 <ftello64@plt+0x3d70>
   23088:	ldr	r2, [sp, #212]	; 0xd4
   2308c:	mov	r3, #12
   23090:	str	r3, [r2]
   23094:	b	21d14 <ftello64@plt+0x106a4>
   23098:	orr	r3, r3, #16
   2309c:	ands	r2, r3, #8
   230a0:	mov	r1, r3
   230a4:	strb	r3, [sl, #88]	; 0x58
   230a8:	bne	23428 <ftello64@plt+0x11db8>
   230ac:	ldr	r3, [pc, #-1100]	; 22c68 <ftello64@plt+0x115f8>
   230b0:	tst	r1, #4
   230b4:	str	r3, [sl, #100]	; 0x64
   230b8:	mvn	r1, #2013265921	; 0x78000001
   230bc:	mvn	r3, #-134217727	; 0xf8000001
   230c0:	str	r2, [sl, #96]	; 0x60
   230c4:	str	r1, [sl, #104]	; 0x68
   230c8:	str	r3, [sl, #108]	; 0x6c
   230cc:	beq	233a8 <ftello64@plt+0x11d38>
   230d0:	ldr	r3, [sp, #32]
   230d4:	str	r2, [sl, #112]	; 0x70
   230d8:	str	r2, [sl, #116]	; 0x74
   230dc:	str	r2, [sl, #120]	; 0x78
   230e0:	str	r2, [sl, #124]	; 0x7c
   230e4:	ldr	r2, [r3]
   230e8:	b	22b70 <ftello64@plt+0x11500>
   230ec:	ldr	r2, [sp, #44]	; 0x2c
   230f0:	ldr	r1, [sp, #48]	; 0x30
   230f4:	ldr	r3, [r2, #40]	; 0x28
   230f8:	cmp	r1, #0
   230fc:	add	r3, r3, r8
   23100:	str	r3, [r2, #40]	; 0x28
   23104:	beq	23164 <ftello64@plt+0x11af4>
   23108:	ldm	fp, {r2, r3}
   2310c:	ldr	r1, [fp, #8]
   23110:	mvn	r2, r2
   23114:	mvn	r3, r3
   23118:	str	r2, [fp]
   2311c:	str	r3, [fp, #4]
   23120:	ldr	r2, [fp, #12]
   23124:	ldr	r3, [fp, #16]
   23128:	mvn	r1, r1
   2312c:	mvn	r2, r2
   23130:	mvn	r3, r3
   23134:	str	r1, [fp, #8]
   23138:	str	r2, [fp, #12]
   2313c:	ldr	r1, [fp, #20]
   23140:	ldr	r2, [fp, #24]
   23144:	str	r3, [fp, #16]
   23148:	ldr	r3, [fp, #28]
   2314c:	mvn	r1, r1
   23150:	mvn	r2, r2
   23154:	mvn	r3, r3
   23158:	str	r1, [fp, #20]
   2315c:	str	r2, [fp, #24]
   23160:	str	r3, [fp, #28]
   23164:	ldr	r0, [sl, #92]	; 0x5c
   23168:	cmp	r0, #1
   2316c:	ble	231f0 <ftello64@plt+0x11b80>
   23170:	ldr	r3, [sl, #60]	; 0x3c
   23174:	ldm	fp, {r1, r2}
   23178:	ldr	ip, [r3]
   2317c:	and	r1, r1, ip
   23180:	str	r1, [fp]
   23184:	ldr	ip, [r3, #4]
   23188:	ldr	r1, [fp, #8]
   2318c:	and	r2, r2, ip
   23190:	str	r2, [fp, #4]
   23194:	ldr	ip, [r3, #8]
   23198:	ldr	r2, [fp, #12]
   2319c:	and	r1, r1, ip
   231a0:	str	r1, [fp, #8]
   231a4:	ldr	ip, [r3, #12]
   231a8:	ldr	r1, [fp, #16]
   231ac:	and	r2, r2, ip
   231b0:	str	r2, [fp, #12]
   231b4:	ldr	ip, [r3, #16]
   231b8:	ldr	r2, [fp, #20]
   231bc:	and	r1, r1, ip
   231c0:	str	r1, [fp, #16]
   231c4:	ldr	ip, [r3, #20]
   231c8:	ldr	r1, [fp, #24]
   231cc:	and	r2, r2, ip
   231d0:	str	r2, [fp, #20]
   231d4:	ldr	ip, [r3, #24]
   231d8:	ldr	r2, [fp, #28]
   231dc:	and	r1, r1, ip
   231e0:	str	r1, [fp, #24]
   231e4:	ldr	r3, [r3, #28]
   231e8:	and	r3, r3, r2
   231ec:	str	r3, [fp, #28]
   231f0:	ldr	r3, [r9, #20]
   231f4:	cmp	r3, #0
   231f8:	bne	23240 <ftello64@plt+0x11bd0>
   231fc:	ldr	r3, [r9, #24]
   23200:	cmp	r3, #0
   23204:	bne	23240 <ftello64@plt+0x11bd0>
   23208:	ldr	r3, [r9, #28]
   2320c:	cmp	r3, #0
   23210:	bne	23240 <ftello64@plt+0x11bd0>
   23214:	ldr	r3, [r9, #32]
   23218:	cmp	r3, #0
   2321c:	bne	23240 <ftello64@plt+0x11bd0>
   23220:	cmp	r0, #1
   23224:	ble	232e8 <ftello64@plt+0x11c78>
   23228:	ldr	r3, [r9, #36]	; 0x24
   2322c:	cmp	r3, #0
   23230:	bne	23240 <ftello64@plt+0x11bd0>
   23234:	ldrb	r3, [r9, #16]
   23238:	tst	r3, #1
   2323c:	beq	232e8 <ftello64@plt+0x11c78>
   23240:	ldrb	r3, [sl, #88]	; 0x58
   23244:	add	r4, sl, #56	; 0x38
   23248:	add	r5, sl, #64	; 0x40
   2324c:	orr	r3, r3, #2
   23250:	strb	r3, [sl, #88]	; 0x58
   23254:	mov	r0, r4
   23258:	mov	r3, #6
   2325c:	mov	r1, r5
   23260:	add	r2, sp, #104	; 0x68
   23264:	strb	r3, [sp, #108]	; 0x6c
   23268:	str	r9, [sp, #104]	; 0x68
   2326c:	bl	1df24 <ftello64@plt+0xc8b4>
   23270:	subs	r3, r0, #0
   23274:	str	r3, [sp, #36]	; 0x24
   23278:	beq	23338 <ftello64@plt+0x11cc8>
   2327c:	ldr	r3, [fp]
   23280:	cmp	r3, #0
   23284:	bne	23348 <ftello64@plt+0x11cd8>
   23288:	ldr	r3, [fp, #4]
   2328c:	cmp	r3, #0
   23290:	bne	23348 <ftello64@plt+0x11cd8>
   23294:	ldr	r3, [fp, #8]
   23298:	cmp	r3, #0
   2329c:	bne	23348 <ftello64@plt+0x11cd8>
   232a0:	ldr	r3, [fp, #12]
   232a4:	cmp	r3, #0
   232a8:	bne	23348 <ftello64@plt+0x11cd8>
   232ac:	ldr	r3, [fp, #16]
   232b0:	cmp	r3, #0
   232b4:	bne	23348 <ftello64@plt+0x11cd8>
   232b8:	ldr	r3, [fp, #20]
   232bc:	cmp	r3, #0
   232c0:	bne	23348 <ftello64@plt+0x11cd8>
   232c4:	ldr	r3, [fp, #24]
   232c8:	cmp	r3, #0
   232cc:	bne	23348 <ftello64@plt+0x11cd8>
   232d0:	ldr	r3, [fp, #28]
   232d4:	cmp	r3, #0
   232d8:	bne	23348 <ftello64@plt+0x11cd8>
   232dc:	mov	r0, fp
   232e0:	bl	153e0 <ftello64@plt+0x3d70>
   232e4:	b	21c68 <ftello64@plt+0x105f8>
   232e8:	ldr	r0, [r9]
   232ec:	bl	153e0 <ftello64@plt+0x3d70>
   232f0:	ldr	r0, [r9, #4]
   232f4:	bl	153e0 <ftello64@plt+0x3d70>
   232f8:	ldr	r0, [r9, #8]
   232fc:	bl	153e0 <ftello64@plt+0x3d70>
   23300:	ldr	r0, [r9, #12]
   23304:	bl	153e0 <ftello64@plt+0x3d70>
   23308:	mov	r0, r9
   2330c:	bl	153e0 <ftello64@plt+0x3d70>
   23310:	mov	r3, #3
   23314:	add	r2, sp, #104	; 0x68
   23318:	add	r1, sl, #64	; 0x40
   2331c:	add	r0, sl, #56	; 0x38
   23320:	strb	r3, [sp, #108]	; 0x6c
   23324:	str	fp, [sp, #104]	; 0x68
   23328:	bl	1df24 <ftello64@plt+0xc8b4>
   2332c:	subs	r3, r0, #0
   23330:	str	r3, [sp, #36]	; 0x24
   23334:	bne	21c68 <ftello64@plt+0x105f8>
   23338:	mov	r3, #12
   2333c:	ldr	r2, [sp, #212]	; 0xd4
   23340:	str	r3, [r2]
   23344:	b	23030 <ftello64@plt+0x119c0>
   23348:	add	r2, sp, #104	; 0x68
   2334c:	mov	r3, #3
   23350:	mov	r1, r5
   23354:	mov	r0, r4
   23358:	str	fp, [sp, #104]	; 0x68
   2335c:	strb	r3, [sp, #108]	; 0x6c
   23360:	bl	1df24 <ftello64@plt+0xc8b4>
   23364:	subs	r2, r0, #0
   23368:	beq	23338 <ftello64@plt+0x11cc8>
   2336c:	add	ip, sp, #136	; 0x88
   23370:	mov	lr, #0
   23374:	ldr	r3, [sp, #36]	; 0x24
   23378:	mov	r0, r4
   2337c:	mov	r1, r5
   23380:	str	ip, [sp]
   23384:	mov	r4, #10
   23388:	str	lr, [sp, #140]	; 0x8c
   2338c:	str	lr, [sp, #136]	; 0x88
   23390:	strb	r4, [sp, #140]	; 0x8c
   23394:	bl	1b400 <ftello64@plt+0x9d90>
   23398:	subs	r3, r0, #0
   2339c:	str	r3, [sp, #36]	; 0x24
   233a0:	bne	21c68 <ftello64@plt+0x105f8>
   233a4:	b	23338 <ftello64@plt+0x11cc8>
   233a8:	mov	r4, #128	; 0x80
   233ac:	mov	r5, #4
   233b0:	bl	114d8 <__ctype_b_loc@plt>
   233b4:	sub	r3, r4, #-2147483647	; 0x80000001
   233b8:	mov	ip, #1
   233bc:	add	r2, r5, #24
   233c0:	add	r2, sl, r2, lsl #2
   233c4:	ldr	r1, [r0]
   233c8:	add	r1, r1, r3, lsl ip
   233cc:	mov	r6, r1
   233d0:	mov	r3, #0
   233d4:	ldrh	r0, [r6, #2]!
   233d8:	add	lr, r3, r4
   233dc:	lsr	r0, r0, #3
   233e0:	cmp	lr, #95	; 0x5f
   233e4:	orreq	r0, r0, #1
   233e8:	tst	r0, #1
   233ec:	ldrne	r0, [r2]
   233f0:	orrne	r0, r0, ip, lsl r3
   233f4:	add	r3, r3, #1
   233f8:	strne	r0, [r2]
   233fc:	cmp	r3, #32
   23400:	bne	233d4 <ftello64@plt+0x11d64>
   23404:	add	r5, r5, #1
   23408:	cmp	r5, #8
   2340c:	add	r4, r4, #32
   23410:	add	r1, r1, #64	; 0x40
   23414:	add	r2, r2, #4
   23418:	bne	233cc <ftello64@plt+0x11d5c>
   2341c:	ldr	r3, [sp, #32]
   23420:	ldr	r2, [r3]
   23424:	b	22b70 <ftello64@plt+0x11500>
   23428:	mov	r5, r4
   2342c:	b	233b0 <ftello64@plt+0x11d40>
   23430:	ldr	r3, [r9, #20]
   23434:	ldr	r2, [sp, #28]
   23438:	cmp	r3, r2
   2343c:	beq	23694 <ftello64@plt+0x12024>
   23440:	ldr	r0, [r9]
   23444:	ldr	r2, [sp, #84]	; 0x54
   23448:	add	r1, r3, #1
   2344c:	str	r1, [r9, #20]
   23450:	str	r2, [r0, r3, lsl #2]
   23454:	b	22df4 <ftello64@plt+0x11784>
   23458:	ldr	r3, [r6, #40]	; 0x28
   2345c:	mov	r1, r6
   23460:	add	r3, r3, r8
   23464:	ldr	r2, [sp, #40]	; 0x28
   23468:	str	r3, [r6, #40]	; 0x28
   2346c:	add	r0, sp, #96	; 0x60
   23470:	bl	1a578 <ftello64@plt+0x8f08>
   23474:	ldrb	r1, [sp, #100]	; 0x64
   23478:	cmp	r1, #2
   2347c:	mov	r7, r0
   23480:	beq	2368c <ftello64@plt+0x1201c>
   23484:	cmp	r1, #21
   23488:	beq	238cc <ftello64@plt+0x1225c>
   2348c:	ldr	r3, [r6, #80]	; 0x50
   23490:	add	r2, sp, #136	; 0x88
   23494:	cmp	r3, #1
   23498:	str	r3, [sp, #56]	; 0x38
   2349c:	str	r2, [sp, #92]	; 0x5c
   234a0:	ldr	r3, [r6, #40]	; 0x28
   234a4:	beq	23890 <ftello64@plt+0x12220>
   234a8:	ldr	r2, [r6, #28]
   234ac:	add	r0, r3, #1
   234b0:	cmp	r2, r0
   234b4:	ble	23890 <ftello64@plt+0x12220>
   234b8:	ldr	lr, [r6, #8]
   234bc:	add	ip, lr, r0, lsl #2
   234c0:	ldr	r0, [lr, r0, lsl #2]
   234c4:	cmn	r0, #1
   234c8:	subeq	r2, r2, r3
   234cc:	moveq	r0, ip
   234d0:	moveq	r1, #1
   234d4:	bne	23890 <ftello64@plt+0x12220>
   234d8:	add	r1, r1, #1
   234dc:	cmp	r1, r2
   234e0:	add	lr, r1, r3
   234e4:	beq	234f4 <ftello64@plt+0x11e84>
   234e8:	ldr	r7, [r0, #4]!
   234ec:	cmn	r7, #1
   234f0:	beq	234d8 <ftello64@plt+0x11e68>
   234f4:	ldr	r3, [ip, #-4]
   234f8:	mov	r7, #1
   234fc:	str	r3, [sp, #92]	; 0x5c
   23500:	ldr	r3, [sp, #24]
   23504:	str	lr, [r6, #40]	; 0x28
   23508:	str	r3, [sp, #20]
   2350c:	ldr	r2, [sp, #40]	; 0x28
   23510:	mov	r1, r6
   23514:	mov	r0, r4
   23518:	bl	1a578 <ftello64@plt+0x8f08>
   2351c:	sub	r3, r5, #2
   23520:	bics	r3, r3, #2
   23524:	mov	r8, r0
   23528:	beq	23888 <ftello64@plt+0x12218>
   2352c:	cmp	r5, #3
   23530:	moveq	r3, #1
   23534:	movne	r3, #0
   23538:	str	r3, [sp, #52]	; 0x34
   2353c:	beq	23870 <ftello64@plt+0x12200>
   23540:	cmp	r7, #3
   23544:	beq	23854 <ftello64@plt+0x121e4>
   23548:	cmp	r5, #0
   2354c:	bne	23840 <ftello64@plt+0x121d0>
   23550:	ldrb	r3, [sp, #84]	; 0x54
   23554:	cmp	r7, #0
   23558:	bne	2382c <ftello64@plt+0x121bc>
   2355c:	ldrb	r7, [sp, #92]	; 0x5c
   23560:	ldr	r2, [sp, #52]	; 0x34
   23564:	cmp	r5, #0
   23568:	orreq	r2, r2, #1
   2356c:	cmp	r2, #0
   23570:	beq	23824 <ftello64@plt+0x121b4>
   23574:	ldr	r2, [sl, #92]	; 0x5c
   23578:	cmp	r2, #1
   2357c:	ble	236d8 <ftello64@plt+0x12068>
   23580:	mov	r0, r3
   23584:	bl	1155c <btowc@plt>
   23588:	mov	r3, r0
   2358c:	ldr	r2, [sp, #20]
   23590:	cmp	r2, #0
   23594:	beq	236d0 <ftello64@plt+0x12060>
   23598:	ldr	r2, [sl, #92]	; 0x5c
   2359c:	cmp	r2, #1
   235a0:	ble	235b8 <ftello64@plt+0x11f48>
   235a4:	mov	r0, r7
   235a8:	str	r3, [sp, #20]
   235ac:	bl	1155c <btowc@plt>
   235b0:	ldr	r3, [sp, #20]
   235b4:	mov	r7, r0
   235b8:	cmn	r3, #1
   235bc:	cmnne	r7, #1
   235c0:	bne	236e4 <ftello64@plt+0x12074>
   235c4:	mov	r3, #3
   235c8:	b	2333c <ftello64@plt+0x11ccc>
   235cc:	ldr	r2, [sp, #40]	; 0x28
   235d0:	mov	r1, r6
   235d4:	mov	r0, r4
   235d8:	bl	1a578 <ftello64@plt+0x8f08>
   235dc:	mov	r8, r0
   235e0:	ldr	r5, [sp, #84]	; 0x54
   235e4:	mov	r0, r5
   235e8:	bl	114fc <strlen@plt>
   235ec:	cmp	r0, #1
   235f0:	bne	236c0 <ftello64@plt+0x12050>
   235f4:	ldrb	r3, [r5]
   235f8:	ldr	r2, [sp, #212]	; 0xd4
   235fc:	mov	r1, #0
   23600:	str	r1, [r2]
   23604:	and	r1, r3, #31
   23608:	asr	r3, r3, #5
   2360c:	ldr	r2, [fp, r3, lsl #2]
   23610:	orr	r2, r2, r0, lsl r1
   23614:	str	r2, [fp, r3, lsl #2]
   23618:	b	22df4 <ftello64@plt+0x11784>
   2361c:	ldr	r2, [r6, #56]	; 0x38
   23620:	ldrb	r0, [sp, #96]	; 0x60
   23624:	cmp	r3, r2
   23628:	str	r2, [sp, #64]	; 0x40
   2362c:	str	r0, [sp, #60]	; 0x3c
   23630:	bge	2368c <ftello64@plt+0x1201c>
   23634:	mov	lr, #0
   23638:	add	r2, sp, #136	; 0x88
   2363c:	str	r2, [sp, #52]	; 0x34
   23640:	cmp	r1, #30
   23644:	beq	23b38 <ftello64@plt+0x124c8>
   23648:	ldr	r2, [r6, #4]
   2364c:	add	r0, r3, #1
   23650:	str	r0, [r6, #40]	; 0x28
   23654:	ldrb	r2, [r2, r3]
   23658:	mov	r3, r0
   2365c:	ldr	r0, [sp, #64]	; 0x40
   23660:	cmp	r0, r3
   23664:	ble	2368c <ftello64@plt+0x1201c>
   23668:	ldr	r0, [sp, #60]	; 0x3c
   2366c:	cmp	r0, r2
   23670:	beq	23af8 <ftello64@plt+0x12488>
   23674:	ldr	r0, [sp, #52]	; 0x34
   23678:	add	lr, lr, #1
   2367c:	cmp	lr, #32
   23680:	strb	r2, [r0], #1
   23684:	str	r0, [sp, #52]	; 0x34
   23688:	bne	23640 <ftello64@plt+0x11fd0>
   2368c:	mov	r3, #7
   23690:	b	2333c <ftello64@plt+0x11ccc>
   23694:	lsl	r3, r2, #1
   23698:	add	r3, r3, #1
   2369c:	ldr	r0, [r9]
   236a0:	lsl	r1, r3, #2
   236a4:	str	r3, [sp, #28]
   236a8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   236ac:	cmp	r0, #0
   236b0:	beq	23338 <ftello64@plt+0x11cc8>
   236b4:	ldr	r3, [r9, #20]
   236b8:	str	r0, [r9]
   236bc:	b	23444 <ftello64@plt+0x11dd4>
   236c0:	ldr	r2, [sp, #212]	; 0xd4
   236c4:	mov	r3, #3
   236c8:	str	r3, [r2]
   236cc:	b	23030 <ftello64@plt+0x119c0>
   236d0:	ldr	r7, [sp, #92]	; 0x5c
   236d4:	b	235b8 <ftello64@plt+0x11f48>
   236d8:	ldr	r2, [sp, #20]
   236dc:	cmp	r2, #0
   236e0:	beq	236d0 <ftello64@plt+0x12060>
   236e4:	ldr	r2, [sp, #68]	; 0x44
   236e8:	cmp	r7, r3
   236ec:	movcs	r2, #0
   236f0:	andcc	r2, r2, #1
   236f4:	cmp	r2, #0
   236f8:	bne	237a4 <ftello64@plt+0x12134>
   236fc:	ldr	r2, [sl, #92]	; 0x5c
   23700:	cmp	r2, #1
   23704:	ble	23734 <ftello64@plt+0x120c4>
   23708:	ldr	r2, [r9, #32]
   2370c:	ldr	r1, [sp, #36]	; 0x24
   23710:	cmp	r2, r1
   23714:	beq	237ac <ftello64@plt+0x1213c>
   23718:	ldr	r5, [r9, #4]
   2371c:	ldr	r0, [r9, #8]
   23720:	str	r3, [r5, r2, lsl #2]
   23724:	ldr	r2, [r9, #32]
   23728:	add	r1, r2, #1
   2372c:	str	r1, [r9, #32]
   23730:	str	r7, [r0, r2, lsl #2]
   23734:	mov	r2, #0
   23738:	cmp	r2, r3
   2373c:	movcc	r1, #0
   23740:	movcs	r1, #1
   23744:	cmp	r2, r7
   23748:	movhi	r1, #0
   2374c:	cmp	r1, #0
   23750:	beq	2376c <ftello64@plt+0x120fc>
   23754:	asr	ip, r2, #5
   23758:	and	r0, r2, #31
   2375c:	ldr	r1, [fp, ip, lsl #2]
   23760:	mov	lr, #1
   23764:	orr	r1, r1, lr, lsl r0
   23768:	str	r1, [fp, ip, lsl #2]
   2376c:	add	r2, r2, #1
   23770:	cmp	r2, #256	; 0x100
   23774:	bne	23738 <ftello64@plt+0x120c8>
   23778:	ldr	r3, [sp, #212]	; 0xd4
   2377c:	mov	r2, #0
   23780:	str	r2, [r3]
   23784:	b	22df4 <ftello64@plt+0x11784>
   23788:	ldr	r2, [sp, #40]	; 0x28
   2378c:	ldr	r1, [sp, #44]	; 0x2c
   23790:	ldr	r0, [sp, #32]
   23794:	bl	1a578 <ftello64@plt+0x8f08>
   23798:	sub	r3, r5, #2
   2379c:	bics	r3, r3, #2
   237a0:	beq	23888 <ftello64@plt+0x12218>
   237a4:	mov	r3, #11
   237a8:	b	2333c <ftello64@plt+0x11ccc>
   237ac:	str	r3, [sp, #52]	; 0x34
   237b0:	ldr	r3, [sp, #36]	; 0x24
   237b4:	ldr	r0, [r9, #4]
   237b8:	lsl	r2, r3, #1
   237bc:	add	r3, r2, #1
   237c0:	str	r3, [sp, #36]	; 0x24
   237c4:	lsl	r2, r3, #2
   237c8:	mov	r1, r2
   237cc:	str	r2, [sp, #20]
   237d0:	bl	2d2d8 <ftello64@plt+0x1bc68>
   237d4:	ldr	r2, [sp, #20]
   237d8:	mov	r1, r2
   237dc:	mov	r5, r0
   237e0:	ldr	r0, [r9, #8]
   237e4:	bl	2d2d8 <ftello64@plt+0x1bc68>
   237e8:	ldr	r3, [sp, #52]	; 0x34
   237ec:	cmp	r0, #0
   237f0:	cmpne	r5, #0
   237f4:	ldrne	r2, [r9, #32]
   237f8:	strne	r5, [r9, #4]
   237fc:	strne	r0, [r9, #8]
   23800:	bne	23720 <ftello64@plt+0x120b0>
   23804:	mov	r4, r5
   23808:	mov	r5, r0
   2380c:	mov	r0, r4
   23810:	bl	153e0 <ftello64@plt+0x3d70>
   23814:	mov	r0, r5
   23818:	bl	153e0 <ftello64@plt+0x3d70>
   2381c:	mov	r3, #12
   23820:	b	2333c <ftello64@plt+0x11ccc>
   23824:	ldr	r3, [sp, #84]	; 0x54
   23828:	b	2358c <ftello64@plt+0x11f1c>
   2382c:	cmp	r7, #3
   23830:	movne	r7, #0
   23834:	ldreq	r2, [sp, #92]	; 0x5c
   23838:	ldrbeq	r7, [r2]
   2383c:	b	23560 <ftello64@plt+0x11ef0>
   23840:	cmp	r5, #3
   23844:	movne	r3, #0
   23848:	ldreq	r3, [sp, #84]	; 0x54
   2384c:	ldrbeq	r3, [r3]
   23850:	b	23554 <ftello64@plt+0x11ee4>
   23854:	ldr	r0, [sp, #92]	; 0x5c
   23858:	bl	114fc <strlen@plt>
   2385c:	cmp	r0, #1
   23860:	bls	23548 <ftello64@plt+0x11ed8>
   23864:	ldr	r3, [sp, #212]	; 0xd4
   23868:	str	r7, [r3]
   2386c:	b	23030 <ftello64@plt+0x119c0>
   23870:	ldr	r0, [sp, #84]	; 0x54
   23874:	bl	114fc <strlen@plt>
   23878:	cmp	r0, #1
   2387c:	bls	23540 <ftello64@plt+0x11ed0>
   23880:	mov	r7, r5
   23884:	b	23864 <ftello64@plt+0x121f4>
   23888:	mov	r7, #11
   2388c:	b	23864 <ftello64@plt+0x121f4>
   23890:	and	r2, r1, #251	; 0xfb
   23894:	cmp	r1, #28
   23898:	cmpne	r2, #26
   2389c:	add	r3, r7, r3
   238a0:	moveq	r2, #1
   238a4:	movne	r2, #0
   238a8:	str	r2, [sp, #20]
   238ac:	str	r3, [r6, #40]	; 0x28
   238b0:	beq	2361c <ftello64@plt+0x11fac>
   238b4:	ldrb	r3, [sp, #96]	; 0x60
   238b8:	mov	r2, #1
   238bc:	str	r2, [sp, #20]
   238c0:	mov	r7, #0
   238c4:	strb	r3, [sp, #92]	; 0x5c
   238c8:	b	2350c <ftello64@plt+0x11e9c>
   238cc:	ldr	r3, [r6, #40]	; 0x28
   238d0:	sub	r3, r3, r8
   238d4:	str	r3, [r6, #40]	; 0x28
   238d8:	mov	r3, #1
   238dc:	strb	r3, [r4, #4]
   238e0:	b	22dc0 <ftello64@plt+0x11750>
   238e4:	ldr	r5, [sp, #44]	; 0x2c
   238e8:	ldr	r7, [sp, #32]
   238ec:	mov	r2, r3
   238f0:	mov	r1, r5
   238f4:	mov	r0, r7
   238f8:	mov	r8, r3
   238fc:	bl	1d5bc <ftello64@plt+0xbf4c>
   23900:	ldr	ip, [r5, #40]	; 0x28
   23904:	ldr	r3, [sp, #212]	; 0xd4
   23908:	str	r6, [sp]
   2390c:	str	r3, [sp, #4]
   23910:	mov	r2, r7
   23914:	mov	r3, r8
   23918:	mov	r1, r4
   2391c:	add	r0, ip, r0
   23920:	str	r0, [r5, #40]	; 0x28
   23924:	mov	r0, r5
   23928:	bl	21b58 <ftello64@plt+0x104e8>
   2392c:	str	r0, [sp, #36]	; 0x24
   23930:	b	21cb0 <ftello64@plt+0x10640>
   23934:	str	r2, [sp, #36]	; 0x24
   23938:	ldr	r2, [sp, #212]	; 0xd4
   2393c:	mov	r3, #6
   23940:	str	r3, [r2]
   23944:	b	21cb0 <ftello64@plt+0x10640>
   23948:	mov	r8, r1
   2394c:	ldr	r0, [sp, #32]
   23950:	b	228a4 <ftello64@plt+0x11234>
   23954:	mov	r8, r6
   23958:	ldr	r0, [sp, #32]
   2395c:	b	228a4 <ftello64@plt+0x11234>
   23960:	ldr	r2, [sp, #40]	; 0x28
   23964:	mov	r1, r6
   23968:	add	r0, sp, #136	; 0x88
   2396c:	bl	1a578 <ftello64@plt+0x8f08>
   23970:	ldrb	r3, [sp, #140]	; 0x8c
   23974:	cmp	r3, #21
   23978:	bne	237a4 <ftello64@plt+0x12134>
   2397c:	b	22f50 <ftello64@plt+0x118e0>
   23980:	ldr	r7, [r6, #56]	; 0x38
   23984:	ldrb	r3, [r4]
   23988:	cmp	r8, r7
   2398c:	str	r3, [sp, #56]	; 0x38
   23990:	bge	2368c <ftello64@plt+0x1201c>
   23994:	add	r3, sp, #104	; 0x68
   23998:	str	r3, [sp, #20]
   2399c:	mov	ip, #0
   239a0:	b	239e4 <ftello64@plt+0x12374>
   239a4:	ldr	r3, [r6, #4]
   239a8:	add	r1, r8, #1
   239ac:	str	r1, [r6, #40]	; 0x28
   239b0:	ldrb	r3, [r3, r8]
   239b4:	mov	r8, r1
   239b8:	cmp	r7, r8
   239bc:	ble	2368c <ftello64@plt+0x1201c>
   239c0:	ldr	r1, [sp, #56]	; 0x38
   239c4:	cmp	r1, r3
   239c8:	beq	23c5c <ftello64@plt+0x125ec>
   239cc:	ldr	r1, [sp, #20]
   239d0:	add	ip, ip, #1
   239d4:	cmp	ip, #32
   239d8:	strb	r3, [r1], #1
   239dc:	str	r1, [sp, #20]
   239e0:	beq	2368c <ftello64@plt+0x1201c>
   239e4:	cmp	r2, #30
   239e8:	bne	239a4 <ftello64@plt+0x12334>
   239ec:	ldrb	r3, [r6, #75]	; 0x4b
   239f0:	cmp	r3, #0
   239f4:	beq	239a4 <ftello64@plt+0x12334>
   239f8:	ldrb	r3, [r6, #76]	; 0x4c
   239fc:	cmp	r3, #0
   23a00:	beq	23d48 <ftello64@plt+0x126d8>
   23a04:	ldr	lr, [r6, #28]
   23a08:	cmp	lr, r8
   23a0c:	beq	23d3c <ftello64@plt+0x126cc>
   23a10:	ldr	r1, [r6, #8]
   23a14:	mov	r3, r8
   23a18:	lsl	r0, r8, #2
   23a1c:	ldr	r1, [r1, r8, lsl #2]
   23a20:	cmn	r1, #1
   23a24:	movne	r1, r8
   23a28:	beq	23d28 <ftello64@plt+0x126b8>
   23a2c:	ldr	r5, [r6, #12]
   23a30:	ldr	r3, [r6]
   23a34:	ldr	r5, [r5, r0]
   23a38:	ldr	r0, [r6, #24]
   23a3c:	add	r3, r3, r5
   23a40:	ldrb	r3, [r3, r0]
   23a44:	tst	r3, #128	; 0x80
   23a48:	bne	23d14 <ftello64@plt+0x126a4>
   23a4c:	ldr	r1, [sp, #52]	; 0x34
   23a50:	cmp	r1, #1
   23a54:	add	r1, r8, #1
   23a58:	beq	23a98 <ftello64@plt+0x12428>
   23a5c:	cmp	lr, r1
   23a60:	ble	23a98 <ftello64@plt+0x12428>
   23a64:	ldr	r5, [r6, #8]
   23a68:	add	r0, r5, r1, lsl #2
   23a6c:	ldr	r5, [r5, r1, lsl #2]
   23a70:	cmn	r5, #1
   23a74:	addeq	r8, r8, #2
   23a78:	bne	23a98 <ftello64@plt+0x12428>
   23a7c:	cmp	lr, r8
   23a80:	mov	r1, r8
   23a84:	beq	23a98 <ftello64@plt+0x12428>
   23a88:	ldr	r5, [r0, #4]!
   23a8c:	add	r8, r8, #1
   23a90:	cmn	r5, #1
   23a94:	beq	23a7c <ftello64@plt+0x1240c>
   23a98:	str	r1, [r6, #40]	; 0x28
   23a9c:	mov	r8, r1
   23aa0:	b	239b8 <ftello64@plt+0x12348>
   23aa4:	ldr	r6, [sp, #32]
   23aa8:	mov	r3, #6
   23aac:	add	r5, sl, #56	; 0x38
   23ab0:	add	sl, sl, #64	; 0x40
   23ab4:	str	r3, [r6]
   23ab8:	mov	r2, r6
   23abc:	mov	r1, sl
   23ac0:	mov	r0, r5
   23ac4:	bl	1df24 <ftello64@plt+0xc8b4>
   23ac8:	mov	r3, #9
   23acc:	str	r3, [r6]
   23ad0:	mov	r4, r0
   23ad4:	b	22bb4 <ftello64@plt+0x11544>
   23ad8:	ldr	r2, [sp, #32]
   23adc:	add	r1, sl, #64	; 0x40
   23ae0:	add	r0, sl, #56	; 0x38
   23ae4:	bl	1df24 <ftello64@plt+0xc8b4>
   23ae8:	subs	r3, r0, #0
   23aec:	str	r3, [sp, #36]	; 0x24
   23af0:	bne	22c1c <ftello64@plt+0x115ac>
   23af4:	b	22b34 <ftello64@plt+0x114c4>
   23af8:	ldr	r0, [r6, #4]
   23afc:	ldrb	r0, [r0, r3]
   23b00:	cmp	r0, #93	; 0x5d
   23b04:	bne	23674 <ftello64@plt+0x12004>
   23b08:	add	r2, sp, #168	; 0xa8
   23b0c:	add	lr, r2, lr
   23b10:	add	r3, r3, #1
   23b14:	mov	r2, #0
   23b18:	cmp	r1, #28
   23b1c:	strb	r2, [lr, #-32]	; 0xffffffe0
   23b20:	str	r3, [r6, #40]	; 0x28
   23b24:	beq	23bf0 <ftello64@plt+0x12580>
   23b28:	cmp	r1, #30
   23b2c:	beq	23788 <ftello64@plt+0x12118>
   23b30:	mov	r7, #3
   23b34:	b	2350c <ftello64@plt+0x11e9c>
   23b38:	ldrb	r2, [r6, #75]	; 0x4b
   23b3c:	cmp	r2, #0
   23b40:	beq	23648 <ftello64@plt+0x11fd8>
   23b44:	ldrb	r2, [r6, #76]	; 0x4c
   23b48:	cmp	r2, #0
   23b4c:	beq	23c3c <ftello64@plt+0x125cc>
   23b50:	ldr	r7, [r6, #28]
   23b54:	cmp	r7, r3
   23b58:	beq	23c30 <ftello64@plt+0x125c0>
   23b5c:	ldr	r0, [r6, #8]
   23b60:	mov	r2, r3
   23b64:	lsl	ip, r3, #2
   23b68:	ldr	r0, [r0, r3, lsl #2]
   23b6c:	cmn	r0, #1
   23b70:	movne	r0, r3
   23b74:	beq	23c1c <ftello64@plt+0x125ac>
   23b78:	ldr	r8, [r6, #12]
   23b7c:	ldr	r2, [r6]
   23b80:	ldr	r8, [r8, ip]
   23b84:	ldr	ip, [r6, #24]
   23b88:	add	r2, r2, r8
   23b8c:	ldrb	r2, [r2, ip]
   23b90:	tst	r2, #128	; 0x80
   23b94:	bne	23c08 <ftello64@plt+0x12598>
   23b98:	ldr	r0, [sp, #56]	; 0x38
   23b9c:	cmp	r0, #1
   23ba0:	add	r0, r3, #1
   23ba4:	beq	23be4 <ftello64@plt+0x12574>
   23ba8:	cmp	r7, r0
   23bac:	ble	23be4 <ftello64@plt+0x12574>
   23bb0:	ldr	r8, [r6, #8]
   23bb4:	add	ip, r8, r0, lsl #2
   23bb8:	ldr	r8, [r8, r0, lsl #2]
   23bbc:	cmn	r8, #1
   23bc0:	addeq	r3, r3, #2
   23bc4:	bne	23be4 <ftello64@plt+0x12574>
   23bc8:	cmp	r7, r3
   23bcc:	mov	r0, r3
   23bd0:	beq	23be4 <ftello64@plt+0x12574>
   23bd4:	ldr	r8, [ip, #4]!
   23bd8:	add	r3, r3, #1
   23bdc:	cmn	r8, #1
   23be0:	beq	23bc8 <ftello64@plt+0x12558>
   23be4:	str	r0, [r6, #40]	; 0x28
   23be8:	mov	r3, r0
   23bec:	b	2365c <ftello64@plt+0x11fec>
   23bf0:	ldr	r2, [sp, #40]	; 0x28
   23bf4:	ldr	r1, [sp, #44]	; 0x2c
   23bf8:	ldr	r0, [sp, #32]
   23bfc:	bl	1a578 <ftello64@plt+0x8f08>
   23c00:	mov	r7, #11
   23c04:	b	23864 <ftello64@plt+0x121f4>
   23c08:	ldr	r2, [r6, #4]
   23c0c:	add	r3, r3, #1
   23c10:	str	r3, [r6, #40]	; 0x28
   23c14:	ldrb	r2, [r2, r0]
   23c18:	b	2365c <ftello64@plt+0x11fec>
   23c1c:	ldr	r0, [r6, #4]
   23c20:	add	r3, r3, #1
   23c24:	str	r3, [r6, #40]	; 0x28
   23c28:	ldrb	r2, [r0, r2]
   23c2c:	b	2365c <ftello64@plt+0x11fec>
   23c30:	mov	r0, r3
   23c34:	lsl	ip, r3, #2
   23c38:	b	23b78 <ftello64@plt+0x12508>
   23c3c:	ldr	r2, [r6]
   23c40:	ldr	ip, [r6, #24]
   23c44:	add	r0, r3, #1
   23c48:	add	r2, r2, ip
   23c4c:	str	r0, [r6, #40]	; 0x28
   23c50:	ldrb	r2, [r2, r3]
   23c54:	mov	r3, r0
   23c58:	b	2365c <ftello64@plt+0x11fec>
   23c5c:	ldr	r1, [r6, #4]
   23c60:	ldrb	r1, [r1, r8]
   23c64:	cmp	r1, #93	; 0x5d
   23c68:	bne	239cc <ftello64@plt+0x1235c>
   23c6c:	add	r3, sp, #168	; 0xa8
   23c70:	add	ip, r3, ip
   23c74:	add	r8, r8, #1
   23c78:	mov	r3, #0
   23c7c:	cmp	r2, #28
   23c80:	strb	r3, [ip, #-64]	; 0xffffffc0
   23c84:	str	r8, [r6, #40]	; 0x28
   23c88:	beq	235cc <ftello64@plt+0x11f5c>
   23c8c:	cmp	r2, #30
   23c90:	beq	23cc0 <ftello64@plt+0x12650>
   23c94:	cmp	r2, #26
   23c98:	beq	23cb8 <ftello64@plt+0x12648>
   23c9c:	ldr	r2, [sp, #40]	; 0x28
   23ca0:	mov	r1, r6
   23ca4:	mov	r0, r4
   23ca8:	bl	1a578 <ftello64@plt+0x8f08>
   23cac:	mov	r5, #3
   23cb0:	mov	r8, r0
   23cb4:	b	22dac <ftello64@plt+0x1173c>
   23cb8:	mov	r5, #3
   23cbc:	b	22d98 <ftello64@plt+0x11728>
   23cc0:	ldr	r5, [sp, #40]	; 0x28
   23cc4:	mov	r1, r6
   23cc8:	mov	r2, r5
   23ccc:	mov	r0, r4
   23cd0:	bl	1a578 <ftello64@plt+0x8f08>
   23cd4:	ldr	r2, [sp, #84]	; 0x54
   23cd8:	add	r3, sp, #76	; 0x4c
   23cdc:	mov	r1, fp
   23ce0:	mov	r8, r0
   23ce4:	ldr	r0, [r6, #64]	; 0x40
   23ce8:	str	r2, [sp, #4]
   23cec:	str	r3, [sp]
   23cf0:	str	r5, [sp, #8]
   23cf4:	add	r3, r9, #36	; 0x24
   23cf8:	add	r2, r9, #12
   23cfc:	bl	1c588 <ftello64@plt+0xaf18>
   23d00:	ldr	r3, [sp, #212]	; 0xd4
   23d04:	cmp	r0, #0
   23d08:	str	r0, [r3]
   23d0c:	beq	22df4 <ftello64@plt+0x11784>
   23d10:	b	23030 <ftello64@plt+0x119c0>
   23d14:	ldr	r3, [r6, #4]
   23d18:	add	r8, r8, #1
   23d1c:	str	r8, [r6, #40]	; 0x28
   23d20:	ldrb	r3, [r3, r1]
   23d24:	b	239b8 <ftello64@plt+0x12348>
   23d28:	ldr	r1, [r6, #4]
   23d2c:	add	r8, r8, #1
   23d30:	str	r8, [r6, #40]	; 0x28
   23d34:	ldrb	r3, [r1, r3]
   23d38:	b	239b8 <ftello64@plt+0x12348>
   23d3c:	mov	r1, r8
   23d40:	lsl	r0, r8, #2
   23d44:	b	23a2c <ftello64@plt+0x123bc>
   23d48:	ldr	r3, [r6]
   23d4c:	ldr	r0, [r6, #24]
   23d50:	add	r1, r8, #1
   23d54:	add	r3, r3, r0
   23d58:	str	r1, [r6, #40]	; 0x28
   23d5c:	ldrb	r3, [r3, r8]
   23d60:	mov	r8, r1
   23d64:	b	239b8 <ftello64@plt+0x12348>
   23d68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23d6c:	sub	sp, sp, #36	; 0x24
   23d70:	mov	sl, r3
   23d74:	ldr	r5, [sp, #76]	; 0x4c
   23d78:	ldr	r7, [sp, #72]	; 0x48
   23d7c:	str	r5, [sp, #4]
   23d80:	str	r7, [sp]
   23d84:	ldr	ip, [r1]
   23d88:	mov	r8, r1
   23d8c:	str	ip, [sp, #16]
   23d90:	mov	r9, r0
   23d94:	mov	r6, r2
   23d98:	bl	21b58 <ftello64@plt+0x104e8>
   23d9c:	ldr	r3, [r5]
   23da0:	adds	r3, r3, #0
   23da4:	movne	r3, #1
   23da8:	cmp	r0, #0
   23dac:	movne	r3, #0
   23db0:	cmp	r3, #0
   23db4:	bne	23f38 <ftello64@plt+0x128c8>
   23db8:	mov	r4, r0
   23dbc:	str	r3, [sp, #20]
   23dc0:	str	r8, [sp, #12]
   23dc4:	ldrb	r3, [r6, #4]
   23dc8:	and	r2, r3, #247	; 0xf7
   23dcc:	cmp	r2, #2
   23dd0:	beq	23e4c <ftello64@plt+0x127dc>
   23dd4:	subs	r3, r3, #9
   23dd8:	movne	r3, #1
   23ddc:	cmp	r7, #0
   23de0:	orreq	r3, r3, #1
   23de4:	cmp	r3, #0
   23de8:	beq	23e4c <ftello64@plt+0x127dc>
   23dec:	mov	r3, sl
   23df0:	str	r5, [sp, #4]
   23df4:	str	r7, [sp]
   23df8:	mov	r2, r6
   23dfc:	ldr	r1, [sp, #12]
   23e00:	mov	r0, r9
   23e04:	bl	21b58 <ftello64@plt+0x104e8>
   23e08:	ldr	r3, [r5]
   23e0c:	adds	r3, r3, #0
   23e10:	movne	r3, #1
   23e14:	cmp	r0, #0
   23e18:	movne	r3, #0
   23e1c:	cmp	r3, #0
   23e20:	mov	fp, r0
   23e24:	bne	23f48 <ftello64@plt+0x128d8>
   23e28:	cmp	r4, #0
   23e2c:	cmpne	r0, #0
   23e30:	bne	23e58 <ftello64@plt+0x127e8>
   23e34:	ldrb	r3, [r6, #4]
   23e38:	cmp	r4, #0
   23e3c:	moveq	r4, r0
   23e40:	and	r2, r3, #247	; 0xf7
   23e44:	cmp	r2, #2
   23e48:	bne	23dd4 <ftello64@plt+0x12764>
   23e4c:	mov	r0, r4
   23e50:	add	sp, sp, #36	; 0x24
   23e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e58:	ldr	r1, [sp, #16]
   23e5c:	str	r3, [sp, #24]
   23e60:	str	r3, [sp, #28]
   23e64:	ldr	r2, [r1, #64]	; 0x40
   23e68:	cmp	r2, #31
   23e6c:	beq	23eec <ftello64@plt+0x1287c>
   23e70:	lsl	r3, r2, #5
   23e74:	add	lr, r2, #1
   23e78:	ldr	r2, [r1, #56]	; 0x38
   23e7c:	add	ip, r3, #4
   23e80:	mov	r8, r1
   23e84:	mov	r1, #16
   23e88:	strb	r1, [sp, #28]
   23e8c:	add	r1, sp, #24
   23e90:	add	r3, r2, r3
   23e94:	ldm	r1, {r0, r1}
   23e98:	str	lr, [r8, #64]	; 0x40
   23e9c:	ldr	r8, [sp, #20]
   23ea0:	add	lr, r3, #24
   23ea4:	str	r8, [r3, #4]
   23ea8:	str	r4, [r3, #8]
   23eac:	str	fp, [r3, #12]
   23eb0:	stm	lr, {r0, r1}
   23eb4:	ldrb	r1, [r3, #30]
   23eb8:	add	r2, r2, ip
   23ebc:	mvn	r0, #0
   23ec0:	and	r1, r1, #243	; 0xf3
   23ec4:	cmp	r2, #0
   23ec8:	str	r8, [r3, #16]
   23ecc:	str	r8, [r3, #20]
   23ed0:	str	r0, [r3, #32]
   23ed4:	strb	r1, [r3, #30]
   23ed8:	str	r2, [r4]
   23edc:	str	r2, [fp]
   23ee0:	beq	23f20 <ftello64@plt+0x128b0>
   23ee4:	mov	r4, r2
   23ee8:	b	23dc4 <ftello64@plt+0x12754>
   23eec:	mov	r0, #996	; 0x3e4
   23ef0:	bl	2d2ac <ftello64@plt+0x1bc3c>
   23ef4:	subs	r2, r0, #0
   23ef8:	beq	23f20 <ftello64@plt+0x128b0>
   23efc:	ldr	r0, [sp, #16]
   23f00:	mov	lr, #1
   23f04:	mov	ip, #4
   23f08:	ldr	r1, [r0, #56]	; 0x38
   23f0c:	ldr	r3, [sp, #20]
   23f10:	str	r1, [r2]
   23f14:	mov	r8, r0
   23f18:	str	r2, [r0, #56]	; 0x38
   23f1c:	b	23e84 <ftello64@plt+0x12814>
   23f20:	mov	r0, fp
   23f24:	bl	1dfd0 <ftello64@plt+0xc960>
   23f28:	mov	r0, r4
   23f2c:	bl	1dfd0 <ftello64@plt+0xc960>
   23f30:	mov	r3, #12
   23f34:	str	r3, [r5]
   23f38:	mov	r4, #0
   23f3c:	mov	r0, r4
   23f40:	add	sp, sp, #36	; 0x24
   23f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f48:	cmp	r4, #0
   23f4c:	beq	23f38 <ftello64@plt+0x128c8>
   23f50:	mov	r0, r4
   23f54:	bl	1dfd0 <ftello64@plt+0xc960>
   23f58:	mov	r4, #0
   23f5c:	mov	r0, r4
   23f60:	add	sp, sp, #36	; 0x24
   23f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f6c:	sub	sp, sp, #44	; 0x2c
   23f70:	ldr	r5, [r1]
   23f74:	ldr	sl, [sp, #84]	; 0x54
   23f78:	str	r1, [sp, #24]
   23f7c:	ldr	ip, [r5, #84]	; 0x54
   23f80:	str	sl, [sp, #4]
   23f84:	str	ip, [sp, #20]
   23f88:	ldr	ip, [sp, #80]	; 0x50
   23f8c:	mov	r9, r0
   23f90:	str	ip, [sp]
   23f94:	mov	r8, r2
   23f98:	str	r3, [sp, #16]
   23f9c:	bl	23d68 <ftello64@plt+0x126f8>
   23fa0:	ldr	r4, [sl]
   23fa4:	adds	r4, r4, #0
   23fa8:	movne	r4, #1
   23fac:	cmp	r0, #0
   23fb0:	movne	r4, #0
   23fb4:	cmp	r4, #0
   23fb8:	bne	24118 <ftello64@plt+0x12aa8>
   23fbc:	ldr	r3, [sp, #16]
   23fc0:	mov	r6, r0
   23fc4:	orr	r3, r3, #8388608	; 0x800000
   23fc8:	str	r3, [sp, #12]
   23fcc:	add	r7, sp, #32
   23fd0:	b	240c8 <ftello64@plt+0x12a58>
   23fd4:	ldr	r3, [sp, #80]	; 0x50
   23fd8:	clz	r3, r3
   23fdc:	lsr	r3, r3, #5
   23fe0:	cmp	r2, #9
   23fe4:	orrne	r3, r3, #1
   23fe8:	cmp	r3, #0
   23fec:	beq	24100 <ftello64@plt+0x12a90>
   23ff0:	ldr	r2, [sp, #20]
   23ff4:	ldr	r1, [sp, #80]	; 0x50
   23ff8:	ldr	fp, [r5, #84]	; 0x54
   23ffc:	ldr	r3, [sp, #16]
   24000:	str	r2, [r5, #84]	; 0x54
   24004:	mov	r0, r9
   24008:	mov	r2, r8
   2400c:	str	r1, [sp]
   24010:	str	sl, [sp, #4]
   24014:	ldr	r1, [sp, #24]
   24018:	bl	23d68 <ftello64@plt+0x126f8>
   2401c:	ldr	r3, [sl]
   24020:	adds	r3, r3, #0
   24024:	movne	r3, #1
   24028:	cmp	r0, #0
   2402c:	movne	r3, #0
   24030:	cmp	r3, #0
   24034:	mov	r2, r0
   24038:	bne	24108 <ftello64@plt+0x12a98>
   2403c:	ldr	r3, [r5, #84]	; 0x54
   24040:	orr	fp, r3, fp
   24044:	str	fp, [r5, #84]	; 0x54
   24048:	ldr	lr, [r5, #64]	; 0x40
   2404c:	str	r4, [r7]
   24050:	cmp	lr, #31
   24054:	str	r4, [r7, #4]
   24058:	beq	24140 <ftello64@plt+0x12ad0>
   2405c:	lsl	r3, lr, #5
   24060:	ldr	ip, [r5, #56]	; 0x38
   24064:	add	lr, lr, #1
   24068:	add	fp, r3, #4
   2406c:	mov	r1, #10
   24070:	add	r3, ip, r3
   24074:	strb	r1, [sp, #36]	; 0x24
   24078:	ldm	r7, {r0, r1}
   2407c:	str	lr, [r5, #64]	; 0x40
   24080:	add	lr, r3, #24
   24084:	stmib	r3, {r4, r6}
   24088:	str	r2, [r3, #12]
   2408c:	stm	lr, {r0, r1}
   24090:	ldrb	r1, [r3, #30]
   24094:	cmp	r6, #0
   24098:	add	ip, ip, fp
   2409c:	mvn	r0, #0
   240a0:	and	r1, r1, #243	; 0xf3
   240a4:	str	r4, [r3, #16]
   240a8:	str	r4, [r3, #20]
   240ac:	strb	r1, [r3, #30]
   240b0:	str	r0, [r3, #32]
   240b4:	strne	ip, [r6]
   240b8:	cmp	r2, #0
   240bc:	strne	ip, [r2]
   240c0:	subs	r6, ip, #0
   240c4:	beq	24128 <ftello64@plt+0x12ab8>
   240c8:	ldrb	r3, [r8, #4]
   240cc:	cmp	r3, #10
   240d0:	bne	2411c <ftello64@plt+0x12aac>
   240d4:	ldr	r2, [sp, #12]
   240d8:	mov	r1, r9
   240dc:	mov	r0, r8
   240e0:	bl	1d5bc <ftello64@plt+0xbf4c>
   240e4:	ldrb	r2, [r8, #4]
   240e8:	ldr	r3, [r9, #40]	; 0x28
   240ec:	and	r1, r2, #247	; 0xf7
   240f0:	cmp	r1, #2
   240f4:	add	r0, r3, r0
   240f8:	str	r0, [r9, #40]	; 0x28
   240fc:	bne	23fd4 <ftello64@plt+0x12964>
   24100:	mov	r2, r4
   24104:	b	24048 <ftello64@plt+0x129d8>
   24108:	cmp	r6, #0
   2410c:	beq	24118 <ftello64@plt+0x12aa8>
   24110:	mov	r0, r6
   24114:	bl	1dfd0 <ftello64@plt+0xc960>
   24118:	mov	r6, #0
   2411c:	mov	r0, r6
   24120:	add	sp, sp, #44	; 0x2c
   24124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24128:	mov	r3, #12
   2412c:	mov	r6, #0
   24130:	mov	r0, r6
   24134:	str	r3, [sl]
   24138:	add	sp, sp, #44	; 0x2c
   2413c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24140:	mov	r0, #996	; 0x3e4
   24144:	str	r2, [sp, #28]
   24148:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2414c:	subs	ip, r0, #0
   24150:	beq	24128 <ftello64@plt+0x12ab8>
   24154:	ldr	r1, [r5, #56]	; 0x38
   24158:	mov	lr, #1
   2415c:	str	r1, [ip]
   24160:	mov	fp, #4
   24164:	mov	r3, r4
   24168:	str	ip, [r5, #56]	; 0x38
   2416c:	ldr	r2, [sp, #28]
   24170:	b	2406c <ftello64@plt+0x129fc>
   24174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24178:	mov	ip, #0
   2417c:	ldr	r9, [r2, #4]
   24180:	sub	sp, sp, #28
   24184:	cmp	r9, ip
   24188:	str	r0, [sp]
   2418c:	str	ip, [r0]
   24190:	beq	244e8 <ftello64@plt+0x12e78>
   24194:	add	fp, r3, r9
   24198:	ble	241b4 <ftello64@plt+0x12b44>
   2419c:	ldr	ip, [r2, #8]
   241a0:	add	r4, ip, r9, lsl #2
   241a4:	ldr	r0, [ip], #4
   241a8:	cmp	r4, ip
   241ac:	add	fp, fp, r0
   241b0:	bne	241a4 <ftello64@plt+0x12b34>
   241b4:	ldr	ip, [r1, #68]	; 0x44
   241b8:	ldr	lr, [r1, #32]
   241bc:	and	ip, ip, fp
   241c0:	add	ip, ip, ip, lsl #1
   241c4:	lsl	ip, ip, #2
   241c8:	add	r4, lr, ip
   241cc:	ldr	r5, [lr, ip]
   241d0:	cmp	r5, #0
   241d4:	ble	24274 <ftello64@plt+0x12c04>
   241d8:	sub	ip, r9, #1
   241dc:	ldr	lr, [r4, #8]
   241e0:	lsl	r0, ip, #2
   241e4:	sub	lr, lr, #4
   241e8:	str	r0, [sp, #4]
   241ec:	mov	ip, #0
   241f0:	b	24200 <ftello64@plt+0x12b90>
   241f4:	add	ip, ip, #1
   241f8:	cmp	ip, r5
   241fc:	beq	24274 <ftello64@plt+0x12c04>
   24200:	ldr	r4, [lr, #4]!
   24204:	ldr	r0, [r4]
   24208:	cmp	r0, fp
   2420c:	bne	241f4 <ftello64@plt+0x12b84>
   24210:	ldrb	r0, [r4, #52]	; 0x34
   24214:	and	r0, r0, #15
   24218:	cmp	r3, r0
   2421c:	bne	241f4 <ftello64@plt+0x12b84>
   24220:	ldr	r7, [r4, #40]	; 0x28
   24224:	cmp	r7, #0
   24228:	beq	241f4 <ftello64@plt+0x12b84>
   2422c:	ldr	r0, [r7, #4]
   24230:	cmp	r9, r0
   24234:	bne	241f4 <ftello64@plt+0x12b84>
   24238:	ldr	r0, [sp, #4]
   2423c:	mov	r6, r9
   24240:	b	24260 <ftello64@plt+0x12bf0>
   24244:	ldr	sl, [r7, #8]
   24248:	ldr	r8, [r2, #8]
   2424c:	ldr	sl, [sl, r0]
   24250:	ldr	r8, [r8, r0]
   24254:	sub	r0, r0, #4
   24258:	cmp	sl, r8
   2425c:	bne	241f4 <ftello64@plt+0x12b84>
   24260:	subs	r6, r6, #1
   24264:	bpl	24244 <ftello64@plt+0x12bd4>
   24268:	mov	r0, r4
   2426c:	add	sp, sp, #28
   24270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24274:	mov	r7, r3
   24278:	ldr	r3, [sp]
   2427c:	mov	r9, r1
   24280:	mov	r0, #56	; 0x38
   24284:	mov	r1, #1
   24288:	str	r3, [sp, #12]
   2428c:	mov	r8, r2
   24290:	bl	2d264 <ftello64@plt+0x1bbf4>
   24294:	subs	r4, r0, #0
   24298:	beq	244dc <ftello64@plt+0x12e6c>
   2429c:	ldr	r0, [r8, #4]
   242a0:	add	r3, r4, #4
   242a4:	cmp	r0, #0
   242a8:	str	r3, [sp, #16]
   242ac:	str	r0, [r4, #8]
   242b0:	ble	24560 <ftello64@plt+0x12ef0>
   242b4:	str	r0, [r4, #4]
   242b8:	lsl	r0, r0, #2
   242bc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   242c0:	cmp	r0, #0
   242c4:	str	r0, [r4, #12]
   242c8:	beq	24590 <ftello64@plt+0x12f20>
   242cc:	ldr	sl, [r8, #4]
   242d0:	ldr	r1, [r8, #8]
   242d4:	lsl	r2, sl, #2
   242d8:	bl	1134c <memcpy@plt>
   242dc:	ldrb	r2, [r4, #52]	; 0x34
   242e0:	and	r3, r7, #15
   242e4:	cmp	sl, #0
   242e8:	bic	r2, r2, #15
   242ec:	orr	r3, r3, r2
   242f0:	add	r2, r4, #4
   242f4:	str	r2, [r4, #40]	; 0x28
   242f8:	strb	r3, [r4, #52]	; 0x34
   242fc:	ble	24474 <ftello64@plt+0x12e04>
   24300:	and	r2, r7, #2
   24304:	str	r2, [sp]
   24308:	and	r2, r7, #4
   2430c:	mov	r0, #0
   24310:	and	r3, r7, #1
   24314:	stmib	sp, {r2, fp}
   24318:	mov	ip, sl
   2431c:	ldr	r6, [pc, #676]	; 245c8 <ftello64@plt+0x12f58>
   24320:	mov	r5, r0
   24324:	mov	fp, r3
   24328:	add	sl, r4, #4
   2432c:	b	24390 <ftello64@plt+0x12d20>
   24330:	cmp	fp, #0
   24334:	beq	24368 <ftello64@plt+0x12cf8>
   24338:	tst	r7, #2
   2433c:	bne	24368 <ftello64@plt+0x12cf8>
   24340:	tst	r7, #16
   24344:	beq	24354 <ftello64@plt+0x12ce4>
   24348:	ldr	r3, [sp]
   2434c:	cmp	r3, #0
   24350:	beq	24368 <ftello64@plt+0x12cf8>
   24354:	tst	r7, #64	; 0x40
   24358:	beq	24380 <ftello64@plt+0x12d10>
   2435c:	ldr	r3, [sp, #4]
   24360:	cmp	r3, #0
   24364:	bne	24380 <ftello64@plt+0x12d10>
   24368:	subs	r2, r5, r0
   2436c:	bmi	2437c <ftello64@plt+0x12d0c>
   24370:	ldr	r1, [r4, #8]
   24374:	cmp	r2, r1
   24378:	blt	2443c <ftello64@plt+0x12dcc>
   2437c:	add	r0, r0, #1
   24380:	ldr	ip, [r8, #4]
   24384:	add	r5, r5, #1
   24388:	cmp	r5, ip
   2438c:	bge	24470 <ftello64@plt+0x12e00>
   24390:	ldr	r1, [r8, #8]
   24394:	ldr	r2, [r9]
   24398:	ldr	r1, [r1, r5, lsl #2]
   2439c:	add	r2, r2, r1, lsl #3
   243a0:	ldr	r7, [r2, #4]
   243a4:	ldrb	r1, [r2, #4]
   243a8:	ands	r7, r6, r7, lsr #8
   243ac:	moveq	lr, #1
   243b0:	movne	lr, #0
   243b4:	cmp	r1, #1
   243b8:	movne	lr, #0
   243bc:	andeq	lr, lr, #1
   243c0:	cmp	lr, #0
   243c4:	bne	24384 <ftello64@plt+0x12d14>
   243c8:	ldrb	r2, [r2, #6]
   243cc:	ldrb	lr, [r4, #52]	; 0x34
   243d0:	cmp	r1, #2
   243d4:	lsr	r2, r2, #4
   243d8:	orr	r2, r2, lr, lsr #5
   243dc:	and	r2, r2, #1
   243e0:	bic	lr, lr, #32
   243e4:	orr	r2, lr, r2, lsl #5
   243e8:	strb	r2, [r4, #52]	; 0x34
   243ec:	uxtbeq	r2, r2
   243f0:	orreq	r2, r2, #16
   243f4:	strbeq	r2, [r4, #52]	; 0x34
   243f8:	beq	2440c <ftello64@plt+0x12d9c>
   243fc:	cmp	r1, #4
   24400:	ldrbeq	r2, [r4, #52]	; 0x34
   24404:	orreq	r2, r2, #64	; 0x40
   24408:	strbeq	r2, [r4, #52]	; 0x34
   2440c:	cmp	r7, #0
   24410:	beq	24384 <ftello64@plt+0x12d14>
   24414:	ldr	r2, [r4, #40]	; 0x28
   24418:	cmp	sl, r2
   2441c:	beq	244f8 <ftello64@plt+0x12e88>
   24420:	tst	r7, #1
   24424:	bne	24330 <ftello64@plt+0x12cc0>
   24428:	tst	r7, #2
   2442c:	beq	24340 <ftello64@plt+0x12cd0>
   24430:	cmp	fp, #0
   24434:	beq	24340 <ftello64@plt+0x12cd0>
   24438:	b	24368 <ftello64@plt+0x12cf8>
   2443c:	sub	r1, r1, #1
   24440:	cmp	r2, r1
   24444:	str	r1, [r4, #8]
   24448:	bge	2437c <ftello64@plt+0x12d0c>
   2444c:	ldr	r1, [r4, #12]
   24450:	add	r1, r1, r2, lsl #2
   24454:	ldr	r3, [r1, #4]
   24458:	add	r2, r2, #1
   2445c:	str	r3, [r1], #4
   24460:	ldr	r3, [r4, #8]
   24464:	cmp	r2, r3
   24468:	blt	24454 <ftello64@plt+0x12de4>
   2446c:	b	2437c <ftello64@plt+0x12d0c>
   24470:	ldr	fp, [sp, #8]
   24474:	mov	r2, fp
   24478:	mov	r0, r9
   2447c:	mov	r1, r4
   24480:	bl	1a6f8 <ftello64@plt+0x9088>
   24484:	cmp	r0, #0
   24488:	beq	24268 <ftello64@plt+0x12bf8>
   2448c:	ldr	r0, [r4, #24]
   24490:	bl	153e0 <ftello64@plt+0x3d70>
   24494:	ldr	r0, [r4, #36]	; 0x24
   24498:	bl	153e0 <ftello64@plt+0x3d70>
   2449c:	ldr	r3, [r4, #40]	; 0x28
   244a0:	ldr	r2, [sp, #16]
   244a4:	cmp	r2, r3
   244a8:	beq	244bc <ftello64@plt+0x12e4c>
   244ac:	ldr	r0, [r3, #8]
   244b0:	bl	153e0 <ftello64@plt+0x3d70>
   244b4:	ldr	r0, [r4, #40]	; 0x28
   244b8:	bl	153e0 <ftello64@plt+0x3d70>
   244bc:	ldr	r0, [r4, #12]
   244c0:	bl	153e0 <ftello64@plt+0x3d70>
   244c4:	ldr	r0, [r4, #48]	; 0x30
   244c8:	bl	153e0 <ftello64@plt+0x3d70>
   244cc:	ldr	r0, [r4, #44]	; 0x2c
   244d0:	bl	153e0 <ftello64@plt+0x3d70>
   244d4:	mov	r0, r4
   244d8:	bl	153e0 <ftello64@plt+0x3d70>
   244dc:	ldr	r2, [sp, #12]
   244e0:	mov	r3, #12
   244e4:	str	r3, [r2]
   244e8:	mov	r4, #0
   244ec:	mov	r0, r4
   244f0:	add	sp, sp, #28
   244f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244f8:	mov	r0, #12
   244fc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   24500:	subs	r1, r0, #0
   24504:	beq	2448c <ftello64@plt+0x12e1c>
   24508:	ldr	r0, [r8, #4]
   2450c:	str	r1, [r4, #40]	; 0x28
   24510:	cmp	r0, #0
   24514:	str	r0, [r1, #4]
   24518:	ble	245a4 <ftello64@plt+0x12f34>
   2451c:	str	r0, [r1]
   24520:	lsl	r0, r0, #2
   24524:	str	r1, [sp, #20]
   24528:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2452c:	ldr	r1, [sp, #20]
   24530:	cmp	r0, #0
   24534:	str	r0, [r1, #8]
   24538:	beq	245b8 <ftello64@plt+0x12f48>
   2453c:	ldr	r2, [r8, #4]
   24540:	ldr	r1, [r8, #8]
   24544:	lsl	r2, r2, #2
   24548:	bl	1134c <memcpy@plt>
   2454c:	ldrb	r2, [r4, #52]	; 0x34
   24550:	mov	r0, #0
   24554:	orr	r2, r2, #128	; 0x80
   24558:	strb	r2, [r4, #52]	; 0x34
   2455c:	b	24420 <ftello64@plt+0x12db0>
   24560:	add	r1, r4, #4
   24564:	mov	r3, #0
   24568:	str	r3, [r4, #4]
   2456c:	str	r3, [r1, #4]
   24570:	str	r3, [r1, #8]
   24574:	ldrb	r2, [r4, #52]	; 0x34
   24578:	and	r3, r7, #15
   2457c:	str	r1, [r4, #40]	; 0x28
   24580:	bic	r2, r2, #15
   24584:	orr	r3, r3, r2
   24588:	strb	r3, [r4, #52]	; 0x34
   2458c:	b	24474 <ftello64@plt+0x12e04>
   24590:	str	r0, [r4, #8]
   24594:	str	r0, [r4, #4]
   24598:	mov	r0, r4
   2459c:	bl	153e0 <ftello64@plt+0x3d70>
   245a0:	b	244dc <ftello64@plt+0x12e6c>
   245a4:	mov	r3, #0
   245a8:	str	r3, [r1]
   245ac:	str	r3, [r1, #4]
   245b0:	str	r3, [r1, #8]
   245b4:	b	2454c <ftello64@plt+0x12edc>
   245b8:	mov	sl, r1
   245bc:	str	r0, [sl, #4]
   245c0:	str	r0, [sl]
   245c4:	b	2448c <ftello64@plt+0x12e1c>
   245c8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   245cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   245d0:	sub	sp, sp, #14464	; 0x3880
   245d4:	sub	sp, sp, #36	; 0x24
   245d8:	mov	r4, #0
   245dc:	mov	r5, r1
   245e0:	add	r9, sp, #2208	; 0x8a0
   245e4:	str	r1, [sp, #72]	; 0x48
   245e8:	str	r0, [sp, #104]	; 0x68
   245ec:	str	r4, [r1, #44]	; 0x2c
   245f0:	str	r4, [r1, #48]	; 0x30
   245f4:	mov	r0, r9
   245f8:	mov	r1, r4
   245fc:	mov	r2, #32
   24600:	bl	11550 <memset@plt>
   24604:	ldr	r1, [r5, #8]
   24608:	cmp	r1, r4
   2460c:	ble	254e8 <ftello64@plt+0x13e78>
   24610:	str	r4, [sp, #20]
   24614:	str	r4, [sp, #96]	; 0x60
   24618:	ldr	r3, [sp, #72]	; 0x48
   2461c:	ldr	r0, [sp, #96]	; 0x60
   24620:	ldr	r2, [r3, #12]
   24624:	ldr	r3, [sp, #104]	; 0x68
   24628:	lsl	ip, r0, #2
   2462c:	ldr	r2, [r2, r0, lsl #2]
   24630:	ldr	r3, [r3]
   24634:	str	ip, [sp, #92]	; 0x5c
   24638:	add	r0, r3, r2, lsl #3
   2463c:	str	r0, [sp, #100]	; 0x64
   24640:	ldrb	ip, [r0, #4]
   24644:	ldr	r4, [r0, #4]
   24648:	ldr	r0, [pc, #3984]	; 255e0 <ftello64@plt+0x13f70>
   2464c:	cmp	ip, #1
   24650:	str	ip, [sp, #28]
   24654:	and	r4, r0, r4, lsr #8
   24658:	beq	247dc <ftello64@plt+0x1316c>
   2465c:	cmp	ip, #3
   24660:	beq	24e04 <ftello64@plt+0x13794>
   24664:	cmp	ip, #5
   24668:	beq	24f5c <ftello64@plt+0x138ec>
   2466c:	cmp	ip, #7
   24670:	beq	25350 <ftello64@plt+0x13ce0>
   24674:	ldr	r3, [sp, #96]	; 0x60
   24678:	add	r3, r3, #1
   2467c:	cmp	r3, r1
   24680:	str	r3, [sp, #96]	; 0x60
   24684:	blt	24618 <ftello64@plt+0x12fa8>
   24688:	ldr	r3, [sp, #20]
   2468c:	cmp	r3, #0
   24690:	ble	254e4 <ftello64@plt+0x13e74>
   24694:	add	r3, r3, #1
   24698:	mov	r4, #0
   2469c:	lsl	r0, r3, #2
   246a0:	str	r3, [r9, #-2092]	; 0xfffff7d4
   246a4:	str	r4, [r9, #-2088]	; 0xfffff7d8
   246a8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   246ac:	cmp	r0, r4
   246b0:	str	r0, [r9, #-2084]	; 0xfffff7dc
   246b4:	beq	253a8 <ftello64@plt+0x13d38>
   246b8:	add	r3, sp, #3232	; 0xca0
   246bc:	str	r3, [sp, #12]
   246c0:	mov	r6, r3
   246c4:	add	r3, sp, #6272	; 0x1880
   246c8:	add	r3, r3, #32
   246cc:	mov	r7, r3
   246d0:	str	r3, [sp, #28]
   246d4:	add	r0, sp, #128	; 0x80
   246d8:	add	r3, sp, #156	; 0x9c
   246dc:	mov	r2, #32
   246e0:	mov	r1, r4
   246e4:	str	r3, [sp, #4]
   246e8:	str	r4, [sp, #24]
   246ec:	str	r4, [r9, #-2096]	; 0xfffff7d0
   246f0:	bl	11550 <memset@plt>
   246f4:	add	r3, sp, #160	; 0xa0
   246f8:	ldr	fp, [sp, #104]	; 0x68
   246fc:	sub	r3, r3, #48	; 0x30
   24700:	mov	sl, r4
   24704:	add	r8, sp, #116	; 0x74
   24708:	mov	r5, r7
   2470c:	str	r3, [sp, #16]
   24710:	add	r3, sp, #1184	; 0x4a0
   24714:	str	r3, [sp]
   24718:	str	r7, [sp, #32]
   2471c:	ldr	r0, [r6, #4]
   24720:	mov	r3, #0
   24724:	cmp	r0, r3
   24728:	str	r3, [r9, #-2088]	; 0xfffff7d8
   2472c:	movgt	r5, #0
   24730:	strgt	r7, [sp, #8]
   24734:	bgt	24764 <ftello64@plt+0x130f4>
   24738:	b	250ec <ftello64@plt+0x13a7c>
   2473c:	mov	r1, r7
   24740:	mov	r0, r8
   24744:	bl	1b688 <ftello64@plt+0xa018>
   24748:	cmp	r0, #0
   2474c:	str	r0, [r9, #-2096]	; 0xfffff7d0
   24750:	bne	25320 <ftello64@plt+0x13cb0>
   24754:	ldr	r0, [r6, #4]
   24758:	add	r5, r5, #1
   2475c:	cmp	r5, r0
   24760:	bge	250e8 <ftello64@plt+0x13a78>
   24764:	ldr	r2, [r6, #8]
   24768:	ldr	r3, [fp, #12]
   2476c:	ldr	r2, [r2, r5, lsl #2]
   24770:	ldr	r3, [r3, r2, lsl #2]
   24774:	cmn	r3, #1
   24778:	beq	24758 <ftello64@plt+0x130e8>
   2477c:	add	r3, r3, r3, lsl #1
   24780:	ldr	r2, [fp, #24]
   24784:	adds	r7, r2, r3, lsl #2
   24788:	streq	r7, [r9, #-2096]	; 0xfffff7d0
   2478c:	beq	24758 <ftello64@plt+0x130e8>
   24790:	ldr	r2, [r7, #4]
   24794:	cmp	r2, #0
   24798:	streq	r2, [r9, #-2096]	; 0xfffff7d0
   2479c:	beq	24758 <ftello64@plt+0x130e8>
   247a0:	ldr	r1, [r9, #-2088]	; 0xfffff7d8
   247a4:	ldr	r4, [r9, #-2092]	; 0xfffff7d4
   247a8:	add	r1, r1, r2, lsl #1
   247ac:	cmp	r4, r1
   247b0:	bge	2473c <ftello64@plt+0x130cc>
   247b4:	add	r2, r2, r4
   247b8:	ldr	r0, [r9, #-2084]	; 0xfffff7dc
   247bc:	lsl	r1, r2, #3
   247c0:	lsl	r4, r2, #1
   247c4:	bl	2d2d8 <ftello64@plt+0x1bc68>
   247c8:	cmp	r0, #0
   247cc:	beq	25384 <ftello64@plt+0x13d14>
   247d0:	str	r0, [r9, #-2084]	; 0xfffff7dc
   247d4:	str	r4, [r9, #-2092]	; 0xfffff7d4
   247d8:	b	2473c <ftello64@plt+0x130cc>
   247dc:	ldrb	r3, [r3, r2, lsl #3]
   247e0:	and	r1, r3, #31
   247e4:	asr	r3, r3, #5
   247e8:	ldr	r2, [r9, r3, lsl #2]
   247ec:	orr	r2, r2, ip, lsl r1
   247f0:	str	r2, [r9, r3, lsl #2]
   247f4:	cmp	r4, #0
   247f8:	beq	24a4c <ftello64@plt+0x133dc>
   247fc:	tst	r4, #32
   24800:	bne	2501c <ftello64@plt+0x139ac>
   24804:	tst	r4, #128	; 0x80
   24808:	bne	24e9c <ftello64@plt+0x1382c>
   2480c:	tst	r4, #4
   24810:	beq	2493c <ftello64@plt+0x132cc>
   24814:	ldr	r3, [sp, #28]
   24818:	cmp	r3, #1
   2481c:	beq	25394 <ftello64@plt+0x13d24>
   24820:	ldr	r3, [sp, #104]	; 0x68
   24824:	ldr	r3, [r3, #92]	; 0x5c
   24828:	cmp	r3, #1
   2482c:	ble	2542c <ftello64@plt+0x13dbc>
   24830:	ldr	r6, [sp, #104]	; 0x68
   24834:	ldr	r3, [r6, #60]	; 0x3c
   24838:	ldr	r0, [r6, #96]	; 0x60
   2483c:	ldr	r2, [r6, #100]	; 0x64
   24840:	ldr	lr, [r3]
   24844:	ldr	r1, [r3, #4]
   24848:	mvn	lr, lr
   2484c:	orr	lr, lr, r0
   24850:	ldr	r0, [r9]
   24854:	mvn	r1, r1
   24858:	and	lr, lr, r0
   2485c:	ldr	r0, [r9, #4]
   24860:	orr	r1, r1, r2
   24864:	ldr	r2, [r3, #8]
   24868:	and	r1, r1, r0
   2486c:	ldr	ip, [r3, #12]
   24870:	ldr	r0, [r6, #104]	; 0x68
   24874:	mvn	r2, r2
   24878:	orr	r2, r2, r0
   2487c:	mvn	r0, ip
   24880:	ldr	ip, [r9, #8]
   24884:	str	lr, [r9]
   24888:	and	r2, r2, ip
   2488c:	ldr	ip, [r6, #108]	; 0x6c
   24890:	orr	lr, lr, r1
   24894:	str	r1, [r9, #4]
   24898:	ldr	r1, [r9, #12]
   2489c:	orr	r0, r0, ip
   248a0:	ldr	ip, [r3, #16]
   248a4:	and	r1, r1, r0
   248a8:	orr	lr, lr, r2
   248ac:	ldr	r0, [r3, #20]
   248b0:	str	r2, [r9, #8]
   248b4:	ldr	r2, [r6, #112]	; 0x70
   248b8:	mvn	ip, ip
   248bc:	orr	ip, ip, r2
   248c0:	mvn	r2, r0
   248c4:	ldr	r0, [r9, #16]
   248c8:	orr	lr, lr, r1
   248cc:	and	ip, ip, r0
   248d0:	ldr	r0, [r6, #116]	; 0x74
   248d4:	str	r1, [r9, #12]
   248d8:	orr	r2, r2, r0
   248dc:	ldr	r0, [r3, #24]
   248e0:	ldr	r3, [r3, #28]
   248e4:	mvn	r0, r0
   248e8:	mvn	r5, r3
   248ec:	ldr	r3, [r9, #20]
   248f0:	ldr	r1, [r9, #28]
   248f4:	and	r2, r2, r3
   248f8:	ldr	r3, [r6, #120]	; 0x78
   248fc:	orr	lr, lr, ip
   24900:	orr	r0, r0, r3
   24904:	ldr	r3, [r9, #24]
   24908:	orr	lr, lr, r2
   2490c:	and	r0, r0, r3
   24910:	ldr	r3, [r6, #124]	; 0x7c
   24914:	orr	lr, lr, r0
   24918:	orr	r3, r5, r3
   2491c:	and	r3, r3, r1
   24920:	str	r2, [r9, #20]
   24924:	orr	r2, lr, r3
   24928:	str	ip, [r9, #16]
   2492c:	str	r0, [r9, #24]
   24930:	str	r3, [r9, #28]
   24934:	cmp	r2, #0
   24938:	beq	24eac <ftello64@plt+0x1383c>
   2493c:	tst	r4, #8
   24940:	beq	24a4c <ftello64@plt+0x133dc>
   24944:	ldr	r3, [sp, #28]
   24948:	cmp	r3, #1
   2494c:	beq	24e8c <ftello64@plt+0x1381c>
   24950:	ldr	r3, [sp, #104]	; 0x68
   24954:	ldr	r4, [sp, #104]	; 0x68
   24958:	ldr	r3, [r3, #92]	; 0x5c
   2495c:	cmp	r3, #1
   24960:	ble	25048 <ftello64@plt+0x139d8>
   24964:	ldr	r1, [r4, #60]	; 0x3c
   24968:	ldr	r0, [r4, #96]	; 0x60
   2496c:	ldr	ip, [r4, #100]	; 0x64
   24970:	ldr	r3, [r1]
   24974:	ldr	r2, [r1, #4]
   24978:	and	r3, r3, r0
   2497c:	and	r2, r2, ip
   24980:	ldr	r0, [r9]
   24984:	ldr	ip, [r9, #4]
   24988:	bic	r3, r0, r3
   2498c:	bic	r2, ip, r2
   24990:	ldr	r0, [r1, #8]
   24994:	ldr	ip, [r4, #104]	; 0x68
   24998:	ldr	lr, [r1, #12]
   2499c:	and	r0, r0, ip
   249a0:	ldr	ip, [r9, #8]
   249a4:	str	r3, [r9]
   249a8:	bic	r0, ip, r0
   249ac:	ldr	ip, [r4, #108]	; 0x6c
   249b0:	orr	r3, r3, r2
   249b4:	and	ip, ip, lr
   249b8:	ldr	lr, [r9, #12]
   249bc:	str	r2, [r9, #4]
   249c0:	bic	ip, lr, ip
   249c4:	ldr	r2, [r4, #112]	; 0x70
   249c8:	ldr	lr, [r1, #16]
   249cc:	orr	r3, r3, r0
   249d0:	and	r2, r2, lr
   249d4:	ldr	lr, [r9, #16]
   249d8:	str	r0, [r9, #8]
   249dc:	bic	r2, lr, r2
   249e0:	ldr	r0, [r4, #116]	; 0x74
   249e4:	ldr	lr, [r1, #20]
   249e8:	orr	r3, r3, ip
   249ec:	and	r0, r0, lr
   249f0:	ldr	lr, [r9, #20]
   249f4:	str	ip, [r9, #12]
   249f8:	bic	r0, lr, r0
   249fc:	ldr	ip, [r1, #28]
   24a00:	ldr	lr, [r1, #24]
   24a04:	ldr	r1, [r4, #120]	; 0x78
   24a08:	orr	r3, r3, r2
   24a0c:	str	r2, [r9, #16]
   24a10:	ldr	r2, [r4, #124]	; 0x7c
   24a14:	and	r1, r1, lr
   24a18:	ldr	lr, [r9, #24]
   24a1c:	and	ip, ip, r2
   24a20:	ldr	r2, [r9, #28]
   24a24:	bic	r1, lr, r1
   24a28:	orr	r3, r3, r0
   24a2c:	bic	r2, r2, ip
   24a30:	orr	r3, r3, r1
   24a34:	orr	r3, r3, r2
   24a38:	str	r0, [r9, #20]
   24a3c:	str	r1, [r9, #24]
   24a40:	str	r2, [r9, #28]
   24a44:	cmp	r3, #0
   24a48:	beq	24eac <ftello64@plt+0x1383c>
   24a4c:	ldr	r3, [sp, #20]
   24a50:	cmp	r3, #0
   24a54:	movle	r3, #0
   24a58:	strle	r3, [sp, #4]
   24a5c:	ble	24eb8 <ftello64@plt+0x13848>
   24a60:	add	r3, sp, #6272	; 0x1880
   24a64:	add	r3, r3, #32
   24a68:	str	r3, [sp, #108]	; 0x6c
   24a6c:	mov	r4, r3
   24a70:	add	r3, sp, #3232	; 0xca0
   24a74:	str	r3, [sp]
   24a78:	mov	r3, #0
   24a7c:	str	r3, [sp, #4]
   24a80:	b	24d5c <ftello64@plt+0x136ec>
   24a84:	ldr	sl, [r9]
   24a88:	ldr	fp, [r4]
   24a8c:	ldr	r7, [r9, #4]
   24a90:	ldr	r8, [r4, #4]
   24a94:	ldr	r1, [r9, #12]
   24a98:	ldr	r5, [r9, #8]
   24a9c:	ldr	r6, [r4, #8]
   24aa0:	and	r2, r7, r8
   24aa4:	and	r3, sl, fp
   24aa8:	mov	r0, r1
   24aac:	ldr	lr, [r4, #12]
   24ab0:	and	r1, r5, r6
   24ab4:	str	r3, [sp, #44]	; 0x2c
   24ab8:	orr	r3, r3, r2
   24abc:	ldr	ip, [r4, #16]
   24ac0:	str	r1, [sp, #52]	; 0x34
   24ac4:	orr	r3, r3, r1
   24ac8:	ldr	r1, [r9, #20]
   24acc:	str	r0, [sp, #32]
   24ad0:	and	r0, r0, lr
   24ad4:	str	ip, [sp, #8]
   24ad8:	mov	ip, r0
   24adc:	mov	r0, r1
   24ae0:	ldr	r1, [r4, #20]
   24ae4:	str	r0, [sp, #40]	; 0x28
   24ae8:	and	r0, r0, r1
   24aec:	str	r0, [sp, #24]
   24af0:	ldr	r0, [r9, #28]
   24af4:	str	r2, [sp, #48]	; 0x30
   24af8:	str	ip, [sp, #56]	; 0x38
   24afc:	ldr	r2, [r9, #16]
   24b00:	orr	r3, r3, ip
   24b04:	ldr	ip, [sp, #8]
   24b08:	str	r0, [sp, #16]
   24b0c:	ldr	r0, [r4, #28]
   24b10:	and	ip, r2, ip
   24b14:	str	r2, [sp, #36]	; 0x24
   24b18:	ldr	r2, [r9, #24]
   24b1c:	str	ip, [sp, #60]	; 0x3c
   24b20:	orr	r3, r3, ip
   24b24:	mov	ip, r0
   24b28:	ldr	r0, [sp, #24]
   24b2c:	str	r2, [sp, #12]
   24b30:	orr	r3, r3, r0
   24b34:	ldr	r2, [r4, #24]
   24b38:	ldr	r0, [sp, #12]
   24b3c:	and	r0, r0, r2
   24b40:	orr	r3, r3, r0
   24b44:	str	r0, [sp, #64]	; 0x40
   24b48:	ldr	r0, [sp, #16]
   24b4c:	and	r0, r0, ip
   24b50:	orrs	r3, r3, r0
   24b54:	str	r0, [sp, #68]	; 0x44
   24b58:	beq	24d34 <ftello64@plt+0x136c4>
   24b5c:	bic	r0, r8, r7
   24b60:	bic	r3, fp, sl
   24b64:	bic	r7, r7, r8
   24b68:	str	r3, [sp, #76]	; 0x4c
   24b6c:	bic	r8, r6, r5
   24b70:	orr	r3, r3, r0
   24b74:	bic	sl, sl, fp
   24b78:	orr	r3, r3, r8
   24b7c:	str	r8, [sp, #84]	; 0x54
   24b80:	ldr	r8, [sp, #32]
   24b84:	bic	r6, r5, r6
   24b88:	orr	r5, sl, r7
   24b8c:	bic	fp, lr, r8
   24b90:	orr	r5, r5, r6
   24b94:	bic	lr, r8, lr
   24b98:	str	lr, [sp, #32]
   24b9c:	orr	r5, r5, lr
   24ba0:	str	r0, [sp, #80]	; 0x50
   24ba4:	ldr	lr, [sp, #36]	; 0x24
   24ba8:	ldr	r0, [sp, #8]
   24bac:	orr	r3, r3, fp
   24bb0:	bic	r8, r0, lr
   24bb4:	bic	r0, lr, r0
   24bb8:	ldr	lr, [sp, #40]	; 0x28
   24bbc:	orr	r3, r3, r8
   24bc0:	str	r8, [sp, #8]
   24bc4:	ldr	r8, [sp, #12]
   24bc8:	str	fp, [sp, #88]	; 0x58
   24bcc:	str	sl, [r9]
   24bd0:	bic	fp, r1, lr
   24bd4:	ldr	sl, [sp, #16]
   24bd8:	bic	r1, lr, r1
   24bdc:	orr	r3, r3, fp
   24be0:	bic	lr, r2, r8
   24be4:	orr	r3, r3, lr
   24be8:	bic	r2, r8, r2
   24bec:	orr	r5, r5, r0
   24bf0:	bic	r8, ip, sl
   24bf4:	orr	r5, r5, r1
   24bf8:	orrs	r3, r3, r8
   24bfc:	bic	r3, sl, ip
   24c00:	ldr	ip, [sp, #32]
   24c04:	orr	r5, r5, r2
   24c08:	str	r7, [r9, #4]
   24c0c:	str	r6, [r9, #8]
   24c10:	str	ip, [r9, #12]
   24c14:	str	r0, [r9, #16]
   24c18:	str	r1, [r9, #20]
   24c1c:	str	r2, [r9, #24]
   24c20:	orr	r5, r5, r3
   24c24:	str	r3, [r9, #28]
   24c28:	beq	24d0c <ftello64@plt+0x1369c>
   24c2c:	ldr	sl, [sp, #20]
   24c30:	ldr	r3, [sp, #108]	; 0x6c
   24c34:	ldr	r6, [sp, #76]	; 0x4c
   24c38:	ldr	r1, [sp]
   24c3c:	str	r6, [r3, sl, lsl #5]
   24c40:	add	r3, r3, sl, lsl #5
   24c44:	ldr	r6, [sp, #80]	; 0x50
   24c48:	add	ip, sl, sl, lsl #1
   24c4c:	str	r6, [r3, #4]
   24c50:	ldr	r6, [sp, #84]	; 0x54
   24c54:	add	r7, sp, #3232	; 0xca0
   24c58:	str	r6, [r3, #8]
   24c5c:	ldr	r6, [sp, #88]	; 0x58
   24c60:	str	fp, [r3, #20]
   24c64:	str	r6, [r3, #12]
   24c68:	ldr	r6, [sp, #8]
   24c6c:	str	lr, [r3, #24]
   24c70:	str	r6, [r3, #16]
   24c74:	str	r8, [r3, #28]
   24c78:	ldr	r2, [r1, #4]
   24c7c:	ldr	r3, [sp, #44]	; 0x2c
   24c80:	ldr	r0, [sp, #56]	; 0x38
   24c84:	add	r7, r7, ip, lsl #2
   24c88:	str	r3, [r4]
   24c8c:	str	r2, [r7, #4]
   24c90:	ldr	r3, [sp, #48]	; 0x30
   24c94:	ldr	r1, [r1, #4]
   24c98:	str	r0, [r4, #12]
   24c9c:	ldr	r0, [sp, #24]
   24ca0:	str	r3, [r4, #4]
   24ca4:	str	r0, [r4, #20]
   24ca8:	ldr	r3, [sp, #60]	; 0x3c
   24cac:	ldr	r0, [sp, #64]	; 0x40
   24cb0:	cmp	r1, #0
   24cb4:	ldr	r1, [sp, #52]	; 0x34
   24cb8:	str	r3, [r4, #16]
   24cbc:	str	r1, [r4, #8]
   24cc0:	str	r0, [r4, #24]
   24cc4:	ldr	r0, [sp, #68]	; 0x44
   24cc8:	str	r0, [r4, #28]
   24ccc:	ble	24da8 <ftello64@plt+0x13738>
   24cd0:	add	r3, sp, #3232	; 0xca0
   24cd4:	lsl	r0, r2, #2
   24cd8:	str	r2, [r3, ip, lsl #2]
   24cdc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   24ce0:	cmp	r0, #0
   24ce4:	str	r0, [r7, #8]
   24ce8:	beq	24dc4 <ftello64@plt+0x13754>
   24cec:	ldr	r3, [sp]
   24cf0:	ldr	r2, [r3, #4]
   24cf4:	ldr	r1, [r3, #8]
   24cf8:	lsl	r2, r2, #2
   24cfc:	bl	1134c <memcpy@plt>
   24d00:	ldr	r3, [sp, #20]
   24d04:	add	r3, r3, #1
   24d08:	str	r3, [sp, #20]
   24d0c:	ldr	r3, [sp, #72]	; 0x48
   24d10:	ldr	r2, [sp, #92]	; 0x5c
   24d14:	ldr	r0, [sp]
   24d18:	ldr	r3, [r3, #12]
   24d1c:	ldr	r1, [r3, r2]
   24d20:	bl	1b104 <ftello64@plt+0x9a94>
   24d24:	cmp	r0, #0
   24d28:	beq	24dd0 <ftello64@plt+0x13760>
   24d2c:	cmp	r5, #0
   24d30:	beq	24eb8 <ftello64@plt+0x13848>
   24d34:	ldr	r3, [sp, #4]
   24d38:	ldr	r2, [sp, #20]
   24d3c:	add	r3, r3, #1
   24d40:	str	r3, [sp, #4]
   24d44:	cmp	r3, r2
   24d48:	ldr	r3, [sp]
   24d4c:	add	r4, r4, #32
   24d50:	add	r3, r3, #12
   24d54:	str	r3, [sp]
   24d58:	bge	24eb8 <ftello64@plt+0x13848>
   24d5c:	ldr	r3, [sp, #28]
   24d60:	cmp	r3, #1
   24d64:	bne	24a84 <ftello64@plt+0x13414>
   24d68:	ldr	r3, [sp, #100]	; 0x64
   24d6c:	ldrb	r1, [r3]
   24d70:	ldr	r3, [sp, #4]
   24d74:	and	r2, r1, #31
   24d78:	asr	r1, r1, #5
   24d7c:	lsl	r3, r3, #5
   24d80:	add	r3, r3, r1, lsl #2
   24d84:	add	r1, sp, #14464	; 0x3880
   24d88:	add	r1, r1, #32
   24d8c:	add	r3, r1, r3
   24d90:	sub	r3, r3, #8192	; 0x2000
   24d94:	ldr	r3, [r3]
   24d98:	lsr	r2, r3, r2
   24d9c:	tst	r2, #1
   24da0:	beq	24d34 <ftello64@plt+0x136c4>
   24da4:	b	24a84 <ftello64@plt+0x13414>
   24da8:	add	r3, sp, #3232	; 0xca0
   24dac:	mov	r2, #0
   24db0:	str	r2, [r3, ip, lsl #2]
   24db4:	str	r2, [r7, #4]
   24db8:	str	r2, [r7, #8]
   24dbc:	mov	r3, sl
   24dc0:	b	24d04 <ftello64@plt+0x13694>
   24dc4:	mov	r2, r7
   24dc8:	str	r0, [r2, #4]
   24dcc:	str	r0, [r2]
   24dd0:	ldr	r6, [sp, #20]
   24dd4:	add	r4, sp, #3232	; 0xca0
   24dd8:	mov	r5, #0
   24ddc:	ldr	r0, [r4, #8]
   24de0:	add	r5, r5, #1
   24de4:	bl	153e0 <ftello64@plt+0x3d70>
   24de8:	cmp	r5, r6
   24dec:	add	r4, r4, #12
   24df0:	bne	24ddc <ftello64@plt+0x1376c>
   24df4:	mov	r0, #0
   24df8:	add	sp, sp, #14464	; 0x3880
   24dfc:	add	sp, sp, #36	; 0x24
   24e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24e04:	ldr	r3, [r3, r2, lsl #3]
   24e08:	ldr	ip, [r9]
   24e0c:	ldr	r0, [r9, #4]
   24e10:	ldr	r1, [r3, #4]
   24e14:	ldr	r2, [r3]
   24e18:	orr	r0, r0, r1
   24e1c:	orr	r2, ip, r2
   24e20:	ldr	r1, [r3, #8]
   24e24:	ldr	ip, [r9, #8]
   24e28:	str	r2, [r9]
   24e2c:	orr	r1, ip, r1
   24e30:	ldr	r2, [r3, #12]
   24e34:	ldr	ip, [r9, #12]
   24e38:	str	r0, [r9, #4]
   24e3c:	orr	r2, ip, r2
   24e40:	ldr	r0, [r3, #16]
   24e44:	ldr	ip, [r9, #16]
   24e48:	str	r1, [r9, #8]
   24e4c:	orr	r0, ip, r0
   24e50:	ldr	r1, [r3, #20]
   24e54:	ldr	ip, [r9, #20]
   24e58:	str	r2, [r9, #12]
   24e5c:	orr	r1, ip, r1
   24e60:	ldr	r2, [r3, #24]
   24e64:	ldr	ip, [r3, #28]
   24e68:	ldr	r3, [r9, #24]
   24e6c:	str	r0, [r9, #16]
   24e70:	orr	r2, r3, r2
   24e74:	ldr	r3, [r9, #28]
   24e78:	str	r1, [r9, #20]
   24e7c:	orr	r3, r3, ip
   24e80:	str	r2, [r9, #24]
   24e84:	str	r3, [r9, #28]
   24e88:	b	247f4 <ftello64@plt+0x13184>
   24e8c:	ldr	r3, [sp, #100]	; 0x64
   24e90:	ldrb	r3, [r3, #6]
   24e94:	tst	r3, #64	; 0x40
   24e98:	beq	24950 <ftello64@plt+0x132e0>
   24e9c:	mov	r2, #32
   24ea0:	mov	r1, #0
   24ea4:	mov	r0, r9
   24ea8:	bl	11550 <memset@plt>
   24eac:	ldr	r3, [sp, #72]	; 0x48
   24eb0:	ldr	r1, [r3, #8]
   24eb4:	b	24674 <ftello64@plt+0x13004>
   24eb8:	ldr	r3, [sp, #20]
   24ebc:	ldr	r2, [sp, #4]
   24ec0:	cmp	r3, r2
   24ec4:	bne	24eac <ftello64@plt+0x1383c>
   24ec8:	mov	lr, r9
   24ecc:	mov	r4, r3
   24ed0:	add	r5, sp, #14464	; 0x3880
   24ed4:	ldm	lr!, {r0, r1, r2, r3}
   24ed8:	add	r5, r5, #32
   24edc:	add	ip, r5, r4, lsl #5
   24ee0:	sub	ip, ip, #8192	; 0x2000
   24ee4:	add	r5, r4, r4, lsl #1
   24ee8:	stmia	ip!, {r0, r1, r2, r3}
   24eec:	add	r3, sp, #3232	; 0xca0
   24ef0:	add	r4, r3, r5, lsl #2
   24ef4:	ldm	lr, {r0, r1, r2, r3}
   24ef8:	ldr	lr, [sp, #72]	; 0x48
   24efc:	stm	ip, {r0, r1, r2, r3}
   24f00:	mov	r2, #1
   24f04:	ldr	r3, [sp, #92]	; 0x5c
   24f08:	ldr	lr, [lr, #12]
   24f0c:	mov	r0, #4
   24f10:	ldr	r6, [lr, r3]
   24f14:	add	r3, sp, #3232	; 0xca0
   24f18:	str	r2, [r3, r5, lsl #2]
   24f1c:	str	r2, [r4, #4]
   24f20:	bl	2d2ac <ftello64@plt+0x1bc3c>
   24f24:	cmp	r0, #0
   24f28:	str	r0, [r4, #8]
   24f2c:	beq	25508 <ftello64@plt+0x13e98>
   24f30:	mov	r1, #0
   24f34:	str	r6, [r0]
   24f38:	mov	r2, #32
   24f3c:	mov	r0, r9
   24f40:	bl	11550 <memset@plt>
   24f44:	ldr	r3, [sp, #72]	; 0x48
   24f48:	ldr	r1, [r3, #8]
   24f4c:	ldr	r3, [sp, #20]
   24f50:	add	r3, r3, #1
   24f54:	str	r3, [sp, #20]
   24f58:	b	24674 <ftello64@plt+0x13004>
   24f5c:	ldr	r2, [sp, #104]	; 0x68
   24f60:	ldr	r3, [r2, #92]	; 0x5c
   24f64:	cmp	r3, #1
   24f68:	ble	254d0 <ftello64@plt+0x13e60>
   24f6c:	ldr	r2, [r2, #60]	; 0x3c
   24f70:	ldr	ip, [r9]
   24f74:	ldr	r1, [r9, #4]
   24f78:	ldm	r2, {r0, r3}
   24f7c:	orr	r0, ip, r0
   24f80:	orr	r3, r1, r3
   24f84:	ldr	ip, [r9, #8]
   24f88:	ldr	r1, [r2, #8]
   24f8c:	str	r0, [r9]
   24f90:	orr	r1, ip, r1
   24f94:	ldr	r0, [r2, #12]
   24f98:	ldr	ip, [r9, #12]
   24f9c:	str	r3, [r9, #4]
   24fa0:	orr	r0, ip, r0
   24fa4:	ldr	r3, [r2, #16]
   24fa8:	ldr	ip, [r9, #16]
   24fac:	str	r1, [r9, #8]
   24fb0:	orr	r3, ip, r3
   24fb4:	ldr	r1, [r2, #20]
   24fb8:	ldr	ip, [r9, #20]
   24fbc:	str	r0, [r9, #12]
   24fc0:	orr	r1, ip, r1
   24fc4:	ldr	r0, [r2, #28]
   24fc8:	ldr	ip, [r2, #24]
   24fcc:	str	r3, [r9, #16]
   24fd0:	ldr	r2, [r9, #24]
   24fd4:	ldr	r3, [r9, #28]
   24fd8:	orr	r2, r2, ip
   24fdc:	orr	r3, r3, r0
   24fe0:	str	r1, [r9, #20]
   24fe4:	str	r2, [r9, #24]
   24fe8:	str	r3, [r9, #28]
   24fec:	ldr	r3, [sp, #104]	; 0x68
   24ff0:	ldr	r3, [r3, #128]	; 0x80
   24ff4:	tst	r3, #64	; 0x40
   24ff8:	ldreq	r2, [r9]
   24ffc:	biceq	r2, r2, #1024	; 0x400
   25000:	streq	r2, [r9]
   25004:	tst	r3, #128	; 0x80
   25008:	beq	247f4 <ftello64@plt+0x13184>
   2500c:	ldr	r3, [r9]
   25010:	bic	r3, r3, #1
   25014:	str	r3, [r9]
   25018:	b	247f4 <ftello64@plt+0x13184>
   2501c:	ldr	r5, [r9]
   25020:	mov	r2, #32
   25024:	and	r5, r5, #1024	; 0x400
   25028:	mov	r1, #0
   2502c:	mov	r0, r9
   25030:	bl	11550 <memset@plt>
   25034:	cmp	r5, #0
   25038:	beq	24eac <ftello64@plt+0x1383c>
   2503c:	mov	r3, #1024	; 0x400
   25040:	str	r3, [r9]
   25044:	b	24804 <ftello64@plt+0x13194>
   25048:	ldr	r2, [r4, #96]	; 0x60
   2504c:	ldr	r3, [r9]
   25050:	ldr	r1, [r4, #100]	; 0x64
   25054:	ldr	r0, [r9, #4]
   25058:	bic	r3, r3, r2
   2505c:	bic	r0, r0, r1
   25060:	ldr	r2, [r4, #104]	; 0x68
   25064:	ldr	r1, [r9, #8]
   25068:	ldr	ip, [r9, #12]
   2506c:	bic	r1, r1, r2
   25070:	ldr	r2, [r4, #108]	; 0x6c
   25074:	ldr	lr, [r9, #16]
   25078:	bic	ip, ip, r2
   2507c:	ldr	r2, [r4, #112]	; 0x70
   25080:	str	r3, [r9]
   25084:	bic	r2, lr, r2
   25088:	orr	r3, r3, r0
   2508c:	ldr	lr, [r9, #20]
   25090:	str	r0, [r9, #4]
   25094:	ldr	r0, [r4, #116]	; 0x74
   25098:	orr	r3, r3, r1
   2509c:	bic	r0, lr, r0
   250a0:	orr	r3, r3, ip
   250a4:	ldr	lr, [r9, #24]
   250a8:	str	r1, [r9, #8]
   250ac:	ldr	r1, [r4, #120]	; 0x78
   250b0:	orr	r3, r3, r2
   250b4:	str	ip, [r9, #12]
   250b8:	str	r2, [r9, #16]
   250bc:	ldr	ip, [r4, #124]	; 0x7c
   250c0:	ldr	r2, [r9, #28]
   250c4:	bic	r1, lr, r1
   250c8:	orr	r3, r3, r0
   250cc:	bic	r2, r2, ip
   250d0:	orr	r3, r3, r1
   250d4:	str	r0, [r9, #20]
   250d8:	str	r1, [r9, #24]
   250dc:	orr	r3, r3, r2
   250e0:	str	r2, [r9, #28]
   250e4:	b	24a44 <ftello64@plt+0x133d4>
   250e8:	ldr	r7, [sp, #8]
   250ec:	mov	r3, #0
   250f0:	mov	r2, r8
   250f4:	mov	r1, fp
   250f8:	ldr	r0, [sp, #16]
   250fc:	bl	24174 <ftello64@plt+0x12b04>
   25100:	ldr	r3, [sp, #4]
   25104:	cmp	r0, #0
   25108:	str	r0, [r3, #4]!
   2510c:	mov	r4, r0
   25110:	str	r3, [sp, #4]
   25114:	beq	25314 <ftello64@plt+0x13ca4>
   25118:	ldrsb	r3, [r4, #52]	; 0x34
   2511c:	cmp	r3, #0
   25120:	blt	253bc <ftello64@plt+0x13d4c>
   25124:	ldr	r3, [sp]
   25128:	str	r4, [r9, sl, lsl #2]
   2512c:	str	r4, [r3]
   25130:	ldr	r3, [r7, #4]
   25134:	ldr	r0, [r9, #-2076]	; 0xfffff7e4
   25138:	ldr	r1, [sp, #20]
   2513c:	add	sl, sl, #1
   25140:	ldr	r2, [r7]
   25144:	orr	r0, r0, r3
   25148:	ldr	r4, [r9, #-2080]	; 0xfffff7e0
   2514c:	ldr	r3, [r7, #8]
   25150:	cmp	sl, r1
   25154:	ldr	r1, [r9, #-2072]	; 0xfffff7e8
   25158:	orr	r4, r4, r2
   2515c:	orr	r1, r1, r3
   25160:	ldr	r2, [r9, #-2068]	; 0xfffff7ec
   25164:	ldr	r3, [r7, #12]
   25168:	str	r0, [r9, #-2076]	; 0xfffff7e4
   2516c:	orr	r2, r2, r3
   25170:	ldr	r3, [sp]
   25174:	ldr	r0, [r9, #-2060]	; 0xfffff7f4
   25178:	add	r3, r3, #4
   2517c:	str	r1, [r9, #-2072]	; 0xfffff7e8
   25180:	ldr	r1, [r7, #20]
   25184:	ldr	ip, [r9, #-2064]	; 0xfffff7f0
   25188:	str	r3, [sp]
   2518c:	ldr	r3, [r7, #16]
   25190:	orr	r1, r0, r1
   25194:	str	r2, [r9, #-2068]	; 0xfffff7ec
   25198:	ldr	r0, [r7, #24]
   2519c:	ldr	r2, [r9, #-2056]	; 0xfffff7f8
   251a0:	orr	r3, ip, r3
   251a4:	orr	r2, r2, r0
   251a8:	str	r3, [r9, #-2064]	; 0xfffff7f0
   251ac:	ldr	r0, [r7, #28]
   251b0:	ldr	r3, [r9, #-2052]	; 0xfffff7fc
   251b4:	add	r6, r6, #12
   251b8:	orr	r3, r3, r0
   251bc:	str	r4, [r9, #-2080]	; 0xfffff7e0
   251c0:	str	r1, [r9, #-2060]	; 0xfffff7f4
   251c4:	str	r2, [r9, #-2056]	; 0xfffff7f8
   251c8:	str	r3, [r9, #-2052]	; 0xfffff7fc
   251cc:	add	r7, r7, #32
   251d0:	bne	2471c <ftello64@plt+0x130ac>
   251d4:	ldr	r3, [sp, #24]
   251d8:	ldr	r5, [sp, #32]
   251dc:	cmp	r3, #0
   251e0:	bne	25538 <ftello64@plt+0x13ec8>
   251e4:	mov	r1, #256	; 0x100
   251e8:	mov	r0, #4
   251ec:	bl	2d264 <ftello64@plt+0x1bbf4>
   251f0:	ldr	r3, [sp, #72]	; 0x48
   251f4:	cmp	r0, #0
   251f8:	str	r0, [r3, #44]	; 0x2c
   251fc:	beq	25320 <ftello64@plt+0x13cb0>
   25200:	ldr	r3, [sp, #104]	; 0x68
   25204:	add	r8, sp, #128	; 0x80
   25208:	add	r6, r3, #96	; 0x60
   2520c:	mov	r7, r0
   25210:	add	fp, r0, #1024	; 0x400
   25214:	ldr	r1, [r8], #4
   25218:	cmp	r1, #0
   2521c:	movne	ip, r7
   25220:	movne	r2, #1
   25224:	bne	2523c <ftello64@plt+0x13bcc>
   25228:	b	25288 <ftello64@plt+0x13c18>
   2522c:	lsrs	r1, r1, #1
   25230:	lsl	r2, r2, #1
   25234:	add	ip, ip, #4
   25238:	beq	25288 <ftello64@plt+0x13c18>
   2523c:	tst	r1, #1
   25240:	beq	2522c <ftello64@plt+0x13bbc>
   25244:	ldr	r3, [r5]
   25248:	ands	r3, r2, r3
   2524c:	bne	25530 <ftello64@plt+0x13ec0>
   25250:	add	r3, r3, #1
   25254:	ldr	lr, [r5, r3, lsl #5]
   25258:	tst	r2, lr
   2525c:	beq	25250 <ftello64@plt+0x13be0>
   25260:	ldr	lr, [r6]
   25264:	add	r3, r9, r3, lsl #2
   25268:	tst	r2, lr
   2526c:	add	ip, ip, #4
   25270:	ldrne	r3, [r3, #-1024]	; 0xfffffc00
   25274:	ldreq	r3, [r3, #-2048]	; 0xfffff800
   25278:	lsrs	r1, r1, #1
   2527c:	str	r3, [ip, #-4]
   25280:	lsl	r2, r2, #1
   25284:	bne	2523c <ftello64@plt+0x13bcc>
   25288:	add	r7, r7, #128	; 0x80
   2528c:	cmp	fp, r7
   25290:	add	r6, r6, #4
   25294:	add	r5, r5, #4
   25298:	bne	25214 <ftello64@plt+0x13ba4>
   2529c:	tst	r4, #1024	; 0x400
   252a0:	beq	252dc <ftello64@plt+0x13c6c>
   252a4:	mov	r3, #0
   252a8:	ldr	r1, [sp, #28]
   252ac:	b	252bc <ftello64@plt+0x13c4c>
   252b0:	add	r3, r3, #1
   252b4:	cmp	sl, r3
   252b8:	beq	252dc <ftello64@plt+0x13c6c>
   252bc:	ldr	r2, [r1, r3, lsl #5]
   252c0:	tst	r2, #1024	; 0x400
   252c4:	beq	252b0 <ftello64@plt+0x13c40>
   252c8:	ldr	r2, [sp, #24]
   252cc:	ldr	r3, [r9, r3, lsl #2]
   252d0:	cmp	r2, #0
   252d4:	str	r3, [r0, #40]	; 0x28
   252d8:	strne	r3, [r0, #1064]	; 0x428
   252dc:	ldr	r0, [r9, #-2084]	; 0xfffff7dc
   252e0:	add	r9, sl, sl, lsl #1
   252e4:	bl	153e0 <ftello64@plt+0x3d70>
   252e8:	ldr	r5, [sp, #12]
   252ec:	mov	r4, #0
   252f0:	lsl	r9, r9, #2
   252f4:	add	r3, r5, r4
   252f8:	add	r4, r4, #12
   252fc:	ldr	r0, [r3, #8]
   25300:	bl	153e0 <ftello64@plt+0x3d70>
   25304:	cmp	r4, r9
   25308:	bne	252f4 <ftello64@plt+0x13c84>
   2530c:	mov	r0, #1
   25310:	b	24df8 <ftello64@plt+0x13788>
   25314:	ldr	r3, [r9, #-2096]	; 0xfffff7d0
   25318:	cmp	r3, #0
   2531c:	beq	25118 <ftello64@plt+0x13aa8>
   25320:	ldr	r0, [r9, #-2084]	; 0xfffff7dc
   25324:	bl	153e0 <ftello64@plt+0x3d70>
   25328:	ldr	r5, [sp, #12]
   2532c:	ldr	r6, [sp, #20]
   25330:	mov	r4, #0
   25334:	ldr	r0, [r5, #8]
   25338:	add	r4, r4, #1
   2533c:	bl	153e0 <ftello64@plt+0x3d70>
   25340:	cmp	r4, r6
   25344:	add	r5, r5, #12
   25348:	bne	25334 <ftello64@plt+0x13cc4>
   2534c:	b	24df4 <ftello64@plt+0x13784>
   25350:	ldr	r3, [sp, #104]	; 0x68
   25354:	ldr	r2, [r3, #128]	; 0x80
   25358:	mvn	r3, #0
   2535c:	tst	r2, #64	; 0x40
   25360:	str	r3, [r9]
   25364:	str	r3, [r9, #4]
   25368:	str	r3, [r9, #8]
   2536c:	str	r3, [r9, #12]
   25370:	mvneq	r3, #1024	; 0x400
   25374:	streq	r3, [r9]
   25378:	tst	r2, #128	; 0x80
   2537c:	beq	247f4 <ftello64@plt+0x13184>
   25380:	b	2500c <ftello64@plt+0x1399c>
   25384:	mov	r3, #12
   25388:	str	r3, [r9, #-2096]	; 0xfffff7d0
   2538c:	ldr	r0, [r9, #-2084]	; 0xfffff7dc
   25390:	b	25324 <ftello64@plt+0x13cb4>
   25394:	ldr	r3, [sp, #100]	; 0x64
   25398:	ldrb	r3, [r3, #6]
   2539c:	tst	r3, #64	; 0x40
   253a0:	bne	24820 <ftello64@plt+0x131b0>
   253a4:	b	24e9c <ftello64@plt+0x1382c>
   253a8:	mov	r3, #12
   253ac:	str	r3, [r9, #-2096]	; 0xfffff7d0
   253b0:	add	r3, sp, #3232	; 0xca0
   253b4:	str	r3, [sp, #12]
   253b8:	b	25324 <ftello64@plt+0x13cb4>
   253bc:	mov	r3, #1
   253c0:	mov	r2, r8
   253c4:	mov	r1, fp
   253c8:	ldr	r0, [sp, #16]
   253cc:	bl	24174 <ftello64@plt+0x12b04>
   253d0:	ldr	r3, [sp]
   253d4:	cmp	r0, #0
   253d8:	str	r0, [r3]
   253dc:	beq	25520 <ftello64@plt+0x13eb0>
   253e0:	cmp	r4, r0
   253e4:	beq	253fc <ftello64@plt+0x13d8c>
   253e8:	ldr	r3, [fp, #92]	; 0x5c
   253ec:	ldr	r2, [sp, #24]
   253f0:	cmp	r3, #1
   253f4:	movgt	r2, #1
   253f8:	str	r2, [sp, #24]
   253fc:	mov	r3, #2
   25400:	mov	r2, r8
   25404:	mov	r1, fp
   25408:	ldr	r0, [sp, #16]
   2540c:	bl	24174 <ftello64@plt+0x12b04>
   25410:	cmp	r0, #0
   25414:	str	r0, [r9, sl, lsl #2]
   25418:	bne	25130 <ftello64@plt+0x13ac0>
   2541c:	ldr	r3, [r9, #-2096]	; 0xfffff7d0
   25420:	cmp	r3, #0
   25424:	beq	25130 <ftello64@plt+0x13ac0>
   25428:	b	25320 <ftello64@plt+0x13cb0>
   2542c:	ldr	r5, [sp, #104]	; 0x68
   25430:	ldr	ip, [r9, #4]
   25434:	ldr	r1, [r9]
   25438:	ldr	r2, [r5, #100]	; 0x64
   2543c:	ldr	r0, [r9, #8]
   25440:	and	ip, ip, r2
   25444:	ldr	r3, [r5, #96]	; 0x60
   25448:	ldr	r2, [r5, #104]	; 0x68
   2544c:	and	r3, r3, r1
   25450:	and	r0, r0, r2
   25454:	ldr	r1, [r9, #12]
   25458:	ldr	r2, [r5, #108]	; 0x6c
   2545c:	ldr	lr, [r9, #16]
   25460:	and	r1, r1, r2
   25464:	ldr	r2, [r5, #112]	; 0x70
   25468:	str	r3, [r9]
   2546c:	and	r2, r2, lr
   25470:	orr	r3, r3, ip
   25474:	ldr	lr, [r9, #20]
   25478:	str	ip, [r9, #4]
   2547c:	ldr	ip, [r5, #116]	; 0x74
   25480:	orr	r3, r3, r0
   25484:	and	ip, ip, lr
   25488:	orr	r3, r3, r1
   2548c:	ldr	lr, [r9, #24]
   25490:	str	r0, [r9, #8]
   25494:	ldr	r0, [r5, #120]	; 0x78
   25498:	orr	r3, r3, r2
   2549c:	str	r1, [r9, #12]
   254a0:	str	r2, [r9, #16]
   254a4:	ldr	r1, [r9, #28]
   254a8:	ldr	r2, [r5, #124]	; 0x7c
   254ac:	and	r0, r0, lr
   254b0:	orr	r3, r3, ip
   254b4:	and	r1, r1, r2
   254b8:	orr	r3, r3, r0
   254bc:	str	ip, [r9, #20]
   254c0:	str	r0, [r9, #24]
   254c4:	orr	r2, r3, r1
   254c8:	str	r1, [r9, #28]
   254cc:	b	24934 <ftello64@plt+0x132c4>
   254d0:	mov	r2, #32
   254d4:	mvn	r1, #0
   254d8:	mov	r0, r9
   254dc:	bl	11550 <memset@plt>
   254e0:	b	24fec <ftello64@plt+0x1397c>
   254e4:	bne	24df4 <ftello64@plt+0x13784>
   254e8:	mov	r1, #256	; 0x100
   254ec:	mov	r0, #4
   254f0:	bl	2d264 <ftello64@plt+0x1bbf4>
   254f4:	ldr	r3, [sp, #72]	; 0x48
   254f8:	str	r0, [r3, #44]	; 0x2c
   254fc:	adds	r0, r0, #0
   25500:	movne	r0, #1
   25504:	b	24df8 <ftello64@plt+0x13788>
   25508:	ldr	r3, [sp, #20]
   2550c:	str	r0, [r4, #4]
   25510:	cmp	r3, #0
   25514:	str	r0, [r4]
   25518:	beq	24df4 <ftello64@plt+0x13784>
   2551c:	b	24dd0 <ftello64@plt+0x13760>
   25520:	ldr	r3, [r9, #-2096]	; 0xfffff7d0
   25524:	cmp	r3, #0
   25528:	beq	253e8 <ftello64@plt+0x13d78>
   2552c:	b	25320 <ftello64@plt+0x13cb0>
   25530:	mov	r3, #0
   25534:	b	25260 <ftello64@plt+0x13bf0>
   25538:	mov	r1, #512	; 0x200
   2553c:	mov	r0, #4
   25540:	bl	2d264 <ftello64@plt+0x1bbf4>
   25544:	ldr	r3, [sp, #72]	; 0x48
   25548:	cmp	r0, #0
   2554c:	str	r0, [r3, #48]	; 0x30
   25550:	beq	25320 <ftello64@plt+0x13cb0>
   25554:	add	r7, sp, #128	; 0x80
   25558:	mov	lr, r0
   2555c:	add	r8, r0, #1024	; 0x400
   25560:	ldr	r1, [r7], #4
   25564:	cmp	r1, #0
   25568:	movne	ip, lr
   2556c:	movne	r2, #1
   25570:	bne	25588 <ftello64@plt+0x13f18>
   25574:	b	255c4 <ftello64@plt+0x13f54>
   25578:	lsrs	r1, r1, #1
   2557c:	lsl	r2, r2, #1
   25580:	add	ip, ip, #4
   25584:	beq	255c4 <ftello64@plt+0x13f54>
   25588:	tst	r1, #1
   2558c:	beq	25578 <ftello64@plt+0x13f08>
   25590:	ldr	r3, [r5]
   25594:	ands	r3, r2, r3
   25598:	bne	255d8 <ftello64@plt+0x13f68>
   2559c:	add	r3, r3, #1
   255a0:	ldr	r6, [r5, r3, lsl #5]
   255a4:	tst	r2, r6
   255a8:	beq	2559c <ftello64@plt+0x13f2c>
   255ac:	add	r3, r9, r3, lsl #2
   255b0:	ldr	r6, [r3, #-2048]	; 0xfffff800
   255b4:	ldr	r3, [r3, #-1024]	; 0xfffffc00
   255b8:	str	r6, [ip]
   255bc:	str	r3, [ip, #1024]	; 0x400
   255c0:	b	25578 <ftello64@plt+0x13f08>
   255c4:	add	lr, lr, #128	; 0x80
   255c8:	cmp	r8, lr
   255cc:	add	r5, r5, #4
   255d0:	bne	25560 <ftello64@plt+0x13ef0>
   255d4:	b	2529c <ftello64@plt+0x13c2c>
   255d8:	mov	r3, #0
   255dc:	b	255ac <ftello64@plt+0x13f3c>
   255e0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   255e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   255e8:	mov	r5, r0
   255ec:	ldr	r0, [r0, #84]	; 0x54
   255f0:	sub	sp, sp, #92	; 0x5c
   255f4:	mov	ip, r1
   255f8:	str	r0, [sp, #28]
   255fc:	ldr	r0, [r0]
   25600:	mov	r7, r2
   25604:	str	r1, [sp, #40]	; 0x28
   25608:	ldr	r2, [sp, #132]	; 0x84
   2560c:	ldr	r1, [r5, #120]	; 0x78
   25610:	ldr	r6, [ip, #4]
   25614:	mov	r8, #0
   25618:	add	r2, r2, r1
   2561c:	mov	r4, r3
   25620:	str	r8, [sp, #56]	; 0x38
   25624:	ldr	r3, [r0, r7, lsl #3]
   25628:	cmp	r2, r6
   2562c:	str	r3, [sp, #32]
   25630:	bge	25de0 <ftello64@plt+0x14770>
   25634:	ldr	r3, [sp, #40]	; 0x28
   25638:	ldr	r6, [r3]
   2563c:	cmp	r6, #0
   25640:	beq	25818 <ftello64@plt+0x141a8>
   25644:	ldr	r9, [r3, #8]
   25648:	ldr	r3, [r5, #100]	; 0x64
   2564c:	ldr	r2, [r5, #88]	; 0x58
   25650:	str	r3, [sp, #44]	; 0x2c
   25654:	ldr	r3, [r5, #40]	; 0x28
   25658:	str	r9, [r5, #100]	; 0x64
   2565c:	str	r6, [r5, #40]	; 0x28
   25660:	sub	r1, r6, #1
   25664:	mov	r0, r5
   25668:	str	r3, [sp, #48]	; 0x30
   2566c:	bl	1b7cc <ftello64@plt+0xa15c>
   25670:	cmp	r6, r4
   25674:	mov	r8, r0
   25678:	beq	25848 <ftello64@plt+0x141d8>
   2567c:	ldr	r7, [r9, r6, lsl #2]
   25680:	cmp	r7, #0
   25684:	beq	25e34 <ftello64@plt+0x147c4>
   25688:	ldrb	r3, [r7, #52]	; 0x34
   2568c:	ands	r2, r3, #64	; 0x40
   25690:	bne	25d90 <ftello64@plt+0x14720>
   25694:	add	r1, sp, #64	; 0x40
   25698:	str	r1, [sp, #16]
   2569c:	str	r2, [sp, #64]	; 0x40
   256a0:	str	r2, [sp, #68]	; 0x44
   256a4:	str	r2, [sp, #72]	; 0x48
   256a8:	tst	r3, #64	; 0x40
   256ac:	beq	25708 <ftello64@plt+0x14098>
   256b0:	ldr	r3, [sp, #68]	; 0x44
   256b4:	cmp	r3, #0
   256b8:	beq	256e4 <ftello64@plt+0x14074>
   256bc:	ldr	r3, [sp, #136]	; 0x88
   256c0:	mov	r2, r6
   256c4:	str	r3, [sp]
   256c8:	ldr	r1, [sp, #16]
   256cc:	ldr	r3, [sp, #32]
   256d0:	mov	r0, r5
   256d4:	bl	20310 <ftello64@plt+0xeca0>
   256d8:	cmp	r0, #0
   256dc:	str	r0, [sp, #56]	; 0x38
   256e0:	bne	25c38 <ftello64@plt+0x145c8>
   256e4:	mov	r3, r8
   256e8:	ldr	r2, [sp, #16]
   256ec:	ldr	r1, [sp, #28]
   256f0:	add	r0, sp, #56	; 0x38
   256f4:	bl	24174 <ftello64@plt+0x12b04>
   256f8:	subs	r7, r0, #0
   256fc:	beq	25e4c <ftello64@plt+0x147dc>
   25700:	ldr	r3, [r5, #100]	; 0x64
   25704:	str	r7, [r3, r6, lsl #2]
   25708:	ldr	r3, [sp, #132]	; 0x84
   2570c:	cmp	r3, r6
   25710:	ble	25b40 <ftello64@plt+0x144d0>
   25714:	ldr	r3, [r5, #120]	; 0x78
   25718:	cmp	r3, #0
   2571c:	blt	25b40 <ftello64@plt+0x144d0>
   25720:	mov	r3, #0
   25724:	add	r2, r6, #1
   25728:	str	r3, [sp, #24]
   2572c:	ldr	r3, [r5, #100]	; 0x64
   25730:	mov	fp, r6
   25734:	lsl	r2, r2, #2
   25738:	str	r2, [sp, #12]
   2573c:	ldr	r2, [sp, #12]
   25740:	ldr	r6, [r3, r2]
   25744:	mov	r3, #0
   25748:	cmp	r6, r3
   2574c:	str	r3, [sp, #68]	; 0x44
   25750:	beq	25c0c <ftello64@plt+0x1459c>
   25754:	ldr	r4, [r6, #8]
   25758:	cmp	r4, r3
   2575c:	streq	r4, [sp, #56]	; 0x38
   25760:	beq	25c0c <ftello64@plt+0x1459c>
   25764:	ldr	r3, [sp, #64]	; 0x40
   25768:	cmp	r3, r4, lsl #1
   2576c:	blt	25d40 <ftello64@plt+0x146d0>
   25770:	add	r1, r6, #4
   25774:	ldr	r0, [sp, #16]
   25778:	bl	1b688 <ftello64@plt+0xa018>
   2577c:	cmp	r0, #0
   25780:	str	r0, [sp, #56]	; 0x38
   25784:	bne	25c38 <ftello64@plt+0x145c8>
   25788:	cmp	r7, #0
   2578c:	beq	25a78 <ftello64@plt+0x14408>
   25790:	ldr	r3, [r7, #20]
   25794:	mov	r2, #0
   25798:	cmp	r3, r2
   2579c:	str	r2, [sp, #60]	; 0x3c
   257a0:	str	r2, [sp, #76]	; 0x4c
   257a4:	str	r2, [sp, #80]	; 0x50
   257a8:	str	r2, [sp, #84]	; 0x54
   257ac:	ldr	r8, [r5, #84]	; 0x54
   257b0:	ble	25e70 <ftello64@plt+0x14800>
   257b4:	ldr	r3, [r7, #24]
   257b8:	mov	r4, #0
   257bc:	ldr	r6, [r3]
   257c0:	mov	r3, r8
   257c4:	ldr	r0, [r3], #128	; 0x80
   257c8:	lsl	sl, r6, #3
   257cc:	str	r3, [sp, #20]
   257d0:	add	r3, r0, sl
   257d4:	ldrb	r1, [r3, #6]
   257d8:	ldrb	r2, [r3, #4]
   257dc:	tst	r1, #16
   257e0:	bne	25998 <ftello64@plt+0x14328>
   257e4:	ldr	r1, [r5, #4]
   257e8:	sub	r2, r2, #1
   257ec:	ldrb	r1, [r1, fp]
   257f0:	cmp	r2, #6
   257f4:	ldrls	pc, [pc, r2, lsl #2]
   257f8:	b	25964 <ftello64@plt+0x142f4>
   257fc:	ldrdeq	r5, [r2], -r4
   25800:	andeq	r5, r2, r4, ror #18
   25804:	muleq	r2, r4, fp
   25808:	andeq	r5, r2, r4, ror #18
   2580c:	andeq	r5, r2, ip, lsr #17
   25810:	andeq	r5, r2, r4, ror #18
   25814:	andeq	r5, r2, r4, lsr #17
   25818:	ldr	r2, [r5, #100]	; 0x64
   2581c:	ldr	r3, [r3, #8]
   25820:	str	r2, [sp, #44]	; 0x2c
   25824:	ldr	r2, [r5, #40]	; 0x28
   25828:	str	r3, [r5, #100]	; 0x64
   2582c:	str	r2, [sp, #48]	; 0x30
   25830:	str	r4, [r5, #40]	; 0x28
   25834:	ldr	r2, [r5, #88]	; 0x58
   25838:	sub	r1, r4, #1
   2583c:	mov	r0, r5
   25840:	bl	1b7cc <ftello64@plt+0xa15c>
   25844:	mov	r8, r0
   25848:	mov	r3, #1
   2584c:	mov	r0, #4
   25850:	str	r3, [sp, #64]	; 0x40
   25854:	str	r3, [sp, #68]	; 0x44
   25858:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2585c:	cmp	r0, #0
   25860:	str	r0, [sp, #72]	; 0x48
   25864:	beq	25e68 <ftello64@plt+0x147f8>
   25868:	add	r3, sp, #64	; 0x40
   2586c:	str	r3, [sp, #16]
   25870:	mov	r1, r3
   25874:	mov	ip, #0
   25878:	str	r7, [r0]
   2587c:	ldr	r3, [sp, #136]	; 0x88
   25880:	ldr	r2, [sp, #32]
   25884:	ldr	r0, [sp, #28]
   25888:	str	ip, [sp, #56]	; 0x38
   2588c:	bl	1eac4 <ftello64@plt+0xd454>
   25890:	cmp	r0, #0
   25894:	str	r0, [sp, #56]	; 0x38
   25898:	moveq	r6, r4
   2589c:	beq	256b0 <ftello64@plt+0x14040>
   258a0:	b	25c38 <ftello64@plt+0x145c8>
   258a4:	tst	r1, #128	; 0x80
   258a8:	bne	25964 <ftello64@plt+0x142f4>
   258ac:	cmp	r1, #10
   258b0:	beq	25c78 <ftello64@plt+0x14608>
   258b4:	cmp	r1, #0
   258b8:	bne	258cc <ftello64@plt+0x1425c>
   258bc:	ldr	r2, [r5, #84]	; 0x54
   258c0:	ldr	r2, [r2, #128]	; 0x80
   258c4:	tst	r2, #128	; 0x80
   258c8:	bne	25964 <ftello64@plt+0x142f4>
   258cc:	ldr	r9, [r3, #4]
   258d0:	ldr	r3, [pc, #1472]	; 25e98 <ftello64@plt+0x14828>
   258d4:	tst	r9, r3
   258d8:	beq	2592c <ftello64@plt+0x142bc>
   258dc:	ldr	r2, [r5, #88]	; 0x58
   258e0:	mov	r1, fp
   258e4:	mov	r0, r5
   258e8:	bl	1b7cc <ftello64@plt+0xa15c>
   258ec:	ldr	r3, [pc, #1448]	; 25e9c <ftello64@plt+0x1482c>
   258f0:	and	r9, r3, r9, lsr #8
   258f4:	tst	r9, #4
   258f8:	beq	25c64 <ftello64@plt+0x145f4>
   258fc:	tst	r0, #1
   25900:	beq	25964 <ftello64@plt+0x142f4>
   25904:	tst	r9, #8
   25908:	bne	25964 <ftello64@plt+0x142f4>
   2590c:	tst	r9, #32
   25910:	beq	2591c <ftello64@plt+0x142ac>
   25914:	tst	r0, #2
   25918:	beq	25964 <ftello64@plt+0x142f4>
   2591c:	tst	r9, #128	; 0x80
   25920:	beq	2592c <ftello64@plt+0x142bc>
   25924:	tst	r0, #8
   25928:	beq	25964 <ftello64@plt+0x142f4>
   2592c:	lsl	sl, r6, #2
   25930:	ldr	r2, [r8, #12]
   25934:	ldr	r3, [sp, #64]	; 0x40
   25938:	cmp	r3, #0
   2593c:	ldr	r6, [r2, sl]
   25940:	beq	25be4 <ftello64@plt+0x14574>
   25944:	ldr	r2, [sp, #68]	; 0x44
   25948:	cmp	r2, #0
   2594c:	bne	25c8c <ftello64@plt+0x1461c>
   25950:	ldr	r3, [sp, #72]	; 0x48
   25954:	str	r6, [r3]
   25958:	ldr	r3, [sp, #68]	; 0x44
   2595c:	add	r3, r3, #1
   25960:	str	r3, [sp, #68]	; 0x44
   25964:	ldr	r3, [r7, #20]
   25968:	add	r4, r4, #1
   2596c:	cmp	r4, r3
   25970:	bge	25bc0 <ftello64@plt+0x14550>
   25974:	ldr	r3, [r7, #24]
   25978:	ldr	r0, [r8]
   2597c:	ldr	r6, [r3, r4, lsl #2]
   25980:	lsl	sl, r6, #3
   25984:	add	r3, r0, sl
   25988:	ldrb	r1, [r3, #6]
   2598c:	ldrb	r2, [r3, #4]
   25990:	tst	r1, #16
   25994:	beq	257e4 <ftello64@plt+0x14174>
   25998:	str	fp, [sp]
   2599c:	mov	r3, r5
   259a0:	mov	r2, r6
   259a4:	ldr	r1, [sp, #20]
   259a8:	bl	1d2a8 <ftello64@plt+0xbc38>
   259ac:	cmp	r0, #1
   259b0:	ble	25c4c <ftello64@plt+0x145dc>
   259b4:	ldr	r3, [r5, #100]	; 0x64
   259b8:	add	r9, r0, fp
   259bc:	ldr	r2, [r8, #12]
   259c0:	ldr	r3, [r3, r9, lsl #2]
   259c4:	mov	r1, #0
   259c8:	cmp	r3, #0
   259cc:	ldr	r2, [r2, r6, lsl #2]
   259d0:	lsl	sl, r6, #2
   259d4:	str	r1, [sp, #80]	; 0x50
   259d8:	beq	25a18 <ftello64@plt+0x143a8>
   259dc:	ldr	r6, [r3, #8]
   259e0:	cmp	r6, r1
   259e4:	streq	r6, [sp, #60]	; 0x3c
   259e8:	beq	25a18 <ftello64@plt+0x143a8>
   259ec:	ldr	r1, [sp, #76]	; 0x4c
   259f0:	cmp	r1, r6, lsl #1
   259f4:	blt	25cd4 <ftello64@plt+0x14664>
   259f8:	add	r1, r3, #4
   259fc:	add	r0, sp, #76	; 0x4c
   25a00:	str	r2, [sp, #36]	; 0x24
   25a04:	bl	1b688 <ftello64@plt+0xa018>
   25a08:	ldr	r2, [sp, #36]	; 0x24
   25a0c:	cmp	r0, #0
   25a10:	str	r0, [sp, #60]	; 0x3c
   25a14:	bne	25a60 <ftello64@plt+0x143f0>
   25a18:	mov	r1, r2
   25a1c:	add	r0, sp, #76	; 0x4c
   25a20:	bl	1b104 <ftello64@plt+0x9a94>
   25a24:	cmp	r0, #0
   25a28:	beq	25c28 <ftello64@plt+0x145b8>
   25a2c:	add	r2, sp, #76	; 0x4c
   25a30:	mov	r1, r8
   25a34:	add	r0, sp, #60	; 0x3c
   25a38:	ldr	r6, [r5, #100]	; 0x64
   25a3c:	bl	20034 <ftello64@plt+0xe9c4>
   25a40:	ldr	r3, [r5, #100]	; 0x64
   25a44:	str	r0, [r6, r9, lsl #2]
   25a48:	ldr	r3, [r3, r9, lsl #2]
   25a4c:	cmp	r3, #0
   25a50:	bne	25930 <ftello64@plt+0x142c0>
   25a54:	ldr	r3, [sp, #60]	; 0x3c
   25a58:	cmp	r3, #0
   25a5c:	beq	25930 <ftello64@plt+0x142c0>
   25a60:	ldr	r0, [sp, #84]	; 0x54
   25a64:	bl	153e0 <ftello64@plt+0x3d70>
   25a68:	ldr	r3, [sp, #60]	; 0x3c
   25a6c:	cmp	r3, #0
   25a70:	str	r3, [sp, #56]	; 0x38
   25a74:	bne	25c38 <ftello64@plt+0x145c8>
   25a78:	ldr	r3, [sp, #68]	; 0x44
   25a7c:	add	r4, fp, #1
   25a80:	cmp	r3, #0
   25a84:	mov	r6, r4
   25a88:	beq	25ad4 <ftello64@plt+0x14464>
   25a8c:	ldr	r3, [sp, #136]	; 0x88
   25a90:	ldr	r2, [sp, #32]
   25a94:	ldr	r1, [sp, #16]
   25a98:	ldr	r0, [sp, #28]
   25a9c:	bl	1eac4 <ftello64@plt+0xd454>
   25aa0:	cmp	r0, #0
   25aa4:	str	r0, [sp, #56]	; 0x38
   25aa8:	bne	25c38 <ftello64@plt+0x145c8>
   25aac:	ldr	r3, [sp, #136]	; 0x88
   25ab0:	mov	r2, r4
   25ab4:	str	r3, [sp]
   25ab8:	ldr	r1, [sp, #16]
   25abc:	ldr	r3, [sp, #32]
   25ac0:	mov	r0, r5
   25ac4:	bl	20310 <ftello64@plt+0xeca0>
   25ac8:	cmp	r0, #0
   25acc:	str	r0, [sp, #56]	; 0x38
   25ad0:	bne	25c38 <ftello64@plt+0x145c8>
   25ad4:	ldr	r2, [r5, #88]	; 0x58
   25ad8:	mov	r1, fp
   25adc:	mov	r0, r5
   25ae0:	bl	1b7cc <ftello64@plt+0xa15c>
   25ae4:	ldr	r2, [sp, #16]
   25ae8:	ldr	r1, [sp, #28]
   25aec:	mov	r3, r0
   25af0:	add	r0, sp, #56	; 0x38
   25af4:	bl	24174 <ftello64@plt+0x12b04>
   25af8:	subs	r7, r0, #0
   25afc:	beq	25d68 <ftello64@plt+0x146f8>
   25b00:	mov	r2, #0
   25b04:	str	r2, [sp, #24]
   25b08:	ldr	r3, [r5, #100]	; 0x64
   25b0c:	ldr	r2, [sp, #12]
   25b10:	str	r7, [r3, r2]
   25b14:	ldr	r2, [sp, #132]	; 0x84
   25b18:	cmp	r2, r4
   25b1c:	ble	25b40 <ftello64@plt+0x144d0>
   25b20:	ldr	r1, [sp, #12]
   25b24:	ldr	r2, [r5, #120]	; 0x78
   25b28:	add	r1, r1, #4
   25b2c:	str	r1, [sp, #12]
   25b30:	ldr	r1, [sp, #24]
   25b34:	mov	fp, r4
   25b38:	cmp	r1, r2
   25b3c:	ble	2573c <ftello64@plt+0x140cc>
   25b40:	ldr	r0, [sp, #72]	; 0x48
   25b44:	bl	153e0 <ftello64@plt+0x3d70>
   25b48:	ldr	r3, [r5, #100]	; 0x64
   25b4c:	ldr	r2, [sp, #132]	; 0x84
   25b50:	ldr	r3, [r3, r2, lsl #2]
   25b54:	cmp	r3, #0
   25b58:	beq	25e78 <ftello64@plt+0x14808>
   25b5c:	ldr	r2, [sp, #40]	; 0x28
   25b60:	add	r1, r3, #12
   25b64:	str	r6, [r2]
   25b68:	ldr	r2, [sp, #48]	; 0x30
   25b6c:	str	r2, [r5, #40]	; 0x28
   25b70:	ldr	r2, [sp, #44]	; 0x2c
   25b74:	ldr	r0, [r3, #8]
   25b78:	str	r2, [r5, #100]	; 0x64
   25b7c:	ldr	r2, [sp, #128]	; 0x80
   25b80:	bl	1b220 <ftello64@plt+0x9bb0>
   25b84:	clz	r0, r0
   25b88:	lsr	r0, r0, #5
   25b8c:	add	sp, sp, #92	; 0x5c
   25b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b94:	ldr	r2, [r3]
   25b98:	asr	r0, r1, #5
   25b9c:	and	r1, r1, #31
   25ba0:	ldr	r2, [r2, r0, lsl #2]
   25ba4:	lsr	r1, r2, r1
   25ba8:	tst	r1, #1
   25bac:	bne	258cc <ftello64@plt+0x1425c>
   25bb0:	ldr	r3, [r7, #20]
   25bb4:	add	r4, r4, #1
   25bb8:	cmp	r4, r3
   25bbc:	blt	25974 <ftello64@plt+0x14304>
   25bc0:	ldr	r0, [sp, #84]	; 0x54
   25bc4:	bl	153e0 <ftello64@plt+0x3d70>
   25bc8:	mov	r3, #0
   25bcc:	str	r3, [sp, #56]	; 0x38
   25bd0:	b	25a78 <ftello64@plt+0x14408>
   25bd4:	ldrb	r2, [r3]
   25bd8:	cmp	r2, r1
   25bdc:	bne	25964 <ftello64@plt+0x142f4>
   25be0:	b	258cc <ftello64@plt+0x1425c>
   25be4:	mov	r3, #1
   25be8:	mov	r0, #4
   25bec:	str	r3, [sp, #64]	; 0x40
   25bf0:	str	r3, [sp, #68]	; 0x44
   25bf4:	bl	2d2ac <ftello64@plt+0x1bc3c>
   25bf8:	cmp	r0, #0
   25bfc:	str	r0, [sp, #72]	; 0x48
   25c00:	beq	25c20 <ftello64@plt+0x145b0>
   25c04:	str	r6, [r0]
   25c08:	b	25964 <ftello64@plt+0x142f4>
   25c0c:	cmp	r7, #0
   25c10:	bne	25790 <ftello64@plt+0x14120>
   25c14:	add	r4, fp, #1
   25c18:	mov	r6, r4
   25c1c:	b	25ad4 <ftello64@plt+0x14464>
   25c20:	str	r0, [sp, #68]	; 0x44
   25c24:	str	r0, [sp, #64]	; 0x40
   25c28:	ldr	r0, [sp, #84]	; 0x54
   25c2c:	bl	153e0 <ftello64@plt+0x3d70>
   25c30:	mov	r3, #12
   25c34:	str	r3, [sp, #56]	; 0x38
   25c38:	ldr	r0, [sp, #72]	; 0x48
   25c3c:	bl	153e0 <ftello64@plt+0x3d70>
   25c40:	ldr	r0, [sp, #56]	; 0x38
   25c44:	add	sp, sp, #92	; 0x5c
   25c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c4c:	cmp	r0, #0
   25c50:	bne	2592c <ftello64@plt+0x142bc>
   25c54:	ldr	r3, [r8]
   25c58:	add	r3, r3, sl
   25c5c:	ldrb	r2, [r3, #4]
   25c60:	b	257e4 <ftello64@plt+0x14174>
   25c64:	tst	r9, #8
   25c68:	beq	2590c <ftello64@plt+0x1429c>
   25c6c:	tst	r0, #1
   25c70:	beq	2590c <ftello64@plt+0x1429c>
   25c74:	b	25964 <ftello64@plt+0x142f4>
   25c78:	ldr	r2, [r5, #84]	; 0x54
   25c7c:	ldr	r2, [r2, #128]	; 0x80
   25c80:	tst	r2, #64	; 0x40
   25c84:	bne	258cc <ftello64@plt+0x1425c>
   25c88:	b	25964 <ftello64@plt+0x142f4>
   25c8c:	cmp	r3, r2
   25c90:	beq	25db8 <ftello64@plt+0x14748>
   25c94:	ldr	r9, [sp, #72]	; 0x48
   25c98:	ldr	r3, [r9]
   25c9c:	cmp	r6, r3
   25ca0:	bge	25d0c <ftello64@plt+0x1469c>
   25ca4:	cmp	r2, #0
   25ca8:	ble	25cc0 <ftello64@plt+0x14650>
   25cac:	lsl	r2, r2, #2
   25cb0:	mov	r1, r9
   25cb4:	add	r0, r9, #4
   25cb8:	bl	11310 <memmove@plt>
   25cbc:	mov	r2, #0
   25cc0:	str	r6, [r9, r2, lsl #2]
   25cc4:	ldr	r3, [sp, #68]	; 0x44
   25cc8:	add	r3, r3, #1
   25ccc:	str	r3, [sp, #68]	; 0x44
   25cd0:	b	25964 <ftello64@plt+0x142f4>
   25cd4:	add	r6, r6, r1
   25cd8:	ldr	r0, [sp, #84]	; 0x54
   25cdc:	lsl	r1, r6, #3
   25ce0:	str	r3, [sp, #52]	; 0x34
   25ce4:	str	r2, [sp, #36]	; 0x24
   25ce8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   25cec:	lsl	r6, r6, #1
   25cf0:	ldr	r2, [sp, #36]	; 0x24
   25cf4:	ldr	r3, [sp, #52]	; 0x34
   25cf8:	cmp	r0, #0
   25cfc:	beq	25e5c <ftello64@plt+0x147ec>
   25d00:	str	r0, [sp, #84]	; 0x54
   25d04:	str	r6, [sp, #76]	; 0x4c
   25d08:	b	259f8 <ftello64@plt+0x14388>
   25d0c:	sub	r3, r2, #-1073741823	; 0xc0000001
   25d10:	ldr	r1, [r9, r3, lsl #2]
   25d14:	lsl	r3, r3, #2
   25d18:	cmp	r6, r1
   25d1c:	bge	25cc0 <ftello64@plt+0x14650>
   25d20:	add	r3, r3, #4
   25d24:	add	r3, r9, r3
   25d28:	str	r1, [r3], #-4
   25d2c:	ldr	r1, [r3, #-4]
   25d30:	sub	r2, r2, #1
   25d34:	cmp	r6, r1
   25d38:	blt	25d28 <ftello64@plt+0x146b8>
   25d3c:	b	25cc0 <ftello64@plt+0x14650>
   25d40:	add	r4, r4, r3
   25d44:	ldr	r0, [sp, #72]	; 0x48
   25d48:	lsl	r1, r4, #3
   25d4c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   25d50:	lsl	r4, r4, #1
   25d54:	cmp	r0, #0
   25d58:	beq	25c30 <ftello64@plt+0x145c0>
   25d5c:	str	r0, [sp, #72]	; 0x48
   25d60:	str	r4, [sp, #64]	; 0x40
   25d64:	b	25770 <ftello64@plt+0x14100>
   25d68:	ldr	r3, [sp, #56]	; 0x38
   25d6c:	cmp	r3, #0
   25d70:	bne	25c38 <ftello64@plt+0x145c8>
   25d74:	ldr	r2, [sp, #24]
   25d78:	ldr	r3, [r5, #100]	; 0x64
   25d7c:	add	r2, r2, #1
   25d80:	str	r2, [sp, #24]
   25d84:	ldr	r2, [sp, #12]
   25d88:	str	r7, [r3, r2]
   25d8c:	b	25b14 <ftello64@plt+0x144a4>
   25d90:	add	r3, sp, #64	; 0x40
   25d94:	mov	r0, r3
   25d98:	add	r1, r7, #4
   25d9c:	str	r3, [sp, #16]
   25da0:	bl	1b4c4 <ftello64@plt+0x9e54>
   25da4:	cmp	r0, #0
   25da8:	str	r0, [sp, #56]	; 0x38
   25dac:	bne	25c44 <ftello64@plt+0x145d4>
   25db0:	ldrb	r3, [r7, #52]	; 0x34
   25db4:	b	256a8 <ftello64@plt+0x14038>
   25db8:	lsl	r3, r2, #1
   25dbc:	lsl	r1, r2, #3
   25dc0:	ldr	r0, [sp, #72]	; 0x48
   25dc4:	str	r3, [sp, #64]	; 0x40
   25dc8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   25dcc:	subs	r9, r0, #0
   25dd0:	beq	25c28 <ftello64@plt+0x145b8>
   25dd4:	ldr	r2, [sp, #68]	; 0x44
   25dd8:	str	r9, [sp, #72]	; 0x48
   25ddc:	b	25c98 <ftello64@plt+0x14628>
   25de0:	mvn	r3, #-2147483648	; 0x80000000
   25de4:	add	r9, r2, #1
   25de8:	sub	r3, r3, r6
   25dec:	cmp	r9, r3
   25df0:	bgt	25e68 <ftello64@plt+0x147f8>
   25df4:	add	sl, r6, r9
   25df8:	cmn	sl, #-1073741823	; 0xc0000001
   25dfc:	bhi	25e68 <ftello64@plt+0x147f8>
   25e00:	lsl	r1, sl, #2
   25e04:	ldr	r0, [ip, #8]
   25e08:	mov	fp, ip
   25e0c:	bl	2d2d8 <ftello64@plt+0x1bc68>
   25e10:	cmp	r0, #0
   25e14:	beq	25e68 <ftello64@plt+0x147f8>
   25e18:	str	r0, [fp, #8]
   25e1c:	str	sl, [fp, #4]
   25e20:	lsl	r2, r9, #2
   25e24:	mov	r1, r8
   25e28:	add	r0, r0, r6, lsl #2
   25e2c:	bl	11550 <memset@plt>
   25e30:	b	25634 <ftello64@plt+0x13fc4>
   25e34:	add	r3, sp, #64	; 0x40
   25e38:	str	r3, [sp, #16]
   25e3c:	str	r7, [sp, #64]	; 0x40
   25e40:	str	r7, [sp, #68]	; 0x44
   25e44:	str	r7, [sp, #72]	; 0x48
   25e48:	b	25708 <ftello64@plt+0x14098>
   25e4c:	ldr	r3, [sp, #56]	; 0x38
   25e50:	cmp	r3, #0
   25e54:	beq	25700 <ftello64@plt+0x14090>
   25e58:	b	25c38 <ftello64@plt+0x145c8>
   25e5c:	mov	r3, #12
   25e60:	str	r3, [sp, #60]	; 0x3c
   25e64:	b	25a60 <ftello64@plt+0x143f0>
   25e68:	mov	r0, #12
   25e6c:	b	25c44 <ftello64@plt+0x145d4>
   25e70:	mov	r0, #0
   25e74:	b	25bc4 <ftello64@plt+0x14554>
   25e78:	ldr	r3, [sp, #40]	; 0x28
   25e7c:	mov	r0, #1
   25e80:	str	r6, [r3]
   25e84:	ldr	r3, [sp, #44]	; 0x2c
   25e88:	str	r3, [r5, #100]	; 0x64
   25e8c:	ldr	r3, [sp, #48]	; 0x30
   25e90:	str	r3, [r5, #40]	; 0x28
   25e94:	b	25c44 <ftello64@plt+0x145d4>
   25e98:	andeq	pc, r3, r0, lsl #30
   25e9c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   25ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ea4:	sub	sp, sp, #20
   25ea8:	mov	ip, r2
   25eac:	ldr	r5, [sp, #56]	; 0x38
   25eb0:	ldr	r4, [r2, #4]
   25eb4:	mov	lr, #8
   25eb8:	mov	r6, r2
   25ebc:	ldr	r2, [ip], #8
   25ec0:	mov	r7, r3
   25ec4:	str	r3, [sp]
   25ec8:	mov	r9, r1
   25ecc:	mov	r3, r4
   25ed0:	mov	r1, ip
   25ed4:	stmib	sp, {r5, lr}
   25ed8:	mov	r4, r0
   25edc:	bl	255e4 <ftello64@plt+0x13f74>
   25ee0:	subs	r8, r0, #0
   25ee4:	beq	25ef4 <ftello64@plt+0x14884>
   25ee8:	mov	r0, r8
   25eec:	add	sp, sp, #20
   25ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ef4:	ldr	r3, [r4, #108]	; 0x6c
   25ef8:	ldr	r1, [r4, #112]	; 0x70
   25efc:	ldr	sl, [r6, #4]
   25f00:	cmp	r3, r1
   25f04:	ldr	fp, [r9]
   25f08:	movlt	ip, sl
   25f0c:	bge	26008 <ftello64@plt+0x14998>
   25f10:	add	r2, r3, r3, lsl #1
   25f14:	cmp	r3, #0
   25f18:	ldr	r0, [r4, #116]	; 0x74
   25f1c:	lsl	r2, r2, #3
   25f20:	ble	25f3c <ftello64@plt+0x148cc>
   25f24:	sub	r1, r2, #24
   25f28:	add	r1, r0, r1
   25f2c:	ldr	lr, [r1, #4]
   25f30:	cmp	r5, lr
   25f34:	moveq	lr, #1
   25f38:	strbeq	lr, [r1, #20]
   25f3c:	add	r1, r0, r2
   25f40:	cmp	fp, sl
   25f44:	str	r7, [r0, r2]
   25f48:	add	r3, r3, #1
   25f4c:	movne	r0, #0
   25f50:	mvneq	r0, #0
   25f54:	mov	r2, #0
   25f58:	stmib	r1, {r5, fp}
   25f5c:	str	sl, [r1, #12]
   25f60:	str	r0, [r1, #16]
   25f64:	str	r3, [r4, #108]	; 0x6c
   25f68:	strb	r2, [r1, #20]
   25f6c:	ldr	r3, [r4, #120]	; 0x78
   25f70:	sub	sl, sl, fp
   25f74:	cmp	r3, sl
   25f78:	strlt	sl, [r4, #120]	; 0x78
   25f7c:	ldr	r2, [r9]
   25f80:	add	r5, r5, ip
   25f84:	ldr	r3, [r4, #36]	; 0x24
   25f88:	sub	r5, r5, r2
   25f8c:	cmp	r5, r3
   25f90:	ldr	r6, [r4, #104]	; 0x68
   25f94:	blt	25fec <ftello64@plt+0x1497c>
   25f98:	ldr	r2, [r4, #48]	; 0x30
   25f9c:	cmp	r3, r2
   25fa0:	bge	25fec <ftello64@plt+0x1497c>
   25fa4:	add	r1, r5, #1
   25fa8:	mov	r0, r4
   25fac:	bl	1fe20 <ftello64@plt+0xe7b0>
   25fb0:	cmp	r0, #0
   25fb4:	bne	2605c <ftello64@plt+0x149ec>
   25fb8:	cmp	r5, r6
   25fbc:	ble	25ee8 <ftello64@plt+0x14878>
   25fc0:	sub	r2, r5, r6
   25fc4:	ldr	r0, [r4, #100]	; 0x64
   25fc8:	add	r6, r6, #1
   25fcc:	lsl	r2, r2, #2
   25fd0:	add	r0, r0, r6, lsl #2
   25fd4:	mov	r1, #0
   25fd8:	bl	11550 <memset@plt>
   25fdc:	mov	r0, r8
   25fe0:	str	r5, [r4, #104]	; 0x68
   25fe4:	add	sp, sp, #20
   25fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25fec:	ldr	r3, [r4, #28]
   25ff0:	cmp	r5, r3
   25ff4:	blt	25fb8 <ftello64@plt+0x14948>
   25ff8:	ldr	r2, [r4, #48]	; 0x30
   25ffc:	cmp	r3, r2
   26000:	bge	25fb8 <ftello64@plt+0x14948>
   26004:	b	25fa4 <ftello64@plt+0x14934>
   26008:	add	r1, r1, r1, lsl #1
   2600c:	ldr	r0, [r4, #116]	; 0x74
   26010:	lsl	r1, r1, #4
   26014:	bl	2d2d8 <ftello64@plt+0x1bc68>
   26018:	cmp	r0, #0
   2601c:	beq	26064 <ftello64@plt+0x149f4>
   26020:	ldr	r2, [r4, #112]	; 0x70
   26024:	ldr	r3, [r4, #108]	; 0x6c
   26028:	str	r0, [r4, #116]	; 0x74
   2602c:	add	r2, r2, r2, lsl #1
   26030:	add	r3, r3, r3, lsl #1
   26034:	lsl	r2, r2, #3
   26038:	add	r0, r0, r3, lsl #3
   2603c:	mov	r1, r8
   26040:	bl	11550 <memset@plt>
   26044:	ldr	r2, [r4, #112]	; 0x70
   26048:	ldr	ip, [r6, #4]
   2604c:	ldr	r3, [r4, #108]	; 0x6c
   26050:	lsl	r2, r2, #1
   26054:	str	r2, [r4, #112]	; 0x70
   26058:	b	25f10 <ftello64@plt+0x148a0>
   2605c:	mov	r8, r0
   26060:	b	25ee8 <ftello64@plt+0x14878>
   26064:	ldr	r0, [r4, #116]	; 0x74
   26068:	bl	153e0 <ftello64@plt+0x3d70>
   2606c:	mov	r8, #12
   26070:	b	25ee8 <ftello64@plt+0x14878>
   26074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26078:	sub	sp, sp, #92	; 0x5c
   2607c:	ldr	r6, [r1]
   26080:	ldr	r3, [r0, #84]	; 0x54
   26084:	cmp	r6, #0
   26088:	str	r3, [sp, #36]	; 0x24
   2608c:	ldr	fp, [r0, #40]	; 0x28
   26090:	ble	2661c <ftello64@plt+0x14fac>
   26094:	mov	r3, #0
   26098:	str	r3, [sp, #20]
   2609c:	lsl	r3, fp, #2
   260a0:	str	r2, [sp, #40]	; 0x28
   260a4:	mov	sl, r0
   260a8:	str	r1, [sp, #64]	; 0x40
   260ac:	str	r3, [sp, #52]	; 0x34
   260b0:	mov	r9, fp
   260b4:	b	260cc <ftello64@plt+0x14a5c>
   260b8:	ldr	r3, [sp, #20]
   260bc:	add	r3, r3, #1
   260c0:	cmp	r3, r6
   260c4:	str	r3, [sp, #20]
   260c8:	bge	2661c <ftello64@plt+0x14fac>
   260cc:	ldr	r3, [sp, #40]	; 0x28
   260d0:	ldr	r1, [sp, #20]
   260d4:	ldr	r2, [r3]
   260d8:	ldr	r3, [sp, #36]	; 0x24
   260dc:	ldr	fp, [r2, r1, lsl #2]
   260e0:	ldr	r3, [r3]
   260e4:	add	r3, r3, fp, lsl #3
   260e8:	ldrb	r2, [r3, #4]
   260ec:	cmp	r2, #4
   260f0:	bne	260b8 <ftello64@plt+0x14a48>
   260f4:	ldr	r4, [r3, #4]
   260f8:	ldr	r3, [pc, #1928]	; 26888 <ftello64@plt+0x15218>
   260fc:	tst	r4, r3
   26100:	beq	26154 <ftello64@plt+0x14ae4>
   26104:	ldr	r2, [sl, #88]	; 0x58
   26108:	mov	r1, r9
   2610c:	mov	r0, sl
   26110:	bl	1b7cc <ftello64@plt+0xa15c>
   26114:	ldr	r3, [pc, #1904]	; 2688c <ftello64@plt+0x1521c>
   26118:	and	r4, r3, r4, lsr #8
   2611c:	tst	r4, #4
   26120:	beq	263b4 <ftello64@plt+0x14d44>
   26124:	tst	r0, #1
   26128:	beq	260b8 <ftello64@plt+0x14a48>
   2612c:	tst	r4, #8
   26130:	bne	260b8 <ftello64@plt+0x14a48>
   26134:	tst	r4, #32
   26138:	beq	26144 <ftello64@plt+0x14ad4>
   2613c:	tst	r0, #2
   26140:	beq	260b8 <ftello64@plt+0x14a48>
   26144:	tst	r4, #128	; 0x80
   26148:	beq	26154 <ftello64@plt+0x14ae4>
   2614c:	tst	r0, #8
   26150:	beq	260b8 <ftello64@plt+0x14a48>
   26154:	ldr	ip, [sl, #108]	; 0x6c
   26158:	mov	r0, #0
   2615c:	mov	r8, ip
   26160:	mov	r3, ip
   26164:	cmp	r0, r3
   26168:	bge	261c4 <ftello64@plt+0x14b54>
   2616c:	add	r2, r0, r3
   26170:	ldr	lr, [sl, #116]	; 0x74
   26174:	add	r2, r2, r2, lsr #31
   26178:	asr	r2, r2, #1
   2617c:	add	r1, r2, r2, lsl #1
   26180:	add	r1, lr, r1, lsl #3
   26184:	ldr	r1, [r1, #4]
   26188:	cmp	r9, r1
   2618c:	ble	261b4 <ftello64@plt+0x14b44>
   26190:	b	263a0 <ftello64@plt+0x14d30>
   26194:	asr	r3, r3, #1
   26198:	mov	r4, r3
   2619c:	add	r1, r3, r3, lsl #1
   261a0:	add	r1, lr, r1, lsl #3
   261a4:	ldr	r1, [r1, #4]
   261a8:	cmp	r9, r1
   261ac:	bgt	263a8 <ftello64@plt+0x14d38>
   261b0:	mov	r2, r3
   261b4:	add	r3, r0, r2
   261b8:	cmp	r0, r2
   261bc:	add	r3, r3, r3, lsr #31
   261c0:	blt	26194 <ftello64@plt+0x14b24>
   261c4:	cmp	ip, r0
   261c8:	ble	263c8 <ftello64@plt+0x14d58>
   261cc:	add	r2, r0, r0, lsl #1
   261d0:	ldr	r3, [sl, #116]	; 0x74
   261d4:	cmn	r0, #1
   261d8:	add	r3, r3, r2, lsl #3
   261dc:	ldr	r2, [r3, #4]
   261e0:	sub	r2, r2, r9
   261e4:	clz	r2, r2
   261e8:	lsr	r2, r2, #5
   261ec:	moveq	r2, #0
   261f0:	cmp	r2, #0
   261f4:	beq	263c8 <ftello64@plt+0x14d58>
   261f8:	add	r3, r3, #24
   261fc:	b	2620c <ftello64@plt+0x14b9c>
   26200:	ldrb	r2, [r3, #-28]	; 0xffffffe4
   26204:	cmp	r2, #0
   26208:	beq	263c8 <ftello64@plt+0x14d58>
   2620c:	ldr	r2, [r3, #-24]	; 0xffffffe8
   26210:	add	r3, r3, #24
   26214:	cmp	fp, r2
   26218:	bne	26200 <ftello64@plt+0x14b90>
   2621c:	mov	r3, #0
   26220:	str	r3, [sp, #72]	; 0x48
   26224:	cmp	r8, ip
   26228:	lsl	r3, fp, #2
   2622c:	str	r3, [sp, #48]	; 0x30
   26230:	bge	26394 <ftello64@plt+0x14d24>
   26234:	add	r3, fp, fp, lsl #1
   26238:	add	r4, r8, r8, lsl #1
   2623c:	lsl	r3, r3, #2
   26240:	str	r3, [sp, #56]	; 0x38
   26244:	lsl	r4, r4, #3
   26248:	ldr	r6, [sp, #36]	; 0x24
   2624c:	b	26260 <ftello64@plt+0x14bf0>
   26250:	add	r8, r8, #1
   26254:	cmp	r8, ip
   26258:	add	r4, r4, #24
   2625c:	bge	26394 <ftello64@plt+0x14d24>
   26260:	ldr	r3, [sl, #116]	; 0x74
   26264:	add	r2, r3, r4
   26268:	ldr	r3, [r3, r4]
   2626c:	cmp	fp, r3
   26270:	bne	26250 <ftello64@plt+0x14be0>
   26274:	ldr	r3, [r2, #4]
   26278:	cmp	r9, r3
   2627c:	bne	26250 <ftello64@plt+0x14be0>
   26280:	ldr	r3, [r2, #12]
   26284:	ldr	r5, [r2, #8]
   26288:	subs	r2, r3, r5
   2628c:	str	r2, [sp, #28]
   26290:	ldreq	r0, [sp, #56]	; 0x38
   26294:	ldreq	r2, [r6, #20]
   26298:	ldrne	r2, [r6, #12]
   2629c:	addeq	r2, r2, r0
   262a0:	ldrne	r0, [sp, #48]	; 0x30
   262a4:	ldreq	r2, [r2, #8]
   262a8:	ldreq	r1, [r6, #24]
   262ac:	ldrne	r2, [r2, r0]
   262b0:	ldreq	r2, [r2]
   262b4:	ldrne	r1, [r6, #24]
   262b8:	add	r3, r9, r3
   262bc:	add	r2, r2, r2, lsl #1
   262c0:	sub	r5, r3, r5
   262c4:	add	r2, r1, r2, lsl #2
   262c8:	str	r2, [sp, #24]
   262cc:	sub	r1, r5, #1
   262d0:	ldr	r2, [sl, #88]	; 0x58
   262d4:	mov	r0, sl
   262d8:	bl	1b7cc <ftello64@plt+0xa15c>
   262dc:	ldr	r7, [sl, #100]	; 0x64
   262e0:	ldr	r2, [sp, #52]	; 0x34
   262e4:	ldr	r1, [r7, r2]
   262e8:	ldr	r2, [r7, r5, lsl #2]
   262ec:	cmp	r1, #0
   262f0:	moveq	r1, #0
   262f4:	ldrne	r1, [r1, #8]
   262f8:	cmp	r2, #0
   262fc:	str	r1, [sp, #44]	; 0x2c
   26300:	mov	r3, r0
   26304:	beq	26568 <ftello64@plt+0x14ef8>
   26308:	str	r0, [sp, #32]
   2630c:	ldr	r1, [r2, #40]	; 0x28
   26310:	add	r0, sp, #76	; 0x4c
   26314:	ldr	r2, [sp, #24]
   26318:	bl	1b53c <ftello64@plt+0x9ecc>
   2631c:	ldr	r3, [sp, #32]
   26320:	cmp	r0, #0
   26324:	str	r0, [sp, #72]	; 0x48
   26328:	bne	26608 <ftello64@plt+0x14f98>
   2632c:	add	r2, sp, #76	; 0x4c
   26330:	mov	r1, r6
   26334:	add	r0, sp, #72	; 0x48
   26338:	ldr	r7, [sl, #100]	; 0x64
   2633c:	bl	24174 <ftello64@plt+0x12b04>
   26340:	str	r0, [r7, r5, lsl #2]
   26344:	ldr	r0, [sp, #84]	; 0x54
   26348:	bl	153e0 <ftello64@plt+0x3d70>
   2634c:	ldr	r3, [sl, #100]	; 0x64
   26350:	ldr	r2, [r3, r5, lsl #2]
   26354:	cmp	r2, #0
   26358:	beq	2658c <ftello64@plt+0x14f1c>
   2635c:	ldr	r2, [sp, #28]
   26360:	cmp	r2, #0
   26364:	bne	26380 <ftello64@plt+0x14d10>
   26368:	ldr	r2, [sp, #52]	; 0x34
   2636c:	ldr	r3, [r3, r2]
   26370:	ldr	r2, [sp, #44]	; 0x2c
   26374:	ldr	r3, [r3, #8]
   26378:	cmp	r3, r2
   2637c:	bgt	2659c <ftello64@plt+0x14f2c>
   26380:	ldr	ip, [sl, #108]	; 0x6c
   26384:	add	r8, r8, #1
   26388:	cmp	r8, ip
   2638c:	add	r4, r4, #24
   26390:	blt	26260 <ftello64@plt+0x14bf0>
   26394:	ldr	r3, [sp, #64]	; 0x40
   26398:	ldr	r6, [r3]
   2639c:	b	260b8 <ftello64@plt+0x14a48>
   263a0:	mov	r4, r2
   263a4:	mov	r2, r3
   263a8:	add	r0, r4, #1
   263ac:	mov	r3, r2
   263b0:	b	26164 <ftello64@plt+0x14af4>
   263b4:	tst	r4, #8
   263b8:	beq	26134 <ftello64@plt+0x14ac4>
   263bc:	tst	r0, #1
   263c0:	beq	26134 <ftello64@plt+0x14ac4>
   263c4:	b	260b8 <ftello64@plt+0x14a48>
   263c8:	ldr	r3, [sl, #84]	; 0x54
   263cc:	ldr	r1, [sl, #124]	; 0x7c
   263d0:	str	r3, [sp, #60]	; 0x3c
   263d4:	ldr	r3, [r3]
   263d8:	cmp	r1, #0
   263dc:	ldr	r2, [r3, fp, lsl #3]
   263e0:	str	r2, [sp, #56]	; 0x38
   263e4:	ble	2621c <ftello64@plt+0x14bac>
   263e8:	ldr	r2, [sl, #4]
   263ec:	str	r9, [sp, #32]
   263f0:	mov	ip, r2
   263f4:	mov	r2, #0
   263f8:	mov	r0, r2
   263fc:	str	r2, [sp, #44]	; 0x2c
   26400:	str	fp, [sp, #48]	; 0x30
   26404:	str	r8, [sp, #68]	; 0x44
   26408:	ldr	r2, [sl, #132]	; 0x84
   2640c:	ldr	r4, [r2, r0, lsl #2]
   26410:	ldr	r2, [r4, #4]
   26414:	ldr	r3, [r3, r2, lsl #3]
   26418:	ldr	r2, [sp, #56]	; 0x38
   2641c:	cmp	r2, r3
   26420:	beq	26448 <ftello64@plt+0x14dd8>
   26424:	ldr	r3, [sp, #44]	; 0x2c
   26428:	add	r3, r3, #1
   2642c:	cmp	r3, r1
   26430:	str	r3, [sp, #44]	; 0x2c
   26434:	bge	2682c <ftello64@plt+0x151bc>
   26438:	ldr	r3, [sp, #60]	; 0x3c
   2643c:	ldr	r0, [sp, #44]	; 0x2c
   26440:	ldr	r3, [r3]
   26444:	b	26408 <ftello64@plt+0x14d98>
   26448:	ldr	r2, [r4, #16]
   2644c:	ldr	r7, [r4]
   26450:	cmp	r2, #0
   26454:	ble	26870 <ftello64@plt+0x15200>
   26458:	ldr	r3, [sp, #32]
   2645c:	mov	r6, #0
   26460:	str	r7, [sp, #24]
   26464:	mov	fp, ip
   26468:	b	26484 <ftello64@plt+0x14e14>
   2646c:	ldr	r2, [r4, #16]
   26470:	add	r6, r6, #1
   26474:	cmp	r6, r2
   26478:	str	r7, [sp, #24]
   2647c:	mov	r3, r8
   26480:	bge	26628 <ftello64@plt+0x14fb8>
   26484:	ldr	r1, [r4, #20]
   26488:	ldr	r9, [r1, r6, lsl #2]
   2648c:	ldr	r1, [sp, #24]
   26490:	ldr	r7, [r9, #4]
   26494:	sub	r5, r7, r1
   26498:	cmp	r5, #0
   2649c:	addle	r8, r5, r3
   264a0:	ble	264d8 <ftello64@plt+0x14e68>
   264a4:	ldr	r1, [sl, #28]
   264a8:	add	r8, r5, r3
   264ac:	cmp	r8, r1
   264b0:	bgt	26508 <ftello64@plt+0x14e98>
   264b4:	ldr	r1, [sp, #24]
   264b8:	add	r0, fp, r3
   264bc:	mov	r2, r5
   264c0:	add	r1, fp, r1
   264c4:	str	r3, [sp, #28]
   264c8:	bl	11388 <memcmp@plt>
   264cc:	ldr	r3, [sp, #28]
   264d0:	cmp	r0, #0
   264d4:	bne	267a8 <ftello64@plt+0x15138>
   264d8:	ldr	r3, [sp, #32]
   264dc:	mov	r2, r9
   264e0:	str	r3, [sp]
   264e4:	mov	r1, r4
   264e8:	ldr	r3, [sp, #48]	; 0x30
   264ec:	mov	r0, sl
   264f0:	bl	25ea0 <ftello64@plt+0x14830>
   264f4:	ldr	fp, [sl, #4]
   264f8:	cmp	r0, #1
   264fc:	bls	2646c <ftello64@plt+0x14dfc>
   26500:	add	sp, sp, #92	; 0x5c
   26504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26508:	ldr	r0, [sl, #48]	; 0x30
   2650c:	cmp	r8, r0
   26510:	bgt	2687c <ftello64@plt+0x1520c>
   26514:	ldr	r2, [sl, #36]	; 0x24
   26518:	ldr	fp, [sl, #104]	; 0x68
   2651c:	cmp	r8, r2
   26520:	cmpge	r0, r2
   26524:	bgt	265e8 <ftello64@plt+0x14f78>
   26528:	cmp	r1, r0
   2652c:	blt	265e8 <ftello64@plt+0x14f78>
   26530:	cmp	r8, fp
   26534:	ble	26560 <ftello64@plt+0x14ef0>
   26538:	sub	r2, r8, fp
   2653c:	ldr	r0, [sl, #100]	; 0x64
   26540:	add	fp, fp, #1
   26544:	lsl	r2, r2, #2
   26548:	add	r0, r0, fp, lsl #2
   2654c:	mov	r1, #0
   26550:	str	r3, [sp, #28]
   26554:	bl	11550 <memset@plt>
   26558:	ldr	r3, [sp, #28]
   2655c:	str	r8, [sl, #104]	; 0x68
   26560:	ldr	fp, [sl, #4]
   26564:	b	264b4 <ftello64@plt+0x14e44>
   26568:	ldr	r2, [sp, #24]
   2656c:	mov	r1, r6
   26570:	add	r0, sp, #72	; 0x48
   26574:	bl	24174 <ftello64@plt+0x12b04>
   26578:	ldr	r3, [sl, #100]	; 0x64
   2657c:	str	r0, [r7, r5, lsl #2]
   26580:	ldr	r2, [r3, r5, lsl #2]
   26584:	cmp	r2, #0
   26588:	bne	2635c <ftello64@plt+0x14cec>
   2658c:	ldr	r0, [sp, #72]	; 0x48
   26590:	cmp	r0, #0
   26594:	beq	2635c <ftello64@plt+0x14cec>
   26598:	b	26500 <ftello64@plt+0x14e90>
   2659c:	ldr	r3, [sp, #24]
   265a0:	mov	r0, sl
   265a4:	add	r5, r3, #4
   265a8:	add	r7, r3, #8
   265ac:	mov	r2, r7
   265b0:	mov	r1, r5
   265b4:	mov	r3, r9
   265b8:	bl	1c464 <ftello64@plt+0xadf4>
   265bc:	cmp	r0, #0
   265c0:	str	r0, [sp, #72]	; 0x48
   265c4:	bne	26500 <ftello64@plt+0x14e90>
   265c8:	mov	r2, r7
   265cc:	mov	r1, r5
   265d0:	mov	r0, sl
   265d4:	bl	26074 <ftello64@plt+0x14a04>
   265d8:	cmp	r0, #0
   265dc:	str	r0, [sp, #72]	; 0x48
   265e0:	beq	26380 <ftello64@plt+0x14d10>
   265e4:	b	26500 <ftello64@plt+0x14e90>
   265e8:	add	r1, r8, #1
   265ec:	mov	r0, sl
   265f0:	str	r3, [sp, #28]
   265f4:	bl	1fe20 <ftello64@plt+0xe7b0>
   265f8:	ldr	r3, [sp, #28]
   265fc:	cmp	r0, #0
   26600:	beq	26530 <ftello64@plt+0x14ec0>
   26604:	b	26500 <ftello64@plt+0x14e90>
   26608:	ldr	r0, [sp, #84]	; 0x54
   2660c:	bl	153e0 <ftello64@plt+0x3d70>
   26610:	ldr	r0, [sp, #72]	; 0x48
   26614:	add	sp, sp, #92	; 0x5c
   26618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2661c:	mov	r0, #0
   26620:	add	sp, sp, #92	; 0x5c
   26624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26628:	mov	ip, fp
   2662c:	mov	fp, r7
   26630:	ldr	r3, [sp, #32]
   26634:	add	r7, fp, #1
   26638:	cmp	r3, r7
   2663c:	blt	267a0 <ftello64@plt+0x15130>
   26640:	ldr	r9, [sp, #56]	; 0x38
   26644:	lsl	r6, r7, #2
   26648:	mov	fp, ip
   2664c:	ldr	r3, [r4]
   26650:	sub	r3, r7, r3
   26654:	cmp	r3, #0
   26658:	ble	26684 <ftello64@plt+0x15014>
   2665c:	ldr	r3, [sl, #28]
   26660:	cmp	r3, r8
   26664:	ble	26800 <ftello64@plt+0x15190>
   26668:	add	r5, r8, #1
   2666c:	add	r3, fp, r7
   26670:	ldrb	r2, [fp, r8]
   26674:	ldrb	r3, [r3, #-1]
   26678:	cmp	r2, r3
   2667c:	bne	2679c <ftello64@plt+0x1512c>
   26680:	mov	r8, r5
   26684:	ldr	r3, [sl, #100]	; 0x64
   26688:	ldr	r3, [r3, r6]
   2668c:	cmp	r3, #0
   26690:	beq	26788 <ftello64@plt+0x15118>
   26694:	ldr	ip, [r3, #8]
   26698:	cmp	ip, #0
   2669c:	ble	26788 <ftello64@plt+0x15118>
   266a0:	ldr	r2, [r3, #12]
   266a4:	ldr	r3, [sp, #60]	; 0x3c
   266a8:	sub	r2, r2, #4
   266ac:	ldr	r0, [r3]
   266b0:	mov	r3, #0
   266b4:	b	266c0 <ftello64@plt+0x15050>
   266b8:	cmp	ip, r3
   266bc:	beq	26788 <ftello64@plt+0x15118>
   266c0:	ldr	r5, [r2, #4]!
   266c4:	add	r3, r3, #1
   266c8:	add	r1, r0, r5, lsl #3
   266cc:	ldrb	r1, [r1, #4]
   266d0:	cmp	r1, #9
   266d4:	bne	266b8 <ftello64@plt+0x15048>
   266d8:	ldr	r1, [r0, r5, lsl #3]
   266dc:	cmp	r9, r1
   266e0:	bne	266b8 <ftello64@plt+0x15048>
   266e4:	cmn	r5, #1
   266e8:	beq	26788 <ftello64@plt+0x15118>
   266ec:	ldr	r1, [r4, #8]
   266f0:	cmp	r1, #0
   266f4:	beq	267d8 <ftello64@plt+0x15168>
   266f8:	mov	r0, #9
   266fc:	ldr	r3, [r4]
   26700:	ldr	r2, [r4, #4]
   26704:	str	r0, [sp, #8]
   26708:	stm	sp, {r5, r7}
   2670c:	mov	r0, sl
   26710:	bl	255e4 <ftello64@plt+0x13f74>
   26714:	cmp	r0, #1
   26718:	beq	26788 <ftello64@plt+0x15118>
   2671c:	cmp	r0, #0
   26720:	bne	26500 <ftello64@plt+0x14e90>
   26724:	ldr	r3, [r4, #16]
   26728:	ldr	r2, [r4, #12]
   2672c:	cmp	r3, r2
   26730:	beq	26848 <ftello64@plt+0x151d8>
   26734:	mov	r1, #20
   26738:	mov	r0, #1
   2673c:	bl	2d264 <ftello64@plt+0x1bbf4>
   26740:	cmp	r0, #0
   26744:	beq	26840 <ftello64@plt+0x151d0>
   26748:	ldr	r3, [r4, #16]
   2674c:	ldr	r2, [r4, #20]
   26750:	add	r1, r3, #1
   26754:	str	r0, [r2, r3, lsl #2]
   26758:	stm	r0, {r5, r7}
   2675c:	mov	r2, r0
   26760:	ldr	r0, [sp, #32]
   26764:	str	r1, [r4, #16]
   26768:	ldr	r3, [sp, #48]	; 0x30
   2676c:	str	r0, [sp]
   26770:	mov	r1, r4
   26774:	mov	r0, sl
   26778:	bl	25ea0 <ftello64@plt+0x14830>
   2677c:	ldr	fp, [sl, #4]
   26780:	cmp	r0, #1
   26784:	bhi	26500 <ftello64@plt+0x14e90>
   26788:	ldr	r3, [sp, #32]
   2678c:	add	r7, r7, #1
   26790:	cmp	r3, r7
   26794:	add	r6, r6, #4
   26798:	bge	2664c <ftello64@plt+0x14fdc>
   2679c:	mov	ip, fp
   267a0:	ldr	r1, [sl, #124]	; 0x7c
   267a4:	b	26424 <ftello64@plt+0x14db4>
   267a8:	ldr	r7, [sp, #24]
   267ac:	ldr	r2, [r4, #16]
   267b0:	mov	ip, fp
   267b4:	cmp	r6, r2
   267b8:	blt	267a0 <ftello64@plt+0x15130>
   267bc:	cmp	r6, #0
   267c0:	movle	r8, r3
   267c4:	ldrle	r3, [sp, #32]
   267c8:	ble	26638 <ftello64@plt+0x14fc8>
   267cc:	mov	fp, r7
   267d0:	mov	r8, r3
   267d4:	b	26630 <ftello64@plt+0x14fc0>
   267d8:	ldr	r1, [r4]
   267dc:	mov	r0, #12
   267e0:	sub	r1, r7, r1
   267e4:	add	r1, r1, #1
   267e8:	bl	2d264 <ftello64@plt+0x1bbf4>
   267ec:	cmp	r0, #0
   267f0:	str	r0, [r4, #8]
   267f4:	beq	26840 <ftello64@plt+0x151d0>
   267f8:	mov	r1, r0
   267fc:	b	266f8 <ftello64@plt+0x15088>
   26800:	ldr	r3, [sl, #48]	; 0x30
   26804:	cmp	r3, r8
   26808:	ble	2679c <ftello64@plt+0x1512c>
   2680c:	add	r5, r8, #1
   26810:	mov	r1, r5
   26814:	mov	r0, sl
   26818:	bl	1fe20 <ftello64@plt+0xe7b0>
   2681c:	cmp	r0, #0
   26820:	bne	26500 <ftello64@plt+0x14e90>
   26824:	ldr	fp, [sl, #4]
   26828:	b	2666c <ftello64@plt+0x14ffc>
   2682c:	ldr	r9, [sp, #32]
   26830:	ldr	fp, [sp, #48]	; 0x30
   26834:	ldr	r8, [sp, #68]	; 0x44
   26838:	ldr	ip, [sl, #108]	; 0x6c
   2683c:	b	2621c <ftello64@plt+0x14bac>
   26840:	mov	r0, #12
   26844:	b	26500 <ftello64@plt+0x14e90>
   26848:	lsl	r3, r3, #1
   2684c:	add	fp, r3, #1
   26850:	ldr	r0, [r4, #20]
   26854:	lsl	r1, fp, #2
   26858:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2685c:	cmp	r0, #0
   26860:	beq	26840 <ftello64@plt+0x151d0>
   26864:	str	r0, [r4, #20]
   26868:	str	fp, [r4, #12]
   2686c:	b	26734 <ftello64@plt+0x150c4>
   26870:	ldr	r8, [sp, #32]
   26874:	mov	r3, r8
   26878:	b	26638 <ftello64@plt+0x14fc8>
   2687c:	ldr	r7, [sp, #24]
   26880:	mov	ip, fp
   26884:	b	267b4 <ftello64@plt+0x15144>
   26888:	andeq	pc, r3, r0, lsl #30
   2688c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   26890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26894:	mov	r4, r1
   26898:	ldr	r3, [r1, #104]	; 0x68
   2689c:	ldr	r5, [r1, #40]	; 0x28
   268a0:	sub	sp, sp, #20
   268a4:	cmp	r5, r3
   268a8:	mov	r8, r0
   268ac:	ldr	r7, [r1, #84]	; 0x54
   268b0:	ldr	r3, [r1, #100]	; 0x64
   268b4:	ble	268e0 <ftello64@plt+0x15270>
   268b8:	mov	r6, r2
   268bc:	lsl	r9, r5, #2
   268c0:	str	r2, [r3, r5, lsl #2]
   268c4:	str	r5, [r1, #104]	; 0x68
   268c8:	ldr	r3, [r7, #76]	; 0x4c
   268cc:	cmp	r3, #0
   268d0:	bne	269ac <ftello64@plt+0x1533c>
   268d4:	mov	r0, r6
   268d8:	add	sp, sp, #20
   268dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268e0:	ldr	r1, [r3, r5, lsl #2]
   268e4:	lsl	r9, r5, #2
   268e8:	cmp	r1, #0
   268ec:	add	sl, r3, r9
   268f0:	streq	r2, [r3, r5, lsl #2]
   268f4:	moveq	r6, r2
   268f8:	beq	268c8 <ftello64@plt+0x15258>
   268fc:	cmp	r2, #0
   26900:	ldr	r3, [r1, #40]	; 0x28
   26904:	beq	26970 <ftello64@plt+0x15300>
   26908:	ldr	sl, [r2, #40]	; 0x28
   2690c:	add	r0, sp, #4
   26910:	mov	r2, r3
   26914:	mov	r1, sl
   26918:	bl	1b53c <ftello64@plt+0x9ecc>
   2691c:	cmp	r0, #0
   26920:	str	r0, [r8]
   26924:	bne	26a0c <ftello64@plt+0x1539c>
   26928:	ldr	r1, [r4, #40]	; 0x28
   2692c:	ldr	r2, [r4, #88]	; 0x58
   26930:	sub	r1, r1, #1
   26934:	mov	r0, r4
   26938:	bl	1b7cc <ftello64@plt+0xa15c>
   2693c:	add	r2, sp, #4
   26940:	mov	r1, r7
   26944:	ldr	fp, [r4, #100]	; 0x64
   26948:	mov	r3, r0
   2694c:	mov	r0, r8
   26950:	bl	24174 <ftello64@plt+0x12b04>
   26954:	cmp	sl, #0
   26958:	mov	r6, r0
   2695c:	str	r0, [fp, r5, lsl #2]
   26960:	beq	268c8 <ftello64@plt+0x15258>
   26964:	ldr	r0, [sp, #12]
   26968:	bl	153e0 <ftello64@plt+0x3d70>
   2696c:	b	268c8 <ftello64@plt+0x15258>
   26970:	ldm	r3, {r0, r1, r2}
   26974:	add	r6, sp, #4
   26978:	stm	r6, {r0, r1, r2}
   2697c:	sub	r1, r5, #1
   26980:	ldr	r2, [r4, #88]	; 0x58
   26984:	mov	r0, r4
   26988:	bl	1b7cc <ftello64@plt+0xa15c>
   2698c:	mov	r2, r6
   26990:	mov	r1, r7
   26994:	mov	r3, r0
   26998:	mov	r0, r8
   2699c:	bl	24174 <ftello64@plt+0x12b04>
   269a0:	mov	r6, r0
   269a4:	str	r0, [sl]
   269a8:	b	268c8 <ftello64@plt+0x15258>
   269ac:	cmp	r6, #0
   269b0:	beq	26a0c <ftello64@plt+0x1539c>
   269b4:	add	r7, r6, #8
   269b8:	add	sl, r6, #12
   269bc:	mov	r3, r5
   269c0:	mov	r1, r7
   269c4:	mov	r2, sl
   269c8:	mov	r0, r4
   269cc:	bl	1c464 <ftello64@plt+0xadf4>
   269d0:	cmp	r0, #0
   269d4:	str	r0, [r8]
   269d8:	bne	26a0c <ftello64@plt+0x1539c>
   269dc:	ldrb	r3, [r6, #52]	; 0x34
   269e0:	tst	r3, #64	; 0x40
   269e4:	beq	268d4 <ftello64@plt+0x15264>
   269e8:	mov	r2, sl
   269ec:	mov	r1, r7
   269f0:	mov	r0, r4
   269f4:	bl	26074 <ftello64@plt+0x14a04>
   269f8:	cmp	r0, #0
   269fc:	str	r0, [r8]
   26a00:	ldreq	r3, [r4, #100]	; 0x64
   26a04:	ldreq	r6, [r3, r9]
   26a08:	beq	268d4 <ftello64@plt+0x15264>
   26a0c:	mov	r6, #0
   26a10:	b	268d4 <ftello64@plt+0x15264>
   26a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26a18:	mov	r7, r0
   26a1c:	sub	sp, sp, #420	; 0x1a4
   26a20:	mov	r5, r3
   26a24:	ldr	r3, [r7]
   26a28:	str	r0, [sp, #44]	; 0x2c
   26a2c:	str	r1, [sp, #60]	; 0x3c
   26a30:	str	r2, [sp, #72]	; 0x48
   26a34:	mov	r1, #0
   26a38:	add	r0, sp, #140	; 0x8c
   26a3c:	mov	r2, #136	; 0x88
   26a40:	mov	r8, r3
   26a44:	str	r3, [sp, #28]
   26a48:	ldr	r4, [sp, #456]	; 0x1c8
   26a4c:	ldr	r6, [sp, #464]	; 0x1d0
   26a50:	bl	11550 <memset@plt>
   26a54:	ldr	r1, [r7, #16]
   26a58:	str	r8, [sp, #224]	; 0xe0
   26a5c:	cmp	r1, #0
   26a60:	streq	r1, [sp, #64]	; 0x40
   26a64:	beq	26a90 <ftello64@plt+0x15420>
   26a68:	ldrb	r2, [r7, #28]
   26a6c:	subs	r3, r5, r4
   26a70:	movne	r3, #1
   26a74:	ands	r3, r3, r2, lsr #3
   26a78:	streq	r3, [sp, #64]	; 0x40
   26a7c:	beq	26a90 <ftello64@plt+0x15420>
   26a80:	tst	r2, #1
   26a84:	moveq	r3, r1
   26a88:	movne	r3, #0
   26a8c:	str	r3, [sp, #64]	; 0x40
   26a90:	ldr	r3, [sp, #44]	; 0x2c
   26a94:	ldr	r3, [r3, #24]
   26a98:	cmp	r3, r6
   26a9c:	subcc	r2, r6, #1
   26aa0:	subcc	r3, r2, r3
   26aa4:	ldr	r2, [sp, #44]	; 0x2c
   26aa8:	movcs	r3, #0
   26aac:	str	r3, [sp, #96]	; 0x60
   26ab0:	ldr	r2, [r2, #8]
   26ab4:	cmp	r2, #0
   26ab8:	beq	271a8 <ftello64@plt+0x15b38>
   26abc:	ldr	r2, [sp, #28]
   26ac0:	ldr	r2, [r2, #36]	; 0x24
   26ac4:	cmp	r2, #0
   26ac8:	beq	271a8 <ftello64@plt+0x15b38>
   26acc:	ldr	r1, [sp, #28]
   26ad0:	ldr	r1, [r1, #40]	; 0x28
   26ad4:	cmp	r1, #0
   26ad8:	beq	271a8 <ftello64@plt+0x15b38>
   26adc:	ldr	r0, [sp, #28]
   26ae0:	ldr	ip, [r0, #44]	; 0x2c
   26ae4:	cmp	ip, #0
   26ae8:	beq	271a8 <ftello64@plt+0x15b38>
   26aec:	ldr	r0, [r0, #48]	; 0x30
   26af0:	cmp	r0, #0
   26af4:	beq	271a8 <ftello64@plt+0x15b38>
   26af8:	ldr	r2, [r2, #8]
   26afc:	cmp	r2, #0
   26b00:	bne	26b44 <ftello64@plt+0x154d4>
   26b04:	ldr	r2, [r1, #8]
   26b08:	cmp	r2, #0
   26b0c:	bne	26b44 <ftello64@plt+0x154d4>
   26b10:	ldr	r2, [ip, #8]
   26b14:	cmp	r2, #0
   26b18:	beq	26b2c <ftello64@plt+0x154bc>
   26b1c:	ldr	r2, [sp, #44]	; 0x2c
   26b20:	ldrsb	r2, [r2, #28]
   26b24:	cmp	r2, #0
   26b28:	blt	26b44 <ftello64@plt+0x154d4>
   26b2c:	cmp	r5, #0
   26b30:	cmpne	r4, #0
   26b34:	movne	r4, #1
   26b38:	moveq	r4, #0
   26b3c:	bne	271a8 <ftello64@plt+0x15b38>
   26b40:	mov	r5, r4
   26b44:	subs	r3, r6, r3
   26b48:	str	r3, [sp, #56]	; 0x38
   26b4c:	movne	r3, #1
   26b50:	strne	r3, [sp, #36]	; 0x24
   26b54:	beq	26e50 <ftello64@plt+0x157e0>
   26b58:	ldr	r2, [sp, #28]
   26b5c:	ldr	lr, [sp, #44]	; 0x2c
   26b60:	ldr	ip, [sp, #72]	; 0x48
   26b64:	ldr	r3, [r2, #8]
   26b68:	ldr	r0, [r2, #92]	; 0x5c
   26b6c:	add	r3, r3, #1
   26b70:	cmp	r3, r0
   26b74:	ldr	r1, [lr, #12]
   26b78:	ldrb	r2, [r2, #88]	; 0x58
   26b7c:	movlt	r3, r0
   26b80:	add	r6, ip, #1
   26b84:	ldr	lr, [lr, #20]
   26b88:	cmp	r3, r6
   26b8c:	movlt	r6, r3
   26b90:	lsr	r1, r1, #22
   26b94:	adds	r8, lr, #0
   26b98:	and	r1, r1, #1
   26b9c:	movne	r8, #1
   26ba0:	lsr	r3, r2, #2
   26ba4:	ldr	r7, [sp, #60]	; 0x3c
   26ba8:	lsr	r2, r2, #3
   26bac:	and	r3, r3, #1
   26bb0:	and	r2, r2, #1
   26bb4:	str	ip, [sp, #188]	; 0xbc
   26bb8:	str	ip, [sp, #184]	; 0xb8
   26bbc:	str	ip, [sp, #196]	; 0xc4
   26bc0:	str	ip, [sp, #192]	; 0xc0
   26bc4:	cmp	r0, #1
   26bc8:	orr	ip, r1, r8
   26bcc:	str	lr, [sp, #80]	; 0x50
   26bd0:	str	r7, [sp, #140]	; 0x8c
   26bd4:	str	r0, [sp, #220]	; 0xdc
   26bd8:	str	lr, [sp, #204]	; 0xcc
   26bdc:	strb	r1, [sp, #212]	; 0xd4
   26be0:	strb	ip, [sp, #215]	; 0xd7
   26be4:	strb	r3, [sp, #213]	; 0xd5
   26be8:	strb	r2, [sp, #214]	; 0xd6
   26bec:	ble	26c3c <ftello64@plt+0x155cc>
   26bf0:	cmn	r6, #-1073741823	; 0xc0000001
   26bf4:	bhi	27f58 <ftello64@plt+0x168e8>
   26bf8:	lsl	r7, r6, #2
   26bfc:	mov	r1, r7
   26c00:	mov	r0, #0
   26c04:	bl	2d2d8 <ftello64@plt+0x1bc68>
   26c08:	subs	r3, r0, #0
   26c0c:	beq	271e0 <ftello64@plt+0x15b70>
   26c10:	ldr	r0, [sp, #152]	; 0x98
   26c14:	str	r3, [sp, #148]	; 0x94
   26c18:	cmp	r0, #0
   26c1c:	ldrbeq	ip, [sp, #215]	; 0xd7
   26c20:	beq	26c3c <ftello64@plt+0x155cc>
   26c24:	mov	r1, r7
   26c28:	bl	2d2d8 <ftello64@plt+0x1bc68>
   26c2c:	cmp	r0, #0
   26c30:	beq	271e0 <ftello64@plt+0x15b70>
   26c34:	ldrb	ip, [sp, #215]	; 0xd7
   26c38:	str	r0, [sp, #152]	; 0x98
   26c3c:	cmp	ip, #0
   26c40:	bne	27d48 <ftello64@plt+0x166d8>
   26c44:	ldr	r2, [sp, #28]
   26c48:	str	r6, [sp, #176]	; 0xb0
   26c4c:	add	r2, r2, #96	; 0x60
   26c50:	ldrb	r3, [r2, #-8]
   26c54:	str	r2, [sp, #208]	; 0xd0
   26c58:	lsr	r3, r3, #4
   26c5c:	and	r3, r3, #1
   26c60:	strb	r3, [sp, #218]	; 0xda
   26c64:	ldr	r3, [sp, #28]
   26c68:	ldr	r2, [sp, #60]	; 0x3c
   26c6c:	ldr	r3, [r3, #92]	; 0x5c
   26c70:	str	r2, [sp, #144]	; 0x90
   26c74:	cmp	r3, #1
   26c78:	ble	27ba4 <ftello64@plt+0x16534>
   26c7c:	mov	r1, #0
   26c80:	ldr	r3, [sp, #44]	; 0x2c
   26c84:	mvn	r2, #0
   26c88:	str	r1, [sp, #168]	; 0xa8
   26c8c:	ldrb	r3, [r3, #28]
   26c90:	str	r1, [sp, #172]	; 0xac
   26c94:	lsr	r3, r3, #7
   26c98:	strb	r3, [sp, #217]	; 0xd9
   26c9c:	ldr	r3, [sp, #28]
   26ca0:	ldr	r7, [r3, #76]	; 0x4c
   26ca4:	ldr	r3, [sp, #460]	; 0x1cc
   26ca8:	str	r2, [sp, #232]	; 0xe8
   26cac:	str	r3, [sp, #196]	; 0xc4
   26cb0:	str	r3, [sp, #192]	; 0xc0
   26cb4:	lsl	r6, r7, #1
   26cb8:	ldr	r3, [sp, #472]	; 0x1d8
   26cbc:	cmp	r6, #0
   26cc0:	str	r3, [sp, #228]	; 0xe4
   26cc4:	ble	26d00 <ftello64@plt+0x15690>
   26cc8:	ldr	r3, [pc, #4032]	; 27c90 <ftello64@plt+0x16620>
   26ccc:	cmp	r6, r3
   26cd0:	bgt	271e0 <ftello64@plt+0x15b70>
   26cd4:	add	r0, r6, r7, lsl #2
   26cd8:	lsl	r0, r0, #3
   26cdc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   26ce0:	str	r0, [sp, #256]	; 0x100
   26ce4:	lsl	r0, r7, #3
   26ce8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   26cec:	ldr	r3, [sp, #256]	; 0x100
   26cf0:	cmp	r0, #0
   26cf4:	cmpne	r3, #0
   26cf8:	str	r0, [sp, #272]	; 0x110
   26cfc:	beq	271e0 <ftello64@plt+0x15b70>
   26d00:	ldr	r3, [sp, #56]	; 0x38
   26d04:	str	r6, [sp, #252]	; 0xfc
   26d08:	cmp	r3, #1
   26d0c:	mov	r3, #1
   26d10:	str	r6, [sp, #268]	; 0x10c
   26d14:	str	r3, [sp, #260]	; 0x104
   26d18:	bls	27d90 <ftello64@plt+0x16720>
   26d1c:	ldr	r3, [sp, #176]	; 0xb0
   26d20:	cmn	r3, #-1073741822	; 0xc0000002
   26d24:	bhi	271e0 <ftello64@plt+0x15b70>
   26d28:	add	r3, r3, #1
   26d2c:	lsl	r0, r3, #2
   26d30:	bl	2d2ac <ftello64@plt+0x1bc3c>
   26d34:	cmp	r0, #0
   26d38:	str	r0, [sp, #240]	; 0xf0
   26d3c:	beq	277a8 <ftello64@plt+0x16138>
   26d40:	ldr	r3, [sp, #472]	; 0x1d8
   26d44:	str	r5, [sp, #112]	; 0x70
   26d48:	tst	r3, #1
   26d4c:	moveq	r3, #6
   26d50:	movne	r3, #4
   26d54:	cmp	r5, r4
   26d58:	movle	r2, #1
   26d5c:	mvngt	r2, #0
   26d60:	str	r2, [sp, #92]	; 0x5c
   26d64:	str	r3, [sp, #200]	; 0xc8
   26d68:	movlt	r2, r5
   26d6c:	movge	r2, r4
   26d70:	ldr	r3, [sp, #28]
   26d74:	str	r2, [sp, #68]	; 0x44
   26d78:	movge	r2, r5
   26d7c:	movlt	r2, r4
   26d80:	str	r2, [sp, #52]	; 0x34
   26d84:	ldr	r2, [sp, #64]	; 0x40
   26d88:	ldr	r3, [r3, #92]	; 0x5c
   26d8c:	cmp	r2, #0
   26d90:	str	r3, [sp, #84]	; 0x54
   26d94:	beq	27ed8 <ftello64@plt+0x16868>
   26d98:	cmp	r3, #1
   26d9c:	moveq	r3, #4
   26da0:	beq	26dc8 <ftello64@plt+0x15758>
   26da4:	ldr	r3, [sp, #44]	; 0x2c
   26da8:	ldr	r2, [sp, #80]	; 0x50
   26dac:	ldr	r3, [r3, #12]
   26db0:	lsr	r3, r3, #22
   26db4:	eor	r3, r3, #1
   26db8:	cmp	r2, #0
   26dbc:	movne	r3, #0
   26dc0:	andeq	r3, r3, #1
   26dc4:	lsl	r3, r3, #2
   26dc8:	cmp	r5, r4
   26dcc:	orr	r3, r8, r3
   26dd0:	movle	r2, #2
   26dd4:	movgt	r2, #0
   26dd8:	orr	r3, r3, r2
   26ddc:	ldr	r2, [sp, #68]	; 0x44
   26de0:	ldr	r1, [sp, #52]	; 0x34
   26de4:	cmp	r5, r2
   26de8:	movge	r2, #0
   26dec:	movlt	r2, #1
   26df0:	cmp	r5, r1
   26df4:	orrgt	r2, r2, #1
   26df8:	cmp	r2, #0
   26dfc:	str	r2, [sp, #108]	; 0x6c
   26e00:	bne	27198 <ftello64@plt+0x15b28>
   26e04:	sub	r3, r3, #4
   26e08:	cmp	r5, r4
   26e0c:	str	r3, [sp, #88]	; 0x58
   26e10:	add	r3, sp, #416	; 0x1a0
   26e14:	suble	r3, r3, #304	; 0x130
   26e18:	movgt	r3, #0
   26e1c:	str	r3, [sp, #100]	; 0x64
   26e20:	movle	r3, #1
   26e24:	movgt	r3, #0
   26e28:	str	r3, [sp, #104]	; 0x68
   26e2c:	ldr	r3, [sp, #88]	; 0x58
   26e30:	cmp	r3, #4
   26e34:	ldrls	pc, [pc, r3, lsl #2]
   26e38:	b	27bd4 <ftello64@plt+0x16564>
   26e3c:	andeq	r7, r2, ip, lsl fp
   26e40:	andeq	r7, r2, ip, lsl fp
   26e44:	andeq	r6, r2, r8, ror #28
   26e48:			; <UNDEFINED> instruction: 0x00027ab0
   26e4c:	andeq	r6, r2, ip, lsl #30
   26e50:	ldr	r3, [sp, #28]
   26e54:	ldr	r3, [r3, #76]	; 0x4c
   26e58:	adds	r3, r3, #0
   26e5c:	movne	r3, #1
   26e60:	str	r3, [sp, #36]	; 0x24
   26e64:	b	26b58 <ftello64@plt+0x154e8>
   26e68:	ldr	r3, [sp, #52]	; 0x34
   26e6c:	cmp	r3, r5
   26e70:	ble	26ec8 <ftello64@plt+0x15858>
   26e74:	ldr	r3, [sp, #60]	; 0x3c
   26e78:	ldr	r1, [sp, #64]	; 0x40
   26e7c:	ldrb	r2, [r3, r5]
   26e80:	add	r3, r3, r5
   26e84:	ldrb	r2, [r1, r2]
   26e88:	cmp	r2, #0
   26e8c:	bne	26f0c <ftello64@plt+0x1589c>
   26e90:	mov	ip, r1
   26e94:	add	r2, r5, #1
   26e98:	ldr	r0, [sp, #52]	; 0x34
   26e9c:	b	26eb4 <ftello64@plt+0x15844>
   26ea0:	ldrb	r1, [r3, #1]!
   26ea4:	add	r2, r2, #1
   26ea8:	ldrb	r1, [ip, r1]
   26eac:	cmp	r1, #0
   26eb0:	bne	27da4 <ftello64@plt+0x16734>
   26eb4:	cmp	r0, r2
   26eb8:	mov	r5, r2
   26ebc:	bne	26ea0 <ftello64@plt+0x15830>
   26ec0:	ldr	r3, [sp, #52]	; 0x34
   26ec4:	str	r3, [sp, #112]	; 0x70
   26ec8:	cmp	r3, r5
   26ecc:	bne	26f0c <ftello64@plt+0x1589c>
   26ed0:	ldr	r2, [sp, #72]	; 0x48
   26ed4:	ldr	r1, [sp, #80]	; 0x50
   26ed8:	cmp	r2, r3
   26edc:	movle	r3, #0
   26ee0:	ldrgt	r2, [sp, #60]	; 0x3c
   26ee4:	ldrbgt	r3, [r2, r3]
   26ee8:	cmp	r1, #0
   26eec:	mov	r2, r3
   26ef0:	movne	r2, r1
   26ef4:	ldrbne	r2, [r2, r3]
   26ef8:	ldr	r3, [sp, #64]	; 0x40
   26efc:	ldrb	r3, [r3, r2]
   26f00:	cmp	r3, #0
   26f04:	beq	27198 <ftello64@plt+0x15b28>
   26f08:	ldr	r5, [sp, #52]	; 0x34
   26f0c:	ldr	r2, [sp, #472]	; 0x1d8
   26f10:	mov	r1, r5
   26f14:	add	r0, sp, #140	; 0x8c
   26f18:	bl	1b8b8 <ftello64@plt+0xa248>
   26f1c:	subs	r3, r0, #0
   26f20:	str	r3, [sp, #48]	; 0x30
   26f24:	bne	27e34 <ftello64@plt+0x167c4>
   26f28:	ldr	r3, [sp, #84]	; 0x54
   26f2c:	cmp	r3, #1
   26f30:	beq	26f50 <ftello64@plt+0x158e0>
   26f34:	ldr	r3, [sp, #168]	; 0xa8
   26f38:	cmp	r3, #0
   26f3c:	beq	26f50 <ftello64@plt+0x158e0>
   26f40:	ldr	r3, [sp, #148]	; 0x94
   26f44:	ldr	r3, [r3]
   26f48:	cmn	r3, #1
   26f4c:	beq	27168 <ftello64@plt+0x15af8>
   26f50:	ldr	r4, [sp, #224]	; 0xe0
   26f54:	mov	r3, #0
   26f58:	str	r3, [sp, #260]	; 0x104
   26f5c:	ldr	fp, [r4, #36]	; 0x24
   26f60:	str	r3, [sp, #248]	; 0xf8
   26f64:	str	r3, [sp, #244]	; 0xf4
   26f68:	str	r3, [sp, #116]	; 0x74
   26f6c:	ldrsb	r3, [fp, #52]	; 0x34
   26f70:	ldr	r2, [sp, #180]	; 0xb4
   26f74:	cmp	r3, #0
   26f78:	str	r2, [sp, #12]
   26f7c:	blt	27c64 <ftello64@plt+0x165f4>
   26f80:	ldr	r3, [sp, #240]	; 0xf0
   26f84:	cmp	r3, #0
   26f88:	beq	27dd8 <ftello64@plt+0x16768>
   26f8c:	ldr	r2, [r4, #76]	; 0x4c
   26f90:	ldr	r1, [sp, #12]
   26f94:	cmp	r2, #0
   26f98:	str	fp, [r3, r1, lsl #2]
   26f9c:	bne	27e78 <ftello64@plt+0x16808>
   26fa0:	ldrb	r3, [fp, #52]	; 0x34
   26fa4:	ldr	r2, [sp, #104]	; 0x68
   26fa8:	str	r2, [sp, #16]
   26fac:	tst	r3, #16
   26fb0:	bne	27e44 <ftello64@plt+0x167d4>
   26fb4:	mvn	r3, #0
   26fb8:	str	r3, [sp, #20]
   26fbc:	mov	r3, #0
   26fc0:	str	r3, [sp, #40]	; 0x28
   26fc4:	ldr	r3, [sp, #100]	; 0x64
   26fc8:	ldr	r5, [sp, #180]	; 0xb4
   26fcc:	str	r3, [sp, #32]
   26fd0:	b	26fdc <ftello64@plt+0x1596c>
   26fd4:	ldr	r5, [sp, #180]	; 0xb4
   26fd8:	mov	fp, r4
   26fdc:	ldr	r3, [sp, #196]	; 0xc4
   26fe0:	cmp	r3, r5
   26fe4:	ble	272a0 <ftello64@plt+0x15c30>
   26fe8:	ldr	r3, [sp, #176]	; 0xb0
   26fec:	add	r9, r5, #1
   26ff0:	cmp	r9, r3
   26ff4:	bge	276b8 <ftello64@plt+0x16048>
   26ff8:	ldr	r3, [sp, #168]	; 0xa8
   26ffc:	cmp	r9, r3
   27000:	bge	27714 <ftello64@plt+0x160a4>
   27004:	ldrb	r3, [fp, #52]	; 0x34
   27008:	tst	r3, #32
   2700c:	bne	2748c <ftello64@plt+0x15e1c>
   27010:	ldr	r3, [sp, #144]	; 0x90
   27014:	add	r2, r5, #1
   27018:	str	r2, [sp, #180]	; 0xb4
   2701c:	ldrb	r4, [r3, r5]
   27020:	ldr	r3, [fp, #44]	; 0x2c
   27024:	cmp	r3, #0
   27028:	beq	276e4 <ftello64@plt+0x16074>
   2702c:	ldr	r4, [r3, r4, lsl #2]
   27030:	ldr	r3, [sp, #240]	; 0xf0
   27034:	cmp	r3, #0
   27038:	beq	27050 <ftello64@plt+0x159e0>
   2703c:	mov	r2, r4
   27040:	add	r1, sp, #140	; 0x8c
   27044:	add	r0, sp, #116	; 0x74
   27048:	bl	26890 <ftello64@plt+0x15220>
   2704c:	mov	r4, r0
   27050:	cmp	r4, #0
   27054:	beq	27234 <ftello64@plt+0x15bc4>
   27058:	ldr	r2, [sp, #16]
   2705c:	ldrb	r3, [r4, #52]	; 0x34
   27060:	cmp	fp, r4
   27064:	movne	r2, #0
   27068:	andeq	r2, r2, #1
   2706c:	ldr	r1, [sp, #12]
   27070:	cmp	r2, #0
   27074:	movne	r1, r9
   27078:	tst	r3, #16
   2707c:	str	r2, [sp, #16]
   27080:	str	r1, [sp, #12]
   27084:	beq	26fd4 <ftello64@plt+0x15964>
   27088:	tst	r3, #128	; 0x80
   2708c:	bne	27438 <ftello64@plt+0x15dc8>
   27090:	ldr	r3, [sp, #180]	; 0xb4
   27094:	str	r3, [sp, #20]
   27098:	ldr	r3, [sp, #36]	; 0x24
   2709c:	cmp	r3, #0
   270a0:	beq	272c0 <ftello64@plt+0x15c50>
   270a4:	mov	r3, #1
   270a8:	str	r3, [sp, #40]	; 0x28
   270ac:	mov	r3, #0
   270b0:	ldr	r5, [sp, #20]
   270b4:	str	r3, [sp, #32]
   270b8:	b	26fd8 <ftello64@plt+0x15968>
   270bc:	ldr	r0, [sp, #12]
   270c0:	bl	153e0 <ftello64@plt+0x3d70>
   270c4:	mov	r0, #0
   270c8:	bl	153e0 <ftello64@plt+0x3d70>
   270cc:	ldr	r3, [sp, #264]	; 0x108
   270d0:	cmp	r3, #0
   270d4:	movgt	r4, #0
   270d8:	ble	27158 <ftello64@plt+0x15ae8>
   270dc:	ldr	r3, [sp, #272]	; 0x110
   270e0:	ldr	r7, [r3, r4, lsl #2]
   270e4:	ldr	r3, [r7, #16]
   270e8:	cmp	r3, #0
   270ec:	movgt	r5, #0
   270f0:	ble	2711c <ftello64@plt+0x15aac>
   270f4:	ldr	r3, [r7, #20]
   270f8:	ldr	r6, [r3, r5, lsl #2]
   270fc:	add	r5, r5, #1
   27100:	ldr	r0, [r6, #16]
   27104:	bl	153e0 <ftello64@plt+0x3d70>
   27108:	mov	r0, r6
   2710c:	bl	153e0 <ftello64@plt+0x3d70>
   27110:	ldr	r3, [r7, #16]
   27114:	cmp	r5, r3
   27118:	blt	270f4 <ftello64@plt+0x15a84>
   2711c:	ldr	r0, [r7, #20]
   27120:	bl	153e0 <ftello64@plt+0x3d70>
   27124:	ldr	r3, [r7, #8]
   27128:	cmp	r3, #0
   2712c:	beq	27140 <ftello64@plt+0x15ad0>
   27130:	ldr	r0, [r3, #8]
   27134:	bl	153e0 <ftello64@plt+0x3d70>
   27138:	ldr	r0, [r7, #8]
   2713c:	bl	153e0 <ftello64@plt+0x3d70>
   27140:	mov	r0, r7
   27144:	bl	153e0 <ftello64@plt+0x3d70>
   27148:	ldr	r3, [sp, #264]	; 0x108
   2714c:	add	r4, r4, #1
   27150:	cmp	r4, r3
   27154:	blt	270dc <ftello64@plt+0x15a6c>
   27158:	ldr	r5, [sp, #112]	; 0x70
   2715c:	mov	r3, #0
   27160:	str	r3, [sp, #264]	; 0x108
   27164:	str	r3, [sp, #248]	; 0xf8
   27168:	ldr	r3, [sp, #92]	; 0x5c
   2716c:	ldr	r2, [sp, #68]	; 0x44
   27170:	add	r5, r5, r3
   27174:	ldr	r3, [sp, #52]	; 0x34
   27178:	str	r5, [sp, #112]	; 0x70
   2717c:	cmp	r3, r5
   27180:	movge	r3, #0
   27184:	movlt	r3, #1
   27188:	cmp	r2, r5
   2718c:	orrgt	r3, r3, #1
   27190:	cmp	r3, #0
   27194:	beq	26e2c <ftello64@plt+0x157bc>
   27198:	mov	r3, #1
   2719c:	ldr	r7, [sp, #240]	; 0xf0
   271a0:	str	r3, [sp, #48]	; 0x30
   271a4:	b	271ec <ftello64@plt+0x15b7c>
   271a8:	mov	r3, #1
   271ac:	str	r3, [sp, #48]	; 0x30
   271b0:	ldr	r0, [sp, #48]	; 0x30
   271b4:	add	sp, sp, #420	; 0x1a4
   271b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271bc:	tst	r0, #4
   271c0:	beq	26f80 <ftello64@plt+0x15910>
   271c4:	mov	r3, r0
   271c8:	ldr	r2, [fp, #40]	; 0x28
   271cc:	mov	r1, r4
   271d0:	add	r0, sp, #116	; 0x74
   271d4:	bl	24174 <ftello64@plt+0x12b04>
   271d8:	subs	fp, r0, #0
   271dc:	bne	26f80 <ftello64@plt+0x15910>
   271e0:	ldr	r7, [sp, #240]	; 0xf0
   271e4:	mov	r3, #12
   271e8:	str	r3, [sp, #48]	; 0x30
   271ec:	mov	r0, r7
   271f0:	bl	153e0 <ftello64@plt+0x3d70>
   271f4:	ldr	r3, [sp, #28]
   271f8:	ldr	r3, [r3, #76]	; 0x4c
   271fc:	cmp	r3, #0
   27200:	bne	27c9c <ftello64@plt+0x1662c>
   27204:	ldr	r0, [sp, #148]	; 0x94
   27208:	bl	153e0 <ftello64@plt+0x3d70>
   2720c:	ldr	r0, [sp, #152]	; 0x98
   27210:	bl	153e0 <ftello64@plt+0x3d70>
   27214:	ldrb	r3, [sp, #215]	; 0xd7
   27218:	cmp	r3, #0
   2721c:	beq	271b0 <ftello64@plt+0x15b40>
   27220:	ldr	r0, [sp, #144]	; 0x90
   27224:	bl	153e0 <ftello64@plt+0x3d70>
   27228:	ldr	r0, [sp, #48]	; 0x30
   2722c:	add	sp, sp, #420	; 0x1a4
   27230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27234:	ldr	r3, [sp, #116]	; 0x74
   27238:	cmp	r3, #0
   2723c:	bne	27e70 <ftello64@plt+0x16800>
   27240:	ldr	r2, [sp, #240]	; 0xf0
   27244:	cmp	r2, #0
   27248:	beq	272a0 <ftello64@plt+0x15c30>
   2724c:	ldr	r3, [sp, #36]	; 0x24
   27250:	eor	r5, r3, #1
   27254:	ldr	r3, [sp, #40]	; 0x28
   27258:	ands	r5, r5, r3
   2725c:	bne	272a0 <ftello64@plt+0x15c30>
   27260:	ldr	r3, [sp, #180]	; 0xb4
   27264:	ldr	lr, [sp, #244]	; 0xf4
   27268:	mov	r0, r3
   2726c:	add	r2, r2, r3, lsl #2
   27270:	mov	ip, r5
   27274:	b	2728c <ftello64@plt+0x15c1c>
   27278:	ldr	r1, [r2, #4]!
   2727c:	mov	r0, r3
   27280:	cmp	r1, #0
   27284:	mov	ip, #1
   27288:	bne	2745c <ftello64@plt+0x15dec>
   2728c:	add	r3, r3, #1
   27290:	cmp	lr, r3
   27294:	bge	27278 <ftello64@plt+0x15c08>
   27298:	cmp	ip, #0
   2729c:	strne	r0, [sp, #180]	; 0xb4
   272a0:	ldr	r3, [sp, #32]
   272a4:	cmp	r3, #0
   272a8:	beq	272c0 <ftello64@plt+0x15c50>
   272ac:	mov	r2, r3
   272b0:	ldr	r1, [sp, #12]
   272b4:	ldr	r3, [r3]
   272b8:	add	r3, r3, r1
   272bc:	str	r3, [r2]
   272c0:	ldr	r3, [sp, #20]
   272c4:	cmn	r3, #1
   272c8:	beq	270cc <ftello64@plt+0x15a5c>
   272cc:	cmn	r3, #2
   272d0:	beq	271e0 <ftello64@plt+0x15b70>
   272d4:	mov	r2, r3
   272d8:	ldr	r3, [sp, #44]	; 0x2c
   272dc:	str	r2, [sp, #232]	; 0xe8
   272e0:	ldr	r2, [sp, #56]	; 0x38
   272e4:	ldrb	r3, [r3, #28]
   272e8:	lsr	r3, r3, #4
   272ec:	eor	r3, r3, #1
   272f0:	cmp	r2, #1
   272f4:	movls	r3, #0
   272f8:	andhi	r3, r3, #1
   272fc:	cmp	r3, #0
   27300:	beq	2775c <ftello64@plt+0x160ec>
   27304:	ldr	r3, [sp, #20]
   27308:	ldr	r7, [sp, #240]	; 0xf0
   2730c:	mov	r2, r3
   27310:	add	r0, sp, #140	; 0x8c
   27314:	ldr	r1, [r7, r3, lsl #2]
   27318:	bl	1c158 <ftello64@plt+0xaae8>
   2731c:	ldr	r3, [sp, #28]
   27320:	ldrb	r3, [r3, #88]	; 0x58
   27324:	tst	r3, #1
   27328:	str	r0, [sp, #236]	; 0xec
   2732c:	beq	27b90 <ftello64@plt+0x16520>
   27330:	ldr	r3, [sp, #20]
   27334:	ldr	r8, [sp, #224]	; 0xe0
   27338:	cmn	r3, #-1073741822	; 0xc0000002
   2733c:	ldr	r9, [sp, #236]	; 0xec
   27340:	bhi	277ac <ftello64@plt+0x1613c>
   27344:	add	r4, r3, #1
   27348:	lsl	r5, r4, #2
   2734c:	mov	r0, r5
   27350:	bl	2d2ac <ftello64@plt+0x1bc3c>
   27354:	subs	r3, r0, #0
   27358:	str	r3, [sp, #12]
   2735c:	beq	27eb8 <ftello64@plt+0x16848>
   27360:	ldr	r3, [r8, #76]	; 0x4c
   27364:	cmp	r3, #0
   27368:	beq	277b8 <ftello64@plt+0x16148>
   2736c:	mov	r0, r5
   27370:	bl	2d2ac <ftello64@plt+0x1bc3c>
   27374:	subs	sl, r0, #0
   27378:	beq	27ee0 <ftello64@plt+0x16870>
   2737c:	ldr	r6, [sp, #20]
   27380:	ldr	fp, [sp, #12]
   27384:	add	r5, sp, #292	; 0x124
   27388:	lsl	r4, r4, #2
   2738c:	mov	r2, r4
   27390:	mov	r1, #0
   27394:	mov	r0, sl
   27398:	bl	11550 <memset@plt>
   2739c:	mov	r3, #0
   273a0:	str	fp, [sp, #276]	; 0x114
   273a4:	str	sl, [sp, #280]	; 0x118
   273a8:	str	r9, [sp, #284]	; 0x11c
   273ac:	str	r6, [sp, #288]	; 0x120
   273b0:	add	r1, sp, #276	; 0x114
   273b4:	str	r3, [r5]
   273b8:	str	r3, [r5, #4]
   273bc:	str	r3, [r5, #8]
   273c0:	add	r0, sp, #140	; 0x8c
   273c4:	bl	21250 <ftello64@plt+0xfbe0>
   273c8:	mov	r7, r0
   273cc:	ldr	r0, [sp, #300]	; 0x12c
   273d0:	bl	153e0 <ftello64@plt+0x3d70>
   273d4:	cmp	r7, #0
   273d8:	bne	27bb0 <ftello64@plt+0x16540>
   273dc:	ldr	r3, [fp]
   273e0:	cmp	r3, #0
   273e4:	bne	27fc4 <ftello64@plt+0x16954>
   273e8:	ldr	r3, [sl]
   273ec:	cmp	r3, #0
   273f0:	bne	27fc4 <ftello64@plt+0x16954>
   273f4:	ldr	r3, [sp, #240]	; 0xf0
   273f8:	sub	r4, r4, #4
   273fc:	add	r3, r3, r4
   27400:	subs	r6, r6, #1
   27404:	bcc	27c88 <ftello64@plt+0x16618>
   27408:	ldr	r1, [r3, #-4]!
   2740c:	cmp	r1, #0
   27410:	beq	27400 <ftello64@plt+0x15d90>
   27414:	ldrb	r2, [r1, #52]	; 0x34
   27418:	tst	r2, #16
   2741c:	beq	27400 <ftello64@plt+0x15d90>
   27420:	mov	r2, r6
   27424:	add	r0, sp, #140	; 0x8c
   27428:	bl	1c158 <ftello64@plt+0xaae8>
   2742c:	add	r4, r6, #1
   27430:	mov	r9, r0
   27434:	b	27388 <ftello64@plt+0x15d18>
   27438:	ldr	r5, [sp, #180]	; 0xb4
   2743c:	mov	r1, r4
   27440:	mov	r2, r5
   27444:	add	r0, sp, #140	; 0x8c
   27448:	bl	1c158 <ftello64@plt+0xaae8>
   2744c:	cmp	r0, #0
   27450:	beq	26fd8 <ftello64@plt+0x15968>
   27454:	str	r5, [sp, #20]
   27458:	b	27098 <ftello64@plt+0x15a28>
   2745c:	mov	r2, #0
   27460:	add	r1, sp, #140	; 0x8c
   27464:	add	r0, sp, #116	; 0x74
   27468:	str	r3, [sp, #180]	; 0xb4
   2746c:	bl	26890 <ftello64@plt+0x15220>
   27470:	ldr	r3, [sp, #116]	; 0x74
   27474:	cmp	r3, #0
   27478:	bne	27f48 <ftello64@plt+0x168d8>
   2747c:	cmp	r0, #0
   27480:	bne	27fb0 <ftello64@plt+0x16940>
   27484:	ldr	r2, [sp, #240]	; 0xf0
   27488:	b	27260 <ftello64@plt+0x15bf0>
   2748c:	ldr	r3, [fp, #8]
   27490:	ldr	sl, [sp, #224]	; 0xe0
   27494:	cmp	r3, #0
   27498:	ble	27584 <ftello64@plt+0x15f14>
   2749c:	add	r2, sl, #128	; 0x80
   274a0:	str	r9, [sp, #76]	; 0x4c
   274a4:	mov	r4, #0
   274a8:	str	r2, [sp, #24]
   274ac:	mov	r9, r3
   274b0:	b	27518 <ftello64@plt+0x15ea8>
   274b4:	tst	r0, #1
   274b8:	beq	2750c <ftello64@plt+0x15e9c>
   274bc:	tst	r6, #8
   274c0:	bne	2750c <ftello64@plt+0x15e9c>
   274c4:	tst	r6, #32
   274c8:	beq	274d4 <ftello64@plt+0x15e64>
   274cc:	tst	r0, #2
   274d0:	beq	2750c <ftello64@plt+0x15e9c>
   274d4:	tst	r6, #128	; 0x80
   274d8:	beq	274e4 <ftello64@plt+0x15e74>
   274dc:	tst	r0, #8
   274e0:	beq	2750c <ftello64@plt+0x15e9c>
   274e4:	str	r5, [sp]
   274e8:	mov	r0, r8
   274ec:	add	r3, sp, #140	; 0x8c
   274f0:	mov	r2, r7
   274f4:	ldr	r1, [sp, #24]
   274f8:	bl	1d2a8 <ftello64@plt+0xbc38>
   274fc:	cmp	r0, #0
   27500:	bne	27590 <ftello64@plt+0x15f20>
   27504:	ldr	r5, [sp, #180]	; 0xb4
   27508:	ldr	r9, [fp, #8]
   2750c:	add	r4, r4, #1
   27510:	cmp	r4, r9
   27514:	bge	27580 <ftello64@plt+0x15f10>
   27518:	ldr	r2, [fp, #12]
   2751c:	ldr	r8, [sl]
   27520:	ldr	r7, [r2, r4, lsl #2]
   27524:	add	r2, r8, r7, lsl #3
   27528:	ldrb	r1, [r2, #6]
   2752c:	tst	r1, #16
   27530:	beq	2750c <ftello64@plt+0x15e9c>
   27534:	ldr	r6, [r2, #4]
   27538:	ldr	r3, [pc, #1876]	; 27c94 <ftello64@plt+0x16624>
   2753c:	tst	r6, r3
   27540:	beq	274e4 <ftello64@plt+0x15e74>
   27544:	ldr	r2, [sp, #228]	; 0xe4
   27548:	mov	r1, r5
   2754c:	add	r0, sp, #140	; 0x8c
   27550:	bl	1b7cc <ftello64@plt+0xa15c>
   27554:	ldr	r3, [pc, #1852]	; 27c98 <ftello64@plt+0x16628>
   27558:	and	r6, r3, r6, lsr #8
   2755c:	tst	r6, #4
   27560:	bne	274b4 <ftello64@plt+0x15e44>
   27564:	tst	r6, #8
   27568:	beq	274c4 <ftello64@plt+0x15e54>
   2756c:	tst	r0, #1
   27570:	beq	274c4 <ftello64@plt+0x15e54>
   27574:	add	r4, r4, #1
   27578:	cmp	r4, r9
   2757c:	blt	27518 <ftello64@plt+0x15ea8>
   27580:	ldr	r9, [sp, #76]	; 0x4c
   27584:	mov	r3, #0
   27588:	str	r3, [sp, #116]	; 0x74
   2758c:	b	27010 <ftello64@plt+0x159a0>
   27590:	ldr	r3, [sp, #260]	; 0x104
   27594:	ldr	r6, [sp, #180]	; 0xb4
   27598:	ldr	r2, [sp, #176]	; 0xb0
   2759c:	cmp	r3, r0
   275a0:	add	r6, r0, r6
   275a4:	movge	r0, r3
   275a8:	cmp	r6, r2
   275ac:	str	r0, [sp, #260]	; 0x104
   275b0:	ldr	r8, [sp, #244]	; 0xf4
   275b4:	blt	2769c <ftello64@plt+0x1602c>
   275b8:	ldr	r3, [sp, #188]	; 0xbc
   275bc:	cmp	r2, r3
   275c0:	bge	2769c <ftello64@plt+0x1602c>
   275c4:	add	r1, r6, #1
   275c8:	add	r0, sp, #140	; 0x8c
   275cc:	bl	1fe20 <ftello64@plt+0xe7b0>
   275d0:	cmp	r0, #0
   275d4:	bne	2778c <ftello64@plt+0x1611c>
   275d8:	cmp	r6, r8
   275dc:	ble	27600 <ftello64@plt+0x15f90>
   275e0:	sub	r2, r6, r8
   275e4:	ldr	r0, [sp, #240]	; 0xf0
   275e8:	add	r8, r8, #1
   275ec:	lsl	r2, r2, #2
   275f0:	add	r0, r0, r8, lsl #2
   275f4:	mov	r1, #0
   275f8:	bl	11550 <memset@plt>
   275fc:	str	r6, [sp, #244]	; 0xf4
   27600:	ldr	r3, [sl, #12]
   27604:	ldr	r8, [sp, #240]	; 0xf0
   27608:	mov	r2, #0
   2760c:	ldr	r3, [r3, r7, lsl #2]
   27610:	ldr	r1, [r8, r6, lsl #2]
   27614:	str	r2, [sp, #128]	; 0x80
   27618:	add	r3, r3, r3, lsl #1
   2761c:	ldr	r2, [sl, #24]
   27620:	cmp	r1, #0
   27624:	add	r2, r2, r3, lsl #2
   27628:	beq	27724 <ftello64@plt+0x160b4>
   2762c:	ldr	r1, [r1, #40]	; 0x28
   27630:	add	r0, sp, #276	; 0x114
   27634:	bl	1b53c <ftello64@plt+0x9ecc>
   27638:	cmp	r0, #0
   2763c:	str	r0, [sp, #128]	; 0x80
   27640:	bne	2778c <ftello64@plt+0x1611c>
   27644:	ldr	r2, [sp, #228]	; 0xe4
   27648:	sub	r1, r6, #1
   2764c:	add	r0, sp, #140	; 0x8c
   27650:	bl	1b7cc <ftello64@plt+0xa15c>
   27654:	add	r2, sp, #276	; 0x114
   27658:	mov	r1, sl
   2765c:	ldr	r7, [sp, #240]	; 0xf0
   27660:	mov	r3, r0
   27664:	add	r0, sp, #128	; 0x80
   27668:	bl	24174 <ftello64@plt+0x12b04>
   2766c:	str	r0, [r7, r6, lsl #2]
   27670:	ldr	r0, [sp, #284]	; 0x11c
   27674:	bl	153e0 <ftello64@plt+0x3d70>
   27678:	ldr	r7, [sp, #240]	; 0xf0
   2767c:	ldr	r3, [r7, r6, lsl #2]
   27680:	cmp	r3, #0
   27684:	bne	27504 <ftello64@plt+0x15e94>
   27688:	ldr	r0, [sp, #128]	; 0x80
   2768c:	cmp	r0, #0
   27690:	beq	27504 <ftello64@plt+0x15e94>
   27694:	ldr	r9, [sp, #76]	; 0x4c
   27698:	b	27794 <ftello64@plt+0x16124>
   2769c:	ldr	r3, [sp, #168]	; 0xa8
   276a0:	cmp	r6, r3
   276a4:	blt	275d8 <ftello64@plt+0x15f68>
   276a8:	ldr	r2, [sp, #188]	; 0xbc
   276ac:	cmp	r3, r2
   276b0:	bge	275d8 <ftello64@plt+0x15f68>
   276b4:	b	275c4 <ftello64@plt+0x15f54>
   276b8:	ldr	r2, [sp, #188]	; 0xbc
   276bc:	cmp	r3, r2
   276c0:	bge	26ff8 <ftello64@plt+0x15988>
   276c4:	add	r1, r5, #2
   276c8:	add	r0, sp, #140	; 0x8c
   276cc:	bl	1fe20 <ftello64@plt+0xe7b0>
   276d0:	cmp	r0, #0
   276d4:	str	r0, [sp, #116]	; 0x74
   276d8:	bne	271e0 <ftello64@plt+0x15b70>
   276dc:	ldr	r5, [sp, #180]	; 0xb4
   276e0:	b	27004 <ftello64@plt+0x15994>
   276e4:	ldr	r5, [fp, #48]	; 0x30
   276e8:	cmp	r5, #0
   276ec:	beq	27dac <ftello64@plt+0x1673c>
   276f0:	ldr	r1, [sp, #180]	; 0xb4
   276f4:	ldr	r2, [sp, #228]	; 0xe4
   276f8:	sub	r1, r1, #1
   276fc:	add	r0, sp, #140	; 0x8c
   27700:	bl	1b7cc <ftello64@plt+0xa15c>
   27704:	tst	r0, #1
   27708:	addne	r4, r4, #256	; 0x100
   2770c:	ldr	r4, [r5, r4, lsl #2]
   27710:	b	27030 <ftello64@plt+0x159c0>
   27714:	ldr	r2, [sp, #188]	; 0xbc
   27718:	cmp	r3, r2
   2771c:	bge	27004 <ftello64@plt+0x15994>
   27720:	b	276c4 <ftello64@plt+0x16054>
   27724:	ldm	r2, {r0, r1, r2}
   27728:	add	r3, sp, #276	; 0x114
   2772c:	stm	r3, {r0, r1, r2}
   27730:	sub	r1, r6, #1
   27734:	ldr	r2, [sp, #228]	; 0xe4
   27738:	add	r0, sp, #140	; 0x8c
   2773c:	bl	1b7cc <ftello64@plt+0xa15c>
   27740:	add	r2, sp, #276	; 0x114
   27744:	mov	r1, sl
   27748:	mov	r3, r0
   2774c:	add	r0, sp, #128	; 0x80
   27750:	bl	24174 <ftello64@plt+0x12b04>
   27754:	str	r0, [r8, r6, lsl #2]
   27758:	b	27678 <ftello64@plt+0x16008>
   2775c:	ldr	r3, [sp, #28]
   27760:	ldr	r7, [sp, #240]	; 0xf0
   27764:	ldr	r4, [r3, #76]	; 0x4c
   27768:	cmp	r4, #0
   2776c:	beq	27838 <ftello64@plt+0x161c8>
   27770:	ldr	r3, [sp, #20]
   27774:	add	r0, sp, #140	; 0x8c
   27778:	mov	r2, r3
   2777c:	ldr	r1, [r7, r3, lsl #2]
   27780:	bl	1c158 <ftello64@plt+0xaae8>
   27784:	str	r0, [sp, #236]	; 0xec
   27788:	b	27b98 <ftello64@plt+0x16528>
   2778c:	ldr	r9, [sp, #76]	; 0x4c
   27790:	ldr	r7, [sp, #240]	; 0xf0
   27794:	cmp	r7, #0
   27798:	str	r0, [sp, #116]	; 0x74
   2779c:	beq	277ac <ftello64@plt+0x1613c>
   277a0:	mov	r4, #0
   277a4:	b	2703c <ftello64@plt+0x159cc>
   277a8:	mov	r7, r0
   277ac:	mov	r3, #12
   277b0:	str	r3, [sp, #48]	; 0x30
   277b4:	b	271ec <ftello64@plt+0x15b7c>
   277b8:	ldr	r2, [sp, #20]
   277bc:	ldr	r4, [sp, #12]
   277c0:	add	r1, sp, #276	; 0x114
   277c4:	add	r0, sp, #140	; 0x8c
   277c8:	str	r3, [sp, #280]	; 0x118
   277cc:	str	r2, [sp, #288]	; 0x120
   277d0:	str	r3, [sp, #292]	; 0x124
   277d4:	str	r3, [sp, #296]	; 0x128
   277d8:	str	r3, [sp, #300]	; 0x12c
   277dc:	str	r4, [sp, #276]	; 0x114
   277e0:	str	r9, [sp, #284]	; 0x11c
   277e4:	bl	21250 <ftello64@plt+0xfbe0>
   277e8:	mov	r7, r0
   277ec:	ldr	r0, [sp, #300]	; 0x12c
   277f0:	bl	153e0 <ftello64@plt+0x3d70>
   277f4:	cmp	r7, #0
   277f8:	bne	27bac <ftello64@plt+0x1653c>
   277fc:	ldr	r3, [r4]
   27800:	cmp	r3, #0
   27804:	beq	270bc <ftello64@plt+0x15a4c>
   27808:	ldr	fp, [sp, #12]
   2780c:	ldr	r0, [sp, #240]	; 0xf0
   27810:	bl	153e0 <ftello64@plt+0x3d70>
   27814:	ldr	r3, [sp, #20]
   27818:	mov	r0, #0
   2781c:	str	r3, [sp, #232]	; 0xe8
   27820:	str	fp, [sp, #240]	; 0xf0
   27824:	str	r9, [sp, #236]	; 0xec
   27828:	bl	153e0 <ftello64@plt+0x3d70>
   2782c:	mov	r0, #0
   27830:	bl	153e0 <ftello64@plt+0x3d70>
   27834:	ldr	r7, [sp, #240]	; 0xf0
   27838:	ldr	r3, [sp, #56]	; 0x38
   2783c:	cmp	r3, #0
   27840:	beq	271ec <ftello64@plt+0x15b7c>
   27844:	cmp	r3, #1
   27848:	bls	2786c <ftello64@plt+0x161fc>
   2784c:	sub	r3, r3, #-536870911	; 0xe0000001
   27850:	ldr	r2, [sp, #468]	; 0x1d4
   27854:	mvn	r1, #0
   27858:	add	r3, r2, r3, lsl #3
   2785c:	str	r1, [r2, #12]
   27860:	str	r1, [r2, #8]!
   27864:	cmp	r3, r2
   27868:	bne	2785c <ftello64@plt+0x161ec>
   2786c:	ldr	r3, [sp, #44]	; 0x2c
   27870:	ldr	r1, [sp, #468]	; 0x1d4
   27874:	ldr	r2, [sp, #232]	; 0xe8
   27878:	ldrb	r3, [r3, #28]
   2787c:	str	r2, [r1, #4]
   27880:	ldr	r2, [sp, #56]	; 0x38
   27884:	mov	r4, #0
   27888:	lsr	r3, r3, #4
   2788c:	eor	r3, r3, #1
   27890:	cmp	r2, #1
   27894:	moveq	r3, #0
   27898:	andne	r3, r3, #1
   2789c:	cmp	r3, #0
   278a0:	mov	r3, r1
   278a4:	moveq	r3, r2
   278a8:	str	r4, [r1]
   278ac:	lsleq	r9, r3, #3
   278b0:	beq	283f8 <ftello64@plt+0x16d88>
   278b4:	ldr	r2, [sp, #28]
   278b8:	ldrb	r3, [r2, #88]	; 0x58
   278bc:	tst	r3, #1
   278c0:	beq	28ae0 <ftello64@plt+0x17470>
   278c4:	ldr	r3, [r2, #76]	; 0x4c
   278c8:	cmp	r3, #0
   278cc:	ble	28ae0 <ftello64@plt+0x17470>
   278d0:	ldr	r1, [sp, #44]	; 0x2c
   278d4:	mov	r2, #2
   278d8:	mov	r3, #16
   278dc:	ldr	r1, [r1]
   278e0:	add	r8, sp, #288	; 0x120
   278e4:	mov	r0, #48	; 0x30
   278e8:	str	r1, [sp, #20]
   278ec:	str	r4, [sp, #128]	; 0x80
   278f0:	str	r4, [sp, #276]	; 0x114
   278f4:	str	r2, [sp, #132]	; 0x84
   278f8:	str	r3, [sp, #280]	; 0x118
   278fc:	str	r8, [sp, #284]	; 0x11c
   27900:	bl	2d2ac <ftello64@plt+0x1bc3c>
   27904:	cmp	r0, #0
   27908:	str	r0, [sp, #136]	; 0x88
   2790c:	beq	28ad4 <ftello64@plt+0x17464>
   27910:	ldr	r3, [sp, #276]	; 0x114
   27914:	ldr	r1, [sp, #56]	; 0x38
   27918:	add	r2, sp, #116	; 0x74
   2791c:	cmp	r1, r3
   27920:	ldr	r3, [sp, #20]
   27924:	str	r2, [sp, #16]
   27928:	addls	sl, sp, #128	; 0x80
   2792c:	ldr	fp, [r3, #72]	; 0x48
   27930:	movls	r3, r1
   27934:	str	r4, [sp, #116]	; 0x74
   27938:	str	r4, [sp, #120]	; 0x78
   2793c:	str	r4, [sp, #124]	; 0x7c
   27940:	strls	r3, [sp, #276]	; 0x114
   27944:	bhi	28ccc <ftello64@plt+0x1765c>
   27948:	ldr	r5, [sp, #56]	; 0x38
   2794c:	ldr	r3, [sp, #284]	; 0x11c
   27950:	ldr	r1, [sp, #468]	; 0x1d4
   27954:	lsl	r9, r5, #3
   27958:	mov	r0, r3
   2795c:	mov	r2, r9
   27960:	mov	r4, r3
   27964:	bl	1134c <memcpy@plt>
   27968:	lsl	r3, r5, #4
   2796c:	str	r3, [sp, #32]
   27970:	ldr	r3, [sp, #468]	; 0x1d4
   27974:	str	r8, [sp, #12]
   27978:	mov	r5, r3
   2797c:	ldr	r7, [r3]
   27980:	mov	r8, r4
   27984:	ldr	r2, [r5, #4]
   27988:	cmp	r2, r7
   2798c:	blt	28c5c <ftello64@plt+0x175ec>
   27990:	ldr	r3, [sp, #20]
   27994:	lsl	r6, fp, #3
   27998:	str	fp, [sp, #24]
   2799c:	ldr	r0, [r3]
   279a0:	add	r1, r0, r6
   279a4:	ldrb	r3, [r1, #4]
   279a8:	cmp	r3, #8
   279ac:	beq	28cd4 <ftello64@plt+0x17664>
   279b0:	cmp	r3, #9
   279b4:	beq	28a20 <ftello64@plt+0x173b0>
   279b8:	cmp	r7, r2
   279bc:	beq	2836c <ftello64@plt+0x16cfc>
   279c0:	cmp	sl, #0
   279c4:	beq	27a2c <ftello64@plt+0x163bc>
   279c8:	ldr	r3, [sp, #120]	; 0x78
   279cc:	cmp	r3, #0
   279d0:	ble	27a2c <ftello64@plt+0x163bc>
   279d4:	ldr	r0, [sp, #124]	; 0x7c
   279d8:	sub	ip, r3, #1
   279dc:	mov	r1, #0
   279e0:	cmp	r1, ip
   279e4:	bcs	27a20 <ftello64@plt+0x163b0>
   279e8:	add	r3, r1, ip
   279ec:	lsr	r3, r3, #1
   279f0:	ldr	r2, [r0, r3, lsl #2]
   279f4:	cmp	fp, r2
   279f8:	ble	27a10 <ftello64@plt+0x163a0>
   279fc:	b	28198 <ftello64@plt+0x16b28>
   27a00:	ldr	ip, [r0, r2, lsl #2]
   27a04:	cmp	fp, ip
   27a08:	bgt	281a0 <ftello64@plt+0x16b30>
   27a0c:	mov	r3, r2
   27a10:	add	r2, r1, r3
   27a14:	cmp	r1, r3
   27a18:	lsr	r2, r2, #1
   27a1c:	bcc	27a00 <ftello64@plt+0x16390>
   27a20:	ldr	r3, [r0, r1, lsl #2]
   27a24:	cmp	fp, r3
   27a28:	beq	28550 <ftello64@plt+0x16ee0>
   27a2c:	ldr	r4, [sp, #224]	; 0xe0
   27a30:	ldr	r0, [r4]
   27a34:	add	r3, r0, r6
   27a38:	ldrb	r2, [r3, #4]
   27a3c:	tst	r2, #8
   27a40:	beq	28600 <ftello64@plt+0x16f90>
   27a44:	ldr	r1, [sp, #240]	; 0xf0
   27a48:	add	r3, fp, fp, lsl #1
   27a4c:	ldr	r4, [r4, #20]
   27a50:	ldr	r2, [sp, #120]	; 0x78
   27a54:	add	r4, r4, r3, lsl #2
   27a58:	ldr	r3, [r1, r7, lsl #2]
   27a5c:	cmp	r2, #0
   27a60:	str	r3, [sp, #24]
   27a64:	ble	28200 <ftello64@plt+0x16b90>
   27a68:	ldr	r0, [sp, #124]	; 0x7c
   27a6c:	sub	r2, r2, #1
   27a70:	mov	r1, #0
   27a74:	cmp	r1, r2
   27a78:	bcs	281f4 <ftello64@plt+0x16b84>
   27a7c:	add	r3, r1, r2
   27a80:	lsr	r3, r3, #1
   27a84:	b	27a9c <ftello64@plt+0x1642c>
   27a88:	add	ip, r1, r3
   27a8c:	cmp	r1, r3
   27a90:	mov	r2, r3
   27a94:	lsr	r3, ip, #1
   27a98:	bcs	281f4 <ftello64@plt+0x16b84>
   27a9c:	ldr	ip, [r0, r3, lsl #2]
   27aa0:	cmp	fp, ip
   27aa4:	ble	27a88 <ftello64@plt+0x16418>
   27aa8:	add	r1, r3, #1
   27aac:	b	27a74 <ftello64@plt+0x16404>
   27ab0:	ldr	r3, [sp, #52]	; 0x34
   27ab4:	cmp	r3, r5
   27ab8:	ble	26ec8 <ftello64@plt+0x15858>
   27abc:	ldr	r3, [sp, #60]	; 0x3c
   27ac0:	ldr	r1, [sp, #80]	; 0x50
   27ac4:	ldrb	r2, [r3, r5]
   27ac8:	add	r3, r3, r5
   27acc:	ldrb	r2, [r1, r2]
   27ad0:	ldr	r1, [sp, #64]	; 0x40
   27ad4:	ldrb	r2, [r1, r2]
   27ad8:	cmp	r2, #0
   27adc:	bne	26f0c <ftello64@plt+0x1589c>
   27ae0:	mov	ip, r1
   27ae4:	add	r2, r5, #1
   27ae8:	ldr	lr, [sp, #80]	; 0x50
   27aec:	ldr	r0, [sp, #52]	; 0x34
   27af0:	b	27b0c <ftello64@plt+0x1649c>
   27af4:	ldrb	r1, [r3, #1]!
   27af8:	add	r2, r2, #1
   27afc:	ldrb	r1, [lr, r1]
   27b00:	ldrb	r1, [ip, r1]
   27b04:	cmp	r1, #0
   27b08:	bne	27da4 <ftello64@plt+0x16734>
   27b0c:	cmp	r0, r2
   27b10:	mov	r5, r2
   27b14:	bne	27af4 <ftello64@plt+0x16484>
   27b18:	b	26ec0 <ftello64@plt+0x15850>
   27b1c:	ldr	r3, [sp, #68]	; 0x44
   27b20:	cmp	r3, r5
   27b24:	bgt	27198 <ftello64@plt+0x15b28>
   27b28:	ldr	r3, [sp, #80]	; 0x50
   27b2c:	ldr	r2, [sp, #112]	; 0x70
   27b30:	cmp	r3, #0
   27b34:	beq	27f68 <ftello64@plt+0x168f8>
   27b38:	mov	ip, r3
   27b3c:	ldr	r1, [sp, #108]	; 0x6c
   27b40:	ldr	r0, [sp, #64]	; 0x40
   27b44:	ldr	r4, [sp, #68]	; 0x44
   27b48:	ldr	r6, [sp, #60]	; 0x3c
   27b4c:	ldr	lr, [sp, #72]	; 0x48
   27b50:	b	27b68 <ftello64@plt+0x164f8>
   27b54:	sub	r5, r5, #1
   27b58:	cmp	r4, r5
   27b5c:	mov	r2, r5
   27b60:	mov	r1, #1
   27b64:	bgt	27e3c <ftello64@plt+0x167cc>
   27b68:	cmp	lr, r5
   27b6c:	mov	r3, #0
   27b70:	ldrbgt	r3, [r6, r5]
   27b74:	ldrb	r3, [ip, r3]
   27b78:	ldrb	r3, [r0, r3]
   27b7c:	cmp	r3, #0
   27b80:	beq	27b54 <ftello64@plt+0x164e4>
   27b84:	cmp	r1, #0
   27b88:	strne	r2, [sp, #112]	; 0x70
   27b8c:	b	26f0c <ftello64@plt+0x1589c>
   27b90:	ldr	r3, [sp, #28]
   27b94:	ldr	r4, [r3, #76]	; 0x4c
   27b98:	cmp	r4, #0
   27b9c:	bne	27330 <ftello64@plt+0x15cc0>
   27ba0:	b	27838 <ftello64@plt+0x161c8>
   27ba4:	ldr	r1, [sp, #72]	; 0x48
   27ba8:	b	26c80 <ftello64@plt+0x15610>
   27bac:	mov	sl, #0
   27bb0:	ldr	r0, [sp, #12]
   27bb4:	bl	153e0 <ftello64@plt+0x3d70>
   27bb8:	mov	r0, sl
   27bbc:	bl	153e0 <ftello64@plt+0x3d70>
   27bc0:	cmp	r7, #1
   27bc4:	beq	270cc <ftello64@plt+0x15a5c>
   27bc8:	str	r7, [sp, #48]	; 0x30
   27bcc:	ldr	r7, [sp, #240]	; 0xf0
   27bd0:	b	271ec <ftello64@plt+0x15b7c>
   27bd4:	ldr	r1, [sp, #164]	; 0xa4
   27bd8:	ldr	r4, [sp, #64]	; 0x40
   27bdc:	ldr	r6, [sp, #92]	; 0x5c
   27be0:	ldr	r7, [sp, #68]	; 0x44
   27be4:	ldr	r8, [sp, #52]	; 0x34
   27be8:	b	27c30 <ftello64@plt+0x165c0>
   27bec:	ldr	r0, [sp, #168]	; 0xa8
   27bf0:	mov	r2, #0
   27bf4:	cmp	r3, r0
   27bf8:	ldrcc	r2, [sp, #144]	; 0x90
   27bfc:	ldrbcc	r2, [r2, r3]
   27c00:	ldrb	r3, [r4, r2]
   27c04:	cmp	r3, #0
   27c08:	bne	26f0c <ftello64@plt+0x1589c>
   27c0c:	add	r5, r5, r6
   27c10:	cmp	r8, r5
   27c14:	movge	r3, #0
   27c18:	movlt	r3, #1
   27c1c:	cmp	r7, r5
   27c20:	orrgt	r3, r3, #1
   27c24:	cmp	r3, #0
   27c28:	str	r5, [sp, #112]	; 0x70
   27c2c:	bne	27198 <ftello64@plt+0x15b28>
   27c30:	ldr	r2, [sp, #172]	; 0xac
   27c34:	sub	r3, r5, r1
   27c38:	cmp	r3, r2
   27c3c:	bcc	27bec <ftello64@plt+0x1657c>
   27c40:	ldr	r2, [sp, #472]	; 0x1d8
   27c44:	mov	r1, r5
   27c48:	add	r0, sp, #140	; 0x8c
   27c4c:	bl	1b8b8 <ftello64@plt+0xa248>
   27c50:	cmp	r0, #0
   27c54:	bne	27fb8 <ftello64@plt+0x16948>
   27c58:	ldr	r1, [sp, #164]	; 0xa4
   27c5c:	sub	r3, r5, r1
   27c60:	b	27bec <ftello64@plt+0x1657c>
   27c64:	mov	r3, r2
   27c68:	sub	r1, r3, #1
   27c6c:	ldr	r2, [sp, #228]	; 0xe4
   27c70:	add	r0, sp, #140	; 0x8c
   27c74:	bl	1b7cc <ftello64@plt+0xa15c>
   27c78:	tst	r0, #1
   27c7c:	beq	27de8 <ftello64@plt+0x16778>
   27c80:	ldr	fp, [r4, #40]	; 0x28
   27c84:	b	26f80 <ftello64@plt+0x15910>
   27c88:	mov	r7, #1
   27c8c:	b	27bb0 <ftello64@plt+0x16540>
   27c90:	beq	fead2740 <optarg@@GLIBC_2.4+0xfea90550>
   27c94:	andeq	pc, r3, r0, lsl #30
   27c98:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   27c9c:	ldr	r3, [sp, #264]	; 0x108
   27ca0:	cmp	r3, #0
   27ca4:	movgt	r7, #0
   27ca8:	ble	27d28 <ftello64@plt+0x166b8>
   27cac:	ldr	r3, [sp, #272]	; 0x110
   27cb0:	ldr	r6, [r3, r7, lsl #2]
   27cb4:	ldr	r3, [r6, #16]
   27cb8:	cmp	r3, #0
   27cbc:	movgt	r4, #0
   27cc0:	ble	27cec <ftello64@plt+0x1667c>
   27cc4:	ldr	r3, [r6, #20]
   27cc8:	ldr	r5, [r3, r4, lsl #2]
   27ccc:	add	r4, r4, #1
   27cd0:	ldr	r0, [r5, #16]
   27cd4:	bl	153e0 <ftello64@plt+0x3d70>
   27cd8:	mov	r0, r5
   27cdc:	bl	153e0 <ftello64@plt+0x3d70>
   27ce0:	ldr	r3, [r6, #16]
   27ce4:	cmp	r4, r3
   27ce8:	blt	27cc4 <ftello64@plt+0x16654>
   27cec:	ldr	r0, [r6, #20]
   27cf0:	bl	153e0 <ftello64@plt+0x3d70>
   27cf4:	ldr	r3, [r6, #8]
   27cf8:	cmp	r3, #0
   27cfc:	beq	27d10 <ftello64@plt+0x166a0>
   27d00:	ldr	r0, [r3, #8]
   27d04:	bl	153e0 <ftello64@plt+0x3d70>
   27d08:	ldr	r0, [r6, #8]
   27d0c:	bl	153e0 <ftello64@plt+0x3d70>
   27d10:	mov	r0, r6
   27d14:	bl	153e0 <ftello64@plt+0x3d70>
   27d18:	ldr	r3, [sp, #264]	; 0x108
   27d1c:	add	r7, r7, #1
   27d20:	cmp	r7, r3
   27d24:	blt	27cac <ftello64@plt+0x1663c>
   27d28:	mov	r3, #0
   27d2c:	ldr	r0, [sp, #272]	; 0x110
   27d30:	str	r3, [sp, #264]	; 0x108
   27d34:	str	r3, [sp, #248]	; 0xf8
   27d38:	bl	153e0 <ftello64@plt+0x3d70>
   27d3c:	ldr	r0, [sp, #256]	; 0x100
   27d40:	bl	153e0 <ftello64@plt+0x3d70>
   27d44:	b	27204 <ftello64@plt+0x15b94>
   27d48:	mov	r1, r6
   27d4c:	ldr	r0, [sp, #144]	; 0x90
   27d50:	bl	2d2d8 <ftello64@plt+0x1bc68>
   27d54:	cmp	r0, #0
   27d58:	beq	271e0 <ftello64@plt+0x15b70>
   27d5c:	ldr	r1, [sp, #28]
   27d60:	ldrb	r2, [sp, #215]	; 0xd7
   27d64:	str	r0, [sp, #144]	; 0x90
   27d68:	ldrb	r3, [r1, #88]	; 0x58
   27d6c:	cmp	r2, #0
   27d70:	add	r2, r1, #96	; 0x60
   27d74:	str	r6, [sp, #176]	; 0xb0
   27d78:	lsr	r3, r3, #4
   27d7c:	and	r3, r3, #1
   27d80:	strb	r3, [sp, #218]	; 0xda
   27d84:	str	r2, [sp, #208]	; 0xd0
   27d88:	bne	26c7c <ftello64@plt+0x1560c>
   27d8c:	b	26c64 <ftello64@plt+0x155f4>
   27d90:	ldr	r3, [sp, #28]
   27d94:	ldrb	r3, [r3, #88]	; 0x58
   27d98:	tst	r3, #2
   27d9c:	bne	26d1c <ftello64@plt+0x156ac>
   27da0:	b	26d40 <ftello64@plt+0x156d0>
   27da4:	str	r5, [sp, #112]	; 0x70
   27da8:	b	26f0c <ftello64@plt+0x1589c>
   27dac:	mov	r1, fp
   27db0:	ldr	r0, [sp, #224]	; 0xe0
   27db4:	bl	245cc <ftello64@plt+0x12f5c>
   27db8:	cmp	r0, #0
   27dbc:	bne	27020 <ftello64@plt+0x159b0>
   27dc0:	ldr	r7, [sp, #240]	; 0xf0
   27dc4:	mov	r3, #12
   27dc8:	cmp	r7, #0
   27dcc:	str	r3, [sp, #116]	; 0x74
   27dd0:	bne	277a0 <ftello64@plt+0x16130>
   27dd4:	b	277ac <ftello64@plt+0x1613c>
   27dd8:	ldr	r3, [sp, #104]	; 0x68
   27ddc:	str	r3, [sp, #16]
   27de0:	ldrb	r3, [fp, #52]	; 0x34
   27de4:	b	26fac <ftello64@plt+0x1593c>
   27de8:	cmp	r0, #0
   27dec:	beq	26f80 <ftello64@plt+0x15910>
   27df0:	and	r3, r0, #6
   27df4:	cmp	r3, #6
   27df8:	ldreq	fp, [r4, #48]	; 0x30
   27dfc:	beq	26f80 <ftello64@plt+0x15910>
   27e00:	tst	r0, #2
   27e04:	beq	271bc <ftello64@plt+0x15b4c>
   27e08:	ldr	fp, [r4, #44]	; 0x2c
   27e0c:	b	26f80 <ftello64@plt+0x15910>
   27e10:	ldr	r0, [sp, #124]	; 0x7c
   27e14:	ldr	r8, [sp, #12]
   27e18:	bl	153e0 <ftello64@plt+0x3d70>
   27e1c:	ldr	r0, [sp, #284]	; 0x11c
   27e20:	cmp	r0, r8
   27e24:	beq	27e2c <ftello64@plt+0x167bc>
   27e28:	bl	153e0 <ftello64@plt+0x3d70>
   27e2c:	mov	r3, #1
   27e30:	str	r3, [sp, #48]	; 0x30
   27e34:	ldr	r7, [sp, #240]	; 0xf0
   27e38:	b	271ec <ftello64@plt+0x15b7c>
   27e3c:	str	r5, [sp, #112]	; 0x70
   27e40:	b	27198 <ftello64@plt+0x15b28>
   27e44:	ldrsb	r3, [fp, #52]	; 0x34
   27e48:	cmp	r3, #0
   27e4c:	blt	27f04 <ftello64@plt+0x16894>
   27e50:	ldr	r3, [sp, #36]	; 0x24
   27e54:	cmp	r3, #0
   27e58:	ldr	r3, [sp, #12]
   27e5c:	str	r3, [sp, #20]
   27e60:	movne	r3, #1
   27e64:	strne	r3, [sp, #40]	; 0x28
   27e68:	bne	26fc4 <ftello64@plt+0x15954>
   27e6c:	b	272c0 <ftello64@plt+0x15c50>
   27e70:	ldr	r7, [sp, #240]	; 0xf0
   27e74:	b	277ac <ftello64@plt+0x1613c>
   27e78:	add	r4, fp, #8
   27e7c:	add	r5, fp, #12
   27e80:	mov	r1, r4
   27e84:	mov	r2, r5
   27e88:	mov	r3, #0
   27e8c:	add	r0, sp, #140	; 0x8c
   27e90:	bl	1c464 <ftello64@plt+0xadf4>
   27e94:	cmp	r0, #0
   27e98:	str	r0, [sp, #116]	; 0x74
   27e9c:	bne	27f40 <ftello64@plt+0x168d0>
   27ea0:	ldrb	r3, [fp, #52]	; 0x34
   27ea4:	tst	r3, #64	; 0x40
   27ea8:	bne	27f20 <ftello64@plt+0x168b0>
   27eac:	ldr	r2, [sp, #108]	; 0x6c
   27eb0:	str	r2, [sp, #16]
   27eb4:	b	26fac <ftello64@plt+0x1593c>
   27eb8:	mov	fp, r3
   27ebc:	bl	153e0 <ftello64@plt+0x3d70>
   27ec0:	mov	r0, fp
   27ec4:	bl	153e0 <ftello64@plt+0x3d70>
   27ec8:	mov	r3, #12
   27ecc:	str	r3, [sp, #48]	; 0x30
   27ed0:	ldr	r7, [sp, #240]	; 0xf0
   27ed4:	b	271ec <ftello64@plt+0x15b7c>
   27ed8:	mov	r3, #8
   27edc:	b	26ddc <ftello64@plt+0x1576c>
   27ee0:	ldr	fp, [sp, #12]
   27ee4:	mov	r0, fp
   27ee8:	bl	153e0 <ftello64@plt+0x3d70>
   27eec:	mov	r0, sl
   27ef0:	bl	153e0 <ftello64@plt+0x3d70>
   27ef4:	mov	r3, #12
   27ef8:	str	r3, [sp, #48]	; 0x30
   27efc:	ldr	r7, [sp, #240]	; 0xf0
   27f00:	b	271ec <ftello64@plt+0x15b7c>
   27f04:	ldr	r2, [sp, #12]
   27f08:	mov	r1, fp
   27f0c:	add	r0, sp, #140	; 0x8c
   27f10:	bl	1c158 <ftello64@plt+0xaae8>
   27f14:	cmp	r0, #0
   27f18:	beq	26fb4 <ftello64@plt+0x15944>
   27f1c:	b	27e50 <ftello64@plt+0x167e0>
   27f20:	mov	r2, r5
   27f24:	mov	r1, r4
   27f28:	add	r0, sp, #140	; 0x8c
   27f2c:	bl	26074 <ftello64@plt+0x14a04>
   27f30:	cmp	r0, #0
   27f34:	str	r0, [sp, #116]	; 0x74
   27f38:	ldrbeq	r3, [fp, #52]	; 0x34
   27f3c:	beq	27eac <ftello64@plt+0x1683c>
   27f40:	str	r0, [sp, #20]
   27f44:	b	272c0 <ftello64@plt+0x15c50>
   27f48:	cmp	r0, #0
   27f4c:	mov	r4, r0
   27f50:	bne	27058 <ftello64@plt+0x159e8>
   27f54:	b	272a0 <ftello64@plt+0x15c30>
   27f58:	mov	r3, #12
   27f5c:	mov	r7, #0
   27f60:	str	r3, [sp, #48]	; 0x30
   27f64:	b	271ec <ftello64@plt+0x15b7c>
   27f68:	ldr	r1, [sp, #108]	; 0x6c
   27f6c:	ldr	r0, [sp, #64]	; 0x40
   27f70:	ldr	lr, [sp, #68]	; 0x44
   27f74:	ldr	r4, [sp, #60]	; 0x3c
   27f78:	ldr	ip, [sp, #72]	; 0x48
   27f7c:	b	27f94 <ftello64@plt+0x16924>
   27f80:	sub	r5, r5, #1
   27f84:	cmp	lr, r5
   27f88:	mov	r2, r5
   27f8c:	mov	r1, #1
   27f90:	bgt	27e3c <ftello64@plt+0x167cc>
   27f94:	cmp	ip, r5
   27f98:	mov	r3, #0
   27f9c:	ldrbgt	r3, [r4, r5]
   27fa0:	ldrb	r3, [r0, r3]
   27fa4:	cmp	r3, #0
   27fa8:	beq	27f80 <ftello64@plt+0x16910>
   27fac:	b	27b84 <ftello64@plt+0x16514>
   27fb0:	mov	r4, r0
   27fb4:	b	27058 <ftello64@plt+0x159e8>
   27fb8:	str	r0, [sp, #48]	; 0x30
   27fbc:	ldr	r7, [sp, #240]	; 0xf0
   27fc0:	b	271ec <ftello64@plt+0x15b7c>
   27fc4:	ldr	r3, [sp, #12]
   27fc8:	str	r9, [sp, #32]
   27fcc:	mov	fp, r3
   27fd0:	mov	r9, sl
   27fd4:	add	r2, r3, r4
   27fd8:	str	r6, [sp, #20]
   27fdc:	str	r2, [sp, #24]
   27fe0:	str	sl, [sp, #16]
   27fe4:	ldr	r6, [fp]
   27fe8:	cmp	r6, #0
   27fec:	beq	2818c <ftello64@plt+0x16b1c>
   27ff0:	ldr	r5, [r9]
   27ff4:	cmp	r5, #0
   27ff8:	beq	280d4 <ftello64@plt+0x16a64>
   27ffc:	ldr	r3, [r6, #8]
   28000:	cmp	r3, #0
   28004:	ble	28100 <ftello64@plt+0x16a90>
   28008:	ldr	r2, [r5, #8]
   2800c:	cmp	r2, #0
   28010:	ble	28140 <ftello64@plt+0x16ad0>
   28014:	add	r3, r3, r2
   28018:	str	r3, [sp, #128]	; 0x80
   2801c:	lsl	r0, r3, #2
   28020:	bl	2d2ac <ftello64@plt+0x1bc3c>
   28024:	cmp	r0, #0
   28028:	str	r0, [sp, #136]	; 0x88
   2802c:	beq	28a84 <ftello64@plt+0x17414>
   28030:	mov	r4, #0
   28034:	mov	r7, r4
   28038:	mov	ip, r0
   2803c:	mov	r1, #1
   28040:	b	28084 <ftello64@plt+0x16a14>
   28044:	ldr	r3, [r5, #8]
   28048:	cmp	r4, r3
   2804c:	bge	281ac <ftello64@plt+0x16b3c>
   28050:	ldr	r3, [r6, #12]
   28054:	ldr	r2, [r5, #12]
   28058:	ldr	r3, [r3, r7, lsl #2]
   2805c:	ldr	r2, [r2, r4, lsl #2]
   28060:	cmp	r3, r2
   28064:	addgt	r4, r4, #1
   28068:	strgt	r2, [ip]
   2806c:	bgt	2807c <ftello64@plt+0x16a0c>
   28070:	add	r7, r7, #1
   28074:	addeq	r4, r4, #1
   28078:	str	r3, [ip]
   2807c:	add	r1, r1, #1
   28080:	add	ip, ip, #4
   28084:	ldr	r2, [r6, #8]
   28088:	sub	sl, r1, #1
   2808c:	cmp	r7, r2
   28090:	blt	28044 <ftello64@plt+0x169d4>
   28094:	ldr	r2, [r5, #8]
   28098:	cmp	r4, r2
   2809c:	blt	28aac <ftello64@plt+0x1743c>
   280a0:	add	r2, sp, #128	; 0x80
   280a4:	str	sl, [sp, #132]	; 0x84
   280a8:	mov	r3, #0
   280ac:	mov	r1, r8
   280b0:	add	r0, sp, #116	; 0x74
   280b4:	str	r3, [sp, #116]	; 0x74
   280b8:	bl	20034 <ftello64@plt+0xe9c4>
   280bc:	str	r0, [fp]
   280c0:	ldr	r0, [sp, #136]	; 0x88
   280c4:	bl	153e0 <ftello64@plt+0x3d70>
   280c8:	ldr	r7, [sp, #116]	; 0x74
   280cc:	cmp	r7, #0
   280d0:	bne	281d4 <ftello64@plt+0x16b64>
   280d4:	ldr	r3, [sp, #24]
   280d8:	add	fp, fp, #4
   280dc:	cmp	r3, fp
   280e0:	add	r9, r9, #4
   280e4:	bne	27fe4 <ftello64@plt+0x16974>
   280e8:	ldr	sl, [sp, #16]
   280ec:	ldr	r9, [sp, #32]
   280f0:	mov	r0, sl
   280f4:	ldr	fp, [sp, #12]
   280f8:	bl	153e0 <ftello64@plt+0x3d70>
   280fc:	b	2780c <ftello64@plt+0x1619c>
   28100:	ldr	r3, [r5, #8]
   28104:	cmp	r3, #0
   28108:	ble	28174 <ftello64@plt+0x16b04>
   2810c:	lsl	r0, r3, #2
   28110:	str	r3, [sp, #132]	; 0x84
   28114:	str	r3, [sp, #128]	; 0x80
   28118:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2811c:	cmp	r0, #0
   28120:	str	r0, [sp, #136]	; 0x88
   28124:	beq	28a84 <ftello64@plt+0x17414>
   28128:	ldr	r2, [r5, #8]
   2812c:	ldr	r1, [r5, #12]
   28130:	lsl	r2, r2, #2
   28134:	bl	1134c <memcpy@plt>
   28138:	add	r2, sp, #128	; 0x80
   2813c:	b	280a8 <ftello64@plt+0x16a38>
   28140:	lsl	r0, r3, #2
   28144:	str	r3, [sp, #132]	; 0x84
   28148:	str	r3, [sp, #128]	; 0x80
   2814c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   28150:	cmp	r0, #0
   28154:	str	r0, [sp, #136]	; 0x88
   28158:	beq	28a84 <ftello64@plt+0x17414>
   2815c:	ldr	r2, [r6, #8]
   28160:	ldr	r1, [r6, #12]
   28164:	lsl	r2, r2, #2
   28168:	bl	1134c <memcpy@plt>
   2816c:	add	r2, sp, #128	; 0x80
   28170:	b	280a8 <ftello64@plt+0x16a38>
   28174:	add	r2, sp, #128	; 0x80
   28178:	mov	r3, #0
   2817c:	str	r3, [sp, #128]	; 0x80
   28180:	str	r3, [r2, #4]
   28184:	str	r3, [r2, #8]
   28188:	b	280a8 <ftello64@plt+0x16a38>
   2818c:	ldr	r3, [r9]
   28190:	str	r3, [fp]
   28194:	b	280d4 <ftello64@plt+0x16a64>
   28198:	mov	r2, r3
   2819c:	mov	r3, ip
   281a0:	add	r1, r2, #1
   281a4:	mov	ip, r3
   281a8:	b	279e0 <ftello64@plt+0x16370>
   281ac:	sub	r2, r2, r7
   281b0:	ldr	r1, [r6, #12]
   281b4:	lsl	r2, r2, #2
   281b8:	add	r0, r0, sl, lsl #2
   281bc:	add	r1, r1, r7, lsl #2
   281c0:	bl	1134c <memcpy@plt>
   281c4:	ldr	r2, [r6, #8]
   281c8:	sub	r7, r2, r7
   281cc:	add	sl, sl, r7
   281d0:	b	280a0 <ftello64@plt+0x16a30>
   281d4:	ldr	sl, [sp, #16]
   281d8:	mov	r0, sl
   281dc:	bl	153e0 <ftello64@plt+0x3d70>
   281e0:	ldr	r0, [sp, #12]
   281e4:	bl	153e0 <ftello64@plt+0x3d70>
   281e8:	mov	r0, #0
   281ec:	bl	153e0 <ftello64@plt+0x3d70>
   281f0:	b	27bc0 <ftello64@plt+0x16550>
   281f4:	ldr	r3, [r0, r1, lsl #2]
   281f8:	cmp	fp, r3
   281fc:	beq	28214 <ftello64@plt+0x16ba4>
   28200:	mov	r1, fp
   28204:	ldr	r0, [sp, #16]
   28208:	bl	1b104 <ftello64@plt+0x9a94>
   2820c:	cmp	r0, #0
   28210:	beq	28970 <ftello64@plt+0x17300>
   28214:	ldr	r6, [r4, #4]
   28218:	cmp	r6, #0
   2821c:	ble	282d0 <ftello64@plt+0x16c60>
   28220:	ldr	r3, [sp, #24]
   28224:	ldr	r2, [r4, #8]
   28228:	mvn	fp, #0
   2822c:	ldr	r3, [r3, #8]
   28230:	mov	lr, #0
   28234:	str	r3, [sp, #40]	; 0x28
   28238:	sub	r3, r3, #1
   2823c:	str	r2, [sp, #36]	; 0x24
   28240:	str	r3, [sp, #44]	; 0x2c
   28244:	ldr	r3, [sp, #40]	; 0x28
   28248:	cmp	r3, #0
   2824c:	ble	282b4 <ftello64@plt+0x16c44>
   28250:	ldr	r3, [sp, #36]	; 0x24
   28254:	ldr	ip, [sp, #44]	; 0x2c
   28258:	mov	r1, #0
   2825c:	ldr	r4, [r3, lr, lsl #2]
   28260:	ldr	r3, [sp, #24]
   28264:	ldr	r0, [r3, #12]
   28268:	cmp	r1, ip
   2826c:	bcs	282a8 <ftello64@plt+0x16c38>
   28270:	add	r2, r1, ip
   28274:	lsr	r2, r2, #1
   28278:	ldr	r3, [r0, r2, lsl #2]
   2827c:	cmp	r4, r3
   28280:	ble	28298 <ftello64@plt+0x16c28>
   28284:	b	28348 <ftello64@plt+0x16cd8>
   28288:	ldr	ip, [r0, r3, lsl #2]
   2828c:	cmp	r4, ip
   28290:	bgt	28350 <ftello64@plt+0x16ce0>
   28294:	mov	r2, r3
   28298:	add	r3, r1, r2
   2829c:	cmp	r1, r2
   282a0:	lsr	r3, r3, #1
   282a4:	bcc	28288 <ftello64@plt+0x16c18>
   282a8:	ldr	r3, [r0, r1, lsl #2]
   282ac:	cmp	r4, r3
   282b0:	beq	2835c <ftello64@plt+0x16cec>
   282b4:	add	lr, lr, #1
   282b8:	cmp	r6, lr
   282bc:	bne	28244 <ftello64@plt+0x16bd4>
   282c0:	cmp	fp, #0
   282c4:	bge	27984 <ftello64@plt+0x16314>
   282c8:	cmn	fp, #2
   282cc:	beq	28970 <ftello64@plt+0x17300>
   282d0:	cmp	sl, #0
   282d4:	beq	27e10 <ftello64@plt+0x167a0>
   282d8:	ldr	r4, [sl]
   282dc:	cmp	r4, #0
   282e0:	beq	28bc0 <ftello64@plt+0x17550>
   282e4:	sub	r3, r4, #1
   282e8:	ldr	ip, [sl, #8]
   282ec:	add	lr, r3, r3, lsl #1
   282f0:	str	r3, [sl]
   282f4:	add	r4, ip, lr, lsl #3
   282f8:	mov	r2, r9
   282fc:	ldr	r1, [r4, #8]
   28300:	mov	r0, r5
   28304:	ldr	r7, [ip, lr, lsl #3]
   28308:	bl	1134c <memcpy@plt>
   2830c:	ldr	r1, [r4, #8]
   28310:	mov	r2, r9
   28314:	add	r1, r1, r9
   28318:	mov	r0, r8
   2831c:	bl	1134c <memcpy@plt>
   28320:	ldr	r0, [sp, #124]	; 0x7c
   28324:	bl	153e0 <ftello64@plt+0x3d70>
   28328:	ldr	r0, [r4, #8]
   2832c:	bl	153e0 <ftello64@plt+0x3d70>
   28330:	add	r3, r4, #12
   28334:	ldr	fp, [r4, #4]
   28338:	ldm	r3, {r0, r1, r2}
   2833c:	ldr	r3, [sp, #16]
   28340:	stm	r3, {r0, r1, r2}
   28344:	b	27984 <ftello64@plt+0x16314>
   28348:	mov	r3, r2
   2834c:	mov	r2, ip
   28350:	add	r1, r3, #1
   28354:	mov	ip, r2
   28358:	b	28268 <ftello64@plt+0x16bf8>
   2835c:	cmn	fp, #1
   28360:	bne	288dc <ftello64@plt+0x1726c>
   28364:	mov	fp, r4
   28368:	b	282b4 <ftello64@plt+0x16c44>
   2836c:	ldr	r3, [sp, #236]	; 0xec
   28370:	cmp	fp, r3
   28374:	bne	279c0 <ftello64@plt+0x16350>
   28378:	cmp	sl, #0
   2837c:	bne	28550 <ftello64@plt+0x16ee0>
   28380:	ldr	r0, [sp, #124]	; 0x7c
   28384:	ldr	r8, [sp, #12]
   28388:	bl	153e0 <ftello64@plt+0x3d70>
   2838c:	ldr	r0, [sp, #284]	; 0x11c
   28390:	cmp	r0, r8
   28394:	beq	283f4 <ftello64@plt+0x16d84>
   28398:	bl	153e0 <ftello64@plt+0x3d70>
   2839c:	mov	r4, #0
   283a0:	mov	r3, #16
   283a4:	cmp	sl, #0
   283a8:	str	r8, [sp, #284]	; 0x11c
   283ac:	str	r4, [sp, #276]	; 0x114
   283b0:	str	r3, [sp, #280]	; 0x118
   283b4:	beq	283f4 <ftello64@plt+0x16d84>
   283b8:	ldr	r6, [sl]
   283bc:	ldr	r7, [sl, #8]
   283c0:	cmp	r6, r4
   283c4:	ble	283ec <ftello64@plt+0x16d7c>
   283c8:	mov	r5, r7
   283cc:	ldr	r0, [r5, #20]
   283d0:	bl	153e0 <ftello64@plt+0x3d70>
   283d4:	add	r4, r4, #1
   283d8:	ldr	r0, [r5, #8]
   283dc:	bl	153e0 <ftello64@plt+0x3d70>
   283e0:	cmp	r6, r4
   283e4:	add	r5, r5, #24
   283e8:	bne	283cc <ftello64@plt+0x16d5c>
   283ec:	mov	r0, r7
   283f0:	bl	153e0 <ftello64@plt+0x3d70>
   283f4:	ldr	r7, [sp, #240]	; 0xf0
   283f8:	ldrb	r3, [sp, #216]	; 0xd8
   283fc:	ldr	r2, [sp, #468]	; 0x1d4
   28400:	ldr	r5, [sp, #168]	; 0xa8
   28404:	cmp	r3, #0
   28408:	movne	r1, r2
   2840c:	mov	r3, r2
   28410:	ldr	r4, [sp, #152]	; 0x98
   28414:	ldr	lr, [sp, #172]	; 0xac
   28418:	ldr	r0, [sp, #112]	; 0x70
   2841c:	addne	r3, r2, #4
   28420:	addne	r6, r1, r9
   28424:	bne	28500 <ftello64@plt+0x16e90>
   28428:	add	r1, r3, #4
   2842c:	add	ip, r3, r9
   28430:	ldr	r3, [r1, #-4]
   28434:	add	r2, r2, #8
   28438:	cmn	r3, #1
   2843c:	add	r3, r0, r3
   28440:	ldrne	lr, [r2, #-4]
   28444:	strne	r3, [r1, #-4]
   28448:	addne	r3, r0, lr
   2844c:	strne	r3, [r2, #-4]
   28450:	cmp	ip, r2
   28454:	add	r1, r1, #8
   28458:	bne	28430 <ftello64@plt+0x16dc0>
   2845c:	ldr	r3, [sp, #96]	; 0x60
   28460:	cmp	r3, #0
   28464:	ble	28498 <ftello64@plt+0x16e28>
   28468:	ldr	r2, [sp, #56]	; 0x38
   2846c:	ldr	r1, [sp, #468]	; 0x1d4
   28470:	add	r2, r3, r2
   28474:	ldr	r3, [sp, #468]	; 0x1d4
   28478:	add	r2, r1, r2, lsl #3
   2847c:	add	r3, r3, r9
   28480:	mvn	r1, #0
   28484:	str	r1, [r3]
   28488:	str	r1, [r3, #4]
   2848c:	add	r3, r3, #8
   28490:	cmp	r3, r2
   28494:	bne	28484 <ftello64@plt+0x16e14>
   28498:	ldr	r3, [sp, #28]
   2849c:	ldr	r3, [r3, #132]	; 0x84
   284a0:	cmp	r3, #0
   284a4:	beq	271ec <ftello64@plt+0x15b7c>
   284a8:	ldr	r0, [sp, #468]	; 0x1d4
   284ac:	mov	ip, #0
   284b0:	mov	lr, r0
   284b4:	b	284ec <ftello64@plt+0x16e7c>
   284b8:	ldr	r1, [r3]
   284bc:	cmp	ip, r1
   284c0:	add	r4, r1, #1
   284c4:	mov	ip, r2
   284c8:	beq	284e4 <ftello64@plt+0x16e74>
   284cc:	ldr	r2, [lr, r4, lsl #3]
   284d0:	str	r2, [r0, #8]
   284d4:	ldr	r2, [r3]
   284d8:	add	r2, lr, r2, lsl #3
   284dc:	ldr	r2, [r2, #12]
   284e0:	str	r2, [r0, #12]
   284e4:	add	r3, r3, #4
   284e8:	add	r0, r0, #8
   284ec:	ldr	r1, [sp, #56]	; 0x38
   284f0:	add	r2, ip, #1
   284f4:	cmp	r2, r1
   284f8:	bne	284b8 <ftello64@plt+0x16e48>
   284fc:	b	271ec <ftello64@plt+0x15b7c>
   28500:	ldr	r1, [r3, #-4]
   28504:	cmn	r1, #1
   28508:	beq	2853c <ftello64@plt+0x16ecc>
   2850c:	cmp	r1, r5
   28510:	moveq	r1, lr
   28514:	ldrne	r1, [r4, r1, lsl #2]
   28518:	str	r1, [r3, #-4]
   2851c:	ldr	ip, [r2, #4]
   28520:	add	r1, r1, r0
   28524:	cmp	r5, ip
   28528:	moveq	ip, lr
   2852c:	ldrne	ip, [r4, ip, lsl #2]
   28530:	str	r1, [r3, #-4]
   28534:	add	ip, ip, r0
   28538:	str	ip, [r2, #4]
   2853c:	add	r2, r2, #8
   28540:	cmp	r2, r6
   28544:	add	r3, r3, #8
   28548:	bne	28500 <ftello64@plt+0x16e90>
   2854c:	b	2845c <ftello64@plt+0x16dec>
   28550:	mov	r2, r5
   28554:	mov	r3, #0
   28558:	b	2856c <ftello64@plt+0x16efc>
   2855c:	ldr	r1, [sp, #56]	; 0x38
   28560:	add	r2, r2, #8
   28564:	cmp	r1, r3
   28568:	beq	28c40 <ftello64@plt+0x175d0>
   2856c:	ldr	r1, [r5, r3, lsl #3]
   28570:	add	r3, r3, #1
   28574:	cmp	r1, #0
   28578:	blt	2855c <ftello64@plt+0x16eec>
   2857c:	ldr	r1, [r2, #4]
   28580:	cmn	r1, #1
   28584:	bne	2855c <ftello64@plt+0x16eec>
   28588:	ldr	r3, [sl]
   2858c:	cmp	r3, #0
   28590:	beq	28c40 <ftello64@plt+0x175d0>
   28594:	sub	r3, r3, #1
   28598:	ldr	ip, [sl, #8]
   2859c:	add	lr, r3, r3, lsl #1
   285a0:	str	r3, [sl]
   285a4:	add	r4, ip, lr, lsl #3
   285a8:	mov	r2, r9
   285ac:	ldr	r1, [r4, #8]
   285b0:	mov	r0, r5
   285b4:	ldr	r7, [ip, lr, lsl #3]
   285b8:	bl	1134c <memcpy@plt>
   285bc:	ldr	r1, [r4, #8]
   285c0:	mov	r2, r9
   285c4:	add	r1, r1, r9
   285c8:	mov	r0, r8
   285cc:	bl	1134c <memcpy@plt>
   285d0:	ldr	r0, [sp, #124]	; 0x7c
   285d4:	bl	153e0 <ftello64@plt+0x3d70>
   285d8:	ldr	r0, [r4, #8]
   285dc:	bl	153e0 <ftello64@plt+0x3d70>
   285e0:	add	r3, r4, #12
   285e4:	ldr	fp, [r4, #4]
   285e8:	ldm	r3, {r0, r1, r2}
   285ec:	ldr	r3, [sp, #16]
   285f0:	str	fp, [sp, #24]
   285f4:	lsl	r6, fp, #3
   285f8:	stm	r3, {r0, r1, r2}
   285fc:	b	27a2c <ftello64@plt+0x163bc>
   28600:	ldrb	r1, [r3, #6]
   28604:	tst	r1, #16
   28608:	bne	28828 <ftello64@plt+0x171b8>
   2860c:	cmp	r2, #4
   28610:	beq	287a0 <ftello64@plt+0x17130>
   28614:	ldr	r0, [sp, #144]	; 0x90
   28618:	sub	r1, r2, #1
   2861c:	ldrb	r2, [r0, r7]
   28620:	cmp	r1, #6
   28624:	ldrls	pc, [pc, r1, lsl #2]
   28628:	b	282d0 <ftello64@plt+0x16c60>
   2862c:	muleq	r2, r0, r7
   28630:	ldrdeq	r8, [r2], -r0
   28634:	andeq	r8, r2, r0, ror r7
   28638:	ldrdeq	r8, [r2], -r0
   2863c:	andeq	r8, r2, r0, asr r6
   28640:	ldrdeq	r8, [r2], -r0
   28644:	andeq	r8, r2, r8, asr #12
   28648:	tst	r2, #128	; 0x80
   2864c:	bne	282d0 <ftello64@plt+0x16c60>
   28650:	cmp	r2, #10
   28654:	beq	288c8 <ftello64@plt+0x17258>
   28658:	cmp	r2, #0
   2865c:	bne	28670 <ftello64@plt+0x17000>
   28660:	ldr	r2, [sp, #224]	; 0xe0
   28664:	ldr	r2, [r2, #128]	; 0x80
   28668:	tst	r2, #128	; 0x80
   2866c:	bne	282d0 <ftello64@plt+0x16c60>
   28670:	ldr	r6, [r3, #4]
   28674:	ldr	r3, [pc, #-2536]	; 27c94 <ftello64@plt+0x16624>
   28678:	tst	r6, r3
   2867c:	beq	286d0 <ftello64@plt+0x17060>
   28680:	ldr	r2, [sp, #228]	; 0xe4
   28684:	mov	r1, r7
   28688:	add	r0, sp, #140	; 0x8c
   2868c:	bl	1b7cc <ftello64@plt+0xa15c>
   28690:	ldr	r3, [pc, #-2560]	; 27c98 <ftello64@plt+0x16628>
   28694:	and	r3, r3, r6, lsr #8
   28698:	tst	r3, #4
   2869c:	beq	288b4 <ftello64@plt+0x17244>
   286a0:	tst	r0, #1
   286a4:	beq	282d0 <ftello64@plt+0x16c60>
   286a8:	tst	r3, #8
   286ac:	bne	282d0 <ftello64@plt+0x16c60>
   286b0:	tst	r3, #32
   286b4:	beq	286c0 <ftello64@plt+0x17050>
   286b8:	tst	r0, #2
   286bc:	beq	282d0 <ftello64@plt+0x16c60>
   286c0:	tst	r3, #128	; 0x80
   286c4:	beq	286d0 <ftello64@plt+0x17060>
   286c8:	tst	r0, #8
   286cc:	beq	282d0 <ftello64@plt+0x16c60>
   286d0:	ldr	r3, [r4, #12]
   286d4:	ldr	r2, [sp, #24]
   286d8:	add	r7, r7, #1
   286dc:	ldr	fp, [r3, r2, lsl #2]
   286e0:	cmp	sl, #0
   286e4:	beq	28764 <ftello64@plt+0x170f4>
   286e8:	ldr	r3, [sp, #232]	; 0xe8
   286ec:	cmp	r7, r3
   286f0:	bgt	282d8 <ftello64@plt+0x16c68>
   286f4:	ldr	r3, [sp, #240]	; 0xf0
   286f8:	ldr	r3, [r3, r7, lsl #2]
   286fc:	cmp	r3, #0
   28700:	beq	282d8 <ftello64@plt+0x16c68>
   28704:	ldr	r2, [r3, #8]
   28708:	cmp	r2, #0
   2870c:	ble	282d8 <ftello64@plt+0x16c68>
   28710:	ldr	ip, [r3, #12]
   28714:	sub	r2, r2, #1
   28718:	mov	r0, #0
   2871c:	cmp	r0, r2
   28720:	bcs	28758 <ftello64@plt+0x170e8>
   28724:	add	r3, r0, r2
   28728:	lsr	r3, r3, #1
   2872c:	b	28744 <ftello64@plt+0x170d4>
   28730:	add	r1, r3, r0
   28734:	cmp	r3, r0
   28738:	mov	r2, r3
   2873c:	lsr	r3, r1, #1
   28740:	bls	28758 <ftello64@plt+0x170e8>
   28744:	ldr	r1, [ip, r3, lsl #2]
   28748:	cmp	r1, fp
   2874c:	bge	28730 <ftello64@plt+0x170c0>
   28750:	add	r0, r3, #1
   28754:	b	2871c <ftello64@plt+0x170ac>
   28758:	ldr	r3, [ip, r0, lsl #2]
   2875c:	cmp	r3, fp
   28760:	bne	282d8 <ftello64@plt+0x16c68>
   28764:	mov	r3, #0
   28768:	str	r3, [sp, #120]	; 0x78
   2876c:	b	282c0 <ftello64@plt+0x16c50>
   28770:	ldr	r1, [r3]
   28774:	asr	r0, r2, #5
   28778:	and	r2, r2, #31
   2877c:	ldr	r1, [r1, r0, lsl #2]
   28780:	lsr	r2, r1, r2
   28784:	tst	r2, #1
   28788:	bne	28670 <ftello64@plt+0x17000>
   2878c:	b	282d0 <ftello64@plt+0x16c60>
   28790:	ldrb	r1, [r3]
   28794:	cmp	r1, r2
   28798:	bne	282d0 <ftello64@plt+0x16c60>
   2879c:	b	28670 <ftello64@plt+0x17000>
   287a0:	ldr	r3, [r3]
   287a4:	ldr	r2, [sp, #56]	; 0x38
   287a8:	add	r3, r3, #1
   287ac:	cmp	r2, r3
   287b0:	ble	288a8 <ftello64@plt+0x17238>
   287b4:	add	r2, r5, r3, lsl #3
   287b8:	ldr	r0, [r5, r3, lsl #3]
   287bc:	ldr	r2, [r2, #4]
   287c0:	cmp	sl, #0
   287c4:	sub	r3, r2, r0
   287c8:	beq	28854 <ftello64@plt+0x171e4>
   287cc:	cmn	r0, #1
   287d0:	beq	282d8 <ftello64@plt+0x16c68>
   287d4:	cmn	r2, #1
   287d8:	beq	282d8 <ftello64@plt+0x16c68>
   287dc:	cmp	r3, #0
   287e0:	beq	2885c <ftello64@plt+0x171ec>
   287e4:	ldr	r2, [sp, #168]	; 0xa8
   287e8:	ldr	r1, [sp, #144]	; 0x90
   287ec:	sub	r2, r2, r7
   287f0:	cmp	r3, r2
   287f4:	bgt	282d8 <ftello64@plt+0x16c68>
   287f8:	add	r0, r1, r0
   287fc:	mov	r2, r3
   28800:	add	r1, r1, r7
   28804:	str	r3, [sp, #24]
   28808:	bl	11388 <memcmp@plt>
   2880c:	ldr	r3, [sp, #24]
   28810:	cmp	r0, #0
   28814:	bne	282d8 <ftello64@plt+0x16c68>
   28818:	ldr	r2, [r4, #12]
   2881c:	add	r7, r7, r3
   28820:	ldr	fp, [r2, fp, lsl #2]
   28824:	b	286e0 <ftello64@plt+0x17070>
   28828:	add	r3, sp, #140	; 0x8c
   2882c:	str	r7, [sp]
   28830:	mov	r2, fp
   28834:	add	r1, r4, #128	; 0x80
   28838:	bl	1d2a8 <ftello64@plt+0xbc38>
   2883c:	subs	r3, r0, #0
   28840:	bne	28818 <ftello64@plt+0x171a8>
   28844:	ldr	r3, [r4]
   28848:	add	r3, r3, r6
   2884c:	ldrb	r2, [r3, #4]
   28850:	b	28614 <ftello64@plt+0x16fa4>
   28854:	cmp	r3, #0
   28858:	bne	28818 <ftello64@plt+0x171a8>
   2885c:	mov	r1, fp
   28860:	ldr	r0, [sp, #16]
   28864:	bl	1b104 <ftello64@plt+0x9a94>
   28868:	cmp	r0, #0
   2886c:	beq	28970 <ftello64@plt+0x17300>
   28870:	add	fp, fp, fp, lsl #1
   28874:	ldr	r3, [r4, #20]
   28878:	ldr	r1, [sp, #240]	; 0xf0
   2887c:	add	r3, r3, fp, lsl #2
   28880:	ldr	r2, [r3, #8]
   28884:	ldr	r3, [r1, r7, lsl #2]
   28888:	ldr	fp, [r2]
   2888c:	add	r1, r3, #12
   28890:	mov	r2, fp
   28894:	ldr	r0, [r3, #8]
   28898:	bl	1b220 <ftello64@plt+0x9bb0>
   2889c:	cmp	r0, #0
   288a0:	beq	28844 <ftello64@plt+0x171d4>
   288a4:	b	282c0 <ftello64@plt+0x16c50>
   288a8:	cmp	sl, #0
   288ac:	bne	282d8 <ftello64@plt+0x16c68>
   288b0:	b	2885c <ftello64@plt+0x171ec>
   288b4:	tst	r3, #8
   288b8:	beq	286b0 <ftello64@plt+0x17040>
   288bc:	tst	r0, #1
   288c0:	beq	286b0 <ftello64@plt+0x17040>
   288c4:	b	282d0 <ftello64@plt+0x16c60>
   288c8:	ldr	r2, [sp, #224]	; 0xe0
   288cc:	ldr	r2, [r2, #128]	; 0x80
   288d0:	tst	r2, #64	; 0x40
   288d4:	bne	28670 <ftello64@plt+0x17000>
   288d8:	b	282d0 <ftello64@plt+0x16c60>
   288dc:	mov	r2, fp
   288e0:	add	r1, sp, #124	; 0x7c
   288e4:	ldr	r0, [sp, #120]	; 0x78
   288e8:	bl	1b220 <ftello64@plt+0x9bb0>
   288ec:	cmp	r0, #0
   288f0:	bne	28bb8 <ftello64@plt+0x17548>
   288f4:	cmp	sl, #0
   288f8:	beq	282c0 <ftello64@plt+0x16c50>
   288fc:	ldr	r6, [sl]
   28900:	ldr	r3, [sl, #4]
   28904:	add	r2, r6, #1
   28908:	cmp	r2, r3
   2890c:	str	r2, [sl]
   28910:	ldrne	r2, [sl, #8]
   28914:	beq	289f0 <ftello64@plt+0x17380>
   28918:	add	r3, r6, r6, lsl #1
   2891c:	ldr	r0, [sp, #32]
   28920:	add	r6, r2, r3, lsl #3
   28924:	str	r7, [r2, r3, lsl #3]
   28928:	str	r4, [r6, #4]
   2892c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   28930:	cmp	r0, #0
   28934:	str	r0, [r6, #8]
   28938:	beq	28970 <ftello64@plt+0x17300>
   2893c:	mov	r2, r9
   28940:	mov	r1, r5
   28944:	bl	1134c <memcpy@plt>
   28948:	ldr	r0, [r6, #8]
   2894c:	mov	r2, r9
   28950:	mov	r1, r8
   28954:	add	r0, r0, r9
   28958:	bl	1134c <memcpy@plt>
   2895c:	ldr	r1, [sp, #16]
   28960:	add	r0, r6, #12
   28964:	bl	1b4c4 <ftello64@plt+0x9e54>
   28968:	cmp	r0, #0
   2896c:	beq	282c0 <ftello64@plt+0x16c50>
   28970:	ldr	r0, [sp, #124]	; 0x7c
   28974:	ldr	r8, [sp, #12]
   28978:	bl	153e0 <ftello64@plt+0x3d70>
   2897c:	ldr	r0, [sp, #284]	; 0x11c
   28980:	cmp	r0, r8
   28984:	beq	2898c <ftello64@plt+0x1731c>
   28988:	bl	153e0 <ftello64@plt+0x3d70>
   2898c:	mov	r4, #0
   28990:	mov	r3, #16
   28994:	cmp	sl, #0
   28998:	str	r8, [sp, #284]	; 0x11c
   2899c:	str	r4, [sp, #276]	; 0x114
   289a0:	str	r3, [sp, #280]	; 0x118
   289a4:	beq	28ad4 <ftello64@plt+0x17464>
   289a8:	ldr	r7, [sl]
   289ac:	ldr	r6, [sl, #8]
   289b0:	cmp	r7, r4
   289b4:	ble	289dc <ftello64@plt+0x1736c>
   289b8:	mov	r5, r6
   289bc:	ldr	r0, [r5, #20]
   289c0:	bl	153e0 <ftello64@plt+0x3d70>
   289c4:	add	r4, r4, #1
   289c8:	ldr	r0, [r5, #8]
   289cc:	bl	153e0 <ftello64@plt+0x3d70>
   289d0:	cmp	r7, r4
   289d4:	add	r5, r5, #24
   289d8:	bne	289bc <ftello64@plt+0x1734c>
   289dc:	mov	r0, r6
   289e0:	bl	153e0 <ftello64@plt+0x3d70>
   289e4:	mov	r3, #12
   289e8:	str	r3, [sp, #48]	; 0x30
   289ec:	b	27e34 <ftello64@plt+0x167c4>
   289f0:	lsl	r3, r2, #1
   289f4:	add	r2, r3, r2
   289f8:	ldr	r0, [sl, #8]
   289fc:	lsl	r1, r2, #4
   28a00:	str	r3, [sp, #24]
   28a04:	bl	2d2d8 <ftello64@plt+0x1bc68>
   28a08:	subs	r2, r0, #0
   28a0c:	beq	28970 <ftello64@plt+0x17300>
   28a10:	ldr	r3, [sp, #24]
   28a14:	str	r2, [sl, #8]
   28a18:	str	r3, [sl, #4]
   28a1c:	b	28918 <ftello64@plt+0x172a8>
   28a20:	ldr	r3, [r1]
   28a24:	ldr	r0, [sp, #56]	; 0x38
   28a28:	add	r3, r3, #1
   28a2c:	cmp	r0, r3
   28a30:	ble	279b8 <ftello64@plt+0x16348>
   28a34:	ldr	r0, [r5, r3, lsl #3]
   28a38:	add	r2, r5, r3, lsl #3
   28a3c:	cmp	r0, r7
   28a40:	blt	28a68 <ftello64@plt+0x173f8>
   28a44:	ldrb	r1, [r1, #6]
   28a48:	tst	r1, #8
   28a4c:	beq	28a5c <ftello64@plt+0x173ec>
   28a50:	ldr	r3, [r8, r3, lsl #3]
   28a54:	cmn	r3, #1
   28a58:	bne	28d00 <ftello64@plt+0x17690>
   28a5c:	str	r7, [r2, #4]
   28a60:	ldr	r2, [r5, #4]
   28a64:	b	279b8 <ftello64@plt+0x16348>
   28a68:	str	r7, [r2, #4]
   28a6c:	mov	r1, r5
   28a70:	mov	r2, r9
   28a74:	mov	r0, r8
   28a78:	bl	1134c <memcpy@plt>
   28a7c:	ldr	r2, [r5, #4]
   28a80:	b	279b8 <ftello64@plt+0x16348>
   28a84:	ldr	sl, [sp, #16]
   28a88:	ldr	fp, [sp, #12]
   28a8c:	mov	r0, sl
   28a90:	bl	153e0 <ftello64@plt+0x3d70>
   28a94:	mov	r0, fp
   28a98:	bl	153e0 <ftello64@plt+0x3d70>
   28a9c:	mov	r0, #0
   28aa0:	bl	153e0 <ftello64@plt+0x3d70>
   28aa4:	mov	r7, #12
   28aa8:	b	27bc8 <ftello64@plt+0x16558>
   28aac:	sub	r2, r2, r4
   28ab0:	ldr	r1, [r5, #12]
   28ab4:	lsl	r2, r2, #2
   28ab8:	add	r0, r0, sl, lsl #2
   28abc:	add	r1, r1, r4, lsl #2
   28ac0:	bl	1134c <memcpy@plt>
   28ac4:	ldr	r2, [r5, #8]
   28ac8:	sub	r4, r2, r4
   28acc:	add	sl, sl, r4
   28ad0:	b	280a0 <ftello64@plt+0x16a30>
   28ad4:	mov	r3, #12
   28ad8:	str	r3, [sp, #48]	; 0x30
   28adc:	b	27e34 <ftello64@plt+0x167c4>
   28ae0:	ldr	r3, [sp, #44]	; 0x2c
   28ae4:	mov	r1, #16
   28ae8:	str	r1, [sp, #280]	; 0x118
   28aec:	ldr	r3, [r3]
   28af0:	ldr	r1, [sp, #56]	; 0x38
   28af4:	mov	ip, r3
   28af8:	str	r3, [sp, #20]
   28afc:	add	r3, sp, #116	; 0x74
   28b00:	mov	r0, r3
   28b04:	str	r3, [sp, #16]
   28b08:	mov	r3, #0
   28b0c:	mov	sl, r3
   28b10:	add	r8, sp, #288	; 0x120
   28b14:	mov	r2, #2
   28b18:	str	r3, [sp, #276]	; 0x114
   28b1c:	str	r8, [sp, #284]	; 0x11c
   28b20:	str	r3, [sp, #128]	; 0x80
   28b24:	ldr	fp, [ip, #72]	; 0x48
   28b28:	str	r3, [sp, #136]	; 0x88
   28b2c:	str	r3, [sp, #116]	; 0x74
   28b30:	str	r2, [sp, #132]	; 0x84
   28b34:	str	r3, [r0, #4]
   28b38:	str	r3, [r0, #8]
   28b3c:	mov	r3, #8
   28b40:	mov	r2, r8
   28b44:	add	r0, sp, #276	; 0x114
   28b48:	bl	2d40c <ftello64@plt+0x1bd9c>
   28b4c:	cmp	r0, #0
   28b50:	bne	27948 <ftello64@plt+0x162d8>
   28b54:	ldr	r0, [sp, #284]	; 0x11c
   28b58:	cmp	r0, r8
   28b5c:	beq	28b64 <ftello64@plt+0x174f4>
   28b60:	bl	153e0 <ftello64@plt+0x3d70>
   28b64:	mov	r4, #0
   28b68:	mov	r3, #16
   28b6c:	cmp	sl, #0
   28b70:	str	r8, [sp, #284]	; 0x11c
   28b74:	str	r4, [sp, #276]	; 0x114
   28b78:	str	r3, [sp, #280]	; 0x118
   28b7c:	beq	28ad4 <ftello64@plt+0x17464>
   28b80:	ldr	r7, [sl]
   28b84:	ldr	r6, [sl, #8]
   28b88:	cmp	r7, #0
   28b8c:	ble	289dc <ftello64@plt+0x1736c>
   28b90:	mov	r5, r6
   28b94:	ldr	r0, [r5, #20]
   28b98:	bl	153e0 <ftello64@plt+0x3d70>
   28b9c:	add	r4, r4, #1
   28ba0:	ldr	r0, [r5, #8]
   28ba4:	bl	153e0 <ftello64@plt+0x3d70>
   28ba8:	cmp	r7, r4
   28bac:	add	r5, r5, #24
   28bb0:	bne	28b94 <ftello64@plt+0x17524>
   28bb4:	b	289dc <ftello64@plt+0x1736c>
   28bb8:	mov	fp, r4
   28bbc:	b	282c0 <ftello64@plt+0x16c50>
   28bc0:	ldr	r0, [sp, #124]	; 0x7c
   28bc4:	ldr	r8, [sp, #12]
   28bc8:	bl	153e0 <ftello64@plt+0x3d70>
   28bcc:	ldr	r0, [sp, #284]	; 0x11c
   28bd0:	cmp	r0, r8
   28bd4:	beq	28c28 <ftello64@plt+0x175b8>
   28bd8:	bl	153e0 <ftello64@plt+0x3d70>
   28bdc:	ldr	r7, [sl]
   28be0:	mov	r3, #16
   28be4:	cmp	r7, #0
   28be8:	str	r4, [sp, #276]	; 0x114
   28bec:	ldrgt	r6, [sl, #8]
   28bf0:	str	r8, [sp, #284]	; 0x11c
   28bf4:	str	r3, [sp, #280]	; 0x118
   28bf8:	movgt	r5, r6
   28bfc:	ble	28c38 <ftello64@plt+0x175c8>
   28c00:	ldr	r0, [r5, #20]
   28c04:	bl	153e0 <ftello64@plt+0x3d70>
   28c08:	add	r4, r4, #1
   28c0c:	ldr	r0, [r5, #8]
   28c10:	bl	153e0 <ftello64@plt+0x3d70>
   28c14:	cmp	r4, r7
   28c18:	add	r5, r5, #24
   28c1c:	bne	28c00 <ftello64@plt+0x17590>
   28c20:	mov	r0, r6
   28c24:	b	27e28 <ftello64@plt+0x167b8>
   28c28:	mov	r3, #16
   28c2c:	str	r4, [sp, #276]	; 0x114
   28c30:	str	r8, [sp, #284]	; 0x11c
   28c34:	str	r3, [sp, #280]	; 0x118
   28c38:	ldr	r6, [sl, #8]
   28c3c:	b	28c20 <ftello64@plt+0x175b0>
   28c40:	ldr	r0, [sp, #124]	; 0x7c
   28c44:	ldr	r8, [sp, #12]
   28c48:	bl	153e0 <ftello64@plt+0x3d70>
   28c4c:	ldr	r0, [sp, #284]	; 0x11c
   28c50:	cmp	r0, r8
   28c54:	bne	28398 <ftello64@plt+0x16d28>
   28c58:	b	2839c <ftello64@plt+0x16d2c>
   28c5c:	ldr	r0, [sp, #124]	; 0x7c
   28c60:	ldr	r8, [sp, #12]
   28c64:	bl	153e0 <ftello64@plt+0x3d70>
   28c68:	ldr	r0, [sp, #284]	; 0x11c
   28c6c:	cmp	r0, r8
   28c70:	beq	28c78 <ftello64@plt+0x17608>
   28c74:	bl	153e0 <ftello64@plt+0x3d70>
   28c78:	mov	r4, #0
   28c7c:	mov	r3, #16
   28c80:	cmp	sl, #0
   28c84:	str	r8, [sp, #284]	; 0x11c
   28c88:	str	r4, [sp, #276]	; 0x114
   28c8c:	str	r3, [sp, #280]	; 0x118
   28c90:	beq	283f4 <ftello64@plt+0x16d84>
   28c94:	ldr	r6, [sl]
   28c98:	ldr	r7, [sl, #8]
   28c9c:	cmp	r6, r4
   28ca0:	ble	283ec <ftello64@plt+0x16d7c>
   28ca4:	mov	r5, r7
   28ca8:	ldr	r0, [r5, #20]
   28cac:	bl	153e0 <ftello64@plt+0x3d70>
   28cb0:	add	r4, r4, #1
   28cb4:	ldr	r0, [r5, #8]
   28cb8:	bl	153e0 <ftello64@plt+0x3d70>
   28cbc:	cmp	r4, r6
   28cc0:	add	r5, r5, #24
   28cc4:	bne	28ca8 <ftello64@plt+0x17638>
   28cc8:	b	283ec <ftello64@plt+0x16d7c>
   28ccc:	add	sl, sp, #128	; 0x80
   28cd0:	b	28b3c <ftello64@plt+0x174cc>
   28cd4:	ldr	r3, [r0, fp, lsl #3]
   28cd8:	ldr	r1, [sp, #56]	; 0x38
   28cdc:	add	r3, r3, #1
   28ce0:	cmp	r1, r3
   28ce4:	ble	279b8 <ftello64@plt+0x16348>
   28ce8:	add	r2, r5, r3, lsl #3
   28cec:	str	r7, [r5, r3, lsl #3]
   28cf0:	mvn	r3, #0
   28cf4:	str	r3, [r2, #4]
   28cf8:	ldr	r2, [r5, #4]
   28cfc:	b	279b8 <ftello64@plt+0x16348>
   28d00:	mov	r2, r9
   28d04:	mov	r1, r8
   28d08:	mov	r0, r5
   28d0c:	bl	1134c <memcpy@plt>
   28d10:	ldr	r2, [r5, #4]
   28d14:	b	279b8 <ftello64@plt+0x16348>
   28d18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28d1c:	sub	sp, sp, #12
   28d20:	ldrb	ip, [r1, #28]
   28d24:	ldr	r4, [r2, #4]
   28d28:	ldr	r5, [r1]
   28d2c:	adds	r3, r4, #0
   28d30:	movne	r3, #1
   28d34:	ands	r3, r3, ip, lsr #4
   28d38:	beq	28d58 <ftello64@plt+0x176e8>
   28d3c:	ldr	r3, [r2, #20]
   28d40:	cmp	r3, #31
   28d44:	bgt	28fa0 <ftello64@plt+0x17930>
   28d48:	ldr	r1, [r5, #80]	; 0x50
   28d4c:	lsr	r3, r1, r3
   28d50:	tst	r3, #1
   28d54:	beq	28fa0 <ftello64@plt+0x17930>
   28d58:	mov	r8, r2
   28d5c:	ldr	r2, [r5, #64]	; 0x40
   28d60:	mov	sl, #0
   28d64:	cmp	r2, #31
   28d68:	mov	r9, r0
   28d6c:	mov	r6, sp
   28d70:	str	sl, [sp, #4]
   28d74:	str	sl, [sp]
   28d78:	beq	28fc4 <ftello64@plt+0x17954>
   28d7c:	lsl	r3, r2, #5
   28d80:	ldr	r7, [r5, #56]	; 0x38
   28d84:	add	r2, r2, #1
   28d88:	add	ip, r3, #4
   28d8c:	mov	r1, #8
   28d90:	add	r3, r7, r3
   28d94:	strb	r1, [sp, #4]
   28d98:	ldm	r6, {r0, r1}
   28d9c:	add	lr, r3, #24
   28da0:	str	r2, [r5, #64]	; 0x40
   28da4:	mov	r2, #0
   28da8:	str	r2, [r3, #4]
   28dac:	str	r2, [r3, #8]
   28db0:	str	r2, [r3, #12]
   28db4:	stm	lr, {r0, r1}
   28db8:	ldrb	r1, [r3, #30]
   28dbc:	add	r7, r7, ip
   28dc0:	mvn	r0, #0
   28dc4:	and	r1, r1, #243	; 0xf3
   28dc8:	str	r2, [r3, #16]
   28dcc:	str	r2, [r3, #20]
   28dd0:	strb	r1, [r3, #30]
   28dd4:	str	r0, [r3, #32]
   28dd8:	ldr	r2, [r5, #64]	; 0x40
   28ddc:	mov	fp, #0
   28de0:	cmp	r2, #31
   28de4:	str	fp, [sp]
   28de8:	str	fp, [r6, #4]
   28dec:	beq	28ff0 <ftello64@plt+0x17980>
   28df0:	lsl	r3, r2, #5
   28df4:	ldr	sl, [r5, #56]	; 0x38
   28df8:	add	r2, r2, #1
   28dfc:	add	ip, r3, #4
   28e00:	mov	r1, #9
   28e04:	add	r3, sl, r3
   28e08:	strb	r1, [sp, #4]
   28e0c:	ldm	r6, {r0, r1}
   28e10:	add	lr, r3, #24
   28e14:	str	r2, [r5, #64]	; 0x40
   28e18:	mov	r2, #0
   28e1c:	str	r2, [r3, #4]
   28e20:	str	r2, [r3, #8]
   28e24:	str	r2, [r3, #12]
   28e28:	stm	lr, {r0, r1}
   28e2c:	ldrb	r1, [r3, #30]
   28e30:	add	sl, sl, ip
   28e34:	mvn	r0, #0
   28e38:	and	r1, r1, #243	; 0xf3
   28e3c:	str	r2, [r3, #16]
   28e40:	str	r2, [r3, #20]
   28e44:	strb	r1, [r3, #30]
   28e48:	str	r0, [r3, #32]
   28e4c:	cmp	r4, #0
   28e50:	moveq	fp, sl
   28e54:	beq	28ed0 <ftello64@plt+0x17860>
   28e58:	ldr	r2, [r5, #64]	; 0x40
   28e5c:	mov	fp, #0
   28e60:	cmp	r2, #31
   28e64:	str	fp, [sp]
   28e68:	str	fp, [r6, #4]
   28e6c:	beq	29048 <ftello64@plt+0x179d8>
   28e70:	lsl	r3, r2, #5
   28e74:	ldr	ip, [r5, #56]	; 0x38
   28e78:	add	r2, r2, #1
   28e7c:	add	fp, r3, #4
   28e80:	mov	r1, #16
   28e84:	add	r3, ip, r3
   28e88:	strb	r1, [sp, #4]
   28e8c:	ldm	r6, {r0, r1}
   28e90:	str	r2, [r5, #64]	; 0x40
   28e94:	add	lr, r3, #24
   28e98:	mov	r2, #0
   28e9c:	add	fp, ip, fp
   28ea0:	stmib	r3, {r2, r4, sl}
   28ea4:	cmp	sl, r2
   28ea8:	stm	lr, {r0, r1}
   28eac:	ldrb	r1, [r3, #30]
   28eb0:	mvn	r0, #0
   28eb4:	str	r2, [r3, #16]
   28eb8:	and	r1, r1, #243	; 0xf3
   28ebc:	str	r2, [r3, #20]
   28ec0:	strb	r1, [r3, #30]
   28ec4:	str	r0, [r3, #32]
   28ec8:	str	fp, [r4]
   28ecc:	strne	fp, [sl]
   28ed0:	ldr	r2, [r5, #64]	; 0x40
   28ed4:	mov	r4, #0
   28ed8:	cmp	r2, #31
   28edc:	str	r4, [sp]
   28ee0:	str	r4, [r6, #4]
   28ee4:	beq	2901c <ftello64@plt+0x179ac>
   28ee8:	lsl	r3, r2, #5
   28eec:	ldr	ip, [r5, #56]	; 0x38
   28ef0:	add	r2, r2, #1
   28ef4:	add	r4, r3, #4
   28ef8:	mov	r1, #16
   28efc:	add	r3, ip, r3
   28f00:	strb	r1, [sp, #4]
   28f04:	ldm	r6, {r0, r1}
   28f08:	str	r2, [r5, #64]	; 0x40
   28f0c:	add	r2, r3, #24
   28f10:	mov	lr, #0
   28f14:	str	r7, [r3, #8]
   28f18:	str	fp, [r3, #12]
   28f1c:	str	lr, [r3, #4]
   28f20:	stm	r2, {r0, r1}
   28f24:	ldrb	r2, [r3, #30]
   28f28:	cmp	r7, lr
   28f2c:	mvn	r1, #0
   28f30:	and	r2, r2, #243	; 0xf3
   28f34:	add	r4, ip, r4
   28f38:	str	lr, [r3, #16]
   28f3c:	str	lr, [r3, #20]
   28f40:	strb	r2, [r3, #30]
   28f44:	str	r1, [r3, #32]
   28f48:	strne	r4, [r7]
   28f4c:	cmp	fp, #0
   28f50:	beq	28fac <ftello64@plt+0x1793c>
   28f54:	cmp	r4, #0
   28f58:	str	r4, [fp]
   28f5c:	beq	28fac <ftello64@plt+0x1793c>
   28f60:	cmp	sl, #0
   28f64:	cmpne	r7, #0
   28f68:	beq	28fac <ftello64@plt+0x1793c>
   28f6c:	ldr	r3, [r8, #20]
   28f70:	str	r3, [sl, #20]
   28f74:	str	r3, [r7, #20]
   28f78:	ldrb	r3, [r8, #26]
   28f7c:	ldrb	r2, [sl, #26]
   28f80:	and	r3, r3, #8
   28f84:	bic	r2, r2, #8
   28f88:	orr	r2, r3, r2
   28f8c:	strb	r2, [sl, #26]
   28f90:	ldrb	r2, [r7, #26]
   28f94:	bic	r2, r2, #8
   28f98:	orr	r3, r3, r2
   28f9c:	strb	r3, [r7, #26]
   28fa0:	mov	r0, r4
   28fa4:	add	sp, sp, #12
   28fa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28fac:	mov	r3, #12
   28fb0:	mov	r4, #0
   28fb4:	mov	r0, r4
   28fb8:	str	r3, [r9]
   28fbc:	add	sp, sp, #12
   28fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28fc4:	mov	r0, #996	; 0x3e4
   28fc8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   28fcc:	subs	r7, r0, #0
   28fd0:	beq	28dd8 <ftello64@plt+0x17768>
   28fd4:	ldr	r1, [r5, #56]	; 0x38
   28fd8:	mov	r3, sl
   28fdc:	str	r1, [r7]
   28fe0:	mov	r2, #1
   28fe4:	mov	ip, #4
   28fe8:	str	r7, [r5, #56]	; 0x38
   28fec:	b	28d8c <ftello64@plt+0x1771c>
   28ff0:	mov	r0, #996	; 0x3e4
   28ff4:	bl	2d2ac <ftello64@plt+0x1bc3c>
   28ff8:	subs	sl, r0, #0
   28ffc:	beq	28e4c <ftello64@plt+0x177dc>
   29000:	ldr	r1, [r5, #56]	; 0x38
   29004:	mov	r3, fp
   29008:	str	r1, [sl]
   2900c:	mov	ip, #4
   29010:	mov	r2, #1
   29014:	str	sl, [r5, #56]	; 0x38
   29018:	b	28e00 <ftello64@plt+0x17790>
   2901c:	mov	r0, #996	; 0x3e4
   29020:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29024:	subs	ip, r0, #0
   29028:	beq	28fac <ftello64@plt+0x1793c>
   2902c:	ldr	r1, [r5, #56]	; 0x38
   29030:	mov	r3, r4
   29034:	str	r1, [ip]
   29038:	mov	r4, #4
   2903c:	mov	r2, #1
   29040:	str	ip, [r5, #56]	; 0x38
   29044:	b	28ef8 <ftello64@plt+0x17888>
   29048:	mov	r0, #996	; 0x3e4
   2904c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29050:	subs	ip, r0, #0
   29054:	beq	29074 <ftello64@plt+0x17a04>
   29058:	ldr	r1, [r5, #56]	; 0x38
   2905c:	mov	r3, fp
   29060:	str	r1, [ip]
   29064:	mov	r2, #1
   29068:	mov	fp, #4
   2906c:	str	ip, [r5, #56]	; 0x38
   29070:	b	28e80 <ftello64@plt+0x17810>
   29074:	mov	fp, ip
   29078:	b	28ed0 <ftello64@plt+0x17860>
   2907c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29080:	mov	r8, r0
   29084:	ldrb	r0, [r0, #28]
   29088:	ldr	ip, [r8, #4]
   2908c:	sub	sp, sp, #148	; 0x94
   29090:	mov	r7, r3
   29094:	and	r0, r0, #144	; 0x90
   29098:	mov	r3, #0
   2909c:	cmp	ip, #159	; 0x9f
   290a0:	str	r7, [r8, #12]
   290a4:	str	r1, [sp, #12]
   290a8:	mov	r5, r2
   290ac:	strb	r0, [r8, #28]
   290b0:	str	r3, [r8, #8]
   290b4:	str	r3, [sp, #36]	; 0x24
   290b8:	str	r3, [r8, #24]
   290bc:	ldr	r4, [r8]
   290c0:	bls	29b60 <ftello64@plt+0x184f0>
   290c4:	mov	r2, #160	; 0xa0
   290c8:	str	r2, [r8, #8]
   290cc:	mov	r1, #0
   290d0:	mov	r0, r4
   290d4:	bl	11550 <memset@plt>
   290d8:	ldr	r2, [pc, #4084]	; 2a0d4 <ftello64@plt+0x18a64>
   290dc:	mov	r3, #31
   290e0:	cmp	r5, r2
   290e4:	str	r3, [r4, #64]	; 0x40
   290e8:	bhi	29484 <ftello64@plt+0x17e14>
   290ec:	add	r3, r5, #1
   290f0:	str	r3, [r4, #4]
   290f4:	lsl	r0, r3, #3
   290f8:	str	r3, [sp, #16]
   290fc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29100:	cmp	r5, #0
   29104:	str	r0, [r4]
   29108:	beq	29bdc <ftello64@plt+0x1856c>
   2910c:	mov	r1, #1
   29110:	lsl	r1, r1, #1
   29114:	cmp	r5, r1
   29118:	bcs	29110 <ftello64@plt+0x17aa0>
   2911c:	sub	sl, r1, #1
   29120:	mov	r0, #12
   29124:	bl	2d264 <ftello64@plt+0x1bbf4>
   29128:	str	sl, [r4, #68]	; 0x44
   2912c:	str	r0, [r4, #32]
   29130:	bl	11424 <__ctype_get_mb_cur_max@plt>
   29134:	str	r0, [r4, #92]	; 0x5c
   29138:	mov	r0, #14
   2913c:	bl	115ec <nl_langinfo@plt>
   29140:	ldrb	r3, [r0]
   29144:	and	r3, r3, #223	; 0xdf
   29148:	cmp	r3, #85	; 0x55
   2914c:	bne	29170 <ftello64@plt+0x17b00>
   29150:	ldrb	r3, [r0, #1]
   29154:	and	r3, r3, #223	; 0xdf
   29158:	cmp	r3, #84	; 0x54
   2915c:	bne	29170 <ftello64@plt+0x17b00>
   29160:	ldrb	r3, [r0, #2]
   29164:	and	r3, r3, #223	; 0xdf
   29168:	cmp	r3, #70	; 0x46
   2916c:	beq	298f0 <ftello64@plt+0x18280>
   29170:	ldrb	r3, [r4, #88]	; 0x58
   29174:	ldr	r2, [r4, #92]	; 0x5c
   29178:	bic	r3, r3, #8
   2917c:	cmp	r2, #1
   29180:	strb	r3, [r4, #88]	; 0x58
   29184:	ble	2919c <ftello64@plt+0x17b2c>
   29188:	uxtb	r3, r3
   2918c:	ands	r6, r3, #4
   29190:	beq	29878 <ftello64@plt+0x18208>
   29194:	ldr	r3, [pc, #3900]	; 2a0d8 <ftello64@plt+0x18a68>
   29198:	str	r3, [r4, #60]	; 0x3c
   2919c:	ldr	r3, [r4]
   291a0:	cmp	r3, #0
   291a4:	beq	29484 <ftello64@plt+0x17e14>
   291a8:	ldr	r3, [r4, #32]
   291ac:	cmp	r3, #0
   291b0:	beq	29484 <ftello64@plt+0x17e14>
   291b4:	ldr	r2, [pc, #3872]	; 2a0dc <ftello64@plt+0x18a6c>
   291b8:	mov	r3, #0
   291bc:	ldr	r1, [pc, #3868]	; 2a0e0 <ftello64@plt+0x18a70>
   291c0:	cmp	r2, r3
   291c4:	str	r3, [sp, #36]	; 0x24
   291c8:	mov	r3, #1
   291cc:	moveq	r3, r2
   291d0:	cmp	r1, #0
   291d4:	mov	r2, #1
   291d8:	moveq	r2, r1
   291dc:	orr	r3, r3, r2
   291e0:	ands	r3, r3, #255	; 0xff
   291e4:	str	r3, [sp, #24]
   291e8:	beq	2920c <ftello64@plt+0x17b9c>
   291ec:	mov	r1, #0
   291f0:	add	r0, r4, #136	; 0x88
   291f4:	bl	11358 <pthread_mutex_init@plt>
   291f8:	cmp	r0, #0
   291fc:	bne	29484 <ftello64@plt+0x17e14>
   29200:	ldr	r3, [sp, #36]	; 0x24
   29204:	cmp	r3, #0
   29208:	bne	29390 <ftello64@plt+0x17d20>
   2920c:	ands	r3, r7, #4194304	; 0x400000
   29210:	mov	r1, #0
   29214:	mov	r2, #84	; 0x54
   29218:	add	r0, sp, #60	; 0x3c
   2921c:	moveq	fp, r1
   29220:	movne	fp, #1
   29224:	ldr	sl, [r8, #20]
   29228:	str	r3, [sp, #20]
   2922c:	bl	11550 <memset@plt>
   29230:	ldrb	r2, [r4, #88]	; 0x58
   29234:	ldr	ip, [sp, #12]
   29238:	ldr	r1, [r4, #92]	; 0x5c
   2923c:	cmp	sl, #0
   29240:	moveq	r3, fp
   29244:	orrne	r3, fp, #1
   29248:	lsr	r0, r2, #2
   2924c:	lsr	r2, r2, #3
   29250:	and	r0, r0, #1
   29254:	and	r2, r2, #1
   29258:	cmp	r5, #0
   2925c:	str	ip, [sp, #60]	; 0x3c
   29260:	strb	fp, [sp, #132]	; 0x84
   29264:	strb	r3, [sp, #135]	; 0x87
   29268:	str	sl, [sp, #124]	; 0x7c
   2926c:	str	r5, [sp, #108]	; 0x6c
   29270:	str	r5, [sp, #104]	; 0x68
   29274:	str	r5, [sp, #116]	; 0x74
   29278:	str	r5, [sp, #112]	; 0x70
   2927c:	mov	ip, r3
   29280:	strb	r0, [sp, #133]	; 0x85
   29284:	strb	r2, [sp, #134]	; 0x86
   29288:	str	r1, [sp, #140]	; 0x8c
   2928c:	beq	293b0 <ftello64@plt+0x17d40>
   29290:	ldr	r2, [sp, #16]
   29294:	cmp	r1, #1
   29298:	mov	sl, r2
   2929c:	ble	292f4 <ftello64@plt+0x17c84>
   292a0:	lsl	fp, r2, #2
   292a4:	mov	r1, fp
   292a8:	mov	r0, #0
   292ac:	str	r3, [sp, #28]
   292b0:	bl	2d2d8 <ftello64@plt+0x1bc68>
   292b4:	subs	r2, r0, #0
   292b8:	beq	29310 <ftello64@plt+0x17ca0>
   292bc:	ldr	r0, [sp, #72]	; 0x48
   292c0:	str	r2, [sp, #68]	; 0x44
   292c4:	cmp	r0, #0
   292c8:	ldr	r3, [sp, #28]
   292cc:	ldrbeq	ip, [sp, #135]	; 0x87
   292d0:	beq	292f4 <ftello64@plt+0x17c84>
   292d4:	mov	r1, fp
   292d8:	str	r3, [sp, #28]
   292dc:	bl	2d2d8 <ftello64@plt+0x1bc68>
   292e0:	cmp	r0, #0
   292e4:	beq	29310 <ftello64@plt+0x17ca0>
   292e8:	ldrb	ip, [sp, #135]	; 0x87
   292ec:	ldr	r3, [sp, #28]
   292f0:	str	r0, [sp, #72]	; 0x48
   292f4:	cmp	ip, #0
   292f8:	bne	29b38 <ftello64@plt+0x184c8>
   292fc:	ldr	r2, [sp, #16]
   29300:	ldr	r1, [r4, #92]	; 0x5c
   29304:	str	r2, [sp, #96]	; 0x60
   29308:	b	293b4 <ftello64@plt+0x17d44>
   2930c:	ldr	r4, [sp, #16]
   29310:	mov	r0, #12
   29314:	str	r0, [sp, #36]	; 0x24
   29318:	ldr	r6, [r8]
   2931c:	ldr	r0, [r6, #56]	; 0x38
   29320:	cmp	r0, #0
   29324:	beq	29338 <ftello64@plt+0x17cc8>
   29328:	ldr	r5, [r0]
   2932c:	bl	153e0 <ftello64@plt+0x3d70>
   29330:	subs	r0, r5, #0
   29334:	bne	29328 <ftello64@plt+0x17cb8>
   29338:	mov	r3, #31
   2933c:	mov	r5, #0
   29340:	str	r3, [r6, #64]	; 0x40
   29344:	ldr	r0, [r6, #16]
   29348:	str	r5, [r6, #56]	; 0x38
   2934c:	str	r5, [r6, #52]	; 0x34
   29350:	bl	153e0 <ftello64@plt+0x3d70>
   29354:	ldr	r0, [sp, #68]	; 0x44
   29358:	str	r5, [r6, #16]
   2935c:	bl	153e0 <ftello64@plt+0x3d70>
   29360:	ldr	r0, [sp, #72]	; 0x48
   29364:	bl	153e0 <ftello64@plt+0x3d70>
   29368:	ldrb	r3, [sp, #135]	; 0x87
   2936c:	cmp	r3, r5
   29370:	beq	2937c <ftello64@plt+0x17d0c>
   29374:	ldr	r0, [sp, #64]	; 0x40
   29378:	bl	153e0 <ftello64@plt+0x3d70>
   2937c:	ldr	r3, [sp, #24]
   29380:	cmp	r3, #0
   29384:	beq	29390 <ftello64@plt+0x17d20>
   29388:	add	r0, r4, #136	; 0x88
   2938c:	bl	112ec <pthread_mutex_destroy@plt>
   29390:	mov	r0, r4
   29394:	bl	1e08c <ftello64@plt+0xca1c>
   29398:	ldr	r0, [sp, #36]	; 0x24
   2939c:	mov	r3, #0
   293a0:	str	r3, [r8]
   293a4:	str	r3, [r8, #4]
   293a8:	add	sp, sp, #148	; 0x94
   293ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   293b0:	mov	sl, r5
   293b4:	cmp	ip, #0
   293b8:	ldrne	r6, [sp, #64]	; 0x40
   293bc:	ldreq	r6, [sp, #12]
   293c0:	ands	r2, r7, #4194304	; 0x400000
   293c4:	cmp	r2, #0
   293c8:	str	r6, [sp, #64]	; 0x40
   293cc:	beq	297f0 <ftello64@plt+0x18180>
   293d0:	cmp	r1, #1
   293d4:	ble	2a33c <ftello64@plt+0x18ccc>
   293d8:	add	r0, sp, #60	; 0x3c
   293dc:	bl	1a9d4 <ftello64@plt+0x9364>
   293e0:	cmp	r0, #0
   293e4:	bne	29314 <ftello64@plt+0x17ca4>
   293e8:	ldr	r3, [sp, #92]	; 0x5c
   293ec:	cmp	r5, r3
   293f0:	ble	29498 <ftello64@plt+0x17e28>
   293f4:	ldr	r2, [sp, #88]	; 0x58
   293f8:	ldr	r1, [r4, #92]	; 0x5c
   293fc:	ldr	r3, [sp, #96]	; 0x60
   29400:	add	r2, r2, r1
   29404:	cmp	r3, r2
   29408:	bgt	29498 <ftello64@plt+0x17e28>
   2940c:	ldr	r2, [sp, #140]	; 0x8c
   29410:	lsl	r9, r3, #1
   29414:	cmp	r2, #1
   29418:	ble	29460 <ftello64@plt+0x17df0>
   2941c:	cmn	r9, #-1073741823	; 0xc0000001
   29420:	bhi	29310 <ftello64@plt+0x17ca0>
   29424:	lsl	r6, r3, #3
   29428:	mov	r1, r6
   2942c:	ldr	r0, [sp, #68]	; 0x44
   29430:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29434:	subs	r3, r0, #0
   29438:	beq	29310 <ftello64@plt+0x17ca0>
   2943c:	ldr	r0, [sp, #72]	; 0x48
   29440:	str	r3, [sp, #68]	; 0x44
   29444:	cmp	r0, #0
   29448:	beq	29460 <ftello64@plt+0x17df0>
   2944c:	mov	r1, r6
   29450:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29454:	cmp	r0, #0
   29458:	beq	29310 <ftello64@plt+0x17ca0>
   2945c:	str	r0, [sp, #72]	; 0x48
   29460:	ldrb	r3, [sp, #135]	; 0x87
   29464:	cmp	r3, #0
   29468:	bne	2985c <ftello64@plt+0x181ec>
   2946c:	add	r0, sp, #60	; 0x3c
   29470:	str	r9, [sp, #96]	; 0x60
   29474:	bl	1a9d4 <ftello64@plt+0x9364>
   29478:	cmp	r0, #0
   2947c:	beq	293e8 <ftello64@plt+0x17d78>
   29480:	b	29314 <ftello64@plt+0x17ca4>
   29484:	mov	r3, #12
   29488:	str	r3, [sp, #36]	; 0x24
   2948c:	b	29390 <ftello64@plt+0x17d20>
   29490:	add	r0, sp, #60	; 0x3c
   29494:	bl	1a834 <ftello64@plt+0x91c4>
   29498:	ldr	r5, [r8]
   2949c:	mov	r6, #0
   294a0:	str	r6, [r8, #24]
   294a4:	orr	r2, r7, #8388608	; 0x800000
   294a8:	add	r1, sp, #60	; 0x3c
   294ac:	add	r0, sp, #40	; 0x28
   294b0:	str	r7, [r5, #128]	; 0x80
   294b4:	str	r6, [sp, #36]	; 0x24
   294b8:	bl	1d5bc <ftello64@plt+0xbf4c>
   294bc:	ldr	ip, [sp, #100]	; 0x64
   294c0:	add	r1, sp, #36	; 0x24
   294c4:	str	r6, [sp]
   294c8:	add	r2, sp, #40	; 0x28
   294cc:	str	r1, [sp, #4]
   294d0:	mov	r3, r7
   294d4:	mov	r1, r8
   294d8:	add	ip, ip, r0
   294dc:	add	r0, sp, #60	; 0x3c
   294e0:	str	ip, [sp, #100]	; 0x64
   294e4:	bl	23f68 <ftello64@plt+0x128f8>
   294e8:	ldr	r6, [sp, #36]	; 0x24
   294ec:	adds	r6, r6, #0
   294f0:	movne	r6, #1
   294f4:	cmp	r0, #0
   294f8:	movne	r6, #0
   294fc:	cmp	r6, #0
   29500:	mov	r2, r0
   29504:	bne	29b9c <ftello64@plt+0x1852c>
   29508:	add	fp, sp, #48	; 0x30
   2950c:	str	r6, [sp, #48]	; 0x30
   29510:	str	r6, [fp, #4]
   29514:	ldr	r3, [r5, #64]	; 0x40
   29518:	cmp	r3, #31
   2951c:	beq	29ba8 <ftello64@plt+0x18538>
   29520:	lsl	ip, r3, #5
   29524:	ldr	lr, [r5, #56]	; 0x38
   29528:	add	r1, r3, #1
   2952c:	add	r3, ip, #4
   29530:	add	ip, lr, ip
   29534:	mov	r6, #0
   29538:	mov	r0, #2
   2953c:	str	r1, [r5, #64]	; 0x40
   29540:	str	r6, [ip, #4]
   29544:	str	r6, [ip, #8]
   29548:	str	r6, [ip, #12]
   2954c:	strb	r0, [sp, #52]	; 0x34
   29550:	ldm	fp, {r0, r1}
   29554:	add	r7, ip, #24
   29558:	cmp	r2, r6
   2955c:	stm	r7, {r0, r1}
   29560:	ldrb	r1, [ip, #30]
   29564:	mvn	r0, #0
   29568:	add	r3, lr, r3
   2956c:	and	r1, r1, #243	; 0xf3
   29570:	str	r6, [ip, #16]
   29574:	str	r6, [ip, #20]
   29578:	clz	r6, r3
   2957c:	lsr	r6, r6, #5
   29580:	strb	r1, [ip, #30]
   29584:	str	r0, [ip, #32]
   29588:	moveq	r2, r6
   2958c:	beq	295c0 <ftello64@plt+0x17f50>
   29590:	mov	r1, #0
   29594:	str	fp, [sp]
   29598:	mov	ip, #16
   2959c:	str	r1, [fp, #4]
   295a0:	str	r1, [sp, #48]	; 0x30
   295a4:	add	r0, r5, #56	; 0x38
   295a8:	add	r1, r5, #64	; 0x40
   295ac:	strb	ip, [sp, #52]	; 0x34
   295b0:	bl	1b400 <ftello64@plt+0x9d90>
   295b4:	clz	r2, r0
   295b8:	mov	r3, r0
   295bc:	lsr	r2, r2, #5
   295c0:	orrs	r2, r6, r2
   295c4:	str	r2, [sp, #12]
   295c8:	bne	29b94 <ftello64@plt+0x18524>
   295cc:	ldr	r6, [r8]
   295d0:	str	r3, [r4, #52]	; 0x34
   295d4:	ldr	r0, [r6, #4]
   295d8:	lsl	r0, r0, #2
   295dc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   295e0:	ldr	r3, [r6, #4]
   295e4:	str	r0, [r6, #12]
   295e8:	lsl	r0, r3, #2
   295ec:	bl	2d2ac <ftello64@plt+0x1bc3c>
   295f0:	ldr	r3, [r6, #4]
   295f4:	add	r3, r3, r3, lsl #1
   295f8:	str	r0, [r6, #16]
   295fc:	lsl	r0, r3, #2
   29600:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29604:	ldr	r3, [r6, #4]
   29608:	add	r3, r3, r3, lsl #1
   2960c:	str	r0, [r6, #20]
   29610:	lsl	r0, r3, #2
   29614:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29618:	ldr	r3, [r6, #12]
   2961c:	cmp	r3, #0
   29620:	str	r0, [r6, #24]
   29624:	beq	29310 <ftello64@plt+0x17ca0>
   29628:	ldr	r3, [r6, #16]
   2962c:	cmp	r3, #0
   29630:	beq	29310 <ftello64@plt+0x17ca0>
   29634:	ldr	r3, [r6, #20]
   29638:	cmp	r3, #0
   2963c:	beq	29a70 <ftello64@plt+0x18400>
   29640:	cmp	r0, #0
   29644:	beq	29310 <ftello64@plt+0x17ca0>
   29648:	ldr	r0, [r8, #24]
   2964c:	lsl	r0, r0, #2
   29650:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29654:	cmp	r0, #0
   29658:	str	r0, [r6, #132]	; 0x84
   2965c:	ldreq	r5, [r6, #52]	; 0x34
   29660:	beq	2974c <ftello64@plt+0x180dc>
   29664:	ldr	r2, [r8, #24]
   29668:	cmp	r2, #0
   2966c:	subne	r1, r0, #4
   29670:	ldrne	r3, [sp, #12]
   29674:	beq	29688 <ftello64@plt+0x18018>
   29678:	str	r3, [r1, #4]!
   2967c:	add	r3, r3, #1
   29680:	cmp	r3, r2
   29684:	bne	29678 <ftello64@plt+0x18008>
   29688:	ldr	r5, [r6, #52]	; 0x34
   2968c:	mov	r9, #0
   29690:	mov	r3, r5
   29694:	ldrb	ip, [r5, #24]
   29698:	mov	lr, #1
   2969c:	cmp	ip, #4
   296a0:	beq	296c8 <ftello64@plt+0x18058>
   296a4:	cmp	ip, #17
   296a8:	beq	29920 <ftello64@plt+0x182b0>
   296ac:	ldr	r1, [r3, #4]
   296b0:	cmp	r1, #0
   296b4:	beq	296ec <ftello64@plt+0x1807c>
   296b8:	ldrb	ip, [r1, #24]
   296bc:	mov	r3, r1
   296c0:	cmp	ip, #4
   296c4:	bne	296a4 <ftello64@plt+0x18034>
   296c8:	ldr	ip, [r3, #20]
   296cc:	ldr	r1, [r3, #4]
   296d0:	ldr	r7, [r0, ip, lsl #2]
   296d4:	cmp	r1, #0
   296d8:	str	r7, [r3, #20]
   296dc:	ldr	ip, [r6, #80]	; 0x50
   296e0:	orr	ip, ip, lr, lsl r7
   296e4:	str	ip, [r6, #80]	; 0x50
   296e8:	bne	296b8 <ftello64@plt+0x18048>
   296ec:	mov	ip, r9
   296f0:	b	296f8 <ftello64@plt+0x18088>
   296f4:	mov	r3, r1
   296f8:	ldr	r1, [r3, #8]
   296fc:	cmp	r1, #0
   29700:	cmpne	r1, ip
   29704:	bne	296b8 <ftello64@plt+0x18048>
   29708:	ldr	r1, [r3]
   2970c:	mov	ip, r3
   29710:	cmp	r1, #0
   29714:	bne	296f4 <ftello64@plt+0x18084>
   29718:	cmp	r2, #0
   2971c:	beq	2a314 <ftello64@plt+0x18ca4>
   29720:	ldr	r3, [r0]
   29724:	cmp	r3, #0
   29728:	beq	2973c <ftello64@plt+0x180cc>
   2972c:	b	2974c <ftello64@plt+0x180dc>
   29730:	ldr	r1, [r0, r3, lsl #2]
   29734:	cmp	r1, r3
   29738:	bne	2974c <ftello64@plt+0x180dc>
   2973c:	add	r3, r3, #1
   29740:	cmp	r3, r2
   29744:	bcc	29730 <ftello64@plt+0x180c0>
   29748:	beq	2a314 <ftello64@plt+0x18ca4>
   2974c:	mov	r7, #0
   29750:	b	29758 <ftello64@plt+0x180e8>
   29754:	mov	r5, r3
   29758:	ldr	r3, [r5, #4]
   2975c:	cmp	r3, #0
   29760:	bne	29754 <ftello64@plt+0x180e4>
   29764:	ldr	r3, [r5, #8]
   29768:	cmp	r3, #0
   2976c:	bne	29754 <ftello64@plt+0x180e4>
   29770:	mov	r2, r7
   29774:	b	297a8 <ftello64@plt+0x18138>
   29778:	ldr	r0, [sp, #48]	; 0x30
   2977c:	cmp	r0, #0
   29780:	bne	29314 <ftello64@plt+0x17ca4>
   29784:	ldr	r1, [r5]
   29788:	cmp	r1, #0
   2978c:	beq	2999c <ftello64@plt+0x1832c>
   29790:	ldr	r2, [r1, #8]
   29794:	cmp	r5, r2
   29798:	cmpne	r2, #0
   2979c:	bne	2a328 <ftello64@plt+0x18cb8>
   297a0:	ldr	r3, [r1, #4]
   297a4:	mov	r5, r1
   297a8:	cmp	r3, #0
   297ac:	str	r7, [sp, #48]	; 0x30
   297b0:	beq	297c0 <ftello64@plt+0x18150>
   297b4:	ldrb	r1, [r3, #24]
   297b8:	cmp	r1, #17
   297bc:	beq	29970 <ftello64@plt+0x18300>
   297c0:	cmp	r2, #0
   297c4:	beq	29784 <ftello64@plt+0x18114>
   297c8:	ldrb	r3, [r2, #24]
   297cc:	cmp	r3, #17
   297d0:	bne	29778 <ftello64@plt+0x18108>
   297d4:	mov	r1, r8
   297d8:	mov	r0, fp
   297dc:	bl	28d18 <ftello64@plt+0x176a8>
   297e0:	cmp	r0, #0
   297e4:	str	r0, [r5, #8]
   297e8:	strne	r5, [r0]
   297ec:	b	29778 <ftello64@plt+0x18108>
   297f0:	cmp	r1, #1
   297f4:	bgt	29490 <ftello64@plt+0x17e20>
   297f8:	cmp	r3, #0
   297fc:	beq	2a330 <ftello64@plt+0x18cc0>
   29800:	ldr	r2, [sp, #108]	; 0x6c
   29804:	ldr	r3, [sp, #88]	; 0x58
   29808:	cmp	sl, r2
   2980c:	movge	sl, r2
   29810:	cmp	sl, r3
   29814:	bgt	29828 <ftello64@plt+0x181b8>
   29818:	str	r3, [sp, #88]	; 0x58
   2981c:	str	r3, [sp, #92]	; 0x5c
   29820:	b	29498 <ftello64@plt+0x17e28>
   29824:	ldr	r6, [sp, #64]	; 0x40
   29828:	ldr	r2, [sp, #60]	; 0x3c
   2982c:	ldr	r0, [sp, #84]	; 0x54
   29830:	add	r2, r2, r3
   29834:	ldr	r1, [sp, #124]	; 0x7c
   29838:	ldrb	r2, [r2, r0]
   2983c:	ldrb	r2, [r1, r2]
   29840:	strb	r2, [r6, r3]
   29844:	add	r3, r3, #1
   29848:	cmp	sl, r3
   2984c:	bne	29824 <ftello64@plt+0x181b4>
   29850:	str	r3, [sp, #88]	; 0x58
   29854:	str	r3, [sp, #92]	; 0x5c
   29858:	b	29498 <ftello64@plt+0x17e28>
   2985c:	mov	r1, r9
   29860:	ldr	r0, [sp, #64]	; 0x40
   29864:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29868:	cmp	r0, #0
   2986c:	beq	29310 <ftello64@plt+0x17ca0>
   29870:	str	r0, [sp, #64]	; 0x40
   29874:	b	2946c <ftello64@plt+0x17dfc>
   29878:	mov	r1, #1
   2987c:	mov	r0, #32
   29880:	bl	2d264 <ftello64@plt+0x1bbf4>
   29884:	cmp	r0, #0
   29888:	str	r0, [r4, #60]	; 0x3c
   2988c:	beq	29484 <ftello64@plt+0x17e14>
   29890:	mov	fp, #1
   29894:	lsl	r9, r6, #3
   29898:	mov	sl, #0
   2989c:	mov	r0, r9
   298a0:	bl	1155c <btowc@plt>
   298a4:	cmn	r0, #1
   298a8:	ldrne	r2, [r4, #60]	; 0x3c
   298ac:	ldrne	r3, [r2, r6]
   298b0:	orrne	r3, r3, fp, lsl sl
   298b4:	strne	r3, [r2, r6]
   298b8:	bics	r3, r9, #127	; 0x7f
   298bc:	bne	298d0 <ftello64@plt+0x18260>
   298c0:	cmp	r0, r9
   298c4:	ldrbne	r3, [r4, #88]	; 0x58
   298c8:	orrne	r3, r3, #8
   298cc:	strbne	r3, [r4, #88]	; 0x58
   298d0:	add	sl, sl, #1
   298d4:	cmp	sl, #32
   298d8:	add	r9, r9, #1
   298dc:	bne	2989c <ftello64@plt+0x1822c>
   298e0:	add	r6, r6, #4
   298e4:	cmp	r6, #32
   298e8:	bne	29894 <ftello64@plt+0x18224>
   298ec:	b	2919c <ftello64@plt+0x17b2c>
   298f0:	ldrb	r3, [r0, #3]
   298f4:	ldr	r1, [pc, #2024]	; 2a0e4 <ftello64@plt+0x18a74>
   298f8:	cmp	r3, #45	; 0x2d
   298fc:	moveq	r3, #4
   29900:	movne	r3, #3
   29904:	add	r0, r0, r3
   29908:	bl	112e0 <strcmp@plt>
   2990c:	cmp	r0, #0
   29910:	ldrbeq	r3, [r4, #88]	; 0x58
   29914:	orreq	r3, r3, #4
   29918:	strbeq	r3, [r4, #88]	; 0x58
   2991c:	b	29170 <ftello64@plt+0x17b00>
   29920:	ldr	r7, [r3, #4]
   29924:	cmp	r7, #0
   29928:	beq	296ec <ftello64@plt+0x1807c>
   2992c:	ldrb	ip, [r7, #24]
   29930:	cmp	ip, #17
   29934:	movne	r3, r7
   29938:	bne	2969c <ftello64@plt+0x1802c>
   2993c:	ldr	r1, [r7, #4]
   29940:	ldr	ip, [r7, #20]
   29944:	cmp	r1, #0
   29948:	str	r1, [r3, #4]
   2994c:	strne	r3, [r1]
   29950:	ldr	r7, [r3, #20]
   29954:	cmp	ip, #31
   29958:	ldr	r7, [r0, r7, lsl #2]
   2995c:	str	r7, [r0, ip, lsl #2]
   29960:	ldrle	r7, [r6, #80]	; 0x50
   29964:	bicle	ip, r7, lr, lsl ip
   29968:	strle	ip, [r6, #80]	; 0x50
   2996c:	b	296b0 <ftello64@plt+0x18040>
   29970:	mov	r2, r3
   29974:	mov	r1, r8
   29978:	mov	r0, fp
   2997c:	bl	28d18 <ftello64@plt+0x176a8>
   29980:	ldr	r2, [r5, #8]
   29984:	cmp	r0, #0
   29988:	str	r0, [r5, #4]
   2998c:	strne	r5, [r0]
   29990:	cmp	r2, #0
   29994:	bne	297c8 <ftello64@plt+0x18158>
   29998:	b	29778 <ftello64@plt+0x18108>
   2999c:	ldr	r9, [r6, #52]	; 0x34
   299a0:	ldr	r7, [pc, #1856]	; 2a0e8 <ftello64@plt+0x18a78>
   299a4:	ldr	r5, [pc, #1856]	; 2a0ec <ftello64@plt+0x18a7c>
   299a8:	b	299b0 <ftello64@plt+0x18340>
   299ac:	mov	r9, r3
   299b0:	ldr	r3, [r9, #4]
   299b4:	cmp	r3, #0
   299b8:	bne	299ac <ftello64@plt+0x1833c>
   299bc:	ldr	r3, [r9, #8]
   299c0:	cmp	r3, #0
   299c4:	bne	299ac <ftello64@plt+0x1833c>
   299c8:	b	29a44 <ftello64@plt+0x183d4>
   299cc:	add	r3, r9, #20
   299d0:	str	r9, [r9, #12]
   299d4:	ldm	r3, {r1, r2}
   299d8:	mov	r0, r6
   299dc:	bl	1af50 <ftello64@plt+0x98e0>
   299e0:	cmn	r0, #1
   299e4:	str	r0, [r9, #28]
   299e8:	beq	29310 <ftello64@plt+0x17ca0>
   299ec:	ldrb	r3, [r9, #24]
   299f0:	cmp	r3, #12
   299f4:	bne	29a18 <ftello64@plt+0x183a8>
   299f8:	ldr	r3, [r6]
   299fc:	ldr	r2, [r9, #20]
   29a00:	add	r0, r3, r0, lsl #3
   29a04:	and	r2, r2, r7
   29a08:	ldr	r3, [r0, #4]
   29a0c:	bic	r3, r3, r5
   29a10:	orr	r3, r3, r2, lsl #8
   29a14:	str	r3, [r0, #4]
   29a18:	ldr	r2, [r9]
   29a1c:	cmp	r2, #0
   29a20:	beq	29a7c <ftello64@plt+0x1840c>
   29a24:	ldr	r3, [r2, #8]
   29a28:	cmp	r3, #0
   29a2c:	cmpne	r9, r3
   29a30:	moveq	r9, #1
   29a34:	movne	r9, #0
   29a38:	cmp	r9, #0
   29a3c:	mov	r9, r2
   29a40:	beq	299ac <ftello64@plt+0x1833c>
   29a44:	ldrb	r3, [r9, #24]
   29a48:	cmp	r3, #16
   29a4c:	bne	299cc <ftello64@plt+0x1835c>
   29a50:	ldr	r3, [r9, #4]
   29a54:	ldr	r2, [r3, #12]
   29a58:	ldr	r3, [r3, #28]
   29a5c:	str	r2, [r9, #12]
   29a60:	str	r3, [r9, #28]
   29a64:	b	29a18 <ftello64@plt+0x183a8>
   29a68:	ldr	r4, [sp, #12]
   29a6c:	ldr	r8, [sp, #16]
   29a70:	mov	r3, #12
   29a74:	str	r3, [sp, #36]	; 0x24
   29a78:	b	29318 <ftello64@plt+0x17ca8>
   29a7c:	ldr	r7, [r6, #52]	; 0x34
   29a80:	mov	r3, r7
   29a84:	ldrb	r1, [r3, #24]
   29a88:	cmp	r1, #11
   29a8c:	beq	29abc <ftello64@plt+0x1844c>
   29a90:	cmp	r1, #16
   29a94:	bne	29acc <ftello64@plt+0x1845c>
   29a98:	ldmib	r3, {r0, r1}
   29a9c:	ldr	ip, [r1, #12]
   29aa0:	str	ip, [r0, #16]
   29aa4:	ldr	ip, [r3, #16]
   29aa8:	mov	r3, r0
   29aac:	str	ip, [r1, #16]
   29ab0:	ldrb	r1, [r3, #24]
   29ab4:	cmp	r1, #11
   29ab8:	bne	29a90 <ftello64@plt+0x18420>
   29abc:	ldr	r1, [r3, #4]
   29ac0:	str	r3, [r1, #16]
   29ac4:	mov	r3, r1
   29ac8:	b	29a84 <ftello64@plt+0x18414>
   29acc:	ldmib	r3, {r0, ip}
   29ad0:	cmp	r0, #0
   29ad4:	beq	2a2f4 <ftello64@plt+0x18c84>
   29ad8:	ldr	r1, [r3, #16]
   29adc:	cmp	ip, #0
   29ae0:	str	r1, [r0, #16]
   29ae4:	beq	29af8 <ftello64@plt+0x18488>
   29ae8:	ldr	r1, [r3, #16]
   29aec:	cmp	r0, #0
   29af0:	str	r1, [ip, #16]
   29af4:	beq	29b00 <ftello64@plt+0x18490>
   29af8:	mov	r3, r0
   29afc:	b	29a84 <ftello64@plt+0x18414>
   29b00:	mov	r1, ip
   29b04:	mov	r0, r2
   29b08:	b	29b24 <ftello64@plt+0x184b4>
   29b0c:	ldr	r9, [r3]
   29b10:	cmp	r9, #0
   29b14:	beq	29be8 <ftello64@plt+0x18578>
   29b18:	ldr	r1, [r9, #8]
   29b1c:	mov	r0, r3
   29b20:	mov	r3, r9
   29b24:	cmp	r0, r1
   29b28:	cmpne	r1, #0
   29b2c:	beq	29b0c <ftello64@plt+0x1849c>
   29b30:	mov	r3, r1
   29b34:	b	29a84 <ftello64@plt+0x18414>
   29b38:	ldr	r1, [sp, #16]
   29b3c:	ldr	r0, [sp, #64]	; 0x40
   29b40:	str	r3, [sp, #28]
   29b44:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29b48:	cmp	r0, #0
   29b4c:	beq	29310 <ftello64@plt+0x17ca0>
   29b50:	ldrb	ip, [sp, #135]	; 0x87
   29b54:	str	r0, [sp, #64]	; 0x40
   29b58:	ldr	r3, [sp, #28]
   29b5c:	b	292fc <ftello64@plt+0x17c8c>
   29b60:	mov	r0, r4
   29b64:	mov	r1, #160	; 0xa0
   29b68:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29b6c:	subs	r4, r0, #0
   29b70:	beq	2a3a0 <ftello64@plt+0x18d30>
   29b74:	mov	r3, #160	; 0xa0
   29b78:	str	r4, [r8]
   29b7c:	str	r3, [r8, #4]
   29b80:	b	290c4 <ftello64@plt+0x17a54>
   29b84:	cmp	r2, #0
   29b88:	movne	r3, lr
   29b8c:	movne	r6, #1
   29b90:	bne	29590 <ftello64@plt+0x17f20>
   29b94:	mov	r3, #12
   29b98:	str	r3, [sp, #36]	; 0x24
   29b9c:	mov	r3, #0
   29ba0:	str	r3, [r4, #52]	; 0x34
   29ba4:	b	29318 <ftello64@plt+0x17ca8>
   29ba8:	mov	r0, #996	; 0x3e4
   29bac:	str	r2, [sp, #12]
   29bb0:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29bb4:	ldr	r2, [sp, #12]
   29bb8:	subs	lr, r0, #0
   29bbc:	beq	29b84 <ftello64@plt+0x18514>
   29bc0:	ldr	r0, [r5, #56]	; 0x38
   29bc4:	mov	ip, r6
   29bc8:	str	r0, [lr]
   29bcc:	mov	r1, #1
   29bd0:	mov	r3, #4
   29bd4:	str	lr, [r5, #56]	; 0x38
   29bd8:	b	29530 <ftello64@plt+0x17ec0>
   29bdc:	mov	sl, r5
   29be0:	mov	r1, #1
   29be4:	b	29120 <ftello64@plt+0x17ab0>
   29be8:	str	r4, [sp, #16]
   29bec:	ldrb	r3, [r7, #24]
   29bf0:	ldr	r2, [r7, #28]
   29bf4:	sub	r3, r3, #2
   29bf8:	cmp	r3, #14
   29bfc:	ldrls	pc, [pc, r3, lsl #2]
   29c00:	b	29dbc <ftello64@plt+0x1874c>
   29c04:	andeq	r9, r2, r4, asr #25
   29c08:			; <UNDEFINED> instruction: 0x00029dbc
   29c0c:	andeq	r9, r2, ip, lsl #27
   29c10:			; <UNDEFINED> instruction: 0x00029dbc
   29c14:			; <UNDEFINED> instruction: 0x00029dbc
   29c18:			; <UNDEFINED> instruction: 0x00029dbc
   29c1c:	andeq	r9, r2, r0, asr sp
   29c20:	andeq	r9, r2, r0, asr sp
   29c24:	andeq	r9, r2, r0, asr #24
   29c28:	andeq	r9, r2, r0, asr #24
   29c2c:	andeq	r9, r2, r0, asr sp
   29c30:			; <UNDEFINED> instruction: 0x00029dbc
   29c34:			; <UNDEFINED> instruction: 0x00029dbc
   29c38:			; <UNDEFINED> instruction: 0x00029dbc
   29c3c:	andeq	r9, r2, r4, asr #25
   29c40:	ldrb	r3, [r6, #88]	; 0x58
   29c44:	ldr	r5, [r6, #20]
   29c48:	add	r2, r2, r2, lsl #1
   29c4c:	orr	r3, r3, #1
   29c50:	strb	r3, [r6, #88]	; 0x58
   29c54:	ldr	r3, [r7, #4]
   29c58:	mov	r0, #8
   29c5c:	cmp	r3, #0
   29c60:	ldrne	r3, [r3, #12]
   29c64:	ldreq	r3, [r7, #16]
   29c68:	ldr	sl, [r3, #28]
   29c6c:	ldr	r3, [r7, #8]
   29c70:	cmp	r3, #0
   29c74:	ldrne	r3, [r3, #12]
   29c78:	ldreq	r3, [r7, #16]
   29c7c:	ldr	r4, [r3, #28]
   29c80:	mov	r3, #2
   29c84:	str	r3, [r5, r2, lsl #2]
   29c88:	add	r5, r5, r2, lsl r3
   29c8c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29c90:	cmp	r0, #0
   29c94:	str	r0, [r5, #8]
   29c98:	beq	2930c <ftello64@plt+0x17c9c>
   29c9c:	cmp	sl, r4
   29ca0:	moveq	r3, #1
   29ca4:	streq	r3, [r5, #4]
   29ca8:	streq	sl, [r0]
   29cac:	beq	29cc4 <ftello64@plt+0x18654>
   29cb0:	mov	r3, #2
   29cb4:	str	r3, [r5, #4]
   29cb8:	strlt	sl, [r0]
   29cbc:	strlt	r4, [r0, #4]
   29cc0:	stmge	r0, {r4, sl}
   29cc4:	ldr	r3, [r7, #4]
   29cc8:	cmp	r3, #0
   29ccc:	moveq	r2, r9
   29cd0:	beq	29ce0 <ftello64@plt+0x18670>
   29cd4:	mov	r7, r3
   29cd8:	b	29bec <ftello64@plt+0x1857c>
   29cdc:	mov	r7, r5
   29ce0:	ldr	r3, [r7, #8]
   29ce4:	cmp	r3, #0
   29ce8:	cmpne	r3, r2
   29cec:	moveq	sl, #1
   29cf0:	movne	sl, #0
   29cf4:	bne	29cd4 <ftello64@plt+0x18664>
   29cf8:	ldr	r5, [r7]
   29cfc:	mov	r2, r7
   29d00:	cmp	r5, #0
   29d04:	bne	29cdc <ftello64@plt+0x1866c>
   29d08:	ldr	r4, [sp, #16]
   29d0c:	ldr	r2, [r6, #24]
   29d10:	ldr	r9, [sp, #12]
   29d14:	add	r7, r5, r5, lsl #1
   29d18:	lsl	r7, r7, #2
   29d1c:	add	r3, r2, r7
   29d20:	ldr	r3, [r3, #4]
   29d24:	cmp	r3, #0
   29d28:	beq	29dd0 <ftello64@plt+0x18760>
   29d2c:	ldr	r0, [r6, #8]
   29d30:	add	r5, r5, #1
   29d34:	cmp	r0, r5
   29d38:	bne	29d14 <ftello64@plt+0x186a4>
   29d3c:	cmp	r9, #0
   29d40:	beq	29e30 <ftello64@plt+0x187c0>
   29d44:	ldr	r9, [sp, #12]
   29d48:	mov	r5, #0
   29d4c:	b	29d14 <ftello64@plt+0x186a4>
   29d50:	ldr	r1, [r7, #16]
   29d54:	add	r2, r2, r2, lsl #1
   29d58:	ldr	r3, [r6, #20]
   29d5c:	ldr	sl, [r1, #28]
   29d60:	add	r5, r3, r2, lsl #2
   29d64:	mov	r0, #4
   29d68:	mov	r1, #1
   29d6c:	str	r1, [r3, r2, lsl #2]
   29d70:	str	r1, [r5, #4]
   29d74:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29d78:	cmp	r0, #0
   29d7c:	str	r0, [r5, #8]
   29d80:	beq	2a3a8 <ftello64@plt+0x18d38>
   29d84:	str	sl, [r0]
   29d88:	b	29cc4 <ftello64@plt+0x18654>
   29d8c:	ldr	r1, [r7, #16]
   29d90:	ldr	r3, [r6, #12]
   29d94:	ldr	sl, [r1, #28]
   29d98:	str	sl, [r3, r2, lsl #2]
   29d9c:	ldrb	r3, [r7, #24]
   29da0:	cmp	r3, #4
   29da4:	bne	29cc4 <ftello64@plt+0x18654>
   29da8:	add	r2, r2, r2, lsl #1
   29dac:	ldr	r3, [r6, #20]
   29db0:	mov	r0, #4
   29db4:	add	r5, r3, r2, lsl #2
   29db8:	b	29d68 <ftello64@plt+0x186f8>
   29dbc:	ldr	r1, [r7, #16]
   29dc0:	ldr	r3, [r6, #12]
   29dc4:	ldr	r1, [r1, #28]
   29dc8:	str	r1, [r3, r2, lsl #2]
   29dcc:	b	29cc4 <ftello64@plt+0x18654>
   29dd0:	mov	r3, #1
   29dd4:	mov	r2, r5
   29dd8:	mov	r1, r6
   29ddc:	mov	r0, fp
   29de0:	bl	1e840 <ftello64@plt+0xd1d0>
   29de4:	cmp	r0, #0
   29de8:	bne	29314 <ftello64@plt+0x17ca4>
   29dec:	ldr	r2, [r6, #24]
   29df0:	add	r7, r2, r7
   29df4:	ldr	r7, [r7, #4]
   29df8:	cmp	r7, #0
   29dfc:	bne	29d2c <ftello64@plt+0x186bc>
   29e00:	ldr	r0, [sp, #56]	; 0x38
   29e04:	bl	153e0 <ftello64@plt+0x3d70>
   29e08:	ldr	r3, [r6, #8]
   29e0c:	add	r5, r5, #1
   29e10:	cmp	r3, r5
   29e14:	movne	r9, sl
   29e18:	beq	29e24 <ftello64@plt+0x187b4>
   29e1c:	ldr	r2, [r6, #24]
   29e20:	b	29d14 <ftello64@plt+0x186a4>
   29e24:	mov	r5, r7
   29e28:	ldr	r9, [sp, #12]
   29e2c:	b	29e1c <ftello64@plt+0x187ac>
   29e30:	ldrb	r3, [r8, #28]
   29e34:	tst	r3, #16
   29e38:	bne	29e48 <ftello64@plt+0x187d8>
   29e3c:	ldr	r3, [r8, #24]
   29e40:	cmp	r3, #0
   29e44:	bne	2a304 <ftello64@plt+0x18c94>
   29e48:	ldr	r3, [r6, #76]	; 0x4c
   29e4c:	cmp	r3, #0
   29e50:	beq	29f80 <ftello64@plt+0x18910>
   29e54:	add	r0, r0, r0, lsl #1
   29e58:	lsl	r0, r0, #2
   29e5c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29e60:	cmp	r0, #0
   29e64:	str	r0, [r6, #28]
   29e68:	beq	29310 <ftello64@plt+0x17ca0>
   29e6c:	ldr	r3, [r6, #8]
   29e70:	cmp	r3, #0
   29e74:	beq	29f80 <ftello64@plt+0x18910>
   29e78:	mov	r3, #0
   29e7c:	mov	r2, r0
   29e80:	mov	r1, r3
   29e84:	mov	r0, r3
   29e88:	b	29e90 <ftello64@plt+0x18820>
   29e8c:	ldr	r2, [r6, #28]
   29e90:	add	ip, r2, r3
   29e94:	str	r1, [r2, r3]
   29e98:	str	r1, [ip, #4]
   29e9c:	str	r1, [ip, #8]
   29ea0:	ldr	r2, [r6, #8]
   29ea4:	add	r0, r0, #1
   29ea8:	cmp	r0, r2
   29eac:	add	r3, r3, #12
   29eb0:	bcc	29e8c <ftello64@plt+0x1881c>
   29eb4:	cmp	r2, #0
   29eb8:	beq	29f80 <ftello64@plt+0x18910>
   29ebc:	mov	r3, #0
   29ec0:	ldr	lr, [r6, #24]
   29ec4:	str	r8, [sp, #16]
   29ec8:	mov	sl, r3
   29ecc:	mov	r8, r3
   29ed0:	str	r4, [sp, #12]
   29ed4:	add	r0, lr, r8
   29ed8:	ldmib	r0, {r3, r7}
   29edc:	cmp	r3, #0
   29ee0:	ble	29f68 <ftello64@plt+0x188f8>
   29ee4:	sub	r7, r7, #4
   29ee8:	mov	r5, #0
   29eec:	b	29f10 <ftello64@plt+0x188a0>
   29ef0:	ldr	r3, [r4, #8]
   29ef4:	add	r1, r2, #1
   29ef8:	str	r1, [r4, #4]
   29efc:	str	sl, [r3, r2, lsl #2]
   29f00:	ldr	r3, [r0, #4]
   29f04:	add	r5, r5, #1
   29f08:	cmp	r5, r3
   29f0c:	bge	29f64 <ftello64@plt+0x188f4>
   29f10:	ldr	r3, [r7, #4]!
   29f14:	ldr	ip, [r6, #28]
   29f18:	add	r3, r3, r3, lsl #1
   29f1c:	add	r4, ip, r3, lsl #2
   29f20:	ldr	r1, [ip, r3, lsl #2]
   29f24:	ldr	r2, [r4, #4]
   29f28:	cmp	r1, r2
   29f2c:	bne	29ef0 <ftello64@plt+0x18880>
   29f30:	add	r2, r2, #1
   29f34:	ldr	r0, [r4, #8]
   29f38:	lsl	r1, r2, #1
   29f3c:	str	r1, [ip, r3, lsl #2]
   29f40:	lsl	r1, r2, #3
   29f44:	bl	2d2d8 <ftello64@plt+0x1bc68>
   29f48:	subs	r3, r0, #0
   29f4c:	beq	29a68 <ftello64@plt+0x183f8>
   29f50:	ldr	lr, [r6, #24]
   29f54:	ldr	r2, [r4, #4]
   29f58:	add	r0, lr, r8
   29f5c:	str	r3, [r4, #8]
   29f60:	b	29ef4 <ftello64@plt+0x18884>
   29f64:	ldr	r2, [r6, #8]
   29f68:	add	sl, sl, #1
   29f6c:	cmp	sl, r2
   29f70:	add	r8, r8, #12
   29f74:	bcc	29ed4 <ftello64@plt+0x18864>
   29f78:	ldr	r4, [sp, #12]
   29f7c:	ldr	r8, [sp, #16]
   29f80:	ldrb	r2, [r4, #88]	; 0x58
   29f84:	ldr	r3, [sp, #20]
   29f88:	clz	r3, r3
   29f8c:	lsr	r3, r3, #5
   29f90:	mov	r1, #0
   29f94:	ands	r3, r3, r2, lsr #2
   29f98:	str	r1, [sp, #36]	; 0x24
   29f9c:	beq	29fac <ftello64@plt+0x1893c>
   29fa0:	ldr	r1, [r8, #20]
   29fa4:	cmp	r1, #0
   29fa8:	beq	2a3bc <ftello64@plt+0x18d4c>
   29fac:	ldr	r3, [r4, #52]	; 0x34
   29fb0:	ldr	r5, [r4, #24]
   29fb4:	ldr	r3, [r3, #12]
   29fb8:	ldr	r3, [r3, #28]
   29fbc:	str	r3, [r4, #72]	; 0x48
   29fc0:	add	r3, r3, r3, lsl #1
   29fc4:	add	r5, r5, r3, lsl #2
   29fc8:	ldr	r3, [r5, #4]
   29fcc:	str	r3, [sp, #52]	; 0x34
   29fd0:	ldr	r2, [r5, #4]
   29fd4:	cmp	r2, #0
   29fd8:	ble	2a248 <ftello64@plt+0x18bd8>
   29fdc:	lsl	r0, r3, #2
   29fe0:	str	r3, [sp, #48]	; 0x30
   29fe4:	bl	2d2ac <ftello64@plt+0x1bc3c>
   29fe8:	cmp	r0, #0
   29fec:	mov	r6, r0
   29ff0:	str	r0, [sp, #56]	; 0x38
   29ff4:	beq	2a2ec <ftello64@plt+0x18c7c>
   29ff8:	ldr	r2, [r5, #4]
   29ffc:	ldr	r1, [r5, #8]
   2a000:	lsl	r2, r2, #2
   2a004:	bl	1134c <memcpy@plt>
   2a008:	mov	r0, r6
   2a00c:	ldr	r3, [r4, #76]	; 0x4c
   2a010:	mov	r7, #0
   2a014:	cmp	r3, r7
   2a018:	str	r7, [sp, #40]	; 0x28
   2a01c:	ble	2a16c <ftello64@plt+0x18afc>
   2a020:	ldr	r6, [sp, #52]	; 0x34
   2a024:	cmp	r6, r7
   2a028:	ble	2a16c <ftello64@plt+0x18afc>
   2a02c:	mov	r5, r7
   2a030:	b	2a044 <ftello64@plt+0x189d4>
   2a034:	add	r7, r7, #1
   2a038:	cmp	r6, r7
   2a03c:	ble	2a16c <ftello64@plt+0x18afc>
   2a040:	ldr	r0, [sp, #56]	; 0x38
   2a044:	ldr	sl, [r0, r7, lsl #2]
   2a048:	ldr	lr, [r4]
   2a04c:	add	r9, lr, sl, lsl #3
   2a050:	ldrb	r3, [r9, #4]
   2a054:	cmp	r3, #4
   2a058:	bne	2a034 <ftello64@plt+0x189c4>
   2a05c:	sub	r1, r0, #4
   2a060:	mov	r3, #0
   2a064:	b	2a074 <ftello64@plt+0x18a04>
   2a068:	add	r3, r3, #1
   2a06c:	cmp	r6, r3
   2a070:	beq	2a034 <ftello64@plt+0x189c4>
   2a074:	ldr	r2, [r1, #4]!
   2a078:	add	ip, lr, r2, lsl #3
   2a07c:	ldrb	ip, [ip, #4]
   2a080:	cmp	ip, #9
   2a084:	bne	2a068 <ftello64@plt+0x189f8>
   2a088:	ldr	ip, [lr, r2, lsl #3]
   2a08c:	ldr	r2, [r9]
   2a090:	cmp	ip, r2
   2a094:	bne	2a068 <ftello64@plt+0x189f8>
   2a098:	ldr	r3, [r4, #20]
   2a09c:	add	sl, sl, sl, lsl #1
   2a0a0:	sub	ip, r6, #1
   2a0a4:	add	sl, r3, sl, lsl #2
   2a0a8:	mov	r1, r5
   2a0ac:	ldr	r3, [sl, #8]
   2a0b0:	ldr	lr, [r3]
   2a0b4:	cmp	r1, ip
   2a0b8:	bcs	2a110 <ftello64@plt+0x18aa0>
   2a0bc:	add	r2, r1, ip
   2a0c0:	lsr	r2, r2, #1
   2a0c4:	ldr	r3, [r0, r2, lsl #2]
   2a0c8:	cmp	lr, r3
   2a0cc:	ble	2a108 <ftello64@plt+0x18a98>
   2a0d0:	b	2a22c <ftello64@plt+0x18bbc>
   2a0d4:	beq	fead4b80 <optarg@@GLIBC_2.4+0xfea92990>
   2a0d8:	andeq	r0, r3, r0, lsl fp
	...
   2a0e4:	andeq	r0, r3, r8, lsr #20
   2a0e8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2a0ec:	andeq	pc, r3, r0, lsl #30
   2a0f0:	add	r3, r2, r1
   2a0f4:	lsr	r3, r3, #1
   2a0f8:	ldr	ip, [r0, r3, lsl #2]
   2a0fc:	cmp	lr, ip
   2a100:	bgt	2a234 <ftello64@plt+0x18bc4>
   2a104:	mov	r2, r3
   2a108:	cmp	r2, r1
   2a10c:	bhi	2a0f0 <ftello64@plt+0x18a80>
   2a110:	ldr	r3, [r0, r1, lsl #2]
   2a114:	cmp	lr, r3
   2a118:	beq	2a034 <ftello64@plt+0x189c4>
   2a11c:	add	lr, lr, lr, lsl #1
   2a120:	ldr	r3, [r4, #24]
   2a124:	adds	r7, r3, lr, lsl #2
   2a128:	beq	2a240 <ftello64@plt+0x18bd0>
   2a12c:	ldr	r3, [r7, #4]
   2a130:	cmp	r3, #0
   2a134:	beq	2a240 <ftello64@plt+0x18bd0>
   2a138:	ldr	r2, [sp, #48]	; 0x30
   2a13c:	add	r6, r6, r3, lsl #1
   2a140:	cmp	r2, r6
   2a144:	blt	2a25c <ftello64@plt+0x18bec>
   2a148:	mov	r1, r7
   2a14c:	mov	r0, fp
   2a150:	bl	1b688 <ftello64@plt+0xa018>
   2a154:	cmp	r0, #0
   2a158:	bne	2a1b0 <ftello64@plt+0x18b40>
   2a15c:	ldr	r6, [sp, #52]	; 0x34
   2a160:	mov	r7, #1
   2a164:	cmp	r6, r7
   2a168:	bgt	2a040 <ftello64@plt+0x189d0>
   2a16c:	mov	r3, #0
   2a170:	mov	r2, fp
   2a174:	mov	r1, r4
   2a178:	add	r0, sp, #40	; 0x28
   2a17c:	bl	24174 <ftello64@plt+0x12b04>
   2a180:	cmp	r0, #0
   2a184:	str	r0, [r4, #36]	; 0x24
   2a188:	beq	2a2e4 <ftello64@plt+0x18c74>
   2a18c:	ldrsb	r3, [r0, #52]	; 0x34
   2a190:	cmp	r3, #0
   2a194:	strge	r0, [r4, #48]	; 0x30
   2a198:	strge	r0, [r4, #44]	; 0x2c
   2a19c:	strge	r0, [r4, #40]	; 0x28
   2a1a0:	blt	2a280 <ftello64@plt+0x18c10>
   2a1a4:	ldr	r0, [sp, #56]	; 0x38
   2a1a8:	bl	153e0 <ftello64@plt+0x3d70>
   2a1ac:	mov	r0, #0
   2a1b0:	ldr	r6, [r8]
   2a1b4:	str	r0, [sp, #36]	; 0x24
   2a1b8:	ldr	r0, [r6, #56]	; 0x38
   2a1bc:	cmp	r0, #0
   2a1c0:	beq	2a1d4 <ftello64@plt+0x18b64>
   2a1c4:	ldr	r5, [r0]
   2a1c8:	bl	153e0 <ftello64@plt+0x3d70>
   2a1cc:	subs	r0, r5, #0
   2a1d0:	bne	2a1c4 <ftello64@plt+0x18b54>
   2a1d4:	mov	r3, #31
   2a1d8:	mov	r5, #0
   2a1dc:	str	r3, [r6, #64]	; 0x40
   2a1e0:	ldr	r0, [r6, #16]
   2a1e4:	str	r5, [r6, #56]	; 0x38
   2a1e8:	str	r5, [r6, #52]	; 0x34
   2a1ec:	bl	153e0 <ftello64@plt+0x3d70>
   2a1f0:	ldr	r0, [sp, #68]	; 0x44
   2a1f4:	str	r5, [r6, #16]
   2a1f8:	bl	153e0 <ftello64@plt+0x3d70>
   2a1fc:	ldr	r0, [sp, #72]	; 0x48
   2a200:	bl	153e0 <ftello64@plt+0x3d70>
   2a204:	ldrb	r3, [sp, #135]	; 0x87
   2a208:	cmp	r3, r5
   2a20c:	beq	2a218 <ftello64@plt+0x18ba8>
   2a210:	ldr	r0, [sp, #64]	; 0x40
   2a214:	bl	153e0 <ftello64@plt+0x3d70>
   2a218:	ldr	r0, [sp, #36]	; 0x24
   2a21c:	cmp	r0, #0
   2a220:	bne	2937c <ftello64@plt+0x17d0c>
   2a224:	add	sp, sp, #148	; 0x94
   2a228:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a22c:	mov	r3, r2
   2a230:	mov	r2, ip
   2a234:	add	r1, r3, #1
   2a238:	mov	ip, r2
   2a23c:	b	2a0b4 <ftello64@plt+0x18a44>
   2a240:	mov	r7, #1
   2a244:	b	2a038 <ftello64@plt+0x189c8>
   2a248:	mov	r0, #0
   2a24c:	str	r0, [sp, #48]	; 0x30
   2a250:	str	r0, [fp, #4]
   2a254:	str	r0, [fp, #8]
   2a258:	b	2a00c <ftello64@plt+0x1899c>
   2a25c:	add	r3, r3, r2
   2a260:	lsl	r1, r3, #3
   2a264:	lsl	r6, r3, #1
   2a268:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2a26c:	cmp	r0, #0
   2a270:	beq	2a2ec <ftello64@plt+0x18c7c>
   2a274:	str	r0, [sp, #56]	; 0x38
   2a278:	str	r6, [sp, #48]	; 0x30
   2a27c:	b	2a148 <ftello64@plt+0x18ad8>
   2a280:	mov	r3, #1
   2a284:	mov	r2, fp
   2a288:	mov	r1, r4
   2a28c:	add	r0, sp, #40	; 0x28
   2a290:	bl	24174 <ftello64@plt+0x12b04>
   2a294:	mov	r3, #2
   2a298:	mov	r2, fp
   2a29c:	mov	r1, r4
   2a2a0:	str	r0, [r4, #40]	; 0x28
   2a2a4:	add	r0, sp, #40	; 0x28
   2a2a8:	bl	24174 <ftello64@plt+0x12b04>
   2a2ac:	mov	r3, #6
   2a2b0:	mov	r2, fp
   2a2b4:	mov	r1, r4
   2a2b8:	str	r0, [r4, #44]	; 0x2c
   2a2bc:	add	r0, sp, #40	; 0x28
   2a2c0:	bl	24174 <ftello64@plt+0x12b04>
   2a2c4:	ldr	r3, [r4, #40]	; 0x28
   2a2c8:	cmp	r3, #0
   2a2cc:	str	r0, [r4, #48]	; 0x30
   2a2d0:	beq	2a2e4 <ftello64@plt+0x18c74>
   2a2d4:	ldr	r3, [r4, #44]	; 0x2c
   2a2d8:	cmp	r0, #0
   2a2dc:	cmpne	r3, #0
   2a2e0:	bne	2a1a4 <ftello64@plt+0x18b34>
   2a2e4:	ldr	r0, [sp, #40]	; 0x28
   2a2e8:	b	2a1b0 <ftello64@plt+0x18b40>
   2a2ec:	mov	r0, #12
   2a2f0:	b	2a1b0 <ftello64@plt+0x18b40>
   2a2f4:	cmp	ip, #0
   2a2f8:	mov	r1, ip
   2a2fc:	beq	29b04 <ftello64@plt+0x18494>
   2a300:	b	29ae8 <ftello64@plt+0x18478>
   2a304:	ldrb	r3, [r6, #88]	; 0x58
   2a308:	tst	r3, #1
   2a30c:	bne	29e54 <ftello64@plt+0x187e4>
   2a310:	b	29e48 <ftello64@plt+0x187d8>
   2a314:	bl	153e0 <ftello64@plt+0x3d70>
   2a318:	mov	r3, #0
   2a31c:	ldr	r5, [r6, #52]	; 0x34
   2a320:	str	r3, [r6, #132]	; 0x84
   2a324:	b	2974c <ftello64@plt+0x180dc>
   2a328:	mov	r3, r2
   2a32c:	b	29754 <ftello64@plt+0x180e4>
   2a330:	str	sl, [sp, #88]	; 0x58
   2a334:	str	sl, [sp, #92]	; 0x5c
   2a338:	b	29498 <ftello64@plt+0x17e28>
   2a33c:	ldr	r3, [sp, #108]	; 0x6c
   2a340:	ldr	r5, [sp, #88]	; 0x58
   2a344:	cmp	sl, r3
   2a348:	movge	sl, r3
   2a34c:	cmp	sl, r5
   2a350:	ble	2a394 <ftello64@plt+0x18d24>
   2a354:	bl	114a8 <__ctype_toupper_loc@plt>
   2a358:	b	2a360 <ftello64@plt+0x18cf0>
   2a35c:	ldr	r6, [sp, #64]	; 0x40
   2a360:	ldr	r3, [sp, #60]	; 0x3c
   2a364:	ldr	r1, [sp, #84]	; 0x54
   2a368:	add	r3, r3, r5
   2a36c:	ldr	r2, [sp, #124]	; 0x7c
   2a370:	ldrb	r3, [r3, r1]
   2a374:	cmp	r2, #0
   2a378:	ldrbne	r3, [r2, r3]
   2a37c:	ldr	r2, [r0]
   2a380:	ldr	r3, [r2, r3, lsl #2]
   2a384:	strb	r3, [r6, r5]
   2a388:	add	r5, r5, #1
   2a38c:	cmp	sl, r5
   2a390:	bne	2a35c <ftello64@plt+0x18cec>
   2a394:	str	r5, [sp, #88]	; 0x58
   2a398:	str	r5, [sp, #92]	; 0x5c
   2a39c:	b	29498 <ftello64@plt+0x17e28>
   2a3a0:	mov	r0, #12
   2a3a4:	b	293a8 <ftello64@plt+0x17d38>
   2a3a8:	ldr	r4, [sp, #16]
   2a3ac:	str	r0, [r5, #4]
   2a3b0:	str	r0, [r5]
   2a3b4:	mov	r0, #12
   2a3b8:	b	29314 <ftello64@plt+0x17ca4>
   2a3bc:	ldr	r5, [r4, #8]
   2a3c0:	cmp	r5, #0
   2a3c4:	beq	2a4f8 <ftello64@plt+0x18e88>
   2a3c8:	ldr	r0, [r4]
   2a3cc:	mov	r2, r1
   2a3d0:	mov	r6, r0
   2a3d4:	mov	r1, r0
   2a3d8:	mov	lr, r9
   2a3dc:	ldrb	ip, [r6, #4]
   2a3e0:	sub	ip, ip, #1
   2a3e4:	cmp	ip, #11
   2a3e8:	ldrls	pc, [pc, ip, lsl #2]
   2a3ec:	b	2a494 <ftello64@plt+0x18e24>
   2a3f0:	andeq	sl, r2, r4, lsl #9
   2a3f4:	andeq	sl, r2, r4, lsr #8
   2a3f8:	muleq	r2, r8, r4
   2a3fc:	andeq	sl, r2, r4, lsr #8
   2a400:	andeq	sl, r2, r0, lsr #8
   2a404:	andeq	r9, r2, ip, lsr #31
   2a408:	muleq	r2, r4, r4
   2a40c:	andeq	sl, r2, r4, lsr #8
   2a410:	andeq	sl, r2, r4, lsr #8
   2a414:	andeq	sl, r2, r4, lsr #8
   2a418:	andeq	sl, r2, r4, lsr #8
   2a41c:	ldrdeq	sl, [r2], -r0
   2a420:	mov	lr, r3
   2a424:	add	r2, r2, #1
   2a428:	cmp	r2, r5
   2a42c:	add	r6, r6, #8
   2a430:	bne	2a3dc <ftello64@plt+0x18d6c>
   2a434:	orr	r9, r9, lr
   2a438:	ands	r9, r9, #255	; 0xff
   2a43c:	beq	2a4f8 <ftello64@plt+0x18e88>
   2a440:	add	r2, r0, r2, lsl #3
   2a444:	mov	r0, #7
   2a448:	b	2a460 <ftello64@plt+0x18df0>
   2a44c:	cmp	r3, #5
   2a450:	strbeq	r0, [r1, #4]
   2a454:	add	r1, r1, #8
   2a458:	cmp	r1, r2
   2a45c:	beq	2a4f4 <ftello64@plt+0x18e84>
   2a460:	ldrb	r3, [r1, #4]
   2a464:	cmp	r3, #1
   2a468:	bne	2a44c <ftello64@plt+0x18ddc>
   2a46c:	ldrsb	r3, [r1]
   2a470:	cmp	r3, #0
   2a474:	ldrblt	r3, [r1, #6]
   2a478:	biclt	r3, r3, #32
   2a47c:	strblt	r3, [r1, #6]
   2a480:	b	2a454 <ftello64@plt+0x18de4>
   2a484:	ldrb	ip, [r0, r2, lsl #3]
   2a488:	lsrs	ip, ip, #7
   2a48c:	movne	r9, r3
   2a490:	b	2a424 <ftello64@plt+0x18db4>
   2a494:	bl	1164c <abort@plt>
   2a498:	ldr	ip, [r0, r2, lsl #3]
   2a49c:	ldr	r7, [ip, #16]
   2a4a0:	cmp	r7, #0
   2a4a4:	bne	29fac <ftello64@plt+0x1893c>
   2a4a8:	ldr	r7, [ip, #20]
   2a4ac:	cmp	r7, #0
   2a4b0:	bne	29fac <ftello64@plt+0x1893c>
   2a4b4:	ldr	r7, [ip, #24]
   2a4b8:	cmp	r7, #0
   2a4bc:	bne	29fac <ftello64@plt+0x1893c>
   2a4c0:	ldr	ip, [ip, #28]
   2a4c4:	cmp	ip, #0
   2a4c8:	beq	2a424 <ftello64@plt+0x18db4>
   2a4cc:	b	29fac <ftello64@plt+0x1893c>
   2a4d0:	ldr	ip, [r0, r2, lsl #3]
   2a4d4:	cmp	ip, #32
   2a4d8:	beq	2a424 <ftello64@plt+0x18db4>
   2a4dc:	bls	2a528 <ftello64@plt+0x18eb8>
   2a4e0:	cmp	ip, #64	; 0x40
   2a4e4:	beq	2a424 <ftello64@plt+0x18db4>
   2a4e8:	cmp	ip, #128	; 0x80
   2a4ec:	beq	2a424 <ftello64@plt+0x18db4>
   2a4f0:	b	29fac <ftello64@plt+0x1893c>
   2a4f4:	mov	r9, lr
   2a4f8:	ldr	r2, [r4, #76]	; 0x4c
   2a4fc:	ldrb	r3, [r4, #88]	; 0x58
   2a500:	cmp	r2, #0
   2a504:	movle	r2, r9
   2a508:	orrgt	r2, r9, #1
   2a50c:	and	r2, r2, #1
   2a510:	and	r3, r3, #249	; 0xf9
   2a514:	orr	r3, r3, r2, lsl #1
   2a518:	mov	r2, #1
   2a51c:	strb	r3, [r4, #88]	; 0x58
   2a520:	str	r2, [r4, #92]	; 0x5c
   2a524:	b	29fac <ftello64@plt+0x1893c>
   2a528:	cmp	ip, #16
   2a52c:	beq	2a424 <ftello64@plt+0x18db4>
   2a530:	b	29fac <ftello64@plt+0x1893c>
   2a534:	ldr	r3, [pc, #96]	; 2a59c <ftello64@plt+0x18f2c>
   2a538:	push	{r4, lr}
   2a53c:	mov	lr, r2
   2a540:	ldr	r3, [r3]
   2a544:	ldrb	ip, [lr, #28]
   2a548:	mov	r2, r1
   2a54c:	mov	r1, r0
   2a550:	lsr	r0, r3, #21
   2a554:	and	r4, r0, #16
   2a558:	and	r0, ip, #239	; 0xef
   2a55c:	orr	r0, r0, r4
   2a560:	orr	r0, r0, #128	; 0x80
   2a564:	strb	r0, [lr, #28]
   2a568:	mov	r0, lr
   2a56c:	bl	2907c <ftello64@plt+0x17a0c>
   2a570:	subs	r3, r0, #0
   2a574:	popeq	{r4, pc}
   2a578:	ldr	r1, [pc, #32]	; 2a5a0 <ftello64@plt+0x18f30>
   2a57c:	mov	r2, #5
   2a580:	add	r3, r1, r3, lsl #2
   2a584:	add	r1, r1, #32
   2a588:	ldr	r3, [r3, #416]	; 0x1a0
   2a58c:	mov	r0, #0
   2a590:	add	r1, r1, r3
   2a594:	pop	{r4, lr}
   2a598:	b	113ac <dcgettext@plt>
   2a59c:	andeq	r2, r4, ip, lsr r9
   2a5a0:	andeq	r0, r3, r0, lsl fp
   2a5a4:	ldr	r3, [pc, #12]	; 2a5b8 <ftello64@plt+0x18f48>
   2a5a8:	ldr	r2, [r3]
   2a5ac:	str	r0, [r3]
   2a5b0:	mov	r0, r2
   2a5b4:	bx	lr
   2a5b8:	andeq	r2, r4, ip, lsr r9
   2a5bc:	push	{r4, r5, r6, lr}
   2a5c0:	mov	r2, #256	; 0x100
   2a5c4:	ldr	r5, [r0]
   2a5c8:	ldr	r6, [r0, #16]
   2a5cc:	mov	r4, r0
   2a5d0:	mov	r1, #0
   2a5d4:	mov	r0, r6
   2a5d8:	bl	11550 <memset@plt>
   2a5dc:	ldr	r1, [r5, #36]	; 0x24
   2a5e0:	mov	r3, r6
   2a5e4:	add	r2, r1, #12
   2a5e8:	mov	r0, r4
   2a5ec:	add	r1, r1, #8
   2a5f0:	bl	1ce78 <ftello64@plt+0xb808>
   2a5f4:	ldr	r0, [r5, #40]	; 0x28
   2a5f8:	ldr	r3, [r5, #36]	; 0x24
   2a5fc:	cmp	r3, r0
   2a600:	beq	2a61c <ftello64@plt+0x18fac>
   2a604:	add	r2, r0, #12
   2a608:	add	r1, r0, #8
   2a60c:	mov	r3, r6
   2a610:	mov	r0, r4
   2a614:	bl	1ce78 <ftello64@plt+0xb808>
   2a618:	ldr	r0, [r5, #36]	; 0x24
   2a61c:	ldr	r1, [r5, #44]	; 0x2c
   2a620:	cmp	r1, r0
   2a624:	beq	2a640 <ftello64@plt+0x18fd0>
   2a628:	add	r2, r1, #12
   2a62c:	mov	r0, r4
   2a630:	mov	r3, r6
   2a634:	add	r1, r1, #8
   2a638:	bl	1ce78 <ftello64@plt+0xb808>
   2a63c:	ldr	r0, [r5, #36]	; 0x24
   2a640:	ldr	r1, [r5, #48]	; 0x30
   2a644:	cmp	r1, r0
   2a648:	beq	2a660 <ftello64@plt+0x18ff0>
   2a64c:	add	r2, r1, #12
   2a650:	mov	r3, r6
   2a654:	add	r1, r1, #8
   2a658:	mov	r0, r4
   2a65c:	bl	1ce78 <ftello64@plt+0xb808>
   2a660:	ldrb	r3, [r4, #28]
   2a664:	mov	r0, #0
   2a668:	orr	r3, r3, #8
   2a66c:	strb	r3, [r4, #28]
   2a670:	pop	{r4, r5, r6, pc}
   2a674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a678:	cmp	r3, r2
   2a67c:	mov	r5, r3
   2a680:	sub	sp, sp, #52	; 0x34
   2a684:	movle	r3, #0
   2a688:	movgt	r3, #1
   2a68c:	orrs	r3, r3, r5, lsr #31
   2a690:	ldrb	r3, [sp, #100]	; 0x64
   2a694:	ldr	ip, [sp, #88]	; 0x58
   2a698:	ldr	sl, [r0]
   2a69c:	add	r8, r5, ip
   2a6a0:	ldr	r7, [sp, #96]	; 0x60
   2a6a4:	str	r3, [sp, #32]
   2a6a8:	bne	2a954 <ftello64@plt+0x192e4>
   2a6ac:	cmp	r8, r2
   2a6b0:	bgt	2a94c <ftello64@plt+0x192dc>
   2a6b4:	cmp	ip, #0
   2a6b8:	cmpge	r5, r8
   2a6bc:	movgt	lr, #1
   2a6c0:	movle	lr, #0
   2a6c4:	bgt	2a94c <ftello64@plt+0x192dc>
   2a6c8:	cmp	r8, #0
   2a6cc:	blt	2a9e8 <ftello64@plt+0x19378>
   2a6d0:	cmp	r5, r8
   2a6d4:	movgt	lr, #0
   2a6d8:	movle	lr, #1
   2a6dc:	ands	r3, lr, ip, lsr #31
   2a6e0:	movne	r8, #0
   2a6e4:	ldr	lr, [pc, #812]	; 2aa18 <ftello64@plt+0x193a8>
   2a6e8:	ldr	r4, [pc, #812]	; 2aa1c <ftello64@plt+0x193ac>
   2a6ec:	cmp	lr, #0
   2a6f0:	mov	ip, #1
   2a6f4:	moveq	ip, lr
   2a6f8:	cmp	r4, #0
   2a6fc:	mov	lr, #1
   2a700:	moveq	lr, r4
   2a704:	str	r2, [sp, #40]	; 0x28
   2a708:	orr	r2, ip, lr
   2a70c:	ands	r3, r2, #255	; 0xff
   2a710:	str	r1, [sp, #44]	; 0x2c
   2a714:	mov	r6, r0
   2a718:	str	r3, [sp, #28]
   2a71c:	beq	2a728 <ftello64@plt+0x190b8>
   2a720:	add	r0, sl, #136	; 0x88
   2a724:	bl	11328 <pthread_mutex_lock@plt>
   2a728:	ldrb	r2, [r6, #28]
   2a72c:	cmp	r8, r5
   2a730:	lsr	fp, r2, #5
   2a734:	and	r3, fp, #3
   2a738:	str	r3, [sp, #36]	; 0x24
   2a73c:	bgt	2a7f0 <ftello64@plt+0x19180>
   2a740:	lsr	r1, r2, #4
   2a744:	and	r1, r1, #1
   2a748:	cmp	r7, #0
   2a74c:	orreq	r1, r1, #1
   2a750:	cmp	r1, #0
   2a754:	bne	2a9f0 <ftello64@plt+0x19380>
   2a758:	and	r2, r2, #6
   2a75c:	cmp	r2, #4
   2a760:	ldrne	r0, [r6, #24]
   2a764:	beq	2a9b8 <ftello64@plt+0x19348>
   2a768:	add	fp, r0, #1
   2a76c:	mov	r4, fp
   2a770:	lsl	r0, fp, #3
   2a774:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2a778:	subs	r9, r0, #0
   2a77c:	beq	2a964 <ftello64@plt+0x192f4>
   2a780:	ldr	r3, [sp, #36]	; 0x24
   2a784:	str	r9, [sp, #12]
   2a788:	str	r3, [sp, #16]
   2a78c:	ldr	r3, [sp, #92]	; 0x5c
   2a790:	str	fp, [sp, #8]
   2a794:	str	r3, [sp, #4]
   2a798:	str	r8, [sp]
   2a79c:	ldr	r2, [sp, #40]	; 0x28
   2a7a0:	ldr	r1, [sp, #44]	; 0x2c
   2a7a4:	mov	r3, r5
   2a7a8:	mov	r0, r6
   2a7ac:	bl	26a14 <ftello64@plt+0x153a4>
   2a7b0:	cmp	r0, #0
   2a7b4:	beq	2a814 <ftello64@plt+0x191a4>
   2a7b8:	cmp	r0, #1
   2a7bc:	mvneq	r5, #0
   2a7c0:	beq	2a7c8 <ftello64@plt+0x19158>
   2a7c4:	mvn	r5, #1
   2a7c8:	mov	r0, r9
   2a7cc:	bl	153e0 <ftello64@plt+0x3d70>
   2a7d0:	ldr	r3, [sp, #28]
   2a7d4:	cmp	r3, #0
   2a7d8:	beq	2a7e4 <ftello64@plt+0x19174>
   2a7dc:	add	r0, sl, #136	; 0x88
   2a7e0:	bl	11274 <pthread_mutex_unlock@plt>
   2a7e4:	mov	r0, r5
   2a7e8:	add	sp, sp, #52	; 0x34
   2a7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a7f0:	ldr	r1, [r6, #16]
   2a7f4:	cmp	r1, #0
   2a7f8:	beq	2a740 <ftello64@plt+0x190d0>
   2a7fc:	tst	r2, #8
   2a800:	bne	2a740 <ftello64@plt+0x190d0>
   2a804:	mov	r0, r6
   2a808:	bl	2a5bc <ftello64@plt+0x18f4c>
   2a80c:	ldrb	r2, [r6, #28]
   2a810:	b	2a740 <ftello64@plt+0x190d0>
   2a814:	cmp	r7, #0
   2a818:	beq	2a8c4 <ftello64@plt+0x19254>
   2a81c:	ldrb	r8, [r6, #28]
   2a820:	add	fp, r4, #1
   2a824:	lsr	r8, r8, #1
   2a828:	ands	r8, r8, #3
   2a82c:	beq	2a96c <ftello64@plt+0x192fc>
   2a830:	cmp	r8, #1
   2a834:	ldr	r2, [r7]
   2a838:	movne	r8, #2
   2a83c:	beq	2a8e0 <ftello64@plt+0x19270>
   2a840:	cmp	r4, #0
   2a844:	ble	2aa04 <ftello64@plt+0x19394>
   2a848:	ldmib	r7, {r1, r2}
   2a84c:	mov	r3, r9
   2a850:	add	ip, r9, r4, lsl #3
   2a854:	sub	r1, r1, #4
   2a858:	sub	r2, r2, #4
   2a85c:	ldr	r0, [r3]
   2a860:	add	r3, r3, #8
   2a864:	str	r0, [r1, #4]!
   2a868:	ldr	r0, [r3, #-4]
   2a86c:	cmp	ip, r3
   2a870:	str	r0, [r2, #4]!
   2a874:	bne	2a85c <ftello64@plt+0x191ec>
   2a878:	ldr	r2, [r7]
   2a87c:	mov	r3, r4
   2a880:	cmp	r3, r2
   2a884:	bcs	2a8ac <ftello64@plt+0x1923c>
   2a888:	ldmib	r7, {r0, r1}
   2a88c:	mvn	r2, #0
   2a890:	str	r2, [r1, r3, lsl #2]
   2a894:	str	r2, [r0, r3, lsl #2]
   2a898:	ldr	r3, [r7]
   2a89c:	add	r4, r4, #1
   2a8a0:	cmp	r4, r3
   2a8a4:	mov	r3, r4
   2a8a8:	bcc	2a890 <ftello64@plt+0x19220>
   2a8ac:	ldrb	r3, [r6, #28]
   2a8b0:	bic	r3, r3, #6
   2a8b4:	orr	r8, r3, r8, lsl #1
   2a8b8:	tst	r8, #6
   2a8bc:	strb	r8, [r6, #28]
   2a8c0:	beq	2a7c4 <ftello64@plt+0x19154>
   2a8c4:	ldr	r3, [sp, #32]
   2a8c8:	cmp	r3, #0
   2a8cc:	ldrne	r3, [r9, #4]
   2a8d0:	subne	r5, r3, r5
   2a8d4:	bne	2a7c8 <ftello64@plt+0x19158>
   2a8d8:	ldr	r5, [r9]
   2a8dc:	b	2a7c8 <ftello64@plt+0x19158>
   2a8e0:	cmp	r2, fp
   2a8e4:	bcs	2a840 <ftello64@plt+0x191d0>
   2a8e8:	lsl	r2, fp, #2
   2a8ec:	mov	r1, r2
   2a8f0:	ldr	r0, [r7, #4]
   2a8f4:	str	r2, [sp, #40]	; 0x28
   2a8f8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2a8fc:	subs	r3, r0, #0
   2a900:	str	r3, [sp, #36]	; 0x24
   2a904:	beq	2aa10 <ftello64@plt+0x193a0>
   2a908:	ldr	r2, [sp, #40]	; 0x28
   2a90c:	ldr	r0, [r7, #8]
   2a910:	mov	r1, r2
   2a914:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2a918:	ldr	r3, [sp, #36]	; 0x24
   2a91c:	subs	r2, r0, #0
   2a920:	strne	r2, [r7, #8]
   2a924:	strne	r3, [r7, #4]
   2a928:	strne	fp, [r7]
   2a92c:	movne	r2, fp
   2a930:	bne	2a840 <ftello64@plt+0x191d0>
   2a934:	mov	r0, r3
   2a938:	str	r2, [sp, #36]	; 0x24
   2a93c:	bl	153e0 <ftello64@plt+0x3d70>
   2a940:	ldr	r2, [sp, #36]	; 0x24
   2a944:	mov	r8, r2
   2a948:	b	2a8ac <ftello64@plt+0x1923c>
   2a94c:	mov	r8, r2
   2a950:	b	2a6e4 <ftello64@plt+0x19074>
   2a954:	mvn	r5, #0
   2a958:	mov	r0, r5
   2a95c:	add	sp, sp, #52	; 0x34
   2a960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a964:	mvn	r5, #1
   2a968:	b	2a7d0 <ftello64@plt+0x19160>
   2a96c:	lsl	r8, fp, #2
   2a970:	mov	r0, r8
   2a974:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2a978:	cmp	r0, #0
   2a97c:	str	r0, [r7, #4]
   2a980:	beq	2aa10 <ftello64@plt+0x193a0>
   2a984:	mov	r0, r8
   2a988:	str	fp, [sp, #36]	; 0x24
   2a98c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2a990:	ldr	r2, [sp, #36]	; 0x24
   2a994:	cmp	r0, #0
   2a998:	mov	r8, r0
   2a99c:	str	r0, [r7, #8]
   2a9a0:	strne	r2, [r7]
   2a9a4:	movne	r8, #1
   2a9a8:	bne	2a840 <ftello64@plt+0x191d0>
   2a9ac:	ldr	r0, [r7, #4]
   2a9b0:	bl	153e0 <ftello64@plt+0x3d70>
   2a9b4:	b	2a8ac <ftello64@plt+0x1923c>
   2a9b8:	ldr	fp, [r7]
   2a9bc:	ldr	r0, [r6, #24]
   2a9c0:	cmp	fp, r0
   2a9c4:	bhi	2a768 <ftello64@plt+0x190f8>
   2a9c8:	cmp	fp, #0
   2a9cc:	mov	r4, fp
   2a9d0:	bgt	2a770 <ftello64@plt+0x19100>
   2a9d4:	mov	fp, #1
   2a9d8:	mov	r7, r1
   2a9dc:	mov	r4, fp
   2a9e0:	mov	r0, #8
   2a9e4:	b	2a774 <ftello64@plt+0x19104>
   2a9e8:	mov	r8, lr
   2a9ec:	b	2a6e4 <ftello64@plt+0x19074>
   2a9f0:	mov	fp, #1
   2a9f4:	mov	r4, fp
   2a9f8:	mov	r0, #8
   2a9fc:	mov	r7, #0
   2aa00:	b	2a774 <ftello64@plt+0x19104>
   2aa04:	mov	r4, #0
   2aa08:	mov	r3, r4
   2aa0c:	b	2a880 <ftello64@plt+0x19210>
   2aa10:	mov	r8, #0
   2aa14:	b	2a8ac <ftello64@plt+0x1923c>
	...
   2aa20:	push	{r4, r5, r6, r7, r8, lr}
   2aa24:	mov	r5, r2
   2aa28:	and	r2, r2, #1
   2aa2c:	cmp	r2, #0
   2aa30:	ldr	ip, [pc, #404]	; 2abcc <ftello64@plt+0x1955c>
   2aa34:	mov	r2, #0
   2aa38:	ldr	r3, [pc, #400]	; 2abd0 <ftello64@plt+0x19560>
   2aa3c:	mov	r4, r0
   2aa40:	str	r2, [r0]
   2aa44:	str	r2, [r0, #4]
   2aa48:	str	r2, [r0, #8]
   2aa4c:	sub	sp, sp, #8
   2aa50:	mov	r0, #256	; 0x100
   2aa54:	ldr	r8, [pc, #376]	; 2abd4 <ftello64@plt+0x19564>
   2aa58:	ldr	r6, [pc, #376]	; 2abd8 <ftello64@plt+0x19568>
   2aa5c:	moveq	r8, ip
   2aa60:	movne	r6, r3
   2aa64:	mov	r7, r1
   2aa68:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2aa6c:	cmp	r0, #0
   2aa70:	str	r0, [r4, #16]
   2aa74:	beq	2abc0 <ftello64@plt+0x19550>
   2aa78:	tst	r5, #2
   2aa7c:	movne	r6, r8
   2aa80:	ands	r2, r5, #4
   2aa84:	moveq	r3, r2
   2aa88:	ldrb	r2, [r4, #28]
   2aa8c:	movne	r3, #1
   2aa90:	lsl	r5, r5, #1
   2aa94:	bic	r2, r2, #128	; 0x80
   2aa98:	orr	r2, r2, r3, lsl #7
   2aa9c:	bic	r2, r2, #16
   2aaa0:	and	r5, r5, #16
   2aaa4:	orr	r5, r5, r2
   2aaa8:	mov	r3, #0
   2aaac:	bicne	r6, r6, #64	; 0x40
   2aab0:	str	r3, [r4, #20]
   2aab4:	strb	r5, [r4, #28]
   2aab8:	mov	r0, r7
   2aabc:	orrne	r6, r6, #256	; 0x100
   2aac0:	bl	114fc <strlen@plt>
   2aac4:	mov	r1, r7
   2aac8:	mov	r3, r6
   2aacc:	mov	r2, r0
   2aad0:	mov	r0, r4
   2aad4:	bl	2907c <ftello64@plt+0x17a0c>
   2aad8:	cmp	r0, #16
   2aadc:	mov	r1, r0
   2aae0:	beq	2ab9c <ftello64@plt+0x1952c>
   2aae4:	cmp	r0, #0
   2aae8:	bne	2aba0 <ftello64@plt+0x19530>
   2aaec:	ldr	r5, [r4]
   2aaf0:	ldr	r6, [r4, #16]
   2aaf4:	mov	r2, #256	; 0x100
   2aaf8:	mov	r0, r6
   2aafc:	bl	11550 <memset@plt>
   2ab00:	ldr	r1, [r5, #36]	; 0x24
   2ab04:	mov	r3, r6
   2ab08:	add	r2, r1, #12
   2ab0c:	mov	r0, r4
   2ab10:	add	r1, r1, #8
   2ab14:	bl	1ce78 <ftello64@plt+0xb808>
   2ab18:	ldr	r1, [r5, #40]	; 0x28
   2ab1c:	ldr	r3, [r5, #36]	; 0x24
   2ab20:	cmp	r3, r1
   2ab24:	beq	2ab40 <ftello64@plt+0x194d0>
   2ab28:	add	r2, r1, #12
   2ab2c:	mov	r3, r6
   2ab30:	add	r1, r1, #8
   2ab34:	mov	r0, r4
   2ab38:	bl	1ce78 <ftello64@plt+0xb808>
   2ab3c:	ldr	r1, [r5, #36]	; 0x24
   2ab40:	ldr	r0, [r5, #44]	; 0x2c
   2ab44:	cmp	r1, r0
   2ab48:	beq	2ab64 <ftello64@plt+0x194f4>
   2ab4c:	add	r2, r0, #12
   2ab50:	add	r1, r0, #8
   2ab54:	mov	r3, r6
   2ab58:	mov	r0, r4
   2ab5c:	bl	1ce78 <ftello64@plt+0xb808>
   2ab60:	ldr	r0, [r5, #36]	; 0x24
   2ab64:	ldr	r1, [r5, #48]	; 0x30
   2ab68:	cmp	r0, r1
   2ab6c:	beq	2ab84 <ftello64@plt+0x19514>
   2ab70:	add	r2, r1, #12
   2ab74:	mov	r3, r6
   2ab78:	add	r1, r1, #8
   2ab7c:	mov	r0, r4
   2ab80:	bl	1ce78 <ftello64@plt+0xb808>
   2ab84:	ldrb	r3, [r4, #28]
   2ab88:	mov	r0, #0
   2ab8c:	orr	r3, r3, #8
   2ab90:	strb	r3, [r4, #28]
   2ab94:	add	sp, sp, #8
   2ab98:	pop	{r4, r5, r6, r7, r8, pc}
   2ab9c:	mov	r1, #8
   2aba0:	ldr	r0, [r4, #16]
   2aba4:	str	r1, [sp, #4]
   2aba8:	bl	153e0 <ftello64@plt+0x3d70>
   2abac:	ldr	r1, [sp, #4]
   2abb0:	mov	r3, #0
   2abb4:	mov	r0, r1
   2abb8:	str	r3, [r4, #16]
   2abbc:	b	2ab94 <ftello64@plt+0x19524>
   2abc0:	mov	r0, #12
   2abc4:	add	sp, sp, #8
   2abc8:	pop	{r4, r5, r6, r7, r8, pc}
   2abcc:	smlalbteq	r0, r1, r6, r2
   2abd0:	strdeq	fp, [r3], -ip
   2abd4:	strdeq	fp, [r3], #-44	; 0xffffffd4
   2abd8:	smlabteq	r1, r6, r2, r0
   2abdc:	cmp	r0, #16
   2abe0:	push	{r4, r5, r6, r7, r8, lr}
   2abe4:	bhi	2ac4c <ftello64@plt+0x195dc>
   2abe8:	ldr	r1, [pc, #96]	; 2ac50 <ftello64@plt+0x195e0>
   2abec:	mov	r4, r3
   2abf0:	add	r0, r1, r0, lsl #2
   2abf4:	add	r1, r1, #32
   2abf8:	ldr	r3, [r0, #416]	; 0x1a0
   2abfc:	mov	r6, r2
   2ac00:	add	r1, r1, r3
   2ac04:	mov	r2, #5
   2ac08:	mov	r0, #0
   2ac0c:	bl	113ac <dcgettext@plt>
   2ac10:	mov	r7, r0
   2ac14:	bl	114fc <strlen@plt>
   2ac18:	cmp	r4, #0
   2ac1c:	add	r5, r0, #1
   2ac20:	beq	2ac44 <ftello64@plt+0x195d4>
   2ac24:	cmp	r5, r4
   2ac28:	subhi	r2, r4, #1
   2ac2c:	movhi	r3, #0
   2ac30:	strbhi	r3, [r6, r2]
   2ac34:	movls	r2, r5
   2ac38:	mov	r1, r7
   2ac3c:	mov	r0, r6
   2ac40:	bl	1134c <memcpy@plt>
   2ac44:	mov	r0, r5
   2ac48:	pop	{r4, r5, r6, r7, r8, pc}
   2ac4c:	bl	1164c <abort@plt>
   2ac50:	andeq	r0, r3, r0, lsl fp
   2ac54:	push	{r4, r5, r6, lr}
   2ac58:	mov	r4, r0
   2ac5c:	ldr	r5, [r0]
   2ac60:	cmp	r5, #0
   2ac64:	beq	2aca4 <ftello64@plt+0x19634>
   2ac68:	ldr	r2, [pc, #92]	; 2accc <ftello64@plt+0x1965c>
   2ac6c:	ldr	r1, [pc, #92]	; 2acd0 <ftello64@plt+0x19660>
   2ac70:	cmp	r2, #0
   2ac74:	mov	r3, #1
   2ac78:	moveq	r3, r2
   2ac7c:	cmp	r1, #0
   2ac80:	mov	r2, #1
   2ac84:	moveq	r2, r1
   2ac88:	orr	r3, r3, r2
   2ac8c:	tst	r3, #1
   2ac90:	beq	2ac9c <ftello64@plt+0x1962c>
   2ac94:	add	r0, r5, #136	; 0x88
   2ac98:	bl	112ec <pthread_mutex_destroy@plt>
   2ac9c:	mov	r0, r5
   2aca0:	bl	1e08c <ftello64@plt+0xca1c>
   2aca4:	mov	r5, #0
   2aca8:	ldr	r0, [r4, #16]
   2acac:	str	r5, [r4]
   2acb0:	str	r5, [r4, #4]
   2acb4:	bl	153e0 <ftello64@plt+0x3d70>
   2acb8:	str	r5, [r4, #16]
   2acbc:	ldr	r0, [r4, #20]
   2acc0:	bl	153e0 <ftello64@plt+0x3d70>
   2acc4:	str	r5, [r4, #20]
   2acc8:	pop	{r4, r5, r6, pc}
	...
   2acd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2acd8:	sub	sp, sp, #36	; 0x24
   2acdc:	ldr	r4, [sp, #72]	; 0x48
   2ace0:	bics	ip, r4, #7
   2ace4:	movne	r0, #2
   2ace8:	beq	2acf4 <ftello64@plt+0x19684>
   2acec:	add	sp, sp, #36	; 0x24
   2acf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2acf4:	ands	fp, r4, #4
   2acf8:	mov	r8, r3
   2acfc:	str	r2, [sp, #28]
   2ad00:	mov	r7, r1
   2ad04:	mov	r5, r0
   2ad08:	bne	2adac <ftello64@plt+0x1973c>
   2ad0c:	mov	r0, r1
   2ad10:	bl	114fc <strlen@plt>
   2ad14:	mov	r9, r0
   2ad18:	ldr	r3, [pc, #204]	; 2adec <ftello64@plt+0x1977c>
   2ad1c:	ldr	r1, [pc, #204]	; 2adf0 <ftello64@plt+0x19780>
   2ad20:	cmp	r3, #0
   2ad24:	mov	r6, #1
   2ad28:	moveq	r6, r3
   2ad2c:	cmp	r1, #0
   2ad30:	mov	r3, #1
   2ad34:	moveq	r3, r1
   2ad38:	orr	r6, r6, r3
   2ad3c:	ands	r6, r6, #255	; 0xff
   2ad40:	ldr	sl, [r5]
   2ad44:	beq	2ad50 <ftello64@plt+0x196e0>
   2ad48:	add	r0, sl, #136	; 0x88
   2ad4c:	bl	11328 <pthread_mutex_lock@plt>
   2ad50:	ldrb	r3, [r5, #28]
   2ad54:	tst	r3, #16
   2ad58:	beq	2adb8 <ftello64@plt+0x19748>
   2ad5c:	mov	ip, #0
   2ad60:	str	r4, [sp, #16]
   2ad64:	str	r9, [sp, #4]
   2ad68:	str	r9, [sp]
   2ad6c:	mov	r3, fp
   2ad70:	mov	r2, r9
   2ad74:	mov	r1, r7
   2ad78:	mov	r0, r5
   2ad7c:	str	ip, [sp, #12]
   2ad80:	str	ip, [sp, #8]
   2ad84:	bl	26a14 <ftello64@plt+0x153a4>
   2ad88:	mov	r4, r0
   2ad8c:	cmp	r6, #0
   2ad90:	beq	2ad9c <ftello64@plt+0x1972c>
   2ad94:	add	r0, sl, #136	; 0x88
   2ad98:	bl	11274 <pthread_mutex_unlock@plt>
   2ad9c:	adds	r0, r4, #0
   2ada0:	movne	r0, #1
   2ada4:	add	sp, sp, #36	; 0x24
   2ada8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2adac:	ldr	fp, [r3]
   2adb0:	ldr	r9, [r3, #4]
   2adb4:	b	2ad18 <ftello64@plt+0x196a8>
   2adb8:	ldr	r3, [sp, #28]
   2adbc:	str	r4, [sp, #16]
   2adc0:	str	r3, [sp, #8]
   2adc4:	str	r8, [sp, #12]
   2adc8:	str	r9, [sp, #4]
   2adcc:	str	r9, [sp]
   2add0:	mov	r3, fp
   2add4:	mov	r2, r9
   2add8:	mov	r1, r7
   2addc:	mov	r0, r5
   2ade0:	bl	26a14 <ftello64@plt+0x153a4>
   2ade4:	mov	r4, r0
   2ade8:	b	2ad8c <ftello64@plt+0x1971c>
	...
   2adf4:	push	{r4, lr}
   2adf8:	sub	sp, sp, #16
   2adfc:	mov	lr, #1
   2ae00:	ldr	r4, [sp, #24]
   2ae04:	mov	ip, #0
   2ae08:	str	ip, [sp]
   2ae0c:	stmib	sp, {r2, r4, lr}
   2ae10:	bl	2a674 <ftello64@plt+0x19004>
   2ae14:	add	sp, sp, #16
   2ae18:	pop	{r4, pc}
   2ae1c:	push	{r4, lr}
   2ae20:	sub	sp, sp, #16
   2ae24:	mov	ip, #0
   2ae28:	ldr	r4, [sp, #24]
   2ae2c:	ldr	lr, [sp, #28]
   2ae30:	str	r2, [sp, #4]
   2ae34:	str	r4, [sp]
   2ae38:	str	lr, [sp, #8]
   2ae3c:	str	ip, [sp, #12]
   2ae40:	bl	2a674 <ftello64@plt+0x19004>
   2ae44:	add	sp, sp, #16
   2ae48:	pop	{r4, pc}
   2ae4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ae50:	sub	sp, sp, #20
   2ae54:	mov	r5, r2
   2ae58:	ldr	r6, [sp, #68]	; 0x44
   2ae5c:	ldr	r4, [sp, #56]	; 0x38
   2ae60:	orr	r2, r2, r6
   2ae64:	orrs	r2, r2, r4
   2ae68:	bmi	2ae90 <ftello64@plt+0x19820>
   2ae6c:	cmp	r4, #0
   2ae70:	mov	sl, r0
   2ae74:	mov	fp, r1
   2ae78:	mov	r7, r3
   2ae7c:	blt	2aea0 <ftello64@plt+0x19830>
   2ae80:	mvn	r3, #-2147483648	; 0x80000000
   2ae84:	sub	r3, r3, r4
   2ae88:	cmp	r5, r3
   2ae8c:	ble	2aea0 <ftello64@plt+0x19830>
   2ae90:	mvn	r4, #1
   2ae94:	mov	r0, r4
   2ae98:	add	sp, sp, #20
   2ae9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aea0:	cmp	r4, #0
   2aea4:	add	r9, r5, r4
   2aea8:	ble	2af34 <ftello64@plt+0x198c4>
   2aeac:	cmp	r5, #0
   2aeb0:	beq	2af2c <ftello64@plt+0x198bc>
   2aeb4:	mov	r0, r9
   2aeb8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2aebc:	subs	r8, r0, #0
   2aec0:	beq	2ae90 <ftello64@plt+0x19820>
   2aec4:	mov	r1, fp
   2aec8:	mov	r2, r5
   2aecc:	bl	1134c <memcpy@plt>
   2aed0:	mov	r1, r7
   2aed4:	mov	r2, r4
   2aed8:	add	r0, r8, r5
   2aedc:	bl	1134c <memcpy@plt>
   2aee0:	mov	r7, r8
   2aee4:	ldr	r2, [sp, #64]	; 0x40
   2aee8:	mov	ip, #1
   2aeec:	mov	r3, #0
   2aef0:	str	r2, [sp, #8]
   2aef4:	mov	r1, r7
   2aef8:	mov	r2, r9
   2aefc:	str	ip, [sp, #12]
   2af00:	str	r3, [sp]
   2af04:	str	r6, [sp, #4]
   2af08:	ldr	r3, [sp, #60]	; 0x3c
   2af0c:	mov	r0, sl
   2af10:	bl	2a674 <ftello64@plt+0x19004>
   2af14:	mov	r4, r0
   2af18:	mov	r0, r8
   2af1c:	bl	153e0 <ftello64@plt+0x3d70>
   2af20:	mov	r0, r4
   2af24:	add	sp, sp, #20
   2af28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2af2c:	mov	r8, r5
   2af30:	b	2aee4 <ftello64@plt+0x19874>
   2af34:	mov	r7, fp
   2af38:	mov	r8, #0
   2af3c:	b	2aee4 <ftello64@plt+0x19874>
   2af40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2af44:	sub	sp, sp, #20
   2af48:	mov	r5, r2
   2af4c:	ldr	r6, [sp, #72]	; 0x48
   2af50:	ldr	r4, [sp, #56]	; 0x38
   2af54:	orr	r2, r2, r6
   2af58:	orrs	r2, r2, r4
   2af5c:	bmi	2af84 <ftello64@plt+0x19914>
   2af60:	cmp	r4, #0
   2af64:	mov	sl, r0
   2af68:	mov	fp, r1
   2af6c:	mov	r7, r3
   2af70:	blt	2af94 <ftello64@plt+0x19924>
   2af74:	mvn	r3, #-2147483648	; 0x80000000
   2af78:	sub	r3, r3, r4
   2af7c:	cmp	r5, r3
   2af80:	ble	2af94 <ftello64@plt+0x19924>
   2af84:	mvn	r4, #1
   2af88:	mov	r0, r4
   2af8c:	add	sp, sp, #20
   2af90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2af94:	cmp	r4, #0
   2af98:	add	r9, r5, r4
   2af9c:	ble	2b028 <ftello64@plt+0x199b8>
   2afa0:	cmp	r5, #0
   2afa4:	beq	2b020 <ftello64@plt+0x199b0>
   2afa8:	mov	r0, r9
   2afac:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2afb0:	subs	r8, r0, #0
   2afb4:	beq	2af84 <ftello64@plt+0x19914>
   2afb8:	mov	r1, fp
   2afbc:	mov	r2, r5
   2afc0:	bl	1134c <memcpy@plt>
   2afc4:	mov	r1, r7
   2afc8:	mov	r2, r4
   2afcc:	add	r0, r8, r5
   2afd0:	bl	1134c <memcpy@plt>
   2afd4:	mov	r7, r8
   2afd8:	ldr	r2, [sp, #68]	; 0x44
   2afdc:	mov	r3, #0
   2afe0:	str	r2, [sp, #8]
   2afe4:	ldr	r2, [sp, #64]	; 0x40
   2afe8:	mov	r1, r7
   2afec:	str	r2, [sp]
   2aff0:	str	r3, [sp, #12]
   2aff4:	mov	r2, r9
   2aff8:	ldr	r3, [sp, #60]	; 0x3c
   2affc:	str	r6, [sp, #4]
   2b000:	mov	r0, sl
   2b004:	bl	2a674 <ftello64@plt+0x19004>
   2b008:	mov	r4, r0
   2b00c:	mov	r0, r8
   2b010:	bl	153e0 <ftello64@plt+0x3d70>
   2b014:	mov	r0, r4
   2b018:	add	sp, sp, #20
   2b01c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b020:	mov	r8, r5
   2b024:	b	2afd8 <ftello64@plt+0x19968>
   2b028:	mov	r7, fp
   2b02c:	mov	r8, #0
   2b030:	b	2afd8 <ftello64@plt+0x19968>
   2b034:	cmp	r2, #0
   2b038:	bne	2b058 <ftello64@plt+0x199e8>
   2b03c:	ldrb	r3, [r0, #28]
   2b040:	bic	r3, r3, #6
   2b044:	strb	r3, [r0, #28]
   2b048:	str	r2, [r1]
   2b04c:	str	r2, [r1, #8]
   2b050:	str	r2, [r1, #4]
   2b054:	bx	lr
   2b058:	ldrb	ip, [r0, #28]
   2b05c:	bic	ip, ip, #4
   2b060:	orr	ip, ip, #2
   2b064:	strb	ip, [r0, #28]
   2b068:	stm	r1, {r2, r3}
   2b06c:	ldr	r3, [sp]
   2b070:	str	r3, [r1, #8]
   2b074:	bx	lr
   2b078:	push	{r4, r5, r6, lr}
   2b07c:	mov	r2, r1
   2b080:	mov	r4, r1
   2b084:	mov	r1, #0
   2b088:	mov	r5, r0
   2b08c:	bl	1158c <memchr@plt>
   2b090:	cmp	r0, #0
   2b094:	subne	r0, r0, r5
   2b098:	addne	r0, r0, #1
   2b09c:	moveq	r0, r4
   2b0a0:	pop	{r4, r5, r6, pc}
   2b0a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b0a8:	sub	sp, sp, #76	; 0x4c
   2b0ac:	mov	r7, r1
   2b0b0:	bl	113b8 <strdup@plt>
   2b0b4:	subs	r9, r0, #0
   2b0b8:	beq	2b548 <ftello64@plt+0x19ed8>
   2b0bc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2b0c0:	cmp	r0, #1
   2b0c4:	bls	2b318 <ftello64@plt+0x19ca8>
   2b0c8:	cmp	r7, #0
   2b0cc:	bne	2b3c8 <ftello64@plt+0x19d58>
   2b0d0:	add	r8, sp, #20
   2b0d4:	mov	r0, r9
   2b0d8:	str	r9, [sp, #32]
   2b0dc:	bl	114fc <strlen@plt>
   2b0e0:	mov	sl, #0
   2b0e4:	str	sl, [sp, #20]
   2b0e8:	strb	sl, [sp, #16]
   2b0ec:	str	sl, [r8, #4]
   2b0f0:	strb	sl, [sp, #28]
   2b0f4:	add	fp, r9, r0
   2b0f8:	cmp	r9, fp
   2b0fc:	str	fp, [sp, #12]
   2b100:	bcs	2b2f0 <ftello64@plt+0x19c80>
   2b104:	mov	r7, sl
   2b108:	str	sl, [sp, #4]
   2b10c:	mov	r5, sl
   2b110:	mov	r4, r9
   2b114:	mov	r6, #1
   2b118:	b	2b15c <ftello64@plt+0x19aec>
   2b11c:	cmp	r5, #1
   2b120:	beq	2b258 <ftello64@plt+0x19be8>
   2b124:	cmp	r5, #2
   2b128:	bne	2b1c4 <ftello64@plt+0x19b54>
   2b12c:	ldrb	r1, [sp, #40]	; 0x28
   2b130:	cmp	r1, #0
   2b134:	beq	2b1c4 <ftello64@plt+0x19b54>
   2b138:	ldr	r0, [sp, #44]	; 0x2c
   2b13c:	bl	114f0 <iswspace@plt>
   2b140:	cmp	r0, #0
   2b144:	moveq	r5, #1
   2b148:	add	r4, r4, sl
   2b14c:	cmp	r4, fp
   2b150:	str	r4, [sp, #32]
   2b154:	strb	r7, [sp, #28]
   2b158:	bcs	2b2fc <ftello64@plt+0x19c8c>
   2b15c:	ldrb	r3, [sp, #16]
   2b160:	cmp	r3, #0
   2b164:	bne	2b1e0 <ftello64@plt+0x19b70>
   2b168:	ldrb	r1, [r4]
   2b16c:	ldr	r3, [pc, #1004]	; 2b560 <ftello64@plt+0x19ef0>
   2b170:	and	r0, r1, #31
   2b174:	lsr	r1, r1, #5
   2b178:	ldr	r3, [r3, r1, lsl #2]
   2b17c:	lsr	r3, r3, r0
   2b180:	ands	sl, r3, #1
   2b184:	beq	2b1cc <ftello64@plt+0x19b5c>
   2b188:	str	r6, [sp, #36]	; 0x24
   2b18c:	ldrb	r1, [r4]
   2b190:	strb	r6, [sp, #40]	; 0x28
   2b194:	str	r1, [sp, #44]	; 0x2c
   2b198:	cmp	r5, #0
   2b19c:	strb	r6, [sp, #28]
   2b1a0:	bne	2b11c <ftello64@plt+0x19aac>
   2b1a4:	ldrb	r1, [sp, #40]	; 0x28
   2b1a8:	cmp	r1, #0
   2b1ac:	beq	2b1c4 <ftello64@plt+0x19b54>
   2b1b0:	ldr	r0, [sp, #44]	; 0x2c
   2b1b4:	bl	114f0 <iswspace@plt>
   2b1b8:	clz	r5, r0
   2b1bc:	lsr	r5, r5, #5
   2b1c0:	b	2b148 <ftello64@plt+0x19ad8>
   2b1c4:	mov	r5, #1
   2b1c8:	b	2b148 <ftello64@plt+0x19ad8>
   2b1cc:	mov	r0, r8
   2b1d0:	bl	11370 <mbsinit@plt>
   2b1d4:	cmp	r0, #0
   2b1d8:	beq	2b520 <ftello64@plt+0x19eb0>
   2b1dc:	strb	r6, [sp, #16]
   2b1e0:	sub	r2, fp, r4
   2b1e4:	mov	r1, r4
   2b1e8:	mov	r3, r8
   2b1ec:	add	r0, sp, #44	; 0x2c
   2b1f0:	bl	2d748 <ftello64@plt+0x1c0d8>
   2b1f4:	cmn	r0, #1
   2b1f8:	mov	sl, r0
   2b1fc:	str	r0, [sp, #36]	; 0x24
   2b200:	beq	2b284 <ftello64@plt+0x19c14>
   2b204:	cmn	r0, #2
   2b208:	beq	2b29c <ftello64@plt+0x19c2c>
   2b20c:	cmp	r0, #0
   2b210:	ldr	r4, [sp, #32]
   2b214:	bne	2b238 <ftello64@plt+0x19bc8>
   2b218:	str	r6, [sp, #36]	; 0x24
   2b21c:	ldrb	r3, [r4]
   2b220:	cmp	r3, #0
   2b224:	bne	2b534 <ftello64@plt+0x19ec4>
   2b228:	ldr	r3, [sp, #44]	; 0x2c
   2b22c:	cmp	r3, #0
   2b230:	bne	2b54c <ftello64@plt+0x19edc>
   2b234:	mov	sl, r6
   2b238:	mov	r0, r8
   2b23c:	strb	r6, [sp, #40]	; 0x28
   2b240:	bl	11370 <mbsinit@plt>
   2b244:	ldr	fp, [sp, #12]
   2b248:	cmp	r0, #0
   2b24c:	strbne	r7, [sp, #16]
   2b250:	ldrne	sl, [sp, #36]	; 0x24
   2b254:	b	2b198 <ftello64@plt+0x19b28>
   2b258:	ldrb	r1, [sp, #40]	; 0x28
   2b25c:	cmp	r1, #0
   2b260:	beq	2b148 <ftello64@plt+0x19ad8>
   2b264:	ldr	r0, [sp, #44]	; 0x2c
   2b268:	bl	114f0 <iswspace@plt>
   2b26c:	ldr	r3, [sp, #4]
   2b270:	cmp	r0, #0
   2b274:	movne	r3, r4
   2b278:	str	r3, [sp, #4]
   2b27c:	movne	r5, #2
   2b280:	b	2b148 <ftello64@plt+0x19ad8>
   2b284:	str	r6, [sp, #36]	; 0x24
   2b288:	strb	r7, [sp, #40]	; 0x28
   2b28c:	ldr	fp, [sp, #12]
   2b290:	ldr	r4, [sp, #32]
   2b294:	mov	sl, #1
   2b298:	b	2b198 <ftello64@plt+0x19b28>
   2b29c:	ldr	fp, [sp, #12]
   2b2a0:	ldr	r4, [sp, #32]
   2b2a4:	strb	r7, [sp, #40]	; 0x28
   2b2a8:	sub	sl, fp, r4
   2b2ac:	str	sl, [sp, #36]	; 0x24
   2b2b0:	b	2b198 <ftello64@plt+0x19b28>
   2b2b4:	ldr	r4, [sp, #32]
   2b2b8:	mov	r2, #1
   2b2bc:	mov	r3, #0
   2b2c0:	str	r2, [sp, #36]	; 0x24
   2b2c4:	strb	r3, [sp, #40]	; 0x28
   2b2c8:	mov	r3, #1
   2b2cc:	strb	r3, [sp, #28]
   2b2d0:	mov	r0, r4
   2b2d4:	bl	114fc <strlen@plt>
   2b2d8:	mov	r1, r4
   2b2dc:	add	r2, r0, #1
   2b2e0:	mov	r0, r9
   2b2e4:	bl	11310 <memmove@plt>
   2b2e8:	cmp	r7, #1
   2b2ec:	bne	2b0d4 <ftello64@plt+0x19a64>
   2b2f0:	mov	r0, r9
   2b2f4:	add	sp, sp, #76	; 0x4c
   2b2f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b2fc:	cmp	r5, #2
   2b300:	bne	2b2f0 <ftello64@plt+0x19c80>
   2b304:	ldr	r3, [sp, #4]
   2b308:	mov	r0, r9
   2b30c:	strb	r7, [r3]
   2b310:	add	sp, sp, #76	; 0x4c
   2b314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b318:	cmp	r7, #0
   2b31c:	beq	2b378 <ftello64@plt+0x19d08>
   2b320:	ldrb	r4, [r9]
   2b324:	cmp	r4, #0
   2b328:	beq	2b518 <ftello64@plt+0x19ea8>
   2b32c:	bl	114d8 <__ctype_b_loc@plt>
   2b330:	mov	r5, r9
   2b334:	ldr	r2, [r0]
   2b338:	b	2b348 <ftello64@plt+0x19cd8>
   2b33c:	ldrb	r4, [r5, #1]!
   2b340:	cmp	r4, #0
   2b344:	beq	2b358 <ftello64@plt+0x19ce8>
   2b348:	lsl	r4, r4, #1
   2b34c:	ldrh	r3, [r2, r4]
   2b350:	tst	r3, #8192	; 0x2000
   2b354:	bne	2b33c <ftello64@plt+0x19ccc>
   2b358:	mov	r0, r5
   2b35c:	bl	114fc <strlen@plt>
   2b360:	mov	r1, r5
   2b364:	add	r2, r0, #1
   2b368:	mov	r0, r9
   2b36c:	bl	11310 <memmove@plt>
   2b370:	cmp	r7, #1
   2b374:	beq	2b2f0 <ftello64@plt+0x19c80>
   2b378:	mov	r0, r9
   2b37c:	bl	114fc <strlen@plt>
   2b380:	sub	r0, r0, #1
   2b384:	adds	r4, r9, r0
   2b388:	bcs	2b2f0 <ftello64@plt+0x19c80>
   2b38c:	bl	114d8 <__ctype_b_loc@plt>
   2b390:	mov	r1, #0
   2b394:	ldr	r2, [r0]
   2b398:	b	2b3a8 <ftello64@plt+0x19d38>
   2b39c:	strb	r1, [r4], #-1
   2b3a0:	cmp	r9, r4
   2b3a4:	bhi	2b2f0 <ftello64@plt+0x19c80>
   2b3a8:	ldrb	r3, [r4]
   2b3ac:	lsl	r3, r3, #1
   2b3b0:	ldrh	r3, [r2, r3]
   2b3b4:	tst	r3, #8192	; 0x2000
   2b3b8:	bne	2b39c <ftello64@plt+0x19d2c>
   2b3bc:	mov	r0, r9
   2b3c0:	add	sp, sp, #76	; 0x4c
   2b3c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b3c8:	mov	r0, r9
   2b3cc:	str	r9, [sp, #32]
   2b3d0:	bl	114fc <strlen@plt>
   2b3d4:	add	r8, sp, #20
   2b3d8:	mov	sl, #0
   2b3dc:	str	sl, [sp, #20]
   2b3e0:	strb	sl, [sp, #16]
   2b3e4:	str	sl, [r8, #4]
   2b3e8:	strb	sl, [sp, #28]
   2b3ec:	add	r5, r9, r0
   2b3f0:	cmp	r9, r5
   2b3f4:	str	r5, [sp, #12]
   2b3f8:	movcs	r4, r9
   2b3fc:	bcs	2b2d0 <ftello64@plt+0x19c60>
   2b400:	ldr	fp, [pc, #344]	; 2b560 <ftello64@plt+0x19ef0>
   2b404:	mov	r4, r9
   2b408:	mov	r6, #1
   2b40c:	b	2b46c <ftello64@plt+0x19dfc>
   2b410:	ldrb	r3, [r4]
   2b414:	and	r2, r3, #31
   2b418:	lsr	r3, r3, #5
   2b41c:	ldr	r3, [fp, r3, lsl #2]
   2b420:	lsr	r3, r3, r2
   2b424:	tst	r3, #1
   2b428:	beq	2b4e0 <ftello64@plt+0x19e70>
   2b42c:	str	r6, [sp, #36]	; 0x24
   2b430:	ldrb	r5, [r4]
   2b434:	strb	r6, [sp, #40]	; 0x28
   2b438:	str	r5, [sp, #44]	; 0x2c
   2b43c:	mov	r0, r5
   2b440:	strb	r6, [sp, #28]
   2b444:	bl	114f0 <iswspace@plt>
   2b448:	cmp	r0, #0
   2b44c:	beq	2b2d0 <ftello64@plt+0x19c60>
   2b450:	ldr	r3, [sp, #36]	; 0x24
   2b454:	ldr	r5, [sp, #12]
   2b458:	add	r4, r4, r3
   2b45c:	cmp	r5, r4
   2b460:	strb	sl, [sp, #28]
   2b464:	str	r4, [sp, #32]
   2b468:	bls	2b2d0 <ftello64@plt+0x19c60>
   2b46c:	ldrb	r3, [sp, #16]
   2b470:	cmp	r3, #0
   2b474:	beq	2b410 <ftello64@plt+0x19da0>
   2b478:	sub	r2, r5, r4
   2b47c:	mov	r1, r4
   2b480:	mov	r3, r8
   2b484:	add	r0, sp, #44	; 0x2c
   2b488:	bl	2d748 <ftello64@plt+0x1c0d8>
   2b48c:	cmn	r0, #1
   2b490:	str	r0, [sp, #36]	; 0x24
   2b494:	beq	2b2b4 <ftello64@plt+0x19c44>
   2b498:	cmn	r0, #2
   2b49c:	ldr	r4, [sp, #32]
   2b4a0:	beq	2b500 <ftello64@plt+0x19e90>
   2b4a4:	cmp	r0, #0
   2b4a8:	bne	2b4f8 <ftello64@plt+0x19e88>
   2b4ac:	str	r6, [sp, #36]	; 0x24
   2b4b0:	ldrb	r3, [r4]
   2b4b4:	cmp	r3, #0
   2b4b8:	bne	2b534 <ftello64@plt+0x19ec4>
   2b4bc:	ldr	r5, [sp, #44]	; 0x2c
   2b4c0:	cmp	r5, #0
   2b4c4:	bne	2b54c <ftello64@plt+0x19edc>
   2b4c8:	mov	r0, r8
   2b4cc:	strb	r6, [sp, #40]	; 0x28
   2b4d0:	bl	11370 <mbsinit@plt>
   2b4d4:	cmp	r0, #0
   2b4d8:	strbne	sl, [sp, #16]
   2b4dc:	b	2b43c <ftello64@plt+0x19dcc>
   2b4e0:	mov	r0, r8
   2b4e4:	bl	11370 <mbsinit@plt>
   2b4e8:	cmp	r0, #0
   2b4ec:	beq	2b520 <ftello64@plt+0x19eb0>
   2b4f0:	strb	r6, [sp, #16]
   2b4f4:	b	2b478 <ftello64@plt+0x19e08>
   2b4f8:	ldr	r5, [sp, #44]	; 0x2c
   2b4fc:	b	2b4c8 <ftello64@plt+0x19e58>
   2b500:	ldr	r3, [sp, #12]
   2b504:	mov	r2, #0
   2b508:	sub	r3, r3, r4
   2b50c:	str	r3, [sp, #36]	; 0x24
   2b510:	strb	r2, [sp, #40]	; 0x28
   2b514:	b	2b2c8 <ftello64@plt+0x19c58>
   2b518:	mov	r5, r9
   2b51c:	b	2b358 <ftello64@plt+0x19ce8>
   2b520:	ldr	r3, [pc, #60]	; 2b564 <ftello64@plt+0x19ef4>
   2b524:	mov	r2, #135	; 0x87
   2b528:	ldr	r1, [pc, #56]	; 2b568 <ftello64@plt+0x19ef8>
   2b52c:	ldr	r0, [pc, #56]	; 2b56c <ftello64@plt+0x19efc>
   2b530:	bl	11664 <__assert_fail@plt>
   2b534:	ldr	r3, [pc, #40]	; 2b564 <ftello64@plt+0x19ef4>
   2b538:	mov	r2, #162	; 0xa2
   2b53c:	ldr	r1, [pc, #36]	; 2b568 <ftello64@plt+0x19ef8>
   2b540:	ldr	r0, [pc, #40]	; 2b570 <ftello64@plt+0x19f00>
   2b544:	bl	11664 <__assert_fail@plt>
   2b548:	bl	2c5fc <ftello64@plt+0x1af8c>
   2b54c:	ldr	r3, [pc, #16]	; 2b564 <ftello64@plt+0x19ef4>
   2b550:	mov	r2, #163	; 0xa3
   2b554:	ldr	r1, [pc, #12]	; 2b568 <ftello64@plt+0x19ef8>
   2b558:	ldr	r0, [pc, #20]	; 2b574 <ftello64@plt+0x19f04>
   2b55c:	bl	11664 <__assert_fail@plt>
   2b560:	strdeq	r1, [r3], -r8
   2b564:	andeq	r0, r3, r8, asr sp
   2b568:	andeq	r0, r3, ip, ror #26
   2b56c:	ldrdeq	r0, [r3], -r8
   2b570:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2b574:	andeq	r0, r3, r8, lsl #20
   2b578:	push	{r4, r5, r6, lr}
   2b57c:	sub	sp, sp, #32
   2b580:	cmp	r1, #0
   2b584:	mov	r4, r0
   2b588:	ldr	r5, [sp, #48]	; 0x30
   2b58c:	ldr	r6, [sp, #52]	; 0x34
   2b590:	beq	2b8a8 <ftello64@plt+0x1a238>
   2b594:	stm	sp, {r2, r3}
   2b598:	mov	r3, r1
   2b59c:	ldr	r2, [pc, #808]	; 2b8cc <ftello64@plt+0x1a25c>
   2b5a0:	mov	r1, #1
   2b5a4:	bl	11580 <__fprintf_chk@plt>
   2b5a8:	mov	r2, #5
   2b5ac:	ldr	r1, [pc, #796]	; 2b8d0 <ftello64@plt+0x1a260>
   2b5b0:	mov	r0, #0
   2b5b4:	bl	113ac <dcgettext@plt>
   2b5b8:	ldr	r3, [pc, #788]	; 2b8d4 <ftello64@plt+0x1a264>
   2b5bc:	ldr	r2, [pc, #788]	; 2b8d8 <ftello64@plt+0x1a268>
   2b5c0:	str	r3, [sp]
   2b5c4:	mov	r1, #1
   2b5c8:	mov	r3, r0
   2b5cc:	mov	r0, r4
   2b5d0:	bl	11580 <__fprintf_chk@plt>
   2b5d4:	mov	r1, r4
   2b5d8:	mov	r0, #10
   2b5dc:	bl	113a0 <fputc_unlocked@plt>
   2b5e0:	mov	r2, #5
   2b5e4:	ldr	r1, [pc, #752]	; 2b8dc <ftello64@plt+0x1a26c>
   2b5e8:	mov	r0, #0
   2b5ec:	bl	113ac <dcgettext@plt>
   2b5f0:	mov	r1, #1
   2b5f4:	ldr	r3, [pc, #740]	; 2b8e0 <ftello64@plt+0x1a270>
   2b5f8:	mov	r2, r0
   2b5fc:	mov	r0, r4
   2b600:	bl	11580 <__fprintf_chk@plt>
   2b604:	mov	r1, r4
   2b608:	mov	r0, #10
   2b60c:	bl	113a0 <fputc_unlocked@plt>
   2b610:	cmp	r6, #9
   2b614:	ldrls	pc, [pc, r6, lsl #2]
   2b618:	b	2b8c0 <ftello64@plt+0x1a250>
   2b61c:	andeq	fp, r2, r0, lsr #13
   2b620:	andeq	fp, r2, r8, lsr #13
   2b624:	ldrdeq	fp, [r2], -r4
   2b628:	andeq	fp, r2, r8, lsl #14
   2b62c:	andeq	fp, r2, r4, asr #14
   2b630:	andeq	fp, r2, r0, lsl #15
   2b634:			; <UNDEFINED> instruction: 0x0002b7bc
   2b638:	andeq	fp, r2, r0, lsl #16
   2b63c:	andeq	fp, r2, r0, asr r8
   2b640:	andeq	fp, r2, r4, asr #12
   2b644:	ldr	r1, [pc, #664]	; 2b8e4 <ftello64@plt+0x1a274>
   2b648:	mov	r2, #5
   2b64c:	mov	r0, #0
   2b650:	bl	113ac <dcgettext@plt>
   2b654:	ldr	ip, [r5, #32]
   2b658:	ldr	r1, [r5, #28]
   2b65c:	ldr	r2, [r5, #24]
   2b660:	ldr	r3, [r5]
   2b664:	ldr	r6, [r5, #20]
   2b668:	str	ip, [sp, #28]
   2b66c:	ldr	lr, [r5, #16]
   2b670:	str	r1, [sp, #24]
   2b674:	ldr	ip, [r5, #12]
   2b678:	str	r2, [sp, #20]
   2b67c:	ldr	r1, [r5, #8]
   2b680:	ldr	r2, [r5, #4]
   2b684:	str	r6, [sp, #16]
   2b688:	stmib	sp, {r1, ip, lr}
   2b68c:	mov	r1, #1
   2b690:	str	r2, [sp]
   2b694:	mov	r2, r0
   2b698:	mov	r0, r4
   2b69c:	bl	11580 <__fprintf_chk@plt>
   2b6a0:	add	sp, sp, #32
   2b6a4:	pop	{r4, r5, r6, pc}
   2b6a8:	mov	r2, #5
   2b6ac:	ldr	r1, [pc, #564]	; 2b8e8 <ftello64@plt+0x1a278>
   2b6b0:	mov	r0, #0
   2b6b4:	bl	113ac <dcgettext@plt>
   2b6b8:	ldr	r3, [r5]
   2b6bc:	mov	r1, #1
   2b6c0:	mov	r2, r0
   2b6c4:	mov	r0, r4
   2b6c8:	add	sp, sp, #32
   2b6cc:	pop	{r4, r5, r6, lr}
   2b6d0:	b	11580 <__fprintf_chk@plt>
   2b6d4:	mov	r2, #5
   2b6d8:	ldr	r1, [pc, #524]	; 2b8ec <ftello64@plt+0x1a27c>
   2b6dc:	mov	r0, #0
   2b6e0:	bl	113ac <dcgettext@plt>
   2b6e4:	ldr	r2, [r5, #4]
   2b6e8:	ldr	r3, [r5]
   2b6ec:	mov	r1, #1
   2b6f0:	str	r2, [sp, #48]	; 0x30
   2b6f4:	mov	r2, r0
   2b6f8:	mov	r0, r4
   2b6fc:	add	sp, sp, #32
   2b700:	pop	{r4, r5, r6, lr}
   2b704:	b	11580 <__fprintf_chk@plt>
   2b708:	mov	r2, #5
   2b70c:	ldr	r1, [pc, #476]	; 2b8f0 <ftello64@plt+0x1a280>
   2b710:	mov	r0, #0
   2b714:	bl	113ac <dcgettext@plt>
   2b718:	ldr	r1, [r5, #8]
   2b71c:	ldr	r2, [r5, #4]
   2b720:	ldr	r3, [r5]
   2b724:	str	r1, [sp, #52]	; 0x34
   2b728:	str	r2, [sp, #48]	; 0x30
   2b72c:	mov	r1, #1
   2b730:	mov	r2, r0
   2b734:	mov	r0, r4
   2b738:	add	sp, sp, #32
   2b73c:	pop	{r4, r5, r6, lr}
   2b740:	b	11580 <__fprintf_chk@plt>
   2b744:	mov	r2, #5
   2b748:	ldr	r1, [pc, #420]	; 2b8f4 <ftello64@plt+0x1a284>
   2b74c:	mov	r0, #0
   2b750:	bl	113ac <dcgettext@plt>
   2b754:	ldr	r1, [r5, #8]
   2b758:	ldr	ip, [r5, #12]
   2b75c:	ldr	r2, [r5, #4]
   2b760:	ldr	r3, [r5]
   2b764:	stmib	sp, {r1, ip}
   2b768:	str	r2, [sp]
   2b76c:	mov	r1, #1
   2b770:	mov	r2, r0
   2b774:	mov	r0, r4
   2b778:	bl	11580 <__fprintf_chk@plt>
   2b77c:	b	2b6a0 <ftello64@plt+0x1a030>
   2b780:	mov	r2, #5
   2b784:	ldr	r1, [pc, #364]	; 2b8f8 <ftello64@plt+0x1a288>
   2b788:	mov	r0, #0
   2b78c:	bl	113ac <dcgettext@plt>
   2b790:	add	r1, r5, #8
   2b794:	ldr	r2, [r5, #4]
   2b798:	ldm	r1, {r1, ip, lr}
   2b79c:	ldr	r3, [r5]
   2b7a0:	str	r2, [sp]
   2b7a4:	stmib	sp, {r1, ip, lr}
   2b7a8:	mov	r1, #1
   2b7ac:	mov	r2, r0
   2b7b0:	mov	r0, r4
   2b7b4:	bl	11580 <__fprintf_chk@plt>
   2b7b8:	b	2b6a0 <ftello64@plt+0x1a030>
   2b7bc:	mov	r2, #5
   2b7c0:	ldr	r1, [pc, #308]	; 2b8fc <ftello64@plt+0x1a28c>
   2b7c4:	mov	r0, #0
   2b7c8:	bl	113ac <dcgettext@plt>
   2b7cc:	add	r1, r5, #8
   2b7d0:	ldr	r2, [r5, #4]
   2b7d4:	ldm	r1, {r1, ip, lr}
   2b7d8:	ldr	r6, [r5, #20]
   2b7dc:	ldr	r3, [r5]
   2b7e0:	stmib	sp, {r1, ip, lr}
   2b7e4:	mov	r1, #1
   2b7e8:	str	r2, [sp]
   2b7ec:	str	r6, [sp, #16]
   2b7f0:	mov	r2, r0
   2b7f4:	mov	r0, r4
   2b7f8:	bl	11580 <__fprintf_chk@plt>
   2b7fc:	b	2b6a0 <ftello64@plt+0x1a030>
   2b800:	mov	r2, #5
   2b804:	ldr	r1, [pc, #244]	; 2b900 <ftello64@plt+0x1a290>
   2b808:	mov	r0, #0
   2b80c:	bl	113ac <dcgettext@plt>
   2b810:	ldr	r2, [r5, #24]
   2b814:	ldr	r3, [r5]
   2b818:	ldr	r6, [r5, #20]
   2b81c:	ldr	lr, [r5, #16]
   2b820:	ldr	ip, [r5, #12]
   2b824:	str	r2, [sp, #20]
   2b828:	ldr	r1, [r5, #8]
   2b82c:	ldr	r2, [r5, #4]
   2b830:	str	r6, [sp, #16]
   2b834:	stmib	sp, {r1, ip, lr}
   2b838:	mov	r1, #1
   2b83c:	str	r2, [sp]
   2b840:	mov	r2, r0
   2b844:	mov	r0, r4
   2b848:	bl	11580 <__fprintf_chk@plt>
   2b84c:	b	2b6a0 <ftello64@plt+0x1a030>
   2b850:	mov	r2, #5
   2b854:	ldr	r1, [pc, #168]	; 2b904 <ftello64@plt+0x1a294>
   2b858:	mov	r0, #0
   2b85c:	bl	113ac <dcgettext@plt>
   2b860:	ldr	r1, [r5, #28]
   2b864:	ldr	r2, [r5, #24]
   2b868:	ldr	r3, [r5]
   2b86c:	ldr	r6, [r5, #20]
   2b870:	ldr	lr, [r5, #16]
   2b874:	str	r1, [sp, #24]
   2b878:	ldr	ip, [r5, #12]
   2b87c:	str	r2, [sp, #20]
   2b880:	ldr	r1, [r5, #8]
   2b884:	ldr	r2, [r5, #4]
   2b888:	str	r6, [sp, #16]
   2b88c:	stmib	sp, {r1, ip, lr}
   2b890:	mov	r1, #1
   2b894:	str	r2, [sp]
   2b898:	mov	r2, r0
   2b89c:	mov	r0, r4
   2b8a0:	bl	11580 <__fprintf_chk@plt>
   2b8a4:	b	2b6a0 <ftello64@plt+0x1a030>
   2b8a8:	str	r3, [sp]
   2b8ac:	mov	r1, #1
   2b8b0:	mov	r3, r2
   2b8b4:	ldr	r2, [pc, #76]	; 2b908 <ftello64@plt+0x1a298>
   2b8b8:	bl	11580 <__fprintf_chk@plt>
   2b8bc:	b	2b5a8 <ftello64@plt+0x19f38>
   2b8c0:	mov	r2, #5
   2b8c4:	ldr	r1, [pc, #64]	; 2b90c <ftello64@plt+0x1a29c>
   2b8c8:	b	2b64c <ftello64@plt+0x19fdc>
   2b8cc:	andeq	r0, r3, ip, ror sp
   2b8d0:	muleq	r3, r0, sp
   2b8d4:	andeq	r0, r0, r6, ror #15
   2b8d8:	andeq	r1, r3, r8, rrx
   2b8dc:	muleq	r3, r4, sp
   2b8e0:	andeq	r0, r3, r0, asr #28
   2b8e4:	andeq	r0, r3, r0, ror pc
   2b8e8:	andeq	r0, r3, r4, ror #28
   2b8ec:	andeq	r0, r3, r4, ror lr
   2b8f0:	andeq	r0, r3, ip, lsl #29
   2b8f4:	andeq	r0, r3, r8, lsr #29
   2b8f8:	andeq	r0, r3, r8, asr #29
   2b8fc:	andeq	r0, r3, ip, ror #29
   2b900:	andeq	r0, r3, r4, lsl pc
   2b904:	andeq	r0, r3, r0, asr #30
   2b908:	andeq	r0, r3, r8, lsl #27
   2b90c:	andeq	r0, r3, r4, lsr #31
   2b910:	push	{r4, r5, lr}
   2b914:	sub	sp, sp, #12
   2b918:	ldr	r5, [sp, #24]
   2b91c:	ldr	ip, [r5]
   2b920:	cmp	ip, #0
   2b924:	beq	2b940 <ftello64@plt+0x1a2d0>
   2b928:	mov	lr, r5
   2b92c:	mov	ip, #0
   2b930:	ldr	r4, [lr, #4]!
   2b934:	add	ip, ip, #1
   2b938:	cmp	r4, #0
   2b93c:	bne	2b930 <ftello64@plt+0x1a2c0>
   2b940:	stm	sp, {r5, ip}
   2b944:	bl	2b578 <ftello64@plt+0x19f08>
   2b948:	add	sp, sp, #12
   2b94c:	pop	{r4, r5, pc}
   2b950:	push	{r4, r5, lr}
   2b954:	sub	sp, sp, #76	; 0x4c
   2b958:	mov	r5, r0
   2b95c:	ldr	ip, [sp, #88]	; 0x58
   2b960:	ldr	r0, [ip]
   2b964:	cmp	r0, #0
   2b968:	str	r0, [sp, #32]
   2b96c:	beq	2bd40 <ftello64@plt+0x1a6d0>
   2b970:	ldr	r0, [ip, #4]
   2b974:	cmp	r0, #0
   2b978:	str	r0, [sp, #36]	; 0x24
   2b97c:	beq	2bd48 <ftello64@plt+0x1a6d8>
   2b980:	ldr	r0, [ip, #8]
   2b984:	cmp	r0, #0
   2b988:	str	r0, [sp, #40]	; 0x28
   2b98c:	beq	2bd50 <ftello64@plt+0x1a6e0>
   2b990:	ldr	r0, [ip, #12]
   2b994:	cmp	r0, #0
   2b998:	str	r0, [sp, #44]	; 0x2c
   2b99c:	beq	2bd58 <ftello64@plt+0x1a6e8>
   2b9a0:	ldr	r0, [ip, #16]
   2b9a4:	cmp	r0, #0
   2b9a8:	str	r0, [sp, #48]	; 0x30
   2b9ac:	beq	2bd60 <ftello64@plt+0x1a6f0>
   2b9b0:	ldr	r0, [ip, #20]
   2b9b4:	cmp	r0, #0
   2b9b8:	str	r0, [sp, #52]	; 0x34
   2b9bc:	beq	2bd68 <ftello64@plt+0x1a6f8>
   2b9c0:	ldr	r0, [ip, #24]
   2b9c4:	cmp	r0, #0
   2b9c8:	str	r0, [sp, #56]	; 0x38
   2b9cc:	beq	2bd70 <ftello64@plt+0x1a700>
   2b9d0:	ldr	r0, [ip, #28]
   2b9d4:	cmp	r0, #0
   2b9d8:	str	r0, [sp, #60]	; 0x3c
   2b9dc:	beq	2bd78 <ftello64@plt+0x1a708>
   2b9e0:	ldr	r0, [ip, #32]
   2b9e4:	cmp	r0, #0
   2b9e8:	str	r0, [sp, #64]	; 0x40
   2b9ec:	beq	2bd80 <ftello64@plt+0x1a710>
   2b9f0:	ldr	r0, [ip, #36]	; 0x24
   2b9f4:	cmp	r0, #0
   2b9f8:	movne	r4, #10
   2b9fc:	moveq	r4, #9
   2ba00:	cmp	r1, #0
   2ba04:	beq	2bd18 <ftello64@plt+0x1a6a8>
   2ba08:	stm	sp, {r2, r3}
   2ba0c:	mov	r0, r5
   2ba10:	mov	r3, r1
   2ba14:	ldr	r2, [pc, #876]	; 2bd88 <ftello64@plt+0x1a718>
   2ba18:	mov	r1, #1
   2ba1c:	bl	11580 <__fprintf_chk@plt>
   2ba20:	mov	r2, #5
   2ba24:	ldr	r1, [pc, #864]	; 2bd8c <ftello64@plt+0x1a71c>
   2ba28:	mov	r0, #0
   2ba2c:	bl	113ac <dcgettext@plt>
   2ba30:	ldr	r3, [pc, #856]	; 2bd90 <ftello64@plt+0x1a720>
   2ba34:	ldr	r2, [pc, #856]	; 2bd94 <ftello64@plt+0x1a724>
   2ba38:	str	r3, [sp]
   2ba3c:	mov	r1, #1
   2ba40:	mov	r3, r0
   2ba44:	mov	r0, r5
   2ba48:	bl	11580 <__fprintf_chk@plt>
   2ba4c:	mov	r1, r5
   2ba50:	mov	r0, #10
   2ba54:	bl	113a0 <fputc_unlocked@plt>
   2ba58:	mov	r2, #5
   2ba5c:	ldr	r1, [pc, #820]	; 2bd98 <ftello64@plt+0x1a728>
   2ba60:	mov	r0, #0
   2ba64:	bl	113ac <dcgettext@plt>
   2ba68:	mov	r1, #1
   2ba6c:	ldr	r3, [pc, #808]	; 2bd9c <ftello64@plt+0x1a72c>
   2ba70:	mov	r2, r0
   2ba74:	mov	r0, r5
   2ba78:	bl	11580 <__fprintf_chk@plt>
   2ba7c:	mov	r1, r5
   2ba80:	mov	r0, #10
   2ba84:	bl	113a0 <fputc_unlocked@plt>
   2ba88:	cmp	r4, #9
   2ba8c:	ldrls	pc, [pc, r4, lsl #2]
   2ba90:	b	2bd34 <ftello64@plt+0x1a6c4>
   2ba94:	andeq	fp, r2, r8, lsl fp
   2ba98:	andeq	fp, r2, r0, lsr #22
   2ba9c:	andeq	fp, r2, ip, asr #22
   2baa0:	andeq	fp, r2, r0, lsl #23
   2baa4:			; <UNDEFINED> instruction: 0x0002bbb8
   2baa8:	strdeq	fp, [r2], -r4
   2baac:	andeq	fp, r2, r0, lsr ip
   2bab0:	andeq	fp, r2, r4, ror ip
   2bab4:	andeq	fp, r2, r0, asr #25
   2bab8:			; <UNDEFINED> instruction: 0x0002babc
   2babc:	ldr	r1, [pc, #732]	; 2bda0 <ftello64@plt+0x1a730>
   2bac0:	mov	r2, #5
   2bac4:	mov	r0, #0
   2bac8:	bl	113ac <dcgettext@plt>
   2bacc:	ldr	ip, [sp, #64]	; 0x40
   2bad0:	ldr	r1, [sp, #60]	; 0x3c
   2bad4:	ldr	r2, [sp, #56]	; 0x38
   2bad8:	ldr	lr, [sp, #48]	; 0x30
   2badc:	str	ip, [sp, #28]
   2bae0:	str	r1, [sp, #24]
   2bae4:	ldr	ip, [sp, #44]	; 0x2c
   2bae8:	ldr	r1, [sp, #40]	; 0x28
   2baec:	ldr	r4, [sp, #52]	; 0x34
   2baf0:	str	r2, [sp, #20]
   2baf4:	ldr	r2, [sp, #36]	; 0x24
   2baf8:	stmib	sp, {r1, ip, lr}
   2bafc:	mov	r1, #1
   2bb00:	str	r2, [sp]
   2bb04:	ldr	r3, [sp, #32]
   2bb08:	str	r4, [sp, #16]
   2bb0c:	mov	r2, r0
   2bb10:	mov	r0, r5
   2bb14:	bl	11580 <__fprintf_chk@plt>
   2bb18:	add	sp, sp, #76	; 0x4c
   2bb1c:	pop	{r4, r5, pc}
   2bb20:	mov	r2, #5
   2bb24:	ldr	r1, [pc, #632]	; 2bda4 <ftello64@plt+0x1a734>
   2bb28:	mov	r0, #0
   2bb2c:	bl	113ac <dcgettext@plt>
   2bb30:	ldr	r3, [sp, #32]
   2bb34:	mov	r1, #1
   2bb38:	mov	r2, r0
   2bb3c:	mov	r0, r5
   2bb40:	add	sp, sp, #76	; 0x4c
   2bb44:	pop	{r4, r5, lr}
   2bb48:	b	11580 <__fprintf_chk@plt>
   2bb4c:	mov	r2, #5
   2bb50:	ldr	r1, [pc, #592]	; 2bda8 <ftello64@plt+0x1a738>
   2bb54:	mov	r0, #0
   2bb58:	bl	113ac <dcgettext@plt>
   2bb5c:	ldr	r2, [sp, #36]	; 0x24
   2bb60:	ldr	r3, [sp, #32]
   2bb64:	str	r2, [sp, #88]	; 0x58
   2bb68:	mov	r1, #1
   2bb6c:	mov	r2, r0
   2bb70:	mov	r0, r5
   2bb74:	add	sp, sp, #76	; 0x4c
   2bb78:	pop	{r4, r5, lr}
   2bb7c:	b	11580 <__fprintf_chk@plt>
   2bb80:	mov	r2, #5
   2bb84:	ldr	r1, [pc, #544]	; 2bdac <ftello64@plt+0x1a73c>
   2bb88:	mov	r0, #0
   2bb8c:	bl	113ac <dcgettext@plt>
   2bb90:	ldr	r1, [sp, #40]	; 0x28
   2bb94:	ldr	r2, [sp, #36]	; 0x24
   2bb98:	str	r1, [sp, #4]
   2bb9c:	str	r2, [sp]
   2bba0:	ldr	r3, [sp, #32]
   2bba4:	mov	r1, #1
   2bba8:	mov	r2, r0
   2bbac:	mov	r0, r5
   2bbb0:	bl	11580 <__fprintf_chk@plt>
   2bbb4:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bbb8:	mov	r2, #5
   2bbbc:	ldr	r1, [pc, #492]	; 2bdb0 <ftello64@plt+0x1a740>
   2bbc0:	mov	r0, #0
   2bbc4:	bl	113ac <dcgettext@plt>
   2bbc8:	ldr	r1, [sp, #40]	; 0x28
   2bbcc:	ldr	ip, [sp, #44]	; 0x2c
   2bbd0:	ldr	r2, [sp, #36]	; 0x24
   2bbd4:	ldr	r3, [sp, #32]
   2bbd8:	stmib	sp, {r1, ip}
   2bbdc:	str	r2, [sp]
   2bbe0:	mov	r1, #1
   2bbe4:	mov	r2, r0
   2bbe8:	mov	r0, r5
   2bbec:	bl	11580 <__fprintf_chk@plt>
   2bbf0:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bbf4:	mov	r2, #5
   2bbf8:	ldr	r1, [pc, #436]	; 2bdb4 <ftello64@plt+0x1a744>
   2bbfc:	mov	r0, #0
   2bc00:	bl	113ac <dcgettext@plt>
   2bc04:	add	r1, sp, #40	; 0x28
   2bc08:	ldr	r2, [sp, #36]	; 0x24
   2bc0c:	ldm	r1, {r1, ip, lr}
   2bc10:	ldr	r3, [sp, #32]
   2bc14:	str	r2, [sp]
   2bc18:	stmib	sp, {r1, ip, lr}
   2bc1c:	mov	r1, #1
   2bc20:	mov	r2, r0
   2bc24:	mov	r0, r5
   2bc28:	bl	11580 <__fprintf_chk@plt>
   2bc2c:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bc30:	mov	r2, #5
   2bc34:	ldr	r1, [pc, #380]	; 2bdb8 <ftello64@plt+0x1a748>
   2bc38:	mov	r0, #0
   2bc3c:	bl	113ac <dcgettext@plt>
   2bc40:	add	r1, sp, #40	; 0x28
   2bc44:	ldr	r2, [sp, #36]	; 0x24
   2bc48:	ldm	r1, {r1, ip, lr}
   2bc4c:	ldr	r4, [sp, #52]	; 0x34
   2bc50:	str	r2, [sp]
   2bc54:	stmib	sp, {r1, ip, lr}
   2bc58:	mov	r1, #1
   2bc5c:	ldr	r3, [sp, #32]
   2bc60:	str	r4, [sp, #16]
   2bc64:	mov	r2, r0
   2bc68:	mov	r0, r5
   2bc6c:	bl	11580 <__fprintf_chk@plt>
   2bc70:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bc74:	mov	r2, #5
   2bc78:	ldr	r1, [pc, #316]	; 2bdbc <ftello64@plt+0x1a74c>
   2bc7c:	mov	r0, #0
   2bc80:	bl	113ac <dcgettext@plt>
   2bc84:	add	r1, sp, #40	; 0x28
   2bc88:	ldr	r2, [sp, #56]	; 0x38
   2bc8c:	ldm	r1, {r1, ip, lr}
   2bc90:	ldr	r4, [sp, #52]	; 0x34
   2bc94:	str	r2, [sp, #20]
   2bc98:	ldr	r2, [sp, #36]	; 0x24
   2bc9c:	stmib	sp, {r1, ip, lr}
   2bca0:	mov	r1, #1
   2bca4:	str	r2, [sp]
   2bca8:	ldr	r3, [sp, #32]
   2bcac:	str	r4, [sp, #16]
   2bcb0:	mov	r2, r0
   2bcb4:	mov	r0, r5
   2bcb8:	bl	11580 <__fprintf_chk@plt>
   2bcbc:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bcc0:	mov	r2, #5
   2bcc4:	ldr	r1, [pc, #244]	; 2bdc0 <ftello64@plt+0x1a750>
   2bcc8:	mov	r0, #0
   2bccc:	bl	113ac <dcgettext@plt>
   2bcd0:	ldr	r1, [sp, #60]	; 0x3c
   2bcd4:	ldr	r2, [sp, #56]	; 0x38
   2bcd8:	ldr	lr, [sp, #48]	; 0x30
   2bcdc:	ldr	ip, [sp, #44]	; 0x2c
   2bce0:	str	r1, [sp, #24]
   2bce4:	ldr	r1, [sp, #40]	; 0x28
   2bce8:	ldr	r4, [sp, #52]	; 0x34
   2bcec:	str	r2, [sp, #20]
   2bcf0:	ldr	r2, [sp, #36]	; 0x24
   2bcf4:	stmib	sp, {r1, ip, lr}
   2bcf8:	mov	r1, #1
   2bcfc:	str	r2, [sp]
   2bd00:	ldr	r3, [sp, #32]
   2bd04:	str	r4, [sp, #16]
   2bd08:	mov	r2, r0
   2bd0c:	mov	r0, r5
   2bd10:	bl	11580 <__fprintf_chk@plt>
   2bd14:	b	2bb18 <ftello64@plt+0x1a4a8>
   2bd18:	str	r3, [sp]
   2bd1c:	mov	r1, #1
   2bd20:	mov	r3, r2
   2bd24:	mov	r0, r5
   2bd28:	ldr	r2, [pc, #148]	; 2bdc4 <ftello64@plt+0x1a754>
   2bd2c:	bl	11580 <__fprintf_chk@plt>
   2bd30:	b	2ba20 <ftello64@plt+0x1a3b0>
   2bd34:	mov	r2, #5
   2bd38:	ldr	r1, [pc, #136]	; 2bdc8 <ftello64@plt+0x1a758>
   2bd3c:	b	2bac4 <ftello64@plt+0x1a454>
   2bd40:	mov	r4, r0
   2bd44:	b	2ba00 <ftello64@plt+0x1a390>
   2bd48:	mov	r4, #1
   2bd4c:	b	2ba00 <ftello64@plt+0x1a390>
   2bd50:	mov	r4, #2
   2bd54:	b	2ba00 <ftello64@plt+0x1a390>
   2bd58:	mov	r4, #3
   2bd5c:	b	2ba00 <ftello64@plt+0x1a390>
   2bd60:	mov	r4, #4
   2bd64:	b	2ba00 <ftello64@plt+0x1a390>
   2bd68:	mov	r4, #5
   2bd6c:	b	2ba00 <ftello64@plt+0x1a390>
   2bd70:	mov	r4, #6
   2bd74:	b	2ba00 <ftello64@plt+0x1a390>
   2bd78:	mov	r4, #7
   2bd7c:	b	2ba00 <ftello64@plt+0x1a390>
   2bd80:	mov	r4, #8
   2bd84:	b	2ba00 <ftello64@plt+0x1a390>
   2bd88:	andeq	r0, r3, ip, ror sp
   2bd8c:	muleq	r3, r0, sp
   2bd90:	andeq	r0, r0, r6, ror #15
   2bd94:	andeq	r1, r3, r8, rrx
   2bd98:	muleq	r3, r4, sp
   2bd9c:	andeq	r0, r3, r0, asr #28
   2bda0:	andeq	r0, r3, r0, ror pc
   2bda4:	andeq	r0, r3, r4, ror #28
   2bda8:	andeq	r0, r3, r4, ror lr
   2bdac:	andeq	r0, r3, ip, lsl #29
   2bdb0:	andeq	r0, r3, r8, lsr #29
   2bdb4:	andeq	r0, r3, r8, asr #29
   2bdb8:	andeq	r0, r3, ip, ror #29
   2bdbc:	andeq	r0, r3, r4, lsl pc
   2bdc0:	andeq	r0, r3, r0, asr #30
   2bdc4:	andeq	r0, r3, r8, lsl #27
   2bdc8:	andeq	r0, r3, r4, lsr #31
   2bdcc:	push	{r3}		; (str r3, [sp, #-4]!)
   2bdd0:	push	{lr}		; (str lr, [sp, #-4]!)
   2bdd4:	sub	sp, sp, #56	; 0x38
   2bdd8:	add	r3, sp, #64	; 0x40
   2bddc:	ldr	ip, [sp, #64]	; 0x40
   2bde0:	str	r3, [sp, #12]
   2bde4:	cmp	ip, #0
   2bde8:	str	ip, [sp, #16]
   2bdec:	beq	2be84 <ftello64@plt+0x1a814>
   2bdf0:	ldr	ip, [sp, #68]	; 0x44
   2bdf4:	cmp	ip, #0
   2bdf8:	str	ip, [sp, #20]
   2bdfc:	beq	2bea4 <ftello64@plt+0x1a834>
   2be00:	ldr	ip, [sp, #72]	; 0x48
   2be04:	cmp	ip, #0
   2be08:	str	ip, [sp, #24]
   2be0c:	beq	2beac <ftello64@plt+0x1a83c>
   2be10:	ldr	ip, [sp, #76]	; 0x4c
   2be14:	cmp	ip, #0
   2be18:	str	ip, [sp, #28]
   2be1c:	beq	2beb4 <ftello64@plt+0x1a844>
   2be20:	ldr	ip, [sp, #80]	; 0x50
   2be24:	cmp	ip, #0
   2be28:	str	ip, [sp, #32]
   2be2c:	beq	2bebc <ftello64@plt+0x1a84c>
   2be30:	ldr	ip, [sp, #84]	; 0x54
   2be34:	cmp	ip, #0
   2be38:	str	ip, [sp, #36]	; 0x24
   2be3c:	beq	2bec4 <ftello64@plt+0x1a854>
   2be40:	ldr	ip, [sp, #88]	; 0x58
   2be44:	cmp	ip, #0
   2be48:	str	ip, [sp, #40]	; 0x28
   2be4c:	beq	2becc <ftello64@plt+0x1a85c>
   2be50:	ldr	ip, [sp, #92]	; 0x5c
   2be54:	cmp	ip, #0
   2be58:	str	ip, [sp, #44]	; 0x2c
   2be5c:	beq	2bed4 <ftello64@plt+0x1a864>
   2be60:	ldr	ip, [sp, #96]	; 0x60
   2be64:	cmp	ip, #0
   2be68:	str	ip, [sp, #48]	; 0x30
   2be6c:	beq	2bedc <ftello64@plt+0x1a86c>
   2be70:	ldr	ip, [sp, #100]	; 0x64
   2be74:	cmp	ip, #0
   2be78:	str	ip, [sp, #52]	; 0x34
   2be7c:	movne	ip, #10
   2be80:	moveq	ip, #9
   2be84:	add	r3, sp, #16
   2be88:	stm	sp, {r3, ip}
   2be8c:	ldr	r3, [sp, #60]	; 0x3c
   2be90:	bl	2b578 <ftello64@plt+0x19f08>
   2be94:	add	sp, sp, #56	; 0x38
   2be98:	pop	{lr}		; (ldr lr, [sp], #4)
   2be9c:	add	sp, sp, #4
   2bea0:	bx	lr
   2bea4:	mov	ip, #1
   2bea8:	b	2be84 <ftello64@plt+0x1a814>
   2beac:	mov	ip, #2
   2beb0:	b	2be84 <ftello64@plt+0x1a814>
   2beb4:	mov	ip, #3
   2beb8:	b	2be84 <ftello64@plt+0x1a814>
   2bebc:	mov	ip, #4
   2bec0:	b	2be84 <ftello64@plt+0x1a814>
   2bec4:	mov	ip, #5
   2bec8:	b	2be84 <ftello64@plt+0x1a814>
   2becc:	mov	ip, #6
   2bed0:	b	2be84 <ftello64@plt+0x1a814>
   2bed4:	mov	ip, #7
   2bed8:	b	2be84 <ftello64@plt+0x1a814>
   2bedc:	mov	ip, #8
   2bee0:	b	2be84 <ftello64@plt+0x1a814>
   2bee4:	ldr	r3, [pc, #116]	; 2bf60 <ftello64@plt+0x1a8f0>
   2bee8:	push	{r4, lr}
   2beec:	mov	r0, #10
   2bef0:	ldr	r1, [r3]
   2bef4:	bl	113a0 <fputc_unlocked@plt>
   2bef8:	mov	r2, #5
   2befc:	ldr	r1, [pc, #96]	; 2bf64 <ftello64@plt+0x1a8f4>
   2bf00:	mov	r0, #0
   2bf04:	bl	113ac <dcgettext@plt>
   2bf08:	ldr	r2, [pc, #88]	; 2bf68 <ftello64@plt+0x1a8f8>
   2bf0c:	mov	r1, r0
   2bf10:	mov	r0, #1
   2bf14:	bl	11568 <__printf_chk@plt>
   2bf18:	mov	r2, #5
   2bf1c:	ldr	r1, [pc, #72]	; 2bf6c <ftello64@plt+0x1a8fc>
   2bf20:	mov	r0, #0
   2bf24:	bl	113ac <dcgettext@plt>
   2bf28:	ldr	r3, [pc, #64]	; 2bf70 <ftello64@plt+0x1a900>
   2bf2c:	ldr	r2, [pc, #64]	; 2bf74 <ftello64@plt+0x1a904>
   2bf30:	mov	r1, r0
   2bf34:	mov	r0, #1
   2bf38:	bl	11568 <__printf_chk@plt>
   2bf3c:	mov	r2, #5
   2bf40:	ldr	r1, [pc, #48]	; 2bf78 <ftello64@plt+0x1a908>
   2bf44:	mov	r0, #0
   2bf48:	bl	113ac <dcgettext@plt>
   2bf4c:	ldr	r2, [pc, #40]	; 2bf7c <ftello64@plt+0x1a90c>
   2bf50:	pop	{r4, lr}
   2bf54:	mov	r1, r0
   2bf58:	mov	r0, #1
   2bf5c:	b	11568 <__printf_chk@plt>
   2bf60:	andeq	r2, r4, ip, ror #3
   2bf64:	andeq	r0, r3, r0, ror #31
   2bf68:	strdeq	r0, [r3], -r4
   2bf6c:	andeq	r1, r3, ip
   2bf70:	andeq	r0, r3, r4, ror r5
   2bf74:	muleq	r3, ip, r5
   2bf78:	andeq	r1, r3, r0, lsr #32
   2bf7c:	andeq	r1, r3, r8, asr #32
   2bf80:	push	{r4, r5, r6, lr}
   2bf84:	mov	r6, r0
   2bf88:	mov	r5, r1
   2bf8c:	mov	r4, r2
   2bf90:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2bf94:	cmp	r0, #0
   2bf98:	popne	{r4, r5, r6, pc}
   2bf9c:	cmp	r6, #0
   2bfa0:	beq	2bfb0 <ftello64@plt+0x1a940>
   2bfa4:	cmp	r5, #0
   2bfa8:	cmpne	r4, #0
   2bfac:	popeq	{r4, r5, r6, pc}
   2bfb0:	bl	2c5fc <ftello64@plt+0x1af8c>
   2bfb4:	push	{r4, lr}
   2bfb8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2bfbc:	cmp	r0, #0
   2bfc0:	popne	{r4, pc}
   2bfc4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2bfc8:	push	{r4, lr}
   2bfcc:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2bfd0:	cmp	r0, #0
   2bfd4:	popne	{r4, pc}
   2bfd8:	bl	2c5fc <ftello64@plt+0x1af8c>
   2bfdc:	push	{r4, lr}
   2bfe0:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2bfe4:	cmp	r0, #0
   2bfe8:	popne	{r4, pc}
   2bfec:	bl	2c5fc <ftello64@plt+0x1af8c>
   2bff0:	push	{r4, r5, r6, lr}
   2bff4:	mov	r5, r0
   2bff8:	mov	r4, r1
   2bffc:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2c000:	cmp	r0, #0
   2c004:	popne	{r4, r5, r6, pc}
   2c008:	adds	r4, r4, #0
   2c00c:	movne	r4, #1
   2c010:	cmp	r5, #0
   2c014:	orreq	r4, r4, #1
   2c018:	cmp	r4, #0
   2c01c:	popeq	{r4, r5, r6, pc}
   2c020:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c024:	push	{r4, lr}
   2c028:	cmp	r1, #0
   2c02c:	orreq	r1, r1, #1
   2c030:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2c034:	cmp	r0, #0
   2c038:	popne	{r4, pc}
   2c03c:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c040:	push	{r4, r5, r6, lr}
   2c044:	mov	r6, r0
   2c048:	mov	r5, r1
   2c04c:	mov	r4, r2
   2c050:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c054:	cmp	r0, #0
   2c058:	popne	{r4, r5, r6, pc}
   2c05c:	cmp	r6, #0
   2c060:	beq	2c070 <ftello64@plt+0x1aa00>
   2c064:	cmp	r5, #0
   2c068:	cmpne	r4, #0
   2c06c:	popeq	{r4, r5, r6, pc}
   2c070:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c074:	cmp	r2, #0
   2c078:	cmpne	r1, #0
   2c07c:	moveq	r2, #1
   2c080:	moveq	r1, r2
   2c084:	push	{r4, lr}
   2c088:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c08c:	cmp	r0, #0
   2c090:	popne	{r4, pc}
   2c094:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c098:	push	{r4, lr}
   2c09c:	mov	r2, r1
   2c0a0:	mov	r1, r0
   2c0a4:	mov	r0, #0
   2c0a8:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c0ac:	cmp	r0, #0
   2c0b0:	popne	{r4, pc}
   2c0b4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c0b8:	cmp	r1, #0
   2c0bc:	cmpne	r0, #0
   2c0c0:	moveq	r2, #1
   2c0c4:	movne	r2, r1
   2c0c8:	moveq	r1, r2
   2c0cc:	movne	r1, r0
   2c0d0:	push	{r4, lr}
   2c0d4:	mov	r0, #0
   2c0d8:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c0dc:	cmp	r0, #0
   2c0e0:	popne	{r4, pc}
   2c0e4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c0e8:	cmp	r0, #0
   2c0ec:	push	{r4, r5, r6, lr}
   2c0f0:	mov	r5, r1
   2c0f4:	ldr	r4, [r1]
   2c0f8:	beq	2c134 <ftello64@plt+0x1aac4>
   2c0fc:	lsr	r2, r4, #1
   2c100:	add	r3, r2, #1
   2c104:	mvn	r3, r3
   2c108:	cmp	r4, r3
   2c10c:	bhi	2c150 <ftello64@plt+0x1aae0>
   2c110:	add	r4, r4, #1
   2c114:	add	r4, r4, r2
   2c118:	mov	r1, r4
   2c11c:	mov	r2, #1
   2c120:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c124:	cmp	r0, #0
   2c128:	beq	2c154 <ftello64@plt+0x1aae4>
   2c12c:	str	r4, [r5]
   2c130:	pop	{r4, r5, r6, pc}
   2c134:	cmp	r4, #0
   2c138:	moveq	r4, #64	; 0x40
   2c13c:	mov	r1, r4
   2c140:	mov	r2, #1
   2c144:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c148:	cmp	r0, #0
   2c14c:	bne	2c12c <ftello64@plt+0x1aabc>
   2c150:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c154:	cmp	r4, #0
   2c158:	bne	2c150 <ftello64@plt+0x1aae0>
   2c15c:	str	r4, [r5]
   2c160:	pop	{r4, r5, r6, pc}
   2c164:	cmp	r0, #0
   2c168:	push	{r4, r5, r6, lr}
   2c16c:	mov	r5, r1
   2c170:	ldr	r4, [r1]
   2c174:	mov	r6, r2
   2c178:	beq	2c1bc <ftello64@plt+0x1ab4c>
   2c17c:	lsr	r1, r4, #1
   2c180:	add	r3, r1, #1
   2c184:	mvn	r3, r3
   2c188:	cmp	r4, r3
   2c18c:	bhi	2c1f4 <ftello64@plt+0x1ab84>
   2c190:	add	r4, r4, #1
   2c194:	add	r4, r4, r1
   2c198:	mov	r1, r4
   2c19c:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c1a0:	cmp	r0, #0
   2c1a4:	bne	2c1b4 <ftello64@plt+0x1ab44>
   2c1a8:	cmp	r4, #0
   2c1ac:	cmpne	r6, #0
   2c1b0:	bne	2c1f4 <ftello64@plt+0x1ab84>
   2c1b4:	str	r4, [r5]
   2c1b8:	pop	{r4, r5, r6, pc}
   2c1bc:	cmp	r4, #0
   2c1c0:	bne	2c1dc <ftello64@plt+0x1ab6c>
   2c1c4:	mov	r1, r2
   2c1c8:	mov	r0, #64	; 0x40
   2c1cc:	bl	2f604 <ftello64@plt+0x1df94>
   2c1d0:	cmp	r0, #0
   2c1d4:	movne	r4, r0
   2c1d8:	addeq	r4, r0, #1
   2c1dc:	mov	r2, r6
   2c1e0:	mov	r1, r4
   2c1e4:	mov	r0, #0
   2c1e8:	bl	2ed6c <ftello64@plt+0x1d6fc>
   2c1ec:	cmp	r0, #0
   2c1f0:	bne	2c1b4 <ftello64@plt+0x1ab44>
   2c1f4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c1f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c1fc:	sub	sp, sp, #12
   2c200:	ldr	r6, [r1]
   2c204:	mov	r8, r1
   2c208:	mov	r9, r0
   2c20c:	asrs	r4, r6, #1
   2c210:	mov	sl, r2
   2c214:	mov	fp, r3
   2c218:	ldr	r7, [sp, #48]	; 0x30
   2c21c:	bmi	2c398 <ftello64@plt+0x1ad28>
   2c220:	mvn	r1, #-2147483648	; 0x80000000
   2c224:	sub	r1, r1, r4
   2c228:	cmp	r6, r1
   2c22c:	movle	r1, #0
   2c230:	movgt	r1, #1
   2c234:	mvn	r3, fp
   2c238:	cmp	r1, #0
   2c23c:	addeq	r4, r4, r6
   2c240:	mvnne	r4, #-2147483648	; 0x80000000
   2c244:	lsr	r3, r3, #31
   2c248:	cmp	fp, r4
   2c24c:	movge	r2, #0
   2c250:	andlt	r2, r3, #1
   2c254:	cmp	r2, #0
   2c258:	beq	2c348 <ftello64@plt+0x1acd8>
   2c25c:	cmp	r7, #0
   2c260:	blt	2c430 <ftello64@plt+0x1adc0>
   2c264:	bne	2c428 <ftello64@plt+0x1adb8>
   2c268:	mov	r5, #64	; 0x40
   2c26c:	mov	r1, r7
   2c270:	mov	r0, r5
   2c274:	str	r3, [sp, #4]
   2c278:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c27c:	mov	r1, r7
   2c280:	mov	r4, r0
   2c284:	mov	r0, r5
   2c288:	bl	2fa30 <ftello64@plt+0x1e3c0>
   2c28c:	ldr	r3, [sp, #4]
   2c290:	sub	r5, r5, r1
   2c294:	cmp	r9, #0
   2c298:	sub	r2, r4, r6
   2c29c:	streq	r9, [r8]
   2c2a0:	cmp	r2, sl
   2c2a4:	bge	2c328 <ftello64@plt+0x1acb8>
   2c2a8:	cmp	sl, #0
   2c2ac:	blt	2c3c8 <ftello64@plt+0x1ad58>
   2c2b0:	cmp	r6, #0
   2c2b4:	blt	2c2d4 <ftello64@plt+0x1ac64>
   2c2b8:	mvn	r2, #-2147483648	; 0x80000000
   2c2bc:	sub	r2, r2, sl
   2c2c0:	cmp	r6, r2
   2c2c4:	movle	r2, #0
   2c2c8:	movgt	r2, #1
   2c2cc:	cmp	r2, #0
   2c2d0:	bne	2c3c4 <ftello64@plt+0x1ad54>
   2c2d4:	add	r6, r6, sl
   2c2d8:	cmp	fp, r6
   2c2dc:	movge	r3, #0
   2c2e0:	andlt	r3, r3, #1
   2c2e4:	cmp	r3, #0
   2c2e8:	mov	r4, r6
   2c2ec:	bne	2c3c4 <ftello64@plt+0x1ad54>
   2c2f0:	cmp	r7, #0
   2c2f4:	blt	2c3dc <ftello64@plt+0x1ad6c>
   2c2f8:	beq	2c324 <ftello64@plt+0x1acb4>
   2c2fc:	cmp	r6, #0
   2c300:	blt	2c480 <ftello64@plt+0x1ae10>
   2c304:	mov	r1, r7
   2c308:	mvn	r0, #-2147483648	; 0x80000000
   2c30c:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c310:	cmp	r6, r0
   2c314:	movle	r0, #0
   2c318:	movgt	r0, #1
   2c31c:	cmp	r0, #0
   2c320:	bne	2c3c4 <ftello64@plt+0x1ad54>
   2c324:	mul	r5, r6, r7
   2c328:	mov	r1, r5
   2c32c:	mov	r0, r9
   2c330:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2c334:	cmp	r0, #0
   2c338:	beq	2c3ac <ftello64@plt+0x1ad3c>
   2c33c:	str	r4, [r8]
   2c340:	add	sp, sp, #12
   2c344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c348:	cmp	r7, #0
   2c34c:	blt	2c408 <ftello64@plt+0x1ad98>
   2c350:	beq	2c268 <ftello64@plt+0x1abf8>
   2c354:	cmp	r4, #0
   2c358:	blt	2c438 <ftello64@plt+0x1adc8>
   2c35c:	mov	r1, r7
   2c360:	mvn	r0, #-2147483648	; 0x80000000
   2c364:	str	r3, [sp, #4]
   2c368:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c36c:	ldr	r3, [sp, #4]
   2c370:	cmp	r0, r4
   2c374:	movge	r0, #0
   2c378:	movlt	r0, #1
   2c37c:	cmp	r0, #0
   2c380:	mvnne	r5, #-2147483648	; 0x80000000
   2c384:	bne	2c26c <ftello64@plt+0x1abfc>
   2c388:	mul	r5, r7, r4
   2c38c:	cmp	r5, #63	; 0x3f
   2c390:	bgt	2c294 <ftello64@plt+0x1ac24>
   2c394:	b	2c268 <ftello64@plt+0x1abf8>
   2c398:	rsb	r1, r4, #-2147483648	; 0x80000000
   2c39c:	cmp	r6, r1
   2c3a0:	movge	r1, #0
   2c3a4:	movlt	r1, #1
   2c3a8:	b	2c234 <ftello64@plt+0x1abc4>
   2c3ac:	adds	r5, r5, #0
   2c3b0:	movne	r5, #1
   2c3b4:	cmp	r9, #0
   2c3b8:	orreq	r5, r5, #1
   2c3bc:	cmp	r5, #0
   2c3c0:	beq	2c33c <ftello64@plt+0x1accc>
   2c3c4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c3c8:	rsb	r2, sl, #-2147483648	; 0x80000000
   2c3cc:	cmp	r6, r2
   2c3d0:	movge	r2, #0
   2c3d4:	movlt	r2, #1
   2c3d8:	b	2c2cc <ftello64@plt+0x1ac5c>
   2c3dc:	cmp	r6, #0
   2c3e0:	blt	2c464 <ftello64@plt+0x1adf4>
   2c3e4:	cmn	r7, #1
   2c3e8:	beq	2c324 <ftello64@plt+0x1acb4>
   2c3ec:	mov	r1, r7
   2c3f0:	mov	r0, #-2147483648	; 0x80000000
   2c3f4:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c3f8:	cmp	r6, r0
   2c3fc:	movle	r0, #0
   2c400:	movgt	r0, #1
   2c404:	b	2c31c <ftello64@plt+0x1acac>
   2c408:	cmp	r4, #0
   2c40c:	blt	2c4a4 <ftello64@plt+0x1ae34>
   2c410:	cmn	r7, #1
   2c414:	beq	2c388 <ftello64@plt+0x1ad18>
   2c418:	str	r3, [sp, #4]
   2c41c:	mov	r1, r7
   2c420:	mov	r0, #-2147483648	; 0x80000000
   2c424:	b	2c368 <ftello64@plt+0x1acf8>
   2c428:	mov	r4, fp
   2c42c:	b	2c35c <ftello64@plt+0x1acec>
   2c430:	mov	r4, fp
   2c434:	b	2c410 <ftello64@plt+0x1ada0>
   2c438:	cmn	r4, #1
   2c43c:	beq	2c388 <ftello64@plt+0x1ad18>
   2c440:	mov	r1, r4
   2c444:	mov	r0, #-2147483648	; 0x80000000
   2c448:	str	r3, [sp, #4]
   2c44c:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c450:	ldr	r3, [sp, #4]
   2c454:	cmp	r7, r0
   2c458:	movle	r0, #0
   2c45c:	movgt	r0, #1
   2c460:	b	2c37c <ftello64@plt+0x1ad0c>
   2c464:	mov	r1, r7
   2c468:	mvn	r0, #-2147483648	; 0x80000000
   2c46c:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c470:	cmp	r6, r0
   2c474:	movge	r0, #0
   2c478:	movlt	r0, #1
   2c47c:	b	2c31c <ftello64@plt+0x1acac>
   2c480:	cmn	r6, #1
   2c484:	beq	2c324 <ftello64@plt+0x1acb4>
   2c488:	mov	r1, r6
   2c48c:	mov	r0, #-2147483648	; 0x80000000
   2c490:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c494:	cmp	r7, r0
   2c498:	movle	r0, #0
   2c49c:	movgt	r0, #1
   2c4a0:	b	2c31c <ftello64@plt+0x1acac>
   2c4a4:	mov	r1, r7
   2c4a8:	mvn	r0, #-2147483648	; 0x80000000
   2c4ac:	str	r3, [sp, #4]
   2c4b0:	bl	2f810 <ftello64@plt+0x1e1a0>
   2c4b4:	ldr	r3, [sp, #4]
   2c4b8:	cmp	r0, r4
   2c4bc:	movle	r0, #0
   2c4c0:	movgt	r0, #1
   2c4c4:	b	2c37c <ftello64@plt+0x1ad0c>
   2c4c8:	push	{r4, lr}
   2c4cc:	mov	r1, #1
   2c4d0:	bl	2d264 <ftello64@plt+0x1bbf4>
   2c4d4:	cmp	r0, #0
   2c4d8:	popne	{r4, pc}
   2c4dc:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c4e0:	push	{r4, lr}
   2c4e4:	mov	r1, #1
   2c4e8:	bl	2d264 <ftello64@plt+0x1bbf4>
   2c4ec:	cmp	r0, #0
   2c4f0:	popne	{r4, pc}
   2c4f4:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c4f8:	push	{r4, lr}
   2c4fc:	bl	2d264 <ftello64@plt+0x1bbf4>
   2c500:	cmp	r0, #0
   2c504:	popne	{r4, pc}
   2c508:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c50c:	push	{r4, lr}
   2c510:	bl	2d264 <ftello64@plt+0x1bbf4>
   2c514:	cmp	r0, #0
   2c518:	popne	{r4, pc}
   2c51c:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c520:	push	{r4, r5, r6, lr}
   2c524:	mov	r6, r0
   2c528:	mov	r0, r1
   2c52c:	mov	r4, r1
   2c530:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2c534:	subs	r5, r0, #0
   2c538:	beq	2c550 <ftello64@plt+0x1aee0>
   2c53c:	mov	r2, r4
   2c540:	mov	r1, r6
   2c544:	bl	1134c <memcpy@plt>
   2c548:	mov	r0, r5
   2c54c:	pop	{r4, r5, r6, pc}
   2c550:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c554:	push	{r4, r5, r6, lr}
   2c558:	mov	r6, r0
   2c55c:	mov	r0, r1
   2c560:	mov	r4, r1
   2c564:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2c568:	subs	r5, r0, #0
   2c56c:	beq	2c584 <ftello64@plt+0x1af14>
   2c570:	mov	r2, r4
   2c574:	mov	r1, r6
   2c578:	bl	1134c <memcpy@plt>
   2c57c:	mov	r0, r5
   2c580:	pop	{r4, r5, r6, pc}
   2c584:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c588:	push	{r4, r5, r6, lr}
   2c58c:	mov	r6, r0
   2c590:	add	r0, r1, #1
   2c594:	mov	r4, r1
   2c598:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2c59c:	subs	r5, r0, #0
   2c5a0:	beq	2c5c0 <ftello64@plt+0x1af50>
   2c5a4:	mov	r3, #0
   2c5a8:	mov	r1, r6
   2c5ac:	strb	r3, [r5, r4]
   2c5b0:	mov	r2, r4
   2c5b4:	bl	1134c <memcpy@plt>
   2c5b8:	mov	r0, r5
   2c5bc:	pop	{r4, r5, r6, pc}
   2c5c0:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c5c4:	push	{r4, r5, r6, lr}
   2c5c8:	mov	r6, r0
   2c5cc:	bl	114fc <strlen@plt>
   2c5d0:	add	r4, r0, #1
   2c5d4:	mov	r0, r4
   2c5d8:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2c5dc:	subs	r5, r0, #0
   2c5e0:	beq	2c5f8 <ftello64@plt+0x1af88>
   2c5e4:	mov	r2, r4
   2c5e8:	mov	r1, r6
   2c5ec:	bl	1134c <memcpy@plt>
   2c5f0:	mov	r0, r5
   2c5f4:	pop	{r4, r5, r6, pc}
   2c5f8:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c5fc:	ldr	r3, [pc, #44]	; 2c630 <ftello64@plt+0x1afc0>
   2c600:	push	{r4, lr}
   2c604:	mov	r2, #5
   2c608:	ldr	r1, [pc, #36]	; 2c634 <ftello64@plt+0x1afc4>
   2c60c:	mov	r0, #0
   2c610:	ldr	r4, [r3]
   2c614:	bl	113ac <dcgettext@plt>
   2c618:	ldr	r2, [pc, #24]	; 2c638 <ftello64@plt+0x1afc8>
   2c61c:	mov	r1, #0
   2c620:	mov	r3, r0
   2c624:	mov	r0, r4
   2c628:	bl	11454 <error@plt>
   2c62c:	bl	1164c <abort@plt>
   2c630:	andeq	r2, r4, ip, lsl #3
   2c634:	muleq	r3, r8, r0
   2c638:	muleq	r3, r8, r6
   2c63c:	push	{r4, lr}
   2c640:	sub	sp, sp, #8
   2c644:	ldr	ip, [sp, #16]
   2c648:	str	ip, [sp]
   2c64c:	bl	2edb8 <ftello64@plt+0x1d748>
   2c650:	subs	r4, r0, #0
   2c654:	blt	2c664 <ftello64@plt+0x1aff4>
   2c658:	mov	r0, r4
   2c65c:	add	sp, sp, #8
   2c660:	pop	{r4, pc}
   2c664:	bl	11514 <__errno_location@plt>
   2c668:	ldr	r3, [r0]
   2c66c:	cmp	r3, #12
   2c670:	bne	2c658 <ftello64@plt+0x1afe8>
   2c674:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c678:	push	{r4, lr}
   2c67c:	bl	2f024 <ftello64@plt+0x1d9b4>
   2c680:	subs	r4, r0, #0
   2c684:	beq	2c690 <ftello64@plt+0x1b020>
   2c688:	mov	r0, r4
   2c68c:	pop	{r4, pc}
   2c690:	bl	11514 <__errno_location@plt>
   2c694:	ldr	r3, [r0]
   2c698:	cmp	r3, #12
   2c69c:	bne	2c688 <ftello64@plt+0x1b018>
   2c6a0:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c6a4:	push	{r4, lr}
   2c6a8:	bl	2f1f8 <ftello64@plt+0x1db88>
   2c6ac:	subs	r4, r0, #0
   2c6b0:	beq	2c6bc <ftello64@plt+0x1b04c>
   2c6b4:	mov	r0, r4
   2c6b8:	pop	{r4, pc}
   2c6bc:	bl	11514 <__errno_location@plt>
   2c6c0:	ldr	r3, [r0]
   2c6c4:	cmp	r3, #12
   2c6c8:	bne	2c6b4 <ftello64@plt+0x1b044>
   2c6cc:	bl	2c5fc <ftello64@plt+0x1af8c>
   2c6d0:	cmp	r2, #36	; 0x24
   2c6d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c6d8:	sub	sp, sp, #52	; 0x34
   2c6dc:	bhi	2d250 <ftello64@plt+0x1bbe0>
   2c6e0:	cmp	r1, #0
   2c6e4:	mov	r5, r1
   2c6e8:	mov	r6, r2
   2c6ec:	addeq	r5, sp, #44	; 0x2c
   2c6f0:	mov	sl, r0
   2c6f4:	mov	r9, r3
   2c6f8:	bl	11514 <__errno_location@plt>
   2c6fc:	mov	r4, #0
   2c700:	mov	r2, r6
   2c704:	mov	r3, r4
   2c708:	mov	r1, r5
   2c70c:	str	r4, [r0]
   2c710:	mov	fp, r0
   2c714:	mov	r0, sl
   2c718:	bl	11604 <__strtoll_internal@plt>
   2c71c:	ldr	r8, [r5]
   2c720:	cmp	sl, r8
   2c724:	mov	r6, r0
   2c728:	mov	r7, r1
   2c72c:	beq	2c77c <ftello64@plt+0x1b10c>
   2c730:	ldr	r4, [fp]
   2c734:	cmp	r4, #0
   2c738:	bne	2c764 <ftello64@plt+0x1b0f4>
   2c73c:	ldr	r3, [sp, #88]	; 0x58
   2c740:	cmp	r3, #0
   2c744:	beq	2c754 <ftello64@plt+0x1b0e4>
   2c748:	ldrb	sl, [r8]
   2c74c:	cmp	sl, #0
   2c750:	bne	2c7b0 <ftello64@plt+0x1b140>
   2c754:	strd	r6, [r9]
   2c758:	mov	r0, r4
   2c75c:	add	sp, sp, #52	; 0x34
   2c760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c764:	cmp	r4, #34	; 0x22
   2c768:	beq	2ca10 <ftello64@plt+0x1b3a0>
   2c76c:	mov	r4, #4
   2c770:	mov	r0, r4
   2c774:	add	sp, sp, #52	; 0x34
   2c778:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c77c:	ldr	r3, [sp, #88]	; 0x58
   2c780:	cmp	r3, r4
   2c784:	beq	2c76c <ftello64@plt+0x1b0fc>
   2c788:	ldrb	sl, [sl]
   2c78c:	cmp	sl, r4
   2c790:	beq	2c76c <ftello64@plt+0x1b0fc>
   2c794:	mov	r1, sl
   2c798:	mov	r0, r3
   2c79c:	bl	11508 <strchr@plt>
   2c7a0:	cmp	r0, r4
   2c7a4:	movne	r6, #1
   2c7a8:	movne	r7, #0
   2c7ac:	beq	2c76c <ftello64@plt+0x1b0fc>
   2c7b0:	mov	r1, sl
   2c7b4:	ldr	r0, [sp, #88]	; 0x58
   2c7b8:	bl	11508 <strchr@plt>
   2c7bc:	cmp	r0, #0
   2c7c0:	beq	2cdc8 <ftello64@plt+0x1b758>
   2c7c4:	sub	r3, sl, #69	; 0x45
   2c7c8:	cmp	r3, #47	; 0x2f
   2c7cc:	ldrls	pc, [pc, r3, lsl #2]
   2c7d0:	b	2c894 <ftello64@plt+0x1b224>
   2c7d4:	andeq	ip, r2, ip, lsr #19
   2c7d8:	muleq	r2, r4, r8
   2c7dc:	andeq	ip, r2, ip, lsr #19
   2c7e0:	muleq	r2, r4, r8
   2c7e4:	muleq	r2, r4, r8
   2c7e8:	muleq	r2, r4, r8
   2c7ec:	andeq	ip, r2, ip, lsr #19
   2c7f0:	muleq	r2, r4, r8
   2c7f4:	andeq	ip, r2, ip, lsr #19
   2c7f8:	muleq	r2, r4, r8
   2c7fc:	muleq	r2, r4, r8
   2c800:	andeq	ip, r2, ip, lsr #19
   2c804:	muleq	r2, r4, r8
   2c808:	muleq	r2, r4, r8
   2c80c:	muleq	r2, r4, r8
   2c810:	andeq	ip, r2, ip, lsr #19
   2c814:	muleq	r2, r4, r8
   2c818:	muleq	r2, r4, r8
   2c81c:	muleq	r2, r4, r8
   2c820:	muleq	r2, r4, r8
   2c824:	andeq	ip, r2, ip, lsr #19
   2c828:	andeq	ip, r2, ip, lsr #19
   2c82c:	muleq	r2, r4, r8
   2c830:	muleq	r2, r4, r8
   2c834:	muleq	r2, r4, r8
   2c838:	muleq	r2, r4, r8
   2c83c:	muleq	r2, r4, r8
   2c840:	muleq	r2, r4, r8
   2c844:	muleq	r2, r4, r8
   2c848:	muleq	r2, r4, r8
   2c84c:	muleq	r2, r4, r8
   2c850:	muleq	r2, r4, r8
   2c854:	muleq	r2, r4, r8
   2c858:	muleq	r2, r4, r8
   2c85c:	andeq	ip, r2, ip, lsr #19
   2c860:	muleq	r2, r4, r8
   2c864:	muleq	r2, r4, r8
   2c868:	muleq	r2, r4, r8
   2c86c:	andeq	ip, r2, ip, lsr #19
   2c870:	muleq	r2, r4, r8
   2c874:	andeq	ip, r2, ip, lsr #19
   2c878:	muleq	r2, r4, r8
   2c87c:	muleq	r2, r4, r8
   2c880:	muleq	r2, r4, r8
   2c884:	muleq	r2, r4, r8
   2c888:	muleq	r2, r4, r8
   2c88c:	muleq	r2, r4, r8
   2c890:	andeq	ip, r2, ip, lsr #19
   2c894:	mov	r3, #1024	; 0x400
   2c898:	str	r3, [sp, #12]
   2c89c:	mov	r3, #0
   2c8a0:	str	r3, [sp, #8]
   2c8a4:	ldr	r3, [pc, #1292]	; 2cdb8 <ftello64@plt+0x1b748>
   2c8a8:	mvn	r2, #0
   2c8ac:	strd	r2, [sp, #16]
   2c8b0:	mov	r3, #0
   2c8b4:	mov	r2, #1024	; 0x400
   2c8b8:	strd	r2, [sp, #24]
   2c8bc:	mov	r3, #1
   2c8c0:	str	r3, [sp, #4]
   2c8c4:	sub	sl, sl, #66	; 0x42
   2c8c8:	cmp	sl, #53	; 0x35
   2c8cc:	ldrls	pc, [pc, sl, lsl #2]
   2c8d0:	b	2cdc8 <ftello64@plt+0x1b758>
   2c8d4:	andeq	ip, r2, ip, lsr #26
   2c8d8:	andeq	ip, r2, r8, asr #27
   2c8dc:	andeq	ip, r2, r8, asr #27
   2c8e0:	andeq	ip, r2, r0, asr #22
   2c8e4:	andeq	ip, r2, r8, asr #27
   2c8e8:	andeq	ip, r2, r0, ror #21
   2c8ec:	andeq	ip, r2, r8, asr #27
   2c8f0:	andeq	ip, r2, r8, asr #27
   2c8f4:	andeq	ip, r2, r8, asr #27
   2c8f8:	ldrdeq	ip, [r2], -r4
   2c8fc:	andeq	ip, r2, r8, asr #27
   2c900:	andeq	ip, r2, r0, lsl #21
   2c904:	andeq	ip, r2, r8, asr #27
   2c908:	andeq	ip, r2, r8, asr #27
   2c90c:	andeq	ip, r2, r0, asr ip
   2c910:	andeq	ip, r2, r8, asr #27
   2c914:	andeq	ip, r2, r8, asr #27
   2c918:	andeq	ip, r2, r8, asr #27
   2c91c:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2c920:	andeq	ip, r2, r8, asr #27
   2c924:	andeq	ip, r2, r8, asr #27
   2c928:	andeq	ip, r2, r8, asr #27
   2c92c:	andeq	ip, r2, r8, asr #27
   2c930:	andeq	ip, r2, r4, lsr #25
   2c934:	andeq	ip, r2, r4, lsr #23
   2c938:	andeq	ip, r2, r8, asr #27
   2c93c:	andeq	ip, r2, r8, asr #27
   2c940:	andeq	ip, r2, r8, asr #27
   2c944:	andeq	ip, r2, r8, asr #27
   2c948:	andeq	ip, r2, r8, asr #27
   2c94c:	andeq	ip, r2, r8, asr #27
   2c950:	andeq	ip, r2, r8, asr #27
   2c954:	andeq	ip, r2, r4, asr sp
   2c958:	andeq	ip, r2, ip, asr sl
   2c95c:	andeq	ip, r2, r8, asr #27
   2c960:	andeq	ip, r2, r8, asr #27
   2c964:	andeq	ip, r2, r8, asr #27
   2c968:	andeq	ip, r2, r0, ror #21
   2c96c:	andeq	ip, r2, r8, asr #27
   2c970:	andeq	ip, r2, r8, asr #27
   2c974:	andeq	ip, r2, r8, asr #27
   2c978:	ldrdeq	ip, [r2], -r4
   2c97c:	andeq	ip, r2, r8, asr #27
   2c980:	andeq	ip, r2, r0, lsl #21
   2c984:	andeq	ip, r2, r8, asr #27
   2c988:	andeq	ip, r2, r8, asr #27
   2c98c:	andeq	ip, r2, r8, asr #27
   2c990:	andeq	ip, r2, r8, asr #27
   2c994:	andeq	ip, r2, r8, asr #27
   2c998:	andeq	ip, r2, r8, asr #27
   2c99c:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2c9a0:	andeq	ip, r2, r8, asr #27
   2c9a4:	andeq	ip, r2, r8, asr #27
   2c9a8:	andeq	ip, r2, r8, lsl #27
   2c9ac:	mov	r1, #48	; 0x30
   2c9b0:	ldr	r0, [sp, #88]	; 0x58
   2c9b4:	bl	11508 <strchr@plt>
   2c9b8:	cmp	r0, #0
   2c9bc:	beq	2ce10 <ftello64@plt+0x1b7a0>
   2c9c0:	ldrb	r3, [r8, #1]
   2c9c4:	cmp	r3, #68	; 0x44
   2c9c8:	beq	2c9dc <ftello64@plt+0x1b36c>
   2c9cc:	cmp	r3, #105	; 0x69
   2c9d0:	beq	2ca18 <ftello64@plt+0x1b3a8>
   2c9d4:	cmp	r3, #66	; 0x42
   2c9d8:	bne	2c894 <ftello64@plt+0x1b224>
   2c9dc:	mov	r3, #1000	; 0x3e8
   2c9e0:	str	r3, [sp, #12]
   2c9e4:	mov	r3, #0
   2c9e8:	str	r3, [sp, #8]
   2c9ec:	add	r3, pc, #956	; 0x3bc
   2c9f0:	ldrd	r2, [r3]
   2c9f4:	strd	r2, [sp, #16]
   2c9f8:	mov	r3, #0
   2c9fc:	mov	r2, #1000	; 0x3e8
   2ca00:	strd	r2, [sp, #24]
   2ca04:	mov	r3, #2
   2ca08:	str	r3, [sp, #4]
   2ca0c:	b	2c8c4 <ftello64@plt+0x1b254>
   2ca10:	mov	r4, #1
   2ca14:	b	2c73c <ftello64@plt+0x1b0cc>
   2ca18:	ldrb	r3, [r8, #2]
   2ca1c:	mvn	r2, #0
   2ca20:	cmp	r3, #66	; 0x42
   2ca24:	mov	r3, #1024	; 0x400
   2ca28:	str	r3, [sp, #12]
   2ca2c:	mov	r3, #0
   2ca30:	str	r3, [sp, #8]
   2ca34:	ldr	r3, [pc, #892]	; 2cdb8 <ftello64@plt+0x1b748>
   2ca38:	strd	r2, [sp, #16]
   2ca3c:	mov	r3, #0
   2ca40:	mov	r2, #1024	; 0x400
   2ca44:	strd	r2, [sp, #24]
   2ca48:	moveq	r3, #3
   2ca4c:	streq	r3, [sp, #4]
   2ca50:	movne	r3, #1
   2ca54:	strne	r3, [sp, #4]
   2ca58:	b	2c8c4 <ftello64@plt+0x1b254>
   2ca5c:	mov	sl, #0
   2ca60:	ldr	r2, [sp, #4]
   2ca64:	orr	r4, r4, sl
   2ca68:	add	r3, r8, r2
   2ca6c:	str	r3, [r5]
   2ca70:	ldrb	r3, [r8, r2]
   2ca74:	cmp	r3, #0
   2ca78:	orrne	r4, r4, #2
   2ca7c:	b	2c754 <ftello64@plt+0x1b0e4>
   2ca80:	mov	sl, #0
   2ca84:	mov	r3, r9
   2ca88:	mov	fp, #1
   2ca8c:	mov	r9, r5
   2ca90:	mov	r5, r4
   2ca94:	mov	r4, sl
   2ca98:	mov	sl, r3
   2ca9c:	cmp	r6, #0
   2caa0:	sbcs	r3, r7, #0
   2caa4:	blt	2d1cc <ftello64@plt+0x1bb5c>
   2caa8:	ldrd	r2, [sp, #16]
   2caac:	cmp	r2, r6
   2cab0:	sbcs	r1, r3, r7
   2cab4:	bge	2d0dc <ftello64@plt+0x1ba6c>
   2cab8:	sub	fp, fp, #1
   2cabc:	cmn	fp, #1
   2cac0:	mov	r4, #1
   2cac4:	mvn	r6, #0
   2cac8:	mvn	r7, #-2147483648	; 0x80000000
   2cacc:	bne	2caac <ftello64@plt+0x1b43c>
   2cad0:	mov	r4, r5
   2cad4:	mov	r5, r9
   2cad8:	mov	r9, sl
   2cadc:	b	2cd44 <ftello64@plt+0x1b6d4>
   2cae0:	mov	sl, #0
   2cae4:	str	r9, [sp, #32]
   2cae8:	mov	r9, r5
   2caec:	mov	r5, r4
   2caf0:	mov	r4, sl
   2caf4:	ldr	sl, [sp, #12]
   2caf8:	mov	fp, #2
   2cafc:	cmp	r6, #0
   2cb00:	sbcs	r3, r7, #0
   2cb04:	blt	2d118 <ftello64@plt+0x1baa8>
   2cb08:	ldrd	r2, [sp, #16]
   2cb0c:	cmp	r2, r6
   2cb10:	sbcs	r1, r3, r7
   2cb14:	bge	2d180 <ftello64@plt+0x1bb10>
   2cb18:	sub	fp, fp, #1
   2cb1c:	cmn	fp, #1
   2cb20:	mvn	r6, #0
   2cb24:	mvn	r7, #-2147483648	; 0x80000000
   2cb28:	mov	r4, #1
   2cb2c:	bne	2cb0c <ftello64@plt+0x1b49c>
   2cb30:	mov	r4, r5
   2cb34:	mov	r5, r9
   2cb38:	ldr	r9, [sp, #32]
   2cb3c:	b	2cd44 <ftello64@plt+0x1b6d4>
   2cb40:	mov	sl, #0
   2cb44:	str	r4, [sp, #32]
   2cb48:	str	r9, [sp, #36]	; 0x24
   2cb4c:	mov	r4, sl
   2cb50:	mov	r9, r5
   2cb54:	ldr	sl, [sp, #12]
   2cb58:	ldr	r5, [sp, #8]
   2cb5c:	mov	fp, #5
   2cb60:	cmp	r6, #0
   2cb64:	sbcs	r3, r7, #0
   2cb68:	blt	2cf8c <ftello64@plt+0x1b91c>
   2cb6c:	ldrd	r2, [sp, #16]
   2cb70:	cmp	r2, r6
   2cb74:	sbcs	r1, r3, r7
   2cb78:	bge	2cfc4 <ftello64@plt+0x1b954>
   2cb7c:	sub	fp, fp, #1
   2cb80:	cmn	fp, #1
   2cb84:	mvn	r6, #0
   2cb88:	mvn	r7, #-2147483648	; 0x80000000
   2cb8c:	mov	r4, #1
   2cb90:	bne	2cb70 <ftello64@plt+0x1b500>
   2cb94:	mov	r5, r9
   2cb98:	ldr	r4, [sp, #32]
   2cb9c:	ldr	r9, [sp, #36]	; 0x24
   2cba0:	b	2cd44 <ftello64@plt+0x1b6d4>
   2cba4:	mov	sl, #0
   2cba8:	str	r4, [sp, #32]
   2cbac:	str	r9, [sp, #36]	; 0x24
   2cbb0:	mov	r4, sl
   2cbb4:	mov	r9, r5
   2cbb8:	ldr	sl, [sp, #12]
   2cbbc:	ldr	r5, [sp, #8]
   2cbc0:	mov	fp, #6
   2cbc4:	cmp	r6, #0
   2cbc8:	sbcs	r3, r7, #0
   2cbcc:	blt	2ce40 <ftello64@plt+0x1b7d0>
   2cbd0:	ldrd	r2, [sp, #16]
   2cbd4:	cmp	r2, r6
   2cbd8:	sbcs	r1, r3, r7
   2cbdc:	bge	2ce20 <ftello64@plt+0x1b7b0>
   2cbe0:	sub	fp, fp, #1
   2cbe4:	cmn	fp, #1
   2cbe8:	mov	r4, #1
   2cbec:	mvn	r6, #0
   2cbf0:	mvn	r7, #-2147483648	; 0x80000000
   2cbf4:	bne	2cbd4 <ftello64@plt+0x1b564>
   2cbf8:	b	2cb94 <ftello64@plt+0x1b524>
   2cbfc:	mov	sl, #0
   2cc00:	str	r9, [sp, #32]
   2cc04:	mov	r9, r5
   2cc08:	mov	r5, r4
   2cc0c:	mov	r4, sl
   2cc10:	ldr	sl, [sp, #12]
   2cc14:	mov	fp, #3
   2cc18:	cmp	r6, #0
   2cc1c:	sbcs	r3, r7, #0
   2cc20:	blt	2cf20 <ftello64@plt+0x1b8b0>
   2cc24:	ldrd	r2, [sp, #16]
   2cc28:	cmp	r2, r6
   2cc2c:	sbcs	r1, r3, r7
   2cc30:	bge	2cf58 <ftello64@plt+0x1b8e8>
   2cc34:	sub	fp, fp, #1
   2cc38:	cmn	fp, #1
   2cc3c:	mov	r4, #1
   2cc40:	mvn	r6, #0
   2cc44:	mvn	r7, #-2147483648	; 0x80000000
   2cc48:	bne	2cc28 <ftello64@plt+0x1b5b8>
   2cc4c:	b	2cb30 <ftello64@plt+0x1b4c0>
   2cc50:	mov	sl, #0
   2cc54:	str	r9, [sp, #32]
   2cc58:	mov	r9, r5
   2cc5c:	mov	r5, r4
   2cc60:	mov	r4, sl
   2cc64:	ldr	sl, [sp, #12]
   2cc68:	mov	fp, #4
   2cc6c:	cmp	r6, #0
   2cc70:	sbcs	r3, r7, #0
   2cc74:	blt	2d094 <ftello64@plt+0x1ba24>
   2cc78:	ldrd	r2, [sp, #16]
   2cc7c:	cmp	r2, r6
   2cc80:	sbcs	r1, r3, r7
   2cc84:	bge	2d070 <ftello64@plt+0x1ba00>
   2cc88:	sub	fp, fp, #1
   2cc8c:	cmn	fp, #1
   2cc90:	mvn	r6, #0
   2cc94:	mvn	r7, #-2147483648	; 0x80000000
   2cc98:	mov	r4, #1
   2cc9c:	bne	2cc7c <ftello64@plt+0x1b60c>
   2cca0:	b	2cb30 <ftello64@plt+0x1b4c0>
   2cca4:	mov	sl, #0
   2cca8:	str	r4, [sp, #32]
   2ccac:	str	r9, [sp, #36]	; 0x24
   2ccb0:	mov	r4, sl
   2ccb4:	mov	r9, r5
   2ccb8:	ldr	sl, [sp, #12]
   2ccbc:	ldr	r5, [sp, #8]
   2ccc0:	mov	fp, #7
   2ccc4:	cmp	r6, #0
   2ccc8:	sbcs	r3, r7, #0
   2cccc:	blt	2cee4 <ftello64@plt+0x1b874>
   2ccd0:	ldrd	r2, [sp, #16]
   2ccd4:	b	2ccf0 <ftello64@plt+0x1b680>
   2ccd8:	sub	fp, fp, #1
   2ccdc:	cmn	fp, #1
   2cce0:	mvn	r6, #0
   2cce4:	mvn	r7, #-2147483648	; 0x80000000
   2cce8:	mov	r4, #1
   2ccec:	beq	2cb94 <ftello64@plt+0x1b524>
   2ccf0:	cmp	r2, r6
   2ccf4:	sbcs	r1, r3, r7
   2ccf8:	blt	2ccd8 <ftello64@plt+0x1b668>
   2ccfc:	mul	r3, r6, r5
   2cd00:	cmp	fp, #0
   2cd04:	mla	r3, sl, r7, r3
   2cd08:	umull	r6, r7, r6, sl
   2cd0c:	sub	fp, fp, #1
   2cd10:	add	r7, r3, r7
   2cd14:	bne	2ccc4 <ftello64@plt+0x1b654>
   2cd18:	mov	sl, r4
   2cd1c:	mov	r5, r9
   2cd20:	ldr	r4, [sp, #32]
   2cd24:	ldr	r9, [sp, #36]	; 0x24
   2cd28:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cd2c:	cmp	r6, #0
   2cd30:	sbcs	r3, r7, #0
   2cd34:	blt	2ce94 <ftello64@plt+0x1b824>
   2cd38:	cmp	r6, #0
   2cd3c:	sbcs	r3, r7, #2097152	; 0x200000
   2cd40:	blt	2cec8 <ftello64@plt+0x1b858>
   2cd44:	mvn	r6, #0
   2cd48:	mvn	r7, #-2147483648	; 0x80000000
   2cd4c:	mov	sl, #1
   2cd50:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cd54:	cmp	r6, #0
   2cd58:	sbcs	r3, r7, #0
   2cd5c:	blt	2d038 <ftello64@plt+0x1b9c8>
   2cd60:	cmp	r6, #0
   2cd64:	sbcs	r3, r7, #4194304	; 0x400000
   2cd68:	bge	2cd44 <ftello64@plt+0x1b6d4>
   2cd6c:	lsl	r3, r7, #9
   2cd70:	orr	r3, r3, r6, lsr #23
   2cd74:	lsl	r2, r6, #9
   2cd78:	mov	r6, r2
   2cd7c:	mov	r7, r3
   2cd80:	mov	sl, #0
   2cd84:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cd88:	cmp	r6, #0
   2cd8c:	sbcs	r3, r7, #0
   2cd90:	blt	2d000 <ftello64@plt+0x1b990>
   2cd94:	cmp	r6, #0
   2cd98:	sbcs	r3, r7, #1073741824	; 0x40000000
   2cd9c:	bge	2cd44 <ftello64@plt+0x1b6d4>
   2cda0:	adds	r6, r6, r6
   2cda4:	adc	r7, r7, r7
   2cda8:	mov	sl, #0
   2cdac:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cdb0:	strbge	r5, [r3, #1015]!	; 0x3f7
   2cdb4:	mlaeq	r0, fp, r4, ip
   2cdb8:			; <UNDEFINED> instruction: 0x001fffff
   2cdbc:	andeq	r1, r3, ip, lsr #1
   2cdc0:	strheq	r1, [r3], -r8
   2cdc4:	andeq	r1, r3, r8, asr #1
   2cdc8:	strd	r6, [r9]
   2cdcc:	orr	r4, r4, #2
   2cdd0:	b	2c758 <ftello64@plt+0x1b0e8>
   2cdd4:	cmp	r6, #0
   2cdd8:	sbcs	r3, r7, #0
   2cddc:	blt	2d214 <ftello64@plt+0x1bba4>
   2cde0:	ldrd	r2, [sp, #16]
   2cde4:	cmp	r2, r6
   2cde8:	sbcs	r3, r3, r7
   2cdec:	blt	2cd44 <ftello64@plt+0x1b6d4>
   2cdf0:	ldr	r3, [sp, #8]
   2cdf4:	ldr	r2, [sp, #12]
   2cdf8:	mov	sl, #0
   2cdfc:	mul	r3, r6, r3
   2ce00:	mla	r3, r2, r7, r3
   2ce04:	umull	r6, r7, r6, r2
   2ce08:	add	r7, r3, r7
   2ce0c:	b	2ca60 <ftello64@plt+0x1b3f0>
   2ce10:	mov	r3, #1024	; 0x400
   2ce14:	str	r0, [sp, #8]
   2ce18:	str	r3, [sp, #12]
   2ce1c:	b	2c8a4 <ftello64@plt+0x1b234>
   2ce20:	mul	r3, r6, r5
   2ce24:	cmp	fp, #0
   2ce28:	mla	r3, sl, r7, r3
   2ce2c:	umull	r6, r7, r6, sl
   2ce30:	sub	fp, fp, #1
   2ce34:	add	r7, r3, r7
   2ce38:	bne	2cbc4 <ftello64@plt+0x1b554>
   2ce3c:	b	2cd18 <ftello64@plt+0x1b6a8>
   2ce40:	mvn	r3, #0
   2ce44:	mvn	r2, #0
   2ce48:	cmp	r7, r3
   2ce4c:	cmpeq	r6, r2
   2ce50:	beq	2ce20 <ftello64@plt+0x1b7b0>
   2ce54:	mov	r2, r6
   2ce58:	mov	r3, r7
   2ce5c:	mov	r0, #0
   2ce60:	mov	r1, #-2147483648	; 0x80000000
   2ce64:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2ce68:	ldrd	r2, [sp, #24]
   2ce6c:	cmp	r0, r2
   2ce70:	sbcs	r3, r1, r3
   2ce74:	bge	2ce20 <ftello64@plt+0x1b7b0>
   2ce78:	mov	r5, r9
   2ce7c:	ldr	r4, [sp, #32]
   2ce80:	ldr	r9, [sp, #36]	; 0x24
   2ce84:	mov	r6, #0
   2ce88:	mov	r7, #-2147483648	; 0x80000000
   2ce8c:	mov	sl, #1
   2ce90:	b	2ca60 <ftello64@plt+0x1b3f0>
   2ce94:	mvn	r3, #0
   2ce98:	mvn	r2, #0
   2ce9c:	cmp	r7, r3
   2cea0:	cmpeq	r6, r2
   2cea4:	beq	2cec8 <ftello64@plt+0x1b858>
   2cea8:	mov	r3, r7
   2ceac:	mov	r2, r6
   2ceb0:	mov	r0, #0
   2ceb4:	mov	r1, #-2147483648	; 0x80000000
   2ceb8:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2cebc:	cmp	r0, #1024	; 0x400
   2cec0:	sbcs	r3, r1, #0
   2cec4:	blt	2ce84 <ftello64@plt+0x1b814>
   2cec8:	lsl	r3, r7, #10
   2cecc:	orr	r3, r3, r6, lsr #22
   2ced0:	lsl	r2, r6, #10
   2ced4:	mov	r6, r2
   2ced8:	mov	r7, r3
   2cedc:	mov	sl, #0
   2cee0:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cee4:	mvn	r3, #0
   2cee8:	mvn	r2, #0
   2ceec:	cmp	r7, r3
   2cef0:	cmpeq	r6, r2
   2cef4:	beq	2ccfc <ftello64@plt+0x1b68c>
   2cef8:	mov	r2, r6
   2cefc:	mov	r3, r7
   2cf00:	mov	r0, #0
   2cf04:	mov	r1, #-2147483648	; 0x80000000
   2cf08:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2cf0c:	ldrd	r2, [sp, #24]
   2cf10:	cmp	r0, r2
   2cf14:	sbcs	r3, r1, r3
   2cf18:	bge	2ccfc <ftello64@plt+0x1b68c>
   2cf1c:	b	2ce78 <ftello64@plt+0x1b808>
   2cf20:	mvn	r3, #0
   2cf24:	mvn	r2, #0
   2cf28:	cmp	r7, r3
   2cf2c:	cmpeq	r6, r2
   2cf30:	beq	2cf58 <ftello64@plt+0x1b8e8>
   2cf34:	mov	r2, r6
   2cf38:	mov	r3, r7
   2cf3c:	mov	r0, #0
   2cf40:	mov	r1, #-2147483648	; 0x80000000
   2cf44:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2cf48:	ldrd	r2, [sp, #24]
   2cf4c:	cmp	r0, r2
   2cf50:	sbcs	r3, r1, r3
   2cf54:	blt	2d0cc <ftello64@plt+0x1ba5c>
   2cf58:	ldr	r3, [sp, #8]
   2cf5c:	cmp	fp, #0
   2cf60:	sub	fp, fp, #1
   2cf64:	mul	r3, r6, r3
   2cf68:	mla	r3, sl, r7, r3
   2cf6c:	umull	r6, r7, r6, sl
   2cf70:	add	r7, r3, r7
   2cf74:	bne	2cc18 <ftello64@plt+0x1b5a8>
   2cf78:	mov	sl, r4
   2cf7c:	mov	r4, r5
   2cf80:	mov	r5, r9
   2cf84:	ldr	r9, [sp, #32]
   2cf88:	b	2ca60 <ftello64@plt+0x1b3f0>
   2cf8c:	mvn	r3, #0
   2cf90:	mvn	r2, #0
   2cf94:	cmp	r7, r3
   2cf98:	cmpeq	r6, r2
   2cf9c:	beq	2cfc4 <ftello64@plt+0x1b954>
   2cfa0:	mov	r2, r6
   2cfa4:	mov	r3, r7
   2cfa8:	mov	r0, #0
   2cfac:	mov	r1, #-2147483648	; 0x80000000
   2cfb0:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2cfb4:	ldrd	r2, [sp, #24]
   2cfb8:	cmp	r0, r2
   2cfbc:	sbcs	r3, r1, r3
   2cfc0:	blt	2cfe4 <ftello64@plt+0x1b974>
   2cfc4:	mul	r3, r6, r5
   2cfc8:	cmp	fp, #0
   2cfcc:	mla	r3, sl, r7, r3
   2cfd0:	umull	r6, r7, r6, sl
   2cfd4:	sub	fp, fp, #1
   2cfd8:	add	r7, r3, r7
   2cfdc:	bne	2cb60 <ftello64@plt+0x1b4f0>
   2cfe0:	b	2cd18 <ftello64@plt+0x1b6a8>
   2cfe4:	sub	fp, fp, #1
   2cfe8:	cmn	fp, #1
   2cfec:	mov	r6, #0
   2cff0:	mov	r7, #-2147483648	; 0x80000000
   2cff4:	mov	r4, #1
   2cff8:	bne	2cfa0 <ftello64@plt+0x1b930>
   2cffc:	b	2ce78 <ftello64@plt+0x1b808>
   2d000:	mvn	r3, #0
   2d004:	mvn	r2, #0
   2d008:	cmp	r7, r3
   2d00c:	cmpeq	r6, r2
   2d010:	beq	2cda0 <ftello64@plt+0x1b730>
   2d014:	mov	r2, r6
   2d018:	mov	r3, r7
   2d01c:	mov	r0, #0
   2d020:	mov	r1, #-2147483648	; 0x80000000
   2d024:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d028:	cmp	r1, #0
   2d02c:	cmpeq	r0, #1
   2d030:	beq	2ce84 <ftello64@plt+0x1b814>
   2d034:	b	2cda0 <ftello64@plt+0x1b730>
   2d038:	mvn	r3, #0
   2d03c:	mvn	r2, #0
   2d040:	cmp	r7, r3
   2d044:	cmpeq	r6, r2
   2d048:	beq	2cd6c <ftello64@plt+0x1b6fc>
   2d04c:	mov	r3, r7
   2d050:	mov	r2, r6
   2d054:	mov	r0, #0
   2d058:	mov	r1, #-2147483648	; 0x80000000
   2d05c:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d060:	cmp	r0, #512	; 0x200
   2d064:	sbcs	r3, r1, #0
   2d068:	blt	2ce84 <ftello64@plt+0x1b814>
   2d06c:	b	2cd6c <ftello64@plt+0x1b6fc>
   2d070:	ldr	r3, [sp, #8]
   2d074:	cmp	fp, #0
   2d078:	sub	fp, fp, #1
   2d07c:	mul	r3, r6, r3
   2d080:	mla	r3, sl, r7, r3
   2d084:	umull	r6, r7, r6, sl
   2d088:	add	r7, r3, r7
   2d08c:	bne	2cc6c <ftello64@plt+0x1b5fc>
   2d090:	b	2cf78 <ftello64@plt+0x1b908>
   2d094:	mvn	r3, #0
   2d098:	mvn	r2, #0
   2d09c:	cmp	r7, r3
   2d0a0:	cmpeq	r6, r2
   2d0a4:	beq	2d070 <ftello64@plt+0x1ba00>
   2d0a8:	mov	r2, r6
   2d0ac:	mov	r3, r7
   2d0b0:	mov	r0, #0
   2d0b4:	mov	r1, #-2147483648	; 0x80000000
   2d0b8:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d0bc:	ldrd	r2, [sp, #24]
   2d0c0:	cmp	r0, r2
   2d0c4:	sbcs	r3, r1, r3
   2d0c8:	bge	2d070 <ftello64@plt+0x1ba00>
   2d0cc:	mov	r4, r5
   2d0d0:	mov	r5, r9
   2d0d4:	ldr	r9, [sp, #32]
   2d0d8:	b	2ce84 <ftello64@plt+0x1b814>
   2d0dc:	ldr	r3, [sp, #8]
   2d0e0:	ldr	r2, [sp, #12]
   2d0e4:	cmp	fp, #0
   2d0e8:	mul	r3, r6, r3
   2d0ec:	sub	fp, fp, #1
   2d0f0:	mla	r3, r2, r7, r3
   2d0f4:	umull	r6, r7, r6, r2
   2d0f8:	add	r7, r3, r7
   2d0fc:	bne	2ca9c <ftello64@plt+0x1b42c>
   2d100:	mov	r3, sl
   2d104:	mov	sl, r4
   2d108:	mov	r4, r5
   2d10c:	mov	r5, r9
   2d110:	mov	r9, r3
   2d114:	b	2ca60 <ftello64@plt+0x1b3f0>
   2d118:	mvn	r3, #0
   2d11c:	mvn	r2, #0
   2d120:	cmp	r7, r3
   2d124:	cmpeq	r6, r2
   2d128:	beq	2d180 <ftello64@plt+0x1bb10>
   2d12c:	mov	r3, sl
   2d130:	mov	sl, r9
   2d134:	mov	r9, r5
   2d138:	mov	r5, r4
   2d13c:	mov	r4, fp
   2d140:	mov	fp, r3
   2d144:	mov	r2, r6
   2d148:	mov	r3, r7
   2d14c:	mov	r0, #0
   2d150:	mov	r1, #-2147483648	; 0x80000000
   2d154:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d158:	ldrd	r2, [sp, #24]
   2d15c:	cmp	r0, r2
   2d160:	sbcs	r3, r1, r3
   2d164:	blt	2d1a4 <ftello64@plt+0x1bb34>
   2d168:	mov	r3, fp
   2d16c:	mov	fp, r4
   2d170:	mov	r4, r5
   2d174:	mov	r5, r9
   2d178:	mov	r9, sl
   2d17c:	mov	sl, r3
   2d180:	ldr	r3, [sp, #8]
   2d184:	cmp	fp, #0
   2d188:	sub	fp, fp, #1
   2d18c:	mul	r3, r6, r3
   2d190:	mla	r3, sl, r7, r3
   2d194:	umull	r6, r7, r6, sl
   2d198:	add	r7, r3, r7
   2d19c:	bne	2cafc <ftello64@plt+0x1b48c>
   2d1a0:	b	2cf78 <ftello64@plt+0x1b908>
   2d1a4:	sub	r4, r4, #1
   2d1a8:	cmn	r4, #1
   2d1ac:	mov	r6, #0
   2d1b0:	mov	r7, #-2147483648	; 0x80000000
   2d1b4:	mov	r5, #1
   2d1b8:	bne	2d144 <ftello64@plt+0x1bad4>
   2d1bc:	mov	r4, r9
   2d1c0:	mov	r5, sl
   2d1c4:	ldr	r9, [sp, #32]
   2d1c8:	b	2ce84 <ftello64@plt+0x1b814>
   2d1cc:	mvn	r3, #0
   2d1d0:	mvn	r2, #0
   2d1d4:	cmp	r7, r3
   2d1d8:	cmpeq	r6, r2
   2d1dc:	beq	2d0dc <ftello64@plt+0x1ba6c>
   2d1e0:	mov	r2, r6
   2d1e4:	mov	r3, r7
   2d1e8:	mov	r0, #0
   2d1ec:	mov	r1, #-2147483648	; 0x80000000
   2d1f0:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d1f4:	ldrd	r2, [sp, #24]
   2d1f8:	cmp	r0, r2
   2d1fc:	sbcs	r3, r1, r3
   2d200:	bge	2d0dc <ftello64@plt+0x1ba6c>
   2d204:	mov	r4, r5
   2d208:	mov	r5, r9
   2d20c:	mov	r9, sl
   2d210:	b	2ce84 <ftello64@plt+0x1b814>
   2d214:	mvn	r3, #0
   2d218:	mvn	r2, #0
   2d21c:	cmp	r7, r3
   2d220:	cmpeq	r6, r2
   2d224:	beq	2cdf0 <ftello64@plt+0x1b780>
   2d228:	mov	r2, r6
   2d22c:	mov	r3, r7
   2d230:	mov	r0, #0
   2d234:	mov	r1, #-2147483648	; 0x80000000
   2d238:	bl	2fa50 <ftello64@plt+0x1e3e0>
   2d23c:	ldrd	r2, [sp, #24]
   2d240:	cmp	r0, r2
   2d244:	sbcs	r3, r1, r3
   2d248:	blt	2ce84 <ftello64@plt+0x1b814>
   2d24c:	b	2cdf0 <ftello64@plt+0x1b780>
   2d250:	ldr	r3, [pc, #-1180]	; 2cdbc <ftello64@plt+0x1b74c>
   2d254:	mov	r2, #85	; 0x55
   2d258:	ldr	r1, [pc, #-1184]	; 2cdc0 <ftello64@plt+0x1b750>
   2d25c:	ldr	r0, [pc, #-1184]	; 2cdc4 <ftello64@plt+0x1b754>
   2d260:	bl	11664 <__assert_fail@plt>
   2d264:	cmp	r1, #0
   2d268:	cmpne	r0, #0
   2d26c:	moveq	r1, #1
   2d270:	moveq	r0, r1
   2d274:	umull	r2, r3, r0, r1
   2d278:	adds	r3, r3, #0
   2d27c:	movne	r3, #1
   2d280:	cmp	r2, #0
   2d284:	blt	2d294 <ftello64@plt+0x1bc24>
   2d288:	cmp	r3, #0
   2d28c:	bne	2d294 <ftello64@plt+0x1bc24>
   2d290:	b	11280 <calloc@plt>
   2d294:	push	{r4, lr}
   2d298:	bl	11514 <__errno_location@plt>
   2d29c:	mov	r3, #12
   2d2a0:	str	r3, [r0]
   2d2a4:	mov	r0, #0
   2d2a8:	pop	{r4, pc}
   2d2ac:	cmp	r0, #0
   2d2b0:	moveq	r0, #1
   2d2b4:	cmp	r0, #0
   2d2b8:	blt	2d2c0 <ftello64@plt+0x1bc50>
   2d2bc:	b	1146c <malloc@plt>
   2d2c0:	push	{r4, lr}
   2d2c4:	bl	11514 <__errno_location@plt>
   2d2c8:	mov	r3, #12
   2d2cc:	str	r3, [r0]
   2d2d0:	mov	r0, #0
   2d2d4:	pop	{r4, pc}
   2d2d8:	cmp	r0, #0
   2d2dc:	beq	2d300 <ftello64@plt+0x1bc90>
   2d2e0:	cmp	r1, #0
   2d2e4:	push	{lr}		; (str lr, [sp, #-4]!)
   2d2e8:	sub	sp, sp, #12
   2d2ec:	beq	2d308 <ftello64@plt+0x1bc98>
   2d2f0:	blt	2d320 <ftello64@plt+0x1bcb0>
   2d2f4:	add	sp, sp, #12
   2d2f8:	pop	{lr}		; (ldr lr, [sp], #4)
   2d2fc:	b	113d0 <realloc@plt>
   2d300:	mov	r0, r1
   2d304:	b	2d2ac <ftello64@plt+0x1bc3c>
   2d308:	str	r1, [sp, #4]
   2d30c:	bl	153e0 <ftello64@plt+0x3d70>
   2d310:	ldr	r3, [sp, #4]
   2d314:	mov	r0, r3
   2d318:	add	sp, sp, #12
   2d31c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d320:	bl	11514 <__errno_location@plt>
   2d324:	mov	r2, #12
   2d328:	mov	r3, #0
   2d32c:	str	r2, [r0]
   2d330:	b	2d314 <ftello64@plt+0x1bca4>
   2d334:	cmp	r0, r1
   2d338:	beq	2d388 <ftello64@plt+0x1bd18>
   2d33c:	sub	r2, r0, #1
   2d340:	sub	r1, r1, #1
   2d344:	b	2d350 <ftello64@plt+0x1bce0>
   2d348:	cmp	r0, r3
   2d34c:	bne	2d380 <ftello64@plt+0x1bd10>
   2d350:	ldrb	r0, [r2, #1]!
   2d354:	sub	r3, r0, #65	; 0x41
   2d358:	cmp	r3, #25
   2d35c:	ldrb	r3, [r1, #1]!
   2d360:	addls	r0, r0, #32
   2d364:	sub	ip, r3, #65	; 0x41
   2d368:	cmp	ip, #25
   2d36c:	addls	r3, r3, #32
   2d370:	uxtb	r0, r0
   2d374:	cmp	r0, #0
   2d378:	uxtb	r3, r3
   2d37c:	bne	2d348 <ftello64@plt+0x1bcd8>
   2d380:	sub	r0, r0, r3
   2d384:	bx	lr
   2d388:	mov	r0, #0
   2d38c:	bx	lr
   2d390:	push	{r4, r5, r6, lr}
   2d394:	mov	r4, r0
   2d398:	bl	1143c <__fpending@plt>
   2d39c:	ldr	r5, [r4]
   2d3a0:	and	r5, r5, #32
   2d3a4:	mov	r6, r0
   2d3a8:	mov	r0, r4
   2d3ac:	bl	2d4d4 <ftello64@plt+0x1be64>
   2d3b0:	cmp	r5, #0
   2d3b4:	mov	r4, r0
   2d3b8:	bne	2d3d8 <ftello64@plt+0x1bd68>
   2d3bc:	cmp	r0, #0
   2d3c0:	beq	2d3d0 <ftello64@plt+0x1bd60>
   2d3c4:	cmp	r6, #0
   2d3c8:	beq	2d3f4 <ftello64@plt+0x1bd84>
   2d3cc:	mvn	r4, #0
   2d3d0:	mov	r0, r4
   2d3d4:	pop	{r4, r5, r6, pc}
   2d3d8:	cmp	r0, #0
   2d3dc:	bne	2d3cc <ftello64@plt+0x1bd5c>
   2d3e0:	bl	11514 <__errno_location@plt>
   2d3e4:	str	r4, [r0]
   2d3e8:	mvn	r4, #0
   2d3ec:	mov	r0, r4
   2d3f0:	pop	{r4, r5, r6, pc}
   2d3f4:	bl	11514 <__errno_location@plt>
   2d3f8:	ldr	r4, [r0]
   2d3fc:	subs	r4, r4, #9
   2d400:	mvnne	r4, #0
   2d404:	mov	r0, r4
   2d408:	pop	{r4, r5, r6, pc}
   2d40c:	ldr	ip, [r0, #4]
   2d410:	cmp	ip, r1
   2d414:	bcs	2d490 <ftello64@plt+0x1be20>
   2d418:	cmp	r3, #0
   2d41c:	push	{r4, r5, r6, r7, r8, lr}
   2d420:	mov	r6, r3
   2d424:	mov	r7, r2
   2d428:	mov	r5, r1
   2d42c:	mov	r4, r0
   2d430:	bne	2d464 <ftello64@plt+0x1bdf4>
   2d434:	ldr	r0, [r4, #8]
   2d438:	mul	r1, r6, r5
   2d43c:	cmp	r0, r7
   2d440:	beq	2d4a0 <ftello64@plt+0x1be30>
   2d444:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2d448:	subs	r7, r0, #0
   2d44c:	beq	2d4cc <ftello64@plt+0x1be5c>
   2d450:	mov	r3, #1
   2d454:	stmib	r4, {r5, r7}
   2d458:	str	r5, [r4]
   2d45c:	mov	r0, r3
   2d460:	pop	{r4, r5, r6, r7, r8, pc}
   2d464:	mov	r1, r3
   2d468:	mvn	r0, #0
   2d46c:	bl	2f604 <ftello64@plt+0x1df94>
   2d470:	cmp	r5, r0
   2d474:	bls	2d434 <ftello64@plt+0x1bdc4>
   2d478:	bl	11514 <__errno_location@plt>
   2d47c:	mov	r3, #0
   2d480:	mov	r2, #12
   2d484:	str	r2, [r0]
   2d488:	mov	r0, r3
   2d48c:	pop	{r4, r5, r6, r7, r8, pc}
   2d490:	mov	r3, #1
   2d494:	str	r1, [r0]
   2d498:	mov	r0, r3
   2d49c:	bx	lr
   2d4a0:	mov	r0, r1
   2d4a4:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2d4a8:	subs	r7, r0, #0
   2d4ac:	beq	2d4cc <ftello64@plt+0x1be5c>
   2d4b0:	ldr	r1, [r4, #8]
   2d4b4:	cmp	r1, #0
   2d4b8:	beq	2d450 <ftello64@plt+0x1bde0>
   2d4bc:	ldr	r2, [r4]
   2d4c0:	mul	r2, r2, r6
   2d4c4:	bl	1134c <memcpy@plt>
   2d4c8:	b	2d450 <ftello64@plt+0x1bde0>
   2d4cc:	mov	r3, #0
   2d4d0:	b	2d45c <ftello64@plt+0x1bdec>
   2d4d4:	push	{r4, r5, lr}
   2d4d8:	sub	sp, sp, #12
   2d4dc:	mov	r4, r0
   2d4e0:	bl	11574 <fileno@plt>
   2d4e4:	cmp	r0, #0
   2d4e8:	mov	r0, r4
   2d4ec:	blt	2d568 <ftello64@plt+0x1bef8>
   2d4f0:	bl	11490 <__freading@plt>
   2d4f4:	cmp	r0, #0
   2d4f8:	bne	2d534 <ftello64@plt+0x1bec4>
   2d4fc:	mov	r0, r4
   2d500:	bl	2d574 <ftello64@plt+0x1bf04>
   2d504:	cmp	r0, #0
   2d508:	beq	2d564 <ftello64@plt+0x1bef4>
   2d50c:	bl	11514 <__errno_location@plt>
   2d510:	mov	r5, r0
   2d514:	mov	r0, r4
   2d518:	ldr	r4, [r5]
   2d51c:	bl	11598 <fclose@plt>
   2d520:	cmp	r4, #0
   2d524:	mvnne	r0, #0
   2d528:	strne	r4, [r5]
   2d52c:	add	sp, sp, #12
   2d530:	pop	{r4, r5, pc}
   2d534:	mov	r0, r4
   2d538:	bl	11574 <fileno@plt>
   2d53c:	mov	r3, #1
   2d540:	str	r3, [sp]
   2d544:	mov	r2, #0
   2d548:	mov	r3, #0
   2d54c:	bl	11418 <lseek64@plt>
   2d550:	mvn	r3, #0
   2d554:	mvn	r2, #0
   2d558:	cmp	r1, r3
   2d55c:	cmpeq	r0, r2
   2d560:	bne	2d4fc <ftello64@plt+0x1be8c>
   2d564:	mov	r0, r4
   2d568:	add	sp, sp, #12
   2d56c:	pop	{r4, r5, lr}
   2d570:	b	11598 <fclose@plt>
   2d574:	push	{r4, lr}
   2d578:	subs	r4, r0, #0
   2d57c:	sub	sp, sp, #8
   2d580:	beq	2d59c <ftello64@plt+0x1bf2c>
   2d584:	bl	11490 <__freading@plt>
   2d588:	cmp	r0, #0
   2d58c:	beq	2d59c <ftello64@plt+0x1bf2c>
   2d590:	ldr	r3, [r4]
   2d594:	tst	r3, #256	; 0x100
   2d598:	bne	2d5ac <ftello64@plt+0x1bf3c>
   2d59c:	mov	r0, r4
   2d5a0:	add	sp, sp, #8
   2d5a4:	pop	{r4, lr}
   2d5a8:	b	112f8 <fflush@plt>
   2d5ac:	mov	r3, #1
   2d5b0:	str	r3, [sp]
   2d5b4:	mov	r2, #0
   2d5b8:	mov	r3, #0
   2d5bc:	mov	r0, r4
   2d5c0:	bl	2d5d4 <ftello64@plt+0x1bf64>
   2d5c4:	mov	r0, r4
   2d5c8:	add	sp, sp, #8
   2d5cc:	pop	{r4, lr}
   2d5d0:	b	112f8 <fflush@plt>
   2d5d4:	push	{r4, r5, r6, r7, r8, lr}
   2d5d8:	sub	sp, sp, #8
   2d5dc:	ldmib	r0, {ip, lr}
   2d5e0:	mov	r4, r0
   2d5e4:	ldr	r5, [sp, #32]
   2d5e8:	cmp	lr, ip
   2d5ec:	beq	2d604 <ftello64@plt+0x1bf94>
   2d5f0:	str	r5, [sp, #32]
   2d5f4:	mov	r0, r4
   2d5f8:	add	sp, sp, #8
   2d5fc:	pop	{r4, r5, r6, r7, r8, lr}
   2d600:	b	115b0 <fseeko64@plt>
   2d604:	ldr	lr, [r0, #20]
   2d608:	ldr	ip, [r0, #16]
   2d60c:	cmp	lr, ip
   2d610:	bne	2d5f0 <ftello64@plt+0x1bf80>
   2d614:	ldr	r8, [r0, #36]	; 0x24
   2d618:	cmp	r8, #0
   2d61c:	bne	2d5f0 <ftello64@plt+0x1bf80>
   2d620:	mov	r6, r2
   2d624:	mov	r7, r3
   2d628:	bl	11574 <fileno@plt>
   2d62c:	mov	r2, r6
   2d630:	mov	r3, r7
   2d634:	str	r5, [sp]
   2d638:	bl	11418 <lseek64@plt>
   2d63c:	mvn	r3, #0
   2d640:	mvn	r2, #0
   2d644:	cmp	r1, r3
   2d648:	cmpeq	r0, r2
   2d64c:	beq	2d66c <ftello64@plt+0x1bffc>
   2d650:	ldr	r3, [r4]
   2d654:	strd	r0, [r4, #80]	; 0x50
   2d658:	mov	r0, r8
   2d65c:	bic	r3, r3, #16
   2d660:	str	r3, [r4]
   2d664:	add	sp, sp, #8
   2d668:	pop	{r4, r5, r6, r7, r8, pc}
   2d66c:	mvn	r0, #0
   2d670:	b	2d664 <ftello64@plt+0x1bff4>
   2d674:	push	{r4, lr}
   2d678:	mov	r0, #14
   2d67c:	bl	115ec <nl_langinfo@plt>
   2d680:	cmp	r0, #0
   2d684:	beq	2d69c <ftello64@plt+0x1c02c>
   2d688:	ldrb	r2, [r0]
   2d68c:	ldr	r3, [pc, #16]	; 2d6a4 <ftello64@plt+0x1c034>
   2d690:	cmp	r2, #0
   2d694:	moveq	r0, r3
   2d698:	pop	{r4, pc}
   2d69c:	ldr	r0, [pc]	; 2d6a4 <ftello64@plt+0x1c034>
   2d6a0:	pop	{r4, pc}
   2d6a4:	strdeq	r1, [r3], -r0
   2d6a8:	push	{r4, lr}
   2d6ac:	mov	r4, r0
   2d6b0:	bl	11304 <wcwidth@plt>
   2d6b4:	cmp	r0, #0
   2d6b8:	popge	{r4, pc}
   2d6bc:	mov	r0, r4
   2d6c0:	bl	113e8 <iswcntrl@plt>
   2d6c4:	clz	r0, r0
   2d6c8:	lsr	r0, r0, #5
   2d6cc:	pop	{r4, pc}
   2d6d0:	mov	r3, r1
   2d6d4:	push	{r4, r5, r6, lr}
   2d6d8:	mov	r4, r1
   2d6dc:	ldr	r1, [r3], #16
   2d6e0:	mov	r5, r0
   2d6e4:	cmp	r1, r3
   2d6e8:	strne	r1, [r0]
   2d6ec:	beq	2d710 <ftello64@plt+0x1c0a0>
   2d6f0:	ldrb	r3, [r4, #8]
   2d6f4:	ldr	r2, [r4, #4]
   2d6f8:	cmp	r3, #0
   2d6fc:	strb	r3, [r5, #8]
   2d700:	ldrne	r3, [r4, #12]
   2d704:	str	r2, [r5, #4]
   2d708:	strne	r3, [r5, #12]
   2d70c:	pop	{r4, r5, r6, pc}
   2d710:	add	r3, r0, #16
   2d714:	mov	r0, r3
   2d718:	ldr	r2, [r4, #4]
   2d71c:	bl	1134c <memcpy@plt>
   2d720:	str	r0, [r5]
   2d724:	b	2d6f0 <ftello64@plt+0x1c080>
   2d728:	ldr	r3, [pc, #20]	; 2d744 <ftello64@plt+0x1c0d4>
   2d72c:	lsr	r2, r0, #5
   2d730:	and	r0, r0, #31
   2d734:	ldr	r3, [r3, r2, lsl #2]
   2d738:	lsr	r0, r3, r0
   2d73c:	and	r0, r0, #1
   2d740:	bx	lr
   2d744:	strdeq	r1, [r3], -r8
   2d748:	push	{r4, r5, r6, r7, lr}
   2d74c:	subs	r6, r0, #0
   2d750:	sub	sp, sp, #12
   2d754:	addeq	r6, sp, #4
   2d758:	mov	r0, r6
   2d75c:	mov	r5, r2
   2d760:	mov	r7, r1
   2d764:	bl	11448 <mbrtowc@plt>
   2d768:	cmp	r5, #0
   2d76c:	cmnne	r0, #3
   2d770:	mov	r4, r0
   2d774:	bls	2d790 <ftello64@plt+0x1c120>
   2d778:	mov	r0, #0
   2d77c:	bl	2f2c4 <ftello64@plt+0x1dc54>
   2d780:	cmp	r0, #0
   2d784:	moveq	r4, #1
   2d788:	ldrbeq	r3, [r7]
   2d78c:	streq	r3, [r6]
   2d790:	mov	r0, r4
   2d794:	add	sp, sp, #12
   2d798:	pop	{r4, r5, r6, r7, pc}
   2d79c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d7a0:	mov	r6, r2
   2d7a4:	lsrs	r2, r6, #30
   2d7a8:	movne	ip, #1
   2d7ac:	moveq	ip, #0
   2d7b0:	lsls	r2, r6, #2
   2d7b4:	add	fp, sp, #28
   2d7b8:	bmi	2d7c4 <ftello64@plt+0x1c154>
   2d7bc:	cmp	ip, #0
   2d7c0:	beq	2d7d0 <ftello64@plt+0x1c160>
   2d7c4:	mov	r0, #0
   2d7c8:	sub	sp, fp, #28
   2d7cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d7d0:	cmp	r2, #4016	; 0xfb0
   2d7d4:	mov	r5, r0
   2d7d8:	mov	r4, r1
   2d7dc:	mov	r7, r3
   2d7e0:	bls	2d8b4 <ftello64@plt+0x1c244>
   2d7e4:	mov	r0, r2
   2d7e8:	bl	2f320 <ftello64@plt+0x1dcb0>
   2d7ec:	cmp	r0, #0
   2d7f0:	beq	2d7c4 <ftello64@plt+0x1c154>
   2d7f4:	cmp	r6, #2
   2d7f8:	mov	r3, #1
   2d7fc:	str	r3, [r0, #4]
   2d800:	movhi	r8, r4
   2d804:	addhi	r2, r0, #8
   2d808:	movhi	ip, #0
   2d80c:	movhi	r3, #2
   2d810:	bls	2d85c <ftello64@plt+0x1c1ec>
   2d814:	ldrb	r1, [r8, #1]!
   2d818:	ldrb	lr, [r4, ip]
   2d81c:	cmp	lr, r1
   2d820:	bne	2d83c <ftello64@plt+0x1c1cc>
   2d824:	b	2d8cc <ftello64@plt+0x1c25c>
   2d828:	ldr	lr, [r0, ip, lsl #2]
   2d82c:	sub	ip, ip, lr
   2d830:	ldrb	lr, [r4, ip]
   2d834:	cmp	lr, r1
   2d838:	beq	2d8cc <ftello64@plt+0x1c25c>
   2d83c:	cmp	ip, #0
   2d840:	bne	2d828 <ftello64@plt+0x1c1b8>
   2d844:	mov	ip, #0
   2d848:	str	r3, [r2]
   2d84c:	add	r3, r3, #1
   2d850:	cmp	r6, r3
   2d854:	add	r2, r2, #4
   2d858:	bne	2d814 <ftello64@plt+0x1c1a4>
   2d85c:	mov	r2, #0
   2d860:	str	r2, [r7]
   2d864:	ldrb	r3, [r5]
   2d868:	mov	ip, r5
   2d86c:	cmp	r3, #0
   2d870:	beq	2d8a4 <ftello64@plt+0x1c234>
   2d874:	ldrb	r1, [r4, r2]
   2d878:	cmp	r1, r3
   2d87c:	beq	2d8dc <ftello64@plt+0x1c26c>
   2d880:	cmp	r2, #0
   2d884:	addeq	r5, r5, #1
   2d888:	ldrbeq	r3, [ip, #1]
   2d88c:	ldrne	r1, [r0, r2, lsl #2]
   2d890:	addeq	ip, ip, #1
   2d894:	addne	r5, r5, r1
   2d898:	subne	r2, r2, r1
   2d89c:	cmp	r3, #0
   2d8a0:	bne	2d874 <ftello64@plt+0x1c204>
   2d8a4:	bl	2f370 <ftello64@plt+0x1dd00>
   2d8a8:	mov	r0, #1
   2d8ac:	sub	sp, fp, #28
   2d8b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d8b4:	add	r3, r2, #29
   2d8b8:	bic	r3, r3, #7
   2d8bc:	sub	sp, sp, r3
   2d8c0:	add	r0, sp, #15
   2d8c4:	bic	r0, r0, #15
   2d8c8:	b	2d7ec <ftello64@plt+0x1c17c>
   2d8cc:	add	ip, ip, #1
   2d8d0:	sub	r1, r3, ip
   2d8d4:	str	r1, [r2]
   2d8d8:	b	2d84c <ftello64@plt+0x1c1dc>
   2d8dc:	add	r2, r2, #1
   2d8e0:	cmp	r6, r2
   2d8e4:	add	r1, ip, #1
   2d8e8:	ldrbne	r3, [ip, #1]
   2d8ec:	movne	ip, r1
   2d8f0:	bne	2d86c <ftello64@plt+0x1c1fc>
   2d8f4:	str	r5, [r7]
   2d8f8:	bl	2f370 <ftello64@plt+0x1dd00>
   2d8fc:	mov	r0, #1
   2d900:	b	2d8ac <ftello64@plt+0x1c23c>
   2d904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d908:	add	fp, sp, #32
   2d90c:	sub	sp, sp, #188	; 0xbc
   2d910:	str	r0, [fp, #-212]	; 0xffffff2c
   2d914:	mov	r0, r1
   2d918:	mov	r4, r1
   2d91c:	str	r2, [fp, #-220]	; 0xffffff24
   2d920:	bl	2f394 <ftello64@plt+0x1dd24>
   2d924:	mov	r3, #44	; 0x2c
   2d928:	str	r0, [fp, #-208]	; 0xffffff30
   2d92c:	umull	r0, r1, r0, r3
   2d930:	adds	r2, r1, #0
   2d934:	movne	r2, #1
   2d938:	cmp	r0, #0
   2d93c:	blt	2d948 <ftello64@plt+0x1c2d8>
   2d940:	cmp	r2, #0
   2d944:	beq	2d954 <ftello64@plt+0x1c2e4>
   2d948:	mov	r0, #0
   2d94c:	sub	sp, fp, #32
   2d950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d954:	ldr	r2, [fp, #-208]	; 0xffffff30
   2d958:	mul	r0, r3, r2
   2d95c:	cmp	r0, #4016	; 0xfb0
   2d960:	bls	2dc0c <ftello64@plt+0x1c59c>
   2d964:	bl	2f320 <ftello64@plt+0x1dcb0>
   2d968:	mov	r3, r0
   2d96c:	str	r0, [fp, #-216]	; 0xffffff28
   2d970:	cmp	r3, #0
   2d974:	beq	2d948 <ftello64@plt+0x1c2d8>
   2d978:	ldr	r2, [fp, #-208]	; 0xffffff30
   2d97c:	add	r6, r3, #16
   2d980:	mov	r7, #1
   2d984:	add	sl, r2, r2, lsl #2
   2d988:	mov	r8, #0
   2d98c:	add	sl, r3, sl, lsl #3
   2d990:	str	r4, [fp, #-188]	; 0xffffff44
   2d994:	str	r8, [fp, #-196]	; 0xffffff3c
   2d998:	strb	r8, [fp, #-204]	; 0xffffff34
   2d99c:	str	r8, [fp, #-200]	; 0xffffff38
   2d9a0:	strb	r8, [fp, #-192]	; 0xffffff40
   2d9a4:	ldrb	r3, [fp, #-204]	; 0xffffff34
   2d9a8:	cmp	r3, #0
   2d9ac:	bne	2dde8 <ftello64@plt+0x1c778>
   2d9b0:	ldrb	r3, [r4]
   2d9b4:	ldr	r1, [pc, #1936]	; 2e14c <ftello64@plt+0x1cadc>
   2d9b8:	and	r2, r3, #31
   2d9bc:	lsr	r3, r3, #5
   2d9c0:	ldr	r3, [r1, r3, lsl #2]
   2d9c4:	lsr	r3, r3, r2
   2d9c8:	tst	r3, #1
   2d9cc:	beq	2ddd4 <ftello64@plt+0x1c764>
   2d9d0:	str	r7, [fp, #-184]	; 0xffffff48
   2d9d4:	ldrb	r4, [r4]
   2d9d8:	strb	r7, [fp, #-180]	; 0xffffff4c
   2d9dc:	strb	r7, [fp, #-192]	; 0xffffff40
   2d9e0:	cmp	r4, #0
   2d9e4:	str	r4, [fp, #-176]	; 0xffffff50
   2d9e8:	bne	2de54 <ftello64@plt+0x1c7e4>
   2d9ec:	ldr	r3, [fp, #-208]	; 0xffffff30
   2d9f0:	str	r7, [sl, #4]
   2d9f4:	cmp	r3, #2
   2d9f8:	bls	2daec <ftello64@plt+0x1c47c>
   2d9fc:	ldr	r8, [fp, #-216]	; 0xffffff28
   2da00:	add	r7, sl, #8
   2da04:	mov	r5, r8
   2da08:	mov	r6, #2
   2da0c:	ldrb	r3, [r5, #48]	; 0x30
   2da10:	cmp	r3, #0
   2da14:	bne	2da90 <ftello64@plt+0x1c420>
   2da18:	ldr	r9, [r5, #44]	; 0x2c
   2da1c:	b	2da30 <ftello64@plt+0x1c3c0>
   2da20:	cmp	r4, #0
   2da24:	beq	2da64 <ftello64@plt+0x1c3f4>
   2da28:	ldr	r3, [sl, r4, lsl #2]
   2da2c:	sub	r4, r4, r3
   2da30:	add	r3, r4, r4, lsl #2
   2da34:	add	r2, r8, r3, lsl #3
   2da38:	ldr	r2, [r2, #4]
   2da3c:	cmp	r2, r9
   2da40:	bne	2da20 <ftello64@plt+0x1c3b0>
   2da44:	ldr	r1, [r8, r3, lsl #3]
   2da48:	mov	r2, r9
   2da4c:	ldr	r0, [r5, #40]	; 0x28
   2da50:	bl	11388 <memcmp@plt>
   2da54:	cmp	r0, #0
   2da58:	beq	2dac8 <ftello64@plt+0x1c458>
   2da5c:	cmp	r4, #0
   2da60:	bne	2da28 <ftello64@plt+0x1c3b8>
   2da64:	str	r6, [r7]
   2da68:	mov	r4, #0
   2da6c:	b	2dad4 <ftello64@plt+0x1c464>
   2da70:	ldr	r3, [r3, #12]
   2da74:	ldr	r2, [r5, #52]	; 0x34
   2da78:	cmp	r2, r3
   2da7c:	beq	2dac8 <ftello64@plt+0x1c458>
   2da80:	cmp	r4, #0
   2da84:	beq	2da64 <ftello64@plt+0x1c3f4>
   2da88:	ldr	r3, [sl, r4, lsl #2]
   2da8c:	sub	r4, r4, r3
   2da90:	add	r3, r4, r4, lsl #2
   2da94:	add	r3, r8, r3, lsl #3
   2da98:	ldrb	r2, [r3, #8]
   2da9c:	cmp	r2, #0
   2daa0:	bne	2da70 <ftello64@plt+0x1c400>
   2daa4:	ldr	r2, [r5, #44]	; 0x2c
   2daa8:	ldr	r1, [r3, #4]
   2daac:	cmp	r2, r1
   2dab0:	bne	2da80 <ftello64@plt+0x1c410>
   2dab4:	ldr	r1, [r3]
   2dab8:	ldr	r0, [r5, #40]	; 0x28
   2dabc:	bl	11388 <memcmp@plt>
   2dac0:	cmp	r0, #0
   2dac4:	bne	2da80 <ftello64@plt+0x1c410>
   2dac8:	add	r4, r4, #1
   2dacc:	sub	r3, r6, r4
   2dad0:	str	r3, [r7]
   2dad4:	ldr	r3, [fp, #-208]	; 0xffffff30
   2dad8:	add	r6, r6, #1
   2dadc:	cmp	r3, r6
   2dae0:	add	r5, r5, #40	; 0x28
   2dae4:	add	r7, r7, #4
   2dae8:	bne	2da0c <ftello64@plt+0x1c39c>
   2daec:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2daf0:	mov	r2, #0
   2daf4:	str	r1, [fp, #-132]	; 0xffffff7c
   2daf8:	str	r1, [fp, #-76]	; 0xffffffb4
   2dafc:	str	sl, [fp, #-212]	; 0xffffff2c
   2db00:	ldr	r1, [fp, #-220]	; 0xffffff24
   2db04:	ldr	r9, [pc, #1600]	; 2e14c <ftello64@plt+0x1cadc>
   2db08:	ldr	sl, [fp, #-216]	; 0xffffff28
   2db0c:	mov	r3, r2
   2db10:	mov	r8, r2
   2db14:	mov	r7, r2
   2db18:	mov	r6, #1
   2db1c:	str	r2, [r1]
   2db20:	strb	r2, [fp, #-148]	; 0xffffff6c
   2db24:	str	r2, [fp, #-144]	; 0xffffff70
   2db28:	strb	r2, [fp, #-136]	; 0xffffff78
   2db2c:	strb	r2, [fp, #-92]	; 0xffffffa4
   2db30:	str	r2, [fp, #-88]	; 0xffffffa8
   2db34:	strb	r2, [fp, #-80]	; 0xffffffb0
   2db38:	str	r2, [fp, #-140]	; 0xffffff74
   2db3c:	str	r2, [fp, #-84]	; 0xffffffac
   2db40:	cmp	r3, #0
   2db44:	bne	2dc28 <ftello64@plt+0x1c5b8>
   2db48:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2db4c:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   2db50:	cmp	r3, #0
   2db54:	bne	2db88 <ftello64@plt+0x1c518>
   2db58:	ldrb	r3, [r5]
   2db5c:	and	r2, r3, #31
   2db60:	lsr	r3, r3, #5
   2db64:	ldr	r3, [r9, r3, lsl #2]
   2db68:	lsr	r3, r3, r2
   2db6c:	tst	r3, #1
   2db70:	bne	2de98 <ftello64@plt+0x1c828>
   2db74:	sub	r0, fp, #88	; 0x58
   2db78:	bl	11370 <mbsinit@plt>
   2db7c:	cmp	r0, #0
   2db80:	beq	2e124 <ftello64@plt+0x1cab4>
   2db84:	strb	r6, [fp, #-92]	; 0xffffffa4
   2db88:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2db8c:	mov	r1, r0
   2db90:	mov	r0, r5
   2db94:	bl	2b078 <ftello64@plt+0x19a08>
   2db98:	sub	r3, fp, #88	; 0x58
   2db9c:	mov	r1, r5
   2dba0:	mov	r2, r0
   2dba4:	sub	r0, fp, #64	; 0x40
   2dba8:	bl	2d748 <ftello64@plt+0x1c0d8>
   2dbac:	cmn	r0, #1
   2dbb0:	str	r0, [fp, #-72]	; 0xffffffb8
   2dbb4:	strbeq	r7, [fp, #-68]	; 0xffffffbc
   2dbb8:	streq	r6, [fp, #-72]	; 0xffffffb8
   2dbbc:	strbeq	r6, [fp, #-80]	; 0xffffffb0
   2dbc0:	beq	2dc38 <ftello64@plt+0x1c5c8>
   2dbc4:	cmn	r0, #2
   2dbc8:	beq	2dfb4 <ftello64@plt+0x1c944>
   2dbcc:	cmp	r0, #0
   2dbd0:	beq	2e0ac <ftello64@plt+0x1ca3c>
   2dbd4:	ldr	r4, [fp, #-64]	; 0xffffffc0
   2dbd8:	sub	r0, fp, #88	; 0x58
   2dbdc:	strb	r6, [fp, #-68]	; 0xffffffbc
   2dbe0:	bl	11370 <mbsinit@plt>
   2dbe4:	strb	r6, [fp, #-80]	; 0xffffffb0
   2dbe8:	cmp	r0, #0
   2dbec:	strbne	r7, [fp, #-92]	; 0xffffffa4
   2dbf0:	cmp	r4, #0
   2dbf4:	bne	2deb8 <ftello64@plt+0x1c848>
   2dbf8:	ldr	r0, [fp, #-216]	; 0xffffff28
   2dbfc:	bl	2f370 <ftello64@plt+0x1dd00>
   2dc00:	mov	r0, #1
   2dc04:	sub	sp, fp, #32
   2dc08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc0c:	add	r3, r0, #29
   2dc10:	bic	r3, r3, #7
   2dc14:	sub	sp, sp, r3
   2dc18:	add	r3, sp, #15
   2dc1c:	bic	r3, r3, #15
   2dc20:	str	r3, [fp, #-216]	; 0xffffff28
   2dc24:	b	2d970 <ftello64@plt+0x1c300>
   2dc28:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   2dc2c:	cmp	r3, #0
   2dc30:	ldrne	r4, [fp, #-64]	; 0xffffffc0
   2dc34:	bne	2dbf0 <ftello64@plt+0x1c580>
   2dc38:	add	r3, r8, r8, lsl #2
   2dc3c:	add	r3, sl, r3, lsl #3
   2dc40:	ldr	r2, [r3, #4]
   2dc44:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2dc48:	cmp	r2, r4
   2dc4c:	beq	2df48 <ftello64@plt+0x1c8d8>
   2dc50:	cmp	r8, #0
   2dc54:	beq	2df00 <ftello64@plt+0x1c890>
   2dc58:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2dc5c:	ldr	r5, [r3, r8, lsl #2]
   2dc60:	cmp	r5, #0
   2dc64:	sub	r8, r8, r5
   2dc68:	beq	2dc28 <ftello64@plt+0x1c5b8>
   2dc6c:	ldrb	r3, [fp, #-136]	; 0xffffff78
   2dc70:	cmp	r3, #0
   2dc74:	bne	2dd20 <ftello64@plt+0x1c6b0>
   2dc78:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dc7c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2dc80:	cmp	r3, #0
   2dc84:	bne	2dcb8 <ftello64@plt+0x1c648>
   2dc88:	ldrb	r3, [r4]
   2dc8c:	and	r2, r3, #31
   2dc90:	lsr	r3, r3, #5
   2dc94:	ldr	r3, [r9, r3, lsl #2]
   2dc98:	lsr	r3, r3, r2
   2dc9c:	tst	r3, #1
   2dca0:	bne	2dd54 <ftello64@plt+0x1c6e4>
   2dca4:	sub	r0, fp, #144	; 0x90
   2dca8:	bl	11370 <mbsinit@plt>
   2dcac:	cmp	r0, #0
   2dcb0:	beq	2e124 <ftello64@plt+0x1cab4>
   2dcb4:	strb	r6, [fp, #-148]	; 0xffffff6c
   2dcb8:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2dcbc:	mov	r1, r0
   2dcc0:	mov	r0, r4
   2dcc4:	bl	2b078 <ftello64@plt+0x19a08>
   2dcc8:	sub	r3, fp, #144	; 0x90
   2dccc:	mov	r1, r4
   2dcd0:	mov	r2, r0
   2dcd4:	sub	r0, fp, #120	; 0x78
   2dcd8:	bl	2d748 <ftello64@plt+0x1c0d8>
   2dcdc:	cmn	r0, #1
   2dce0:	str	r0, [fp, #-128]	; 0xffffff80
   2dce4:	beq	2dd70 <ftello64@plt+0x1c700>
   2dce8:	cmn	r0, #2
   2dcec:	beq	2dd84 <ftello64@plt+0x1c714>
   2dcf0:	cmp	r0, #0
   2dcf4:	beq	2dda0 <ftello64@plt+0x1c730>
   2dcf8:	ldr	r4, [fp, #-120]	; 0xffffff88
   2dcfc:	sub	r0, fp, #144	; 0x90
   2dd00:	strb	r6, [fp, #-124]	; 0xffffff84
   2dd04:	bl	11370 <mbsinit@plt>
   2dd08:	strb	r6, [fp, #-136]	; 0xffffff78
   2dd0c:	cmp	r0, #0
   2dd10:	strbne	r7, [fp, #-148]	; 0xffffff6c
   2dd14:	cmp	r4, #0
   2dd18:	bne	2dd30 <ftello64@plt+0x1c6c0>
   2dd1c:	bl	1164c <abort@plt>
   2dd20:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2dd24:	cmp	r3, #0
   2dd28:	ldrne	r4, [fp, #-120]	; 0xffffff88
   2dd2c:	bne	2dd14 <ftello64@plt+0x1c6a4>
   2dd30:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dd34:	ldr	r3, [fp, #-128]	; 0xffffff80
   2dd38:	subs	r5, r5, #1
   2dd3c:	add	r4, r4, r3
   2dd40:	strb	r7, [fp, #-136]	; 0xffffff78
   2dd44:	str	r4, [fp, #-132]	; 0xffffff7c
   2dd48:	ldrbeq	r3, [fp, #-80]	; 0xffffffb0
   2dd4c:	bne	2dc7c <ftello64@plt+0x1c60c>
   2dd50:	b	2db40 <ftello64@plt+0x1c4d0>
   2dd54:	str	r6, [fp, #-128]	; 0xffffff80
   2dd58:	ldrb	r3, [r4]
   2dd5c:	strb	r6, [fp, #-124]	; 0xffffff84
   2dd60:	strb	r6, [fp, #-136]	; 0xffffff78
   2dd64:	str	r3, [fp, #-120]	; 0xffffff88
   2dd68:	mov	r4, r3
   2dd6c:	b	2dd14 <ftello64@plt+0x1c6a4>
   2dd70:	str	r6, [fp, #-128]	; 0xffffff80
   2dd74:	strb	r7, [fp, #-124]	; 0xffffff84
   2dd78:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dd7c:	mov	r3, r6
   2dd80:	b	2dd38 <ftello64@plt+0x1c6c8>
   2dd84:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dd88:	mov	r0, r4
   2dd8c:	bl	114fc <strlen@plt>
   2dd90:	strb	r7, [fp, #-124]	; 0xffffff84
   2dd94:	str	r0, [fp, #-128]	; 0xffffff80
   2dd98:	mov	r3, r0
   2dd9c:	b	2dd38 <ftello64@plt+0x1c6c8>
   2dda0:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dda4:	str	r6, [fp, #-128]	; 0xffffff80
   2dda8:	ldrb	r3, [r4]
   2ddac:	cmp	r3, #0
   2ddb0:	bne	2e138 <ftello64@plt+0x1cac8>
   2ddb4:	ldr	r4, [fp, #-120]	; 0xffffff88
   2ddb8:	cmp	r4, #0
   2ddbc:	beq	2dcfc <ftello64@plt+0x1c68c>
   2ddc0:	ldr	r3, [pc, #904]	; 2e150 <ftello64@plt+0x1cae0>
   2ddc4:	mov	r2, #172	; 0xac
   2ddc8:	ldr	r1, [pc, #900]	; 2e154 <ftello64@plt+0x1cae4>
   2ddcc:	ldr	r0, [pc, #900]	; 2e158 <ftello64@plt+0x1cae8>
   2ddd0:	bl	11664 <__assert_fail@plt>
   2ddd4:	sub	r0, fp, #200	; 0xc8
   2ddd8:	bl	11370 <mbsinit@plt>
   2dddc:	cmp	r0, #0
   2dde0:	beq	2e124 <ftello64@plt+0x1cab4>
   2dde4:	strb	r7, [fp, #-204]	; 0xffffff34
   2dde8:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2ddec:	mov	r1, r0
   2ddf0:	mov	r0, r4
   2ddf4:	bl	2b078 <ftello64@plt+0x19a08>
   2ddf8:	sub	r3, fp, #200	; 0xc8
   2ddfc:	mov	r1, r4
   2de00:	mov	r2, r0
   2de04:	sub	r0, fp, #176	; 0xb0
   2de08:	bl	2d748 <ftello64@plt+0x1c0d8>
   2de0c:	cmn	r0, #1
   2de10:	str	r0, [fp, #-184]	; 0xffffff48
   2de14:	strbeq	r8, [fp, #-180]	; 0xffffff4c
   2de18:	streq	r7, [fp, #-184]	; 0xffffff48
   2de1c:	beq	2def4 <ftello64@plt+0x1c884>
   2de20:	cmn	r0, #2
   2de24:	beq	2dee4 <ftello64@plt+0x1c874>
   2de28:	cmp	r0, #0
   2de2c:	beq	2df90 <ftello64@plt+0x1c920>
   2de30:	ldr	r4, [fp, #-176]	; 0xffffff50
   2de34:	sub	r0, fp, #200	; 0xc8
   2de38:	strb	r7, [fp, #-180]	; 0xffffff4c
   2de3c:	bl	11370 <mbsinit@plt>
   2de40:	strb	r7, [fp, #-192]	; 0xffffff40
   2de44:	cmp	r0, #0
   2de48:	strbne	r8, [fp, #-204]	; 0xffffff34
   2de4c:	cmp	r4, #0
   2de50:	beq	2d9ec <ftello64@plt+0x1c37c>
   2de54:	mov	r9, r7
   2de58:	ldr	r4, [fp, #-188]	; 0xffffff44
   2de5c:	sub	r3, fp, #172	; 0xac
   2de60:	cmp	r4, r3
   2de64:	strne	r4, [r6, #-16]
   2de68:	ldrne	r5, [fp, #-184]	; 0xffffff48
   2de6c:	beq	2e074 <ftello64@plt+0x1ca04>
   2de70:	cmp	r9, #0
   2de74:	add	r4, r4, r5
   2de78:	ldrne	r3, [fp, #-176]	; 0xffffff50
   2de7c:	str	r5, [r6, #-12]
   2de80:	strb	r9, [r6, #-8]
   2de84:	strne	r3, [r6, #-4]
   2de88:	str	r4, [fp, #-188]	; 0xffffff44
   2de8c:	add	r6, r6, #40	; 0x28
   2de90:	strb	r8, [fp, #-192]	; 0xffffff40
   2de94:	b	2d9a4 <ftello64@plt+0x1c334>
   2de98:	str	r6, [fp, #-72]	; 0xffffffb8
   2de9c:	ldrb	r3, [r5]
   2dea0:	strb	r6, [fp, #-68]	; 0xffffffbc
   2dea4:	strb	r6, [fp, #-80]	; 0xffffffb0
   2dea8:	mov	r4, r3
   2deac:	cmp	r4, #0
   2deb0:	str	r3, [fp, #-64]	; 0xffffffc0
   2deb4:	beq	2dbf8 <ftello64@plt+0x1c588>
   2deb8:	add	r3, r8, r8, lsl #2
   2debc:	add	r3, sl, r3, lsl #3
   2dec0:	ldrb	r2, [r3, #8]
   2dec4:	cmp	r2, #0
   2dec8:	beq	2dc40 <ftello64@plt+0x1c5d0>
   2decc:	ldr	r3, [r3, #12]
   2ded0:	cmp	r4, r3
   2ded4:	bne	2dc50 <ftello64@plt+0x1c5e0>
   2ded8:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2dedc:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2dee0:	b	2df64 <ftello64@plt+0x1c8f4>
   2dee4:	ldr	r0, [fp, #-188]	; 0xffffff44
   2dee8:	bl	114fc <strlen@plt>
   2deec:	strb	r8, [fp, #-180]	; 0xffffff4c
   2def0:	str	r0, [fp, #-184]	; 0xffffff48
   2def4:	strb	r7, [fp, #-192]	; 0xffffff40
   2def8:	mov	r9, r8
   2defc:	b	2de58 <ftello64@plt+0x1c7e8>
   2df00:	ldrb	r3, [fp, #-136]	; 0xffffff78
   2df04:	cmp	r3, #0
   2df08:	beq	2dfcc <ftello64@plt+0x1c95c>
   2df0c:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2df10:	cmp	r3, #0
   2df14:	ldrne	r4, [fp, #-120]	; 0xffffff88
   2df18:	bne	2e068 <ftello64@plt+0x1c9f8>
   2df1c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2df20:	ldr	r3, [fp, #-128]	; 0xffffff80
   2df24:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2df28:	add	r4, r4, r3
   2df2c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2df30:	strb	r7, [fp, #-136]	; 0xffffff78
   2df34:	add	r5, r5, r3
   2df38:	strb	r7, [fp, #-80]	; 0xffffffb0
   2df3c:	str	r4, [fp, #-132]	; 0xffffff7c
   2df40:	str	r5, [fp, #-76]	; 0xffffffb4
   2df44:	b	2db4c <ftello64@plt+0x1c4dc>
   2df48:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2df4c:	ldr	r0, [r3]
   2df50:	mov	r1, r5
   2df54:	mov	r2, r4
   2df58:	bl	11388 <memcmp@plt>
   2df5c:	cmp	r0, #0
   2df60:	bne	2dc50 <ftello64@plt+0x1c5e0>
   2df64:	ldr	r3, [fp, #-208]	; 0xffffff30
   2df68:	add	r8, r8, #1
   2df6c:	add	r5, r5, r4
   2df70:	cmp	r3, r8
   2df74:	str	r5, [fp, #-76]	; 0xffffffb4
   2df78:	strb	r7, [fp, #-80]	; 0xffffffb0
   2df7c:	bne	2db4c <ftello64@plt+0x1c4dc>
   2df80:	ldr	r2, [fp, #-220]	; 0xffffff24
   2df84:	ldr	r3, [fp, #-132]	; 0xffffff7c
   2df88:	str	r3, [r2]
   2df8c:	b	2dbf8 <ftello64@plt+0x1c588>
   2df90:	ldr	r3, [fp, #-188]	; 0xffffff44
   2df94:	str	r7, [fp, #-184]	; 0xffffff48
   2df98:	ldrb	r3, [r3]
   2df9c:	cmp	r3, #0
   2dfa0:	bne	2e138 <ftello64@plt+0x1cac8>
   2dfa4:	ldr	r4, [fp, #-176]	; 0xffffff50
   2dfa8:	cmp	r4, #0
   2dfac:	beq	2de34 <ftello64@plt+0x1c7c4>
   2dfb0:	b	2ddc0 <ftello64@plt+0x1c750>
   2dfb4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2dfb8:	bl	114fc <strlen@plt>
   2dfbc:	strb	r7, [fp, #-68]	; 0xffffffbc
   2dfc0:	strb	r6, [fp, #-80]	; 0xffffffb0
   2dfc4:	str	r0, [fp, #-72]	; 0xffffffb8
   2dfc8:	b	2dc38 <ftello64@plt+0x1c5c8>
   2dfcc:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2dfd0:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2dfd4:	cmp	r3, #0
   2dfd8:	bne	2e00c <ftello64@plt+0x1c99c>
   2dfdc:	ldrb	r3, [r4]
   2dfe0:	and	r2, r3, #31
   2dfe4:	lsr	r3, r3, #5
   2dfe8:	ldr	r3, [r9, r3, lsl #2]
   2dfec:	lsr	r3, r3, r2
   2dff0:	tst	r3, #1
   2dff4:	bne	2e090 <ftello64@plt+0x1ca20>
   2dff8:	sub	r0, fp, #144	; 0x90
   2dffc:	bl	11370 <mbsinit@plt>
   2e000:	cmp	r0, #0
   2e004:	beq	2e124 <ftello64@plt+0x1cab4>
   2e008:	strb	r6, [fp, #-148]	; 0xffffff6c
   2e00c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e010:	mov	r1, r0
   2e014:	mov	r0, r4
   2e018:	bl	2b078 <ftello64@plt+0x19a08>
   2e01c:	sub	r3, fp, #144	; 0x90
   2e020:	mov	r1, r4
   2e024:	mov	r2, r0
   2e028:	sub	r0, fp, #120	; 0x78
   2e02c:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e030:	cmn	r0, #1
   2e034:	str	r0, [fp, #-128]	; 0xffffff80
   2e038:	beq	2e0d0 <ftello64@plt+0x1ca60>
   2e03c:	cmn	r0, #2
   2e040:	beq	2e0e4 <ftello64@plt+0x1ca74>
   2e044:	cmp	r0, #0
   2e048:	beq	2e100 <ftello64@plt+0x1ca90>
   2e04c:	ldr	r4, [fp, #-120]	; 0xffffff88
   2e050:	sub	r0, fp, #144	; 0x90
   2e054:	strb	r6, [fp, #-124]	; 0xffffff84
   2e058:	bl	11370 <mbsinit@plt>
   2e05c:	strb	r6, [fp, #-136]	; 0xffffff78
   2e060:	cmp	r0, #0
   2e064:	strbne	r7, [fp, #-148]	; 0xffffff6c
   2e068:	cmp	r4, #0
   2e06c:	beq	2dd1c <ftello64@plt+0x1c6ac>
   2e070:	b	2df1c <ftello64@plt+0x1c8ac>
   2e074:	ldr	r5, [fp, #-184]	; 0xffffff48
   2e078:	sub	r1, fp, #172	; 0xac
   2e07c:	mov	r2, r5
   2e080:	mov	r0, r6
   2e084:	bl	1134c <memcpy@plt>
   2e088:	str	r6, [r6, #-16]
   2e08c:	b	2de70 <ftello64@plt+0x1c800>
   2e090:	str	r6, [fp, #-128]	; 0xffffff80
   2e094:	ldrb	r3, [r4]
   2e098:	strb	r6, [fp, #-124]	; 0xffffff84
   2e09c:	strb	r6, [fp, #-136]	; 0xffffff78
   2e0a0:	str	r3, [fp, #-120]	; 0xffffff88
   2e0a4:	mov	r4, r3
   2e0a8:	b	2e068 <ftello64@plt+0x1c9f8>
   2e0ac:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2e0b0:	str	r6, [fp, #-72]	; 0xffffffb8
   2e0b4:	ldrb	r3, [r5]
   2e0b8:	cmp	r3, #0
   2e0bc:	bne	2e138 <ftello64@plt+0x1cac8>
   2e0c0:	ldr	r4, [fp, #-64]	; 0xffffffc0
   2e0c4:	cmp	r4, #0
   2e0c8:	beq	2dbd8 <ftello64@plt+0x1c568>
   2e0cc:	b	2ddc0 <ftello64@plt+0x1c750>
   2e0d0:	str	r6, [fp, #-128]	; 0xffffff80
   2e0d4:	strb	r7, [fp, #-124]	; 0xffffff84
   2e0d8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2e0dc:	mov	r3, r6
   2e0e0:	b	2df24 <ftello64@plt+0x1c8b4>
   2e0e4:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2e0e8:	mov	r0, r4
   2e0ec:	bl	114fc <strlen@plt>
   2e0f0:	strb	r7, [fp, #-124]	; 0xffffff84
   2e0f4:	str	r0, [fp, #-128]	; 0xffffff80
   2e0f8:	mov	r3, r0
   2e0fc:	b	2df24 <ftello64@plt+0x1c8b4>
   2e100:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2e104:	str	r6, [fp, #-128]	; 0xffffff80
   2e108:	ldrb	r3, [r4]
   2e10c:	cmp	r3, #0
   2e110:	bne	2e138 <ftello64@plt+0x1cac8>
   2e114:	ldr	r4, [fp, #-120]	; 0xffffff88
   2e118:	cmp	r4, #0
   2e11c:	beq	2e050 <ftello64@plt+0x1c9e0>
   2e120:	b	2ddc0 <ftello64@plt+0x1c750>
   2e124:	ldr	r3, [pc, #36]	; 2e150 <ftello64@plt+0x1cae0>
   2e128:	mov	r2, #143	; 0x8f
   2e12c:	ldr	r1, [pc, #32]	; 2e154 <ftello64@plt+0x1cae4>
   2e130:	ldr	r0, [pc, #36]	; 2e15c <ftello64@plt+0x1caec>
   2e134:	bl	11664 <__assert_fail@plt>
   2e138:	ldr	r3, [pc, #16]	; 2e150 <ftello64@plt+0x1cae0>
   2e13c:	mov	r2, #171	; 0xab
   2e140:	ldr	r1, [pc, #12]	; 2e154 <ftello64@plt+0x1cae4>
   2e144:	ldr	r0, [pc, #20]	; 2e160 <ftello64@plt+0x1caf0>
   2e148:	bl	11664 <__assert_fail@plt>
   2e14c:	strdeq	r1, [r3], -r8
   2e150:	andeq	r1, r3, r8, lsl r1
   2e154:	andeq	r0, r3, r8, asr #19
   2e158:	andeq	r0, r3, r8, lsl #20
   2e15c:	ldrdeq	r0, [r3], -r8
   2e160:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2e164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e168:	sub	sp, sp, #300	; 0x12c
   2e16c:	mov	fp, r1
   2e170:	str	r0, [sp, #4]
   2e174:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e178:	cmp	r0, #1
   2e17c:	bls	2e33c <ftello64@plt+0x1cccc>
   2e180:	ldrb	r2, [fp]
   2e184:	ldr	r9, [pc, #3016]	; 2ed54 <ftello64@plt+0x1d6e4>
   2e188:	mov	r1, #0
   2e18c:	and	r0, r2, #31
   2e190:	lsr	r3, r2, #5
   2e194:	str	fp, [sp, #32]
   2e198:	ldr	r3, [r9, r3, lsl #2]
   2e19c:	str	r1, [sp, #24]
   2e1a0:	strb	r1, [sp, #16]
   2e1a4:	lsr	r3, r3, r0
   2e1a8:	ands	r4, r3, #1
   2e1ac:	str	r1, [sp, #20]
   2e1b0:	strb	r1, [sp, #28]
   2e1b4:	beq	2e2a0 <ftello64@plt+0x1cc30>
   2e1b8:	mov	r3, #1
   2e1bc:	mov	r4, r2
   2e1c0:	str	r3, [sp, #36]	; 0x24
   2e1c4:	strb	r3, [sp, #40]	; 0x28
   2e1c8:	cmp	r4, #0
   2e1cc:	mov	r3, #1
   2e1d0:	str	r2, [sp, #44]	; 0x2c
   2e1d4:	strb	r3, [sp, #28]
   2e1d8:	beq	2e330 <ftello64@plt+0x1ccc0>
   2e1dc:	ldr	r1, [sp, #4]
   2e1e0:	mov	r3, #0
   2e1e4:	mov	sl, #1
   2e1e8:	str	fp, [sp, #88]	; 0x58
   2e1ec:	str	fp, [sp, #12]
   2e1f0:	mov	r8, r3
   2e1f4:	mov	r7, r3
   2e1f8:	mov	r5, sl
   2e1fc:	mov	r4, r1
   2e200:	mov	fp, r3
   2e204:	str	r1, [sp, #144]	; 0x90
   2e208:	strb	r3, [sp, #72]	; 0x48
   2e20c:	str	r3, [sp, #76]	; 0x4c
   2e210:	strb	r3, [sp, #84]	; 0x54
   2e214:	strb	r3, [sp, #128]	; 0x80
   2e218:	str	r3, [sp, #132]	; 0x84
   2e21c:	strb	r3, [sp, #140]	; 0x8c
   2e220:	str	r3, [sp, #8]
   2e224:	str	r3, [sp, #80]	; 0x50
   2e228:	str	r3, [sp, #136]	; 0x88
   2e22c:	ldrb	r3, [sp, #128]	; 0x80
   2e230:	cmp	r3, #0
   2e234:	bne	2e488 <ftello64@plt+0x1ce18>
   2e238:	ldrb	r3, [r4]
   2e23c:	and	r2, r3, #31
   2e240:	lsr	r3, r3, #5
   2e244:	ldr	r3, [r9, r3, lsl #2]
   2e248:	lsr	r3, r3, r2
   2e24c:	tst	r3, #1
   2e250:	beq	2e474 <ftello64@plt+0x1ce04>
   2e254:	str	r5, [sp, #148]	; 0x94
   2e258:	ldrb	r4, [r4]
   2e25c:	strb	r5, [sp, #152]	; 0x98
   2e260:	str	r4, [sp, #156]	; 0x9c
   2e264:	cmp	r4, #0
   2e268:	strb	r5, [sp, #140]	; 0x8c
   2e26c:	beq	2e460 <ftello64@plt+0x1cdf0>
   2e270:	cmp	fp, #9
   2e274:	movls	r2, #0
   2e278:	andhi	r2, sl, #1
   2e27c:	cmp	r2, #0
   2e280:	beq	2eca4 <ftello64@plt+0x1d634>
   2e284:	add	r3, fp, fp, lsl #2
   2e288:	cmp	r8, r3
   2e28c:	bcs	2e54c <ftello64@plt+0x1cedc>
   2e290:	add	r3, r8, #1
   2e294:	mov	sl, r2
   2e298:	ldr	r8, [sp, #8]
   2e29c:	b	2e65c <ftello64@plt+0x1cfec>
   2e2a0:	add	r0, sp, #20
   2e2a4:	bl	11370 <mbsinit@plt>
   2e2a8:	cmp	r0, #0
   2e2ac:	beq	2ed04 <ftello64@plt+0x1d694>
   2e2b0:	mov	r5, #1
   2e2b4:	strb	r5, [sp, #16]
   2e2b8:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e2bc:	mov	r1, r0
   2e2c0:	mov	r0, fp
   2e2c4:	bl	2b078 <ftello64@plt+0x19a08>
   2e2c8:	add	r3, sp, #20
   2e2cc:	mov	r1, fp
   2e2d0:	mov	r2, r0
   2e2d4:	add	r0, sp, #44	; 0x2c
   2e2d8:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e2dc:	cmn	r0, #1
   2e2e0:	str	r0, [sp, #36]	; 0x24
   2e2e4:	strbeq	r4, [sp, #40]	; 0x28
   2e2e8:	streq	r5, [sp, #36]	; 0x24
   2e2ec:	beq	2e724 <ftello64@plt+0x1d0b4>
   2e2f0:	cmn	r0, #2
   2e2f4:	beq	2e714 <ftello64@plt+0x1d0a4>
   2e2f8:	cmp	r0, #0
   2e2fc:	beq	2ec44 <ftello64@plt+0x1d5d4>
   2e300:	ldr	r4, [sp, #44]	; 0x2c
   2e304:	mov	r3, #1
   2e308:	add	r0, sp, #20
   2e30c:	strb	r3, [sp, #40]	; 0x28
   2e310:	bl	11370 <mbsinit@plt>
   2e314:	cmp	r0, #0
   2e318:	movne	r3, #0
   2e31c:	strbne	r3, [sp, #16]
   2e320:	mov	r3, #1
   2e324:	cmp	r4, #0
   2e328:	strb	r3, [sp, #28]
   2e32c:	bne	2e1dc <ftello64@plt+0x1cb6c>
   2e330:	ldr	r0, [sp, #4]
   2e334:	add	sp, sp, #300	; 0x12c
   2e338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e33c:	ldrb	r7, [fp]
   2e340:	cmp	r7, #0
   2e344:	beq	2e330 <ftello64@plt+0x1ccc0>
   2e348:	ldr	r5, [sp, #4]
   2e34c:	add	r8, fp, #1
   2e350:	ldrb	r3, [r5]
   2e354:	cmp	r3, #0
   2e358:	beq	2e460 <ftello64@plt+0x1cdf0>
   2e35c:	mov	r6, #0
   2e360:	mov	r4, r6
   2e364:	mov	r9, r6
   2e368:	mov	sl, fp
   2e36c:	mov	lr, #1
   2e370:	ldrb	r3, [r5]
   2e374:	mov	r0, r5
   2e378:	add	r6, r6, #1
   2e37c:	cmp	r3, r7
   2e380:	add	r5, r5, #1
   2e384:	beq	2e40c <ftello64@plt+0x1cd9c>
   2e388:	ldrb	r3, [r5]
   2e38c:	cmp	r3, #0
   2e390:	beq	2e460 <ftello64@plt+0x1cdf0>
   2e394:	add	r4, r4, #1
   2e398:	cmp	r6, #9
   2e39c:	movls	r3, #0
   2e3a0:	andhi	r3, lr, #1
   2e3a4:	cmp	r3, #0
   2e3a8:	beq	2e370 <ftello64@plt+0x1cd00>
   2e3ac:	add	r2, r6, r6, lsl #2
   2e3b0:	cmp	r4, r2
   2e3b4:	bcc	2e46c <ftello64@plt+0x1cdfc>
   2e3b8:	cmp	sl, #0
   2e3bc:	str	r3, [sp, #4]
   2e3c0:	beq	2e3e0 <ftello64@plt+0x1cd70>
   2e3c4:	mov	r0, sl
   2e3c8:	sub	r1, r4, r9
   2e3cc:	bl	115a4 <strnlen@plt>
   2e3d0:	ldrb	r2, [sl, r0]!
   2e3d4:	cmp	r2, #0
   2e3d8:	bne	2e6fc <ftello64@plt+0x1d08c>
   2e3dc:	mov	r9, r4
   2e3e0:	mov	r0, fp
   2e3e4:	bl	114fc <strlen@plt>
   2e3e8:	add	r3, sp, #240	; 0xf0
   2e3ec:	mov	r1, fp
   2e3f0:	mov	r2, r0
   2e3f4:	mov	r0, r5
   2e3f8:	bl	2d79c <ftello64@plt+0x1c12c>
   2e3fc:	subs	lr, r0, #0
   2e400:	bne	2ec9c <ftello64@plt+0x1d62c>
   2e404:	mov	sl, lr
   2e408:	b	2e370 <ftello64@plt+0x1cd00>
   2e40c:	ldrb	r3, [fp, #1]
   2e410:	cmp	r3, #0
   2e414:	beq	2e334 <ftello64@plt+0x1ccc4>
   2e418:	ldrb	r2, [r5]
   2e41c:	cmp	r2, #0
   2e420:	beq	2e460 <ftello64@plt+0x1cdf0>
   2e424:	cmp	r2, r3
   2e428:	add	r4, r4, #2
   2e42c:	bne	2e398 <ftello64@plt+0x1cd28>
   2e430:	mov	ip, r5
   2e434:	mov	r1, r8
   2e438:	b	2e448 <ftello64@plt+0x1cdd8>
   2e43c:	cmp	r3, r2
   2e440:	add	r4, r4, #1
   2e444:	bne	2e398 <ftello64@plt+0x1cd28>
   2e448:	ldrb	r3, [r1, #1]!
   2e44c:	cmp	r3, #0
   2e450:	beq	2e334 <ftello64@plt+0x1ccc4>
   2e454:	ldrb	r2, [ip, #1]!
   2e458:	cmp	r2, #0
   2e45c:	bne	2e43c <ftello64@plt+0x1cdcc>
   2e460:	mov	r0, #0
   2e464:	add	sp, sp, #300	; 0x12c
   2e468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e46c:	mov	lr, r3
   2e470:	b	2e370 <ftello64@plt+0x1cd00>
   2e474:	add	r0, sp, #132	; 0x84
   2e478:	bl	11370 <mbsinit@plt>
   2e47c:	cmp	r0, #0
   2e480:	beq	2ed04 <ftello64@plt+0x1d694>
   2e484:	strb	r5, [sp, #128]	; 0x80
   2e488:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e48c:	mov	r1, r0
   2e490:	mov	r0, r4
   2e494:	bl	2b078 <ftello64@plt+0x19a08>
   2e498:	add	r3, sp, #132	; 0x84
   2e49c:	mov	r1, r4
   2e4a0:	mov	r2, r0
   2e4a4:	add	r0, sp, #156	; 0x9c
   2e4a8:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e4ac:	cmn	r0, #1
   2e4b0:	str	r0, [sp, #148]	; 0x94
   2e4b4:	strbeq	r7, [sp, #152]	; 0x98
   2e4b8:	streq	r5, [sp, #148]	; 0x94
   2e4bc:	beq	2e4fc <ftello64@plt+0x1ce8c>
   2e4c0:	cmn	r0, #2
   2e4c4:	beq	2e4ec <ftello64@plt+0x1ce7c>
   2e4c8:	cmp	r0, #0
   2e4cc:	beq	2eb98 <ftello64@plt+0x1d528>
   2e4d0:	ldr	r4, [sp, #156]	; 0x9c
   2e4d4:	add	r0, sp, #132	; 0x84
   2e4d8:	strb	r5, [sp, #152]	; 0x98
   2e4dc:	bl	11370 <mbsinit@plt>
   2e4e0:	cmp	r0, #0
   2e4e4:	strbne	r7, [sp, #128]	; 0x80
   2e4e8:	b	2e264 <ftello64@plt+0x1cbf4>
   2e4ec:	ldr	r0, [sp, #144]	; 0x90
   2e4f0:	bl	114fc <strlen@plt>
   2e4f4:	strb	r7, [sp, #152]	; 0x98
   2e4f8:	str	r0, [sp, #148]	; 0x94
   2e4fc:	cmp	fp, #9
   2e500:	movls	r3, #0
   2e504:	andhi	r3, sl, #1
   2e508:	cmp	r3, #0
   2e50c:	strb	r5, [sp, #140]	; 0x8c
   2e510:	addeq	r8, r8, #1
   2e514:	bne	2e540 <ftello64@plt+0x1ced0>
   2e518:	ldr	r4, [sp, #148]	; 0x94
   2e51c:	ldr	r3, [sp, #36]	; 0x24
   2e520:	ldr	r6, [sp, #144]	; 0x90
   2e524:	cmp	r4, r3
   2e528:	beq	2e73c <ftello64@plt+0x1d0cc>
   2e52c:	add	r4, r6, r4
   2e530:	str	r4, [sp, #144]	; 0x90
   2e534:	strb	r7, [sp, #140]	; 0x8c
   2e538:	add	fp, fp, #1
   2e53c:	b	2e22c <ftello64@plt+0x1cbbc>
   2e540:	add	r2, fp, fp, lsl #2
   2e544:	cmp	r8, r2
   2e548:	bcc	2ed18 <ftello64@plt+0x1d6a8>
   2e54c:	ldr	r3, [sp, #8]
   2e550:	subs	r6, r8, r3
   2e554:	ldrb	r3, [sp, #84]	; 0x54
   2e558:	beq	2ed38 <ftello64@plt+0x1d6c8>
   2e55c:	cmp	r3, #0
   2e560:	beq	2e70c <ftello64@plt+0x1d09c>
   2e564:	ldrb	r3, [sp, #96]	; 0x60
   2e568:	cmp	r3, #0
   2e56c:	ldrne	r4, [sp, #100]	; 0x64
   2e570:	bne	2e62c <ftello64@plt+0x1cfbc>
   2e574:	ldr	r4, [sp, #88]	; 0x58
   2e578:	ldr	r3, [sp, #92]	; 0x5c
   2e57c:	add	r4, r4, r3
   2e580:	subs	r6, r6, #1
   2e584:	strb	r7, [sp, #84]	; 0x54
   2e588:	str	r4, [sp, #88]	; 0x58
   2e58c:	mov	sl, r4
   2e590:	beq	2e874 <ftello64@plt+0x1d204>
   2e594:	ldrb	r3, [sp, #72]	; 0x48
   2e598:	cmp	r3, #0
   2e59c:	bne	2e5d0 <ftello64@plt+0x1cf60>
   2e5a0:	ldrb	r3, [r4]
   2e5a4:	and	r2, r3, #31
   2e5a8:	lsr	r3, r3, #5
   2e5ac:	ldr	r3, [r9, r3, lsl #2]
   2e5b0:	lsr	r3, r3, r2
   2e5b4:	tst	r3, #1
   2e5b8:	bne	2e68c <ftello64@plt+0x1d01c>
   2e5bc:	add	r0, sp, #76	; 0x4c
   2e5c0:	bl	11370 <mbsinit@plt>
   2e5c4:	cmp	r0, #0
   2e5c8:	beq	2ed04 <ftello64@plt+0x1d694>
   2e5cc:	strb	r5, [sp, #72]	; 0x48
   2e5d0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e5d4:	mov	r1, r0
   2e5d8:	mov	r0, r4
   2e5dc:	bl	2b078 <ftello64@plt+0x19a08>
   2e5e0:	add	r3, sp, #76	; 0x4c
   2e5e4:	mov	r1, r4
   2e5e8:	mov	r2, r0
   2e5ec:	add	r0, sp, #100	; 0x64
   2e5f0:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e5f4:	cmn	r0, #1
   2e5f8:	str	r0, [sp, #92]	; 0x5c
   2e5fc:	beq	2e6a8 <ftello64@plt+0x1d038>
   2e600:	cmn	r0, #2
   2e604:	beq	2e6bc <ftello64@plt+0x1d04c>
   2e608:	cmp	r0, #0
   2e60c:	beq	2e6d8 <ftello64@plt+0x1d068>
   2e610:	ldr	r4, [sp, #100]	; 0x64
   2e614:	add	r0, sp, #76	; 0x4c
   2e618:	strb	r5, [sp, #96]	; 0x60
   2e61c:	bl	11370 <mbsinit@plt>
   2e620:	strb	r5, [sp, #84]	; 0x54
   2e624:	cmp	r0, #0
   2e628:	strbne	r7, [sp, #72]	; 0x48
   2e62c:	cmp	r4, #0
   2e630:	bne	2e574 <ftello64@plt+0x1cf04>
   2e634:	add	r2, sp, #240	; 0xf0
   2e638:	ldr	r1, [sp, #12]
   2e63c:	ldr	r0, [sp, #4]
   2e640:	bl	2d904 <ftello64@plt+0x1c294>
   2e644:	subs	sl, r0, #0
   2e648:	bne	2ec9c <ftello64@plt+0x1d62c>
   2e64c:	ldrb	r3, [sp, #152]	; 0x98
   2e650:	cmp	r3, #0
   2e654:	add	r3, r8, #1
   2e658:	beq	2e730 <ftello64@plt+0x1d0c0>
   2e65c:	ldrb	r2, [sp, #40]	; 0x28
   2e660:	cmp	r2, #0
   2e664:	beq	2e730 <ftello64@plt+0x1d0c0>
   2e668:	ldr	r1, [sp, #156]	; 0x9c
   2e66c:	ldr	r2, [sp, #44]	; 0x2c
   2e670:	str	r8, [sp, #8]
   2e674:	cmp	r1, r2
   2e678:	beq	2ec3c <ftello64@plt+0x1d5cc>
   2e67c:	ldr	r6, [sp, #144]	; 0x90
   2e680:	mov	r8, r3
   2e684:	ldr	r4, [sp, #148]	; 0x94
   2e688:	b	2e52c <ftello64@plt+0x1cebc>
   2e68c:	str	r5, [sp, #92]	; 0x5c
   2e690:	ldrb	r3, [r4]
   2e694:	strb	r5, [sp, #96]	; 0x60
   2e698:	strb	r5, [sp, #84]	; 0x54
   2e69c:	str	r3, [sp, #100]	; 0x64
   2e6a0:	mov	r4, r3
   2e6a4:	b	2e62c <ftello64@plt+0x1cfbc>
   2e6a8:	str	r5, [sp, #92]	; 0x5c
   2e6ac:	strb	r7, [sp, #96]	; 0x60
   2e6b0:	ldr	r4, [sp, #88]	; 0x58
   2e6b4:	mov	r3, r5
   2e6b8:	b	2e57c <ftello64@plt+0x1cf0c>
   2e6bc:	ldr	r4, [sp, #88]	; 0x58
   2e6c0:	mov	r0, r4
   2e6c4:	bl	114fc <strlen@plt>
   2e6c8:	strb	r7, [sp, #96]	; 0x60
   2e6cc:	str	r0, [sp, #92]	; 0x5c
   2e6d0:	mov	r3, r0
   2e6d4:	b	2e57c <ftello64@plt+0x1cf0c>
   2e6d8:	ldr	r4, [sp, #88]	; 0x58
   2e6dc:	str	r5, [sp, #92]	; 0x5c
   2e6e0:	ldrb	r3, [r4]
   2e6e4:	cmp	r3, #0
   2e6e8:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2e6ec:	ldr	r4, [sp, #100]	; 0x64
   2e6f0:	cmp	r4, #0
   2e6f4:	beq	2e614 <ftello64@plt+0x1cfa4>
   2e6f8:	b	2e85c <ftello64@plt+0x1d1ec>
   2e6fc:	ldr	r3, [sp, #4]
   2e700:	mov	r9, r4
   2e704:	mov	lr, r3
   2e708:	b	2e370 <ftello64@plt+0x1cd00>
   2e70c:	ldr	r4, [sp, #88]	; 0x58
   2e710:	b	2e594 <ftello64@plt+0x1cf24>
   2e714:	ldr	r0, [sp, #32]
   2e718:	bl	114fc <strlen@plt>
   2e71c:	strb	r4, [sp, #40]	; 0x28
   2e720:	str	r0, [sp, #36]	; 0x24
   2e724:	mov	r3, #1
   2e728:	strb	r3, [sp, #28]
   2e72c:	b	2e1dc <ftello64@plt+0x1cb6c>
   2e730:	str	r8, [sp, #8]
   2e734:	mov	r8, r3
   2e738:	b	2e518 <ftello64@plt+0x1cea8>
   2e73c:	mov	r2, r4
   2e740:	mov	r0, r6
   2e744:	ldr	r1, [sp, #32]
   2e748:	bl	11388 <memcmp@plt>
   2e74c:	cmp	r0, #0
   2e750:	bne	2e52c <ftello64@plt+0x1cebc>
   2e754:	add	lr, sp, #128	; 0x80
   2e758:	add	ip, sp, #184	; 0xb8
   2e75c:	ldm	lr!, {r0, r1, r2, r3}
   2e760:	stmia	ip!, {r0, r1, r2, r3}
   2e764:	ldm	lr!, {r0, r1, r2, r3}
   2e768:	strb	r7, [sp, #196]	; 0xc4
   2e76c:	stmia	ip!, {r0, r1, r2, r3}
   2e770:	ldm	lr!, {r0, r1, r2, r3}
   2e774:	ldr	r4, [sp, #200]	; 0xc8
   2e778:	stmia	ip!, {r0, r1, r2, r3}
   2e77c:	ldm	lr, {r0, r1}
   2e780:	ldr	r3, [sp, #204]	; 0xcc
   2e784:	add	r4, r4, r3
   2e788:	stm	ip, {r0, r1}
   2e78c:	str	r4, [sp, #200]	; 0xc8
   2e790:	ldr	r3, [sp, #12]
   2e794:	strb	r7, [sp, #240]	; 0xf0
   2e798:	str	r3, [sp, #256]	; 0x100
   2e79c:	ldrb	r3, [r3]
   2e7a0:	str	r7, [sp, #244]	; 0xf4
   2e7a4:	str	r7, [sp, #248]	; 0xf8
   2e7a8:	and	r2, r3, #31
   2e7ac:	lsr	r1, r3, #5
   2e7b0:	strb	r7, [sp, #252]	; 0xfc
   2e7b4:	ldr	r6, [r9, r1, lsl #2]
   2e7b8:	lsr	r6, r6, r2
   2e7bc:	ands	r6, r6, #1
   2e7c0:	beq	2e7e4 <ftello64@plt+0x1d174>
   2e7c4:	mov	r4, r3
   2e7c8:	str	r5, [sp, #260]	; 0x104
   2e7cc:	str	r3, [sp, #268]	; 0x10c
   2e7d0:	strb	r5, [sp, #264]	; 0x108
   2e7d4:	cmp	r4, #0
   2e7d8:	strb	r5, [sp, #252]	; 0xfc
   2e7dc:	bne	2e8c8 <ftello64@plt+0x1d258>
   2e7e0:	bl	1164c <abort@plt>
   2e7e4:	add	r0, sp, #244	; 0xf4
   2e7e8:	bl	11370 <mbsinit@plt>
   2e7ec:	cmp	r0, #0
   2e7f0:	beq	2ed04 <ftello64@plt+0x1d694>
   2e7f4:	strb	r5, [sp, #240]	; 0xf0
   2e7f8:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e7fc:	ldr	r4, [sp, #12]
   2e800:	mov	r1, r0
   2e804:	mov	r0, r4
   2e808:	bl	2b078 <ftello64@plt+0x19a08>
   2e80c:	add	r3, sp, #244	; 0xf4
   2e810:	mov	r1, r4
   2e814:	mov	r2, r0
   2e818:	add	r0, sp, #268	; 0x10c
   2e81c:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e820:	cmn	r0, #1
   2e824:	str	r0, [sp, #260]	; 0x104
   2e828:	beq	2ecb0 <ftello64@plt+0x1d640>
   2e82c:	cmn	r0, #2
   2e830:	beq	2ecc4 <ftello64@plt+0x1d654>
   2e834:	cmp	r0, #0
   2e838:	bne	2ec68 <ftello64@plt+0x1d5f8>
   2e83c:	ldr	r4, [sp, #256]	; 0x100
   2e840:	str	r5, [sp, #260]	; 0x104
   2e844:	ldrb	r3, [r4]
   2e848:	cmp	r3, #0
   2e84c:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2e850:	ldr	r4, [sp, #268]	; 0x10c
   2e854:	cmp	r4, #0
   2e858:	beq	2ec6c <ftello64@plt+0x1d5fc>
   2e85c:	ldr	r3, [pc, #1268]	; 2ed58 <ftello64@plt+0x1d6e8>
   2e860:	mov	r2, #172	; 0xac
   2e864:	ldr	r1, [pc, #1264]	; 2ed5c <ftello64@plt+0x1d6ec>
   2e868:	ldr	r0, [pc, #1264]	; 2ed60 <ftello64@plt+0x1d6f0>
   2e86c:	bl	11664 <__assert_fail@plt>
   2e870:	ldr	sl, [sp, #88]	; 0x58
   2e874:	ldrb	r3, [sp, #72]	; 0x48
   2e878:	cmp	r3, #0
   2e87c:	bne	2ebd0 <ftello64@plt+0x1d560>
   2e880:	ldrb	r3, [sl]
   2e884:	and	r2, r3, #31
   2e888:	lsr	r3, r3, #5
   2e88c:	ldr	r3, [r9, r3, lsl #2]
   2e890:	lsr	r3, r3, r2
   2e894:	tst	r3, #1
   2e898:	beq	2ebbc <ftello64@plt+0x1d54c>
   2e89c:	str	r5, [sp, #92]	; 0x5c
   2e8a0:	ldrb	r3, [sl]
   2e8a4:	strb	r5, [sp, #96]	; 0x60
   2e8a8:	strb	r5, [sp, #84]	; 0x54
   2e8ac:	mov	r4, r3
   2e8b0:	str	r3, [sp, #100]	; 0x64
   2e8b4:	cmp	r4, #0
   2e8b8:	beq	2e634 <ftello64@plt+0x1cfc4>
   2e8bc:	ldrb	r3, [sp, #152]	; 0x98
   2e8c0:	mov	sl, r5
   2e8c4:	b	2e650 <ftello64@plt+0x1cfe0>
   2e8c8:	ldr	r4, [sp, #256]	; 0x100
   2e8cc:	ldr	r3, [sp, #260]	; 0x104
   2e8d0:	add	r4, r4, r3
   2e8d4:	ldrb	r3, [sp, #240]	; 0xf0
   2e8d8:	strb	r7, [sp, #252]	; 0xfc
   2e8dc:	add	r8, r8, #1
   2e8e0:	cmp	r3, #0
   2e8e4:	str	r4, [sp, #256]	; 0x100
   2e8e8:	bne	2ea88 <ftello64@plt+0x1d418>
   2e8ec:	ldrb	r3, [r4]
   2e8f0:	and	r2, r3, #31
   2e8f4:	lsr	r3, r3, #5
   2e8f8:	ldr	r3, [r9, r3, lsl #2]
   2e8fc:	lsr	r3, r3, r2
   2e900:	tst	r3, #1
   2e904:	beq	2eb20 <ftello64@plt+0x1d4b0>
   2e908:	str	r5, [sp, #260]	; 0x104
   2e90c:	ldrb	r4, [r4]
   2e910:	strb	r5, [sp, #264]	; 0x108
   2e914:	str	r4, [sp, #268]	; 0x10c
   2e918:	cmp	r4, #0
   2e91c:	strb	r5, [sp, #252]	; 0xfc
   2e920:	bne	2e944 <ftello64@plt+0x1d2d4>
   2e924:	ldr	r0, [sp, #144]	; 0x90
   2e928:	add	sp, sp, #300	; 0x12c
   2e92c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e930:	ldr	r0, [sp, #256]	; 0x100
   2e934:	bl	114fc <strlen@plt>
   2e938:	strb	r7, [sp, #264]	; 0x108
   2e93c:	str	r0, [sp, #260]	; 0x104
   2e940:	strb	r5, [sp, #252]	; 0xfc
   2e944:	ldrb	r3, [sp, #196]	; 0xc4
   2e948:	cmp	r3, #0
   2e94c:	beq	2e97c <ftello64@plt+0x1d30c>
   2e950:	ldrb	r3, [sp, #208]	; 0xd0
   2e954:	cmp	r3, #0
   2e958:	ldrne	r4, [sp, #212]	; 0xd4
   2e95c:	bne	2ea24 <ftello64@plt+0x1d3b4>
   2e960:	ldr	r2, [sp, #204]	; 0xcc
   2e964:	ldr	r3, [sp, #260]	; 0x104
   2e968:	cmp	r2, r3
   2e96c:	beq	2eb08 <ftello64@plt+0x1d498>
   2e970:	ldr	r6, [sp, #144]	; 0x90
   2e974:	ldr	r4, [sp, #148]	; 0x94
   2e978:	b	2e52c <ftello64@plt+0x1cebc>
   2e97c:	ldrb	r3, [sp, #184]	; 0xb8
   2e980:	ldr	r4, [sp, #200]	; 0xc8
   2e984:	cmp	r3, #0
   2e988:	bne	2e9bc <ftello64@plt+0x1d34c>
   2e98c:	ldrb	r3, [r4]
   2e990:	and	r2, r3, #31
   2e994:	lsr	r3, r3, #5
   2e998:	ldr	r3, [r9, r3, lsl #2]
   2e99c:	lsr	r3, r3, r2
   2e9a0:	tst	r3, #1
   2e9a4:	bne	2eaec <ftello64@plt+0x1d47c>
   2e9a8:	add	r0, sp, #188	; 0xbc
   2e9ac:	bl	11370 <mbsinit@plt>
   2e9b0:	cmp	r0, #0
   2e9b4:	beq	2ed04 <ftello64@plt+0x1d694>
   2e9b8:	strb	r5, [sp, #184]	; 0xb8
   2e9bc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2e9c0:	mov	r1, r0
   2e9c4:	mov	r0, r4
   2e9c8:	bl	2b078 <ftello64@plt+0x19a08>
   2e9cc:	add	r3, sp, #188	; 0xbc
   2e9d0:	mov	r1, r4
   2e9d4:	mov	r2, r0
   2e9d8:	add	r0, sp, #212	; 0xd4
   2e9dc:	bl	2d748 <ftello64@plt+0x1c0d8>
   2e9e0:	cmn	r0, #1
   2e9e4:	str	r0, [sp, #204]	; 0xcc
   2e9e8:	strbeq	r7, [sp, #208]	; 0xd0
   2e9ec:	streq	r5, [sp, #204]	; 0xcc
   2e9f0:	strbeq	r5, [sp, #196]	; 0xc4
   2e9f4:	beq	2e960 <ftello64@plt+0x1d2f0>
   2e9f8:	cmn	r0, #2
   2e9fc:	beq	2eb38 <ftello64@plt+0x1d4c8>
   2ea00:	cmp	r0, #0
   2ea04:	beq	2eb74 <ftello64@plt+0x1d504>
   2ea08:	ldr	r4, [sp, #212]	; 0xd4
   2ea0c:	add	r0, sp, #188	; 0xbc
   2ea10:	strb	r5, [sp, #208]	; 0xd0
   2ea14:	bl	11370 <mbsinit@plt>
   2ea18:	strb	r5, [sp, #196]	; 0xc4
   2ea1c:	cmp	r0, #0
   2ea20:	strbne	r7, [sp, #184]	; 0xb8
   2ea24:	cmp	r4, #0
   2ea28:	beq	2e460 <ftello64@plt+0x1cdf0>
   2ea2c:	ldrb	r3, [sp, #264]	; 0x108
   2ea30:	cmp	r3, #0
   2ea34:	beq	2e960 <ftello64@plt+0x1d2f0>
   2ea38:	ldr	r0, [sp, #268]	; 0x10c
   2ea3c:	subs	r0, r0, r4
   2ea40:	movne	r0, #1
   2ea44:	cmp	r0, #0
   2ea48:	add	r1, r8, #1
   2ea4c:	bne	2e970 <ftello64@plt+0x1d300>
   2ea50:	ldr	r3, [sp, #200]	; 0xc8
   2ea54:	ldr	r2, [sp, #204]	; 0xcc
   2ea58:	ldr	r4, [sp, #256]	; 0x100
   2ea5c:	add	r3, r3, r2
   2ea60:	str	r3, [sp, #200]	; 0xc8
   2ea64:	ldrb	r3, [sp, #240]	; 0xf0
   2ea68:	ldr	r2, [sp, #260]	; 0x104
   2ea6c:	strb	r0, [sp, #196]	; 0xc4
   2ea70:	add	r4, r4, r2
   2ea74:	cmp	r3, #0
   2ea78:	strb	r0, [sp, #252]	; 0xfc
   2ea7c:	mov	r8, r1
   2ea80:	str	r4, [sp, #256]	; 0x100
   2ea84:	beq	2e8ec <ftello64@plt+0x1d27c>
   2ea88:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2ea8c:	mov	r1, r0
   2ea90:	mov	r0, r4
   2ea94:	bl	2b078 <ftello64@plt+0x19a08>
   2ea98:	add	r3, sp, #244	; 0xf4
   2ea9c:	mov	r1, r4
   2eaa0:	mov	r2, r0
   2eaa4:	add	r0, sp, #268	; 0x10c
   2eaa8:	bl	2d748 <ftello64@plt+0x1c0d8>
   2eaac:	cmn	r0, #1
   2eab0:	str	r0, [sp, #260]	; 0x104
   2eab4:	strbeq	r7, [sp, #264]	; 0x108
   2eab8:	streq	r5, [sp, #260]	; 0x104
   2eabc:	beq	2e940 <ftello64@plt+0x1d2d0>
   2eac0:	cmn	r0, #2
   2eac4:	beq	2e930 <ftello64@plt+0x1d2c0>
   2eac8:	cmp	r0, #0
   2eacc:	beq	2eb50 <ftello64@plt+0x1d4e0>
   2ead0:	ldr	r4, [sp, #268]	; 0x10c
   2ead4:	add	r0, sp, #244	; 0xf4
   2ead8:	strb	r5, [sp, #264]	; 0x108
   2eadc:	bl	11370 <mbsinit@plt>
   2eae0:	cmp	r0, #0
   2eae4:	strbne	r7, [sp, #240]	; 0xf0
   2eae8:	b	2e918 <ftello64@plt+0x1d2a8>
   2eaec:	str	r5, [sp, #204]	; 0xcc
   2eaf0:	ldrb	r0, [r4]
   2eaf4:	strb	r5, [sp, #208]	; 0xd0
   2eaf8:	strb	r5, [sp, #196]	; 0xc4
   2eafc:	str	r0, [sp, #212]	; 0xd4
   2eb00:	mov	r4, r0
   2eb04:	b	2ea24 <ftello64@plt+0x1d3b4>
   2eb08:	ldr	r1, [sp, #256]	; 0x100
   2eb0c:	ldr	r0, [sp, #200]	; 0xc8
   2eb10:	bl	11388 <memcmp@plt>
   2eb14:	adds	r0, r0, #0
   2eb18:	movne	r0, #1
   2eb1c:	b	2ea44 <ftello64@plt+0x1d3d4>
   2eb20:	add	r0, sp, #244	; 0xf4
   2eb24:	bl	11370 <mbsinit@plt>
   2eb28:	cmp	r0, #0
   2eb2c:	beq	2ed04 <ftello64@plt+0x1d694>
   2eb30:	strb	r5, [sp, #240]	; 0xf0
   2eb34:	b	2ea88 <ftello64@plt+0x1d418>
   2eb38:	ldr	r0, [sp, #200]	; 0xc8
   2eb3c:	bl	114fc <strlen@plt>
   2eb40:	strb	r7, [sp, #208]	; 0xd0
   2eb44:	strb	r5, [sp, #196]	; 0xc4
   2eb48:	str	r0, [sp, #204]	; 0xcc
   2eb4c:	b	2e960 <ftello64@plt+0x1d2f0>
   2eb50:	ldr	r3, [sp, #256]	; 0x100
   2eb54:	str	r5, [sp, #260]	; 0x104
   2eb58:	ldrb	r3, [r3]
   2eb5c:	cmp	r3, #0
   2eb60:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2eb64:	ldr	r4, [sp, #268]	; 0x10c
   2eb68:	cmp	r4, #0
   2eb6c:	beq	2ead4 <ftello64@plt+0x1d464>
   2eb70:	b	2e85c <ftello64@plt+0x1d1ec>
   2eb74:	ldr	r3, [sp, #200]	; 0xc8
   2eb78:	str	r5, [sp, #204]	; 0xcc
   2eb7c:	ldrb	r3, [r3]
   2eb80:	cmp	r3, #0
   2eb84:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2eb88:	ldr	r4, [sp, #212]	; 0xd4
   2eb8c:	cmp	r4, #0
   2eb90:	beq	2ea0c <ftello64@plt+0x1d39c>
   2eb94:	b	2e85c <ftello64@plt+0x1d1ec>
   2eb98:	ldr	r6, [sp, #144]	; 0x90
   2eb9c:	str	r5, [sp, #148]	; 0x94
   2eba0:	ldrb	r3, [r6]
   2eba4:	cmp	r3, #0
   2eba8:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2ebac:	ldr	r4, [sp, #156]	; 0x9c
   2ebb0:	cmp	r4, #0
   2ebb4:	beq	2e4d4 <ftello64@plt+0x1ce64>
   2ebb8:	b	2e85c <ftello64@plt+0x1d1ec>
   2ebbc:	add	r0, sp, #76	; 0x4c
   2ebc0:	bl	11370 <mbsinit@plt>
   2ebc4:	cmp	r0, #0
   2ebc8:	beq	2ed04 <ftello64@plt+0x1d694>
   2ebcc:	strb	r5, [sp, #72]	; 0x48
   2ebd0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2ebd4:	mov	r1, r0
   2ebd8:	mov	r0, sl
   2ebdc:	bl	2b078 <ftello64@plt+0x19a08>
   2ebe0:	add	r3, sp, #76	; 0x4c
   2ebe4:	mov	r1, sl
   2ebe8:	mov	r2, r0
   2ebec:	add	r0, sp, #100	; 0x64
   2ebf0:	bl	2d748 <ftello64@plt+0x1c0d8>
   2ebf4:	cmn	r0, #1
   2ebf8:	str	r0, [sp, #92]	; 0x5c
   2ebfc:	strbeq	r7, [sp, #96]	; 0x60
   2ec00:	streq	r5, [sp, #92]	; 0x5c
   2ec04:	strbeq	r5, [sp, #84]	; 0x54
   2ec08:	beq	2e8bc <ftello64@plt+0x1d24c>
   2ec0c:	cmn	r0, #2
   2ec10:	beq	2ec84 <ftello64@plt+0x1d614>
   2ec14:	cmp	r0, #0
   2ec18:	beq	2ece0 <ftello64@plt+0x1d670>
   2ec1c:	ldr	r4, [sp, #100]	; 0x64
   2ec20:	add	r0, sp, #76	; 0x4c
   2ec24:	strb	r5, [sp, #96]	; 0x60
   2ec28:	bl	11370 <mbsinit@plt>
   2ec2c:	strb	r5, [sp, #84]	; 0x54
   2ec30:	cmp	r0, #0
   2ec34:	strbne	r7, [sp, #72]	; 0x48
   2ec38:	b	2e8b4 <ftello64@plt+0x1d244>
   2ec3c:	mov	r8, r3
   2ec40:	b	2e754 <ftello64@plt+0x1d0e4>
   2ec44:	ldr	r3, [sp, #32]
   2ec48:	str	r5, [sp, #36]	; 0x24
   2ec4c:	ldrb	r3, [r3]
   2ec50:	cmp	r3, #0
   2ec54:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2ec58:	ldr	r4, [sp, #44]	; 0x2c
   2ec5c:	cmp	r4, #0
   2ec60:	beq	2e304 <ftello64@plt+0x1cc94>
   2ec64:	b	2e85c <ftello64@plt+0x1d1ec>
   2ec68:	ldr	r4, [sp, #268]	; 0x10c
   2ec6c:	add	r0, sp, #244	; 0xf4
   2ec70:	strb	r5, [sp, #264]	; 0x108
   2ec74:	bl	11370 <mbsinit@plt>
   2ec78:	cmp	r0, #0
   2ec7c:	strbne	r7, [sp, #240]	; 0xf0
   2ec80:	b	2e7d4 <ftello64@plt+0x1d164>
   2ec84:	ldr	r0, [sp, #88]	; 0x58
   2ec88:	bl	114fc <strlen@plt>
   2ec8c:	strb	r7, [sp, #96]	; 0x60
   2ec90:	strb	r5, [sp, #84]	; 0x54
   2ec94:	str	r0, [sp, #92]	; 0x5c
   2ec98:	b	2e8bc <ftello64@plt+0x1d24c>
   2ec9c:	ldr	r0, [sp, #240]	; 0xf0
   2eca0:	b	2e334 <ftello64@plt+0x1ccc4>
   2eca4:	add	r3, r8, #1
   2eca8:	ldr	r8, [sp, #8]
   2ecac:	b	2e65c <ftello64@plt+0x1cfec>
   2ecb0:	str	r5, [sp, #260]	; 0x104
   2ecb4:	strb	r6, [sp, #264]	; 0x108
   2ecb8:	ldr	r4, [sp, #256]	; 0x100
   2ecbc:	mov	r3, r5
   2ecc0:	b	2e8d0 <ftello64@plt+0x1d260>
   2ecc4:	ldr	r4, [sp, #256]	; 0x100
   2ecc8:	mov	r0, r4
   2eccc:	bl	114fc <strlen@plt>
   2ecd0:	strb	r6, [sp, #264]	; 0x108
   2ecd4:	str	r0, [sp, #260]	; 0x104
   2ecd8:	mov	r3, r0
   2ecdc:	b	2e8d0 <ftello64@plt+0x1d260>
   2ece0:	ldr	r4, [sp, #88]	; 0x58
   2ece4:	str	r5, [sp, #92]	; 0x5c
   2ece8:	ldrb	r3, [r4]
   2ecec:	cmp	r3, #0
   2ecf0:	bne	2ed24 <ftello64@plt+0x1d6b4>
   2ecf4:	ldr	r4, [sp, #100]	; 0x64
   2ecf8:	cmp	r4, #0
   2ecfc:	beq	2ec20 <ftello64@plt+0x1d5b0>
   2ed00:	b	2e85c <ftello64@plt+0x1d1ec>
   2ed04:	ldr	r3, [pc, #76]	; 2ed58 <ftello64@plt+0x1d6e8>
   2ed08:	mov	r2, #143	; 0x8f
   2ed0c:	ldr	r1, [pc, #72]	; 2ed5c <ftello64@plt+0x1d6ec>
   2ed10:	ldr	r0, [pc, #76]	; 2ed64 <ftello64@plt+0x1d6f4>
   2ed14:	bl	11664 <__assert_fail@plt>
   2ed18:	add	r8, r8, #1
   2ed1c:	mov	sl, r3
   2ed20:	b	2e518 <ftello64@plt+0x1cea8>
   2ed24:	ldr	r3, [pc, #44]	; 2ed58 <ftello64@plt+0x1d6e8>
   2ed28:	mov	r2, #171	; 0xab
   2ed2c:	ldr	r1, [pc, #40]	; 2ed5c <ftello64@plt+0x1d6ec>
   2ed30:	ldr	r0, [pc, #48]	; 2ed68 <ftello64@plt+0x1d6f8>
   2ed34:	bl	11664 <__assert_fail@plt>
   2ed38:	cmp	r3, #0
   2ed3c:	beq	2e870 <ftello64@plt+0x1d200>
   2ed40:	ldrb	r3, [sp, #96]	; 0x60
   2ed44:	cmp	r3, #0
   2ed48:	ldrne	r4, [sp, #100]	; 0x64
   2ed4c:	beq	2e8bc <ftello64@plt+0x1d24c>
   2ed50:	b	2e8b4 <ftello64@plt+0x1d244>
   2ed54:	strdeq	r1, [r3], -r8
   2ed58:	andeq	r1, r3, r8, lsl r1
   2ed5c:	andeq	r0, r3, r8, asr #19
   2ed60:	andeq	r0, r3, r8, lsl #20
   2ed64:	ldrdeq	r0, [r3], -r8
   2ed68:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2ed6c:	push	{r4, r5, r6, lr}
   2ed70:	subs	r4, r2, #0
   2ed74:	mov	r6, r0
   2ed78:	mov	r5, r1
   2ed7c:	beq	2eda8 <ftello64@plt+0x1d738>
   2ed80:	mov	r1, r4
   2ed84:	mvn	r0, #0
   2ed88:	bl	2f604 <ftello64@plt+0x1df94>
   2ed8c:	cmp	r0, r5
   2ed90:	bcs	2eda8 <ftello64@plt+0x1d738>
   2ed94:	bl	11514 <__errno_location@plt>
   2ed98:	mov	r3, #12
   2ed9c:	str	r3, [r0]
   2eda0:	mov	r0, #0
   2eda4:	pop	{r4, r5, r6, pc}
   2eda8:	mul	r1, r5, r4
   2edac:	mov	r0, r6
   2edb0:	pop	{r4, r5, r6, lr}
   2edb4:	b	2d2d8 <ftello64@plt+0x1bc68>
   2edb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2edbc:	sub	sp, sp, #4096	; 0x1000
   2edc0:	sub	sp, sp, #36	; 0x24
   2edc4:	mov	sl, #0
   2edc8:	mov	r8, r1
   2edcc:	mov	r6, r0
   2edd0:	str	r0, [sp, #12]
   2edd4:	str	r3, [sp, #8]
   2edd8:	mov	r0, r2
   2eddc:	add	r4, sp, #32
   2ede0:	mov	r5, r2
   2ede4:	str	sl, [sp]
   2ede8:	mov	r3, sl
   2edec:	mov	r2, sl
   2edf0:	mov	r1, sl
   2edf4:	bl	112d4 <iconv@plt>
   2edf8:	cmp	r8, sl
   2edfc:	str	r6, [r4, #-16]
   2ee00:	str	r8, [r4, #-12]
   2ee04:	beq	2f010 <ftello64@plt+0x1d9a0>
   2ee08:	add	r7, sp, #24
   2ee0c:	add	r6, sp, #28
   2ee10:	mov	r9, #4096	; 0x1000
   2ee14:	b	2ee30 <ftello64@plt+0x1d7c0>
   2ee18:	ldr	r3, [r4, #-8]
   2ee1c:	ldr	r2, [r4, #-12]
   2ee20:	sub	r3, r3, r4
   2ee24:	cmp	r2, #0
   2ee28:	add	sl, sl, r3
   2ee2c:	beq	2ee6c <ftello64@plt+0x1d7fc>
   2ee30:	str	r6, [sp]
   2ee34:	mov	r3, r7
   2ee38:	add	r2, sp, #20
   2ee3c:	add	r1, sp, #16
   2ee40:	mov	r0, r5
   2ee44:	stmdb	r4, {r4, r9}
   2ee48:	bl	112d4 <iconv@plt>
   2ee4c:	cmn	r0, #1
   2ee50:	bne	2ee18 <ftello64@plt+0x1d7a8>
   2ee54:	bl	11514 <__errno_location@plt>
   2ee58:	ldr	r3, [r0]
   2ee5c:	cmp	r3, #7
   2ee60:	beq	2ee18 <ftello64@plt+0x1d7a8>
   2ee64:	cmp	r3, #22
   2ee68:	bne	2effc <ftello64@plt+0x1d98c>
   2ee6c:	mov	ip, #4096	; 0x1000
   2ee70:	mov	r2, #0
   2ee74:	str	r6, [sp]
   2ee78:	mov	r1, r2
   2ee7c:	mov	r3, r7
   2ee80:	mov	r0, r5
   2ee84:	stmdb	r4, {r4, ip}
   2ee88:	bl	112d4 <iconv@plt>
   2ee8c:	cmn	r0, #1
   2ee90:	beq	2effc <ftello64@plt+0x1d98c>
   2ee94:	ldr	r9, [r4, #-8]
   2ee98:	sub	r9, r9, r4
   2ee9c:	adds	r9, r9, sl
   2eea0:	beq	2ef9c <ftello64@plt+0x1d92c>
   2eea4:	ldr	r3, [sp, #8]
   2eea8:	ldr	fp, [r3]
   2eeac:	cmp	fp, #0
   2eeb0:	beq	2ef78 <ftello64@plt+0x1d908>
   2eeb4:	add	r3, sp, #4160	; 0x1040
   2eeb8:	add	r3, r3, #8
   2eebc:	ldr	r3, [r3]
   2eec0:	ldr	r3, [r3]
   2eec4:	cmp	r9, r3
   2eec8:	bhi	2ef78 <ftello64@plt+0x1d908>
   2eecc:	mov	r3, #0
   2eed0:	str	r3, [sp]
   2eed4:	mov	r2, r3
   2eed8:	mov	r1, r3
   2eedc:	mov	r0, r5
   2eee0:	bl	112d4 <iconv@plt>
   2eee4:	ldr	r3, [sp, #12]
   2eee8:	mov	sl, r4
   2eeec:	stmdb	r4, {r3, r8, fp}
   2eef0:	str	r9, [sl], #-12
   2eef4:	b	2ef1c <ftello64@plt+0x1d8ac>
   2eef8:	str	r4, [sp]
   2eefc:	mov	r3, r6
   2ef00:	mov	r2, r7
   2ef04:	mov	r1, sl
   2ef08:	mov	r0, r5
   2ef0c:	bl	112d4 <iconv@plt>
   2ef10:	cmn	r0, #1
   2ef14:	beq	2efc0 <ftello64@plt+0x1d950>
   2ef18:	ldr	r8, [r4, #-8]
   2ef1c:	cmp	r8, #0
   2ef20:	bne	2eef8 <ftello64@plt+0x1d888>
   2ef24:	mov	r2, #0
   2ef28:	str	r4, [sp]
   2ef2c:	mov	r3, r6
   2ef30:	mov	r0, r5
   2ef34:	mov	r1, r2
   2ef38:	bl	112d4 <iconv@plt>
   2ef3c:	cmn	r0, #1
   2ef40:	beq	2efd0 <ftello64@plt+0x1d960>
   2ef44:	ldr	r3, [r4]
   2ef48:	cmp	r3, #0
   2ef4c:	bne	2f020 <ftello64@plt+0x1d9b0>
   2ef50:	ldr	r2, [sp, #8]
   2ef54:	str	fp, [r2]
   2ef58:	add	r2, sp, #4160	; 0x1040
   2ef5c:	add	r2, r2, #8
   2ef60:	ldr	r2, [r2]
   2ef64:	str	r9, [r2]
   2ef68:	mov	r0, r3
   2ef6c:	add	sp, sp, #4096	; 0x1000
   2ef70:	add	sp, sp, #36	; 0x24
   2ef74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ef78:	mov	r0, r9
   2ef7c:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2ef80:	subs	fp, r0, #0
   2ef84:	bne	2eecc <ftello64@plt+0x1d85c>
   2ef88:	bl	11514 <__errno_location@plt>
   2ef8c:	mov	r2, #12
   2ef90:	mvn	r3, #0
   2ef94:	str	r2, [r0]
   2ef98:	b	2ef68 <ftello64@plt+0x1d8f8>
   2ef9c:	add	r3, sp, #4160	; 0x1040
   2efa0:	add	r3, r3, #8
   2efa4:	ldr	r3, [r3]
   2efa8:	str	r9, [r3]
   2efac:	mov	r3, r9
   2efb0:	mov	r0, r3
   2efb4:	add	sp, sp, #4096	; 0x1000
   2efb8:	add	sp, sp, #36	; 0x24
   2efbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2efc0:	bl	11514 <__errno_location@plt>
   2efc4:	ldr	r3, [r0]
   2efc8:	cmp	r3, #22
   2efcc:	beq	2ef24 <ftello64@plt+0x1d8b4>
   2efd0:	ldr	r3, [sp, #8]
   2efd4:	ldr	r3, [r3]
   2efd8:	cmp	fp, r3
   2efdc:	beq	2effc <ftello64@plt+0x1d98c>
   2efe0:	mov	r0, fp
   2efe4:	bl	153e0 <ftello64@plt+0x3d70>
   2efe8:	mvn	r3, #0
   2efec:	mov	r0, r3
   2eff0:	add	sp, sp, #4096	; 0x1000
   2eff4:	add	sp, sp, #36	; 0x24
   2eff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2effc:	mvn	r3, #0
   2f000:	mov	r0, r3
   2f004:	add	sp, sp, #4096	; 0x1000
   2f008:	add	sp, sp, #36	; 0x24
   2f00c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f010:	mov	sl, r8
   2f014:	add	r7, sp, #24
   2f018:	add	r6, sp, #28
   2f01c:	b	2ee6c <ftello64@plt+0x1d7fc>
   2f020:	bl	1164c <abort@plt>
   2f024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f028:	sub	sp, sp, #28
   2f02c:	mov	r8, r1
   2f030:	str	r0, [sp, #8]
   2f034:	bl	114fc <strlen@plt>
   2f038:	cmp	r0, #4096	; 0x1000
   2f03c:	mov	r4, r0
   2f040:	lslcc	r4, r0, #4
   2f044:	add	r7, r4, #1
   2f048:	str	r0, [sp, #12]
   2f04c:	mov	r0, r7
   2f050:	bl	2d2ac <ftello64@plt+0x1bc3c>
   2f054:	subs	r6, r0, #0
   2f058:	beq	2f1e8 <ftello64@plt+0x1db78>
   2f05c:	mov	r3, #0
   2f060:	str	r3, [sp]
   2f064:	mov	r2, r3
   2f068:	mov	r1, r3
   2f06c:	mov	r0, r8
   2f070:	bl	112d4 <iconv@plt>
   2f074:	add	r9, sp, #20
   2f078:	str	r6, [sp, #16]
   2f07c:	str	r4, [sp, #20]
   2f080:	b	2f0e0 <ftello64@plt+0x1da70>
   2f084:	bl	11514 <__errno_location@plt>
   2f088:	mov	r1, r5
   2f08c:	mov	sl, r0
   2f090:	mov	r0, r6
   2f094:	ldr	r3, [sl]
   2f098:	cmp	r3, #22
   2f09c:	beq	2f104 <ftello64@plt+0x1da94>
   2f0a0:	cmp	r3, #7
   2f0a4:	bne	2f1c4 <ftello64@plt+0x1db54>
   2f0a8:	ldr	r4, [sp, #16]
   2f0ac:	cmp	r7, r5
   2f0b0:	sub	r4, r4, r6
   2f0b4:	bcs	2f1bc <ftello64@plt+0x1db4c>
   2f0b8:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2f0bc:	sub	r3, r5, #1
   2f0c0:	sub	r3, r3, r4
   2f0c4:	mov	r7, r5
   2f0c8:	cmp	r0, #0
   2f0cc:	add	r4, r0, r4
   2f0d0:	beq	2f1bc <ftello64@plt+0x1db4c>
   2f0d4:	mov	r6, r0
   2f0d8:	str	r4, [sp, #16]
   2f0dc:	str	r3, [sp, #20]
   2f0e0:	str	r9, [sp]
   2f0e4:	add	r3, sp, #16
   2f0e8:	add	r2, sp, #12
   2f0ec:	add	r1, sp, #8
   2f0f0:	mov	r0, r8
   2f0f4:	bl	112d4 <iconv@plt>
   2f0f8:	lsl	r5, r7, #1
   2f0fc:	cmn	r0, #1
   2f100:	beq	2f084 <ftello64@plt+0x1da14>
   2f104:	mov	sl, #0
   2f108:	b	2f160 <ftello64@plt+0x1daf0>
   2f10c:	bl	11514 <__errno_location@plt>
   2f110:	mov	r1, r5
   2f114:	mov	fp, r0
   2f118:	mov	r0, r6
   2f11c:	ldr	r3, [fp]
   2f120:	cmp	r3, #7
   2f124:	bne	2f1c4 <ftello64@plt+0x1db54>
   2f128:	ldr	r4, [sp, #16]
   2f12c:	cmp	r7, r5
   2f130:	sub	r4, r4, r6
   2f134:	bcs	2f1dc <ftello64@plt+0x1db6c>
   2f138:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2f13c:	sub	r3, r5, #1
   2f140:	sub	r3, r3, r4
   2f144:	mov	r7, r5
   2f148:	cmp	r0, #0
   2f14c:	add	r4, r0, r4
   2f150:	beq	2f1dc <ftello64@plt+0x1db6c>
   2f154:	mov	r6, r0
   2f158:	str	r4, [sp, #16]
   2f15c:	str	r3, [sp, #20]
   2f160:	str	r9, [sp]
   2f164:	add	r3, sp, #16
   2f168:	mov	r2, sl
   2f16c:	mov	r1, #0
   2f170:	mov	r0, r8
   2f174:	bl	112d4 <iconv@plt>
   2f178:	lsl	r5, r7, #1
   2f17c:	cmn	r0, #1
   2f180:	beq	2f10c <ftello64@plt+0x1da9c>
   2f184:	ldr	r3, [sp, #16]
   2f188:	mov	r2, #0
   2f18c:	add	r1, r3, #1
   2f190:	str	r1, [sp, #16]
   2f194:	strb	r2, [r3]
   2f198:	ldr	r1, [sp, #16]
   2f19c:	sub	r1, r1, r6
   2f1a0:	cmp	r7, r1
   2f1a4:	bls	2f1d0 <ftello64@plt+0x1db60>
   2f1a8:	mov	r0, r6
   2f1ac:	bl	2d2d8 <ftello64@plt+0x1bc68>
   2f1b0:	cmp	r0, #0
   2f1b4:	movne	r6, r0
   2f1b8:	b	2f1d0 <ftello64@plt+0x1db60>
   2f1bc:	mov	r3, #12
   2f1c0:	str	r3, [sl]
   2f1c4:	mov	r0, r6
   2f1c8:	bl	153e0 <ftello64@plt+0x3d70>
   2f1cc:	mov	r6, #0
   2f1d0:	mov	r0, r6
   2f1d4:	add	sp, sp, #28
   2f1d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f1dc:	mov	r3, #12
   2f1e0:	str	r3, [fp]
   2f1e4:	b	2f1c4 <ftello64@plt+0x1db54>
   2f1e8:	bl	11514 <__errno_location@plt>
   2f1ec:	mov	r3, #12
   2f1f0:	str	r3, [r0]
   2f1f4:	b	2f1d0 <ftello64@plt+0x1db60>
   2f1f8:	push	{r4, r5, r6, lr}
   2f1fc:	mov	r4, r0
   2f200:	ldrb	r3, [r0]
   2f204:	cmp	r3, #0
   2f208:	beq	2f228 <ftello64@plt+0x1dbb8>
   2f20c:	mov	r6, r1
   2f210:	mov	r0, r6
   2f214:	mov	r1, r2
   2f218:	mov	r5, r2
   2f21c:	bl	2d334 <ftello64@plt+0x1bcc4>
   2f220:	cmp	r0, #0
   2f224:	bne	2f240 <ftello64@plt+0x1dbd0>
   2f228:	mov	r0, r4
   2f22c:	bl	113b8 <strdup@plt>
   2f230:	subs	r4, r0, #0
   2f234:	beq	2f28c <ftello64@plt+0x1dc1c>
   2f238:	mov	r0, r4
   2f23c:	pop	{r4, r5, r6, pc}
   2f240:	mov	r0, r5
   2f244:	mov	r1, r6
   2f248:	bl	11478 <iconv_open@plt>
   2f24c:	cmn	r0, #1
   2f250:	mov	r5, r0
   2f254:	beq	2f2a0 <ftello64@plt+0x1dc30>
   2f258:	mov	r0, r4
   2f25c:	mov	r1, r5
   2f260:	bl	2f024 <ftello64@plt+0x1d9b4>
   2f264:	subs	r4, r0, #0
   2f268:	beq	2f2a8 <ftello64@plt+0x1dc38>
   2f26c:	mov	r0, r5
   2f270:	bl	112bc <iconv_close@plt>
   2f274:	cmp	r0, #0
   2f278:	bge	2f238 <ftello64@plt+0x1dbc8>
   2f27c:	mov	r0, r4
   2f280:	bl	153e0 <ftello64@plt+0x3d70>
   2f284:	mov	r4, #0
   2f288:	b	2f238 <ftello64@plt+0x1dbc8>
   2f28c:	bl	11514 <__errno_location@plt>
   2f290:	mov	r3, #12
   2f294:	str	r3, [r0]
   2f298:	mov	r0, r4
   2f29c:	pop	{r4, r5, r6, pc}
   2f2a0:	mov	r4, #0
   2f2a4:	b	2f238 <ftello64@plt+0x1dbc8>
   2f2a8:	bl	11514 <__errno_location@plt>
   2f2ac:	mov	r6, r0
   2f2b0:	mov	r0, r5
   2f2b4:	ldr	r5, [r6]
   2f2b8:	bl	112bc <iconv_close@plt>
   2f2bc:	str	r5, [r6]
   2f2c0:	b	2f238 <ftello64@plt+0x1dbc8>
   2f2c4:	push	{lr}		; (str lr, [sp, #-4]!)
   2f2c8:	sub	sp, sp, #268	; 0x10c
   2f2cc:	add	r1, sp, #4
   2f2d0:	ldr	r2, [pc, #60]	; 2f314 <ftello64@plt+0x1dca4>
   2f2d4:	bl	2f56c <ftello64@plt+0x1defc>
   2f2d8:	cmp	r0, #0
   2f2dc:	movne	r0, #0
   2f2e0:	bne	2f30c <ftello64@plt+0x1dc9c>
   2f2e4:	ldr	r1, [pc, #44]	; 2f318 <ftello64@plt+0x1dca8>
   2f2e8:	add	r0, sp, #4
   2f2ec:	bl	112e0 <strcmp@plt>
   2f2f0:	cmp	r0, #0
   2f2f4:	beq	2f30c <ftello64@plt+0x1dc9c>
   2f2f8:	add	r0, sp, #4
   2f2fc:	ldr	r1, [pc, #24]	; 2f31c <ftello64@plt+0x1dcac>
   2f300:	bl	112e0 <strcmp@plt>
   2f304:	adds	r0, r0, #0
   2f308:	movne	r0, #1
   2f30c:	add	sp, sp, #268	; 0x10c
   2f310:	pop	{pc}		; (ldr pc, [sp], #4)
   2f314:	andeq	r0, r0, r1, lsl #2
   2f318:	andeq	r1, r3, ip, lsr #2
   2f31c:	andeq	r1, r3, r0, lsr r1
   2f320:	cmn	r0, #-2147483631	; 0x80000011
   2f324:	bls	2f330 <ftello64@plt+0x1dcc0>
   2f328:	mov	r0, #0
   2f32c:	bx	lr
   2f330:	push	{r4, lr}
   2f334:	add	r0, r0, #16
   2f338:	bl	1146c <malloc@plt>
   2f33c:	cmp	r0, #0
   2f340:	beq	2f368 <ftello64@plt+0x1dcf8>
   2f344:	cmn	r0, #9
   2f348:	addls	r3, r0, #8
   2f34c:	bicls	r2, r3, #15
   2f350:	movhi	r2, #0
   2f354:	rsb	r3, r0, #8
   2f358:	add	r3, r3, r2
   2f35c:	add	r0, r0, r3
   2f360:	strb	r3, [r0, #-1]
   2f364:	pop	{r4, pc}
   2f368:	mov	r0, #0
   2f36c:	pop	{r4, pc}
   2f370:	tst	r0, #7
   2f374:	bne	2f38c <ftello64@plt+0x1dd1c>
   2f378:	tst	r0, #8
   2f37c:	bxeq	lr
   2f380:	ldrb	r3, [r0, #-1]
   2f384:	sub	r0, r0, r3
   2f388:	b	153e0 <ftello64@plt+0x3d70>
   2f38c:	push	{r4, lr}
   2f390:	bl	1164c <abort@plt>
   2f394:	push	{r4, r5, r6, r7, r8, lr}
   2f398:	sub	sp, sp, #56	; 0x38
   2f39c:	mov	r4, r0
   2f3a0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2f3a4:	cmp	r0, #1
   2f3a8:	bls	2f514 <ftello64@plt+0x1dea4>
   2f3ac:	mov	r3, #0
   2f3b0:	ldr	r8, [pc, #412]	; 2f554 <ftello64@plt+0x1dee4>
   2f3b4:	mov	r5, r3
   2f3b8:	mov	r6, r3
   2f3bc:	mov	r7, #1
   2f3c0:	str	r4, [sp, #16]
   2f3c4:	strb	r3, [sp]
   2f3c8:	str	r3, [sp, #4]
   2f3cc:	strb	r3, [sp, #12]
   2f3d0:	str	r3, [sp, #8]
   2f3d4:	ldrb	r3, [sp]
   2f3d8:	cmp	r3, #0
   2f3dc:	bne	2f434 <ftello64@plt+0x1ddc4>
   2f3e0:	ldrb	r3, [r4]
   2f3e4:	and	r2, r3, #31
   2f3e8:	lsr	r3, r3, #5
   2f3ec:	ldr	r3, [r8, r3, lsl #2]
   2f3f0:	lsr	r3, r3, r2
   2f3f4:	tst	r3, #1
   2f3f8:	beq	2f420 <ftello64@plt+0x1ddb0>
   2f3fc:	str	r7, [sp, #20]
   2f400:	ldrb	r4, [r4]
   2f404:	strb	r7, [sp, #24]
   2f408:	cmp	r4, #0
   2f40c:	str	r4, [sp, #28]
   2f410:	bne	2f494 <ftello64@plt+0x1de24>
   2f414:	mov	r0, r5
   2f418:	add	sp, sp, #56	; 0x38
   2f41c:	pop	{r4, r5, r6, r7, r8, pc}
   2f420:	add	r0, sp, #4
   2f424:	bl	11370 <mbsinit@plt>
   2f428:	cmp	r0, #0
   2f42c:	beq	2f52c <ftello64@plt+0x1debc>
   2f430:	strb	r7, [sp]
   2f434:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2f438:	mov	r1, r0
   2f43c:	mov	r0, r4
   2f440:	bl	2b078 <ftello64@plt+0x19a08>
   2f444:	add	r3, sp, #4
   2f448:	mov	r1, r4
   2f44c:	mov	r2, r0
   2f450:	add	r0, sp, #28
   2f454:	bl	2d748 <ftello64@plt+0x1c0d8>
   2f458:	cmn	r0, #1
   2f45c:	str	r0, [sp, #20]
   2f460:	beq	2f4b0 <ftello64@plt+0x1de40>
   2f464:	cmn	r0, #2
   2f468:	beq	2f4f8 <ftello64@plt+0x1de88>
   2f46c:	cmp	r0, #0
   2f470:	beq	2f4c4 <ftello64@plt+0x1de54>
   2f474:	ldr	r4, [sp, #28]
   2f478:	add	r0, sp, #4
   2f47c:	strb	r7, [sp, #24]
   2f480:	bl	11370 <mbsinit@plt>
   2f484:	cmp	r0, #0
   2f488:	strbne	r6, [sp]
   2f48c:	cmp	r4, #0
   2f490:	beq	2f414 <ftello64@plt+0x1dda4>
   2f494:	ldr	r4, [sp, #16]
   2f498:	ldr	r3, [sp, #20]
   2f49c:	add	r4, r4, r3
   2f4a0:	add	r5, r5, #1
   2f4a4:	strb	r6, [sp, #12]
   2f4a8:	str	r4, [sp, #16]
   2f4ac:	b	2f3d4 <ftello64@plt+0x1dd64>
   2f4b0:	str	r7, [sp, #20]
   2f4b4:	strb	r6, [sp, #24]
   2f4b8:	ldr	r4, [sp, #16]
   2f4bc:	mov	r3, r7
   2f4c0:	b	2f49c <ftello64@plt+0x1de2c>
   2f4c4:	ldr	r4, [sp, #16]
   2f4c8:	str	r7, [sp, #20]
   2f4cc:	ldrb	r3, [r4]
   2f4d0:	cmp	r3, #0
   2f4d4:	bne	2f540 <ftello64@plt+0x1ded0>
   2f4d8:	ldr	r4, [sp, #28]
   2f4dc:	cmp	r4, #0
   2f4e0:	beq	2f478 <ftello64@plt+0x1de08>
   2f4e4:	ldr	r3, [pc, #108]	; 2f558 <ftello64@plt+0x1dee8>
   2f4e8:	mov	r2, #172	; 0xac
   2f4ec:	ldr	r1, [pc, #104]	; 2f55c <ftello64@plt+0x1deec>
   2f4f0:	ldr	r0, [pc, #104]	; 2f560 <ftello64@plt+0x1def0>
   2f4f4:	bl	11664 <__assert_fail@plt>
   2f4f8:	ldr	r4, [sp, #16]
   2f4fc:	mov	r0, r4
   2f500:	bl	114fc <strlen@plt>
   2f504:	strb	r6, [sp, #24]
   2f508:	str	r0, [sp, #20]
   2f50c:	mov	r3, r0
   2f510:	b	2f49c <ftello64@plt+0x1de2c>
   2f514:	mov	r0, r4
   2f518:	bl	114fc <strlen@plt>
   2f51c:	mov	r5, r0
   2f520:	mov	r0, r5
   2f524:	add	sp, sp, #56	; 0x38
   2f528:	pop	{r4, r5, r6, r7, r8, pc}
   2f52c:	ldr	r3, [pc, #36]	; 2f558 <ftello64@plt+0x1dee8>
   2f530:	mov	r2, #143	; 0x8f
   2f534:	ldr	r1, [pc, #32]	; 2f55c <ftello64@plt+0x1deec>
   2f538:	ldr	r0, [pc, #36]	; 2f564 <ftello64@plt+0x1def4>
   2f53c:	bl	11664 <__assert_fail@plt>
   2f540:	ldr	r3, [pc, #16]	; 2f558 <ftello64@plt+0x1dee8>
   2f544:	mov	r2, #171	; 0xab
   2f548:	ldr	r1, [pc, #12]	; 2f55c <ftello64@plt+0x1deec>
   2f54c:	ldr	r0, [pc, #20]	; 2f568 <ftello64@plt+0x1def8>
   2f550:	bl	11664 <__assert_fail@plt>
   2f554:	strdeq	r1, [r3], -r8
   2f558:	andeq	r1, r3, r8, lsr r1
   2f55c:	andeq	r0, r3, r8, asr #19
   2f560:	andeq	r0, r3, r8, lsl #20
   2f564:	ldrdeq	r0, [r3], -r8
   2f568:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2f56c:	push	{r4, r5, r6, lr}
   2f570:	mov	r5, r1
   2f574:	mov	r1, #0
   2f578:	mov	r4, r2
   2f57c:	bl	115c8 <setlocale@plt>
   2f580:	subs	r6, r0, #0
   2f584:	beq	2f5e0 <ftello64@plt+0x1df70>
   2f588:	bl	114fc <strlen@plt>
   2f58c:	cmp	r4, r0
   2f590:	bhi	2f5c8 <ftello64@plt+0x1df58>
   2f594:	cmp	r4, #0
   2f598:	bne	2f5a4 <ftello64@plt+0x1df34>
   2f59c:	mov	r0, #34	; 0x22
   2f5a0:	pop	{r4, r5, r6, pc}
   2f5a4:	sub	r4, r4, #1
   2f5a8:	mov	r1, r6
   2f5ac:	mov	r2, r4
   2f5b0:	mov	r0, r5
   2f5b4:	bl	1134c <memcpy@plt>
   2f5b8:	mov	r3, #0
   2f5bc:	strb	r3, [r5, r4]
   2f5c0:	mov	r0, #34	; 0x22
   2f5c4:	pop	{r4, r5, r6, pc}
   2f5c8:	add	r2, r0, #1
   2f5cc:	mov	r1, r6
   2f5d0:	mov	r0, r5
   2f5d4:	bl	1134c <memcpy@plt>
   2f5d8:	mov	r0, #0
   2f5dc:	pop	{r4, r5, r6, pc}
   2f5e0:	cmp	r4, #0
   2f5e4:	beq	2f5f4 <ftello64@plt+0x1df84>
   2f5e8:	strb	r6, [r5]
   2f5ec:	mov	r0, #22
   2f5f0:	pop	{r4, r5, r6, pc}
   2f5f4:	mov	r0, #22
   2f5f8:	pop	{r4, r5, r6, pc}
   2f5fc:	mov	r1, #0
   2f600:	b	115c8 <setlocale@plt>
   2f604:	subs	r2, r1, #1
   2f608:	bxeq	lr
   2f60c:	bcc	2f7e4 <ftello64@plt+0x1e174>
   2f610:	cmp	r0, r1
   2f614:	bls	2f7c8 <ftello64@plt+0x1e158>
   2f618:	tst	r1, r2
   2f61c:	beq	2f7d4 <ftello64@plt+0x1e164>
   2f620:	clz	r3, r0
   2f624:	clz	r2, r1
   2f628:	sub	r3, r2, r3
   2f62c:	rsbs	r3, r3, #31
   2f630:	addne	r3, r3, r3, lsl #1
   2f634:	mov	r2, #0
   2f638:	addne	pc, pc, r3, lsl #2
   2f63c:	nop			; (mov r0, r0)
   2f640:	cmp	r0, r1, lsl #31
   2f644:	adc	r2, r2, r2
   2f648:	subcs	r0, r0, r1, lsl #31
   2f64c:	cmp	r0, r1, lsl #30
   2f650:	adc	r2, r2, r2
   2f654:	subcs	r0, r0, r1, lsl #30
   2f658:	cmp	r0, r1, lsl #29
   2f65c:	adc	r2, r2, r2
   2f660:	subcs	r0, r0, r1, lsl #29
   2f664:	cmp	r0, r1, lsl #28
   2f668:	adc	r2, r2, r2
   2f66c:	subcs	r0, r0, r1, lsl #28
   2f670:	cmp	r0, r1, lsl #27
   2f674:	adc	r2, r2, r2
   2f678:	subcs	r0, r0, r1, lsl #27
   2f67c:	cmp	r0, r1, lsl #26
   2f680:	adc	r2, r2, r2
   2f684:	subcs	r0, r0, r1, lsl #26
   2f688:	cmp	r0, r1, lsl #25
   2f68c:	adc	r2, r2, r2
   2f690:	subcs	r0, r0, r1, lsl #25
   2f694:	cmp	r0, r1, lsl #24
   2f698:	adc	r2, r2, r2
   2f69c:	subcs	r0, r0, r1, lsl #24
   2f6a0:	cmp	r0, r1, lsl #23
   2f6a4:	adc	r2, r2, r2
   2f6a8:	subcs	r0, r0, r1, lsl #23
   2f6ac:	cmp	r0, r1, lsl #22
   2f6b0:	adc	r2, r2, r2
   2f6b4:	subcs	r0, r0, r1, lsl #22
   2f6b8:	cmp	r0, r1, lsl #21
   2f6bc:	adc	r2, r2, r2
   2f6c0:	subcs	r0, r0, r1, lsl #21
   2f6c4:	cmp	r0, r1, lsl #20
   2f6c8:	adc	r2, r2, r2
   2f6cc:	subcs	r0, r0, r1, lsl #20
   2f6d0:	cmp	r0, r1, lsl #19
   2f6d4:	adc	r2, r2, r2
   2f6d8:	subcs	r0, r0, r1, lsl #19
   2f6dc:	cmp	r0, r1, lsl #18
   2f6e0:	adc	r2, r2, r2
   2f6e4:	subcs	r0, r0, r1, lsl #18
   2f6e8:	cmp	r0, r1, lsl #17
   2f6ec:	adc	r2, r2, r2
   2f6f0:	subcs	r0, r0, r1, lsl #17
   2f6f4:	cmp	r0, r1, lsl #16
   2f6f8:	adc	r2, r2, r2
   2f6fc:	subcs	r0, r0, r1, lsl #16
   2f700:	cmp	r0, r1, lsl #15
   2f704:	adc	r2, r2, r2
   2f708:	subcs	r0, r0, r1, lsl #15
   2f70c:	cmp	r0, r1, lsl #14
   2f710:	adc	r2, r2, r2
   2f714:	subcs	r0, r0, r1, lsl #14
   2f718:	cmp	r0, r1, lsl #13
   2f71c:	adc	r2, r2, r2
   2f720:	subcs	r0, r0, r1, lsl #13
   2f724:	cmp	r0, r1, lsl #12
   2f728:	adc	r2, r2, r2
   2f72c:	subcs	r0, r0, r1, lsl #12
   2f730:	cmp	r0, r1, lsl #11
   2f734:	adc	r2, r2, r2
   2f738:	subcs	r0, r0, r1, lsl #11
   2f73c:	cmp	r0, r1, lsl #10
   2f740:	adc	r2, r2, r2
   2f744:	subcs	r0, r0, r1, lsl #10
   2f748:	cmp	r0, r1, lsl #9
   2f74c:	adc	r2, r2, r2
   2f750:	subcs	r0, r0, r1, lsl #9
   2f754:	cmp	r0, r1, lsl #8
   2f758:	adc	r2, r2, r2
   2f75c:	subcs	r0, r0, r1, lsl #8
   2f760:	cmp	r0, r1, lsl #7
   2f764:	adc	r2, r2, r2
   2f768:	subcs	r0, r0, r1, lsl #7
   2f76c:	cmp	r0, r1, lsl #6
   2f770:	adc	r2, r2, r2
   2f774:	subcs	r0, r0, r1, lsl #6
   2f778:	cmp	r0, r1, lsl #5
   2f77c:	adc	r2, r2, r2
   2f780:	subcs	r0, r0, r1, lsl #5
   2f784:	cmp	r0, r1, lsl #4
   2f788:	adc	r2, r2, r2
   2f78c:	subcs	r0, r0, r1, lsl #4
   2f790:	cmp	r0, r1, lsl #3
   2f794:	adc	r2, r2, r2
   2f798:	subcs	r0, r0, r1, lsl #3
   2f79c:	cmp	r0, r1, lsl #2
   2f7a0:	adc	r2, r2, r2
   2f7a4:	subcs	r0, r0, r1, lsl #2
   2f7a8:	cmp	r0, r1, lsl #1
   2f7ac:	adc	r2, r2, r2
   2f7b0:	subcs	r0, r0, r1, lsl #1
   2f7b4:	cmp	r0, r1
   2f7b8:	adc	r2, r2, r2
   2f7bc:	subcs	r0, r0, r1
   2f7c0:	mov	r0, r2
   2f7c4:	bx	lr
   2f7c8:	moveq	r0, #1
   2f7cc:	movne	r0, #0
   2f7d0:	bx	lr
   2f7d4:	clz	r2, r1
   2f7d8:	rsb	r2, r2, #31
   2f7dc:	lsr	r0, r0, r2
   2f7e0:	bx	lr
   2f7e4:	cmp	r0, #0
   2f7e8:	mvnne	r0, #0
   2f7ec:	b	2fb24 <ftello64@plt+0x1e4b4>
   2f7f0:	cmp	r1, #0
   2f7f4:	beq	2f7e4 <ftello64@plt+0x1e174>
   2f7f8:	push	{r0, r1, lr}
   2f7fc:	bl	2f604 <ftello64@plt+0x1df94>
   2f800:	pop	{r1, r2, lr}
   2f804:	mul	r3, r2, r0
   2f808:	sub	r1, r1, r3
   2f80c:	bx	lr
   2f810:	cmp	r1, #0
   2f814:	beq	2fa20 <ftello64@plt+0x1e3b0>
   2f818:	eor	ip, r0, r1
   2f81c:	rsbmi	r1, r1, #0
   2f820:	subs	r2, r1, #1
   2f824:	beq	2f9ec <ftello64@plt+0x1e37c>
   2f828:	movs	r3, r0
   2f82c:	rsbmi	r3, r0, #0
   2f830:	cmp	r3, r1
   2f834:	bls	2f9f8 <ftello64@plt+0x1e388>
   2f838:	tst	r1, r2
   2f83c:	beq	2fa08 <ftello64@plt+0x1e398>
   2f840:	clz	r2, r3
   2f844:	clz	r0, r1
   2f848:	sub	r2, r0, r2
   2f84c:	rsbs	r2, r2, #31
   2f850:	addne	r2, r2, r2, lsl #1
   2f854:	mov	r0, #0
   2f858:	addne	pc, pc, r2, lsl #2
   2f85c:	nop			; (mov r0, r0)
   2f860:	cmp	r3, r1, lsl #31
   2f864:	adc	r0, r0, r0
   2f868:	subcs	r3, r3, r1, lsl #31
   2f86c:	cmp	r3, r1, lsl #30
   2f870:	adc	r0, r0, r0
   2f874:	subcs	r3, r3, r1, lsl #30
   2f878:	cmp	r3, r1, lsl #29
   2f87c:	adc	r0, r0, r0
   2f880:	subcs	r3, r3, r1, lsl #29
   2f884:	cmp	r3, r1, lsl #28
   2f888:	adc	r0, r0, r0
   2f88c:	subcs	r3, r3, r1, lsl #28
   2f890:	cmp	r3, r1, lsl #27
   2f894:	adc	r0, r0, r0
   2f898:	subcs	r3, r3, r1, lsl #27
   2f89c:	cmp	r3, r1, lsl #26
   2f8a0:	adc	r0, r0, r0
   2f8a4:	subcs	r3, r3, r1, lsl #26
   2f8a8:	cmp	r3, r1, lsl #25
   2f8ac:	adc	r0, r0, r0
   2f8b0:	subcs	r3, r3, r1, lsl #25
   2f8b4:	cmp	r3, r1, lsl #24
   2f8b8:	adc	r0, r0, r0
   2f8bc:	subcs	r3, r3, r1, lsl #24
   2f8c0:	cmp	r3, r1, lsl #23
   2f8c4:	adc	r0, r0, r0
   2f8c8:	subcs	r3, r3, r1, lsl #23
   2f8cc:	cmp	r3, r1, lsl #22
   2f8d0:	adc	r0, r0, r0
   2f8d4:	subcs	r3, r3, r1, lsl #22
   2f8d8:	cmp	r3, r1, lsl #21
   2f8dc:	adc	r0, r0, r0
   2f8e0:	subcs	r3, r3, r1, lsl #21
   2f8e4:	cmp	r3, r1, lsl #20
   2f8e8:	adc	r0, r0, r0
   2f8ec:	subcs	r3, r3, r1, lsl #20
   2f8f0:	cmp	r3, r1, lsl #19
   2f8f4:	adc	r0, r0, r0
   2f8f8:	subcs	r3, r3, r1, lsl #19
   2f8fc:	cmp	r3, r1, lsl #18
   2f900:	adc	r0, r0, r0
   2f904:	subcs	r3, r3, r1, lsl #18
   2f908:	cmp	r3, r1, lsl #17
   2f90c:	adc	r0, r0, r0
   2f910:	subcs	r3, r3, r1, lsl #17
   2f914:	cmp	r3, r1, lsl #16
   2f918:	adc	r0, r0, r0
   2f91c:	subcs	r3, r3, r1, lsl #16
   2f920:	cmp	r3, r1, lsl #15
   2f924:	adc	r0, r0, r0
   2f928:	subcs	r3, r3, r1, lsl #15
   2f92c:	cmp	r3, r1, lsl #14
   2f930:	adc	r0, r0, r0
   2f934:	subcs	r3, r3, r1, lsl #14
   2f938:	cmp	r3, r1, lsl #13
   2f93c:	adc	r0, r0, r0
   2f940:	subcs	r3, r3, r1, lsl #13
   2f944:	cmp	r3, r1, lsl #12
   2f948:	adc	r0, r0, r0
   2f94c:	subcs	r3, r3, r1, lsl #12
   2f950:	cmp	r3, r1, lsl #11
   2f954:	adc	r0, r0, r0
   2f958:	subcs	r3, r3, r1, lsl #11
   2f95c:	cmp	r3, r1, lsl #10
   2f960:	adc	r0, r0, r0
   2f964:	subcs	r3, r3, r1, lsl #10
   2f968:	cmp	r3, r1, lsl #9
   2f96c:	adc	r0, r0, r0
   2f970:	subcs	r3, r3, r1, lsl #9
   2f974:	cmp	r3, r1, lsl #8
   2f978:	adc	r0, r0, r0
   2f97c:	subcs	r3, r3, r1, lsl #8
   2f980:	cmp	r3, r1, lsl #7
   2f984:	adc	r0, r0, r0
   2f988:	subcs	r3, r3, r1, lsl #7
   2f98c:	cmp	r3, r1, lsl #6
   2f990:	adc	r0, r0, r0
   2f994:	subcs	r3, r3, r1, lsl #6
   2f998:	cmp	r3, r1, lsl #5
   2f99c:	adc	r0, r0, r0
   2f9a0:	subcs	r3, r3, r1, lsl #5
   2f9a4:	cmp	r3, r1, lsl #4
   2f9a8:	adc	r0, r0, r0
   2f9ac:	subcs	r3, r3, r1, lsl #4
   2f9b0:	cmp	r3, r1, lsl #3
   2f9b4:	adc	r0, r0, r0
   2f9b8:	subcs	r3, r3, r1, lsl #3
   2f9bc:	cmp	r3, r1, lsl #2
   2f9c0:	adc	r0, r0, r0
   2f9c4:	subcs	r3, r3, r1, lsl #2
   2f9c8:	cmp	r3, r1, lsl #1
   2f9cc:	adc	r0, r0, r0
   2f9d0:	subcs	r3, r3, r1, lsl #1
   2f9d4:	cmp	r3, r1
   2f9d8:	adc	r0, r0, r0
   2f9dc:	subcs	r3, r3, r1
   2f9e0:	cmp	ip, #0
   2f9e4:	rsbmi	r0, r0, #0
   2f9e8:	bx	lr
   2f9ec:	teq	ip, r0
   2f9f0:	rsbmi	r0, r0, #0
   2f9f4:	bx	lr
   2f9f8:	movcc	r0, #0
   2f9fc:	asreq	r0, ip, #31
   2fa00:	orreq	r0, r0, #1
   2fa04:	bx	lr
   2fa08:	clz	r2, r1
   2fa0c:	rsb	r2, r2, #31
   2fa10:	cmp	ip, #0
   2fa14:	lsr	r0, r3, r2
   2fa18:	rsbmi	r0, r0, #0
   2fa1c:	bx	lr
   2fa20:	cmp	r0, #0
   2fa24:	mvngt	r0, #-2147483648	; 0x80000000
   2fa28:	movlt	r0, #-2147483648	; 0x80000000
   2fa2c:	b	2fb24 <ftello64@plt+0x1e4b4>
   2fa30:	cmp	r1, #0
   2fa34:	beq	2fa20 <ftello64@plt+0x1e3b0>
   2fa38:	push	{r0, r1, lr}
   2fa3c:	bl	2f818 <ftello64@plt+0x1e1a8>
   2fa40:	pop	{r1, r2, lr}
   2fa44:	mul	r3, r2, r0
   2fa48:	sub	r1, r1, r3
   2fa4c:	bx	lr
   2fa50:	cmp	r3, #0
   2fa54:	cmpeq	r2, #0
   2fa58:	bne	2fa7c <ftello64@plt+0x1e40c>
   2fa5c:	cmp	r1, #0
   2fa60:	movlt	r1, #-2147483648	; 0x80000000
   2fa64:	movlt	r0, #0
   2fa68:	blt	2fa78 <ftello64@plt+0x1e408>
   2fa6c:	cmpeq	r0, #0
   2fa70:	mvnne	r1, #-2147483648	; 0x80000000
   2fa74:	mvnne	r0, #0
   2fa78:	b	2fb24 <ftello64@plt+0x1e4b4>
   2fa7c:	sub	sp, sp, #8
   2fa80:	push	{sp, lr}
   2fa84:	cmp	r1, #0
   2fa88:	blt	2faa8 <ftello64@plt+0x1e438>
   2fa8c:	cmp	r3, #0
   2fa90:	blt	2fadc <ftello64@plt+0x1e46c>
   2fa94:	bl	2fb34 <ftello64@plt+0x1e4c4>
   2fa98:	ldr	lr, [sp, #4]
   2fa9c:	add	sp, sp, #8
   2faa0:	pop	{r2, r3}
   2faa4:	bx	lr
   2faa8:	rsbs	r0, r0, #0
   2faac:	sbc	r1, r1, r1, lsl #1
   2fab0:	cmp	r3, #0
   2fab4:	blt	2fb00 <ftello64@plt+0x1e490>
   2fab8:	bl	2fb34 <ftello64@plt+0x1e4c4>
   2fabc:	ldr	lr, [sp, #4]
   2fac0:	add	sp, sp, #8
   2fac4:	pop	{r2, r3}
   2fac8:	rsbs	r0, r0, #0
   2facc:	sbc	r1, r1, r1, lsl #1
   2fad0:	rsbs	r2, r2, #0
   2fad4:	sbc	r3, r3, r3, lsl #1
   2fad8:	bx	lr
   2fadc:	rsbs	r2, r2, #0
   2fae0:	sbc	r3, r3, r3, lsl #1
   2fae4:	bl	2fb34 <ftello64@plt+0x1e4c4>
   2fae8:	ldr	lr, [sp, #4]
   2faec:	add	sp, sp, #8
   2faf0:	pop	{r2, r3}
   2faf4:	rsbs	r0, r0, #0
   2faf8:	sbc	r1, r1, r1, lsl #1
   2fafc:	bx	lr
   2fb00:	rsbs	r2, r2, #0
   2fb04:	sbc	r3, r3, r3, lsl #1
   2fb08:	bl	2fb34 <ftello64@plt+0x1e4c4>
   2fb0c:	ldr	lr, [sp, #4]
   2fb10:	add	sp, sp, #8
   2fb14:	pop	{r2, r3}
   2fb18:	rsbs	r2, r2, #0
   2fb1c:	sbc	r3, r3, r3, lsl #1
   2fb20:	bx	lr
   2fb24:	push	{r1, lr}
   2fb28:	mov	r0, #8
   2fb2c:	bl	112a4 <raise@plt>
   2fb30:	pop	{r1, pc}
   2fb34:	cmp	r1, r3
   2fb38:	push	{r4, r5, r6, r7, r8, r9, lr}
   2fb3c:	cmpeq	r0, r2
   2fb40:	mov	r4, r0
   2fb44:	mov	r5, r1
   2fb48:	ldr	r9, [sp, #28]
   2fb4c:	movcc	r0, #0
   2fb50:	movcc	r1, #0
   2fb54:	bcc	2fc4c <ftello64@plt+0x1e5dc>
   2fb58:	cmp	r3, #0
   2fb5c:	clzeq	ip, r2
   2fb60:	clzne	ip, r3
   2fb64:	addeq	ip, ip, #32
   2fb68:	cmp	r5, #0
   2fb6c:	clzeq	r1, r4
   2fb70:	addeq	r1, r1, #32
   2fb74:	clzne	r1, r5
   2fb78:	sub	ip, ip, r1
   2fb7c:	sub	lr, ip, #32
   2fb80:	lsl	r7, r3, ip
   2fb84:	rsb	r8, ip, #32
   2fb88:	orr	r7, r7, r2, lsl lr
   2fb8c:	orr	r7, r7, r2, lsr r8
   2fb90:	lsl	r6, r2, ip
   2fb94:	cmp	r5, r7
   2fb98:	cmpeq	r4, r6
   2fb9c:	movcc	r0, #0
   2fba0:	movcc	r1, #0
   2fba4:	bcc	2fbc0 <ftello64@plt+0x1e550>
   2fba8:	mov	r3, #1
   2fbac:	subs	r4, r4, r6
   2fbb0:	lsl	r1, r3, lr
   2fbb4:	lsl	r0, r3, ip
   2fbb8:	orr	r1, r1, r3, lsr r8
   2fbbc:	sbc	r5, r5, r7
   2fbc0:	cmp	ip, #0
   2fbc4:	beq	2fc4c <ftello64@plt+0x1e5dc>
   2fbc8:	lsrs	r3, r7, #1
   2fbcc:	rrx	r2, r6
   2fbd0:	mov	r6, ip
   2fbd4:	b	2fbf8 <ftello64@plt+0x1e588>
   2fbd8:	subs	r4, r4, r2
   2fbdc:	sbc	r5, r5, r3
   2fbe0:	adds	r4, r4, r4
   2fbe4:	adc	r5, r5, r5
   2fbe8:	adds	r4, r4, #1
   2fbec:	adc	r5, r5, #0
   2fbf0:	subs	r6, r6, #1
   2fbf4:	beq	2fc14 <ftello64@plt+0x1e5a4>
   2fbf8:	cmp	r5, r3
   2fbfc:	cmpeq	r4, r2
   2fc00:	bcs	2fbd8 <ftello64@plt+0x1e568>
   2fc04:	adds	r4, r4, r4
   2fc08:	adc	r5, r5, r5
   2fc0c:	subs	r6, r6, #1
   2fc10:	bne	2fbf8 <ftello64@plt+0x1e588>
   2fc14:	lsr	r6, r4, ip
   2fc18:	lsr	r7, r5, ip
   2fc1c:	orr	r6, r6, r5, lsl r8
   2fc20:	adds	r2, r0, r4
   2fc24:	orr	r6, r6, r5, lsr lr
   2fc28:	adc	r3, r1, r5
   2fc2c:	lsl	r1, r7, ip
   2fc30:	orr	r1, r1, r6, lsl lr
   2fc34:	lsl	r0, r6, ip
   2fc38:	orr	r1, r1, r6, lsr r8
   2fc3c:	subs	r0, r2, r0
   2fc40:	mov	r4, r6
   2fc44:	mov	r5, r7
   2fc48:	sbc	r1, r3, r1
   2fc4c:	cmp	r9, #0
   2fc50:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   2fc54:	strd	r4, [r9]
   2fc58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fc5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fc60:	mov	r7, r0
   2fc64:	ldr	r6, [pc, #72]	; 2fcb4 <ftello64@plt+0x1e644>
   2fc68:	ldr	r5, [pc, #72]	; 2fcb8 <ftello64@plt+0x1e648>
   2fc6c:	add	r6, pc, r6
   2fc70:	add	r5, pc, r5
   2fc74:	sub	r6, r6, r5
   2fc78:	mov	r8, r1
   2fc7c:	mov	r9, r2
   2fc80:	bl	11254 <pthread_mutex_unlock@plt-0x20>
   2fc84:	asrs	r6, r6, #2
   2fc88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fc8c:	mov	r4, #0
   2fc90:	add	r4, r4, #1
   2fc94:	ldr	r3, [r5], #4
   2fc98:	mov	r2, r9
   2fc9c:	mov	r1, r8
   2fca0:	mov	r0, r7
   2fca4:	blx	r3
   2fca8:	cmp	r6, r4
   2fcac:	bne	2fc90 <ftello64@plt+0x1e620>
   2fcb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fcb4:	muleq	r1, ip, r2
   2fcb8:	muleq	r1, r4, r2
   2fcbc:	bx	lr
   2fcc0:	ldr	r3, [pc, #12]	; 2fcd4 <ftello64@plt+0x1e664>
   2fcc4:	mov	r1, #0
   2fcc8:	add	r3, pc, r3
   2fccc:	ldr	r2, [r3]
   2fcd0:	b	11538 <__cxa_atexit@plt>
   2fcd4:	muleq	r1, ip, r4

Disassembly of section .fini:

0002fcd8 <.fini>:
   2fcd8:	push	{r3, lr}
   2fcdc:	pop	{r3, pc}
