
*** Running vivado
    with args -log soc_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 408.012 ; gain = 100.043
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_0' (35#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 543.000 ; gain = 235.031
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 543.000 ; gain = 235.031
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 870.719 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 870.719 ; gain = 562.750
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 879.125 ; gain = 571.156
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 895.652 ; gain = 587.684
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 895.652 ; gain = 587.684

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    64|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     6|
|5     |DSP48E1_3 |     7|
|6     |LUT1      |   100|
|7     |LUT2      |   156|
|8     |LUT3      |   287|
|9     |LUT4      |    96|
|10    |LUT5      |   165|
|11    |LUT6      |   175|
|12    |MUXCY     |    81|
|13    |RAMB16    |     1|
|14    |SRL16E    |   214|
|15    |SRLC32E   |     2|
|16    |XORCY     |    64|
|17    |FDE       |    16|
|18    |FDRE      |  1630|
|19    |FDSE      |    31|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 895.652 ; gain = 587.684
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 895.652 ; gain = 596.578
