I 000051 55 1774          1544239550850 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544239550851 2018.12.07 22:25:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b8b6beece3eee9aebdbafbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000056 55 3245          1544239551289 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544239551290 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d63656d6a3b3c78323c79373e6b6c6b3e6a68683b)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 10895         1544239550926 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544239550927 2018.12.07 22:25:50)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 06080d010050571005000650135c540106010300050106)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 116(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 128(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 139(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 150(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 161(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 66(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1325 0 70(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 70(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1327 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1329 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1331 0 76(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 80(_arch(_uni))))
		(_sig (_int ram_rw -1 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1339 0 83(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1341 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 86(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1345 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1347 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1349 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 89(_arch(_uni))))
		(_sig (_int regf_rw -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1351 0 91(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1353 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 92(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1355 0 94(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 94(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 96(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 110(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 111(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1358 0 112(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1360 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 113(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(7))(_sens(6(d_15_9))))))
			(line__169(_arch 1 0 169(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(8))(_sens(6(d_8_6))))))
			(line__170(_arch 2 0 170(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(9))(_sens(6(d_5_3))))))
			(line__171(_arch 3 0 171(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(10))(_sens(6(d_2_0))))))
			(RUN(_arch 4 0 173(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000056 55 1892          1544239551063 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239551064 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 939d989d90c5c286c6c587c9c095909493949696c5)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000062 55 1083          1544239551000 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544239551001 2018.12.07 22:25:50)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 545a5557050203435202460f0052575350525d5202)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1488          1544239551354 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544239551355 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code aca2acfbaafafbbbaaacbef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000051 55 2354          1544239550699 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544239550700 2018.12.07 22:25:50)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1c124f1b4a4b1c0a49490e47441a481a191a481a4a)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2354          1544134535557 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1544134535558 2018.12.06 17:15:35)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b7b0b5e3b5e0b7a1e2e2a5ecefb1e3b1b2b1e3b1e1)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000056 55 2745          1544239551208 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239551209 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1f1142184c481f094c1f0d44471a49181b191d194b)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000054 55 733 1544236025617 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1544236025618 2018.12.07 21:27:05)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 45114547491212524717031f174313431042414247)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 10(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 11(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 12(_ent((i 2)))))
		(_type (_int T_FETCH_TABLE 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 2378          1542846132112 structural
(_unit VHDL (ram 0 10(structural 0 22))
	(_version vd0)
	(_time 1542846132113 2018.11.21 19:22:12)
	(_source (\./../src/ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code a1a4f6f6a1f6a1b6a0aeb0fba4a6a3a7a0a7f5a6a3)
	(_ent
		(_time 1542846132099)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int RAM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int ram 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int ram_readRamFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 2229          1544239550777 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544239550778 2018.12.07 22:25:50)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 6a656f6a3e3d397c616d79313f6c6f6d686f3c6c6c)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000056 55 3071          1544239551133 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239551134 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d1dedb83d58682c7dd87c28a84d7d4d6d3d487d7d7)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544239551295 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d62606d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544239551069 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 939c9f9c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544239551360 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code bbb4b6efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544239551214 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1f1012184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544239551140 2018.12.07 22:25:51)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e1eeedb2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546641532027 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546641532031 2019.01.04 17:38:52)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0b04590d5c5c0b1d5e5e1950530d5f0d0e0d5f0d5d)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2229          1546641532437 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546641532438 2019.01.04 17:38:52)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a2aca7f5a5f5f1b4a9a5b1f9f7a4a7a5a0a7f4a4a4)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1546641532545 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546641532546 2019.01.04 17:38:52)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0f0006090a595e190a0d4c545b090e095c080a090e)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546641532626 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546641532627 2019.01.04 17:38:52)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 5d525c5e5c0b0a4a5b0b4f06095b5e5a595b545b0b)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000051 55 2234          1546641532784 behavioral
(_unit VHDL (register_file 0 27(behavioral 0 39))
	(_version vd0)
	(_time 1546641532785 2019.01.04 17:38:52)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code f9f7f3a9f5aeaaeff2abeaa2acfffcfefbfcafffff)
	(_ent
		(_time 1546641532779)
	)
	(_object
		(_port (_int i_rw -1 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 30(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 0 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 32(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 33(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 33(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 34(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 35(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 43(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 49(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(2)(7))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(3)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546641532923 2019.01.04 17:38:52)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 86888b8885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 658 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546641532976 2019.01.04 17:38:52)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c5cbc890c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546641533003 2019.01.04 17:38:53)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d4dad986d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1546641533033 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546641533034 2019.01.04 17:38:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f3fcfba3a3a5a2e6aca2e7a9a0f5f2f5a0f4f6f6a5)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546641533040 2019.01.04 17:38:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 030d560505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546641533111 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546641533112 2019.01.04 17:38:53)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 424d1a4015141555444250191644414546444b4414)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546641533118 2019.01.04 17:38:53)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 515f0452550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000055 55 1172 1546641678792 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546641678793 2019.01.04 17:41:18)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 590b0e5a590e0e4e5a561f030b5f0f5f0c5e5d5e5b)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 9(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 10(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 11(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 12(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 13(_ent((i 2)))))
		(_type (_int T_WORD 0 15(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 16(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 17(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_BUS_SELECT 0 18(_enum1 alu_out ram_data rom_data regf_rdata1 regf_rdata2 (_to i 0 i 4))))
		(_type (_int T_OPCODE 0 25(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 26(_array 0 ((_to i 0 i 1)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1546641684432 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546641684433 2019.01.04 17:41:24)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 62313f6265356274373770393a6436646764366434)
	(_ent
		(_time 1546641684428)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546641684502 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546641684503 2019.01.04 17:41:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a0f2abf7a5f7f3b6aba7b3fbf5a6a5a7a2a5f6a6a6)
	(_ent
		(_time 1546641684500)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1434          1546641684578 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546641684579 2019.01.04 17:41:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code eebde6bde8b8bff8ebecadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1546641684575)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -2 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 0 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -2 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -2 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -2 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -2 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 1 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546641684660 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546641684661 2019.01.04 17:41:24)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 3c6f64393a6a6b2b3a6a2e67683a3f3b383a353a6a)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000051 55 2234          1546641684747 behavioral
(_unit VHDL (register_file 0 27(behavioral 0 39))
	(_version vd0)
	(_time 1546641684748 2019.01.04 17:41:24)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code 9ac8c995cecdc98c91c889c1cf9c9f9d989fcc9c9c)
	(_ent
		(_time 1546641684743)
	)
	(_object
		(_port (_int i_rw -1 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 30(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 0 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 32(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 33(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 33(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 34(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 35(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 43(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 49(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(7)(2))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000056 55 1457          1546641684848 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641684849 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 085b590f005e591d5d5e1c525b0e0b0f080f0d0d5e)
	(_ent
		(_time 1546641684843)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546641684854 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 085a5e0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2770          1546641684923 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641684924 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 46141644451115504a10551d134043414443104040)
	(_ent
		(_time 1546641684920)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 658 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546641684930 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 56040055550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2846          1546641684993 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641684994 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 94c7929b95c39482c79486cfcc91c29390929692c0)
	(_ent
		(_time 1546641684990)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_rw)(i_rw))
				((i_address)(i_address))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546641685000 2019.01.04 17:41:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 94c6c29b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1546641685061 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546641685062 2019.01.04 17:41:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d3808081838582c68c82c78980d5d2d580d4d6d685)
	(_ent
		(_time 1546641685058)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546641685083 2019.01.04 17:41:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f2a0a4a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546641685146 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546641685147 2019.01.04 17:41:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 30636a35656667273630226b643633373436393666)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546641685152 2019.01.04 17:41:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 30626735356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546641754882 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546641754883 2019.01.04 17:42:34)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 97c7909895c09781c2c285cccf91c3919291c391c1)
	(_ent
		(_time 1546641754879)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546641754967 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546641754968 2019.01.04 17:42:34)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e5b4b4b6e5b2b6f3eee2f6beb0e3e0e2e7e0b3e3e3)
	(_ent
		(_time 1546641754965)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1434          1546641755038 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546641755039 2019.01.04 17:42:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 336366366365622536317068673532356034363532)
	(_ent
		(_time 1546641684574)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -2 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 0 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -2 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -2 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -2 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -2 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 1 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546641755117 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546641755118 2019.01.04 17:42:35)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 81d1dc8fd5d7d69687d793dad587828685878887d7)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546641755202 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641755203 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cf9f989b99999eda9a99db959cc9ccc8cfc8caca99)
	(_ent
		(_time 1546641684843)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546641755206 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cf9e9f9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546641755265 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641755266 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0e5f59085e595d1802581d555b080b090c0b580808)
	(_ent
		(_time 1546641684920)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546641755272 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1d4c4c1a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546641755332 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546641755333 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5c0c5d5f0a0b5c4a0f5c4e0704590a5b585a5e5a08)
	(_ent
		(_time 1546641684990)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546641755338 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5c0d0d5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1546641755401 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546641755402 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9acace9598cccb8fc5cb8ec0c99c9b9cc99d9f9fcc)
	(_ent
		(_time 1546641685058)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546641755410 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code aafbfbfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546641755480 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546641755481 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code e9b9b5bab5bfbefeefe9fbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546641755486 2019.01.04 17:42:35)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code e9b8b8bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 4899          1546644222395 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 42))
	(_version vd0)
	(_time 1546644222396 2019.01.04 18:23:42)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 520552510605534507044008555401570455575407)
	(_ent
		(_time 1546644200031)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 38(_ent(_out))))
		(_type (_int T_CPU_STATE 0 44(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 58(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 59(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 2 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 3 0 60(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 61(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 4 0 61(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 5 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 6 0 66(_arch(_uni))))
		(_sig (_int r_ir -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 70(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 7 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 73(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 8 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~134 0 74(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 9 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~136 0 75(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 10 0 75(_arch(_uni))))
		(_sig (_int r_fetch -7 0 77(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(26))(_sens(25(d_15_9))))))
			(line__105(_arch 1 0 105(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(27))(_sens(25(d_8_6))))))
			(line__106(_arch 2 0 106(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(28))(_sens(25(d_5_3))))))
			(line__107(_arch 3 0 107(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(29))(_sens(25(d_2_0))))))
			(line__109(_arch 4 0 109(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(17))(_sens(22)))))
			(RUN(_arch 5 0 111(_prcs (_trgt(10)(18)(20)(21)(22)(25)(30))(_sens(0)(2)(8)(18)(20)(21)(22)(24)(26))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 85(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (30)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 8 -1)
)
I 000055 55 1192 1546644312949 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546644312950 2019.01.04 18:25:12)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 0503540309525212060a435f570353035002010207)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 9(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 10(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 11(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 12(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 13(_ent((i 2)))))
		(_type (_int T_WORD 0 15(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 16(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 17(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_BUS_SELECT 0 18(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 (_to i 0 i 4))))
		(_type (_int T_OPCODE 0 25(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 26(_array 0 ((_to i 0 i 1)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000044 55 9360          1546644373993 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546644373994 2019.01.04 18:26:13)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 7c2c7c7c2f2a2d6a7f7a7d7369262e7b7c7b797a7f7b7c)
	(_ent
		(_time 1546644373988)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 43(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 48(_ent (_in))))
				(_port (_int B -2 0 49(_ent (_in))))
				(_port (_int OPCODE 1 0 50(_ent (_in))))
				(_port (_int Y -2 0 51(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 52(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 53(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 54(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 55(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 60(_array -6 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 15 0 60(_ent)))
				(_port (_int i_clk -1 0 62(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 63(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 16 0 63(_ent (_in))))
				(_port (_int i_rw -1 0 64(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 65(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 17 0 65(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 2 0 69(_ent (_in))))
				(_port (_int i_raddr2 3 0 70(_ent (_in))))
				(_port (_int i_waddr 4 0 71(_ent (_in))))
				(_port (_int i_data -2 0 72(_ent (_in))))
				(_port (_int i_rw -1 0 73(_ent (_in))))
				(_port (_int o_data1 -2 0 74(_ent (_out))))
				(_port (_int o_data2 -2 0 75(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 5 0 80(_ent (_in))))
				(_port (_int o_num_fetches 6 0 81(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 122(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 149(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 161(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 172(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 183(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 194(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 80(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 81(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 85(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~139 0 87(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 7 0 87(_arch(_uni))))
		(_sig (_int alu_output -2 0 88(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 8 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 9 0 92(_arch(_uni))))
		(_sig (_int ram_data -2 0 93(_arch(_uni))))
		(_sig (_int ram_rw -1 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1311 0 96(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 10 0 96(_arch(_uni))))
		(_sig (_int rom_data -2 0 97(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 11 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 12 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 13 0 101(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 102(_arch(_uni))))
		(_sig (_int regf_rw -1 0 103(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 104(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1319 0 107(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 14 0 107(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 108(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 110(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 115(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 116(_arch(_uni))))
		(_sig (_int BUS0 -2 0 118(_arch(_uni))))
		(_sig (_int BUS1 -2 0 119(_arch(_uni))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs (_simple)(_trgt(31))(_sens(7)(11)(14)(20)(21)(29)(31)))))
			(line__213(_arch 1 0 213(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__226(_arch 2 0 226(_prcs (_simple)(_trgt(4))(_sens(24)(31)(32)))))
			(line__238(_arch 3 0 238(_prcs (_simple)(_trgt(5))(_sens(25)(31)(32)))))
			(line__250(_arch 4 0 250(_prcs (_simple)(_trgt(10))(_sens(26)(31)(32)))))
			(line__262(_arch 5 0 262(_prcs (_simple)(_trgt(11))(_sens(27)(31)(32)))))
			(line__274(_arch 6 0 274(_prcs (_simple)(_trgt(18))(_sens(28)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000051 55 2354          1546644379539 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546644379540 2019.01.04 18:26:19)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 27217a23257027317272357c7f2173212221732171)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546644379610 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546644379611 2019.01.04 18:26:19)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 66616d66653135706d61753d336063616463306060)
	(_ent
		(_time 1546644379608)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1434          1546644379684 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546644379685 2019.01.04 18:26:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b4b2bce0e3e2e5a2b1b6f7efe0b2b5b2e7b3b1b2b5)
	(_ent
		(_time 1546644379681)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -2 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 0 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -2 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -2 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -2 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -2 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 1 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 9360          1546644379764 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546644379765 2019.01.04 18:26:19)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 02045005005453140104030d1758500502050704010502)
	(_ent
		(_time 1546644373988)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 43(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 48(_ent (_in))))
				(_port (_int B -2 0 49(_ent (_in))))
				(_port (_int OPCODE 1 0 50(_ent (_in))))
				(_port (_int Y -2 0 51(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 52(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 53(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 54(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 55(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 60(_array -6 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 15 0 60(_ent)))
				(_port (_int i_clk -1 0 62(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 63(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 16 0 63(_ent (_in))))
				(_port (_int i_rw -1 0 64(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 65(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 17 0 65(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 2 0 69(_ent (_in))))
				(_port (_int i_raddr2 3 0 70(_ent (_in))))
				(_port (_int i_waddr 4 0 71(_ent (_in))))
				(_port (_int i_data -2 0 72(_ent (_in))))
				(_port (_int i_rw -1 0 73(_ent (_in))))
				(_port (_int o_data1 -2 0 74(_ent (_out))))
				(_port (_int o_data2 -2 0 75(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 5 0 80(_ent (_in))))
				(_port (_int o_num_fetches 6 0 81(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 122(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 149(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 161(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 172(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 183(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 194(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 80(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 81(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 85(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~139 0 87(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 7 0 87(_arch(_uni))))
		(_sig (_int alu_output -2 0 88(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 8 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 9 0 92(_arch(_uni))))
		(_sig (_int ram_data -2 0 93(_arch(_uni))))
		(_sig (_int ram_rw -1 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1311 0 96(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 10 0 96(_arch(_uni))))
		(_sig (_int rom_data -2 0 97(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 11 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 12 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 13 0 101(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 102(_arch(_uni))))
		(_sig (_int regf_rw -1 0 103(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 104(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1319 0 107(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 14 0 107(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 108(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 110(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 115(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 116(_arch(_uni))))
		(_sig (_int BUS0 -2 0 118(_arch(_uni))))
		(_sig (_int BUS1 -2 0 119(_arch(_uni))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs (_simple)(_trgt(31))(_sens(7)(11)(14)(20)(21)(29)(31)))))
			(line__213(_arch 1 0 213(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__226(_arch 2 0 226(_prcs (_simple)(_trgt(4))(_sens(24)(31)(32)))))
			(line__238(_arch 3 0 238(_prcs (_simple)(_trgt(5))(_sens(25)(31)(32)))))
			(line__250(_arch 4 0 250(_prcs (_simple)(_trgt(10))(_sens(26)(31)(32)))))
			(line__262(_arch 5 0 262(_prcs (_simple)(_trgt(11))(_sens(27)(31)(32)))))
			(line__274(_arch 6 0 274(_prcs (_simple)(_trgt(18))(_sens(28)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546644379826 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546644379827 2019.01.04 18:26:19)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 40461842151617574616521b144643474446494616)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 4899          1546644379889 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 42))
	(_version vd0)
	(_time 1546644379890 2019.01.04 18:26:19)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7f792d7e7f287e682a296d2578792c7a29787a792a)
	(_ent
		(_time 1546644379886)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 38(_ent(_out))))
		(_type (_int T_CPU_STATE 0 44(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 58(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 59(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 2 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 3 0 60(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 61(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 4 0 61(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 5 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 6 0 66(_arch(_uni))))
		(_sig (_int r_ir -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 70(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 7 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 73(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 8 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~134 0 74(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 9 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~136 0 75(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 10 0 75(_arch(_uni))))
		(_sig (_int r_fetch -7 0 77(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(26))(_sens(25(d_15_9))))))
			(line__105(_arch 1 0 105(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(27))(_sens(25(d_8_6))))))
			(line__106(_arch 2 0 106(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(28))(_sens(25(d_5_3))))))
			(line__107(_arch 3 0 107(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(29))(_sens(25(d_2_0))))))
			(line__109(_arch 4 0 109(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(17))(_sens(22)))))
			(RUN(_arch 5 0 111(_prcs (_trgt(18)(20)(21)(22)(25)(30)(10))(_sens(0)(18)(20)(21)(22)(24)(26)(2)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 85(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (30)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 8 -1)
)
I 000056 55 1457          1546644379954 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546644379955 2019.01.04 18:26:19)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code bdbbefe8e9ebeca8e8eba9e7eebbbebabdbab8b8eb)
	(_ent
		(_time 1546644379950)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546644379960 2019.01.04 18:26:19)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cdca98989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546644380023 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546644380024 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0b0c5b0d5c5c581d075d18505e0d0e0c090e5d0d0d)
	(_ent
		(_time 1546644380021)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546644380030 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0b0c5d0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546644380092 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546644380093 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 4a4c4c481e1d4a5c194a5811124f1c4d4e4c484c1e)
	(_ent
		(_time 1546644380089)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546644380098 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5a5d0c590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1546644380176 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546644380177 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a8aefbfff3fef9bdf7f9bcf2fbaea9aefbafadadfe)
	(_ent
		(_time 1546644380173)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546644380183 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a8affeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546644380244 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546644380245 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code e6e0bdb5b5b0b1f1e0e6f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546644380249 2019.01.04 18:26:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code e6e1b0b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546648282152 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648282153 2019.01.04 19:31:22)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b8b7e9ecb5efb8aeededaae3e0beecbebdbeecbeee)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648282256 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648282257 2019.01.04 19:31:22)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 26282222257175302d21357d732023212423702020)
	(_ent
		(_time 1546644379608)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000055 55 1467 1546648282348 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546648282349 2019.01.04 19:31:22)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 747b2675792323637420322e267222722173707376)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 9(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 10(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 11(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 12(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 13(_ent((i 2)))))
		(_type (_int T_WORD 0 15(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 16(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 17(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_OPCODE 0 18(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 19(_array 0 ((_to i 0 i 1)))))
		(_type (_int T_REGF_ADDR 0 20(_array -2 ((_dto i 2 i 0)))))
		(_type (_int T_SUBSTATE 0 21(_scalar (_to i 0 i 7))))
		(_type (_int T_BUS_SELECT 0 23(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 (_to i 0 i 4))))
		(_type (_int T_ALU_SELECT 0 31(_enum1 sel_add sel_sub sel_neg sel_inc sel_dec sel_pass sel_and sel_or sel_xor sel_not sel_shl sel_shr (_to i 0 i 11))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000062 55 1083          1546648282393 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648282394 2019.01.04 19:31:22)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a3acacf4f5f5f4b4a5f5b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546648282491 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648282492 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 101f1416104641054546044a431613171017151546)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648282498 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 101e1317154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648282565 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648282566 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4f414a4d1c181c5943195c141a494a484d4a194949)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648282572 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 5e505d5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648282634 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648282635 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 9d92ce92ccca9d8bce9d8fc6c598cb9a999b9f9bc9)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648282641 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 9d939e92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3465          1546648282709 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648282710 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ebe4edb8eabdbafeb4baffb1b8edeaedb8eceeeebd)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((Y)(Y))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_ZERO)(FLAG_ZERO))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1488          1546648282783 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648282784 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 2926282d757f7e3e2f293b727d2f2a2e2d2f202f7f)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648282789 2019.01.04 19:31:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 3937353c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546648290981 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648290982 2019.01.04 19:31:30)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 35616930356235236060276e6d3361333033613363)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648291060 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648291061 2019.01.04 19:31:31)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 83d6898d85d4d095888490d8d68586848186d58585)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000062 55 1083          1546648291164 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648291165 2019.01.04 19:31:31)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code f0a4f1a0a5a6a7e7f6a6e2aba4f6f3f7f4f6f9f6a6)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546648291240 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648291241 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3e6a343a6b686f2b6b682a646d383d393e393b3b68)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648291246 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3e6b333b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648291309 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648291310 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7d28767c2c2a2e6b712b6e26287b787a7f782b7b7b)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648291315 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7d28707c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648291381 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648291382 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code cb9f969e9c9ccbdd98cbd99093ce9dcccfcdc9cd9f)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648291388 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code cb9ec69e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3465          1546648291451 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648291452 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 095d590f535f581c56581d535a0f080f5a0e0c0c5f)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((Y)(Y))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_ZERO)(FLAG_ZERO))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1488          1546648291519 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648291520 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 57030f54050100405157450c0351545053515e5101)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648291525 2019.01.04 19:31:31)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 57020254550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1397          1546648321734 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648321735 2019.01.04 19:32:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 535652500305024556561008075552550054565552)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000051 55 1397          1546648322230 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648322231 2019.01.04 19:32:02)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 47424445131116514242041c134146411440424146)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000051 55 2354          1546648324608 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648324609 2019.01.04 19:32:04)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8e8b8880ded98e98dbdb9cd5d688da888b88da88d8)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648324674 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648324675 2019.01.04 19:32:04)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code ccc89c999a9b9fdac7cbdf9799cac9cbcec99acaca)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546648324754 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648324755 2019.01.04 19:32:04)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2a2f782e287c7b3c2f2f69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546648324836 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648324837 2019.01.04 19:32:04)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 787d2279252e2f6f7e2e6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546648324911 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648324912 2019.01.04 19:32:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c6c39692c09097d39390d29c95c0c5c1c6c1c3c390)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648324917 2019.01.04 19:32:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c6c29193c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648324977 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648324978 2019.01.04 19:32:04)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 05015303055256130953165e500300020700530303)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648324983 2019.01.04 19:32:04)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 05015503055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648325051 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648325052 2019.01.04 19:32:05)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5356535055045345005341080b5605545755515507)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648325058 2019.01.04 19:32:05)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5357035055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3465          1546648325122 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648325123 2019.01.04 19:32:05)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9194c49ec3c7c084cec085cbc2979097c2969494c7)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((Y)(Y))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_ZERO)(FLAG_ZERO))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1488          1546648325191 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648325192 2019.01.04 19:32:05)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code dfda828ddc8988c8d9dfcd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648325196 2019.01.04 19:32:05)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code dfdb8f8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 10048         1546648339921 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546648339922 2019.01.04 19:32:19)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 5e5f5a5c0b080f485d585f514b040c595e595b585d595e)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 43(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 48(_ent (_in))))
				(_port (_int B -2 0 49(_ent (_in))))
				(_port (_int SEL -6 0 50(_ent (_in))))
				(_port (_int Y -2 0 51(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 52(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 53(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 54(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 55(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 60(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 60(_ent)))
				(_port (_int i_clk -1 0 62(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 63(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 63(_ent (_in))))
				(_port (_int i_rw -1 0 64(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 65(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 65(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 69(_ent (_in))))
				(_port (_int i_raddr2 2 0 70(_ent (_in))))
				(_port (_int i_waddr 3 0 71(_ent (_in))))
				(_port (_int i_data -2 0 72(_ent (_in))))
				(_port (_int i_rw -1 0 73(_ent (_in))))
				(_port (_int o_data1 -2 0 74(_ent (_out))))
				(_port (_int o_data2 -2 0 75(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 80(_ent (_in))))
				(_port (_int o_num_fetches 5 0 81(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 122(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 149(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 161(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 172(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 183(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 194(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 80(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 81(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 85(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 86(_arch(_uni))))
		(_sig (_int alu_sel -6 0 87(_arch(_uni))))
		(_sig (_int alu_output -2 0 88(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 92(_arch(_uni))))
		(_sig (_int ram_data -2 0 93(_arch(_uni))))
		(_sig (_int ram_rw -1 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 96(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 96(_arch(_uni))))
		(_sig (_int rom_data -2 0 97(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 101(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 102(_arch(_uni))))
		(_sig (_int regf_rw -1 0 103(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 104(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 107(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 107(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 108(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 110(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 115(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 116(_arch(_uni))))
		(_sig (_int BUS0 -2 0 118(_arch(_uni))))
		(_sig (_int BUS1 -2 0 119(_arch(_uni))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs (_simple)(_trgt(31))(_sens(7)(11)(14)(20)(21)(29)(31)))))
			(line__213(_arch 1 0 213(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__226(_arch 2 0 226(_prcs (_simple)(_trgt(4))(_sens(24)(31)(32)))))
			(line__238(_arch 3 0 238(_prcs (_simple)(_trgt(5))(_sens(25)(31)(32)))))
			(line__250(_arch 4 0 250(_prcs (_simple)(_trgt(10))(_sens(26)(31)(32)))))
			(line__262(_arch 5 0 262(_prcs (_simple)(_trgt(11))(_sens(27)(31)(32)))))
			(line__274(_arch 6 0 274(_prcs (_simple)(_trgt(18))(_sens(28)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000053 55 5277          1546648401708 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648401709 2019.01.04 19:33:21)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code c3c3c8969694c2d49391d199c4c590c695c4c6c596)
	(_ent
		(_time 1546648401703)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(10)(11)(12)(13)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(30)(35))(_sens(0))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000044 55 10223         1546648515354 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546648515355 2019.01.04 19:35:15)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code aca8abfafffafdbaafaaadf9b9f6feabacaba9aaafabac)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000053 55 5277          1546648519870 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648519871 2019.01.04 19:35:19)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 4f4a4a4d4f184e581f1d5d1548491c4a19484a491a)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(10)(11)(12)(13)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(30)(35))(_sens(0))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000053 55 5277          1546648521414 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648521415 2019.01.04 19:35:21)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5a5f0a595d0d5b4d0a0848005d5c095f0c5d5f5c0f)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(10)(11)(12)(13)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(30)(35))(_sens(0))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000051 55 2354          1546648522153 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648522154 2019.01.04 19:35:22)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 383d3a3d356f382e6d6d2a63603e6c3e3d3e6c3e6e)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648522221 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648522222 2019.01.04 19:35:22)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 77732376752024617c70642c227172707572217171)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546648522295 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648522296 2019.01.04 19:35:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c5c09290939394d3c0c0869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546648522367 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546648522368 2019.01.04 19:35:22)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 1311101510454205101512460649411413141615101413)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546648522429 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648522430 2019.01.04 19:35:22)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 52505b5105040545540440090654515556545b5404)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5277          1546648522495 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648522496 2019.01.04 19:35:22)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 9092939fc6c79187c0c282ca9796c395c6979596c5)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(30)(35)(10)(11)(12)(13)(16)(17)(18)(19)(20)(21))(_sens(0))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000056 55 1457          1546648522560 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648522561 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cfcdcc9b99999eda9a99db959cc9ccc8cfc8caca99)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648522570 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code deddda8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648522631 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648522632 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1d1e1e1a4c4a4e0b114b0e46481b181a1f184b1b1b)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648522637 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1d1e181a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648522717 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648522718 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 6b693e6b3c3c6b7d386b7930336e3d6c6f6d696d3f)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648522722 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 6b686e6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3465          1546648522785 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648522786 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b9bbb9ede3efe8ace6e8ade3eabfb8bfeabebcbcef)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((Y)(Y))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_ZERO)(FLAG_ZERO))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1488          1546648522854 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648522855 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code f8faf0a8a5aeafeffef8eaa3acfefbfffcfef1feae)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648522860 2019.01.04 19:35:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code f8fbfda8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546648541320 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648541321 2019.01.04 19:35:41)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1c12191b4a4b1c0a49490e47441a481a191a481a4a)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648541389 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648541390 2019.01.04 19:35:41)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 5b5408580c0c084d505c48000e5d5e5c595e0d5d5d)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546648541465 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648541466 2019.01.04 19:35:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a9a7f9fef3fff8bfacaceaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546648541536 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546648541537 2019.01.04 19:35:41)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code f7f9a5a6f0a1a6e1f4f1f6a2e2ada5f0f7f0f2f1f4f0f7)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546648541601 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648541602 2019.01.04 19:35:41)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 36386d33656061213060246d6230353132303f3060)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5277          1546648541667 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648541668 2019.01.04 19:35:41)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 747a2575262375632426662e737227712273717221)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(30)(35)(10)(11)(12)(13)(16)(17)(18)(19)(20)(21))(_sens(0))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000056 55 1457          1546648541737 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648541738 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code b3bde2e6b0e5e2a6e6e5a7e9e0b5b0b4b3b4b6b6e5)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648541743 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c2cd9497c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648541803 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648541807 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 010e5007055652170d57125a540704060304570707)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648541814 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 010e5607055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648541878 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648541879 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3f31383a6c683f296c3f2d64673a69383b393d396b)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648541884 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 4f40184d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1546648541967 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648541968 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9d93c7929ccbca8a9b9d8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648541972 2019.01.04 19:35:41)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9d92ca92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546648743887 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648743888 2019.01.04 19:39:03)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5f085f5c5a090e4a000e4b050c595e590c585a5a09)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546648743895 2019.01.04 19:39:03)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6e386b6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1546648745970 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546648745971 2019.01.04 19:39:05)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7d2a207c2c2a7d6b28286f26257b297b787b297b2b)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546648746039 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546648746040 2019.01.04 19:39:06)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cb9dc09e9c9c98ddc0ccd8909ecdceccc9ce9dcdcd)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546648746114 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546648746115 2019.01.04 19:39:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 194e491e434f480f1c1c5a424d1f181f4a1e1c1f18)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546648746192 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546648746193 2019.01.04 19:39:06)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 673035666031367164616632723d356067606261646067)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546648746272 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546648746273 2019.01.04 19:39:06)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code b5e2ede1e5e3e2a2b3e3a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5277          1546648746332 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546648746333 2019.01.04 19:39:06)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code f4a3a6a4a6a3f5e3a4a6e6aef3f2a7f1a2f3f1f2a1)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(30)(35)(10)(11)(12)(13)(16)(17)(18)(19)(20)(21))(_sens(0))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000056 55 1457          1546648746399 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648746400 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 326563363064632767642668613431353235373764)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546648746404 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3264643735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546648746463 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648746464 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 71272170752622677d27622a247774767374277777)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546648746469 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 71272770752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546648746577 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546648746578 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code de89d88c8e89dec88ddecc8586db88d9dad8dcd88a)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546648746583 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code eeb8b8bdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546648746680 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546648746681 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4c1b1e4e4c1a1d59131d58161f4a4d4a1f4b49491a)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546648746686 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4c1a1b4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546648746762 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546648746763 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9acdc0959ecccd8d9c9a88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546648746767 2019.01.04 19:39:06)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9acccd95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546701282360 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546701282384 2019.01.05 10:14:42)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code e3e1e3b0e5b4e3f5b6b6f1b8bbe5b7e5e6e5b7e5b5)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546701282686 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546701282687 2019.01.05 10:14:42)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0c0f580a5a5b5f1a070b1f57590a090b0e095a0a0a)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546701282903 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546701282904 2019.01.05 10:14:42)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e6e4b1b5b3b0b7f0e3e3a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546701283023 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546701283024 2019.01.05 10:14:43)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6360606260353275606562367639316463646665606463)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546701283102 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546701283103 2019.01.05 10:14:43)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code b2b1bbe6e5e4e5a5b4e4a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5277          1546701283173 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546701283174 2019.01.05 10:14:43)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code f0f3f3a0a6a7f1e7a0a2e2aaf7f6a3f5a6f7f5f6a5)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__157(_arch 1 0 157(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__158(_arch 2 0 158(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__159(_arch 3 0 159(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__161(_arch 4 0 161(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 5 0 163(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(30)(35)(10)(11)(12)(13)(16)(17)(18)(19)(20)(21))(_sens(0))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 6 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 7 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 8 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(514)
	)
	(_model . control_unit 9 -1)
)
I 000056 55 1457          1546701283250 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546701283251 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3e3d3c3a6b686f2b6b682a646d383d393e393b3b68)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546701283256 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4e4c4b4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546701283331 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546701283332 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8c8e8f82dadbdf9a80da9fd7d98a898b8e89da8a8a)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546701283337 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9c9e9993cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546701283426 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546701283427 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code faf9afaaaeadfaeca9fae8a1a2ffacfdfefcf8fcae)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546701283432 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code faf8ffaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546701283494 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546701283495 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 383b3b3d636e692d67692c626b3e393e6b3f3d3d6e)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546701283500 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 383a3e3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546701283572 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546701283573 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 86858d88d5d0d191808694ddd280858182808f80d0)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546701283578 2019.01.05 10:14:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 8684808885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546702764610 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546702764611 2019.01.05 10:39:24)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code ce9dc89b9e99ced89b9bdc9596c89ac8cbc89ac898)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546702764681 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546702764682 2019.01.05 10:39:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1c4e4d1b4a4b4f0a171b0f47491a191b1e194a1a1a)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546702764755 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546702764756 2019.01.05 10:39:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6a39386a683c3b7c6f6f29313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546702764824 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546702764825 2019.01.05 10:39:24)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code a8fbf8fea0fef9beabaea9fdbdf2faafa8afadaeabafa8)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546702764887 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546702764888 2019.01.05 10:39:24)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code e7b4bdb4b5b1b0f0e1b1f5bcb3e1e4e0e3e1eee1b1)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546702764961 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702764962 2019.01.05 10:39:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 35666231306364206063216f663336323532303063)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546702764967 2019.01.05 10:39:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 35676530356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546702765026 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702765027 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 73212572752420657f256028267576747176257575)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546702765032 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7321237275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546702765092 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702765093 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code b2e1b2e6b5e5b2a4e1b2a0e9eab7e4b5b6b4b0b4e6)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546702765098 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c2909297c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546702765159 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546702765160 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f0a3a5a0a3a6a1e5afa1e4aaa3f6f1f6a3f7f5f5a6)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546702765165 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 00525106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546702765239 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546702765240 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4e1d124c4e181959484e5c151a484d494a48474818)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546702765245 2019.01.05 10:39:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4e1c1f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 5965          1546702785191 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546702785192 2019.01.05 10:39:45)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3f3a6f3a3f683e283b393d3979653d3a69383a396a3936)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 2354          1546702791217 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546702791218 2019.01.05 10:39:51)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code bfbce8ebece8bfa9eaeaade4e7b9ebb9bab9ebb9e9)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546702791284 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546702791285 2019.01.05 10:39:51)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code fdfffcadacaaaeebf6faeea6a8fbf8fafff8abfbfb)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546702791358 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546702791359 2019.01.05 10:39:51)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4c4f494e4c1a1d5a49490f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 10223         1546702791428 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546702791429 2019.01.05 10:39:51)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 9a999d94cbcccb8c999c9bcf8fc0c89d9a9d9f9c999d9a)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546702791493 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546702791494 2019.01.05 10:39:51)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code d8dbd58a858e8fcfde8eca838cdedbdfdcded1de8e)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5965          1546702791554 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546702791555 2019.01.05 10:39:51)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 171411104640160013111511514d15124110121142111e)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546702791623 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702791624 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 55565357500304400003410f065356525552505003)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546702791628 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 55575456550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546702791703 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702791704 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a3a1a4f4a5f4f0b5aff5b0f8f6a5a6a4a1a6f5a5a5)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546702791710 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code b3b1b2e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546702791771 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546702791772 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f1f2a0a1f5a6f1e7a2f1e3aaa9f4a7f6f5f7f3f7a5)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546702791777 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f1f3f0a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546702791840 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546702791841 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 30333735636661256f61246a633631366337353566)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546702791847 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 30323235356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546702791909 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546702791910 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 6e6d616e6e383979686e7c353a686d696a68676838)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546702791914 2019.01.05 10:39:51)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7e7c7c7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 10223         1546703694643 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546703694644 2019.01.05 10:54:54)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code bdbaede8e9ebecabbebbbce8a8e7efbabdbab8bbbebabd)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000053 55 5965          1546703697516 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546703697517 2019.01.05 10:54:57)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code f8fcfca8a6aff9effcfefafebea2fafdaefffdfeadfef1)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000044 55 10223         1546703700231 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546703700232 2019.01.05 10:55:00)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 9792969990c1c681949196c282cdc59097909291949097)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_regf_rw -1 0 42(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 44(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 49(_ent (_in))))
				(_port (_int B -2 0 50(_ent (_in))))
				(_port (_int SEL -6 0 51(_ent (_in))))
				(_port (_int Y -2 0 52(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 53(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 54(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 55(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 56(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 61(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 61(_ent)))
				(_port (_int i_clk -1 0 63(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 64(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 64(_ent (_in))))
				(_port (_int i_rw -1 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 66(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 66(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 70(_ent (_in))))
				(_port (_int i_raddr2 2 0 71(_ent (_in))))
				(_port (_int i_waddr 3 0 72(_ent (_in))))
				(_port (_int i_data -2 0 73(_ent (_in))))
				(_port (_int i_rw -1 0 74(_ent (_in))))
				(_port (_int o_data1 -2 0 75(_ent (_out))))
				(_port (_int o_data2 -2 0 76(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 81(_ent (_in))))
				(_port (_int o_num_fetches 5 0 82(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 124(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(out_opcode7))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_ALU_sel)(_open))
				((out_regf_raddr1)(_open))
				((out_regf_raddr2)(_open))
				((out_regf_waddr)(_open))
				((out_regf_rw)(out_regf_rw))
				((out_ROM_addr)(out_ROM_addr))
			)
		)
	)
	(_inst comp_ALU 0 152(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(alu_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 164(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 175(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 186(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 197(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 71(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 72(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 81(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 86(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 87(_arch(_uni))))
		(_sig (_int alu_sel -6 0 88(_arch(_uni))))
		(_sig (_int alu_output -2 0 89(_arch(_uni))))
		(_sig (_int alu_writing_regf -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 93(_arch(_uni))))
		(_sig (_int ram_data -2 0 94(_arch(_uni))))
		(_sig (_int ram_rw -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 97(_arch(_uni))))
		(_sig (_int rom_data -2 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 100(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 9 0 100(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 101(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 10 0 101(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 102(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 11 0 102(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 103(_arch(_uni))))
		(_sig (_int regf_rw -1 0 104(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 105(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 106(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1317 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 12 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 109(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 111(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 112(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 113(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 114(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 115(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 116(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 117(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 118(_arch(_uni))))
		(_sig (_int BUS0 -2 0 120(_arch(_uni))))
		(_sig (_int BUS1 -2 0 121(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_prcs (_simple)(_trgt(32))(_sens(7)(11)(14)(20)(21)(30)(32)))))
			(line__216(_arch 1 0 216(_prcs (_simple)(_trgt(33))(_sens(7)(11)(14)(20)(21)(31)(33)))))
			(line__229(_arch 2 0 229(_prcs (_simple)(_trgt(4))(_sens(24)(32)(33)))))
			(line__241(_arch 3 0 241(_prcs (_simple)(_trgt(5))(_sens(25)(32)(33)))))
			(line__253(_arch 4 0 253(_prcs (_simple)(_trgt(10))(_sens(26)(32)(33)))))
			(line__265(_arch 5 0 265(_prcs (_simple)(_trgt(11))(_sens(27)(32)(33)))))
			(line__277(_arch 6 0 277(_prcs (_simple)(_trgt(18))(_sens(28)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000051 55 2354          1546704726668 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546704726669 2019.01.05 11:12:06)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1c4e1b1b4a4b1c0a49490e47441a481a191a481a4a)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546704726782 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546704726783 2019.01.05 11:12:06)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 89dad88785deda9f828e9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546704726858 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546704726859 2019.01.05 11:12:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d88a8a8a838e89cedddd9b838cded9de8bdfddded9)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546704726937 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546704726938 2019.01.05 11:12:06)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 26747b22757071312070347d7220252122202f2070)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5965          1546704727001 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546704727002 2019.01.05 11:12:07)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 643633643633657360626662223e66613263616231626d)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546704727067 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704727068 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code b2e0e5e7b0e4e3a7e7e4a6e8e1b4b1b5b2b5b7b7e4)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546704727073 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code b2e1e2e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546704727140 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704727141 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f1a2a7a1f5a6a2e7fda7e2aaa4f7f4f6f3f4a7f7f7)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546704727147 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 00535106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546704727216 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704727217 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3f6d3e3a6c683f296c3f2d64673a69383b393d396b)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546704727222 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3f6c6e3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546704727289 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546704727290 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8ddfd9838adbdc98d2dc99d7de8b8c8bde8a8888db)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546704727296 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8ddedc83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546704727357 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546704727358 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code cc9e9099ca9a9bdbcaccde9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546704727362 2019.01.05 11:12:07)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code cc9f9d999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546704807270 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546704807271 2019.01.05 11:13:27)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code fdfaafadacaafdeba8a8efa6a5fba9fbf8fba9fbab)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546704807343 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546704807344 2019.01.05 11:13:27)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 3c3a39396a6b6f2a373b2f67693a393b3e396a3a3a)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546704807422 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546704807423 2019.01.05 11:13:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8a8d8c8488dcdb9c8f8fc9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1546704807504 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546704807505 2019.01.05 11:13:27)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code e8efe6bbb5bebfffeebefab3bceeebefeceee1eebe)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5965          1546704807569 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546704807570 2019.01.05 11:13:27)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 26212d227671273122202420607c24237021232073202f)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546704807644 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704807645 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 65626e64603334703033713f366366626562606033)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546704807650 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 74727875752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546704807711 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704807712 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code b3b5b9e7b5e4e0a5bfe5a0e8e6b5b6b4b1b6e5b5b5)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546704807717 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code b3b5bfe7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546704807778 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704807779 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f1f6ada1f5a6f1e7a2f1e3aaa9f4a7f6f5f7f3f7a5)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546704807784 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f1f7fda1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546704807848 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546704807849 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40474842131611551f11541a134641461347454516)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546704807855 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40464d42451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546704807962 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546704807963 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code adaaadfaacfbfabaabadbff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546704807968 2019.01.05 11:13:27)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code adaba0fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 9825          1546704841756 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546704841757 2019.01.05 11:14:01)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code b2bde5e7b0e4e3a4b1b4b0e4a7e8e0b5b2b5b7b4b1b5b2)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 102(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1311 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 9 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 10 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 11 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 12 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000051 55 2354          1546704843928 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546704843929 2019.01.05 11:14:03)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2e797c2a7e792e387b7b3c7576287a282b287a2878)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2025          1546704843996 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546704843997 2019.01.05 11:14:03)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 6c3a686c3a3b3f7a676b7f37396a696b6e693a6a6a)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546704844087 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546704844088 2019.01.05 11:14:04)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ca9dcd9fc89c9bdccfcf89919ecccbcc99cdcfcccb)
	(_ent
		(_time 1546648282359)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9825          1546704844157 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546704844158 2019.01.05 11:14:04)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 085f0c0f005e591e0b0e0a5e1d525a0f080f0d0e0b0f08)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 102(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1311 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 9 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 10 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 11 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 12 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546704844218 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546704844219 2019.01.05 11:14:04)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 47104945151110504111551c1341444043414e4111)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5965          1546704844282 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546704844283 2019.01.05 11:14:04)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 85d2818bd6d2849281838783c3df8780d3828083d0838c)
	(_ent
		(_time 1546648401702)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_type (_int T_CPU_STATE 0 49(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 1 0 63(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -8 0 64(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 65(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 2 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 3 0 66(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 4 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 5 0 71(_arch(_uni))))
		(_sig (_int r_ir -2 0 73(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 75(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 78(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 79(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 80(_arch(_uni))))
		(_sig (_int r_fetch -10 0 82(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__156(_arch 1 0 156(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__160(_arch 2 0 160(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__161(_arch 3 0 161(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__162(_arch 4 0 162(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__164(_arch 5 0 164(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 166(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 90(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 101(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 110(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546704844351 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704844352 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d483d087d08285c18182c08e87d2d7d3d4d3d1d182)
	(_ent
		(_time 1546648282487)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546704844356 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d482d786d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546704844417 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704844418 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 12441815154541041e440149471417151017441414)
	(_ent
		(_time 1546648282562)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546704844423 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 12441e1515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546704844482 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546704844483 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 51060d52550651470251430a095407565557535705)
	(_ent
		(_time 1546648282631)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546704844488 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 51075d52550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546704844549 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546704844550 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8fd886818ad9de9ad0de9bd5dc898e89dc888a8ad9)
	(_ent
		(_time 1546648282706)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546704844555 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9fc99390ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546704844619 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546704844620 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code dd8adc8fdc8b8acadbddcf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546704844629 2019.01.05 11:14:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code edbbe1bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 9825          1546704858277 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546704858278 2019.01.05 11:14:18)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 356763313063642336333763206f673235323033363235)
	(_ent
		(_time 1546648282375)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 102(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1311 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 9 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 10 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 11 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 12 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000051 55 2012          1546705097014 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546705097015 2019.01.05 11:18:17)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c4cbc491c59397d2cfc3d79f91c2c1c3c6c192c2c2)
	(_ent
		(_time 1546648291057)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000055 55 1680 1546711268059 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546711268060 2019.01.05 13:01:08)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 6b3c6c6b303c3c7c6a392d31396d3d6d3e6c6f6c69)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 9(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 10(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 11(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 12(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 13(_ent((i 2)))))
		(_type (_int T_WORD 0 15(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 16(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 17(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_OPCODE 0 18(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 19(_array 0 ((_to i 0 i 1)))))
		(_type (_int T_REGF_ADDR 0 20(_array -2 ((_dto i 2 i 0)))))
		(_type (_int T_SUBSTATE 0 21(_scalar (_to i 0 i 7))))
		(_type (_int T_BUS_SELECT 0 23(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 (_to i 0 i 4))))
		(_type (_int T_ALU_SELECT 0 31(_enum1 sel_add sel_sub sel_neg sel_inc sel_dec sel_pass sel_and sel_or sel_xor sel_not sel_shl sel_shr (_to i 0 i 11))))
		(_type (_int T_CPU_STATE 0 46(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction halt (_to i 0 i 7))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1546711271406 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546711271407 2019.01.05 13:01:11)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7a2e277b2e2d7a6c2f2f6821227c2e7c7f7c2e7c2c)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546711271750 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546711271751 2019.01.05 13:01:11)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d2878180d58581c4d9d5c18987d4d7d5d0d784d4d4)
	(_ent
		(_time 1546711271710)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546711271869 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546711271870 2019.01.05 13:01:11)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4f1b1c4d4a191e594a4a0c141b494e491c484a494e)
	(_ent
		(_time 1546711271866)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9825          1546711271944 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546711271945 2019.01.05 13:01:11)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 9dc9cc93c9cbcc8b9e9b9fcb88c7cf9a9d9a989b9e9a9d)
	(_ent
		(_time 1546711271940)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 13 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 14 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 15 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 97(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 7 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~139 0 102(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 8 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1311 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 9 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 10 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 11 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1317 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 12 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (1 addr_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546711272008 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546711272009 2019.01.05 13:01:12)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code dc88878eda8a8bcbda8ace8788dadfdbd8dad5da8a)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546711272091 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711272092 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2a7e7a2f7b7c7b3f7f7c3e70792c292d2a2d2f2f7c)
	(_ent
		(_time 1546711272087)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546711272097 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2a7f7d2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546711272159 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711272160 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 683d3968653f3b7e643e7b333d6e6d6f6a6d3e6e6e)
	(_ent
		(_time 1546711272156)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546711272165 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 782d2f79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2731          1546711272227 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711272228 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code b7e3b0e3b5e0b7a1e4b7a5ecefb2e1b0b3b1b5b1e3)
	(_ent
		(_time 1546711272224)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 2 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -4 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 1 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546711272233 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code b7e2e0e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546711272298 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546711272299 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f5a1a7a5a3a3a4e0aaa4e1afa6f3f4f3a6f2f0f0a3)
	(_ent
		(_time 1546711272295)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546711272305 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 05505503055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546711272370 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546711272371 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 43171e4115151454454351181745404447454a4515)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546711272375 2019.01.05 13:01:12)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4316134145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546711453459 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546711453460 2019.01.05 13:04:13)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a9a7fdfea5fea9bffcfcbbf2f1affdafacaffdafff)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546711453529 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546711453530 2019.01.05 13:04:13)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e7e8e5b4e5b0b4f1ece0f4bcb2e1e2e0e5e2b1e1e1)
	(_ent
		(_time 1546711271710)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
V 000055 55 1630 1546711453601 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546711453602 2019.01.05 13:04:13)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 36386333396161213763706c643060306331323134)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 10(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 11(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 12(_ent((i 2)))))
		(_type (_int T_WORD 0 14(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 15(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 16(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_OPCODE 0 17(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 18(_array 0 ((_to i 0 i 1)))))
		(_type (_int T_REGF_ADDR 0 19(_array -2 ((_dto i 2 i 0)))))
		(_type (_int T_SUBSTATE 0 20(_scalar (_to i 0 i 7))))
		(_type (_int T_BUS_SELECT 0 22(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 (_to i 0 i 4))))
		(_type (_int T_ALU_SELECT 0 30(_enum1 sel_add sel_sub sel_neg sel_inc sel_dec sel_pass sel_and sel_or sel_xor sel_not sel_shl sel_shr (_to i 0 i 11))))
		(_type (_int T_CPU_STATE 0 45(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction halt (_to i 0 i 7))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1397          1546711453617 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546711453618 2019.01.05 13:04:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 454b4547131314534040061e114344431642404344)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546711453691 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546711453692 2019.01.05 13:04:13)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 848a868b80d2d592878286d291ded68384838182878384)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546711453754 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546711453755 2019.01.05 13:04:13)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code c2ccca97959495d5c494d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546711453835 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711453836 2019.01.05 13:04:13)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 202e2125207671357576347a732623272027252576)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546711453841 2019.01.05 13:04:13)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 202f2624257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546711453914 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711453915 2019.01.05 13:04:13)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e616e6e3e393d7862387d353b686b696c6b386868)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546711453921 2019.01.05 13:04:13)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e61686e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546711454005 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546711454006 2019.01.05 13:04:14)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ccc2cf99cc9a9dd9939dd8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546711454012 2019.01.05 13:04:14)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ccc3ca999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546711454077 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546711454078 2019.01.05 13:04:14)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 0a04000c0e5c5d1d0c0a18515e0c090d0e0c030c5c)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546711454082 2019.01.05 13:04:14)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 1a151d1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546711455502 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546711455503 2019.01.05 13:04:15)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8a6f4ffa5ffa8befdfdbaf3f0aefcaeadaefcaefe)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546711455570 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546711455571 2019.01.05 13:04:15)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e6e9ecb5e5b1b5f0ede1f5bdb3e0e3e1e4e3b0e0e0)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546711455653 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546711455654 2019.01.05 13:04:15)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 343a3c31636265223131776f603235326733313235)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546711455725 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546711455726 2019.01.05 13:04:15)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 838d898c80d5d295808581d596d9d18483848685808483)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546711455789 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546711455790 2019.01.05 13:04:15)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code c1cfc194959796d6c797d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1457          1546711455869 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711455870 2019.01.05 13:04:15)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0f015d0859595e1a5a591b555c090c080f080a0a59)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546711455874 2019.01.05 13:04:15)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0f005a095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546711455936 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711455937 2019.01.05 13:04:15)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4e411d4c1e191d5842185d151b484b494c4b184848)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546711455943 2019.01.05 13:04:15)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 5d52085e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546711456021 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546711456022 2019.01.05 13:04:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code aba5fbfcaafdfabef4fabff1f8adaaadf8acaeaefd)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546711456027 2019.01.05 13:04:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code aba4fefcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546711456094 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546711456095 2019.01.05 13:04:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code eae4b2b9eebcbdfdeceaf8b1beece9edeeece3ecbc)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546711456100 2019.01.05 13:04:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code faf5afaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546711459916 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546711459917 2019.01.05 13:04:19)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code ded1838c8e89dec88b8bcc8586d88ad8dbd88ad888)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546711459986 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546711459987 2019.01.05 13:04:19)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1d134e1a4c4a4e0b161a0e46481b181a1f184b1b1b)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546711460059 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546711460060 2019.01.05 13:04:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6b643b6b6a3d3a7d6e6e28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546711460131 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546711460132 2019.01.05 13:04:20)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code b9b6ebecb0efe8afbabfbbeface3ebbeb9bebcbfbabeb9)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546711460196 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546711460197 2019.01.05 13:04:20)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code f7f8afa7a5a1a0e0f1a1e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5703          1546711460260 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546711460261 2019.01.05 13:04:20)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 363967336661372132303431706c34336031333063303f)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546711460331 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711460332 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 848bd58b80d2d591d1d290ded782878384838181d2)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546711460337 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 848ad28a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546711460399 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711460400 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c2cc9297c59591d4ce94d19997c4c7c5c0c794c4c4)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546711460405 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c2cc9497c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546711460487 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546711460488 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 202f7224737671357f71347a732621267327252576)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546711460494 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 202e7724257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546711460555 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546711460556 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5f50055c5c090848595f4d040b595c585b59565909)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546711460561 2019.01.05 13:04:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5f51085c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546711473217 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711473218 2019.01.05 13:04:33)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code cf9acf9a9c98cfd99ccfdd9497ca99c8cbc9cdc99b)
	(_ent
		(_time 1546711453984)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546711473225 2019.01.05 13:04:33)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code df8b8f8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546711474602 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546711474603 2019.01.05 13:04:34)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3e6c693b6e693e286b6b2c6566386a383b386a3868)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546711474674 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546711474675 2019.01.05 13:04:34)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7c2f7d7d2a2b2f6a777b6f27297a797b7e792a7a7a)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546711474754 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546711474755 2019.01.05 13:04:34)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ca98c89fc89c9bdccfcf89919ecccbcc99cdcfcccb)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546711474837 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546711474838 2019.01.05 13:04:34)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 287a2f2d207e793e2b2e2a7e3d727a2f282f2d2e2b2f28)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546711474899 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546711474900 2019.01.05 13:04:34)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 66346b66353031716030743d3260656162606f6030)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5703          1546711474961 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546711474962 2019.01.05 13:04:34)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a5f7a2f2f6f2a4b2a1a3a7a2e3ffa7a0f3a2a0a3f0a3ac)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546711475028 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711475029 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e3b1e4b1e0b5b2f6b6b5f7b9b0e5e0e4e3e4e6e6b5)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546711475033 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e3b0e3b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546711475093 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711475094 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 22712526257571342e743179772427252027742424)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546711475099 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3261333735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546711475164 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546711475165 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 70222171752770662370622b287526777476727624)
	(_ent
		(_time 1546711453984)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546711475170 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 70237171752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546711475232 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546711475233 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code affdabf8aaf9febaf0febbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546711475239 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code beedbfeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546711475299 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546711475300 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code edbfe1beecbbbafaebedffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546711475304 2019.01.05 13:04:35)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code fdaefcadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1546714832385 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546714832386 2019.01.05 14:00:32)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9395919c95c49385c6c681c8cb95c7959695c795c5)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546714832462 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546714832463 2019.01.05 14:00:32)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e1e6b5b2e5b6b2f7eae6f2bab4e7e4e6e3e4b7e7e7)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546714832539 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546714832540 2019.01.05 14:00:32)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2f282e2b2a797e392a2a6c747b292e297c282a292e)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546714832611 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546714832612 2019.01.05 14:00:32)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6e696d6f3b383f786d686c387b343c696e696b686d696e)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546714832680 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546714832681 2019.01.05 14:00:32)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code bcbbb5e8baeaebabbaeaaee7e8babfbbb8bab5baea)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5703          1546714832748 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546714832749 2019.01.05 14:00:32)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code fafdf9aafdadfbedfefcf8fdbca0f8ffacfdfffcaffcf3)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546714832818 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546714832819 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 484f4a4b401e195d1d1e5c121b4e4b4f484f4d4d1e)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546714832824 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 484e4d4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546714832886 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546714832887 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8781848985d0d4918bd194dcd28182808582d18181)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546714832892 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8781828985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546714832955 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546714832956 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c5c29090c592c5d396c5d79e9dc093c2c1c3c7c391)
	(_ent
		(_time 1546711453984)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546714832961 2019.01.05 14:00:32)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d5d3d087d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546714833025 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546714833026 2019.01.05 14:00:33)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 13141014434542064c420749401512154014161645)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546714833031 2019.01.05 14:00:33)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1315151415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546714833094 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546714833095 2019.01.05 14:00:33)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5255595105040545545240090654515556545b5404)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546714833099 2019.01.05 14:00:33)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 6264646265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 5703          1546715024958 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546715024959 2019.01.05 14:03:44)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d58580878682d4c2d1d3d7d2938fd7d083d2d0d380d3dc)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000053 55 5658          1546715157049 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546715157050 2019.01.05 14:05:57)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code c3c5c3969694c2d4c7c5c1c58599c1c695c4c6c596c5ca)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 2354          1546715339258 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546715339259 2019.01.05 14:08:59)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8edb8880ded98e98dbdb9cd5d688da888b88da88d8)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546715339332 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546715339333 2019.01.05 14:08:59)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code dc888c8e8a8b8fcad7dbcf8789dad9dbded98adada)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1397          1546715339407 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546715339408 2019.01.05 14:08:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1a4f481d184c4b0c1f1f59414e1c1b1c491d1f1c1b)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
I 000044 55 9551          1546715339480 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546715339481 2019.01.05 14:08:59)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 693c3968603f387f6a6f6b3f7c333b6e696e6c6f6a6e69)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
I 000062 55 1083          1546715339548 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546715339549 2019.01.05 14:08:59)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a7f2fdf0f5f1f0b0a1f1b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5658          1546715339621 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546715339622 2019.01.05 14:08:59)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code f5a0a5a5a6a2f4e2f1f3f7f3b3aff7f0a3f2f0f3a0f3fc)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546715339713 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715339714 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 530604515005024606054709005550545354565605)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546715339718 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5307035055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546715339777 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715339778 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 91c5c79e95c6c2879dc782cac49794969394c79797)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546715339783 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 91c5c19e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546715339847 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715339848 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d085d082d587d0c683d0c28b88d586d7d4d6d2d684)
	(_ent
		(_time 1546711453984)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546715339857 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code e0b4b0b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546715339918 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546715339919 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1e4b4a1918484f0b414f0a444d181f184d191b1b48)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546715339924 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1e4a4f194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546715339992 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546715339993 2019.01.05 14:08:59)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 6c39306c6a3a3b7b6a6c7e37386a6f6b686a656a3a)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546715340004 2019.01.05 14:09:00)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7c282d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2245          1546715513717 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546715513718 2019.01.05 14:11:53)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0302520505540315560d11585b0557050605570555)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(1)(2)(3)(4))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000051 55 2245          1546715829335 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546715829336 2019.01.05 14:17:09)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code eceebdbfbabbecfab9e2feb7b4eab8eae9eab8eaba)
	(_ent
		(_time 1546641754878)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000051 55 2012          1546715829410 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546715829411 2019.01.05 14:17:09)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 3a393e3f6e6d692c313d29616f3c3f3d383f6c3c3c)
	(_ent
		(_time 1546711455567)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
V 000051 55 1397          1546715829486 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546715829487 2019.01.05 14:17:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 797b7e78232f286f7c7c3a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1546711453614)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 2 -1)
)
V 000044 55 9551          1546715829557 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546715829558 2019.01.05 14:17:09)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code c7c5c293c09196d1c4c1c591d29d95c0c7c0c2c1c4c0c7)
	(_ent
		(_time 1546711453686)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_opcode7 -3 0 32(_ent (_out))))
				(_port (_int out_BUS0_sel -4 0 34(_ent (_out))))
				(_port (_int out_BUS1_sel -4 0 35(_ent (_out))))
				(_port (_int out_ALU_loadA -5 0 37(_ent (_out))))
				(_port (_int out_ALU_loadB -5 0 38(_ent (_out))))
				(_port (_int out_RAM_loadAddr -5 0 39(_ent (_out))))
				(_port (_int out_RAM_loadData -5 0 40(_ent (_out))))
				(_port (_int out_regf_loadWData -5 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -6 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -7 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -7 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -7 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 53(_ent (_in))))
				(_port (_int B -2 0 54(_ent (_in))))
				(_port (_int SEL -6 0 55(_ent (_in))))
				(_port (_int Y -2 0 56(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 57(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 58(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 59(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 60(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 65(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 65(_ent)))
				(_port (_int i_clk -1 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 68(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 68(_ent (_in))))
				(_port (_int i_rw -1 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 70(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 70(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 74(_ent (_in))))
				(_port (_int i_raddr2 2 0 75(_ent (_in))))
				(_port (_int i_waddr 3 0 76(_ent (_in))))
				(_port (_int i_data -2 0 77(_ent (_in))))
				(_port (_int i_rw -1 0 78(_ent (_in))))
				(_port (_int o_data1 -2 0 79(_ent (_out))))
				(_port (_int o_data2 -2 0 80(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 85(_ent (_in))))
				(_port (_int o_num_fetches 5 0 86(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 135(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_opcode7)(fetch_opcode7))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_ROM_addr)(rom_addr))
		)
		(_use (_ent . control_unit)
		)
	)
	(_inst comp_ALU 0 167(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 179(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 190(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 201(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 212(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 75(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 76(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 85(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 86(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 91(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 92(_arch(_uni))))
		(_sig (_int alu_output -2 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 94(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 94(_arch(_uni))))
		(_sig (_int ram_addr -2 0 97(_arch(_uni))))
		(_sig (_int ram_data -2 0 98(_arch(_uni))))
		(_sig (_int ram_rw -1 0 99(_arch(_uni))))
		(_sig (_int rom_addr -2 0 102(_arch(_uni))))
		(_sig (_int rom_data -2 0 103(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 106(_arch(_uni))))
		(_sig (_int fetch_opcode7 -3 0 107(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 110(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 111(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 112(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 115(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 115(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 116(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 117(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 118(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -6 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -5 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -5 0 123(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -5 0 125(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -5 0 126(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -4 0 127(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -4 0 128(_arch(_uni))))
		(_sig (_int BUS0 -2 0 131(_arch(_uni))))
		(_sig (_int BUS1 -2 0 132(_arch(_uni))))
		(_prcs
			(line__219(_arch 0 0 219(_prcs (_simple)(_trgt(30))(_sens(6)(9)(12)(15)(16)(28)(30)))))
			(line__231(_arch 1 0 231(_prcs (_simple)(_trgt(31))(_sens(6)(9)(12)(15)(16)(29)(31)))))
			(line__244(_arch 2 0 244(_prcs (_simple)(_trgt(4))(_sens(23)(30)(31)))))
			(line__256(_arch 3 0 256(_prcs (_simple)(_trgt(5))(_sens(24)(30)(31)))))
			(line__268(_arch 4 0 268(_prcs (_simple)(_trgt(8))(_sens(25)(30)(31)))))
			(line__280(_arch 5 0 280(_prcs (_simple)(_trgt(9))(_sens(26)(30)(31)))))
			(line__292(_arch 6 0 292(_prcs (_simple)(_trgt(17))(_sens(27)(30)(31)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 7 -1)
)
V 000062 55 1083          1546715829635 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546715829636 2019.01.05 14:17:09)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 15171b12454342021343074e4113161211131c1343)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5658          1546715829700 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546715829701 2019.01.05 14:17:09)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 535157500604524457555155150951560554565506555a)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(35)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(1))(_mon)(_read(23)(24)(25)(26)(27)(29)(31)(32)(33)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
V 000056 55 1457          1546715829768 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715829769 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 9290969c90c4c387c7c486c8c194919592959797c4)
	(_ent
		(_time 1546711453830)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546715829773 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a1a2a2f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2575          1546715829834 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715829835 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e0e3e5b3e5b7b3f6ecb6f3bbb5e6e5e7e2e5b6e6e6)
	(_ent
		(_time 1546711453912)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546715829840 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e0e3e3b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2556          1546715829903 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546715829904 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1e1c42194e491e084d1e0c45461b48191a181c184a)
	(_ent
		(_time 1546711453984)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546715829913 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 2e2d222a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2989          1546715829982 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546715829983 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d6f646d6a3b3c78323c79373e6b6c6b3e6a68683b)
	(_ent
		(_time 1546711454002)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546715829989 2019.01.05 14:17:09)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7c7f707d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1488          1546715830049 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546715830050 2019.01.05 14:17:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code aba9aafcacfdfcbcadabb9f0ffada8acafada2adfd)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546715830055 2019.01.05 14:17:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code bbb8b7efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000053 55 5629          1546716054855 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 47))
	(_version vd0)
	(_time 1546716054856 2019.01.05 14:20:54)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d88cdd8a868fd9cf8a89ca82dfde8bdd8edfddde8d)
	(_ent
		(_time 1546711453819)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 38(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 42(_ent(_out)(_param_out))))
		(_port (_int out_ROM_addr -2 0 43(_ent(_out))))
		(_sig (_int ctrl_state -8 0 49(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 50(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 51(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 52(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 52(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 56(_arch(_uni))))
		(_sig (_int r_pc -2 0 57(_arch(_uni))))
		(_sig (_int r_ir -2 0 59(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 61(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 64(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 66(_arch(_uni))))
		(_sig (_int r_fetch -10 0 68(_arch(_uni))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(31))(_sens(30(d_15_9))))))
			(line__142(_arch 1 0 142(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(31)))))
			(line__146(_arch 2 0 146(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(32))(_sens(30(d_8_6))))))
			(line__147(_arch 3 0 147(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(33))(_sens(30(d_5_3))))))
			(line__148(_arch 4 0 148(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(34))(_sens(30(d_2_0))))))
			(line__150(_arch 5 0 150(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(22))(_sens(27)))))
			(RUN(_arch 6 0 152(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(35))(_sens(0)(1))(_mon)(_read(2)(8)(23)(24)(25)(26)(27)(29)(31)(32)(33)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 76(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 87(_arch(_proc)))
			(_int REG_REG_ALU_OPERATION 9 0 96(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (35)(12)(13)(16)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
		(33686018 3)
		(50529027 3)
	)
	(_model . control_unit 10 -1)
)
