<div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="4ea656ee-234b-4d46-a7f5-9c00dc337d6c" class="confluenceTable"><colgroup><col style="width: 129.0px;"/><col style="width: 124.0px;"/><col style="width: 196.0px;"/><col style="width: 129.0px;"/><col style="width: 368.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/resiltech/asild_Ncore_3.6.0-10153_rtl_121123/top_metrics.html" rel="nofollow">12-11-2023</a></p></td><td class="confluenceTd"><p>3.6 Rel</p></td><td class="confluenceTd"><p>hw_config_resiltech.tcl (ASIL-D)</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Baseline:  First RTLA blocks results with 1.5G freq, <strong>0% ULVT</strong> and <strong>No MBit</strong> cells. Next runs with floorplans.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/resiltech/asild_Ncore_3.6.0-10153_rtl_121123_halfCycle/top_metrics.html" rel="nofollow">2-17-2024</a></p></td><td class="confluenceTd"><p>3.6 Rel</p></td><td class="confluenceTd"><p>hw_config_resiltech.tcl (ASIL-D)</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>RTLA blocks results with 1.5G freq, <strong>0% ULVT</strong>, <strong>No MBit</strong> cells and DMI (A/B) with slow memory speed. IOAIU_TOP_A/B are still with actual memory clock not added halfCycle to them.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/resiltech/asild_Ncore_3.6.0-10153_rtl_121123_halfCycle_dmi/top_metrics.html" rel="nofollow">2-29-2024</a></p></td><td class="confluenceTd"><p>3.6 Rel</p></td><td class="confluenceTd"><p>hw_config_resiltech.tcl</p><p>(ASIL-D)</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>DMI - progressive runs with floorplans show the timing clean. Slight reg2reg timing degraded with Power Grid. 34ps is being the top violation can be fixed in ECO with ULVT and also 100ps uncertainty margin exist. The From Macro violations are from Tag Memory which can be fixed by enabling slow clock to them as done for Data Memories.  </p><p><a class="external-link" href="http://webfile.arteris.com/reports/resiltech/asild_Ncore_3.6.0-10153_rtl_121123_halfCycle_dmi/asilD_dmiA_revisedFP_rev2_register_pb.png" rel="nofollow">Floorplan</a></p></td></tr></tbody></table></div><p><strong>Area Metrics: </strong><em>(without Multibit cells)</em></p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="fd6f35e9-5857-4bc2-867c-703214b52a1d" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>Total Cell Count</strong></p></td><td class="confluenceTd"><p><strong>Total Flop Count</strong></p></td><td class="confluenceTd"><p><strong>Total Memory Count</strong></p></td></tr><tr><td class="confluenceTd"><p>aiu_top_a</p></td><td class="confluenceTd"><p>351500</p></td><td class="confluenceTd"><p>103020</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>aiu_top_b</p></td><td class="confluenceTd"><p>350225</p></td><td class="confluenceTd"><p>103020</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>aiu_top_c</p></td><td class="confluenceTd"><p>350523</p></td><td class="confluenceTd"><p>103020</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>aiu_top_d</p></td><td class="confluenceTd"><p>349653</p></td><td class="confluenceTd"><p>103020</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>config_dii_a</p></td><td class="confluenceTd"><p>119494</p></td><td class="confluenceTd"><p>35994</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>csr_network_a</p></td><td class="confluenceTd"><p>56408</p></td><td class="confluenceTd"><p>29159</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>350129</p></td><td class="confluenceTd"><p>55266</p></td><td class="confluenceTd"><p>24</p></td></tr><tr><td class="confluenceTd"><p>dii_top_a</p></td><td class="confluenceTd"><p>243335</p></td><td class="confluenceTd"><p>71051</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>672510</p></td><td class="confluenceTd"><p>226703</p></td><td class="confluenceTd"><p>28</p></td></tr><tr><td class="confluenceTd"><p>dmi_b</p></td><td class="confluenceTd"><p>672510</p></td><td class="confluenceTd"><p>226703</p></td><td class="confluenceTd"><p>28</p></td></tr><tr><td class="confluenceTd"><p>dmi_c</p></td><td class="confluenceTd"><p>334863</p></td><td class="confluenceTd"><p>123718</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>dmi_d</p></td><td class="confluenceTd"><p>334863</p></td><td class="confluenceTd"><p>123718</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>dn_a</p></td><td class="confluenceTd"><p>258974</p></td><td class="confluenceTd"><p>133534</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dve_a</p></td><td class="confluenceTd"><p>122864</p></td><td class="confluenceTd"><p>58043</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>fsc_a</p></td><td class="confluenceTd"><p>874</p></td><td class="confluenceTd"><p>347</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>grb_a</p></td><td class="confluenceTd"><p>109</p></td><td class="confluenceTd"><p>51</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>485399</p></td><td class="confluenceTd"><p>125963</p></td><td class="confluenceTd"><p>44</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_b</p></td><td class="confluenceTd"><p>483858</p></td><td class="confluenceTd"><p>125963</p></td><td class="confluenceTd"><p>44</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_c</p></td><td class="confluenceTd"><p>305431</p></td><td class="confluenceTd"><p>81025</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_d</p></td><td class="confluenceTd"><p>282055</p></td><td class="confluenceTd"><p>76794</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn1_a</p></td><td class="confluenceTd"><p>122329</p></td><td class="confluenceTd"><p>64661</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn2_a</p></td><td class="confluenceTd"><p>58769</p></td><td class="confluenceTd"><p>30067</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn3_a</p></td><td class="confluenceTd"><p>16936</p></td><td class="confluenceTd"><p>10360</p></td><td class="confluenceTd"><p>0</p></td></tr></tbody></table></div>