
BOOTLOADER_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d00  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004ec4  08004ec4  00014ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ef4  08004ef4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004ef4  08004ef4  00014ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004efc  08004efc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004efc  08004efc  00014efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f00  08004f00  00014f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000074  08004f78  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08004f78  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd06  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a2  00000000  00000000  0002bdaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  0002de50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  0002e6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021ccd  00000000  00000000  0002eed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf0c  00000000  00000000  00050ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c94e6  00000000  00000000  0005dab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00126f97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002338  00000000  00000000  00126fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000074 	.word	0x20000074
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004eac 	.word	0x08004eac

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000078 	.word	0x20000078
 8000200:	08004eac 	.word	0x08004eac

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <app_ota_write_flash_memory>:
volatile uint32_t address_write_flash;
/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void app_ota_write_flash_memory(app_ota_hex_form_data_t *hex_data)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b08a      	sub	sp, #40	; 0x28
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  uint8_t  data_count, i;
  uint8_t  counter_index       = 0;
 8000510:	2300      	movs	r3, #0
 8000512:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint16_t data_write_flash[8] = { 0 };
 8000516:	f107 030c 	add.w	r3, r7, #12
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]

  switch (hex_data->record_type)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	78db      	ldrb	r3, [r3, #3]
 8000528:	2b05      	cmp	r3, #5
 800052a:	f000 809a 	beq.w	8000662 <app_ota_write_flash_memory+0x15a>
 800052e:	2b05      	cmp	r3, #5
 8000530:	f300 8099 	bgt.w	8000666 <app_ota_write_flash_memory+0x15e>
 8000534:	2b00      	cmp	r3, #0
 8000536:	d015      	beq.n	8000564 <app_ota_write_flash_memory+0x5c>
 8000538:	2b04      	cmp	r3, #4
 800053a:	f040 8094 	bne.w	8000666 <app_ota_write_flash_memory+0x15e>
  {
  case 4: /* Extended Linear Address Record: used to identify the extended linear address  */
  {
    uint32_t address = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	623b      	str	r3, [r7, #32]
    address |= hex_data->data[0] << 8 | hex_data->data[1];
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	791b      	ldrb	r3, [r3, #4]
 8000546:	021b      	lsls	r3, r3, #8
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	7952      	ldrb	r2, [r2, #5]
 800054c:	4313      	orrs	r3, r2
 800054e:	461a      	mov	r2, r3
 8000550:	6a3b      	ldr	r3, [r7, #32]
 8000552:	4313      	orrs	r3, r2
 8000554:	623b      	str	r3, [r7, #32]
    /* Address save firmware update */
    address_write_flash = 0x08000000 | (address << 16);
 8000556:	6a3b      	ldr	r3, [r7, #32]
 8000558:	041b      	lsls	r3, r3, #16
 800055a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800055e:	4a44      	ldr	r2, [pc, #272]	; (8000670 <app_ota_write_flash_memory+0x168>)
 8000560:	6013      	str	r3, [r2, #0]
    break;
 8000562:	e081      	b.n	8000668 <app_ota_write_flash_memory+0x160>
    break;
  }
  case 0: /* Data Rrecord: used to record data, most records of HEX files are data records */
  {
    /* get character count */
    data_count = hex_data->byte_count;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	77fb      	strb	r3, [r7, #31]
    size_data_firmware += data_count;
 800056a:	7ffa      	ldrb	r2, [r7, #31]
 800056c:	4b41      	ldr	r3, [pc, #260]	; (8000674 <app_ota_write_flash_memory+0x16c>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4413      	add	r3, r2
 8000572:	4a40      	ldr	r2, [pc, #256]	; (8000674 <app_ota_write_flash_memory+0x16c>)
 8000574:	6013      	str	r3, [r2, #0]

    /* set full address */
    address_write_flash = address_write_flash & 0xFFFF0000;
 8000576:	4b3e      	ldr	r3, [pc, #248]	; (8000670 <app_ota_write_flash_memory+0x168>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	0c1b      	lsrs	r3, r3, #16
 800057c:	041b      	lsls	r3, r3, #16
 800057e:	4a3c      	ldr	r2, [pc, #240]	; (8000670 <app_ota_write_flash_memory+0x168>)
 8000580:	6013      	str	r3, [r2, #0]
    address_write_flash = address_write_flash | (hex_data->address[0] << 8) | (hex_data->address[1]);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	785b      	ldrb	r3, [r3, #1]
 8000586:	021b      	lsls	r3, r3, #8
 8000588:	461a      	mov	r2, r3
 800058a:	4b39      	ldr	r3, [pc, #228]	; (8000670 <app_ota_write_flash_memory+0x168>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4313      	orrs	r3, r2
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	7892      	ldrb	r2, [r2, #2]
 8000594:	4313      	orrs	r3, r2
 8000596:	4a36      	ldr	r2, [pc, #216]	; (8000670 <app_ota_write_flash_memory+0x168>)
 8000598:	6013      	str	r3, [r2, #0]

    /* check address wite flash data */
    if (address_write_flash < ADDRESS_FIRMWARE_APPLICATION)
 800059a:	4b35      	ldr	r3, [pc, #212]	; (8000670 <app_ota_write_flash_memory+0x168>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a36      	ldr	r2, [pc, #216]	; (8000678 <app_ota_write_flash_memory+0x170>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d203      	bcs.n	80005ac <app_ota_write_flash_memory+0xa4>
    {
      address_write_flash = 0;
 80005a4:	4b32      	ldr	r3, [pc, #200]	; (8000670 <app_ota_write_flash_memory+0x168>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	e05d      	b.n	8000668 <app_ota_write_flash_memory+0x160>
      return;
    }

    /* get the data of the record */
    for (i = 0; i < data_count; i += 2)
 80005ac:	2300      	movs	r3, #0
 80005ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80005b2:	e021      	b.n	80005f8 <app_ota_write_flash_memory+0xf0>
    {
      data_write_flash[counter_index] = (hex_data->data[i + 1] << 8) | (hex_data->data[i]);
 80005b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80005b8:	3301      	adds	r3, #1
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	4413      	add	r3, r2
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	021b      	lsls	r3, r3, #8
 80005c2:	b21a      	sxth	r2, r3
 80005c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80005c8:	6879      	ldr	r1, [r7, #4]
 80005ca:	440b      	add	r3, r1
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	b21b      	sxth	r3, r3
 80005d0:	4313      	orrs	r3, r2
 80005d2:	b21a      	sxth	r2, r3
 80005d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80005d8:	b292      	uxth	r2, r2
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	3328      	adds	r3, #40	; 0x28
 80005de:	443b      	add	r3, r7
 80005e0:	f823 2c1c 	strh.w	r2, [r3, #-28]
      counter_index++;
 80005e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80005e8:	3301      	adds	r3, #1
 80005ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    for (i = 0; i < data_count; i += 2)
 80005ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80005f2:	3302      	adds	r3, #2
 80005f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80005f8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80005fc:	7ffb      	ldrb	r3, [r7, #31]
 80005fe:	429a      	cmp	r2, r3
 8000600:	d3d8      	bcc.n	80005b4 <app_ota_write_flash_memory+0xac>
    }

    /* count data old or even */
    if (data_count % 2 != 0)
 8000602:	7ffb      	ldrb	r3, [r7, #31]
 8000604:	f003 0301 	and.w	r3, r3, #1
 8000608:	b2db      	uxtb	r3, r3
 800060a:	2b00      	cmp	r3, #0
 800060c:	d01d      	beq.n	800064a <app_ota_write_flash_memory+0x142>
    {
      data_write_flash[counter_index] = 0xFF00 | (hex_data->data[data_count - 1]);
 800060e:	7ffb      	ldrb	r3, [r7, #31]
 8000610:	3b01      	subs	r3, #1
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	4413      	add	r3, r2
 8000616:	791b      	ldrb	r3, [r3, #4]
 8000618:	b21b      	sxth	r3, r3
 800061a:	f063 03ff 	orn	r3, r3, #255	; 0xff
 800061e:	b21a      	sxth	r2, r3
 8000620:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000624:	b292      	uxth	r2, r2
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	3328      	adds	r3, #40	; 0x28
 800062a:	443b      	add	r3, r7
 800062c:	f823 2c1c 	strh.w	r2, [r3, #-28]
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4 + 1);
 8000630:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <app_ota_write_flash_memory+0x168>)
 8000632:	6818      	ldr	r0, [r3, #0]
 8000634:	7ffb      	ldrb	r3, [r7, #31]
 8000636:	089b      	lsrs	r3, r3, #2
 8000638:	b2db      	uxtb	r3, r3
 800063a:	3301      	adds	r3, #1
 800063c:	461a      	mov	r2, r3
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	4619      	mov	r1, r3
 8000644:	f000 fc66 	bl	8000f14 <bsp_flash_write>
    }
    else
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4);
    break;
 8000648:	e00e      	b.n	8000668 <app_ota_write_flash_memory+0x160>
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4);
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <app_ota_write_flash_memory+0x168>)
 800064c:	6818      	ldr	r0, [r3, #0]
 800064e:	7ffb      	ldrb	r3, [r7, #31]
 8000650:	089b      	lsrs	r3, r3, #2
 8000652:	b2db      	uxtb	r3, r3
 8000654:	461a      	mov	r2, r3
 8000656:	f107 030c 	add.w	r3, r7, #12
 800065a:	4619      	mov	r1, r3
 800065c:	f000 fc5a 	bl	8000f14 <bsp_flash_write>
    break;
 8000660:	e002      	b.n	8000668 <app_ota_write_flash_memory+0x160>
    break;
 8000662:	bf00      	nop
 8000664:	e000      	b.n	8000668 <app_ota_write_flash_memory+0x160>
  }
  default: break;
 8000666:	bf00      	nop
  }
}
 8000668:	3728      	adds	r7, #40	; 0x28
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	2000009c 	.word	0x2000009c
 8000674:	20000098 	.word	0x20000098
 8000678:	08008000 	.word	0x08008000

0800067c <app_ota_start_up_bootloader>:

void app_ota_start_up_bootloader(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
  bsp_uart_init();
 8000682:	f000 fce3 	bl	800104c <bsp_uart_init>

  uint32_t time_last = HAL_GetTick();
 8000686:	f001 f94d 	bl	8001924 <HAL_GetTick>
 800068a:	60b8      	str	r0, [r7, #8]
  /* wait for update firmware */
  while (HAL_GetTick() - time_last < 3000)
 800068c:	e03d      	b.n	800070a <app_ota_start_up_bootloader+0x8e>
  {
    if (flag_ota_update == TRUE && flag_size_flash == TRUE)
 800068e:	4b26      	ldr	r3, [pc, #152]	; (8000728 <app_ota_start_up_bootloader+0xac>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d139      	bne.n	800070a <app_ota_start_up_bootloader+0x8e>
 8000696:	4b25      	ldr	r3, [pc, #148]	; (800072c <app_ota_start_up_bootloader+0xb0>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d135      	bne.n	800070a <app_ota_start_up_bootloader+0x8e>
    {
      flag_earse_ok = FALSE;
 800069e:	4b24      	ldr	r3, [pc, #144]	; (8000730 <app_ota_start_up_bootloader+0xb4>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
      /* caculation number sector */
      uint8_t start_sector  = bsp_get_sector_from_address(ADDRESS_FIRMWARE_APPLICATION);
 80006a4:	4823      	ldr	r0, [pc, #140]	; (8000734 <app_ota_start_up_bootloader+0xb8>)
 80006a6:	f000 faf3 	bl	8000c90 <bsp_get_sector_from_address>
 80006aa:	4603      	mov	r3, r0
 80006ac:	73fb      	strb	r3, [r7, #15]
      uint8_t end_sector    = bsp_get_sector_from_address(ADDRESS_FIRMWARE_APPLICATION + size_current);
 80006ae:	4b22      	ldr	r3, [pc, #136]	; (8000738 <app_ota_start_up_bootloader+0xbc>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80006b6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fae8 	bl	8000c90 <bsp_get_sector_from_address>
 80006c0:	4603      	mov	r3, r0
 80006c2:	71fb      	strb	r3, [r7, #7]
      uint8_t number_sector = end_sector - start_sector + 1;
 80006c4:	79fa      	ldrb	r2, [r7, #7]
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	3301      	adds	r3, #1
 80006ce:	71bb      	strb	r3, [r7, #6]

      /* erase sector for write data */
      for (uint8_t i = 0; i < number_sector; i++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	73bb      	strb	r3, [r7, #14]
 80006d4:	e00d      	b.n	80006f2 <app_ota_start_up_bootloader+0x76>
      {
        bsp_flash_erase(bsp_get_address_from_sector(start_sector));
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 fb53 	bl	8000d84 <bsp_get_address_from_sector>
 80006de:	4603      	mov	r3, r0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fb9b 	bl	8000e1c <bsp_flash_erase>
        start_sector++;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	3301      	adds	r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
      for (uint8_t i = 0; i < number_sector; i++)
 80006ec:	7bbb      	ldrb	r3, [r7, #14]
 80006ee:	3301      	adds	r3, #1
 80006f0:	73bb      	strb	r3, [r7, #14]
 80006f2:	7bba      	ldrb	r2, [r7, #14]
 80006f4:	79bb      	ldrb	r3, [r7, #6]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d3ed      	bcc.n	80006d6 <app_ota_start_up_bootloader+0x5a>
      }
      flag_earse_ok = TRUE;
 80006fa:	4b0d      	ldr	r3, [pc, #52]	; (8000730 <app_ota_start_up_bootloader+0xb4>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	701a      	strb	r2, [r3, #0]
      while (flag_ota_complete == FALSE)
 8000700:	bf00      	nop
 8000702:	4b0e      	ldr	r3, [pc, #56]	; (800073c <app_ota_start_up_bootloader+0xc0>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d0fb      	beq.n	8000702 <app_ota_start_up_bootloader+0x86>
  while (HAL_GetTick() - time_last < 3000)
 800070a:	f001 f90b 	bl	8001924 <HAL_GetTick>
 800070e:	4602      	mov	r2, r0
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000718:	4293      	cmp	r3, r2
 800071a:	d9b8      	bls.n	800068e <app_ota_start_up_bootloader+0x12>
      {
      }
    }
  }
}
 800071c:	bf00      	nop
 800071e:	bf00      	nop
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000090 	.word	0x20000090
 800072c:	20000091 	.word	0x20000091
 8000730:	20000093 	.word	0x20000093
 8000734:	08008000 	.word	0x08008000
 8000738:	20000094 	.word	0x20000094
 800073c:	20000092 	.word	0x20000092

08000740 <app_ota_jump_to_firmware>:

void app_ota_jump_to_firmware(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
  bsp_uart_deinit_peripheral();
 8000746:	f000 fcd1 	bl	80010ec <bsp_uart_deinit_peripheral>
  HAL_RCC_DeInit();
 800074a:	f002 fd27 	bl	800319c <HAL_RCC_DeInit>

  SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk);
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <app_ota_jump_to_firmware+0x40>)
 8000750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000752:	4a0b      	ldr	r2, [pc, #44]	; (8000780 <app_ota_jump_to_firmware+0x40>)
 8000754:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8000758:	6253      	str	r3, [r2, #36]	; 0x24
  __set_MSP(*((volatile uint32_t *) ADDRESS_FIRMWARE_APPLICATION));
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <app_ota_jump_to_firmware+0x44>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f383 8808 	msr	MSP, r3
}
 8000766:	bf00      	nop
  uint32_t jump_address       = *((volatile uint32_t *) (ADDRESS_FIRMWARE_APPLICATION + 4));
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <app_ota_jump_to_firmware+0x48>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	60fb      	str	r3, [r7, #12]
  void (*reset_handler)(void) = (void *) jump_address;
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	60bb      	str	r3, [r7, #8]
  reset_handler();
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	4798      	blx	r3
}
 8000776:	bf00      	nop
 8000778:	3710      	adds	r7, #16
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00
 8000784:	08008000 	.word	0x08008000
 8000788:	08008004 	.word	0x08008004

0800078c <app_ota_parse_element>:

void app_ota_parse_element(uint8_t *des, uint8_t *buff, uint8_t length)
{
 800078c:	b480      	push	{r7}
 800078e:	b08f      	sub	sp, #60	; 0x3c
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	4613      	mov	r3, r2
 8000798:	71fb      	strb	r3, [r7, #7]
  uint8_t count_array = 0U;
 800079a:	2300      	movs	r3, #0
 800079c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t buffer_temp[32];

  /* convert data string to data hex and save to des buffer*/
  for (uint8_t count = 0U; count < length; count++)
 80007a0:	2300      	movs	r3, #0
 80007a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80007a6:	e05f      	b.n	8000868 <app_ota_parse_element+0xdc>
  {
    if (buff[count] >= '0' && buff[count] <= '9')
 80007a8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007ac:	68ba      	ldr	r2, [r7, #8]
 80007ae:	4413      	add	r3, r2
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b2f      	cmp	r3, #47	; 0x2f
 80007b4:	d914      	bls.n	80007e0 <app_ota_parse_element+0x54>
 80007b6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	4413      	add	r3, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b39      	cmp	r3, #57	; 0x39
 80007c2:	d80d      	bhi.n	80007e0 <app_ota_parse_element+0x54>
      buffer_temp[count] = buff[count] - 48;
 80007c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007c8:	68ba      	ldr	r2, [r7, #8]
 80007ca:	4413      	add	r3, r2
 80007cc:	781a      	ldrb	r2, [r3, #0]
 80007ce:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007d2:	3a30      	subs	r2, #48	; 0x30
 80007d4:	b2d2      	uxtb	r2, r2
 80007d6:	3338      	adds	r3, #56	; 0x38
 80007d8:	443b      	add	r3, r7
 80007da:	f803 2c24 	strb.w	r2, [r3, #-36]
 80007de:	e01a      	b.n	8000816 <app_ota_parse_element+0x8a>
    else if (buff[count] >= 'A' && buff[count] <= 'F')
 80007e0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	4413      	add	r3, r2
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b40      	cmp	r3, #64	; 0x40
 80007ec:	d942      	bls.n	8000874 <app_ota_parse_element+0xe8>
 80007ee:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007f2:	68ba      	ldr	r2, [r7, #8]
 80007f4:	4413      	add	r3, r2
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b46      	cmp	r3, #70	; 0x46
 80007fa:	d83b      	bhi.n	8000874 <app_ota_parse_element+0xe8>
      buffer_temp[count] = buff[count] - 65 + 10;
 80007fc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	4413      	add	r3, r2
 8000804:	781a      	ldrb	r2, [r3, #0]
 8000806:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800080a:	3a37      	subs	r2, #55	; 0x37
 800080c:	b2d2      	uxtb	r2, r2
 800080e:	3338      	adds	r3, #56	; 0x38
 8000810:	443b      	add	r3, r7
 8000812:	f803 2c24 	strb.w	r2, [r3, #-36]
    else
      return;
    if (count % 2 != 0)
 8000816:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b00      	cmp	r3, #0
 8000822:	d01c      	beq.n	800085e <app_ota_parse_element+0xd2>
    {
      des[count_array] = ((buffer_temp[count - 1] << 4) | (buffer_temp[count]));
 8000824:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000828:	3b01      	subs	r3, #1
 800082a:	3338      	adds	r3, #56	; 0x38
 800082c:	443b      	add	r3, r7
 800082e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000832:	011b      	lsls	r3, r3, #4
 8000834:	b25a      	sxtb	r2, r3
 8000836:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800083a:	3338      	adds	r3, #56	; 0x38
 800083c:	443b      	add	r3, r7
 800083e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000842:	b25b      	sxtb	r3, r3
 8000844:	4313      	orrs	r3, r2
 8000846:	b259      	sxtb	r1, r3
 8000848:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800084c:	68fa      	ldr	r2, [r7, #12]
 800084e:	4413      	add	r3, r2
 8000850:	b2ca      	uxtb	r2, r1
 8000852:	701a      	strb	r2, [r3, #0]
      count_array++;
 8000854:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000858:	3301      	adds	r3, #1
 800085a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  for (uint8_t count = 0U; count < length; count++)
 800085e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000862:	3301      	adds	r3, #1
 8000864:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000868:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	429a      	cmp	r2, r3
 8000870:	d39a      	bcc.n	80007a8 <app_ota_parse_element+0x1c>
 8000872:	e000      	b.n	8000876 <app_ota_parse_element+0xea>
      return;
 8000874:	bf00      	nop
    }
  }
}
 8000876:	373c      	adds	r7, #60	; 0x3c
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <app_ota_handle_data_receive>:

uint8_t app_ota_handle_data_receive(app_ota_hex_form_data_t *hex_data, uint8_t *data, uint16_t size)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	; 0x28
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	4613      	mov	r3, r2
 800088c:	80fb      	strh	r3, [r7, #6]
  uint8_t                   cal_check_sum = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  app_ota_field_hex_files_t state         = START_CODE;
 8000894:	2300      	movs	r3, #0
 8000896:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t                   buffer_save_data_hex[16];

  /* parse string to hex form data hex */
  for (uint8_t count = 0; count < size; count++)
 800089a:	2300      	movs	r3, #0
 800089c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80008a0:	e0e4      	b.n	8000a6c <app_ota_handle_data_receive+0x1ec>
  {
    switch (state)
 80008a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80008a6:	2b06      	cmp	r3, #6
 80008a8:	f200 80d9 	bhi.w	8000a5e <app_ota_handle_data_receive+0x1de>
 80008ac:	a201      	add	r2, pc, #4	; (adr r2, 80008b4 <app_ota_handle_data_receive+0x34>)
 80008ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b2:	bf00      	nop
 80008b4:	080008d1 	.word	0x080008d1
 80008b8:	080008eb 	.word	0x080008eb
 80008bc:	08000913 	.word	0x08000913
 80008c0:	08000941 	.word	0x08000941
 80008c4:	08000969 	.word	0x08000969
 80008c8:	080009cf 	.word	0x080009cf
 80008cc:	080009f1 	.word	0x080009f1
    {
    case START_CODE:
    {
      if (data[count] != ':')
 80008d0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008d4:	68ba      	ldr	r2, [r7, #8]
 80008d6:	4413      	add	r3, r2
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b3a      	cmp	r3, #58	; 0x3a
 80008dc:	d001      	beq.n	80008e2 <app_ota_handle_data_receive+0x62>
        return STATE_ERRORS;
 80008de:	2300      	movs	r3, #0
 80008e0:	e0cc      	b.n	8000a7c <app_ota_handle_data_receive+0x1fc>
      else
        state = BYTE_COUNT;
 80008e2:	2301      	movs	r3, #1
 80008e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 80008e8:	e0bb      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case BYTE_COUNT:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 80008ea:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	18d1      	adds	r1, r2, r3
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	2202      	movs	r2, #2
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff ff47 	bl	800078c <app_ota_parse_element>
      hex_data->byte_count = buffer_save_data_hex[0];
 80008fe:	7d3a      	ldrb	r2, [r7, #20]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	701a      	strb	r2, [r3, #0]
      count                = 2U;
 8000904:	2302      	movs	r3, #2
 8000906:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                = ADDRESS;
 800090a:	2302      	movs	r3, #2
 800090c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000910:	e0a7      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case ADDRESS:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 4U);
 8000912:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	18d1      	adds	r1, r2, r3
 800091a:	f107 0314 	add.w	r3, r7, #20
 800091e:	2204      	movs	r2, #4
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff33 	bl	800078c <app_ota_parse_element>
      hex_data->address[0] = buffer_save_data_hex[0];
 8000926:	7d3a      	ldrb	r2, [r7, #20]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	705a      	strb	r2, [r3, #1]
      hex_data->address[1] = buffer_save_data_hex[1];
 800092c:	7d7a      	ldrb	r2, [r7, #21]
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	709a      	strb	r2, [r3, #2]
      count                = 6U;
 8000932:	2306      	movs	r3, #6
 8000934:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                = RECORD_TYPE;
 8000938:	2303      	movs	r3, #3
 800093a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 800093e:	e090      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case RECORD_TYPE:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 8000940:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000944:	68ba      	ldr	r2, [r7, #8]
 8000946:	18d1      	adds	r1, r2, r3
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	2202      	movs	r2, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff1c 	bl	800078c <app_ota_parse_element>
      hex_data->record_type = buffer_save_data_hex[0];
 8000954:	7d3a      	ldrb	r2, [r7, #20]
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	70da      	strb	r2, [r3, #3]
      count                 = 8U;
 800095a:	2308      	movs	r3, #8
 800095c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                 = DATA;
 8000960:	2304      	movs	r3, #4
 8000962:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000966:	e07c      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case DATA:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], (hex_data->byte_count * 2U));
 8000968:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800096c:	68ba      	ldr	r2, [r7, #8]
 800096e:	18d1      	adds	r1, r2, r3
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff05 	bl	800078c <app_ota_parse_element>
      for (count = 0; count < hex_data->byte_count; count++)
 8000982:	2300      	movs	r3, #0
 8000984:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000988:	e010      	b.n	80009ac <app_ota_handle_data_receive+0x12c>
      {
        hex_data->data[count] = buffer_save_data_hex[count];
 800098a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800098e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000992:	3228      	adds	r2, #40	; 0x28
 8000994:	443a      	add	r2, r7
 8000996:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4413      	add	r3, r2
 800099e:	460a      	mov	r2, r1
 80009a0:	711a      	strb	r2, [r3, #4]
      for (count = 0; count < hex_data->byte_count; count++)
 80009a2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80009a6:	3301      	adds	r3, #1
 80009a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d3e8      	bcc.n	800098a <app_ota_handle_data_receive+0x10a>
      }
      count = 8U + (hex_data->byte_count * 2U);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	3304      	adds	r3, #4
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state = CHECKSUM;
 80009c6:	2305      	movs	r3, #5
 80009c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 80009cc:	e049      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case CHECKSUM:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 80009ce:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80009d2:	68ba      	ldr	r2, [r7, #8]
 80009d4:	18d1      	adds	r1, r2, r3
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	2202      	movs	r2, #2
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fed5 	bl	800078c <app_ota_parse_element>
      hex_data->check_sum = buffer_save_data_hex[0];
 80009e2:	7d3a      	ldrb	r2, [r7, #20]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	751a      	strb	r2, [r3, #20]
      state               = DONE;
 80009e8:	2306      	movs	r3, #6
 80009ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 80009ee:	e038      	b.n	8000a62 <app_ota_handle_data_receive+0x1e2>
    }
    case DONE:
    {
      /* check sum data hex */
      cal_check_sum = hex_data->byte_count + hex_data->address[0] + hex_data->address[1] + hex_data->record_type;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	781a      	ldrb	r2, [r3, #0]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	785b      	ldrb	r3, [r3, #1]
 80009f8:	4413      	add	r3, r2
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	789b      	ldrb	r3, [r3, #2]
 8000a00:	4413      	add	r3, r2
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	78db      	ldrb	r3, [r3, #3]
 8000a08:	4413      	add	r3, r2
 8000a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      for (count = 0; count < hex_data->byte_count; count++)
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a14:	e00e      	b.n	8000a34 <app_ota_handle_data_receive+0x1b4>
      {
        cal_check_sum += hex_data->data[count];
 8000a16:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	791a      	ldrb	r2, [r3, #4]
 8000a20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a24:	4413      	add	r3, r2
 8000a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      for (count = 0; count < hex_data->byte_count; count++)
 8000a2a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a2e:	3301      	adds	r3, #1
 8000a30:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d3ea      	bcc.n	8000a16 <app_ota_handle_data_receive+0x196>
      }
      cal_check_sum = ~cal_check_sum + 1U;
 8000a40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a44:	425b      	negs	r3, r3
 8000a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      if (cal_check_sum == hex_data->check_sum)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	7d1b      	ldrb	r3, [r3, #20]
 8000a4e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d101      	bne.n	8000a5a <app_ota_handle_data_receive+0x1da>
        return STATE_NO_ERRORS;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e010      	b.n	8000a7c <app_ota_handle_data_receive+0x1fc>
      else
        return STATE_ERRORS;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e00e      	b.n	8000a7c <app_ota_handle_data_receive+0x1fc>
    }
    default: return STATE_ERRORS;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e00c      	b.n	8000a7c <app_ota_handle_data_receive+0x1fc>
  for (uint8_t count = 0; count < size; count++)
 8000a62:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a66:	3301      	adds	r3, #1
 8000a68:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a6c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	88fa      	ldrh	r2, [r7, #6]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	f63f af14 	bhi.w	80008a2 <app_ota_handle_data_receive+0x22>
    }
  }
  return STATE_ERRORS;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3728      	adds	r7, #40	; 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <app_ota_handle_data_receive_dma>:

void app_ota_handle_data_receive_dma(UART_HandleTypeDef *huart, uint8_t *data, uint16_t size)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08c      	sub	sp, #48	; 0x30
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	80fb      	strh	r3, [r7, #6]
  app_ota_hex_form_data_t hex_data;
  uint8_t                *buff = data;
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	62bb      	str	r3, [r7, #40]	; 0x28
  switch (buff[0])
 8000a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	3b3a      	subs	r3, #58	; 0x3a
 8000a9c:	2b20      	cmp	r3, #32
 8000a9e:	f200 80c2 	bhi.w	8000c26 <app_ota_handle_data_receive_dma+0x1a2>
 8000aa2:	a201      	add	r2, pc, #4	; (adr r2, 8000aa8 <app_ota_handle_data_receive_dma+0x24>)
 8000aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa8:	08000bc1 	.word	0x08000bc1
 8000aac:	08000c27 	.word	0x08000c27
 8000ab0:	08000c27 	.word	0x08000c27
 8000ab4:	08000c27 	.word	0x08000c27
 8000ab8:	08000c27 	.word	0x08000c27
 8000abc:	08000c27 	.word	0x08000c27
 8000ac0:	08000c27 	.word	0x08000c27
 8000ac4:	08000c27 	.word	0x08000c27
 8000ac8:	08000c27 	.word	0x08000c27
 8000acc:	08000c27 	.word	0x08000c27
 8000ad0:	08000c27 	.word	0x08000c27
 8000ad4:	08000c27 	.word	0x08000c27
 8000ad8:	08000c27 	.word	0x08000c27
 8000adc:	08000c27 	.word	0x08000c27
 8000ae0:	08000c27 	.word	0x08000c27
 8000ae4:	08000c27 	.word	0x08000c27
 8000ae8:	08000c27 	.word	0x08000c27
 8000aec:	08000c27 	.word	0x08000c27
 8000af0:	08000c27 	.word	0x08000c27
 8000af4:	08000c27 	.word	0x08000c27
 8000af8:	08000c27 	.word	0x08000c27
 8000afc:	08000c27 	.word	0x08000c27
 8000b00:	08000c27 	.word	0x08000c27
 8000b04:	08000c27 	.word	0x08000c27
 8000b08:	08000c27 	.word	0x08000c27
 8000b0c:	08000b3d 	.word	0x08000b3d
 8000b10:	08000c27 	.word	0x08000c27
 8000b14:	08000b2d 	.word	0x08000b2d
 8000b18:	08000c27 	.word	0x08000c27
 8000b1c:	08000c27 	.word	0x08000c27
 8000b20:	08000ba9 	.word	0x08000ba9
 8000b24:	08000c27 	.word	0x08000c27
 8000b28:	08000c17 	.word	0x08000c17
  {
  /* flag ota update */
  case APP_OTA_UPDATE_FW:
  {
    flag_ota_update = TRUE;
 8000b2c:	4b43      	ldr	r3, [pc, #268]	; (8000c3c <app_ota_handle_data_receive_dma+0x1b8>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
    /* send confirm character */
    bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000b32:	4943      	ldr	r1, [pc, #268]	; (8000c40 <app_ota_handle_data_receive_dma+0x1bc>)
 8000b34:	4843      	ldr	r0, [pc, #268]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000b36:	f000 faa3 	bl	8001080 <bsp_uart_printf>
    break;
 8000b3a:	e077      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
  }
  /* flag check size flash memory */
  case APP_OTA_CHECK_SIZE_FLASH:
  {
    size_current  = 0;
 8000b3c:	4b42      	ldr	r3, [pc, #264]	; (8000c48 <app_ota_handle_data_receive_dma+0x1c4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
    uint8_t index = 1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    while (buff[index] != '\n')
 8000b48:	e014      	b.n	8000b74 <app_ota_handle_data_receive_dma+0xf0>
    {
      size_current = size_current * 10 + (buff[index] - 48);
 8000b4a:	4b3f      	ldr	r3, [pc, #252]	; (8000c48 <app_ota_handle_data_receive_dma+0x1c4>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	4413      	add	r3, r2
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	4619      	mov	r1, r3
 8000b58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b5e:	4413      	add	r3, r2
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	440b      	add	r3, r1
 8000b64:	3b30      	subs	r3, #48	; 0x30
 8000b66:	4a38      	ldr	r2, [pc, #224]	; (8000c48 <app_ota_handle_data_receive_dma+0x1c4>)
 8000b68:	6013      	str	r3, [r2, #0]
      index++;
 8000b6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b6e:	3301      	adds	r3, #1
 8000b70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    while (buff[index] != '\n')
 8000b74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b7a:	4413      	add	r3, r2
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b0a      	cmp	r3, #10
 8000b80:	d1e3      	bne.n	8000b4a <app_ota_handle_data_receive_dma+0xc6>
    }
    if (size_current > max_size_flash)
 8000b82:	4b31      	ldr	r3, [pc, #196]	; (8000c48 <app_ota_handle_data_receive_dma+0x1c4>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	4b31      	ldr	r3, [pc, #196]	; (8000c4c <app_ota_handle_data_receive_dma+0x1c8>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d904      	bls.n	8000b98 <app_ota_handle_data_receive_dma+0x114>
      /* send char cancel update because over size flash memory */
      bsp_uart_printf(USART_UD, APP_OTA_CANCEL_UPDATE);
 8000b8e:	4930      	ldr	r1, [pc, #192]	; (8000c50 <app_ota_handle_data_receive_dma+0x1cc>)
 8000b90:	482c      	ldr	r0, [pc, #176]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000b92:	f000 fa75 	bl	8001080 <bsp_uart_printf>
    {
      /* send confirm character */
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
      flag_size_flash = TRUE;
    }
    break;
 8000b96:	e049      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000b98:	4929      	ldr	r1, [pc, #164]	; (8000c40 <app_ota_handle_data_receive_dma+0x1bc>)
 8000b9a:	482a      	ldr	r0, [pc, #168]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000b9c:	f000 fa70 	bl	8001080 <bsp_uart_printf>
      flag_size_flash = TRUE;
 8000ba0:	4b2c      	ldr	r3, [pc, #176]	; (8000c54 <app_ota_handle_data_receive_dma+0x1d0>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	701a      	strb	r2, [r3, #0]
    break;
 8000ba6:	e041      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
  }
  /* flag ota start */
  case APP_OTA_UPDATE_START:
  {
    if (flag_earse_ok == TRUE)
 8000ba8:	4b2b      	ldr	r3, [pc, #172]	; (8000c58 <app_ota_handle_data_receive_dma+0x1d4>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d13c      	bne.n	8000c2a <app_ota_handle_data_receive_dma+0x1a6>
    {
      flag_earse_ok = FALSE;
 8000bb0:	4b29      	ldr	r3, [pc, #164]	; (8000c58 <app_ota_handle_data_receive_dma+0x1d4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
      /* send confirm character */
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000bb6:	4922      	ldr	r1, [pc, #136]	; (8000c40 <app_ota_handle_data_receive_dma+0x1bc>)
 8000bb8:	4822      	ldr	r0, [pc, #136]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000bba:	f000 fa61 	bl	8001080 <bsp_uart_printf>
    }
    break;
 8000bbe:	e034      	b.n	8000c2a <app_ota_handle_data_receive_dma+0x1a6>
  }
  /* ota data received */
  case ':':
  {
    /* check data correct ? */
    if ((app_ota_handle_data_receive(&hex_data, buff, size) == STATE_NO_ERRORS) && flag_ota_update && flag_size_flash)
 8000bc0:	88fa      	ldrh	r2, [r7, #6]
 8000bc2:	f107 0310 	add.w	r3, r7, #16
 8000bc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fe59 	bl	8000880 <app_ota_handle_data_receive>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d11a      	bne.n	8000c0a <app_ota_handle_data_receive_dma+0x186>
 8000bd4:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <app_ota_handle_data_receive_dma+0x1b8>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d016      	beq.n	8000c0a <app_ota_handle_data_receive_dma+0x186>
 8000bdc:	4b1d      	ldr	r3, [pc, #116]	; (8000c54 <app_ota_handle_data_receive_dma+0x1d0>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d012      	beq.n	8000c0a <app_ota_handle_data_receive_dma+0x186>
    {
      /* write data receive to flash memory */
      app_ota_write_flash_memory(&hex_data);
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fc8d 	bl	8000508 <app_ota_write_flash_memory>
      if (!address_write_flash)
 8000bee:	4b1b      	ldr	r3, [pc, #108]	; (8000c5c <app_ota_handle_data_receive_dma+0x1d8>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d104      	bne.n	8000c00 <app_ota_handle_data_receive_dma+0x17c>
        /* address write memory errors */
        bsp_uart_printf(USART_UD, APP_OTA_CANCEL_UPDATE);
 8000bf6:	4916      	ldr	r1, [pc, #88]	; (8000c50 <app_ota_handle_data_receive_dma+0x1cc>)
 8000bf8:	4812      	ldr	r0, [pc, #72]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000bfa:	f000 fa41 	bl	8001080 <bsp_uart_printf>
      if (!address_write_flash)
 8000bfe:	e009      	b.n	8000c14 <app_ota_handle_data_receive_dma+0x190>
      else
        /* data write successful */
        bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000c00:	490f      	ldr	r1, [pc, #60]	; (8000c40 <app_ota_handle_data_receive_dma+0x1bc>)
 8000c02:	4810      	ldr	r0, [pc, #64]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000c04:	f000 fa3c 	bl	8001080 <bsp_uart_printf>
      if (!address_write_flash)
 8000c08:	e004      	b.n	8000c14 <app_ota_handle_data_receive_dma+0x190>
    }
    else
      /* data receive miss or error */
      bsp_uart_printf(USART_UD, APP_OTA_RESEND_DATA);
 8000c0a:	4915      	ldr	r1, [pc, #84]	; (8000c60 <app_ota_handle_data_receive_dma+0x1dc>)
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000c0e:	f000 fa37 	bl	8001080 <bsp_uart_printf>
    break;
 8000c12:	e00b      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
 8000c14:	e00a      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
  }
  /* flag ota firmware update complete */
  case APP_OTA_UPDATE_FW_COMPLETE:
  {
    flag_ota_complete = TRUE;
 8000c16:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <app_ota_handle_data_receive_dma+0x1e0>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	701a      	strb	r2, [r3, #0]
    /* send confirm character */
    bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000c1c:	4908      	ldr	r1, [pc, #32]	; (8000c40 <app_ota_handle_data_receive_dma+0x1bc>)
 8000c1e:	4809      	ldr	r0, [pc, #36]	; (8000c44 <app_ota_handle_data_receive_dma+0x1c0>)
 8000c20:	f000 fa2e 	bl	8001080 <bsp_uart_printf>
    break;
 8000c24:	e002      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
  }
  default: break;
 8000c26:	bf00      	nop
 8000c28:	e000      	b.n	8000c2c <app_ota_handle_data_receive_dma+0x1a8>
    break;
 8000c2a:	bf00      	nop
  }
  free(buff);
 8000c2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000c2e:	f004 f8d3 	bl	8004dd8 <free>
}
 8000c32:	bf00      	nop
 8000c34:	3730      	adds	r7, #48	; 0x30
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000090 	.word	0x20000090
 8000c40:	08004ec4 	.word	0x08004ec4
 8000c44:	20000114 	.word	0x20000114
 8000c48:	20000094 	.word	0x20000094
 8000c4c:	20000000 	.word	0x20000000
 8000c50:	08004ec8 	.word	0x08004ec8
 8000c54:	20000091 	.word	0x20000091
 8000c58:	20000093 	.word	0x20000093
 8000c5c:	2000009c 	.word	0x2000009c
 8000c60:	08004ecc 	.word	0x08004ecc
 8000c64:	20000092 	.word	0x20000092

08000c68 <bsp_flash_unlock>:

/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void bsp_flash_unlock(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  FLASH->KEYR = KEY1;
 8000c6c:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <bsp_flash_unlock+0x1c>)
 8000c6e:	4a06      	ldr	r2, [pc, #24]	; (8000c88 <bsp_flash_unlock+0x20>)
 8000c70:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = KEY2;
 8000c72:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <bsp_flash_unlock+0x1c>)
 8000c74:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <bsp_flash_unlock+0x24>)
 8000c76:	605a      	str	r2, [r3, #4]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40023c00 	.word	0x40023c00
 8000c88:	45670123 	.word	0x45670123
 8000c8c:	cdef89ab 	.word	0xcdef89ab

08000c90 <bsp_get_sector_from_address>:

uint8_t bsp_get_sector_from_address(uint32_t start_address)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint8_t sector_number = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	73fb      	strb	r3, [r7, #15]
  if ((start_address >= 0x08000000) && (start_address < 0x08003FFF))
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000ca2:	d306      	bcc.n	8000cb2 <bsp_get_sector_from_address+0x22>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a2c      	ldr	r2, [pc, #176]	; (8000d58 <bsp_get_sector_from_address+0xc8>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d802      	bhi.n	8000cb2 <bsp_get_sector_from_address+0x22>
    sector_number = BSP_FLASH_SECTOR_0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	73fb      	strb	r3, [r7, #15]
 8000cb0:	e04b      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08004000) && (start_address < 0x08007FFF))
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a29      	ldr	r2, [pc, #164]	; (8000d5c <bsp_get_sector_from_address+0xcc>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d306      	bcc.n	8000cc8 <bsp_get_sector_from_address+0x38>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a28      	ldr	r2, [pc, #160]	; (8000d60 <bsp_get_sector_from_address+0xd0>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d802      	bhi.n	8000cc8 <bsp_get_sector_from_address+0x38>
    sector_number = BSP_FLASH_SECTOR_1;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e040      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08008000) && (start_address < 0x0800BFFF))
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a26      	ldr	r2, [pc, #152]	; (8000d64 <bsp_get_sector_from_address+0xd4>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d306      	bcc.n	8000cde <bsp_get_sector_from_address+0x4e>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a25      	ldr	r2, [pc, #148]	; (8000d68 <bsp_get_sector_from_address+0xd8>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d802      	bhi.n	8000cde <bsp_get_sector_from_address+0x4e>
    sector_number = BSP_FLASH_SECTOR_2;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	73fb      	strb	r3, [r7, #15]
 8000cdc:	e035      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x0800C000) && (start_address < 0x0800FFFF))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a22      	ldr	r2, [pc, #136]	; (8000d6c <bsp_get_sector_from_address+0xdc>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d306      	bcc.n	8000cf4 <bsp_get_sector_from_address+0x64>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4a21      	ldr	r2, [pc, #132]	; (8000d70 <bsp_get_sector_from_address+0xe0>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d202      	bcs.n	8000cf4 <bsp_get_sector_from_address+0x64>
    sector_number = BSP_FLASH_SECTOR_3;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	e02a      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08010000) && (start_address < 0x0801FFFF))
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a1e      	ldr	r2, [pc, #120]	; (8000d70 <bsp_get_sector_from_address+0xe0>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d906      	bls.n	8000d0a <bsp_get_sector_from_address+0x7a>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a1d      	ldr	r2, [pc, #116]	; (8000d74 <bsp_get_sector_from_address+0xe4>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d202      	bcs.n	8000d0a <bsp_get_sector_from_address+0x7a>
    sector_number = BSP_FLASH_SECTOR_4;
 8000d04:	2304      	movs	r3, #4
 8000d06:	73fb      	strb	r3, [r7, #15]
 8000d08:	e01f      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08020000) && (start_address < 0x0803FFFF))
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4a19      	ldr	r2, [pc, #100]	; (8000d74 <bsp_get_sector_from_address+0xe4>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d906      	bls.n	8000d20 <bsp_get_sector_from_address+0x90>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4a18      	ldr	r2, [pc, #96]	; (8000d78 <bsp_get_sector_from_address+0xe8>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d202      	bcs.n	8000d20 <bsp_get_sector_from_address+0x90>
    sector_number = BSP_FLASH_SECTOR_5;
 8000d1a:	2305      	movs	r3, #5
 8000d1c:	73fb      	strb	r3, [r7, #15]
 8000d1e:	e014      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08040000) && (start_address < 0x0805FFFF))
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a15      	ldr	r2, [pc, #84]	; (8000d78 <bsp_get_sector_from_address+0xe8>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d906      	bls.n	8000d36 <bsp_get_sector_from_address+0xa6>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a14      	ldr	r2, [pc, #80]	; (8000d7c <bsp_get_sector_from_address+0xec>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d202      	bcs.n	8000d36 <bsp_get_sector_from_address+0xa6>
    sector_number = BSP_FLASH_SECTOR_6;
 8000d30:	2306      	movs	r3, #6
 8000d32:	73fb      	strb	r3, [r7, #15]
 8000d34:	e009      	b.n	8000d4a <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08060000) && (start_address < 0x0807FFFF))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <bsp_get_sector_from_address+0xec>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d905      	bls.n	8000d4a <bsp_get_sector_from_address+0xba>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a0f      	ldr	r2, [pc, #60]	; (8000d80 <bsp_get_sector_from_address+0xf0>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d201      	bcs.n	8000d4a <bsp_get_sector_from_address+0xba>
    sector_number = BSP_FLASH_SECTOR_7;
 8000d46:	2307      	movs	r3, #7
 8000d48:	73fb      	strb	r3, [r7, #15]
  return sector_number;
 8000d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	08003ffe 	.word	0x08003ffe
 8000d5c:	08004000 	.word	0x08004000
 8000d60:	08007ffe 	.word	0x08007ffe
 8000d64:	08008000 	.word	0x08008000
 8000d68:	0800bffe 	.word	0x0800bffe
 8000d6c:	0800c000 	.word	0x0800c000
 8000d70:	0800ffff 	.word	0x0800ffff
 8000d74:	0801ffff 	.word	0x0801ffff
 8000d78:	0803ffff 	.word	0x0803ffff
 8000d7c:	0805ffff 	.word	0x0805ffff
 8000d80:	0807ffff 	.word	0x0807ffff

08000d84 <bsp_get_address_from_sector>:

uint32_t bsp_get_address_from_sector(uint8_t sector_number)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
  uint32_t address_sector = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
  if (sector_number == BSP_FLASH_SECTOR_0)
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d103      	bne.n	8000da0 <bsp_get_address_from_sector+0x1c>
    address_sector = 0x08000000;
 8000d98:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	e028      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_1)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d102      	bne.n	8000dac <bsp_get_address_from_sector+0x28>
    address_sector = 0x08004000;
 8000da6:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <bsp_get_address_from_sector+0x7c>)
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	e022      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_2)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d102      	bne.n	8000db8 <bsp_get_address_from_sector+0x34>
    address_sector = 0x08008000;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <bsp_get_address_from_sector+0x80>)
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	e01c      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_3)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2b03      	cmp	r3, #3
 8000dbc:	d102      	bne.n	8000dc4 <bsp_get_address_from_sector+0x40>
    address_sector = 0x0800C000;
 8000dbe:	4b12      	ldr	r3, [pc, #72]	; (8000e08 <bsp_get_address_from_sector+0x84>)
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	e016      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_4)
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	d102      	bne.n	8000dd0 <bsp_get_address_from_sector+0x4c>
    address_sector = 0x08010000;
 8000dca:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <bsp_get_address_from_sector+0x88>)
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	e010      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_5)
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	2b05      	cmp	r3, #5
 8000dd4:	d102      	bne.n	8000ddc <bsp_get_address_from_sector+0x58>
    address_sector = 0x08020000;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <bsp_get_address_from_sector+0x8c>)
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	e00a      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_6)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	2b06      	cmp	r3, #6
 8000de0:	d102      	bne.n	8000de8 <bsp_get_address_from_sector+0x64>
    address_sector = 0x08040000;
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <bsp_get_address_from_sector+0x90>)
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	e004      	b.n	8000df2 <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_7)
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	2b07      	cmp	r3, #7
 8000dec:	d101      	bne.n	8000df2 <bsp_get_address_from_sector+0x6e>
    address_sector = 0x08060000;
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <bsp_get_address_from_sector+0x94>)
 8000df0:	60fb      	str	r3, [r7, #12]
  return address_sector;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	08004000 	.word	0x08004000
 8000e04:	08008000 	.word	0x08008000
 8000e08:	0800c000 	.word	0x0800c000
 8000e0c:	08010000 	.word	0x08010000
 8000e10:	08020000 	.word	0x08020000
 8000e14:	08040000 	.word	0x08040000
 8000e18:	08060000 	.word	0x08060000

08000e1c <bsp_flash_erase>:

bsp_flash_status_t bsp_flash_erase(uint32_t start_address)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t time_out = BSP_FLASH_TIMEOUT;
 8000e24:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000e28:	60fb      	str	r3, [r7, #12]
  /* Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH CR register */
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000e2a:	e007      	b.n	8000e3c <bsp_flash_erase+0x20>
  {
    if (--time_out == 0x00)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d101      	bne.n	8000e3c <bsp_flash_erase+0x20>
    {
      return bsp_flash_status_errors;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	e064      	b.n	8000f06 <bsp_flash_erase+0xea>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000e3c:	4b34      	ldr	r3, [pc, #208]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e48:	d102      	bne.n	8000e50 <bsp_flash_erase+0x34>
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1ed      	bne.n	8000e2c <bsp_flash_erase+0x10>
    }
  }
  /* Wating for Bsy bit */
  /* Check unlock sequences */
  if ((FLASH->CR & FLASH_CR_LOCK) == FLASH_CR_LOCK)
 8000e50:	4b2f      	ldr	r3, [pc, #188]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e52:	691b      	ldr	r3, [r3, #16]
 8000e54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000e58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e5c:	d101      	bne.n	8000e62 <bsp_flash_erase+0x46>
  {
    bsp_flash_unlock();
 8000e5e:	f7ff ff03 	bl	8000c68 <bsp_flash_unlock>
  }
  FLASH->CR |= FLASH_PSIZE_WORD;
 8000e62:	4b2b      	ldr	r3, [pc, #172]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	4a2a      	ldr	r2, [pc, #168]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e6c:	6113      	str	r3, [r2, #16]
  /* Set the SER bit in the FLASH_CR register */
  FLASH->CR |= FLASH_CR_SER;
 8000e6e:	4b28      	ldr	r3, [pc, #160]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e70:	691b      	ldr	r3, [r3, #16]
 8000e72:	4a27      	ldr	r2, [pc, #156]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	6113      	str	r3, [r2, #16]
  /* Program the FLASH_CR register to select a sector_number to erase */
  FLASH->CR |= bsp_get_sector_from_address(start_address) << 3;
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ff08 	bl	8000c90 <bsp_get_sector_from_address>
 8000e80:	4603      	mov	r3, r0
 8000e82:	00da      	lsls	r2, r3, #3
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	4611      	mov	r1, r2
 8000e8a:	4a21      	ldr	r2, [pc, #132]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e8c:	430b      	orrs	r3, r1
 8000e8e:	6113      	str	r3, [r2, #16]
  /* Set the STRT bit in the FLASH CR register */
  FLASH->CR |= FLASH_CR_STRT;
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	4a1e      	ldr	r2, [pc, #120]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000e96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e9a:	6113      	str	r3, [r2, #16]
  /* Wait for the BSY bit to be reset */
  time_out = BSP_FLASH_TIMEOUT;
 8000e9c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000ea0:	60fb      	str	r3, [r7, #12]
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000ea2:	e007      	b.n	8000eb4 <bsp_flash_erase+0x98>
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d101      	bne.n	8000eb4 <bsp_flash_erase+0x98>
    {
      return bsp_flash_status_errors;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e028      	b.n	8000f06 <bsp_flash_erase+0xea>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000eb4:	4b16      	ldr	r3, [pc, #88]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ebc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ec0:	d102      	bne.n	8000ec8 <bsp_flash_erase+0xac>
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d1ed      	bne.n	8000ea4 <bsp_flash_erase+0x88>
    }
  }
  /* Check FLASH End of Operation flag  */
  if ((FLASH->SR & FLASH_FLAG_EOP) != RESET)
 8000ec8:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	f003 0301 	and.w	r3, r3, #1
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d005      	beq.n	8000ee0 <bsp_flash_erase+0xc4>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->SR &= ~FLASH_FLAG_EOP;
 8000ed4:	4b0e      	ldr	r3, [pc, #56]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000eda:	f023 0301 	bic.w	r3, r3, #1
 8000ede:	60d3      	str	r3, [r2, #12]
  }
  /* Clear SER bit in the FLASH_CR register */
  FLASH->CR &= FLASH_CR_SER;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000ee2:	691b      	ldr	r3, [r3, #16]
 8000ee4:	4a0a      	ldr	r2, [pc, #40]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	6113      	str	r3, [r2, #16]
  /* Clear STRT bit in the FLASH CR register */
  FLASH->CR &= FLASH_CR_STRT;
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000eee:	691b      	ldr	r3, [r3, #16]
 8000ef0:	4a07      	ldr	r2, [pc, #28]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ef6:	6113      	str	r3, [r2, #16]
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <bsp_flash_erase+0xf4>)
 8000efe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f02:	6113      	str	r3, [r2, #16]
  return bsp_flash_status_ok;
 8000f04:	2301      	movs	r3, #1
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023c00 	.word	0x40023c00

08000f14 <bsp_flash_write>:

bsp_flash_status_t bsp_flash_write(volatile uint32_t start_address, uint32_t *buffer_write, uint32_t length)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  uint32_t count    = 0u;
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]
  uint32_t time_out = BSP_FLASH_TIMEOUT;
 8000f24:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000f28:	613b      	str	r3, [r7, #16]
  /* Check input parameters */
  if ((buffer_write == 0u) || (length == 0u))
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <bsp_flash_write+0x22>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d109      	bne.n	8000f4a <bsp_flash_write+0x36>
  {
    return bsp_flash_status_errors;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e05d      	b.n	8000ff6 <bsp_flash_write+0xe2>
  }
  /* Check thet no Flash memory ope ration is ongoing by checking the BSY bit in the FLASH_CR register*/
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <bsp_flash_write+0x36>
    {
      return bsp_flash_status_errors;
 8000f46:	2300      	movs	r3, #0
 8000f48:	e055      	b.n	8000ff6 <bsp_flash_write+0xe2>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <bsp_flash_write+0xec>)
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f56:	d102      	bne.n	8000f5e <bsp_flash_write+0x4a>
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1ed      	bne.n	8000f3a <bsp_flash_write+0x26>
    }
  }
  /* Check unlock sequences */
  if ((FLASH->CR & FLASH_CR_LOCK) == FLASH_CR_LOCK)
 8000f5e:	4b28      	ldr	r3, [pc, #160]	; (8001000 <bsp_flash_write+0xec>)
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f6a:	d101      	bne.n	8000f70 <bsp_flash_write+0x5c>
  {
    bsp_flash_unlock();
 8000f6c:	f7ff fe7c 	bl	8000c68 <bsp_flash_unlock>
  }
  FLASH->CR |= FLASH_PSIZE_WORD;
 8000f70:	4b23      	ldr	r3, [pc, #140]	; (8001000 <bsp_flash_write+0xec>)
 8000f72:	691b      	ldr	r3, [r3, #16]
 8000f74:	4a22      	ldr	r2, [pc, #136]	; (8001000 <bsp_flash_write+0xec>)
 8000f76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f7a:	6113      	str	r3, [r2, #16]
  /* Write FLASH CR_PG to 1 */
  FLASH->CR |= FLASH_CR_PG;
 8000f7c:	4b20      	ldr	r3, [pc, #128]	; (8001000 <bsp_flash_write+0xec>)
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	4a1f      	ldr	r2, [pc, #124]	; (8001000 <bsp_flash_write+0xec>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6113      	str	r3, [r2, #16]
  /* Perform word write at the desired address */
  for (count = 0; count < length; count++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
 8000f8c:	e00c      	b.n	8000fa8 <bsp_flash_write+0x94>
  {
    *(__IO uint32_t *) (start_address + count * 4u) = *(uint32_t *) (buffer_write + count);
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	4413      	add	r3, r2
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	0091      	lsls	r1, r2, #2
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	440a      	add	r2, r1
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	6013      	str	r3, [r2, #0]
  for (count = 0; count < length; count++)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d3ee      	bcc.n	8000f8e <bsp_flash_write+0x7a>
  }
  /* Wait for the BSY bit to be reset */
  time_out = BSP_FLASH_TIMEOUT;
 8000fb0:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000fb4:	613b      	str	r3, [r7, #16]
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000fb6:	e007      	b.n	8000fc8 <bsp_flash_write+0xb4>
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d101      	bne.n	8000fc8 <bsp_flash_write+0xb4>
    {
      return bsp_flash_status_errors;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	e016      	b.n	8000ff6 <bsp_flash_write+0xe2>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <bsp_flash_write+0xec>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fd4:	d102      	bne.n	8000fdc <bsp_flash_write+0xc8>
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1ed      	bne.n	8000fb8 <bsp_flash_write+0xa4>
    }
  }
  /* Clear PG bit in the FLASH CR register */
  FLASH->CR &= FLASH_CR_PG;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <bsp_flash_write+0xec>)
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	4a07      	ldr	r2, [pc, #28]	; (8001000 <bsp_flash_write+0xec>)
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	6113      	str	r3, [r2, #16]
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <bsp_flash_write+0xec>)
 8000fea:	691b      	ldr	r3, [r3, #16]
 8000fec:	4a04      	ldr	r2, [pc, #16]	; (8001000 <bsp_flash_write+0xec>)
 8000fee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff2:	6113      	str	r3, [r2, #16]
  return bsp_flash_status_ok;
 8000ff4:	2301      	movs	r3, #1
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023c00 	.word	0x40023c00

08001004 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db12      	blt.n	800103c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	490a      	ldr	r1, [pc, #40]	; (8001048 <__NVIC_DisableIRQ+0x44>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	3320      	adds	r3, #32
 800102c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001030:	f3bf 8f4f 	dsb	sy
}
 8001034:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001036:	f3bf 8f6f 	isb	sy
}
 800103a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000e100 	.word	0xe000e100

0800104c <bsp_uart_init>:

/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void bsp_uart_init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* Init UART */
  buffer_save_data_handle = rx_buffer;
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <bsp_uart_init+0x20>)
 8001052:	4a07      	ldr	r2, [pc, #28]	; (8001070 <bsp_uart_init+0x24>)
 8001054:	601a      	str	r2, [r3, #0]
  bsp_uart_dma_unregister_callback(&hdma_usart1_rx, HAL_DMA_XFER_HALFCPLT_CB_ID);
 8001056:	2101      	movs	r1, #1
 8001058:	4806      	ldr	r0, [pc, #24]	; (8001074 <bsp_uart_init+0x28>)
 800105a:	f000 f837 	bl	80010cc <bsp_uart_dma_unregister_callback>
  /* receive data uart dma */
  bsp_uart_receive_to_idle_dma(&huart1, data_receive_dma, RX_BUFFER_SIZE);
 800105e:	2232      	movs	r2, #50	; 0x32
 8001060:	4905      	ldr	r1, [pc, #20]	; (8001078 <bsp_uart_init+0x2c>)
 8001062:	4806      	ldr	r0, [pc, #24]	; (800107c <bsp_uart_init+0x30>)
 8001064:	f000 f81c 	bl	80010a0 <bsp_uart_receive_to_idle_dma>
}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}
 800106c:	2000010c 	.word	0x2000010c
 8001070:	200000d8 	.word	0x200000d8
 8001074:	2000019c 	.word	0x2000019c
 8001078:	200000a4 	.word	0x200000a4
 800107c:	20000114 	.word	0x20000114

08001080 <bsp_uart_printf>:

void bsp_uart_printf(UART_HandleTypeDef *huart, uint8_t *string)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  HAL_UART_Transmit(huart, string, sizeof(string), TIME_OUT_TRANSMIT_UART);
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	2204      	movs	r2, #4
 8001090:	6839      	ldr	r1, [r7, #0]
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f002 fc94 	bl	80039c0 <HAL_UART_Transmit>
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <bsp_uart_receive_to_idle_dma>:

void bsp_uart_receive_to_idle_dma(UART_HandleTypeDef *huart, uint8_t *data, uint16_t size)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	4613      	mov	r3, r2
 80010ac:	80fb      	strh	r3, [r7, #6]
  if (HAL_OK != HAL_UARTEx_ReceiveToIdle_DMA(huart, data, size))
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	461a      	mov	r2, r3
 80010b2:	68b9      	ldr	r1, [r7, #8]
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f002 fd15 	bl	8003ae4 <HAL_UARTEx_ReceiveToIdle_DMA>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <bsp_uart_receive_to_idle_dma+0x24>
  {
    Error_Handler();
 80010c0:	f000 fa2e 	bl	8001520 <Error_Handler>
  }
}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <bsp_uart_dma_unregister_callback>:

void bsp_uart_dma_unregister_callback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	70fb      	strb	r3, [r7, #3]
  HAL_DMA_UnRegisterCallback(hdma, CallbackID);
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	4619      	mov	r1, r3
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f001 f8f1 	bl	80022c4 <HAL_DMA_UnRegisterCallback>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <bsp_uart_deinit_peripheral>:

void bsp_uart_deinit_peripheral(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  NVIC_DisableIRQ(USART1_IRQn);
 80010f0:	2025      	movs	r0, #37	; 0x25
 80010f2:	f7ff ff87 	bl	8001004 <__NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(DMA2_Stream2_IRQn);
 80010f6:	203a      	movs	r0, #58	; 0x3a
 80010f8:	f000 fd49 	bl	8001b8e <HAL_NVIC_DisableIRQ>

  HAL_UART_DeInit(&huart1);
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <bsp_uart_deinit_peripheral+0x28>)
 80010fe:	f002 fc30 	bl	8003962 <HAL_UART_DeInit>
  HAL_UART_DeInit(&huart2);
 8001102:	4805      	ldr	r0, [pc, #20]	; (8001118 <bsp_uart_deinit_peripheral+0x2c>)
 8001104:	f002 fc2d 	bl	8003962 <HAL_UART_DeInit>
  HAL_DMA_DeInit(&hdma_usart1_rx);
 8001108:	4804      	ldr	r0, [pc, #16]	; (800111c <bsp_uart_deinit_peripheral+0x30>)
 800110a:	f000 fe09 	bl	8001d20 <HAL_DMA_DeInit>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000114 	.word	0x20000114
 8001118:	20000158 	.word	0x20000158
 800111c:	2000019c 	.word	0x2000019c

08001120 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b096      	sub	sp, #88	; 0x58
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
  uint16_t number_char_receive;
  uint8_t  check_data_full[50];

  /* read data receive from dma */
  if ((huart->Instance == USART1))
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a63      	ldr	r2, [pc, #396]	; (80012c0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 8001132:	4293      	cmp	r3, r2
 8001134:	f040 80c1 	bne.w	80012ba <HAL_UARTEx_RxEventCallback+0x19a>
  {
    static uint16_t old_pos = 0;
    uint16_t        i;

    /* check data when dma transfer complete */
    if (g_flag_cplt_dma)
 8001138:	4b62      	ldr	r3, [pc, #392]	; (80012c4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d031      	beq.n	80011a4 <HAL_UARTEx_RxEventCallback+0x84>
    {
      g_flag_cplt_dma = FALSE;
 8001140:	4b60      	ldr	r3, [pc, #384]	; (80012c4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < size - old_pos; i++)
 8001146:	2300      	movs	r3, #0
 8001148:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 800114c:	e012      	b.n	8001174 <HAL_UARTEx_RxEventCallback+0x54>
      {
        check_data_full[i] = data_receive_dma[old_pos + i];
 800114e:	4b5e      	ldr	r3, [pc, #376]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	461a      	mov	r2, r3
 8001154:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001158:	441a      	add	r2, r3
 800115a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800115e:	495b      	ldr	r1, [pc, #364]	; (80012cc <HAL_UARTEx_RxEventCallback+0x1ac>)
 8001160:	5c8a      	ldrb	r2, [r1, r2]
 8001162:	3358      	adds	r3, #88	; 0x58
 8001164:	443b      	add	r3, r7
 8001166:	f803 2c38 	strb.w	r2, [r3, #-56]
      for (i = 0; i < size - old_pos; i++)
 800116a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800116e:	3301      	adds	r3, #1
 8001170:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001174:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	4953      	ldr	r1, [pc, #332]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800117c:	8809      	ldrh	r1, [r1, #0]
 800117e:	1a5b      	subs	r3, r3, r1
 8001180:	429a      	cmp	r2, r3
 8001182:	dbe4      	blt.n	800114e <HAL_UARTEx_RxEventCallback+0x2e>
      }
      app_ota_hex_form_data_t hex_data;
      /* check data form correct */
      if (app_ota_handle_data_receive(&hex_data, check_data_full, size - old_pos) == STATE_ERRORS)
 8001184:	4b50      	ldr	r3, [pc, #320]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	887a      	ldrh	r2, [r7, #2]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	b29a      	uxth	r2, r3
 800118e:	f107 0120 	add.w	r1, r7, #32
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fb72 	bl	8000880 <app_ota_handle_data_receive>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 808b 	beq.w	80012ba <HAL_UARTEx_RxEventCallback+0x19a>
        return;
    }

    /* check if new data */
    if (size != old_pos)
 80011a4:	4b48      	ldr	r3, [pc, #288]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	887a      	ldrh	r2, [r7, #2]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	f000 8082 	beq.w	80012b4 <HAL_UARTEx_RxEventCallback+0x194>
    {
      /* check wraps around index data */
      if (size > old_pos)
 80011b0:	4b45      	ldr	r3, [pc, #276]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	887a      	ldrh	r2, [r7, #2]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d923      	bls.n	8001202 <HAL_UARTEx_RxEventCallback+0xe2>
      {
        number_char_receive = size - old_pos;
 80011ba:	4b43      	ldr	r3, [pc, #268]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	887a      	ldrh	r2, [r7, #2]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        for (i = 0; i < number_char_receive; i++)
 80011c6:	2300      	movs	r3, #0
 80011c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80011cc:	e012      	b.n	80011f4 <HAL_UARTEx_RxEventCallback+0xd4>
        {
          /* read data from buffer dma */
          buffer_save_data_handle[i] = data_receive_dma[old_pos + i];
 80011ce:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	461a      	mov	r2, r3
 80011d4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80011d8:	441a      	add	r2, r3
 80011da:	4b3d      	ldr	r3, [pc, #244]	; (80012d0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80011dc:	6819      	ldr	r1, [r3, #0]
 80011de:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80011e2:	440b      	add	r3, r1
 80011e4:	4939      	ldr	r1, [pc, #228]	; (80012cc <HAL_UARTEx_RxEventCallback+0x1ac>)
 80011e6:	5c8a      	ldrb	r2, [r1, r2]
 80011e8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < number_char_receive; i++)
 80011ea:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80011ee:	3301      	adds	r3, #1
 80011f0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80011f4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80011f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d3e6      	bcc.n	80011ce <HAL_UARTEx_RxEventCallback+0xae>
 8001200:	e046      	b.n	8001290 <HAL_UARTEx_RxEventCallback+0x170>
        }
      }
      else
      {
        number_char_receive = RX_BUFFER_SIZE - old_pos;
 8001202:	4b31      	ldr	r3, [pc, #196]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 800120a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        for (i = 0; i < number_char_receive; i++)
 800120e:	2300      	movs	r3, #0
 8001210:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001214:	e012      	b.n	800123c <HAL_UARTEx_RxEventCallback+0x11c>
        {
          /* read data from buffer dma */
          buffer_save_data_handle[i] = data_receive_dma[old_pos + i];
 8001216:	4b2c      	ldr	r3, [pc, #176]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001218:	881b      	ldrh	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001220:	441a      	add	r2, r3
 8001222:	4b2b      	ldr	r3, [pc, #172]	; (80012d0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800122a:	440b      	add	r3, r1
 800122c:	4927      	ldr	r1, [pc, #156]	; (80012cc <HAL_UARTEx_RxEventCallback+0x1ac>)
 800122e:	5c8a      	ldrb	r2, [r1, r2]
 8001230:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < number_char_receive; i++)
 8001232:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001236:	3301      	adds	r3, #1
 8001238:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 800123c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001240:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001244:	429a      	cmp	r2, r3
 8001246:	d3e6      	bcc.n	8001216 <HAL_UARTEx_RxEventCallback+0xf6>
        }
        if (size > 0)
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d020      	beq.n	8001290 <HAL_UARTEx_RxEventCallback+0x170>
        {
          for (i = 0; i < size; i++)
 800124e:	2300      	movs	r3, #0
 8001250:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001254:	e011      	b.n	800127a <HAL_UARTEx_RxEventCallback+0x15a>
          {
            /* read data from buffer dma */
            buffer_save_data_handle[number_char_receive + i] = data_receive_dma[i];
 8001256:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800125a:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f8b7 0056 	ldrh.w	r0, [r7, #86]	; 0x56
 8001262:	f8b7 1054 	ldrh.w	r1, [r7, #84]	; 0x54
 8001266:	4401      	add	r1, r0
 8001268:	440b      	add	r3, r1
 800126a:	4918      	ldr	r1, [pc, #96]	; (80012cc <HAL_UARTEx_RxEventCallback+0x1ac>)
 800126c:	5c8a      	ldrb	r2, [r1, r2]
 800126e:	701a      	strb	r2, [r3, #0]
          for (i = 0; i < size; i++)
 8001270:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001274:	3301      	adds	r3, #1
 8001276:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 800127a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	429a      	cmp	r2, r3
 8001282:	d3e8      	bcc.n	8001256 <HAL_UARTEx_RxEventCallback+0x136>
          }
          number_char_receive += size;
 8001284:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	4413      	add	r3, r2
 800128c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        }
      }

#ifdef DEBUG
      bsp_uart_printf(&huart2, buffer_save_data_handle);
 8001290:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	480f      	ldr	r0, [pc, #60]	; (80012d4 <HAL_UARTEx_RxEventCallback+0x1b4>)
 8001298:	f7ff fef2 	bl	8001080 <bsp_uart_printf>
      bsp_uart_printf(&huart2, (uint8_t *) "\n");
 800129c:	490e      	ldr	r1, [pc, #56]	; (80012d8 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800129e:	480d      	ldr	r0, [pc, #52]	; (80012d4 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80012a0:	f7ff feee 	bl	8001080 <bsp_uart_printf>
#endif
      /* handle data read */
      app_ota_handle_data_receive_dma(huart, buffer_save_data_handle, number_char_receive);
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80012ac:	4619      	mov	r1, r3
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fbe8 	bl	8000a84 <app_ota_handle_data_receive_dma>
    }
    old_pos = size;
 80012b4:	4a04      	ldr	r2, [pc, #16]	; (80012c8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	8013      	strh	r3, [r2, #0]
  }
}
 80012ba:	3758      	adds	r7, #88	; 0x58
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40011000 	.word	0x40011000
 80012c4:	200000a0 	.word	0x200000a0
 80012c8:	20000110 	.word	0x20000110
 80012cc:	200000a4 	.word	0x200000a4
 80012d0:	2000010c 	.word	0x2000010c
 80012d4:	20000158 	.word	0x20000158
 80012d8:	08004ed0 	.word	0x08004ed0

080012dc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e0:	f000 faba 	bl	8001858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e4:	f000 f80e 	bl	8001304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e8:	f000 f8f2 	bl	80014d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ec:	f000 f8d0 	bl	8001490 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80012f0:	f000 f87a 	bl	80013e8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80012f4:	f000 f8a2 	bl	800143c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  app_ota_start_up_bootloader();
 80012f8:	f7ff f9c0 	bl	800067c <app_ota_start_up_bootloader>
  app_ota_jump_to_firmware();
 80012fc:	f7ff fa20 	bl	8000740 <app_ota_jump_to_firmware>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001300:	e7fe      	b.n	8001300 <main+0x24>
	...

08001304 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b094      	sub	sp, #80	; 0x50
 8001308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800130a:	f107 031c 	add.w	r3, r7, #28
 800130e:	2234      	movs	r2, #52	; 0x34
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f003 fd68 	bl	8004de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001318:	f107 0308 	add.w	r3, r7, #8
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001328:	2300      	movs	r3, #0
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	4b2c      	ldr	r3, [pc, #176]	; (80013e0 <SystemClock_Config+0xdc>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	4a2b      	ldr	r2, [pc, #172]	; (80013e0 <SystemClock_Config+0xdc>)
 8001332:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001336:	6413      	str	r3, [r2, #64]	; 0x40
 8001338:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <SystemClock_Config+0xdc>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001344:	2300      	movs	r3, #0
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4b26      	ldr	r3, [pc, #152]	; (80013e4 <SystemClock_Config+0xe0>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a25      	ldr	r2, [pc, #148]	; (80013e4 <SystemClock_Config+0xe0>)
 800134e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b23      	ldr	r3, [pc, #140]	; (80013e4 <SystemClock_Config+0xe0>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 8001360:	2302      	movs	r3, #2
 8001362:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 8001364:	2301      	movs	r3, #1
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001368:	2310      	movs	r3, #16
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 800136c:	2302      	movs	r3, #2
 800136e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 8001370:	2300      	movs	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM            = 8;
 8001374:	2308      	movs	r3, #8
 8001376:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN            = 180;
 8001378:	23b4      	movs	r3, #180	; 0xb4
 800137a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2;
 800137c:	2302      	movs	r3, #2
 800137e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ            = 2;
 8001380:	2302      	movs	r3, #2
 8001382:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR            = 2;
 8001384:	2302      	movs	r3, #2
 8001386:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4618      	mov	r0, r3
 800138e:	f001 fffd 	bl	800338c <HAL_RCC_OscConfig>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001398:	f000 f8c2 	bl	8001520 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800139c:	f001 fb64 	bl	8002a68 <HAL_PWREx_EnableOverDrive>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80013a6:	f000 f8bb 	bl	8001520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013aa:	230f      	movs	r3, #15
 80013ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 80013ae:	2302      	movs	r3, #2
 80013b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013c2:	f107 0308 	add.w	r3, r7, #8
 80013c6:	2105      	movs	r1, #5
 80013c8:	4618      	mov	r0, r3
 80013ca:	f001 fb9d 	bl	8002b08 <HAL_RCC_ClockConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80013d4:	f000 f8a4 	bl	8001520 <Error_Handler>
  }
}
 80013d8:	bf00      	nop
 80013da:	3750      	adds	r7, #80	; 0x50
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40007000 	.word	0x40007000

080013e8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance          = USART1;
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	; (8001438 <MX_USART1_UART_Init+0x50>)
 80013f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate     = 115200;
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 80013f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength   = UART_WORDLENGTH_8B;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits     = UART_STOPBITS_1;
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity       = UART_PARITY_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode         = UART_MODE_TX_RX;
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 800140e:	220c      	movs	r2, #12
 8001410:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001412:	4b08      	ldr	r3, [pc, #32]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001418:	4b06      	ldr	r3, [pc, #24]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <MX_USART1_UART_Init+0x4c>)
 8001420:	f002 fa52 	bl	80038c8 <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800142a:	f000 f879 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000114 	.word	0x20000114
 8001438:	40011000 	.word	0x40011000

0800143c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance          = USART2;
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001442:	4a12      	ldr	r2, [pc, #72]	; (800148c <MX_USART2_UART_Init+0x50>)
 8001444:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 115200;
 8001446:	4b10      	ldr	r3, [pc, #64]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001448:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800144c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX_RX;
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001462:	220c      	movs	r2, #12
 8001464:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001466:	4b08      	ldr	r3, [pc, #32]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001474:	f002 fa28 	bl	80038c8 <HAL_UART_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800147e:	f000 f84f 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000158 	.word	0x20000158
 800148c:	40004400 	.word	0x40004400

08001490 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <MX_DMA_Init+0x3c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a0b      	ldr	r2, [pc, #44]	; (80014cc <MX_DMA_Init+0x3c>)
 80014a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MX_DMA_Init+0x3c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2100      	movs	r1, #0
 80014b6:	203a      	movs	r0, #58	; 0x3a
 80014b8:	f000 fb3f 	bl	8001b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014bc:	203a      	movs	r0, #58	; 0x3a
 80014be:	f000 fb58 	bl	8001b72 <HAL_NVIC_EnableIRQ>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800

080014d0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <MX_GPIO_Init+0x4c>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a0f      	ldr	r2, [pc, #60]	; (800151c <MX_GPIO_Init+0x4c>)
 80014e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b0d      	ldr	r3, [pc, #52]	; (800151c <MX_GPIO_Init+0x4c>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <MX_GPIO_Init+0x4c>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a08      	ldr	r2, [pc, #32]	; (800151c <MX_GPIO_Init+0x4c>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <MX_GPIO_Init+0x4c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	683b      	ldr	r3, [r7, #0]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40023800 	.word	0x40023800

08001520 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001524:	b672      	cpsid	i
}
 8001526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001528:	e7fe      	b.n	8001528 <Error_Handler+0x8>
	...

0800152c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <HAL_MspInit+0x4c>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	4a0f      	ldr	r2, [pc, #60]	; (8001578 <HAL_MspInit+0x4c>)
 800153c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001540:	6453      	str	r3, [r2, #68]	; 0x44
 8001542:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <HAL_MspInit+0x4c>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <HAL_MspInit+0x4c>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	4a08      	ldr	r2, [pc, #32]	; (8001578 <HAL_MspInit+0x4c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	; 0x40
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <HAL_MspInit+0x4c>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08c      	sub	sp, #48	; 0x30
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a4e      	ldr	r2, [pc, #312]	; (80016d4 <HAL_UART_MspInit+0x158>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d164      	bne.n	8001668 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	4b4d      	ldr	r3, [pc, #308]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	4a4c      	ldr	r2, [pc, #304]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015a8:	f043 0310 	orr.w	r3, r3, #16
 80015ac:	6453      	str	r3, [r2, #68]	; 0x44
 80015ae:	4b4a      	ldr	r3, [pc, #296]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	4b46      	ldr	r3, [pc, #280]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a45      	ldr	r2, [pc, #276]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b43      	ldr	r3, [pc, #268]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015e8:	2307      	movs	r3, #7
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	4619      	mov	r1, r3
 80015f2:	483a      	ldr	r0, [pc, #232]	; (80016dc <HAL_UART_MspInit+0x160>)
 80015f4:	f000 ffb0 	bl	8002558 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80015f8:	4b39      	ldr	r3, [pc, #228]	; (80016e0 <HAL_UART_MspInit+0x164>)
 80015fa:	4a3a      	ldr	r2, [pc, #232]	; (80016e4 <HAL_UART_MspInit+0x168>)
 80015fc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80015fe:	4b38      	ldr	r3, [pc, #224]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001600:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001604:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001606:	4b36      	ldr	r3, [pc, #216]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800160c:	4b34      	ldr	r3, [pc, #208]	; (80016e0 <HAL_UART_MspInit+0x164>)
 800160e:	2200      	movs	r2, #0
 8001610:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001612:	4b33      	ldr	r3, [pc, #204]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001614:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001618:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800161a:	4b31      	ldr	r3, [pc, #196]	; (80016e0 <HAL_UART_MspInit+0x164>)
 800161c:	2200      	movs	r2, #0
 800161e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001620:	4b2f      	ldr	r3, [pc, #188]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001626:	4b2e      	ldr	r3, [pc, #184]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001628:	f44f 7280 	mov.w	r2, #256	; 0x100
 800162c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800162e:	4b2c      	ldr	r3, [pc, #176]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800163a:	4829      	ldr	r0, [pc, #164]	; (80016e0 <HAL_UART_MspInit+0x164>)
 800163c:	f000 fac2 	bl	8001bc4 <HAL_DMA_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001646:	f7ff ff6b 	bl	8001520 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a24      	ldr	r2, [pc, #144]	; (80016e0 <HAL_UART_MspInit+0x164>)
 800164e:	639a      	str	r2, [r3, #56]	; 0x38
 8001650:	4a23      	ldr	r2, [pc, #140]	; (80016e0 <HAL_UART_MspInit+0x164>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001656:	2200      	movs	r2, #0
 8001658:	2100      	movs	r1, #0
 800165a:	2025      	movs	r0, #37	; 0x25
 800165c:	f000 fa6d 	bl	8001b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001660:	2025      	movs	r0, #37	; 0x25
 8001662:	f000 fa86 	bl	8001b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001666:	e030      	b.n	80016ca <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a1e      	ldr	r2, [pc, #120]	; (80016e8 <HAL_UART_MspInit+0x16c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d12b      	bne.n	80016ca <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	4b18      	ldr	r3, [pc, #96]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	4a17      	ldr	r2, [pc, #92]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 800167c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001680:	6413      	str	r3, [r2, #64]	; 0x40
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <HAL_UART_MspInit+0x15c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016aa:	230c      	movs	r3, #12
 80016ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	2302      	movs	r3, #2
 80016b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b6:	2303      	movs	r3, #3
 80016b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ba:	2307      	movs	r3, #7
 80016bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <HAL_UART_MspInit+0x160>)
 80016c6:	f000 ff47 	bl	8002558 <HAL_GPIO_Init>
}
 80016ca:	bf00      	nop
 80016cc:	3730      	adds	r7, #48	; 0x30
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40011000 	.word	0x40011000
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020000 	.word	0x40020000
 80016e0:	2000019c 	.word	0x2000019c
 80016e4:	40026440 	.word	0x40026440
 80016e8:	40004400 	.word	0x40004400

080016ec <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a14      	ldr	r2, [pc, #80]	; (800174c <HAL_UART_MspDeInit+0x60>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d113      	bne.n	8001726 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80016fe:	4b14      	ldr	r3, [pc, #80]	; (8001750 <HAL_UART_MspDeInit+0x64>)
 8001700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001702:	4a13      	ldr	r2, [pc, #76]	; (8001750 <HAL_UART_MspDeInit+0x64>)
 8001704:	f023 0310 	bic.w	r3, r3, #16
 8001708:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800170a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800170e:	4811      	ldr	r0, [pc, #68]	; (8001754 <HAL_UART_MspDeInit+0x68>)
 8001710:	f001 f8b6 	bl	8002880 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fb01 	bl	8001d20 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800171e:	2025      	movs	r0, #37	; 0x25
 8001720:	f000 fa35 	bl	8001b8e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001724:	e00e      	b.n	8001744 <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <HAL_UART_MspDeInit+0x6c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d109      	bne.n	8001744 <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <HAL_UART_MspDeInit+0x64>)
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	4a06      	ldr	r2, [pc, #24]	; (8001750 <HAL_UART_MspDeInit+0x64>)
 8001736:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800173a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800173c:	210c      	movs	r1, #12
 800173e:	4805      	ldr	r0, [pc, #20]	; (8001754 <HAL_UART_MspDeInit+0x68>)
 8001740:	f001 f89e 	bl	8002880 <HAL_GPIO_DeInit>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40011000 	.word	0x40011000
 8001750:	40023800 	.word	0x40023800
 8001754:	40020000 	.word	0x40020000
 8001758:	40004400 	.word	0x40004400

0800175c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <NMI_Handler+0x4>

08001762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <HardFault_Handler+0x4>

08001768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <MemManage_Handler+0x4>

0800176e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <BusFault_Handler+0x4>

08001774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <UsageFault_Handler+0x4>

0800177a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a8:	f000 f8a8 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017b4:	4802      	ldr	r0, [pc, #8]	; (80017c0 <USART1_IRQHandler+0x10>)
 80017b6:	f002 f9fb 	bl	8003bb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000114 	.word	0x20000114

080017c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
  g_flag_cplt_dma = 1;
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <DMA2_Stream2_IRQHandler+0x14>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80017ce:	4803      	ldr	r0, [pc, #12]	; (80017dc <DMA2_Stream2_IRQHandler+0x18>)
 80017d0:	f000 fbee 	bl	8001fb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	200000a0 	.word	0x200000a0
 80017dc:	2000019c 	.word	0x2000019c

080017e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <SystemInit+0x20>)
 80017e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ea:	4a05      	ldr	r2, [pc, #20]	; (8001800 <SystemInit+0x20>)
 80017ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800183c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001808:	480d      	ldr	r0, [pc, #52]	; (8001840 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800180a:	490e      	ldr	r1, [pc, #56]	; (8001844 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800180c:	4a0e      	ldr	r2, [pc, #56]	; (8001848 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0b      	ldr	r2, [pc, #44]	; (800184c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001820:	4c0b      	ldr	r4, [pc, #44]	; (8001850 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800182e:	f7ff ffd7 	bl	80017e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001832:	f003 faad 	bl	8004d90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001836:	f7ff fd51 	bl	80012dc <main>
  bx  lr    
 800183a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800183c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001844:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001848:	08004f04 	.word	0x08004f04
  ldr r2, =_sbss
 800184c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001850:	20000208 	.word	0x20000208

08001854 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001854:	e7fe      	b.n	8001854 <ADC_IRQHandler>
	...

08001858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <HAL_Init+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0d      	ldr	r2, [pc, #52]	; (8001898 <HAL_Init+0x40>)
 8001862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001868:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <HAL_Init+0x40>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a0a      	ldr	r2, [pc, #40]	; (8001898 <HAL_Init+0x40>)
 800186e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <HAL_Init+0x40>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a07      	ldr	r2, [pc, #28]	; (8001898 <HAL_Init+0x40>)
 800187a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001880:	2003      	movs	r0, #3
 8001882:	f000 f94f 	bl	8001b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001886:	200f      	movs	r0, #15
 8001888:	f000 f808 	bl	800189c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800188c:	f7ff fe4e 	bl	800152c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40023c00 	.word	0x40023c00

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_InitTick+0x54>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <HAL_InitTick+0x58>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f975 	bl	8001baa <HAL_SYSTICK_Config>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00e      	b.n	80018e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d80a      	bhi.n	80018e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f000 f92f 	bl	8001b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4a06      	ldr	r2, [pc, #24]	; (80018f8 <HAL_InitTick+0x5c>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000004 	.word	0x20000004
 80018f4:	2000000c 	.word	0x2000000c
 80018f8:	20000008 	.word	0x20000008

080018fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_IncTick+0x20>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <HAL_IncTick+0x24>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4413      	add	r3, r2
 800190c:	4a04      	ldr	r2, [pc, #16]	; (8001920 <HAL_IncTick+0x24>)
 800190e:	6013      	str	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	2000000c 	.word	0x2000000c
 8001920:	200001fc 	.word	0x200001fc

08001924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return uwTick;
 8001928:	4b03      	ldr	r3, [pc, #12]	; (8001938 <HAL_GetTick+0x14>)
 800192a:	681b      	ldr	r3, [r3, #0]
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	200001fc 	.word	0x200001fc

0800193c <__NVIC_SetPriorityGrouping>:
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <__NVIC_SetPriorityGrouping+0x44>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001958:	4013      	ands	r3, r2
 800195a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001964:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800196e:	4a04      	ldr	r2, [pc, #16]	; (8001980 <__NVIC_SetPriorityGrouping+0x44>)
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	60d3      	str	r3, [r2, #12]
}
 8001974:	bf00      	nop
 8001976:	3714      	adds	r7, #20
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <__NVIC_GetPriorityGrouping>:
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001988:	4b04      	ldr	r3, [pc, #16]	; (800199c <__NVIC_GetPriorityGrouping+0x18>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	f003 0307 	and.w	r3, r3, #7
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_EnableIRQ>:
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	db0b      	blt.n	80019ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	f003 021f 	and.w	r2, r3, #31
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <__NVIC_EnableIRQ+0x38>)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	095b      	lsrs	r3, r3, #5
 80019c0:	2001      	movs	r0, #1
 80019c2:	fa00 f202 	lsl.w	r2, r0, r2
 80019c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000e100 	.word	0xe000e100

080019dc <__NVIC_DisableIRQ>:
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	db12      	blt.n	8001a14 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	f003 021f 	and.w	r2, r3, #31
 80019f4:	490a      	ldr	r1, [pc, #40]	; (8001a20 <__NVIC_DisableIRQ+0x44>)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	095b      	lsrs	r3, r3, #5
 80019fc:	2001      	movs	r0, #1
 80019fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001a02:	3320      	adds	r3, #32
 8001a04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a08:	f3bf 8f4f 	dsb	sy
}
 8001a0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a0e:	f3bf 8f6f 	isb	sy
}
 8001a12:	bf00      	nop
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	e000e100 	.word	0xe000e100

08001a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	6039      	str	r1, [r7, #0]
 8001a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	db0a      	blt.n	8001a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	490c      	ldr	r1, [pc, #48]	; (8001a70 <__NVIC_SetPriority+0x4c>)
 8001a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a42:	0112      	lsls	r2, r2, #4
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	440b      	add	r3, r1
 8001a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a4c:	e00a      	b.n	8001a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	4908      	ldr	r1, [pc, #32]	; (8001a74 <__NVIC_SetPriority+0x50>)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	3b04      	subs	r3, #4
 8001a5c:	0112      	lsls	r2, r2, #4
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	440b      	add	r3, r1
 8001a62:	761a      	strb	r2, [r3, #24]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	e000e100 	.word	0xe000e100
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b089      	sub	sp, #36	; 0x24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f1c3 0307 	rsb	r3, r3, #7
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	bf28      	it	cs
 8001a96:	2304      	movcs	r3, #4
 8001a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	2b06      	cmp	r3, #6
 8001aa0:	d902      	bls.n	8001aa8 <NVIC_EncodePriority+0x30>
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3b03      	subs	r3, #3
 8001aa6:	e000      	b.n	8001aaa <NVIC_EncodePriority+0x32>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	401a      	ands	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aca:	43d9      	mvns	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	4313      	orrs	r3, r2
         );
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3724      	adds	r7, #36	; 0x24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3b01      	subs	r3, #1
 8001aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001af0:	d301      	bcc.n	8001af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001af2:	2301      	movs	r3, #1
 8001af4:	e00f      	b.n	8001b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001af6:	4a0a      	ldr	r2, [pc, #40]	; (8001b20 <SysTick_Config+0x40>)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001afe:	210f      	movs	r1, #15
 8001b00:	f04f 30ff 	mov.w	r0, #4294967295
 8001b04:	f7ff ff8e 	bl	8001a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <SysTick_Config+0x40>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b0e:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <SysTick_Config+0x40>)
 8001b10:	2207      	movs	r2, #7
 8001b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	e000e010 	.word	0xe000e010

08001b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff ff05 	bl	800193c <__NVIC_SetPriorityGrouping>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	4603      	mov	r3, r0
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
 8001b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b4c:	f7ff ff1a 	bl	8001984 <__NVIC_GetPriorityGrouping>
 8001b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	68b9      	ldr	r1, [r7, #8]
 8001b56:	6978      	ldr	r0, [r7, #20]
 8001b58:	f7ff ff8e 	bl	8001a78 <NVIC_EncodePriority>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b62:	4611      	mov	r1, r2
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff5d 	bl	8001a24 <__NVIC_SetPriority>
}
 8001b6a:	bf00      	nop
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff ff0d 	bl	80019a0 <__NVIC_EnableIRQ>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	4603      	mov	r3, r0
 8001b96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff1d 	bl	80019dc <__NVIC_DisableIRQ>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ff94 	bl	8001ae0 <SysTick_Config>
 8001bb8:	4603      	mov	r3, r0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bd0:	f7ff fea8 	bl	8001924 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e099      	b.n	8001d14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0201 	bic.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c00:	e00f      	b.n	8001c22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c02:	f7ff fe8f 	bl	8001924 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b05      	cmp	r3, #5
 8001c0e:	d908      	bls.n	8001c22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2220      	movs	r2, #32
 8001c14:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2203      	movs	r2, #3
 8001c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e078      	b.n	8001d14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1e8      	bne.n	8001c02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <HAL_DMA_Init+0x158>)
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c6e:	697a      	ldr	r2, [r7, #20]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d107      	bne.n	8001c8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	4313      	orrs	r3, r2
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	f023 0307 	bic.w	r3, r3, #7
 8001ca2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d117      	bne.n	8001ce6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cba:	697a      	ldr	r2, [r7, #20]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00e      	beq.n	8001ce6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 fbc9 	bl	8002460 <DMA_CheckFifoParam>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d008      	beq.n	8001ce6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2240      	movs	r2, #64	; 0x40
 8001cd8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e016      	b.n	8001d14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 fb80 	bl	80023f4 <DMA_CalcBaseAndBitshift>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfc:	223f      	movs	r2, #63	; 0x3f
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	f010803f 	.word	0xf010803f

08001d20 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e050      	b.n	8001dd4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d101      	bne.n	8001d42 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e048      	b.n	8001dd4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0201 	bic.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2221      	movs	r2, #33	; 0x21
 8001d80:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 fb36 	bl	80023f4 <DMA_CalcBaseAndBitshift>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db4:	223f      	movs	r2, #63	; 0x3f
 8001db6:	409a      	lsls	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
 8001de8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d101      	bne.n	8001e02 <HAL_DMA_Start_IT+0x26>
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e040      	b.n	8001e84 <HAL_DMA_Start_IT+0xa8>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2201      	movs	r2, #1
 8001e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d12f      	bne.n	8001e76 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2200      	movs	r2, #0
 8001e22:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f000 fab4 	bl	8002398 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e34:	223f      	movs	r2, #63	; 0x3f
 8001e36:	409a      	lsls	r2, r3
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0216 	orr.w	r2, r2, #22
 8001e4a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d007      	beq.n	8001e64 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0208 	orr.w	r2, r2, #8
 8001e62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	e005      	b.n	8001e82 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e98:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e9a:	f7ff fd43 	bl	8001924 <HAL_GetTick>
 8001e9e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d008      	beq.n	8001ebe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e052      	b.n	8001f64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0216 	bic.w	r2, r2, #22
 8001ecc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	695a      	ldr	r2, [r3, #20]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001edc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d103      	bne.n	8001eee <HAL_DMA_Abort+0x62>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d007      	beq.n	8001efe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0208 	bic.w	r2, r2, #8
 8001efc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 0201 	bic.w	r2, r2, #1
 8001f0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f0e:	e013      	b.n	8001f38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f10:	f7ff fd08 	bl	8001924 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b05      	cmp	r3, #5
 8001f1c:	d90c      	bls.n	8001f38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2220      	movs	r2, #32
 8001f22:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2203      	movs	r2, #3
 8001f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e015      	b.n	8001f64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1e4      	bne.n	8001f10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4a:	223f      	movs	r2, #63	; 0x3f
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d004      	beq.n	8001f8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2280      	movs	r2, #128	; 0x80
 8001f84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e00c      	b.n	8001fa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2205      	movs	r2, #5
 8001f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0201 	bic.w	r2, r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fbc:	4b8e      	ldr	r3, [pc, #568]	; (80021f8 <HAL_DMA_IRQHandler+0x248>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a8e      	ldr	r2, [pc, #568]	; (80021fc <HAL_DMA_IRQHandler+0x24c>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0a9b      	lsrs	r3, r3, #10
 8001fc8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fda:	2208      	movs	r2, #8
 8001fdc:	409a      	lsls	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d01a      	beq.n	800201c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d013      	beq.n	800201c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 0204 	bic.w	r2, r2, #4
 8002002:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002008:	2208      	movs	r2, #8
 800200a:	409a      	lsls	r2, r3
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002014:	f043 0201 	orr.w	r2, r3, #1
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002020:	2201      	movs	r2, #1
 8002022:	409a      	lsls	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4013      	ands	r3, r2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d012      	beq.n	8002052 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00b      	beq.n	8002052 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203e:	2201      	movs	r2, #1
 8002040:	409a      	lsls	r2, r3
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204a:	f043 0202 	orr.w	r2, r3, #2
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002056:	2204      	movs	r2, #4
 8002058:	409a      	lsls	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4013      	ands	r3, r2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d012      	beq.n	8002088 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00b      	beq.n	8002088 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	2204      	movs	r2, #4
 8002076:	409a      	lsls	r2, r3
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	f043 0204 	orr.w	r2, r3, #4
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800208c:	2210      	movs	r2, #16
 800208e:	409a      	lsls	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d043      	beq.n	8002120 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d03c      	beq.n	8002120 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020aa:	2210      	movs	r2, #16
 80020ac:	409a      	lsls	r2, r3
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d018      	beq.n	80020f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d108      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d024      	beq.n	8002120 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	4798      	blx	r3
 80020de:	e01f      	b.n	8002120 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01b      	beq.n	8002120 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	4798      	blx	r3
 80020f0:	e016      	b.n	8002120 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d107      	bne.n	8002110 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0208 	bic.w	r2, r2, #8
 800210e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002124:	2220      	movs	r2, #32
 8002126:	409a      	lsls	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4013      	ands	r3, r2
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 808f 	beq.w	8002250 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 8087 	beq.w	8002250 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	2220      	movs	r2, #32
 8002148:	409a      	lsls	r2, r3
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b05      	cmp	r3, #5
 8002158:	d136      	bne.n	80021c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0216 	bic.w	r2, r2, #22
 8002168:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	695a      	ldr	r2, [r3, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002178:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	2b00      	cmp	r3, #0
 8002180:	d103      	bne.n	800218a <HAL_DMA_IRQHandler+0x1da>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002186:	2b00      	cmp	r3, #0
 8002188:	d007      	beq.n	800219a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f022 0208 	bic.w	r2, r2, #8
 8002198:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219e:	223f      	movs	r2, #63	; 0x3f
 80021a0:	409a      	lsls	r2, r3
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d07e      	beq.n	80022bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	4798      	blx	r3
        }
        return;
 80021c6:	e079      	b.n	80022bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d01d      	beq.n	8002212 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10d      	bne.n	8002200 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d031      	beq.n	8002250 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	4798      	blx	r3
 80021f4:	e02c      	b.n	8002250 <HAL_DMA_IRQHandler+0x2a0>
 80021f6:	bf00      	nop
 80021f8:	20000004 	.word	0x20000004
 80021fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002204:	2b00      	cmp	r3, #0
 8002206:	d023      	beq.n	8002250 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	4798      	blx	r3
 8002210:	e01e      	b.n	8002250 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10f      	bne.n	8002240 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f022 0210 	bic.w	r2, r2, #16
 800222e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002254:	2b00      	cmp	r3, #0
 8002256:	d032      	beq.n	80022be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d022      	beq.n	80022aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2205      	movs	r2, #5
 8002268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	3301      	adds	r3, #1
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	697a      	ldr	r2, [r7, #20]
 8002284:	429a      	cmp	r2, r3
 8002286:	d307      	bcc.n	8002298 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f2      	bne.n	800227c <HAL_DMA_IRQHandler+0x2cc>
 8002296:	e000      	b.n	800229a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002298:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d005      	beq.n	80022be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4798      	blx	r3
 80022ba:	e000      	b.n	80022be <HAL_DMA_IRQHandler+0x30e>
        return;
 80022bc:	bf00      	nop
    }
  }
}
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80022d0:	2300      	movs	r3, #0
 80022d2:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d101      	bne.n	80022e2 <HAL_DMA_UnRegisterCallback+0x1e>
 80022de:	2302      	movs	r3, #2
 80022e0:	e053      	b.n	800238a <HAL_DMA_UnRegisterCallback+0xc6>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d142      	bne.n	800237c <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 80022f6:	78fb      	ldrb	r3, [r7, #3]
 80022f8:	2b06      	cmp	r3, #6
 80022fa:	d83c      	bhi.n	8002376 <HAL_DMA_UnRegisterCallback+0xb2>
 80022fc:	a201      	add	r2, pc, #4	; (adr r2, 8002304 <HAL_DMA_UnRegisterCallback+0x40>)
 80022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002302:	bf00      	nop
 8002304:	08002321 	.word	0x08002321
 8002308:	08002329 	.word	0x08002329
 800230c:	08002331 	.word	0x08002331
 8002310:	08002339 	.word	0x08002339
 8002314:	08002341 	.word	0x08002341
 8002318:	08002349 	.word	0x08002349
 800231c:	08002351 	.word	0x08002351
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8002326:	e02b      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800232e:	e027      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8002336:	e023      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 800233e:	e01f      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8002346:	e01b      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 800234e:	e017      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8002374:	e004      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	73fb      	strb	r3, [r7, #15]
      break;
 800237a:	e001      	b.n	8002380 <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8002388:	7bfb      	ldrb	r3, [r7, #15]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3714      	adds	r7, #20
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop

08002398 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
 80023a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b40      	cmp	r3, #64	; 0x40
 80023c4:	d108      	bne.n	80023d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023d6:	e007      	b.n	80023e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68ba      	ldr	r2, [r7, #8]
 80023de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	60da      	str	r2, [r3, #12]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	3b10      	subs	r3, #16
 8002404:	4a14      	ldr	r2, [pc, #80]	; (8002458 <DMA_CalcBaseAndBitshift+0x64>)
 8002406:	fba2 2303 	umull	r2, r3, r2, r3
 800240a:	091b      	lsrs	r3, r3, #4
 800240c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800240e:	4a13      	ldr	r2, [pc, #76]	; (800245c <DMA_CalcBaseAndBitshift+0x68>)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d909      	bls.n	8002436 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800242a:	f023 0303 	bic.w	r3, r3, #3
 800242e:	1d1a      	adds	r2, r3, #4
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	659a      	str	r2, [r3, #88]	; 0x58
 8002434:	e007      	b.n	8002446 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800243e:	f023 0303 	bic.w	r3, r3, #3
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	aaaaaaab 	.word	0xaaaaaaab
 800245c:	08004eec 	.word	0x08004eec

08002460 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002470:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11f      	bne.n	80024ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b03      	cmp	r3, #3
 800247e:	d856      	bhi.n	800252e <DMA_CheckFifoParam+0xce>
 8002480:	a201      	add	r2, pc, #4	; (adr r2, 8002488 <DMA_CheckFifoParam+0x28>)
 8002482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002486:	bf00      	nop
 8002488:	08002499 	.word	0x08002499
 800248c:	080024ab 	.word	0x080024ab
 8002490:	08002499 	.word	0x08002499
 8002494:	0800252f 	.word	0x0800252f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d046      	beq.n	8002532 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a8:	e043      	b.n	8002532 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024b2:	d140      	bne.n	8002536 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024b8:	e03d      	b.n	8002536 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024c2:	d121      	bne.n	8002508 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b03      	cmp	r3, #3
 80024c8:	d837      	bhi.n	800253a <DMA_CheckFifoParam+0xda>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <DMA_CheckFifoParam+0x70>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024e1 	.word	0x080024e1
 80024d4:	080024e7 	.word	0x080024e7
 80024d8:	080024e1 	.word	0x080024e1
 80024dc:	080024f9 	.word	0x080024f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	73fb      	strb	r3, [r7, #15]
      break;
 80024e4:	e030      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d025      	beq.n	800253e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024f6:	e022      	b.n	800253e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002500:	d11f      	bne.n	8002542 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002506:	e01c      	b.n	8002542 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d903      	bls.n	8002516 <DMA_CheckFifoParam+0xb6>
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b03      	cmp	r3, #3
 8002512:	d003      	beq.n	800251c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002514:	e018      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	73fb      	strb	r3, [r7, #15]
      break;
 800251a:	e015      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002520:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00e      	beq.n	8002546 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
      break;
 800252c:	e00b      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 800252e:	bf00      	nop
 8002530:	e00a      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;
 8002532:	bf00      	nop
 8002534:	e008      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;
 8002536:	bf00      	nop
 8002538:	e006      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;
 800253a:	bf00      	nop
 800253c:	e004      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;
 800253e:	bf00      	nop
 8002540:	e002      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;   
 8002542:	bf00      	nop
 8002544:	e000      	b.n	8002548 <DMA_CheckFifoParam+0xe8>
      break;
 8002546:	bf00      	nop
    }
  } 
  
  return status; 
 8002548:	7bfb      	ldrb	r3, [r7, #15]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop

08002558 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002558:	b480      	push	{r7}
 800255a:	b089      	sub	sp, #36	; 0x24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800256a:	2300      	movs	r3, #0
 800256c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800256e:	2300      	movs	r3, #0
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	e165      	b.n	8002840 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002574:	2201      	movs	r2, #1
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	4013      	ands	r3, r2
 8002586:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	429a      	cmp	r2, r3
 800258e:	f040 8154 	bne.w	800283a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	2b01      	cmp	r3, #1
 800259c:	d005      	beq.n	80025aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d130      	bne.n	800260c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	2203      	movs	r2, #3
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4013      	ands	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e0:	2201      	movs	r2, #1
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4013      	ands	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	091b      	lsrs	r3, r3, #4
 80025f6:	f003 0201 	and.w	r2, r3, #1
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	4313      	orrs	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b03      	cmp	r3, #3
 8002616:	d017      	beq.n	8002648 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	2203      	movs	r2, #3
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4013      	ands	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4313      	orrs	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d123      	bne.n	800269c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	08da      	lsrs	r2, r3, #3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3208      	adds	r2, #8
 800265c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002660:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	220f      	movs	r2, #15
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	691a      	ldr	r2, [r3, #16]
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	08da      	lsrs	r2, r3, #3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3208      	adds	r2, #8
 8002696:	69b9      	ldr	r1, [r7, #24]
 8002698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0203 	and.w	r2, r3, #3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 80ae 	beq.w	800283a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b5d      	ldr	r3, [pc, #372]	; (8002858 <HAL_GPIO_Init+0x300>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	4a5c      	ldr	r2, [pc, #368]	; (8002858 <HAL_GPIO_Init+0x300>)
 80026e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026ec:	6453      	str	r3, [r2, #68]	; 0x44
 80026ee:	4b5a      	ldr	r3, [pc, #360]	; (8002858 <HAL_GPIO_Init+0x300>)
 80026f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026fa:	4a58      	ldr	r2, [pc, #352]	; (800285c <HAL_GPIO_Init+0x304>)
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	089b      	lsrs	r3, r3, #2
 8002700:	3302      	adds	r3, #2
 8002702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002706:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	220f      	movs	r2, #15
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	43db      	mvns	r3, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4013      	ands	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a4f      	ldr	r2, [pc, #316]	; (8002860 <HAL_GPIO_Init+0x308>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d025      	beq.n	8002772 <HAL_GPIO_Init+0x21a>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a4e      	ldr	r2, [pc, #312]	; (8002864 <HAL_GPIO_Init+0x30c>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d01f      	beq.n	800276e <HAL_GPIO_Init+0x216>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a4d      	ldr	r2, [pc, #308]	; (8002868 <HAL_GPIO_Init+0x310>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d019      	beq.n	800276a <HAL_GPIO_Init+0x212>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a4c      	ldr	r2, [pc, #304]	; (800286c <HAL_GPIO_Init+0x314>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d013      	beq.n	8002766 <HAL_GPIO_Init+0x20e>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a4b      	ldr	r2, [pc, #300]	; (8002870 <HAL_GPIO_Init+0x318>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d00d      	beq.n	8002762 <HAL_GPIO_Init+0x20a>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a4a      	ldr	r2, [pc, #296]	; (8002874 <HAL_GPIO_Init+0x31c>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d007      	beq.n	800275e <HAL_GPIO_Init+0x206>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a49      	ldr	r2, [pc, #292]	; (8002878 <HAL_GPIO_Init+0x320>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d101      	bne.n	800275a <HAL_GPIO_Init+0x202>
 8002756:	2306      	movs	r3, #6
 8002758:	e00c      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 800275a:	2307      	movs	r3, #7
 800275c:	e00a      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 800275e:	2305      	movs	r3, #5
 8002760:	e008      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 8002762:	2304      	movs	r3, #4
 8002764:	e006      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 8002766:	2303      	movs	r3, #3
 8002768:	e004      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 800276a:	2302      	movs	r3, #2
 800276c:	e002      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_GPIO_Init+0x21c>
 8002772:	2300      	movs	r3, #0
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	f002 0203 	and.w	r2, r2, #3
 800277a:	0092      	lsls	r2, r2, #2
 800277c:	4093      	lsls	r3, r2
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002784:	4935      	ldr	r1, [pc, #212]	; (800285c <HAL_GPIO_Init+0x304>)
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	089b      	lsrs	r3, r3, #2
 800278a:	3302      	adds	r3, #2
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002792:	4b3a      	ldr	r3, [pc, #232]	; (800287c <HAL_GPIO_Init+0x324>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	43db      	mvns	r3, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4013      	ands	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027b6:	4a31      	ldr	r2, [pc, #196]	; (800287c <HAL_GPIO_Init+0x324>)
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027bc:	4b2f      	ldr	r3, [pc, #188]	; (800287c <HAL_GPIO_Init+0x324>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027e0:	4a26      	ldr	r2, [pc, #152]	; (800287c <HAL_GPIO_Init+0x324>)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027e6:	4b25      	ldr	r3, [pc, #148]	; (800287c <HAL_GPIO_Init+0x324>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800280a:	4a1c      	ldr	r2, [pc, #112]	; (800287c <HAL_GPIO_Init+0x324>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002810:	4b1a      	ldr	r3, [pc, #104]	; (800287c <HAL_GPIO_Init+0x324>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_GPIO_Init+0x324>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3301      	adds	r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	2b0f      	cmp	r3, #15
 8002844:	f67f ae96 	bls.w	8002574 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002848:	bf00      	nop
 800284a:	bf00      	nop
 800284c:	3724      	adds	r7, #36	; 0x24
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800
 800285c:	40013800 	.word	0x40013800
 8002860:	40020000 	.word	0x40020000
 8002864:	40020400 	.word	0x40020400
 8002868:	40020800 	.word	0x40020800
 800286c:	40020c00 	.word	0x40020c00
 8002870:	40021000 	.word	0x40021000
 8002874:	40021400 	.word	0x40021400
 8002878:	40021800 	.word	0x40021800
 800287c:	40013c00 	.word	0x40013c00

08002880 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002892:	2300      	movs	r3, #0
 8002894:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	e0c7      	b.n	8002a2c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800289c:	2201      	movs	r2, #1
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	f040 80b7 	bne.w	8002a26 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80028b8:	4a62      	ldr	r2, [pc, #392]	; (8002a44 <HAL_GPIO_DeInit+0x1c4>)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	4013      	ands	r3, r2
 80028d8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a5a      	ldr	r2, [pc, #360]	; (8002a48 <HAL_GPIO_DeInit+0x1c8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d025      	beq.n	800292e <HAL_GPIO_DeInit+0xae>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a59      	ldr	r2, [pc, #356]	; (8002a4c <HAL_GPIO_DeInit+0x1cc>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d01f      	beq.n	800292a <HAL_GPIO_DeInit+0xaa>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a58      	ldr	r2, [pc, #352]	; (8002a50 <HAL_GPIO_DeInit+0x1d0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d019      	beq.n	8002926 <HAL_GPIO_DeInit+0xa6>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a57      	ldr	r2, [pc, #348]	; (8002a54 <HAL_GPIO_DeInit+0x1d4>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d013      	beq.n	8002922 <HAL_GPIO_DeInit+0xa2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a56      	ldr	r2, [pc, #344]	; (8002a58 <HAL_GPIO_DeInit+0x1d8>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00d      	beq.n	800291e <HAL_GPIO_DeInit+0x9e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a55      	ldr	r2, [pc, #340]	; (8002a5c <HAL_GPIO_DeInit+0x1dc>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d007      	beq.n	800291a <HAL_GPIO_DeInit+0x9a>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a54      	ldr	r2, [pc, #336]	; (8002a60 <HAL_GPIO_DeInit+0x1e0>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d101      	bne.n	8002916 <HAL_GPIO_DeInit+0x96>
 8002912:	2306      	movs	r3, #6
 8002914:	e00c      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 8002916:	2307      	movs	r3, #7
 8002918:	e00a      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 800291a:	2305      	movs	r3, #5
 800291c:	e008      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 800291e:	2304      	movs	r3, #4
 8002920:	e006      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 8002922:	2303      	movs	r3, #3
 8002924:	e004      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 8002926:	2302      	movs	r3, #2
 8002928:	e002      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_GPIO_DeInit+0xb0>
 800292e:	2300      	movs	r3, #0
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	f002 0203 	and.w	r2, r2, #3
 8002936:	0092      	lsls	r2, r2, #2
 8002938:	4093      	lsls	r3, r2
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	429a      	cmp	r2, r3
 800293e:	d132      	bne.n	80029a6 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002940:	4b48      	ldr	r3, [pc, #288]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	43db      	mvns	r3, r3
 8002948:	4946      	ldr	r1, [pc, #280]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 800294a:	4013      	ands	r3, r2
 800294c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800294e:	4b45      	ldr	r3, [pc, #276]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	43db      	mvns	r3, r3
 8002956:	4943      	ldr	r1, [pc, #268]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002958:	4013      	ands	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800295c:	4b41      	ldr	r3, [pc, #260]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 800295e:	68da      	ldr	r2, [r3, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	43db      	mvns	r3, r3
 8002964:	493f      	ldr	r1, [pc, #252]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002966:	4013      	ands	r3, r2
 8002968:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800296a:	4b3e      	ldr	r3, [pc, #248]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43db      	mvns	r3, r3
 8002972:	493c      	ldr	r1, [pc, #240]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002974:	4013      	ands	r3, r2
 8002976:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	220f      	movs	r2, #15
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002988:	4a2e      	ldr	r2, [pc, #184]	; (8002a44 <HAL_GPIO_DeInit+0x1c4>)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	089b      	lsrs	r3, r3, #2
 800298e:	3302      	adds	r3, #2
 8002990:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	43da      	mvns	r2, r3
 8002998:	482a      	ldr	r0, [pc, #168]	; (8002a44 <HAL_GPIO_DeInit+0x1c4>)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	089b      	lsrs	r3, r3, #2
 800299e:	400a      	ands	r2, r1
 80029a0:	3302      	adds	r3, #2
 80029a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	2103      	movs	r1, #3
 80029b0:	fa01 f303 	lsl.w	r3, r1, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	401a      	ands	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	08da      	lsrs	r2, r3, #3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3208      	adds	r2, #8
 80029c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	220f      	movs	r2, #15
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	08d2      	lsrs	r2, r2, #3
 80029dc:	4019      	ands	r1, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3208      	adds	r2, #8
 80029e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	2103      	movs	r1, #3
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	401a      	ands	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	2101      	movs	r1, #1
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	2103      	movs	r1, #3
 8002a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	401a      	ands	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b0f      	cmp	r3, #15
 8002a30:	f67f af34 	bls.w	800289c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	371c      	adds	r7, #28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40013800 	.word	0x40013800
 8002a48:	40020000 	.word	0x40020000
 8002a4c:	40020400 	.word	0x40020400
 8002a50:	40020800 	.word	0x40020800
 8002a54:	40020c00 	.word	0x40020c00
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40021400 	.word	0x40021400
 8002a60:	40021800 	.word	0x40021800
 8002a64:	40013c00 	.word	0x40013c00

08002a68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	4b20      	ldr	r3, [pc, #128]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	4a1f      	ldr	r2, [pc, #124]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a80:	6413      	str	r3, [r2, #64]	; 0x40
 8002a82:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	; (8002afc <HAL_PWREx_EnableOverDrive+0x94>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a94:	f7fe ff46 	bl	8001924 <HAL_GetTick>
 8002a98:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a9a:	e009      	b.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a9c:	f7fe ff42 	bl	8001924 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002aaa:	d901      	bls.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e01f      	b.n	8002af0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ab0:	4b13      	ldr	r3, [pc, #76]	; (8002b00 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002abc:	d1ee      	bne.n	8002a9c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002abe:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ac4:	f7fe ff2e 	bl	8001924 <HAL_GetTick>
 8002ac8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002aca:	e009      	b.n	8002ae0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002acc:	f7fe ff2a 	bl	8001924 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ada:	d901      	bls.n	8002ae0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e007      	b.n	8002af0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ae0:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aec:	d1ee      	bne.n	8002acc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	420e0040 	.word	0x420e0040
 8002b00:	40007000 	.word	0x40007000
 8002b04:	420e0044 	.word	0x420e0044

08002b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0cc      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b68      	ldr	r3, [pc, #416]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 030f 	and.w	r3, r3, #15
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d90c      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b65      	ldr	r3, [pc, #404]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b32:	4b63      	ldr	r3, [pc, #396]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0b8      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d020      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b5c:	4b59      	ldr	r3, [pc, #356]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	4a58      	ldr	r2, [pc, #352]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b74:	4b53      	ldr	r3, [pc, #332]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	4a52      	ldr	r2, [pc, #328]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b80:	4b50      	ldr	r3, [pc, #320]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	494d      	ldr	r1, [pc, #308]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d044      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	4b47      	ldr	r3, [pc, #284]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d119      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e07f      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d003      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bc2:	2b03      	cmp	r3, #3
 8002bc4:	d107      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc6:	4b3f      	ldr	r3, [pc, #252]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d109      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e06f      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd6:	4b3b      	ldr	r3, [pc, #236]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e067      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f023 0203 	bic.w	r2, r3, #3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	4934      	ldr	r1, [pc, #208]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf8:	f7fe fe94 	bl	8001924 <HAL_GetTick>
 8002bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c00:	f7fe fe90 	bl	8001924 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e04f      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c16:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 020c 	and.w	r2, r3, #12
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d1eb      	bne.n	8002c00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c28:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d20c      	bcs.n	8002c50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b22      	ldr	r3, [pc, #136]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3e:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d001      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e032      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d008      	beq.n	8002c6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c5c:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	4916      	ldr	r1, [pc, #88]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d009      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c7a:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	490e      	ldr	r1, [pc, #56]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c8e:	f000 f855 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 8002c92:	4602      	mov	r2, r0
 8002c94:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	091b      	lsrs	r3, r3, #4
 8002c9a:	f003 030f 	and.w	r3, r3, #15
 8002c9e:	490a      	ldr	r1, [pc, #40]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca0:	5ccb      	ldrb	r3, [r1, r3]
 8002ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca6:	4a09      	ldr	r2, [pc, #36]	; (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002caa:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fe fdf4 	bl	800189c <HAL_InitTick>

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023c00 	.word	0x40023c00
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	08004ed4 	.word	0x08004ed4
 8002ccc:	20000004 	.word	0x20000004
 8002cd0:	20000008 	.word	0x20000008

08002cd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cda:	681b      	ldr	r3, [r3, #0]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000004 	.word	0x20000004

08002cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cf0:	f7ff fff0 	bl	8002cd4 <HAL_RCC_GetHCLKFreq>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	4b05      	ldr	r3, [pc, #20]	; (8002d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	0a9b      	lsrs	r3, r3, #10
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	4903      	ldr	r1, [pc, #12]	; (8002d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d02:	5ccb      	ldrb	r3, [r1, r3]
 8002d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	08004ee4 	.word	0x08004ee4

08002d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d18:	f7ff ffdc 	bl	8002cd4 <HAL_RCC_GetHCLKFreq>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	4b05      	ldr	r3, [pc, #20]	; (8002d34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	0b5b      	lsrs	r3, r3, #13
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	4903      	ldr	r1, [pc, #12]	; (8002d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d2a:	5ccb      	ldrb	r3, [r1, r3]
 8002d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40023800 	.word	0x40023800
 8002d38:	08004ee4 	.word	0x08004ee4

08002d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d40:	b0ae      	sub	sp, #184	; 0xb8
 8002d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d62:	4bcb      	ldr	r3, [pc, #812]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b0c      	cmp	r3, #12
 8002d6c:	f200 8206 	bhi.w	800317c <HAL_RCC_GetSysClockFreq+0x440>
 8002d70:	a201      	add	r2, pc, #4	; (adr r2, 8002d78 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d76:	bf00      	nop
 8002d78:	08002dad 	.word	0x08002dad
 8002d7c:	0800317d 	.word	0x0800317d
 8002d80:	0800317d 	.word	0x0800317d
 8002d84:	0800317d 	.word	0x0800317d
 8002d88:	08002db5 	.word	0x08002db5
 8002d8c:	0800317d 	.word	0x0800317d
 8002d90:	0800317d 	.word	0x0800317d
 8002d94:	0800317d 	.word	0x0800317d
 8002d98:	08002dbd 	.word	0x08002dbd
 8002d9c:	0800317d 	.word	0x0800317d
 8002da0:	0800317d 	.word	0x0800317d
 8002da4:	0800317d 	.word	0x0800317d
 8002da8:	08002fad 	.word	0x08002fad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dac:	4bb9      	ldr	r3, [pc, #740]	; (8003094 <HAL_RCC_GetSysClockFreq+0x358>)
 8002dae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002db2:	e1e7      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002db4:	4bb8      	ldr	r3, [pc, #736]	; (8003098 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002db6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002dba:	e1e3      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dbc:	4bb4      	ldr	r3, [pc, #720]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dc8:	4bb1      	ldr	r3, [pc, #708]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d071      	beq.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd4:	4bae      	ldr	r3, [pc, #696]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	099b      	lsrs	r3, r3, #6
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002de0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002de4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002df0:	2300      	movs	r3, #0
 8002df2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002df6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002dfa:	4622      	mov	r2, r4
 8002dfc:	462b      	mov	r3, r5
 8002dfe:	f04f 0000 	mov.w	r0, #0
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	0159      	lsls	r1, r3, #5
 8002e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e0c:	0150      	lsls	r0, r2, #5
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	4621      	mov	r1, r4
 8002e14:	1a51      	subs	r1, r2, r1
 8002e16:	6439      	str	r1, [r7, #64]	; 0x40
 8002e18:	4629      	mov	r1, r5
 8002e1a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002e2c:	4649      	mov	r1, r9
 8002e2e:	018b      	lsls	r3, r1, #6
 8002e30:	4641      	mov	r1, r8
 8002e32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e36:	4641      	mov	r1, r8
 8002e38:	018a      	lsls	r2, r1, #6
 8002e3a:	4641      	mov	r1, r8
 8002e3c:	1a51      	subs	r1, r2, r1
 8002e3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e40:	4649      	mov	r1, r9
 8002e42:	eb63 0301 	sbc.w	r3, r3, r1
 8002e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002e54:	4649      	mov	r1, r9
 8002e56:	00cb      	lsls	r3, r1, #3
 8002e58:	4641      	mov	r1, r8
 8002e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e5e:	4641      	mov	r1, r8
 8002e60:	00ca      	lsls	r2, r1, #3
 8002e62:	4610      	mov	r0, r2
 8002e64:	4619      	mov	r1, r3
 8002e66:	4603      	mov	r3, r0
 8002e68:	4622      	mov	r2, r4
 8002e6a:	189b      	adds	r3, r3, r2
 8002e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8002e6e:	462b      	mov	r3, r5
 8002e70:	460a      	mov	r2, r1
 8002e72:	eb42 0303 	adc.w	r3, r2, r3
 8002e76:	637b      	str	r3, [r7, #52]	; 0x34
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e84:	4629      	mov	r1, r5
 8002e86:	024b      	lsls	r3, r1, #9
 8002e88:	4621      	mov	r1, r4
 8002e8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e8e:	4621      	mov	r1, r4
 8002e90:	024a      	lsls	r2, r1, #9
 8002e92:	4610      	mov	r0, r2
 8002e94:	4619      	mov	r1, r3
 8002e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002ea0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ea4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002ea8:	f7fd f9ac 	bl	8000204 <__aeabi_uldivmod>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002eb6:	e067      	b.n	8002f88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb8:	4b75      	ldr	r3, [pc, #468]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	099b      	lsrs	r3, r3, #6
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002ec4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002ec8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ed6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002eda:	4622      	mov	r2, r4
 8002edc:	462b      	mov	r3, r5
 8002ede:	f04f 0000 	mov.w	r0, #0
 8002ee2:	f04f 0100 	mov.w	r1, #0
 8002ee6:	0159      	lsls	r1, r3, #5
 8002ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eec:	0150      	lsls	r0, r2, #5
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4621      	mov	r1, r4
 8002ef4:	1a51      	subs	r1, r2, r1
 8002ef6:	62b9      	str	r1, [r7, #40]	; 0x28
 8002ef8:	4629      	mov	r1, r5
 8002efa:	eb63 0301 	sbc.w	r3, r3, r1
 8002efe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	f04f 0300 	mov.w	r3, #0
 8002f08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002f0c:	4649      	mov	r1, r9
 8002f0e:	018b      	lsls	r3, r1, #6
 8002f10:	4641      	mov	r1, r8
 8002f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f16:	4641      	mov	r1, r8
 8002f18:	018a      	lsls	r2, r1, #6
 8002f1a:	4641      	mov	r1, r8
 8002f1c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f20:	4649      	mov	r1, r9
 8002f22:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f3a:	4692      	mov	sl, r2
 8002f3c:	469b      	mov	fp, r3
 8002f3e:	4623      	mov	r3, r4
 8002f40:	eb1a 0303 	adds.w	r3, sl, r3
 8002f44:	623b      	str	r3, [r7, #32]
 8002f46:	462b      	mov	r3, r5
 8002f48:	eb4b 0303 	adc.w	r3, fp, r3
 8002f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	028b      	lsls	r3, r1, #10
 8002f5e:	4621      	mov	r1, r4
 8002f60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f64:	4621      	mov	r1, r4
 8002f66:	028a      	lsls	r2, r1, #10
 8002f68:	4610      	mov	r0, r2
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f70:	2200      	movs	r2, #0
 8002f72:	673b      	str	r3, [r7, #112]	; 0x70
 8002f74:	677a      	str	r2, [r7, #116]	; 0x74
 8002f76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002f7a:	f7fd f943 	bl	8000204 <__aeabi_uldivmod>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	460b      	mov	r3, r1
 8002f82:	4613      	mov	r3, r2
 8002f84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f88:	4b41      	ldr	r3, [pc, #260]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	0c1b      	lsrs	r3, r3, #16
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	3301      	adds	r3, #1
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002f9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002faa:	e0eb      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fac:	4b38      	ldr	r3, [pc, #224]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fb8:	4b35      	ldr	r3, [pc, #212]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d06b      	beq.n	800309c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc4:	4b32      	ldr	r3, [pc, #200]	; (8003090 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	2200      	movs	r2, #0
 8002fcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8002fce:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002fd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fd6:	663b      	str	r3, [r7, #96]	; 0x60
 8002fd8:	2300      	movs	r3, #0
 8002fda:	667b      	str	r3, [r7, #100]	; 0x64
 8002fdc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002fe0:	4622      	mov	r2, r4
 8002fe2:	462b      	mov	r3, r5
 8002fe4:	f04f 0000 	mov.w	r0, #0
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	0159      	lsls	r1, r3, #5
 8002fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff2:	0150      	lsls	r0, r2, #5
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4621      	mov	r1, r4
 8002ffa:	1a51      	subs	r1, r2, r1
 8002ffc:	61b9      	str	r1, [r7, #24]
 8002ffe:	4629      	mov	r1, r5
 8003000:	eb63 0301 	sbc.w	r3, r3, r1
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	f04f 0300 	mov.w	r3, #0
 800300e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003012:	4659      	mov	r1, fp
 8003014:	018b      	lsls	r3, r1, #6
 8003016:	4651      	mov	r1, sl
 8003018:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800301c:	4651      	mov	r1, sl
 800301e:	018a      	lsls	r2, r1, #6
 8003020:	4651      	mov	r1, sl
 8003022:	ebb2 0801 	subs.w	r8, r2, r1
 8003026:	4659      	mov	r1, fp
 8003028:	eb63 0901 	sbc.w	r9, r3, r1
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003038:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800303c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003040:	4690      	mov	r8, r2
 8003042:	4699      	mov	r9, r3
 8003044:	4623      	mov	r3, r4
 8003046:	eb18 0303 	adds.w	r3, r8, r3
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	462b      	mov	r3, r5
 800304e:	eb49 0303 	adc.w	r3, r9, r3
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	f04f 0200 	mov.w	r2, #0
 8003058:	f04f 0300 	mov.w	r3, #0
 800305c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003060:	4629      	mov	r1, r5
 8003062:	024b      	lsls	r3, r1, #9
 8003064:	4621      	mov	r1, r4
 8003066:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800306a:	4621      	mov	r1, r4
 800306c:	024a      	lsls	r2, r1, #9
 800306e:	4610      	mov	r0, r2
 8003070:	4619      	mov	r1, r3
 8003072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003076:	2200      	movs	r2, #0
 8003078:	65bb      	str	r3, [r7, #88]	; 0x58
 800307a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800307c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003080:	f7fd f8c0 	bl	8000204 <__aeabi_uldivmod>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4613      	mov	r3, r2
 800308a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800308e:	e065      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x420>
 8003090:	40023800 	.word	0x40023800
 8003094:	00f42400 	.word	0x00f42400
 8003098:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800309c:	4b3d      	ldr	r3, [pc, #244]	; (8003194 <HAL_RCC_GetSysClockFreq+0x458>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	099b      	lsrs	r3, r3, #6
 80030a2:	2200      	movs	r2, #0
 80030a4:	4618      	mov	r0, r3
 80030a6:	4611      	mov	r1, r2
 80030a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030ac:	653b      	str	r3, [r7, #80]	; 0x50
 80030ae:	2300      	movs	r3, #0
 80030b0:	657b      	str	r3, [r7, #84]	; 0x54
 80030b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80030b6:	4642      	mov	r2, r8
 80030b8:	464b      	mov	r3, r9
 80030ba:	f04f 0000 	mov.w	r0, #0
 80030be:	f04f 0100 	mov.w	r1, #0
 80030c2:	0159      	lsls	r1, r3, #5
 80030c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030c8:	0150      	lsls	r0, r2, #5
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	4641      	mov	r1, r8
 80030d0:	1a51      	subs	r1, r2, r1
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	4649      	mov	r1, r9
 80030d6:	eb63 0301 	sbc.w	r3, r3, r1
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80030e8:	4659      	mov	r1, fp
 80030ea:	018b      	lsls	r3, r1, #6
 80030ec:	4651      	mov	r1, sl
 80030ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030f2:	4651      	mov	r1, sl
 80030f4:	018a      	lsls	r2, r1, #6
 80030f6:	4651      	mov	r1, sl
 80030f8:	1a54      	subs	r4, r2, r1
 80030fa:	4659      	mov	r1, fp
 80030fc:	eb63 0501 	sbc.w	r5, r3, r1
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	00eb      	lsls	r3, r5, #3
 800310a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800310e:	00e2      	lsls	r2, r4, #3
 8003110:	4614      	mov	r4, r2
 8003112:	461d      	mov	r5, r3
 8003114:	4643      	mov	r3, r8
 8003116:	18e3      	adds	r3, r4, r3
 8003118:	603b      	str	r3, [r7, #0]
 800311a:	464b      	mov	r3, r9
 800311c:	eb45 0303 	adc.w	r3, r5, r3
 8003120:	607b      	str	r3, [r7, #4]
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800312e:	4629      	mov	r1, r5
 8003130:	028b      	lsls	r3, r1, #10
 8003132:	4621      	mov	r1, r4
 8003134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003138:	4621      	mov	r1, r4
 800313a:	028a      	lsls	r2, r1, #10
 800313c:	4610      	mov	r0, r2
 800313e:	4619      	mov	r1, r3
 8003140:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003144:	2200      	movs	r2, #0
 8003146:	64bb      	str	r3, [r7, #72]	; 0x48
 8003148:	64fa      	str	r2, [r7, #76]	; 0x4c
 800314a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800314e:	f7fd f859 	bl	8000204 <__aeabi_uldivmod>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4613      	mov	r3, r2
 8003158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800315c:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <HAL_RCC_GetSysClockFreq+0x458>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	0f1b      	lsrs	r3, r3, #28
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800316a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800316e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003172:	fbb2 f3f3 	udiv	r3, r2, r3
 8003176:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800317a:	e003      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <HAL_RCC_GetSysClockFreq+0x45c>)
 800317e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003182:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003184:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003188:	4618      	mov	r0, r3
 800318a:	37b8      	adds	r7, #184	; 0xb8
 800318c:	46bd      	mov	sp, r7
 800318e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003192:	bf00      	nop
 8003194:	40023800 	.word	0x40023800
 8003198:	00f42400 	.word	0x00f42400

0800319c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80031a2:	f7fe fbbf 	bl	8001924 <HAL_GetTick>
 80031a6:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80031a8:	4b72      	ldr	r3, [pc, #456]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a71      	ldr	r2, [pc, #452]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031ae:	f043 0301 	orr.w	r3, r3, #1
 80031b2:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031b6:	f7fe fbb5 	bl	8001924 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e0d0      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80031c8:	4b6a      	ldr	r3, [pc, #424]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80031d4:	4b67      	ldr	r3, [pc, #412]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a66      	ldr	r2, [pc, #408]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80031e0:	f7fe fba0 	bl	8001924 <HAL_GetTick>
 80031e4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80031e6:	4b63      	ldr	r3, [pc, #396]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031ee:	f7fe fb99 	bl	8001924 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e0b2      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003204:	4b5b      	ldr	r3, [pc, #364]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1ee      	bne.n	80031ee <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003210:	f7fe fb88 	bl	8001924 <HAL_GetTick>
 8003214:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003216:	4b57      	ldr	r3, [pc, #348]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a56      	ldr	r2, [pc, #344]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800321c:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8003220:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003224:	f7fe fb7e 	bl	8001924 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	; 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e099      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003236:	4b4f      	ldr	r3, [pc, #316]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003242:	f7fe fb6f 	bl	8001924 <HAL_GetTick>
 8003246:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003248:	4b4a      	ldr	r3, [pc, #296]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a49      	ldr	r2, [pc, #292]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800324e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003252:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003254:	e008      	b.n	8003268 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003256:	f7fe fb65 	bl	8001924 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e080      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003268:	4b42      	ldr	r3, [pc, #264]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1f0      	bne.n	8003256 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003274:	f7fe fb56 	bl	8001924 <HAL_GetTick>
 8003278:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800327a:	4b3e      	ldr	r3, [pc, #248]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a3d      	ldr	r2, [pc, #244]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003280:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003284:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003286:	e008      	b.n	800329a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003288:	f7fe fb4c 	bl	8001924 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d901      	bls.n	800329a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e067      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800329a:	4b36      	ldr	r3, [pc, #216]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f0      	bne.n	8003288 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80032a6:	f7fe fb3d 	bl	8001924 <HAL_GetTick>
 80032aa:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 80032ac:	4b31      	ldr	r3, [pc, #196]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a30      	ldr	r2, [pc, #192]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032b6:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032ba:	f7fe fb33 	bl	8001924 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e04e      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80032cc:	4b29      	ldr	r3, [pc, #164]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f0      	bne.n	80032ba <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 80032d8:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032da:	4a27      	ldr	r2, [pc, #156]	; (8003378 <HAL_RCC_DeInit+0x1dc>)
 80032dc:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80032de:	4b25      	ldr	r3, [pc, #148]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032e0:	4a25      	ldr	r2, [pc, #148]	; (8003378 <HAL_RCC_DeInit+0x1dc>)
 80032e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 80032e6:	4b23      	ldr	r3, [pc, #140]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032e8:	4a24      	ldr	r2, [pc, #144]	; (800337c <HAL_RCC_DeInit+0x1e0>)
 80032ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80032ee:	4b21      	ldr	r3, [pc, #132]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	4a20      	ldr	r2, [pc, #128]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032f4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80032f8:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80032fa:	4b1e      	ldr	r3, [pc, #120]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	4a1d      	ldr	r2, [pc, #116]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003300:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003304:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 8003306:	4b1b      	ldr	r3, [pc, #108]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	4a1a      	ldr	r2, [pc, #104]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800330c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003310:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	4a17      	ldr	r2, [pc, #92]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003318:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 800331c:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800331e:	4b15      	ldr	r3, [pc, #84]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	4a14      	ldr	r2, [pc, #80]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003324:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003328:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	4a11      	ldr	r2, [pc, #68]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003330:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003334:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003338:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800333a:	4a0e      	ldr	r2, [pc, #56]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 800333c:	f023 0301 	bic.w	r3, r3, #1
 8003340:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003342:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003344:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003346:	4a0b      	ldr	r2, [pc, #44]	; (8003374 <HAL_RCC_DeInit+0x1d8>)
 8003348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800334c:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <HAL_RCC_DeInit+0x1e4>)
 8003350:	4a0c      	ldr	r2, [pc, #48]	; (8003384 <HAL_RCC_DeInit+0x1e8>)
 8003352:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <HAL_RCC_DeInit+0x1ec>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fa9f 	bl	800189c <HAL_InitTick>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8003368:	2300      	movs	r3, #0
  }
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800
 8003378:	24003010 	.word	0x24003010
 800337c:	04003010 	.word	0x04003010
 8003380:	20000004 	.word	0x20000004
 8003384:	00f42400 	.word	0x00f42400
 8003388:	20000008 	.word	0x20000008

0800338c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e28d      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8083 	beq.w	80034b2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80033ac:	4b94      	ldr	r3, [pc, #592]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d019      	beq.n	80033ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80033b8:	4b91      	ldr	r3, [pc, #580]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	d106      	bne.n	80033d2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80033c4:	4b8e      	ldr	r3, [pc, #568]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d0:	d00c      	beq.n	80033ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d2:	4b8b      	ldr	r3, [pc, #556]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80033da:	2b0c      	cmp	r3, #12
 80033dc:	d112      	bne.n	8003404 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033de:	4b88      	ldr	r3, [pc, #544]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ea:	d10b      	bne.n	8003404 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ec:	4b84      	ldr	r3, [pc, #528]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d05b      	beq.n	80034b0 <HAL_RCC_OscConfig+0x124>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d157      	bne.n	80034b0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e25a      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800340c:	d106      	bne.n	800341c <HAL_RCC_OscConfig+0x90>
 800340e:	4b7c      	ldr	r3, [pc, #496]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a7b      	ldr	r2, [pc, #492]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	e01d      	b.n	8003458 <HAL_RCC_OscConfig+0xcc>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003424:	d10c      	bne.n	8003440 <HAL_RCC_OscConfig+0xb4>
 8003426:	4b76      	ldr	r3, [pc, #472]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a75      	ldr	r2, [pc, #468]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 800342c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	4b73      	ldr	r3, [pc, #460]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a72      	ldr	r2, [pc, #456]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e00b      	b.n	8003458 <HAL_RCC_OscConfig+0xcc>
 8003440:	4b6f      	ldr	r3, [pc, #444]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a6e      	ldr	r2, [pc, #440]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4b6c      	ldr	r3, [pc, #432]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a6b      	ldr	r2, [pc, #428]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003460:	f7fe fa60 	bl	8001924 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003468:	f7fe fa5c 	bl	8001924 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	; 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e21f      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	4b61      	ldr	r3, [pc, #388]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0xdc>
 8003486:	e014      	b.n	80034b2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003488:	f7fe fa4c 	bl	8001924 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003490:	f7fe fa48 	bl	8001924 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b64      	cmp	r3, #100	; 0x64
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e20b      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034a2:	4b57      	ldr	r3, [pc, #348]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f0      	bne.n	8003490 <HAL_RCC_OscConfig+0x104>
 80034ae:	e000      	b.n	80034b2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d06f      	beq.n	800359e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80034be:	4b50      	ldr	r3, [pc, #320]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d017      	beq.n	80034fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80034ca:	4b4d      	ldr	r3, [pc, #308]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	d105      	bne.n	80034e2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80034d6:	4b4a      	ldr	r3, [pc, #296]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00b      	beq.n	80034fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034e2:	4b47      	ldr	r3, [pc, #284]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80034ea:	2b0c      	cmp	r3, #12
 80034ec:	d11c      	bne.n	8003528 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ee:	4b44      	ldr	r3, [pc, #272]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d116      	bne.n	8003528 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034fa:	4b41      	ldr	r3, [pc, #260]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d005      	beq.n	8003512 <HAL_RCC_OscConfig+0x186>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d001      	beq.n	8003512 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e1d3      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003512:	4b3b      	ldr	r3, [pc, #236]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	4937      	ldr	r1, [pc, #220]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003522:	4313      	orrs	r3, r2
 8003524:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003526:	e03a      	b.n	800359e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d020      	beq.n	8003572 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003530:	4b34      	ldr	r3, [pc, #208]	; (8003604 <HAL_RCC_OscConfig+0x278>)
 8003532:	2201      	movs	r2, #1
 8003534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003536:	f7fe f9f5 	bl	8001924 <HAL_GetTick>
 800353a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800353e:	f7fe f9f1 	bl	8001924 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e1b4      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003550:	4b2b      	ldr	r3, [pc, #172]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0f0      	beq.n	800353e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355c:	4b28      	ldr	r3, [pc, #160]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4925      	ldr	r1, [pc, #148]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 800356c:	4313      	orrs	r3, r2
 800356e:	600b      	str	r3, [r1, #0]
 8003570:	e015      	b.n	800359e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003572:	4b24      	ldr	r3, [pc, #144]	; (8003604 <HAL_RCC_OscConfig+0x278>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fe f9d4 	bl	8001924 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003580:	f7fe f9d0 	bl	8001924 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e193      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003592:	4b1b      	ldr	r3, [pc, #108]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d036      	beq.n	8003618 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d016      	beq.n	80035e0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035b2:	4b15      	ldr	r3, [pc, #84]	; (8003608 <HAL_RCC_OscConfig+0x27c>)
 80035b4:	2201      	movs	r2, #1
 80035b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b8:	f7fe f9b4 	bl	8001924 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035c0:	f7fe f9b0 	bl	8001924 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e173      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035d2:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80035d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0x234>
 80035de:	e01b      	b.n	8003618 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035e0:	4b09      	ldr	r3, [pc, #36]	; (8003608 <HAL_RCC_OscConfig+0x27c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e6:	f7fe f99d 	bl	8001924 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ec:	e00e      	b.n	800360c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ee:	f7fe f999 	bl	8001924 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d907      	bls.n	800360c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e15c      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
 8003600:	40023800 	.word	0x40023800
 8003604:	42470000 	.word	0x42470000
 8003608:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360c:	4b8a      	ldr	r3, [pc, #552]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800360e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1ea      	bne.n	80035ee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 8097 	beq.w	8003754 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362a:	4b83      	ldr	r3, [pc, #524]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10f      	bne.n	8003656 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	60bb      	str	r3, [r7, #8]
 800363a:	4b7f      	ldr	r3, [pc, #508]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	4a7e      	ldr	r2, [pc, #504]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003644:	6413      	str	r3, [r2, #64]	; 0x40
 8003646:	4b7c      	ldr	r3, [pc, #496]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003652:	2301      	movs	r3, #1
 8003654:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003656:	4b79      	ldr	r3, [pc, #484]	; (800383c <HAL_RCC_OscConfig+0x4b0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d118      	bne.n	8003694 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003662:	4b76      	ldr	r3, [pc, #472]	; (800383c <HAL_RCC_OscConfig+0x4b0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a75      	ldr	r2, [pc, #468]	; (800383c <HAL_RCC_OscConfig+0x4b0>)
 8003668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366e:	f7fe f959 	bl	8001924 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003676:	f7fe f955 	bl	8001924 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e118      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003688:	4b6c      	ldr	r3, [pc, #432]	; (800383c <HAL_RCC_OscConfig+0x4b0>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d106      	bne.n	80036aa <HAL_RCC_OscConfig+0x31e>
 800369c:	4b66      	ldr	r3, [pc, #408]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800369e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a0:	4a65      	ldr	r2, [pc, #404]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6713      	str	r3, [r2, #112]	; 0x70
 80036a8:	e01c      	b.n	80036e4 <HAL_RCC_OscConfig+0x358>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b05      	cmp	r3, #5
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x340>
 80036b2:	4b61      	ldr	r3, [pc, #388]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b6:	4a60      	ldr	r2, [pc, #384]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036b8:	f043 0304 	orr.w	r3, r3, #4
 80036bc:	6713      	str	r3, [r2, #112]	; 0x70
 80036be:	4b5e      	ldr	r3, [pc, #376]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	4a5d      	ldr	r2, [pc, #372]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	6713      	str	r3, [r2, #112]	; 0x70
 80036ca:	e00b      	b.n	80036e4 <HAL_RCC_OscConfig+0x358>
 80036cc:	4b5a      	ldr	r3, [pc, #360]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d0:	4a59      	ldr	r2, [pc, #356]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	6713      	str	r3, [r2, #112]	; 0x70
 80036d8:	4b57      	ldr	r3, [pc, #348]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036dc:	4a56      	ldr	r2, [pc, #344]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80036de:	f023 0304 	bic.w	r3, r3, #4
 80036e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d015      	beq.n	8003718 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ec:	f7fe f91a 	bl	8001924 <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f2:	e00a      	b.n	800370a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036f4:	f7fe f916 	bl	8001924 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003702:	4293      	cmp	r3, r2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e0d7      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800370a:	4b4b      	ldr	r3, [pc, #300]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800370c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0ee      	beq.n	80036f4 <HAL_RCC_OscConfig+0x368>
 8003716:	e014      	b.n	8003742 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003718:	f7fe f904 	bl	8001924 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371e:	e00a      	b.n	8003736 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003720:	f7fe f900 	bl	8001924 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	f241 3288 	movw	r2, #5000	; 0x1388
 800372e:	4293      	cmp	r3, r2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e0c1      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003736:	4b40      	ldr	r3, [pc, #256]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1ee      	bne.n	8003720 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003742:	7dfb      	ldrb	r3, [r7, #23]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d105      	bne.n	8003754 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003748:	4b3b      	ldr	r3, [pc, #236]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	4a3a      	ldr	r2, [pc, #232]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 800374e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003752:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 80ad 	beq.w	80038b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800375e:	4b36      	ldr	r3, [pc, #216]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 030c 	and.w	r3, r3, #12
 8003766:	2b08      	cmp	r3, #8
 8003768:	d060      	beq.n	800382c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b02      	cmp	r3, #2
 8003770:	d145      	bne.n	80037fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003772:	4b33      	ldr	r3, [pc, #204]	; (8003840 <HAL_RCC_OscConfig+0x4b4>)
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fe f8d4 	bl	8001924 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003780:	f7fe f8d0 	bl	8001924 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e093      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003792:	4b29      	ldr	r3, [pc, #164]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69da      	ldr	r2, [r3, #28]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	019b      	lsls	r3, r3, #6
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b4:	085b      	lsrs	r3, r3, #1
 80037b6:	3b01      	subs	r3, #1
 80037b8:	041b      	lsls	r3, r3, #16
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c0:	061b      	lsls	r3, r3, #24
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c8:	071b      	lsls	r3, r3, #28
 80037ca:	491b      	ldr	r1, [pc, #108]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d0:	4b1b      	ldr	r3, [pc, #108]	; (8003840 <HAL_RCC_OscConfig+0x4b4>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d6:	f7fe f8a5 	bl	8001924 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037dc:	e008      	b.n	80037f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037de:	f7fe f8a1 	bl	8001924 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e064      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f0:	4b11      	ldr	r3, [pc, #68]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d0f0      	beq.n	80037de <HAL_RCC_OscConfig+0x452>
 80037fc:	e05c      	b.n	80038b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fe:	4b10      	ldr	r3, [pc, #64]	; (8003840 <HAL_RCC_OscConfig+0x4b4>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003804:	f7fe f88e 	bl	8001924 <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800380c:	f7fe f88a 	bl	8001924 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e04d      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381e:	4b06      	ldr	r3, [pc, #24]	; (8003838 <HAL_RCC_OscConfig+0x4ac>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x480>
 800382a:	e045      	b.n	80038b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d107      	bne.n	8003844 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e040      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
 8003838:	40023800 	.word	0x40023800
 800383c:	40007000 	.word	0x40007000
 8003840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003844:	4b1f      	ldr	r3, [pc, #124]	; (80038c4 <HAL_RCC_OscConfig+0x538>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d030      	beq.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800385c:	429a      	cmp	r2, r3
 800385e:	d129      	bne.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d122      	bne.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003874:	4013      	ands	r3, r2
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800387a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800387c:	4293      	cmp	r3, r2
 800387e:	d119      	bne.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	3b01      	subs	r3, #1
 800388e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003890:	429a      	cmp	r2, r3
 8003892:	d10f      	bne.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d107      	bne.n	80038b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d001      	beq.n	80038b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800

080038c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e03f      	b.n	800395a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d106      	bne.n	80038f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fd fe44 	bl	800157c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2224      	movs	r2, #36	; 0x24
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800390a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 ffcb 	bl	80048a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	691a      	ldr	r2, [r3, #16]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003920:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695a      	ldr	r2, [r3, #20]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003930:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003940:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}

08003962 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b082      	sub	sp, #8
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e021      	b.n	80039b8 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2224      	movs	r2, #36	; 0x24
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800398a:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7fd fead 	bl	80016ec <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08a      	sub	sp, #40	; 0x28
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	4613      	mov	r3, r2
 80039ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d17c      	bne.n	8003ada <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <HAL_UART_Transmit+0x2c>
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e075      	b.n	8003adc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_UART_Transmit+0x3e>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e06e      	b.n	8003adc <HAL_UART_Transmit+0x11c>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2221      	movs	r2, #33	; 0x21
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a14:	f7fd ff86 	bl	8001924 <HAL_GetTick>
 8003a18:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	88fa      	ldrh	r2, [r7, #6]
 8003a1e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	88fa      	ldrh	r2, [r7, #6]
 8003a24:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2e:	d108      	bne.n	8003a42 <HAL_UART_Transmit+0x82>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d104      	bne.n	8003a42 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	61bb      	str	r3, [r7, #24]
 8003a40:	e003      	b.n	8003a4a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a52:	e02a      	b.n	8003aaa <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2180      	movs	r1, #128	; 0x80
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fc54 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e036      	b.n	8003adc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a82:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	3302      	adds	r3, #2
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	e007      	b.n	8003a9c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	781a      	ldrb	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1cf      	bne.n	8003a54 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	2200      	movs	r2, #0
 8003abc:	2140      	movs	r1, #64	; 0x40
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 fc24 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e006      	b.n	8003adc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e000      	b.n	8003adc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ada:	2302      	movs	r3, #2
  }
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3720      	adds	r7, #32
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b08c      	sub	sp, #48	; 0x30
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	4613      	mov	r3, r2
 8003af0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b20      	cmp	r3, #32
 8003afc:	d152      	bne.n	8003ba4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003b04:	88fb      	ldrh	r3, [r7, #6]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e04b      	b.n	8003ba6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d101      	bne.n	8003b1c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e044      	b.n	8003ba6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2201      	movs	r2, #1
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	68b9      	ldr	r1, [r7, #8]
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 fc59 	bl	80043e8 <UART_Start_Receive_DMA>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003b3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d12c      	bne.n	8003b9e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d125      	bne.n	8003b98 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	613b      	str	r3, [r7, #16]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	613b      	str	r3, [r7, #16]
 8003b60:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	330c      	adds	r3, #12
 8003b68:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	e853 3f00 	ldrex	r3, [r3]
 8003b70:	617b      	str	r3, [r7, #20]
   return(result);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f043 0310 	orr.w	r3, r3, #16
 8003b78:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	330c      	adds	r3, #12
 8003b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b82:	627a      	str	r2, [r7, #36]	; 0x24
 8003b84:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b86:	6a39      	ldr	r1, [r7, #32]
 8003b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8a:	e841 2300 	strex	r3, r2, [r1]
 8003b8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1e5      	bne.n	8003b62 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8003b96:	e002      	b.n	8003b9e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003ba2:	e000      	b.n	8003ba6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003ba4:	2302      	movs	r3, #2
  }
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3730      	adds	r7, #48	; 0x30
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
	...

08003bb0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b0ba      	sub	sp, #232	; 0xe8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003bee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10f      	bne.n	8003c16 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfa:	f003 0320 	and.w	r3, r3, #32
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <HAL_UART_IRQHandler+0x66>
 8003c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 fd8f 	bl	8004732 <UART_Receive_IT>
      return;
 8003c14:	e256      	b.n	80040c4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 80de 	beq.w	8003ddc <HAL_UART_IRQHandler+0x22c>
 8003c20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d106      	bne.n	8003c3a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c30:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80d1 	beq.w	8003ddc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00b      	beq.n	8003c5e <HAL_UART_IRQHandler+0xae>
 8003c46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d005      	beq.n	8003c5e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f043 0201 	orr.w	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c62:	f003 0304 	and.w	r3, r3, #4
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00b      	beq.n	8003c82 <HAL_UART_IRQHandler+0xd2>
 8003c6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d005      	beq.n	8003c82 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f043 0202 	orr.w	r2, r3, #2
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00b      	beq.n	8003ca6 <HAL_UART_IRQHandler+0xf6>
 8003c8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	f043 0204 	orr.w	r2, r3, #4
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d011      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x126>
 8003cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d105      	bne.n	8003cca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d005      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	f043 0208 	orr.w	r2, r3, #8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 81ed 	beq.w	80040ba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ce4:	f003 0320 	and.w	r3, r3, #32
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_UART_IRQHandler+0x14e>
 8003cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cf0:	f003 0320 	and.w	r3, r3, #32
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fd1a 	bl	8004732 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d08:	2b40      	cmp	r3, #64	; 0x40
 8003d0a:	bf0c      	ite	eq
 8003d0c:	2301      	moveq	r3, #1
 8003d0e:	2300      	movne	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d103      	bne.n	8003d2a <HAL_UART_IRQHandler+0x17a>
 8003d22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d04f      	beq.n	8003dca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fc22 	bl	8004574 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3a:	2b40      	cmp	r3, #64	; 0x40
 8003d3c:	d141      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3314      	adds	r3, #20
 8003d44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d4c:	e853 3f00 	ldrex	r3, [r3]
 8003d50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	3314      	adds	r3, #20
 8003d66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d6a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d7a:	e841 2300 	strex	r3, r2, [r1]
 8003d7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1d9      	bne.n	8003d3e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d013      	beq.n	8003dba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d96:	4a7d      	ldr	r2, [pc, #500]	; (8003f8c <HAL_UART_IRQHandler+0x3dc>)
 8003d98:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe f8e4 	bl	8001f6c <HAL_DMA_Abort_IT>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d016      	beq.n	8003dd8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003db4:	4610      	mov	r0, r2
 8003db6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db8:	e00e      	b.n	8003dd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 f9a4 	bl	8004108 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc0:	e00a      	b.n	8003dd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f9a0 	bl	8004108 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc8:	e006      	b.n	8003dd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f99c 	bl	8004108 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003dd6:	e170      	b.n	80040ba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd8:	bf00      	nop
    return;
 8003dda:	e16e      	b.n	80040ba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	f040 814a 	bne.w	800407a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8143 	beq.w	800407a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 813c 	beq.w	800407a <HAL_UART_IRQHandler+0x4ca>
  {
	 __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e02:	2300      	movs	r3, #0
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	60bb      	str	r3, [r7, #8]
 8003e16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e22:	2b40      	cmp	r3, #64	; 0x40
 8003e24:	f040 80b4 	bne.w	8003f90 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8140 	beq.w	80040be <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e46:	429a      	cmp	r2, r3
 8003e48:	f080 8139 	bcs.w	80040be <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e5e:	f000 8088 	beq.w	8003f72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	330c      	adds	r3, #12
 8003e68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e70:	e853 3f00 	ldrex	r3, [r3]
 8003e74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	330c      	adds	r3, #12
 8003e8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e9e:	e841 2300 	strex	r3, r2, [r1]
 8003ea2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003ea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1d9      	bne.n	8003e62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3314      	adds	r3, #20
 8003eb4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003ebe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ec0:	f023 0301 	bic.w	r3, r3, #1
 8003ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	3314      	adds	r3, #20
 8003ece:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ed2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ed6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003eda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ede:	e841 2300 	strex	r3, r2, [r1]
 8003ee2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003ee4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e1      	bne.n	8003eae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3314      	adds	r3, #20
 8003ef0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ef4:	e853 3f00 	ldrex	r3, [r3]
 8003ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003efc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	3314      	adds	r3, #20
 8003f0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f16:	e841 2300 	strex	r3, r2, [r1]
 8003f1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1e3      	bne.n	8003eea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f3a:	e853 3f00 	ldrex	r3, [r3]
 8003f3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f42:	f023 0310 	bic.w	r3, r3, #16
 8003f46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	330c      	adds	r3, #12
 8003f50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f54:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f5c:	e841 2300 	strex	r3, r2, [r1]
 8003f60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1e3      	bne.n	8003f30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fd ff8d 	bl	8001e8c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	4619      	mov	r1, r3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fd f8cc 	bl	8001120 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f88:	e099      	b.n	80040be <HAL_UART_IRQHandler+0x50e>
 8003f8a:	bf00      	nop
 8003f8c:	0800463b 	.word	0x0800463b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f000 808b 	beq.w	80040c2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003fac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 8086 	beq.w	80040c2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	330c      	adds	r3, #12
 8003fbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc0:	e853 3f00 	ldrex	r3, [r3]
 8003fc4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	330c      	adds	r3, #12
 8003fd6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003fda:	647a      	str	r2, [r7, #68]	; 0x44
 8003fdc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fde:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fe0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fe2:	e841 2300 	strex	r3, r2, [r1]
 8003fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1e3      	bne.n	8003fb6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3314      	adds	r3, #20
 8003ff4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	623b      	str	r3, [r7, #32]
   return(result);
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f023 0301 	bic.w	r3, r3, #1
 8004004:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3314      	adds	r3, #20
 800400e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004012:	633a      	str	r2, [r7, #48]	; 0x30
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004016:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1e3      	bne.n	8003fee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2220      	movs	r2, #32
 800402a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	e853 3f00 	ldrex	r3, [r3]
 8004042:	60fb      	str	r3, [r7, #12]
   return(result);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0310 	bic.w	r3, r3, #16
 800404a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004058:	61fa      	str	r2, [r7, #28]
 800405a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405c:	69b9      	ldr	r1, [r7, #24]
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	e841 2300 	strex	r3, r2, [r1]
 8004064:	617b      	str	r3, [r7, #20]
   return(result);
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1e3      	bne.n	8004034 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800406c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004070:	4619      	mov	r1, r3
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7fd f854 	bl	8001120 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004078:	e023      	b.n	80040c2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800407a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800407e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004082:	2b00      	cmp	r3, #0
 8004084:	d009      	beq.n	800409a <HAL_UART_IRQHandler+0x4ea>
 8004086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800408a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fae5 	bl	8004662 <UART_Transmit_IT>
    return;
 8004098:	e014      	b.n	80040c4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800409a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800409e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00e      	beq.n	80040c4 <HAL_UART_IRQHandler+0x514>
 80040a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d008      	beq.n	80040c4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fb25 	bl	8004702 <UART_EndTransmit_IT>
    return;
 80040b8:	e004      	b.n	80040c4 <HAL_UART_IRQHandler+0x514>
    return;
 80040ba:	bf00      	nop
 80040bc:	e002      	b.n	80040c4 <HAL_UART_IRQHandler+0x514>
      return;
 80040be:	bf00      	nop
 80040c0:	e000      	b.n	80040c4 <HAL_UART_IRQHandler+0x514>
      return;
 80040c2:	bf00      	nop
  }
}
 80040c4:	37e8      	adds	r7, #232	; 0xe8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop

080040cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b09c      	sub	sp, #112	; 0x70
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004128:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004134:	2b00      	cmp	r3, #0
 8004136:	d172      	bne.n	800421e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004138:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800413a:	2200      	movs	r2, #0
 800413c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800413e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	330c      	adds	r3, #12
 8004144:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004146:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004148:	e853 3f00 	ldrex	r3, [r3]
 800414c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800414e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004154:	66bb      	str	r3, [r7, #104]	; 0x68
 8004156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	330c      	adds	r3, #12
 800415c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800415e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004160:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004162:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004164:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004166:	e841 2300 	strex	r3, r2, [r1]
 800416a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800416c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1e5      	bne.n	800413e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3314      	adds	r3, #20
 8004178:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417c:	e853 3f00 	ldrex	r3, [r3]
 8004180:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004184:	f023 0301 	bic.w	r3, r3, #1
 8004188:	667b      	str	r3, [r7, #100]	; 0x64
 800418a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	3314      	adds	r3, #20
 8004190:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004192:	647a      	str	r2, [r7, #68]	; 0x44
 8004194:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004196:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004198:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800419a:	e841 2300 	strex	r3, r2, [r1]
 800419e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1e5      	bne.n	8004172 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	3314      	adds	r3, #20
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	623b      	str	r3, [r7, #32]
   return(result);
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041bc:	663b      	str	r3, [r7, #96]	; 0x60
 80041be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80041c6:	633a      	str	r2, [r7, #48]	; 0x30
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e5      	bne.n	80041a6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d119      	bne.n	800421e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	330c      	adds	r3, #12
 80041f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	e853 3f00 	ldrex	r3, [r3]
 80041f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f023 0310 	bic.w	r3, r3, #16
 8004200:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	330c      	adds	r3, #12
 8004208:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800420a:	61fa      	str	r2, [r7, #28]
 800420c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420e:	69b9      	ldr	r1, [r7, #24]
 8004210:	69fa      	ldr	r2, [r7, #28]
 8004212:	e841 2300 	strex	r3, r2, [r1]
 8004216:	617b      	str	r3, [r7, #20]
   return(result);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1e5      	bne.n	80041ea <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800421e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004222:	2b01      	cmp	r3, #1
 8004224:	d106      	bne.n	8004234 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004226:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004228:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800422a:	4619      	mov	r1, r3
 800422c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800422e:	f7fc ff77 	bl	8001120 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004232:	e002      	b.n	800423a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004234:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004236:	f7ff ff53 	bl	80040e0 <HAL_UART_RxCpltCallback>
}
 800423a:	bf00      	nop
 800423c:	3770      	adds	r7, #112	; 0x70
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004254:	2b01      	cmp	r3, #1
 8004256:	d108      	bne.n	800426a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800425c:	085b      	lsrs	r3, r3, #1
 800425e:	b29b      	uxth	r3, r3
 8004260:	4619      	mov	r1, r3
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f7fc ff5c 	bl	8001120 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004268:	e002      	b.n	8004270 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f7ff ff42 	bl	80040f4 <HAL_UART_RxHalfCpltCallback>
}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004280:	2300      	movs	r3, #0
 8004282:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004288:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004294:	2b80      	cmp	r3, #128	; 0x80
 8004296:	bf0c      	ite	eq
 8004298:	2301      	moveq	r3, #1
 800429a:	2300      	movne	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b21      	cmp	r3, #33	; 0x21
 80042aa:	d108      	bne.n	80042be <UART_DMAError+0x46>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d005      	beq.n	80042be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2200      	movs	r2, #0
 80042b6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80042b8:	68b8      	ldr	r0, [r7, #8]
 80042ba:	f000 f933 	bl	8004524 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c8:	2b40      	cmp	r3, #64	; 0x40
 80042ca:	bf0c      	ite	eq
 80042cc:	2301      	moveq	r3, #1
 80042ce:	2300      	movne	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b22      	cmp	r3, #34	; 0x22
 80042de:	d108      	bne.n	80042f2 <UART_DMAError+0x7a>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d005      	beq.n	80042f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2200      	movs	r2, #0
 80042ea:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80042ec:	68b8      	ldr	r0, [r7, #8]
 80042ee:	f000 f941 	bl	8004574 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f043 0210 	orr.w	r2, r3, #16
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042fe:	68b8      	ldr	r0, [r7, #8]
 8004300:	f7ff ff02 	bl	8004108 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004304:	bf00      	nop
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b090      	sub	sp, #64	; 0x40
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	603b      	str	r3, [r7, #0]
 8004318:	4613      	mov	r3, r2
 800431a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800431c:	e050      	b.n	80043c0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800431e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004324:	d04c      	beq.n	80043c0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004328:	2b00      	cmp	r3, #0
 800432a:	d007      	beq.n	800433c <UART_WaitOnFlagUntilTimeout+0x30>
 800432c:	f7fd fafa 	bl	8001924 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004338:	429a      	cmp	r2, r3
 800433a:	d241      	bcs.n	80043c0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	330c      	adds	r3, #12
 8004342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800434c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	330c      	adds	r3, #12
 800435a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800435c:	637a      	str	r2, [r7, #52]	; 0x34
 800435e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004362:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800436a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e5      	bne.n	800433c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3314      	adds	r3, #20
 8004376:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	e853 3f00 	ldrex	r3, [r3]
 800437e:	613b      	str	r3, [r7, #16]
   return(result);
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	63bb      	str	r3, [r7, #56]	; 0x38
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3314      	adds	r3, #20
 800438e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004390:	623a      	str	r2, [r7, #32]
 8004392:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004394:	69f9      	ldr	r1, [r7, #28]
 8004396:	6a3a      	ldr	r2, [r7, #32]
 8004398:	e841 2300 	strex	r3, r2, [r1]
 800439c:	61bb      	str	r3, [r7, #24]
   return(result);
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e5      	bne.n	8004370 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e00f      	b.n	80043e0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	4013      	ands	r3, r2
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	bf0c      	ite	eq
 80043d0:	2301      	moveq	r3, #1
 80043d2:	2300      	movne	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	461a      	mov	r2, r3
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d09f      	beq.n	800431e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3740      	adds	r7, #64	; 0x40
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b098      	sub	sp, #96	; 0x60
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	4613      	mov	r3, r2
 80043f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	88fa      	ldrh	r2, [r7, #6]
 8004400:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2222      	movs	r2, #34	; 0x22
 800440c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004414:	4a40      	ldr	r2, [pc, #256]	; (8004518 <UART_Start_Receive_DMA+0x130>)
 8004416:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441c:	4a3f      	ldr	r2, [pc, #252]	; (800451c <UART_Start_Receive_DMA+0x134>)
 800441e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004424:	4a3e      	ldr	r2, [pc, #248]	; (8004520 <UART_Start_Receive_DMA+0x138>)
 8004426:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800442c:	2200      	movs	r2, #0
 800442e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004430:	f107 0308 	add.w	r3, r7, #8
 8004434:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	3304      	adds	r3, #4
 8004440:	4619      	mov	r1, r3
 8004442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	88fb      	ldrh	r3, [r7, #6]
 8004448:	f7fd fcc8 	bl	8001ddc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800444c:	2300      	movs	r3, #0
 800444e:	613b      	str	r3, [r7, #16]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	613b      	str	r3, [r7, #16]
 8004460:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d019      	beq.n	80044a6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800447c:	e853 3f00 	ldrex	r3, [r3]
 8004480:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004488:	65bb      	str	r3, [r7, #88]	; 0x58
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004492:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004494:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004496:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004498:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80044a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1e5      	bne.n	8004472 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3314      	adds	r3, #20
 80044ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b8:	f043 0301 	orr.w	r3, r3, #1
 80044bc:	657b      	str	r3, [r7, #84]	; 0x54
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3314      	adds	r3, #20
 80044c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80044c6:	63ba      	str	r2, [r7, #56]	; 0x38
 80044c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80044cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e5      	bne.n	80044a6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3314      	adds	r3, #20
 80044e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	617b      	str	r3, [r7, #20]
   return(result);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f0:	653b      	str	r3, [r7, #80]	; 0x50
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3314      	adds	r3, #20
 80044f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80044fa:	627a      	str	r2, [r7, #36]	; 0x24
 80044fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fe:	6a39      	ldr	r1, [r7, #32]
 8004500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004502:	e841 2300 	strex	r3, r2, [r1]
 8004506:	61fb      	str	r3, [r7, #28]
   return(result);
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1e5      	bne.n	80044da <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3760      	adds	r7, #96	; 0x60
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	0800411d 	.word	0x0800411d
 800451c:	08004243 	.word	0x08004243
 8004520:	08004279 	.word	0x08004279

08004524 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004524:	b480      	push	{r7}
 8004526:	b089      	sub	sp, #36	; 0x24
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	330c      	adds	r3, #12
 8004532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	e853 3f00 	ldrex	r3, [r3]
 800453a:	60bb      	str	r3, [r7, #8]
   return(result);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004542:	61fb      	str	r3, [r7, #28]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	330c      	adds	r3, #12
 800454a:	69fa      	ldr	r2, [r7, #28]
 800454c:	61ba      	str	r2, [r7, #24]
 800454e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004550:	6979      	ldr	r1, [r7, #20]
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	e841 2300 	strex	r3, r2, [r1]
 8004558:	613b      	str	r3, [r7, #16]
   return(result);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e5      	bne.n	800452c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004568:	bf00      	nop
 800456a:	3724      	adds	r7, #36	; 0x24
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004574:	b480      	push	{r7}
 8004576:	b095      	sub	sp, #84	; 0x54
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004586:	e853 3f00 	ldrex	r3, [r3]
 800458a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800458c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004592:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	330c      	adds	r3, #12
 800459a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800459c:	643a      	str	r2, [r7, #64]	; 0x40
 800459e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80045a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045a4:	e841 2300 	strex	r3, r2, [r1]
 80045a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80045aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1e5      	bne.n	800457c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3314      	adds	r3, #20
 80045b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	61fb      	str	r3, [r7, #28]
   return(result);
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f023 0301 	bic.w	r3, r3, #1
 80045c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3314      	adds	r3, #20
 80045ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045d8:	e841 2300 	strex	r3, r2, [r1]
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1e5      	bne.n	80045b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d119      	bne.n	8004620 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	330c      	adds	r3, #12
 80045f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	e853 3f00 	ldrex	r3, [r3]
 80045fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f023 0310 	bic.w	r3, r3, #16
 8004602:	647b      	str	r3, [r7, #68]	; 0x44
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	330c      	adds	r3, #12
 800460a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800460c:	61ba      	str	r2, [r7, #24]
 800460e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004610:	6979      	ldr	r1, [r7, #20]
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	e841 2300 	strex	r3, r2, [r1]
 8004618:	613b      	str	r3, [r7, #16]
   return(result);
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e5      	bne.n	80045ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800462e:	bf00      	nop
 8004630:	3754      	adds	r7, #84	; 0x54
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004646:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f7ff fd57 	bl	8004108 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800465a:	bf00      	nop
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b21      	cmp	r3, #33	; 0x21
 8004674:	d13e      	bne.n	80046f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467e:	d114      	bne.n	80046aa <UART_Transmit_IT+0x48>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d110      	bne.n	80046aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	461a      	mov	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800469c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	1c9a      	adds	r2, r3, #2
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	621a      	str	r2, [r3, #32]
 80046a8:	e008      	b.n	80046bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	1c59      	adds	r1, r3, #1
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	6211      	str	r1, [r2, #32]
 80046b4:	781a      	ldrb	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	4619      	mov	r1, r3
 80046ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10f      	bne.n	80046f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68da      	ldr	r2, [r3, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046f0:	2300      	movs	r3, #0
 80046f2:	e000      	b.n	80046f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046f4:	2302      	movs	r3, #2
  }
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr

08004702 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b082      	sub	sp, #8
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68da      	ldr	r2, [r3, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004718:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2220      	movs	r2, #32
 800471e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7ff fcd2 	bl	80040cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b08c      	sub	sp, #48	; 0x30
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b22      	cmp	r3, #34	; 0x22
 8004744:	f040 80ab 	bne.w	800489e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004750:	d117      	bne.n	8004782 <UART_Receive_IT+0x50>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d113      	bne.n	8004782 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800475a:	2300      	movs	r3, #0
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004762:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	b29b      	uxth	r3, r3
 800476c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004770:	b29a      	uxth	r2, r3
 8004772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004774:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	1c9a      	adds	r2, r3, #2
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	629a      	str	r2, [r3, #40]	; 0x28
 8004780:	e026      	b.n	80047d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004788:	2300      	movs	r3, #0
 800478a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004794:	d007      	beq.n	80047a6 <UART_Receive_IT+0x74>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10a      	bne.n	80047b4 <UART_Receive_IT+0x82>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	e008      	b.n	80047c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047c0:	b2da      	uxtb	r2, r3
 80047c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29b      	uxth	r3, r3
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	4619      	mov	r1, r3
 80047de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d15a      	bne.n	800489a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0220 	bic.w	r2, r2, #32
 80047f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004802:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 0201 	bic.w	r2, r2, #1
 8004812:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004820:	2b01      	cmp	r3, #1
 8004822:	d135      	bne.n	8004890 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	330c      	adds	r3, #12
 8004830:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	e853 3f00 	ldrex	r3, [r3]
 8004838:	613b      	str	r3, [r7, #16]
   return(result);
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f023 0310 	bic.w	r3, r3, #16
 8004840:	627b      	str	r3, [r7, #36]	; 0x24
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	330c      	adds	r3, #12
 8004848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800484a:	623a      	str	r2, [r7, #32]
 800484c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	69f9      	ldr	r1, [r7, #28]
 8004850:	6a3a      	ldr	r2, [r7, #32]
 8004852:	e841 2300 	strex	r3, r2, [r1]
 8004856:	61bb      	str	r3, [r7, #24]
   return(result);
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e5      	bne.n	800482a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0310 	and.w	r3, r3, #16
 8004868:	2b10      	cmp	r3, #16
 800486a:	d10a      	bne.n	8004882 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004886:	4619      	mov	r1, r3
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7fc fc49 	bl	8001120 <HAL_UARTEx_RxEventCallback>
 800488e:	e002      	b.n	8004896 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff fc25 	bl	80040e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	e002      	b.n	80048a0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800489a:	2300      	movs	r3, #0
 800489c:	e000      	b.n	80048a0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800489e:	2302      	movs	r3, #2
  }
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3730      	adds	r7, #48	; 0x30
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048ac:	b0c0      	sub	sp, #256	; 0x100
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80048c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c4:	68d9      	ldr	r1, [r3, #12]
 80048c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	ea40 0301 	orr.w	r3, r0, r1
 80048d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d6:	689a      	ldr	r2, [r3, #8]
 80048d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	431a      	orrs	r2, r3
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ec:	69db      	ldr	r3, [r3, #28]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004900:	f021 010c 	bic.w	r1, r1, #12
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800490e:	430b      	orrs	r3, r1
 8004910:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800491e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004922:	6999      	ldr	r1, [r3, #24]
 8004924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	ea40 0301 	orr.w	r3, r0, r1
 800492e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	4b8f      	ldr	r3, [pc, #572]	; (8004b74 <UART_SetConfig+0x2cc>)
 8004938:	429a      	cmp	r2, r3
 800493a:	d005      	beq.n	8004948 <UART_SetConfig+0xa0>
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	4b8d      	ldr	r3, [pc, #564]	; (8004b78 <UART_SetConfig+0x2d0>)
 8004944:	429a      	cmp	r2, r3
 8004946:	d104      	bne.n	8004952 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004948:	f7fe f9e4 	bl	8002d14 <HAL_RCC_GetPCLK2Freq>
 800494c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004950:	e003      	b.n	800495a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004952:	f7fe f9cb 	bl	8002cec <HAL_RCC_GetPCLK1Freq>
 8004956:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800495a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495e:	69db      	ldr	r3, [r3, #28]
 8004960:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004964:	f040 810c 	bne.w	8004b80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800496c:	2200      	movs	r2, #0
 800496e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004972:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004976:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800497a:	4622      	mov	r2, r4
 800497c:	462b      	mov	r3, r5
 800497e:	1891      	adds	r1, r2, r2
 8004980:	65b9      	str	r1, [r7, #88]	; 0x58
 8004982:	415b      	adcs	r3, r3
 8004984:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004986:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800498a:	4621      	mov	r1, r4
 800498c:	eb12 0801 	adds.w	r8, r2, r1
 8004990:	4629      	mov	r1, r5
 8004992:	eb43 0901 	adc.w	r9, r3, r1
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	f04f 0300 	mov.w	r3, #0
 800499e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049aa:	4690      	mov	r8, r2
 80049ac:	4699      	mov	r9, r3
 80049ae:	4623      	mov	r3, r4
 80049b0:	eb18 0303 	adds.w	r3, r8, r3
 80049b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80049b8:	462b      	mov	r3, r5
 80049ba:	eb49 0303 	adc.w	r3, r9, r3
 80049be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80049c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80049d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80049d6:	460b      	mov	r3, r1
 80049d8:	18db      	adds	r3, r3, r3
 80049da:	653b      	str	r3, [r7, #80]	; 0x50
 80049dc:	4613      	mov	r3, r2
 80049de:	eb42 0303 	adc.w	r3, r2, r3
 80049e2:	657b      	str	r3, [r7, #84]	; 0x54
 80049e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80049ec:	f7fb fc0a 	bl	8000204 <__aeabi_uldivmod>
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4b61      	ldr	r3, [pc, #388]	; (8004b7c <UART_SetConfig+0x2d4>)
 80049f6:	fba3 2302 	umull	r2, r3, r3, r2
 80049fa:	095b      	lsrs	r3, r3, #5
 80049fc:	011c      	lsls	r4, r3, #4
 80049fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a02:	2200      	movs	r2, #0
 8004a04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a08:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004a10:	4642      	mov	r2, r8
 8004a12:	464b      	mov	r3, r9
 8004a14:	1891      	adds	r1, r2, r2
 8004a16:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a18:	415b      	adcs	r3, r3
 8004a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a20:	4641      	mov	r1, r8
 8004a22:	eb12 0a01 	adds.w	sl, r2, r1
 8004a26:	4649      	mov	r1, r9
 8004a28:	eb43 0b01 	adc.w	fp, r3, r1
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a40:	4692      	mov	sl, r2
 8004a42:	469b      	mov	fp, r3
 8004a44:	4643      	mov	r3, r8
 8004a46:	eb1a 0303 	adds.w	r3, sl, r3
 8004a4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a4e:	464b      	mov	r3, r9
 8004a50:	eb4b 0303 	adc.w	r3, fp, r3
 8004a54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a64:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	18db      	adds	r3, r3, r3
 8004a70:	643b      	str	r3, [r7, #64]	; 0x40
 8004a72:	4613      	mov	r3, r2
 8004a74:	eb42 0303 	adc.w	r3, r2, r3
 8004a78:	647b      	str	r3, [r7, #68]	; 0x44
 8004a7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004a82:	f7fb fbbf 	bl	8000204 <__aeabi_uldivmod>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	4b3b      	ldr	r3, [pc, #236]	; (8004b7c <UART_SetConfig+0x2d4>)
 8004a8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	2264      	movs	r2, #100	; 0x64
 8004a96:	fb02 f303 	mul.w	r3, r2, r3
 8004a9a:	1acb      	subs	r3, r1, r3
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004aa2:	4b36      	ldr	r3, [pc, #216]	; (8004b7c <UART_SetConfig+0x2d4>)
 8004aa4:	fba3 2302 	umull	r2, r3, r3, r2
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ab0:	441c      	add	r4, r3
 8004ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004abc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ac0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ac4:	4642      	mov	r2, r8
 8004ac6:	464b      	mov	r3, r9
 8004ac8:	1891      	adds	r1, r2, r2
 8004aca:	63b9      	str	r1, [r7, #56]	; 0x38
 8004acc:	415b      	adcs	r3, r3
 8004ace:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ad0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ad4:	4641      	mov	r1, r8
 8004ad6:	1851      	adds	r1, r2, r1
 8004ad8:	6339      	str	r1, [r7, #48]	; 0x30
 8004ada:	4649      	mov	r1, r9
 8004adc:	414b      	adcs	r3, r1
 8004ade:	637b      	str	r3, [r7, #52]	; 0x34
 8004ae0:	f04f 0200 	mov.w	r2, #0
 8004ae4:	f04f 0300 	mov.w	r3, #0
 8004ae8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004aec:	4659      	mov	r1, fp
 8004aee:	00cb      	lsls	r3, r1, #3
 8004af0:	4651      	mov	r1, sl
 8004af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004af6:	4651      	mov	r1, sl
 8004af8:	00ca      	lsls	r2, r1, #3
 8004afa:	4610      	mov	r0, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	4603      	mov	r3, r0
 8004b00:	4642      	mov	r2, r8
 8004b02:	189b      	adds	r3, r3, r2
 8004b04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b08:	464b      	mov	r3, r9
 8004b0a:	460a      	mov	r2, r1
 8004b0c:	eb42 0303 	adc.w	r3, r2, r3
 8004b10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b20:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b28:	460b      	mov	r3, r1
 8004b2a:	18db      	adds	r3, r3, r3
 8004b2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b2e:	4613      	mov	r3, r2
 8004b30:	eb42 0303 	adc.w	r3, r2, r3
 8004b34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b3e:	f7fb fb61 	bl	8000204 <__aeabi_uldivmod>
 8004b42:	4602      	mov	r2, r0
 8004b44:	460b      	mov	r3, r1
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <UART_SetConfig+0x2d4>)
 8004b48:	fba3 1302 	umull	r1, r3, r3, r2
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	2164      	movs	r1, #100	; 0x64
 8004b50:	fb01 f303 	mul.w	r3, r1, r3
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	3332      	adds	r3, #50	; 0x32
 8004b5a:	4a08      	ldr	r2, [pc, #32]	; (8004b7c <UART_SetConfig+0x2d4>)
 8004b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b60:	095b      	lsrs	r3, r3, #5
 8004b62:	f003 0207 	and.w	r2, r3, #7
 8004b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4422      	add	r2, r4
 8004b6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b70:	e105      	b.n	8004d7e <UART_SetConfig+0x4d6>
 8004b72:	bf00      	nop
 8004b74:	40011000 	.word	0x40011000
 8004b78:	40011400 	.word	0x40011400
 8004b7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b84:	2200      	movs	r2, #0
 8004b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b8a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004b8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004b92:	4642      	mov	r2, r8
 8004b94:	464b      	mov	r3, r9
 8004b96:	1891      	adds	r1, r2, r2
 8004b98:	6239      	str	r1, [r7, #32]
 8004b9a:	415b      	adcs	r3, r3
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ba2:	4641      	mov	r1, r8
 8004ba4:	1854      	adds	r4, r2, r1
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	eb43 0501 	adc.w	r5, r3, r1
 8004bac:	f04f 0200 	mov.w	r2, #0
 8004bb0:	f04f 0300 	mov.w	r3, #0
 8004bb4:	00eb      	lsls	r3, r5, #3
 8004bb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bba:	00e2      	lsls	r2, r4, #3
 8004bbc:	4614      	mov	r4, r2
 8004bbe:	461d      	mov	r5, r3
 8004bc0:	4643      	mov	r3, r8
 8004bc2:	18e3      	adds	r3, r4, r3
 8004bc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004bc8:	464b      	mov	r3, r9
 8004bca:	eb45 0303 	adc.w	r3, r5, r3
 8004bce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004bde:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004be2:	f04f 0200 	mov.w	r2, #0
 8004be6:	f04f 0300 	mov.w	r3, #0
 8004bea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004bee:	4629      	mov	r1, r5
 8004bf0:	008b      	lsls	r3, r1, #2
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bf8:	4621      	mov	r1, r4
 8004bfa:	008a      	lsls	r2, r1, #2
 8004bfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c00:	f7fb fb00 	bl	8000204 <__aeabi_uldivmod>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4b60      	ldr	r3, [pc, #384]	; (8004d8c <UART_SetConfig+0x4e4>)
 8004c0a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	011c      	lsls	r4, r3, #4
 8004c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c24:	4642      	mov	r2, r8
 8004c26:	464b      	mov	r3, r9
 8004c28:	1891      	adds	r1, r2, r2
 8004c2a:	61b9      	str	r1, [r7, #24]
 8004c2c:	415b      	adcs	r3, r3
 8004c2e:	61fb      	str	r3, [r7, #28]
 8004c30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c34:	4641      	mov	r1, r8
 8004c36:	1851      	adds	r1, r2, r1
 8004c38:	6139      	str	r1, [r7, #16]
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	414b      	adcs	r3, r1
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c4c:	4659      	mov	r1, fp
 8004c4e:	00cb      	lsls	r3, r1, #3
 8004c50:	4651      	mov	r1, sl
 8004c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c56:	4651      	mov	r1, sl
 8004c58:	00ca      	lsls	r2, r1, #3
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	4642      	mov	r2, r8
 8004c62:	189b      	adds	r3, r3, r2
 8004c64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c68:	464b      	mov	r3, r9
 8004c6a:	460a      	mov	r2, r1
 8004c6c:	eb42 0303 	adc.w	r3, r2, r3
 8004c70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	008b      	lsls	r3, r1, #2
 8004c90:	4641      	mov	r1, r8
 8004c92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c96:	4641      	mov	r1, r8
 8004c98:	008a      	lsls	r2, r1, #2
 8004c9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c9e:	f7fb fab1 	bl	8000204 <__aeabi_uldivmod>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4b39      	ldr	r3, [pc, #228]	; (8004d8c <UART_SetConfig+0x4e4>)
 8004ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	2164      	movs	r1, #100	; 0x64
 8004cb0:	fb01 f303 	mul.w	r3, r1, r3
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	3332      	adds	r3, #50	; 0x32
 8004cba:	4a34      	ldr	r2, [pc, #208]	; (8004d8c <UART_SetConfig+0x4e4>)
 8004cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cc6:	441c      	add	r4, r3
 8004cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ccc:	2200      	movs	r2, #0
 8004cce:	673b      	str	r3, [r7, #112]	; 0x70
 8004cd0:	677a      	str	r2, [r7, #116]	; 0x74
 8004cd2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004cd6:	4642      	mov	r2, r8
 8004cd8:	464b      	mov	r3, r9
 8004cda:	1891      	adds	r1, r2, r2
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	415b      	adcs	r3, r3
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ce6:	4641      	mov	r1, r8
 8004ce8:	1851      	adds	r1, r2, r1
 8004cea:	6039      	str	r1, [r7, #0]
 8004cec:	4649      	mov	r1, r9
 8004cee:	414b      	adcs	r3, r1
 8004cf0:	607b      	str	r3, [r7, #4]
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cfe:	4659      	mov	r1, fp
 8004d00:	00cb      	lsls	r3, r1, #3
 8004d02:	4651      	mov	r1, sl
 8004d04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d08:	4651      	mov	r1, sl
 8004d0a:	00ca      	lsls	r2, r1, #3
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4603      	mov	r3, r0
 8004d12:	4642      	mov	r2, r8
 8004d14:	189b      	adds	r3, r3, r2
 8004d16:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d18:	464b      	mov	r3, r9
 8004d1a:	460a      	mov	r2, r1
 8004d1c:	eb42 0303 	adc.w	r3, r2, r3
 8004d20:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	663b      	str	r3, [r7, #96]	; 0x60
 8004d2c:	667a      	str	r2, [r7, #100]	; 0x64
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	f04f 0300 	mov.w	r3, #0
 8004d36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	008b      	lsls	r3, r1, #2
 8004d3e:	4641      	mov	r1, r8
 8004d40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d44:	4641      	mov	r1, r8
 8004d46:	008a      	lsls	r2, r1, #2
 8004d48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004d4c:	f7fb fa5a 	bl	8000204 <__aeabi_uldivmod>
 8004d50:	4602      	mov	r2, r0
 8004d52:	460b      	mov	r3, r1
 8004d54:	4b0d      	ldr	r3, [pc, #52]	; (8004d8c <UART_SetConfig+0x4e4>)
 8004d56:	fba3 1302 	umull	r1, r3, r3, r2
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	2164      	movs	r1, #100	; 0x64
 8004d5e:	fb01 f303 	mul.w	r3, r1, r3
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	3332      	adds	r3, #50	; 0x32
 8004d68:	4a08      	ldr	r2, [pc, #32]	; (8004d8c <UART_SetConfig+0x4e4>)
 8004d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6e:	095b      	lsrs	r3, r3, #5
 8004d70:	f003 020f 	and.w	r2, r3, #15
 8004d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4422      	add	r2, r4
 8004d7c:	609a      	str	r2, [r3, #8]
}
 8004d7e:	bf00      	nop
 8004d80:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d84:	46bd      	mov	sp, r7
 8004d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d8a:	bf00      	nop
 8004d8c:	51eb851f 	.word	0x51eb851f

08004d90 <__libc_init_array>:
 8004d90:	b570      	push	{r4, r5, r6, lr}
 8004d92:	4d0d      	ldr	r5, [pc, #52]	; (8004dc8 <__libc_init_array+0x38>)
 8004d94:	4c0d      	ldr	r4, [pc, #52]	; (8004dcc <__libc_init_array+0x3c>)
 8004d96:	1b64      	subs	r4, r4, r5
 8004d98:	10a4      	asrs	r4, r4, #2
 8004d9a:	2600      	movs	r6, #0
 8004d9c:	42a6      	cmp	r6, r4
 8004d9e:	d109      	bne.n	8004db4 <__libc_init_array+0x24>
 8004da0:	4d0b      	ldr	r5, [pc, #44]	; (8004dd0 <__libc_init_array+0x40>)
 8004da2:	4c0c      	ldr	r4, [pc, #48]	; (8004dd4 <__libc_init_array+0x44>)
 8004da4:	f000 f882 	bl	8004eac <_init>
 8004da8:	1b64      	subs	r4, r4, r5
 8004daa:	10a4      	asrs	r4, r4, #2
 8004dac:	2600      	movs	r6, #0
 8004dae:	42a6      	cmp	r6, r4
 8004db0:	d105      	bne.n	8004dbe <__libc_init_array+0x2e>
 8004db2:	bd70      	pop	{r4, r5, r6, pc}
 8004db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004db8:	4798      	blx	r3
 8004dba:	3601      	adds	r6, #1
 8004dbc:	e7ee      	b.n	8004d9c <__libc_init_array+0xc>
 8004dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc2:	4798      	blx	r3
 8004dc4:	3601      	adds	r6, #1
 8004dc6:	e7f2      	b.n	8004dae <__libc_init_array+0x1e>
 8004dc8:	08004efc 	.word	0x08004efc
 8004dcc:	08004efc 	.word	0x08004efc
 8004dd0:	08004efc 	.word	0x08004efc
 8004dd4:	08004f00 	.word	0x08004f00

08004dd8 <free>:
 8004dd8:	4b02      	ldr	r3, [pc, #8]	; (8004de4 <free+0xc>)
 8004dda:	4601      	mov	r1, r0
 8004ddc:	6818      	ldr	r0, [r3, #0]
 8004dde:	f000 b80b 	b.w	8004df8 <_free_r>
 8004de2:	bf00      	nop
 8004de4:	20000010 	.word	0x20000010

08004de8 <memset>:
 8004de8:	4402      	add	r2, r0
 8004dea:	4603      	mov	r3, r0
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d100      	bne.n	8004df2 <memset+0xa>
 8004df0:	4770      	bx	lr
 8004df2:	f803 1b01 	strb.w	r1, [r3], #1
 8004df6:	e7f9      	b.n	8004dec <memset+0x4>

08004df8 <_free_r>:
 8004df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	d044      	beq.n	8004e88 <_free_r+0x90>
 8004dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e02:	9001      	str	r0, [sp, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f1a1 0404 	sub.w	r4, r1, #4
 8004e0a:	bfb8      	it	lt
 8004e0c:	18e4      	addlt	r4, r4, r3
 8004e0e:	f000 f83f 	bl	8004e90 <__malloc_lock>
 8004e12:	4a1e      	ldr	r2, [pc, #120]	; (8004e8c <_free_r+0x94>)
 8004e14:	9801      	ldr	r0, [sp, #4]
 8004e16:	6813      	ldr	r3, [r2, #0]
 8004e18:	b933      	cbnz	r3, 8004e28 <_free_r+0x30>
 8004e1a:	6063      	str	r3, [r4, #4]
 8004e1c:	6014      	str	r4, [r2, #0]
 8004e1e:	b003      	add	sp, #12
 8004e20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e24:	f000 b83a 	b.w	8004e9c <__malloc_unlock>
 8004e28:	42a3      	cmp	r3, r4
 8004e2a:	d908      	bls.n	8004e3e <_free_r+0x46>
 8004e2c:	6825      	ldr	r5, [r4, #0]
 8004e2e:	1961      	adds	r1, r4, r5
 8004e30:	428b      	cmp	r3, r1
 8004e32:	bf01      	itttt	eq
 8004e34:	6819      	ldreq	r1, [r3, #0]
 8004e36:	685b      	ldreq	r3, [r3, #4]
 8004e38:	1949      	addeq	r1, r1, r5
 8004e3a:	6021      	streq	r1, [r4, #0]
 8004e3c:	e7ed      	b.n	8004e1a <_free_r+0x22>
 8004e3e:	461a      	mov	r2, r3
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	b10b      	cbz	r3, 8004e48 <_free_r+0x50>
 8004e44:	42a3      	cmp	r3, r4
 8004e46:	d9fa      	bls.n	8004e3e <_free_r+0x46>
 8004e48:	6811      	ldr	r1, [r2, #0]
 8004e4a:	1855      	adds	r5, r2, r1
 8004e4c:	42a5      	cmp	r5, r4
 8004e4e:	d10b      	bne.n	8004e68 <_free_r+0x70>
 8004e50:	6824      	ldr	r4, [r4, #0]
 8004e52:	4421      	add	r1, r4
 8004e54:	1854      	adds	r4, r2, r1
 8004e56:	42a3      	cmp	r3, r4
 8004e58:	6011      	str	r1, [r2, #0]
 8004e5a:	d1e0      	bne.n	8004e1e <_free_r+0x26>
 8004e5c:	681c      	ldr	r4, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	6053      	str	r3, [r2, #4]
 8004e62:	4421      	add	r1, r4
 8004e64:	6011      	str	r1, [r2, #0]
 8004e66:	e7da      	b.n	8004e1e <_free_r+0x26>
 8004e68:	d902      	bls.n	8004e70 <_free_r+0x78>
 8004e6a:	230c      	movs	r3, #12
 8004e6c:	6003      	str	r3, [r0, #0]
 8004e6e:	e7d6      	b.n	8004e1e <_free_r+0x26>
 8004e70:	6825      	ldr	r5, [r4, #0]
 8004e72:	1961      	adds	r1, r4, r5
 8004e74:	428b      	cmp	r3, r1
 8004e76:	bf04      	itt	eq
 8004e78:	6819      	ldreq	r1, [r3, #0]
 8004e7a:	685b      	ldreq	r3, [r3, #4]
 8004e7c:	6063      	str	r3, [r4, #4]
 8004e7e:	bf04      	itt	eq
 8004e80:	1949      	addeq	r1, r1, r5
 8004e82:	6021      	streq	r1, [r4, #0]
 8004e84:	6054      	str	r4, [r2, #4]
 8004e86:	e7ca      	b.n	8004e1e <_free_r+0x26>
 8004e88:	b003      	add	sp, #12
 8004e8a:	bd30      	pop	{r4, r5, pc}
 8004e8c:	20000200 	.word	0x20000200

08004e90 <__malloc_lock>:
 8004e90:	4801      	ldr	r0, [pc, #4]	; (8004e98 <__malloc_lock+0x8>)
 8004e92:	f000 b809 	b.w	8004ea8 <__retarget_lock_acquire_recursive>
 8004e96:	bf00      	nop
 8004e98:	20000204 	.word	0x20000204

08004e9c <__malloc_unlock>:
 8004e9c:	4801      	ldr	r0, [pc, #4]	; (8004ea4 <__malloc_unlock+0x8>)
 8004e9e:	f000 b804 	b.w	8004eaa <__retarget_lock_release_recursive>
 8004ea2:	bf00      	nop
 8004ea4:	20000204 	.word	0x20000204

08004ea8 <__retarget_lock_acquire_recursive>:
 8004ea8:	4770      	bx	lr

08004eaa <__retarget_lock_release_recursive>:
 8004eaa:	4770      	bx	lr

08004eac <_init>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	bf00      	nop
 8004eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eb2:	bc08      	pop	{r3}
 8004eb4:	469e      	mov	lr, r3
 8004eb6:	4770      	bx	lr

08004eb8 <_fini>:
 8004eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eba:	bf00      	nop
 8004ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ebe:	bc08      	pop	{r3}
 8004ec0:	469e      	mov	lr, r3
 8004ec2:	4770      	bx	lr
