<stg><name>gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 4, 5, 3, 0>, config2_b></name>


<trans_list>

<trans id="5075" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5078" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5079" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5080" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5081" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5082" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5083" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5084" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5085" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5086" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5090" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5099" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5100" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5101" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5102" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5103" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5104" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5105" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5106" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5107" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5108" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5109" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5110" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5111" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5112" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="42" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="45" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5189" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32">
<![CDATA[
entry_ifconv:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %r_V_1035 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1035"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %r_V_1036 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1036"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %r_V_1039 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1039"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:4 %r_V_1040 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1040"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:5 %r_V_1043 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1043"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:6 %r_V_1044 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1044"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:7 %r_V_1047 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1047"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:8 %r_V_1048 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1048"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:9 %r_V_1051 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1051"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:10 %r_V_1052 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1052"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:11 %r_V_1055 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1055"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:12 %r_V_1056 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1056"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:13 %r_V_1059 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1059"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:14 %r_V_1060 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1060"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:15 %r_V_1063 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1063"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:16 %r_V_1064 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1064"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:17 %r_V_1067 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1067"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:18 %r_V_1068 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1068"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:19 %r_V_1071 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1071"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:20 %r_V_1072 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1072"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:21 %r_V_1075 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1075"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:22 %r_V_1076 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1076"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:23 %r_V_1079 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1079"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %r_V_1080 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1080"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:25 %r_V_1083 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1083"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:26 %r_V_1084 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1084"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:27 %r_V_1087 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1087"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:28 %r_V_1088 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1088"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:29 %r_V_1091 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1091"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:30 %r_V_1092 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1092"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:31 %r_V_1095 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1095"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %r_V_1096 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1096"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:33 %r_V_1099 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1099"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:34 %r_V_1100 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1100"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:35 %r_V_1103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1103"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:36 %r_V_1104 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1104"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:37 %r_V_1107 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1107"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:38 %r_V_1108 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1108"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:39 %r_V_1111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1111"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %r_V_1112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1112"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:41 %r_V_1115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1115"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:42 %r_V_1116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1116"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:43 %r_V_1119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1119"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:44 %r_V_1120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1120"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:45 %r_V_1123 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1123"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:46 %r_V_1124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1124"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:47 %r_V_1127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1127"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:48 %r_V_1128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1128"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:49 %r_V_1131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1131"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:50 %r_V_1132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1132"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:51 %r_V_1135 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1135"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:52 %r_V_1136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1136"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:53 %r_V_1139 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1139"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:54 %r_V_1140 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1140"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:55 %r_V_1143 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1143"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:56 %r_V_1144 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1144"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:57 %r_V_1147 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1147"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:58 %r_V_1148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1148"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:59 %r_V_1151 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1151"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:60 %r_V_1152 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1152"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:61 %r_V_1155 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1155"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:62 %r_V_1156 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1156"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:63 %r_V_1158 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1158"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:64 %r_V_1159 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1159"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:127 %h_newstate_1_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1_read

]]></Node>
<StgValue><ssdm name="h_newstate_1_read_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:128 %h_newstate_0_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_0_read

]]></Node>
<StgValue><ssdm name="h_newstate_0_read_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %reset_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_state

]]></Node>
<StgValue><ssdm name="reset_state_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:131 %qh_state_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="qh_state_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:132 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:133 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:196 %p_Val2_s = select i1 %reset_state_read, i33 %h_newstate_0_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:197 %p_Val2_2307 = select i1 %reset_state_read, i33 %h_newstate_1_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41

]]></Node>
<StgValue><ssdm name="p_Val2_2307"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:260 %p_Result_4919 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4919"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:261 %p_Val2_2305 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2305"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:262 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:263 %p_Result_4920 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4920"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:264 %trunc_ln828 = trunc i33 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln828"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:265 %r = icmp_ne  i15 %trunc_ln828, i15 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:266 %p_Result_4921 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4921"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %or_ln374 = or i1 %p_Result_s, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln374"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:268 %and_ln374 = and i1 %or_ln374, i1 %p_Result_4920

]]></Node>
<StgValue><ssdm name="and_ln374"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:269 %zext_ln377 = zext i1 %and_ln374

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:270 %p_Val2_2306 = add i16 %p_Val2_2305, i16 %zext_ln377

]]></Node>
<StgValue><ssdm name="p_Val2_2306"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:271 %p_Result_4922 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2306, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4922"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %xor_ln896 = xor i1 %p_Result_4922, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %carry_765 = and i1 %p_Result_4921, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="carry_765"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:274 %Range1_all_zeros = xor i1 %p_Result_4919, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:275 %deleted_zeros = select i1 %carry_765, i1 %p_Result_4919, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:276 %deleted_ones = select i1 %carry_765, i1 %Range1_all_zeros, i1 %p_Result_4919

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %xor_ln891 = xor i1 %p_Result_4921, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %or_ln891 = or i1 %p_Result_4922, i1 %xor_ln891

]]></Node>
<StgValue><ssdm name="or_ln891"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %xor_ln895 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:280 %or_ln895 = or i1 %p_Result_4922, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %overflow = and i1 %or_ln895, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:282 %xor_ln896_958 = xor i1 %deleted_ones, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_958"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:283 %or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_958

]]></Node>
<StgValue><ssdm name="or_ln896"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:284 %and_ln896 = and i1 %or_ln891, i1 %or_ln896

]]></Node>
<StgValue><ssdm name="and_ln896"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:285 %underflow = and i1 %and_ln896, i1 %p_Result_4919

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:286 %select_ln346_701 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_701"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:287 %or_ln346 = or i1 %overflow, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:288 %select_ln346 = select i1 %or_ln346, i16 %select_ln346_701, i16 %p_Val2_2306

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:291 %p_Result_4923 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4923"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:292 %p_Val2_2308 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2307, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2308"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:293 %p_Result_4602 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4602"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:294 %p_Result_4924 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4924"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:295 %trunc_ln828_380 = trunc i33 %p_Val2_2307

]]></Node>
<StgValue><ssdm name="trunc_ln828_380"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:296 %r_380 = icmp_ne  i15 %trunc_ln828_380, i15 0

]]></Node>
<StgValue><ssdm name="r_380"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:297 %p_Result_4925 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4925"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %or_ln374_380 = or i1 %p_Result_4602, i1 %r_380

]]></Node>
<StgValue><ssdm name="or_ln374_380"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln374_635 = and i1 %or_ln374_380, i1 %p_Result_4924

]]></Node>
<StgValue><ssdm name="and_ln374_635"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:300 %zext_ln377_635 = zext i1 %and_ln374_635

]]></Node>
<StgValue><ssdm name="zext_ln377_635"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:301 %p_Val2_2309 = add i16 %p_Val2_2308, i16 %zext_ln377_635

]]></Node>
<StgValue><ssdm name="p_Val2_2309"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:302 %p_Result_4926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2309, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4926"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %xor_ln896_959 = xor i1 %p_Result_4926, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_959"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:304 %carry_767 = and i1 %p_Result_4925, i1 %xor_ln896_959

]]></Node>
<StgValue><ssdm name="carry_767"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:305 %Range1_all_zeros_634 = xor i1 %p_Result_4923, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_634"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:306 %deleted_zeros_634 = select i1 %carry_767, i1 %p_Result_4923, i1 %Range1_all_zeros_634

]]></Node>
<StgValue><ssdm name="deleted_zeros_634"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:307 %deleted_ones_381 = select i1 %carry_767, i1 %Range1_all_zeros_634, i1 %p_Result_4923

]]></Node>
<StgValue><ssdm name="deleted_ones_381"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:308 %xor_ln891_254 = xor i1 %p_Result_4925, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_254"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:309 %or_ln891_254 = or i1 %p_Result_4926, i1 %xor_ln891_254

]]></Node>
<StgValue><ssdm name="or_ln891_254"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %xor_ln895_702 = xor i1 %deleted_zeros_634, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_702"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %or_ln895_573 = or i1 %p_Result_4926, i1 %xor_ln895_702

]]></Node>
<StgValue><ssdm name="or_ln895_573"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:312 %overflow_573 = and i1 %or_ln895_573, i1 %Range1_all_zeros_634

]]></Node>
<StgValue><ssdm name="overflow_573"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %xor_ln896_960 = xor i1 %deleted_ones_381, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_960"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %or_ln896_573 = or i1 %xor_ln896_959, i1 %xor_ln896_960

]]></Node>
<StgValue><ssdm name="or_ln896_573"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %and_ln896_512 = and i1 %or_ln891_254, i1 %or_ln896_573

]]></Node>
<StgValue><ssdm name="and_ln896_512"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %underflow_573 = and i1 %and_ln896_512, i1 %p_Result_4923

]]></Node>
<StgValue><ssdm name="underflow_573"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:317 %select_ln346_702 = select i1 %overflow_573, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_702"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %or_ln346_573 = or i1 %overflow_573, i1 %underflow_573

]]></Node>
<StgValue><ssdm name="or_ln346_573"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:319 %select_ln346_573 = select i1 %or_ln346_573, i16 %select_ln346_702, i16 %p_Val2_2309

]]></Node>
<StgValue><ssdm name="select_ln346_573"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:3207 %store_ln485 = store i7 0, i7 %ii

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:125 %h_newstate_3_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3_read

]]></Node>
<StgValue><ssdm name="h_newstate_3_read_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:126 %h_newstate_2_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2_read

]]></Node>
<StgValue><ssdm name="h_newstate_2_read_2"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:134 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:135 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:198 %p_Val2_2310 = select i1 %reset_state_read, i33 %h_newstate_2_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42

]]></Node>
<StgValue><ssdm name="p_Val2_2310"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:199 %p_Val2_2313 = select i1 %reset_state_read, i33 %h_newstate_3_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43

]]></Node>
<StgValue><ssdm name="p_Val2_2313"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:289 %qh_state_V_addr = getelementptr i16 %qh_state_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="qh_state_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:290 %store_ln455 = store i16 %select_ln346, i6 %qh_state_V_addr

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:320 %qh_state_V_addr_64 = getelementptr i16 %qh_state_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_64"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:321 %store_ln455 = store i16 %select_ln346_573, i6 %qh_state_V_addr_64

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:322 %p_Result_4927 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4927"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:323 %p_Val2_2311 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2310, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2311"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:324 %p_Result_4607 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4607"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:325 %p_Result_4928 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4928"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:326 %trunc_ln828_381 = trunc i33 %p_Val2_2310

]]></Node>
<StgValue><ssdm name="trunc_ln828_381"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:327 %r_381 = icmp_ne  i15 %trunc_ln828_381, i15 0

]]></Node>
<StgValue><ssdm name="r_381"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:328 %p_Result_4929 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4929"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %or_ln374_381 = or i1 %p_Result_4607, i1 %r_381

]]></Node>
<StgValue><ssdm name="or_ln374_381"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %and_ln374_636 = and i1 %or_ln374_381, i1 %p_Result_4928

]]></Node>
<StgValue><ssdm name="and_ln374_636"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:331 %zext_ln377_636 = zext i1 %and_ln374_636

]]></Node>
<StgValue><ssdm name="zext_ln377_636"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:332 %p_Val2_2312 = add i16 %p_Val2_2311, i16 %zext_ln377_636

]]></Node>
<StgValue><ssdm name="p_Val2_2312"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:333 %p_Result_4930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2312, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4930"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %xor_ln896_961 = xor i1 %p_Result_4930, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_961"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %carry_769 = and i1 %p_Result_4929, i1 %xor_ln896_961

]]></Node>
<StgValue><ssdm name="carry_769"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %Range1_all_zeros_635 = xor i1 %p_Result_4927, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_635"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:337 %deleted_zeros_635 = select i1 %carry_769, i1 %p_Result_4927, i1 %Range1_all_zeros_635

]]></Node>
<StgValue><ssdm name="deleted_zeros_635"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:338 %deleted_ones_382 = select i1 %carry_769, i1 %Range1_all_zeros_635, i1 %p_Result_4927

]]></Node>
<StgValue><ssdm name="deleted_ones_382"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %xor_ln891_255 = xor i1 %p_Result_4929, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_255"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %or_ln891_255 = or i1 %p_Result_4930, i1 %xor_ln891_255

]]></Node>
<StgValue><ssdm name="or_ln891_255"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %xor_ln895_703 = xor i1 %deleted_zeros_635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_703"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:342 %or_ln895_574 = or i1 %p_Result_4930, i1 %xor_ln895_703

]]></Node>
<StgValue><ssdm name="or_ln895_574"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:343 %overflow_574 = and i1 %or_ln895_574, i1 %Range1_all_zeros_635

]]></Node>
<StgValue><ssdm name="overflow_574"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:344 %xor_ln896_962 = xor i1 %deleted_ones_382, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_962"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:345 %or_ln896_574 = or i1 %xor_ln896_961, i1 %xor_ln896_962

]]></Node>
<StgValue><ssdm name="or_ln896_574"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:346 %and_ln896_514 = and i1 %or_ln891_255, i1 %or_ln896_574

]]></Node>
<StgValue><ssdm name="and_ln896_514"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:347 %underflow_574 = and i1 %and_ln896_514, i1 %p_Result_4927

]]></Node>
<StgValue><ssdm name="underflow_574"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:348 %select_ln346_703 = select i1 %overflow_574, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_703"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:349 %or_ln346_574 = or i1 %overflow_574, i1 %underflow_574

]]></Node>
<StgValue><ssdm name="or_ln346_574"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:350 %select_ln346_574 = select i1 %or_ln346_574, i16 %select_ln346_703, i16 %p_Val2_2312

]]></Node>
<StgValue><ssdm name="select_ln346_574"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:353 %p_Result_4931 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4931"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:354 %p_Val2_2314 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2313, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2314"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:355 %p_Result_4612 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4612"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:356 %p_Result_4932 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4932"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:357 %trunc_ln828_382 = trunc i33 %p_Val2_2313

]]></Node>
<StgValue><ssdm name="trunc_ln828_382"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:358 %r_382 = icmp_ne  i15 %trunc_ln828_382, i15 0

]]></Node>
<StgValue><ssdm name="r_382"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:359 %p_Result_4933 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4933"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:360 %or_ln374_382 = or i1 %p_Result_4612, i1 %r_382

]]></Node>
<StgValue><ssdm name="or_ln374_382"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %and_ln374_637 = and i1 %or_ln374_382, i1 %p_Result_4932

]]></Node>
<StgValue><ssdm name="and_ln374_637"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:362 %zext_ln377_637 = zext i1 %and_ln374_637

]]></Node>
<StgValue><ssdm name="zext_ln377_637"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:363 %p_Val2_2315 = add i16 %p_Val2_2314, i16 %zext_ln377_637

]]></Node>
<StgValue><ssdm name="p_Val2_2315"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:364 %p_Result_4934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2315, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4934"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:365 %xor_ln896_963 = xor i1 %p_Result_4934, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_963"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:366 %carry_771 = and i1 %p_Result_4933, i1 %xor_ln896_963

]]></Node>
<StgValue><ssdm name="carry_771"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:367 %Range1_all_zeros_636 = xor i1 %p_Result_4931, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_636"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:368 %deleted_zeros_636 = select i1 %carry_771, i1 %p_Result_4931, i1 %Range1_all_zeros_636

]]></Node>
<StgValue><ssdm name="deleted_zeros_636"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:369 %deleted_ones_383 = select i1 %carry_771, i1 %Range1_all_zeros_636, i1 %p_Result_4931

]]></Node>
<StgValue><ssdm name="deleted_ones_383"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:370 %xor_ln891_256 = xor i1 %p_Result_4933, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_256"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:371 %or_ln891_256 = or i1 %p_Result_4934, i1 %xor_ln891_256

]]></Node>
<StgValue><ssdm name="or_ln891_256"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %xor_ln895_704 = xor i1 %deleted_zeros_636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_704"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %or_ln895_575 = or i1 %p_Result_4934, i1 %xor_ln895_704

]]></Node>
<StgValue><ssdm name="or_ln895_575"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %overflow_575 = and i1 %or_ln895_575, i1 %Range1_all_zeros_636

]]></Node>
<StgValue><ssdm name="overflow_575"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %xor_ln896_964 = xor i1 %deleted_ones_383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_964"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %or_ln896_575 = or i1 %xor_ln896_963, i1 %xor_ln896_964

]]></Node>
<StgValue><ssdm name="or_ln896_575"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %and_ln896_516 = and i1 %or_ln891_256, i1 %or_ln896_575

]]></Node>
<StgValue><ssdm name="and_ln896_516"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %underflow_575 = and i1 %and_ln896_516, i1 %p_Result_4931

]]></Node>
<StgValue><ssdm name="underflow_575"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:379 %select_ln346_704 = select i1 %overflow_575, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_704"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %or_ln346_575 = or i1 %overflow_575, i1 %underflow_575

]]></Node>
<StgValue><ssdm name="or_ln346_575"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:381 %select_ln346_575 = select i1 %or_ln346_575, i16 %select_ln346_704, i16 %p_Val2_2315

]]></Node>
<StgValue><ssdm name="select_ln346_575"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:123 %h_newstate_5_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5_read

]]></Node>
<StgValue><ssdm name="h_newstate_5_read_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:124 %h_newstate_4_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4_read

]]></Node>
<StgValue><ssdm name="h_newstate_4_read_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:136 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:137 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:200 %p_Val2_2316 = select i1 %reset_state_read, i33 %h_newstate_4_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44

]]></Node>
<StgValue><ssdm name="p_Val2_2316"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:201 %p_Val2_2319 = select i1 %reset_state_read, i33 %h_newstate_5_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45

]]></Node>
<StgValue><ssdm name="p_Val2_2319"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:351 %qh_state_V_addr_65 = getelementptr i16 %qh_state_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_65"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:352 %store_ln455 = store i16 %select_ln346_574, i6 %qh_state_V_addr_65

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:382 %qh_state_V_addr_66 = getelementptr i16 %qh_state_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_66"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:383 %store_ln455 = store i16 %select_ln346_575, i6 %qh_state_V_addr_66

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:384 %p_Result_4935 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4935"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:385 %p_Val2_2317 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2316, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2317"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:386 %p_Result_4617 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4617"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %p_Result_4936 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4936"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:388 %trunc_ln828_383 = trunc i33 %p_Val2_2316

]]></Node>
<StgValue><ssdm name="trunc_ln828_383"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:389 %r_383 = icmp_ne  i15 %trunc_ln828_383, i15 0

]]></Node>
<StgValue><ssdm name="r_383"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:390 %p_Result_4937 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4937"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %or_ln374_383 = or i1 %p_Result_4617, i1 %r_383

]]></Node>
<StgValue><ssdm name="or_ln374_383"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %and_ln374_638 = and i1 %or_ln374_383, i1 %p_Result_4936

]]></Node>
<StgValue><ssdm name="and_ln374_638"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:393 %zext_ln377_638 = zext i1 %and_ln374_638

]]></Node>
<StgValue><ssdm name="zext_ln377_638"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:394 %p_Val2_2318 = add i16 %p_Val2_2317, i16 %zext_ln377_638

]]></Node>
<StgValue><ssdm name="p_Val2_2318"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:395 %p_Result_4938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2318, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4938"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %xor_ln896_965 = xor i1 %p_Result_4938, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_965"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %carry_773 = and i1 %p_Result_4937, i1 %xor_ln896_965

]]></Node>
<StgValue><ssdm name="carry_773"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %Range1_all_zeros_637 = xor i1 %p_Result_4935, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_637"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:399 %deleted_zeros_637 = select i1 %carry_773, i1 %p_Result_4935, i1 %Range1_all_zeros_637

]]></Node>
<StgValue><ssdm name="deleted_zeros_637"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:400 %deleted_ones_384 = select i1 %carry_773, i1 %Range1_all_zeros_637, i1 %p_Result_4935

]]></Node>
<StgValue><ssdm name="deleted_ones_384"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %xor_ln891_257 = xor i1 %p_Result_4937, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_257"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:402 %or_ln891_257 = or i1 %p_Result_4938, i1 %xor_ln891_257

]]></Node>
<StgValue><ssdm name="or_ln891_257"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:403 %xor_ln895_705 = xor i1 %deleted_zeros_637, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_705"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:404 %or_ln895_576 = or i1 %p_Result_4938, i1 %xor_ln895_705

]]></Node>
<StgValue><ssdm name="or_ln895_576"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:405 %overflow_576 = and i1 %or_ln895_576, i1 %Range1_all_zeros_637

]]></Node>
<StgValue><ssdm name="overflow_576"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %xor_ln896_966 = xor i1 %deleted_ones_384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_966"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %or_ln896_576 = or i1 %xor_ln896_965, i1 %xor_ln896_966

]]></Node>
<StgValue><ssdm name="or_ln896_576"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:408 %and_ln896_518 = and i1 %or_ln891_257, i1 %or_ln896_576

]]></Node>
<StgValue><ssdm name="and_ln896_518"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %underflow_576 = and i1 %and_ln896_518, i1 %p_Result_4935

]]></Node>
<StgValue><ssdm name="underflow_576"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:410 %select_ln346_705 = select i1 %overflow_576, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_705"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %or_ln346_576 = or i1 %overflow_576, i1 %underflow_576

]]></Node>
<StgValue><ssdm name="or_ln346_576"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:412 %select_ln346_576 = select i1 %or_ln346_576, i16 %select_ln346_705, i16 %p_Val2_2318

]]></Node>
<StgValue><ssdm name="select_ln346_576"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:415 %p_Result_4939 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4939"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:416 %p_Val2_2320 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2319, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2320"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:417 %p_Result_4622 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4622"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:418 %p_Result_4940 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4940"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:419 %trunc_ln828_384 = trunc i33 %p_Val2_2319

]]></Node>
<StgValue><ssdm name="trunc_ln828_384"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:420 %r_384 = icmp_ne  i15 %trunc_ln828_384, i15 0

]]></Node>
<StgValue><ssdm name="r_384"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:421 %p_Result_4941 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4941"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:422 %or_ln374_384 = or i1 %p_Result_4622, i1 %r_384

]]></Node>
<StgValue><ssdm name="or_ln374_384"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %and_ln374_639 = and i1 %or_ln374_384, i1 %p_Result_4940

]]></Node>
<StgValue><ssdm name="and_ln374_639"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:424 %zext_ln377_639 = zext i1 %and_ln374_639

]]></Node>
<StgValue><ssdm name="zext_ln377_639"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:425 %p_Val2_2321 = add i16 %p_Val2_2320, i16 %zext_ln377_639

]]></Node>
<StgValue><ssdm name="p_Val2_2321"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:426 %p_Result_4942 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2321, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4942"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %xor_ln896_967 = xor i1 %p_Result_4942, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_967"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %carry_775 = and i1 %p_Result_4941, i1 %xor_ln896_967

]]></Node>
<StgValue><ssdm name="carry_775"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %Range1_all_zeros_638 = xor i1 %p_Result_4939, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_638"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:430 %deleted_zeros_638 = select i1 %carry_775, i1 %p_Result_4939, i1 %Range1_all_zeros_638

]]></Node>
<StgValue><ssdm name="deleted_zeros_638"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:431 %deleted_ones_385 = select i1 %carry_775, i1 %Range1_all_zeros_638, i1 %p_Result_4939

]]></Node>
<StgValue><ssdm name="deleted_ones_385"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %xor_ln891_258 = xor i1 %p_Result_4941, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_258"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %or_ln891_258 = or i1 %p_Result_4942, i1 %xor_ln891_258

]]></Node>
<StgValue><ssdm name="or_ln891_258"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %xor_ln895_706 = xor i1 %deleted_zeros_638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_706"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:435 %or_ln895_577 = or i1 %p_Result_4942, i1 %xor_ln895_706

]]></Node>
<StgValue><ssdm name="or_ln895_577"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:436 %overflow_577 = and i1 %or_ln895_577, i1 %Range1_all_zeros_638

]]></Node>
<StgValue><ssdm name="overflow_577"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %xor_ln896_968 = xor i1 %deleted_ones_385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_968"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %or_ln896_577 = or i1 %xor_ln896_967, i1 %xor_ln896_968

]]></Node>
<StgValue><ssdm name="or_ln896_577"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %and_ln896_520 = and i1 %or_ln891_258, i1 %or_ln896_577

]]></Node>
<StgValue><ssdm name="and_ln896_520"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:440 %underflow_577 = and i1 %and_ln896_520, i1 %p_Result_4939

]]></Node>
<StgValue><ssdm name="underflow_577"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:441 %select_ln346_706 = select i1 %overflow_577, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_706"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:442 %or_ln346_577 = or i1 %overflow_577, i1 %underflow_577

]]></Node>
<StgValue><ssdm name="or_ln346_577"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:443 %select_ln346_577 = select i1 %or_ln346_577, i16 %select_ln346_706, i16 %p_Val2_2321

]]></Node>
<StgValue><ssdm name="select_ln346_577"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:121 %h_newstate_7_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_7_read

]]></Node>
<StgValue><ssdm name="h_newstate_7_read_2"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:122 %h_newstate_6_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_6_read

]]></Node>
<StgValue><ssdm name="h_newstate_6_read_2"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:138 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:139 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:202 %p_Val2_2322 = select i1 %reset_state_read, i33 %h_newstate_6_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46

]]></Node>
<StgValue><ssdm name="p_Val2_2322"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:203 %p_Val2_2325 = select i1 %reset_state_read, i33 %h_newstate_7_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47

]]></Node>
<StgValue><ssdm name="p_Val2_2325"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:413 %qh_state_V_addr_67 = getelementptr i16 %qh_state_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_67"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:414 %store_ln455 = store i16 %select_ln346_576, i6 %qh_state_V_addr_67

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:444 %qh_state_V_addr_68 = getelementptr i16 %qh_state_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_68"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:445 %store_ln455 = store i16 %select_ln346_577, i6 %qh_state_V_addr_68

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:446 %p_Result_4943 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4943"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:447 %p_Val2_2323 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2322, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2323"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:448 %p_Result_4627 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4627"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:449 %p_Result_4944 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4944"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:450 %trunc_ln828_385 = trunc i33 %p_Val2_2322

]]></Node>
<StgValue><ssdm name="trunc_ln828_385"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:451 %r_385 = icmp_ne  i15 %trunc_ln828_385, i15 0

]]></Node>
<StgValue><ssdm name="r_385"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:452 %p_Result_4945 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4945"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %or_ln374_385 = or i1 %p_Result_4627, i1 %r_385

]]></Node>
<StgValue><ssdm name="or_ln374_385"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %and_ln374_640 = and i1 %or_ln374_385, i1 %p_Result_4944

]]></Node>
<StgValue><ssdm name="and_ln374_640"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:455 %zext_ln377_640 = zext i1 %and_ln374_640

]]></Node>
<StgValue><ssdm name="zext_ln377_640"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:456 %p_Val2_2324 = add i16 %p_Val2_2323, i16 %zext_ln377_640

]]></Node>
<StgValue><ssdm name="p_Val2_2324"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:457 %p_Result_4946 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2324, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4946"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:458 %xor_ln896_969 = xor i1 %p_Result_4946, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_969"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %carry_777 = and i1 %p_Result_4945, i1 %xor_ln896_969

]]></Node>
<StgValue><ssdm name="carry_777"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:460 %Range1_all_zeros_639 = xor i1 %p_Result_4943, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_639"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:461 %deleted_zeros_639 = select i1 %carry_777, i1 %p_Result_4943, i1 %Range1_all_zeros_639

]]></Node>
<StgValue><ssdm name="deleted_zeros_639"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:462 %deleted_ones_386 = select i1 %carry_777, i1 %Range1_all_zeros_639, i1 %p_Result_4943

]]></Node>
<StgValue><ssdm name="deleted_ones_386"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:463 %xor_ln891_259 = xor i1 %p_Result_4945, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_259"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:464 %or_ln891_259 = or i1 %p_Result_4946, i1 %xor_ln891_259

]]></Node>
<StgValue><ssdm name="or_ln891_259"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:465 %xor_ln895_707 = xor i1 %deleted_zeros_639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_707"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %or_ln895_578 = or i1 %p_Result_4946, i1 %xor_ln895_707

]]></Node>
<StgValue><ssdm name="or_ln895_578"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %overflow_578 = and i1 %or_ln895_578, i1 %Range1_all_zeros_639

]]></Node>
<StgValue><ssdm name="overflow_578"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:468 %xor_ln896_970 = xor i1 %deleted_ones_386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_970"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:469 %or_ln896_578 = or i1 %xor_ln896_969, i1 %xor_ln896_970

]]></Node>
<StgValue><ssdm name="or_ln896_578"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %and_ln896_522 = and i1 %or_ln891_259, i1 %or_ln896_578

]]></Node>
<StgValue><ssdm name="and_ln896_522"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %underflow_578 = and i1 %and_ln896_522, i1 %p_Result_4943

]]></Node>
<StgValue><ssdm name="underflow_578"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:472 %select_ln346_707 = select i1 %overflow_578, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_707"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %or_ln346_578 = or i1 %overflow_578, i1 %underflow_578

]]></Node>
<StgValue><ssdm name="or_ln346_578"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:474 %select_ln346_578 = select i1 %or_ln346_578, i16 %select_ln346_707, i16 %p_Val2_2324

]]></Node>
<StgValue><ssdm name="select_ln346_578"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:477 %p_Result_4947 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4947"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:478 %p_Val2_2326 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2325, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2326"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:479 %p_Result_4632 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4632"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:480 %p_Result_4948 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4948"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:481 %trunc_ln828_386 = trunc i33 %p_Val2_2325

]]></Node>
<StgValue><ssdm name="trunc_ln828_386"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:482 %r_386 = icmp_ne  i15 %trunc_ln828_386, i15 0

]]></Node>
<StgValue><ssdm name="r_386"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %p_Result_4949 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4949"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %or_ln374_386 = or i1 %p_Result_4632, i1 %r_386

]]></Node>
<StgValue><ssdm name="or_ln374_386"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %and_ln374_641 = and i1 %or_ln374_386, i1 %p_Result_4948

]]></Node>
<StgValue><ssdm name="and_ln374_641"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:486 %zext_ln377_641 = zext i1 %and_ln374_641

]]></Node>
<StgValue><ssdm name="zext_ln377_641"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:487 %p_Val2_2327 = add i16 %p_Val2_2326, i16 %zext_ln377_641

]]></Node>
<StgValue><ssdm name="p_Val2_2327"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:488 %p_Result_4950 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2327, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4950"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %xor_ln896_971 = xor i1 %p_Result_4950, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_971"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %carry_779 = and i1 %p_Result_4949, i1 %xor_ln896_971

]]></Node>
<StgValue><ssdm name="carry_779"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %Range1_all_zeros_640 = xor i1 %p_Result_4947, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_640"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:492 %deleted_zeros_640 = select i1 %carry_779, i1 %p_Result_4947, i1 %Range1_all_zeros_640

]]></Node>
<StgValue><ssdm name="deleted_zeros_640"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:493 %deleted_ones_387 = select i1 %carry_779, i1 %Range1_all_zeros_640, i1 %p_Result_4947

]]></Node>
<StgValue><ssdm name="deleted_ones_387"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:494 %xor_ln891_260 = xor i1 %p_Result_4949, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_260"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %or_ln891_260 = or i1 %p_Result_4950, i1 %xor_ln891_260

]]></Node>
<StgValue><ssdm name="or_ln891_260"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:496 %xor_ln895_708 = xor i1 %deleted_zeros_640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_708"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:497 %or_ln895_579 = or i1 %p_Result_4950, i1 %xor_ln895_708

]]></Node>
<StgValue><ssdm name="or_ln895_579"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:498 %overflow_579 = and i1 %or_ln895_579, i1 %Range1_all_zeros_640

]]></Node>
<StgValue><ssdm name="overflow_579"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:499 %xor_ln896_972 = xor i1 %deleted_ones_387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_972"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:500 %or_ln896_579 = or i1 %xor_ln896_971, i1 %xor_ln896_972

]]></Node>
<StgValue><ssdm name="or_ln896_579"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:501 %and_ln896_524 = and i1 %or_ln891_260, i1 %or_ln896_579

]]></Node>
<StgValue><ssdm name="and_ln896_524"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:502 %underflow_579 = and i1 %and_ln896_524, i1 %p_Result_4947

]]></Node>
<StgValue><ssdm name="underflow_579"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:503 %select_ln346_708 = select i1 %overflow_579, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_708"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:504 %or_ln346_579 = or i1 %overflow_579, i1 %underflow_579

]]></Node>
<StgValue><ssdm name="or_ln346_579"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:505 %select_ln346_579 = select i1 %or_ln346_579, i16 %select_ln346_708, i16 %p_Val2_2327

]]></Node>
<StgValue><ssdm name="select_ln346_579"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:119 %h_newstate_9_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_9_read

]]></Node>
<StgValue><ssdm name="h_newstate_9_read_2"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:120 %h_newstate_8_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_8_read

]]></Node>
<StgValue><ssdm name="h_newstate_8_read_2"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:140 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:141 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10

]]></Node>
<StgValue><ssdm name="void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:204 %p_Val2_2328 = select i1 %reset_state_read, i33 %h_newstate_8_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48

]]></Node>
<StgValue><ssdm name="p_Val2_2328"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:205 %p_Val2_2331 = select i1 %reset_state_read, i33 %h_newstate_9_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49

]]></Node>
<StgValue><ssdm name="p_Val2_2331"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:475 %qh_state_V_addr_69 = getelementptr i16 %qh_state_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_69"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:476 %store_ln455 = store i16 %select_ln346_578, i6 %qh_state_V_addr_69

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:506 %qh_state_V_addr_70 = getelementptr i16 %qh_state_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_70"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:507 %store_ln455 = store i16 %select_ln346_579, i6 %qh_state_V_addr_70

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:508 %p_Result_4951 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4951"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:509 %p_Val2_2329 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2328, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2329"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:510 %p_Result_4637 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4637"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:511 %p_Result_4952 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4952"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:512 %trunc_ln828_387 = trunc i33 %p_Val2_2328

]]></Node>
<StgValue><ssdm name="trunc_ln828_387"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:513 %r_387 = icmp_ne  i15 %trunc_ln828_387, i15 0

]]></Node>
<StgValue><ssdm name="r_387"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:514 %p_Result_4953 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4953"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %or_ln374_387 = or i1 %p_Result_4637, i1 %r_387

]]></Node>
<StgValue><ssdm name="or_ln374_387"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln374_642 = and i1 %or_ln374_387, i1 %p_Result_4952

]]></Node>
<StgValue><ssdm name="and_ln374_642"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:517 %zext_ln377_642 = zext i1 %and_ln374_642

]]></Node>
<StgValue><ssdm name="zext_ln377_642"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:518 %p_Val2_2330 = add i16 %p_Val2_2329, i16 %zext_ln377_642

]]></Node>
<StgValue><ssdm name="p_Val2_2330"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:519 %p_Result_4954 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2330, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4954"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:520 %xor_ln896_973 = xor i1 %p_Result_4954, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_973"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:521 %carry_781 = and i1 %p_Result_4953, i1 %xor_ln896_973

]]></Node>
<StgValue><ssdm name="carry_781"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:522 %Range1_all_zeros_641 = xor i1 %p_Result_4951, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_641"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:523 %deleted_zeros_641 = select i1 %carry_781, i1 %p_Result_4951, i1 %Range1_all_zeros_641

]]></Node>
<StgValue><ssdm name="deleted_zeros_641"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:524 %deleted_ones_388 = select i1 %carry_781, i1 %Range1_all_zeros_641, i1 %p_Result_4951

]]></Node>
<StgValue><ssdm name="deleted_ones_388"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln891_261 = xor i1 %p_Result_4953, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_261"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %or_ln891_261 = or i1 %p_Result_4954, i1 %xor_ln891_261

]]></Node>
<StgValue><ssdm name="or_ln891_261"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %xor_ln895_709 = xor i1 %deleted_zeros_641, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_709"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %or_ln895_580 = or i1 %p_Result_4954, i1 %xor_ln895_709

]]></Node>
<StgValue><ssdm name="or_ln895_580"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %overflow_580 = and i1 %or_ln895_580, i1 %Range1_all_zeros_641

]]></Node>
<StgValue><ssdm name="overflow_580"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln896_974 = xor i1 %deleted_ones_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_974"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %or_ln896_580 = or i1 %xor_ln896_973, i1 %xor_ln896_974

]]></Node>
<StgValue><ssdm name="or_ln896_580"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:532 %and_ln896_526 = and i1 %or_ln891_261, i1 %or_ln896_580

]]></Node>
<StgValue><ssdm name="and_ln896_526"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:533 %underflow_580 = and i1 %and_ln896_526, i1 %p_Result_4951

]]></Node>
<StgValue><ssdm name="underflow_580"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:534 %select_ln346_709 = select i1 %overflow_580, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_709"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %or_ln346_580 = or i1 %overflow_580, i1 %underflow_580

]]></Node>
<StgValue><ssdm name="or_ln346_580"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:536 %select_ln346_580 = select i1 %or_ln346_580, i16 %select_ln346_709, i16 %p_Val2_2330

]]></Node>
<StgValue><ssdm name="select_ln346_580"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:539 %p_Result_4955 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4955"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:540 %p_Val2_2332 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2331, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2332"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:541 %p_Result_4642 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4642"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:542 %p_Result_4956 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4956"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:543 %trunc_ln828_388 = trunc i33 %p_Val2_2331

]]></Node>
<StgValue><ssdm name="trunc_ln828_388"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:544 %r_388 = icmp_ne  i15 %trunc_ln828_388, i15 0

]]></Node>
<StgValue><ssdm name="r_388"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:545 %p_Result_4957 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4957"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:546 %or_ln374_388 = or i1 %p_Result_4642, i1 %r_388

]]></Node>
<StgValue><ssdm name="or_ln374_388"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %and_ln374_643 = and i1 %or_ln374_388, i1 %p_Result_4956

]]></Node>
<StgValue><ssdm name="and_ln374_643"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:548 %zext_ln377_643 = zext i1 %and_ln374_643

]]></Node>
<StgValue><ssdm name="zext_ln377_643"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:549 %p_Val2_2333 = add i16 %p_Val2_2332, i16 %zext_ln377_643

]]></Node>
<StgValue><ssdm name="p_Val2_2333"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:550 %p_Result_4958 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2333, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4958"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:551 %xor_ln896_975 = xor i1 %p_Result_4958, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_975"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:552 %carry_783 = and i1 %p_Result_4957, i1 %xor_ln896_975

]]></Node>
<StgValue><ssdm name="carry_783"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %Range1_all_zeros_642 = xor i1 %p_Result_4955, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_642"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:554 %deleted_zeros_642 = select i1 %carry_783, i1 %p_Result_4955, i1 %Range1_all_zeros_642

]]></Node>
<StgValue><ssdm name="deleted_zeros_642"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:555 %deleted_ones_389 = select i1 %carry_783, i1 %Range1_all_zeros_642, i1 %p_Result_4955

]]></Node>
<StgValue><ssdm name="deleted_ones_389"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:556 %xor_ln891_262 = xor i1 %p_Result_4957, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_262"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %or_ln891_262 = or i1 %p_Result_4958, i1 %xor_ln891_262

]]></Node>
<StgValue><ssdm name="or_ln891_262"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %xor_ln895_710 = xor i1 %deleted_zeros_642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_710"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %or_ln895_581 = or i1 %p_Result_4958, i1 %xor_ln895_710

]]></Node>
<StgValue><ssdm name="or_ln895_581"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %overflow_581 = and i1 %or_ln895_581, i1 %Range1_all_zeros_642

]]></Node>
<StgValue><ssdm name="overflow_581"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %xor_ln896_976 = xor i1 %deleted_ones_389, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_976"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %or_ln896_581 = or i1 %xor_ln896_975, i1 %xor_ln896_976

]]></Node>
<StgValue><ssdm name="or_ln896_581"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %and_ln896_528 = and i1 %or_ln891_262, i1 %or_ln896_581

]]></Node>
<StgValue><ssdm name="and_ln896_528"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:564 %underflow_581 = and i1 %and_ln896_528, i1 %p_Result_4955

]]></Node>
<StgValue><ssdm name="underflow_581"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:565 %select_ln346_710 = select i1 %overflow_581, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_710"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:566 %or_ln346_581 = or i1 %overflow_581, i1 %underflow_581

]]></Node>
<StgValue><ssdm name="or_ln346_581"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:567 %select_ln346_581 = select i1 %or_ln346_581, i16 %select_ln346_710, i16 %p_Val2_2333

]]></Node>
<StgValue><ssdm name="select_ln346_581"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:117 %h_newstate_11_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_11_read

]]></Node>
<StgValue><ssdm name="h_newstate_11_read_2"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:118 %h_newstate_10_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_10_read

]]></Node>
<StgValue><ssdm name="h_newstate_10_read_2"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:142 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:143 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:206 %p_Val2_2334 = select i1 %reset_state_read, i33 %h_newstate_10_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277

]]></Node>
<StgValue><ssdm name="p_Val2_2334"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:207 %p_Val2_2337 = select i1 %reset_state_read, i33 %h_newstate_11_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278

]]></Node>
<StgValue><ssdm name="p_Val2_2337"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:537 %qh_state_V_addr_71 = getelementptr i16 %qh_state_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_71"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:538 %store_ln455 = store i16 %select_ln346_580, i6 %qh_state_V_addr_71

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:568 %qh_state_V_addr_72 = getelementptr i16 %qh_state_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_72"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:569 %store_ln455 = store i16 %select_ln346_581, i6 %qh_state_V_addr_72

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:570 %p_Result_4959 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4959"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:571 %p_Val2_2335 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2334, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2335"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:572 %p_Result_4647 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4647"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:573 %p_Result_4960 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4960"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:574 %trunc_ln828_389 = trunc i33 %p_Val2_2334

]]></Node>
<StgValue><ssdm name="trunc_ln828_389"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:575 %r_389 = icmp_ne  i15 %trunc_ln828_389, i15 0

]]></Node>
<StgValue><ssdm name="r_389"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:576 %p_Result_4961 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4961"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:577 %or_ln374_389 = or i1 %p_Result_4647, i1 %r_389

]]></Node>
<StgValue><ssdm name="or_ln374_389"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:578 %and_ln374_644 = and i1 %or_ln374_389, i1 %p_Result_4960

]]></Node>
<StgValue><ssdm name="and_ln374_644"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:579 %zext_ln377_644 = zext i1 %and_ln374_644

]]></Node>
<StgValue><ssdm name="zext_ln377_644"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:580 %p_Val2_2336 = add i16 %p_Val2_2335, i16 %zext_ln377_644

]]></Node>
<StgValue><ssdm name="p_Val2_2336"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:581 %p_Result_4962 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2336, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4962"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:582 %xor_ln896_977 = xor i1 %p_Result_4962, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_977"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %carry_785 = and i1 %p_Result_4961, i1 %xor_ln896_977

]]></Node>
<StgValue><ssdm name="carry_785"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:584 %Range1_all_zeros_643 = xor i1 %p_Result_4959, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_643"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:585 %deleted_zeros_643 = select i1 %carry_785, i1 %p_Result_4959, i1 %Range1_all_zeros_643

]]></Node>
<StgValue><ssdm name="deleted_zeros_643"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:586 %deleted_ones_390 = select i1 %carry_785, i1 %Range1_all_zeros_643, i1 %p_Result_4959

]]></Node>
<StgValue><ssdm name="deleted_ones_390"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %xor_ln891_263 = xor i1 %p_Result_4961, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_263"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %or_ln891_263 = or i1 %p_Result_4962, i1 %xor_ln891_263

]]></Node>
<StgValue><ssdm name="or_ln891_263"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %xor_ln895_711 = xor i1 %deleted_zeros_643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_711"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:590 %or_ln895_582 = or i1 %p_Result_4962, i1 %xor_ln895_711

]]></Node>
<StgValue><ssdm name="or_ln895_582"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:591 %overflow_582 = and i1 %or_ln895_582, i1 %Range1_all_zeros_643

]]></Node>
<StgValue><ssdm name="overflow_582"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %xor_ln896_978 = xor i1 %deleted_ones_390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_978"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %or_ln896_582 = or i1 %xor_ln896_977, i1 %xor_ln896_978

]]></Node>
<StgValue><ssdm name="or_ln896_582"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %and_ln896_530 = and i1 %or_ln891_263, i1 %or_ln896_582

]]></Node>
<StgValue><ssdm name="and_ln896_530"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %underflow_582 = and i1 %and_ln896_530, i1 %p_Result_4959

]]></Node>
<StgValue><ssdm name="underflow_582"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:596 %select_ln346_711 = select i1 %overflow_582, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_711"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %or_ln346_582 = or i1 %overflow_582, i1 %underflow_582

]]></Node>
<StgValue><ssdm name="or_ln346_582"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:598 %select_ln346_582 = select i1 %or_ln346_582, i16 %select_ln346_711, i16 %p_Val2_2336

]]></Node>
<StgValue><ssdm name="select_ln346_582"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:601 %p_Result_4963 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4963"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:602 %p_Val2_2338 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2337, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2338"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:603 %p_Result_4652 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4652"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:604 %p_Result_4964 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4964"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:605 %trunc_ln828_390 = trunc i33 %p_Val2_2337

]]></Node>
<StgValue><ssdm name="trunc_ln828_390"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:606 %r_390 = icmp_ne  i15 %trunc_ln828_390, i15 0

]]></Node>
<StgValue><ssdm name="r_390"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:607 %p_Result_4965 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4965"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %or_ln374_390 = or i1 %p_Result_4652, i1 %r_390

]]></Node>
<StgValue><ssdm name="or_ln374_390"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %and_ln374_645 = and i1 %or_ln374_390, i1 %p_Result_4964

]]></Node>
<StgValue><ssdm name="and_ln374_645"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:610 %zext_ln377_645 = zext i1 %and_ln374_645

]]></Node>
<StgValue><ssdm name="zext_ln377_645"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:611 %p_Val2_2339 = add i16 %p_Val2_2338, i16 %zext_ln377_645

]]></Node>
<StgValue><ssdm name="p_Val2_2339"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:612 %p_Result_4966 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2339, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4966"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:613 %xor_ln896_979 = xor i1 %p_Result_4966, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_979"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:614 %carry_787 = and i1 %p_Result_4965, i1 %xor_ln896_979

]]></Node>
<StgValue><ssdm name="carry_787"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:615 %Range1_all_zeros_644 = xor i1 %p_Result_4963, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_644"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:616 %deleted_zeros_644 = select i1 %carry_787, i1 %p_Result_4963, i1 %Range1_all_zeros_644

]]></Node>
<StgValue><ssdm name="deleted_zeros_644"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:617 %deleted_ones_391 = select i1 %carry_787, i1 %Range1_all_zeros_644, i1 %p_Result_4963

]]></Node>
<StgValue><ssdm name="deleted_ones_391"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:618 %xor_ln891_264 = xor i1 %p_Result_4965, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_264"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:619 %or_ln891_264 = or i1 %p_Result_4966, i1 %xor_ln891_264

]]></Node>
<StgValue><ssdm name="or_ln891_264"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln895_712 = xor i1 %deleted_zeros_644, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_712"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %or_ln895_583 = or i1 %p_Result_4966, i1 %xor_ln895_712

]]></Node>
<StgValue><ssdm name="or_ln895_583"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %overflow_583 = and i1 %or_ln895_583, i1 %Range1_all_zeros_644

]]></Node>
<StgValue><ssdm name="overflow_583"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:623 %xor_ln896_980 = xor i1 %deleted_ones_391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_980"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:624 %or_ln896_583 = or i1 %xor_ln896_979, i1 %xor_ln896_980

]]></Node>
<StgValue><ssdm name="or_ln896_583"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:625 %and_ln896_532 = and i1 %or_ln891_264, i1 %or_ln896_583

]]></Node>
<StgValue><ssdm name="and_ln896_532"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:626 %underflow_583 = and i1 %and_ln896_532, i1 %p_Result_4963

]]></Node>
<StgValue><ssdm name="underflow_583"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:627 %select_ln346_712 = select i1 %overflow_583, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_712"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:628 %or_ln346_583 = or i1 %overflow_583, i1 %underflow_583

]]></Node>
<StgValue><ssdm name="or_ln346_583"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:629 %select_ln346_583 = select i1 %or_ln346_583, i16 %select_ln346_712, i16 %p_Val2_2339

]]></Node>
<StgValue><ssdm name="select_ln346_583"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:115 %h_newstate_13_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_13_read

]]></Node>
<StgValue><ssdm name="h_newstate_13_read_2"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:116 %h_newstate_1213_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1213_read

]]></Node>
<StgValue><ssdm name="h_newstate_1213_read_2"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:144 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:145 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:208 %p_Val2_2340 = select i1 %reset_state_read, i33 %h_newstate_1213_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279

]]></Node>
<StgValue><ssdm name="p_Val2_2340"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:209 %p_Val2_2343 = select i1 %reset_state_read, i33 %h_newstate_13_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280

]]></Node>
<StgValue><ssdm name="p_Val2_2343"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:599 %qh_state_V_addr_73 = getelementptr i16 %qh_state_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_73"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:600 %store_ln455 = store i16 %select_ln346_582, i6 %qh_state_V_addr_73

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:630 %qh_state_V_addr_74 = getelementptr i16 %qh_state_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_74"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:631 %store_ln455 = store i16 %select_ln346_583, i6 %qh_state_V_addr_74

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:632 %p_Result_4967 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4967"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:633 %p_Val2_2341 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2340, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2341"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:634 %p_Result_4657 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4657"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:635 %p_Result_4968 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4968"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:636 %trunc_ln828_391 = trunc i33 %p_Val2_2340

]]></Node>
<StgValue><ssdm name="trunc_ln828_391"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:637 %r_391 = icmp_ne  i15 %trunc_ln828_391, i15 0

]]></Node>
<StgValue><ssdm name="r_391"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:638 %p_Result_4969 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4969"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %or_ln374_391 = or i1 %p_Result_4657, i1 %r_391

]]></Node>
<StgValue><ssdm name="or_ln374_391"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %and_ln374_646 = and i1 %or_ln374_391, i1 %p_Result_4968

]]></Node>
<StgValue><ssdm name="and_ln374_646"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:641 %zext_ln377_646 = zext i1 %and_ln374_646

]]></Node>
<StgValue><ssdm name="zext_ln377_646"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:642 %p_Val2_2342 = add i16 %p_Val2_2341, i16 %zext_ln377_646

]]></Node>
<StgValue><ssdm name="p_Val2_2342"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:643 %p_Result_4970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2342, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4970"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:644 %xor_ln896_981 = xor i1 %p_Result_4970, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_981"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:645 %carry_789 = and i1 %p_Result_4969, i1 %xor_ln896_981

]]></Node>
<StgValue><ssdm name="carry_789"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:646 %Range1_all_zeros_645 = xor i1 %p_Result_4967, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_645"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:647 %deleted_zeros_645 = select i1 %carry_789, i1 %p_Result_4967, i1 %Range1_all_zeros_645

]]></Node>
<StgValue><ssdm name="deleted_zeros_645"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:648 %deleted_ones_392 = select i1 %carry_789, i1 %Range1_all_zeros_645, i1 %p_Result_4967

]]></Node>
<StgValue><ssdm name="deleted_ones_392"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:649 %xor_ln891_265 = xor i1 %p_Result_4969, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_265"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %or_ln891_265 = or i1 %p_Result_4970, i1 %xor_ln891_265

]]></Node>
<StgValue><ssdm name="or_ln891_265"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %xor_ln895_713 = xor i1 %deleted_zeros_645, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_713"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:652 %or_ln895_584 = or i1 %p_Result_4970, i1 %xor_ln895_713

]]></Node>
<StgValue><ssdm name="or_ln895_584"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %overflow_584 = and i1 %or_ln895_584, i1 %Range1_all_zeros_645

]]></Node>
<StgValue><ssdm name="overflow_584"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %xor_ln896_982 = xor i1 %deleted_ones_392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_982"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %or_ln896_584 = or i1 %xor_ln896_981, i1 %xor_ln896_982

]]></Node>
<StgValue><ssdm name="or_ln896_584"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:656 %and_ln896_534 = and i1 %or_ln891_265, i1 %or_ln896_584

]]></Node>
<StgValue><ssdm name="and_ln896_534"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:657 %underflow_584 = and i1 %and_ln896_534, i1 %p_Result_4967

]]></Node>
<StgValue><ssdm name="underflow_584"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:658 %select_ln346_713 = select i1 %overflow_584, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_713"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:659 %or_ln346_584 = or i1 %overflow_584, i1 %underflow_584

]]></Node>
<StgValue><ssdm name="or_ln346_584"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:660 %select_ln346_584 = select i1 %or_ln346_584, i16 %select_ln346_713, i16 %p_Val2_2342

]]></Node>
<StgValue><ssdm name="select_ln346_584"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:663 %p_Result_4971 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4971"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:664 %p_Val2_2344 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2343, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2344"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:665 %p_Result_4662 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4662"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:666 %p_Result_4972 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4972"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:667 %trunc_ln828_392 = trunc i33 %p_Val2_2343

]]></Node>
<StgValue><ssdm name="trunc_ln828_392"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:668 %r_392 = icmp_ne  i15 %trunc_ln828_392, i15 0

]]></Node>
<StgValue><ssdm name="r_392"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:669 %p_Result_4973 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4973"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %or_ln374_392 = or i1 %p_Result_4662, i1 %r_392

]]></Node>
<StgValue><ssdm name="or_ln374_392"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %and_ln374_647 = and i1 %or_ln374_392, i1 %p_Result_4972

]]></Node>
<StgValue><ssdm name="and_ln374_647"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:672 %zext_ln377_647 = zext i1 %and_ln374_647

]]></Node>
<StgValue><ssdm name="zext_ln377_647"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:673 %p_Val2_2345 = add i16 %p_Val2_2344, i16 %zext_ln377_647

]]></Node>
<StgValue><ssdm name="p_Val2_2345"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:674 %p_Result_4974 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2345, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4974"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %xor_ln896_983 = xor i1 %p_Result_4974, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_983"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:676 %carry_791 = and i1 %p_Result_4973, i1 %xor_ln896_983

]]></Node>
<StgValue><ssdm name="carry_791"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:677 %Range1_all_zeros_646 = xor i1 %p_Result_4971, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_646"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:678 %deleted_zeros_646 = select i1 %carry_791, i1 %p_Result_4971, i1 %Range1_all_zeros_646

]]></Node>
<StgValue><ssdm name="deleted_zeros_646"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:679 %deleted_ones_393 = select i1 %carry_791, i1 %Range1_all_zeros_646, i1 %p_Result_4971

]]></Node>
<StgValue><ssdm name="deleted_ones_393"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %xor_ln891_266 = xor i1 %p_Result_4973, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_266"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:681 %or_ln891_266 = or i1 %p_Result_4974, i1 %xor_ln891_266

]]></Node>
<StgValue><ssdm name="or_ln891_266"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:682 %xor_ln895_714 = xor i1 %deleted_zeros_646, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_714"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:683 %or_ln895_585 = or i1 %p_Result_4974, i1 %xor_ln895_714

]]></Node>
<StgValue><ssdm name="or_ln895_585"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %overflow_585 = and i1 %or_ln895_585, i1 %Range1_all_zeros_646

]]></Node>
<StgValue><ssdm name="overflow_585"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %xor_ln896_984 = xor i1 %deleted_ones_393, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_984"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:686 %or_ln896_585 = or i1 %xor_ln896_983, i1 %xor_ln896_984

]]></Node>
<StgValue><ssdm name="or_ln896_585"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:687 %and_ln896_536 = and i1 %or_ln891_266, i1 %or_ln896_585

]]></Node>
<StgValue><ssdm name="and_ln896_536"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:688 %underflow_585 = and i1 %and_ln896_536, i1 %p_Result_4971

]]></Node>
<StgValue><ssdm name="underflow_585"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:689 %select_ln346_714 = select i1 %overflow_585, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_714"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:690 %or_ln346_585 = or i1 %overflow_585, i1 %underflow_585

]]></Node>
<StgValue><ssdm name="or_ln346_585"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:691 %select_ln346_585 = select i1 %or_ln346_585, i16 %select_ln346_714, i16 %p_Val2_2345

]]></Node>
<StgValue><ssdm name="select_ln346_585"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:113 %h_newstate_15_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_15_read

]]></Node>
<StgValue><ssdm name="h_newstate_15_read_2"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:114 %h_newstate_14_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_14_read

]]></Node>
<StgValue><ssdm name="h_newstate_14_read_2"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:146 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:147 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:210 %p_Val2_2346 = select i1 %reset_state_read, i33 %h_newstate_14_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281

]]></Node>
<StgValue><ssdm name="p_Val2_2346"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:211 %p_Val2_2349 = select i1 %reset_state_read, i33 %h_newstate_15_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282

]]></Node>
<StgValue><ssdm name="p_Val2_2349"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:661 %qh_state_V_addr_75 = getelementptr i16 %qh_state_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_75"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:662 %store_ln455 = store i16 %select_ln346_584, i6 %qh_state_V_addr_75

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:692 %qh_state_V_addr_76 = getelementptr i16 %qh_state_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_76"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:693 %store_ln455 = store i16 %select_ln346_585, i6 %qh_state_V_addr_76

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:694 %p_Result_4975 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4975"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:695 %p_Val2_2347 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2346, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2347"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:696 %p_Result_4667 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4667"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:697 %p_Result_4976 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4976"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:698 %trunc_ln828_393 = trunc i33 %p_Val2_2346

]]></Node>
<StgValue><ssdm name="trunc_ln828_393"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:699 %r_393 = icmp_ne  i15 %trunc_ln828_393, i15 0

]]></Node>
<StgValue><ssdm name="r_393"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:700 %p_Result_4977 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4977"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:701 %or_ln374_393 = or i1 %p_Result_4667, i1 %r_393

]]></Node>
<StgValue><ssdm name="or_ln374_393"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:702 %and_ln374_648 = and i1 %or_ln374_393, i1 %p_Result_4976

]]></Node>
<StgValue><ssdm name="and_ln374_648"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:703 %zext_ln377_648 = zext i1 %and_ln374_648

]]></Node>
<StgValue><ssdm name="zext_ln377_648"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:704 %p_Val2_2348 = add i16 %p_Val2_2347, i16 %zext_ln377_648

]]></Node>
<StgValue><ssdm name="p_Val2_2348"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:705 %p_Result_4978 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2348, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4978"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:706 %xor_ln896_985 = xor i1 %p_Result_4978, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_985"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:707 %carry_793 = and i1 %p_Result_4977, i1 %xor_ln896_985

]]></Node>
<StgValue><ssdm name="carry_793"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:708 %Range1_all_zeros_647 = xor i1 %p_Result_4975, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_647"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:709 %deleted_zeros_647 = select i1 %carry_793, i1 %p_Result_4975, i1 %Range1_all_zeros_647

]]></Node>
<StgValue><ssdm name="deleted_zeros_647"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:710 %deleted_ones_394 = select i1 %carry_793, i1 %Range1_all_zeros_647, i1 %p_Result_4975

]]></Node>
<StgValue><ssdm name="deleted_ones_394"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %xor_ln891_267 = xor i1 %p_Result_4977, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_267"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %or_ln891_267 = or i1 %p_Result_4978, i1 %xor_ln891_267

]]></Node>
<StgValue><ssdm name="or_ln891_267"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %xor_ln895_715 = xor i1 %deleted_zeros_647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_715"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %or_ln895_586 = or i1 %p_Result_4978, i1 %xor_ln895_715

]]></Node>
<StgValue><ssdm name="or_ln895_586"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %overflow_586 = and i1 %or_ln895_586, i1 %Range1_all_zeros_647

]]></Node>
<StgValue><ssdm name="overflow_586"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %xor_ln896_986 = xor i1 %deleted_ones_394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_986"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:717 %or_ln896_586 = or i1 %xor_ln896_985, i1 %xor_ln896_986

]]></Node>
<StgValue><ssdm name="or_ln896_586"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:718 %and_ln896_538 = and i1 %or_ln891_267, i1 %or_ln896_586

]]></Node>
<StgValue><ssdm name="and_ln896_538"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:719 %underflow_586 = and i1 %and_ln896_538, i1 %p_Result_4975

]]></Node>
<StgValue><ssdm name="underflow_586"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:720 %select_ln346_715 = select i1 %overflow_586, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_715"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:721 %or_ln346_586 = or i1 %overflow_586, i1 %underflow_586

]]></Node>
<StgValue><ssdm name="or_ln346_586"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:722 %select_ln346_586 = select i1 %or_ln346_586, i16 %select_ln346_715, i16 %p_Val2_2348

]]></Node>
<StgValue><ssdm name="select_ln346_586"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:725 %p_Result_4979 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4979"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:726 %p_Val2_2350 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2349, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2350"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:727 %p_Result_4672 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4672"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:728 %p_Result_4980 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4980"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:729 %trunc_ln828_394 = trunc i33 %p_Val2_2349

]]></Node>
<StgValue><ssdm name="trunc_ln828_394"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:730 %r_394 = icmp_ne  i15 %trunc_ln828_394, i15 0

]]></Node>
<StgValue><ssdm name="r_394"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:731 %p_Result_4981 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4981"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %or_ln374_394 = or i1 %p_Result_4672, i1 %r_394

]]></Node>
<StgValue><ssdm name="or_ln374_394"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:733 %and_ln374_649 = and i1 %or_ln374_394, i1 %p_Result_4980

]]></Node>
<StgValue><ssdm name="and_ln374_649"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:734 %zext_ln377_649 = zext i1 %and_ln374_649

]]></Node>
<StgValue><ssdm name="zext_ln377_649"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:735 %p_Val2_2351 = add i16 %p_Val2_2350, i16 %zext_ln377_649

]]></Node>
<StgValue><ssdm name="p_Val2_2351"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:736 %p_Result_4982 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2351, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4982"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:737 %xor_ln896_987 = xor i1 %p_Result_4982, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_987"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:738 %carry_795 = and i1 %p_Result_4981, i1 %xor_ln896_987

]]></Node>
<StgValue><ssdm name="carry_795"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:739 %Range1_all_zeros_648 = xor i1 %p_Result_4979, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_648"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:740 %deleted_zeros_648 = select i1 %carry_795, i1 %p_Result_4979, i1 %Range1_all_zeros_648

]]></Node>
<StgValue><ssdm name="deleted_zeros_648"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:741 %deleted_ones_395 = select i1 %carry_795, i1 %Range1_all_zeros_648, i1 %p_Result_4979

]]></Node>
<StgValue><ssdm name="deleted_ones_395"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:742 %xor_ln891_268 = xor i1 %p_Result_4981, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_268"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:743 %or_ln891_268 = or i1 %p_Result_4982, i1 %xor_ln891_268

]]></Node>
<StgValue><ssdm name="or_ln891_268"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %xor_ln895_716 = xor i1 %deleted_zeros_648, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_716"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %or_ln895_587 = or i1 %p_Result_4982, i1 %xor_ln895_716

]]></Node>
<StgValue><ssdm name="or_ln895_587"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %overflow_587 = and i1 %or_ln895_587, i1 %Range1_all_zeros_648

]]></Node>
<StgValue><ssdm name="overflow_587"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %xor_ln896_988 = xor i1 %deleted_ones_395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_988"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %or_ln896_587 = or i1 %xor_ln896_987, i1 %xor_ln896_988

]]></Node>
<StgValue><ssdm name="or_ln896_587"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:749 %and_ln896_540 = and i1 %or_ln891_268, i1 %or_ln896_587

]]></Node>
<StgValue><ssdm name="and_ln896_540"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:750 %underflow_587 = and i1 %and_ln896_540, i1 %p_Result_4979

]]></Node>
<StgValue><ssdm name="underflow_587"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:751 %select_ln346_716 = select i1 %overflow_587, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_716"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:752 %or_ln346_587 = or i1 %overflow_587, i1 %underflow_587

]]></Node>
<StgValue><ssdm name="or_ln346_587"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:753 %select_ln346_587 = select i1 %or_ln346_587, i16 %select_ln346_716, i16 %p_Val2_2351

]]></Node>
<StgValue><ssdm name="select_ln346_587"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:111 %h_newstate_17_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_17_read

]]></Node>
<StgValue><ssdm name="h_newstate_17_read_2"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:112 %h_newstate_16_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_16_read

]]></Node>
<StgValue><ssdm name="h_newstate_16_read_2"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:148 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:149 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:212 %p_Val2_2352 = select i1 %reset_state_read, i33 %h_newstate_16_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283

]]></Node>
<StgValue><ssdm name="p_Val2_2352"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:213 %p_Val2_2355 = select i1 %reset_state_read, i33 %h_newstate_17_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284

]]></Node>
<StgValue><ssdm name="p_Val2_2355"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:723 %qh_state_V_addr_77 = getelementptr i16 %qh_state_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_77"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:724 %store_ln455 = store i16 %select_ln346_586, i6 %qh_state_V_addr_77

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:754 %qh_state_V_addr_78 = getelementptr i16 %qh_state_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_78"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:755 %store_ln455 = store i16 %select_ln346_587, i6 %qh_state_V_addr_78

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:756 %p_Result_4983 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4983"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:757 %p_Val2_2353 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2352, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2353"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:758 %p_Result_4677 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4677"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:759 %p_Result_4984 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4984"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:760 %trunc_ln828_395 = trunc i33 %p_Val2_2352

]]></Node>
<StgValue><ssdm name="trunc_ln828_395"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:761 %r_395 = icmp_ne  i15 %trunc_ln828_395, i15 0

]]></Node>
<StgValue><ssdm name="r_395"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:762 %p_Result_4985 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4985"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:763 %or_ln374_395 = or i1 %p_Result_4677, i1 %r_395

]]></Node>
<StgValue><ssdm name="or_ln374_395"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:764 %and_ln374_650 = and i1 %or_ln374_395, i1 %p_Result_4984

]]></Node>
<StgValue><ssdm name="and_ln374_650"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:765 %zext_ln377_650 = zext i1 %and_ln374_650

]]></Node>
<StgValue><ssdm name="zext_ln377_650"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:766 %p_Val2_2354 = add i16 %p_Val2_2353, i16 %zext_ln377_650

]]></Node>
<StgValue><ssdm name="p_Val2_2354"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:767 %p_Result_4986 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2354, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4986"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:768 %xor_ln896_989 = xor i1 %p_Result_4986, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_989"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:769 %carry_797 = and i1 %p_Result_4985, i1 %xor_ln896_989

]]></Node>
<StgValue><ssdm name="carry_797"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:770 %Range1_all_zeros_649 = xor i1 %p_Result_4983, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_649"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:771 %deleted_zeros_649 = select i1 %carry_797, i1 %p_Result_4983, i1 %Range1_all_zeros_649

]]></Node>
<StgValue><ssdm name="deleted_zeros_649"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:772 %deleted_ones_396 = select i1 %carry_797, i1 %Range1_all_zeros_649, i1 %p_Result_4983

]]></Node>
<StgValue><ssdm name="deleted_ones_396"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:773 %xor_ln891_269 = xor i1 %p_Result_4985, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_269"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:774 %or_ln891_269 = or i1 %p_Result_4986, i1 %xor_ln891_269

]]></Node>
<StgValue><ssdm name="or_ln891_269"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:775 %xor_ln895_717 = xor i1 %deleted_zeros_649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_717"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:776 %or_ln895_588 = or i1 %p_Result_4986, i1 %xor_ln895_717

]]></Node>
<StgValue><ssdm name="or_ln895_588"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:777 %overflow_588 = and i1 %or_ln895_588, i1 %Range1_all_zeros_649

]]></Node>
<StgValue><ssdm name="overflow_588"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:778 %xor_ln896_990 = xor i1 %deleted_ones_396, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_990"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:779 %or_ln896_588 = or i1 %xor_ln896_989, i1 %xor_ln896_990

]]></Node>
<StgValue><ssdm name="or_ln896_588"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:780 %and_ln896_542 = and i1 %or_ln891_269, i1 %or_ln896_588

]]></Node>
<StgValue><ssdm name="and_ln896_542"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:781 %underflow_588 = and i1 %and_ln896_542, i1 %p_Result_4983

]]></Node>
<StgValue><ssdm name="underflow_588"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:782 %select_ln346_717 = select i1 %overflow_588, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_717"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:783 %or_ln346_588 = or i1 %overflow_588, i1 %underflow_588

]]></Node>
<StgValue><ssdm name="or_ln346_588"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:784 %select_ln346_588 = select i1 %or_ln346_588, i16 %select_ln346_717, i16 %p_Val2_2354

]]></Node>
<StgValue><ssdm name="select_ln346_588"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:787 %p_Result_4987 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4987"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:788 %p_Val2_2356 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2355, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2356"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:789 %p_Result_4682 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4682"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:790 %p_Result_4988 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4988"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:791 %trunc_ln828_396 = trunc i33 %p_Val2_2355

]]></Node>
<StgValue><ssdm name="trunc_ln828_396"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:792 %r_396 = icmp_ne  i15 %trunc_ln828_396, i15 0

]]></Node>
<StgValue><ssdm name="r_396"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:793 %p_Result_4989 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4989"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:794 %or_ln374_396 = or i1 %p_Result_4682, i1 %r_396

]]></Node>
<StgValue><ssdm name="or_ln374_396"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:795 %and_ln374_651 = and i1 %or_ln374_396, i1 %p_Result_4988

]]></Node>
<StgValue><ssdm name="and_ln374_651"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:796 %zext_ln377_651 = zext i1 %and_ln374_651

]]></Node>
<StgValue><ssdm name="zext_ln377_651"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:797 %p_Val2_2357 = add i16 %p_Val2_2356, i16 %zext_ln377_651

]]></Node>
<StgValue><ssdm name="p_Val2_2357"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:798 %p_Result_4990 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2357, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4990"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:799 %xor_ln896_991 = xor i1 %p_Result_4990, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_991"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:800 %carry_799 = and i1 %p_Result_4989, i1 %xor_ln896_991

]]></Node>
<StgValue><ssdm name="carry_799"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:801 %Range1_all_zeros_650 = xor i1 %p_Result_4987, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_650"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:802 %deleted_zeros_650 = select i1 %carry_799, i1 %p_Result_4987, i1 %Range1_all_zeros_650

]]></Node>
<StgValue><ssdm name="deleted_zeros_650"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:803 %deleted_ones_397 = select i1 %carry_799, i1 %Range1_all_zeros_650, i1 %p_Result_4987

]]></Node>
<StgValue><ssdm name="deleted_ones_397"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:804 %xor_ln891_270 = xor i1 %p_Result_4989, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_270"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:805 %or_ln891_270 = or i1 %p_Result_4990, i1 %xor_ln891_270

]]></Node>
<StgValue><ssdm name="or_ln891_270"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:806 %xor_ln895_718 = xor i1 %deleted_zeros_650, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_718"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:807 %or_ln895_589 = or i1 %p_Result_4990, i1 %xor_ln895_718

]]></Node>
<StgValue><ssdm name="or_ln895_589"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:808 %overflow_589 = and i1 %or_ln895_589, i1 %Range1_all_zeros_650

]]></Node>
<StgValue><ssdm name="overflow_589"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:809 %xor_ln896_992 = xor i1 %deleted_ones_397, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_992"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:810 %or_ln896_589 = or i1 %xor_ln896_991, i1 %xor_ln896_992

]]></Node>
<StgValue><ssdm name="or_ln896_589"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:811 %and_ln896_544 = and i1 %or_ln891_270, i1 %or_ln896_589

]]></Node>
<StgValue><ssdm name="and_ln896_544"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:812 %underflow_589 = and i1 %and_ln896_544, i1 %p_Result_4987

]]></Node>
<StgValue><ssdm name="underflow_589"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:813 %select_ln346_718 = select i1 %overflow_589, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_718"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:814 %or_ln346_589 = or i1 %overflow_589, i1 %underflow_589

]]></Node>
<StgValue><ssdm name="or_ln346_589"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:815 %select_ln346_589 = select i1 %or_ln346_589, i16 %select_ln346_718, i16 %p_Val2_2357

]]></Node>
<StgValue><ssdm name="select_ln346_589"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="757" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:109 %h_newstate_19_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_19_read

]]></Node>
<StgValue><ssdm name="h_newstate_19_read_2"/></StgValue>
</operation>

<operation id="758" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:110 %h_newstate_18_read401 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_18_read

]]></Node>
<StgValue><ssdm name="h_newstate_18_read401"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:150 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:151 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:214 %p_Val2_2358 = select i1 %reset_state_read, i33 %h_newstate_18_read401, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285

]]></Node>
<StgValue><ssdm name="p_Val2_2358"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:215 %p_Val2_2361 = select i1 %reset_state_read, i33 %h_newstate_19_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286

]]></Node>
<StgValue><ssdm name="p_Val2_2361"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:785 %qh_state_V_addr_79 = getelementptr i16 %qh_state_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_79"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:786 %store_ln455 = store i16 %select_ln346_588, i6 %qh_state_V_addr_79

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:816 %qh_state_V_addr_80 = getelementptr i16 %qh_state_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_80"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:817 %store_ln455 = store i16 %select_ln346_589, i6 %qh_state_V_addr_80

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:818 %p_Result_4991 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4991"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:819 %p_Val2_2359 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2358, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2359"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:820 %p_Result_4687 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4687"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:821 %p_Result_4992 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4992"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:822 %trunc_ln828_397 = trunc i33 %p_Val2_2358

]]></Node>
<StgValue><ssdm name="trunc_ln828_397"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:823 %r_397 = icmp_ne  i15 %trunc_ln828_397, i15 0

]]></Node>
<StgValue><ssdm name="r_397"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:824 %p_Result_4993 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4993"/></StgValue>
</operation>

<operation id="774" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:825 %or_ln374_397 = or i1 %p_Result_4687, i1 %r_397

]]></Node>
<StgValue><ssdm name="or_ln374_397"/></StgValue>
</operation>

<operation id="775" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:826 %and_ln374_652 = and i1 %or_ln374_397, i1 %p_Result_4992

]]></Node>
<StgValue><ssdm name="and_ln374_652"/></StgValue>
</operation>

<operation id="776" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:827 %zext_ln377_652 = zext i1 %and_ln374_652

]]></Node>
<StgValue><ssdm name="zext_ln377_652"/></StgValue>
</operation>

<operation id="777" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:828 %p_Val2_2360 = add i16 %p_Val2_2359, i16 %zext_ln377_652

]]></Node>
<StgValue><ssdm name="p_Val2_2360"/></StgValue>
</operation>

<operation id="778" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:829 %p_Result_4994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2360, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4994"/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:830 %xor_ln896_993 = xor i1 %p_Result_4994, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_993"/></StgValue>
</operation>

<operation id="780" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:831 %carry_801 = and i1 %p_Result_4993, i1 %xor_ln896_993

]]></Node>
<StgValue><ssdm name="carry_801"/></StgValue>
</operation>

<operation id="781" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:832 %Range1_all_zeros_651 = xor i1 %p_Result_4991, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_651"/></StgValue>
</operation>

<operation id="782" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:833 %deleted_zeros_651 = select i1 %carry_801, i1 %p_Result_4991, i1 %Range1_all_zeros_651

]]></Node>
<StgValue><ssdm name="deleted_zeros_651"/></StgValue>
</operation>

<operation id="783" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:834 %deleted_ones_398 = select i1 %carry_801, i1 %Range1_all_zeros_651, i1 %p_Result_4991

]]></Node>
<StgValue><ssdm name="deleted_ones_398"/></StgValue>
</operation>

<operation id="784" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:835 %xor_ln891_271 = xor i1 %p_Result_4993, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_271"/></StgValue>
</operation>

<operation id="785" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:836 %or_ln891_271 = or i1 %p_Result_4994, i1 %xor_ln891_271

]]></Node>
<StgValue><ssdm name="or_ln891_271"/></StgValue>
</operation>

<operation id="786" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:837 %xor_ln895_719 = xor i1 %deleted_zeros_651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_719"/></StgValue>
</operation>

<operation id="787" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:838 %or_ln895_590 = or i1 %p_Result_4994, i1 %xor_ln895_719

]]></Node>
<StgValue><ssdm name="or_ln895_590"/></StgValue>
</operation>

<operation id="788" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:839 %overflow_590 = and i1 %or_ln895_590, i1 %Range1_all_zeros_651

]]></Node>
<StgValue><ssdm name="overflow_590"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:840 %xor_ln896_994 = xor i1 %deleted_ones_398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_994"/></StgValue>
</operation>

<operation id="790" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:841 %or_ln896_590 = or i1 %xor_ln896_993, i1 %xor_ln896_994

]]></Node>
<StgValue><ssdm name="or_ln896_590"/></StgValue>
</operation>

<operation id="791" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:842 %and_ln896_546 = and i1 %or_ln891_271, i1 %or_ln896_590

]]></Node>
<StgValue><ssdm name="and_ln896_546"/></StgValue>
</operation>

<operation id="792" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:843 %underflow_590 = and i1 %and_ln896_546, i1 %p_Result_4991

]]></Node>
<StgValue><ssdm name="underflow_590"/></StgValue>
</operation>

<operation id="793" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:844 %select_ln346_719 = select i1 %overflow_590, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_719"/></StgValue>
</operation>

<operation id="794" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:845 %or_ln346_590 = or i1 %overflow_590, i1 %underflow_590

]]></Node>
<StgValue><ssdm name="or_ln346_590"/></StgValue>
</operation>

<operation id="795" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:846 %select_ln346_590 = select i1 %or_ln346_590, i16 %select_ln346_719, i16 %p_Val2_2360

]]></Node>
<StgValue><ssdm name="select_ln346_590"/></StgValue>
</operation>

<operation id="796" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:849 %p_Result_4995 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4995"/></StgValue>
</operation>

<operation id="797" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:850 %p_Val2_2362 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2361, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2362"/></StgValue>
</operation>

<operation id="798" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:851 %p_Result_4692 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4692"/></StgValue>
</operation>

<operation id="799" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:852 %p_Result_4996 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4996"/></StgValue>
</operation>

<operation id="800" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:853 %trunc_ln828_398 = trunc i33 %p_Val2_2361

]]></Node>
<StgValue><ssdm name="trunc_ln828_398"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:854 %r_398 = icmp_ne  i15 %trunc_ln828_398, i15 0

]]></Node>
<StgValue><ssdm name="r_398"/></StgValue>
</operation>

<operation id="802" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:855 %p_Result_4997 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4997"/></StgValue>
</operation>

<operation id="803" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:856 %or_ln374_398 = or i1 %p_Result_4692, i1 %r_398

]]></Node>
<StgValue><ssdm name="or_ln374_398"/></StgValue>
</operation>

<operation id="804" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:857 %and_ln374_653 = and i1 %or_ln374_398, i1 %p_Result_4996

]]></Node>
<StgValue><ssdm name="and_ln374_653"/></StgValue>
</operation>

<operation id="805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:858 %zext_ln377_653 = zext i1 %and_ln374_653

]]></Node>
<StgValue><ssdm name="zext_ln377_653"/></StgValue>
</operation>

<operation id="806" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:859 %p_Val2_2363 = add i16 %p_Val2_2362, i16 %zext_ln377_653

]]></Node>
<StgValue><ssdm name="p_Val2_2363"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:860 %p_Result_4998 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2363, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4998"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:861 %xor_ln896_995 = xor i1 %p_Result_4998, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_995"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:862 %carry_803 = and i1 %p_Result_4997, i1 %xor_ln896_995

]]></Node>
<StgValue><ssdm name="carry_803"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:863 %Range1_all_zeros_652 = xor i1 %p_Result_4995, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_652"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:864 %deleted_zeros_652 = select i1 %carry_803, i1 %p_Result_4995, i1 %Range1_all_zeros_652

]]></Node>
<StgValue><ssdm name="deleted_zeros_652"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:865 %deleted_ones_399 = select i1 %carry_803, i1 %Range1_all_zeros_652, i1 %p_Result_4995

]]></Node>
<StgValue><ssdm name="deleted_ones_399"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:866 %xor_ln891_272 = xor i1 %p_Result_4997, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_272"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:867 %or_ln891_272 = or i1 %p_Result_4998, i1 %xor_ln891_272

]]></Node>
<StgValue><ssdm name="or_ln891_272"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:868 %xor_ln895_720 = xor i1 %deleted_zeros_652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_720"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:869 %or_ln895_591 = or i1 %p_Result_4998, i1 %xor_ln895_720

]]></Node>
<StgValue><ssdm name="or_ln895_591"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:870 %overflow_591 = and i1 %or_ln895_591, i1 %Range1_all_zeros_652

]]></Node>
<StgValue><ssdm name="overflow_591"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:871 %xor_ln896_996 = xor i1 %deleted_ones_399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_996"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:872 %or_ln896_591 = or i1 %xor_ln896_995, i1 %xor_ln896_996

]]></Node>
<StgValue><ssdm name="or_ln896_591"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:873 %and_ln896_548 = and i1 %or_ln891_272, i1 %or_ln896_591

]]></Node>
<StgValue><ssdm name="and_ln896_548"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:874 %underflow_591 = and i1 %and_ln896_548, i1 %p_Result_4995

]]></Node>
<StgValue><ssdm name="underflow_591"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:875 %select_ln346_720 = select i1 %overflow_591, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_720"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:876 %or_ln346_591 = or i1 %overflow_591, i1 %underflow_591

]]></Node>
<StgValue><ssdm name="or_ln346_591"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:877 %select_ln346_591 = select i1 %or_ln346_591, i16 %select_ln346_720, i16 %p_Val2_2363

]]></Node>
<StgValue><ssdm name="select_ln346_591"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:107 %h_newstate_21_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_21_read

]]></Node>
<StgValue><ssdm name="h_newstate_21_read_2"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:108 %h_newstate_20_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_20_read

]]></Node>
<StgValue><ssdm name="h_newstate_20_read_2"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:152 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:153 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:216 %p_Val2_2364 = select i1 %reset_state_read, i33 %h_newstate_20_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287

]]></Node>
<StgValue><ssdm name="p_Val2_2364"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:217 %p_Val2_2367 = select i1 %reset_state_read, i33 %h_newstate_21_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288

]]></Node>
<StgValue><ssdm name="p_Val2_2367"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:847 %qh_state_V_addr_81 = getelementptr i16 %qh_state_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_81"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:848 %store_ln455 = store i16 %select_ln346_590, i6 %qh_state_V_addr_81

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:878 %qh_state_V_addr_82 = getelementptr i16 %qh_state_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_82"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:879 %store_ln455 = store i16 %select_ln346_591, i6 %qh_state_V_addr_82

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:880 %p_Result_4999 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_4999"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:881 %p_Val2_2365 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2364, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2365"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:882 %p_Result_4697 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4697"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:883 %p_Result_5000 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5000"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:884 %trunc_ln828_399 = trunc i33 %p_Val2_2364

]]></Node>
<StgValue><ssdm name="trunc_ln828_399"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:885 %r_399 = icmp_ne  i15 %trunc_ln828_399, i15 0

]]></Node>
<StgValue><ssdm name="r_399"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:886 %p_Result_5001 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5001"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:887 %or_ln374_399 = or i1 %p_Result_4697, i1 %r_399

]]></Node>
<StgValue><ssdm name="or_ln374_399"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:888 %and_ln374_654 = and i1 %or_ln374_399, i1 %p_Result_5000

]]></Node>
<StgValue><ssdm name="and_ln374_654"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:889 %zext_ln377_654 = zext i1 %and_ln374_654

]]></Node>
<StgValue><ssdm name="zext_ln377_654"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:890 %p_Val2_2366 = add i16 %p_Val2_2365, i16 %zext_ln377_654

]]></Node>
<StgValue><ssdm name="p_Val2_2366"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:891 %p_Result_5002 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2366, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5002"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:892 %xor_ln896_997 = xor i1 %p_Result_5002, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_997"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:893 %carry_805 = and i1 %p_Result_5001, i1 %xor_ln896_997

]]></Node>
<StgValue><ssdm name="carry_805"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:894 %Range1_all_zeros_653 = xor i1 %p_Result_4999, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_653"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:895 %deleted_zeros_653 = select i1 %carry_805, i1 %p_Result_4999, i1 %Range1_all_zeros_653

]]></Node>
<StgValue><ssdm name="deleted_zeros_653"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:896 %deleted_ones_400 = select i1 %carry_805, i1 %Range1_all_zeros_653, i1 %p_Result_4999

]]></Node>
<StgValue><ssdm name="deleted_ones_400"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:897 %xor_ln891_273 = xor i1 %p_Result_5001, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_273"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:898 %or_ln891_273 = or i1 %p_Result_5002, i1 %xor_ln891_273

]]></Node>
<StgValue><ssdm name="or_ln891_273"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:899 %xor_ln895_721 = xor i1 %deleted_zeros_653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_721"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:900 %or_ln895_592 = or i1 %p_Result_5002, i1 %xor_ln895_721

]]></Node>
<StgValue><ssdm name="or_ln895_592"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:901 %overflow_592 = and i1 %or_ln895_592, i1 %Range1_all_zeros_653

]]></Node>
<StgValue><ssdm name="overflow_592"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:902 %xor_ln896_998 = xor i1 %deleted_ones_400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_998"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:903 %or_ln896_592 = or i1 %xor_ln896_997, i1 %xor_ln896_998

]]></Node>
<StgValue><ssdm name="or_ln896_592"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:904 %and_ln896_550 = and i1 %or_ln891_273, i1 %or_ln896_592

]]></Node>
<StgValue><ssdm name="and_ln896_550"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:905 %underflow_592 = and i1 %and_ln896_550, i1 %p_Result_4999

]]></Node>
<StgValue><ssdm name="underflow_592"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:906 %select_ln346_721 = select i1 %overflow_592, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_721"/></StgValue>
</operation>

<operation id="862" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:907 %or_ln346_592 = or i1 %overflow_592, i1 %underflow_592

]]></Node>
<StgValue><ssdm name="or_ln346_592"/></StgValue>
</operation>

<operation id="863" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:908 %select_ln346_592 = select i1 %or_ln346_592, i16 %select_ln346_721, i16 %p_Val2_2366

]]></Node>
<StgValue><ssdm name="select_ln346_592"/></StgValue>
</operation>

<operation id="864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:911 %p_Result_5003 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5003"/></StgValue>
</operation>

<operation id="865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:912 %p_Val2_2368 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2367, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2368"/></StgValue>
</operation>

<operation id="866" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:913 %p_Result_4702 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4702"/></StgValue>
</operation>

<operation id="867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:914 %p_Result_5004 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5004"/></StgValue>
</operation>

<operation id="868" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:915 %trunc_ln828_400 = trunc i33 %p_Val2_2367

]]></Node>
<StgValue><ssdm name="trunc_ln828_400"/></StgValue>
</operation>

<operation id="869" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:916 %r_400 = icmp_ne  i15 %trunc_ln828_400, i15 0

]]></Node>
<StgValue><ssdm name="r_400"/></StgValue>
</operation>

<operation id="870" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:917 %p_Result_5005 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5005"/></StgValue>
</operation>

<operation id="871" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:918 %or_ln374_400 = or i1 %p_Result_4702, i1 %r_400

]]></Node>
<StgValue><ssdm name="or_ln374_400"/></StgValue>
</operation>

<operation id="872" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:919 %and_ln374_655 = and i1 %or_ln374_400, i1 %p_Result_5004

]]></Node>
<StgValue><ssdm name="and_ln374_655"/></StgValue>
</operation>

<operation id="873" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:920 %zext_ln377_655 = zext i1 %and_ln374_655

]]></Node>
<StgValue><ssdm name="zext_ln377_655"/></StgValue>
</operation>

<operation id="874" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:921 %p_Val2_2369 = add i16 %p_Val2_2368, i16 %zext_ln377_655

]]></Node>
<StgValue><ssdm name="p_Val2_2369"/></StgValue>
</operation>

<operation id="875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:922 %p_Result_5006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2369, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5006"/></StgValue>
</operation>

<operation id="876" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:923 %xor_ln896_999 = xor i1 %p_Result_5006, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_999"/></StgValue>
</operation>

<operation id="877" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:924 %carry_807 = and i1 %p_Result_5005, i1 %xor_ln896_999

]]></Node>
<StgValue><ssdm name="carry_807"/></StgValue>
</operation>

<operation id="878" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:925 %Range1_all_zeros_654 = xor i1 %p_Result_5003, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_654"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:926 %deleted_zeros_654 = select i1 %carry_807, i1 %p_Result_5003, i1 %Range1_all_zeros_654

]]></Node>
<StgValue><ssdm name="deleted_zeros_654"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:927 %deleted_ones_401 = select i1 %carry_807, i1 %Range1_all_zeros_654, i1 %p_Result_5003

]]></Node>
<StgValue><ssdm name="deleted_ones_401"/></StgValue>
</operation>

<operation id="881" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:928 %xor_ln891_274 = xor i1 %p_Result_5005, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_274"/></StgValue>
</operation>

<operation id="882" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:929 %or_ln891_274 = or i1 %p_Result_5006, i1 %xor_ln891_274

]]></Node>
<StgValue><ssdm name="or_ln891_274"/></StgValue>
</operation>

<operation id="883" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:930 %xor_ln895_722 = xor i1 %deleted_zeros_654, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_722"/></StgValue>
</operation>

<operation id="884" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:931 %or_ln895_593 = or i1 %p_Result_5006, i1 %xor_ln895_722

]]></Node>
<StgValue><ssdm name="or_ln895_593"/></StgValue>
</operation>

<operation id="885" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:932 %overflow_593 = and i1 %or_ln895_593, i1 %Range1_all_zeros_654

]]></Node>
<StgValue><ssdm name="overflow_593"/></StgValue>
</operation>

<operation id="886" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:933 %xor_ln896_1000 = xor i1 %deleted_ones_401, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1000"/></StgValue>
</operation>

<operation id="887" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:934 %or_ln896_593 = or i1 %xor_ln896_999, i1 %xor_ln896_1000

]]></Node>
<StgValue><ssdm name="or_ln896_593"/></StgValue>
</operation>

<operation id="888" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:935 %and_ln896_552 = and i1 %or_ln891_274, i1 %or_ln896_593

]]></Node>
<StgValue><ssdm name="and_ln896_552"/></StgValue>
</operation>

<operation id="889" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:936 %underflow_593 = and i1 %and_ln896_552, i1 %p_Result_5003

]]></Node>
<StgValue><ssdm name="underflow_593"/></StgValue>
</operation>

<operation id="890" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:937 %select_ln346_722 = select i1 %overflow_593, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_722"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:938 %or_ln346_593 = or i1 %overflow_593, i1 %underflow_593

]]></Node>
<StgValue><ssdm name="or_ln346_593"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:939 %select_ln346_593 = select i1 %or_ln346_593, i16 %select_ln346_722, i16 %p_Val2_2369

]]></Node>
<StgValue><ssdm name="select_ln346_593"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="893" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:105 %h_newstate_2325_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2325_read

]]></Node>
<StgValue><ssdm name="h_newstate_2325_read_2"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:106 %h_newstate_22_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_22_read

]]></Node>
<StgValue><ssdm name="h_newstate_22_read_2"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:154 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:155 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:218 %p_Val2_2370 = select i1 %reset_state_read, i33 %h_newstate_22_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289

]]></Node>
<StgValue><ssdm name="p_Val2_2370"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:219 %p_Val2_2373 = select i1 %reset_state_read, i33 %h_newstate_2325_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290

]]></Node>
<StgValue><ssdm name="p_Val2_2373"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:909 %qh_state_V_addr_83 = getelementptr i16 %qh_state_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_83"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:910 %store_ln455 = store i16 %select_ln346_592, i6 %qh_state_V_addr_83

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:940 %qh_state_V_addr_84 = getelementptr i16 %qh_state_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_84"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:941 %store_ln455 = store i16 %select_ln346_593, i6 %qh_state_V_addr_84

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:942 %p_Result_5007 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5007"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:943 %p_Val2_2371 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2370, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2371"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:944 %p_Result_4707 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4707"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:945 %p_Result_5008 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5008"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:946 %trunc_ln828_401 = trunc i33 %p_Val2_2370

]]></Node>
<StgValue><ssdm name="trunc_ln828_401"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:947 %r_401 = icmp_ne  i15 %trunc_ln828_401, i15 0

]]></Node>
<StgValue><ssdm name="r_401"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:948 %p_Result_5009 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5009"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:949 %or_ln374_401 = or i1 %p_Result_4707, i1 %r_401

]]></Node>
<StgValue><ssdm name="or_ln374_401"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:950 %and_ln374_656 = and i1 %or_ln374_401, i1 %p_Result_5008

]]></Node>
<StgValue><ssdm name="and_ln374_656"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:951 %zext_ln377_656 = zext i1 %and_ln374_656

]]></Node>
<StgValue><ssdm name="zext_ln377_656"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:952 %p_Val2_2372 = add i16 %p_Val2_2371, i16 %zext_ln377_656

]]></Node>
<StgValue><ssdm name="p_Val2_2372"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:953 %p_Result_5010 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2372, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5010"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:954 %xor_ln896_1001 = xor i1 %p_Result_5010, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1001"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:955 %carry_809 = and i1 %p_Result_5009, i1 %xor_ln896_1001

]]></Node>
<StgValue><ssdm name="carry_809"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:956 %Range1_all_zeros_655 = xor i1 %p_Result_5007, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_655"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:957 %deleted_zeros_655 = select i1 %carry_809, i1 %p_Result_5007, i1 %Range1_all_zeros_655

]]></Node>
<StgValue><ssdm name="deleted_zeros_655"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:958 %deleted_ones_402 = select i1 %carry_809, i1 %Range1_all_zeros_655, i1 %p_Result_5007

]]></Node>
<StgValue><ssdm name="deleted_ones_402"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:959 %xor_ln891_275 = xor i1 %p_Result_5009, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_275"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:960 %or_ln891_275 = or i1 %p_Result_5010, i1 %xor_ln891_275

]]></Node>
<StgValue><ssdm name="or_ln891_275"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:961 %xor_ln895_723 = xor i1 %deleted_zeros_655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_723"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:962 %or_ln895_594 = or i1 %p_Result_5010, i1 %xor_ln895_723

]]></Node>
<StgValue><ssdm name="or_ln895_594"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:963 %overflow_594 = and i1 %or_ln895_594, i1 %Range1_all_zeros_655

]]></Node>
<StgValue><ssdm name="overflow_594"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:964 %xor_ln896_1002 = xor i1 %deleted_ones_402, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1002"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:965 %or_ln896_594 = or i1 %xor_ln896_1001, i1 %xor_ln896_1002

]]></Node>
<StgValue><ssdm name="or_ln896_594"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:966 %and_ln896_554 = and i1 %or_ln891_275, i1 %or_ln896_594

]]></Node>
<StgValue><ssdm name="and_ln896_554"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:967 %underflow_594 = and i1 %and_ln896_554, i1 %p_Result_5007

]]></Node>
<StgValue><ssdm name="underflow_594"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:968 %select_ln346_723 = select i1 %overflow_594, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_723"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:969 %or_ln346_594 = or i1 %overflow_594, i1 %underflow_594

]]></Node>
<StgValue><ssdm name="or_ln346_594"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:970 %select_ln346_594 = select i1 %or_ln346_594, i16 %select_ln346_723, i16 %p_Val2_2372

]]></Node>
<StgValue><ssdm name="select_ln346_594"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:973 %p_Result_5011 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5011"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:974 %p_Val2_2374 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2373, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2374"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:975 %p_Result_4712 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4712"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:976 %p_Result_5012 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5012"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:977 %trunc_ln828_402 = trunc i33 %p_Val2_2373

]]></Node>
<StgValue><ssdm name="trunc_ln828_402"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:978 %r_402 = icmp_ne  i15 %trunc_ln828_402, i15 0

]]></Node>
<StgValue><ssdm name="r_402"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:979 %p_Result_5013 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5013"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:980 %or_ln374_402 = or i1 %p_Result_4712, i1 %r_402

]]></Node>
<StgValue><ssdm name="or_ln374_402"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:981 %and_ln374_657 = and i1 %or_ln374_402, i1 %p_Result_5012

]]></Node>
<StgValue><ssdm name="and_ln374_657"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:982 %zext_ln377_657 = zext i1 %and_ln374_657

]]></Node>
<StgValue><ssdm name="zext_ln377_657"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:983 %p_Val2_2375 = add i16 %p_Val2_2374, i16 %zext_ln377_657

]]></Node>
<StgValue><ssdm name="p_Val2_2375"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:984 %p_Result_5014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2375, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5014"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:985 %xor_ln896_1003 = xor i1 %p_Result_5014, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1003"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:986 %carry_811 = and i1 %p_Result_5013, i1 %xor_ln896_1003

]]></Node>
<StgValue><ssdm name="carry_811"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:987 %Range1_all_zeros_656 = xor i1 %p_Result_5011, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_656"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:988 %deleted_zeros_656 = select i1 %carry_811, i1 %p_Result_5011, i1 %Range1_all_zeros_656

]]></Node>
<StgValue><ssdm name="deleted_zeros_656"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:989 %deleted_ones_403 = select i1 %carry_811, i1 %Range1_all_zeros_656, i1 %p_Result_5011

]]></Node>
<StgValue><ssdm name="deleted_ones_403"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:990 %xor_ln891_276 = xor i1 %p_Result_5013, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_276"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:991 %or_ln891_276 = or i1 %p_Result_5014, i1 %xor_ln891_276

]]></Node>
<StgValue><ssdm name="or_ln891_276"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:992 %xor_ln895_724 = xor i1 %deleted_zeros_656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_724"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:993 %or_ln895_595 = or i1 %p_Result_5014, i1 %xor_ln895_724

]]></Node>
<StgValue><ssdm name="or_ln895_595"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:994 %overflow_595 = and i1 %or_ln895_595, i1 %Range1_all_zeros_656

]]></Node>
<StgValue><ssdm name="overflow_595"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:995 %xor_ln896_1004 = xor i1 %deleted_ones_403, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1004"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:996 %or_ln896_595 = or i1 %xor_ln896_1003, i1 %xor_ln896_1004

]]></Node>
<StgValue><ssdm name="or_ln896_595"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:997 %and_ln896_556 = and i1 %or_ln891_276, i1 %or_ln896_595

]]></Node>
<StgValue><ssdm name="and_ln896_556"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:998 %underflow_595 = and i1 %and_ln896_556, i1 %p_Result_5011

]]></Node>
<StgValue><ssdm name="underflow_595"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:999 %select_ln346_724 = select i1 %overflow_595, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_724"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1000 %or_ln346_595 = or i1 %overflow_595, i1 %underflow_595

]]></Node>
<StgValue><ssdm name="or_ln346_595"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1001 %select_ln346_595 = select i1 %or_ln346_595, i16 %select_ln346_724, i16 %p_Val2_2375

]]></Node>
<StgValue><ssdm name="select_ln346_595"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:103 %h_newstate_25_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_25_read

]]></Node>
<StgValue><ssdm name="h_newstate_25_read_2"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:104 %h_newstate_24_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_24_read

]]></Node>
<StgValue><ssdm name="h_newstate_24_read_2"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:156 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:157 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:220 %p_Val2_2376 = select i1 %reset_state_read, i33 %h_newstate_24_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291

]]></Node>
<StgValue><ssdm name="p_Val2_2376"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:221 %p_Val2_2379 = select i1 %reset_state_read, i33 %h_newstate_25_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292

]]></Node>
<StgValue><ssdm name="p_Val2_2379"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:971 %qh_state_V_addr_85 = getelementptr i16 %qh_state_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_85"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:972 %store_ln455 = store i16 %select_ln346_594, i6 %qh_state_V_addr_85

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1002 %qh_state_V_addr_86 = getelementptr i16 %qh_state_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_86"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1003 %store_ln455 = store i16 %select_ln346_595, i6 %qh_state_V_addr_86

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1004 %p_Result_5015 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5015"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1005 %p_Val2_2377 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2376, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2377"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1006 %p_Result_4717 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4717"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1007 %p_Result_5016 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5016"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1008 %trunc_ln828_403 = trunc i33 %p_Val2_2376

]]></Node>
<StgValue><ssdm name="trunc_ln828_403"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1009 %r_403 = icmp_ne  i15 %trunc_ln828_403, i15 0

]]></Node>
<StgValue><ssdm name="r_403"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1010 %p_Result_5017 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5017"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1011 %or_ln374_403 = or i1 %p_Result_4717, i1 %r_403

]]></Node>
<StgValue><ssdm name="or_ln374_403"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1012 %and_ln374_658 = and i1 %or_ln374_403, i1 %p_Result_5016

]]></Node>
<StgValue><ssdm name="and_ln374_658"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1013 %zext_ln377_658 = zext i1 %and_ln374_658

]]></Node>
<StgValue><ssdm name="zext_ln377_658"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1014 %p_Val2_2378 = add i16 %p_Val2_2377, i16 %zext_ln377_658

]]></Node>
<StgValue><ssdm name="p_Val2_2378"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1015 %p_Result_5018 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2378, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5018"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1016 %xor_ln896_1005 = xor i1 %p_Result_5018, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1005"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1017 %carry_813 = and i1 %p_Result_5017, i1 %xor_ln896_1005

]]></Node>
<StgValue><ssdm name="carry_813"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1018 %Range1_all_zeros_657 = xor i1 %p_Result_5015, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_657"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1019 %deleted_zeros_657 = select i1 %carry_813, i1 %p_Result_5015, i1 %Range1_all_zeros_657

]]></Node>
<StgValue><ssdm name="deleted_zeros_657"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1020 %deleted_ones_404 = select i1 %carry_813, i1 %Range1_all_zeros_657, i1 %p_Result_5015

]]></Node>
<StgValue><ssdm name="deleted_ones_404"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1021 %xor_ln891_277 = xor i1 %p_Result_5017, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_277"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1022 %or_ln891_277 = or i1 %p_Result_5018, i1 %xor_ln891_277

]]></Node>
<StgValue><ssdm name="or_ln891_277"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1023 %xor_ln895_725 = xor i1 %deleted_zeros_657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_725"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1024 %or_ln895_596 = or i1 %p_Result_5018, i1 %xor_ln895_725

]]></Node>
<StgValue><ssdm name="or_ln895_596"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1025 %overflow_596 = and i1 %or_ln895_596, i1 %Range1_all_zeros_657

]]></Node>
<StgValue><ssdm name="overflow_596"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1026 %xor_ln896_1006 = xor i1 %deleted_ones_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1006"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1027 %or_ln896_596 = or i1 %xor_ln896_1005, i1 %xor_ln896_1006

]]></Node>
<StgValue><ssdm name="or_ln896_596"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1028 %and_ln896_558 = and i1 %or_ln891_277, i1 %or_ln896_596

]]></Node>
<StgValue><ssdm name="and_ln896_558"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1029 %underflow_596 = and i1 %and_ln896_558, i1 %p_Result_5015

]]></Node>
<StgValue><ssdm name="underflow_596"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1030 %select_ln346_725 = select i1 %overflow_596, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_725"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1031 %or_ln346_596 = or i1 %overflow_596, i1 %underflow_596

]]></Node>
<StgValue><ssdm name="or_ln346_596"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1032 %select_ln346_596 = select i1 %or_ln346_596, i16 %select_ln346_725, i16 %p_Val2_2378

]]></Node>
<StgValue><ssdm name="select_ln346_596"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1035 %p_Result_5019 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5019"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1036 %p_Val2_2380 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2379, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2380"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1037 %p_Result_4722 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4722"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1038 %p_Result_5020 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5020"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1039 %trunc_ln828_404 = trunc i33 %p_Val2_2379

]]></Node>
<StgValue><ssdm name="trunc_ln828_404"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1040 %r_404 = icmp_ne  i15 %trunc_ln828_404, i15 0

]]></Node>
<StgValue><ssdm name="r_404"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1041 %p_Result_5021 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5021"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1042 %or_ln374_404 = or i1 %p_Result_4722, i1 %r_404

]]></Node>
<StgValue><ssdm name="or_ln374_404"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1043 %and_ln374_659 = and i1 %or_ln374_404, i1 %p_Result_5020

]]></Node>
<StgValue><ssdm name="and_ln374_659"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1044 %zext_ln377_659 = zext i1 %and_ln374_659

]]></Node>
<StgValue><ssdm name="zext_ln377_659"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1045 %p_Val2_2381 = add i16 %p_Val2_2380, i16 %zext_ln377_659

]]></Node>
<StgValue><ssdm name="p_Val2_2381"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1046 %p_Result_5022 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2381, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5022"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1047 %xor_ln896_1007 = xor i1 %p_Result_5022, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1007"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1048 %carry_815 = and i1 %p_Result_5021, i1 %xor_ln896_1007

]]></Node>
<StgValue><ssdm name="carry_815"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1049 %Range1_all_zeros_658 = xor i1 %p_Result_5019, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_658"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1050 %deleted_zeros_658 = select i1 %carry_815, i1 %p_Result_5019, i1 %Range1_all_zeros_658

]]></Node>
<StgValue><ssdm name="deleted_zeros_658"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1051 %deleted_ones_405 = select i1 %carry_815, i1 %Range1_all_zeros_658, i1 %p_Result_5019

]]></Node>
<StgValue><ssdm name="deleted_ones_405"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1052 %xor_ln891_278 = xor i1 %p_Result_5021, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_278"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1053 %or_ln891_278 = or i1 %p_Result_5022, i1 %xor_ln891_278

]]></Node>
<StgValue><ssdm name="or_ln891_278"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1054 %xor_ln895_726 = xor i1 %deleted_zeros_658, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_726"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1055 %or_ln895_597 = or i1 %p_Result_5022, i1 %xor_ln895_726

]]></Node>
<StgValue><ssdm name="or_ln895_597"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1056 %overflow_597 = and i1 %or_ln895_597, i1 %Range1_all_zeros_658

]]></Node>
<StgValue><ssdm name="overflow_597"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1057 %xor_ln896_1008 = xor i1 %deleted_ones_405, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1008"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1058 %or_ln896_597 = or i1 %xor_ln896_1007, i1 %xor_ln896_1008

]]></Node>
<StgValue><ssdm name="or_ln896_597"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1059 %and_ln896_560 = and i1 %or_ln891_278, i1 %or_ln896_597

]]></Node>
<StgValue><ssdm name="and_ln896_560"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1060 %underflow_597 = and i1 %and_ln896_560, i1 %p_Result_5019

]]></Node>
<StgValue><ssdm name="underflow_597"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1061 %select_ln346_726 = select i1 %overflow_597, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_726"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1062 %or_ln346_597 = or i1 %overflow_597, i1 %underflow_597

]]></Node>
<StgValue><ssdm name="or_ln346_597"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1063 %select_ln346_597 = select i1 %or_ln346_597, i16 %select_ln346_726, i16 %p_Val2_2381

]]></Node>
<StgValue><ssdm name="select_ln346_597"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1029" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:101 %h_newstate_27_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_27_read

]]></Node>
<StgValue><ssdm name="h_newstate_27_read_2"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:102 %h_newstate_26_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_26_read

]]></Node>
<StgValue><ssdm name="h_newstate_26_read_2"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:158 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:159 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:222 %p_Val2_2382 = select i1 %reset_state_read, i33 %h_newstate_26_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293

]]></Node>
<StgValue><ssdm name="p_Val2_2382"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:223 %p_Val2_2385 = select i1 %reset_state_read, i33 %h_newstate_27_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294

]]></Node>
<StgValue><ssdm name="p_Val2_2385"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1033 %qh_state_V_addr_87 = getelementptr i16 %qh_state_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_87"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1034 %store_ln455 = store i16 %select_ln346_596, i6 %qh_state_V_addr_87

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1064 %qh_state_V_addr_88 = getelementptr i16 %qh_state_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_88"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1065 %store_ln455 = store i16 %select_ln346_597, i6 %qh_state_V_addr_88

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1066 %p_Result_5023 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5023"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1067 %p_Val2_2383 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2382, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2383"/></StgValue>
</operation>

<operation id="1041" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1068 %p_Result_4727 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4727"/></StgValue>
</operation>

<operation id="1042" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1069 %p_Result_5024 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5024"/></StgValue>
</operation>

<operation id="1043" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1070 %trunc_ln828_405 = trunc i33 %p_Val2_2382

]]></Node>
<StgValue><ssdm name="trunc_ln828_405"/></StgValue>
</operation>

<operation id="1044" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1071 %r_405 = icmp_ne  i15 %trunc_ln828_405, i15 0

]]></Node>
<StgValue><ssdm name="r_405"/></StgValue>
</operation>

<operation id="1045" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1072 %p_Result_5025 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5025"/></StgValue>
</operation>

<operation id="1046" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1073 %or_ln374_405 = or i1 %p_Result_4727, i1 %r_405

]]></Node>
<StgValue><ssdm name="or_ln374_405"/></StgValue>
</operation>

<operation id="1047" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1074 %and_ln374_660 = and i1 %or_ln374_405, i1 %p_Result_5024

]]></Node>
<StgValue><ssdm name="and_ln374_660"/></StgValue>
</operation>

<operation id="1048" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1075 %zext_ln377_660 = zext i1 %and_ln374_660

]]></Node>
<StgValue><ssdm name="zext_ln377_660"/></StgValue>
</operation>

<operation id="1049" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1076 %p_Val2_2384 = add i16 %p_Val2_2383, i16 %zext_ln377_660

]]></Node>
<StgValue><ssdm name="p_Val2_2384"/></StgValue>
</operation>

<operation id="1050" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1077 %p_Result_5026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2384, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5026"/></StgValue>
</operation>

<operation id="1051" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1078 %xor_ln896_1009 = xor i1 %p_Result_5026, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1009"/></StgValue>
</operation>

<operation id="1052" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1079 %carry_817 = and i1 %p_Result_5025, i1 %xor_ln896_1009

]]></Node>
<StgValue><ssdm name="carry_817"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1080 %Range1_all_zeros_659 = xor i1 %p_Result_5023, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_659"/></StgValue>
</operation>

<operation id="1054" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1081 %deleted_zeros_659 = select i1 %carry_817, i1 %p_Result_5023, i1 %Range1_all_zeros_659

]]></Node>
<StgValue><ssdm name="deleted_zeros_659"/></StgValue>
</operation>

<operation id="1055" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1082 %deleted_ones_406 = select i1 %carry_817, i1 %Range1_all_zeros_659, i1 %p_Result_5023

]]></Node>
<StgValue><ssdm name="deleted_ones_406"/></StgValue>
</operation>

<operation id="1056" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1083 %xor_ln891_279 = xor i1 %p_Result_5025, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_279"/></StgValue>
</operation>

<operation id="1057" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1084 %or_ln891_279 = or i1 %p_Result_5026, i1 %xor_ln891_279

]]></Node>
<StgValue><ssdm name="or_ln891_279"/></StgValue>
</operation>

<operation id="1058" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1085 %xor_ln895_727 = xor i1 %deleted_zeros_659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_727"/></StgValue>
</operation>

<operation id="1059" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1086 %or_ln895_598 = or i1 %p_Result_5026, i1 %xor_ln895_727

]]></Node>
<StgValue><ssdm name="or_ln895_598"/></StgValue>
</operation>

<operation id="1060" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1087 %overflow_598 = and i1 %or_ln895_598, i1 %Range1_all_zeros_659

]]></Node>
<StgValue><ssdm name="overflow_598"/></StgValue>
</operation>

<operation id="1061" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1088 %xor_ln896_1010 = xor i1 %deleted_ones_406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1010"/></StgValue>
</operation>

<operation id="1062" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1089 %or_ln896_598 = or i1 %xor_ln896_1009, i1 %xor_ln896_1010

]]></Node>
<StgValue><ssdm name="or_ln896_598"/></StgValue>
</operation>

<operation id="1063" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1090 %and_ln896_562 = and i1 %or_ln891_279, i1 %or_ln896_598

]]></Node>
<StgValue><ssdm name="and_ln896_562"/></StgValue>
</operation>

<operation id="1064" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1091 %underflow_598 = and i1 %and_ln896_562, i1 %p_Result_5023

]]></Node>
<StgValue><ssdm name="underflow_598"/></StgValue>
</operation>

<operation id="1065" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1092 %select_ln346_727 = select i1 %overflow_598, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_727"/></StgValue>
</operation>

<operation id="1066" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1093 %or_ln346_598 = or i1 %overflow_598, i1 %underflow_598

]]></Node>
<StgValue><ssdm name="or_ln346_598"/></StgValue>
</operation>

<operation id="1067" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1094 %select_ln346_598 = select i1 %or_ln346_598, i16 %select_ln346_727, i16 %p_Val2_2384

]]></Node>
<StgValue><ssdm name="select_ln346_598"/></StgValue>
</operation>

<operation id="1068" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1097 %p_Result_5027 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5027"/></StgValue>
</operation>

<operation id="1069" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1098 %p_Val2_2386 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2385, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2386"/></StgValue>
</operation>

<operation id="1070" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1099 %p_Result_4732 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4732"/></StgValue>
</operation>

<operation id="1071" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1100 %p_Result_5028 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5028"/></StgValue>
</operation>

<operation id="1072" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1101 %trunc_ln828_406 = trunc i33 %p_Val2_2385

]]></Node>
<StgValue><ssdm name="trunc_ln828_406"/></StgValue>
</operation>

<operation id="1073" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1102 %r_406 = icmp_ne  i15 %trunc_ln828_406, i15 0

]]></Node>
<StgValue><ssdm name="r_406"/></StgValue>
</operation>

<operation id="1074" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1103 %p_Result_5029 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5029"/></StgValue>
</operation>

<operation id="1075" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1104 %or_ln374_406 = or i1 %p_Result_4732, i1 %r_406

]]></Node>
<StgValue><ssdm name="or_ln374_406"/></StgValue>
</operation>

<operation id="1076" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1105 %and_ln374_661 = and i1 %or_ln374_406, i1 %p_Result_5028

]]></Node>
<StgValue><ssdm name="and_ln374_661"/></StgValue>
</operation>

<operation id="1077" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1106 %zext_ln377_661 = zext i1 %and_ln374_661

]]></Node>
<StgValue><ssdm name="zext_ln377_661"/></StgValue>
</operation>

<operation id="1078" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1107 %p_Val2_2387 = add i16 %p_Val2_2386, i16 %zext_ln377_661

]]></Node>
<StgValue><ssdm name="p_Val2_2387"/></StgValue>
</operation>

<operation id="1079" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1108 %p_Result_5030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2387, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5030"/></StgValue>
</operation>

<operation id="1080" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1109 %xor_ln896_1011 = xor i1 %p_Result_5030, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1011"/></StgValue>
</operation>

<operation id="1081" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1110 %carry_819 = and i1 %p_Result_5029, i1 %xor_ln896_1011

]]></Node>
<StgValue><ssdm name="carry_819"/></StgValue>
</operation>

<operation id="1082" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1111 %Range1_all_zeros_660 = xor i1 %p_Result_5027, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_660"/></StgValue>
</operation>

<operation id="1083" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1112 %deleted_zeros_660 = select i1 %carry_819, i1 %p_Result_5027, i1 %Range1_all_zeros_660

]]></Node>
<StgValue><ssdm name="deleted_zeros_660"/></StgValue>
</operation>

<operation id="1084" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1113 %deleted_ones_407 = select i1 %carry_819, i1 %Range1_all_zeros_660, i1 %p_Result_5027

]]></Node>
<StgValue><ssdm name="deleted_ones_407"/></StgValue>
</operation>

<operation id="1085" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1114 %xor_ln891_280 = xor i1 %p_Result_5029, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_280"/></StgValue>
</operation>

<operation id="1086" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1115 %or_ln891_280 = or i1 %p_Result_5030, i1 %xor_ln891_280

]]></Node>
<StgValue><ssdm name="or_ln891_280"/></StgValue>
</operation>

<operation id="1087" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1116 %xor_ln895_728 = xor i1 %deleted_zeros_660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_728"/></StgValue>
</operation>

<operation id="1088" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1117 %or_ln895_599 = or i1 %p_Result_5030, i1 %xor_ln895_728

]]></Node>
<StgValue><ssdm name="or_ln895_599"/></StgValue>
</operation>

<operation id="1089" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1118 %overflow_599 = and i1 %or_ln895_599, i1 %Range1_all_zeros_660

]]></Node>
<StgValue><ssdm name="overflow_599"/></StgValue>
</operation>

<operation id="1090" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1119 %xor_ln896_1012 = xor i1 %deleted_ones_407, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1012"/></StgValue>
</operation>

<operation id="1091" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1120 %or_ln896_599 = or i1 %xor_ln896_1011, i1 %xor_ln896_1012

]]></Node>
<StgValue><ssdm name="or_ln896_599"/></StgValue>
</operation>

<operation id="1092" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1121 %and_ln896_564 = and i1 %or_ln891_280, i1 %or_ln896_599

]]></Node>
<StgValue><ssdm name="and_ln896_564"/></StgValue>
</operation>

<operation id="1093" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1122 %underflow_599 = and i1 %and_ln896_564, i1 %p_Result_5027

]]></Node>
<StgValue><ssdm name="underflow_599"/></StgValue>
</operation>

<operation id="1094" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1123 %select_ln346_728 = select i1 %overflow_599, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_728"/></StgValue>
</operation>

<operation id="1095" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1124 %or_ln346_599 = or i1 %overflow_599, i1 %underflow_599

]]></Node>
<StgValue><ssdm name="or_ln346_599"/></StgValue>
</operation>

<operation id="1096" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1125 %select_ln346_599 = select i1 %or_ln346_599, i16 %select_ln346_728, i16 %p_Val2_2387

]]></Node>
<StgValue><ssdm name="select_ln346_599"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1097" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:99 %h_newstate_29_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_29_read

]]></Node>
<StgValue><ssdm name="h_newstate_29_read_2"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:100 %h_newstate_28_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_28_read

]]></Node>
<StgValue><ssdm name="h_newstate_28_read_2"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:160 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:161 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:224 %p_Val2_2388 = select i1 %reset_state_read, i33 %h_newstate_28_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295

]]></Node>
<StgValue><ssdm name="p_Val2_2388"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:225 %p_Val2_2391 = select i1 %reset_state_read, i33 %h_newstate_29_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296

]]></Node>
<StgValue><ssdm name="p_Val2_2391"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1095 %qh_state_V_addr_89 = getelementptr i16 %qh_state_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_89"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1096 %store_ln455 = store i16 %select_ln346_598, i6 %qh_state_V_addr_89

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1126 %qh_state_V_addr_90 = getelementptr i16 %qh_state_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_90"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1127 %store_ln455 = store i16 %select_ln346_599, i6 %qh_state_V_addr_90

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1128 %p_Result_5031 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5031"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1129 %p_Val2_2389 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2388, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2389"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1130 %p_Result_4737 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4737"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1131 %p_Result_5032 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5032"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1132 %trunc_ln828_407 = trunc i33 %p_Val2_2388

]]></Node>
<StgValue><ssdm name="trunc_ln828_407"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1133 %r_407 = icmp_ne  i15 %trunc_ln828_407, i15 0

]]></Node>
<StgValue><ssdm name="r_407"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1134 %p_Result_5033 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5033"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1135 %or_ln374_407 = or i1 %p_Result_4737, i1 %r_407

]]></Node>
<StgValue><ssdm name="or_ln374_407"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1136 %and_ln374_662 = and i1 %or_ln374_407, i1 %p_Result_5032

]]></Node>
<StgValue><ssdm name="and_ln374_662"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1137 %zext_ln377_662 = zext i1 %and_ln374_662

]]></Node>
<StgValue><ssdm name="zext_ln377_662"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1138 %p_Val2_2390 = add i16 %p_Val2_2389, i16 %zext_ln377_662

]]></Node>
<StgValue><ssdm name="p_Val2_2390"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1139 %p_Result_5034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2390, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5034"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1140 %xor_ln896_1013 = xor i1 %p_Result_5034, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1013"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1141 %carry_821 = and i1 %p_Result_5033, i1 %xor_ln896_1013

]]></Node>
<StgValue><ssdm name="carry_821"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1142 %Range1_all_zeros_661 = xor i1 %p_Result_5031, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_661"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1143 %deleted_zeros_661 = select i1 %carry_821, i1 %p_Result_5031, i1 %Range1_all_zeros_661

]]></Node>
<StgValue><ssdm name="deleted_zeros_661"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1144 %deleted_ones_408 = select i1 %carry_821, i1 %Range1_all_zeros_661, i1 %p_Result_5031

]]></Node>
<StgValue><ssdm name="deleted_ones_408"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1145 %xor_ln891_281 = xor i1 %p_Result_5033, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_281"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1146 %or_ln891_281 = or i1 %p_Result_5034, i1 %xor_ln891_281

]]></Node>
<StgValue><ssdm name="or_ln891_281"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1147 %xor_ln895_729 = xor i1 %deleted_zeros_661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_729"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1148 %or_ln895_600 = or i1 %p_Result_5034, i1 %xor_ln895_729

]]></Node>
<StgValue><ssdm name="or_ln895_600"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1149 %overflow_600 = and i1 %or_ln895_600, i1 %Range1_all_zeros_661

]]></Node>
<StgValue><ssdm name="overflow_600"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1150 %xor_ln896_1014 = xor i1 %deleted_ones_408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1014"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1151 %or_ln896_600 = or i1 %xor_ln896_1013, i1 %xor_ln896_1014

]]></Node>
<StgValue><ssdm name="or_ln896_600"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1152 %and_ln896_566 = and i1 %or_ln891_281, i1 %or_ln896_600

]]></Node>
<StgValue><ssdm name="and_ln896_566"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1153 %underflow_600 = and i1 %and_ln896_566, i1 %p_Result_5031

]]></Node>
<StgValue><ssdm name="underflow_600"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1154 %select_ln346_729 = select i1 %overflow_600, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_729"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1155 %or_ln346_600 = or i1 %overflow_600, i1 %underflow_600

]]></Node>
<StgValue><ssdm name="or_ln346_600"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1156 %select_ln346_600 = select i1 %or_ln346_600, i16 %select_ln346_729, i16 %p_Val2_2390

]]></Node>
<StgValue><ssdm name="select_ln346_600"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1159 %p_Result_5035 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5035"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1160 %p_Val2_2392 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2391, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2392"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1161 %p_Result_4742 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4742"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1162 %p_Result_5036 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5036"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1163 %trunc_ln828_408 = trunc i33 %p_Val2_2391

]]></Node>
<StgValue><ssdm name="trunc_ln828_408"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1164 %r_408 = icmp_ne  i15 %trunc_ln828_408, i15 0

]]></Node>
<StgValue><ssdm name="r_408"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1165 %p_Result_5037 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5037"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1166 %or_ln374_408 = or i1 %p_Result_4742, i1 %r_408

]]></Node>
<StgValue><ssdm name="or_ln374_408"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1167 %and_ln374_663 = and i1 %or_ln374_408, i1 %p_Result_5036

]]></Node>
<StgValue><ssdm name="and_ln374_663"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1168 %zext_ln377_663 = zext i1 %and_ln374_663

]]></Node>
<StgValue><ssdm name="zext_ln377_663"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1169 %p_Val2_2393 = add i16 %p_Val2_2392, i16 %zext_ln377_663

]]></Node>
<StgValue><ssdm name="p_Val2_2393"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1170 %p_Result_5038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2393, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5038"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1171 %xor_ln896_1015 = xor i1 %p_Result_5038, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1015"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1172 %carry_823 = and i1 %p_Result_5037, i1 %xor_ln896_1015

]]></Node>
<StgValue><ssdm name="carry_823"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1173 %Range1_all_zeros_662 = xor i1 %p_Result_5035, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_662"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1174 %deleted_zeros_662 = select i1 %carry_823, i1 %p_Result_5035, i1 %Range1_all_zeros_662

]]></Node>
<StgValue><ssdm name="deleted_zeros_662"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1175 %deleted_ones_409 = select i1 %carry_823, i1 %Range1_all_zeros_662, i1 %p_Result_5035

]]></Node>
<StgValue><ssdm name="deleted_ones_409"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1176 %xor_ln891_282 = xor i1 %p_Result_5037, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_282"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1177 %or_ln891_282 = or i1 %p_Result_5038, i1 %xor_ln891_282

]]></Node>
<StgValue><ssdm name="or_ln891_282"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1178 %xor_ln895_730 = xor i1 %deleted_zeros_662, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_730"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1179 %or_ln895_601 = or i1 %p_Result_5038, i1 %xor_ln895_730

]]></Node>
<StgValue><ssdm name="or_ln895_601"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1180 %overflow_601 = and i1 %or_ln895_601, i1 %Range1_all_zeros_662

]]></Node>
<StgValue><ssdm name="overflow_601"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1181 %xor_ln896_1016 = xor i1 %deleted_ones_409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1016"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1182 %or_ln896_601 = or i1 %xor_ln896_1015, i1 %xor_ln896_1016

]]></Node>
<StgValue><ssdm name="or_ln896_601"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1183 %and_ln896_568 = and i1 %or_ln891_282, i1 %or_ln896_601

]]></Node>
<StgValue><ssdm name="and_ln896_568"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1184 %underflow_601 = and i1 %and_ln896_568, i1 %p_Result_5035

]]></Node>
<StgValue><ssdm name="underflow_601"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1185 %select_ln346_730 = select i1 %overflow_601, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_730"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1186 %or_ln346_601 = or i1 %overflow_601, i1 %underflow_601

]]></Node>
<StgValue><ssdm name="or_ln346_601"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1187 %select_ln346_601 = select i1 %or_ln346_601, i16 %select_ln346_730, i16 %p_Val2_2393

]]></Node>
<StgValue><ssdm name="select_ln346_601"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:97 %h_newstate_31_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_31_read

]]></Node>
<StgValue><ssdm name="h_newstate_31_read_2"/></StgValue>
</operation>

<operation id="1166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:98 %h_newstate_30_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_30_read

]]></Node>
<StgValue><ssdm name="h_newstate_30_read_2"/></StgValue>
</operation>

<operation id="1167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:162 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297"/></StgValue>
</operation>

<operation id="1168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:163 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298"/></StgValue>
</operation>

<operation id="1169" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:226 %p_Val2_2394 = select i1 %reset_state_read, i33 %h_newstate_30_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297

]]></Node>
<StgValue><ssdm name="p_Val2_2394"/></StgValue>
</operation>

<operation id="1170" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:227 %p_Val2_2397 = select i1 %reset_state_read, i33 %h_newstate_31_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298

]]></Node>
<StgValue><ssdm name="p_Val2_2397"/></StgValue>
</operation>

<operation id="1171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1157 %qh_state_V_addr_91 = getelementptr i16 %qh_state_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_91"/></StgValue>
</operation>

<operation id="1172" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1158 %store_ln455 = store i16 %select_ln346_600, i6 %qh_state_V_addr_91

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1188 %qh_state_V_addr_92 = getelementptr i16 %qh_state_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_92"/></StgValue>
</operation>

<operation id="1174" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1189 %store_ln455 = store i16 %select_ln346_601, i6 %qh_state_V_addr_92

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1190 %p_Result_5039 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5039"/></StgValue>
</operation>

<operation id="1176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1191 %p_Val2_2395 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2394, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2395"/></StgValue>
</operation>

<operation id="1177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1192 %p_Result_4747 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4747"/></StgValue>
</operation>

<operation id="1178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1193 %p_Result_5040 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5040"/></StgValue>
</operation>

<operation id="1179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1194 %trunc_ln828_409 = trunc i33 %p_Val2_2394

]]></Node>
<StgValue><ssdm name="trunc_ln828_409"/></StgValue>
</operation>

<operation id="1180" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1195 %r_409 = icmp_ne  i15 %trunc_ln828_409, i15 0

]]></Node>
<StgValue><ssdm name="r_409"/></StgValue>
</operation>

<operation id="1181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1196 %p_Result_5041 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5041"/></StgValue>
</operation>

<operation id="1182" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1197 %or_ln374_409 = or i1 %p_Result_4747, i1 %r_409

]]></Node>
<StgValue><ssdm name="or_ln374_409"/></StgValue>
</operation>

<operation id="1183" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1198 %and_ln374_664 = and i1 %or_ln374_409, i1 %p_Result_5040

]]></Node>
<StgValue><ssdm name="and_ln374_664"/></StgValue>
</operation>

<operation id="1184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1199 %zext_ln377_664 = zext i1 %and_ln374_664

]]></Node>
<StgValue><ssdm name="zext_ln377_664"/></StgValue>
</operation>

<operation id="1185" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1200 %p_Val2_2396 = add i16 %p_Val2_2395, i16 %zext_ln377_664

]]></Node>
<StgValue><ssdm name="p_Val2_2396"/></StgValue>
</operation>

<operation id="1186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1201 %p_Result_5042 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2396, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5042"/></StgValue>
</operation>

<operation id="1187" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1202 %xor_ln896_1017 = xor i1 %p_Result_5042, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1017"/></StgValue>
</operation>

<operation id="1188" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1203 %carry_825 = and i1 %p_Result_5041, i1 %xor_ln896_1017

]]></Node>
<StgValue><ssdm name="carry_825"/></StgValue>
</operation>

<operation id="1189" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1204 %Range1_all_zeros_663 = xor i1 %p_Result_5039, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_663"/></StgValue>
</operation>

<operation id="1190" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1205 %deleted_zeros_663 = select i1 %carry_825, i1 %p_Result_5039, i1 %Range1_all_zeros_663

]]></Node>
<StgValue><ssdm name="deleted_zeros_663"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1206 %deleted_ones_410 = select i1 %carry_825, i1 %Range1_all_zeros_663, i1 %p_Result_5039

]]></Node>
<StgValue><ssdm name="deleted_ones_410"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1207 %xor_ln891_283 = xor i1 %p_Result_5041, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_283"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1208 %or_ln891_283 = or i1 %p_Result_5042, i1 %xor_ln891_283

]]></Node>
<StgValue><ssdm name="or_ln891_283"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1209 %xor_ln895_731 = xor i1 %deleted_zeros_663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_731"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1210 %or_ln895_602 = or i1 %p_Result_5042, i1 %xor_ln895_731

]]></Node>
<StgValue><ssdm name="or_ln895_602"/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1211 %overflow_602 = and i1 %or_ln895_602, i1 %Range1_all_zeros_663

]]></Node>
<StgValue><ssdm name="overflow_602"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1212 %xor_ln896_1018 = xor i1 %deleted_ones_410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1018"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1213 %or_ln896_602 = or i1 %xor_ln896_1017, i1 %xor_ln896_1018

]]></Node>
<StgValue><ssdm name="or_ln896_602"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1214 %and_ln896_570 = and i1 %or_ln891_283, i1 %or_ln896_602

]]></Node>
<StgValue><ssdm name="and_ln896_570"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1215 %underflow_602 = and i1 %and_ln896_570, i1 %p_Result_5039

]]></Node>
<StgValue><ssdm name="underflow_602"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1216 %select_ln346_731 = select i1 %overflow_602, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_731"/></StgValue>
</operation>

<operation id="1202" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1217 %or_ln346_602 = or i1 %overflow_602, i1 %underflow_602

]]></Node>
<StgValue><ssdm name="or_ln346_602"/></StgValue>
</operation>

<operation id="1203" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1218 %select_ln346_602 = select i1 %or_ln346_602, i16 %select_ln346_731, i16 %p_Val2_2396

]]></Node>
<StgValue><ssdm name="select_ln346_602"/></StgValue>
</operation>

<operation id="1204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1221 %p_Result_5043 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5043"/></StgValue>
</operation>

<operation id="1205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1222 %p_Val2_2398 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2397, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2398"/></StgValue>
</operation>

<operation id="1206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1223 %p_Result_4752 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4752"/></StgValue>
</operation>

<operation id="1207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1224 %p_Result_5044 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5044"/></StgValue>
</operation>

<operation id="1208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1225 %trunc_ln828_410 = trunc i33 %p_Val2_2397

]]></Node>
<StgValue><ssdm name="trunc_ln828_410"/></StgValue>
</operation>

<operation id="1209" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1226 %r_410 = icmp_ne  i15 %trunc_ln828_410, i15 0

]]></Node>
<StgValue><ssdm name="r_410"/></StgValue>
</operation>

<operation id="1210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1227 %p_Result_5045 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5045"/></StgValue>
</operation>

<operation id="1211" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1228 %or_ln374_410 = or i1 %p_Result_4752, i1 %r_410

]]></Node>
<StgValue><ssdm name="or_ln374_410"/></StgValue>
</operation>

<operation id="1212" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1229 %and_ln374_665 = and i1 %or_ln374_410, i1 %p_Result_5044

]]></Node>
<StgValue><ssdm name="and_ln374_665"/></StgValue>
</operation>

<operation id="1213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1230 %zext_ln377_665 = zext i1 %and_ln374_665

]]></Node>
<StgValue><ssdm name="zext_ln377_665"/></StgValue>
</operation>

<operation id="1214" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1231 %p_Val2_2399 = add i16 %p_Val2_2398, i16 %zext_ln377_665

]]></Node>
<StgValue><ssdm name="p_Val2_2399"/></StgValue>
</operation>

<operation id="1215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1232 %p_Result_5046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2399, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5046"/></StgValue>
</operation>

<operation id="1216" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1233 %xor_ln896_1019 = xor i1 %p_Result_5046, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1019"/></StgValue>
</operation>

<operation id="1217" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1234 %carry_827 = and i1 %p_Result_5045, i1 %xor_ln896_1019

]]></Node>
<StgValue><ssdm name="carry_827"/></StgValue>
</operation>

<operation id="1218" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1235 %Range1_all_zeros_664 = xor i1 %p_Result_5043, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_664"/></StgValue>
</operation>

<operation id="1219" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1236 %deleted_zeros_664 = select i1 %carry_827, i1 %p_Result_5043, i1 %Range1_all_zeros_664

]]></Node>
<StgValue><ssdm name="deleted_zeros_664"/></StgValue>
</operation>

<operation id="1220" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1237 %deleted_ones_411 = select i1 %carry_827, i1 %Range1_all_zeros_664, i1 %p_Result_5043

]]></Node>
<StgValue><ssdm name="deleted_ones_411"/></StgValue>
</operation>

<operation id="1221" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1238 %xor_ln891_284 = xor i1 %p_Result_5045, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_284"/></StgValue>
</operation>

<operation id="1222" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1239 %or_ln891_284 = or i1 %p_Result_5046, i1 %xor_ln891_284

]]></Node>
<StgValue><ssdm name="or_ln891_284"/></StgValue>
</operation>

<operation id="1223" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1240 %xor_ln895_732 = xor i1 %deleted_zeros_664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_732"/></StgValue>
</operation>

<operation id="1224" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1241 %or_ln895_603 = or i1 %p_Result_5046, i1 %xor_ln895_732

]]></Node>
<StgValue><ssdm name="or_ln895_603"/></StgValue>
</operation>

<operation id="1225" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1242 %overflow_603 = and i1 %or_ln895_603, i1 %Range1_all_zeros_664

]]></Node>
<StgValue><ssdm name="overflow_603"/></StgValue>
</operation>

<operation id="1226" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1243 %xor_ln896_1020 = xor i1 %deleted_ones_411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1020"/></StgValue>
</operation>

<operation id="1227" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1244 %or_ln896_603 = or i1 %xor_ln896_1019, i1 %xor_ln896_1020

]]></Node>
<StgValue><ssdm name="or_ln896_603"/></StgValue>
</operation>

<operation id="1228" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1245 %and_ln896_572 = and i1 %or_ln891_284, i1 %or_ln896_603

]]></Node>
<StgValue><ssdm name="and_ln896_572"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1246 %underflow_603 = and i1 %and_ln896_572, i1 %p_Result_5043

]]></Node>
<StgValue><ssdm name="underflow_603"/></StgValue>
</operation>

<operation id="1230" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1247 %select_ln346_732 = select i1 %overflow_603, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_732"/></StgValue>
</operation>

<operation id="1231" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1248 %or_ln346_603 = or i1 %overflow_603, i1 %underflow_603

]]></Node>
<StgValue><ssdm name="or_ln346_603"/></StgValue>
</operation>

<operation id="1232" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1249 %select_ln346_603 = select i1 %or_ln346_603, i16 %select_ln346_732, i16 %p_Val2_2399

]]></Node>
<StgValue><ssdm name="select_ln346_603"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:95 %h_newstate_33_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_33_read

]]></Node>
<StgValue><ssdm name="h_newstate_33_read_2"/></StgValue>
</operation>

<operation id="1234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:96 %h_newstate_32_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_32_read

]]></Node>
<StgValue><ssdm name="h_newstate_32_read_2"/></StgValue>
</operation>

<operation id="1235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:164 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299"/></StgValue>
</operation>

<operation id="1236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:165 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300"/></StgValue>
</operation>

<operation id="1237" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:228 %p_Val2_2400 = select i1 %reset_state_read, i33 %h_newstate_32_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299

]]></Node>
<StgValue><ssdm name="p_Val2_2400"/></StgValue>
</operation>

<operation id="1238" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:229 %p_Val2_2403 = select i1 %reset_state_read, i33 %h_newstate_33_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300

]]></Node>
<StgValue><ssdm name="p_Val2_2403"/></StgValue>
</operation>

<operation id="1239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1219 %qh_state_V_addr_93 = getelementptr i16 %qh_state_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_93"/></StgValue>
</operation>

<operation id="1240" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1220 %store_ln455 = store i16 %select_ln346_602, i6 %qh_state_V_addr_93

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1250 %qh_state_V_addr_94 = getelementptr i16 %qh_state_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_94"/></StgValue>
</operation>

<operation id="1242" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1251 %store_ln455 = store i16 %select_ln346_603, i6 %qh_state_V_addr_94

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1252 %p_Result_5047 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5047"/></StgValue>
</operation>

<operation id="1244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1253 %p_Val2_2401 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2400, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2401"/></StgValue>
</operation>

<operation id="1245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1254 %p_Result_4757 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4757"/></StgValue>
</operation>

<operation id="1246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1255 %p_Result_5048 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5048"/></StgValue>
</operation>

<operation id="1247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1256 %trunc_ln828_411 = trunc i33 %p_Val2_2400

]]></Node>
<StgValue><ssdm name="trunc_ln828_411"/></StgValue>
</operation>

<operation id="1248" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1257 %r_411 = icmp_ne  i15 %trunc_ln828_411, i15 0

]]></Node>
<StgValue><ssdm name="r_411"/></StgValue>
</operation>

<operation id="1249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1258 %p_Result_5049 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5049"/></StgValue>
</operation>

<operation id="1250" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1259 %or_ln374_411 = or i1 %p_Result_4757, i1 %r_411

]]></Node>
<StgValue><ssdm name="or_ln374_411"/></StgValue>
</operation>

<operation id="1251" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1260 %and_ln374_666 = and i1 %or_ln374_411, i1 %p_Result_5048

]]></Node>
<StgValue><ssdm name="and_ln374_666"/></StgValue>
</operation>

<operation id="1252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1261 %zext_ln377_666 = zext i1 %and_ln374_666

]]></Node>
<StgValue><ssdm name="zext_ln377_666"/></StgValue>
</operation>

<operation id="1253" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1262 %p_Val2_2402 = add i16 %p_Val2_2401, i16 %zext_ln377_666

]]></Node>
<StgValue><ssdm name="p_Val2_2402"/></StgValue>
</operation>

<operation id="1254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1263 %p_Result_5050 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2402, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5050"/></StgValue>
</operation>

<operation id="1255" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1264 %xor_ln896_1021 = xor i1 %p_Result_5050, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1021"/></StgValue>
</operation>

<operation id="1256" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1265 %carry_829 = and i1 %p_Result_5049, i1 %xor_ln896_1021

]]></Node>
<StgValue><ssdm name="carry_829"/></StgValue>
</operation>

<operation id="1257" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1266 %Range1_all_zeros_665 = xor i1 %p_Result_5047, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_665"/></StgValue>
</operation>

<operation id="1258" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1267 %deleted_zeros_665 = select i1 %carry_829, i1 %p_Result_5047, i1 %Range1_all_zeros_665

]]></Node>
<StgValue><ssdm name="deleted_zeros_665"/></StgValue>
</operation>

<operation id="1259" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1268 %deleted_ones_412 = select i1 %carry_829, i1 %Range1_all_zeros_665, i1 %p_Result_5047

]]></Node>
<StgValue><ssdm name="deleted_ones_412"/></StgValue>
</operation>

<operation id="1260" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1269 %xor_ln891_285 = xor i1 %p_Result_5049, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_285"/></StgValue>
</operation>

<operation id="1261" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1270 %or_ln891_285 = or i1 %p_Result_5050, i1 %xor_ln891_285

]]></Node>
<StgValue><ssdm name="or_ln891_285"/></StgValue>
</operation>

<operation id="1262" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1271 %xor_ln895_733 = xor i1 %deleted_zeros_665, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_733"/></StgValue>
</operation>

<operation id="1263" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1272 %or_ln895_604 = or i1 %p_Result_5050, i1 %xor_ln895_733

]]></Node>
<StgValue><ssdm name="or_ln895_604"/></StgValue>
</operation>

<operation id="1264" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1273 %overflow_604 = and i1 %or_ln895_604, i1 %Range1_all_zeros_665

]]></Node>
<StgValue><ssdm name="overflow_604"/></StgValue>
</operation>

<operation id="1265" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1274 %xor_ln896_1022 = xor i1 %deleted_ones_412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1022"/></StgValue>
</operation>

<operation id="1266" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1275 %or_ln896_604 = or i1 %xor_ln896_1021, i1 %xor_ln896_1022

]]></Node>
<StgValue><ssdm name="or_ln896_604"/></StgValue>
</operation>

<operation id="1267" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1276 %and_ln896_574 = and i1 %or_ln891_285, i1 %or_ln896_604

]]></Node>
<StgValue><ssdm name="and_ln896_574"/></StgValue>
</operation>

<operation id="1268" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1277 %underflow_604 = and i1 %and_ln896_574, i1 %p_Result_5047

]]></Node>
<StgValue><ssdm name="underflow_604"/></StgValue>
</operation>

<operation id="1269" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1278 %select_ln346_733 = select i1 %overflow_604, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_733"/></StgValue>
</operation>

<operation id="1270" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1279 %or_ln346_604 = or i1 %overflow_604, i1 %underflow_604

]]></Node>
<StgValue><ssdm name="or_ln346_604"/></StgValue>
</operation>

<operation id="1271" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1280 %select_ln346_604 = select i1 %or_ln346_604, i16 %select_ln346_733, i16 %p_Val2_2402

]]></Node>
<StgValue><ssdm name="select_ln346_604"/></StgValue>
</operation>

<operation id="1272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1283 %p_Result_5051 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5051"/></StgValue>
</operation>

<operation id="1273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1284 %p_Val2_2404 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2403, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2404"/></StgValue>
</operation>

<operation id="1274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1285 %p_Result_4762 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4762"/></StgValue>
</operation>

<operation id="1275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1286 %p_Result_5052 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5052"/></StgValue>
</operation>

<operation id="1276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1287 %trunc_ln828_412 = trunc i33 %p_Val2_2403

]]></Node>
<StgValue><ssdm name="trunc_ln828_412"/></StgValue>
</operation>

<operation id="1277" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1288 %r_412 = icmp_ne  i15 %trunc_ln828_412, i15 0

]]></Node>
<StgValue><ssdm name="r_412"/></StgValue>
</operation>

<operation id="1278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1289 %p_Result_5053 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5053"/></StgValue>
</operation>

<operation id="1279" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1290 %or_ln374_412 = or i1 %p_Result_4762, i1 %r_412

]]></Node>
<StgValue><ssdm name="or_ln374_412"/></StgValue>
</operation>

<operation id="1280" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1291 %and_ln374_667 = and i1 %or_ln374_412, i1 %p_Result_5052

]]></Node>
<StgValue><ssdm name="and_ln374_667"/></StgValue>
</operation>

<operation id="1281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1292 %zext_ln377_667 = zext i1 %and_ln374_667

]]></Node>
<StgValue><ssdm name="zext_ln377_667"/></StgValue>
</operation>

<operation id="1282" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1293 %p_Val2_2405 = add i16 %p_Val2_2404, i16 %zext_ln377_667

]]></Node>
<StgValue><ssdm name="p_Val2_2405"/></StgValue>
</operation>

<operation id="1283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1294 %p_Result_5054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2405, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5054"/></StgValue>
</operation>

<operation id="1284" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1295 %xor_ln896_1023 = xor i1 %p_Result_5054, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1023"/></StgValue>
</operation>

<operation id="1285" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1296 %carry_831 = and i1 %p_Result_5053, i1 %xor_ln896_1023

]]></Node>
<StgValue><ssdm name="carry_831"/></StgValue>
</operation>

<operation id="1286" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1297 %Range1_all_zeros_666 = xor i1 %p_Result_5051, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_666"/></StgValue>
</operation>

<operation id="1287" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1298 %deleted_zeros_666 = select i1 %carry_831, i1 %p_Result_5051, i1 %Range1_all_zeros_666

]]></Node>
<StgValue><ssdm name="deleted_zeros_666"/></StgValue>
</operation>

<operation id="1288" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1299 %deleted_ones_413 = select i1 %carry_831, i1 %Range1_all_zeros_666, i1 %p_Result_5051

]]></Node>
<StgValue><ssdm name="deleted_ones_413"/></StgValue>
</operation>

<operation id="1289" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1300 %xor_ln891_286 = xor i1 %p_Result_5053, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_286"/></StgValue>
</operation>

<operation id="1290" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1301 %or_ln891_286 = or i1 %p_Result_5054, i1 %xor_ln891_286

]]></Node>
<StgValue><ssdm name="or_ln891_286"/></StgValue>
</operation>

<operation id="1291" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1302 %xor_ln895_734 = xor i1 %deleted_zeros_666, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_734"/></StgValue>
</operation>

<operation id="1292" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1303 %or_ln895_605 = or i1 %p_Result_5054, i1 %xor_ln895_734

]]></Node>
<StgValue><ssdm name="or_ln895_605"/></StgValue>
</operation>

<operation id="1293" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1304 %overflow_605 = and i1 %or_ln895_605, i1 %Range1_all_zeros_666

]]></Node>
<StgValue><ssdm name="overflow_605"/></StgValue>
</operation>

<operation id="1294" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1305 %xor_ln896_1024 = xor i1 %deleted_ones_413, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1024"/></StgValue>
</operation>

<operation id="1295" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1306 %or_ln896_605 = or i1 %xor_ln896_1023, i1 %xor_ln896_1024

]]></Node>
<StgValue><ssdm name="or_ln896_605"/></StgValue>
</operation>

<operation id="1296" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1307 %and_ln896_576 = and i1 %or_ln891_286, i1 %or_ln896_605

]]></Node>
<StgValue><ssdm name="and_ln896_576"/></StgValue>
</operation>

<operation id="1297" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1308 %underflow_605 = and i1 %and_ln896_576, i1 %p_Result_5051

]]></Node>
<StgValue><ssdm name="underflow_605"/></StgValue>
</operation>

<operation id="1298" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1309 %select_ln346_734 = select i1 %overflow_605, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_734"/></StgValue>
</operation>

<operation id="1299" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1310 %or_ln346_605 = or i1 %overflow_605, i1 %underflow_605

]]></Node>
<StgValue><ssdm name="or_ln346_605"/></StgValue>
</operation>

<operation id="1300" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1311 %select_ln346_605 = select i1 %or_ln346_605, i16 %select_ln346_734, i16 %p_Val2_2405

]]></Node>
<StgValue><ssdm name="select_ln346_605"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:93 %h_newstate_35_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_35_read

]]></Node>
<StgValue><ssdm name="h_newstate_35_read_2"/></StgValue>
</operation>

<operation id="1302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:94 %h_newstate_3437_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3437_read

]]></Node>
<StgValue><ssdm name="h_newstate_3437_read_2"/></StgValue>
</operation>

<operation id="1303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:166 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301"/></StgValue>
</operation>

<operation id="1304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:167 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302"/></StgValue>
</operation>

<operation id="1305" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:230 %p_Val2_2406 = select i1 %reset_state_read, i33 %h_newstate_3437_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301

]]></Node>
<StgValue><ssdm name="p_Val2_2406"/></StgValue>
</operation>

<operation id="1306" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:231 %p_Val2_2409 = select i1 %reset_state_read, i33 %h_newstate_35_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302

]]></Node>
<StgValue><ssdm name="p_Val2_2409"/></StgValue>
</operation>

<operation id="1307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1281 %qh_state_V_addr_95 = getelementptr i16 %qh_state_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_95"/></StgValue>
</operation>

<operation id="1308" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1282 %store_ln455 = store i16 %select_ln346_604, i6 %qh_state_V_addr_95

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1312 %qh_state_V_addr_96 = getelementptr i16 %qh_state_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_96"/></StgValue>
</operation>

<operation id="1310" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1313 %store_ln455 = store i16 %select_ln346_605, i6 %qh_state_V_addr_96

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1314 %p_Result_5055 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5055"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1315 %p_Val2_2407 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2406, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2407"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1316 %p_Result_4767 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4767"/></StgValue>
</operation>

<operation id="1314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1317 %p_Result_5056 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5056"/></StgValue>
</operation>

<operation id="1315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1318 %trunc_ln828_413 = trunc i33 %p_Val2_2406

]]></Node>
<StgValue><ssdm name="trunc_ln828_413"/></StgValue>
</operation>

<operation id="1316" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1319 %r_413 = icmp_ne  i15 %trunc_ln828_413, i15 0

]]></Node>
<StgValue><ssdm name="r_413"/></StgValue>
</operation>

<operation id="1317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1320 %p_Result_5057 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5057"/></StgValue>
</operation>

<operation id="1318" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1321 %or_ln374_413 = or i1 %p_Result_4767, i1 %r_413

]]></Node>
<StgValue><ssdm name="or_ln374_413"/></StgValue>
</operation>

<operation id="1319" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1322 %and_ln374_668 = and i1 %or_ln374_413, i1 %p_Result_5056

]]></Node>
<StgValue><ssdm name="and_ln374_668"/></StgValue>
</operation>

<operation id="1320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1323 %zext_ln377_668 = zext i1 %and_ln374_668

]]></Node>
<StgValue><ssdm name="zext_ln377_668"/></StgValue>
</operation>

<operation id="1321" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1324 %p_Val2_2408 = add i16 %p_Val2_2407, i16 %zext_ln377_668

]]></Node>
<StgValue><ssdm name="p_Val2_2408"/></StgValue>
</operation>

<operation id="1322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1325 %p_Result_5058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2408, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5058"/></StgValue>
</operation>

<operation id="1323" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1326 %xor_ln896_1025 = xor i1 %p_Result_5058, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1025"/></StgValue>
</operation>

<operation id="1324" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1327 %carry_833 = and i1 %p_Result_5057, i1 %xor_ln896_1025

]]></Node>
<StgValue><ssdm name="carry_833"/></StgValue>
</operation>

<operation id="1325" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1328 %Range1_all_zeros_667 = xor i1 %p_Result_5055, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_667"/></StgValue>
</operation>

<operation id="1326" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1329 %deleted_zeros_667 = select i1 %carry_833, i1 %p_Result_5055, i1 %Range1_all_zeros_667

]]></Node>
<StgValue><ssdm name="deleted_zeros_667"/></StgValue>
</operation>

<operation id="1327" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1330 %deleted_ones_414 = select i1 %carry_833, i1 %Range1_all_zeros_667, i1 %p_Result_5055

]]></Node>
<StgValue><ssdm name="deleted_ones_414"/></StgValue>
</operation>

<operation id="1328" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1331 %xor_ln891_287 = xor i1 %p_Result_5057, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_287"/></StgValue>
</operation>

<operation id="1329" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1332 %or_ln891_287 = or i1 %p_Result_5058, i1 %xor_ln891_287

]]></Node>
<StgValue><ssdm name="or_ln891_287"/></StgValue>
</operation>

<operation id="1330" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1333 %xor_ln895_735 = xor i1 %deleted_zeros_667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_735"/></StgValue>
</operation>

<operation id="1331" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1334 %or_ln895_606 = or i1 %p_Result_5058, i1 %xor_ln895_735

]]></Node>
<StgValue><ssdm name="or_ln895_606"/></StgValue>
</operation>

<operation id="1332" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1335 %overflow_606 = and i1 %or_ln895_606, i1 %Range1_all_zeros_667

]]></Node>
<StgValue><ssdm name="overflow_606"/></StgValue>
</operation>

<operation id="1333" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1336 %xor_ln896_1026 = xor i1 %deleted_ones_414, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1026"/></StgValue>
</operation>

<operation id="1334" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1337 %or_ln896_606 = or i1 %xor_ln896_1025, i1 %xor_ln896_1026

]]></Node>
<StgValue><ssdm name="or_ln896_606"/></StgValue>
</operation>

<operation id="1335" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1338 %and_ln896_578 = and i1 %or_ln891_287, i1 %or_ln896_606

]]></Node>
<StgValue><ssdm name="and_ln896_578"/></StgValue>
</operation>

<operation id="1336" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1339 %underflow_606 = and i1 %and_ln896_578, i1 %p_Result_5055

]]></Node>
<StgValue><ssdm name="underflow_606"/></StgValue>
</operation>

<operation id="1337" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1340 %select_ln346_735 = select i1 %overflow_606, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_735"/></StgValue>
</operation>

<operation id="1338" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1341 %or_ln346_606 = or i1 %overflow_606, i1 %underflow_606

]]></Node>
<StgValue><ssdm name="or_ln346_606"/></StgValue>
</operation>

<operation id="1339" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1342 %select_ln346_606 = select i1 %or_ln346_606, i16 %select_ln346_735, i16 %p_Val2_2408

]]></Node>
<StgValue><ssdm name="select_ln346_606"/></StgValue>
</operation>

<operation id="1340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1345 %p_Result_5059 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5059"/></StgValue>
</operation>

<operation id="1341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1346 %p_Val2_2410 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2409, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2410"/></StgValue>
</operation>

<operation id="1342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1347 %p_Result_4772 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4772"/></StgValue>
</operation>

<operation id="1343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1348 %p_Result_5060 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5060"/></StgValue>
</operation>

<operation id="1344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1349 %trunc_ln828_414 = trunc i33 %p_Val2_2409

]]></Node>
<StgValue><ssdm name="trunc_ln828_414"/></StgValue>
</operation>

<operation id="1345" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1350 %r_414 = icmp_ne  i15 %trunc_ln828_414, i15 0

]]></Node>
<StgValue><ssdm name="r_414"/></StgValue>
</operation>

<operation id="1346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1351 %p_Result_5061 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5061"/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1352 %or_ln374_414 = or i1 %p_Result_4772, i1 %r_414

]]></Node>
<StgValue><ssdm name="or_ln374_414"/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1353 %and_ln374_669 = and i1 %or_ln374_414, i1 %p_Result_5060

]]></Node>
<StgValue><ssdm name="and_ln374_669"/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1354 %zext_ln377_669 = zext i1 %and_ln374_669

]]></Node>
<StgValue><ssdm name="zext_ln377_669"/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1355 %p_Val2_2411 = add i16 %p_Val2_2410, i16 %zext_ln377_669

]]></Node>
<StgValue><ssdm name="p_Val2_2411"/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1356 %p_Result_5062 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2411, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5062"/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1357 %xor_ln896_1027 = xor i1 %p_Result_5062, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1027"/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1358 %carry_835 = and i1 %p_Result_5061, i1 %xor_ln896_1027

]]></Node>
<StgValue><ssdm name="carry_835"/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1359 %Range1_all_zeros_668 = xor i1 %p_Result_5059, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_668"/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1360 %deleted_zeros_668 = select i1 %carry_835, i1 %p_Result_5059, i1 %Range1_all_zeros_668

]]></Node>
<StgValue><ssdm name="deleted_zeros_668"/></StgValue>
</operation>

<operation id="1356" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1361 %deleted_ones_415 = select i1 %carry_835, i1 %Range1_all_zeros_668, i1 %p_Result_5059

]]></Node>
<StgValue><ssdm name="deleted_ones_415"/></StgValue>
</operation>

<operation id="1357" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1362 %xor_ln891_288 = xor i1 %p_Result_5061, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_288"/></StgValue>
</operation>

<operation id="1358" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1363 %or_ln891_288 = or i1 %p_Result_5062, i1 %xor_ln891_288

]]></Node>
<StgValue><ssdm name="or_ln891_288"/></StgValue>
</operation>

<operation id="1359" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1364 %xor_ln895_736 = xor i1 %deleted_zeros_668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_736"/></StgValue>
</operation>

<operation id="1360" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1365 %or_ln895_607 = or i1 %p_Result_5062, i1 %xor_ln895_736

]]></Node>
<StgValue><ssdm name="or_ln895_607"/></StgValue>
</operation>

<operation id="1361" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1366 %overflow_607 = and i1 %or_ln895_607, i1 %Range1_all_zeros_668

]]></Node>
<StgValue><ssdm name="overflow_607"/></StgValue>
</operation>

<operation id="1362" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1367 %xor_ln896_1028 = xor i1 %deleted_ones_415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1028"/></StgValue>
</operation>

<operation id="1363" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1368 %or_ln896_607 = or i1 %xor_ln896_1027, i1 %xor_ln896_1028

]]></Node>
<StgValue><ssdm name="or_ln896_607"/></StgValue>
</operation>

<operation id="1364" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1369 %and_ln896_580 = and i1 %or_ln891_288, i1 %or_ln896_607

]]></Node>
<StgValue><ssdm name="and_ln896_580"/></StgValue>
</operation>

<operation id="1365" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1370 %underflow_607 = and i1 %and_ln896_580, i1 %p_Result_5059

]]></Node>
<StgValue><ssdm name="underflow_607"/></StgValue>
</operation>

<operation id="1366" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1371 %select_ln346_736 = select i1 %overflow_607, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_736"/></StgValue>
</operation>

<operation id="1367" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1372 %or_ln346_607 = or i1 %overflow_607, i1 %underflow_607

]]></Node>
<StgValue><ssdm name="or_ln346_607"/></StgValue>
</operation>

<operation id="1368" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1373 %select_ln346_607 = select i1 %or_ln346_607, i16 %select_ln346_736, i16 %p_Val2_2411

]]></Node>
<StgValue><ssdm name="select_ln346_607"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:91 %h_newstate_37_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_37_read

]]></Node>
<StgValue><ssdm name="h_newstate_37_read_2"/></StgValue>
</operation>

<operation id="1370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:92 %h_newstate_36_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_36_read

]]></Node>
<StgValue><ssdm name="h_newstate_36_read_2"/></StgValue>
</operation>

<operation id="1371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:168 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303"/></StgValue>
</operation>

<operation id="1372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:169 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304"/></StgValue>
</operation>

<operation id="1373" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:232 %p_Val2_2412 = select i1 %reset_state_read, i33 %h_newstate_36_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303

]]></Node>
<StgValue><ssdm name="p_Val2_2412"/></StgValue>
</operation>

<operation id="1374" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:233 %p_Val2_2415 = select i1 %reset_state_read, i33 %h_newstate_37_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304

]]></Node>
<StgValue><ssdm name="p_Val2_2415"/></StgValue>
</operation>

<operation id="1375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1343 %qh_state_V_addr_97 = getelementptr i16 %qh_state_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_97"/></StgValue>
</operation>

<operation id="1376" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1344 %store_ln455 = store i16 %select_ln346_606, i6 %qh_state_V_addr_97

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1374 %qh_state_V_addr_98 = getelementptr i16 %qh_state_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_98"/></StgValue>
</operation>

<operation id="1378" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1375 %store_ln455 = store i16 %select_ln346_607, i6 %qh_state_V_addr_98

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1376 %p_Result_5063 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5063"/></StgValue>
</operation>

<operation id="1380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1377 %p_Val2_2413 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2412, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2413"/></StgValue>
</operation>

<operation id="1381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1378 %p_Result_4777 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4777"/></StgValue>
</operation>

<operation id="1382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1379 %p_Result_5064 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5064"/></StgValue>
</operation>

<operation id="1383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1380 %trunc_ln828_415 = trunc i33 %p_Val2_2412

]]></Node>
<StgValue><ssdm name="trunc_ln828_415"/></StgValue>
</operation>

<operation id="1384" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1381 %r_415 = icmp_ne  i15 %trunc_ln828_415, i15 0

]]></Node>
<StgValue><ssdm name="r_415"/></StgValue>
</operation>

<operation id="1385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1382 %p_Result_5065 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5065"/></StgValue>
</operation>

<operation id="1386" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1383 %or_ln374_415 = or i1 %p_Result_4777, i1 %r_415

]]></Node>
<StgValue><ssdm name="or_ln374_415"/></StgValue>
</operation>

<operation id="1387" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1384 %and_ln374_670 = and i1 %or_ln374_415, i1 %p_Result_5064

]]></Node>
<StgValue><ssdm name="and_ln374_670"/></StgValue>
</operation>

<operation id="1388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1385 %zext_ln377_670 = zext i1 %and_ln374_670

]]></Node>
<StgValue><ssdm name="zext_ln377_670"/></StgValue>
</operation>

<operation id="1389" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1386 %p_Val2_2414 = add i16 %p_Val2_2413, i16 %zext_ln377_670

]]></Node>
<StgValue><ssdm name="p_Val2_2414"/></StgValue>
</operation>

<operation id="1390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1387 %p_Result_5066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2414, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5066"/></StgValue>
</operation>

<operation id="1391" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1388 %xor_ln896_1029 = xor i1 %p_Result_5066, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1029"/></StgValue>
</operation>

<operation id="1392" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1389 %carry_837 = and i1 %p_Result_5065, i1 %xor_ln896_1029

]]></Node>
<StgValue><ssdm name="carry_837"/></StgValue>
</operation>

<operation id="1393" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1390 %Range1_all_zeros_669 = xor i1 %p_Result_5063, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_669"/></StgValue>
</operation>

<operation id="1394" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1391 %deleted_zeros_669 = select i1 %carry_837, i1 %p_Result_5063, i1 %Range1_all_zeros_669

]]></Node>
<StgValue><ssdm name="deleted_zeros_669"/></StgValue>
</operation>

<operation id="1395" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1392 %deleted_ones_416 = select i1 %carry_837, i1 %Range1_all_zeros_669, i1 %p_Result_5063

]]></Node>
<StgValue><ssdm name="deleted_ones_416"/></StgValue>
</operation>

<operation id="1396" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1393 %xor_ln891_289 = xor i1 %p_Result_5065, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_289"/></StgValue>
</operation>

<operation id="1397" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1394 %or_ln891_289 = or i1 %p_Result_5066, i1 %xor_ln891_289

]]></Node>
<StgValue><ssdm name="or_ln891_289"/></StgValue>
</operation>

<operation id="1398" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1395 %xor_ln895_737 = xor i1 %deleted_zeros_669, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_737"/></StgValue>
</operation>

<operation id="1399" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1396 %or_ln895_608 = or i1 %p_Result_5066, i1 %xor_ln895_737

]]></Node>
<StgValue><ssdm name="or_ln895_608"/></StgValue>
</operation>

<operation id="1400" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1397 %overflow_608 = and i1 %or_ln895_608, i1 %Range1_all_zeros_669

]]></Node>
<StgValue><ssdm name="overflow_608"/></StgValue>
</operation>

<operation id="1401" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1398 %xor_ln896_1030 = xor i1 %deleted_ones_416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1030"/></StgValue>
</operation>

<operation id="1402" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1399 %or_ln896_608 = or i1 %xor_ln896_1029, i1 %xor_ln896_1030

]]></Node>
<StgValue><ssdm name="or_ln896_608"/></StgValue>
</operation>

<operation id="1403" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1400 %and_ln896_582 = and i1 %or_ln891_289, i1 %or_ln896_608

]]></Node>
<StgValue><ssdm name="and_ln896_582"/></StgValue>
</operation>

<operation id="1404" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1401 %underflow_608 = and i1 %and_ln896_582, i1 %p_Result_5063

]]></Node>
<StgValue><ssdm name="underflow_608"/></StgValue>
</operation>

<operation id="1405" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1402 %select_ln346_737 = select i1 %overflow_608, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_737"/></StgValue>
</operation>

<operation id="1406" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1403 %or_ln346_608 = or i1 %overflow_608, i1 %underflow_608

]]></Node>
<StgValue><ssdm name="or_ln346_608"/></StgValue>
</operation>

<operation id="1407" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1404 %select_ln346_608 = select i1 %or_ln346_608, i16 %select_ln346_737, i16 %p_Val2_2414

]]></Node>
<StgValue><ssdm name="select_ln346_608"/></StgValue>
</operation>

<operation id="1408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1407 %p_Result_5067 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5067"/></StgValue>
</operation>

<operation id="1409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1408 %p_Val2_2416 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2415, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2416"/></StgValue>
</operation>

<operation id="1410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1409 %p_Result_4782 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4782"/></StgValue>
</operation>

<operation id="1411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1410 %p_Result_5068 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5068"/></StgValue>
</operation>

<operation id="1412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1411 %trunc_ln828_416 = trunc i33 %p_Val2_2415

]]></Node>
<StgValue><ssdm name="trunc_ln828_416"/></StgValue>
</operation>

<operation id="1413" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1412 %r_416 = icmp_ne  i15 %trunc_ln828_416, i15 0

]]></Node>
<StgValue><ssdm name="r_416"/></StgValue>
</operation>

<operation id="1414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1413 %p_Result_5069 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5069"/></StgValue>
</operation>

<operation id="1415" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1414 %or_ln374_416 = or i1 %p_Result_4782, i1 %r_416

]]></Node>
<StgValue><ssdm name="or_ln374_416"/></StgValue>
</operation>

<operation id="1416" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1415 %and_ln374_671 = and i1 %or_ln374_416, i1 %p_Result_5068

]]></Node>
<StgValue><ssdm name="and_ln374_671"/></StgValue>
</operation>

<operation id="1417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1416 %zext_ln377_671 = zext i1 %and_ln374_671

]]></Node>
<StgValue><ssdm name="zext_ln377_671"/></StgValue>
</operation>

<operation id="1418" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1417 %p_Val2_2417 = add i16 %p_Val2_2416, i16 %zext_ln377_671

]]></Node>
<StgValue><ssdm name="p_Val2_2417"/></StgValue>
</operation>

<operation id="1419" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1418 %p_Result_5070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2417, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5070"/></StgValue>
</operation>

<operation id="1420" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1419 %xor_ln896_1031 = xor i1 %p_Result_5070, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1031"/></StgValue>
</operation>

<operation id="1421" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1420 %carry_839 = and i1 %p_Result_5069, i1 %xor_ln896_1031

]]></Node>
<StgValue><ssdm name="carry_839"/></StgValue>
</operation>

<operation id="1422" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1421 %Range1_all_zeros_670 = xor i1 %p_Result_5067, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_670"/></StgValue>
</operation>

<operation id="1423" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1422 %deleted_zeros_670 = select i1 %carry_839, i1 %p_Result_5067, i1 %Range1_all_zeros_670

]]></Node>
<StgValue><ssdm name="deleted_zeros_670"/></StgValue>
</operation>

<operation id="1424" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1423 %deleted_ones_417 = select i1 %carry_839, i1 %Range1_all_zeros_670, i1 %p_Result_5067

]]></Node>
<StgValue><ssdm name="deleted_ones_417"/></StgValue>
</operation>

<operation id="1425" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1424 %xor_ln891_290 = xor i1 %p_Result_5069, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_290"/></StgValue>
</operation>

<operation id="1426" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1425 %or_ln891_290 = or i1 %p_Result_5070, i1 %xor_ln891_290

]]></Node>
<StgValue><ssdm name="or_ln891_290"/></StgValue>
</operation>

<operation id="1427" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1426 %xor_ln895_738 = xor i1 %deleted_zeros_670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_738"/></StgValue>
</operation>

<operation id="1428" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1427 %or_ln895_609 = or i1 %p_Result_5070, i1 %xor_ln895_738

]]></Node>
<StgValue><ssdm name="or_ln895_609"/></StgValue>
</operation>

<operation id="1429" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1428 %overflow_609 = and i1 %or_ln895_609, i1 %Range1_all_zeros_670

]]></Node>
<StgValue><ssdm name="overflow_609"/></StgValue>
</operation>

<operation id="1430" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1429 %xor_ln896_1032 = xor i1 %deleted_ones_417, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1032"/></StgValue>
</operation>

<operation id="1431" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1430 %or_ln896_609 = or i1 %xor_ln896_1031, i1 %xor_ln896_1032

]]></Node>
<StgValue><ssdm name="or_ln896_609"/></StgValue>
</operation>

<operation id="1432" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1431 %and_ln896_584 = and i1 %or_ln891_290, i1 %or_ln896_609

]]></Node>
<StgValue><ssdm name="and_ln896_584"/></StgValue>
</operation>

<operation id="1433" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1432 %underflow_609 = and i1 %and_ln896_584, i1 %p_Result_5067

]]></Node>
<StgValue><ssdm name="underflow_609"/></StgValue>
</operation>

<operation id="1434" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1433 %select_ln346_738 = select i1 %overflow_609, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_738"/></StgValue>
</operation>

<operation id="1435" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1434 %or_ln346_609 = or i1 %overflow_609, i1 %underflow_609

]]></Node>
<StgValue><ssdm name="or_ln346_609"/></StgValue>
</operation>

<operation id="1436" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1435 %select_ln346_609 = select i1 %or_ln346_609, i16 %select_ln346_738, i16 %p_Val2_2417

]]></Node>
<StgValue><ssdm name="select_ln346_609"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:89 %h_newstate_39_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_39_read

]]></Node>
<StgValue><ssdm name="h_newstate_39_read_2"/></StgValue>
</operation>

<operation id="1438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:90 %h_newstate_38_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_38_read

]]></Node>
<StgValue><ssdm name="h_newstate_38_read_2"/></StgValue>
</operation>

<operation id="1439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:170 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305"/></StgValue>
</operation>

<operation id="1440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:171 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306"/></StgValue>
</operation>

<operation id="1441" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:234 %p_Val2_2418 = select i1 %reset_state_read, i33 %h_newstate_38_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305

]]></Node>
<StgValue><ssdm name="p_Val2_2418"/></StgValue>
</operation>

<operation id="1442" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:235 %p_Val2_2421 = select i1 %reset_state_read, i33 %h_newstate_39_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306

]]></Node>
<StgValue><ssdm name="p_Val2_2421"/></StgValue>
</operation>

<operation id="1443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1405 %qh_state_V_addr_99 = getelementptr i16 %qh_state_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_99"/></StgValue>
</operation>

<operation id="1444" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1406 %store_ln455 = store i16 %select_ln346_608, i6 %qh_state_V_addr_99

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1436 %qh_state_V_addr_100 = getelementptr i16 %qh_state_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_100"/></StgValue>
</operation>

<operation id="1446" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1437 %store_ln455 = store i16 %select_ln346_609, i6 %qh_state_V_addr_100

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1438 %p_Result_5071 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5071"/></StgValue>
</operation>

<operation id="1448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1439 %p_Val2_2419 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2418, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2419"/></StgValue>
</operation>

<operation id="1449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1440 %p_Result_4787 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4787"/></StgValue>
</operation>

<operation id="1450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1441 %p_Result_5072 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5072"/></StgValue>
</operation>

<operation id="1451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1442 %trunc_ln828_417 = trunc i33 %p_Val2_2418

]]></Node>
<StgValue><ssdm name="trunc_ln828_417"/></StgValue>
</operation>

<operation id="1452" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1443 %r_417 = icmp_ne  i15 %trunc_ln828_417, i15 0

]]></Node>
<StgValue><ssdm name="r_417"/></StgValue>
</operation>

<operation id="1453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1444 %p_Result_5073 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5073"/></StgValue>
</operation>

<operation id="1454" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1445 %or_ln374_417 = or i1 %p_Result_4787, i1 %r_417

]]></Node>
<StgValue><ssdm name="or_ln374_417"/></StgValue>
</operation>

<operation id="1455" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1446 %and_ln374_672 = and i1 %or_ln374_417, i1 %p_Result_5072

]]></Node>
<StgValue><ssdm name="and_ln374_672"/></StgValue>
</operation>

<operation id="1456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1447 %zext_ln377_672 = zext i1 %and_ln374_672

]]></Node>
<StgValue><ssdm name="zext_ln377_672"/></StgValue>
</operation>

<operation id="1457" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1448 %p_Val2_2420 = add i16 %p_Val2_2419, i16 %zext_ln377_672

]]></Node>
<StgValue><ssdm name="p_Val2_2420"/></StgValue>
</operation>

<operation id="1458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1449 %p_Result_5074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2420, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5074"/></StgValue>
</operation>

<operation id="1459" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1450 %xor_ln896_1033 = xor i1 %p_Result_5074, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1033"/></StgValue>
</operation>

<operation id="1460" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1451 %carry_841 = and i1 %p_Result_5073, i1 %xor_ln896_1033

]]></Node>
<StgValue><ssdm name="carry_841"/></StgValue>
</operation>

<operation id="1461" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1452 %Range1_all_zeros_671 = xor i1 %p_Result_5071, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_671"/></StgValue>
</operation>

<operation id="1462" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1453 %deleted_zeros_671 = select i1 %carry_841, i1 %p_Result_5071, i1 %Range1_all_zeros_671

]]></Node>
<StgValue><ssdm name="deleted_zeros_671"/></StgValue>
</operation>

<operation id="1463" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1454 %deleted_ones_418 = select i1 %carry_841, i1 %Range1_all_zeros_671, i1 %p_Result_5071

]]></Node>
<StgValue><ssdm name="deleted_ones_418"/></StgValue>
</operation>

<operation id="1464" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1455 %xor_ln891_291 = xor i1 %p_Result_5073, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_291"/></StgValue>
</operation>

<operation id="1465" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1456 %or_ln891_291 = or i1 %p_Result_5074, i1 %xor_ln891_291

]]></Node>
<StgValue><ssdm name="or_ln891_291"/></StgValue>
</operation>

<operation id="1466" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1457 %xor_ln895_739 = xor i1 %deleted_zeros_671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_739"/></StgValue>
</operation>

<operation id="1467" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1458 %or_ln895_610 = or i1 %p_Result_5074, i1 %xor_ln895_739

]]></Node>
<StgValue><ssdm name="or_ln895_610"/></StgValue>
</operation>

<operation id="1468" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1459 %overflow_610 = and i1 %or_ln895_610, i1 %Range1_all_zeros_671

]]></Node>
<StgValue><ssdm name="overflow_610"/></StgValue>
</operation>

<operation id="1469" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1460 %xor_ln896_1034 = xor i1 %deleted_ones_418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1034"/></StgValue>
</operation>

<operation id="1470" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1461 %or_ln896_610 = or i1 %xor_ln896_1033, i1 %xor_ln896_1034

]]></Node>
<StgValue><ssdm name="or_ln896_610"/></StgValue>
</operation>

<operation id="1471" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1462 %and_ln896_586 = and i1 %or_ln891_291, i1 %or_ln896_610

]]></Node>
<StgValue><ssdm name="and_ln896_586"/></StgValue>
</operation>

<operation id="1472" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1463 %underflow_610 = and i1 %and_ln896_586, i1 %p_Result_5071

]]></Node>
<StgValue><ssdm name="underflow_610"/></StgValue>
</operation>

<operation id="1473" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1464 %select_ln346_739 = select i1 %overflow_610, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_739"/></StgValue>
</operation>

<operation id="1474" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1465 %or_ln346_610 = or i1 %overflow_610, i1 %underflow_610

]]></Node>
<StgValue><ssdm name="or_ln346_610"/></StgValue>
</operation>

<operation id="1475" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1466 %select_ln346_610 = select i1 %or_ln346_610, i16 %select_ln346_739, i16 %p_Val2_2420

]]></Node>
<StgValue><ssdm name="select_ln346_610"/></StgValue>
</operation>

<operation id="1476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1469 %p_Result_5075 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5075"/></StgValue>
</operation>

<operation id="1477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1470 %p_Val2_2422 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2421, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2422"/></StgValue>
</operation>

<operation id="1478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1471 %p_Result_4792 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4792"/></StgValue>
</operation>

<operation id="1479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1472 %p_Result_5076 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5076"/></StgValue>
</operation>

<operation id="1480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1473 %trunc_ln828_418 = trunc i33 %p_Val2_2421

]]></Node>
<StgValue><ssdm name="trunc_ln828_418"/></StgValue>
</operation>

<operation id="1481" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1474 %r_418 = icmp_ne  i15 %trunc_ln828_418, i15 0

]]></Node>
<StgValue><ssdm name="r_418"/></StgValue>
</operation>

<operation id="1482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1475 %p_Result_5077 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5077"/></StgValue>
</operation>

<operation id="1483" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1476 %or_ln374_418 = or i1 %p_Result_4792, i1 %r_418

]]></Node>
<StgValue><ssdm name="or_ln374_418"/></StgValue>
</operation>

<operation id="1484" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1477 %and_ln374_673 = and i1 %or_ln374_418, i1 %p_Result_5076

]]></Node>
<StgValue><ssdm name="and_ln374_673"/></StgValue>
</operation>

<operation id="1485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1478 %zext_ln377_673 = zext i1 %and_ln374_673

]]></Node>
<StgValue><ssdm name="zext_ln377_673"/></StgValue>
</operation>

<operation id="1486" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1479 %p_Val2_2423 = add i16 %p_Val2_2422, i16 %zext_ln377_673

]]></Node>
<StgValue><ssdm name="p_Val2_2423"/></StgValue>
</operation>

<operation id="1487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1480 %p_Result_5078 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2423, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5078"/></StgValue>
</operation>

<operation id="1488" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1481 %xor_ln896_1035 = xor i1 %p_Result_5078, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1035"/></StgValue>
</operation>

<operation id="1489" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1482 %carry_843 = and i1 %p_Result_5077, i1 %xor_ln896_1035

]]></Node>
<StgValue><ssdm name="carry_843"/></StgValue>
</operation>

<operation id="1490" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1483 %Range1_all_zeros_672 = xor i1 %p_Result_5075, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_672"/></StgValue>
</operation>

<operation id="1491" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1484 %deleted_zeros_672 = select i1 %carry_843, i1 %p_Result_5075, i1 %Range1_all_zeros_672

]]></Node>
<StgValue><ssdm name="deleted_zeros_672"/></StgValue>
</operation>

<operation id="1492" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1485 %deleted_ones_419 = select i1 %carry_843, i1 %Range1_all_zeros_672, i1 %p_Result_5075

]]></Node>
<StgValue><ssdm name="deleted_ones_419"/></StgValue>
</operation>

<operation id="1493" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1486 %xor_ln891_292 = xor i1 %p_Result_5077, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_292"/></StgValue>
</operation>

<operation id="1494" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1487 %or_ln891_292 = or i1 %p_Result_5078, i1 %xor_ln891_292

]]></Node>
<StgValue><ssdm name="or_ln891_292"/></StgValue>
</operation>

<operation id="1495" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1488 %xor_ln895_740 = xor i1 %deleted_zeros_672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_740"/></StgValue>
</operation>

<operation id="1496" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1489 %or_ln895_611 = or i1 %p_Result_5078, i1 %xor_ln895_740

]]></Node>
<StgValue><ssdm name="or_ln895_611"/></StgValue>
</operation>

<operation id="1497" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1490 %overflow_611 = and i1 %or_ln895_611, i1 %Range1_all_zeros_672

]]></Node>
<StgValue><ssdm name="overflow_611"/></StgValue>
</operation>

<operation id="1498" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1491 %xor_ln896_1036 = xor i1 %deleted_ones_419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1036"/></StgValue>
</operation>

<operation id="1499" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1492 %or_ln896_611 = or i1 %xor_ln896_1035, i1 %xor_ln896_1036

]]></Node>
<StgValue><ssdm name="or_ln896_611"/></StgValue>
</operation>

<operation id="1500" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1493 %and_ln896_588 = and i1 %or_ln891_292, i1 %or_ln896_611

]]></Node>
<StgValue><ssdm name="and_ln896_588"/></StgValue>
</operation>

<operation id="1501" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1494 %underflow_611 = and i1 %and_ln896_588, i1 %p_Result_5075

]]></Node>
<StgValue><ssdm name="underflow_611"/></StgValue>
</operation>

<operation id="1502" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1495 %select_ln346_740 = select i1 %overflow_611, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_740"/></StgValue>
</operation>

<operation id="1503" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1496 %or_ln346_611 = or i1 %overflow_611, i1 %underflow_611

]]></Node>
<StgValue><ssdm name="or_ln346_611"/></StgValue>
</operation>

<operation id="1504" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1497 %select_ln346_611 = select i1 %or_ln346_611, i16 %select_ln346_740, i16 %p_Val2_2423

]]></Node>
<StgValue><ssdm name="select_ln346_611"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:87 %h_newstate_41_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_41_read

]]></Node>
<StgValue><ssdm name="h_newstate_41_read_2"/></StgValue>
</operation>

<operation id="1506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:88 %h_newstate_40_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_40_read

]]></Node>
<StgValue><ssdm name="h_newstate_40_read_2"/></StgValue>
</operation>

<operation id="1507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:172 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307"/></StgValue>
</operation>

<operation id="1508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:173 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308"/></StgValue>
</operation>

<operation id="1509" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:236 %p_Val2_2424 = select i1 %reset_state_read, i33 %h_newstate_40_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307

]]></Node>
<StgValue><ssdm name="p_Val2_2424"/></StgValue>
</operation>

<operation id="1510" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:237 %p_Val2_2427 = select i1 %reset_state_read, i33 %h_newstate_41_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308

]]></Node>
<StgValue><ssdm name="p_Val2_2427"/></StgValue>
</operation>

<operation id="1511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1467 %qh_state_V_addr_101 = getelementptr i16 %qh_state_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_101"/></StgValue>
</operation>

<operation id="1512" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1468 %store_ln455 = store i16 %select_ln346_610, i6 %qh_state_V_addr_101

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1513" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1498 %qh_state_V_addr_102 = getelementptr i16 %qh_state_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_102"/></StgValue>
</operation>

<operation id="1514" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1499 %store_ln455 = store i16 %select_ln346_611, i6 %qh_state_V_addr_102

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1500 %p_Result_5079 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5079"/></StgValue>
</operation>

<operation id="1516" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1501 %p_Val2_2425 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2424, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2425"/></StgValue>
</operation>

<operation id="1517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1502 %p_Result_4797 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4797"/></StgValue>
</operation>

<operation id="1518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1503 %p_Result_5080 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5080"/></StgValue>
</operation>

<operation id="1519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1504 %trunc_ln828_419 = trunc i33 %p_Val2_2424

]]></Node>
<StgValue><ssdm name="trunc_ln828_419"/></StgValue>
</operation>

<operation id="1520" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1505 %r_419 = icmp_ne  i15 %trunc_ln828_419, i15 0

]]></Node>
<StgValue><ssdm name="r_419"/></StgValue>
</operation>

<operation id="1521" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1506 %p_Result_5081 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5081"/></StgValue>
</operation>

<operation id="1522" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1507 %or_ln374_419 = or i1 %p_Result_4797, i1 %r_419

]]></Node>
<StgValue><ssdm name="or_ln374_419"/></StgValue>
</operation>

<operation id="1523" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1508 %and_ln374_674 = and i1 %or_ln374_419, i1 %p_Result_5080

]]></Node>
<StgValue><ssdm name="and_ln374_674"/></StgValue>
</operation>

<operation id="1524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1509 %zext_ln377_674 = zext i1 %and_ln374_674

]]></Node>
<StgValue><ssdm name="zext_ln377_674"/></StgValue>
</operation>

<operation id="1525" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1510 %p_Val2_2426 = add i16 %p_Val2_2425, i16 %zext_ln377_674

]]></Node>
<StgValue><ssdm name="p_Val2_2426"/></StgValue>
</operation>

<operation id="1526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1511 %p_Result_5082 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2426, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5082"/></StgValue>
</operation>

<operation id="1527" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1512 %xor_ln896_1037 = xor i1 %p_Result_5082, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1037"/></StgValue>
</operation>

<operation id="1528" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1513 %carry_845 = and i1 %p_Result_5081, i1 %xor_ln896_1037

]]></Node>
<StgValue><ssdm name="carry_845"/></StgValue>
</operation>

<operation id="1529" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1514 %Range1_all_zeros_673 = xor i1 %p_Result_5079, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_673"/></StgValue>
</operation>

<operation id="1530" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1515 %deleted_zeros_673 = select i1 %carry_845, i1 %p_Result_5079, i1 %Range1_all_zeros_673

]]></Node>
<StgValue><ssdm name="deleted_zeros_673"/></StgValue>
</operation>

<operation id="1531" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1516 %deleted_ones_420 = select i1 %carry_845, i1 %Range1_all_zeros_673, i1 %p_Result_5079

]]></Node>
<StgValue><ssdm name="deleted_ones_420"/></StgValue>
</operation>

<operation id="1532" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1517 %xor_ln891_293 = xor i1 %p_Result_5081, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_293"/></StgValue>
</operation>

<operation id="1533" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1518 %or_ln891_293 = or i1 %p_Result_5082, i1 %xor_ln891_293

]]></Node>
<StgValue><ssdm name="or_ln891_293"/></StgValue>
</operation>

<operation id="1534" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1519 %xor_ln895_741 = xor i1 %deleted_zeros_673, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_741"/></StgValue>
</operation>

<operation id="1535" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1520 %or_ln895_612 = or i1 %p_Result_5082, i1 %xor_ln895_741

]]></Node>
<StgValue><ssdm name="or_ln895_612"/></StgValue>
</operation>

<operation id="1536" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1521 %overflow_612 = and i1 %or_ln895_612, i1 %Range1_all_zeros_673

]]></Node>
<StgValue><ssdm name="overflow_612"/></StgValue>
</operation>

<operation id="1537" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1522 %xor_ln896_1038 = xor i1 %deleted_ones_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1038"/></StgValue>
</operation>

<operation id="1538" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1523 %or_ln896_612 = or i1 %xor_ln896_1037, i1 %xor_ln896_1038

]]></Node>
<StgValue><ssdm name="or_ln896_612"/></StgValue>
</operation>

<operation id="1539" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1524 %and_ln896_590 = and i1 %or_ln891_293, i1 %or_ln896_612

]]></Node>
<StgValue><ssdm name="and_ln896_590"/></StgValue>
</operation>

<operation id="1540" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1525 %underflow_612 = and i1 %and_ln896_590, i1 %p_Result_5079

]]></Node>
<StgValue><ssdm name="underflow_612"/></StgValue>
</operation>

<operation id="1541" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1526 %select_ln346_741 = select i1 %overflow_612, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_741"/></StgValue>
</operation>

<operation id="1542" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1527 %or_ln346_612 = or i1 %overflow_612, i1 %underflow_612

]]></Node>
<StgValue><ssdm name="or_ln346_612"/></StgValue>
</operation>

<operation id="1543" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1528 %select_ln346_612 = select i1 %or_ln346_612, i16 %select_ln346_741, i16 %p_Val2_2426

]]></Node>
<StgValue><ssdm name="select_ln346_612"/></StgValue>
</operation>

<operation id="1544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1531 %p_Result_5083 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5083"/></StgValue>
</operation>

<operation id="1545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1532 %p_Val2_2428 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2427, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2428"/></StgValue>
</operation>

<operation id="1546" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1533 %p_Result_4802 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4802"/></StgValue>
</operation>

<operation id="1547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1534 %p_Result_5084 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5084"/></StgValue>
</operation>

<operation id="1548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1535 %trunc_ln828_420 = trunc i33 %p_Val2_2427

]]></Node>
<StgValue><ssdm name="trunc_ln828_420"/></StgValue>
</operation>

<operation id="1549" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1536 %r_420 = icmp_ne  i15 %trunc_ln828_420, i15 0

]]></Node>
<StgValue><ssdm name="r_420"/></StgValue>
</operation>

<operation id="1550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1537 %p_Result_5085 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5085"/></StgValue>
</operation>

<operation id="1551" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1538 %or_ln374_420 = or i1 %p_Result_4802, i1 %r_420

]]></Node>
<StgValue><ssdm name="or_ln374_420"/></StgValue>
</operation>

<operation id="1552" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1539 %and_ln374_675 = and i1 %or_ln374_420, i1 %p_Result_5084

]]></Node>
<StgValue><ssdm name="and_ln374_675"/></StgValue>
</operation>

<operation id="1553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1540 %zext_ln377_675 = zext i1 %and_ln374_675

]]></Node>
<StgValue><ssdm name="zext_ln377_675"/></StgValue>
</operation>

<operation id="1554" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1541 %p_Val2_2429 = add i16 %p_Val2_2428, i16 %zext_ln377_675

]]></Node>
<StgValue><ssdm name="p_Val2_2429"/></StgValue>
</operation>

<operation id="1555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1542 %p_Result_5086 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2429, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5086"/></StgValue>
</operation>

<operation id="1556" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1543 %xor_ln896_1039 = xor i1 %p_Result_5086, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1039"/></StgValue>
</operation>

<operation id="1557" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1544 %carry_847 = and i1 %p_Result_5085, i1 %xor_ln896_1039

]]></Node>
<StgValue><ssdm name="carry_847"/></StgValue>
</operation>

<operation id="1558" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1545 %Range1_all_zeros_674 = xor i1 %p_Result_5083, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_674"/></StgValue>
</operation>

<operation id="1559" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1546 %deleted_zeros_674 = select i1 %carry_847, i1 %p_Result_5083, i1 %Range1_all_zeros_674

]]></Node>
<StgValue><ssdm name="deleted_zeros_674"/></StgValue>
</operation>

<operation id="1560" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1547 %deleted_ones_421 = select i1 %carry_847, i1 %Range1_all_zeros_674, i1 %p_Result_5083

]]></Node>
<StgValue><ssdm name="deleted_ones_421"/></StgValue>
</operation>

<operation id="1561" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1548 %xor_ln891_294 = xor i1 %p_Result_5085, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_294"/></StgValue>
</operation>

<operation id="1562" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1549 %or_ln891_294 = or i1 %p_Result_5086, i1 %xor_ln891_294

]]></Node>
<StgValue><ssdm name="or_ln891_294"/></StgValue>
</operation>

<operation id="1563" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1550 %xor_ln895_742 = xor i1 %deleted_zeros_674, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_742"/></StgValue>
</operation>

<operation id="1564" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1551 %or_ln895_613 = or i1 %p_Result_5086, i1 %xor_ln895_742

]]></Node>
<StgValue><ssdm name="or_ln895_613"/></StgValue>
</operation>

<operation id="1565" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1552 %overflow_613 = and i1 %or_ln895_613, i1 %Range1_all_zeros_674

]]></Node>
<StgValue><ssdm name="overflow_613"/></StgValue>
</operation>

<operation id="1566" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1553 %xor_ln896_1040 = xor i1 %deleted_ones_421, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1040"/></StgValue>
</operation>

<operation id="1567" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1554 %or_ln896_613 = or i1 %xor_ln896_1039, i1 %xor_ln896_1040

]]></Node>
<StgValue><ssdm name="or_ln896_613"/></StgValue>
</operation>

<operation id="1568" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1555 %and_ln896_592 = and i1 %or_ln891_294, i1 %or_ln896_613

]]></Node>
<StgValue><ssdm name="and_ln896_592"/></StgValue>
</operation>

<operation id="1569" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1556 %underflow_613 = and i1 %and_ln896_592, i1 %p_Result_5083

]]></Node>
<StgValue><ssdm name="underflow_613"/></StgValue>
</operation>

<operation id="1570" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1557 %select_ln346_742 = select i1 %overflow_613, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_742"/></StgValue>
</operation>

<operation id="1571" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1558 %or_ln346_613 = or i1 %overflow_613, i1 %underflow_613

]]></Node>
<StgValue><ssdm name="or_ln346_613"/></StgValue>
</operation>

<operation id="1572" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1559 %select_ln346_613 = select i1 %or_ln346_613, i16 %select_ln346_742, i16 %p_Val2_2429

]]></Node>
<StgValue><ssdm name="select_ln346_613"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:85 %h_newstate_43_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_43_read

]]></Node>
<StgValue><ssdm name="h_newstate_43_read_2"/></StgValue>
</operation>

<operation id="1574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:86 %h_newstate_42_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_42_read

]]></Node>
<StgValue><ssdm name="h_newstate_42_read_2"/></StgValue>
</operation>

<operation id="1575" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:174 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309"/></StgValue>
</operation>

<operation id="1576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:175 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310"/></StgValue>
</operation>

<operation id="1577" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:238 %p_Val2_2430 = select i1 %reset_state_read, i33 %h_newstate_42_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309

]]></Node>
<StgValue><ssdm name="p_Val2_2430"/></StgValue>
</operation>

<operation id="1578" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:239 %p_Val2_2433 = select i1 %reset_state_read, i33 %h_newstate_43_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310

]]></Node>
<StgValue><ssdm name="p_Val2_2433"/></StgValue>
</operation>

<operation id="1579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1529 %qh_state_V_addr_103 = getelementptr i16 %qh_state_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_103"/></StgValue>
</operation>

<operation id="1580" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1530 %store_ln455 = store i16 %select_ln346_612, i6 %qh_state_V_addr_103

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1560 %qh_state_V_addr_104 = getelementptr i16 %qh_state_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_104"/></StgValue>
</operation>

<operation id="1582" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1561 %store_ln455 = store i16 %select_ln346_613, i6 %qh_state_V_addr_104

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1583" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1562 %p_Result_5087 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5087"/></StgValue>
</operation>

<operation id="1584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1563 %p_Val2_2431 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2430, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2431"/></StgValue>
</operation>

<operation id="1585" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1564 %p_Result_4807 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4807"/></StgValue>
</operation>

<operation id="1586" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1565 %p_Result_5088 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5088"/></StgValue>
</operation>

<operation id="1587" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1566 %trunc_ln828_421 = trunc i33 %p_Val2_2430

]]></Node>
<StgValue><ssdm name="trunc_ln828_421"/></StgValue>
</operation>

<operation id="1588" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1567 %r_421 = icmp_ne  i15 %trunc_ln828_421, i15 0

]]></Node>
<StgValue><ssdm name="r_421"/></StgValue>
</operation>

<operation id="1589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1568 %p_Result_5089 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5089"/></StgValue>
</operation>

<operation id="1590" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1569 %or_ln374_421 = or i1 %p_Result_4807, i1 %r_421

]]></Node>
<StgValue><ssdm name="or_ln374_421"/></StgValue>
</operation>

<operation id="1591" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1570 %and_ln374_676 = and i1 %or_ln374_421, i1 %p_Result_5088

]]></Node>
<StgValue><ssdm name="and_ln374_676"/></StgValue>
</operation>

<operation id="1592" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1571 %zext_ln377_676 = zext i1 %and_ln374_676

]]></Node>
<StgValue><ssdm name="zext_ln377_676"/></StgValue>
</operation>

<operation id="1593" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1572 %p_Val2_2432 = add i16 %p_Val2_2431, i16 %zext_ln377_676

]]></Node>
<StgValue><ssdm name="p_Val2_2432"/></StgValue>
</operation>

<operation id="1594" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1573 %p_Result_5090 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2432, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5090"/></StgValue>
</operation>

<operation id="1595" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1574 %xor_ln896_1041 = xor i1 %p_Result_5090, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1041"/></StgValue>
</operation>

<operation id="1596" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1575 %carry_849 = and i1 %p_Result_5089, i1 %xor_ln896_1041

]]></Node>
<StgValue><ssdm name="carry_849"/></StgValue>
</operation>

<operation id="1597" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1576 %Range1_all_zeros_675 = xor i1 %p_Result_5087, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_675"/></StgValue>
</operation>

<operation id="1598" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1577 %deleted_zeros_675 = select i1 %carry_849, i1 %p_Result_5087, i1 %Range1_all_zeros_675

]]></Node>
<StgValue><ssdm name="deleted_zeros_675"/></StgValue>
</operation>

<operation id="1599" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1578 %deleted_ones_422 = select i1 %carry_849, i1 %Range1_all_zeros_675, i1 %p_Result_5087

]]></Node>
<StgValue><ssdm name="deleted_ones_422"/></StgValue>
</operation>

<operation id="1600" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1579 %xor_ln891_295 = xor i1 %p_Result_5089, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_295"/></StgValue>
</operation>

<operation id="1601" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1580 %or_ln891_295 = or i1 %p_Result_5090, i1 %xor_ln891_295

]]></Node>
<StgValue><ssdm name="or_ln891_295"/></StgValue>
</operation>

<operation id="1602" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1581 %xor_ln895_743 = xor i1 %deleted_zeros_675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_743"/></StgValue>
</operation>

<operation id="1603" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1582 %or_ln895_614 = or i1 %p_Result_5090, i1 %xor_ln895_743

]]></Node>
<StgValue><ssdm name="or_ln895_614"/></StgValue>
</operation>

<operation id="1604" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1583 %overflow_614 = and i1 %or_ln895_614, i1 %Range1_all_zeros_675

]]></Node>
<StgValue><ssdm name="overflow_614"/></StgValue>
</operation>

<operation id="1605" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1584 %xor_ln896_1042 = xor i1 %deleted_ones_422, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1042"/></StgValue>
</operation>

<operation id="1606" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1585 %or_ln896_614 = or i1 %xor_ln896_1041, i1 %xor_ln896_1042

]]></Node>
<StgValue><ssdm name="or_ln896_614"/></StgValue>
</operation>

<operation id="1607" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1586 %and_ln896_594 = and i1 %or_ln891_295, i1 %or_ln896_614

]]></Node>
<StgValue><ssdm name="and_ln896_594"/></StgValue>
</operation>

<operation id="1608" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1587 %underflow_614 = and i1 %and_ln896_594, i1 %p_Result_5087

]]></Node>
<StgValue><ssdm name="underflow_614"/></StgValue>
</operation>

<operation id="1609" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1588 %select_ln346_743 = select i1 %overflow_614, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_743"/></StgValue>
</operation>

<operation id="1610" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1589 %or_ln346_614 = or i1 %overflow_614, i1 %underflow_614

]]></Node>
<StgValue><ssdm name="or_ln346_614"/></StgValue>
</operation>

<operation id="1611" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1590 %select_ln346_614 = select i1 %or_ln346_614, i16 %select_ln346_743, i16 %p_Val2_2432

]]></Node>
<StgValue><ssdm name="select_ln346_614"/></StgValue>
</operation>

<operation id="1612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1593 %p_Result_5091 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5091"/></StgValue>
</operation>

<operation id="1613" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1594 %p_Val2_2434 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2433, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2434"/></StgValue>
</operation>

<operation id="1614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1595 %p_Result_4812 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4812"/></StgValue>
</operation>

<operation id="1615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1596 %p_Result_5092 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5092"/></StgValue>
</operation>

<operation id="1616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1597 %trunc_ln828_422 = trunc i33 %p_Val2_2433

]]></Node>
<StgValue><ssdm name="trunc_ln828_422"/></StgValue>
</operation>

<operation id="1617" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1598 %r_422 = icmp_ne  i15 %trunc_ln828_422, i15 0

]]></Node>
<StgValue><ssdm name="r_422"/></StgValue>
</operation>

<operation id="1618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1599 %p_Result_5093 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5093"/></StgValue>
</operation>

<operation id="1619" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1600 %or_ln374_422 = or i1 %p_Result_4812, i1 %r_422

]]></Node>
<StgValue><ssdm name="or_ln374_422"/></StgValue>
</operation>

<operation id="1620" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1601 %and_ln374_677 = and i1 %or_ln374_422, i1 %p_Result_5092

]]></Node>
<StgValue><ssdm name="and_ln374_677"/></StgValue>
</operation>

<operation id="1621" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1602 %zext_ln377_677 = zext i1 %and_ln374_677

]]></Node>
<StgValue><ssdm name="zext_ln377_677"/></StgValue>
</operation>

<operation id="1622" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1603 %p_Val2_2435 = add i16 %p_Val2_2434, i16 %zext_ln377_677

]]></Node>
<StgValue><ssdm name="p_Val2_2435"/></StgValue>
</operation>

<operation id="1623" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1604 %p_Result_5094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2435, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5094"/></StgValue>
</operation>

<operation id="1624" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1605 %xor_ln896_1043 = xor i1 %p_Result_5094, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1043"/></StgValue>
</operation>

<operation id="1625" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1606 %carry_851 = and i1 %p_Result_5093, i1 %xor_ln896_1043

]]></Node>
<StgValue><ssdm name="carry_851"/></StgValue>
</operation>

<operation id="1626" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1607 %Range1_all_zeros_676 = xor i1 %p_Result_5091, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_676"/></StgValue>
</operation>

<operation id="1627" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1608 %deleted_zeros_676 = select i1 %carry_851, i1 %p_Result_5091, i1 %Range1_all_zeros_676

]]></Node>
<StgValue><ssdm name="deleted_zeros_676"/></StgValue>
</operation>

<operation id="1628" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1609 %deleted_ones_423 = select i1 %carry_851, i1 %Range1_all_zeros_676, i1 %p_Result_5091

]]></Node>
<StgValue><ssdm name="deleted_ones_423"/></StgValue>
</operation>

<operation id="1629" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1610 %xor_ln891_296 = xor i1 %p_Result_5093, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_296"/></StgValue>
</operation>

<operation id="1630" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1611 %or_ln891_296 = or i1 %p_Result_5094, i1 %xor_ln891_296

]]></Node>
<StgValue><ssdm name="or_ln891_296"/></StgValue>
</operation>

<operation id="1631" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1612 %xor_ln895_744 = xor i1 %deleted_zeros_676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_744"/></StgValue>
</operation>

<operation id="1632" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1613 %or_ln895_615 = or i1 %p_Result_5094, i1 %xor_ln895_744

]]></Node>
<StgValue><ssdm name="or_ln895_615"/></StgValue>
</operation>

<operation id="1633" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1614 %overflow_615 = and i1 %or_ln895_615, i1 %Range1_all_zeros_676

]]></Node>
<StgValue><ssdm name="overflow_615"/></StgValue>
</operation>

<operation id="1634" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1615 %xor_ln896_1044 = xor i1 %deleted_ones_423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1044"/></StgValue>
</operation>

<operation id="1635" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1616 %or_ln896_615 = or i1 %xor_ln896_1043, i1 %xor_ln896_1044

]]></Node>
<StgValue><ssdm name="or_ln896_615"/></StgValue>
</operation>

<operation id="1636" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1617 %and_ln896_596 = and i1 %or_ln891_296, i1 %or_ln896_615

]]></Node>
<StgValue><ssdm name="and_ln896_596"/></StgValue>
</operation>

<operation id="1637" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1618 %underflow_615 = and i1 %and_ln896_596, i1 %p_Result_5091

]]></Node>
<StgValue><ssdm name="underflow_615"/></StgValue>
</operation>

<operation id="1638" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1619 %select_ln346_744 = select i1 %overflow_615, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_744"/></StgValue>
</operation>

<operation id="1639" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1620 %or_ln346_615 = or i1 %overflow_615, i1 %underflow_615

]]></Node>
<StgValue><ssdm name="or_ln346_615"/></StgValue>
</operation>

<operation id="1640" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1621 %select_ln346_615 = select i1 %or_ln346_615, i16 %select_ln346_744, i16 %p_Val2_2435

]]></Node>
<StgValue><ssdm name="select_ln346_615"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:83 %h_newstate_4549_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4549_read

]]></Node>
<StgValue><ssdm name="h_newstate_4549_read_2"/></StgValue>
</operation>

<operation id="1642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:84 %h_newstate_44_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_44_read

]]></Node>
<StgValue><ssdm name="h_newstate_44_read_2"/></StgValue>
</operation>

<operation id="1643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:176 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311"/></StgValue>
</operation>

<operation id="1644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:177 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312"/></StgValue>
</operation>

<operation id="1645" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:240 %p_Val2_2436 = select i1 %reset_state_read, i33 %h_newstate_44_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311

]]></Node>
<StgValue><ssdm name="p_Val2_2436"/></StgValue>
</operation>

<operation id="1646" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:241 %p_Val2_2439 = select i1 %reset_state_read, i33 %h_newstate_4549_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312

]]></Node>
<StgValue><ssdm name="p_Val2_2439"/></StgValue>
</operation>

<operation id="1647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1591 %qh_state_V_addr_105 = getelementptr i16 %qh_state_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_105"/></StgValue>
</operation>

<operation id="1648" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1592 %store_ln455 = store i16 %select_ln346_614, i6 %qh_state_V_addr_105

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1649" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1622 %qh_state_V_addr_106 = getelementptr i16 %qh_state_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_106"/></StgValue>
</operation>

<operation id="1650" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1623 %store_ln455 = store i16 %select_ln346_615, i6 %qh_state_V_addr_106

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1651" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1624 %p_Result_5095 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5095"/></StgValue>
</operation>

<operation id="1652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1625 %p_Val2_2437 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2436, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2437"/></StgValue>
</operation>

<operation id="1653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1626 %p_Result_4817 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4817"/></StgValue>
</operation>

<operation id="1654" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1627 %p_Result_5096 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5096"/></StgValue>
</operation>

<operation id="1655" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1628 %trunc_ln828_423 = trunc i33 %p_Val2_2436

]]></Node>
<StgValue><ssdm name="trunc_ln828_423"/></StgValue>
</operation>

<operation id="1656" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1629 %r_423 = icmp_ne  i15 %trunc_ln828_423, i15 0

]]></Node>
<StgValue><ssdm name="r_423"/></StgValue>
</operation>

<operation id="1657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1630 %p_Result_5097 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5097"/></StgValue>
</operation>

<operation id="1658" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1631 %or_ln374_423 = or i1 %p_Result_4817, i1 %r_423

]]></Node>
<StgValue><ssdm name="or_ln374_423"/></StgValue>
</operation>

<operation id="1659" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1632 %and_ln374_678 = and i1 %or_ln374_423, i1 %p_Result_5096

]]></Node>
<StgValue><ssdm name="and_ln374_678"/></StgValue>
</operation>

<operation id="1660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1633 %zext_ln377_678 = zext i1 %and_ln374_678

]]></Node>
<StgValue><ssdm name="zext_ln377_678"/></StgValue>
</operation>

<operation id="1661" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1634 %p_Val2_2438 = add i16 %p_Val2_2437, i16 %zext_ln377_678

]]></Node>
<StgValue><ssdm name="p_Val2_2438"/></StgValue>
</operation>

<operation id="1662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1635 %p_Result_5098 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2438, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5098"/></StgValue>
</operation>

<operation id="1663" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1636 %xor_ln896_1045 = xor i1 %p_Result_5098, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1045"/></StgValue>
</operation>

<operation id="1664" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1637 %carry_853 = and i1 %p_Result_5097, i1 %xor_ln896_1045

]]></Node>
<StgValue><ssdm name="carry_853"/></StgValue>
</operation>

<operation id="1665" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1638 %Range1_all_zeros_677 = xor i1 %p_Result_5095, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_677"/></StgValue>
</operation>

<operation id="1666" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1639 %deleted_zeros_677 = select i1 %carry_853, i1 %p_Result_5095, i1 %Range1_all_zeros_677

]]></Node>
<StgValue><ssdm name="deleted_zeros_677"/></StgValue>
</operation>

<operation id="1667" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1640 %deleted_ones_424 = select i1 %carry_853, i1 %Range1_all_zeros_677, i1 %p_Result_5095

]]></Node>
<StgValue><ssdm name="deleted_ones_424"/></StgValue>
</operation>

<operation id="1668" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1641 %xor_ln891_297 = xor i1 %p_Result_5097, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_297"/></StgValue>
</operation>

<operation id="1669" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1642 %or_ln891_297 = or i1 %p_Result_5098, i1 %xor_ln891_297

]]></Node>
<StgValue><ssdm name="or_ln891_297"/></StgValue>
</operation>

<operation id="1670" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1643 %xor_ln895_745 = xor i1 %deleted_zeros_677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_745"/></StgValue>
</operation>

<operation id="1671" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1644 %or_ln895_616 = or i1 %p_Result_5098, i1 %xor_ln895_745

]]></Node>
<StgValue><ssdm name="or_ln895_616"/></StgValue>
</operation>

<operation id="1672" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1645 %overflow_616 = and i1 %or_ln895_616, i1 %Range1_all_zeros_677

]]></Node>
<StgValue><ssdm name="overflow_616"/></StgValue>
</operation>

<operation id="1673" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1646 %xor_ln896_1046 = xor i1 %deleted_ones_424, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1046"/></StgValue>
</operation>

<operation id="1674" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1647 %or_ln896_616 = or i1 %xor_ln896_1045, i1 %xor_ln896_1046

]]></Node>
<StgValue><ssdm name="or_ln896_616"/></StgValue>
</operation>

<operation id="1675" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1648 %and_ln896_598 = and i1 %or_ln891_297, i1 %or_ln896_616

]]></Node>
<StgValue><ssdm name="and_ln896_598"/></StgValue>
</operation>

<operation id="1676" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1649 %underflow_616 = and i1 %and_ln896_598, i1 %p_Result_5095

]]></Node>
<StgValue><ssdm name="underflow_616"/></StgValue>
</operation>

<operation id="1677" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1650 %select_ln346_745 = select i1 %overflow_616, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_745"/></StgValue>
</operation>

<operation id="1678" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1651 %or_ln346_616 = or i1 %overflow_616, i1 %underflow_616

]]></Node>
<StgValue><ssdm name="or_ln346_616"/></StgValue>
</operation>

<operation id="1679" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1652 %select_ln346_616 = select i1 %or_ln346_616, i16 %select_ln346_745, i16 %p_Val2_2438

]]></Node>
<StgValue><ssdm name="select_ln346_616"/></StgValue>
</operation>

<operation id="1680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1655 %p_Result_5099 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5099"/></StgValue>
</operation>

<operation id="1681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1656 %p_Val2_2440 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2439, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2440"/></StgValue>
</operation>

<operation id="1682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1657 %p_Result_4822 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4822"/></StgValue>
</operation>

<operation id="1683" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1658 %p_Result_5100 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5100"/></StgValue>
</operation>

<operation id="1684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1659 %trunc_ln828_424 = trunc i33 %p_Val2_2439

]]></Node>
<StgValue><ssdm name="trunc_ln828_424"/></StgValue>
</operation>

<operation id="1685" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1660 %r_424 = icmp_ne  i15 %trunc_ln828_424, i15 0

]]></Node>
<StgValue><ssdm name="r_424"/></StgValue>
</operation>

<operation id="1686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1661 %p_Result_5101 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5101"/></StgValue>
</operation>

<operation id="1687" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1662 %or_ln374_424 = or i1 %p_Result_4822, i1 %r_424

]]></Node>
<StgValue><ssdm name="or_ln374_424"/></StgValue>
</operation>

<operation id="1688" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1663 %and_ln374_679 = and i1 %or_ln374_424, i1 %p_Result_5100

]]></Node>
<StgValue><ssdm name="and_ln374_679"/></StgValue>
</operation>

<operation id="1689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1664 %zext_ln377_679 = zext i1 %and_ln374_679

]]></Node>
<StgValue><ssdm name="zext_ln377_679"/></StgValue>
</operation>

<operation id="1690" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1665 %p_Val2_2441 = add i16 %p_Val2_2440, i16 %zext_ln377_679

]]></Node>
<StgValue><ssdm name="p_Val2_2441"/></StgValue>
</operation>

<operation id="1691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1666 %p_Result_5102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2441, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5102"/></StgValue>
</operation>

<operation id="1692" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1667 %xor_ln896_1047 = xor i1 %p_Result_5102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1047"/></StgValue>
</operation>

<operation id="1693" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1668 %carry_855 = and i1 %p_Result_5101, i1 %xor_ln896_1047

]]></Node>
<StgValue><ssdm name="carry_855"/></StgValue>
</operation>

<operation id="1694" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1669 %Range1_all_zeros_678 = xor i1 %p_Result_5099, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_678"/></StgValue>
</operation>

<operation id="1695" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1670 %deleted_zeros_678 = select i1 %carry_855, i1 %p_Result_5099, i1 %Range1_all_zeros_678

]]></Node>
<StgValue><ssdm name="deleted_zeros_678"/></StgValue>
</operation>

<operation id="1696" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1671 %deleted_ones_425 = select i1 %carry_855, i1 %Range1_all_zeros_678, i1 %p_Result_5099

]]></Node>
<StgValue><ssdm name="deleted_ones_425"/></StgValue>
</operation>

<operation id="1697" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1672 %xor_ln891_298 = xor i1 %p_Result_5101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_298"/></StgValue>
</operation>

<operation id="1698" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1673 %or_ln891_298 = or i1 %p_Result_5102, i1 %xor_ln891_298

]]></Node>
<StgValue><ssdm name="or_ln891_298"/></StgValue>
</operation>

<operation id="1699" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1674 %xor_ln895_746 = xor i1 %deleted_zeros_678, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_746"/></StgValue>
</operation>

<operation id="1700" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1675 %or_ln895_617 = or i1 %p_Result_5102, i1 %xor_ln895_746

]]></Node>
<StgValue><ssdm name="or_ln895_617"/></StgValue>
</operation>

<operation id="1701" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1676 %overflow_617 = and i1 %or_ln895_617, i1 %Range1_all_zeros_678

]]></Node>
<StgValue><ssdm name="overflow_617"/></StgValue>
</operation>

<operation id="1702" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1677 %xor_ln896_1048 = xor i1 %deleted_ones_425, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1048"/></StgValue>
</operation>

<operation id="1703" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1678 %or_ln896_617 = or i1 %xor_ln896_1047, i1 %xor_ln896_1048

]]></Node>
<StgValue><ssdm name="or_ln896_617"/></StgValue>
</operation>

<operation id="1704" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1679 %and_ln896_600 = and i1 %or_ln891_298, i1 %or_ln896_617

]]></Node>
<StgValue><ssdm name="and_ln896_600"/></StgValue>
</operation>

<operation id="1705" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1680 %underflow_617 = and i1 %and_ln896_600, i1 %p_Result_5099

]]></Node>
<StgValue><ssdm name="underflow_617"/></StgValue>
</operation>

<operation id="1706" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1681 %select_ln346_746 = select i1 %overflow_617, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_746"/></StgValue>
</operation>

<operation id="1707" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1682 %or_ln346_617 = or i1 %overflow_617, i1 %underflow_617

]]></Node>
<StgValue><ssdm name="or_ln346_617"/></StgValue>
</operation>

<operation id="1708" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1683 %select_ln346_617 = select i1 %or_ln346_617, i16 %select_ln346_746, i16 %p_Val2_2441

]]></Node>
<StgValue><ssdm name="select_ln346_617"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:81 %h_newstate_47_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_47_read

]]></Node>
<StgValue><ssdm name="h_newstate_47_read_2"/></StgValue>
</operation>

<operation id="1710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:82 %h_newstate_46_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_46_read

]]></Node>
<StgValue><ssdm name="h_newstate_46_read_2"/></StgValue>
</operation>

<operation id="1711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:178 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313"/></StgValue>
</operation>

<operation id="1712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:179 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314"/></StgValue>
</operation>

<operation id="1713" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:242 %p_Val2_2442 = select i1 %reset_state_read, i33 %h_newstate_46_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313

]]></Node>
<StgValue><ssdm name="p_Val2_2442"/></StgValue>
</operation>

<operation id="1714" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:243 %p_Val2_2445 = select i1 %reset_state_read, i33 %h_newstate_47_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314

]]></Node>
<StgValue><ssdm name="p_Val2_2445"/></StgValue>
</operation>

<operation id="1715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1653 %qh_state_V_addr_107 = getelementptr i16 %qh_state_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_107"/></StgValue>
</operation>

<operation id="1716" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1654 %store_ln455 = store i16 %select_ln346_616, i6 %qh_state_V_addr_107

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1684 %qh_state_V_addr_108 = getelementptr i16 %qh_state_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_108"/></StgValue>
</operation>

<operation id="1718" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1685 %store_ln455 = store i16 %select_ln346_617, i6 %qh_state_V_addr_108

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1719" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1686 %p_Result_5103 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5103"/></StgValue>
</operation>

<operation id="1720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1687 %p_Val2_2443 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2442, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2443"/></StgValue>
</operation>

<operation id="1721" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1688 %p_Result_4827 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4827"/></StgValue>
</operation>

<operation id="1722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1689 %p_Result_5104 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5104"/></StgValue>
</operation>

<operation id="1723" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1690 %trunc_ln828_425 = trunc i33 %p_Val2_2442

]]></Node>
<StgValue><ssdm name="trunc_ln828_425"/></StgValue>
</operation>

<operation id="1724" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1691 %r_425 = icmp_ne  i15 %trunc_ln828_425, i15 0

]]></Node>
<StgValue><ssdm name="r_425"/></StgValue>
</operation>

<operation id="1725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1692 %p_Result_5105 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5105"/></StgValue>
</operation>

<operation id="1726" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1693 %or_ln374_425 = or i1 %p_Result_4827, i1 %r_425

]]></Node>
<StgValue><ssdm name="or_ln374_425"/></StgValue>
</operation>

<operation id="1727" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1694 %and_ln374_680 = and i1 %or_ln374_425, i1 %p_Result_5104

]]></Node>
<StgValue><ssdm name="and_ln374_680"/></StgValue>
</operation>

<operation id="1728" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1695 %zext_ln377_680 = zext i1 %and_ln374_680

]]></Node>
<StgValue><ssdm name="zext_ln377_680"/></StgValue>
</operation>

<operation id="1729" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1696 %p_Val2_2444 = add i16 %p_Val2_2443, i16 %zext_ln377_680

]]></Node>
<StgValue><ssdm name="p_Val2_2444"/></StgValue>
</operation>

<operation id="1730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1697 %p_Result_5106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2444, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5106"/></StgValue>
</operation>

<operation id="1731" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1698 %xor_ln896_1049 = xor i1 %p_Result_5106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1049"/></StgValue>
</operation>

<operation id="1732" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1699 %carry_857 = and i1 %p_Result_5105, i1 %xor_ln896_1049

]]></Node>
<StgValue><ssdm name="carry_857"/></StgValue>
</operation>

<operation id="1733" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1700 %Range1_all_zeros_679 = xor i1 %p_Result_5103, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_679"/></StgValue>
</operation>

<operation id="1734" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1701 %deleted_zeros_679 = select i1 %carry_857, i1 %p_Result_5103, i1 %Range1_all_zeros_679

]]></Node>
<StgValue><ssdm name="deleted_zeros_679"/></StgValue>
</operation>

<operation id="1735" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1702 %deleted_ones_426 = select i1 %carry_857, i1 %Range1_all_zeros_679, i1 %p_Result_5103

]]></Node>
<StgValue><ssdm name="deleted_ones_426"/></StgValue>
</operation>

<operation id="1736" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1703 %xor_ln891_299 = xor i1 %p_Result_5105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_299"/></StgValue>
</operation>

<operation id="1737" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1704 %or_ln891_299 = or i1 %p_Result_5106, i1 %xor_ln891_299

]]></Node>
<StgValue><ssdm name="or_ln891_299"/></StgValue>
</operation>

<operation id="1738" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1705 %xor_ln895_747 = xor i1 %deleted_zeros_679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_747"/></StgValue>
</operation>

<operation id="1739" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1706 %or_ln895_618 = or i1 %p_Result_5106, i1 %xor_ln895_747

]]></Node>
<StgValue><ssdm name="or_ln895_618"/></StgValue>
</operation>

<operation id="1740" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1707 %overflow_618 = and i1 %or_ln895_618, i1 %Range1_all_zeros_679

]]></Node>
<StgValue><ssdm name="overflow_618"/></StgValue>
</operation>

<operation id="1741" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1708 %xor_ln896_1050 = xor i1 %deleted_ones_426, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1050"/></StgValue>
</operation>

<operation id="1742" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1709 %or_ln896_618 = or i1 %xor_ln896_1049, i1 %xor_ln896_1050

]]></Node>
<StgValue><ssdm name="or_ln896_618"/></StgValue>
</operation>

<operation id="1743" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1710 %and_ln896_602 = and i1 %or_ln891_299, i1 %or_ln896_618

]]></Node>
<StgValue><ssdm name="and_ln896_602"/></StgValue>
</operation>

<operation id="1744" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1711 %underflow_618 = and i1 %and_ln896_602, i1 %p_Result_5103

]]></Node>
<StgValue><ssdm name="underflow_618"/></StgValue>
</operation>

<operation id="1745" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1712 %select_ln346_747 = select i1 %overflow_618, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_747"/></StgValue>
</operation>

<operation id="1746" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1713 %or_ln346_618 = or i1 %overflow_618, i1 %underflow_618

]]></Node>
<StgValue><ssdm name="or_ln346_618"/></StgValue>
</operation>

<operation id="1747" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1714 %select_ln346_618 = select i1 %or_ln346_618, i16 %select_ln346_747, i16 %p_Val2_2444

]]></Node>
<StgValue><ssdm name="select_ln346_618"/></StgValue>
</operation>

<operation id="1748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1717 %p_Result_5107 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5107"/></StgValue>
</operation>

<operation id="1749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1718 %p_Val2_2446 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2445, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2446"/></StgValue>
</operation>

<operation id="1750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1719 %p_Result_4832 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4832"/></StgValue>
</operation>

<operation id="1751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1720 %p_Result_5108 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5108"/></StgValue>
</operation>

<operation id="1752" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1721 %trunc_ln828_426 = trunc i33 %p_Val2_2445

]]></Node>
<StgValue><ssdm name="trunc_ln828_426"/></StgValue>
</operation>

<operation id="1753" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1722 %r_426 = icmp_ne  i15 %trunc_ln828_426, i15 0

]]></Node>
<StgValue><ssdm name="r_426"/></StgValue>
</operation>

<operation id="1754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1723 %p_Result_5109 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5109"/></StgValue>
</operation>

<operation id="1755" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1724 %or_ln374_426 = or i1 %p_Result_4832, i1 %r_426

]]></Node>
<StgValue><ssdm name="or_ln374_426"/></StgValue>
</operation>

<operation id="1756" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1725 %and_ln374_681 = and i1 %or_ln374_426, i1 %p_Result_5108

]]></Node>
<StgValue><ssdm name="and_ln374_681"/></StgValue>
</operation>

<operation id="1757" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1726 %zext_ln377_681 = zext i1 %and_ln374_681

]]></Node>
<StgValue><ssdm name="zext_ln377_681"/></StgValue>
</operation>

<operation id="1758" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1727 %p_Val2_2447 = add i16 %p_Val2_2446, i16 %zext_ln377_681

]]></Node>
<StgValue><ssdm name="p_Val2_2447"/></StgValue>
</operation>

<operation id="1759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1728 %p_Result_5110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2447, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5110"/></StgValue>
</operation>

<operation id="1760" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1729 %xor_ln896_1051 = xor i1 %p_Result_5110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1051"/></StgValue>
</operation>

<operation id="1761" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1730 %carry_859 = and i1 %p_Result_5109, i1 %xor_ln896_1051

]]></Node>
<StgValue><ssdm name="carry_859"/></StgValue>
</operation>

<operation id="1762" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1731 %Range1_all_zeros_680 = xor i1 %p_Result_5107, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_680"/></StgValue>
</operation>

<operation id="1763" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1732 %deleted_zeros_680 = select i1 %carry_859, i1 %p_Result_5107, i1 %Range1_all_zeros_680

]]></Node>
<StgValue><ssdm name="deleted_zeros_680"/></StgValue>
</operation>

<operation id="1764" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1733 %deleted_ones_427 = select i1 %carry_859, i1 %Range1_all_zeros_680, i1 %p_Result_5107

]]></Node>
<StgValue><ssdm name="deleted_ones_427"/></StgValue>
</operation>

<operation id="1765" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1734 %xor_ln891_300 = xor i1 %p_Result_5109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_300"/></StgValue>
</operation>

<operation id="1766" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1735 %or_ln891_300 = or i1 %p_Result_5110, i1 %xor_ln891_300

]]></Node>
<StgValue><ssdm name="or_ln891_300"/></StgValue>
</operation>

<operation id="1767" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1736 %xor_ln895_748 = xor i1 %deleted_zeros_680, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_748"/></StgValue>
</operation>

<operation id="1768" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1737 %or_ln895_619 = or i1 %p_Result_5110, i1 %xor_ln895_748

]]></Node>
<StgValue><ssdm name="or_ln895_619"/></StgValue>
</operation>

<operation id="1769" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1738 %overflow_619 = and i1 %or_ln895_619, i1 %Range1_all_zeros_680

]]></Node>
<StgValue><ssdm name="overflow_619"/></StgValue>
</operation>

<operation id="1770" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1739 %xor_ln896_1052 = xor i1 %deleted_ones_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1052"/></StgValue>
</operation>

<operation id="1771" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1740 %or_ln896_619 = or i1 %xor_ln896_1051, i1 %xor_ln896_1052

]]></Node>
<StgValue><ssdm name="or_ln896_619"/></StgValue>
</operation>

<operation id="1772" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1741 %and_ln896_604 = and i1 %or_ln891_300, i1 %or_ln896_619

]]></Node>
<StgValue><ssdm name="and_ln896_604"/></StgValue>
</operation>

<operation id="1773" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1742 %underflow_619 = and i1 %and_ln896_604, i1 %p_Result_5107

]]></Node>
<StgValue><ssdm name="underflow_619"/></StgValue>
</operation>

<operation id="1774" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1743 %select_ln346_748 = select i1 %overflow_619, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_748"/></StgValue>
</operation>

<operation id="1775" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1744 %or_ln346_619 = or i1 %overflow_619, i1 %underflow_619

]]></Node>
<StgValue><ssdm name="or_ln346_619"/></StgValue>
</operation>

<operation id="1776" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1745 %select_ln346_619 = select i1 %or_ln346_619, i16 %select_ln346_748, i16 %p_Val2_2447

]]></Node>
<StgValue><ssdm name="select_ln346_619"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:79 %h_newstate_49_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_49_read

]]></Node>
<StgValue><ssdm name="h_newstate_49_read_2"/></StgValue>
</operation>

<operation id="1778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:80 %h_newstate_48_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_48_read

]]></Node>
<StgValue><ssdm name="h_newstate_48_read_2"/></StgValue>
</operation>

<operation id="1779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:180 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315"/></StgValue>
</operation>

<operation id="1780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:181 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316"/></StgValue>
</operation>

<operation id="1781" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:244 %p_Val2_2448 = select i1 %reset_state_read, i33 %h_newstate_48_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315

]]></Node>
<StgValue><ssdm name="p_Val2_2448"/></StgValue>
</operation>

<operation id="1782" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:245 %p_Val2_2451 = select i1 %reset_state_read, i33 %h_newstate_49_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316

]]></Node>
<StgValue><ssdm name="p_Val2_2451"/></StgValue>
</operation>

<operation id="1783" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1715 %qh_state_V_addr_109 = getelementptr i16 %qh_state_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_109"/></StgValue>
</operation>

<operation id="1784" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1716 %store_ln455 = store i16 %select_ln346_618, i6 %qh_state_V_addr_109

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1746 %qh_state_V_addr_110 = getelementptr i16 %qh_state_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_110"/></StgValue>
</operation>

<operation id="1786" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1747 %store_ln455 = store i16 %select_ln346_619, i6 %qh_state_V_addr_110

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1787" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1748 %p_Result_5111 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5111"/></StgValue>
</operation>

<operation id="1788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1749 %p_Val2_2449 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2448, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2449"/></StgValue>
</operation>

<operation id="1789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1750 %p_Result_4837 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4837"/></StgValue>
</operation>

<operation id="1790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1751 %p_Result_5112 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5112"/></StgValue>
</operation>

<operation id="1791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1752 %trunc_ln828_427 = trunc i33 %p_Val2_2448

]]></Node>
<StgValue><ssdm name="trunc_ln828_427"/></StgValue>
</operation>

<operation id="1792" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1753 %r_427 = icmp_ne  i15 %trunc_ln828_427, i15 0

]]></Node>
<StgValue><ssdm name="r_427"/></StgValue>
</operation>

<operation id="1793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1754 %p_Result_5113 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5113"/></StgValue>
</operation>

<operation id="1794" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1755 %or_ln374_427 = or i1 %p_Result_4837, i1 %r_427

]]></Node>
<StgValue><ssdm name="or_ln374_427"/></StgValue>
</operation>

<operation id="1795" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1756 %and_ln374_682 = and i1 %or_ln374_427, i1 %p_Result_5112

]]></Node>
<StgValue><ssdm name="and_ln374_682"/></StgValue>
</operation>

<operation id="1796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1757 %zext_ln377_682 = zext i1 %and_ln374_682

]]></Node>
<StgValue><ssdm name="zext_ln377_682"/></StgValue>
</operation>

<operation id="1797" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1758 %p_Val2_2450 = add i16 %p_Val2_2449, i16 %zext_ln377_682

]]></Node>
<StgValue><ssdm name="p_Val2_2450"/></StgValue>
</operation>

<operation id="1798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1759 %p_Result_5114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2450, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5114"/></StgValue>
</operation>

<operation id="1799" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1760 %xor_ln896_1053 = xor i1 %p_Result_5114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1053"/></StgValue>
</operation>

<operation id="1800" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1761 %carry_861 = and i1 %p_Result_5113, i1 %xor_ln896_1053

]]></Node>
<StgValue><ssdm name="carry_861"/></StgValue>
</operation>

<operation id="1801" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1762 %Range1_all_zeros_681 = xor i1 %p_Result_5111, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_681"/></StgValue>
</operation>

<operation id="1802" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1763 %deleted_zeros_681 = select i1 %carry_861, i1 %p_Result_5111, i1 %Range1_all_zeros_681

]]></Node>
<StgValue><ssdm name="deleted_zeros_681"/></StgValue>
</operation>

<operation id="1803" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1764 %deleted_ones_428 = select i1 %carry_861, i1 %Range1_all_zeros_681, i1 %p_Result_5111

]]></Node>
<StgValue><ssdm name="deleted_ones_428"/></StgValue>
</operation>

<operation id="1804" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1765 %xor_ln891_301 = xor i1 %p_Result_5113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_301"/></StgValue>
</operation>

<operation id="1805" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1766 %or_ln891_301 = or i1 %p_Result_5114, i1 %xor_ln891_301

]]></Node>
<StgValue><ssdm name="or_ln891_301"/></StgValue>
</operation>

<operation id="1806" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1767 %xor_ln895_749 = xor i1 %deleted_zeros_681, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_749"/></StgValue>
</operation>

<operation id="1807" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1768 %or_ln895_620 = or i1 %p_Result_5114, i1 %xor_ln895_749

]]></Node>
<StgValue><ssdm name="or_ln895_620"/></StgValue>
</operation>

<operation id="1808" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1769 %overflow_620 = and i1 %or_ln895_620, i1 %Range1_all_zeros_681

]]></Node>
<StgValue><ssdm name="overflow_620"/></StgValue>
</operation>

<operation id="1809" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1770 %xor_ln896_1054 = xor i1 %deleted_ones_428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1054"/></StgValue>
</operation>

<operation id="1810" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1771 %or_ln896_620 = or i1 %xor_ln896_1053, i1 %xor_ln896_1054

]]></Node>
<StgValue><ssdm name="or_ln896_620"/></StgValue>
</operation>

<operation id="1811" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1772 %and_ln896_606 = and i1 %or_ln891_301, i1 %or_ln896_620

]]></Node>
<StgValue><ssdm name="and_ln896_606"/></StgValue>
</operation>

<operation id="1812" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1773 %underflow_620 = and i1 %and_ln896_606, i1 %p_Result_5111

]]></Node>
<StgValue><ssdm name="underflow_620"/></StgValue>
</operation>

<operation id="1813" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1774 %select_ln346_749 = select i1 %overflow_620, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_749"/></StgValue>
</operation>

<operation id="1814" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1775 %or_ln346_620 = or i1 %overflow_620, i1 %underflow_620

]]></Node>
<StgValue><ssdm name="or_ln346_620"/></StgValue>
</operation>

<operation id="1815" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1776 %select_ln346_620 = select i1 %or_ln346_620, i16 %select_ln346_749, i16 %p_Val2_2450

]]></Node>
<StgValue><ssdm name="select_ln346_620"/></StgValue>
</operation>

<operation id="1816" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1779 %p_Result_5115 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5115"/></StgValue>
</operation>

<operation id="1817" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1780 %p_Val2_2452 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2451, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2452"/></StgValue>
</operation>

<operation id="1818" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1781 %p_Result_4842 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4842"/></StgValue>
</operation>

<operation id="1819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1782 %p_Result_5116 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5116"/></StgValue>
</operation>

<operation id="1820" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1783 %trunc_ln828_428 = trunc i33 %p_Val2_2451

]]></Node>
<StgValue><ssdm name="trunc_ln828_428"/></StgValue>
</operation>

<operation id="1821" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1784 %r_428 = icmp_ne  i15 %trunc_ln828_428, i15 0

]]></Node>
<StgValue><ssdm name="r_428"/></StgValue>
</operation>

<operation id="1822" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1785 %p_Result_5117 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5117"/></StgValue>
</operation>

<operation id="1823" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1786 %or_ln374_428 = or i1 %p_Result_4842, i1 %r_428

]]></Node>
<StgValue><ssdm name="or_ln374_428"/></StgValue>
</operation>

<operation id="1824" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1787 %and_ln374_683 = and i1 %or_ln374_428, i1 %p_Result_5116

]]></Node>
<StgValue><ssdm name="and_ln374_683"/></StgValue>
</operation>

<operation id="1825" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1788 %zext_ln377_683 = zext i1 %and_ln374_683

]]></Node>
<StgValue><ssdm name="zext_ln377_683"/></StgValue>
</operation>

<operation id="1826" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1789 %p_Val2_2453 = add i16 %p_Val2_2452, i16 %zext_ln377_683

]]></Node>
<StgValue><ssdm name="p_Val2_2453"/></StgValue>
</operation>

<operation id="1827" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1790 %p_Result_5118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2453, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5118"/></StgValue>
</operation>

<operation id="1828" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1791 %xor_ln896_1055 = xor i1 %p_Result_5118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1055"/></StgValue>
</operation>

<operation id="1829" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1792 %carry_863 = and i1 %p_Result_5117, i1 %xor_ln896_1055

]]></Node>
<StgValue><ssdm name="carry_863"/></StgValue>
</operation>

<operation id="1830" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1793 %Range1_all_zeros_682 = xor i1 %p_Result_5115, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_682"/></StgValue>
</operation>

<operation id="1831" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1794 %deleted_zeros_682 = select i1 %carry_863, i1 %p_Result_5115, i1 %Range1_all_zeros_682

]]></Node>
<StgValue><ssdm name="deleted_zeros_682"/></StgValue>
</operation>

<operation id="1832" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1795 %deleted_ones_429 = select i1 %carry_863, i1 %Range1_all_zeros_682, i1 %p_Result_5115

]]></Node>
<StgValue><ssdm name="deleted_ones_429"/></StgValue>
</operation>

<operation id="1833" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1796 %xor_ln891_302 = xor i1 %p_Result_5117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_302"/></StgValue>
</operation>

<operation id="1834" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1797 %or_ln891_302 = or i1 %p_Result_5118, i1 %xor_ln891_302

]]></Node>
<StgValue><ssdm name="or_ln891_302"/></StgValue>
</operation>

<operation id="1835" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1798 %xor_ln895_750 = xor i1 %deleted_zeros_682, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_750"/></StgValue>
</operation>

<operation id="1836" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1799 %or_ln895_621 = or i1 %p_Result_5118, i1 %xor_ln895_750

]]></Node>
<StgValue><ssdm name="or_ln895_621"/></StgValue>
</operation>

<operation id="1837" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1800 %overflow_621 = and i1 %or_ln895_621, i1 %Range1_all_zeros_682

]]></Node>
<StgValue><ssdm name="overflow_621"/></StgValue>
</operation>

<operation id="1838" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1801 %xor_ln896_1056 = xor i1 %deleted_ones_429, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1056"/></StgValue>
</operation>

<operation id="1839" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1802 %or_ln896_621 = or i1 %xor_ln896_1055, i1 %xor_ln896_1056

]]></Node>
<StgValue><ssdm name="or_ln896_621"/></StgValue>
</operation>

<operation id="1840" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1803 %and_ln896_608 = and i1 %or_ln891_302, i1 %or_ln896_621

]]></Node>
<StgValue><ssdm name="and_ln896_608"/></StgValue>
</operation>

<operation id="1841" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1804 %underflow_621 = and i1 %and_ln896_608, i1 %p_Result_5115

]]></Node>
<StgValue><ssdm name="underflow_621"/></StgValue>
</operation>

<operation id="1842" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1805 %select_ln346_750 = select i1 %overflow_621, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_750"/></StgValue>
</operation>

<operation id="1843" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1806 %or_ln346_621 = or i1 %overflow_621, i1 %underflow_621

]]></Node>
<StgValue><ssdm name="or_ln346_621"/></StgValue>
</operation>

<operation id="1844" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1807 %select_ln346_621 = select i1 %or_ln346_621, i16 %select_ln346_750, i16 %p_Val2_2453

]]></Node>
<StgValue><ssdm name="select_ln346_621"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:77 %h_newstate_51_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_51_read

]]></Node>
<StgValue><ssdm name="h_newstate_51_read_2"/></StgValue>
</operation>

<operation id="1846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:78 %h_newstate_50_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_50_read

]]></Node>
<StgValue><ssdm name="h_newstate_50_read_2"/></StgValue>
</operation>

<operation id="1847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:182 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317"/></StgValue>
</operation>

<operation id="1848" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:183 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318"/></StgValue>
</operation>

<operation id="1849" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:246 %p_Val2_2454 = select i1 %reset_state_read, i33 %h_newstate_50_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317

]]></Node>
<StgValue><ssdm name="p_Val2_2454"/></StgValue>
</operation>

<operation id="1850" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:247 %p_Val2_2457 = select i1 %reset_state_read, i33 %h_newstate_51_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318

]]></Node>
<StgValue><ssdm name="p_Val2_2457"/></StgValue>
</operation>

<operation id="1851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1777 %qh_state_V_addr_111 = getelementptr i16 %qh_state_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_111"/></StgValue>
</operation>

<operation id="1852" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1778 %store_ln455 = store i16 %select_ln346_620, i6 %qh_state_V_addr_111

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1853" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1808 %qh_state_V_addr_112 = getelementptr i16 %qh_state_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_112"/></StgValue>
</operation>

<operation id="1854" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1809 %store_ln455 = store i16 %select_ln346_621, i6 %qh_state_V_addr_112

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1855" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1810 %p_Result_5119 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5119"/></StgValue>
</operation>

<operation id="1856" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1811 %p_Val2_2455 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2454, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2455"/></StgValue>
</operation>

<operation id="1857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1812 %p_Result_4847 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4847"/></StgValue>
</operation>

<operation id="1858" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1813 %p_Result_5120 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5120"/></StgValue>
</operation>

<operation id="1859" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1814 %trunc_ln828_429 = trunc i33 %p_Val2_2454

]]></Node>
<StgValue><ssdm name="trunc_ln828_429"/></StgValue>
</operation>

<operation id="1860" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1815 %r_429 = icmp_ne  i15 %trunc_ln828_429, i15 0

]]></Node>
<StgValue><ssdm name="r_429"/></StgValue>
</operation>

<operation id="1861" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1816 %p_Result_5121 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5121"/></StgValue>
</operation>

<operation id="1862" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1817 %or_ln374_429 = or i1 %p_Result_4847, i1 %r_429

]]></Node>
<StgValue><ssdm name="or_ln374_429"/></StgValue>
</operation>

<operation id="1863" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1818 %and_ln374_684 = and i1 %or_ln374_429, i1 %p_Result_5120

]]></Node>
<StgValue><ssdm name="and_ln374_684"/></StgValue>
</operation>

<operation id="1864" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1819 %zext_ln377_684 = zext i1 %and_ln374_684

]]></Node>
<StgValue><ssdm name="zext_ln377_684"/></StgValue>
</operation>

<operation id="1865" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1820 %p_Val2_2456 = add i16 %p_Val2_2455, i16 %zext_ln377_684

]]></Node>
<StgValue><ssdm name="p_Val2_2456"/></StgValue>
</operation>

<operation id="1866" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1821 %p_Result_5122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2456, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5122"/></StgValue>
</operation>

<operation id="1867" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1822 %xor_ln896_1057 = xor i1 %p_Result_5122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1057"/></StgValue>
</operation>

<operation id="1868" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1823 %carry_865 = and i1 %p_Result_5121, i1 %xor_ln896_1057

]]></Node>
<StgValue><ssdm name="carry_865"/></StgValue>
</operation>

<operation id="1869" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1824 %Range1_all_zeros_683 = xor i1 %p_Result_5119, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_683"/></StgValue>
</operation>

<operation id="1870" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1825 %deleted_zeros_683 = select i1 %carry_865, i1 %p_Result_5119, i1 %Range1_all_zeros_683

]]></Node>
<StgValue><ssdm name="deleted_zeros_683"/></StgValue>
</operation>

<operation id="1871" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1826 %deleted_ones_430 = select i1 %carry_865, i1 %Range1_all_zeros_683, i1 %p_Result_5119

]]></Node>
<StgValue><ssdm name="deleted_ones_430"/></StgValue>
</operation>

<operation id="1872" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1827 %xor_ln891_303 = xor i1 %p_Result_5121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_303"/></StgValue>
</operation>

<operation id="1873" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1828 %or_ln891_303 = or i1 %p_Result_5122, i1 %xor_ln891_303

]]></Node>
<StgValue><ssdm name="or_ln891_303"/></StgValue>
</operation>

<operation id="1874" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1829 %xor_ln895_751 = xor i1 %deleted_zeros_683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_751"/></StgValue>
</operation>

<operation id="1875" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1830 %or_ln895_622 = or i1 %p_Result_5122, i1 %xor_ln895_751

]]></Node>
<StgValue><ssdm name="or_ln895_622"/></StgValue>
</operation>

<operation id="1876" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1831 %overflow_622 = and i1 %or_ln895_622, i1 %Range1_all_zeros_683

]]></Node>
<StgValue><ssdm name="overflow_622"/></StgValue>
</operation>

<operation id="1877" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1832 %xor_ln896_1058 = xor i1 %deleted_ones_430, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1058"/></StgValue>
</operation>

<operation id="1878" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1833 %or_ln896_622 = or i1 %xor_ln896_1057, i1 %xor_ln896_1058

]]></Node>
<StgValue><ssdm name="or_ln896_622"/></StgValue>
</operation>

<operation id="1879" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1834 %and_ln896_610 = and i1 %or_ln891_303, i1 %or_ln896_622

]]></Node>
<StgValue><ssdm name="and_ln896_610"/></StgValue>
</operation>

<operation id="1880" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1835 %underflow_622 = and i1 %and_ln896_610, i1 %p_Result_5119

]]></Node>
<StgValue><ssdm name="underflow_622"/></StgValue>
</operation>

<operation id="1881" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1836 %select_ln346_751 = select i1 %overflow_622, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_751"/></StgValue>
</operation>

<operation id="1882" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1837 %or_ln346_622 = or i1 %overflow_622, i1 %underflow_622

]]></Node>
<StgValue><ssdm name="or_ln346_622"/></StgValue>
</operation>

<operation id="1883" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1838 %select_ln346_622 = select i1 %or_ln346_622, i16 %select_ln346_751, i16 %p_Val2_2456

]]></Node>
<StgValue><ssdm name="select_ln346_622"/></StgValue>
</operation>

<operation id="1884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1841 %p_Result_5123 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5123"/></StgValue>
</operation>

<operation id="1885" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1842 %p_Val2_2458 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2457, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2458"/></StgValue>
</operation>

<operation id="1886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1843 %p_Result_4852 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4852"/></StgValue>
</operation>

<operation id="1887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1844 %p_Result_5124 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5124"/></StgValue>
</operation>

<operation id="1888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1845 %trunc_ln828_430 = trunc i33 %p_Val2_2457

]]></Node>
<StgValue><ssdm name="trunc_ln828_430"/></StgValue>
</operation>

<operation id="1889" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1846 %r_430 = icmp_ne  i15 %trunc_ln828_430, i15 0

]]></Node>
<StgValue><ssdm name="r_430"/></StgValue>
</operation>

<operation id="1890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1847 %p_Result_5125 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5125"/></StgValue>
</operation>

<operation id="1891" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1848 %or_ln374_430 = or i1 %p_Result_4852, i1 %r_430

]]></Node>
<StgValue><ssdm name="or_ln374_430"/></StgValue>
</operation>

<operation id="1892" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1849 %and_ln374_685 = and i1 %or_ln374_430, i1 %p_Result_5124

]]></Node>
<StgValue><ssdm name="and_ln374_685"/></StgValue>
</operation>

<operation id="1893" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1850 %zext_ln377_685 = zext i1 %and_ln374_685

]]></Node>
<StgValue><ssdm name="zext_ln377_685"/></StgValue>
</operation>

<operation id="1894" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1851 %p_Val2_2459 = add i16 %p_Val2_2458, i16 %zext_ln377_685

]]></Node>
<StgValue><ssdm name="p_Val2_2459"/></StgValue>
</operation>

<operation id="1895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1852 %p_Result_5126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2459, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5126"/></StgValue>
</operation>

<operation id="1896" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1853 %xor_ln896_1059 = xor i1 %p_Result_5126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1059"/></StgValue>
</operation>

<operation id="1897" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1854 %carry_867 = and i1 %p_Result_5125, i1 %xor_ln896_1059

]]></Node>
<StgValue><ssdm name="carry_867"/></StgValue>
</operation>

<operation id="1898" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1855 %Range1_all_zeros_684 = xor i1 %p_Result_5123, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_684"/></StgValue>
</operation>

<operation id="1899" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1856 %deleted_zeros_684 = select i1 %carry_867, i1 %p_Result_5123, i1 %Range1_all_zeros_684

]]></Node>
<StgValue><ssdm name="deleted_zeros_684"/></StgValue>
</operation>

<operation id="1900" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1857 %deleted_ones_431 = select i1 %carry_867, i1 %Range1_all_zeros_684, i1 %p_Result_5123

]]></Node>
<StgValue><ssdm name="deleted_ones_431"/></StgValue>
</operation>

<operation id="1901" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1858 %xor_ln891_304 = xor i1 %p_Result_5125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_304"/></StgValue>
</operation>

<operation id="1902" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1859 %or_ln891_304 = or i1 %p_Result_5126, i1 %xor_ln891_304

]]></Node>
<StgValue><ssdm name="or_ln891_304"/></StgValue>
</operation>

<operation id="1903" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1860 %xor_ln895_752 = xor i1 %deleted_zeros_684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_752"/></StgValue>
</operation>

<operation id="1904" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1861 %or_ln895_623 = or i1 %p_Result_5126, i1 %xor_ln895_752

]]></Node>
<StgValue><ssdm name="or_ln895_623"/></StgValue>
</operation>

<operation id="1905" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1862 %overflow_623 = and i1 %or_ln895_623, i1 %Range1_all_zeros_684

]]></Node>
<StgValue><ssdm name="overflow_623"/></StgValue>
</operation>

<operation id="1906" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1863 %xor_ln896_1060 = xor i1 %deleted_ones_431, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1060"/></StgValue>
</operation>

<operation id="1907" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1864 %or_ln896_623 = or i1 %xor_ln896_1059, i1 %xor_ln896_1060

]]></Node>
<StgValue><ssdm name="or_ln896_623"/></StgValue>
</operation>

<operation id="1908" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1865 %and_ln896_612 = and i1 %or_ln891_304, i1 %or_ln896_623

]]></Node>
<StgValue><ssdm name="and_ln896_612"/></StgValue>
</operation>

<operation id="1909" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1866 %underflow_623 = and i1 %and_ln896_612, i1 %p_Result_5123

]]></Node>
<StgValue><ssdm name="underflow_623"/></StgValue>
</operation>

<operation id="1910" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1867 %select_ln346_752 = select i1 %overflow_623, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_752"/></StgValue>
</operation>

<operation id="1911" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1868 %or_ln346_623 = or i1 %overflow_623, i1 %underflow_623

]]></Node>
<StgValue><ssdm name="or_ln346_623"/></StgValue>
</operation>

<operation id="1912" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1869 %select_ln346_623 = select i1 %or_ln346_623, i16 %select_ln346_752, i16 %p_Val2_2459

]]></Node>
<StgValue><ssdm name="select_ln346_623"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1913" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:75 %h_newstate_53_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_53_read

]]></Node>
<StgValue><ssdm name="h_newstate_53_read_2"/></StgValue>
</operation>

<operation id="1914" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:76 %h_newstate_52_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_52_read

]]></Node>
<StgValue><ssdm name="h_newstate_52_read_2"/></StgValue>
</operation>

<operation id="1915" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:184 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319"/></StgValue>
</operation>

<operation id="1916" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:185 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320"/></StgValue>
</operation>

<operation id="1917" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:248 %p_Val2_2460 = select i1 %reset_state_read, i33 %h_newstate_52_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319

]]></Node>
<StgValue><ssdm name="p_Val2_2460"/></StgValue>
</operation>

<operation id="1918" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:249 %p_Val2_2463 = select i1 %reset_state_read, i33 %h_newstate_53_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320

]]></Node>
<StgValue><ssdm name="p_Val2_2463"/></StgValue>
</operation>

<operation id="1919" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1839 %qh_state_V_addr_113 = getelementptr i16 %qh_state_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_113"/></StgValue>
</operation>

<operation id="1920" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1840 %store_ln455 = store i16 %select_ln346_622, i6 %qh_state_V_addr_113

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1921" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1870 %qh_state_V_addr_114 = getelementptr i16 %qh_state_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_114"/></StgValue>
</operation>

<operation id="1922" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1871 %store_ln455 = store i16 %select_ln346_623, i6 %qh_state_V_addr_114

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1923" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1872 %p_Result_5127 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5127"/></StgValue>
</operation>

<operation id="1924" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1873 %p_Val2_2461 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2460, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2461"/></StgValue>
</operation>

<operation id="1925" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1874 %p_Result_4857 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4857"/></StgValue>
</operation>

<operation id="1926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1875 %p_Result_5128 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5128"/></StgValue>
</operation>

<operation id="1927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1876 %trunc_ln828_431 = trunc i33 %p_Val2_2460

]]></Node>
<StgValue><ssdm name="trunc_ln828_431"/></StgValue>
</operation>

<operation id="1928" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1877 %r_431 = icmp_ne  i15 %trunc_ln828_431, i15 0

]]></Node>
<StgValue><ssdm name="r_431"/></StgValue>
</operation>

<operation id="1929" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1878 %p_Result_5129 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5129"/></StgValue>
</operation>

<operation id="1930" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1879 %or_ln374_431 = or i1 %p_Result_4857, i1 %r_431

]]></Node>
<StgValue><ssdm name="or_ln374_431"/></StgValue>
</operation>

<operation id="1931" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1880 %and_ln374_686 = and i1 %or_ln374_431, i1 %p_Result_5128

]]></Node>
<StgValue><ssdm name="and_ln374_686"/></StgValue>
</operation>

<operation id="1932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1881 %zext_ln377_686 = zext i1 %and_ln374_686

]]></Node>
<StgValue><ssdm name="zext_ln377_686"/></StgValue>
</operation>

<operation id="1933" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1882 %p_Val2_2462 = add i16 %p_Val2_2461, i16 %zext_ln377_686

]]></Node>
<StgValue><ssdm name="p_Val2_2462"/></StgValue>
</operation>

<operation id="1934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1883 %p_Result_5130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2462, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5130"/></StgValue>
</operation>

<operation id="1935" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1884 %xor_ln896_1061 = xor i1 %p_Result_5130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1061"/></StgValue>
</operation>

<operation id="1936" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1885 %carry_869 = and i1 %p_Result_5129, i1 %xor_ln896_1061

]]></Node>
<StgValue><ssdm name="carry_869"/></StgValue>
</operation>

<operation id="1937" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1886 %Range1_all_zeros_685 = xor i1 %p_Result_5127, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_685"/></StgValue>
</operation>

<operation id="1938" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1887 %deleted_zeros_685 = select i1 %carry_869, i1 %p_Result_5127, i1 %Range1_all_zeros_685

]]></Node>
<StgValue><ssdm name="deleted_zeros_685"/></StgValue>
</operation>

<operation id="1939" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1888 %deleted_ones_432 = select i1 %carry_869, i1 %Range1_all_zeros_685, i1 %p_Result_5127

]]></Node>
<StgValue><ssdm name="deleted_ones_432"/></StgValue>
</operation>

<operation id="1940" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1889 %xor_ln891_305 = xor i1 %p_Result_5129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_305"/></StgValue>
</operation>

<operation id="1941" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1890 %or_ln891_305 = or i1 %p_Result_5130, i1 %xor_ln891_305

]]></Node>
<StgValue><ssdm name="or_ln891_305"/></StgValue>
</operation>

<operation id="1942" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1891 %xor_ln895_753 = xor i1 %deleted_zeros_685, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_753"/></StgValue>
</operation>

<operation id="1943" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1892 %or_ln895_624 = or i1 %p_Result_5130, i1 %xor_ln895_753

]]></Node>
<StgValue><ssdm name="or_ln895_624"/></StgValue>
</operation>

<operation id="1944" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1893 %overflow_624 = and i1 %or_ln895_624, i1 %Range1_all_zeros_685

]]></Node>
<StgValue><ssdm name="overflow_624"/></StgValue>
</operation>

<operation id="1945" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1894 %xor_ln896_1062 = xor i1 %deleted_ones_432, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1062"/></StgValue>
</operation>

<operation id="1946" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1895 %or_ln896_624 = or i1 %xor_ln896_1061, i1 %xor_ln896_1062

]]></Node>
<StgValue><ssdm name="or_ln896_624"/></StgValue>
</operation>

<operation id="1947" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1896 %and_ln896_614 = and i1 %or_ln891_305, i1 %or_ln896_624

]]></Node>
<StgValue><ssdm name="and_ln896_614"/></StgValue>
</operation>

<operation id="1948" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1897 %underflow_624 = and i1 %and_ln896_614, i1 %p_Result_5127

]]></Node>
<StgValue><ssdm name="underflow_624"/></StgValue>
</operation>

<operation id="1949" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1898 %select_ln346_753 = select i1 %overflow_624, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_753"/></StgValue>
</operation>

<operation id="1950" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1899 %or_ln346_624 = or i1 %overflow_624, i1 %underflow_624

]]></Node>
<StgValue><ssdm name="or_ln346_624"/></StgValue>
</operation>

<operation id="1951" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1900 %select_ln346_624 = select i1 %or_ln346_624, i16 %select_ln346_753, i16 %p_Val2_2462

]]></Node>
<StgValue><ssdm name="select_ln346_624"/></StgValue>
</operation>

<operation id="1952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1903 %p_Result_5131 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5131"/></StgValue>
</operation>

<operation id="1953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1904 %p_Val2_2464 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2463, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2464"/></StgValue>
</operation>

<operation id="1954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1905 %p_Result_4862 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4862"/></StgValue>
</operation>

<operation id="1955" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1906 %p_Result_5132 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5132"/></StgValue>
</operation>

<operation id="1956" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1907 %trunc_ln828_432 = trunc i33 %p_Val2_2463

]]></Node>
<StgValue><ssdm name="trunc_ln828_432"/></StgValue>
</operation>

<operation id="1957" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1908 %r_432 = icmp_ne  i15 %trunc_ln828_432, i15 0

]]></Node>
<StgValue><ssdm name="r_432"/></StgValue>
</operation>

<operation id="1958" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1909 %p_Result_5133 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5133"/></StgValue>
</operation>

<operation id="1959" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1910 %or_ln374_432 = or i1 %p_Result_4862, i1 %r_432

]]></Node>
<StgValue><ssdm name="or_ln374_432"/></StgValue>
</operation>

<operation id="1960" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1911 %and_ln374_687 = and i1 %or_ln374_432, i1 %p_Result_5132

]]></Node>
<StgValue><ssdm name="and_ln374_687"/></StgValue>
</operation>

<operation id="1961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1912 %zext_ln377_687 = zext i1 %and_ln374_687

]]></Node>
<StgValue><ssdm name="zext_ln377_687"/></StgValue>
</operation>

<operation id="1962" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1913 %p_Val2_2465 = add i16 %p_Val2_2464, i16 %zext_ln377_687

]]></Node>
<StgValue><ssdm name="p_Val2_2465"/></StgValue>
</operation>

<operation id="1963" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1914 %p_Result_5134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2465, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5134"/></StgValue>
</operation>

<operation id="1964" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1915 %xor_ln896_1063 = xor i1 %p_Result_5134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1063"/></StgValue>
</operation>

<operation id="1965" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1916 %carry_871 = and i1 %p_Result_5133, i1 %xor_ln896_1063

]]></Node>
<StgValue><ssdm name="carry_871"/></StgValue>
</operation>

<operation id="1966" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1917 %Range1_all_zeros_686 = xor i1 %p_Result_5131, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_686"/></StgValue>
</operation>

<operation id="1967" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1918 %deleted_zeros_686 = select i1 %carry_871, i1 %p_Result_5131, i1 %Range1_all_zeros_686

]]></Node>
<StgValue><ssdm name="deleted_zeros_686"/></StgValue>
</operation>

<operation id="1968" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1919 %deleted_ones_433 = select i1 %carry_871, i1 %Range1_all_zeros_686, i1 %p_Result_5131

]]></Node>
<StgValue><ssdm name="deleted_ones_433"/></StgValue>
</operation>

<operation id="1969" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1920 %xor_ln891_306 = xor i1 %p_Result_5133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_306"/></StgValue>
</operation>

<operation id="1970" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1921 %or_ln891_306 = or i1 %p_Result_5134, i1 %xor_ln891_306

]]></Node>
<StgValue><ssdm name="or_ln891_306"/></StgValue>
</operation>

<operation id="1971" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1922 %xor_ln895_754 = xor i1 %deleted_zeros_686, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_754"/></StgValue>
</operation>

<operation id="1972" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1923 %or_ln895_625 = or i1 %p_Result_5134, i1 %xor_ln895_754

]]></Node>
<StgValue><ssdm name="or_ln895_625"/></StgValue>
</operation>

<operation id="1973" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1924 %overflow_625 = and i1 %or_ln895_625, i1 %Range1_all_zeros_686

]]></Node>
<StgValue><ssdm name="overflow_625"/></StgValue>
</operation>

<operation id="1974" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1925 %xor_ln896_1064 = xor i1 %deleted_ones_433, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1064"/></StgValue>
</operation>

<operation id="1975" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1926 %or_ln896_625 = or i1 %xor_ln896_1063, i1 %xor_ln896_1064

]]></Node>
<StgValue><ssdm name="or_ln896_625"/></StgValue>
</operation>

<operation id="1976" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1927 %and_ln896_616 = and i1 %or_ln891_306, i1 %or_ln896_625

]]></Node>
<StgValue><ssdm name="and_ln896_616"/></StgValue>
</operation>

<operation id="1977" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1928 %underflow_625 = and i1 %and_ln896_616, i1 %p_Result_5131

]]></Node>
<StgValue><ssdm name="underflow_625"/></StgValue>
</operation>

<operation id="1978" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1929 %select_ln346_754 = select i1 %overflow_625, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_754"/></StgValue>
</operation>

<operation id="1979" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1930 %or_ln346_625 = or i1 %overflow_625, i1 %underflow_625

]]></Node>
<StgValue><ssdm name="or_ln346_625"/></StgValue>
</operation>

<operation id="1980" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1931 %select_ln346_625 = select i1 %or_ln346_625, i16 %select_ln346_754, i16 %p_Val2_2465

]]></Node>
<StgValue><ssdm name="select_ln346_625"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:73 %h_newstate_55_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_55_read

]]></Node>
<StgValue><ssdm name="h_newstate_55_read_2"/></StgValue>
</operation>

<operation id="1982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:74 %h_newstate_54_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_54_read

]]></Node>
<StgValue><ssdm name="h_newstate_54_read_2"/></StgValue>
</operation>

<operation id="1983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:186 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321"/></StgValue>
</operation>

<operation id="1984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:187 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322"/></StgValue>
</operation>

<operation id="1985" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:250 %p_Val2_2466 = select i1 %reset_state_read, i33 %h_newstate_54_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321

]]></Node>
<StgValue><ssdm name="p_Val2_2466"/></StgValue>
</operation>

<operation id="1986" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:251 %p_Val2_2469 = select i1 %reset_state_read, i33 %h_newstate_55_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322

]]></Node>
<StgValue><ssdm name="p_Val2_2469"/></StgValue>
</operation>

<operation id="1987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1901 %qh_state_V_addr_115 = getelementptr i16 %qh_state_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_115"/></StgValue>
</operation>

<operation id="1988" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1902 %store_ln455 = store i16 %select_ln346_624, i6 %qh_state_V_addr_115

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1932 %qh_state_V_addr_116 = getelementptr i16 %qh_state_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_116"/></StgValue>
</operation>

<operation id="1990" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1933 %store_ln455 = store i16 %select_ln346_625, i6 %qh_state_V_addr_116

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="1991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1934 %p_Result_5135 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5135"/></StgValue>
</operation>

<operation id="1992" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1935 %p_Val2_2467 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2466, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2467"/></StgValue>
</operation>

<operation id="1993" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1936 %p_Result_4867 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4867"/></StgValue>
</operation>

<operation id="1994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1937 %p_Result_5136 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5136"/></StgValue>
</operation>

<operation id="1995" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1938 %trunc_ln828_433 = trunc i33 %p_Val2_2466

]]></Node>
<StgValue><ssdm name="trunc_ln828_433"/></StgValue>
</operation>

<operation id="1996" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1939 %r_433 = icmp_ne  i15 %trunc_ln828_433, i15 0

]]></Node>
<StgValue><ssdm name="r_433"/></StgValue>
</operation>

<operation id="1997" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1940 %p_Result_5137 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5137"/></StgValue>
</operation>

<operation id="1998" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1941 %or_ln374_433 = or i1 %p_Result_4867, i1 %r_433

]]></Node>
<StgValue><ssdm name="or_ln374_433"/></StgValue>
</operation>

<operation id="1999" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1942 %and_ln374_688 = and i1 %or_ln374_433, i1 %p_Result_5136

]]></Node>
<StgValue><ssdm name="and_ln374_688"/></StgValue>
</operation>

<operation id="2000" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1943 %zext_ln377_688 = zext i1 %and_ln374_688

]]></Node>
<StgValue><ssdm name="zext_ln377_688"/></StgValue>
</operation>

<operation id="2001" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1944 %p_Val2_2468 = add i16 %p_Val2_2467, i16 %zext_ln377_688

]]></Node>
<StgValue><ssdm name="p_Val2_2468"/></StgValue>
</operation>

<operation id="2002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1945 %p_Result_5138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2468, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5138"/></StgValue>
</operation>

<operation id="2003" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1946 %xor_ln896_1065 = xor i1 %p_Result_5138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1065"/></StgValue>
</operation>

<operation id="2004" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1947 %carry_873 = and i1 %p_Result_5137, i1 %xor_ln896_1065

]]></Node>
<StgValue><ssdm name="carry_873"/></StgValue>
</operation>

<operation id="2005" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1948 %Range1_all_zeros_687 = xor i1 %p_Result_5135, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_687"/></StgValue>
</operation>

<operation id="2006" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1949 %deleted_zeros_687 = select i1 %carry_873, i1 %p_Result_5135, i1 %Range1_all_zeros_687

]]></Node>
<StgValue><ssdm name="deleted_zeros_687"/></StgValue>
</operation>

<operation id="2007" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1950 %deleted_ones_434 = select i1 %carry_873, i1 %Range1_all_zeros_687, i1 %p_Result_5135

]]></Node>
<StgValue><ssdm name="deleted_ones_434"/></StgValue>
</operation>

<operation id="2008" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1951 %xor_ln891_307 = xor i1 %p_Result_5137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_307"/></StgValue>
</operation>

<operation id="2009" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1952 %or_ln891_307 = or i1 %p_Result_5138, i1 %xor_ln891_307

]]></Node>
<StgValue><ssdm name="or_ln891_307"/></StgValue>
</operation>

<operation id="2010" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1953 %xor_ln895_755 = xor i1 %deleted_zeros_687, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_755"/></StgValue>
</operation>

<operation id="2011" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1954 %or_ln895_626 = or i1 %p_Result_5138, i1 %xor_ln895_755

]]></Node>
<StgValue><ssdm name="or_ln895_626"/></StgValue>
</operation>

<operation id="2012" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1955 %overflow_626 = and i1 %or_ln895_626, i1 %Range1_all_zeros_687

]]></Node>
<StgValue><ssdm name="overflow_626"/></StgValue>
</operation>

<operation id="2013" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1956 %xor_ln896_1066 = xor i1 %deleted_ones_434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1066"/></StgValue>
</operation>

<operation id="2014" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1957 %or_ln896_626 = or i1 %xor_ln896_1065, i1 %xor_ln896_1066

]]></Node>
<StgValue><ssdm name="or_ln896_626"/></StgValue>
</operation>

<operation id="2015" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1958 %and_ln896_618 = and i1 %or_ln891_307, i1 %or_ln896_626

]]></Node>
<StgValue><ssdm name="and_ln896_618"/></StgValue>
</operation>

<operation id="2016" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1959 %underflow_626 = and i1 %and_ln896_618, i1 %p_Result_5135

]]></Node>
<StgValue><ssdm name="underflow_626"/></StgValue>
</operation>

<operation id="2017" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1960 %select_ln346_755 = select i1 %overflow_626, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_755"/></StgValue>
</operation>

<operation id="2018" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1961 %or_ln346_626 = or i1 %overflow_626, i1 %underflow_626

]]></Node>
<StgValue><ssdm name="or_ln346_626"/></StgValue>
</operation>

<operation id="2019" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1962 %select_ln346_626 = select i1 %or_ln346_626, i16 %select_ln346_755, i16 %p_Val2_2468

]]></Node>
<StgValue><ssdm name="select_ln346_626"/></StgValue>
</operation>

<operation id="2020" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1965 %p_Result_5139 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5139"/></StgValue>
</operation>

<operation id="2021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1966 %p_Val2_2470 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2469, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2470"/></StgValue>
</operation>

<operation id="2022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1967 %p_Result_4872 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4872"/></StgValue>
</operation>

<operation id="2023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1968 %p_Result_5140 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5140"/></StgValue>
</operation>

<operation id="2024" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:1969 %trunc_ln828_434 = trunc i33 %p_Val2_2469

]]></Node>
<StgValue><ssdm name="trunc_ln828_434"/></StgValue>
</operation>

<operation id="2025" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1970 %r_434 = icmp_ne  i15 %trunc_ln828_434, i15 0

]]></Node>
<StgValue><ssdm name="r_434"/></StgValue>
</operation>

<operation id="2026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1971 %p_Result_5141 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5141"/></StgValue>
</operation>

<operation id="2027" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1972 %or_ln374_434 = or i1 %p_Result_4872, i1 %r_434

]]></Node>
<StgValue><ssdm name="or_ln374_434"/></StgValue>
</operation>

<operation id="2028" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1973 %and_ln374_689 = and i1 %or_ln374_434, i1 %p_Result_5140

]]></Node>
<StgValue><ssdm name="and_ln374_689"/></StgValue>
</operation>

<operation id="2029" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1974 %zext_ln377_689 = zext i1 %and_ln374_689

]]></Node>
<StgValue><ssdm name="zext_ln377_689"/></StgValue>
</operation>

<operation id="2030" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1975 %p_Val2_2471 = add i16 %p_Val2_2470, i16 %zext_ln377_689

]]></Node>
<StgValue><ssdm name="p_Val2_2471"/></StgValue>
</operation>

<operation id="2031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1976 %p_Result_5142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2471, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5142"/></StgValue>
</operation>

<operation id="2032" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1977 %xor_ln896_1067 = xor i1 %p_Result_5142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1067"/></StgValue>
</operation>

<operation id="2033" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1978 %carry_875 = and i1 %p_Result_5141, i1 %xor_ln896_1067

]]></Node>
<StgValue><ssdm name="carry_875"/></StgValue>
</operation>

<operation id="2034" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1979 %Range1_all_zeros_688 = xor i1 %p_Result_5139, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_688"/></StgValue>
</operation>

<operation id="2035" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1980 %deleted_zeros_688 = select i1 %carry_875, i1 %p_Result_5139, i1 %Range1_all_zeros_688

]]></Node>
<StgValue><ssdm name="deleted_zeros_688"/></StgValue>
</operation>

<operation id="2036" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1981 %deleted_ones_435 = select i1 %carry_875, i1 %Range1_all_zeros_688, i1 %p_Result_5139

]]></Node>
<StgValue><ssdm name="deleted_ones_435"/></StgValue>
</operation>

<operation id="2037" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1982 %xor_ln891_308 = xor i1 %p_Result_5141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_308"/></StgValue>
</operation>

<operation id="2038" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1983 %or_ln891_308 = or i1 %p_Result_5142, i1 %xor_ln891_308

]]></Node>
<StgValue><ssdm name="or_ln891_308"/></StgValue>
</operation>

<operation id="2039" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1984 %xor_ln895_756 = xor i1 %deleted_zeros_688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_756"/></StgValue>
</operation>

<operation id="2040" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1985 %or_ln895_627 = or i1 %p_Result_5142, i1 %xor_ln895_756

]]></Node>
<StgValue><ssdm name="or_ln895_627"/></StgValue>
</operation>

<operation id="2041" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1986 %overflow_627 = and i1 %or_ln895_627, i1 %Range1_all_zeros_688

]]></Node>
<StgValue><ssdm name="overflow_627"/></StgValue>
</operation>

<operation id="2042" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1987 %xor_ln896_1068 = xor i1 %deleted_ones_435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1068"/></StgValue>
</operation>

<operation id="2043" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1988 %or_ln896_627 = or i1 %xor_ln896_1067, i1 %xor_ln896_1068

]]></Node>
<StgValue><ssdm name="or_ln896_627"/></StgValue>
</operation>

<operation id="2044" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1989 %and_ln896_620 = and i1 %or_ln891_308, i1 %or_ln896_627

]]></Node>
<StgValue><ssdm name="and_ln896_620"/></StgValue>
</operation>

<operation id="2045" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1990 %underflow_627 = and i1 %and_ln896_620, i1 %p_Result_5139

]]></Node>
<StgValue><ssdm name="underflow_627"/></StgValue>
</operation>

<operation id="2046" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1991 %select_ln346_756 = select i1 %overflow_627, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_756"/></StgValue>
</operation>

<operation id="2047" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1992 %or_ln346_627 = or i1 %overflow_627, i1 %underflow_627

]]></Node>
<StgValue><ssdm name="or_ln346_627"/></StgValue>
</operation>

<operation id="2048" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1993 %select_ln346_627 = select i1 %or_ln346_627, i16 %select_ln346_756, i16 %p_Val2_2471

]]></Node>
<StgValue><ssdm name="select_ln346_627"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:71 %h_newstate_57_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_57_read

]]></Node>
<StgValue><ssdm name="h_newstate_57_read_2"/></StgValue>
</operation>

<operation id="2050" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:72 %h_newstate_5661_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5661_read

]]></Node>
<StgValue><ssdm name="h_newstate_5661_read_2"/></StgValue>
</operation>

<operation id="2051" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:188 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323"/></StgValue>
</operation>

<operation id="2052" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:189 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324"/></StgValue>
</operation>

<operation id="2053" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:252 %p_Val2_2472 = select i1 %reset_state_read, i33 %h_newstate_5661_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323

]]></Node>
<StgValue><ssdm name="p_Val2_2472"/></StgValue>
</operation>

<operation id="2054" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:253 %p_Val2_2475 = select i1 %reset_state_read, i33 %h_newstate_57_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324

]]></Node>
<StgValue><ssdm name="p_Val2_2475"/></StgValue>
</operation>

<operation id="2055" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1963 %qh_state_V_addr_117 = getelementptr i16 %qh_state_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_117"/></StgValue>
</operation>

<operation id="2056" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1964 %store_ln455 = store i16 %select_ln346_626, i6 %qh_state_V_addr_117

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2057" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1994 %qh_state_V_addr_118 = getelementptr i16 %qh_state_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_118"/></StgValue>
</operation>

<operation id="2058" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:1995 %store_ln455 = store i16 %select_ln346_627, i6 %qh_state_V_addr_118

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2059" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1996 %p_Result_5143 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5143"/></StgValue>
</operation>

<operation id="2060" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1997 %p_Val2_2473 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2472, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2473"/></StgValue>
</operation>

<operation id="2061" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1998 %p_Result_4877 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4877"/></StgValue>
</operation>

<operation id="2062" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:1999 %p_Result_5144 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5144"/></StgValue>
</operation>

<operation id="2063" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2000 %trunc_ln828_435 = trunc i33 %p_Val2_2472

]]></Node>
<StgValue><ssdm name="trunc_ln828_435"/></StgValue>
</operation>

<operation id="2064" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2001 %r_435 = icmp_ne  i15 %trunc_ln828_435, i15 0

]]></Node>
<StgValue><ssdm name="r_435"/></StgValue>
</operation>

<operation id="2065" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2002 %p_Result_5145 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5145"/></StgValue>
</operation>

<operation id="2066" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2003 %or_ln374_435 = or i1 %p_Result_4877, i1 %r_435

]]></Node>
<StgValue><ssdm name="or_ln374_435"/></StgValue>
</operation>

<operation id="2067" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2004 %and_ln374_690 = and i1 %or_ln374_435, i1 %p_Result_5144

]]></Node>
<StgValue><ssdm name="and_ln374_690"/></StgValue>
</operation>

<operation id="2068" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2005 %zext_ln377_690 = zext i1 %and_ln374_690

]]></Node>
<StgValue><ssdm name="zext_ln377_690"/></StgValue>
</operation>

<operation id="2069" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2006 %p_Val2_2474 = add i16 %p_Val2_2473, i16 %zext_ln377_690

]]></Node>
<StgValue><ssdm name="p_Val2_2474"/></StgValue>
</operation>

<operation id="2070" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2007 %p_Result_5146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2474, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5146"/></StgValue>
</operation>

<operation id="2071" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2008 %xor_ln896_1069 = xor i1 %p_Result_5146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1069"/></StgValue>
</operation>

<operation id="2072" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2009 %carry_877 = and i1 %p_Result_5145, i1 %xor_ln896_1069

]]></Node>
<StgValue><ssdm name="carry_877"/></StgValue>
</operation>

<operation id="2073" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2010 %Range1_all_zeros_689 = xor i1 %p_Result_5143, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_689"/></StgValue>
</operation>

<operation id="2074" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2011 %deleted_zeros_689 = select i1 %carry_877, i1 %p_Result_5143, i1 %Range1_all_zeros_689

]]></Node>
<StgValue><ssdm name="deleted_zeros_689"/></StgValue>
</operation>

<operation id="2075" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2012 %deleted_ones_436 = select i1 %carry_877, i1 %Range1_all_zeros_689, i1 %p_Result_5143

]]></Node>
<StgValue><ssdm name="deleted_ones_436"/></StgValue>
</operation>

<operation id="2076" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2013 %xor_ln891_309 = xor i1 %p_Result_5145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_309"/></StgValue>
</operation>

<operation id="2077" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2014 %or_ln891_309 = or i1 %p_Result_5146, i1 %xor_ln891_309

]]></Node>
<StgValue><ssdm name="or_ln891_309"/></StgValue>
</operation>

<operation id="2078" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2015 %xor_ln895_757 = xor i1 %deleted_zeros_689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_757"/></StgValue>
</operation>

<operation id="2079" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2016 %or_ln895_628 = or i1 %p_Result_5146, i1 %xor_ln895_757

]]></Node>
<StgValue><ssdm name="or_ln895_628"/></StgValue>
</operation>

<operation id="2080" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2017 %overflow_628 = and i1 %or_ln895_628, i1 %Range1_all_zeros_689

]]></Node>
<StgValue><ssdm name="overflow_628"/></StgValue>
</operation>

<operation id="2081" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2018 %xor_ln896_1070 = xor i1 %deleted_ones_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1070"/></StgValue>
</operation>

<operation id="2082" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2019 %or_ln896_628 = or i1 %xor_ln896_1069, i1 %xor_ln896_1070

]]></Node>
<StgValue><ssdm name="or_ln896_628"/></StgValue>
</operation>

<operation id="2083" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2020 %and_ln896_622 = and i1 %or_ln891_309, i1 %or_ln896_628

]]></Node>
<StgValue><ssdm name="and_ln896_622"/></StgValue>
</operation>

<operation id="2084" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2021 %underflow_628 = and i1 %and_ln896_622, i1 %p_Result_5143

]]></Node>
<StgValue><ssdm name="underflow_628"/></StgValue>
</operation>

<operation id="2085" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2022 %select_ln346_757 = select i1 %overflow_628, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_757"/></StgValue>
</operation>

<operation id="2086" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2023 %or_ln346_628 = or i1 %overflow_628, i1 %underflow_628

]]></Node>
<StgValue><ssdm name="or_ln346_628"/></StgValue>
</operation>

<operation id="2087" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2024 %select_ln346_628 = select i1 %or_ln346_628, i16 %select_ln346_757, i16 %p_Val2_2474

]]></Node>
<StgValue><ssdm name="select_ln346_628"/></StgValue>
</operation>

<operation id="2088" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2027 %p_Result_5147 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5147"/></StgValue>
</operation>

<operation id="2089" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2028 %p_Val2_2476 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2475, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2476"/></StgValue>
</operation>

<operation id="2090" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2029 %p_Result_4882 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4882"/></StgValue>
</operation>

<operation id="2091" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2030 %p_Result_5148 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5148"/></StgValue>
</operation>

<operation id="2092" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2031 %trunc_ln828_436 = trunc i33 %p_Val2_2475

]]></Node>
<StgValue><ssdm name="trunc_ln828_436"/></StgValue>
</operation>

<operation id="2093" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2032 %r_436 = icmp_ne  i15 %trunc_ln828_436, i15 0

]]></Node>
<StgValue><ssdm name="r_436"/></StgValue>
</operation>

<operation id="2094" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2033 %p_Result_5149 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5149"/></StgValue>
</operation>

<operation id="2095" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2034 %or_ln374_436 = or i1 %p_Result_4882, i1 %r_436

]]></Node>
<StgValue><ssdm name="or_ln374_436"/></StgValue>
</operation>

<operation id="2096" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2035 %and_ln374_691 = and i1 %or_ln374_436, i1 %p_Result_5148

]]></Node>
<StgValue><ssdm name="and_ln374_691"/></StgValue>
</operation>

<operation id="2097" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2036 %zext_ln377_691 = zext i1 %and_ln374_691

]]></Node>
<StgValue><ssdm name="zext_ln377_691"/></StgValue>
</operation>

<operation id="2098" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2037 %p_Val2_2477 = add i16 %p_Val2_2476, i16 %zext_ln377_691

]]></Node>
<StgValue><ssdm name="p_Val2_2477"/></StgValue>
</operation>

<operation id="2099" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2038 %p_Result_5150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2477, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5150"/></StgValue>
</operation>

<operation id="2100" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2039 %xor_ln896_1071 = xor i1 %p_Result_5150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1071"/></StgValue>
</operation>

<operation id="2101" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2040 %carry_879 = and i1 %p_Result_5149, i1 %xor_ln896_1071

]]></Node>
<StgValue><ssdm name="carry_879"/></StgValue>
</operation>

<operation id="2102" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2041 %Range1_all_zeros_690 = xor i1 %p_Result_5147, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_690"/></StgValue>
</operation>

<operation id="2103" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2042 %deleted_zeros_690 = select i1 %carry_879, i1 %p_Result_5147, i1 %Range1_all_zeros_690

]]></Node>
<StgValue><ssdm name="deleted_zeros_690"/></StgValue>
</operation>

<operation id="2104" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2043 %deleted_ones_437 = select i1 %carry_879, i1 %Range1_all_zeros_690, i1 %p_Result_5147

]]></Node>
<StgValue><ssdm name="deleted_ones_437"/></StgValue>
</operation>

<operation id="2105" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2044 %xor_ln891_310 = xor i1 %p_Result_5149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_310"/></StgValue>
</operation>

<operation id="2106" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2045 %or_ln891_310 = or i1 %p_Result_5150, i1 %xor_ln891_310

]]></Node>
<StgValue><ssdm name="or_ln891_310"/></StgValue>
</operation>

<operation id="2107" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2046 %xor_ln895_758 = xor i1 %deleted_zeros_690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_758"/></StgValue>
</operation>

<operation id="2108" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2047 %or_ln895_629 = or i1 %p_Result_5150, i1 %xor_ln895_758

]]></Node>
<StgValue><ssdm name="or_ln895_629"/></StgValue>
</operation>

<operation id="2109" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2048 %overflow_629 = and i1 %or_ln895_629, i1 %Range1_all_zeros_690

]]></Node>
<StgValue><ssdm name="overflow_629"/></StgValue>
</operation>

<operation id="2110" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2049 %xor_ln896_1072 = xor i1 %deleted_ones_437, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1072"/></StgValue>
</operation>

<operation id="2111" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2050 %or_ln896_629 = or i1 %xor_ln896_1071, i1 %xor_ln896_1072

]]></Node>
<StgValue><ssdm name="or_ln896_629"/></StgValue>
</operation>

<operation id="2112" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2051 %and_ln896_624 = and i1 %or_ln891_310, i1 %or_ln896_629

]]></Node>
<StgValue><ssdm name="and_ln896_624"/></StgValue>
</operation>

<operation id="2113" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2052 %underflow_629 = and i1 %and_ln896_624, i1 %p_Result_5147

]]></Node>
<StgValue><ssdm name="underflow_629"/></StgValue>
</operation>

<operation id="2114" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2053 %select_ln346_758 = select i1 %overflow_629, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_758"/></StgValue>
</operation>

<operation id="2115" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2054 %or_ln346_629 = or i1 %overflow_629, i1 %underflow_629

]]></Node>
<StgValue><ssdm name="or_ln346_629"/></StgValue>
</operation>

<operation id="2116" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2055 %select_ln346_629 = select i1 %or_ln346_629, i16 %select_ln346_758, i16 %p_Val2_2477

]]></Node>
<StgValue><ssdm name="select_ln346_629"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2117" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:69 %h_newstate_59_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_59_read

]]></Node>
<StgValue><ssdm name="h_newstate_59_read_2"/></StgValue>
</operation>

<operation id="2118" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:70 %h_newstate_58_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_58_read

]]></Node>
<StgValue><ssdm name="h_newstate_58_read_2"/></StgValue>
</operation>

<operation id="2119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:190 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325"/></StgValue>
</operation>

<operation id="2120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:191 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326"/></StgValue>
</operation>

<operation id="2121" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:254 %p_Val2_2478 = select i1 %reset_state_read, i33 %h_newstate_58_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325

]]></Node>
<StgValue><ssdm name="p_Val2_2478"/></StgValue>
</operation>

<operation id="2122" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:255 %p_Val2_2481 = select i1 %reset_state_read, i33 %h_newstate_59_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326

]]></Node>
<StgValue><ssdm name="p_Val2_2481"/></StgValue>
</operation>

<operation id="2123" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2025 %qh_state_V_addr_119 = getelementptr i16 %qh_state_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_119"/></StgValue>
</operation>

<operation id="2124" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2026 %store_ln455 = store i16 %select_ln346_628, i6 %qh_state_V_addr_119

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2125" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2056 %qh_state_V_addr_120 = getelementptr i16 %qh_state_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_120"/></StgValue>
</operation>

<operation id="2126" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2057 %store_ln455 = store i16 %select_ln346_629, i6 %qh_state_V_addr_120

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2127" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2058 %p_Result_5151 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5151"/></StgValue>
</operation>

<operation id="2128" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2059 %p_Val2_2479 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2478, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2479"/></StgValue>
</operation>

<operation id="2129" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2060 %p_Result_4887 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4887"/></StgValue>
</operation>

<operation id="2130" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2061 %p_Result_5152 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5152"/></StgValue>
</operation>

<operation id="2131" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2062 %trunc_ln828_437 = trunc i33 %p_Val2_2478

]]></Node>
<StgValue><ssdm name="trunc_ln828_437"/></StgValue>
</operation>

<operation id="2132" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2063 %r_437 = icmp_ne  i15 %trunc_ln828_437, i15 0

]]></Node>
<StgValue><ssdm name="r_437"/></StgValue>
</operation>

<operation id="2133" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2064 %p_Result_5153 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5153"/></StgValue>
</operation>

<operation id="2134" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2065 %or_ln374_437 = or i1 %p_Result_4887, i1 %r_437

]]></Node>
<StgValue><ssdm name="or_ln374_437"/></StgValue>
</operation>

<operation id="2135" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2066 %and_ln374_692 = and i1 %or_ln374_437, i1 %p_Result_5152

]]></Node>
<StgValue><ssdm name="and_ln374_692"/></StgValue>
</operation>

<operation id="2136" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2067 %zext_ln377_692 = zext i1 %and_ln374_692

]]></Node>
<StgValue><ssdm name="zext_ln377_692"/></StgValue>
</operation>

<operation id="2137" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2068 %p_Val2_2480 = add i16 %p_Val2_2479, i16 %zext_ln377_692

]]></Node>
<StgValue><ssdm name="p_Val2_2480"/></StgValue>
</operation>

<operation id="2138" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2069 %p_Result_5154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2480, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5154"/></StgValue>
</operation>

<operation id="2139" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2070 %xor_ln896_1073 = xor i1 %p_Result_5154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1073"/></StgValue>
</operation>

<operation id="2140" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2071 %carry_881 = and i1 %p_Result_5153, i1 %xor_ln896_1073

]]></Node>
<StgValue><ssdm name="carry_881"/></StgValue>
</operation>

<operation id="2141" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2072 %Range1_all_zeros_691 = xor i1 %p_Result_5151, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_691"/></StgValue>
</operation>

<operation id="2142" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2073 %deleted_zeros_691 = select i1 %carry_881, i1 %p_Result_5151, i1 %Range1_all_zeros_691

]]></Node>
<StgValue><ssdm name="deleted_zeros_691"/></StgValue>
</operation>

<operation id="2143" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2074 %deleted_ones_438 = select i1 %carry_881, i1 %Range1_all_zeros_691, i1 %p_Result_5151

]]></Node>
<StgValue><ssdm name="deleted_ones_438"/></StgValue>
</operation>

<operation id="2144" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2075 %xor_ln891_311 = xor i1 %p_Result_5153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_311"/></StgValue>
</operation>

<operation id="2145" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2076 %or_ln891_311 = or i1 %p_Result_5154, i1 %xor_ln891_311

]]></Node>
<StgValue><ssdm name="or_ln891_311"/></StgValue>
</operation>

<operation id="2146" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2077 %xor_ln895_759 = xor i1 %deleted_zeros_691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_759"/></StgValue>
</operation>

<operation id="2147" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2078 %or_ln895_630 = or i1 %p_Result_5154, i1 %xor_ln895_759

]]></Node>
<StgValue><ssdm name="or_ln895_630"/></StgValue>
</operation>

<operation id="2148" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2079 %overflow_630 = and i1 %or_ln895_630, i1 %Range1_all_zeros_691

]]></Node>
<StgValue><ssdm name="overflow_630"/></StgValue>
</operation>

<operation id="2149" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2080 %xor_ln896_1074 = xor i1 %deleted_ones_438, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1074"/></StgValue>
</operation>

<operation id="2150" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2081 %or_ln896_630 = or i1 %xor_ln896_1073, i1 %xor_ln896_1074

]]></Node>
<StgValue><ssdm name="or_ln896_630"/></StgValue>
</operation>

<operation id="2151" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2082 %and_ln896_626 = and i1 %or_ln891_311, i1 %or_ln896_630

]]></Node>
<StgValue><ssdm name="and_ln896_626"/></StgValue>
</operation>

<operation id="2152" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2083 %underflow_630 = and i1 %and_ln896_626, i1 %p_Result_5151

]]></Node>
<StgValue><ssdm name="underflow_630"/></StgValue>
</operation>

<operation id="2153" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2084 %select_ln346_759 = select i1 %overflow_630, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_759"/></StgValue>
</operation>

<operation id="2154" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2085 %or_ln346_630 = or i1 %overflow_630, i1 %underflow_630

]]></Node>
<StgValue><ssdm name="or_ln346_630"/></StgValue>
</operation>

<operation id="2155" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2086 %select_ln346_630 = select i1 %or_ln346_630, i16 %select_ln346_759, i16 %p_Val2_2480

]]></Node>
<StgValue><ssdm name="select_ln346_630"/></StgValue>
</operation>

<operation id="2156" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2089 %p_Result_5155 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5155"/></StgValue>
</operation>

<operation id="2157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2090 %p_Val2_2482 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2481, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2482"/></StgValue>
</operation>

<operation id="2158" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2091 %p_Result_4892 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4892"/></StgValue>
</operation>

<operation id="2159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2092 %p_Result_5156 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5156"/></StgValue>
</operation>

<operation id="2160" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2093 %trunc_ln828_438 = trunc i33 %p_Val2_2481

]]></Node>
<StgValue><ssdm name="trunc_ln828_438"/></StgValue>
</operation>

<operation id="2161" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2094 %r_438 = icmp_ne  i15 %trunc_ln828_438, i15 0

]]></Node>
<StgValue><ssdm name="r_438"/></StgValue>
</operation>

<operation id="2162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2095 %p_Result_5157 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5157"/></StgValue>
</operation>

<operation id="2163" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2096 %or_ln374_438 = or i1 %p_Result_4892, i1 %r_438

]]></Node>
<StgValue><ssdm name="or_ln374_438"/></StgValue>
</operation>

<operation id="2164" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2097 %and_ln374_693 = and i1 %or_ln374_438, i1 %p_Result_5156

]]></Node>
<StgValue><ssdm name="and_ln374_693"/></StgValue>
</operation>

<operation id="2165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2098 %zext_ln377_693 = zext i1 %and_ln374_693

]]></Node>
<StgValue><ssdm name="zext_ln377_693"/></StgValue>
</operation>

<operation id="2166" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2099 %p_Val2_2483 = add i16 %p_Val2_2482, i16 %zext_ln377_693

]]></Node>
<StgValue><ssdm name="p_Val2_2483"/></StgValue>
</operation>

<operation id="2167" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2100 %p_Result_5158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2483, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5158"/></StgValue>
</operation>

<operation id="2168" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2101 %xor_ln896_1075 = xor i1 %p_Result_5158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1075"/></StgValue>
</operation>

<operation id="2169" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2102 %carry_883 = and i1 %p_Result_5157, i1 %xor_ln896_1075

]]></Node>
<StgValue><ssdm name="carry_883"/></StgValue>
</operation>

<operation id="2170" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2103 %Range1_all_zeros_692 = xor i1 %p_Result_5155, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_692"/></StgValue>
</operation>

<operation id="2171" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2104 %deleted_zeros_692 = select i1 %carry_883, i1 %p_Result_5155, i1 %Range1_all_zeros_692

]]></Node>
<StgValue><ssdm name="deleted_zeros_692"/></StgValue>
</operation>

<operation id="2172" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2105 %deleted_ones_439 = select i1 %carry_883, i1 %Range1_all_zeros_692, i1 %p_Result_5155

]]></Node>
<StgValue><ssdm name="deleted_ones_439"/></StgValue>
</operation>

<operation id="2173" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2106 %xor_ln891_312 = xor i1 %p_Result_5157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_312"/></StgValue>
</operation>

<operation id="2174" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2107 %or_ln891_312 = or i1 %p_Result_5158, i1 %xor_ln891_312

]]></Node>
<StgValue><ssdm name="or_ln891_312"/></StgValue>
</operation>

<operation id="2175" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2108 %xor_ln895_760 = xor i1 %deleted_zeros_692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_760"/></StgValue>
</operation>

<operation id="2176" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2109 %or_ln895_631 = or i1 %p_Result_5158, i1 %xor_ln895_760

]]></Node>
<StgValue><ssdm name="or_ln895_631"/></StgValue>
</operation>

<operation id="2177" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2110 %overflow_631 = and i1 %or_ln895_631, i1 %Range1_all_zeros_692

]]></Node>
<StgValue><ssdm name="overflow_631"/></StgValue>
</operation>

<operation id="2178" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2111 %xor_ln896_1076 = xor i1 %deleted_ones_439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1076"/></StgValue>
</operation>

<operation id="2179" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2112 %or_ln896_631 = or i1 %xor_ln896_1075, i1 %xor_ln896_1076

]]></Node>
<StgValue><ssdm name="or_ln896_631"/></StgValue>
</operation>

<operation id="2180" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2113 %and_ln896_628 = and i1 %or_ln891_312, i1 %or_ln896_631

]]></Node>
<StgValue><ssdm name="and_ln896_628"/></StgValue>
</operation>

<operation id="2181" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2114 %underflow_631 = and i1 %and_ln896_628, i1 %p_Result_5155

]]></Node>
<StgValue><ssdm name="underflow_631"/></StgValue>
</operation>

<operation id="2182" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2115 %select_ln346_760 = select i1 %overflow_631, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_760"/></StgValue>
</operation>

<operation id="2183" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2116 %or_ln346_631 = or i1 %overflow_631, i1 %underflow_631

]]></Node>
<StgValue><ssdm name="or_ln346_631"/></StgValue>
</operation>

<operation id="2184" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2117 %select_ln346_631 = select i1 %or_ln346_631, i16 %select_ln346_760, i16 %p_Val2_2483

]]></Node>
<StgValue><ssdm name="select_ln346_631"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2185" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:67 %h_newstate_61_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_61_read

]]></Node>
<StgValue><ssdm name="h_newstate_61_read_2"/></StgValue>
</operation>

<operation id="2186" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:68 %h_newstate_60_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_60_read

]]></Node>
<StgValue><ssdm name="h_newstate_60_read_2"/></StgValue>
</operation>

<operation id="2187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:192 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327"/></StgValue>
</operation>

<operation id="2188" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:193 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328"/></StgValue>
</operation>

<operation id="2189" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:256 %p_Val2_2484 = select i1 %reset_state_read, i33 %h_newstate_60_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327

]]></Node>
<StgValue><ssdm name="p_Val2_2484"/></StgValue>
</operation>

<operation id="2190" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:257 %p_Val2_2487 = select i1 %reset_state_read, i33 %h_newstate_61_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328

]]></Node>
<StgValue><ssdm name="p_Val2_2487"/></StgValue>
</operation>

<operation id="2191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2087 %qh_state_V_addr_121 = getelementptr i16 %qh_state_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_121"/></StgValue>
</operation>

<operation id="2192" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2088 %store_ln455 = store i16 %select_ln346_630, i6 %qh_state_V_addr_121

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2118 %qh_state_V_addr_122 = getelementptr i16 %qh_state_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_122"/></StgValue>
</operation>

<operation id="2194" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2119 %store_ln455 = store i16 %select_ln346_631, i6 %qh_state_V_addr_122

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2120 %p_Result_5159 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5159"/></StgValue>
</operation>

<operation id="2196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2121 %p_Val2_2485 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2484, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2485"/></StgValue>
</operation>

<operation id="2197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2122 %p_Result_4897 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4897"/></StgValue>
</operation>

<operation id="2198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2123 %p_Result_5160 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5160"/></StgValue>
</operation>

<operation id="2199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2124 %trunc_ln828_439 = trunc i33 %p_Val2_2484

]]></Node>
<StgValue><ssdm name="trunc_ln828_439"/></StgValue>
</operation>

<operation id="2200" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2125 %r_439 = icmp_ne  i15 %trunc_ln828_439, i15 0

]]></Node>
<StgValue><ssdm name="r_439"/></StgValue>
</operation>

<operation id="2201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2126 %p_Result_5161 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5161"/></StgValue>
</operation>

<operation id="2202" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2127 %or_ln374_439 = or i1 %p_Result_4897, i1 %r_439

]]></Node>
<StgValue><ssdm name="or_ln374_439"/></StgValue>
</operation>

<operation id="2203" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2128 %and_ln374_694 = and i1 %or_ln374_439, i1 %p_Result_5160

]]></Node>
<StgValue><ssdm name="and_ln374_694"/></StgValue>
</operation>

<operation id="2204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2129 %zext_ln377_694 = zext i1 %and_ln374_694

]]></Node>
<StgValue><ssdm name="zext_ln377_694"/></StgValue>
</operation>

<operation id="2205" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2130 %p_Val2_2486 = add i16 %p_Val2_2485, i16 %zext_ln377_694

]]></Node>
<StgValue><ssdm name="p_Val2_2486"/></StgValue>
</operation>

<operation id="2206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2131 %p_Result_5162 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2486, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5162"/></StgValue>
</operation>

<operation id="2207" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2132 %xor_ln896_1077 = xor i1 %p_Result_5162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1077"/></StgValue>
</operation>

<operation id="2208" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2133 %carry_885 = and i1 %p_Result_5161, i1 %xor_ln896_1077

]]></Node>
<StgValue><ssdm name="carry_885"/></StgValue>
</operation>

<operation id="2209" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2134 %Range1_all_zeros_693 = xor i1 %p_Result_5159, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_693"/></StgValue>
</operation>

<operation id="2210" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2135 %deleted_zeros_693 = select i1 %carry_885, i1 %p_Result_5159, i1 %Range1_all_zeros_693

]]></Node>
<StgValue><ssdm name="deleted_zeros_693"/></StgValue>
</operation>

<operation id="2211" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2136 %deleted_ones_440 = select i1 %carry_885, i1 %Range1_all_zeros_693, i1 %p_Result_5159

]]></Node>
<StgValue><ssdm name="deleted_ones_440"/></StgValue>
</operation>

<operation id="2212" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2137 %xor_ln891_313 = xor i1 %p_Result_5161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_313"/></StgValue>
</operation>

<operation id="2213" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2138 %or_ln891_313 = or i1 %p_Result_5162, i1 %xor_ln891_313

]]></Node>
<StgValue><ssdm name="or_ln891_313"/></StgValue>
</operation>

<operation id="2214" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2139 %xor_ln895_761 = xor i1 %deleted_zeros_693, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_761"/></StgValue>
</operation>

<operation id="2215" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2140 %or_ln895_632 = or i1 %p_Result_5162, i1 %xor_ln895_761

]]></Node>
<StgValue><ssdm name="or_ln895_632"/></StgValue>
</operation>

<operation id="2216" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2141 %overflow_632 = and i1 %or_ln895_632, i1 %Range1_all_zeros_693

]]></Node>
<StgValue><ssdm name="overflow_632"/></StgValue>
</operation>

<operation id="2217" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2142 %xor_ln896_1078 = xor i1 %deleted_ones_440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1078"/></StgValue>
</operation>

<operation id="2218" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2143 %or_ln896_632 = or i1 %xor_ln896_1077, i1 %xor_ln896_1078

]]></Node>
<StgValue><ssdm name="or_ln896_632"/></StgValue>
</operation>

<operation id="2219" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2144 %and_ln896_630 = and i1 %or_ln891_313, i1 %or_ln896_632

]]></Node>
<StgValue><ssdm name="and_ln896_630"/></StgValue>
</operation>

<operation id="2220" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2145 %underflow_632 = and i1 %and_ln896_630, i1 %p_Result_5159

]]></Node>
<StgValue><ssdm name="underflow_632"/></StgValue>
</operation>

<operation id="2221" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2146 %select_ln346_761 = select i1 %overflow_632, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_761"/></StgValue>
</operation>

<operation id="2222" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2147 %or_ln346_632 = or i1 %overflow_632, i1 %underflow_632

]]></Node>
<StgValue><ssdm name="or_ln346_632"/></StgValue>
</operation>

<operation id="2223" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2148 %select_ln346_632 = select i1 %or_ln346_632, i16 %select_ln346_761, i16 %p_Val2_2486

]]></Node>
<StgValue><ssdm name="select_ln346_632"/></StgValue>
</operation>

<operation id="2224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2151 %p_Result_5163 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5163"/></StgValue>
</operation>

<operation id="2225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2152 %p_Val2_2488 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2487, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2488"/></StgValue>
</operation>

<operation id="2226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2153 %p_Result_4902 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4902"/></StgValue>
</operation>

<operation id="2227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2154 %p_Result_5164 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5164"/></StgValue>
</operation>

<operation id="2228" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2155 %trunc_ln828_440 = trunc i33 %p_Val2_2487

]]></Node>
<StgValue><ssdm name="trunc_ln828_440"/></StgValue>
</operation>

<operation id="2229" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2156 %r_440 = icmp_ne  i15 %trunc_ln828_440, i15 0

]]></Node>
<StgValue><ssdm name="r_440"/></StgValue>
</operation>

<operation id="2230" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2157 %p_Result_5165 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5165"/></StgValue>
</operation>

<operation id="2231" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2158 %or_ln374_440 = or i1 %p_Result_4902, i1 %r_440

]]></Node>
<StgValue><ssdm name="or_ln374_440"/></StgValue>
</operation>

<operation id="2232" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2159 %and_ln374_695 = and i1 %or_ln374_440, i1 %p_Result_5164

]]></Node>
<StgValue><ssdm name="and_ln374_695"/></StgValue>
</operation>

<operation id="2233" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2160 %zext_ln377_695 = zext i1 %and_ln374_695

]]></Node>
<StgValue><ssdm name="zext_ln377_695"/></StgValue>
</operation>

<operation id="2234" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2161 %p_Val2_2489 = add i16 %p_Val2_2488, i16 %zext_ln377_695

]]></Node>
<StgValue><ssdm name="p_Val2_2489"/></StgValue>
</operation>

<operation id="2235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2162 %p_Result_5166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2489, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5166"/></StgValue>
</operation>

<operation id="2236" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2163 %xor_ln896_1079 = xor i1 %p_Result_5166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1079"/></StgValue>
</operation>

<operation id="2237" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2164 %carry_887 = and i1 %p_Result_5165, i1 %xor_ln896_1079

]]></Node>
<StgValue><ssdm name="carry_887"/></StgValue>
</operation>

<operation id="2238" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2165 %Range1_all_zeros_694 = xor i1 %p_Result_5163, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_694"/></StgValue>
</operation>

<operation id="2239" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2166 %deleted_zeros_694 = select i1 %carry_887, i1 %p_Result_5163, i1 %Range1_all_zeros_694

]]></Node>
<StgValue><ssdm name="deleted_zeros_694"/></StgValue>
</operation>

<operation id="2240" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2167 %deleted_ones_441 = select i1 %carry_887, i1 %Range1_all_zeros_694, i1 %p_Result_5163

]]></Node>
<StgValue><ssdm name="deleted_ones_441"/></StgValue>
</operation>

<operation id="2241" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2168 %xor_ln891_314 = xor i1 %p_Result_5165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_314"/></StgValue>
</operation>

<operation id="2242" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2169 %or_ln891_314 = or i1 %p_Result_5166, i1 %xor_ln891_314

]]></Node>
<StgValue><ssdm name="or_ln891_314"/></StgValue>
</operation>

<operation id="2243" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2170 %xor_ln895_762 = xor i1 %deleted_zeros_694, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_762"/></StgValue>
</operation>

<operation id="2244" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2171 %or_ln895_633 = or i1 %p_Result_5166, i1 %xor_ln895_762

]]></Node>
<StgValue><ssdm name="or_ln895_633"/></StgValue>
</operation>

<operation id="2245" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2172 %overflow_633 = and i1 %or_ln895_633, i1 %Range1_all_zeros_694

]]></Node>
<StgValue><ssdm name="overflow_633"/></StgValue>
</operation>

<operation id="2246" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2173 %xor_ln896_1080 = xor i1 %deleted_ones_441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1080"/></StgValue>
</operation>

<operation id="2247" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2174 %or_ln896_633 = or i1 %xor_ln896_1079, i1 %xor_ln896_1080

]]></Node>
<StgValue><ssdm name="or_ln896_633"/></StgValue>
</operation>

<operation id="2248" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2175 %and_ln896_632 = and i1 %or_ln891_314, i1 %or_ln896_633

]]></Node>
<StgValue><ssdm name="and_ln896_632"/></StgValue>
</operation>

<operation id="2249" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2176 %underflow_633 = and i1 %and_ln896_632, i1 %p_Result_5163

]]></Node>
<StgValue><ssdm name="underflow_633"/></StgValue>
</operation>

<operation id="2250" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2177 %select_ln346_762 = select i1 %overflow_633, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_762"/></StgValue>
</operation>

<operation id="2251" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2178 %or_ln346_633 = or i1 %overflow_633, i1 %underflow_633

]]></Node>
<StgValue><ssdm name="or_ln346_633"/></StgValue>
</operation>

<operation id="2252" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2179 %select_ln346_633 = select i1 %or_ln346_633, i16 %select_ln346_762, i16 %p_Val2_2489

]]></Node>
<StgValue><ssdm name="select_ln346_633"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2253" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:65 %h_newstate_63_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_63_read

]]></Node>
<StgValue><ssdm name="h_newstate_63_read_2"/></StgValue>
</operation>

<operation id="2254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:66 %h_newstate_62_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_62_read

]]></Node>
<StgValue><ssdm name="h_newstate_62_read_2"/></StgValue>
</operation>

<operation id="2255" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:194 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329"/></StgValue>
</operation>

<operation id="2256" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reset_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="33" op_0_bw="33">
<![CDATA[
entry_ifconv:195 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330"/></StgValue>
</operation>

<operation id="2257" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:258 %p_Val2_2490 = select i1 %reset_state_read, i33 %h_newstate_62_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329

]]></Node>
<StgValue><ssdm name="p_Val2_2490"/></StgValue>
</operation>

<operation id="2258" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:259 %p_Val2_2493 = select i1 %reset_state_read, i33 %h_newstate_63_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330

]]></Node>
<StgValue><ssdm name="p_Val2_2493"/></StgValue>
</operation>

<operation id="2259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2149 %qh_state_V_addr_123 = getelementptr i16 %qh_state_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_123"/></StgValue>
</operation>

<operation id="2260" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2150 %store_ln455 = store i16 %select_ln346_632, i6 %qh_state_V_addr_123

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2180 %qh_state_V_addr_124 = getelementptr i16 %qh_state_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_124"/></StgValue>
</operation>

<operation id="2262" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2181 %store_ln455 = store i16 %select_ln346_633, i6 %qh_state_V_addr_124

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2182 %p_Result_5167 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5167"/></StgValue>
</operation>

<operation id="2264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2183 %p_Val2_2491 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2490, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2491"/></StgValue>
</operation>

<operation id="2265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2184 %p_Result_4907 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4907"/></StgValue>
</operation>

<operation id="2266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2185 %p_Result_5168 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5168"/></StgValue>
</operation>

<operation id="2267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2186 %trunc_ln828_441 = trunc i33 %p_Val2_2490

]]></Node>
<StgValue><ssdm name="trunc_ln828_441"/></StgValue>
</operation>

<operation id="2268" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2187 %r_441 = icmp_ne  i15 %trunc_ln828_441, i15 0

]]></Node>
<StgValue><ssdm name="r_441"/></StgValue>
</operation>

<operation id="2269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2188 %p_Result_5169 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5169"/></StgValue>
</operation>

<operation id="2270" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2189 %or_ln374_441 = or i1 %p_Result_4907, i1 %r_441

]]></Node>
<StgValue><ssdm name="or_ln374_441"/></StgValue>
</operation>

<operation id="2271" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2190 %and_ln374_696 = and i1 %or_ln374_441, i1 %p_Result_5168

]]></Node>
<StgValue><ssdm name="and_ln374_696"/></StgValue>
</operation>

<operation id="2272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2191 %zext_ln377_696 = zext i1 %and_ln374_696

]]></Node>
<StgValue><ssdm name="zext_ln377_696"/></StgValue>
</operation>

<operation id="2273" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2192 %p_Val2_2492 = add i16 %p_Val2_2491, i16 %zext_ln377_696

]]></Node>
<StgValue><ssdm name="p_Val2_2492"/></StgValue>
</operation>

<operation id="2274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2193 %p_Result_5170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2492, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5170"/></StgValue>
</operation>

<operation id="2275" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2194 %xor_ln896_1081 = xor i1 %p_Result_5170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1081"/></StgValue>
</operation>

<operation id="2276" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2195 %carry_889 = and i1 %p_Result_5169, i1 %xor_ln896_1081

]]></Node>
<StgValue><ssdm name="carry_889"/></StgValue>
</operation>

<operation id="2277" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2196 %Range1_all_zeros_695 = xor i1 %p_Result_5167, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_695"/></StgValue>
</operation>

<operation id="2278" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2197 %deleted_zeros_695 = select i1 %carry_889, i1 %p_Result_5167, i1 %Range1_all_zeros_695

]]></Node>
<StgValue><ssdm name="deleted_zeros_695"/></StgValue>
</operation>

<operation id="2279" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2198 %deleted_ones_442 = select i1 %carry_889, i1 %Range1_all_zeros_695, i1 %p_Result_5167

]]></Node>
<StgValue><ssdm name="deleted_ones_442"/></StgValue>
</operation>

<operation id="2280" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2199 %xor_ln891_315 = xor i1 %p_Result_5169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_315"/></StgValue>
</operation>

<operation id="2281" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2200 %or_ln891_315 = or i1 %p_Result_5170, i1 %xor_ln891_315

]]></Node>
<StgValue><ssdm name="or_ln891_315"/></StgValue>
</operation>

<operation id="2282" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2201 %xor_ln895_763 = xor i1 %deleted_zeros_695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_763"/></StgValue>
</operation>

<operation id="2283" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2202 %or_ln895_634 = or i1 %p_Result_5170, i1 %xor_ln895_763

]]></Node>
<StgValue><ssdm name="or_ln895_634"/></StgValue>
</operation>

<operation id="2284" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2203 %overflow_634 = and i1 %or_ln895_634, i1 %Range1_all_zeros_695

]]></Node>
<StgValue><ssdm name="overflow_634"/></StgValue>
</operation>

<operation id="2285" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2204 %xor_ln896_1082 = xor i1 %deleted_ones_442, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1082"/></StgValue>
</operation>

<operation id="2286" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2205 %or_ln896_634 = or i1 %xor_ln896_1081, i1 %xor_ln896_1082

]]></Node>
<StgValue><ssdm name="or_ln896_634"/></StgValue>
</operation>

<operation id="2287" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2206 %and_ln896_634 = and i1 %or_ln891_315, i1 %or_ln896_634

]]></Node>
<StgValue><ssdm name="and_ln896_634"/></StgValue>
</operation>

<operation id="2288" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2207 %underflow_634 = and i1 %and_ln896_634, i1 %p_Result_5167

]]></Node>
<StgValue><ssdm name="underflow_634"/></StgValue>
</operation>

<operation id="2289" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2208 %select_ln346_763 = select i1 %overflow_634, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_763"/></StgValue>
</operation>

<operation id="2290" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2209 %or_ln346_634 = or i1 %overflow_634, i1 %underflow_634

]]></Node>
<StgValue><ssdm name="or_ln346_634"/></StgValue>
</operation>

<operation id="2291" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2210 %r_V_1541 = select i1 %or_ln346_634, i16 %select_ln346_763, i16 %p_Val2_2492

]]></Node>
<StgValue><ssdm name="r_V_1541"/></StgValue>
</operation>

<operation id="2292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2213 %p_Result_5171 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_5171"/></StgValue>
</operation>

<operation id="2293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2214 %p_Val2_2494 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2493, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Val2_2494"/></StgValue>
</operation>

<operation id="2294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2215 %p_Result_4912 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4912"/></StgValue>
</operation>

<operation id="2295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2216 %p_Result_5172 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5172"/></StgValue>
</operation>

<operation id="2296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="15" op_0_bw="33">
<![CDATA[
entry_ifconv:2217 %trunc_ln828_442 = trunc i33 %p_Val2_2493

]]></Node>
<StgValue><ssdm name="trunc_ln828_442"/></StgValue>
</operation>

<operation id="2297" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2218 %r_442 = icmp_ne  i15 %trunc_ln828_442, i15 0

]]></Node>
<StgValue><ssdm name="r_442"/></StgValue>
</operation>

<operation id="2298" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry_ifconv:2219 %p_Result_5173 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5173"/></StgValue>
</operation>

<operation id="2299" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2220 %or_ln374_442 = or i1 %p_Result_4912, i1 %r_442

]]></Node>
<StgValue><ssdm name="or_ln374_442"/></StgValue>
</operation>

<operation id="2300" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2221 %and_ln374_697 = and i1 %or_ln374_442, i1 %p_Result_5172

]]></Node>
<StgValue><ssdm name="and_ln374_697"/></StgValue>
</operation>

<operation id="2301" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2222 %zext_ln377_697 = zext i1 %and_ln374_697

]]></Node>
<StgValue><ssdm name="zext_ln377_697"/></StgValue>
</operation>

<operation id="2302" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2223 %p_Val2_2495 = add i16 %p_Val2_2494, i16 %zext_ln377_697

]]></Node>
<StgValue><ssdm name="p_Val2_2495"/></StgValue>
</operation>

<operation id="2303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2224 %p_Result_5174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2495, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5174"/></StgValue>
</operation>

<operation id="2304" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2225 %xor_ln896_1083 = xor i1 %p_Result_5174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1083"/></StgValue>
</operation>

<operation id="2305" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2226 %carry_891 = and i1 %p_Result_5173, i1 %xor_ln896_1083

]]></Node>
<StgValue><ssdm name="carry_891"/></StgValue>
</operation>

<operation id="2306" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2227 %Range1_all_zeros_696 = xor i1 %p_Result_5171, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_696"/></StgValue>
</operation>

<operation id="2307" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2228 %deleted_zeros_696 = select i1 %carry_891, i1 %p_Result_5171, i1 %Range1_all_zeros_696

]]></Node>
<StgValue><ssdm name="deleted_zeros_696"/></StgValue>
</operation>

<operation id="2308" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2229 %deleted_ones_443 = select i1 %carry_891, i1 %Range1_all_zeros_696, i1 %p_Result_5171

]]></Node>
<StgValue><ssdm name="deleted_ones_443"/></StgValue>
</operation>

<operation id="2309" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2230 %xor_ln891_316 = xor i1 %p_Result_5173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln891_316"/></StgValue>
</operation>

<operation id="2310" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2231 %or_ln891_316 = or i1 %p_Result_5174, i1 %xor_ln891_316

]]></Node>
<StgValue><ssdm name="or_ln891_316"/></StgValue>
</operation>

<operation id="2311" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2232 %xor_ln895_764 = xor i1 %deleted_zeros_696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_764"/></StgValue>
</operation>

<operation id="2312" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2233 %or_ln895_635 = or i1 %p_Result_5174, i1 %xor_ln895_764

]]></Node>
<StgValue><ssdm name="or_ln895_635"/></StgValue>
</operation>

<operation id="2313" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2234 %overflow_635 = and i1 %or_ln895_635, i1 %Range1_all_zeros_696

]]></Node>
<StgValue><ssdm name="overflow_635"/></StgValue>
</operation>

<operation id="2314" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2235 %xor_ln896_1084 = xor i1 %deleted_ones_443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1084"/></StgValue>
</operation>

<operation id="2315" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2236 %or_ln896_635 = or i1 %xor_ln896_1083, i1 %xor_ln896_1084

]]></Node>
<StgValue><ssdm name="or_ln896_635"/></StgValue>
</operation>

<operation id="2316" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2237 %and_ln896_636 = and i1 %or_ln891_316, i1 %or_ln896_635

]]></Node>
<StgValue><ssdm name="and_ln896_636"/></StgValue>
</operation>

<operation id="2317" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2238 %underflow_635 = and i1 %and_ln896_636, i1 %p_Result_5171

]]></Node>
<StgValue><ssdm name="underflow_635"/></StgValue>
</operation>

<operation id="2318" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2239 %select_ln346_764 = select i1 %overflow_635, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_764"/></StgValue>
</operation>

<operation id="2319" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2240 %or_ln346_635 = or i1 %overflow_635, i1 %underflow_635

]]></Node>
<StgValue><ssdm name="or_ln346_635"/></StgValue>
</operation>

<operation id="2320" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2241 %r_V_1544 = select i1 %or_ln346_635, i16 %select_ln346_764, i16 %p_Val2_2495

]]></Node>
<StgValue><ssdm name="r_V_1544"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2321" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2211 %qh_state_V_addr_125 = getelementptr i16 %qh_state_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_125"/></StgValue>
</operation>

<operation id="2322" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2212 %store_ln455 = store i16 %r_V_1541, i6 %qh_state_V_addr_125

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="2323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:2242 %qh_state_V_addr_126 = getelementptr i16 %qh_state_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="qh_state_V_addr_126"/></StgValue>
</operation>

<operation id="2324" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry_ifconv:2243 %store_ln455 = store i16 %r_V_1544, i6 %qh_state_V_addr_126

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1120" op_0_bw="1120" op_1_bw="1120">
<![CDATA[
entry_ifconv:129 %p_read382 = read i1120 @_ssdm_op_Read.ap_auto.i1120, i1120 %p_read

]]></Node>
<StgValue><ssdm name="p_read382"/></StgValue>
</operation>

<operation id="2326" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="6144" op_0_bw="6144" op_1_bw="1120" op_2_bw="3071" op_3_bw="13" op_4_bw="12" op_5_bw="14" op_6_bw="12" op_7_bw="14" op_8_bw="12" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="12" op_13_bw="13" op_14_bw="12" op_15_bw="13" op_16_bw="14" op_17_bw="14" op_18_bw="13" op_19_bw="12" op_20_bw="12" op_21_bw="15" op_22_bw="13" op_23_bw="14" op_24_bw="11" op_25_bw="13" op_26_bw="12" op_27_bw="13" op_28_bw="13" op_29_bw="15" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="12" op_37_bw="14" op_38_bw="11" op_39_bw="14" op_40_bw="14" op_41_bw="13" op_42_bw="14" op_43_bw="12" op_44_bw="13" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="14" op_51_bw="14" op_52_bw="13" op_53_bw="14" op_54_bw="13" op_55_bw="14" op_56_bw="12" op_57_bw="11" op_58_bw="13" op_59_bw="14" op_60_bw="14" op_61_bw="11" op_62_bw="14" op_63_bw="12" op_64_bw="14" op_65_bw="14" op_66_bw="13" op_67_bw="13" op_68_bw="13" op_69_bw="14" op_70_bw="14" op_71_bw="13" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="13" op_76_bw="13" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="13" op_81_bw="13" op_82_bw="14" op_83_bw="13" op_84_bw="13" op_85_bw="13" op_86_bw="14" op_87_bw="12" op_88_bw="14" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="14" op_93_bw="13" op_94_bw="13" op_95_bw="14" op_96_bw="13" op_97_bw="13" op_98_bw="13" op_99_bw="14" op_100_bw="14" op_101_bw="13" op_102_bw="14" op_103_bw="12" op_104_bw="14" op_105_bw="14" op_106_bw="13" op_107_bw="13" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="13" op_113_bw="13" op_114_bw="13" op_115_bw="13" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="13" op_122_bw="14" op_123_bw="12" op_124_bw="14" op_125_bw="13" op_126_bw="13" op_127_bw="14" op_128_bw="13" op_129_bw="13" op_130_bw="12" op_131_bw="13" op_132_bw="10" op_133_bw="9" op_134_bw="10" op_135_bw="10" op_136_bw="10" op_137_bw="13" op_138_bw="10" op_139_bw="11" op_140_bw="11" op_141_bw="12" op_142_bw="12" op_143_bw="9" op_144_bw="12" op_145_bw="12" op_146_bw="5" op_147_bw="12" op_148_bw="13" op_149_bw="13" op_150_bw="12" op_151_bw="12" op_152_bw="11" op_153_bw="11" op_154_bw="13" op_155_bw="12" op_156_bw="10" op_157_bw="12" op_158_bw="13" op_159_bw="10" op_160_bw="12" op_161_bw="13" op_162_bw="11" op_163_bw="13" op_164_bw="13" op_165_bw="10" op_166_bw="13" op_167_bw="13" op_168_bw="13" op_169_bw="12" op_170_bw="13" op_171_bw="12" op_172_bw="12" op_173_bw="11" op_174_bw="11" op_175_bw="12" op_176_bw="12" op_177_bw="12" op_178_bw="13" op_179_bw="14" op_180_bw="12" op_181_bw="12" op_182_bw="12" op_183_bw="11" op_184_bw="12" op_185_bw="9" op_186_bw="13" op_187_bw="12" op_188_bw="13" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="10" op_193_bw="11" op_194_bw="12">
<![CDATA[
entry_ifconv:2244 %call_ret3 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>, i1120 %p_read382, i3071 %bw2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i13 5938, i10 243, i9 228, i10 326, i10 790, i10 314, i13 6112, i10 868, i11 1360, i11 1340, i12 1756, i12 3430, i9 448, i12 2992, i12 3314, i5 10, i12 788, i13 6095, i13 7367, i12 2468, i12 2098, i11 334, i11 1124, i13 5332, i12 2431, i10 967, i12 3599, i13 2384, i10 556, i12 3758, i13 6050, i11 1764, i13 5339, i13 2123, i10 584, i13 5786, i13 2570, i13 2100, i12 367, i13 8063, i12 2816, i12 3346, i11 1726, i11 100, i12 682, i12 1062, i12 60, i13 5984, i14 16159, i12 2715, i12 2452, i12 1616, i11 879, i12 3952, i9 180, i13 5087, i12 3503, i13 5208, i12 3270, i12 3912, i12 1118, i10 540, i11 1131, i12 1306

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="2327" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="6144" op_0_bw="6144" op_1_bw="16" op_2_bw="3071" op_3_bw="13" op_4_bw="12" op_5_bw="14" op_6_bw="12" op_7_bw="14" op_8_bw="12" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="12" op_13_bw="13" op_14_bw="12" op_15_bw="13" op_16_bw="14" op_17_bw="14" op_18_bw="13" op_19_bw="12" op_20_bw="12" op_21_bw="15" op_22_bw="13" op_23_bw="14" op_24_bw="11" op_25_bw="13" op_26_bw="12" op_27_bw="13" op_28_bw="13" op_29_bw="15" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="12" op_37_bw="14" op_38_bw="11" op_39_bw="14" op_40_bw="14" op_41_bw="13" op_42_bw="14" op_43_bw="12" op_44_bw="13" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="14" op_51_bw="14" op_52_bw="13" op_53_bw="14" op_54_bw="13" op_55_bw="14" op_56_bw="12" op_57_bw="11" op_58_bw="13" op_59_bw="14" op_60_bw="14" op_61_bw="11" op_62_bw="14" op_63_bw="12" op_64_bw="14" op_65_bw="14" op_66_bw="13" op_67_bw="13" op_68_bw="13" op_69_bw="14" op_70_bw="14" op_71_bw="13" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="13" op_76_bw="13" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="13" op_81_bw="13" op_82_bw="14" op_83_bw="13" op_84_bw="13" op_85_bw="13" op_86_bw="14" op_87_bw="12" op_88_bw="14" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="14" op_93_bw="13" op_94_bw="13" op_95_bw="14" op_96_bw="13" op_97_bw="13" op_98_bw="13" op_99_bw="14" op_100_bw="14" op_101_bw="13" op_102_bw="14" op_103_bw="12" op_104_bw="14" op_105_bw="14" op_106_bw="13" op_107_bw="13" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="13" op_113_bw="13" op_114_bw="13" op_115_bw="13" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="13" op_122_bw="14" op_123_bw="12" op_124_bw="14" op_125_bw="13" op_126_bw="13" op_127_bw="14" op_128_bw="13" op_129_bw="13" op_130_bw="12" op_131_bw="12" op_132_bw="12" op_133_bw="11" op_134_bw="9" op_135_bw="10" op_136_bw="11" op_137_bw="12" op_138_bw="11" op_139_bw="13" op_140_bw="12" op_141_bw="10" op_142_bw="13" op_143_bw="12" op_144_bw="13" op_145_bw="11" op_146_bw="12" op_147_bw="13" op_148_bw="13" op_149_bw="14" op_150_bw="11" op_151_bw="12" op_152_bw="12" op_153_bw="11" op_154_bw="12" op_155_bw="11" op_156_bw="11" op_157_bw="12" op_158_bw="12" op_159_bw="9" op_160_bw="12" op_161_bw="13" op_162_bw="13" op_163_bw="13" op_164_bw="12" op_165_bw="11" op_166_bw="13" op_167_bw="12" op_168_bw="13" op_169_bw="12" op_170_bw="14" op_171_bw="12" op_172_bw="13" op_173_bw="11" op_174_bw="10" op_175_bw="10" op_176_bw="12" op_177_bw="13" op_178_bw="13" op_179_bw="14" op_180_bw="12" op_181_bw="12" op_182_bw="13" op_183_bw="11" op_184_bw="13" op_185_bw="12" op_186_bw="10" op_187_bw="12" op_188_bw="12" op_189_bw="13" op_190_bw="12" op_191_bw="8" op_192_bw="9" op_193_bw="10" op_194_bw="12" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0">
<![CDATA[
entry_ifconv:2437 %call_ret4 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>, i16 %qh_state_V, i3071 %bwr2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i12 2307, i12 1400, i11 1196, i9 278, i10 628, i11 1008, i12 3303, i11 1170, i13 5987, i12 3063, i10 659, i13 1028, i12 1352, i13 2072, i11 1360, i12 788, i13 5788, i13 830, i14 16284, i11 1363, i12 3032, i12 2354, i11 176, i12 2708, i11 914, i11 592, i12 3422, i12 1620, i9 287, i12 3510, i13 5908, i13 5446, i13 5384, i12 847, i11 654, i13 7491, i12 2267, i13 1798, i12 2856, i14 16216, i12 1699, i13 6100, i11 1511, i10 524, i10 54, i12 266, i13 236, i13 6998, i14 13700, i12 2114, i12 3046, i13 2452, i11 1148, i13 7918, i12 654, i10 846, i12 3024, i12 2350, i13 5551, i12 535, i8 171, i9 43, i10 752, i12 3266

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2328" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="6144" op_0_bw="6144" op_1_bw="1120" op_2_bw="3071" op_3_bw="13" op_4_bw="12" op_5_bw="14" op_6_bw="12" op_7_bw="14" op_8_bw="12" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="12" op_13_bw="13" op_14_bw="12" op_15_bw="13" op_16_bw="14" op_17_bw="14" op_18_bw="13" op_19_bw="12" op_20_bw="12" op_21_bw="15" op_22_bw="13" op_23_bw="14" op_24_bw="11" op_25_bw="13" op_26_bw="12" op_27_bw="13" op_28_bw="13" op_29_bw="15" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="12" op_37_bw="14" op_38_bw="11" op_39_bw="14" op_40_bw="14" op_41_bw="13" op_42_bw="14" op_43_bw="12" op_44_bw="13" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="14" op_51_bw="14" op_52_bw="13" op_53_bw="14" op_54_bw="13" op_55_bw="14" op_56_bw="12" op_57_bw="11" op_58_bw="13" op_59_bw="14" op_60_bw="14" op_61_bw="11" op_62_bw="14" op_63_bw="12" op_64_bw="14" op_65_bw="14" op_66_bw="13" op_67_bw="13" op_68_bw="13" op_69_bw="14" op_70_bw="14" op_71_bw="13" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="13" op_76_bw="13" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="13" op_81_bw="13" op_82_bw="14" op_83_bw="13" op_84_bw="13" op_85_bw="13" op_86_bw="14" op_87_bw="12" op_88_bw="14" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="14" op_93_bw="13" op_94_bw="13" op_95_bw="14" op_96_bw="13" op_97_bw="13" op_98_bw="13" op_99_bw="14" op_100_bw="14" op_101_bw="13" op_102_bw="14" op_103_bw="12" op_104_bw="14" op_105_bw="14" op_106_bw="13" op_107_bw="13" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="13" op_113_bw="13" op_114_bw="13" op_115_bw="13" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="13" op_122_bw="14" op_123_bw="12" op_124_bw="14" op_125_bw="13" op_126_bw="13" op_127_bw="14" op_128_bw="13" op_129_bw="13" op_130_bw="12" op_131_bw="13" op_132_bw="10" op_133_bw="9" op_134_bw="10" op_135_bw="10" op_136_bw="10" op_137_bw="13" op_138_bw="10" op_139_bw="11" op_140_bw="11" op_141_bw="12" op_142_bw="12" op_143_bw="9" op_144_bw="12" op_145_bw="12" op_146_bw="5" op_147_bw="12" op_148_bw="13" op_149_bw="13" op_150_bw="12" op_151_bw="12" op_152_bw="11" op_153_bw="11" op_154_bw="13" op_155_bw="12" op_156_bw="10" op_157_bw="12" op_158_bw="13" op_159_bw="10" op_160_bw="12" op_161_bw="13" op_162_bw="11" op_163_bw="13" op_164_bw="13" op_165_bw="10" op_166_bw="13" op_167_bw="13" op_168_bw="13" op_169_bw="12" op_170_bw="13" op_171_bw="12" op_172_bw="12" op_173_bw="11" op_174_bw="11" op_175_bw="12" op_176_bw="12" op_177_bw="12" op_178_bw="13" op_179_bw="14" op_180_bw="12" op_181_bw="12" op_182_bw="12" op_183_bw="11" op_184_bw="12" op_185_bw="9" op_186_bw="13" op_187_bw="12" op_188_bw="13" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="10" op_193_bw="11" op_194_bw="12">
<![CDATA[
entry_ifconv:2244 %call_ret3 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>, i1120 %p_read382, i3071 %bw2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i13 5938, i10 243, i9 228, i10 326, i10 790, i10 314, i13 6112, i10 868, i11 1360, i11 1340, i12 1756, i12 3430, i9 448, i12 2992, i12 3314, i5 10, i12 788, i13 6095, i13 7367, i12 2468, i12 2098, i11 334, i11 1124, i13 5332, i12 2431, i10 967, i12 3599, i13 2384, i10 556, i12 3758, i13 6050, i11 1764, i13 5339, i13 2123, i10 584, i13 5786, i13 2570, i13 2100, i12 367, i13 8063, i12 2816, i12 3346, i11 1726, i11 100, i12 682, i12 1062, i12 60, i13 5984, i14 16159, i12 2715, i12 2452, i12 1616, i11 879, i12 3952, i9 180, i13 5087, i12 3503, i13 5208, i12 3270, i12 3912, i12 1118, i10 540, i11 1131, i12 1306

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="2329" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="6144" op_0_bw="6144" op_1_bw="16" op_2_bw="3071" op_3_bw="13" op_4_bw="12" op_5_bw="14" op_6_bw="12" op_7_bw="14" op_8_bw="12" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="12" op_13_bw="13" op_14_bw="12" op_15_bw="13" op_16_bw="14" op_17_bw="14" op_18_bw="13" op_19_bw="12" op_20_bw="12" op_21_bw="15" op_22_bw="13" op_23_bw="14" op_24_bw="11" op_25_bw="13" op_26_bw="12" op_27_bw="13" op_28_bw="13" op_29_bw="15" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="12" op_37_bw="14" op_38_bw="11" op_39_bw="14" op_40_bw="14" op_41_bw="13" op_42_bw="14" op_43_bw="12" op_44_bw="13" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="14" op_51_bw="14" op_52_bw="13" op_53_bw="14" op_54_bw="13" op_55_bw="14" op_56_bw="12" op_57_bw="11" op_58_bw="13" op_59_bw="14" op_60_bw="14" op_61_bw="11" op_62_bw="14" op_63_bw="12" op_64_bw="14" op_65_bw="14" op_66_bw="13" op_67_bw="13" op_68_bw="13" op_69_bw="14" op_70_bw="14" op_71_bw="13" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="13" op_76_bw="13" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="13" op_81_bw="13" op_82_bw="14" op_83_bw="13" op_84_bw="13" op_85_bw="13" op_86_bw="14" op_87_bw="12" op_88_bw="14" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="14" op_93_bw="13" op_94_bw="13" op_95_bw="14" op_96_bw="13" op_97_bw="13" op_98_bw="13" op_99_bw="14" op_100_bw="14" op_101_bw="13" op_102_bw="14" op_103_bw="12" op_104_bw="14" op_105_bw="14" op_106_bw="13" op_107_bw="13" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="13" op_113_bw="13" op_114_bw="13" op_115_bw="13" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="13" op_122_bw="14" op_123_bw="12" op_124_bw="14" op_125_bw="13" op_126_bw="13" op_127_bw="14" op_128_bw="13" op_129_bw="13" op_130_bw="12" op_131_bw="12" op_132_bw="12" op_133_bw="11" op_134_bw="9" op_135_bw="10" op_136_bw="11" op_137_bw="12" op_138_bw="11" op_139_bw="13" op_140_bw="12" op_141_bw="10" op_142_bw="13" op_143_bw="12" op_144_bw="13" op_145_bw="11" op_146_bw="12" op_147_bw="13" op_148_bw="13" op_149_bw="14" op_150_bw="11" op_151_bw="12" op_152_bw="12" op_153_bw="11" op_154_bw="12" op_155_bw="11" op_156_bw="11" op_157_bw="12" op_158_bw="12" op_159_bw="9" op_160_bw="12" op_161_bw="13" op_162_bw="13" op_163_bw="13" op_164_bw="12" op_165_bw="11" op_166_bw="13" op_167_bw="12" op_168_bw="13" op_169_bw="12" op_170_bw="14" op_171_bw="12" op_172_bw="13" op_173_bw="11" op_174_bw="10" op_175_bw="10" op_176_bw="12" op_177_bw="13" op_178_bw="13" op_179_bw="14" op_180_bw="12" op_181_bw="12" op_182_bw="13" op_183_bw="11" op_184_bw="13" op_185_bw="12" op_186_bw="10" op_187_bw="12" op_188_bw="12" op_189_bw="13" op_190_bw="12" op_191_bw="8" op_192_bw="9" op_193_bw="10" op_194_bw="12" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0">
<![CDATA[
entry_ifconv:2437 %call_ret4 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>, i16 %qh_state_V, i3071 %bwr2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i12 2307, i12 1400, i11 1196, i9 278, i10 628, i11 1008, i12 3303, i11 1170, i13 5987, i12 3063, i10 659, i13 1028, i12 1352, i13 2072, i11 1360, i12 788, i13 5788, i13 830, i14 16284, i11 1363, i12 3032, i12 2354, i11 176, i12 2708, i11 914, i11 592, i12 3422, i12 1620, i9 287, i12 3510, i13 5908, i13 5446, i13 5384, i12 847, i11 654, i13 7491, i12 2267, i13 1798, i12 2856, i14 16216, i12 1699, i13 6100, i11 1511, i10 524, i10 54, i12 266, i13 236, i13 6998, i14 13700, i12 2114, i12 3046, i13 2452, i11 1148, i13 7918, i12 654, i10 846, i12 3024, i12 2350, i13 5551, i12 535, i8 171, i9 43, i10 752, i12 3266

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="2330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2566 %tmpres_state_zr_V_319 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_319"/></StgValue>
</operation>

<operation id="2331" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2567 %tmpres_state_zr_V_320 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_320"/></StgValue>
</operation>

<operation id="2332" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2568 %tmpres_state_zr_V_321 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_321"/></StgValue>
</operation>

<operation id="2333" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2569 %tmpres_state_zr_V_322 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_322"/></StgValue>
</operation>

<operation id="2334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2570 %tmpres_state_zr_V_323 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_323"/></StgValue>
</operation>

<operation id="2335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2571 %tmpres_state_zr_V_324 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_324"/></StgValue>
</operation>

<operation id="2336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2572 %tmpres_state_zr_V_325 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_325"/></StgValue>
</operation>

<operation id="2337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2573 %tmpres_state_zr_V_326 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_326"/></StgValue>
</operation>

<operation id="2338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2574 %tmpres_state_zr_V_327 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_327"/></StgValue>
</operation>

<operation id="2339" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2575 %tmpres_state_zr_V_328 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_328"/></StgValue>
</operation>

<operation id="2340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2576 %tmpres_state_zr_V_329 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_329"/></StgValue>
</operation>

<operation id="2341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2577 %tmpres_state_zr_V_330 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_330"/></StgValue>
</operation>

<operation id="2342" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2578 %tmpres_state_zr_V_331 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_331"/></StgValue>
</operation>

<operation id="2343" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2579 %tmpres_state_zr_V_332 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_332"/></StgValue>
</operation>

<operation id="2344" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2580 %tmpres_state_zr_V_333 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_333"/></StgValue>
</operation>

<operation id="2345" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2581 %tmpres_state_zr_V_334 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_334"/></StgValue>
</operation>

<operation id="2346" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2582 %tmpres_state_zr_V_335 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_335"/></StgValue>
</operation>

<operation id="2347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2583 %tmpres_state_zr_V_336 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_336"/></StgValue>
</operation>

<operation id="2348" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2584 %tmpres_state_zr_V_337 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_337"/></StgValue>
</operation>

<operation id="2349" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2585 %tmpres_state_zr_V_338 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_338"/></StgValue>
</operation>

<operation id="2350" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2586 %tmpres_state_zr_V_339 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_339"/></StgValue>
</operation>

<operation id="2351" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2587 %tmpres_state_zr_V_340 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_340"/></StgValue>
</operation>

<operation id="2352" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2588 %tmpres_state_zr_V_341 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_341"/></StgValue>
</operation>

<operation id="2353" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2589 %tmpres_state_zr_V_342 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_342"/></StgValue>
</operation>

<operation id="2354" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2590 %tmpres_state_zr_V_343 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_343"/></StgValue>
</operation>

<operation id="2355" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2591 %tmpres_state_zr_V_344 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_344"/></StgValue>
</operation>

<operation id="2356" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2592 %tmpres_state_zr_V_345 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_345"/></StgValue>
</operation>

<operation id="2357" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2593 %tmpres_state_zr_V_346 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_346"/></StgValue>
</operation>

<operation id="2358" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2594 %tmpres_state_zr_V_347 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_347"/></StgValue>
</operation>

<operation id="2359" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2595 %tmpres_state_zr_V_348 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_348"/></StgValue>
</operation>

<operation id="2360" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2596 %tmpres_state_zr_V_349 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_349"/></StgValue>
</operation>

<operation id="2361" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2597 %tmpres_state_zr_V_350 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_350"/></StgValue>
</operation>

<operation id="2362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2598 %tmpres_state_zr_V_351 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_351"/></StgValue>
</operation>

<operation id="2363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2599 %tmpres_state_zr_V_352 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_352"/></StgValue>
</operation>

<operation id="2364" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2600 %tmpres_state_zr_V_353 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_353"/></StgValue>
</operation>

<operation id="2365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2601 %tmpres_state_zr_V_354 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_354"/></StgValue>
</operation>

<operation id="2366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2602 %tmpres_state_zr_V_355 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_355"/></StgValue>
</operation>

<operation id="2367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2603 %tmpres_state_zr_V_356 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_356"/></StgValue>
</operation>

<operation id="2368" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2604 %tmpres_state_zr_V_357 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_357"/></StgValue>
</operation>

<operation id="2369" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2605 %tmpres_state_zr_V_358 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_358"/></StgValue>
</operation>

<operation id="2370" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2606 %tmpres_state_zr_V_359 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_359"/></StgValue>
</operation>

<operation id="2371" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2607 %tmpres_state_zr_V_360 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_360"/></StgValue>
</operation>

<operation id="2372" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2608 %tmpres_state_zr_V_361 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_361"/></StgValue>
</operation>

<operation id="2373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2609 %tmpres_state_zr_V_362 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_362"/></StgValue>
</operation>

<operation id="2374" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2610 %tmpres_state_zr_V_363 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_363"/></StgValue>
</operation>

<operation id="2375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2611 %tmpres_state_zr_V_364 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_364"/></StgValue>
</operation>

<operation id="2376" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2612 %tmpres_state_zr_V_365 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_365"/></StgValue>
</operation>

<operation id="2377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2613 %tmpres_state_zr_V_366 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_366"/></StgValue>
</operation>

<operation id="2378" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2614 %tmpres_state_zr_V_367 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_367"/></StgValue>
</operation>

<operation id="2379" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2615 %tmpres_state_zr_V_368 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_368"/></StgValue>
</operation>

<operation id="2380" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2616 %tmpres_state_zr_V_369 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_369"/></StgValue>
</operation>

<operation id="2381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2617 %tmpres_state_zr_V_370 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_370"/></StgValue>
</operation>

<operation id="2382" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2618 %tmpres_state_zr_V_371 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_371"/></StgValue>
</operation>

<operation id="2383" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2619 %tmpres_state_zr_V_372 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_372"/></StgValue>
</operation>

<operation id="2384" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2620 %tmpres_state_zr_V_373 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_373"/></StgValue>
</operation>

<operation id="2385" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2621 %tmpres_state_zr_V_374 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_374"/></StgValue>
</operation>

<operation id="2386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2622 %tmpres_state_zr_V_375 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_375"/></StgValue>
</operation>

<operation id="2387" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2623 %tmpres_state_zr_V_376 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_376"/></StgValue>
</operation>

<operation id="2388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2624 %tmpres_state_zr_V_377 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_377"/></StgValue>
</operation>

<operation id="2389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2625 %tmpres_state_zr_V_378 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_378"/></StgValue>
</operation>

<operation id="2390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2626 %tmpres_state_zr_V_379 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_379"/></StgValue>
</operation>

<operation id="2391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2627 %tmpres_state_zr_V_380 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_380"/></StgValue>
</operation>

<operation id="2392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2628 %tmpres_state_zr_V_381 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_381"/></StgValue>
</operation>

<operation id="2393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2629 %tmpres_state_zr_V_382 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_382"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2394" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2245 %tmpres_V = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V"/></StgValue>
</operation>

<operation id="2395" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2246 %tmpres_V_192 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_192"/></StgValue>
</operation>

<operation id="2396" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2247 %tmpres_V_193 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_193"/></StgValue>
</operation>

<operation id="2397" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2248 %tmpres_V_194 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_194"/></StgValue>
</operation>

<operation id="2398" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2249 %tmpres_V_195 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_195"/></StgValue>
</operation>

<operation id="2399" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2250 %tmpres_V_196 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_196"/></StgValue>
</operation>

<operation id="2400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2251 %tmpres_V_197 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_197"/></StgValue>
</operation>

<operation id="2401" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2252 %tmpres_V_198 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_198"/></StgValue>
</operation>

<operation id="2402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2253 %tmpres_V_199 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_199"/></StgValue>
</operation>

<operation id="2403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2254 %tmpres_V_200 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_200"/></StgValue>
</operation>

<operation id="2404" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2255 %tmpres_V_201 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_201"/></StgValue>
</operation>

<operation id="2405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2256 %tmpres_V_202 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_202"/></StgValue>
</operation>

<operation id="2406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2257 %tmpres_V_203 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_203"/></StgValue>
</operation>

<operation id="2407" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2258 %tmpres_V_204 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_204"/></StgValue>
</operation>

<operation id="2408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2259 %tmpres_V_205 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_205"/></StgValue>
</operation>

<operation id="2409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2260 %tmpres_V_206 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_206"/></StgValue>
</operation>

<operation id="2410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2261 %tmpres_V_207 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_207"/></StgValue>
</operation>

<operation id="2411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2262 %tmpres_V_208 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_208"/></StgValue>
</operation>

<operation id="2412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2263 %tmpres_V_209 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_209"/></StgValue>
</operation>

<operation id="2413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2264 %tmpres_V_210 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_210"/></StgValue>
</operation>

<operation id="2414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2265 %tmpres_V_211 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_211"/></StgValue>
</operation>

<operation id="2415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2266 %tmpres_V_212 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_212"/></StgValue>
</operation>

<operation id="2416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2267 %tmpres_V_213 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_213"/></StgValue>
</operation>

<operation id="2417" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2268 %tmpres_V_214 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_214"/></StgValue>
</operation>

<operation id="2418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2269 %tmpres_V_215 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_215"/></StgValue>
</operation>

<operation id="2419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2270 %tmpres_V_216 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_216"/></StgValue>
</operation>

<operation id="2420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2271 %tmpres_V_217 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_217"/></StgValue>
</operation>

<operation id="2421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2272 %tmpres_V_218 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_218"/></StgValue>
</operation>

<operation id="2422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2273 %tmpres_V_219 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_219"/></StgValue>
</operation>

<operation id="2423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2274 %tmpres_V_220 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_220"/></StgValue>
</operation>

<operation id="2424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2275 %tmpres_V_221 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_221"/></StgValue>
</operation>

<operation id="2425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2276 %tmpres_V_222 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_222"/></StgValue>
</operation>

<operation id="2426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2277 %tmpres_V_223 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_223"/></StgValue>
</operation>

<operation id="2427" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2278 %tmpres_V_224 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_224"/></StgValue>
</operation>

<operation id="2428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2279 %tmpres_V_225 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_225"/></StgValue>
</operation>

<operation id="2429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2280 %tmpres_V_226 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_226"/></StgValue>
</operation>

<operation id="2430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2281 %tmpres_V_227 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_227"/></StgValue>
</operation>

<operation id="2431" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2282 %tmpres_V_228 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_228"/></StgValue>
</operation>

<operation id="2432" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2283 %tmpres_V_229 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_229"/></StgValue>
</operation>

<operation id="2433" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2284 %tmpres_V_230 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_230"/></StgValue>
</operation>

<operation id="2434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2285 %tmpres_V_231 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_231"/></StgValue>
</operation>

<operation id="2435" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2286 %tmpres_V_232 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_232"/></StgValue>
</operation>

<operation id="2436" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2287 %tmpres_V_233 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_233"/></StgValue>
</operation>

<operation id="2437" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2288 %tmpres_V_234 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_234"/></StgValue>
</operation>

<operation id="2438" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2289 %tmpres_V_235 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_235"/></StgValue>
</operation>

<operation id="2439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2290 %tmpres_V_236 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_236"/></StgValue>
</operation>

<operation id="2440" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2291 %tmpres_V_237 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_237"/></StgValue>
</operation>

<operation id="2441" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2292 %tmpres_V_238 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_238"/></StgValue>
</operation>

<operation id="2442" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2293 %tmpres_V_239 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_239"/></StgValue>
</operation>

<operation id="2443" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2294 %tmpres_V_240 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_240"/></StgValue>
</operation>

<operation id="2444" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2295 %tmpres_V_241 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_241"/></StgValue>
</operation>

<operation id="2445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2296 %tmpres_V_242 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_242"/></StgValue>
</operation>

<operation id="2446" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2297 %tmpres_V_243 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_243"/></StgValue>
</operation>

<operation id="2447" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2298 %tmpres_V_244 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_244"/></StgValue>
</operation>

<operation id="2448" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2299 %tmpres_V_245 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_245"/></StgValue>
</operation>

<operation id="2449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2300 %tmpres_V_246 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_246"/></StgValue>
</operation>

<operation id="2450" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2301 %tmpres_V_247 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_247"/></StgValue>
</operation>

<operation id="2451" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2302 %tmpres_V_248 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_248"/></StgValue>
</operation>

<operation id="2452" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2303 %tmpres_V_249 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_249"/></StgValue>
</operation>

<operation id="2453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2304 %tmpres_V_250 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_250"/></StgValue>
</operation>

<operation id="2454" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2305 %tmpres_V_251 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_251"/></StgValue>
</operation>

<operation id="2455" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2306 %tmpres_V_252 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_252"/></StgValue>
</operation>

<operation id="2456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2307 %tmpres_V_253 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_253"/></StgValue>
</operation>

<operation id="2457" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2308 %tmpres_V_254 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_254"/></StgValue>
</operation>

<operation id="2458" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2309 %tmpres_V_255 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_255"/></StgValue>
</operation>

<operation id="2459" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2310 %tmpres_V_256 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_256"/></StgValue>
</operation>

<operation id="2460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2311 %tmpres_V_257 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_257"/></StgValue>
</operation>

<operation id="2461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2312 %tmpres_V_258 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_258"/></StgValue>
</operation>

<operation id="2462" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2313 %tmpres_V_259 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_259"/></StgValue>
</operation>

<operation id="2463" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2314 %tmpres_V_260 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_260"/></StgValue>
</operation>

<operation id="2464" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2315 %tmpres_V_261 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_261"/></StgValue>
</operation>

<operation id="2465" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2316 %tmpres_V_262 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_262"/></StgValue>
</operation>

<operation id="2466" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2317 %tmpres_V_263 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_263"/></StgValue>
</operation>

<operation id="2467" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2318 %tmpres_V_264 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_264"/></StgValue>
</operation>

<operation id="2468" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2319 %tmpres_V_265 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_265"/></StgValue>
</operation>

<operation id="2469" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2320 %tmpres_V_266 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_266"/></StgValue>
</operation>

<operation id="2470" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2321 %tmpres_V_267 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_267"/></StgValue>
</operation>

<operation id="2471" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2322 %tmpres_V_268 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_268"/></StgValue>
</operation>

<operation id="2472" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2323 %tmpres_V_269 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_269"/></StgValue>
</operation>

<operation id="2473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2324 %tmpres_V_270 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_270"/></StgValue>
</operation>

<operation id="2474" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2325 %tmpres_V_271 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_271"/></StgValue>
</operation>

<operation id="2475" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2326 %tmpres_V_272 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_272"/></StgValue>
</operation>

<operation id="2476" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2327 %tmpres_V_273 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_273"/></StgValue>
</operation>

<operation id="2477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2328 %tmpres_V_274 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_274"/></StgValue>
</operation>

<operation id="2478" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2329 %tmpres_V_275 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_275"/></StgValue>
</operation>

<operation id="2479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2330 %tmpres_V_276 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_276"/></StgValue>
</operation>

<operation id="2480" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2331 %tmpres_V_277 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_277"/></StgValue>
</operation>

<operation id="2481" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2332 %tmpres_V_278 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_278"/></StgValue>
</operation>

<operation id="2482" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2333 %tmpres_V_279 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_279"/></StgValue>
</operation>

<operation id="2483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2334 %tmpres_V_280 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_280"/></StgValue>
</operation>

<operation id="2484" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2335 %tmpres_V_281 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_281"/></StgValue>
</operation>

<operation id="2485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2336 %tmpres_V_282 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_282"/></StgValue>
</operation>

<operation id="2486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2337 %tmpres_V_283 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_283"/></StgValue>
</operation>

<operation id="2487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2338 %tmpres_V_284 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_284"/></StgValue>
</operation>

<operation id="2488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2339 %tmpres_V_285 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_285"/></StgValue>
</operation>

<operation id="2489" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2340 %tmpres_V_286 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_286"/></StgValue>
</operation>

<operation id="2490" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2341 %tmpres_V_287 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_287"/></StgValue>
</operation>

<operation id="2491" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2342 %tmpres_V_288 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_288"/></StgValue>
</operation>

<operation id="2492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2343 %tmpres_V_289 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_289"/></StgValue>
</operation>

<operation id="2493" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2344 %tmpres_V_290 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_290"/></StgValue>
</operation>

<operation id="2494" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2345 %tmpres_V_291 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_291"/></StgValue>
</operation>

<operation id="2495" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2346 %tmpres_V_292 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_292"/></StgValue>
</operation>

<operation id="2496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2347 %tmpres_V_293 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_293"/></StgValue>
</operation>

<operation id="2497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2348 %tmpres_V_294 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_294"/></StgValue>
</operation>

<operation id="2498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2349 %tmpres_V_295 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_295"/></StgValue>
</operation>

<operation id="2499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2350 %tmpres_V_296 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_296"/></StgValue>
</operation>

<operation id="2500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2351 %tmpres_V_297 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_297"/></StgValue>
</operation>

<operation id="2501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2352 %tmpres_V_298 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_298"/></StgValue>
</operation>

<operation id="2502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2353 %tmpres_V_299 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_299"/></StgValue>
</operation>

<operation id="2503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2354 %tmpres_V_300 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_300"/></StgValue>
</operation>

<operation id="2504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2355 %tmpres_V_301 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_301"/></StgValue>
</operation>

<operation id="2505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2356 %tmpres_V_302 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_302"/></StgValue>
</operation>

<operation id="2506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2357 %tmpres_V_303 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_303"/></StgValue>
</operation>

<operation id="2507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2358 %tmpres_V_304 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_304"/></StgValue>
</operation>

<operation id="2508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2359 %tmpres_V_305 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_305"/></StgValue>
</operation>

<operation id="2509" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2360 %tmpres_V_306 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_306"/></StgValue>
</operation>

<operation id="2510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2361 %tmpres_V_307 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_307"/></StgValue>
</operation>

<operation id="2511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2362 %tmpres_V_308 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_308"/></StgValue>
</operation>

<operation id="2512" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2363 %tmpres_V_309 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_309"/></StgValue>
</operation>

<operation id="2513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2364 %tmpres_V_310 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_310"/></StgValue>
</operation>

<operation id="2514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2365 %tmpres_V_311 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_311"/></StgValue>
</operation>

<operation id="2515" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2366 %tmpres_V_312 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_312"/></StgValue>
</operation>

<operation id="2516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2367 %tmpres_V_313 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_313"/></StgValue>
</operation>

<operation id="2517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2368 %tmpres_V_314 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_314"/></StgValue>
</operation>

<operation id="2518" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2369 %tmpres_V_315 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_315"/></StgValue>
</operation>

<operation id="2519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2370 %tmpres_V_316 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_316"/></StgValue>
</operation>

<operation id="2520" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2371 %tmpres_V_317 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_317"/></StgValue>
</operation>

<operation id="2521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2372 %tmpres_V_318 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_318"/></StgValue>
</operation>

<operation id="2522" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2438 %tmpres_state_zr_V = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V"/></StgValue>
</operation>

<operation id="2523" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2439 %tmpres_state_zr_V_192 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_192"/></StgValue>
</operation>

<operation id="2524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2440 %tmpres_state_zr_V_193 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_193"/></StgValue>
</operation>

<operation id="2525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2441 %tmpres_state_zr_V_194 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_194"/></StgValue>
</operation>

<operation id="2526" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2442 %tmpres_state_zr_V_195 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_195"/></StgValue>
</operation>

<operation id="2527" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2443 %tmpres_state_zr_V_196 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_196"/></StgValue>
</operation>

<operation id="2528" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2444 %tmpres_state_zr_V_197 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_197"/></StgValue>
</operation>

<operation id="2529" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2445 %tmpres_state_zr_V_198 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_198"/></StgValue>
</operation>

<operation id="2530" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2446 %tmpres_state_zr_V_199 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_199"/></StgValue>
</operation>

<operation id="2531" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2447 %tmpres_state_zr_V_200 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_200"/></StgValue>
</operation>

<operation id="2532" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2448 %tmpres_state_zr_V_201 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_201"/></StgValue>
</operation>

<operation id="2533" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2449 %tmpres_state_zr_V_202 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_202"/></StgValue>
</operation>

<operation id="2534" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2450 %tmpres_state_zr_V_203 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_203"/></StgValue>
</operation>

<operation id="2535" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2451 %tmpres_state_zr_V_204 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_204"/></StgValue>
</operation>

<operation id="2536" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2452 %tmpres_state_zr_V_205 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_205"/></StgValue>
</operation>

<operation id="2537" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2453 %tmpres_state_zr_V_206 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_206"/></StgValue>
</operation>

<operation id="2538" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2454 %tmpres_state_zr_V_207 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_207"/></StgValue>
</operation>

<operation id="2539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2455 %tmpres_state_zr_V_208 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_208"/></StgValue>
</operation>

<operation id="2540" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2456 %tmpres_state_zr_V_209 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_209"/></StgValue>
</operation>

<operation id="2541" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2457 %tmpres_state_zr_V_210 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_210"/></StgValue>
</operation>

<operation id="2542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2458 %tmpres_state_zr_V_211 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_211"/></StgValue>
</operation>

<operation id="2543" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2459 %tmpres_state_zr_V_212 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_212"/></StgValue>
</operation>

<operation id="2544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2460 %tmpres_state_zr_V_213 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_213"/></StgValue>
</operation>

<operation id="2545" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2461 %tmpres_state_zr_V_214 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_214"/></StgValue>
</operation>

<operation id="2546" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2462 %tmpres_state_zr_V_215 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_215"/></StgValue>
</operation>

<operation id="2547" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2463 %tmpres_state_zr_V_216 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_216"/></StgValue>
</operation>

<operation id="2548" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2464 %tmpres_state_zr_V_217 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_217"/></StgValue>
</operation>

<operation id="2549" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2465 %tmpres_state_zr_V_218 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_218"/></StgValue>
</operation>

<operation id="2550" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2466 %tmpres_state_zr_V_219 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_219"/></StgValue>
</operation>

<operation id="2551" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2467 %tmpres_state_zr_V_220 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_220"/></StgValue>
</operation>

<operation id="2552" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2468 %tmpres_state_zr_V_221 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_221"/></StgValue>
</operation>

<operation id="2553" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2469 %tmpres_state_zr_V_222 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_222"/></StgValue>
</operation>

<operation id="2554" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2470 %tmpres_state_zr_V_223 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_223"/></StgValue>
</operation>

<operation id="2555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2471 %tmpres_state_zr_V_224 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_224"/></StgValue>
</operation>

<operation id="2556" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2472 %tmpres_state_zr_V_225 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_225"/></StgValue>
</operation>

<operation id="2557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2473 %tmpres_state_zr_V_226 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_226"/></StgValue>
</operation>

<operation id="2558" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2474 %tmpres_state_zr_V_227 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_227"/></StgValue>
</operation>

<operation id="2559" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2475 %tmpres_state_zr_V_228 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_228"/></StgValue>
</operation>

<operation id="2560" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2476 %tmpres_state_zr_V_229 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_229"/></StgValue>
</operation>

<operation id="2561" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2477 %tmpres_state_zr_V_230 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_230"/></StgValue>
</operation>

<operation id="2562" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2478 %tmpres_state_zr_V_231 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_231"/></StgValue>
</operation>

<operation id="2563" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2479 %tmpres_state_zr_V_232 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_232"/></StgValue>
</operation>

<operation id="2564" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2480 %tmpres_state_zr_V_233 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_233"/></StgValue>
</operation>

<operation id="2565" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2481 %tmpres_state_zr_V_234 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_234"/></StgValue>
</operation>

<operation id="2566" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2482 %tmpres_state_zr_V_235 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_235"/></StgValue>
</operation>

<operation id="2567" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2483 %tmpres_state_zr_V_236 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_236"/></StgValue>
</operation>

<operation id="2568" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2484 %tmpres_state_zr_V_237 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_237"/></StgValue>
</operation>

<operation id="2569" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2485 %tmpres_state_zr_V_238 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_238"/></StgValue>
</operation>

<operation id="2570" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2486 %tmpres_state_zr_V_239 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_239"/></StgValue>
</operation>

<operation id="2571" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2487 %tmpres_state_zr_V_240 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_240"/></StgValue>
</operation>

<operation id="2572" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2488 %tmpres_state_zr_V_241 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_241"/></StgValue>
</operation>

<operation id="2573" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2489 %tmpres_state_zr_V_242 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_242"/></StgValue>
</operation>

<operation id="2574" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2490 %tmpres_state_zr_V_243 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_243"/></StgValue>
</operation>

<operation id="2575" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2491 %tmpres_state_zr_V_244 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_244"/></StgValue>
</operation>

<operation id="2576" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2492 %tmpres_state_zr_V_245 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_245"/></StgValue>
</operation>

<operation id="2577" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2493 %tmpres_state_zr_V_246 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_246"/></StgValue>
</operation>

<operation id="2578" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2494 %tmpres_state_zr_V_247 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_247"/></StgValue>
</operation>

<operation id="2579" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2495 %tmpres_state_zr_V_248 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_248"/></StgValue>
</operation>

<operation id="2580" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2496 %tmpres_state_zr_V_249 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_249"/></StgValue>
</operation>

<operation id="2581" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2497 %tmpres_state_zr_V_250 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_250"/></StgValue>
</operation>

<operation id="2582" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2498 %tmpres_state_zr_V_251 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_251"/></StgValue>
</operation>

<operation id="2583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2499 %tmpres_state_zr_V_252 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_252"/></StgValue>
</operation>

<operation id="2584" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2500 %tmpres_state_zr_V_253 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_253"/></StgValue>
</operation>

<operation id="2585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2501 %tmpres_state_zr_V_254 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_254"/></StgValue>
</operation>

<operation id="2586" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2502 %tmpres_state_zr_V_255 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_255"/></StgValue>
</operation>

<operation id="2587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2503 %tmpres_state_zr_V_256 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_256"/></StgValue>
</operation>

<operation id="2588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2504 %tmpres_state_zr_V_257 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_257"/></StgValue>
</operation>

<operation id="2589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2505 %tmpres_state_zr_V_258 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_258"/></StgValue>
</operation>

<operation id="2590" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2506 %tmpres_state_zr_V_259 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_259"/></StgValue>
</operation>

<operation id="2591" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2507 %tmpres_state_zr_V_260 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_260"/></StgValue>
</operation>

<operation id="2592" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2508 %tmpres_state_zr_V_261 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_261"/></StgValue>
</operation>

<operation id="2593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2509 %tmpres_state_zr_V_262 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_262"/></StgValue>
</operation>

<operation id="2594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2510 %tmpres_state_zr_V_263 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_263"/></StgValue>
</operation>

<operation id="2595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2511 %tmpres_state_zr_V_264 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_264"/></StgValue>
</operation>

<operation id="2596" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2512 %tmpres_state_zr_V_265 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_265"/></StgValue>
</operation>

<operation id="2597" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2513 %tmpres_state_zr_V_266 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_266"/></StgValue>
</operation>

<operation id="2598" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2514 %tmpres_state_zr_V_267 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_267"/></StgValue>
</operation>

<operation id="2599" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2515 %tmpres_state_zr_V_268 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_268"/></StgValue>
</operation>

<operation id="2600" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2516 %tmpres_state_zr_V_269 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_269"/></StgValue>
</operation>

<operation id="2601" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2517 %tmpres_state_zr_V_270 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_270"/></StgValue>
</operation>

<operation id="2602" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2518 %tmpres_state_zr_V_271 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_271"/></StgValue>
</operation>

<operation id="2603" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2519 %tmpres_state_zr_V_272 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_272"/></StgValue>
</operation>

<operation id="2604" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2520 %tmpres_state_zr_V_273 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_273"/></StgValue>
</operation>

<operation id="2605" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2521 %tmpres_state_zr_V_274 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_274"/></StgValue>
</operation>

<operation id="2606" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2522 %tmpres_state_zr_V_275 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_275"/></StgValue>
</operation>

<operation id="2607" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2523 %tmpres_state_zr_V_276 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_276"/></StgValue>
</operation>

<operation id="2608" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2524 %tmpres_state_zr_V_277 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_277"/></StgValue>
</operation>

<operation id="2609" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2525 %tmpres_state_zr_V_278 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_278"/></StgValue>
</operation>

<operation id="2610" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2526 %tmpres_state_zr_V_279 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_279"/></StgValue>
</operation>

<operation id="2611" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2527 %tmpres_state_zr_V_280 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_280"/></StgValue>
</operation>

<operation id="2612" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2528 %tmpres_state_zr_V_281 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_281"/></StgValue>
</operation>

<operation id="2613" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2529 %tmpres_state_zr_V_282 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_282"/></StgValue>
</operation>

<operation id="2614" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2530 %tmpres_state_zr_V_283 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_283"/></StgValue>
</operation>

<operation id="2615" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2531 %tmpres_state_zr_V_284 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_284"/></StgValue>
</operation>

<operation id="2616" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2532 %tmpres_state_zr_V_285 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_285"/></StgValue>
</operation>

<operation id="2617" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2533 %tmpres_state_zr_V_286 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_286"/></StgValue>
</operation>

<operation id="2618" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2534 %tmpres_state_zr_V_287 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_287"/></StgValue>
</operation>

<operation id="2619" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2535 %tmpres_state_zr_V_288 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_288"/></StgValue>
</operation>

<operation id="2620" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2536 %tmpres_state_zr_V_289 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_289"/></StgValue>
</operation>

<operation id="2621" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2537 %tmpres_state_zr_V_290 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_290"/></StgValue>
</operation>

<operation id="2622" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2538 %tmpres_state_zr_V_291 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_291"/></StgValue>
</operation>

<operation id="2623" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2539 %tmpres_state_zr_V_292 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_292"/></StgValue>
</operation>

<operation id="2624" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2540 %tmpres_state_zr_V_293 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_293"/></StgValue>
</operation>

<operation id="2625" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2541 %tmpres_state_zr_V_294 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_294"/></StgValue>
</operation>

<operation id="2626" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2542 %tmpres_state_zr_V_295 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_295"/></StgValue>
</operation>

<operation id="2627" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2543 %tmpres_state_zr_V_296 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_296"/></StgValue>
</operation>

<operation id="2628" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2544 %tmpres_state_zr_V_297 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_297"/></StgValue>
</operation>

<operation id="2629" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2545 %tmpres_state_zr_V_298 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_298"/></StgValue>
</operation>

<operation id="2630" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2546 %tmpres_state_zr_V_299 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_299"/></StgValue>
</operation>

<operation id="2631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2547 %tmpres_state_zr_V_300 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_300"/></StgValue>
</operation>

<operation id="2632" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2548 %tmpres_state_zr_V_301 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_301"/></StgValue>
</operation>

<operation id="2633" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2549 %tmpres_state_zr_V_302 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_302"/></StgValue>
</operation>

<operation id="2634" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2550 %tmpres_state_zr_V_303 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_303"/></StgValue>
</operation>

<operation id="2635" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2551 %tmpres_state_zr_V_304 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_304"/></StgValue>
</operation>

<operation id="2636" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2552 %tmpres_state_zr_V_305 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_305"/></StgValue>
</operation>

<operation id="2637" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2553 %tmpres_state_zr_V_306 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_306"/></StgValue>
</operation>

<operation id="2638" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2554 %tmpres_state_zr_V_307 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_307"/></StgValue>
</operation>

<operation id="2639" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2555 %tmpres_state_zr_V_308 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_308"/></StgValue>
</operation>

<operation id="2640" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2556 %tmpres_state_zr_V_309 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_309"/></StgValue>
</operation>

<operation id="2641" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2557 %tmpres_state_zr_V_310 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_310"/></StgValue>
</operation>

<operation id="2642" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2558 %tmpres_state_zr_V_311 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_311"/></StgValue>
</operation>

<operation id="2643" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2559 %tmpres_state_zr_V_312 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_312"/></StgValue>
</operation>

<operation id="2644" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2560 %tmpres_state_zr_V_313 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_313"/></StgValue>
</operation>

<operation id="2645" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2561 %tmpres_state_zr_V_314 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_314"/></StgValue>
</operation>

<operation id="2646" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2562 %tmpres_state_zr_V_315 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_315"/></StgValue>
</operation>

<operation id="2647" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2563 %tmpres_state_zr_V_316 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_316"/></StgValue>
</operation>

<operation id="2648" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2564 %tmpres_state_zr_V_317 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_317"/></StgValue>
</operation>

<operation id="2649" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2565 %tmpres_state_zr_V_318 = extractvalue i6144 %call_ret4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_V_318"/></StgValue>
</operation>

<operation id="2650" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2630 %inputacc_zr_V = add i32 %tmpres_state_zr_V, i32 %tmpres_V

]]></Node>
<StgValue><ssdm name="inputacc_zr_V"/></StgValue>
</operation>

<operation id="2651" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2631 %inputacc_zr_V_128 = add i32 %tmpres_state_zr_V_192, i32 %tmpres_V_192

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_128"/></StgValue>
</operation>

<operation id="2652" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2632 %inputacc_zr_V_129 = add i32 %tmpres_state_zr_V_193, i32 %tmpres_V_193

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_129"/></StgValue>
</operation>

<operation id="2653" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2633 %inputacc_zr_V_130 = add i32 %tmpres_state_zr_V_194, i32 %tmpres_V_194

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_130"/></StgValue>
</operation>

<operation id="2654" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2634 %inputacc_zr_V_131 = add i32 %tmpres_state_zr_V_195, i32 %tmpres_V_195

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_131"/></StgValue>
</operation>

<operation id="2655" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2635 %inputacc_zr_V_132 = add i32 %tmpres_state_zr_V_196, i32 %tmpres_V_196

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_132"/></StgValue>
</operation>

<operation id="2656" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2636 %inputacc_zr_V_133 = add i32 %tmpres_state_zr_V_197, i32 %tmpres_V_197

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_133"/></StgValue>
</operation>

<operation id="2657" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2637 %inputacc_zr_V_134 = add i32 %tmpres_state_zr_V_198, i32 %tmpres_V_198

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_134"/></StgValue>
</operation>

<operation id="2658" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2638 %inputacc_zr_V_135 = add i32 %tmpres_state_zr_V_199, i32 %tmpres_V_199

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_135"/></StgValue>
</operation>

<operation id="2659" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2639 %inputacc_zr_V_136 = add i32 %tmpres_state_zr_V_200, i32 %tmpres_V_200

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_136"/></StgValue>
</operation>

<operation id="2660" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2640 %inputacc_zr_V_137 = add i32 %tmpres_state_zr_V_201, i32 %tmpres_V_201

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_137"/></StgValue>
</operation>

<operation id="2661" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2641 %inputacc_zr_V_138 = add i32 %tmpres_state_zr_V_202, i32 %tmpres_V_202

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_138"/></StgValue>
</operation>

<operation id="2662" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2642 %inputacc_zr_V_139 = add i32 %tmpres_state_zr_V_203, i32 %tmpres_V_203

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_139"/></StgValue>
</operation>

<operation id="2663" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2643 %inputacc_zr_V_140 = add i32 %tmpres_state_zr_V_204, i32 %tmpres_V_204

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_140"/></StgValue>
</operation>

<operation id="2664" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2644 %inputacc_zr_V_141 = add i32 %tmpres_state_zr_V_205, i32 %tmpres_V_205

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_141"/></StgValue>
</operation>

<operation id="2665" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2645 %inputacc_zr_V_142 = add i32 %tmpres_state_zr_V_206, i32 %tmpres_V_206

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_142"/></StgValue>
</operation>

<operation id="2666" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2646 %inputacc_zr_V_143 = add i32 %tmpres_state_zr_V_207, i32 %tmpres_V_207

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_143"/></StgValue>
</operation>

<operation id="2667" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2647 %inputacc_zr_V_144 = add i32 %tmpres_state_zr_V_208, i32 %tmpres_V_208

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_144"/></StgValue>
</operation>

<operation id="2668" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2648 %inputacc_zr_V_145 = add i32 %tmpres_state_zr_V_209, i32 %tmpres_V_209

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_145"/></StgValue>
</operation>

<operation id="2669" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2649 %inputacc_zr_V_146 = add i32 %tmpres_state_zr_V_210, i32 %tmpres_V_210

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_146"/></StgValue>
</operation>

<operation id="2670" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2650 %inputacc_zr_V_147 = add i32 %tmpres_state_zr_V_211, i32 %tmpres_V_211

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_147"/></StgValue>
</operation>

<operation id="2671" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2651 %inputacc_zr_V_148 = add i32 %tmpres_state_zr_V_212, i32 %tmpres_V_212

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_148"/></StgValue>
</operation>

<operation id="2672" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2652 %inputacc_zr_V_149 = add i32 %tmpres_state_zr_V_213, i32 %tmpres_V_213

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_149"/></StgValue>
</operation>

<operation id="2673" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2653 %inputacc_zr_V_150 = add i32 %tmpres_state_zr_V_214, i32 %tmpres_V_214

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_150"/></StgValue>
</operation>

<operation id="2674" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2654 %inputacc_zr_V_151 = add i32 %tmpres_state_zr_V_215, i32 %tmpres_V_215

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_151"/></StgValue>
</operation>

<operation id="2675" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2655 %inputacc_zr_V_152 = add i32 %tmpres_state_zr_V_216, i32 %tmpres_V_216

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_152"/></StgValue>
</operation>

<operation id="2676" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2656 %inputacc_zr_V_153 = add i32 %tmpres_state_zr_V_217, i32 %tmpres_V_217

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_153"/></StgValue>
</operation>

<operation id="2677" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2657 %inputacc_zr_V_154 = add i32 %tmpres_state_zr_V_218, i32 %tmpres_V_218

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_154"/></StgValue>
</operation>

<operation id="2678" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2658 %inputacc_zr_V_155 = add i32 %tmpres_state_zr_V_219, i32 %tmpres_V_219

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_155"/></StgValue>
</operation>

<operation id="2679" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2659 %inputacc_zr_V_156 = add i32 %tmpres_state_zr_V_220, i32 %tmpres_V_220

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_156"/></StgValue>
</operation>

<operation id="2680" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2660 %inputacc_zr_V_157 = add i32 %tmpres_state_zr_V_221, i32 %tmpres_V_221

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_157"/></StgValue>
</operation>

<operation id="2681" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2661 %inputacc_zr_V_158 = add i32 %tmpres_state_zr_V_222, i32 %tmpres_V_222

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_158"/></StgValue>
</operation>

<operation id="2682" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2662 %inputacc_zr_V_159 = add i32 %tmpres_state_zr_V_223, i32 %tmpres_V_223

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_159"/></StgValue>
</operation>

<operation id="2683" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2663 %inputacc_zr_V_160 = add i32 %tmpres_state_zr_V_224, i32 %tmpres_V_224

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_160"/></StgValue>
</operation>

<operation id="2684" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2664 %inputacc_zr_V_161 = add i32 %tmpres_state_zr_V_225, i32 %tmpres_V_225

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_161"/></StgValue>
</operation>

<operation id="2685" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2665 %inputacc_zr_V_162 = add i32 %tmpres_state_zr_V_226, i32 %tmpres_V_226

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_162"/></StgValue>
</operation>

<operation id="2686" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2666 %inputacc_zr_V_163 = add i32 %tmpres_state_zr_V_227, i32 %tmpres_V_227

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_163"/></StgValue>
</operation>

<operation id="2687" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2667 %inputacc_zr_V_164 = add i32 %tmpres_state_zr_V_228, i32 %tmpres_V_228

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_164"/></StgValue>
</operation>

<operation id="2688" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2668 %inputacc_zr_V_165 = add i32 %tmpres_state_zr_V_229, i32 %tmpres_V_229

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_165"/></StgValue>
</operation>

<operation id="2689" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2669 %inputacc_zr_V_166 = add i32 %tmpres_state_zr_V_230, i32 %tmpres_V_230

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_166"/></StgValue>
</operation>

<operation id="2690" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2670 %inputacc_zr_V_167 = add i32 %tmpres_state_zr_V_231, i32 %tmpres_V_231

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_167"/></StgValue>
</operation>

<operation id="2691" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2671 %inputacc_zr_V_168 = add i32 %tmpres_state_zr_V_232, i32 %tmpres_V_232

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_168"/></StgValue>
</operation>

<operation id="2692" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2672 %inputacc_zr_V_169 = add i32 %tmpres_state_zr_V_233, i32 %tmpres_V_233

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_169"/></StgValue>
</operation>

<operation id="2693" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2673 %inputacc_zr_V_170 = add i32 %tmpres_state_zr_V_234, i32 %tmpres_V_234

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_170"/></StgValue>
</operation>

<operation id="2694" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2674 %inputacc_zr_V_171 = add i32 %tmpres_state_zr_V_235, i32 %tmpres_V_235

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_171"/></StgValue>
</operation>

<operation id="2695" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2675 %inputacc_zr_V_172 = add i32 %tmpres_state_zr_V_236, i32 %tmpres_V_236

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_172"/></StgValue>
</operation>

<operation id="2696" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2676 %inputacc_zr_V_173 = add i32 %tmpres_state_zr_V_237, i32 %tmpres_V_237

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_173"/></StgValue>
</operation>

<operation id="2697" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2677 %inputacc_zr_V_174 = add i32 %tmpres_state_zr_V_238, i32 %tmpres_V_238

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_174"/></StgValue>
</operation>

<operation id="2698" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2678 %inputacc_zr_V_175 = add i32 %tmpres_state_zr_V_239, i32 %tmpres_V_239

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_175"/></StgValue>
</operation>

<operation id="2699" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2679 %inputacc_zr_V_176 = add i32 %tmpres_state_zr_V_240, i32 %tmpres_V_240

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_176"/></StgValue>
</operation>

<operation id="2700" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2680 %inputacc_zr_V_177 = add i32 %tmpres_state_zr_V_241, i32 %tmpres_V_241

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_177"/></StgValue>
</operation>

<operation id="2701" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2681 %inputacc_zr_V_178 = add i32 %tmpres_state_zr_V_242, i32 %tmpres_V_242

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_178"/></StgValue>
</operation>

<operation id="2702" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2682 %inputacc_zr_V_179 = add i32 %tmpres_state_zr_V_243, i32 %tmpres_V_243

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_179"/></StgValue>
</operation>

<operation id="2703" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2683 %inputacc_zr_V_180 = add i32 %tmpres_state_zr_V_244, i32 %tmpres_V_244

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_180"/></StgValue>
</operation>

<operation id="2704" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2684 %inputacc_zr_V_181 = add i32 %tmpres_state_zr_V_245, i32 %tmpres_V_245

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_181"/></StgValue>
</operation>

<operation id="2705" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2685 %inputacc_zr_V_182 = add i32 %tmpres_state_zr_V_246, i32 %tmpres_V_246

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_182"/></StgValue>
</operation>

<operation id="2706" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2686 %inputacc_zr_V_183 = add i32 %tmpres_state_zr_V_247, i32 %tmpres_V_247

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_183"/></StgValue>
</operation>

<operation id="2707" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2687 %inputacc_zr_V_184 = add i32 %tmpres_state_zr_V_248, i32 %tmpres_V_248

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_184"/></StgValue>
</operation>

<operation id="2708" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2688 %inputacc_zr_V_185 = add i32 %tmpres_state_zr_V_249, i32 %tmpres_V_249

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_185"/></StgValue>
</operation>

<operation id="2709" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2689 %inputacc_zr_V_186 = add i32 %tmpres_state_zr_V_250, i32 %tmpres_V_250

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_186"/></StgValue>
</operation>

<operation id="2710" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2690 %inputacc_zr_V_187 = add i32 %tmpres_state_zr_V_251, i32 %tmpres_V_251

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_187"/></StgValue>
</operation>

<operation id="2711" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2691 %inputacc_zr_V_188 = add i32 %tmpres_state_zr_V_252, i32 %tmpres_V_252

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_188"/></StgValue>
</operation>

<operation id="2712" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2692 %inputacc_zr_V_189 = add i32 %tmpres_state_zr_V_253, i32 %tmpres_V_253

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_189"/></StgValue>
</operation>

<operation id="2713" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2693 %inputacc_zr_V_190 = add i32 %tmpres_state_zr_V_254, i32 %tmpres_V_254

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_190"/></StgValue>
</operation>

<operation id="2714" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2694 %inputacc_zr_V_191 = add i32 %tmpres_state_zr_V_255, i32 %tmpres_V_255

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_191"/></StgValue>
</operation>

<operation id="2715" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2695 %inputacc_zr_V_192 = add i32 %tmpres_state_zr_V_256, i32 %tmpres_V_256

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_192"/></StgValue>
</operation>

<operation id="2716" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2696 %inputacc_zr_V_193 = add i32 %tmpres_state_zr_V_257, i32 %tmpres_V_257

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_193"/></StgValue>
</operation>

<operation id="2717" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2697 %inputacc_zr_V_194 = add i32 %tmpres_state_zr_V_258, i32 %tmpres_V_258

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_194"/></StgValue>
</operation>

<operation id="2718" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2698 %inputacc_zr_V_195 = add i32 %tmpres_state_zr_V_259, i32 %tmpres_V_259

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_195"/></StgValue>
</operation>

<operation id="2719" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2699 %inputacc_zr_V_196 = add i32 %tmpres_state_zr_V_260, i32 %tmpres_V_260

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_196"/></StgValue>
</operation>

<operation id="2720" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2700 %inputacc_zr_V_197 = add i32 %tmpres_state_zr_V_261, i32 %tmpres_V_261

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_197"/></StgValue>
</operation>

<operation id="2721" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2701 %inputacc_zr_V_198 = add i32 %tmpres_state_zr_V_262, i32 %tmpres_V_262

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_198"/></StgValue>
</operation>

<operation id="2722" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2702 %inputacc_zr_V_199 = add i32 %tmpres_state_zr_V_263, i32 %tmpres_V_263

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_199"/></StgValue>
</operation>

<operation id="2723" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2703 %inputacc_zr_V_200 = add i32 %tmpres_state_zr_V_264, i32 %tmpres_V_264

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_200"/></StgValue>
</operation>

<operation id="2724" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2704 %inputacc_zr_V_201 = add i32 %tmpres_state_zr_V_265, i32 %tmpres_V_265

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_201"/></StgValue>
</operation>

<operation id="2725" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2705 %inputacc_zr_V_202 = add i32 %tmpres_state_zr_V_266, i32 %tmpres_V_266

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_202"/></StgValue>
</operation>

<operation id="2726" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2706 %inputacc_zr_V_203 = add i32 %tmpres_state_zr_V_267, i32 %tmpres_V_267

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_203"/></StgValue>
</operation>

<operation id="2727" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2707 %inputacc_zr_V_204 = add i32 %tmpres_state_zr_V_268, i32 %tmpres_V_268

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_204"/></StgValue>
</operation>

<operation id="2728" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2708 %inputacc_zr_V_205 = add i32 %tmpres_state_zr_V_269, i32 %tmpres_V_269

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_205"/></StgValue>
</operation>

<operation id="2729" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2709 %inputacc_zr_V_206 = add i32 %tmpres_state_zr_V_270, i32 %tmpres_V_270

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_206"/></StgValue>
</operation>

<operation id="2730" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2710 %inputacc_zr_V_207 = add i32 %tmpres_state_zr_V_271, i32 %tmpres_V_271

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_207"/></StgValue>
</operation>

<operation id="2731" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2711 %inputacc_zr_V_208 = add i32 %tmpres_state_zr_V_272, i32 %tmpres_V_272

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_208"/></StgValue>
</operation>

<operation id="2732" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2712 %inputacc_zr_V_209 = add i32 %tmpres_state_zr_V_273, i32 %tmpres_V_273

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_209"/></StgValue>
</operation>

<operation id="2733" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2713 %inputacc_zr_V_210 = add i32 %tmpres_state_zr_V_274, i32 %tmpres_V_274

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_210"/></StgValue>
</operation>

<operation id="2734" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2714 %inputacc_zr_V_211 = add i32 %tmpres_state_zr_V_275, i32 %tmpres_V_275

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_211"/></StgValue>
</operation>

<operation id="2735" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2715 %inputacc_zr_V_212 = add i32 %tmpres_state_zr_V_276, i32 %tmpres_V_276

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_212"/></StgValue>
</operation>

<operation id="2736" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2716 %inputacc_zr_V_213 = add i32 %tmpres_state_zr_V_277, i32 %tmpres_V_277

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_213"/></StgValue>
</operation>

<operation id="2737" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2717 %inputacc_zr_V_214 = add i32 %tmpres_state_zr_V_278, i32 %tmpres_V_278

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_214"/></StgValue>
</operation>

<operation id="2738" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2718 %inputacc_zr_V_215 = add i32 %tmpres_state_zr_V_279, i32 %tmpres_V_279

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_215"/></StgValue>
</operation>

<operation id="2739" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2719 %inputacc_zr_V_216 = add i32 %tmpres_state_zr_V_280, i32 %tmpres_V_280

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_216"/></StgValue>
</operation>

<operation id="2740" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2720 %inputacc_zr_V_217 = add i32 %tmpres_state_zr_V_281, i32 %tmpres_V_281

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_217"/></StgValue>
</operation>

<operation id="2741" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2721 %inputacc_zr_V_218 = add i32 %tmpres_state_zr_V_282, i32 %tmpres_V_282

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_218"/></StgValue>
</operation>

<operation id="2742" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2722 %inputacc_zr_V_219 = add i32 %tmpres_state_zr_V_283, i32 %tmpres_V_283

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_219"/></StgValue>
</operation>

<operation id="2743" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2723 %inputacc_zr_V_220 = add i32 %tmpres_state_zr_V_284, i32 %tmpres_V_284

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_220"/></StgValue>
</operation>

<operation id="2744" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2724 %inputacc_zr_V_221 = add i32 %tmpres_state_zr_V_285, i32 %tmpres_V_285

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_221"/></StgValue>
</operation>

<operation id="2745" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2725 %inputacc_zr_V_222 = add i32 %tmpres_state_zr_V_286, i32 %tmpres_V_286

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_222"/></StgValue>
</operation>

<operation id="2746" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2726 %inputacc_zr_V_223 = add i32 %tmpres_state_zr_V_287, i32 %tmpres_V_287

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_223"/></StgValue>
</operation>

<operation id="2747" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2727 %inputacc_zr_V_224 = add i32 %tmpres_state_zr_V_288, i32 %tmpres_V_288

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_224"/></StgValue>
</operation>

<operation id="2748" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2728 %inputacc_zr_V_225 = add i32 %tmpres_state_zr_V_289, i32 %tmpres_V_289

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_225"/></StgValue>
</operation>

<operation id="2749" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2729 %inputacc_zr_V_226 = add i32 %tmpres_state_zr_V_290, i32 %tmpres_V_290

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_226"/></StgValue>
</operation>

<operation id="2750" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2730 %inputacc_zr_V_227 = add i32 %tmpres_state_zr_V_291, i32 %tmpres_V_291

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_227"/></StgValue>
</operation>

<operation id="2751" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2731 %inputacc_zr_V_228 = add i32 %tmpres_state_zr_V_292, i32 %tmpres_V_292

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_228"/></StgValue>
</operation>

<operation id="2752" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2732 %inputacc_zr_V_229 = add i32 %tmpres_state_zr_V_293, i32 %tmpres_V_293

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_229"/></StgValue>
</operation>

<operation id="2753" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2733 %inputacc_zr_V_230 = add i32 %tmpres_state_zr_V_294, i32 %tmpres_V_294

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_230"/></StgValue>
</operation>

<operation id="2754" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2734 %inputacc_zr_V_231 = add i32 %tmpres_state_zr_V_295, i32 %tmpres_V_295

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_231"/></StgValue>
</operation>

<operation id="2755" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2735 %inputacc_zr_V_232 = add i32 %tmpres_state_zr_V_296, i32 %tmpres_V_296

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_232"/></StgValue>
</operation>

<operation id="2756" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2736 %inputacc_zr_V_233 = add i32 %tmpres_state_zr_V_297, i32 %tmpres_V_297

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_233"/></StgValue>
</operation>

<operation id="2757" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2737 %inputacc_zr_V_234 = add i32 %tmpres_state_zr_V_298, i32 %tmpres_V_298

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_234"/></StgValue>
</operation>

<operation id="2758" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2738 %inputacc_zr_V_235 = add i32 %tmpres_state_zr_V_299, i32 %tmpres_V_299

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_235"/></StgValue>
</operation>

<operation id="2759" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2739 %inputacc_zr_V_236 = add i32 %tmpres_state_zr_V_300, i32 %tmpres_V_300

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_236"/></StgValue>
</operation>

<operation id="2760" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2740 %inputacc_zr_V_237 = add i32 %tmpres_state_zr_V_301, i32 %tmpres_V_301

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_237"/></StgValue>
</operation>

<operation id="2761" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2741 %inputacc_zr_V_238 = add i32 %tmpres_state_zr_V_302, i32 %tmpres_V_302

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_238"/></StgValue>
</operation>

<operation id="2762" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2742 %inputacc_zr_V_239 = add i32 %tmpres_state_zr_V_303, i32 %tmpres_V_303

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_239"/></StgValue>
</operation>

<operation id="2763" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2743 %inputacc_zr_V_240 = add i32 %tmpres_state_zr_V_304, i32 %tmpres_V_304

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_240"/></StgValue>
</operation>

<operation id="2764" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2744 %inputacc_zr_V_241 = add i32 %tmpres_state_zr_V_305, i32 %tmpres_V_305

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_241"/></StgValue>
</operation>

<operation id="2765" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2745 %inputacc_zr_V_242 = add i32 %tmpres_state_zr_V_306, i32 %tmpres_V_306

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_242"/></StgValue>
</operation>

<operation id="2766" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2746 %inputacc_zr_V_243 = add i32 %tmpres_state_zr_V_307, i32 %tmpres_V_307

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_243"/></StgValue>
</operation>

<operation id="2767" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2747 %inputacc_zr_V_244 = add i32 %tmpres_state_zr_V_308, i32 %tmpres_V_308

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_244"/></StgValue>
</operation>

<operation id="2768" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2748 %inputacc_zr_V_245 = add i32 %tmpres_state_zr_V_309, i32 %tmpres_V_309

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_245"/></StgValue>
</operation>

<operation id="2769" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2749 %inputacc_zr_V_246 = add i32 %tmpres_state_zr_V_310, i32 %tmpres_V_310

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_246"/></StgValue>
</operation>

<operation id="2770" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2750 %inputacc_zr_V_247 = add i32 %tmpres_state_zr_V_311, i32 %tmpres_V_311

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_247"/></StgValue>
</operation>

<operation id="2771" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2751 %inputacc_zr_V_248 = add i32 %tmpres_state_zr_V_312, i32 %tmpres_V_312

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_248"/></StgValue>
</operation>

<operation id="2772" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2752 %inputacc_zr_V_249 = add i32 %tmpres_state_zr_V_313, i32 %tmpres_V_313

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_249"/></StgValue>
</operation>

<operation id="2773" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2753 %inputacc_zr_V_250 = add i32 %tmpres_state_zr_V_314, i32 %tmpres_V_314

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_250"/></StgValue>
</operation>

<operation id="2774" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2754 %inputacc_zr_V_251 = add i32 %tmpres_state_zr_V_315, i32 %tmpres_V_315

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_251"/></StgValue>
</operation>

<operation id="2775" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2755 %inputacc_zr_V_252 = add i32 %tmpres_state_zr_V_316, i32 %tmpres_V_316

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_252"/></StgValue>
</operation>

<operation id="2776" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2756 %inputacc_zr_V_253 = add i32 %tmpres_state_zr_V_317, i32 %tmpres_V_317

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_253"/></StgValue>
</operation>

<operation id="2777" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2757 %inputacc_zr_V_254 = add i32 %tmpres_state_zr_V_318, i32 %tmpres_V_318

]]></Node>
<StgValue><ssdm name="inputacc_zr_V_254"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2778" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="2048" op_0_bw="2048" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32">
<![CDATA[
entry_ifconv:2758 %call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_128, i32 %inputacc_zr_V_129, i32 %inputacc_zr_V_130, i32 %inputacc_zr_V_131, i32 %inputacc_zr_V_132, i32 %inputacc_zr_V_133, i32 %inputacc_zr_V_134, i32 %inputacc_zr_V_135, i32 %inputacc_zr_V_136, i32 %inputacc_zr_V_137, i32 %inputacc_zr_V_138, i32 %inputacc_zr_V_139, i32 %inputacc_zr_V_140, i32 %inputacc_zr_V_141, i32 %inputacc_zr_V_142, i32 %inputacc_zr_V_143, i32 %inputacc_zr_V_144, i32 %inputacc_zr_V_145, i32 %inputacc_zr_V_146, i32 %inputacc_zr_V_147, i32 %inputacc_zr_V_148, i32 %inputacc_zr_V_149, i32 %inputacc_zr_V_150, i32 %inputacc_zr_V_151, i32 %inputacc_zr_V_152, i32 %inputacc_zr_V_153, i32 %inputacc_zr_V_154, i32 %inputacc_zr_V_155, i32 %inputacc_zr_V_156, i32 %inputacc_zr_V_157, i32 %inputacc_zr_V_158, i32 %inputacc_zr_V_159, i32 %inputacc_zr_V_160, i32 %inputacc_zr_V_161, i32 %inputacc_zr_V_162, i32 %inputacc_zr_V_163, i32 %inputacc_zr_V_164, i32 %inputacc_zr_V_165, i32 %inputacc_zr_V_166, i32 %inputacc_zr_V_167, i32 %inputacc_zr_V_168, i32 %inputacc_zr_V_169, i32 %inputacc_zr_V_170, i32 %inputacc_zr_V_171, i32 %inputacc_zr_V_172, i32 %inputacc_zr_V_173, i32 %inputacc_zr_V_174, i32 %inputacc_zr_V_175, i32 %inputacc_zr_V_176, i32 %inputacc_zr_V_177, i32 %inputacc_zr_V_178, i32 %inputacc_zr_V_179, i32 %inputacc_zr_V_180, i32 %inputacc_zr_V_181, i32 %inputacc_zr_V_182, i32 %inputacc_zr_V_183, i32 %inputacc_zr_V_184, i32 %inputacc_zr_V_185, i32 %inputacc_zr_V_186, i32 %inputacc_zr_V_187, i32 %inputacc_zr_V_188, i32 %inputacc_zr_V_189, i32 %inputacc_zr_V_190, i32 %inputacc_zr_V_191, i32 %inputacc_zr_V_192, i32 %inputacc_zr_V_193, i32 %inputacc_zr_V_194, i32 %inputacc_zr_V_195, i32 %inputacc_zr_V_196, i32 %inputacc_zr_V_197, i32 %inputacc_zr_V_198, i32 %inputacc_zr_V_199, i32 %inputacc_zr_V_200, i32 %inputacc_zr_V_201, i32 %inputacc_zr_V_202, i32 %inputacc_zr_V_203, i32 %inputacc_zr_V_204, i32 %inputacc_zr_V_205, i32 %inputacc_zr_V_206, i32 %inputacc_zr_V_207, i32 %inputacc_zr_V_208, i32 %inputacc_zr_V_209, i32 %inputacc_zr_V_210, i32 %inputacc_zr_V_211, i32 %inputacc_zr_V_212, i32 %inputacc_zr_V_213, i32 %inputacc_zr_V_214, i32 %inputacc_zr_V_215, i32 %inputacc_zr_V_216, i32 %inputacc_zr_V_217, i32 %inputacc_zr_V_218, i32 %inputacc_zr_V_219, i32 %inputacc_zr_V_220, i32 %inputacc_zr_V_221, i32 %inputacc_zr_V_222, i32 %inputacc_zr_V_223, i32 %inputacc_zr_V_224, i32 %inputacc_zr_V_225, i32 %inputacc_zr_V_226, i32 %inputacc_zr_V_227, i32 %inputacc_zr_V_228, i32 %inputacc_zr_V_229, i32 %inputacc_zr_V_230, i32 %inputacc_zr_V_231, i32 %inputacc_zr_V_232, i32 %inputacc_zr_V_233, i32 %inputacc_zr_V_234, i32 %inputacc_zr_V_235, i32 %inputacc_zr_V_236, i32 %inputacc_zr_V_237, i32 %inputacc_zr_V_238, i32 %inputacc_zr_V_239, i32 %inputacc_zr_V_240, i32 %inputacc_zr_V_241, i32 %inputacc_zr_V_242, i32 %inputacc_zr_V_243, i32 %inputacc_zr_V_244, i32 %inputacc_zr_V_245, i32 %inputacc_zr_V_246, i32 %inputacc_zr_V_247, i32 %inputacc_zr_V_248, i32 %inputacc_zr_V_249, i32 %inputacc_zr_V_250, i32 %inputacc_zr_V_251, i32 %inputacc_zr_V_252, i32 %inputacc_zr_V_253, i32 %inputacc_zr_V_254

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2779" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="2048" op_0_bw="2048" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32">
<![CDATA[
entry_ifconv:2758 %call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_128, i32 %inputacc_zr_V_129, i32 %inputacc_zr_V_130, i32 %inputacc_zr_V_131, i32 %inputacc_zr_V_132, i32 %inputacc_zr_V_133, i32 %inputacc_zr_V_134, i32 %inputacc_zr_V_135, i32 %inputacc_zr_V_136, i32 %inputacc_zr_V_137, i32 %inputacc_zr_V_138, i32 %inputacc_zr_V_139, i32 %inputacc_zr_V_140, i32 %inputacc_zr_V_141, i32 %inputacc_zr_V_142, i32 %inputacc_zr_V_143, i32 %inputacc_zr_V_144, i32 %inputacc_zr_V_145, i32 %inputacc_zr_V_146, i32 %inputacc_zr_V_147, i32 %inputacc_zr_V_148, i32 %inputacc_zr_V_149, i32 %inputacc_zr_V_150, i32 %inputacc_zr_V_151, i32 %inputacc_zr_V_152, i32 %inputacc_zr_V_153, i32 %inputacc_zr_V_154, i32 %inputacc_zr_V_155, i32 %inputacc_zr_V_156, i32 %inputacc_zr_V_157, i32 %inputacc_zr_V_158, i32 %inputacc_zr_V_159, i32 %inputacc_zr_V_160, i32 %inputacc_zr_V_161, i32 %inputacc_zr_V_162, i32 %inputacc_zr_V_163, i32 %inputacc_zr_V_164, i32 %inputacc_zr_V_165, i32 %inputacc_zr_V_166, i32 %inputacc_zr_V_167, i32 %inputacc_zr_V_168, i32 %inputacc_zr_V_169, i32 %inputacc_zr_V_170, i32 %inputacc_zr_V_171, i32 %inputacc_zr_V_172, i32 %inputacc_zr_V_173, i32 %inputacc_zr_V_174, i32 %inputacc_zr_V_175, i32 %inputacc_zr_V_176, i32 %inputacc_zr_V_177, i32 %inputacc_zr_V_178, i32 %inputacc_zr_V_179, i32 %inputacc_zr_V_180, i32 %inputacc_zr_V_181, i32 %inputacc_zr_V_182, i32 %inputacc_zr_V_183, i32 %inputacc_zr_V_184, i32 %inputacc_zr_V_185, i32 %inputacc_zr_V_186, i32 %inputacc_zr_V_187, i32 %inputacc_zr_V_188, i32 %inputacc_zr_V_189, i32 %inputacc_zr_V_190, i32 %inputacc_zr_V_191, i32 %inputacc_zr_V_192, i32 %inputacc_zr_V_193, i32 %inputacc_zr_V_194, i32 %inputacc_zr_V_195, i32 %inputacc_zr_V_196, i32 %inputacc_zr_V_197, i32 %inputacc_zr_V_198, i32 %inputacc_zr_V_199, i32 %inputacc_zr_V_200, i32 %inputacc_zr_V_201, i32 %inputacc_zr_V_202, i32 %inputacc_zr_V_203, i32 %inputacc_zr_V_204, i32 %inputacc_zr_V_205, i32 %inputacc_zr_V_206, i32 %inputacc_zr_V_207, i32 %inputacc_zr_V_208, i32 %inputacc_zr_V_209, i32 %inputacc_zr_V_210, i32 %inputacc_zr_V_211, i32 %inputacc_zr_V_212, i32 %inputacc_zr_V_213, i32 %inputacc_zr_V_214, i32 %inputacc_zr_V_215, i32 %inputacc_zr_V_216, i32 %inputacc_zr_V_217, i32 %inputacc_zr_V_218, i32 %inputacc_zr_V_219, i32 %inputacc_zr_V_220, i32 %inputacc_zr_V_221, i32 %inputacc_zr_V_222, i32 %inputacc_zr_V_223, i32 %inputacc_zr_V_224, i32 %inputacc_zr_V_225, i32 %inputacc_zr_V_226, i32 %inputacc_zr_V_227, i32 %inputacc_zr_V_228, i32 %inputacc_zr_V_229, i32 %inputacc_zr_V_230, i32 %inputacc_zr_V_231, i32 %inputacc_zr_V_232, i32 %inputacc_zr_V_233, i32 %inputacc_zr_V_234, i32 %inputacc_zr_V_235, i32 %inputacc_zr_V_236, i32 %inputacc_zr_V_237, i32 %inputacc_zr_V_238, i32 %inputacc_zr_V_239, i32 %inputacc_zr_V_240, i32 %inputacc_zr_V_241, i32 %inputacc_zr_V_242, i32 %inputacc_zr_V_243, i32 %inputacc_zr_V_244, i32 %inputacc_zr_V_245, i32 %inputacc_zr_V_246, i32 %inputacc_zr_V_247, i32 %inputacc_zr_V_248, i32 %inputacc_zr_V_249, i32 %inputacc_zr_V_250, i32 %inputacc_zr_V_251, i32 %inputacc_zr_V_252, i32 %inputacc_zr_V_253, i32 %inputacc_zr_V_254

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="2780" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2759 %tmpres_zr_V = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V"/></StgValue>
</operation>

<operation id="2781" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2760 %tmpres_zr_V_382 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_382"/></StgValue>
</operation>

<operation id="2782" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2761 %tmpres_zr_V_383 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_383"/></StgValue>
</operation>

<operation id="2783" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2762 %tmpres_zr_V_384 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_384"/></StgValue>
</operation>

<operation id="2784" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2763 %tmpres_zr_V_385 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_385"/></StgValue>
</operation>

<operation id="2785" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2764 %tmpres_zr_V_386 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_386"/></StgValue>
</operation>

<operation id="2786" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2765 %tmpres_zr_V_387 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_387"/></StgValue>
</operation>

<operation id="2787" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2766 %tmpres_zr_V_388 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_388"/></StgValue>
</operation>

<operation id="2788" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2767 %tmpres_zr_V_389 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_389"/></StgValue>
</operation>

<operation id="2789" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2768 %tmpres_zr_V_390 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_390"/></StgValue>
</operation>

<operation id="2790" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2769 %tmpres_zr_V_391 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_391"/></StgValue>
</operation>

<operation id="2791" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2770 %tmpres_zr_V_392 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_392"/></StgValue>
</operation>

<operation id="2792" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2771 %tmpres_zr_V_393 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_393"/></StgValue>
</operation>

<operation id="2793" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2772 %tmpres_zr_V_394 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_394"/></StgValue>
</operation>

<operation id="2794" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2773 %tmpres_zr_V_395 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_395"/></StgValue>
</operation>

<operation id="2795" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2774 %tmpres_zr_V_396 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_396"/></StgValue>
</operation>

<operation id="2796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2775 %tmpres_zr_V_397 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_397"/></StgValue>
</operation>

<operation id="2797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2776 %tmpres_zr_V_398 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_398"/></StgValue>
</operation>

<operation id="2798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2777 %tmpres_zr_V_399 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_399"/></StgValue>
</operation>

<operation id="2799" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2778 %tmpres_zr_V_400 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_400"/></StgValue>
</operation>

<operation id="2800" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2779 %tmpres_zr_V_401 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_401"/></StgValue>
</operation>

<operation id="2801" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2780 %tmpres_zr_V_402 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_402"/></StgValue>
</operation>

<operation id="2802" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2781 %tmpres_zr_V_403 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_403"/></StgValue>
</operation>

<operation id="2803" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2782 %tmpres_zr_V_404 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_404"/></StgValue>
</operation>

<operation id="2804" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2783 %tmpres_zr_V_405 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_405"/></StgValue>
</operation>

<operation id="2805" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2784 %tmpres_zr_V_406 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_406"/></StgValue>
</operation>

<operation id="2806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2785 %tmpres_zr_V_407 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_407"/></StgValue>
</operation>

<operation id="2807" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2786 %tmpres_zr_V_408 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_408"/></StgValue>
</operation>

<operation id="2808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2787 %tmpres_zr_V_409 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_409"/></StgValue>
</operation>

<operation id="2809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2788 %tmpres_zr_V_410 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_410"/></StgValue>
</operation>

<operation id="2810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2789 %tmpres_zr_V_411 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_411"/></StgValue>
</operation>

<operation id="2811" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2790 %tmpres_zr_V_412 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_412"/></StgValue>
</operation>

<operation id="2812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2791 %tmpres_zr_V_413 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_413"/></StgValue>
</operation>

<operation id="2813" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2792 %tmpres_zr_V_414 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_414"/></StgValue>
</operation>

<operation id="2814" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2793 %tmpres_zr_V_415 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_415"/></StgValue>
</operation>

<operation id="2815" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2794 %tmpres_zr_V_416 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_416"/></StgValue>
</operation>

<operation id="2816" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2795 %tmpres_zr_V_417 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_417"/></StgValue>
</operation>

<operation id="2817" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2796 %tmpres_zr_V_418 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_418"/></StgValue>
</operation>

<operation id="2818" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2797 %tmpres_zr_V_419 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_419"/></StgValue>
</operation>

<operation id="2819" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2798 %tmpres_zr_V_420 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_420"/></StgValue>
</operation>

<operation id="2820" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2799 %tmpres_zr_V_421 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_421"/></StgValue>
</operation>

<operation id="2821" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2800 %tmpres_zr_V_422 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_422"/></StgValue>
</operation>

<operation id="2822" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2801 %tmpres_zr_V_423 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_423"/></StgValue>
</operation>

<operation id="2823" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2802 %tmpres_zr_V_424 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_424"/></StgValue>
</operation>

<operation id="2824" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2803 %tmpres_zr_V_425 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_425"/></StgValue>
</operation>

<operation id="2825" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2804 %tmpres_zr_V_426 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_426"/></StgValue>
</operation>

<operation id="2826" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2805 %tmpres_zr_V_427 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_427"/></StgValue>
</operation>

<operation id="2827" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2806 %tmpres_zr_V_428 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_428"/></StgValue>
</operation>

<operation id="2828" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2807 %tmpres_zr_V_429 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_429"/></StgValue>
</operation>

<operation id="2829" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2808 %tmpres_zr_V_430 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_430"/></StgValue>
</operation>

<operation id="2830" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2809 %tmpres_zr_V_431 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_431"/></StgValue>
</operation>

<operation id="2831" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2810 %tmpres_zr_V_432 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_432"/></StgValue>
</operation>

<operation id="2832" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2811 %tmpres_zr_V_433 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_433"/></StgValue>
</operation>

<operation id="2833" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2812 %tmpres_zr_V_434 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_434"/></StgValue>
</operation>

<operation id="2834" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2813 %tmpres_zr_V_435 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_435"/></StgValue>
</operation>

<operation id="2835" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2814 %tmpres_zr_V_436 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_436"/></StgValue>
</operation>

<operation id="2836" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2815 %tmpres_zr_V_437 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_437"/></StgValue>
</operation>

<operation id="2837" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2816 %tmpres_zr_V_438 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_438"/></StgValue>
</operation>

<operation id="2838" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2817 %tmpres_zr_V_439 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_439"/></StgValue>
</operation>

<operation id="2839" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2818 %tmpres_zr_V_440 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_440"/></StgValue>
</operation>

<operation id="2840" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2819 %tmpres_zr_V_441 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_441"/></StgValue>
</operation>

<operation id="2841" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2820 %tmpres_zr_V_442 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_442"/></StgValue>
</operation>

<operation id="2842" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2821 %tmpres_zr_V_443 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_443"/></StgValue>
</operation>

<operation id="2843" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2822 %tmpres_zr_V_444 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_444"/></StgValue>
</operation>

<operation id="2844" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2823 %tmpres_zr_V_445 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_445"/></StgValue>
</operation>

<operation id="2845" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2824 %tmpres_zr_V_446 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_446"/></StgValue>
</operation>

<operation id="2846" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2825 %tmpres_zr_V_447 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_447"/></StgValue>
</operation>

<operation id="2847" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2826 %tmpres_zr_V_448 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_448"/></StgValue>
</operation>

<operation id="2848" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2827 %tmpres_zr_V_449 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_449"/></StgValue>
</operation>

<operation id="2849" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2828 %tmpres_zr_V_450 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_450"/></StgValue>
</operation>

<operation id="2850" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2829 %tmpres_zr_V_451 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_451"/></StgValue>
</operation>

<operation id="2851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2830 %tmpres_zr_V_452 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_452"/></StgValue>
</operation>

<operation id="2852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2831 %tmpres_zr_V_453 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_453"/></StgValue>
</operation>

<operation id="2853" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2832 %tmpres_zr_V_454 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_454"/></StgValue>
</operation>

<operation id="2854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2833 %tmpres_zr_V_455 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_455"/></StgValue>
</operation>

<operation id="2855" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2834 %tmpres_zr_V_456 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_456"/></StgValue>
</operation>

<operation id="2856" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2835 %tmpres_zr_V_457 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_457"/></StgValue>
</operation>

<operation id="2857" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2836 %tmpres_zr_V_458 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_458"/></StgValue>
</operation>

<operation id="2858" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2837 %tmpres_zr_V_459 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_459"/></StgValue>
</operation>

<operation id="2859" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2838 %tmpres_zr_V_460 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_460"/></StgValue>
</operation>

<operation id="2860" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2839 %tmpres_zr_V_461 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_461"/></StgValue>
</operation>

<operation id="2861" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2840 %tmpres_zr_V_462 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_462"/></StgValue>
</operation>

<operation id="2862" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2841 %tmpres_zr_V_463 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_463"/></StgValue>
</operation>

<operation id="2863" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2842 %tmpres_zr_V_464 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_464"/></StgValue>
</operation>

<operation id="2864" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2843 %tmpres_zr_V_465 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_465"/></StgValue>
</operation>

<operation id="2865" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2844 %tmpres_zr_V_466 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_466"/></StgValue>
</operation>

<operation id="2866" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2845 %tmpres_zr_V_467 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_467"/></StgValue>
</operation>

<operation id="2867" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2846 %tmpres_zr_V_468 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_468"/></StgValue>
</operation>

<operation id="2868" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2847 %tmpres_zr_V_469 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_469"/></StgValue>
</operation>

<operation id="2869" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2848 %tmpres_zr_V_470 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_470"/></StgValue>
</operation>

<operation id="2870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2849 %tmpres_zr_V_471 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_471"/></StgValue>
</operation>

<operation id="2871" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2850 %tmpres_zr_V_472 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_472"/></StgValue>
</operation>

<operation id="2872" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2851 %tmpres_zr_V_473 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_473"/></StgValue>
</operation>

<operation id="2873" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2852 %tmpres_zr_V_474 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_474"/></StgValue>
</operation>

<operation id="2874" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2853 %tmpres_zr_V_475 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_475"/></StgValue>
</operation>

<operation id="2875" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2854 %tmpres_zr_V_476 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_476"/></StgValue>
</operation>

<operation id="2876" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2855 %tmpres_zr_V_477 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_477"/></StgValue>
</operation>

<operation id="2877" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2856 %tmpres_zr_V_478 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_478"/></StgValue>
</operation>

<operation id="2878" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2857 %tmpres_zr_V_479 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_479"/></StgValue>
</operation>

<operation id="2879" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2858 %tmpres_zr_V_480 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_480"/></StgValue>
</operation>

<operation id="2880" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2859 %tmpres_zr_V_481 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_481"/></StgValue>
</operation>

<operation id="2881" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2860 %tmpres_zr_V_482 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_482"/></StgValue>
</operation>

<operation id="2882" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2861 %tmpres_zr_V_483 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_483"/></StgValue>
</operation>

<operation id="2883" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2862 %tmpres_zr_V_484 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_484"/></StgValue>
</operation>

<operation id="2884" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2863 %tmpres_zr_V_485 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_485"/></StgValue>
</operation>

<operation id="2885" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2864 %tmpres_zr_V_486 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_486"/></StgValue>
</operation>

<operation id="2886" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2865 %tmpres_zr_V_487 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_487"/></StgValue>
</operation>

<operation id="2887" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2866 %tmpres_zr_V_488 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_488"/></StgValue>
</operation>

<operation id="2888" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2867 %tmpres_zr_V_489 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_489"/></StgValue>
</operation>

<operation id="2889" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2868 %tmpres_zr_V_490 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_490"/></StgValue>
</operation>

<operation id="2890" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2869 %tmpres_zr_V_491 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_491"/></StgValue>
</operation>

<operation id="2891" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2870 %tmpres_zr_V_492 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_492"/></StgValue>
</operation>

<operation id="2892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2871 %tmpres_zr_V_493 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_493"/></StgValue>
</operation>

<operation id="2893" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2872 %tmpres_zr_V_494 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_494"/></StgValue>
</operation>

<operation id="2894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2873 %tmpres_zr_V_495 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_495"/></StgValue>
</operation>

<operation id="2895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2874 %tmpres_zr_V_496 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_496"/></StgValue>
</operation>

<operation id="2896" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2875 %tmpres_zr_V_497 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_497"/></StgValue>
</operation>

<operation id="2897" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2876 %tmpres_zr_V_498 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_498"/></StgValue>
</operation>

<operation id="2898" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2877 %tmpres_zr_V_499 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_499"/></StgValue>
</operation>

<operation id="2899" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2878 %tmpres_zr_V_500 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_500"/></StgValue>
</operation>

<operation id="2900" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2879 %tmpres_zr_V_501 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_501"/></StgValue>
</operation>

<operation id="2901" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2880 %tmpres_zr_V_502 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_502"/></StgValue>
</operation>

<operation id="2902" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2881 %tmpres_zr_V_503 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_503"/></StgValue>
</operation>

<operation id="2903" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2882 %tmpres_zr_V_504 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_504"/></StgValue>
</operation>

<operation id="2904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2883 %tmpres_zr_V_505 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_505"/></StgValue>
</operation>

<operation id="2905" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2884 %tmpres_zr_V_506 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_506"/></StgValue>
</operation>

<operation id="2906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2885 %tmpres_zr_V_507 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_507"/></StgValue>
</operation>

<operation id="2907" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="16" op_0_bw="2048">
<![CDATA[
entry_ifconv:2886 %tmpres_zr_V_508 = extractvalue i2048 %call_ret

]]></Node>
<StgValue><ssdm name="tmpres_zr_V_508"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2908" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2887 %zext_ln1271 = zext i16 %tmpres_zr_V_445

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="2909" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2888 %sext_ln1273 = sext i32 %tmpres_state_zr_V_319

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="2910" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2889 %r_V_1162 = mul i48 %sext_ln1273, i48 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_1162"/></StgValue>
</operation>

<operation id="2911" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2891 %zext_ln1271_64 = zext i16 %tmpres_zr_V_446

]]></Node>
<StgValue><ssdm name="zext_ln1271_64"/></StgValue>
</operation>

<operation id="2912" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2892 %sext_ln1273_64 = sext i32 %tmpres_state_zr_V_320

]]></Node>
<StgValue><ssdm name="sext_ln1273_64"/></StgValue>
</operation>

<operation id="2913" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2893 %r_V_1229 = mul i48 %sext_ln1273_64, i48 %zext_ln1271_64

]]></Node>
<StgValue><ssdm name="r_V_1229"/></StgValue>
</operation>

<operation id="2914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2895 %zext_ln1271_65 = zext i16 %tmpres_zr_V_447

]]></Node>
<StgValue><ssdm name="zext_ln1271_65"/></StgValue>
</operation>

<operation id="2915" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2896 %sext_ln1273_65 = sext i32 %tmpres_state_zr_V_321

]]></Node>
<StgValue><ssdm name="sext_ln1273_65"/></StgValue>
</operation>

<operation id="2916" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2897 %r_V_1231 = mul i48 %sext_ln1273_65, i48 %zext_ln1271_65

]]></Node>
<StgValue><ssdm name="r_V_1231"/></StgValue>
</operation>

<operation id="2917" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2899 %zext_ln1271_66 = zext i16 %tmpres_zr_V_448

]]></Node>
<StgValue><ssdm name="zext_ln1271_66"/></StgValue>
</operation>

<operation id="2918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2900 %sext_ln1273_66 = sext i32 %tmpres_state_zr_V_322

]]></Node>
<StgValue><ssdm name="sext_ln1273_66"/></StgValue>
</operation>

<operation id="2919" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2901 %r_V_1233 = mul i48 %sext_ln1273_66, i48 %zext_ln1271_66

]]></Node>
<StgValue><ssdm name="r_V_1233"/></StgValue>
</operation>

<operation id="2920" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2903 %zext_ln1271_67 = zext i16 %tmpres_zr_V_449

]]></Node>
<StgValue><ssdm name="zext_ln1271_67"/></StgValue>
</operation>

<operation id="2921" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2904 %sext_ln1273_67 = sext i32 %tmpres_state_zr_V_323

]]></Node>
<StgValue><ssdm name="sext_ln1273_67"/></StgValue>
</operation>

<operation id="2922" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2905 %r_V_1235 = mul i48 %sext_ln1273_67, i48 %zext_ln1271_67

]]></Node>
<StgValue><ssdm name="r_V_1235"/></StgValue>
</operation>

<operation id="2923" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2907 %zext_ln1271_68 = zext i16 %tmpres_zr_V_450

]]></Node>
<StgValue><ssdm name="zext_ln1271_68"/></StgValue>
</operation>

<operation id="2924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2908 %sext_ln1273_68 = sext i32 %tmpres_state_zr_V_324

]]></Node>
<StgValue><ssdm name="sext_ln1273_68"/></StgValue>
</operation>

<operation id="2925" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2909 %r_V_1237 = mul i48 %sext_ln1273_68, i48 %zext_ln1271_68

]]></Node>
<StgValue><ssdm name="r_V_1237"/></StgValue>
</operation>

<operation id="2926" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2911 %zext_ln1271_69 = zext i16 %tmpres_zr_V_451

]]></Node>
<StgValue><ssdm name="zext_ln1271_69"/></StgValue>
</operation>

<operation id="2927" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2912 %sext_ln1273_69 = sext i32 %tmpres_state_zr_V_325

]]></Node>
<StgValue><ssdm name="sext_ln1273_69"/></StgValue>
</operation>

<operation id="2928" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2913 %r_V_1239 = mul i48 %sext_ln1273_69, i48 %zext_ln1271_69

]]></Node>
<StgValue><ssdm name="r_V_1239"/></StgValue>
</operation>

<operation id="2929" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2915 %zext_ln1271_70 = zext i16 %tmpres_zr_V_452

]]></Node>
<StgValue><ssdm name="zext_ln1271_70"/></StgValue>
</operation>

<operation id="2930" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2916 %sext_ln1273_70 = sext i32 %tmpres_state_zr_V_326

]]></Node>
<StgValue><ssdm name="sext_ln1273_70"/></StgValue>
</operation>

<operation id="2931" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2917 %r_V_1241 = mul i48 %sext_ln1273_70, i48 %zext_ln1271_70

]]></Node>
<StgValue><ssdm name="r_V_1241"/></StgValue>
</operation>

<operation id="2932" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2919 %zext_ln1271_71 = zext i16 %tmpres_zr_V_453

]]></Node>
<StgValue><ssdm name="zext_ln1271_71"/></StgValue>
</operation>

<operation id="2933" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2920 %sext_ln1273_71 = sext i32 %tmpres_state_zr_V_327

]]></Node>
<StgValue><ssdm name="sext_ln1273_71"/></StgValue>
</operation>

<operation id="2934" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2921 %r_V_1243 = mul i48 %sext_ln1273_71, i48 %zext_ln1271_71

]]></Node>
<StgValue><ssdm name="r_V_1243"/></StgValue>
</operation>

<operation id="2935" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2923 %zext_ln1271_72 = zext i16 %tmpres_zr_V_454

]]></Node>
<StgValue><ssdm name="zext_ln1271_72"/></StgValue>
</operation>

<operation id="2936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2924 %sext_ln1273_72 = sext i32 %tmpres_state_zr_V_328

]]></Node>
<StgValue><ssdm name="sext_ln1273_72"/></StgValue>
</operation>

<operation id="2937" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2925 %r_V_1245 = mul i48 %sext_ln1273_72, i48 %zext_ln1271_72

]]></Node>
<StgValue><ssdm name="r_V_1245"/></StgValue>
</operation>

<operation id="2938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2927 %zext_ln1271_73 = zext i16 %tmpres_zr_V_455

]]></Node>
<StgValue><ssdm name="zext_ln1271_73"/></StgValue>
</operation>

<operation id="2939" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2928 %sext_ln1273_73 = sext i32 %tmpres_state_zr_V_329

]]></Node>
<StgValue><ssdm name="sext_ln1273_73"/></StgValue>
</operation>

<operation id="2940" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2929 %r_V_1247 = mul i48 %sext_ln1273_73, i48 %zext_ln1271_73

]]></Node>
<StgValue><ssdm name="r_V_1247"/></StgValue>
</operation>

<operation id="2941" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2931 %zext_ln1271_74 = zext i16 %tmpres_zr_V_456

]]></Node>
<StgValue><ssdm name="zext_ln1271_74"/></StgValue>
</operation>

<operation id="2942" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2932 %sext_ln1273_74 = sext i32 %tmpres_state_zr_V_330

]]></Node>
<StgValue><ssdm name="sext_ln1273_74"/></StgValue>
</operation>

<operation id="2943" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2933 %r_V_1249 = mul i48 %sext_ln1273_74, i48 %zext_ln1271_74

]]></Node>
<StgValue><ssdm name="r_V_1249"/></StgValue>
</operation>

<operation id="2944" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2935 %zext_ln1271_75 = zext i16 %tmpres_zr_V_457

]]></Node>
<StgValue><ssdm name="zext_ln1271_75"/></StgValue>
</operation>

<operation id="2945" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2936 %sext_ln1273_75 = sext i32 %tmpres_state_zr_V_331

]]></Node>
<StgValue><ssdm name="sext_ln1273_75"/></StgValue>
</operation>

<operation id="2946" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2937 %r_V_1251 = mul i48 %sext_ln1273_75, i48 %zext_ln1271_75

]]></Node>
<StgValue><ssdm name="r_V_1251"/></StgValue>
</operation>

<operation id="2947" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2939 %zext_ln1271_76 = zext i16 %tmpres_zr_V_458

]]></Node>
<StgValue><ssdm name="zext_ln1271_76"/></StgValue>
</operation>

<operation id="2948" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2940 %sext_ln1273_76 = sext i32 %tmpres_state_zr_V_332

]]></Node>
<StgValue><ssdm name="sext_ln1273_76"/></StgValue>
</operation>

<operation id="2949" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2941 %r_V_1253 = mul i48 %sext_ln1273_76, i48 %zext_ln1271_76

]]></Node>
<StgValue><ssdm name="r_V_1253"/></StgValue>
</operation>

<operation id="2950" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2943 %zext_ln1271_77 = zext i16 %tmpres_zr_V_459

]]></Node>
<StgValue><ssdm name="zext_ln1271_77"/></StgValue>
</operation>

<operation id="2951" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2944 %sext_ln1273_77 = sext i32 %tmpres_state_zr_V_333

]]></Node>
<StgValue><ssdm name="sext_ln1273_77"/></StgValue>
</operation>

<operation id="2952" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2945 %r_V_1255 = mul i48 %sext_ln1273_77, i48 %zext_ln1271_77

]]></Node>
<StgValue><ssdm name="r_V_1255"/></StgValue>
</operation>

<operation id="2953" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2947 %zext_ln1271_78 = zext i16 %tmpres_zr_V_460

]]></Node>
<StgValue><ssdm name="zext_ln1271_78"/></StgValue>
</operation>

<operation id="2954" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2948 %sext_ln1273_78 = sext i32 %tmpres_state_zr_V_334

]]></Node>
<StgValue><ssdm name="sext_ln1273_78"/></StgValue>
</operation>

<operation id="2955" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2949 %r_V_1257 = mul i48 %sext_ln1273_78, i48 %zext_ln1271_78

]]></Node>
<StgValue><ssdm name="r_V_1257"/></StgValue>
</operation>

<operation id="2956" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2951 %zext_ln1271_79 = zext i16 %tmpres_zr_V_461

]]></Node>
<StgValue><ssdm name="zext_ln1271_79"/></StgValue>
</operation>

<operation id="2957" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2952 %sext_ln1273_79 = sext i32 %tmpres_state_zr_V_335

]]></Node>
<StgValue><ssdm name="sext_ln1273_79"/></StgValue>
</operation>

<operation id="2958" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2953 %r_V_1259 = mul i48 %sext_ln1273_79, i48 %zext_ln1271_79

]]></Node>
<StgValue><ssdm name="r_V_1259"/></StgValue>
</operation>

<operation id="2959" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2955 %zext_ln1271_80 = zext i16 %tmpres_zr_V_462

]]></Node>
<StgValue><ssdm name="zext_ln1271_80"/></StgValue>
</operation>

<operation id="2960" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2956 %sext_ln1273_80 = sext i32 %tmpres_state_zr_V_336

]]></Node>
<StgValue><ssdm name="sext_ln1273_80"/></StgValue>
</operation>

<operation id="2961" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2957 %r_V_1261 = mul i48 %sext_ln1273_80, i48 %zext_ln1271_80

]]></Node>
<StgValue><ssdm name="r_V_1261"/></StgValue>
</operation>

<operation id="2962" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2959 %zext_ln1271_81 = zext i16 %tmpres_zr_V_463

]]></Node>
<StgValue><ssdm name="zext_ln1271_81"/></StgValue>
</operation>

<operation id="2963" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2960 %sext_ln1273_81 = sext i32 %tmpres_state_zr_V_337

]]></Node>
<StgValue><ssdm name="sext_ln1273_81"/></StgValue>
</operation>

<operation id="2964" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2961 %r_V_1263 = mul i48 %sext_ln1273_81, i48 %zext_ln1271_81

]]></Node>
<StgValue><ssdm name="r_V_1263"/></StgValue>
</operation>

<operation id="2965" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2963 %zext_ln1271_82 = zext i16 %tmpres_zr_V_464

]]></Node>
<StgValue><ssdm name="zext_ln1271_82"/></StgValue>
</operation>

<operation id="2966" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2964 %sext_ln1273_82 = sext i32 %tmpres_state_zr_V_338

]]></Node>
<StgValue><ssdm name="sext_ln1273_82"/></StgValue>
</operation>

<operation id="2967" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2965 %r_V_1265 = mul i48 %sext_ln1273_82, i48 %zext_ln1271_82

]]></Node>
<StgValue><ssdm name="r_V_1265"/></StgValue>
</operation>

<operation id="2968" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2967 %zext_ln1271_83 = zext i16 %tmpres_zr_V_465

]]></Node>
<StgValue><ssdm name="zext_ln1271_83"/></StgValue>
</operation>

<operation id="2969" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2968 %sext_ln1273_83 = sext i32 %tmpres_state_zr_V_339

]]></Node>
<StgValue><ssdm name="sext_ln1273_83"/></StgValue>
</operation>

<operation id="2970" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2969 %r_V_1267 = mul i48 %sext_ln1273_83, i48 %zext_ln1271_83

]]></Node>
<StgValue><ssdm name="r_V_1267"/></StgValue>
</operation>

<operation id="2971" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2971 %zext_ln1271_84 = zext i16 %tmpres_zr_V_466

]]></Node>
<StgValue><ssdm name="zext_ln1271_84"/></StgValue>
</operation>

<operation id="2972" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2972 %sext_ln1273_84 = sext i32 %tmpres_state_zr_V_340

]]></Node>
<StgValue><ssdm name="sext_ln1273_84"/></StgValue>
</operation>

<operation id="2973" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2973 %r_V_1269 = mul i48 %sext_ln1273_84, i48 %zext_ln1271_84

]]></Node>
<StgValue><ssdm name="r_V_1269"/></StgValue>
</operation>

<operation id="2974" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2975 %zext_ln1271_85 = zext i16 %tmpres_zr_V_467

]]></Node>
<StgValue><ssdm name="zext_ln1271_85"/></StgValue>
</operation>

<operation id="2975" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2976 %sext_ln1273_85 = sext i32 %tmpres_state_zr_V_341

]]></Node>
<StgValue><ssdm name="sext_ln1273_85"/></StgValue>
</operation>

<operation id="2976" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2977 %r_V_1271 = mul i48 %sext_ln1273_85, i48 %zext_ln1271_85

]]></Node>
<StgValue><ssdm name="r_V_1271"/></StgValue>
</operation>

<operation id="2977" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2979 %zext_ln1271_86 = zext i16 %tmpres_zr_V_468

]]></Node>
<StgValue><ssdm name="zext_ln1271_86"/></StgValue>
</operation>

<operation id="2978" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2980 %sext_ln1273_86 = sext i32 %tmpres_state_zr_V_342

]]></Node>
<StgValue><ssdm name="sext_ln1273_86"/></StgValue>
</operation>

<operation id="2979" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2981 %r_V_1273 = mul i48 %sext_ln1273_86, i48 %zext_ln1271_86

]]></Node>
<StgValue><ssdm name="r_V_1273"/></StgValue>
</operation>

<operation id="2980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2983 %zext_ln1271_87 = zext i16 %tmpres_zr_V_469

]]></Node>
<StgValue><ssdm name="zext_ln1271_87"/></StgValue>
</operation>

<operation id="2981" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2984 %sext_ln1273_87 = sext i32 %tmpres_state_zr_V_343

]]></Node>
<StgValue><ssdm name="sext_ln1273_87"/></StgValue>
</operation>

<operation id="2982" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2985 %r_V_1275 = mul i48 %sext_ln1273_87, i48 %zext_ln1271_87

]]></Node>
<StgValue><ssdm name="r_V_1275"/></StgValue>
</operation>

<operation id="2983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2987 %zext_ln1271_88 = zext i16 %tmpres_zr_V_470

]]></Node>
<StgValue><ssdm name="zext_ln1271_88"/></StgValue>
</operation>

<operation id="2984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2988 %sext_ln1273_88 = sext i32 %tmpres_state_zr_V_344

]]></Node>
<StgValue><ssdm name="sext_ln1273_88"/></StgValue>
</operation>

<operation id="2985" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2989 %r_V_1277 = mul i48 %sext_ln1273_88, i48 %zext_ln1271_88

]]></Node>
<StgValue><ssdm name="r_V_1277"/></StgValue>
</operation>

<operation id="2986" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2991 %zext_ln1271_89 = zext i16 %tmpres_zr_V_471

]]></Node>
<StgValue><ssdm name="zext_ln1271_89"/></StgValue>
</operation>

<operation id="2987" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2992 %sext_ln1273_89 = sext i32 %tmpres_state_zr_V_345

]]></Node>
<StgValue><ssdm name="sext_ln1273_89"/></StgValue>
</operation>

<operation id="2988" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2993 %r_V_1279 = mul i48 %sext_ln1273_89, i48 %zext_ln1271_89

]]></Node>
<StgValue><ssdm name="r_V_1279"/></StgValue>
</operation>

<operation id="2989" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2995 %zext_ln1271_90 = zext i16 %tmpres_zr_V_472

]]></Node>
<StgValue><ssdm name="zext_ln1271_90"/></StgValue>
</operation>

<operation id="2990" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:2996 %sext_ln1273_90 = sext i32 %tmpres_state_zr_V_346

]]></Node>
<StgValue><ssdm name="sext_ln1273_90"/></StgValue>
</operation>

<operation id="2991" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2997 %r_V_1281 = mul i48 %sext_ln1273_90, i48 %zext_ln1271_90

]]></Node>
<StgValue><ssdm name="r_V_1281"/></StgValue>
</operation>

<operation id="2992" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:2999 %zext_ln1271_91 = zext i16 %tmpres_zr_V_473

]]></Node>
<StgValue><ssdm name="zext_ln1271_91"/></StgValue>
</operation>

<operation id="2993" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3000 %sext_ln1273_91 = sext i32 %tmpres_state_zr_V_347

]]></Node>
<StgValue><ssdm name="sext_ln1273_91"/></StgValue>
</operation>

<operation id="2994" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3001 %r_V_1283 = mul i48 %sext_ln1273_91, i48 %zext_ln1271_91

]]></Node>
<StgValue><ssdm name="r_V_1283"/></StgValue>
</operation>

<operation id="2995" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3003 %zext_ln1271_92 = zext i16 %tmpres_zr_V_474

]]></Node>
<StgValue><ssdm name="zext_ln1271_92"/></StgValue>
</operation>

<operation id="2996" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3004 %sext_ln1273_92 = sext i32 %tmpres_state_zr_V_348

]]></Node>
<StgValue><ssdm name="sext_ln1273_92"/></StgValue>
</operation>

<operation id="2997" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3005 %r_V_1285 = mul i48 %sext_ln1273_92, i48 %zext_ln1271_92

]]></Node>
<StgValue><ssdm name="r_V_1285"/></StgValue>
</operation>

<operation id="2998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3007 %zext_ln1271_93 = zext i16 %tmpres_zr_V_475

]]></Node>
<StgValue><ssdm name="zext_ln1271_93"/></StgValue>
</operation>

<operation id="2999" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3008 %sext_ln1273_93 = sext i32 %tmpres_state_zr_V_349

]]></Node>
<StgValue><ssdm name="sext_ln1273_93"/></StgValue>
</operation>

<operation id="3000" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3009 %r_V_1287 = mul i48 %sext_ln1273_93, i48 %zext_ln1271_93

]]></Node>
<StgValue><ssdm name="r_V_1287"/></StgValue>
</operation>

<operation id="3001" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3011 %zext_ln1271_94 = zext i16 %tmpres_zr_V_476

]]></Node>
<StgValue><ssdm name="zext_ln1271_94"/></StgValue>
</operation>

<operation id="3002" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3012 %sext_ln1273_94 = sext i32 %tmpres_state_zr_V_350

]]></Node>
<StgValue><ssdm name="sext_ln1273_94"/></StgValue>
</operation>

<operation id="3003" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3013 %r_V_1289 = mul i48 %sext_ln1273_94, i48 %zext_ln1271_94

]]></Node>
<StgValue><ssdm name="r_V_1289"/></StgValue>
</operation>

<operation id="3004" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3015 %zext_ln1271_95 = zext i16 %tmpres_zr_V_477

]]></Node>
<StgValue><ssdm name="zext_ln1271_95"/></StgValue>
</operation>

<operation id="3005" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3016 %sext_ln1273_95 = sext i32 %tmpres_state_zr_V_351

]]></Node>
<StgValue><ssdm name="sext_ln1273_95"/></StgValue>
</operation>

<operation id="3006" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3017 %r_V_1291 = mul i48 %sext_ln1273_95, i48 %zext_ln1271_95

]]></Node>
<StgValue><ssdm name="r_V_1291"/></StgValue>
</operation>

<operation id="3007" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3019 %zext_ln1271_96 = zext i16 %tmpres_zr_V_478

]]></Node>
<StgValue><ssdm name="zext_ln1271_96"/></StgValue>
</operation>

<operation id="3008" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3020 %sext_ln1273_96 = sext i32 %tmpres_state_zr_V_352

]]></Node>
<StgValue><ssdm name="sext_ln1273_96"/></StgValue>
</operation>

<operation id="3009" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3021 %r_V_1293 = mul i48 %sext_ln1273_96, i48 %zext_ln1271_96

]]></Node>
<StgValue><ssdm name="r_V_1293"/></StgValue>
</operation>

<operation id="3010" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3023 %zext_ln1271_97 = zext i16 %tmpres_zr_V_479

]]></Node>
<StgValue><ssdm name="zext_ln1271_97"/></StgValue>
</operation>

<operation id="3011" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3024 %sext_ln1273_97 = sext i32 %tmpres_state_zr_V_353

]]></Node>
<StgValue><ssdm name="sext_ln1273_97"/></StgValue>
</operation>

<operation id="3012" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3025 %r_V_1295 = mul i48 %sext_ln1273_97, i48 %zext_ln1271_97

]]></Node>
<StgValue><ssdm name="r_V_1295"/></StgValue>
</operation>

<operation id="3013" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3027 %zext_ln1271_98 = zext i16 %tmpres_zr_V_480

]]></Node>
<StgValue><ssdm name="zext_ln1271_98"/></StgValue>
</operation>

<operation id="3014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3028 %sext_ln1273_98 = sext i32 %tmpres_state_zr_V_354

]]></Node>
<StgValue><ssdm name="sext_ln1273_98"/></StgValue>
</operation>

<operation id="3015" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3029 %r_V_1297 = mul i48 %sext_ln1273_98, i48 %zext_ln1271_98

]]></Node>
<StgValue><ssdm name="r_V_1297"/></StgValue>
</operation>

<operation id="3016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3031 %zext_ln1271_99 = zext i16 %tmpres_zr_V_481

]]></Node>
<StgValue><ssdm name="zext_ln1271_99"/></StgValue>
</operation>

<operation id="3017" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3032 %sext_ln1273_99 = sext i32 %tmpres_state_zr_V_355

]]></Node>
<StgValue><ssdm name="sext_ln1273_99"/></StgValue>
</operation>

<operation id="3018" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3033 %r_V_1299 = mul i48 %sext_ln1273_99, i48 %zext_ln1271_99

]]></Node>
<StgValue><ssdm name="r_V_1299"/></StgValue>
</operation>

<operation id="3019" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3035 %zext_ln1271_100 = zext i16 %tmpres_zr_V_482

]]></Node>
<StgValue><ssdm name="zext_ln1271_100"/></StgValue>
</operation>

<operation id="3020" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3036 %sext_ln1273_100 = sext i32 %tmpres_state_zr_V_356

]]></Node>
<StgValue><ssdm name="sext_ln1273_100"/></StgValue>
</operation>

<operation id="3021" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3037 %r_V_1301 = mul i48 %sext_ln1273_100, i48 %zext_ln1271_100

]]></Node>
<StgValue><ssdm name="r_V_1301"/></StgValue>
</operation>

<operation id="3022" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3039 %zext_ln1271_101 = zext i16 %tmpres_zr_V_483

]]></Node>
<StgValue><ssdm name="zext_ln1271_101"/></StgValue>
</operation>

<operation id="3023" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3040 %sext_ln1273_101 = sext i32 %tmpres_state_zr_V_357

]]></Node>
<StgValue><ssdm name="sext_ln1273_101"/></StgValue>
</operation>

<operation id="3024" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3041 %r_V_1303 = mul i48 %sext_ln1273_101, i48 %zext_ln1271_101

]]></Node>
<StgValue><ssdm name="r_V_1303"/></StgValue>
</operation>

<operation id="3025" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3043 %zext_ln1271_102 = zext i16 %tmpres_zr_V_484

]]></Node>
<StgValue><ssdm name="zext_ln1271_102"/></StgValue>
</operation>

<operation id="3026" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3044 %sext_ln1273_102 = sext i32 %tmpres_state_zr_V_358

]]></Node>
<StgValue><ssdm name="sext_ln1273_102"/></StgValue>
</operation>

<operation id="3027" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3045 %r_V_1305 = mul i48 %sext_ln1273_102, i48 %zext_ln1271_102

]]></Node>
<StgValue><ssdm name="r_V_1305"/></StgValue>
</operation>

<operation id="3028" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3047 %zext_ln1271_103 = zext i16 %tmpres_zr_V_485

]]></Node>
<StgValue><ssdm name="zext_ln1271_103"/></StgValue>
</operation>

<operation id="3029" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3048 %sext_ln1273_103 = sext i32 %tmpres_state_zr_V_359

]]></Node>
<StgValue><ssdm name="sext_ln1273_103"/></StgValue>
</operation>

<operation id="3030" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3049 %r_V_1307 = mul i48 %sext_ln1273_103, i48 %zext_ln1271_103

]]></Node>
<StgValue><ssdm name="r_V_1307"/></StgValue>
</operation>

<operation id="3031" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3051 %zext_ln1271_104 = zext i16 %tmpres_zr_V_486

]]></Node>
<StgValue><ssdm name="zext_ln1271_104"/></StgValue>
</operation>

<operation id="3032" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3052 %sext_ln1273_104 = sext i32 %tmpres_state_zr_V_360

]]></Node>
<StgValue><ssdm name="sext_ln1273_104"/></StgValue>
</operation>

<operation id="3033" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3053 %r_V_1309 = mul i48 %sext_ln1273_104, i48 %zext_ln1271_104

]]></Node>
<StgValue><ssdm name="r_V_1309"/></StgValue>
</operation>

<operation id="3034" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3055 %zext_ln1271_105 = zext i16 %tmpres_zr_V_487

]]></Node>
<StgValue><ssdm name="zext_ln1271_105"/></StgValue>
</operation>

<operation id="3035" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3056 %sext_ln1273_105 = sext i32 %tmpres_state_zr_V_361

]]></Node>
<StgValue><ssdm name="sext_ln1273_105"/></StgValue>
</operation>

<operation id="3036" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3057 %r_V_1311 = mul i48 %sext_ln1273_105, i48 %zext_ln1271_105

]]></Node>
<StgValue><ssdm name="r_V_1311"/></StgValue>
</operation>

<operation id="3037" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3059 %zext_ln1271_106 = zext i16 %tmpres_zr_V_488

]]></Node>
<StgValue><ssdm name="zext_ln1271_106"/></StgValue>
</operation>

<operation id="3038" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3060 %sext_ln1273_106 = sext i32 %tmpres_state_zr_V_362

]]></Node>
<StgValue><ssdm name="sext_ln1273_106"/></StgValue>
</operation>

<operation id="3039" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3061 %r_V_1313 = mul i48 %sext_ln1273_106, i48 %zext_ln1271_106

]]></Node>
<StgValue><ssdm name="r_V_1313"/></StgValue>
</operation>

<operation id="3040" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3063 %zext_ln1271_107 = zext i16 %tmpres_zr_V_489

]]></Node>
<StgValue><ssdm name="zext_ln1271_107"/></StgValue>
</operation>

<operation id="3041" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3064 %sext_ln1273_107 = sext i32 %tmpres_state_zr_V_363

]]></Node>
<StgValue><ssdm name="sext_ln1273_107"/></StgValue>
</operation>

<operation id="3042" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3065 %r_V_1315 = mul i48 %sext_ln1273_107, i48 %zext_ln1271_107

]]></Node>
<StgValue><ssdm name="r_V_1315"/></StgValue>
</operation>

<operation id="3043" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3067 %zext_ln1271_108 = zext i16 %tmpres_zr_V_490

]]></Node>
<StgValue><ssdm name="zext_ln1271_108"/></StgValue>
</operation>

<operation id="3044" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3068 %sext_ln1273_108 = sext i32 %tmpres_state_zr_V_364

]]></Node>
<StgValue><ssdm name="sext_ln1273_108"/></StgValue>
</operation>

<operation id="3045" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3069 %r_V_1317 = mul i48 %sext_ln1273_108, i48 %zext_ln1271_108

]]></Node>
<StgValue><ssdm name="r_V_1317"/></StgValue>
</operation>

<operation id="3046" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3071 %zext_ln1271_109 = zext i16 %tmpres_zr_V_491

]]></Node>
<StgValue><ssdm name="zext_ln1271_109"/></StgValue>
</operation>

<operation id="3047" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3072 %sext_ln1273_109 = sext i32 %tmpres_state_zr_V_365

]]></Node>
<StgValue><ssdm name="sext_ln1273_109"/></StgValue>
</operation>

<operation id="3048" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3073 %r_V_1319 = mul i48 %sext_ln1273_109, i48 %zext_ln1271_109

]]></Node>
<StgValue><ssdm name="r_V_1319"/></StgValue>
</operation>

<operation id="3049" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3075 %zext_ln1271_110 = zext i16 %tmpres_zr_V_492

]]></Node>
<StgValue><ssdm name="zext_ln1271_110"/></StgValue>
</operation>

<operation id="3050" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3076 %sext_ln1273_110 = sext i32 %tmpres_state_zr_V_366

]]></Node>
<StgValue><ssdm name="sext_ln1273_110"/></StgValue>
</operation>

<operation id="3051" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3077 %r_V_1321 = mul i48 %sext_ln1273_110, i48 %zext_ln1271_110

]]></Node>
<StgValue><ssdm name="r_V_1321"/></StgValue>
</operation>

<operation id="3052" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3079 %zext_ln1271_111 = zext i16 %tmpres_zr_V_493

]]></Node>
<StgValue><ssdm name="zext_ln1271_111"/></StgValue>
</operation>

<operation id="3053" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3080 %sext_ln1273_111 = sext i32 %tmpres_state_zr_V_367

]]></Node>
<StgValue><ssdm name="sext_ln1273_111"/></StgValue>
</operation>

<operation id="3054" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3081 %r_V_1323 = mul i48 %sext_ln1273_111, i48 %zext_ln1271_111

]]></Node>
<StgValue><ssdm name="r_V_1323"/></StgValue>
</operation>

<operation id="3055" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3083 %zext_ln1271_112 = zext i16 %tmpres_zr_V_494

]]></Node>
<StgValue><ssdm name="zext_ln1271_112"/></StgValue>
</operation>

<operation id="3056" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3084 %sext_ln1273_112 = sext i32 %tmpres_state_zr_V_368

]]></Node>
<StgValue><ssdm name="sext_ln1273_112"/></StgValue>
</operation>

<operation id="3057" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3085 %r_V_1325 = mul i48 %sext_ln1273_112, i48 %zext_ln1271_112

]]></Node>
<StgValue><ssdm name="r_V_1325"/></StgValue>
</operation>

<operation id="3058" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3087 %zext_ln1271_113 = zext i16 %tmpres_zr_V_495

]]></Node>
<StgValue><ssdm name="zext_ln1271_113"/></StgValue>
</operation>

<operation id="3059" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3088 %sext_ln1273_113 = sext i32 %tmpres_state_zr_V_369

]]></Node>
<StgValue><ssdm name="sext_ln1273_113"/></StgValue>
</operation>

<operation id="3060" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3089 %r_V_1327 = mul i48 %sext_ln1273_113, i48 %zext_ln1271_113

]]></Node>
<StgValue><ssdm name="r_V_1327"/></StgValue>
</operation>

<operation id="3061" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3091 %zext_ln1271_114 = zext i16 %tmpres_zr_V_496

]]></Node>
<StgValue><ssdm name="zext_ln1271_114"/></StgValue>
</operation>

<operation id="3062" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3092 %sext_ln1273_114 = sext i32 %tmpres_state_zr_V_370

]]></Node>
<StgValue><ssdm name="sext_ln1273_114"/></StgValue>
</operation>

<operation id="3063" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3093 %r_V_1329 = mul i48 %sext_ln1273_114, i48 %zext_ln1271_114

]]></Node>
<StgValue><ssdm name="r_V_1329"/></StgValue>
</operation>

<operation id="3064" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3095 %zext_ln1271_115 = zext i16 %tmpres_zr_V_497

]]></Node>
<StgValue><ssdm name="zext_ln1271_115"/></StgValue>
</operation>

<operation id="3065" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3096 %sext_ln1273_115 = sext i32 %tmpres_state_zr_V_371

]]></Node>
<StgValue><ssdm name="sext_ln1273_115"/></StgValue>
</operation>

<operation id="3066" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3097 %r_V_1331 = mul i48 %sext_ln1273_115, i48 %zext_ln1271_115

]]></Node>
<StgValue><ssdm name="r_V_1331"/></StgValue>
</operation>

<operation id="3067" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3099 %zext_ln1271_116 = zext i16 %tmpres_zr_V_498

]]></Node>
<StgValue><ssdm name="zext_ln1271_116"/></StgValue>
</operation>

<operation id="3068" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3100 %sext_ln1273_116 = sext i32 %tmpres_state_zr_V_372

]]></Node>
<StgValue><ssdm name="sext_ln1273_116"/></StgValue>
</operation>

<operation id="3069" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3101 %r_V_1333 = mul i48 %sext_ln1273_116, i48 %zext_ln1271_116

]]></Node>
<StgValue><ssdm name="r_V_1333"/></StgValue>
</operation>

<operation id="3070" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3103 %zext_ln1271_117 = zext i16 %tmpres_zr_V_499

]]></Node>
<StgValue><ssdm name="zext_ln1271_117"/></StgValue>
</operation>

<operation id="3071" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3104 %sext_ln1273_117 = sext i32 %tmpres_state_zr_V_373

]]></Node>
<StgValue><ssdm name="sext_ln1273_117"/></StgValue>
</operation>

<operation id="3072" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3105 %r_V_1335 = mul i48 %sext_ln1273_117, i48 %zext_ln1271_117

]]></Node>
<StgValue><ssdm name="r_V_1335"/></StgValue>
</operation>

<operation id="3073" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3107 %zext_ln1271_118 = zext i16 %tmpres_zr_V_500

]]></Node>
<StgValue><ssdm name="zext_ln1271_118"/></StgValue>
</operation>

<operation id="3074" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3108 %sext_ln1273_118 = sext i32 %tmpres_state_zr_V_374

]]></Node>
<StgValue><ssdm name="sext_ln1273_118"/></StgValue>
</operation>

<operation id="3075" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3109 %r_V_1337 = mul i48 %sext_ln1273_118, i48 %zext_ln1271_118

]]></Node>
<StgValue><ssdm name="r_V_1337"/></StgValue>
</operation>

<operation id="3076" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3111 %zext_ln1271_119 = zext i16 %tmpres_zr_V_501

]]></Node>
<StgValue><ssdm name="zext_ln1271_119"/></StgValue>
</operation>

<operation id="3077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3112 %sext_ln1273_119 = sext i32 %tmpres_state_zr_V_375

]]></Node>
<StgValue><ssdm name="sext_ln1273_119"/></StgValue>
</operation>

<operation id="3078" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3113 %r_V_1339 = mul i48 %sext_ln1273_119, i48 %zext_ln1271_119

]]></Node>
<StgValue><ssdm name="r_V_1339"/></StgValue>
</operation>

<operation id="3079" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3115 %zext_ln1271_120 = zext i16 %tmpres_zr_V_502

]]></Node>
<StgValue><ssdm name="zext_ln1271_120"/></StgValue>
</operation>

<operation id="3080" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3116 %sext_ln1273_120 = sext i32 %tmpres_state_zr_V_376

]]></Node>
<StgValue><ssdm name="sext_ln1273_120"/></StgValue>
</operation>

<operation id="3081" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3117 %r_V_1341 = mul i48 %sext_ln1273_120, i48 %zext_ln1271_120

]]></Node>
<StgValue><ssdm name="r_V_1341"/></StgValue>
</operation>

<operation id="3082" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3119 %zext_ln1271_121 = zext i16 %tmpres_zr_V_503

]]></Node>
<StgValue><ssdm name="zext_ln1271_121"/></StgValue>
</operation>

<operation id="3083" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3120 %sext_ln1273_121 = sext i32 %tmpres_state_zr_V_377

]]></Node>
<StgValue><ssdm name="sext_ln1273_121"/></StgValue>
</operation>

<operation id="3084" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3121 %r_V_1343 = mul i48 %sext_ln1273_121, i48 %zext_ln1271_121

]]></Node>
<StgValue><ssdm name="r_V_1343"/></StgValue>
</operation>

<operation id="3085" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3123 %zext_ln1271_122 = zext i16 %tmpres_zr_V_504

]]></Node>
<StgValue><ssdm name="zext_ln1271_122"/></StgValue>
</operation>

<operation id="3086" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3124 %sext_ln1273_122 = sext i32 %tmpres_state_zr_V_378

]]></Node>
<StgValue><ssdm name="sext_ln1273_122"/></StgValue>
</operation>

<operation id="3087" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3125 %r_V_1345 = mul i48 %sext_ln1273_122, i48 %zext_ln1271_122

]]></Node>
<StgValue><ssdm name="r_V_1345"/></StgValue>
</operation>

<operation id="3088" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3127 %zext_ln1271_123 = zext i16 %tmpres_zr_V_505

]]></Node>
<StgValue><ssdm name="zext_ln1271_123"/></StgValue>
</operation>

<operation id="3089" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3128 %sext_ln1273_123 = sext i32 %tmpres_state_zr_V_379

]]></Node>
<StgValue><ssdm name="sext_ln1273_123"/></StgValue>
</operation>

<operation id="3090" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3129 %r_V_1347 = mul i48 %sext_ln1273_123, i48 %zext_ln1271_123

]]></Node>
<StgValue><ssdm name="r_V_1347"/></StgValue>
</operation>

<operation id="3091" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3131 %zext_ln1271_124 = zext i16 %tmpres_zr_V_506

]]></Node>
<StgValue><ssdm name="zext_ln1271_124"/></StgValue>
</operation>

<operation id="3092" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3132 %sext_ln1273_124 = sext i32 %tmpres_state_zr_V_380

]]></Node>
<StgValue><ssdm name="sext_ln1273_124"/></StgValue>
</operation>

<operation id="3093" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3133 %r_V_1349 = mul i48 %sext_ln1273_124, i48 %zext_ln1271_124

]]></Node>
<StgValue><ssdm name="r_V_1349"/></StgValue>
</operation>

<operation id="3094" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3135 %zext_ln1271_125 = zext i16 %tmpres_zr_V_507

]]></Node>
<StgValue><ssdm name="zext_ln1271_125"/></StgValue>
</operation>

<operation id="3095" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3136 %sext_ln1273_125 = sext i32 %tmpres_state_zr_V_381

]]></Node>
<StgValue><ssdm name="sext_ln1273_125"/></StgValue>
</operation>

<operation id="3096" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3137 %r_V_1351 = mul i48 %sext_ln1273_125, i48 %zext_ln1271_125

]]></Node>
<StgValue><ssdm name="r_V_1351"/></StgValue>
</operation>

<operation id="3097" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:3139 %zext_ln1271_126 = zext i16 %tmpres_zr_V_508

]]></Node>
<StgValue><ssdm name="zext_ln1271_126"/></StgValue>
</operation>

<operation id="3098" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:3140 %sext_ln1273_126 = sext i32 %tmpres_state_zr_V_382

]]></Node>
<StgValue><ssdm name="sext_ln1273_126"/></StgValue>
</operation>

<operation id="3099" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3141 %r_V_1353 = mul i48 %sext_ln1273_126, i48 %zext_ln1271_126

]]></Node>
<StgValue><ssdm name="r_V_1353"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3100" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2889 %r_V_1162 = mul i48 %sext_ln1273, i48 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_1162"/></StgValue>
</operation>

<operation id="3101" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2893 %r_V_1229 = mul i48 %sext_ln1273_64, i48 %zext_ln1271_64

]]></Node>
<StgValue><ssdm name="r_V_1229"/></StgValue>
</operation>

<operation id="3102" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2897 %r_V_1231 = mul i48 %sext_ln1273_65, i48 %zext_ln1271_65

]]></Node>
<StgValue><ssdm name="r_V_1231"/></StgValue>
</operation>

<operation id="3103" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2901 %r_V_1233 = mul i48 %sext_ln1273_66, i48 %zext_ln1271_66

]]></Node>
<StgValue><ssdm name="r_V_1233"/></StgValue>
</operation>

<operation id="3104" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2905 %r_V_1235 = mul i48 %sext_ln1273_67, i48 %zext_ln1271_67

]]></Node>
<StgValue><ssdm name="r_V_1235"/></StgValue>
</operation>

<operation id="3105" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2909 %r_V_1237 = mul i48 %sext_ln1273_68, i48 %zext_ln1271_68

]]></Node>
<StgValue><ssdm name="r_V_1237"/></StgValue>
</operation>

<operation id="3106" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2913 %r_V_1239 = mul i48 %sext_ln1273_69, i48 %zext_ln1271_69

]]></Node>
<StgValue><ssdm name="r_V_1239"/></StgValue>
</operation>

<operation id="3107" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2917 %r_V_1241 = mul i48 %sext_ln1273_70, i48 %zext_ln1271_70

]]></Node>
<StgValue><ssdm name="r_V_1241"/></StgValue>
</operation>

<operation id="3108" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2921 %r_V_1243 = mul i48 %sext_ln1273_71, i48 %zext_ln1271_71

]]></Node>
<StgValue><ssdm name="r_V_1243"/></StgValue>
</operation>

<operation id="3109" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2925 %r_V_1245 = mul i48 %sext_ln1273_72, i48 %zext_ln1271_72

]]></Node>
<StgValue><ssdm name="r_V_1245"/></StgValue>
</operation>

<operation id="3110" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2929 %r_V_1247 = mul i48 %sext_ln1273_73, i48 %zext_ln1271_73

]]></Node>
<StgValue><ssdm name="r_V_1247"/></StgValue>
</operation>

<operation id="3111" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2933 %r_V_1249 = mul i48 %sext_ln1273_74, i48 %zext_ln1271_74

]]></Node>
<StgValue><ssdm name="r_V_1249"/></StgValue>
</operation>

<operation id="3112" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2937 %r_V_1251 = mul i48 %sext_ln1273_75, i48 %zext_ln1271_75

]]></Node>
<StgValue><ssdm name="r_V_1251"/></StgValue>
</operation>

<operation id="3113" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2941 %r_V_1253 = mul i48 %sext_ln1273_76, i48 %zext_ln1271_76

]]></Node>
<StgValue><ssdm name="r_V_1253"/></StgValue>
</operation>

<operation id="3114" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2945 %r_V_1255 = mul i48 %sext_ln1273_77, i48 %zext_ln1271_77

]]></Node>
<StgValue><ssdm name="r_V_1255"/></StgValue>
</operation>

<operation id="3115" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2949 %r_V_1257 = mul i48 %sext_ln1273_78, i48 %zext_ln1271_78

]]></Node>
<StgValue><ssdm name="r_V_1257"/></StgValue>
</operation>

<operation id="3116" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2953 %r_V_1259 = mul i48 %sext_ln1273_79, i48 %zext_ln1271_79

]]></Node>
<StgValue><ssdm name="r_V_1259"/></StgValue>
</operation>

<operation id="3117" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2957 %r_V_1261 = mul i48 %sext_ln1273_80, i48 %zext_ln1271_80

]]></Node>
<StgValue><ssdm name="r_V_1261"/></StgValue>
</operation>

<operation id="3118" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2961 %r_V_1263 = mul i48 %sext_ln1273_81, i48 %zext_ln1271_81

]]></Node>
<StgValue><ssdm name="r_V_1263"/></StgValue>
</operation>

<operation id="3119" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2965 %r_V_1265 = mul i48 %sext_ln1273_82, i48 %zext_ln1271_82

]]></Node>
<StgValue><ssdm name="r_V_1265"/></StgValue>
</operation>

<operation id="3120" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2969 %r_V_1267 = mul i48 %sext_ln1273_83, i48 %zext_ln1271_83

]]></Node>
<StgValue><ssdm name="r_V_1267"/></StgValue>
</operation>

<operation id="3121" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2973 %r_V_1269 = mul i48 %sext_ln1273_84, i48 %zext_ln1271_84

]]></Node>
<StgValue><ssdm name="r_V_1269"/></StgValue>
</operation>

<operation id="3122" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2977 %r_V_1271 = mul i48 %sext_ln1273_85, i48 %zext_ln1271_85

]]></Node>
<StgValue><ssdm name="r_V_1271"/></StgValue>
</operation>

<operation id="3123" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2981 %r_V_1273 = mul i48 %sext_ln1273_86, i48 %zext_ln1271_86

]]></Node>
<StgValue><ssdm name="r_V_1273"/></StgValue>
</operation>

<operation id="3124" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2985 %r_V_1275 = mul i48 %sext_ln1273_87, i48 %zext_ln1271_87

]]></Node>
<StgValue><ssdm name="r_V_1275"/></StgValue>
</operation>

<operation id="3125" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2989 %r_V_1277 = mul i48 %sext_ln1273_88, i48 %zext_ln1271_88

]]></Node>
<StgValue><ssdm name="r_V_1277"/></StgValue>
</operation>

<operation id="3126" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2993 %r_V_1279 = mul i48 %sext_ln1273_89, i48 %zext_ln1271_89

]]></Node>
<StgValue><ssdm name="r_V_1279"/></StgValue>
</operation>

<operation id="3127" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:2997 %r_V_1281 = mul i48 %sext_ln1273_90, i48 %zext_ln1271_90

]]></Node>
<StgValue><ssdm name="r_V_1281"/></StgValue>
</operation>

<operation id="3128" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3001 %r_V_1283 = mul i48 %sext_ln1273_91, i48 %zext_ln1271_91

]]></Node>
<StgValue><ssdm name="r_V_1283"/></StgValue>
</operation>

<operation id="3129" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3005 %r_V_1285 = mul i48 %sext_ln1273_92, i48 %zext_ln1271_92

]]></Node>
<StgValue><ssdm name="r_V_1285"/></StgValue>
</operation>

<operation id="3130" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3009 %r_V_1287 = mul i48 %sext_ln1273_93, i48 %zext_ln1271_93

]]></Node>
<StgValue><ssdm name="r_V_1287"/></StgValue>
</operation>

<operation id="3131" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3013 %r_V_1289 = mul i48 %sext_ln1273_94, i48 %zext_ln1271_94

]]></Node>
<StgValue><ssdm name="r_V_1289"/></StgValue>
</operation>

<operation id="3132" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3017 %r_V_1291 = mul i48 %sext_ln1273_95, i48 %zext_ln1271_95

]]></Node>
<StgValue><ssdm name="r_V_1291"/></StgValue>
</operation>

<operation id="3133" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3021 %r_V_1293 = mul i48 %sext_ln1273_96, i48 %zext_ln1271_96

]]></Node>
<StgValue><ssdm name="r_V_1293"/></StgValue>
</operation>

<operation id="3134" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3025 %r_V_1295 = mul i48 %sext_ln1273_97, i48 %zext_ln1271_97

]]></Node>
<StgValue><ssdm name="r_V_1295"/></StgValue>
</operation>

<operation id="3135" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3029 %r_V_1297 = mul i48 %sext_ln1273_98, i48 %zext_ln1271_98

]]></Node>
<StgValue><ssdm name="r_V_1297"/></StgValue>
</operation>

<operation id="3136" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3033 %r_V_1299 = mul i48 %sext_ln1273_99, i48 %zext_ln1271_99

]]></Node>
<StgValue><ssdm name="r_V_1299"/></StgValue>
</operation>

<operation id="3137" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3037 %r_V_1301 = mul i48 %sext_ln1273_100, i48 %zext_ln1271_100

]]></Node>
<StgValue><ssdm name="r_V_1301"/></StgValue>
</operation>

<operation id="3138" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3041 %r_V_1303 = mul i48 %sext_ln1273_101, i48 %zext_ln1271_101

]]></Node>
<StgValue><ssdm name="r_V_1303"/></StgValue>
</operation>

<operation id="3139" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3045 %r_V_1305 = mul i48 %sext_ln1273_102, i48 %zext_ln1271_102

]]></Node>
<StgValue><ssdm name="r_V_1305"/></StgValue>
</operation>

<operation id="3140" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3049 %r_V_1307 = mul i48 %sext_ln1273_103, i48 %zext_ln1271_103

]]></Node>
<StgValue><ssdm name="r_V_1307"/></StgValue>
</operation>

<operation id="3141" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3053 %r_V_1309 = mul i48 %sext_ln1273_104, i48 %zext_ln1271_104

]]></Node>
<StgValue><ssdm name="r_V_1309"/></StgValue>
</operation>

<operation id="3142" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3057 %r_V_1311 = mul i48 %sext_ln1273_105, i48 %zext_ln1271_105

]]></Node>
<StgValue><ssdm name="r_V_1311"/></StgValue>
</operation>

<operation id="3143" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3061 %r_V_1313 = mul i48 %sext_ln1273_106, i48 %zext_ln1271_106

]]></Node>
<StgValue><ssdm name="r_V_1313"/></StgValue>
</operation>

<operation id="3144" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3065 %r_V_1315 = mul i48 %sext_ln1273_107, i48 %zext_ln1271_107

]]></Node>
<StgValue><ssdm name="r_V_1315"/></StgValue>
</operation>

<operation id="3145" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3069 %r_V_1317 = mul i48 %sext_ln1273_108, i48 %zext_ln1271_108

]]></Node>
<StgValue><ssdm name="r_V_1317"/></StgValue>
</operation>

<operation id="3146" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3073 %r_V_1319 = mul i48 %sext_ln1273_109, i48 %zext_ln1271_109

]]></Node>
<StgValue><ssdm name="r_V_1319"/></StgValue>
</operation>

<operation id="3147" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3077 %r_V_1321 = mul i48 %sext_ln1273_110, i48 %zext_ln1271_110

]]></Node>
<StgValue><ssdm name="r_V_1321"/></StgValue>
</operation>

<operation id="3148" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3081 %r_V_1323 = mul i48 %sext_ln1273_111, i48 %zext_ln1271_111

]]></Node>
<StgValue><ssdm name="r_V_1323"/></StgValue>
</operation>

<operation id="3149" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3085 %r_V_1325 = mul i48 %sext_ln1273_112, i48 %zext_ln1271_112

]]></Node>
<StgValue><ssdm name="r_V_1325"/></StgValue>
</operation>

<operation id="3150" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3089 %r_V_1327 = mul i48 %sext_ln1273_113, i48 %zext_ln1271_113

]]></Node>
<StgValue><ssdm name="r_V_1327"/></StgValue>
</operation>

<operation id="3151" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3093 %r_V_1329 = mul i48 %sext_ln1273_114, i48 %zext_ln1271_114

]]></Node>
<StgValue><ssdm name="r_V_1329"/></StgValue>
</operation>

<operation id="3152" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3097 %r_V_1331 = mul i48 %sext_ln1273_115, i48 %zext_ln1271_115

]]></Node>
<StgValue><ssdm name="r_V_1331"/></StgValue>
</operation>

<operation id="3153" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3101 %r_V_1333 = mul i48 %sext_ln1273_116, i48 %zext_ln1271_116

]]></Node>
<StgValue><ssdm name="r_V_1333"/></StgValue>
</operation>

<operation id="3154" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3105 %r_V_1335 = mul i48 %sext_ln1273_117, i48 %zext_ln1271_117

]]></Node>
<StgValue><ssdm name="r_V_1335"/></StgValue>
</operation>

<operation id="3155" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3109 %r_V_1337 = mul i48 %sext_ln1273_118, i48 %zext_ln1271_118

]]></Node>
<StgValue><ssdm name="r_V_1337"/></StgValue>
</operation>

<operation id="3156" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3113 %r_V_1339 = mul i48 %sext_ln1273_119, i48 %zext_ln1271_119

]]></Node>
<StgValue><ssdm name="r_V_1339"/></StgValue>
</operation>

<operation id="3157" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3117 %r_V_1341 = mul i48 %sext_ln1273_120, i48 %zext_ln1271_120

]]></Node>
<StgValue><ssdm name="r_V_1341"/></StgValue>
</operation>

<operation id="3158" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3121 %r_V_1343 = mul i48 %sext_ln1273_121, i48 %zext_ln1271_121

]]></Node>
<StgValue><ssdm name="r_V_1343"/></StgValue>
</operation>

<operation id="3159" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3125 %r_V_1345 = mul i48 %sext_ln1273_122, i48 %zext_ln1271_122

]]></Node>
<StgValue><ssdm name="r_V_1345"/></StgValue>
</operation>

<operation id="3160" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3129 %r_V_1347 = mul i48 %sext_ln1273_123, i48 %zext_ln1271_123

]]></Node>
<StgValue><ssdm name="r_V_1347"/></StgValue>
</operation>

<operation id="3161" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3133 %r_V_1349 = mul i48 %sext_ln1273_124, i48 %zext_ln1271_124

]]></Node>
<StgValue><ssdm name="r_V_1349"/></StgValue>
</operation>

<operation id="3162" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3137 %r_V_1351 = mul i48 %sext_ln1273_125, i48 %zext_ln1271_125

]]></Node>
<StgValue><ssdm name="r_V_1351"/></StgValue>
</operation>

<operation id="3163" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:3141 %r_V_1353 = mul i48 %sext_ln1273_126, i48 %zext_ln1271_126

]]></Node>
<StgValue><ssdm name="r_V_1353"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2373 %tmpres_V_319 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_319"/></StgValue>
</operation>

<operation id="3165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2374 %tmpres_V_320 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_320"/></StgValue>
</operation>

<operation id="3166" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2375 %tmpres_V_321 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_321"/></StgValue>
</operation>

<operation id="3167" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2376 %tmpres_V_322 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_322"/></StgValue>
</operation>

<operation id="3168" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2377 %tmpres_V_323 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_323"/></StgValue>
</operation>

<operation id="3169" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2378 %tmpres_V_324 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_324"/></StgValue>
</operation>

<operation id="3170" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2379 %tmpres_V_325 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_325"/></StgValue>
</operation>

<operation id="3171" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2380 %tmpres_V_326 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_326"/></StgValue>
</operation>

<operation id="3172" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2381 %tmpres_V_327 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_327"/></StgValue>
</operation>

<operation id="3173" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2382 %tmpres_V_328 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_328"/></StgValue>
</operation>

<operation id="3174" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2383 %tmpres_V_329 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_329"/></StgValue>
</operation>

<operation id="3175" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2384 %tmpres_V_330 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_330"/></StgValue>
</operation>

<operation id="3176" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2385 %tmpres_V_331 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_331"/></StgValue>
</operation>

<operation id="3177" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2386 %tmpres_V_332 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_332"/></StgValue>
</operation>

<operation id="3178" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2387 %tmpres_V_333 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_333"/></StgValue>
</operation>

<operation id="3179" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2388 %tmpres_V_334 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_334"/></StgValue>
</operation>

<operation id="3180" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2389 %tmpres_V_335 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_335"/></StgValue>
</operation>

<operation id="3181" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2390 %tmpres_V_336 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_336"/></StgValue>
</operation>

<operation id="3182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2391 %tmpres_V_337 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_337"/></StgValue>
</operation>

<operation id="3183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2392 %tmpres_V_338 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_338"/></StgValue>
</operation>

<operation id="3184" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2393 %tmpres_V_339 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_339"/></StgValue>
</operation>

<operation id="3185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2394 %tmpres_V_340 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_340"/></StgValue>
</operation>

<operation id="3186" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2395 %tmpres_V_341 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_341"/></StgValue>
</operation>

<operation id="3187" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2396 %tmpres_V_342 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_342"/></StgValue>
</operation>

<operation id="3188" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2397 %tmpres_V_343 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_343"/></StgValue>
</operation>

<operation id="3189" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2398 %tmpres_V_344 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_344"/></StgValue>
</operation>

<operation id="3190" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2399 %tmpres_V_345 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_345"/></StgValue>
</operation>

<operation id="3191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2400 %tmpres_V_346 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_346"/></StgValue>
</operation>

<operation id="3192" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2401 %tmpres_V_347 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_347"/></StgValue>
</operation>

<operation id="3193" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2402 %tmpres_V_348 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_348"/></StgValue>
</operation>

<operation id="3194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2403 %tmpres_V_349 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_349"/></StgValue>
</operation>

<operation id="3195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2404 %tmpres_V_350 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_350"/></StgValue>
</operation>

<operation id="3196" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2405 %tmpres_V_351 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_351"/></StgValue>
</operation>

<operation id="3197" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2406 %tmpres_V_352 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_352"/></StgValue>
</operation>

<operation id="3198" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2407 %tmpres_V_353 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_353"/></StgValue>
</operation>

<operation id="3199" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2408 %tmpres_V_354 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_354"/></StgValue>
</operation>

<operation id="3200" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2409 %tmpres_V_355 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_355"/></StgValue>
</operation>

<operation id="3201" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2410 %tmpres_V_356 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_356"/></StgValue>
</operation>

<operation id="3202" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2411 %tmpres_V_357 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_357"/></StgValue>
</operation>

<operation id="3203" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2412 %tmpres_V_358 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_358"/></StgValue>
</operation>

<operation id="3204" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2413 %tmpres_V_359 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_359"/></StgValue>
</operation>

<operation id="3205" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2414 %tmpres_V_360 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_360"/></StgValue>
</operation>

<operation id="3206" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2415 %tmpres_V_361 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_361"/></StgValue>
</operation>

<operation id="3207" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2416 %tmpres_V_362 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_362"/></StgValue>
</operation>

<operation id="3208" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2417 %tmpres_V_363 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_363"/></StgValue>
</operation>

<operation id="3209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2418 %tmpres_V_364 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_364"/></StgValue>
</operation>

<operation id="3210" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2419 %tmpres_V_365 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_365"/></StgValue>
</operation>

<operation id="3211" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2420 %tmpres_V_366 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_366"/></StgValue>
</operation>

<operation id="3212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2421 %tmpres_V_367 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_367"/></StgValue>
</operation>

<operation id="3213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2422 %tmpres_V_368 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_368"/></StgValue>
</operation>

<operation id="3214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2423 %tmpres_V_369 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_369"/></StgValue>
</operation>

<operation id="3215" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2424 %tmpres_V_370 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_370"/></StgValue>
</operation>

<operation id="3216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2425 %tmpres_V_371 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_371"/></StgValue>
</operation>

<operation id="3217" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2426 %tmpres_V_372 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_372"/></StgValue>
</operation>

<operation id="3218" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2427 %tmpres_V_373 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_373"/></StgValue>
</operation>

<operation id="3219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2428 %tmpres_V_374 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_374"/></StgValue>
</operation>

<operation id="3220" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2429 %tmpres_V_375 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_375"/></StgValue>
</operation>

<operation id="3221" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2430 %tmpres_V_376 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_376"/></StgValue>
</operation>

<operation id="3222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2431 %tmpres_V_377 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_377"/></StgValue>
</operation>

<operation id="3223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2432 %tmpres_V_378 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_378"/></StgValue>
</operation>

<operation id="3224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2433 %tmpres_V_379 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_379"/></StgValue>
</operation>

<operation id="3225" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2434 %tmpres_V_380 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_380"/></StgValue>
</operation>

<operation id="3226" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2435 %tmpres_V_381 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_381"/></StgValue>
</operation>

<operation id="3227" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="6144">
<![CDATA[
entry_ifconv:2436 %tmpres_V_382 = extractvalue i6144 %call_ret3

]]></Node>
<StgValue><ssdm name="tmpres_V_382"/></StgValue>
</operation>

<operation id="3228" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2890 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1162, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="3229" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2894 %trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1229, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="3230" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2898 %trunc_ln818_128 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1231, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_128"/></StgValue>
</operation>

<operation id="3231" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2902 %trunc_ln818_129 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1233, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_129"/></StgValue>
</operation>

<operation id="3232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2906 %trunc_ln818_130 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1235, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_130"/></StgValue>
</operation>

<operation id="3233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2910 %trunc_ln818_131 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1237, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_131"/></StgValue>
</operation>

<operation id="3234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2914 %trunc_ln818_132 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1239, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_132"/></StgValue>
</operation>

<operation id="3235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2918 %trunc_ln818_133 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1241, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_133"/></StgValue>
</operation>

<operation id="3236" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2922 %trunc_ln818_134 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1243, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_134"/></StgValue>
</operation>

<operation id="3237" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2926 %trunc_ln818_135 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1245, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_135"/></StgValue>
</operation>

<operation id="3238" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2930 %trunc_ln818_136 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1247, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_136"/></StgValue>
</operation>

<operation id="3239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2934 %trunc_ln818_137 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1249, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_137"/></StgValue>
</operation>

<operation id="3240" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2938 %trunc_ln818_138 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1251, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_138"/></StgValue>
</operation>

<operation id="3241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2942 %trunc_ln818_139 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1253, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_139"/></StgValue>
</operation>

<operation id="3242" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2946 %trunc_ln818_140 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1255, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_140"/></StgValue>
</operation>

<operation id="3243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2950 %trunc_ln818_141 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1257, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_141"/></StgValue>
</operation>

<operation id="3244" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2954 %trunc_ln818_142 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1259, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_142"/></StgValue>
</operation>

<operation id="3245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2958 %trunc_ln818_143 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1261, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_143"/></StgValue>
</operation>

<operation id="3246" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2962 %trunc_ln818_144 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1263, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_144"/></StgValue>
</operation>

<operation id="3247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2966 %trunc_ln818_145 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1265, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_145"/></StgValue>
</operation>

<operation id="3248" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2970 %trunc_ln818_146 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1267, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_146"/></StgValue>
</operation>

<operation id="3249" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2974 %trunc_ln818_147 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1269, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_147"/></StgValue>
</operation>

<operation id="3250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2978 %trunc_ln818_148 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1271, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_148"/></StgValue>
</operation>

<operation id="3251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2982 %trunc_ln818_149 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1273, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_149"/></StgValue>
</operation>

<operation id="3252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2986 %trunc_ln818_150 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1275, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_150"/></StgValue>
</operation>

<operation id="3253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2990 %trunc_ln818_151 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1277, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_151"/></StgValue>
</operation>

<operation id="3254" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2994 %trunc_ln818_152 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1279, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_152"/></StgValue>
</operation>

<operation id="3255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2998 %trunc_ln818_153 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1281, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_153"/></StgValue>
</operation>

<operation id="3256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3002 %trunc_ln818_154 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1283, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_154"/></StgValue>
</operation>

<operation id="3257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3006 %trunc_ln818_155 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1285, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_155"/></StgValue>
</operation>

<operation id="3258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3010 %trunc_ln818_156 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1287, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_156"/></StgValue>
</operation>

<operation id="3259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3014 %trunc_ln818_157 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1289, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_157"/></StgValue>
</operation>

<operation id="3260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3018 %trunc_ln818_158 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1291, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_158"/></StgValue>
</operation>

<operation id="3261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3022 %trunc_ln818_159 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1293, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_159"/></StgValue>
</operation>

<operation id="3262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3026 %trunc_ln818_160 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1295, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_160"/></StgValue>
</operation>

<operation id="3263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3030 %trunc_ln818_161 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1297, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_161"/></StgValue>
</operation>

<operation id="3264" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3034 %trunc_ln818_162 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1299, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_162"/></StgValue>
</operation>

<operation id="3265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3038 %trunc_ln818_163 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1301, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_163"/></StgValue>
</operation>

<operation id="3266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3042 %trunc_ln818_164 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1303, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_164"/></StgValue>
</operation>

<operation id="3267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3046 %trunc_ln818_165 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1305, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_165"/></StgValue>
</operation>

<operation id="3268" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3050 %trunc_ln818_166 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1307, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_166"/></StgValue>
</operation>

<operation id="3269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3054 %trunc_ln818_167 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1309, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_167"/></StgValue>
</operation>

<operation id="3270" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3058 %trunc_ln818_168 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1311, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_168"/></StgValue>
</operation>

<operation id="3271" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3062 %trunc_ln818_169 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1313, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_169"/></StgValue>
</operation>

<operation id="3272" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3066 %trunc_ln818_170 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1315, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_170"/></StgValue>
</operation>

<operation id="3273" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3070 %trunc_ln818_171 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1317, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_171"/></StgValue>
</operation>

<operation id="3274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3074 %trunc_ln818_172 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1319, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_172"/></StgValue>
</operation>

<operation id="3275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3078 %trunc_ln818_173 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1321, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_173"/></StgValue>
</operation>

<operation id="3276" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3082 %trunc_ln818_174 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1323, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_174"/></StgValue>
</operation>

<operation id="3277" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3086 %trunc_ln818_175 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1325, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_175"/></StgValue>
</operation>

<operation id="3278" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3090 %trunc_ln818_176 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1327, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_176"/></StgValue>
</operation>

<operation id="3279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3094 %trunc_ln818_177 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1329, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_177"/></StgValue>
</operation>

<operation id="3280" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3098 %trunc_ln818_178 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1331, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_178"/></StgValue>
</operation>

<operation id="3281" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3102 %trunc_ln818_179 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1333, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_179"/></StgValue>
</operation>

<operation id="3282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3106 %trunc_ln818_180 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1335, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_180"/></StgValue>
</operation>

<operation id="3283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3110 %trunc_ln818_181 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1337, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_181"/></StgValue>
</operation>

<operation id="3284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3114 %trunc_ln818_182 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1339, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_182"/></StgValue>
</operation>

<operation id="3285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3118 %trunc_ln818_183 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1341, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_183"/></StgValue>
</operation>

<operation id="3286" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3122 %trunc_ln818_184 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1343, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_184"/></StgValue>
</operation>

<operation id="3287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3126 %trunc_ln818_185 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1345, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_185"/></StgValue>
</operation>

<operation id="3288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3130 %trunc_ln818_186 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1347, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_186"/></StgValue>
</operation>

<operation id="3289" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3134 %trunc_ln818_187 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1349, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_187"/></StgValue>
</operation>

<operation id="3290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3138 %trunc_ln818_188 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1351, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_188"/></StgValue>
</operation>

<operation id="3291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3142 %trunc_ln818_189 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1353, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_189"/></StgValue>
</operation>

<operation id="3292" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3143 %inputacc_h_V = add i32 %tmpres_V_319, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="inputacc_h_V"/></StgValue>
</operation>

<operation id="3293" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3144 %inputacc_h_V_64 = add i32 %tmpres_V_320, i32 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="inputacc_h_V_64"/></StgValue>
</operation>

<operation id="3294" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3145 %inputacc_h_V_65 = add i32 %tmpres_V_321, i32 %trunc_ln818_128

]]></Node>
<StgValue><ssdm name="inputacc_h_V_65"/></StgValue>
</operation>

<operation id="3295" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3146 %inputacc_h_V_66 = add i32 %tmpres_V_322, i32 %trunc_ln818_129

]]></Node>
<StgValue><ssdm name="inputacc_h_V_66"/></StgValue>
</operation>

<operation id="3296" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3147 %inputacc_h_V_67 = add i32 %tmpres_V_323, i32 %trunc_ln818_130

]]></Node>
<StgValue><ssdm name="inputacc_h_V_67"/></StgValue>
</operation>

<operation id="3297" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3148 %inputacc_h_V_68 = add i32 %tmpres_V_324, i32 %trunc_ln818_131

]]></Node>
<StgValue><ssdm name="inputacc_h_V_68"/></StgValue>
</operation>

<operation id="3298" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3149 %inputacc_h_V_69 = add i32 %tmpres_V_325, i32 %trunc_ln818_132

]]></Node>
<StgValue><ssdm name="inputacc_h_V_69"/></StgValue>
</operation>

<operation id="3299" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3150 %inputacc_h_V_70 = add i32 %tmpres_V_326, i32 %trunc_ln818_133

]]></Node>
<StgValue><ssdm name="inputacc_h_V_70"/></StgValue>
</operation>

<operation id="3300" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3151 %inputacc_h_V_71 = add i32 %tmpres_V_327, i32 %trunc_ln818_134

]]></Node>
<StgValue><ssdm name="inputacc_h_V_71"/></StgValue>
</operation>

<operation id="3301" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3152 %inputacc_h_V_72 = add i32 %tmpres_V_328, i32 %trunc_ln818_135

]]></Node>
<StgValue><ssdm name="inputacc_h_V_72"/></StgValue>
</operation>

<operation id="3302" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3153 %inputacc_h_V_73 = add i32 %tmpres_V_329, i32 %trunc_ln818_136

]]></Node>
<StgValue><ssdm name="inputacc_h_V_73"/></StgValue>
</operation>

<operation id="3303" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3154 %inputacc_h_V_74 = add i32 %tmpres_V_330, i32 %trunc_ln818_137

]]></Node>
<StgValue><ssdm name="inputacc_h_V_74"/></StgValue>
</operation>

<operation id="3304" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3155 %inputacc_h_V_75 = add i32 %tmpres_V_331, i32 %trunc_ln818_138

]]></Node>
<StgValue><ssdm name="inputacc_h_V_75"/></StgValue>
</operation>

<operation id="3305" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3156 %inputacc_h_V_76 = add i32 %tmpres_V_332, i32 %trunc_ln818_139

]]></Node>
<StgValue><ssdm name="inputacc_h_V_76"/></StgValue>
</operation>

<operation id="3306" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3157 %inputacc_h_V_77 = add i32 %tmpres_V_333, i32 %trunc_ln818_140

]]></Node>
<StgValue><ssdm name="inputacc_h_V_77"/></StgValue>
</operation>

<operation id="3307" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3158 %inputacc_h_V_78 = add i32 %tmpres_V_334, i32 %trunc_ln818_141

]]></Node>
<StgValue><ssdm name="inputacc_h_V_78"/></StgValue>
</operation>

<operation id="3308" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3159 %inputacc_h_V_79 = add i32 %tmpres_V_335, i32 %trunc_ln818_142

]]></Node>
<StgValue><ssdm name="inputacc_h_V_79"/></StgValue>
</operation>

<operation id="3309" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3160 %inputacc_h_V_80 = add i32 %tmpres_V_336, i32 %trunc_ln818_143

]]></Node>
<StgValue><ssdm name="inputacc_h_V_80"/></StgValue>
</operation>

<operation id="3310" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3161 %inputacc_h_V_81 = add i32 %tmpres_V_337, i32 %trunc_ln818_144

]]></Node>
<StgValue><ssdm name="inputacc_h_V_81"/></StgValue>
</operation>

<operation id="3311" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3162 %inputacc_h_V_82 = add i32 %tmpres_V_338, i32 %trunc_ln818_145

]]></Node>
<StgValue><ssdm name="inputacc_h_V_82"/></StgValue>
</operation>

<operation id="3312" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3163 %inputacc_h_V_83 = add i32 %tmpres_V_339, i32 %trunc_ln818_146

]]></Node>
<StgValue><ssdm name="inputacc_h_V_83"/></StgValue>
</operation>

<operation id="3313" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3164 %inputacc_h_V_84 = add i32 %tmpres_V_340, i32 %trunc_ln818_147

]]></Node>
<StgValue><ssdm name="inputacc_h_V_84"/></StgValue>
</operation>

<operation id="3314" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3165 %inputacc_h_V_85 = add i32 %tmpres_V_341, i32 %trunc_ln818_148

]]></Node>
<StgValue><ssdm name="inputacc_h_V_85"/></StgValue>
</operation>

<operation id="3315" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3166 %inputacc_h_V_86 = add i32 %tmpres_V_342, i32 %trunc_ln818_149

]]></Node>
<StgValue><ssdm name="inputacc_h_V_86"/></StgValue>
</operation>

<operation id="3316" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3167 %inputacc_h_V_87 = add i32 %tmpres_V_343, i32 %trunc_ln818_150

]]></Node>
<StgValue><ssdm name="inputacc_h_V_87"/></StgValue>
</operation>

<operation id="3317" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3168 %inputacc_h_V_88 = add i32 %tmpres_V_344, i32 %trunc_ln818_151

]]></Node>
<StgValue><ssdm name="inputacc_h_V_88"/></StgValue>
</operation>

<operation id="3318" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3169 %inputacc_h_V_89 = add i32 %tmpres_V_345, i32 %trunc_ln818_152

]]></Node>
<StgValue><ssdm name="inputacc_h_V_89"/></StgValue>
</operation>

<operation id="3319" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3170 %inputacc_h_V_90 = add i32 %tmpres_V_346, i32 %trunc_ln818_153

]]></Node>
<StgValue><ssdm name="inputacc_h_V_90"/></StgValue>
</operation>

<operation id="3320" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3171 %inputacc_h_V_91 = add i32 %tmpres_V_347, i32 %trunc_ln818_154

]]></Node>
<StgValue><ssdm name="inputacc_h_V_91"/></StgValue>
</operation>

<operation id="3321" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3172 %inputacc_h_V_92 = add i32 %tmpres_V_348, i32 %trunc_ln818_155

]]></Node>
<StgValue><ssdm name="inputacc_h_V_92"/></StgValue>
</operation>

<operation id="3322" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3173 %inputacc_h_V_93 = add i32 %tmpres_V_349, i32 %trunc_ln818_156

]]></Node>
<StgValue><ssdm name="inputacc_h_V_93"/></StgValue>
</operation>

<operation id="3323" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3174 %inputacc_h_V_94 = add i32 %tmpres_V_350, i32 %trunc_ln818_157

]]></Node>
<StgValue><ssdm name="inputacc_h_V_94"/></StgValue>
</operation>

<operation id="3324" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3175 %inputacc_h_V_95 = add i32 %tmpres_V_351, i32 %trunc_ln818_158

]]></Node>
<StgValue><ssdm name="inputacc_h_V_95"/></StgValue>
</operation>

<operation id="3325" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3176 %inputacc_h_V_96 = add i32 %tmpres_V_352, i32 %trunc_ln818_159

]]></Node>
<StgValue><ssdm name="inputacc_h_V_96"/></StgValue>
</operation>

<operation id="3326" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3177 %inputacc_h_V_97 = add i32 %tmpres_V_353, i32 %trunc_ln818_160

]]></Node>
<StgValue><ssdm name="inputacc_h_V_97"/></StgValue>
</operation>

<operation id="3327" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3178 %inputacc_h_V_98 = add i32 %tmpres_V_354, i32 %trunc_ln818_161

]]></Node>
<StgValue><ssdm name="inputacc_h_V_98"/></StgValue>
</operation>

<operation id="3328" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3179 %inputacc_h_V_99 = add i32 %tmpres_V_355, i32 %trunc_ln818_162

]]></Node>
<StgValue><ssdm name="inputacc_h_V_99"/></StgValue>
</operation>

<operation id="3329" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3180 %inputacc_h_V_100 = add i32 %tmpres_V_356, i32 %trunc_ln818_163

]]></Node>
<StgValue><ssdm name="inputacc_h_V_100"/></StgValue>
</operation>

<operation id="3330" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3181 %inputacc_h_V_101 = add i32 %tmpres_V_357, i32 %trunc_ln818_164

]]></Node>
<StgValue><ssdm name="inputacc_h_V_101"/></StgValue>
</operation>

<operation id="3331" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3182 %inputacc_h_V_102 = add i32 %tmpres_V_358, i32 %trunc_ln818_165

]]></Node>
<StgValue><ssdm name="inputacc_h_V_102"/></StgValue>
</operation>

<operation id="3332" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3183 %inputacc_h_V_103 = add i32 %tmpres_V_359, i32 %trunc_ln818_166

]]></Node>
<StgValue><ssdm name="inputacc_h_V_103"/></StgValue>
</operation>

<operation id="3333" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3184 %inputacc_h_V_104 = add i32 %tmpres_V_360, i32 %trunc_ln818_167

]]></Node>
<StgValue><ssdm name="inputacc_h_V_104"/></StgValue>
</operation>

<operation id="3334" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3185 %inputacc_h_V_105 = add i32 %tmpres_V_361, i32 %trunc_ln818_168

]]></Node>
<StgValue><ssdm name="inputacc_h_V_105"/></StgValue>
</operation>

<operation id="3335" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3186 %inputacc_h_V_106 = add i32 %tmpres_V_362, i32 %trunc_ln818_169

]]></Node>
<StgValue><ssdm name="inputacc_h_V_106"/></StgValue>
</operation>

<operation id="3336" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3187 %inputacc_h_V_107 = add i32 %tmpres_V_363, i32 %trunc_ln818_170

]]></Node>
<StgValue><ssdm name="inputacc_h_V_107"/></StgValue>
</operation>

<operation id="3337" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3188 %inputacc_h_V_108 = add i32 %tmpres_V_364, i32 %trunc_ln818_171

]]></Node>
<StgValue><ssdm name="inputacc_h_V_108"/></StgValue>
</operation>

<operation id="3338" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3189 %inputacc_h_V_109 = add i32 %tmpres_V_365, i32 %trunc_ln818_172

]]></Node>
<StgValue><ssdm name="inputacc_h_V_109"/></StgValue>
</operation>

<operation id="3339" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3190 %inputacc_h_V_110 = add i32 %tmpres_V_366, i32 %trunc_ln818_173

]]></Node>
<StgValue><ssdm name="inputacc_h_V_110"/></StgValue>
</operation>

<operation id="3340" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3191 %inputacc_h_V_111 = add i32 %tmpres_V_367, i32 %trunc_ln818_174

]]></Node>
<StgValue><ssdm name="inputacc_h_V_111"/></StgValue>
</operation>

<operation id="3341" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3192 %inputacc_h_V_112 = add i32 %tmpres_V_368, i32 %trunc_ln818_175

]]></Node>
<StgValue><ssdm name="inputacc_h_V_112"/></StgValue>
</operation>

<operation id="3342" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3193 %inputacc_h_V_113 = add i32 %tmpres_V_369, i32 %trunc_ln818_176

]]></Node>
<StgValue><ssdm name="inputacc_h_V_113"/></StgValue>
</operation>

<operation id="3343" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3194 %inputacc_h_V_114 = add i32 %tmpres_V_370, i32 %trunc_ln818_177

]]></Node>
<StgValue><ssdm name="inputacc_h_V_114"/></StgValue>
</operation>

<operation id="3344" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3195 %inputacc_h_V_115 = add i32 %tmpres_V_371, i32 %trunc_ln818_178

]]></Node>
<StgValue><ssdm name="inputacc_h_V_115"/></StgValue>
</operation>

<operation id="3345" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3196 %inputacc_h_V_116 = add i32 %tmpres_V_372, i32 %trunc_ln818_179

]]></Node>
<StgValue><ssdm name="inputacc_h_V_116"/></StgValue>
</operation>

<operation id="3346" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3197 %inputacc_h_V_117 = add i32 %tmpres_V_373, i32 %trunc_ln818_180

]]></Node>
<StgValue><ssdm name="inputacc_h_V_117"/></StgValue>
</operation>

<operation id="3347" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3198 %inputacc_h_V_118 = add i32 %tmpres_V_374, i32 %trunc_ln818_181

]]></Node>
<StgValue><ssdm name="inputacc_h_V_118"/></StgValue>
</operation>

<operation id="3348" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3199 %inputacc_h_V_119 = add i32 %tmpres_V_375, i32 %trunc_ln818_182

]]></Node>
<StgValue><ssdm name="inputacc_h_V_119"/></StgValue>
</operation>

<operation id="3349" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3200 %inputacc_h_V_120 = add i32 %tmpres_V_376, i32 %trunc_ln818_183

]]></Node>
<StgValue><ssdm name="inputacc_h_V_120"/></StgValue>
</operation>

<operation id="3350" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3201 %inputacc_h_V_121 = add i32 %tmpres_V_377, i32 %trunc_ln818_184

]]></Node>
<StgValue><ssdm name="inputacc_h_V_121"/></StgValue>
</operation>

<operation id="3351" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3202 %inputacc_h_V_122 = add i32 %tmpres_V_378, i32 %trunc_ln818_185

]]></Node>
<StgValue><ssdm name="inputacc_h_V_122"/></StgValue>
</operation>

<operation id="3352" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3203 %inputacc_h_V_123 = add i32 %tmpres_V_379, i32 %trunc_ln818_186

]]></Node>
<StgValue><ssdm name="inputacc_h_V_123"/></StgValue>
</operation>

<operation id="3353" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3204 %inputacc_h_V_124 = add i32 %tmpres_V_380, i32 %trunc_ln818_187

]]></Node>
<StgValue><ssdm name="inputacc_h_V_124"/></StgValue>
</operation>

<operation id="3354" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3205 %inputacc_h_V_125 = add i32 %tmpres_V_381, i32 %trunc_ln818_188

]]></Node>
<StgValue><ssdm name="inputacc_h_V_125"/></StgValue>
</operation>

<operation id="3355" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3206 %inputacc_h_V_126 = add i32 %tmpres_V_382, i32 %trunc_ln818_189

]]></Node>
<StgValue><ssdm name="inputacc_h_V_126"/></StgValue>
</operation>

<operation id="3356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:3208 %br_ln485 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %ii_2 = load i7 %ii

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="3358" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:1 %icmp_ln485 = icmp_eq  i7 %ii_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln485"/></StgValue>
</operation>

<operation id="3359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3360" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:3 %add_ln485 = add i7 %ii_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln485"/></StgValue>
</operation>

<operation id="3361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:4 %br_ln485 = br i1 %icmp_ln485, void %for.body.i.i.split_ifconv, void %_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="3362" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="6" op_0_bw="7">
<![CDATA[
for.body.i.i.split_ifconv:1 %trunc_ln1273 = trunc i7 %ii_2

]]></Node>
<StgValue><ssdm name="trunc_ln1273"/></StgValue>
</operation>

<operation id="3363" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
for.body.i.i.split_ifconv:2 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.64i32.i6, i32 %inputacc_h_V, i32 %inputacc_h_V_64, i32 %inputacc_h_V_65, i32 %inputacc_h_V_66, i32 %inputacc_h_V_67, i32 %inputacc_h_V_68, i32 %inputacc_h_V_69, i32 %inputacc_h_V_70, i32 %inputacc_h_V_71, i32 %inputacc_h_V_72, i32 %inputacc_h_V_73, i32 %inputacc_h_V_74, i32 %inputacc_h_V_75, i32 %inputacc_h_V_76, i32 %inputacc_h_V_77, i32 %inputacc_h_V_78, i32 %inputacc_h_V_79, i32 %inputacc_h_V_80, i32 %inputacc_h_V_81, i32 %inputacc_h_V_82, i32 %inputacc_h_V_83, i32 %inputacc_h_V_84, i32 %inputacc_h_V_85, i32 %inputacc_h_V_86, i32 %inputacc_h_V_87, i32 %inputacc_h_V_88, i32 %inputacc_h_V_89, i32 %inputacc_h_V_90, i32 %inputacc_h_V_91, i32 %inputacc_h_V_92, i32 %inputacc_h_V_93, i32 %inputacc_h_V_94, i32 %inputacc_h_V_95, i32 %inputacc_h_V_96, i32 %inputacc_h_V_97, i32 %inputacc_h_V_98, i32 %inputacc_h_V_99, i32 %inputacc_h_V_100, i32 %inputacc_h_V_101, i32 %inputacc_h_V_102, i32 %inputacc_h_V_103, i32 %inputacc_h_V_104, i32 %inputacc_h_V_105, i32 %inputacc_h_V_106, i32 %inputacc_h_V_107, i32 %inputacc_h_V_108, i32 %inputacc_h_V_109, i32 %inputacc_h_V_110, i32 %inputacc_h_V_111, i32 %inputacc_h_V_112, i32 %inputacc_h_V_113, i32 %inputacc_h_V_114, i32 %inputacc_h_V_115, i32 %inputacc_h_V_116, i32 %inputacc_h_V_117, i32 %inputacc_h_V_118, i32 %inputacc_h_V_119, i32 %inputacc_h_V_120, i32 %inputacc_h_V_121, i32 %inputacc_h_V_122, i32 %inputacc_h_V_123, i32 %inputacc_h_V_124, i32 %inputacc_h_V_125, i32 %inputacc_h_V_126, i6 %trunc_ln1273

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="3364" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="18" op_0_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:5 %trunc_ln1347 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>

<operation id="3365" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:69 %r_V_1355 = load i6 %qh_state_V_addr

]]></Node>
<StgValue><ssdm name="r_V_1355"/></StgValue>
</operation>

<operation id="3366" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:83 %r_V_1358 = load i6 %qh_state_V_addr_64

]]></Node>
<StgValue><ssdm name="r_V_1358"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:3 %r_V = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="3368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="34" op_0_bw="33">
<![CDATA[
for.body.i.i.split_ifconv:4 %sext_ln1270_509 = sext i33 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1270_509"/></StgValue>
</operation>

<operation id="3369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:6 %trunc_ln1347_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %trunc_ln1347, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln1347_s"/></StgValue>
</operation>

<operation id="3370" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body.i.i.split_ifconv:7 %ret_V_526 = add i34 %sext_ln1270_509, i34 131072

]]></Node>
<StgValue><ssdm name="ret_V_526"/></StgValue>
</operation>

<operation id="3371" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i.i.split_ifconv:8 %add_ln1347_258 = add i19 %trunc_ln1347_s, i19 131072

]]></Node>
<StgValue><ssdm name="add_ln1347_258"/></StgValue>
</operation>

<operation id="3372" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body.i.i.split_ifconv:9 %icmp_ln1649 = icmp_sgt  i34 %ret_V_526, i34 262144

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="3373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ret_V_526, i32 33

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3374" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.body.i.i.split_ifconv:11 %select_ln487 = select i1 %icmp_ln1649, i19 262144, i19 0

]]></Node>
<StgValue><ssdm name="select_ln487"/></StgValue>
</operation>

<operation id="3375" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:12 %or_ln487 = or i1 %icmp_ln1649, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln487"/></StgValue>
</operation>

<operation id="3376" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.body.i.i.split_ifconv:13 %sigmoid_V_2 = select i1 %or_ln487, i19 %select_ln487, i19 %add_ln1347_258

]]></Node>
<StgValue><ssdm name="sigmoid_V_2"/></StgValue>
</operation>

<operation id="3377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:17 %trunc_ln818_254 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sigmoid_V_2, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln818_254"/></StgValue>
</operation>

<operation id="3378" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:18 %p_Result_4917 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 2

]]></Node>
<StgValue><ssdm name="p_Result_4917"/></StgValue>
</operation>

<operation id="3379" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i.split_ifconv:19 %p_Val2_2497 = xor i16 %trunc_ln818_254, i16 32768

]]></Node>
<StgValue><ssdm name="p_Val2_2497"/></StgValue>
</operation>

<operation id="3380" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:20 %p_Result_5176 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_5176"/></StgValue>
</operation>

<operation id="3381" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:21 %tmp_2689 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_2689"/></StgValue>
</operation>

<operation id="3382" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:23 %and_ln374_698 = and i1 %p_Result_4917, i1 %p_Result_5176

]]></Node>
<StgValue><ssdm name="and_ln374_698"/></StgValue>
</operation>

<operation id="3383" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="16" op_0_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:24 %zext_ln377_698 = zext i1 %and_ln374_698

]]></Node>
<StgValue><ssdm name="zext_ln377_698"/></StgValue>
</operation>

<operation id="3384" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i.split_ifconv:25 %p_Val2_2498 = add i16 %p_Val2_2497, i16 %zext_ln377_698

]]></Node>
<StgValue><ssdm name="p_Val2_2498"/></StgValue>
</operation>

<operation id="3385" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:26 %p_Result_5178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2498, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5178"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split_ifconv:0 %specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln430"/></StgValue>
</operation>

<operation id="3387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:14 %r_V_1546 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %sigmoid_V_2, i1 0

]]></Node>
<StgValue><ssdm name="r_V_1546"/></StgValue>
</operation>

<operation id="3388" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body.i.i.split_ifconv:15 %ret_V_527 = add i20 %r_V_1546, i20 786432

]]></Node>
<StgValue><ssdm name="ret_V_527"/></StgValue>
</operation>

<operation id="3389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:16 %p_Result_5175 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_5175"/></StgValue>
</operation>

<operation id="3390" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:22 %p_Result_5177 = xor i1 %tmp_2689, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_5177"/></StgValue>
</operation>

<operation id="3391" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:27 %xor_ln896_1085 = xor i1 %p_Result_5178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1085"/></StgValue>
</operation>

<operation id="3392" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:28 %Range2_all_ones = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="3393" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:29 %or_ln888 = or i1 %p_Result_5178, i1 %tmp_2689

]]></Node>
<StgValue><ssdm name="or_ln888"/></StgValue>
</operation>

<operation id="3394" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.body.i.i.split_ifconv:30 %tmp_2692 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19

]]></Node>
<StgValue><ssdm name="tmp_2692"/></StgValue>
</operation>

<operation id="3395" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:31 %xor_ln890 = xor i1 %tmp_2692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="3396" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:32 %or_ln890 = or i1 %tmp_2689, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="3397" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:33 %or_ln890_2 = or i1 %or_ln890, i1 %p_Result_5178

]]></Node>
<StgValue><ssdm name="or_ln890_2"/></StgValue>
</operation>

<operation id="3398" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:34 %deleted_ones_444 = and i1 %Range2_all_ones, i1 %or_ln890_2

]]></Node>
<StgValue><ssdm name="deleted_ones_444"/></StgValue>
</operation>

<operation id="3399" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:35 %and_ln891_128 = and i1 %Range2_all_ones, i1 %xor_ln896_1085

]]></Node>
<StgValue><ssdm name="and_ln891_128"/></StgValue>
</operation>

<operation id="3400" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:36 %and_ln891 = and i1 %and_ln891_128, i1 %p_Result_5177

]]></Node>
<StgValue><ssdm name="and_ln891"/></StgValue>
</operation>

<operation id="3401" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:37 %xor_ln895_767 = xor i1 %Range2_all_ones, i1 %or_ln888

]]></Node>
<StgValue><ssdm name="xor_ln895_767"/></StgValue>
</operation>

<operation id="3402" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:38 %xor_ln895_765 = xor i1 %xor_ln895_767, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_765"/></StgValue>
</operation>

<operation id="3403" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:39 %or_ln895_636 = or i1 %p_Result_5178, i1 %xor_ln895_765

]]></Node>
<StgValue><ssdm name="or_ln895_636"/></StgValue>
</operation>

<operation id="3404" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:40 %xor_ln895_766 = xor i1 %p_Result_5175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_766"/></StgValue>
</operation>

<operation id="3405" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:41 %overflow_636 = and i1 %or_ln895_636, i1 %xor_ln895_766

]]></Node>
<StgValue><ssdm name="overflow_636"/></StgValue>
</operation>

<operation id="3406" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:42 %xor_ln896_1086 = xor i1 %deleted_ones_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1086"/></StgValue>
</operation>

<operation id="3407" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:43 %or_ln896_636 = or i1 %xor_ln896_1085, i1 %xor_ln896_1086

]]></Node>
<StgValue><ssdm name="or_ln896_636"/></StgValue>
</operation>

<operation id="3408" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:44 %xor_ln896_1087 = xor i1 %and_ln891, i1 %or_ln896_636

]]></Node>
<StgValue><ssdm name="xor_ln896_1087"/></StgValue>
</operation>

<operation id="3409" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:45 %underflow_636 = and i1 %xor_ln896_1087, i1 %p_Result_5175

]]></Node>
<StgValue><ssdm name="underflow_636"/></StgValue>
</operation>

<operation id="3410" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i.i.split_ifconv:46 %select_ln346_765 = select i1 %overflow_636, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_765"/></StgValue>
</operation>

<operation id="3411" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.split_ifconv:47 %or_ln346_636 = or i1 %overflow_636, i1 %underflow_636

]]></Node>
<StgValue><ssdm name="or_ln346_636"/></StgValue>
</operation>

<operation id="3412" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i.i.split_ifconv:48 %tmpres_h_V = select i1 %or_ln346_636, i16 %select_ln346_765, i16 %p_Val2_2498

]]></Node>
<StgValue><ssdm name="tmpres_h_V"/></StgValue>
</operation>

<operation id="3413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
for.body.i.i.split_ifconv:49 %switch_ln491 = switch i6 %trunc_ln1273, void %arrayidx9.i.i710.case.63, i6 0, void %arrayidx9.i.i710.case.0, i6 1, void %arrayidx9.i.i710.case.1, i6 2, void %arrayidx9.i.i710.case.2, i6 3, void %arrayidx9.i.i710.case.3, i6 4, void %arrayidx9.i.i710.case.4, i6 5, void %arrayidx9.i.i710.case.5, i6 6, void %arrayidx9.i.i710.case.6, i6 7, void %arrayidx9.i.i710.case.7, i6 8, void %arrayidx9.i.i710.case.8, i6 9, void %arrayidx9.i.i710.case.9, i6 10, void %arrayidx9.i.i710.case.10, i6 11, void %arrayidx9.i.i710.case.11, i6 12, void %arrayidx9.i.i710.case.12, i6 13, void %arrayidx9.i.i710.case.13, i6 14, void %arrayidx9.i.i710.case.14, i6 15, void %arrayidx9.i.i710.case.15, i6 16, void %arrayidx9.i.i710.case.16, i6 17, void %arrayidx9.i.i710.case.17, i6 18, void %arrayidx9.i.i710.case.18, i6 19, void %arrayidx9.i.i710.case.19, i6 20, void %arrayidx9.i.i710.case.20, i6 21, void %arrayidx9.i.i710.case.21, i6 22, void %arrayidx9.i.i710.case.22, i6 23, void %arrayidx9.i.i710.case.23, i6 24, void %arrayidx9.i.i710.case.24, i6 25, void %arrayidx9.i.i710.case.25, i6 26, void %arrayidx9.i.i710.case.26, i6 27, void %arrayidx9.i.i710.case.27, i6 28, void %arrayidx9.i.i710.case.28, i6 29, void %arrayidx9.i.i710.case.29, i6 30, void %arrayidx9.i.i710.case.30, i6 31, void %arrayidx9.i.i710.case.31, i6 32, void %arrayidx9.i.i710.case.32, i6 33, void %arrayidx9.i.i710.case.33, i6 34, void %arrayidx9.i.i710.case.34, i6 35, void %arrayidx9.i.i710.case.35, i6 36, void %arrayidx9.i.i710.case.36, i6 37, void %arrayidx9.i.i710.case.37, i6 38, void %arrayidx9.i.i710.case.38, i6 39, void %arrayidx9.i.i710.case.39, i6 40, void %arrayidx9.i.i710.case.40, i6 41, void %arrayidx9.i.i710.case.41, i6 42, void %arrayidx9.i.i710.case.42, i6 43, void %arrayidx9.i.i710.case.43, i6 44, void %arrayidx9.i.i710.case.44, i6 45, void %arrayidx9.i.i710.case.45, i6 46, void %arrayidx9.i.i710.case.46, i6 47, void %arrayidx9.i.i710.case.47, i6 48, void %arrayidx9.i.i710.case.48, i6 49, void %arrayidx9.i.i710.case.49, i6 50, void %arrayidx9.i.i710.case.50, i6 51, void %arrayidx9.i.i710.case.51, i6 52, void %arrayidx9.i.i710.case.52, i6 53, void %arrayidx9.i.i710.case.53, i6 54, void %arrayidx9.i.i710.case.54, i6 55, void %arrayidx9.i.i710.case.55, i6 56, void %arrayidx9.i.i710.case.56, i6 57, void %arrayidx9.i.i710.case.57, i6 58, void %arrayidx9.i.i710.case.58, i6 59, void %arrayidx9.i.i710.case.59, i6 60, void %arrayidx9.i.i710.case.60, i6 61, void %arrayidx9.i.i710.case.61, i6 62, void %for.body.i.i.split_ifconv.arrayidx9.i.i710.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln491"/></StgValue>
</operation>

<operation id="3414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i.split_ifconv.arrayidx9.i.i710.exit_crit_edge:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1158

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split_ifconv.arrayidx9.i.i710.exit_crit_edge:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.61:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1156

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.61:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3418" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.60:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1155

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3419" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.60:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3420" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.59:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1152

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3421" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.59:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3422" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.58:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1151

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3423" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.58:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3424" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.57:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1148

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3425" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.57:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3426" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.56:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1147

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3427" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.56:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3428" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.55:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1144

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3429" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.55:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3430" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.54:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1143

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3431" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.54:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3432" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.53:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1140

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3433" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.53:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3434" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.52:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1139

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3435" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.52:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.51:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1136

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.51:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.50:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1135

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.50:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.49:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1132

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.49:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.48:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1131

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.48:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.47:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1128

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.47:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.46:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1127

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.46:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.45:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1124

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.45:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.44:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1123

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.44:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3452" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.43:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1120

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.43:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3454" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.42:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1119

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3455" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.42:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3456" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.41:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1116

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3457" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.41:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3458" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.40:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1115

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3459" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.40:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3460" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.39:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1112

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3461" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.39:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3462" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.38:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1111

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3463" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.38:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3464" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.37:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1108

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3465" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.37:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3466" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.36:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1107

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3467" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.36:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.35:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1104

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.35:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3470" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.34:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1103

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.34:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3472" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.33:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1100

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3473" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.33:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3474" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.32:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1099

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.32:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3476" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.31:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1096

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3477" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.31:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.30:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1095

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.30:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.29:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1092

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.29:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.28:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1091

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.28:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.27:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1088

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.27:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3486" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.26:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1087

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3487" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.26:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3488" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.25:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1084

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3489" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.25:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3490" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.24:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1083

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3491" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.24:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3492" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.23:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1080

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3493" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.23:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.22:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1079

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3495" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.22:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.21:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1076

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3497" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.21:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.20:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1075

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3499" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.20:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3500" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.19:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1072

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3501" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.19:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3502" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.18:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1071

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3503" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.18:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3504" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.17:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1068

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3505" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.17:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3506" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.16:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1067

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3507" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.16:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3508" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.15:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1064

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3509" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.15:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3510" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.14:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1063

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3511" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.14:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3512" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.13:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1060

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3513" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.13:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3514" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.12:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1059

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.12:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.11:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1056

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3517" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.11:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3518" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.10:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1055

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.10:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.9:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1052

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3521" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.9:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3522" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.8:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1051

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3523" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.8:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3524" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.7:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1048

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.7:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3526" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.6:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1047

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3527" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.6:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3528" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.5:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1044

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3529" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.5:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3530" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.4:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1043

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.4:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3532" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.3:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1040

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3533" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.3:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3534" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.2:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1039

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.2:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.1:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1036

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.1:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.0:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1035

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3539" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.0:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="3540" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx9.i.i710.case.63:0 %store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1159

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="3541" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1273" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.case.63:1 %br_ln491 = br void %arrayidx9.i.i710.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3542" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9.i.i710.exit:0 %store_ln485 = store i7 %add_ln485, i7 %ii

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="3543" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.i710.exit:1 %br_ln485 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="3544" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:69 %r_V_1355 = load i6 %qh_state_V_addr

]]></Node>
<StgValue><ssdm name="r_V_1355"/></StgValue>
</operation>

<operation id="3545" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:83 %r_V_1358 = load i6 %qh_state_V_addr_64

]]></Node>
<StgValue><ssdm name="r_V_1358"/></StgValue>
</operation>

<operation id="3546" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:97 %r_V_1361 = load i6 %qh_state_V_addr_65

]]></Node>
<StgValue><ssdm name="r_V_1361"/></StgValue>
</operation>

<operation id="3547" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:111 %r_V_1364 = load i6 %qh_state_V_addr_66

]]></Node>
<StgValue><ssdm name="r_V_1364"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="3548" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:97 %r_V_1361 = load i6 %qh_state_V_addr_65

]]></Node>
<StgValue><ssdm name="r_V_1361"/></StgValue>
</operation>

<operation id="3549" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:111 %r_V_1364 = load i6 %qh_state_V_addr_66

]]></Node>
<StgValue><ssdm name="r_V_1364"/></StgValue>
</operation>

<operation id="3550" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:125 %r_V_1367 = load i6 %qh_state_V_addr_67

]]></Node>
<StgValue><ssdm name="r_V_1367"/></StgValue>
</operation>

<operation id="3551" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:139 %r_V_1370 = load i6 %qh_state_V_addr_68

]]></Node>
<StgValue><ssdm name="r_V_1370"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="3552" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:125 %r_V_1367 = load i6 %qh_state_V_addr_67

]]></Node>
<StgValue><ssdm name="r_V_1367"/></StgValue>
</operation>

<operation id="3553" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:139 %r_V_1370 = load i6 %qh_state_V_addr_68

]]></Node>
<StgValue><ssdm name="r_V_1370"/></StgValue>
</operation>

<operation id="3554" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:153 %r_V_1373 = load i6 %qh_state_V_addr_69

]]></Node>
<StgValue><ssdm name="r_V_1373"/></StgValue>
</operation>

<operation id="3555" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:167 %r_V_1376 = load i6 %qh_state_V_addr_70

]]></Node>
<StgValue><ssdm name="r_V_1376"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3556" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:153 %r_V_1373 = load i6 %qh_state_V_addr_69

]]></Node>
<StgValue><ssdm name="r_V_1373"/></StgValue>
</operation>

<operation id="3557" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:167 %r_V_1376 = load i6 %qh_state_V_addr_70

]]></Node>
<StgValue><ssdm name="r_V_1376"/></StgValue>
</operation>

<operation id="3558" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:181 %r_V_1379 = load i6 %qh_state_V_addr_71

]]></Node>
<StgValue><ssdm name="r_V_1379"/></StgValue>
</operation>

<operation id="3559" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:195 %r_V_1382 = load i6 %qh_state_V_addr_72

]]></Node>
<StgValue><ssdm name="r_V_1382"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="3560" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:181 %r_V_1379 = load i6 %qh_state_V_addr_71

]]></Node>
<StgValue><ssdm name="r_V_1379"/></StgValue>
</operation>

<operation id="3561" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:195 %r_V_1382 = load i6 %qh_state_V_addr_72

]]></Node>
<StgValue><ssdm name="r_V_1382"/></StgValue>
</operation>

<operation id="3562" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:209 %r_V_1385 = load i6 %qh_state_V_addr_73

]]></Node>
<StgValue><ssdm name="r_V_1385"/></StgValue>
</operation>

<operation id="3563" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:223 %r_V_1388 = load i6 %qh_state_V_addr_74

]]></Node>
<StgValue><ssdm name="r_V_1388"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="3564" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:209 %r_V_1385 = load i6 %qh_state_V_addr_73

]]></Node>
<StgValue><ssdm name="r_V_1385"/></StgValue>
</operation>

<operation id="3565" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:223 %r_V_1388 = load i6 %qh_state_V_addr_74

]]></Node>
<StgValue><ssdm name="r_V_1388"/></StgValue>
</operation>

<operation id="3566" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:237 %r_V_1391 = load i6 %qh_state_V_addr_75

]]></Node>
<StgValue><ssdm name="r_V_1391"/></StgValue>
</operation>

<operation id="3567" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:251 %r_V_1394 = load i6 %qh_state_V_addr_76

]]></Node>
<StgValue><ssdm name="r_V_1394"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="3568" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:237 %r_V_1391 = load i6 %qh_state_V_addr_75

]]></Node>
<StgValue><ssdm name="r_V_1391"/></StgValue>
</operation>

<operation id="3569" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:251 %r_V_1394 = load i6 %qh_state_V_addr_76

]]></Node>
<StgValue><ssdm name="r_V_1394"/></StgValue>
</operation>

<operation id="3570" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:265 %r_V_1397 = load i6 %qh_state_V_addr_77

]]></Node>
<StgValue><ssdm name="r_V_1397"/></StgValue>
</operation>

<operation id="3571" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:279 %r_V_1400 = load i6 %qh_state_V_addr_78

]]></Node>
<StgValue><ssdm name="r_V_1400"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="3572" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:265 %r_V_1397 = load i6 %qh_state_V_addr_77

]]></Node>
<StgValue><ssdm name="r_V_1397"/></StgValue>
</operation>

<operation id="3573" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:279 %r_V_1400 = load i6 %qh_state_V_addr_78

]]></Node>
<StgValue><ssdm name="r_V_1400"/></StgValue>
</operation>

<operation id="3574" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:293 %r_V_1403 = load i6 %qh_state_V_addr_79

]]></Node>
<StgValue><ssdm name="r_V_1403"/></StgValue>
</operation>

<operation id="3575" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:307 %r_V_1406 = load i6 %qh_state_V_addr_80

]]></Node>
<StgValue><ssdm name="r_V_1406"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="3576" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:293 %r_V_1403 = load i6 %qh_state_V_addr_79

]]></Node>
<StgValue><ssdm name="r_V_1403"/></StgValue>
</operation>

<operation id="3577" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:307 %r_V_1406 = load i6 %qh_state_V_addr_80

]]></Node>
<StgValue><ssdm name="r_V_1406"/></StgValue>
</operation>

<operation id="3578" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:321 %r_V_1409 = load i6 %qh_state_V_addr_81

]]></Node>
<StgValue><ssdm name="r_V_1409"/></StgValue>
</operation>

<operation id="3579" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:335 %r_V_1412 = load i6 %qh_state_V_addr_82

]]></Node>
<StgValue><ssdm name="r_V_1412"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="3580" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:321 %r_V_1409 = load i6 %qh_state_V_addr_81

]]></Node>
<StgValue><ssdm name="r_V_1409"/></StgValue>
</operation>

<operation id="3581" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:335 %r_V_1412 = load i6 %qh_state_V_addr_82

]]></Node>
<StgValue><ssdm name="r_V_1412"/></StgValue>
</operation>

<operation id="3582" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:349 %r_V_1415 = load i6 %qh_state_V_addr_83

]]></Node>
<StgValue><ssdm name="r_V_1415"/></StgValue>
</operation>

<operation id="3583" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:363 %r_V_1418 = load i6 %qh_state_V_addr_84

]]></Node>
<StgValue><ssdm name="r_V_1418"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="3584" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:349 %r_V_1415 = load i6 %qh_state_V_addr_83

]]></Node>
<StgValue><ssdm name="r_V_1415"/></StgValue>
</operation>

<operation id="3585" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:363 %r_V_1418 = load i6 %qh_state_V_addr_84

]]></Node>
<StgValue><ssdm name="r_V_1418"/></StgValue>
</operation>

<operation id="3586" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:377 %r_V_1421 = load i6 %qh_state_V_addr_85

]]></Node>
<StgValue><ssdm name="r_V_1421"/></StgValue>
</operation>

<operation id="3587" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:391 %r_V_1424 = load i6 %qh_state_V_addr_86

]]></Node>
<StgValue><ssdm name="r_V_1424"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="3588" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:377 %r_V_1421 = load i6 %qh_state_V_addr_85

]]></Node>
<StgValue><ssdm name="r_V_1421"/></StgValue>
</operation>

<operation id="3589" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:391 %r_V_1424 = load i6 %qh_state_V_addr_86

]]></Node>
<StgValue><ssdm name="r_V_1424"/></StgValue>
</operation>

<operation id="3590" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:405 %r_V_1427 = load i6 %qh_state_V_addr_87

]]></Node>
<StgValue><ssdm name="r_V_1427"/></StgValue>
</operation>

<operation id="3591" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:419 %r_V_1430 = load i6 %qh_state_V_addr_88

]]></Node>
<StgValue><ssdm name="r_V_1430"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="3592" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:405 %r_V_1427 = load i6 %qh_state_V_addr_87

]]></Node>
<StgValue><ssdm name="r_V_1427"/></StgValue>
</operation>

<operation id="3593" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:419 %r_V_1430 = load i6 %qh_state_V_addr_88

]]></Node>
<StgValue><ssdm name="r_V_1430"/></StgValue>
</operation>

<operation id="3594" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:433 %r_V_1433 = load i6 %qh_state_V_addr_89

]]></Node>
<StgValue><ssdm name="r_V_1433"/></StgValue>
</operation>

<operation id="3595" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:447 %r_V_1436 = load i6 %qh_state_V_addr_90

]]></Node>
<StgValue><ssdm name="r_V_1436"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="3596" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:433 %r_V_1433 = load i6 %qh_state_V_addr_89

]]></Node>
<StgValue><ssdm name="r_V_1433"/></StgValue>
</operation>

<operation id="3597" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:447 %r_V_1436 = load i6 %qh_state_V_addr_90

]]></Node>
<StgValue><ssdm name="r_V_1436"/></StgValue>
</operation>

<operation id="3598" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:461 %r_V_1439 = load i6 %qh_state_V_addr_91

]]></Node>
<StgValue><ssdm name="r_V_1439"/></StgValue>
</operation>

<operation id="3599" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:475 %r_V_1442 = load i6 %qh_state_V_addr_92

]]></Node>
<StgValue><ssdm name="r_V_1442"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="3600" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:461 %r_V_1439 = load i6 %qh_state_V_addr_91

]]></Node>
<StgValue><ssdm name="r_V_1439"/></StgValue>
</operation>

<operation id="3601" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:475 %r_V_1442 = load i6 %qh_state_V_addr_92

]]></Node>
<StgValue><ssdm name="r_V_1442"/></StgValue>
</operation>

<operation id="3602" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:489 %r_V_1445 = load i6 %qh_state_V_addr_93

]]></Node>
<StgValue><ssdm name="r_V_1445"/></StgValue>
</operation>

<operation id="3603" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:503 %r_V_1448 = load i6 %qh_state_V_addr_94

]]></Node>
<StgValue><ssdm name="r_V_1448"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="3604" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:489 %r_V_1445 = load i6 %qh_state_V_addr_93

]]></Node>
<StgValue><ssdm name="r_V_1445"/></StgValue>
</operation>

<operation id="3605" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:503 %r_V_1448 = load i6 %qh_state_V_addr_94

]]></Node>
<StgValue><ssdm name="r_V_1448"/></StgValue>
</operation>

<operation id="3606" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:517 %r_V_1451 = load i6 %qh_state_V_addr_95

]]></Node>
<StgValue><ssdm name="r_V_1451"/></StgValue>
</operation>

<operation id="3607" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:531 %r_V_1454 = load i6 %qh_state_V_addr_96

]]></Node>
<StgValue><ssdm name="r_V_1454"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3608" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:517 %r_V_1451 = load i6 %qh_state_V_addr_95

]]></Node>
<StgValue><ssdm name="r_V_1451"/></StgValue>
</operation>

<operation id="3609" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:531 %r_V_1454 = load i6 %qh_state_V_addr_96

]]></Node>
<StgValue><ssdm name="r_V_1454"/></StgValue>
</operation>

<operation id="3610" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:545 %r_V_1457 = load i6 %qh_state_V_addr_97

]]></Node>
<StgValue><ssdm name="r_V_1457"/></StgValue>
</operation>

<operation id="3611" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:559 %r_V_1460 = load i6 %qh_state_V_addr_98

]]></Node>
<StgValue><ssdm name="r_V_1460"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="3612" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:545 %r_V_1457 = load i6 %qh_state_V_addr_97

]]></Node>
<StgValue><ssdm name="r_V_1457"/></StgValue>
</operation>

<operation id="3613" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:559 %r_V_1460 = load i6 %qh_state_V_addr_98

]]></Node>
<StgValue><ssdm name="r_V_1460"/></StgValue>
</operation>

<operation id="3614" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:573 %r_V_1463 = load i6 %qh_state_V_addr_99

]]></Node>
<StgValue><ssdm name="r_V_1463"/></StgValue>
</operation>

<operation id="3615" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:587 %r_V_1466 = load i6 %qh_state_V_addr_100

]]></Node>
<StgValue><ssdm name="r_V_1466"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="3616" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:573 %r_V_1463 = load i6 %qh_state_V_addr_99

]]></Node>
<StgValue><ssdm name="r_V_1463"/></StgValue>
</operation>

<operation id="3617" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:587 %r_V_1466 = load i6 %qh_state_V_addr_100

]]></Node>
<StgValue><ssdm name="r_V_1466"/></StgValue>
</operation>

<operation id="3618" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:601 %r_V_1469 = load i6 %qh_state_V_addr_101

]]></Node>
<StgValue><ssdm name="r_V_1469"/></StgValue>
</operation>

<operation id="3619" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:615 %r_V_1472 = load i6 %qh_state_V_addr_102

]]></Node>
<StgValue><ssdm name="r_V_1472"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="3620" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:601 %r_V_1469 = load i6 %qh_state_V_addr_101

]]></Node>
<StgValue><ssdm name="r_V_1469"/></StgValue>
</operation>

<operation id="3621" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:615 %r_V_1472 = load i6 %qh_state_V_addr_102

]]></Node>
<StgValue><ssdm name="r_V_1472"/></StgValue>
</operation>

<operation id="3622" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:629 %r_V_1475 = load i6 %qh_state_V_addr_103

]]></Node>
<StgValue><ssdm name="r_V_1475"/></StgValue>
</operation>

<operation id="3623" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:643 %r_V_1478 = load i6 %qh_state_V_addr_104

]]></Node>
<StgValue><ssdm name="r_V_1478"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="3624" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:629 %r_V_1475 = load i6 %qh_state_V_addr_103

]]></Node>
<StgValue><ssdm name="r_V_1475"/></StgValue>
</operation>

<operation id="3625" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:643 %r_V_1478 = load i6 %qh_state_V_addr_104

]]></Node>
<StgValue><ssdm name="r_V_1478"/></StgValue>
</operation>

<operation id="3626" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:657 %r_V_1481 = load i6 %qh_state_V_addr_105

]]></Node>
<StgValue><ssdm name="r_V_1481"/></StgValue>
</operation>

<operation id="3627" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:671 %r_V_1484 = load i6 %qh_state_V_addr_106

]]></Node>
<StgValue><ssdm name="r_V_1484"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="3628" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:657 %r_V_1481 = load i6 %qh_state_V_addr_105

]]></Node>
<StgValue><ssdm name="r_V_1481"/></StgValue>
</operation>

<operation id="3629" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:671 %r_V_1484 = load i6 %qh_state_V_addr_106

]]></Node>
<StgValue><ssdm name="r_V_1484"/></StgValue>
</operation>

<operation id="3630" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:685 %r_V_1487 = load i6 %qh_state_V_addr_107

]]></Node>
<StgValue><ssdm name="r_V_1487"/></StgValue>
</operation>

<operation id="3631" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:699 %r_V_1490 = load i6 %qh_state_V_addr_108

]]></Node>
<StgValue><ssdm name="r_V_1490"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="3632" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:685 %r_V_1487 = load i6 %qh_state_V_addr_107

]]></Node>
<StgValue><ssdm name="r_V_1487"/></StgValue>
</operation>

<operation id="3633" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:699 %r_V_1490 = load i6 %qh_state_V_addr_108

]]></Node>
<StgValue><ssdm name="r_V_1490"/></StgValue>
</operation>

<operation id="3634" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:713 %r_V_1493 = load i6 %qh_state_V_addr_109

]]></Node>
<StgValue><ssdm name="r_V_1493"/></StgValue>
</operation>

<operation id="3635" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:727 %r_V_1496 = load i6 %qh_state_V_addr_110

]]></Node>
<StgValue><ssdm name="r_V_1496"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="3636" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:713 %r_V_1493 = load i6 %qh_state_V_addr_109

]]></Node>
<StgValue><ssdm name="r_V_1493"/></StgValue>
</operation>

<operation id="3637" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:727 %r_V_1496 = load i6 %qh_state_V_addr_110

]]></Node>
<StgValue><ssdm name="r_V_1496"/></StgValue>
</operation>

<operation id="3638" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:741 %r_V_1499 = load i6 %qh_state_V_addr_111

]]></Node>
<StgValue><ssdm name="r_V_1499"/></StgValue>
</operation>

<operation id="3639" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:755 %r_V_1502 = load i6 %qh_state_V_addr_112

]]></Node>
<StgValue><ssdm name="r_V_1502"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="3640" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:741 %r_V_1499 = load i6 %qh_state_V_addr_111

]]></Node>
<StgValue><ssdm name="r_V_1499"/></StgValue>
</operation>

<operation id="3641" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:755 %r_V_1502 = load i6 %qh_state_V_addr_112

]]></Node>
<StgValue><ssdm name="r_V_1502"/></StgValue>
</operation>

<operation id="3642" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:769 %r_V_1505 = load i6 %qh_state_V_addr_113

]]></Node>
<StgValue><ssdm name="r_V_1505"/></StgValue>
</operation>

<operation id="3643" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:783 %r_V_1508 = load i6 %qh_state_V_addr_114

]]></Node>
<StgValue><ssdm name="r_V_1508"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="3644" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:769 %r_V_1505 = load i6 %qh_state_V_addr_113

]]></Node>
<StgValue><ssdm name="r_V_1505"/></StgValue>
</operation>

<operation id="3645" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:783 %r_V_1508 = load i6 %qh_state_V_addr_114

]]></Node>
<StgValue><ssdm name="r_V_1508"/></StgValue>
</operation>

<operation id="3646" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:797 %r_V_1511 = load i6 %qh_state_V_addr_115

]]></Node>
<StgValue><ssdm name="r_V_1511"/></StgValue>
</operation>

<operation id="3647" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:811 %r_V_1514 = load i6 %qh_state_V_addr_116

]]></Node>
<StgValue><ssdm name="r_V_1514"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="3648" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:797 %r_V_1511 = load i6 %qh_state_V_addr_115

]]></Node>
<StgValue><ssdm name="r_V_1511"/></StgValue>
</operation>

<operation id="3649" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:811 %r_V_1514 = load i6 %qh_state_V_addr_116

]]></Node>
<StgValue><ssdm name="r_V_1514"/></StgValue>
</operation>

<operation id="3650" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:825 %r_V_1517 = load i6 %qh_state_V_addr_117

]]></Node>
<StgValue><ssdm name="r_V_1517"/></StgValue>
</operation>

<operation id="3651" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:839 %r_V_1520 = load i6 %qh_state_V_addr_118

]]></Node>
<StgValue><ssdm name="r_V_1520"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="3652" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:825 %r_V_1517 = load i6 %qh_state_V_addr_117

]]></Node>
<StgValue><ssdm name="r_V_1517"/></StgValue>
</operation>

<operation id="3653" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:839 %r_V_1520 = load i6 %qh_state_V_addr_118

]]></Node>
<StgValue><ssdm name="r_V_1520"/></StgValue>
</operation>

<operation id="3654" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:853 %r_V_1523 = load i6 %qh_state_V_addr_119

]]></Node>
<StgValue><ssdm name="r_V_1523"/></StgValue>
</operation>

<operation id="3655" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:867 %r_V_1526 = load i6 %qh_state_V_addr_120

]]></Node>
<StgValue><ssdm name="r_V_1526"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="3656" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:853 %r_V_1523 = load i6 %qh_state_V_addr_119

]]></Node>
<StgValue><ssdm name="r_V_1523"/></StgValue>
</operation>

<operation id="3657" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:867 %r_V_1526 = load i6 %qh_state_V_addr_120

]]></Node>
<StgValue><ssdm name="r_V_1526"/></StgValue>
</operation>

<operation id="3658" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:881 %r_V_1529 = load i6 %qh_state_V_addr_121

]]></Node>
<StgValue><ssdm name="r_V_1529"/></StgValue>
</operation>

<operation id="3659" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:895 %r_V_1532 = load i6 %qh_state_V_addr_122

]]></Node>
<StgValue><ssdm name="r_V_1532"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="3660" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:881 %r_V_1529 = load i6 %qh_state_V_addr_121

]]></Node>
<StgValue><ssdm name="r_V_1529"/></StgValue>
</operation>

<operation id="3661" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:895 %r_V_1532 = load i6 %qh_state_V_addr_122

]]></Node>
<StgValue><ssdm name="r_V_1532"/></StgValue>
</operation>

<operation id="3662" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:909 %r_V_1535 = load i6 %qh_state_V_addr_123

]]></Node>
<StgValue><ssdm name="r_V_1535"/></StgValue>
</operation>

<operation id="3663" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:923 %r_V_1538 = load i6 %qh_state_V_addr_124

]]></Node>
<StgValue><ssdm name="r_V_1538"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="3664" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:70 %sext_ln1271 = sext i16 %r_V_1355

]]></Node>
<StgValue><ssdm name="sext_ln1271"/></StgValue>
</operation>

<operation id="3665" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:71 %zext_ln1273_128 = zext i16 %tmpres_zr_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_128"/></StgValue>
</operation>

<operation id="3666" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:72 %r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128

]]></Node>
<StgValue><ssdm name="r_V_1547"/></StgValue>
</operation>

<operation id="3667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:84 %sext_ln1271_64 = sext i16 %r_V_1358

]]></Node>
<StgValue><ssdm name="sext_ln1271_64"/></StgValue>
</operation>

<operation id="3668" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:85 %zext_ln1273_130 = zext i16 %tmpres_zr_V_382

]]></Node>
<StgValue><ssdm name="zext_ln1273_130"/></StgValue>
</operation>

<operation id="3669" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:86 %r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130

]]></Node>
<StgValue><ssdm name="r_V_1548"/></StgValue>
</operation>

<operation id="3670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:98 %sext_ln1271_65 = sext i16 %r_V_1361

]]></Node>
<StgValue><ssdm name="sext_ln1271_65"/></StgValue>
</operation>

<operation id="3671" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:99 %zext_ln1273_132 = zext i16 %tmpres_zr_V_383

]]></Node>
<StgValue><ssdm name="zext_ln1273_132"/></StgValue>
</operation>

<operation id="3672" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:100 %r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132

]]></Node>
<StgValue><ssdm name="r_V_1549"/></StgValue>
</operation>

<operation id="3673" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:112 %sext_ln1271_66 = sext i16 %r_V_1364

]]></Node>
<StgValue><ssdm name="sext_ln1271_66"/></StgValue>
</operation>

<operation id="3674" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:113 %zext_ln1273_134 = zext i16 %tmpres_zr_V_384

]]></Node>
<StgValue><ssdm name="zext_ln1273_134"/></StgValue>
</operation>

<operation id="3675" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:114 %r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134

]]></Node>
<StgValue><ssdm name="r_V_1550"/></StgValue>
</operation>

<operation id="3676" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:126 %sext_ln1271_67 = sext i16 %r_V_1367

]]></Node>
<StgValue><ssdm name="sext_ln1271_67"/></StgValue>
</operation>

<operation id="3677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:127 %zext_ln1273_136 = zext i16 %tmpres_zr_V_385

]]></Node>
<StgValue><ssdm name="zext_ln1273_136"/></StgValue>
</operation>

<operation id="3678" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:128 %r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_1551"/></StgValue>
</operation>

<operation id="3679" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:140 %sext_ln1271_68 = sext i16 %r_V_1370

]]></Node>
<StgValue><ssdm name="sext_ln1271_68"/></StgValue>
</operation>

<operation id="3680" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:141 %zext_ln1273_138 = zext i16 %tmpres_zr_V_386

]]></Node>
<StgValue><ssdm name="zext_ln1273_138"/></StgValue>
</operation>

<operation id="3681" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:142 %r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_1552"/></StgValue>
</operation>

<operation id="3682" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:154 %sext_ln1271_69 = sext i16 %r_V_1373

]]></Node>
<StgValue><ssdm name="sext_ln1271_69"/></StgValue>
</operation>

<operation id="3683" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:155 %zext_ln1273_140 = zext i16 %tmpres_zr_V_387

]]></Node>
<StgValue><ssdm name="zext_ln1273_140"/></StgValue>
</operation>

<operation id="3684" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:156 %r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_1553"/></StgValue>
</operation>

<operation id="3685" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:168 %sext_ln1271_70 = sext i16 %r_V_1376

]]></Node>
<StgValue><ssdm name="sext_ln1271_70"/></StgValue>
</operation>

<operation id="3686" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:169 %zext_ln1273_142 = zext i16 %tmpres_zr_V_388

]]></Node>
<StgValue><ssdm name="zext_ln1273_142"/></StgValue>
</operation>

<operation id="3687" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:170 %r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142

]]></Node>
<StgValue><ssdm name="r_V_1554"/></StgValue>
</operation>

<operation id="3688" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:182 %sext_ln1271_71 = sext i16 %r_V_1379

]]></Node>
<StgValue><ssdm name="sext_ln1271_71"/></StgValue>
</operation>

<operation id="3689" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:183 %zext_ln1273_144 = zext i16 %tmpres_zr_V_389

]]></Node>
<StgValue><ssdm name="zext_ln1273_144"/></StgValue>
</operation>

<operation id="3690" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:184 %r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144

]]></Node>
<StgValue><ssdm name="r_V_1555"/></StgValue>
</operation>

<operation id="3691" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:196 %sext_ln1271_72 = sext i16 %r_V_1382

]]></Node>
<StgValue><ssdm name="sext_ln1271_72"/></StgValue>
</operation>

<operation id="3692" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:197 %zext_ln1273_146 = zext i16 %tmpres_zr_V_390

]]></Node>
<StgValue><ssdm name="zext_ln1273_146"/></StgValue>
</operation>

<operation id="3693" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:198 %r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146

]]></Node>
<StgValue><ssdm name="r_V_1556"/></StgValue>
</operation>

<operation id="3694" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:210 %sext_ln1271_73 = sext i16 %r_V_1385

]]></Node>
<StgValue><ssdm name="sext_ln1271_73"/></StgValue>
</operation>

<operation id="3695" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:211 %zext_ln1273_148 = zext i16 %tmpres_zr_V_391

]]></Node>
<StgValue><ssdm name="zext_ln1273_148"/></StgValue>
</operation>

<operation id="3696" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:212 %r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148

]]></Node>
<StgValue><ssdm name="r_V_1557"/></StgValue>
</operation>

<operation id="3697" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:224 %sext_ln1271_74 = sext i16 %r_V_1388

]]></Node>
<StgValue><ssdm name="sext_ln1271_74"/></StgValue>
</operation>

<operation id="3698" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:225 %zext_ln1273_150 = zext i16 %tmpres_zr_V_392

]]></Node>
<StgValue><ssdm name="zext_ln1273_150"/></StgValue>
</operation>

<operation id="3699" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:226 %r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150

]]></Node>
<StgValue><ssdm name="r_V_1558"/></StgValue>
</operation>

<operation id="3700" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:238 %sext_ln1271_75 = sext i16 %r_V_1391

]]></Node>
<StgValue><ssdm name="sext_ln1271_75"/></StgValue>
</operation>

<operation id="3701" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:239 %zext_ln1273_152 = zext i16 %tmpres_zr_V_393

]]></Node>
<StgValue><ssdm name="zext_ln1273_152"/></StgValue>
</operation>

<operation id="3702" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:240 %r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152

]]></Node>
<StgValue><ssdm name="r_V_1559"/></StgValue>
</operation>

<operation id="3703" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:252 %sext_ln1271_76 = sext i16 %r_V_1394

]]></Node>
<StgValue><ssdm name="sext_ln1271_76"/></StgValue>
</operation>

<operation id="3704" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:253 %zext_ln1273_154 = zext i16 %tmpres_zr_V_394

]]></Node>
<StgValue><ssdm name="zext_ln1273_154"/></StgValue>
</operation>

<operation id="3705" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:254 %r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154

]]></Node>
<StgValue><ssdm name="r_V_1560"/></StgValue>
</operation>

<operation id="3706" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:266 %sext_ln1271_77 = sext i16 %r_V_1397

]]></Node>
<StgValue><ssdm name="sext_ln1271_77"/></StgValue>
</operation>

<operation id="3707" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:267 %zext_ln1273_156 = zext i16 %tmpres_zr_V_395

]]></Node>
<StgValue><ssdm name="zext_ln1273_156"/></StgValue>
</operation>

<operation id="3708" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:268 %r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156

]]></Node>
<StgValue><ssdm name="r_V_1561"/></StgValue>
</operation>

<operation id="3709" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:280 %sext_ln1271_78 = sext i16 %r_V_1400

]]></Node>
<StgValue><ssdm name="sext_ln1271_78"/></StgValue>
</operation>

<operation id="3710" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:281 %zext_ln1273_158 = zext i16 %tmpres_zr_V_396

]]></Node>
<StgValue><ssdm name="zext_ln1273_158"/></StgValue>
</operation>

<operation id="3711" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:282 %r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158

]]></Node>
<StgValue><ssdm name="r_V_1562"/></StgValue>
</operation>

<operation id="3712" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:294 %sext_ln1271_79 = sext i16 %r_V_1403

]]></Node>
<StgValue><ssdm name="sext_ln1271_79"/></StgValue>
</operation>

<operation id="3713" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:295 %zext_ln1273_160 = zext i16 %tmpres_zr_V_397

]]></Node>
<StgValue><ssdm name="zext_ln1273_160"/></StgValue>
</operation>

<operation id="3714" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:296 %r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160

]]></Node>
<StgValue><ssdm name="r_V_1563"/></StgValue>
</operation>

<operation id="3715" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:308 %sext_ln1271_80 = sext i16 %r_V_1406

]]></Node>
<StgValue><ssdm name="sext_ln1271_80"/></StgValue>
</operation>

<operation id="3716" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:309 %zext_ln1273_162 = zext i16 %tmpres_zr_V_398

]]></Node>
<StgValue><ssdm name="zext_ln1273_162"/></StgValue>
</operation>

<operation id="3717" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:310 %r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162

]]></Node>
<StgValue><ssdm name="r_V_1564"/></StgValue>
</operation>

<operation id="3718" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:322 %sext_ln1271_81 = sext i16 %r_V_1409

]]></Node>
<StgValue><ssdm name="sext_ln1271_81"/></StgValue>
</operation>

<operation id="3719" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:323 %zext_ln1273_164 = zext i16 %tmpres_zr_V_399

]]></Node>
<StgValue><ssdm name="zext_ln1273_164"/></StgValue>
</operation>

<operation id="3720" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:324 %r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164

]]></Node>
<StgValue><ssdm name="r_V_1565"/></StgValue>
</operation>

<operation id="3721" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:336 %sext_ln1271_82 = sext i16 %r_V_1412

]]></Node>
<StgValue><ssdm name="sext_ln1271_82"/></StgValue>
</operation>

<operation id="3722" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:337 %zext_ln1273_166 = zext i16 %tmpres_zr_V_400

]]></Node>
<StgValue><ssdm name="zext_ln1273_166"/></StgValue>
</operation>

<operation id="3723" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:338 %r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166

]]></Node>
<StgValue><ssdm name="r_V_1566"/></StgValue>
</operation>

<operation id="3724" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:350 %sext_ln1271_83 = sext i16 %r_V_1415

]]></Node>
<StgValue><ssdm name="sext_ln1271_83"/></StgValue>
</operation>

<operation id="3725" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:351 %zext_ln1273_168 = zext i16 %tmpres_zr_V_401

]]></Node>
<StgValue><ssdm name="zext_ln1273_168"/></StgValue>
</operation>

<operation id="3726" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:352 %r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168

]]></Node>
<StgValue><ssdm name="r_V_1567"/></StgValue>
</operation>

<operation id="3727" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:364 %sext_ln1271_84 = sext i16 %r_V_1418

]]></Node>
<StgValue><ssdm name="sext_ln1271_84"/></StgValue>
</operation>

<operation id="3728" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:365 %zext_ln1273_170 = zext i16 %tmpres_zr_V_402

]]></Node>
<StgValue><ssdm name="zext_ln1273_170"/></StgValue>
</operation>

<operation id="3729" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:366 %r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170

]]></Node>
<StgValue><ssdm name="r_V_1568"/></StgValue>
</operation>

<operation id="3730" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:378 %sext_ln1271_85 = sext i16 %r_V_1421

]]></Node>
<StgValue><ssdm name="sext_ln1271_85"/></StgValue>
</operation>

<operation id="3731" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:379 %zext_ln1273_172 = zext i16 %tmpres_zr_V_403

]]></Node>
<StgValue><ssdm name="zext_ln1273_172"/></StgValue>
</operation>

<operation id="3732" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:380 %r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172

]]></Node>
<StgValue><ssdm name="r_V_1569"/></StgValue>
</operation>

<operation id="3733" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:392 %sext_ln1271_86 = sext i16 %r_V_1424

]]></Node>
<StgValue><ssdm name="sext_ln1271_86"/></StgValue>
</operation>

<operation id="3734" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:393 %zext_ln1273_174 = zext i16 %tmpres_zr_V_404

]]></Node>
<StgValue><ssdm name="zext_ln1273_174"/></StgValue>
</operation>

<operation id="3735" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:394 %r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174

]]></Node>
<StgValue><ssdm name="r_V_1570"/></StgValue>
</operation>

<operation id="3736" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:406 %sext_ln1271_87 = sext i16 %r_V_1427

]]></Node>
<StgValue><ssdm name="sext_ln1271_87"/></StgValue>
</operation>

<operation id="3737" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:407 %zext_ln1273_176 = zext i16 %tmpres_zr_V_405

]]></Node>
<StgValue><ssdm name="zext_ln1273_176"/></StgValue>
</operation>

<operation id="3738" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:408 %r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176

]]></Node>
<StgValue><ssdm name="r_V_1571"/></StgValue>
</operation>

<operation id="3739" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:420 %sext_ln1271_88 = sext i16 %r_V_1430

]]></Node>
<StgValue><ssdm name="sext_ln1271_88"/></StgValue>
</operation>

<operation id="3740" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:421 %zext_ln1273_178 = zext i16 %tmpres_zr_V_406

]]></Node>
<StgValue><ssdm name="zext_ln1273_178"/></StgValue>
</operation>

<operation id="3741" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:422 %r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178

]]></Node>
<StgValue><ssdm name="r_V_1572"/></StgValue>
</operation>

<operation id="3742" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:434 %sext_ln1271_89 = sext i16 %r_V_1433

]]></Node>
<StgValue><ssdm name="sext_ln1271_89"/></StgValue>
</operation>

<operation id="3743" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:435 %zext_ln1273_180 = zext i16 %tmpres_zr_V_407

]]></Node>
<StgValue><ssdm name="zext_ln1273_180"/></StgValue>
</operation>

<operation id="3744" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:436 %r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180

]]></Node>
<StgValue><ssdm name="r_V_1573"/></StgValue>
</operation>

<operation id="3745" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:448 %sext_ln1271_90 = sext i16 %r_V_1436

]]></Node>
<StgValue><ssdm name="sext_ln1271_90"/></StgValue>
</operation>

<operation id="3746" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:449 %zext_ln1273_182 = zext i16 %tmpres_zr_V_408

]]></Node>
<StgValue><ssdm name="zext_ln1273_182"/></StgValue>
</operation>

<operation id="3747" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:450 %r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182

]]></Node>
<StgValue><ssdm name="r_V_1574"/></StgValue>
</operation>

<operation id="3748" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:462 %sext_ln1271_91 = sext i16 %r_V_1439

]]></Node>
<StgValue><ssdm name="sext_ln1271_91"/></StgValue>
</operation>

<operation id="3749" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:463 %zext_ln1273_184 = zext i16 %tmpres_zr_V_409

]]></Node>
<StgValue><ssdm name="zext_ln1273_184"/></StgValue>
</operation>

<operation id="3750" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:464 %r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184

]]></Node>
<StgValue><ssdm name="r_V_1575"/></StgValue>
</operation>

<operation id="3751" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:476 %sext_ln1271_92 = sext i16 %r_V_1442

]]></Node>
<StgValue><ssdm name="sext_ln1271_92"/></StgValue>
</operation>

<operation id="3752" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:477 %zext_ln1273_186 = zext i16 %tmpres_zr_V_410

]]></Node>
<StgValue><ssdm name="zext_ln1273_186"/></StgValue>
</operation>

<operation id="3753" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:478 %r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186

]]></Node>
<StgValue><ssdm name="r_V_1576"/></StgValue>
</operation>

<operation id="3754" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:490 %sext_ln1271_93 = sext i16 %r_V_1445

]]></Node>
<StgValue><ssdm name="sext_ln1271_93"/></StgValue>
</operation>

<operation id="3755" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:491 %zext_ln1273_188 = zext i16 %tmpres_zr_V_411

]]></Node>
<StgValue><ssdm name="zext_ln1273_188"/></StgValue>
</operation>

<operation id="3756" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:492 %r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188

]]></Node>
<StgValue><ssdm name="r_V_1577"/></StgValue>
</operation>

<operation id="3757" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:504 %sext_ln1271_94 = sext i16 %r_V_1448

]]></Node>
<StgValue><ssdm name="sext_ln1271_94"/></StgValue>
</operation>

<operation id="3758" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:505 %zext_ln1273_190 = zext i16 %tmpres_zr_V_412

]]></Node>
<StgValue><ssdm name="zext_ln1273_190"/></StgValue>
</operation>

<operation id="3759" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:506 %r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190

]]></Node>
<StgValue><ssdm name="r_V_1578"/></StgValue>
</operation>

<operation id="3760" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:518 %sext_ln1271_95 = sext i16 %r_V_1451

]]></Node>
<StgValue><ssdm name="sext_ln1271_95"/></StgValue>
</operation>

<operation id="3761" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:519 %zext_ln1273_192 = zext i16 %tmpres_zr_V_413

]]></Node>
<StgValue><ssdm name="zext_ln1273_192"/></StgValue>
</operation>

<operation id="3762" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:520 %r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192

]]></Node>
<StgValue><ssdm name="r_V_1579"/></StgValue>
</operation>

<operation id="3763" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:532 %sext_ln1271_96 = sext i16 %r_V_1454

]]></Node>
<StgValue><ssdm name="sext_ln1271_96"/></StgValue>
</operation>

<operation id="3764" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:533 %zext_ln1273_194 = zext i16 %tmpres_zr_V_414

]]></Node>
<StgValue><ssdm name="zext_ln1273_194"/></StgValue>
</operation>

<operation id="3765" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:534 %r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194

]]></Node>
<StgValue><ssdm name="r_V_1580"/></StgValue>
</operation>

<operation id="3766" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:546 %sext_ln1271_97 = sext i16 %r_V_1457

]]></Node>
<StgValue><ssdm name="sext_ln1271_97"/></StgValue>
</operation>

<operation id="3767" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:547 %zext_ln1273_196 = zext i16 %tmpres_zr_V_415

]]></Node>
<StgValue><ssdm name="zext_ln1273_196"/></StgValue>
</operation>

<operation id="3768" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:548 %r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196

]]></Node>
<StgValue><ssdm name="r_V_1581"/></StgValue>
</operation>

<operation id="3769" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:560 %sext_ln1271_98 = sext i16 %r_V_1460

]]></Node>
<StgValue><ssdm name="sext_ln1271_98"/></StgValue>
</operation>

<operation id="3770" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:561 %zext_ln1273_198 = zext i16 %tmpres_zr_V_416

]]></Node>
<StgValue><ssdm name="zext_ln1273_198"/></StgValue>
</operation>

<operation id="3771" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:562 %r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198

]]></Node>
<StgValue><ssdm name="r_V_1582"/></StgValue>
</operation>

<operation id="3772" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:574 %sext_ln1271_99 = sext i16 %r_V_1463

]]></Node>
<StgValue><ssdm name="sext_ln1271_99"/></StgValue>
</operation>

<operation id="3773" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:575 %zext_ln1273_200 = zext i16 %tmpres_zr_V_417

]]></Node>
<StgValue><ssdm name="zext_ln1273_200"/></StgValue>
</operation>

<operation id="3774" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:576 %r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200

]]></Node>
<StgValue><ssdm name="r_V_1583"/></StgValue>
</operation>

<operation id="3775" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:588 %sext_ln1271_100 = sext i16 %r_V_1466

]]></Node>
<StgValue><ssdm name="sext_ln1271_100"/></StgValue>
</operation>

<operation id="3776" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:589 %zext_ln1273_202 = zext i16 %tmpres_zr_V_418

]]></Node>
<StgValue><ssdm name="zext_ln1273_202"/></StgValue>
</operation>

<operation id="3777" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:590 %r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202

]]></Node>
<StgValue><ssdm name="r_V_1584"/></StgValue>
</operation>

<operation id="3778" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:602 %sext_ln1271_101 = sext i16 %r_V_1469

]]></Node>
<StgValue><ssdm name="sext_ln1271_101"/></StgValue>
</operation>

<operation id="3779" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:603 %zext_ln1273_204 = zext i16 %tmpres_zr_V_419

]]></Node>
<StgValue><ssdm name="zext_ln1273_204"/></StgValue>
</operation>

<operation id="3780" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:604 %r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204

]]></Node>
<StgValue><ssdm name="r_V_1585"/></StgValue>
</operation>

<operation id="3781" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:616 %sext_ln1271_102 = sext i16 %r_V_1472

]]></Node>
<StgValue><ssdm name="sext_ln1271_102"/></StgValue>
</operation>

<operation id="3782" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:617 %zext_ln1273_206 = zext i16 %tmpres_zr_V_420

]]></Node>
<StgValue><ssdm name="zext_ln1273_206"/></StgValue>
</operation>

<operation id="3783" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:618 %r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206

]]></Node>
<StgValue><ssdm name="r_V_1586"/></StgValue>
</operation>

<operation id="3784" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:630 %sext_ln1271_103 = sext i16 %r_V_1475

]]></Node>
<StgValue><ssdm name="sext_ln1271_103"/></StgValue>
</operation>

<operation id="3785" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:631 %zext_ln1273_208 = zext i16 %tmpres_zr_V_421

]]></Node>
<StgValue><ssdm name="zext_ln1273_208"/></StgValue>
</operation>

<operation id="3786" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:632 %r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208

]]></Node>
<StgValue><ssdm name="r_V_1587"/></StgValue>
</operation>

<operation id="3787" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:644 %sext_ln1271_104 = sext i16 %r_V_1478

]]></Node>
<StgValue><ssdm name="sext_ln1271_104"/></StgValue>
</operation>

<operation id="3788" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:645 %zext_ln1273_210 = zext i16 %tmpres_zr_V_422

]]></Node>
<StgValue><ssdm name="zext_ln1273_210"/></StgValue>
</operation>

<operation id="3789" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:646 %r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210

]]></Node>
<StgValue><ssdm name="r_V_1588"/></StgValue>
</operation>

<operation id="3790" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:658 %sext_ln1271_105 = sext i16 %r_V_1481

]]></Node>
<StgValue><ssdm name="sext_ln1271_105"/></StgValue>
</operation>

<operation id="3791" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:659 %zext_ln1273_212 = zext i16 %tmpres_zr_V_423

]]></Node>
<StgValue><ssdm name="zext_ln1273_212"/></StgValue>
</operation>

<operation id="3792" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:660 %r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212

]]></Node>
<StgValue><ssdm name="r_V_1589"/></StgValue>
</operation>

<operation id="3793" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:672 %sext_ln1271_106 = sext i16 %r_V_1484

]]></Node>
<StgValue><ssdm name="sext_ln1271_106"/></StgValue>
</operation>

<operation id="3794" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:673 %zext_ln1273_214 = zext i16 %tmpres_zr_V_424

]]></Node>
<StgValue><ssdm name="zext_ln1273_214"/></StgValue>
</operation>

<operation id="3795" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:674 %r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214

]]></Node>
<StgValue><ssdm name="r_V_1590"/></StgValue>
</operation>

<operation id="3796" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:686 %sext_ln1271_107 = sext i16 %r_V_1487

]]></Node>
<StgValue><ssdm name="sext_ln1271_107"/></StgValue>
</operation>

<operation id="3797" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:687 %zext_ln1273_216 = zext i16 %tmpres_zr_V_425

]]></Node>
<StgValue><ssdm name="zext_ln1273_216"/></StgValue>
</operation>

<operation id="3798" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:688 %r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216

]]></Node>
<StgValue><ssdm name="r_V_1591"/></StgValue>
</operation>

<operation id="3799" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:700 %sext_ln1271_108 = sext i16 %r_V_1490

]]></Node>
<StgValue><ssdm name="sext_ln1271_108"/></StgValue>
</operation>

<operation id="3800" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:701 %zext_ln1273_218 = zext i16 %tmpres_zr_V_426

]]></Node>
<StgValue><ssdm name="zext_ln1273_218"/></StgValue>
</operation>

<operation id="3801" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:702 %r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218

]]></Node>
<StgValue><ssdm name="r_V_1592"/></StgValue>
</operation>

<operation id="3802" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:714 %sext_ln1271_109 = sext i16 %r_V_1493

]]></Node>
<StgValue><ssdm name="sext_ln1271_109"/></StgValue>
</operation>

<operation id="3803" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:715 %zext_ln1273_220 = zext i16 %tmpres_zr_V_427

]]></Node>
<StgValue><ssdm name="zext_ln1273_220"/></StgValue>
</operation>

<operation id="3804" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:716 %r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220

]]></Node>
<StgValue><ssdm name="r_V_1593"/></StgValue>
</operation>

<operation id="3805" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:728 %sext_ln1271_110 = sext i16 %r_V_1496

]]></Node>
<StgValue><ssdm name="sext_ln1271_110"/></StgValue>
</operation>

<operation id="3806" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:729 %zext_ln1273_222 = zext i16 %tmpres_zr_V_428

]]></Node>
<StgValue><ssdm name="zext_ln1273_222"/></StgValue>
</operation>

<operation id="3807" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:730 %r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222

]]></Node>
<StgValue><ssdm name="r_V_1594"/></StgValue>
</operation>

<operation id="3808" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:742 %sext_ln1271_111 = sext i16 %r_V_1499

]]></Node>
<StgValue><ssdm name="sext_ln1271_111"/></StgValue>
</operation>

<operation id="3809" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:743 %zext_ln1273_224 = zext i16 %tmpres_zr_V_429

]]></Node>
<StgValue><ssdm name="zext_ln1273_224"/></StgValue>
</operation>

<operation id="3810" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:744 %r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224

]]></Node>
<StgValue><ssdm name="r_V_1595"/></StgValue>
</operation>

<operation id="3811" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:756 %sext_ln1271_112 = sext i16 %r_V_1502

]]></Node>
<StgValue><ssdm name="sext_ln1271_112"/></StgValue>
</operation>

<operation id="3812" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:757 %zext_ln1273_226 = zext i16 %tmpres_zr_V_430

]]></Node>
<StgValue><ssdm name="zext_ln1273_226"/></StgValue>
</operation>

<operation id="3813" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:758 %r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226

]]></Node>
<StgValue><ssdm name="r_V_1596"/></StgValue>
</operation>

<operation id="3814" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:770 %sext_ln1271_113 = sext i16 %r_V_1505

]]></Node>
<StgValue><ssdm name="sext_ln1271_113"/></StgValue>
</operation>

<operation id="3815" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:771 %zext_ln1273_228 = zext i16 %tmpres_zr_V_431

]]></Node>
<StgValue><ssdm name="zext_ln1273_228"/></StgValue>
</operation>

<operation id="3816" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:772 %r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228

]]></Node>
<StgValue><ssdm name="r_V_1597"/></StgValue>
</operation>

<operation id="3817" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:784 %sext_ln1271_114 = sext i16 %r_V_1508

]]></Node>
<StgValue><ssdm name="sext_ln1271_114"/></StgValue>
</operation>

<operation id="3818" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:785 %zext_ln1273_230 = zext i16 %tmpres_zr_V_432

]]></Node>
<StgValue><ssdm name="zext_ln1273_230"/></StgValue>
</operation>

<operation id="3819" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:786 %r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230

]]></Node>
<StgValue><ssdm name="r_V_1598"/></StgValue>
</operation>

<operation id="3820" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:798 %sext_ln1271_115 = sext i16 %r_V_1511

]]></Node>
<StgValue><ssdm name="sext_ln1271_115"/></StgValue>
</operation>

<operation id="3821" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:799 %zext_ln1273_232 = zext i16 %tmpres_zr_V_433

]]></Node>
<StgValue><ssdm name="zext_ln1273_232"/></StgValue>
</operation>

<operation id="3822" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:800 %r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232

]]></Node>
<StgValue><ssdm name="r_V_1599"/></StgValue>
</operation>

<operation id="3823" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:812 %sext_ln1271_116 = sext i16 %r_V_1514

]]></Node>
<StgValue><ssdm name="sext_ln1271_116"/></StgValue>
</operation>

<operation id="3824" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:813 %zext_ln1273_234 = zext i16 %tmpres_zr_V_434

]]></Node>
<StgValue><ssdm name="zext_ln1273_234"/></StgValue>
</operation>

<operation id="3825" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:814 %r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234

]]></Node>
<StgValue><ssdm name="r_V_1600"/></StgValue>
</operation>

<operation id="3826" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:826 %sext_ln1271_117 = sext i16 %r_V_1517

]]></Node>
<StgValue><ssdm name="sext_ln1271_117"/></StgValue>
</operation>

<operation id="3827" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:827 %zext_ln1273_236 = zext i16 %tmpres_zr_V_435

]]></Node>
<StgValue><ssdm name="zext_ln1273_236"/></StgValue>
</operation>

<operation id="3828" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:828 %r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236

]]></Node>
<StgValue><ssdm name="r_V_1601"/></StgValue>
</operation>

<operation id="3829" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:840 %sext_ln1271_118 = sext i16 %r_V_1520

]]></Node>
<StgValue><ssdm name="sext_ln1271_118"/></StgValue>
</operation>

<operation id="3830" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:841 %zext_ln1273_238 = zext i16 %tmpres_zr_V_436

]]></Node>
<StgValue><ssdm name="zext_ln1273_238"/></StgValue>
</operation>

<operation id="3831" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:842 %r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238

]]></Node>
<StgValue><ssdm name="r_V_1602"/></StgValue>
</operation>

<operation id="3832" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:854 %sext_ln1271_119 = sext i16 %r_V_1523

]]></Node>
<StgValue><ssdm name="sext_ln1271_119"/></StgValue>
</operation>

<operation id="3833" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:855 %zext_ln1273_240 = zext i16 %tmpres_zr_V_437

]]></Node>
<StgValue><ssdm name="zext_ln1273_240"/></StgValue>
</operation>

<operation id="3834" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:856 %r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240

]]></Node>
<StgValue><ssdm name="r_V_1603"/></StgValue>
</operation>

<operation id="3835" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:868 %sext_ln1271_120 = sext i16 %r_V_1526

]]></Node>
<StgValue><ssdm name="sext_ln1271_120"/></StgValue>
</operation>

<operation id="3836" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:869 %zext_ln1273_242 = zext i16 %tmpres_zr_V_438

]]></Node>
<StgValue><ssdm name="zext_ln1273_242"/></StgValue>
</operation>

<operation id="3837" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:870 %r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242

]]></Node>
<StgValue><ssdm name="r_V_1604"/></StgValue>
</operation>

<operation id="3838" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:882 %sext_ln1271_121 = sext i16 %r_V_1529

]]></Node>
<StgValue><ssdm name="sext_ln1271_121"/></StgValue>
</operation>

<operation id="3839" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:883 %zext_ln1273_244 = zext i16 %tmpres_zr_V_439

]]></Node>
<StgValue><ssdm name="zext_ln1273_244"/></StgValue>
</operation>

<operation id="3840" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:884 %r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244

]]></Node>
<StgValue><ssdm name="r_V_1605"/></StgValue>
</operation>

<operation id="3841" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:896 %sext_ln1271_122 = sext i16 %r_V_1532

]]></Node>
<StgValue><ssdm name="sext_ln1271_122"/></StgValue>
</operation>

<operation id="3842" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:897 %zext_ln1273_246 = zext i16 %tmpres_zr_V_440

]]></Node>
<StgValue><ssdm name="zext_ln1273_246"/></StgValue>
</operation>

<operation id="3843" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:898 %r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246

]]></Node>
<StgValue><ssdm name="r_V_1606"/></StgValue>
</operation>

<operation id="3844" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:909 %r_V_1535 = load i6 %qh_state_V_addr_123

]]></Node>
<StgValue><ssdm name="r_V_1535"/></StgValue>
</operation>

<operation id="3845" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:910 %sext_ln1271_123 = sext i16 %r_V_1535

]]></Node>
<StgValue><ssdm name="sext_ln1271_123"/></StgValue>
</operation>

<operation id="3846" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:911 %zext_ln1273_248 = zext i16 %tmpres_zr_V_441

]]></Node>
<StgValue><ssdm name="zext_ln1273_248"/></StgValue>
</operation>

<operation id="3847" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:912 %r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248

]]></Node>
<StgValue><ssdm name="r_V_1607"/></StgValue>
</operation>

<operation id="3848" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="16" op_0_bw="6">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:923 %r_V_1538 = load i6 %qh_state_V_addr_124

]]></Node>
<StgValue><ssdm name="r_V_1538"/></StgValue>
</operation>

<operation id="3849" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:924 %sext_ln1271_124 = sext i16 %r_V_1538

]]></Node>
<StgValue><ssdm name="sext_ln1271_124"/></StgValue>
</operation>

<operation id="3850" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:925 %zext_ln1273_250 = zext i16 %tmpres_zr_V_442

]]></Node>
<StgValue><ssdm name="zext_ln1273_250"/></StgValue>
</operation>

<operation id="3851" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:926 %r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250

]]></Node>
<StgValue><ssdm name="r_V_1608"/></StgValue>
</operation>

<operation id="3852" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:937 %sext_ln1271_125 = sext i16 %r_V_1541

]]></Node>
<StgValue><ssdm name="sext_ln1271_125"/></StgValue>
</operation>

<operation id="3853" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:938 %zext_ln1273_252 = zext i16 %tmpres_zr_V_443

]]></Node>
<StgValue><ssdm name="zext_ln1273_252"/></StgValue>
</operation>

<operation id="3854" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:939 %r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252

]]></Node>
<StgValue><ssdm name="r_V_1609"/></StgValue>
</operation>

<operation id="3855" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:950 %sext_ln1271_126 = sext i16 %r_V_1544

]]></Node>
<StgValue><ssdm name="sext_ln1271_126"/></StgValue>
</operation>

<operation id="3856" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="32" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:951 %zext_ln1273_254 = zext i16 %tmpres_zr_V_444

]]></Node>
<StgValue><ssdm name="zext_ln1273_254"/></StgValue>
</operation>

<operation id="3857" st_id="76" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:952 %r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254

]]></Node>
<StgValue><ssdm name="r_V_1610"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="3858" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:0 %r_V_1035_load = load i16 %r_V_1035

]]></Node>
<StgValue><ssdm name="r_V_1035_load"/></StgValue>
</operation>

<operation id="3859" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1 %r_V_1036_load = load i16 %r_V_1036

]]></Node>
<StgValue><ssdm name="r_V_1036_load"/></StgValue>
</operation>

<operation id="3860" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:2 %r_V_1039_load = load i16 %r_V_1039

]]></Node>
<StgValue><ssdm name="r_V_1039_load"/></StgValue>
</operation>

<operation id="3861" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:3 %r_V_1040_load = load i16 %r_V_1040

]]></Node>
<StgValue><ssdm name="r_V_1040_load"/></StgValue>
</operation>

<operation id="3862" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:4 %r_V_1043_load = load i16 %r_V_1043

]]></Node>
<StgValue><ssdm name="r_V_1043_load"/></StgValue>
</operation>

<operation id="3863" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:5 %r_V_1044_load = load i16 %r_V_1044

]]></Node>
<StgValue><ssdm name="r_V_1044_load"/></StgValue>
</operation>

<operation id="3864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:6 %r_V_1047_load = load i16 %r_V_1047

]]></Node>
<StgValue><ssdm name="r_V_1047_load"/></StgValue>
</operation>

<operation id="3865" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:7 %r_V_1048_load = load i16 %r_V_1048

]]></Node>
<StgValue><ssdm name="r_V_1048_load"/></StgValue>
</operation>

<operation id="3866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:8 %r_V_1051_load = load i16 %r_V_1051

]]></Node>
<StgValue><ssdm name="r_V_1051_load"/></StgValue>
</operation>

<operation id="3867" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:9 %r_V_1052_load = load i16 %r_V_1052

]]></Node>
<StgValue><ssdm name="r_V_1052_load"/></StgValue>
</operation>

<operation id="3868" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:10 %r_V_1055_load = load i16 %r_V_1055

]]></Node>
<StgValue><ssdm name="r_V_1055_load"/></StgValue>
</operation>

<operation id="3869" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:11 %r_V_1056_load = load i16 %r_V_1056

]]></Node>
<StgValue><ssdm name="r_V_1056_load"/></StgValue>
</operation>

<operation id="3870" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:12 %r_V_1059_load = load i16 %r_V_1059

]]></Node>
<StgValue><ssdm name="r_V_1059_load"/></StgValue>
</operation>

<operation id="3871" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:13 %r_V_1060_load = load i16 %r_V_1060

]]></Node>
<StgValue><ssdm name="r_V_1060_load"/></StgValue>
</operation>

<operation id="3872" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:14 %r_V_1063_load = load i16 %r_V_1063

]]></Node>
<StgValue><ssdm name="r_V_1063_load"/></StgValue>
</operation>

<operation id="3873" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:15 %r_V_1064_load = load i16 %r_V_1064

]]></Node>
<StgValue><ssdm name="r_V_1064_load"/></StgValue>
</operation>

<operation id="3874" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:16 %r_V_1067_load = load i16 %r_V_1067

]]></Node>
<StgValue><ssdm name="r_V_1067_load"/></StgValue>
</operation>

<operation id="3875" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:17 %r_V_1068_load = load i16 %r_V_1068

]]></Node>
<StgValue><ssdm name="r_V_1068_load"/></StgValue>
</operation>

<operation id="3876" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:18 %r_V_1071_load = load i16 %r_V_1071

]]></Node>
<StgValue><ssdm name="r_V_1071_load"/></StgValue>
</operation>

<operation id="3877" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:19 %r_V_1072_load = load i16 %r_V_1072

]]></Node>
<StgValue><ssdm name="r_V_1072_load"/></StgValue>
</operation>

<operation id="3878" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:20 %r_V_1075_load = load i16 %r_V_1075

]]></Node>
<StgValue><ssdm name="r_V_1075_load"/></StgValue>
</operation>

<operation id="3879" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:21 %r_V_1076_load = load i16 %r_V_1076

]]></Node>
<StgValue><ssdm name="r_V_1076_load"/></StgValue>
</operation>

<operation id="3880" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:22 %r_V_1079_load = load i16 %r_V_1079

]]></Node>
<StgValue><ssdm name="r_V_1079_load"/></StgValue>
</operation>

<operation id="3881" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:23 %r_V_1080_load = load i16 %r_V_1080

]]></Node>
<StgValue><ssdm name="r_V_1080_load"/></StgValue>
</operation>

<operation id="3882" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:24 %r_V_1083_load = load i16 %r_V_1083

]]></Node>
<StgValue><ssdm name="r_V_1083_load"/></StgValue>
</operation>

<operation id="3883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:25 %r_V_1084_load = load i16 %r_V_1084

]]></Node>
<StgValue><ssdm name="r_V_1084_load"/></StgValue>
</operation>

<operation id="3884" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:26 %r_V_1087_load = load i16 %r_V_1087

]]></Node>
<StgValue><ssdm name="r_V_1087_load"/></StgValue>
</operation>

<operation id="3885" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:27 %r_V_1088_load = load i16 %r_V_1088

]]></Node>
<StgValue><ssdm name="r_V_1088_load"/></StgValue>
</operation>

<operation id="3886" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:28 %r_V_1091_load = load i16 %r_V_1091

]]></Node>
<StgValue><ssdm name="r_V_1091_load"/></StgValue>
</operation>

<operation id="3887" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:29 %r_V_1092_load = load i16 %r_V_1092

]]></Node>
<StgValue><ssdm name="r_V_1092_load"/></StgValue>
</operation>

<operation id="3888" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:30 %r_V_1095_load = load i16 %r_V_1095

]]></Node>
<StgValue><ssdm name="r_V_1095_load"/></StgValue>
</operation>

<operation id="3889" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:31 %r_V_1096_load = load i16 %r_V_1096

]]></Node>
<StgValue><ssdm name="r_V_1096_load"/></StgValue>
</operation>

<operation id="3890" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:32 %r_V_1099_load = load i16 %r_V_1099

]]></Node>
<StgValue><ssdm name="r_V_1099_load"/></StgValue>
</operation>

<operation id="3891" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:33 %r_V_1100_load = load i16 %r_V_1100

]]></Node>
<StgValue><ssdm name="r_V_1100_load"/></StgValue>
</operation>

<operation id="3892" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:34 %r_V_1103_load = load i16 %r_V_1103

]]></Node>
<StgValue><ssdm name="r_V_1103_load"/></StgValue>
</operation>

<operation id="3893" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:35 %r_V_1104_load = load i16 %r_V_1104

]]></Node>
<StgValue><ssdm name="r_V_1104_load"/></StgValue>
</operation>

<operation id="3894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:36 %r_V_1107_load = load i16 %r_V_1107

]]></Node>
<StgValue><ssdm name="r_V_1107_load"/></StgValue>
</operation>

<operation id="3895" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:37 %r_V_1108_load = load i16 %r_V_1108

]]></Node>
<StgValue><ssdm name="r_V_1108_load"/></StgValue>
</operation>

<operation id="3896" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:38 %r_V_1111_load = load i16 %r_V_1111

]]></Node>
<StgValue><ssdm name="r_V_1111_load"/></StgValue>
</operation>

<operation id="3897" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:39 %r_V_1112_load = load i16 %r_V_1112

]]></Node>
<StgValue><ssdm name="r_V_1112_load"/></StgValue>
</operation>

<operation id="3898" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:40 %r_V_1115_load = load i16 %r_V_1115

]]></Node>
<StgValue><ssdm name="r_V_1115_load"/></StgValue>
</operation>

<operation id="3899" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:41 %r_V_1116_load = load i16 %r_V_1116

]]></Node>
<StgValue><ssdm name="r_V_1116_load"/></StgValue>
</operation>

<operation id="3900" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:42 %r_V_1119_load = load i16 %r_V_1119

]]></Node>
<StgValue><ssdm name="r_V_1119_load"/></StgValue>
</operation>

<operation id="3901" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:43 %r_V_1120_load = load i16 %r_V_1120

]]></Node>
<StgValue><ssdm name="r_V_1120_load"/></StgValue>
</operation>

<operation id="3902" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:44 %r_V_1123_load = load i16 %r_V_1123

]]></Node>
<StgValue><ssdm name="r_V_1123_load"/></StgValue>
</operation>

<operation id="3903" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:45 %r_V_1124_load = load i16 %r_V_1124

]]></Node>
<StgValue><ssdm name="r_V_1124_load"/></StgValue>
</operation>

<operation id="3904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:46 %r_V_1127_load = load i16 %r_V_1127

]]></Node>
<StgValue><ssdm name="r_V_1127_load"/></StgValue>
</operation>

<operation id="3905" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:47 %r_V_1128_load = load i16 %r_V_1128

]]></Node>
<StgValue><ssdm name="r_V_1128_load"/></StgValue>
</operation>

<operation id="3906" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:48 %r_V_1131_load = load i16 %r_V_1131

]]></Node>
<StgValue><ssdm name="r_V_1131_load"/></StgValue>
</operation>

<operation id="3907" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:49 %r_V_1132_load = load i16 %r_V_1132

]]></Node>
<StgValue><ssdm name="r_V_1132_load"/></StgValue>
</operation>

<operation id="3908" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:50 %r_V_1135_load = load i16 %r_V_1135

]]></Node>
<StgValue><ssdm name="r_V_1135_load"/></StgValue>
</operation>

<operation id="3909" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:51 %r_V_1136_load = load i16 %r_V_1136

]]></Node>
<StgValue><ssdm name="r_V_1136_load"/></StgValue>
</operation>

<operation id="3910" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:52 %r_V_1139_load = load i16 %r_V_1139

]]></Node>
<StgValue><ssdm name="r_V_1139_load"/></StgValue>
</operation>

<operation id="3911" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:53 %r_V_1140_load = load i16 %r_V_1140

]]></Node>
<StgValue><ssdm name="r_V_1140_load"/></StgValue>
</operation>

<operation id="3912" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:54 %r_V_1143_load = load i16 %r_V_1143

]]></Node>
<StgValue><ssdm name="r_V_1143_load"/></StgValue>
</operation>

<operation id="3913" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:55 %r_V_1144_load = load i16 %r_V_1144

]]></Node>
<StgValue><ssdm name="r_V_1144_load"/></StgValue>
</operation>

<operation id="3914" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:56 %r_V_1147_load = load i16 %r_V_1147

]]></Node>
<StgValue><ssdm name="r_V_1147_load"/></StgValue>
</operation>

<operation id="3915" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:57 %r_V_1148_load = load i16 %r_V_1148

]]></Node>
<StgValue><ssdm name="r_V_1148_load"/></StgValue>
</operation>

<operation id="3916" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:58 %r_V_1151_load = load i16 %r_V_1151

]]></Node>
<StgValue><ssdm name="r_V_1151_load"/></StgValue>
</operation>

<operation id="3917" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:59 %r_V_1152_load = load i16 %r_V_1152

]]></Node>
<StgValue><ssdm name="r_V_1152_load"/></StgValue>
</operation>

<operation id="3918" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:60 %r_V_1155_load = load i16 %r_V_1155

]]></Node>
<StgValue><ssdm name="r_V_1155_load"/></StgValue>
</operation>

<operation id="3919" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:61 %r_V_1156_load = load i16 %r_V_1156

]]></Node>
<StgValue><ssdm name="r_V_1156_load"/></StgValue>
</operation>

<operation id="3920" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:62 %r_V_1158_load = load i16 %r_V_1158

]]></Node>
<StgValue><ssdm name="r_V_1158_load"/></StgValue>
</operation>

<operation id="3921" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="16" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:63 %r_V_1159_load = load i16 %r_V_1159

]]></Node>
<StgValue><ssdm name="r_V_1159_load"/></StgValue>
</operation>

<operation id="3922" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:64 %zext_ln1348 = zext i16 %tmpres_zr_V

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="3923" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:65 %ret_V = sub i17 65536, i17 %zext_ln1348

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="3924" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:66 %sext_ln1270 = sext i16 %r_V_1035_load

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="3925" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:67 %zext_ln1273 = zext i17 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="3926" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:68 %r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_1354"/></StgValue>
</operation>

<operation id="3927" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:72 %r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128

]]></Node>
<StgValue><ssdm name="r_V_1547"/></StgValue>
</operation>

<operation id="3928" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:78 %zext_ln1348_64 = zext i16 %tmpres_zr_V_382

]]></Node>
<StgValue><ssdm name="zext_ln1348_64"/></StgValue>
</operation>

<operation id="3929" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:79 %ret_V_398 = sub i17 65536, i17 %zext_ln1348_64

]]></Node>
<StgValue><ssdm name="ret_V_398"/></StgValue>
</operation>

<operation id="3930" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:80 %sext_ln1270_446 = sext i16 %r_V_1036_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_446"/></StgValue>
</operation>

<operation id="3931" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:81 %zext_ln1273_129 = zext i17 %ret_V_398

]]></Node>
<StgValue><ssdm name="zext_ln1273_129"/></StgValue>
</operation>

<operation id="3932" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:82 %r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446

]]></Node>
<StgValue><ssdm name="r_V_1357"/></StgValue>
</operation>

<operation id="3933" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:86 %r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130

]]></Node>
<StgValue><ssdm name="r_V_1548"/></StgValue>
</operation>

<operation id="3934" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:92 %zext_ln1348_65 = zext i16 %tmpres_zr_V_383

]]></Node>
<StgValue><ssdm name="zext_ln1348_65"/></StgValue>
</operation>

<operation id="3935" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:93 %ret_V_400 = sub i17 65536, i17 %zext_ln1348_65

]]></Node>
<StgValue><ssdm name="ret_V_400"/></StgValue>
</operation>

<operation id="3936" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:94 %sext_ln1270_447 = sext i16 %r_V_1039_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_447"/></StgValue>
</operation>

<operation id="3937" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:95 %zext_ln1273_131 = zext i17 %ret_V_400

]]></Node>
<StgValue><ssdm name="zext_ln1273_131"/></StgValue>
</operation>

<operation id="3938" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:96 %r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447

]]></Node>
<StgValue><ssdm name="r_V_1360"/></StgValue>
</operation>

<operation id="3939" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:100 %r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132

]]></Node>
<StgValue><ssdm name="r_V_1549"/></StgValue>
</operation>

<operation id="3940" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:106 %zext_ln1348_66 = zext i16 %tmpres_zr_V_384

]]></Node>
<StgValue><ssdm name="zext_ln1348_66"/></StgValue>
</operation>

<operation id="3941" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:107 %ret_V_402 = sub i17 65536, i17 %zext_ln1348_66

]]></Node>
<StgValue><ssdm name="ret_V_402"/></StgValue>
</operation>

<operation id="3942" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:108 %sext_ln1270_448 = sext i16 %r_V_1040_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_448"/></StgValue>
</operation>

<operation id="3943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:109 %zext_ln1273_133 = zext i17 %ret_V_402

]]></Node>
<StgValue><ssdm name="zext_ln1273_133"/></StgValue>
</operation>

<operation id="3944" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:110 %r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448

]]></Node>
<StgValue><ssdm name="r_V_1363"/></StgValue>
</operation>

<operation id="3945" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:114 %r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134

]]></Node>
<StgValue><ssdm name="r_V_1550"/></StgValue>
</operation>

<operation id="3946" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:120 %zext_ln1348_67 = zext i16 %tmpres_zr_V_385

]]></Node>
<StgValue><ssdm name="zext_ln1348_67"/></StgValue>
</operation>

<operation id="3947" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:121 %ret_V_404 = sub i17 65536, i17 %zext_ln1348_67

]]></Node>
<StgValue><ssdm name="ret_V_404"/></StgValue>
</operation>

<operation id="3948" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:122 %sext_ln1270_449 = sext i16 %r_V_1043_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_449"/></StgValue>
</operation>

<operation id="3949" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:123 %zext_ln1273_135 = zext i17 %ret_V_404

]]></Node>
<StgValue><ssdm name="zext_ln1273_135"/></StgValue>
</operation>

<operation id="3950" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:124 %r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449

]]></Node>
<StgValue><ssdm name="r_V_1366"/></StgValue>
</operation>

<operation id="3951" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:128 %r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_1551"/></StgValue>
</operation>

<operation id="3952" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:134 %zext_ln1348_68 = zext i16 %tmpres_zr_V_386

]]></Node>
<StgValue><ssdm name="zext_ln1348_68"/></StgValue>
</operation>

<operation id="3953" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:135 %ret_V_406 = sub i17 65536, i17 %zext_ln1348_68

]]></Node>
<StgValue><ssdm name="ret_V_406"/></StgValue>
</operation>

<operation id="3954" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:136 %sext_ln1270_450 = sext i16 %r_V_1044_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_450"/></StgValue>
</operation>

<operation id="3955" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:137 %zext_ln1273_137 = zext i17 %ret_V_406

]]></Node>
<StgValue><ssdm name="zext_ln1273_137"/></StgValue>
</operation>

<operation id="3956" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:138 %r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450

]]></Node>
<StgValue><ssdm name="r_V_1369"/></StgValue>
</operation>

<operation id="3957" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:142 %r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_1552"/></StgValue>
</operation>

<operation id="3958" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:148 %zext_ln1348_69 = zext i16 %tmpres_zr_V_387

]]></Node>
<StgValue><ssdm name="zext_ln1348_69"/></StgValue>
</operation>

<operation id="3959" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:149 %ret_V_408 = sub i17 65536, i17 %zext_ln1348_69

]]></Node>
<StgValue><ssdm name="ret_V_408"/></StgValue>
</operation>

<operation id="3960" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:150 %sext_ln1270_451 = sext i16 %r_V_1047_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_451"/></StgValue>
</operation>

<operation id="3961" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:151 %zext_ln1273_139 = zext i17 %ret_V_408

]]></Node>
<StgValue><ssdm name="zext_ln1273_139"/></StgValue>
</operation>

<operation id="3962" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:152 %r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451

]]></Node>
<StgValue><ssdm name="r_V_1372"/></StgValue>
</operation>

<operation id="3963" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:156 %r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_1553"/></StgValue>
</operation>

<operation id="3964" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:162 %zext_ln1348_70 = zext i16 %tmpres_zr_V_388

]]></Node>
<StgValue><ssdm name="zext_ln1348_70"/></StgValue>
</operation>

<operation id="3965" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:163 %ret_V_410 = sub i17 65536, i17 %zext_ln1348_70

]]></Node>
<StgValue><ssdm name="ret_V_410"/></StgValue>
</operation>

<operation id="3966" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:164 %sext_ln1270_452 = sext i16 %r_V_1048_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_452"/></StgValue>
</operation>

<operation id="3967" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:165 %zext_ln1273_141 = zext i17 %ret_V_410

]]></Node>
<StgValue><ssdm name="zext_ln1273_141"/></StgValue>
</operation>

<operation id="3968" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:166 %r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452

]]></Node>
<StgValue><ssdm name="r_V_1375"/></StgValue>
</operation>

<operation id="3969" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:170 %r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142

]]></Node>
<StgValue><ssdm name="r_V_1554"/></StgValue>
</operation>

<operation id="3970" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:176 %zext_ln1348_71 = zext i16 %tmpres_zr_V_389

]]></Node>
<StgValue><ssdm name="zext_ln1348_71"/></StgValue>
</operation>

<operation id="3971" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:177 %ret_V_412 = sub i17 65536, i17 %zext_ln1348_71

]]></Node>
<StgValue><ssdm name="ret_V_412"/></StgValue>
</operation>

<operation id="3972" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:178 %sext_ln1270_453 = sext i16 %r_V_1051_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_453"/></StgValue>
</operation>

<operation id="3973" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:179 %zext_ln1273_143 = zext i17 %ret_V_412

]]></Node>
<StgValue><ssdm name="zext_ln1273_143"/></StgValue>
</operation>

<operation id="3974" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:180 %r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453

]]></Node>
<StgValue><ssdm name="r_V_1378"/></StgValue>
</operation>

<operation id="3975" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:184 %r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144

]]></Node>
<StgValue><ssdm name="r_V_1555"/></StgValue>
</operation>

<operation id="3976" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:190 %zext_ln1348_72 = zext i16 %tmpres_zr_V_390

]]></Node>
<StgValue><ssdm name="zext_ln1348_72"/></StgValue>
</operation>

<operation id="3977" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:191 %ret_V_414 = sub i17 65536, i17 %zext_ln1348_72

]]></Node>
<StgValue><ssdm name="ret_V_414"/></StgValue>
</operation>

<operation id="3978" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:192 %sext_ln1270_454 = sext i16 %r_V_1052_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_454"/></StgValue>
</operation>

<operation id="3979" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:193 %zext_ln1273_145 = zext i17 %ret_V_414

]]></Node>
<StgValue><ssdm name="zext_ln1273_145"/></StgValue>
</operation>

<operation id="3980" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:194 %r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454

]]></Node>
<StgValue><ssdm name="r_V_1381"/></StgValue>
</operation>

<operation id="3981" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:198 %r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146

]]></Node>
<StgValue><ssdm name="r_V_1556"/></StgValue>
</operation>

<operation id="3982" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:204 %zext_ln1348_73 = zext i16 %tmpres_zr_V_391

]]></Node>
<StgValue><ssdm name="zext_ln1348_73"/></StgValue>
</operation>

<operation id="3983" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:205 %ret_V_416 = sub i17 65536, i17 %zext_ln1348_73

]]></Node>
<StgValue><ssdm name="ret_V_416"/></StgValue>
</operation>

<operation id="3984" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:206 %sext_ln1270_455 = sext i16 %r_V_1055_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_455"/></StgValue>
</operation>

<operation id="3985" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:207 %zext_ln1273_147 = zext i17 %ret_V_416

]]></Node>
<StgValue><ssdm name="zext_ln1273_147"/></StgValue>
</operation>

<operation id="3986" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:208 %r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455

]]></Node>
<StgValue><ssdm name="r_V_1384"/></StgValue>
</operation>

<operation id="3987" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:212 %r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148

]]></Node>
<StgValue><ssdm name="r_V_1557"/></StgValue>
</operation>

<operation id="3988" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:218 %zext_ln1348_74 = zext i16 %tmpres_zr_V_392

]]></Node>
<StgValue><ssdm name="zext_ln1348_74"/></StgValue>
</operation>

<operation id="3989" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:219 %ret_V_418 = sub i17 65536, i17 %zext_ln1348_74

]]></Node>
<StgValue><ssdm name="ret_V_418"/></StgValue>
</operation>

<operation id="3990" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:220 %sext_ln1270_456 = sext i16 %r_V_1056_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_456"/></StgValue>
</operation>

<operation id="3991" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:221 %zext_ln1273_149 = zext i17 %ret_V_418

]]></Node>
<StgValue><ssdm name="zext_ln1273_149"/></StgValue>
</operation>

<operation id="3992" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:222 %r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456

]]></Node>
<StgValue><ssdm name="r_V_1387"/></StgValue>
</operation>

<operation id="3993" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:226 %r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150

]]></Node>
<StgValue><ssdm name="r_V_1558"/></StgValue>
</operation>

<operation id="3994" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:232 %zext_ln1348_75 = zext i16 %tmpres_zr_V_393

]]></Node>
<StgValue><ssdm name="zext_ln1348_75"/></StgValue>
</operation>

<operation id="3995" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:233 %ret_V_420 = sub i17 65536, i17 %zext_ln1348_75

]]></Node>
<StgValue><ssdm name="ret_V_420"/></StgValue>
</operation>

<operation id="3996" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:234 %sext_ln1270_457 = sext i16 %r_V_1059_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_457"/></StgValue>
</operation>

<operation id="3997" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:235 %zext_ln1273_151 = zext i17 %ret_V_420

]]></Node>
<StgValue><ssdm name="zext_ln1273_151"/></StgValue>
</operation>

<operation id="3998" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:236 %r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457

]]></Node>
<StgValue><ssdm name="r_V_1390"/></StgValue>
</operation>

<operation id="3999" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:240 %r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152

]]></Node>
<StgValue><ssdm name="r_V_1559"/></StgValue>
</operation>

<operation id="4000" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:246 %zext_ln1348_76 = zext i16 %tmpres_zr_V_394

]]></Node>
<StgValue><ssdm name="zext_ln1348_76"/></StgValue>
</operation>

<operation id="4001" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:247 %ret_V_422 = sub i17 65536, i17 %zext_ln1348_76

]]></Node>
<StgValue><ssdm name="ret_V_422"/></StgValue>
</operation>

<operation id="4002" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:248 %sext_ln1270_458 = sext i16 %r_V_1060_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_458"/></StgValue>
</operation>

<operation id="4003" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:249 %zext_ln1273_153 = zext i17 %ret_V_422

]]></Node>
<StgValue><ssdm name="zext_ln1273_153"/></StgValue>
</operation>

<operation id="4004" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:250 %r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458

]]></Node>
<StgValue><ssdm name="r_V_1393"/></StgValue>
</operation>

<operation id="4005" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:254 %r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154

]]></Node>
<StgValue><ssdm name="r_V_1560"/></StgValue>
</operation>

<operation id="4006" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:260 %zext_ln1348_77 = zext i16 %tmpres_zr_V_395

]]></Node>
<StgValue><ssdm name="zext_ln1348_77"/></StgValue>
</operation>

<operation id="4007" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:261 %ret_V_424 = sub i17 65536, i17 %zext_ln1348_77

]]></Node>
<StgValue><ssdm name="ret_V_424"/></StgValue>
</operation>

<operation id="4008" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:262 %sext_ln1270_459 = sext i16 %r_V_1063_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_459"/></StgValue>
</operation>

<operation id="4009" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:263 %zext_ln1273_155 = zext i17 %ret_V_424

]]></Node>
<StgValue><ssdm name="zext_ln1273_155"/></StgValue>
</operation>

<operation id="4010" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:264 %r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459

]]></Node>
<StgValue><ssdm name="r_V_1396"/></StgValue>
</operation>

<operation id="4011" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:268 %r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156

]]></Node>
<StgValue><ssdm name="r_V_1561"/></StgValue>
</operation>

<operation id="4012" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:274 %zext_ln1348_78 = zext i16 %tmpres_zr_V_396

]]></Node>
<StgValue><ssdm name="zext_ln1348_78"/></StgValue>
</operation>

<operation id="4013" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:275 %ret_V_426 = sub i17 65536, i17 %zext_ln1348_78

]]></Node>
<StgValue><ssdm name="ret_V_426"/></StgValue>
</operation>

<operation id="4014" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:276 %sext_ln1270_460 = sext i16 %r_V_1064_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_460"/></StgValue>
</operation>

<operation id="4015" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:277 %zext_ln1273_157 = zext i17 %ret_V_426

]]></Node>
<StgValue><ssdm name="zext_ln1273_157"/></StgValue>
</operation>

<operation id="4016" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:278 %r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460

]]></Node>
<StgValue><ssdm name="r_V_1399"/></StgValue>
</operation>

<operation id="4017" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:282 %r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158

]]></Node>
<StgValue><ssdm name="r_V_1562"/></StgValue>
</operation>

<operation id="4018" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:288 %zext_ln1348_79 = zext i16 %tmpres_zr_V_397

]]></Node>
<StgValue><ssdm name="zext_ln1348_79"/></StgValue>
</operation>

<operation id="4019" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:289 %ret_V_428 = sub i17 65536, i17 %zext_ln1348_79

]]></Node>
<StgValue><ssdm name="ret_V_428"/></StgValue>
</operation>

<operation id="4020" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:290 %sext_ln1270_461 = sext i16 %r_V_1067_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_461"/></StgValue>
</operation>

<operation id="4021" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:291 %zext_ln1273_159 = zext i17 %ret_V_428

]]></Node>
<StgValue><ssdm name="zext_ln1273_159"/></StgValue>
</operation>

<operation id="4022" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:292 %r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461

]]></Node>
<StgValue><ssdm name="r_V_1402"/></StgValue>
</operation>

<operation id="4023" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:296 %r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160

]]></Node>
<StgValue><ssdm name="r_V_1563"/></StgValue>
</operation>

<operation id="4024" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:302 %zext_ln1348_80 = zext i16 %tmpres_zr_V_398

]]></Node>
<StgValue><ssdm name="zext_ln1348_80"/></StgValue>
</operation>

<operation id="4025" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:303 %ret_V_430 = sub i17 65536, i17 %zext_ln1348_80

]]></Node>
<StgValue><ssdm name="ret_V_430"/></StgValue>
</operation>

<operation id="4026" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:304 %sext_ln1270_462 = sext i16 %r_V_1068_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_462"/></StgValue>
</operation>

<operation id="4027" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:305 %zext_ln1273_161 = zext i17 %ret_V_430

]]></Node>
<StgValue><ssdm name="zext_ln1273_161"/></StgValue>
</operation>

<operation id="4028" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:306 %r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462

]]></Node>
<StgValue><ssdm name="r_V_1405"/></StgValue>
</operation>

<operation id="4029" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:310 %r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162

]]></Node>
<StgValue><ssdm name="r_V_1564"/></StgValue>
</operation>

<operation id="4030" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:316 %zext_ln1348_81 = zext i16 %tmpres_zr_V_399

]]></Node>
<StgValue><ssdm name="zext_ln1348_81"/></StgValue>
</operation>

<operation id="4031" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:317 %ret_V_432 = sub i17 65536, i17 %zext_ln1348_81

]]></Node>
<StgValue><ssdm name="ret_V_432"/></StgValue>
</operation>

<operation id="4032" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:318 %sext_ln1270_463 = sext i16 %r_V_1071_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_463"/></StgValue>
</operation>

<operation id="4033" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:319 %zext_ln1273_163 = zext i17 %ret_V_432

]]></Node>
<StgValue><ssdm name="zext_ln1273_163"/></StgValue>
</operation>

<operation id="4034" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:320 %r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463

]]></Node>
<StgValue><ssdm name="r_V_1408"/></StgValue>
</operation>

<operation id="4035" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:324 %r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164

]]></Node>
<StgValue><ssdm name="r_V_1565"/></StgValue>
</operation>

<operation id="4036" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:330 %zext_ln1348_82 = zext i16 %tmpres_zr_V_400

]]></Node>
<StgValue><ssdm name="zext_ln1348_82"/></StgValue>
</operation>

<operation id="4037" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:331 %ret_V_434 = sub i17 65536, i17 %zext_ln1348_82

]]></Node>
<StgValue><ssdm name="ret_V_434"/></StgValue>
</operation>

<operation id="4038" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:332 %sext_ln1270_464 = sext i16 %r_V_1072_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_464"/></StgValue>
</operation>

<operation id="4039" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:333 %zext_ln1273_165 = zext i17 %ret_V_434

]]></Node>
<StgValue><ssdm name="zext_ln1273_165"/></StgValue>
</operation>

<operation id="4040" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:334 %r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464

]]></Node>
<StgValue><ssdm name="r_V_1411"/></StgValue>
</operation>

<operation id="4041" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:338 %r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166

]]></Node>
<StgValue><ssdm name="r_V_1566"/></StgValue>
</operation>

<operation id="4042" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:344 %zext_ln1348_83 = zext i16 %tmpres_zr_V_401

]]></Node>
<StgValue><ssdm name="zext_ln1348_83"/></StgValue>
</operation>

<operation id="4043" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:345 %ret_V_436 = sub i17 65536, i17 %zext_ln1348_83

]]></Node>
<StgValue><ssdm name="ret_V_436"/></StgValue>
</operation>

<operation id="4044" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:346 %sext_ln1270_465 = sext i16 %r_V_1075_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_465"/></StgValue>
</operation>

<operation id="4045" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:347 %zext_ln1273_167 = zext i17 %ret_V_436

]]></Node>
<StgValue><ssdm name="zext_ln1273_167"/></StgValue>
</operation>

<operation id="4046" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:348 %r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465

]]></Node>
<StgValue><ssdm name="r_V_1414"/></StgValue>
</operation>

<operation id="4047" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:352 %r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168

]]></Node>
<StgValue><ssdm name="r_V_1567"/></StgValue>
</operation>

<operation id="4048" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:358 %zext_ln1348_84 = zext i16 %tmpres_zr_V_402

]]></Node>
<StgValue><ssdm name="zext_ln1348_84"/></StgValue>
</operation>

<operation id="4049" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:359 %ret_V_438 = sub i17 65536, i17 %zext_ln1348_84

]]></Node>
<StgValue><ssdm name="ret_V_438"/></StgValue>
</operation>

<operation id="4050" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:360 %sext_ln1270_466 = sext i16 %r_V_1076_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_466"/></StgValue>
</operation>

<operation id="4051" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:361 %zext_ln1273_169 = zext i17 %ret_V_438

]]></Node>
<StgValue><ssdm name="zext_ln1273_169"/></StgValue>
</operation>

<operation id="4052" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:362 %r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466

]]></Node>
<StgValue><ssdm name="r_V_1417"/></StgValue>
</operation>

<operation id="4053" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:366 %r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170

]]></Node>
<StgValue><ssdm name="r_V_1568"/></StgValue>
</operation>

<operation id="4054" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:372 %zext_ln1348_85 = zext i16 %tmpres_zr_V_403

]]></Node>
<StgValue><ssdm name="zext_ln1348_85"/></StgValue>
</operation>

<operation id="4055" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:373 %ret_V_440 = sub i17 65536, i17 %zext_ln1348_85

]]></Node>
<StgValue><ssdm name="ret_V_440"/></StgValue>
</operation>

<operation id="4056" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:374 %sext_ln1270_467 = sext i16 %r_V_1079_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_467"/></StgValue>
</operation>

<operation id="4057" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:375 %zext_ln1273_171 = zext i17 %ret_V_440

]]></Node>
<StgValue><ssdm name="zext_ln1273_171"/></StgValue>
</operation>

<operation id="4058" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:376 %r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467

]]></Node>
<StgValue><ssdm name="r_V_1420"/></StgValue>
</operation>

<operation id="4059" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:380 %r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172

]]></Node>
<StgValue><ssdm name="r_V_1569"/></StgValue>
</operation>

<operation id="4060" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:386 %zext_ln1348_86 = zext i16 %tmpres_zr_V_404

]]></Node>
<StgValue><ssdm name="zext_ln1348_86"/></StgValue>
</operation>

<operation id="4061" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:387 %ret_V_442 = sub i17 65536, i17 %zext_ln1348_86

]]></Node>
<StgValue><ssdm name="ret_V_442"/></StgValue>
</operation>

<operation id="4062" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:388 %sext_ln1270_468 = sext i16 %r_V_1080_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_468"/></StgValue>
</operation>

<operation id="4063" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:389 %zext_ln1273_173 = zext i17 %ret_V_442

]]></Node>
<StgValue><ssdm name="zext_ln1273_173"/></StgValue>
</operation>

<operation id="4064" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:390 %r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468

]]></Node>
<StgValue><ssdm name="r_V_1423"/></StgValue>
</operation>

<operation id="4065" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:394 %r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174

]]></Node>
<StgValue><ssdm name="r_V_1570"/></StgValue>
</operation>

<operation id="4066" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:400 %zext_ln1348_87 = zext i16 %tmpres_zr_V_405

]]></Node>
<StgValue><ssdm name="zext_ln1348_87"/></StgValue>
</operation>

<operation id="4067" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:401 %ret_V_444 = sub i17 65536, i17 %zext_ln1348_87

]]></Node>
<StgValue><ssdm name="ret_V_444"/></StgValue>
</operation>

<operation id="4068" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:402 %sext_ln1270_469 = sext i16 %r_V_1083_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_469"/></StgValue>
</operation>

<operation id="4069" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:403 %zext_ln1273_175 = zext i17 %ret_V_444

]]></Node>
<StgValue><ssdm name="zext_ln1273_175"/></StgValue>
</operation>

<operation id="4070" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:404 %r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469

]]></Node>
<StgValue><ssdm name="r_V_1426"/></StgValue>
</operation>

<operation id="4071" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:408 %r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176

]]></Node>
<StgValue><ssdm name="r_V_1571"/></StgValue>
</operation>

<operation id="4072" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:414 %zext_ln1348_88 = zext i16 %tmpres_zr_V_406

]]></Node>
<StgValue><ssdm name="zext_ln1348_88"/></StgValue>
</operation>

<operation id="4073" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:415 %ret_V_446 = sub i17 65536, i17 %zext_ln1348_88

]]></Node>
<StgValue><ssdm name="ret_V_446"/></StgValue>
</operation>

<operation id="4074" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:416 %sext_ln1270_470 = sext i16 %r_V_1084_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_470"/></StgValue>
</operation>

<operation id="4075" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:417 %zext_ln1273_177 = zext i17 %ret_V_446

]]></Node>
<StgValue><ssdm name="zext_ln1273_177"/></StgValue>
</operation>

<operation id="4076" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:418 %r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470

]]></Node>
<StgValue><ssdm name="r_V_1429"/></StgValue>
</operation>

<operation id="4077" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:422 %r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178

]]></Node>
<StgValue><ssdm name="r_V_1572"/></StgValue>
</operation>

<operation id="4078" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:428 %zext_ln1348_89 = zext i16 %tmpres_zr_V_407

]]></Node>
<StgValue><ssdm name="zext_ln1348_89"/></StgValue>
</operation>

<operation id="4079" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:429 %ret_V_448 = sub i17 65536, i17 %zext_ln1348_89

]]></Node>
<StgValue><ssdm name="ret_V_448"/></StgValue>
</operation>

<operation id="4080" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:430 %sext_ln1270_471 = sext i16 %r_V_1087_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_471"/></StgValue>
</operation>

<operation id="4081" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:431 %zext_ln1273_179 = zext i17 %ret_V_448

]]></Node>
<StgValue><ssdm name="zext_ln1273_179"/></StgValue>
</operation>

<operation id="4082" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:432 %r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471

]]></Node>
<StgValue><ssdm name="r_V_1432"/></StgValue>
</operation>

<operation id="4083" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:436 %r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180

]]></Node>
<StgValue><ssdm name="r_V_1573"/></StgValue>
</operation>

<operation id="4084" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:442 %zext_ln1348_90 = zext i16 %tmpres_zr_V_408

]]></Node>
<StgValue><ssdm name="zext_ln1348_90"/></StgValue>
</operation>

<operation id="4085" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:443 %ret_V_450 = sub i17 65536, i17 %zext_ln1348_90

]]></Node>
<StgValue><ssdm name="ret_V_450"/></StgValue>
</operation>

<operation id="4086" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:444 %sext_ln1270_472 = sext i16 %r_V_1088_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_472"/></StgValue>
</operation>

<operation id="4087" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:445 %zext_ln1273_181 = zext i17 %ret_V_450

]]></Node>
<StgValue><ssdm name="zext_ln1273_181"/></StgValue>
</operation>

<operation id="4088" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:446 %r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472

]]></Node>
<StgValue><ssdm name="r_V_1435"/></StgValue>
</operation>

<operation id="4089" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:450 %r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182

]]></Node>
<StgValue><ssdm name="r_V_1574"/></StgValue>
</operation>

<operation id="4090" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:456 %zext_ln1348_91 = zext i16 %tmpres_zr_V_409

]]></Node>
<StgValue><ssdm name="zext_ln1348_91"/></StgValue>
</operation>

<operation id="4091" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:457 %ret_V_452 = sub i17 65536, i17 %zext_ln1348_91

]]></Node>
<StgValue><ssdm name="ret_V_452"/></StgValue>
</operation>

<operation id="4092" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:458 %sext_ln1270_473 = sext i16 %r_V_1091_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_473"/></StgValue>
</operation>

<operation id="4093" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:459 %zext_ln1273_183 = zext i17 %ret_V_452

]]></Node>
<StgValue><ssdm name="zext_ln1273_183"/></StgValue>
</operation>

<operation id="4094" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:460 %r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473

]]></Node>
<StgValue><ssdm name="r_V_1438"/></StgValue>
</operation>

<operation id="4095" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:464 %r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184

]]></Node>
<StgValue><ssdm name="r_V_1575"/></StgValue>
</operation>

<operation id="4096" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:470 %zext_ln1348_92 = zext i16 %tmpres_zr_V_410

]]></Node>
<StgValue><ssdm name="zext_ln1348_92"/></StgValue>
</operation>

<operation id="4097" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:471 %ret_V_454 = sub i17 65536, i17 %zext_ln1348_92

]]></Node>
<StgValue><ssdm name="ret_V_454"/></StgValue>
</operation>

<operation id="4098" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:472 %sext_ln1270_474 = sext i16 %r_V_1092_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_474"/></StgValue>
</operation>

<operation id="4099" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:473 %zext_ln1273_185 = zext i17 %ret_V_454

]]></Node>
<StgValue><ssdm name="zext_ln1273_185"/></StgValue>
</operation>

<operation id="4100" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:474 %r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474

]]></Node>
<StgValue><ssdm name="r_V_1441"/></StgValue>
</operation>

<operation id="4101" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:478 %r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186

]]></Node>
<StgValue><ssdm name="r_V_1576"/></StgValue>
</operation>

<operation id="4102" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:484 %zext_ln1348_93 = zext i16 %tmpres_zr_V_411

]]></Node>
<StgValue><ssdm name="zext_ln1348_93"/></StgValue>
</operation>

<operation id="4103" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:485 %ret_V_456 = sub i17 65536, i17 %zext_ln1348_93

]]></Node>
<StgValue><ssdm name="ret_V_456"/></StgValue>
</operation>

<operation id="4104" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:486 %sext_ln1270_475 = sext i16 %r_V_1095_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_475"/></StgValue>
</operation>

<operation id="4105" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:487 %zext_ln1273_187 = zext i17 %ret_V_456

]]></Node>
<StgValue><ssdm name="zext_ln1273_187"/></StgValue>
</operation>

<operation id="4106" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:488 %r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475

]]></Node>
<StgValue><ssdm name="r_V_1444"/></StgValue>
</operation>

<operation id="4107" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:492 %r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188

]]></Node>
<StgValue><ssdm name="r_V_1577"/></StgValue>
</operation>

<operation id="4108" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:498 %zext_ln1348_94 = zext i16 %tmpres_zr_V_412

]]></Node>
<StgValue><ssdm name="zext_ln1348_94"/></StgValue>
</operation>

<operation id="4109" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:499 %ret_V_458 = sub i17 65536, i17 %zext_ln1348_94

]]></Node>
<StgValue><ssdm name="ret_V_458"/></StgValue>
</operation>

<operation id="4110" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:500 %sext_ln1270_476 = sext i16 %r_V_1096_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_476"/></StgValue>
</operation>

<operation id="4111" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:501 %zext_ln1273_189 = zext i17 %ret_V_458

]]></Node>
<StgValue><ssdm name="zext_ln1273_189"/></StgValue>
</operation>

<operation id="4112" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:502 %r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476

]]></Node>
<StgValue><ssdm name="r_V_1447"/></StgValue>
</operation>

<operation id="4113" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:506 %r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190

]]></Node>
<StgValue><ssdm name="r_V_1578"/></StgValue>
</operation>

<operation id="4114" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:512 %zext_ln1348_95 = zext i16 %tmpres_zr_V_413

]]></Node>
<StgValue><ssdm name="zext_ln1348_95"/></StgValue>
</operation>

<operation id="4115" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:513 %ret_V_460 = sub i17 65536, i17 %zext_ln1348_95

]]></Node>
<StgValue><ssdm name="ret_V_460"/></StgValue>
</operation>

<operation id="4116" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:514 %sext_ln1270_477 = sext i16 %r_V_1099_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_477"/></StgValue>
</operation>

<operation id="4117" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:515 %zext_ln1273_191 = zext i17 %ret_V_460

]]></Node>
<StgValue><ssdm name="zext_ln1273_191"/></StgValue>
</operation>

<operation id="4118" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:516 %r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477

]]></Node>
<StgValue><ssdm name="r_V_1450"/></StgValue>
</operation>

<operation id="4119" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:520 %r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192

]]></Node>
<StgValue><ssdm name="r_V_1579"/></StgValue>
</operation>

<operation id="4120" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:526 %zext_ln1348_96 = zext i16 %tmpres_zr_V_414

]]></Node>
<StgValue><ssdm name="zext_ln1348_96"/></StgValue>
</operation>

<operation id="4121" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:527 %ret_V_462 = sub i17 65536, i17 %zext_ln1348_96

]]></Node>
<StgValue><ssdm name="ret_V_462"/></StgValue>
</operation>

<operation id="4122" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:528 %sext_ln1270_478 = sext i16 %r_V_1100_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_478"/></StgValue>
</operation>

<operation id="4123" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:529 %zext_ln1273_193 = zext i17 %ret_V_462

]]></Node>
<StgValue><ssdm name="zext_ln1273_193"/></StgValue>
</operation>

<operation id="4124" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:530 %r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478

]]></Node>
<StgValue><ssdm name="r_V_1453"/></StgValue>
</operation>

<operation id="4125" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:534 %r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194

]]></Node>
<StgValue><ssdm name="r_V_1580"/></StgValue>
</operation>

<operation id="4126" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:540 %zext_ln1348_97 = zext i16 %tmpres_zr_V_415

]]></Node>
<StgValue><ssdm name="zext_ln1348_97"/></StgValue>
</operation>

<operation id="4127" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:541 %ret_V_464 = sub i17 65536, i17 %zext_ln1348_97

]]></Node>
<StgValue><ssdm name="ret_V_464"/></StgValue>
</operation>

<operation id="4128" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:542 %sext_ln1270_479 = sext i16 %r_V_1103_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_479"/></StgValue>
</operation>

<operation id="4129" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:543 %zext_ln1273_195 = zext i17 %ret_V_464

]]></Node>
<StgValue><ssdm name="zext_ln1273_195"/></StgValue>
</operation>

<operation id="4130" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:544 %r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479

]]></Node>
<StgValue><ssdm name="r_V_1456"/></StgValue>
</operation>

<operation id="4131" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:548 %r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196

]]></Node>
<StgValue><ssdm name="r_V_1581"/></StgValue>
</operation>

<operation id="4132" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:554 %zext_ln1348_98 = zext i16 %tmpres_zr_V_416

]]></Node>
<StgValue><ssdm name="zext_ln1348_98"/></StgValue>
</operation>

<operation id="4133" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:555 %ret_V_466 = sub i17 65536, i17 %zext_ln1348_98

]]></Node>
<StgValue><ssdm name="ret_V_466"/></StgValue>
</operation>

<operation id="4134" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:556 %sext_ln1270_480 = sext i16 %r_V_1104_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_480"/></StgValue>
</operation>

<operation id="4135" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:557 %zext_ln1273_197 = zext i17 %ret_V_466

]]></Node>
<StgValue><ssdm name="zext_ln1273_197"/></StgValue>
</operation>

<operation id="4136" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:558 %r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480

]]></Node>
<StgValue><ssdm name="r_V_1459"/></StgValue>
</operation>

<operation id="4137" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:562 %r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198

]]></Node>
<StgValue><ssdm name="r_V_1582"/></StgValue>
</operation>

<operation id="4138" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:568 %zext_ln1348_99 = zext i16 %tmpres_zr_V_417

]]></Node>
<StgValue><ssdm name="zext_ln1348_99"/></StgValue>
</operation>

<operation id="4139" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:569 %ret_V_468 = sub i17 65536, i17 %zext_ln1348_99

]]></Node>
<StgValue><ssdm name="ret_V_468"/></StgValue>
</operation>

<operation id="4140" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:570 %sext_ln1270_481 = sext i16 %r_V_1107_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_481"/></StgValue>
</operation>

<operation id="4141" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:571 %zext_ln1273_199 = zext i17 %ret_V_468

]]></Node>
<StgValue><ssdm name="zext_ln1273_199"/></StgValue>
</operation>

<operation id="4142" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:572 %r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481

]]></Node>
<StgValue><ssdm name="r_V_1462"/></StgValue>
</operation>

<operation id="4143" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:576 %r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200

]]></Node>
<StgValue><ssdm name="r_V_1583"/></StgValue>
</operation>

<operation id="4144" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:582 %zext_ln1348_100 = zext i16 %tmpres_zr_V_418

]]></Node>
<StgValue><ssdm name="zext_ln1348_100"/></StgValue>
</operation>

<operation id="4145" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:583 %ret_V_470 = sub i17 65536, i17 %zext_ln1348_100

]]></Node>
<StgValue><ssdm name="ret_V_470"/></StgValue>
</operation>

<operation id="4146" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:584 %sext_ln1270_482 = sext i16 %r_V_1108_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_482"/></StgValue>
</operation>

<operation id="4147" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:585 %zext_ln1273_201 = zext i17 %ret_V_470

]]></Node>
<StgValue><ssdm name="zext_ln1273_201"/></StgValue>
</operation>

<operation id="4148" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:586 %r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482

]]></Node>
<StgValue><ssdm name="r_V_1465"/></StgValue>
</operation>

<operation id="4149" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:590 %r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202

]]></Node>
<StgValue><ssdm name="r_V_1584"/></StgValue>
</operation>

<operation id="4150" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:596 %zext_ln1348_101 = zext i16 %tmpres_zr_V_419

]]></Node>
<StgValue><ssdm name="zext_ln1348_101"/></StgValue>
</operation>

<operation id="4151" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:597 %ret_V_472 = sub i17 65536, i17 %zext_ln1348_101

]]></Node>
<StgValue><ssdm name="ret_V_472"/></StgValue>
</operation>

<operation id="4152" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:598 %sext_ln1270_483 = sext i16 %r_V_1111_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_483"/></StgValue>
</operation>

<operation id="4153" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:599 %zext_ln1273_203 = zext i17 %ret_V_472

]]></Node>
<StgValue><ssdm name="zext_ln1273_203"/></StgValue>
</operation>

<operation id="4154" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:600 %r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483

]]></Node>
<StgValue><ssdm name="r_V_1468"/></StgValue>
</operation>

<operation id="4155" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:604 %r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204

]]></Node>
<StgValue><ssdm name="r_V_1585"/></StgValue>
</operation>

<operation id="4156" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:610 %zext_ln1348_102 = zext i16 %tmpres_zr_V_420

]]></Node>
<StgValue><ssdm name="zext_ln1348_102"/></StgValue>
</operation>

<operation id="4157" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:611 %ret_V_474 = sub i17 65536, i17 %zext_ln1348_102

]]></Node>
<StgValue><ssdm name="ret_V_474"/></StgValue>
</operation>

<operation id="4158" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:612 %sext_ln1270_484 = sext i16 %r_V_1112_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_484"/></StgValue>
</operation>

<operation id="4159" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:613 %zext_ln1273_205 = zext i17 %ret_V_474

]]></Node>
<StgValue><ssdm name="zext_ln1273_205"/></StgValue>
</operation>

<operation id="4160" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:614 %r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484

]]></Node>
<StgValue><ssdm name="r_V_1471"/></StgValue>
</operation>

<operation id="4161" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:618 %r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206

]]></Node>
<StgValue><ssdm name="r_V_1586"/></StgValue>
</operation>

<operation id="4162" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:624 %zext_ln1348_103 = zext i16 %tmpres_zr_V_421

]]></Node>
<StgValue><ssdm name="zext_ln1348_103"/></StgValue>
</operation>

<operation id="4163" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:625 %ret_V_476 = sub i17 65536, i17 %zext_ln1348_103

]]></Node>
<StgValue><ssdm name="ret_V_476"/></StgValue>
</operation>

<operation id="4164" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:626 %sext_ln1270_485 = sext i16 %r_V_1115_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_485"/></StgValue>
</operation>

<operation id="4165" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:627 %zext_ln1273_207 = zext i17 %ret_V_476

]]></Node>
<StgValue><ssdm name="zext_ln1273_207"/></StgValue>
</operation>

<operation id="4166" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:628 %r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485

]]></Node>
<StgValue><ssdm name="r_V_1474"/></StgValue>
</operation>

<operation id="4167" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:632 %r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208

]]></Node>
<StgValue><ssdm name="r_V_1587"/></StgValue>
</operation>

<operation id="4168" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:638 %zext_ln1348_104 = zext i16 %tmpres_zr_V_422

]]></Node>
<StgValue><ssdm name="zext_ln1348_104"/></StgValue>
</operation>

<operation id="4169" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:639 %ret_V_478 = sub i17 65536, i17 %zext_ln1348_104

]]></Node>
<StgValue><ssdm name="ret_V_478"/></StgValue>
</operation>

<operation id="4170" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:640 %sext_ln1270_486 = sext i16 %r_V_1116_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_486"/></StgValue>
</operation>

<operation id="4171" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:641 %zext_ln1273_209 = zext i17 %ret_V_478

]]></Node>
<StgValue><ssdm name="zext_ln1273_209"/></StgValue>
</operation>

<operation id="4172" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:642 %r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486

]]></Node>
<StgValue><ssdm name="r_V_1477"/></StgValue>
</operation>

<operation id="4173" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:646 %r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210

]]></Node>
<StgValue><ssdm name="r_V_1588"/></StgValue>
</operation>

<operation id="4174" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:652 %zext_ln1348_105 = zext i16 %tmpres_zr_V_423

]]></Node>
<StgValue><ssdm name="zext_ln1348_105"/></StgValue>
</operation>

<operation id="4175" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:653 %ret_V_480 = sub i17 65536, i17 %zext_ln1348_105

]]></Node>
<StgValue><ssdm name="ret_V_480"/></StgValue>
</operation>

<operation id="4176" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:654 %sext_ln1270_487 = sext i16 %r_V_1119_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_487"/></StgValue>
</operation>

<operation id="4177" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:655 %zext_ln1273_211 = zext i17 %ret_V_480

]]></Node>
<StgValue><ssdm name="zext_ln1273_211"/></StgValue>
</operation>

<operation id="4178" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:656 %r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487

]]></Node>
<StgValue><ssdm name="r_V_1480"/></StgValue>
</operation>

<operation id="4179" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:660 %r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212

]]></Node>
<StgValue><ssdm name="r_V_1589"/></StgValue>
</operation>

<operation id="4180" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:666 %zext_ln1348_106 = zext i16 %tmpres_zr_V_424

]]></Node>
<StgValue><ssdm name="zext_ln1348_106"/></StgValue>
</operation>

<operation id="4181" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:667 %ret_V_482 = sub i17 65536, i17 %zext_ln1348_106

]]></Node>
<StgValue><ssdm name="ret_V_482"/></StgValue>
</operation>

<operation id="4182" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:668 %sext_ln1270_488 = sext i16 %r_V_1120_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_488"/></StgValue>
</operation>

<operation id="4183" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:669 %zext_ln1273_213 = zext i17 %ret_V_482

]]></Node>
<StgValue><ssdm name="zext_ln1273_213"/></StgValue>
</operation>

<operation id="4184" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:670 %r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488

]]></Node>
<StgValue><ssdm name="r_V_1483"/></StgValue>
</operation>

<operation id="4185" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:674 %r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214

]]></Node>
<StgValue><ssdm name="r_V_1590"/></StgValue>
</operation>

<operation id="4186" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:680 %zext_ln1348_107 = zext i16 %tmpres_zr_V_425

]]></Node>
<StgValue><ssdm name="zext_ln1348_107"/></StgValue>
</operation>

<operation id="4187" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:681 %ret_V_484 = sub i17 65536, i17 %zext_ln1348_107

]]></Node>
<StgValue><ssdm name="ret_V_484"/></StgValue>
</operation>

<operation id="4188" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:682 %sext_ln1270_489 = sext i16 %r_V_1123_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_489"/></StgValue>
</operation>

<operation id="4189" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:683 %zext_ln1273_215 = zext i17 %ret_V_484

]]></Node>
<StgValue><ssdm name="zext_ln1273_215"/></StgValue>
</operation>

<operation id="4190" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:684 %r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489

]]></Node>
<StgValue><ssdm name="r_V_1486"/></StgValue>
</operation>

<operation id="4191" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:688 %r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216

]]></Node>
<StgValue><ssdm name="r_V_1591"/></StgValue>
</operation>

<operation id="4192" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:694 %zext_ln1348_108 = zext i16 %tmpres_zr_V_426

]]></Node>
<StgValue><ssdm name="zext_ln1348_108"/></StgValue>
</operation>

<operation id="4193" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:695 %ret_V_486 = sub i17 65536, i17 %zext_ln1348_108

]]></Node>
<StgValue><ssdm name="ret_V_486"/></StgValue>
</operation>

<operation id="4194" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:696 %sext_ln1270_490 = sext i16 %r_V_1124_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_490"/></StgValue>
</operation>

<operation id="4195" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:697 %zext_ln1273_217 = zext i17 %ret_V_486

]]></Node>
<StgValue><ssdm name="zext_ln1273_217"/></StgValue>
</operation>

<operation id="4196" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:698 %r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490

]]></Node>
<StgValue><ssdm name="r_V_1489"/></StgValue>
</operation>

<operation id="4197" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:702 %r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218

]]></Node>
<StgValue><ssdm name="r_V_1592"/></StgValue>
</operation>

<operation id="4198" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:708 %zext_ln1348_109 = zext i16 %tmpres_zr_V_427

]]></Node>
<StgValue><ssdm name="zext_ln1348_109"/></StgValue>
</operation>

<operation id="4199" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:709 %ret_V_488 = sub i17 65536, i17 %zext_ln1348_109

]]></Node>
<StgValue><ssdm name="ret_V_488"/></StgValue>
</operation>

<operation id="4200" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:710 %sext_ln1270_491 = sext i16 %r_V_1127_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_491"/></StgValue>
</operation>

<operation id="4201" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:711 %zext_ln1273_219 = zext i17 %ret_V_488

]]></Node>
<StgValue><ssdm name="zext_ln1273_219"/></StgValue>
</operation>

<operation id="4202" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:712 %r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491

]]></Node>
<StgValue><ssdm name="r_V_1492"/></StgValue>
</operation>

<operation id="4203" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:716 %r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220

]]></Node>
<StgValue><ssdm name="r_V_1593"/></StgValue>
</operation>

<operation id="4204" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:722 %zext_ln1348_110 = zext i16 %tmpres_zr_V_428

]]></Node>
<StgValue><ssdm name="zext_ln1348_110"/></StgValue>
</operation>

<operation id="4205" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:723 %ret_V_490 = sub i17 65536, i17 %zext_ln1348_110

]]></Node>
<StgValue><ssdm name="ret_V_490"/></StgValue>
</operation>

<operation id="4206" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:724 %sext_ln1270_492 = sext i16 %r_V_1128_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_492"/></StgValue>
</operation>

<operation id="4207" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:725 %zext_ln1273_221 = zext i17 %ret_V_490

]]></Node>
<StgValue><ssdm name="zext_ln1273_221"/></StgValue>
</operation>

<operation id="4208" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:726 %r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492

]]></Node>
<StgValue><ssdm name="r_V_1495"/></StgValue>
</operation>

<operation id="4209" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:730 %r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222

]]></Node>
<StgValue><ssdm name="r_V_1594"/></StgValue>
</operation>

<operation id="4210" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:736 %zext_ln1348_111 = zext i16 %tmpres_zr_V_429

]]></Node>
<StgValue><ssdm name="zext_ln1348_111"/></StgValue>
</operation>

<operation id="4211" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:737 %ret_V_492 = sub i17 65536, i17 %zext_ln1348_111

]]></Node>
<StgValue><ssdm name="ret_V_492"/></StgValue>
</operation>

<operation id="4212" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:738 %sext_ln1270_493 = sext i16 %r_V_1131_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_493"/></StgValue>
</operation>

<operation id="4213" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:739 %zext_ln1273_223 = zext i17 %ret_V_492

]]></Node>
<StgValue><ssdm name="zext_ln1273_223"/></StgValue>
</operation>

<operation id="4214" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:740 %r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493

]]></Node>
<StgValue><ssdm name="r_V_1498"/></StgValue>
</operation>

<operation id="4215" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:744 %r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224

]]></Node>
<StgValue><ssdm name="r_V_1595"/></StgValue>
</operation>

<operation id="4216" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:750 %zext_ln1348_112 = zext i16 %tmpres_zr_V_430

]]></Node>
<StgValue><ssdm name="zext_ln1348_112"/></StgValue>
</operation>

<operation id="4217" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:751 %ret_V_494 = sub i17 65536, i17 %zext_ln1348_112

]]></Node>
<StgValue><ssdm name="ret_V_494"/></StgValue>
</operation>

<operation id="4218" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:752 %sext_ln1270_494 = sext i16 %r_V_1132_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_494"/></StgValue>
</operation>

<operation id="4219" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:753 %zext_ln1273_225 = zext i17 %ret_V_494

]]></Node>
<StgValue><ssdm name="zext_ln1273_225"/></StgValue>
</operation>

<operation id="4220" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:754 %r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494

]]></Node>
<StgValue><ssdm name="r_V_1501"/></StgValue>
</operation>

<operation id="4221" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:758 %r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226

]]></Node>
<StgValue><ssdm name="r_V_1596"/></StgValue>
</operation>

<operation id="4222" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:764 %zext_ln1348_113 = zext i16 %tmpres_zr_V_431

]]></Node>
<StgValue><ssdm name="zext_ln1348_113"/></StgValue>
</operation>

<operation id="4223" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:765 %ret_V_496 = sub i17 65536, i17 %zext_ln1348_113

]]></Node>
<StgValue><ssdm name="ret_V_496"/></StgValue>
</operation>

<operation id="4224" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:766 %sext_ln1270_495 = sext i16 %r_V_1135_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_495"/></StgValue>
</operation>

<operation id="4225" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:767 %zext_ln1273_227 = zext i17 %ret_V_496

]]></Node>
<StgValue><ssdm name="zext_ln1273_227"/></StgValue>
</operation>

<operation id="4226" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:768 %r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495

]]></Node>
<StgValue><ssdm name="r_V_1504"/></StgValue>
</operation>

<operation id="4227" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:772 %r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228

]]></Node>
<StgValue><ssdm name="r_V_1597"/></StgValue>
</operation>

<operation id="4228" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:778 %zext_ln1348_114 = zext i16 %tmpres_zr_V_432

]]></Node>
<StgValue><ssdm name="zext_ln1348_114"/></StgValue>
</operation>

<operation id="4229" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:779 %ret_V_498 = sub i17 65536, i17 %zext_ln1348_114

]]></Node>
<StgValue><ssdm name="ret_V_498"/></StgValue>
</operation>

<operation id="4230" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:780 %sext_ln1270_496 = sext i16 %r_V_1136_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_496"/></StgValue>
</operation>

<operation id="4231" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:781 %zext_ln1273_229 = zext i17 %ret_V_498

]]></Node>
<StgValue><ssdm name="zext_ln1273_229"/></StgValue>
</operation>

<operation id="4232" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:782 %r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496

]]></Node>
<StgValue><ssdm name="r_V_1507"/></StgValue>
</operation>

<operation id="4233" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:786 %r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230

]]></Node>
<StgValue><ssdm name="r_V_1598"/></StgValue>
</operation>

<operation id="4234" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:792 %zext_ln1348_115 = zext i16 %tmpres_zr_V_433

]]></Node>
<StgValue><ssdm name="zext_ln1348_115"/></StgValue>
</operation>

<operation id="4235" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:793 %ret_V_500 = sub i17 65536, i17 %zext_ln1348_115

]]></Node>
<StgValue><ssdm name="ret_V_500"/></StgValue>
</operation>

<operation id="4236" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:794 %sext_ln1270_497 = sext i16 %r_V_1139_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_497"/></StgValue>
</operation>

<operation id="4237" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:795 %zext_ln1273_231 = zext i17 %ret_V_500

]]></Node>
<StgValue><ssdm name="zext_ln1273_231"/></StgValue>
</operation>

<operation id="4238" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:796 %r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497

]]></Node>
<StgValue><ssdm name="r_V_1510"/></StgValue>
</operation>

<operation id="4239" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:800 %r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232

]]></Node>
<StgValue><ssdm name="r_V_1599"/></StgValue>
</operation>

<operation id="4240" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:806 %zext_ln1348_116 = zext i16 %tmpres_zr_V_434

]]></Node>
<StgValue><ssdm name="zext_ln1348_116"/></StgValue>
</operation>

<operation id="4241" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:807 %ret_V_502 = sub i17 65536, i17 %zext_ln1348_116

]]></Node>
<StgValue><ssdm name="ret_V_502"/></StgValue>
</operation>

<operation id="4242" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:808 %sext_ln1270_498 = sext i16 %r_V_1140_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_498"/></StgValue>
</operation>

<operation id="4243" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:809 %zext_ln1273_233 = zext i17 %ret_V_502

]]></Node>
<StgValue><ssdm name="zext_ln1273_233"/></StgValue>
</operation>

<operation id="4244" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:810 %r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498

]]></Node>
<StgValue><ssdm name="r_V_1513"/></StgValue>
</operation>

<operation id="4245" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:814 %r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234

]]></Node>
<StgValue><ssdm name="r_V_1600"/></StgValue>
</operation>

<operation id="4246" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:820 %zext_ln1348_117 = zext i16 %tmpres_zr_V_435

]]></Node>
<StgValue><ssdm name="zext_ln1348_117"/></StgValue>
</operation>

<operation id="4247" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:821 %ret_V_504 = sub i17 65536, i17 %zext_ln1348_117

]]></Node>
<StgValue><ssdm name="ret_V_504"/></StgValue>
</operation>

<operation id="4248" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:822 %sext_ln1270_499 = sext i16 %r_V_1143_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_499"/></StgValue>
</operation>

<operation id="4249" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:823 %zext_ln1273_235 = zext i17 %ret_V_504

]]></Node>
<StgValue><ssdm name="zext_ln1273_235"/></StgValue>
</operation>

<operation id="4250" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:824 %r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499

]]></Node>
<StgValue><ssdm name="r_V_1516"/></StgValue>
</operation>

<operation id="4251" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:828 %r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236

]]></Node>
<StgValue><ssdm name="r_V_1601"/></StgValue>
</operation>

<operation id="4252" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:834 %zext_ln1348_118 = zext i16 %tmpres_zr_V_436

]]></Node>
<StgValue><ssdm name="zext_ln1348_118"/></StgValue>
</operation>

<operation id="4253" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:835 %ret_V_506 = sub i17 65536, i17 %zext_ln1348_118

]]></Node>
<StgValue><ssdm name="ret_V_506"/></StgValue>
</operation>

<operation id="4254" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:836 %sext_ln1270_500 = sext i16 %r_V_1144_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_500"/></StgValue>
</operation>

<operation id="4255" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:837 %zext_ln1273_237 = zext i17 %ret_V_506

]]></Node>
<StgValue><ssdm name="zext_ln1273_237"/></StgValue>
</operation>

<operation id="4256" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:838 %r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500

]]></Node>
<StgValue><ssdm name="r_V_1519"/></StgValue>
</operation>

<operation id="4257" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:842 %r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238

]]></Node>
<StgValue><ssdm name="r_V_1602"/></StgValue>
</operation>

<operation id="4258" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:848 %zext_ln1348_119 = zext i16 %tmpres_zr_V_437

]]></Node>
<StgValue><ssdm name="zext_ln1348_119"/></StgValue>
</operation>

<operation id="4259" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:849 %ret_V_508 = sub i17 65536, i17 %zext_ln1348_119

]]></Node>
<StgValue><ssdm name="ret_V_508"/></StgValue>
</operation>

<operation id="4260" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:850 %sext_ln1270_501 = sext i16 %r_V_1147_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_501"/></StgValue>
</operation>

<operation id="4261" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:851 %zext_ln1273_239 = zext i17 %ret_V_508

]]></Node>
<StgValue><ssdm name="zext_ln1273_239"/></StgValue>
</operation>

<operation id="4262" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:852 %r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501

]]></Node>
<StgValue><ssdm name="r_V_1522"/></StgValue>
</operation>

<operation id="4263" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:856 %r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240

]]></Node>
<StgValue><ssdm name="r_V_1603"/></StgValue>
</operation>

<operation id="4264" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:862 %zext_ln1348_120 = zext i16 %tmpres_zr_V_438

]]></Node>
<StgValue><ssdm name="zext_ln1348_120"/></StgValue>
</operation>

<operation id="4265" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:863 %ret_V_510 = sub i17 65536, i17 %zext_ln1348_120

]]></Node>
<StgValue><ssdm name="ret_V_510"/></StgValue>
</operation>

<operation id="4266" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:864 %sext_ln1270_502 = sext i16 %r_V_1148_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_502"/></StgValue>
</operation>

<operation id="4267" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:865 %zext_ln1273_241 = zext i17 %ret_V_510

]]></Node>
<StgValue><ssdm name="zext_ln1273_241"/></StgValue>
</operation>

<operation id="4268" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:866 %r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502

]]></Node>
<StgValue><ssdm name="r_V_1525"/></StgValue>
</operation>

<operation id="4269" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:870 %r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242

]]></Node>
<StgValue><ssdm name="r_V_1604"/></StgValue>
</operation>

<operation id="4270" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:876 %zext_ln1348_121 = zext i16 %tmpres_zr_V_439

]]></Node>
<StgValue><ssdm name="zext_ln1348_121"/></StgValue>
</operation>

<operation id="4271" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:877 %ret_V_512 = sub i17 65536, i17 %zext_ln1348_121

]]></Node>
<StgValue><ssdm name="ret_V_512"/></StgValue>
</operation>

<operation id="4272" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:878 %sext_ln1270_503 = sext i16 %r_V_1151_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_503"/></StgValue>
</operation>

<operation id="4273" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:879 %zext_ln1273_243 = zext i17 %ret_V_512

]]></Node>
<StgValue><ssdm name="zext_ln1273_243"/></StgValue>
</operation>

<operation id="4274" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:880 %r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503

]]></Node>
<StgValue><ssdm name="r_V_1528"/></StgValue>
</operation>

<operation id="4275" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:884 %r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244

]]></Node>
<StgValue><ssdm name="r_V_1605"/></StgValue>
</operation>

<operation id="4276" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:890 %zext_ln1348_122 = zext i16 %tmpres_zr_V_440

]]></Node>
<StgValue><ssdm name="zext_ln1348_122"/></StgValue>
</operation>

<operation id="4277" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:891 %ret_V_514 = sub i17 65536, i17 %zext_ln1348_122

]]></Node>
<StgValue><ssdm name="ret_V_514"/></StgValue>
</operation>

<operation id="4278" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:892 %sext_ln1270_504 = sext i16 %r_V_1152_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_504"/></StgValue>
</operation>

<operation id="4279" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:893 %zext_ln1273_245 = zext i17 %ret_V_514

]]></Node>
<StgValue><ssdm name="zext_ln1273_245"/></StgValue>
</operation>

<operation id="4280" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:894 %r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504

]]></Node>
<StgValue><ssdm name="r_V_1531"/></StgValue>
</operation>

<operation id="4281" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:898 %r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246

]]></Node>
<StgValue><ssdm name="r_V_1606"/></StgValue>
</operation>

<operation id="4282" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:904 %zext_ln1348_123 = zext i16 %tmpres_zr_V_441

]]></Node>
<StgValue><ssdm name="zext_ln1348_123"/></StgValue>
</operation>

<operation id="4283" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:905 %ret_V_516 = sub i17 65536, i17 %zext_ln1348_123

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="4284" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:906 %sext_ln1270_505 = sext i16 %r_V_1155_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_505"/></StgValue>
</operation>

<operation id="4285" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:907 %zext_ln1273_247 = zext i17 %ret_V_516

]]></Node>
<StgValue><ssdm name="zext_ln1273_247"/></StgValue>
</operation>

<operation id="4286" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:908 %r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505

]]></Node>
<StgValue><ssdm name="r_V_1534"/></StgValue>
</operation>

<operation id="4287" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:912 %r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248

]]></Node>
<StgValue><ssdm name="r_V_1607"/></StgValue>
</operation>

<operation id="4288" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:918 %zext_ln1348_124 = zext i16 %tmpres_zr_V_442

]]></Node>
<StgValue><ssdm name="zext_ln1348_124"/></StgValue>
</operation>

<operation id="4289" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:919 %ret_V_518 = sub i17 65536, i17 %zext_ln1348_124

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="4290" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:920 %sext_ln1270_506 = sext i16 %r_V_1156_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_506"/></StgValue>
</operation>

<operation id="4291" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:921 %zext_ln1273_249 = zext i17 %ret_V_518

]]></Node>
<StgValue><ssdm name="zext_ln1273_249"/></StgValue>
</operation>

<operation id="4292" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:922 %r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506

]]></Node>
<StgValue><ssdm name="r_V_1537"/></StgValue>
</operation>

<operation id="4293" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:926 %r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250

]]></Node>
<StgValue><ssdm name="r_V_1608"/></StgValue>
</operation>

<operation id="4294" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:932 %zext_ln1348_125 = zext i16 %tmpres_zr_V_443

]]></Node>
<StgValue><ssdm name="zext_ln1348_125"/></StgValue>
</operation>

<operation id="4295" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:933 %ret_V_520 = sub i17 65536, i17 %zext_ln1348_125

]]></Node>
<StgValue><ssdm name="ret_V_520"/></StgValue>
</operation>

<operation id="4296" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:934 %sext_ln1270_507 = sext i16 %r_V_1158_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_507"/></StgValue>
</operation>

<operation id="4297" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:935 %zext_ln1273_251 = zext i17 %ret_V_520

]]></Node>
<StgValue><ssdm name="zext_ln1273_251"/></StgValue>
</operation>

<operation id="4298" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:936 %r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507

]]></Node>
<StgValue><ssdm name="r_V_1540"/></StgValue>
</operation>

<operation id="4299" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:939 %r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252

]]></Node>
<StgValue><ssdm name="r_V_1609"/></StgValue>
</operation>

<operation id="4300" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="17" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:945 %zext_ln1348_126 = zext i16 %tmpres_zr_V_444

]]></Node>
<StgValue><ssdm name="zext_ln1348_126"/></StgValue>
</operation>

<operation id="4301" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:946 %ret_V_522 = sub i17 65536, i17 %zext_ln1348_126

]]></Node>
<StgValue><ssdm name="ret_V_522"/></StgValue>
</operation>

<operation id="4302" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="33" op_0_bw="16">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:947 %sext_ln1270_508 = sext i16 %r_V_1159_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_508"/></StgValue>
</operation>

<operation id="4303" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="33" op_0_bw="17">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:948 %zext_ln1273_253 = zext i17 %ret_V_522

]]></Node>
<StgValue><ssdm name="zext_ln1273_253"/></StgValue>
</operation>

<operation id="4304" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:949 %r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508

]]></Node>
<StgValue><ssdm name="r_V_1543"/></StgValue>
</operation>

<operation id="4305" st_id="77" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:952 %r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254

]]></Node>
<StgValue><ssdm name="r_V_1610"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4306" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:68 %r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_1354"/></StgValue>
</operation>

<operation id="4307" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:72 %r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128

]]></Node>
<StgValue><ssdm name="r_V_1547"/></StgValue>
</operation>

<operation id="4308" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:82 %r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446

]]></Node>
<StgValue><ssdm name="r_V_1357"/></StgValue>
</operation>

<operation id="4309" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:86 %r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130

]]></Node>
<StgValue><ssdm name="r_V_1548"/></StgValue>
</operation>

<operation id="4310" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:96 %r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447

]]></Node>
<StgValue><ssdm name="r_V_1360"/></StgValue>
</operation>

<operation id="4311" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:100 %r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132

]]></Node>
<StgValue><ssdm name="r_V_1549"/></StgValue>
</operation>

<operation id="4312" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:110 %r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448

]]></Node>
<StgValue><ssdm name="r_V_1363"/></StgValue>
</operation>

<operation id="4313" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:114 %r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134

]]></Node>
<StgValue><ssdm name="r_V_1550"/></StgValue>
</operation>

<operation id="4314" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:124 %r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449

]]></Node>
<StgValue><ssdm name="r_V_1366"/></StgValue>
</operation>

<operation id="4315" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:128 %r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_1551"/></StgValue>
</operation>

<operation id="4316" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:138 %r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450

]]></Node>
<StgValue><ssdm name="r_V_1369"/></StgValue>
</operation>

<operation id="4317" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:142 %r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_1552"/></StgValue>
</operation>

<operation id="4318" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:152 %r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451

]]></Node>
<StgValue><ssdm name="r_V_1372"/></StgValue>
</operation>

<operation id="4319" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:156 %r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_1553"/></StgValue>
</operation>

<operation id="4320" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:166 %r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452

]]></Node>
<StgValue><ssdm name="r_V_1375"/></StgValue>
</operation>

<operation id="4321" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:170 %r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142

]]></Node>
<StgValue><ssdm name="r_V_1554"/></StgValue>
</operation>

<operation id="4322" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:180 %r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453

]]></Node>
<StgValue><ssdm name="r_V_1378"/></StgValue>
</operation>

<operation id="4323" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:184 %r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144

]]></Node>
<StgValue><ssdm name="r_V_1555"/></StgValue>
</operation>

<operation id="4324" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:194 %r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454

]]></Node>
<StgValue><ssdm name="r_V_1381"/></StgValue>
</operation>

<operation id="4325" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:198 %r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146

]]></Node>
<StgValue><ssdm name="r_V_1556"/></StgValue>
</operation>

<operation id="4326" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:208 %r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455

]]></Node>
<StgValue><ssdm name="r_V_1384"/></StgValue>
</operation>

<operation id="4327" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:212 %r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148

]]></Node>
<StgValue><ssdm name="r_V_1557"/></StgValue>
</operation>

<operation id="4328" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:222 %r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456

]]></Node>
<StgValue><ssdm name="r_V_1387"/></StgValue>
</operation>

<operation id="4329" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:226 %r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150

]]></Node>
<StgValue><ssdm name="r_V_1558"/></StgValue>
</operation>

<operation id="4330" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:236 %r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457

]]></Node>
<StgValue><ssdm name="r_V_1390"/></StgValue>
</operation>

<operation id="4331" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:240 %r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152

]]></Node>
<StgValue><ssdm name="r_V_1559"/></StgValue>
</operation>

<operation id="4332" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:250 %r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458

]]></Node>
<StgValue><ssdm name="r_V_1393"/></StgValue>
</operation>

<operation id="4333" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:254 %r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154

]]></Node>
<StgValue><ssdm name="r_V_1560"/></StgValue>
</operation>

<operation id="4334" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:264 %r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459

]]></Node>
<StgValue><ssdm name="r_V_1396"/></StgValue>
</operation>

<operation id="4335" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:268 %r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156

]]></Node>
<StgValue><ssdm name="r_V_1561"/></StgValue>
</operation>

<operation id="4336" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:278 %r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460

]]></Node>
<StgValue><ssdm name="r_V_1399"/></StgValue>
</operation>

<operation id="4337" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:282 %r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158

]]></Node>
<StgValue><ssdm name="r_V_1562"/></StgValue>
</operation>

<operation id="4338" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:292 %r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461

]]></Node>
<StgValue><ssdm name="r_V_1402"/></StgValue>
</operation>

<operation id="4339" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:296 %r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160

]]></Node>
<StgValue><ssdm name="r_V_1563"/></StgValue>
</operation>

<operation id="4340" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:306 %r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462

]]></Node>
<StgValue><ssdm name="r_V_1405"/></StgValue>
</operation>

<operation id="4341" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:310 %r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162

]]></Node>
<StgValue><ssdm name="r_V_1564"/></StgValue>
</operation>

<operation id="4342" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:320 %r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463

]]></Node>
<StgValue><ssdm name="r_V_1408"/></StgValue>
</operation>

<operation id="4343" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:324 %r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164

]]></Node>
<StgValue><ssdm name="r_V_1565"/></StgValue>
</operation>

<operation id="4344" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:334 %r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464

]]></Node>
<StgValue><ssdm name="r_V_1411"/></StgValue>
</operation>

<operation id="4345" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:338 %r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166

]]></Node>
<StgValue><ssdm name="r_V_1566"/></StgValue>
</operation>

<operation id="4346" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:348 %r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465

]]></Node>
<StgValue><ssdm name="r_V_1414"/></StgValue>
</operation>

<operation id="4347" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:352 %r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168

]]></Node>
<StgValue><ssdm name="r_V_1567"/></StgValue>
</operation>

<operation id="4348" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:362 %r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466

]]></Node>
<StgValue><ssdm name="r_V_1417"/></StgValue>
</operation>

<operation id="4349" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:366 %r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170

]]></Node>
<StgValue><ssdm name="r_V_1568"/></StgValue>
</operation>

<operation id="4350" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:376 %r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467

]]></Node>
<StgValue><ssdm name="r_V_1420"/></StgValue>
</operation>

<operation id="4351" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:380 %r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172

]]></Node>
<StgValue><ssdm name="r_V_1569"/></StgValue>
</operation>

<operation id="4352" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:390 %r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468

]]></Node>
<StgValue><ssdm name="r_V_1423"/></StgValue>
</operation>

<operation id="4353" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:394 %r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174

]]></Node>
<StgValue><ssdm name="r_V_1570"/></StgValue>
</operation>

<operation id="4354" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:404 %r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469

]]></Node>
<StgValue><ssdm name="r_V_1426"/></StgValue>
</operation>

<operation id="4355" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:408 %r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176

]]></Node>
<StgValue><ssdm name="r_V_1571"/></StgValue>
</operation>

<operation id="4356" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:418 %r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470

]]></Node>
<StgValue><ssdm name="r_V_1429"/></StgValue>
</operation>

<operation id="4357" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:422 %r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178

]]></Node>
<StgValue><ssdm name="r_V_1572"/></StgValue>
</operation>

<operation id="4358" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:432 %r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471

]]></Node>
<StgValue><ssdm name="r_V_1432"/></StgValue>
</operation>

<operation id="4359" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:436 %r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180

]]></Node>
<StgValue><ssdm name="r_V_1573"/></StgValue>
</operation>

<operation id="4360" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:446 %r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472

]]></Node>
<StgValue><ssdm name="r_V_1435"/></StgValue>
</operation>

<operation id="4361" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:450 %r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182

]]></Node>
<StgValue><ssdm name="r_V_1574"/></StgValue>
</operation>

<operation id="4362" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:460 %r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473

]]></Node>
<StgValue><ssdm name="r_V_1438"/></StgValue>
</operation>

<operation id="4363" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:464 %r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184

]]></Node>
<StgValue><ssdm name="r_V_1575"/></StgValue>
</operation>

<operation id="4364" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:474 %r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474

]]></Node>
<StgValue><ssdm name="r_V_1441"/></StgValue>
</operation>

<operation id="4365" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:478 %r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186

]]></Node>
<StgValue><ssdm name="r_V_1576"/></StgValue>
</operation>

<operation id="4366" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:488 %r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475

]]></Node>
<StgValue><ssdm name="r_V_1444"/></StgValue>
</operation>

<operation id="4367" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:492 %r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188

]]></Node>
<StgValue><ssdm name="r_V_1577"/></StgValue>
</operation>

<operation id="4368" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:502 %r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476

]]></Node>
<StgValue><ssdm name="r_V_1447"/></StgValue>
</operation>

<operation id="4369" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:506 %r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190

]]></Node>
<StgValue><ssdm name="r_V_1578"/></StgValue>
</operation>

<operation id="4370" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:516 %r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477

]]></Node>
<StgValue><ssdm name="r_V_1450"/></StgValue>
</operation>

<operation id="4371" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:520 %r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192

]]></Node>
<StgValue><ssdm name="r_V_1579"/></StgValue>
</operation>

<operation id="4372" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:530 %r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478

]]></Node>
<StgValue><ssdm name="r_V_1453"/></StgValue>
</operation>

<operation id="4373" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:534 %r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194

]]></Node>
<StgValue><ssdm name="r_V_1580"/></StgValue>
</operation>

<operation id="4374" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:544 %r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479

]]></Node>
<StgValue><ssdm name="r_V_1456"/></StgValue>
</operation>

<operation id="4375" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:548 %r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196

]]></Node>
<StgValue><ssdm name="r_V_1581"/></StgValue>
</operation>

<operation id="4376" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:558 %r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480

]]></Node>
<StgValue><ssdm name="r_V_1459"/></StgValue>
</operation>

<operation id="4377" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:562 %r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198

]]></Node>
<StgValue><ssdm name="r_V_1582"/></StgValue>
</operation>

<operation id="4378" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:572 %r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481

]]></Node>
<StgValue><ssdm name="r_V_1462"/></StgValue>
</operation>

<operation id="4379" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:576 %r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200

]]></Node>
<StgValue><ssdm name="r_V_1583"/></StgValue>
</operation>

<operation id="4380" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:586 %r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482

]]></Node>
<StgValue><ssdm name="r_V_1465"/></StgValue>
</operation>

<operation id="4381" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:590 %r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202

]]></Node>
<StgValue><ssdm name="r_V_1584"/></StgValue>
</operation>

<operation id="4382" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:600 %r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483

]]></Node>
<StgValue><ssdm name="r_V_1468"/></StgValue>
</operation>

<operation id="4383" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:604 %r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204

]]></Node>
<StgValue><ssdm name="r_V_1585"/></StgValue>
</operation>

<operation id="4384" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:614 %r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484

]]></Node>
<StgValue><ssdm name="r_V_1471"/></StgValue>
</operation>

<operation id="4385" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:618 %r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206

]]></Node>
<StgValue><ssdm name="r_V_1586"/></StgValue>
</operation>

<operation id="4386" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:628 %r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485

]]></Node>
<StgValue><ssdm name="r_V_1474"/></StgValue>
</operation>

<operation id="4387" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:632 %r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208

]]></Node>
<StgValue><ssdm name="r_V_1587"/></StgValue>
</operation>

<operation id="4388" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:642 %r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486

]]></Node>
<StgValue><ssdm name="r_V_1477"/></StgValue>
</operation>

<operation id="4389" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:646 %r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210

]]></Node>
<StgValue><ssdm name="r_V_1588"/></StgValue>
</operation>

<operation id="4390" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:656 %r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487

]]></Node>
<StgValue><ssdm name="r_V_1480"/></StgValue>
</operation>

<operation id="4391" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:660 %r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212

]]></Node>
<StgValue><ssdm name="r_V_1589"/></StgValue>
</operation>

<operation id="4392" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:670 %r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488

]]></Node>
<StgValue><ssdm name="r_V_1483"/></StgValue>
</operation>

<operation id="4393" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:674 %r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214

]]></Node>
<StgValue><ssdm name="r_V_1590"/></StgValue>
</operation>

<operation id="4394" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:684 %r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489

]]></Node>
<StgValue><ssdm name="r_V_1486"/></StgValue>
</operation>

<operation id="4395" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:688 %r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216

]]></Node>
<StgValue><ssdm name="r_V_1591"/></StgValue>
</operation>

<operation id="4396" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:698 %r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490

]]></Node>
<StgValue><ssdm name="r_V_1489"/></StgValue>
</operation>

<operation id="4397" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:702 %r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218

]]></Node>
<StgValue><ssdm name="r_V_1592"/></StgValue>
</operation>

<operation id="4398" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:712 %r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491

]]></Node>
<StgValue><ssdm name="r_V_1492"/></StgValue>
</operation>

<operation id="4399" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:716 %r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220

]]></Node>
<StgValue><ssdm name="r_V_1593"/></StgValue>
</operation>

<operation id="4400" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:726 %r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492

]]></Node>
<StgValue><ssdm name="r_V_1495"/></StgValue>
</operation>

<operation id="4401" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:730 %r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222

]]></Node>
<StgValue><ssdm name="r_V_1594"/></StgValue>
</operation>

<operation id="4402" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:740 %r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493

]]></Node>
<StgValue><ssdm name="r_V_1498"/></StgValue>
</operation>

<operation id="4403" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:744 %r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224

]]></Node>
<StgValue><ssdm name="r_V_1595"/></StgValue>
</operation>

<operation id="4404" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:754 %r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494

]]></Node>
<StgValue><ssdm name="r_V_1501"/></StgValue>
</operation>

<operation id="4405" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:758 %r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226

]]></Node>
<StgValue><ssdm name="r_V_1596"/></StgValue>
</operation>

<operation id="4406" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:768 %r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495

]]></Node>
<StgValue><ssdm name="r_V_1504"/></StgValue>
</operation>

<operation id="4407" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:772 %r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228

]]></Node>
<StgValue><ssdm name="r_V_1597"/></StgValue>
</operation>

<operation id="4408" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:782 %r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496

]]></Node>
<StgValue><ssdm name="r_V_1507"/></StgValue>
</operation>

<operation id="4409" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:786 %r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230

]]></Node>
<StgValue><ssdm name="r_V_1598"/></StgValue>
</operation>

<operation id="4410" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:796 %r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497

]]></Node>
<StgValue><ssdm name="r_V_1510"/></StgValue>
</operation>

<operation id="4411" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:800 %r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232

]]></Node>
<StgValue><ssdm name="r_V_1599"/></StgValue>
</operation>

<operation id="4412" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:810 %r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498

]]></Node>
<StgValue><ssdm name="r_V_1513"/></StgValue>
</operation>

<operation id="4413" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:814 %r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234

]]></Node>
<StgValue><ssdm name="r_V_1600"/></StgValue>
</operation>

<operation id="4414" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:824 %r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499

]]></Node>
<StgValue><ssdm name="r_V_1516"/></StgValue>
</operation>

<operation id="4415" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:828 %r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236

]]></Node>
<StgValue><ssdm name="r_V_1601"/></StgValue>
</operation>

<operation id="4416" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:838 %r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500

]]></Node>
<StgValue><ssdm name="r_V_1519"/></StgValue>
</operation>

<operation id="4417" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:842 %r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238

]]></Node>
<StgValue><ssdm name="r_V_1602"/></StgValue>
</operation>

<operation id="4418" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:852 %r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501

]]></Node>
<StgValue><ssdm name="r_V_1522"/></StgValue>
</operation>

<operation id="4419" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:856 %r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240

]]></Node>
<StgValue><ssdm name="r_V_1603"/></StgValue>
</operation>

<operation id="4420" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:866 %r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502

]]></Node>
<StgValue><ssdm name="r_V_1525"/></StgValue>
</operation>

<operation id="4421" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:870 %r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242

]]></Node>
<StgValue><ssdm name="r_V_1604"/></StgValue>
</operation>

<operation id="4422" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:880 %r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503

]]></Node>
<StgValue><ssdm name="r_V_1528"/></StgValue>
</operation>

<operation id="4423" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:884 %r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244

]]></Node>
<StgValue><ssdm name="r_V_1605"/></StgValue>
</operation>

<operation id="4424" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:894 %r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504

]]></Node>
<StgValue><ssdm name="r_V_1531"/></StgValue>
</operation>

<operation id="4425" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:898 %r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246

]]></Node>
<StgValue><ssdm name="r_V_1606"/></StgValue>
</operation>

<operation id="4426" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:908 %r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505

]]></Node>
<StgValue><ssdm name="r_V_1534"/></StgValue>
</operation>

<operation id="4427" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:912 %r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248

]]></Node>
<StgValue><ssdm name="r_V_1607"/></StgValue>
</operation>

<operation id="4428" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:922 %r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506

]]></Node>
<StgValue><ssdm name="r_V_1537"/></StgValue>
</operation>

<operation id="4429" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:926 %r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250

]]></Node>
<StgValue><ssdm name="r_V_1608"/></StgValue>
</operation>

<operation id="4430" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:936 %r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507

]]></Node>
<StgValue><ssdm name="r_V_1540"/></StgValue>
</operation>

<operation id="4431" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:939 %r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252

]]></Node>
<StgValue><ssdm name="r_V_1609"/></StgValue>
</operation>

<operation id="4432" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:949 %r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508

]]></Node>
<StgValue><ssdm name="r_V_1543"/></StgValue>
</operation>

<operation id="4433" st_id="78" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:952 %r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254

]]></Node>
<StgValue><ssdm name="r_V_1610"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4434" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:68 %r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_1354"/></StgValue>
</operation>

<operation id="4435" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:72 %r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128

]]></Node>
<StgValue><ssdm name="r_V_1547"/></StgValue>
</operation>

<operation id="4436" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:73 %sext_ln813 = sext i33 %r_V_1354

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="4437" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:74 %rhs_193 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1547, i2 0

]]></Node>
<StgValue><ssdm name="rhs_193"/></StgValue>
</operation>

<operation id="4438" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:75 %sext_ln1347 = sext i34 %rhs_193

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="4439" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:76 %ret_V_397 = add i35 %sext_ln1347, i35 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_397"/></StgValue>
</operation>

<operation id="4440" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:82 %r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446

]]></Node>
<StgValue><ssdm name="r_V_1357"/></StgValue>
</operation>

<operation id="4441" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:86 %r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130

]]></Node>
<StgValue><ssdm name="r_V_1548"/></StgValue>
</operation>

<operation id="4442" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:87 %sext_ln813_127 = sext i33 %r_V_1357

]]></Node>
<StgValue><ssdm name="sext_ln813_127"/></StgValue>
</operation>

<operation id="4443" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:88 %rhs_196 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1548, i2 0

]]></Node>
<StgValue><ssdm name="rhs_196"/></StgValue>
</operation>

<operation id="4444" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:89 %sext_ln1347_64 = sext i34 %rhs_196

]]></Node>
<StgValue><ssdm name="sext_ln1347_64"/></StgValue>
</operation>

<operation id="4445" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:90 %ret_V_399 = add i35 %sext_ln1347_64, i35 %sext_ln813_127

]]></Node>
<StgValue><ssdm name="ret_V_399"/></StgValue>
</operation>

<operation id="4446" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:96 %r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447

]]></Node>
<StgValue><ssdm name="r_V_1360"/></StgValue>
</operation>

<operation id="4447" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:100 %r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132

]]></Node>
<StgValue><ssdm name="r_V_1549"/></StgValue>
</operation>

<operation id="4448" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:101 %sext_ln813_128 = sext i33 %r_V_1360

]]></Node>
<StgValue><ssdm name="sext_ln813_128"/></StgValue>
</operation>

<operation id="4449" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:102 %rhs_199 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1549, i2 0

]]></Node>
<StgValue><ssdm name="rhs_199"/></StgValue>
</operation>

<operation id="4450" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:103 %sext_ln1347_65 = sext i34 %rhs_199

]]></Node>
<StgValue><ssdm name="sext_ln1347_65"/></StgValue>
</operation>

<operation id="4451" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:104 %ret_V_401 = add i35 %sext_ln1347_65, i35 %sext_ln813_128

]]></Node>
<StgValue><ssdm name="ret_V_401"/></StgValue>
</operation>

<operation id="4452" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:110 %r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448

]]></Node>
<StgValue><ssdm name="r_V_1363"/></StgValue>
</operation>

<operation id="4453" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:114 %r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134

]]></Node>
<StgValue><ssdm name="r_V_1550"/></StgValue>
</operation>

<operation id="4454" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:115 %sext_ln813_129 = sext i33 %r_V_1363

]]></Node>
<StgValue><ssdm name="sext_ln813_129"/></StgValue>
</operation>

<operation id="4455" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:116 %rhs_202 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1550, i2 0

]]></Node>
<StgValue><ssdm name="rhs_202"/></StgValue>
</operation>

<operation id="4456" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:117 %sext_ln1347_66 = sext i34 %rhs_202

]]></Node>
<StgValue><ssdm name="sext_ln1347_66"/></StgValue>
</operation>

<operation id="4457" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:118 %ret_V_403 = add i35 %sext_ln1347_66, i35 %sext_ln813_129

]]></Node>
<StgValue><ssdm name="ret_V_403"/></StgValue>
</operation>

<operation id="4458" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:124 %r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449

]]></Node>
<StgValue><ssdm name="r_V_1366"/></StgValue>
</operation>

<operation id="4459" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:128 %r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_1551"/></StgValue>
</operation>

<operation id="4460" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:129 %sext_ln813_130 = sext i33 %r_V_1366

]]></Node>
<StgValue><ssdm name="sext_ln813_130"/></StgValue>
</operation>

<operation id="4461" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:130 %rhs_205 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1551, i2 0

]]></Node>
<StgValue><ssdm name="rhs_205"/></StgValue>
</operation>

<operation id="4462" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:131 %sext_ln1347_67 = sext i34 %rhs_205

]]></Node>
<StgValue><ssdm name="sext_ln1347_67"/></StgValue>
</operation>

<operation id="4463" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:132 %ret_V_405 = add i35 %sext_ln1347_67, i35 %sext_ln813_130

]]></Node>
<StgValue><ssdm name="ret_V_405"/></StgValue>
</operation>

<operation id="4464" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:138 %r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450

]]></Node>
<StgValue><ssdm name="r_V_1369"/></StgValue>
</operation>

<operation id="4465" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:142 %r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_1552"/></StgValue>
</operation>

<operation id="4466" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:143 %sext_ln813_131 = sext i33 %r_V_1369

]]></Node>
<StgValue><ssdm name="sext_ln813_131"/></StgValue>
</operation>

<operation id="4467" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:144 %rhs_208 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1552, i2 0

]]></Node>
<StgValue><ssdm name="rhs_208"/></StgValue>
</operation>

<operation id="4468" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:145 %sext_ln1347_68 = sext i34 %rhs_208

]]></Node>
<StgValue><ssdm name="sext_ln1347_68"/></StgValue>
</operation>

<operation id="4469" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:146 %ret_V_407 = add i35 %sext_ln1347_68, i35 %sext_ln813_131

]]></Node>
<StgValue><ssdm name="ret_V_407"/></StgValue>
</operation>

<operation id="4470" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:152 %r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451

]]></Node>
<StgValue><ssdm name="r_V_1372"/></StgValue>
</operation>

<operation id="4471" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:156 %r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_1553"/></StgValue>
</operation>

<operation id="4472" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:157 %sext_ln813_132 = sext i33 %r_V_1372

]]></Node>
<StgValue><ssdm name="sext_ln813_132"/></StgValue>
</operation>

<operation id="4473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:158 %rhs_211 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1553, i2 0

]]></Node>
<StgValue><ssdm name="rhs_211"/></StgValue>
</operation>

<operation id="4474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:159 %sext_ln1347_69 = sext i34 %rhs_211

]]></Node>
<StgValue><ssdm name="sext_ln1347_69"/></StgValue>
</operation>

<operation id="4475" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:160 %ret_V_409 = add i35 %sext_ln1347_69, i35 %sext_ln813_132

]]></Node>
<StgValue><ssdm name="ret_V_409"/></StgValue>
</operation>

<operation id="4476" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:166 %r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452

]]></Node>
<StgValue><ssdm name="r_V_1375"/></StgValue>
</operation>

<operation id="4477" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:170 %r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142

]]></Node>
<StgValue><ssdm name="r_V_1554"/></StgValue>
</operation>

<operation id="4478" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:171 %sext_ln813_133 = sext i33 %r_V_1375

]]></Node>
<StgValue><ssdm name="sext_ln813_133"/></StgValue>
</operation>

<operation id="4479" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:172 %rhs_214 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1554, i2 0

]]></Node>
<StgValue><ssdm name="rhs_214"/></StgValue>
</operation>

<operation id="4480" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:173 %sext_ln1347_70 = sext i34 %rhs_214

]]></Node>
<StgValue><ssdm name="sext_ln1347_70"/></StgValue>
</operation>

<operation id="4481" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:174 %ret_V_411 = add i35 %sext_ln1347_70, i35 %sext_ln813_133

]]></Node>
<StgValue><ssdm name="ret_V_411"/></StgValue>
</operation>

<operation id="4482" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:180 %r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453

]]></Node>
<StgValue><ssdm name="r_V_1378"/></StgValue>
</operation>

<operation id="4483" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:184 %r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144

]]></Node>
<StgValue><ssdm name="r_V_1555"/></StgValue>
</operation>

<operation id="4484" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:185 %sext_ln813_134 = sext i33 %r_V_1378

]]></Node>
<StgValue><ssdm name="sext_ln813_134"/></StgValue>
</operation>

<operation id="4485" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:186 %rhs_217 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1555, i2 0

]]></Node>
<StgValue><ssdm name="rhs_217"/></StgValue>
</operation>

<operation id="4486" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:187 %sext_ln1347_71 = sext i34 %rhs_217

]]></Node>
<StgValue><ssdm name="sext_ln1347_71"/></StgValue>
</operation>

<operation id="4487" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:188 %ret_V_413 = add i35 %sext_ln1347_71, i35 %sext_ln813_134

]]></Node>
<StgValue><ssdm name="ret_V_413"/></StgValue>
</operation>

<operation id="4488" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:194 %r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454

]]></Node>
<StgValue><ssdm name="r_V_1381"/></StgValue>
</operation>

<operation id="4489" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:198 %r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146

]]></Node>
<StgValue><ssdm name="r_V_1556"/></StgValue>
</operation>

<operation id="4490" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:199 %sext_ln813_135 = sext i33 %r_V_1381

]]></Node>
<StgValue><ssdm name="sext_ln813_135"/></StgValue>
</operation>

<operation id="4491" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:200 %rhs_220 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1556, i2 0

]]></Node>
<StgValue><ssdm name="rhs_220"/></StgValue>
</operation>

<operation id="4492" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:201 %sext_ln1347_72 = sext i34 %rhs_220

]]></Node>
<StgValue><ssdm name="sext_ln1347_72"/></StgValue>
</operation>

<operation id="4493" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:202 %ret_V_415 = add i35 %sext_ln1347_72, i35 %sext_ln813_135

]]></Node>
<StgValue><ssdm name="ret_V_415"/></StgValue>
</operation>

<operation id="4494" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:208 %r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455

]]></Node>
<StgValue><ssdm name="r_V_1384"/></StgValue>
</operation>

<operation id="4495" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:212 %r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148

]]></Node>
<StgValue><ssdm name="r_V_1557"/></StgValue>
</operation>

<operation id="4496" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:213 %sext_ln813_136 = sext i33 %r_V_1384

]]></Node>
<StgValue><ssdm name="sext_ln813_136"/></StgValue>
</operation>

<operation id="4497" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:214 %rhs_223 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1557, i2 0

]]></Node>
<StgValue><ssdm name="rhs_223"/></StgValue>
</operation>

<operation id="4498" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:215 %sext_ln1347_73 = sext i34 %rhs_223

]]></Node>
<StgValue><ssdm name="sext_ln1347_73"/></StgValue>
</operation>

<operation id="4499" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:216 %ret_V_417 = add i35 %sext_ln1347_73, i35 %sext_ln813_136

]]></Node>
<StgValue><ssdm name="ret_V_417"/></StgValue>
</operation>

<operation id="4500" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:222 %r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456

]]></Node>
<StgValue><ssdm name="r_V_1387"/></StgValue>
</operation>

<operation id="4501" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:226 %r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150

]]></Node>
<StgValue><ssdm name="r_V_1558"/></StgValue>
</operation>

<operation id="4502" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:227 %sext_ln813_137 = sext i33 %r_V_1387

]]></Node>
<StgValue><ssdm name="sext_ln813_137"/></StgValue>
</operation>

<operation id="4503" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:228 %rhs_226 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1558, i2 0

]]></Node>
<StgValue><ssdm name="rhs_226"/></StgValue>
</operation>

<operation id="4504" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:229 %sext_ln1347_74 = sext i34 %rhs_226

]]></Node>
<StgValue><ssdm name="sext_ln1347_74"/></StgValue>
</operation>

<operation id="4505" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:230 %ret_V_419 = add i35 %sext_ln1347_74, i35 %sext_ln813_137

]]></Node>
<StgValue><ssdm name="ret_V_419"/></StgValue>
</operation>

<operation id="4506" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:236 %r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457

]]></Node>
<StgValue><ssdm name="r_V_1390"/></StgValue>
</operation>

<operation id="4507" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:240 %r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152

]]></Node>
<StgValue><ssdm name="r_V_1559"/></StgValue>
</operation>

<operation id="4508" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:241 %sext_ln813_138 = sext i33 %r_V_1390

]]></Node>
<StgValue><ssdm name="sext_ln813_138"/></StgValue>
</operation>

<operation id="4509" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:242 %rhs_229 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1559, i2 0

]]></Node>
<StgValue><ssdm name="rhs_229"/></StgValue>
</operation>

<operation id="4510" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:243 %sext_ln1347_75 = sext i34 %rhs_229

]]></Node>
<StgValue><ssdm name="sext_ln1347_75"/></StgValue>
</operation>

<operation id="4511" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:244 %ret_V_421 = add i35 %sext_ln1347_75, i35 %sext_ln813_138

]]></Node>
<StgValue><ssdm name="ret_V_421"/></StgValue>
</operation>

<operation id="4512" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:250 %r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458

]]></Node>
<StgValue><ssdm name="r_V_1393"/></StgValue>
</operation>

<operation id="4513" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:254 %r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154

]]></Node>
<StgValue><ssdm name="r_V_1560"/></StgValue>
</operation>

<operation id="4514" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:255 %sext_ln813_139 = sext i33 %r_V_1393

]]></Node>
<StgValue><ssdm name="sext_ln813_139"/></StgValue>
</operation>

<operation id="4515" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:256 %rhs_232 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1560, i2 0

]]></Node>
<StgValue><ssdm name="rhs_232"/></StgValue>
</operation>

<operation id="4516" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:257 %sext_ln1347_76 = sext i34 %rhs_232

]]></Node>
<StgValue><ssdm name="sext_ln1347_76"/></StgValue>
</operation>

<operation id="4517" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:258 %ret_V_423 = add i35 %sext_ln1347_76, i35 %sext_ln813_139

]]></Node>
<StgValue><ssdm name="ret_V_423"/></StgValue>
</operation>

<operation id="4518" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:264 %r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459

]]></Node>
<StgValue><ssdm name="r_V_1396"/></StgValue>
</operation>

<operation id="4519" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:268 %r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156

]]></Node>
<StgValue><ssdm name="r_V_1561"/></StgValue>
</operation>

<operation id="4520" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:269 %sext_ln813_140 = sext i33 %r_V_1396

]]></Node>
<StgValue><ssdm name="sext_ln813_140"/></StgValue>
</operation>

<operation id="4521" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:270 %rhs_235 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1561, i2 0

]]></Node>
<StgValue><ssdm name="rhs_235"/></StgValue>
</operation>

<operation id="4522" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:271 %sext_ln1347_77 = sext i34 %rhs_235

]]></Node>
<StgValue><ssdm name="sext_ln1347_77"/></StgValue>
</operation>

<operation id="4523" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:272 %ret_V_425 = add i35 %sext_ln1347_77, i35 %sext_ln813_140

]]></Node>
<StgValue><ssdm name="ret_V_425"/></StgValue>
</operation>

<operation id="4524" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:278 %r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460

]]></Node>
<StgValue><ssdm name="r_V_1399"/></StgValue>
</operation>

<operation id="4525" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:282 %r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158

]]></Node>
<StgValue><ssdm name="r_V_1562"/></StgValue>
</operation>

<operation id="4526" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:283 %sext_ln813_141 = sext i33 %r_V_1399

]]></Node>
<StgValue><ssdm name="sext_ln813_141"/></StgValue>
</operation>

<operation id="4527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:284 %rhs_238 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1562, i2 0

]]></Node>
<StgValue><ssdm name="rhs_238"/></StgValue>
</operation>

<operation id="4528" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:285 %sext_ln1347_78 = sext i34 %rhs_238

]]></Node>
<StgValue><ssdm name="sext_ln1347_78"/></StgValue>
</operation>

<operation id="4529" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:286 %ret_V_427 = add i35 %sext_ln1347_78, i35 %sext_ln813_141

]]></Node>
<StgValue><ssdm name="ret_V_427"/></StgValue>
</operation>

<operation id="4530" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:292 %r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461

]]></Node>
<StgValue><ssdm name="r_V_1402"/></StgValue>
</operation>

<operation id="4531" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:296 %r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160

]]></Node>
<StgValue><ssdm name="r_V_1563"/></StgValue>
</operation>

<operation id="4532" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:297 %sext_ln813_142 = sext i33 %r_V_1402

]]></Node>
<StgValue><ssdm name="sext_ln813_142"/></StgValue>
</operation>

<operation id="4533" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:298 %rhs_241 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1563, i2 0

]]></Node>
<StgValue><ssdm name="rhs_241"/></StgValue>
</operation>

<operation id="4534" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:299 %sext_ln1347_79 = sext i34 %rhs_241

]]></Node>
<StgValue><ssdm name="sext_ln1347_79"/></StgValue>
</operation>

<operation id="4535" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:300 %ret_V_429 = add i35 %sext_ln1347_79, i35 %sext_ln813_142

]]></Node>
<StgValue><ssdm name="ret_V_429"/></StgValue>
</operation>

<operation id="4536" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:306 %r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462

]]></Node>
<StgValue><ssdm name="r_V_1405"/></StgValue>
</operation>

<operation id="4537" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:310 %r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162

]]></Node>
<StgValue><ssdm name="r_V_1564"/></StgValue>
</operation>

<operation id="4538" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:311 %sext_ln813_143 = sext i33 %r_V_1405

]]></Node>
<StgValue><ssdm name="sext_ln813_143"/></StgValue>
</operation>

<operation id="4539" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:312 %rhs_244 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1564, i2 0

]]></Node>
<StgValue><ssdm name="rhs_244"/></StgValue>
</operation>

<operation id="4540" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:313 %sext_ln1347_80 = sext i34 %rhs_244

]]></Node>
<StgValue><ssdm name="sext_ln1347_80"/></StgValue>
</operation>

<operation id="4541" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:314 %ret_V_431 = add i35 %sext_ln1347_80, i35 %sext_ln813_143

]]></Node>
<StgValue><ssdm name="ret_V_431"/></StgValue>
</operation>

<operation id="4542" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:320 %r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463

]]></Node>
<StgValue><ssdm name="r_V_1408"/></StgValue>
</operation>

<operation id="4543" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:324 %r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164

]]></Node>
<StgValue><ssdm name="r_V_1565"/></StgValue>
</operation>

<operation id="4544" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:325 %sext_ln813_144 = sext i33 %r_V_1408

]]></Node>
<StgValue><ssdm name="sext_ln813_144"/></StgValue>
</operation>

<operation id="4545" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:326 %rhs_247 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1565, i2 0

]]></Node>
<StgValue><ssdm name="rhs_247"/></StgValue>
</operation>

<operation id="4546" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:327 %sext_ln1347_81 = sext i34 %rhs_247

]]></Node>
<StgValue><ssdm name="sext_ln1347_81"/></StgValue>
</operation>

<operation id="4547" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:328 %ret_V_433 = add i35 %sext_ln1347_81, i35 %sext_ln813_144

]]></Node>
<StgValue><ssdm name="ret_V_433"/></StgValue>
</operation>

<operation id="4548" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:334 %r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464

]]></Node>
<StgValue><ssdm name="r_V_1411"/></StgValue>
</operation>

<operation id="4549" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:338 %r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166

]]></Node>
<StgValue><ssdm name="r_V_1566"/></StgValue>
</operation>

<operation id="4550" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:339 %sext_ln813_145 = sext i33 %r_V_1411

]]></Node>
<StgValue><ssdm name="sext_ln813_145"/></StgValue>
</operation>

<operation id="4551" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:340 %rhs_250 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1566, i2 0

]]></Node>
<StgValue><ssdm name="rhs_250"/></StgValue>
</operation>

<operation id="4552" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:341 %sext_ln1347_82 = sext i34 %rhs_250

]]></Node>
<StgValue><ssdm name="sext_ln1347_82"/></StgValue>
</operation>

<operation id="4553" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:342 %ret_V_435 = add i35 %sext_ln1347_82, i35 %sext_ln813_145

]]></Node>
<StgValue><ssdm name="ret_V_435"/></StgValue>
</operation>

<operation id="4554" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:348 %r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465

]]></Node>
<StgValue><ssdm name="r_V_1414"/></StgValue>
</operation>

<operation id="4555" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:352 %r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168

]]></Node>
<StgValue><ssdm name="r_V_1567"/></StgValue>
</operation>

<operation id="4556" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:353 %sext_ln813_146 = sext i33 %r_V_1414

]]></Node>
<StgValue><ssdm name="sext_ln813_146"/></StgValue>
</operation>

<operation id="4557" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:354 %rhs_253 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1567, i2 0

]]></Node>
<StgValue><ssdm name="rhs_253"/></StgValue>
</operation>

<operation id="4558" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:355 %sext_ln1347_83 = sext i34 %rhs_253

]]></Node>
<StgValue><ssdm name="sext_ln1347_83"/></StgValue>
</operation>

<operation id="4559" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:356 %ret_V_437 = add i35 %sext_ln1347_83, i35 %sext_ln813_146

]]></Node>
<StgValue><ssdm name="ret_V_437"/></StgValue>
</operation>

<operation id="4560" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:362 %r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466

]]></Node>
<StgValue><ssdm name="r_V_1417"/></StgValue>
</operation>

<operation id="4561" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:366 %r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170

]]></Node>
<StgValue><ssdm name="r_V_1568"/></StgValue>
</operation>

<operation id="4562" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:367 %sext_ln813_147 = sext i33 %r_V_1417

]]></Node>
<StgValue><ssdm name="sext_ln813_147"/></StgValue>
</operation>

<operation id="4563" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:368 %rhs_256 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1568, i2 0

]]></Node>
<StgValue><ssdm name="rhs_256"/></StgValue>
</operation>

<operation id="4564" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:369 %sext_ln1347_84 = sext i34 %rhs_256

]]></Node>
<StgValue><ssdm name="sext_ln1347_84"/></StgValue>
</operation>

<operation id="4565" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:370 %ret_V_439 = add i35 %sext_ln1347_84, i35 %sext_ln813_147

]]></Node>
<StgValue><ssdm name="ret_V_439"/></StgValue>
</operation>

<operation id="4566" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:376 %r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467

]]></Node>
<StgValue><ssdm name="r_V_1420"/></StgValue>
</operation>

<operation id="4567" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:380 %r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172

]]></Node>
<StgValue><ssdm name="r_V_1569"/></StgValue>
</operation>

<operation id="4568" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:381 %sext_ln813_148 = sext i33 %r_V_1420

]]></Node>
<StgValue><ssdm name="sext_ln813_148"/></StgValue>
</operation>

<operation id="4569" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:382 %rhs_259 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1569, i2 0

]]></Node>
<StgValue><ssdm name="rhs_259"/></StgValue>
</operation>

<operation id="4570" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:383 %sext_ln1347_85 = sext i34 %rhs_259

]]></Node>
<StgValue><ssdm name="sext_ln1347_85"/></StgValue>
</operation>

<operation id="4571" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:384 %ret_V_441 = add i35 %sext_ln1347_85, i35 %sext_ln813_148

]]></Node>
<StgValue><ssdm name="ret_V_441"/></StgValue>
</operation>

<operation id="4572" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:390 %r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468

]]></Node>
<StgValue><ssdm name="r_V_1423"/></StgValue>
</operation>

<operation id="4573" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:394 %r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174

]]></Node>
<StgValue><ssdm name="r_V_1570"/></StgValue>
</operation>

<operation id="4574" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:395 %sext_ln813_149 = sext i33 %r_V_1423

]]></Node>
<StgValue><ssdm name="sext_ln813_149"/></StgValue>
</operation>

<operation id="4575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:396 %rhs_262 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1570, i2 0

]]></Node>
<StgValue><ssdm name="rhs_262"/></StgValue>
</operation>

<operation id="4576" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:397 %sext_ln1347_86 = sext i34 %rhs_262

]]></Node>
<StgValue><ssdm name="sext_ln1347_86"/></StgValue>
</operation>

<operation id="4577" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:398 %ret_V_443 = add i35 %sext_ln1347_86, i35 %sext_ln813_149

]]></Node>
<StgValue><ssdm name="ret_V_443"/></StgValue>
</operation>

<operation id="4578" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:404 %r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469

]]></Node>
<StgValue><ssdm name="r_V_1426"/></StgValue>
</operation>

<operation id="4579" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:408 %r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176

]]></Node>
<StgValue><ssdm name="r_V_1571"/></StgValue>
</operation>

<operation id="4580" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:409 %sext_ln813_150 = sext i33 %r_V_1426

]]></Node>
<StgValue><ssdm name="sext_ln813_150"/></StgValue>
</operation>

<operation id="4581" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:410 %rhs_265 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1571, i2 0

]]></Node>
<StgValue><ssdm name="rhs_265"/></StgValue>
</operation>

<operation id="4582" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:411 %sext_ln1347_87 = sext i34 %rhs_265

]]></Node>
<StgValue><ssdm name="sext_ln1347_87"/></StgValue>
</operation>

<operation id="4583" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:412 %ret_V_445 = add i35 %sext_ln1347_87, i35 %sext_ln813_150

]]></Node>
<StgValue><ssdm name="ret_V_445"/></StgValue>
</operation>

<operation id="4584" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:418 %r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470

]]></Node>
<StgValue><ssdm name="r_V_1429"/></StgValue>
</operation>

<operation id="4585" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:422 %r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178

]]></Node>
<StgValue><ssdm name="r_V_1572"/></StgValue>
</operation>

<operation id="4586" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:423 %sext_ln813_151 = sext i33 %r_V_1429

]]></Node>
<StgValue><ssdm name="sext_ln813_151"/></StgValue>
</operation>

<operation id="4587" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:424 %rhs_268 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1572, i2 0

]]></Node>
<StgValue><ssdm name="rhs_268"/></StgValue>
</operation>

<operation id="4588" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:425 %sext_ln1347_88 = sext i34 %rhs_268

]]></Node>
<StgValue><ssdm name="sext_ln1347_88"/></StgValue>
</operation>

<operation id="4589" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:426 %ret_V_447 = add i35 %sext_ln1347_88, i35 %sext_ln813_151

]]></Node>
<StgValue><ssdm name="ret_V_447"/></StgValue>
</operation>

<operation id="4590" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:432 %r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471

]]></Node>
<StgValue><ssdm name="r_V_1432"/></StgValue>
</operation>

<operation id="4591" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:436 %r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180

]]></Node>
<StgValue><ssdm name="r_V_1573"/></StgValue>
</operation>

<operation id="4592" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:437 %sext_ln813_152 = sext i33 %r_V_1432

]]></Node>
<StgValue><ssdm name="sext_ln813_152"/></StgValue>
</operation>

<operation id="4593" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:438 %rhs_271 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1573, i2 0

]]></Node>
<StgValue><ssdm name="rhs_271"/></StgValue>
</operation>

<operation id="4594" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:439 %sext_ln1347_89 = sext i34 %rhs_271

]]></Node>
<StgValue><ssdm name="sext_ln1347_89"/></StgValue>
</operation>

<operation id="4595" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:440 %ret_V_449 = add i35 %sext_ln1347_89, i35 %sext_ln813_152

]]></Node>
<StgValue><ssdm name="ret_V_449"/></StgValue>
</operation>

<operation id="4596" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:446 %r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472

]]></Node>
<StgValue><ssdm name="r_V_1435"/></StgValue>
</operation>

<operation id="4597" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:450 %r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182

]]></Node>
<StgValue><ssdm name="r_V_1574"/></StgValue>
</operation>

<operation id="4598" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:451 %sext_ln813_153 = sext i33 %r_V_1435

]]></Node>
<StgValue><ssdm name="sext_ln813_153"/></StgValue>
</operation>

<operation id="4599" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:452 %rhs_274 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1574, i2 0

]]></Node>
<StgValue><ssdm name="rhs_274"/></StgValue>
</operation>

<operation id="4600" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:453 %sext_ln1347_90 = sext i34 %rhs_274

]]></Node>
<StgValue><ssdm name="sext_ln1347_90"/></StgValue>
</operation>

<operation id="4601" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:454 %ret_V_451 = add i35 %sext_ln1347_90, i35 %sext_ln813_153

]]></Node>
<StgValue><ssdm name="ret_V_451"/></StgValue>
</operation>

<operation id="4602" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:460 %r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473

]]></Node>
<StgValue><ssdm name="r_V_1438"/></StgValue>
</operation>

<operation id="4603" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:464 %r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184

]]></Node>
<StgValue><ssdm name="r_V_1575"/></StgValue>
</operation>

<operation id="4604" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:465 %sext_ln813_154 = sext i33 %r_V_1438

]]></Node>
<StgValue><ssdm name="sext_ln813_154"/></StgValue>
</operation>

<operation id="4605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:466 %rhs_277 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1575, i2 0

]]></Node>
<StgValue><ssdm name="rhs_277"/></StgValue>
</operation>

<operation id="4606" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:467 %sext_ln1347_91 = sext i34 %rhs_277

]]></Node>
<StgValue><ssdm name="sext_ln1347_91"/></StgValue>
</operation>

<operation id="4607" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:468 %ret_V_453 = add i35 %sext_ln1347_91, i35 %sext_ln813_154

]]></Node>
<StgValue><ssdm name="ret_V_453"/></StgValue>
</operation>

<operation id="4608" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:474 %r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474

]]></Node>
<StgValue><ssdm name="r_V_1441"/></StgValue>
</operation>

<operation id="4609" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:478 %r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186

]]></Node>
<StgValue><ssdm name="r_V_1576"/></StgValue>
</operation>

<operation id="4610" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:479 %sext_ln813_155 = sext i33 %r_V_1441

]]></Node>
<StgValue><ssdm name="sext_ln813_155"/></StgValue>
</operation>

<operation id="4611" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:480 %rhs_280 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1576, i2 0

]]></Node>
<StgValue><ssdm name="rhs_280"/></StgValue>
</operation>

<operation id="4612" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:481 %sext_ln1347_92 = sext i34 %rhs_280

]]></Node>
<StgValue><ssdm name="sext_ln1347_92"/></StgValue>
</operation>

<operation id="4613" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:482 %ret_V_455 = add i35 %sext_ln1347_92, i35 %sext_ln813_155

]]></Node>
<StgValue><ssdm name="ret_V_455"/></StgValue>
</operation>

<operation id="4614" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:488 %r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475

]]></Node>
<StgValue><ssdm name="r_V_1444"/></StgValue>
</operation>

<operation id="4615" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:492 %r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188

]]></Node>
<StgValue><ssdm name="r_V_1577"/></StgValue>
</operation>

<operation id="4616" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:493 %sext_ln813_156 = sext i33 %r_V_1444

]]></Node>
<StgValue><ssdm name="sext_ln813_156"/></StgValue>
</operation>

<operation id="4617" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:494 %rhs_283 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1577, i2 0

]]></Node>
<StgValue><ssdm name="rhs_283"/></StgValue>
</operation>

<operation id="4618" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:495 %sext_ln1347_93 = sext i34 %rhs_283

]]></Node>
<StgValue><ssdm name="sext_ln1347_93"/></StgValue>
</operation>

<operation id="4619" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:496 %ret_V_457 = add i35 %sext_ln1347_93, i35 %sext_ln813_156

]]></Node>
<StgValue><ssdm name="ret_V_457"/></StgValue>
</operation>

<operation id="4620" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:502 %r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476

]]></Node>
<StgValue><ssdm name="r_V_1447"/></StgValue>
</operation>

<operation id="4621" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:506 %r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190

]]></Node>
<StgValue><ssdm name="r_V_1578"/></StgValue>
</operation>

<operation id="4622" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:507 %sext_ln813_157 = sext i33 %r_V_1447

]]></Node>
<StgValue><ssdm name="sext_ln813_157"/></StgValue>
</operation>

<operation id="4623" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:508 %rhs_286 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1578, i2 0

]]></Node>
<StgValue><ssdm name="rhs_286"/></StgValue>
</operation>

<operation id="4624" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:509 %sext_ln1347_94 = sext i34 %rhs_286

]]></Node>
<StgValue><ssdm name="sext_ln1347_94"/></StgValue>
</operation>

<operation id="4625" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:510 %ret_V_459 = add i35 %sext_ln1347_94, i35 %sext_ln813_157

]]></Node>
<StgValue><ssdm name="ret_V_459"/></StgValue>
</operation>

<operation id="4626" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:516 %r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477

]]></Node>
<StgValue><ssdm name="r_V_1450"/></StgValue>
</operation>

<operation id="4627" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:520 %r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192

]]></Node>
<StgValue><ssdm name="r_V_1579"/></StgValue>
</operation>

<operation id="4628" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:521 %sext_ln813_158 = sext i33 %r_V_1450

]]></Node>
<StgValue><ssdm name="sext_ln813_158"/></StgValue>
</operation>

<operation id="4629" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:522 %rhs_289 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1579, i2 0

]]></Node>
<StgValue><ssdm name="rhs_289"/></StgValue>
</operation>

<operation id="4630" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:523 %sext_ln1347_95 = sext i34 %rhs_289

]]></Node>
<StgValue><ssdm name="sext_ln1347_95"/></StgValue>
</operation>

<operation id="4631" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:524 %ret_V_461 = add i35 %sext_ln1347_95, i35 %sext_ln813_158

]]></Node>
<StgValue><ssdm name="ret_V_461"/></StgValue>
</operation>

<operation id="4632" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:530 %r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478

]]></Node>
<StgValue><ssdm name="r_V_1453"/></StgValue>
</operation>

<operation id="4633" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:534 %r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194

]]></Node>
<StgValue><ssdm name="r_V_1580"/></StgValue>
</operation>

<operation id="4634" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:535 %sext_ln813_159 = sext i33 %r_V_1453

]]></Node>
<StgValue><ssdm name="sext_ln813_159"/></StgValue>
</operation>

<operation id="4635" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:536 %rhs_292 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1580, i2 0

]]></Node>
<StgValue><ssdm name="rhs_292"/></StgValue>
</operation>

<operation id="4636" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:537 %sext_ln1347_96 = sext i34 %rhs_292

]]></Node>
<StgValue><ssdm name="sext_ln1347_96"/></StgValue>
</operation>

<operation id="4637" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:538 %ret_V_463 = add i35 %sext_ln1347_96, i35 %sext_ln813_159

]]></Node>
<StgValue><ssdm name="ret_V_463"/></StgValue>
</operation>

<operation id="4638" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:544 %r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479

]]></Node>
<StgValue><ssdm name="r_V_1456"/></StgValue>
</operation>

<operation id="4639" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:548 %r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196

]]></Node>
<StgValue><ssdm name="r_V_1581"/></StgValue>
</operation>

<operation id="4640" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:549 %sext_ln813_160 = sext i33 %r_V_1456

]]></Node>
<StgValue><ssdm name="sext_ln813_160"/></StgValue>
</operation>

<operation id="4641" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:550 %rhs_295 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1581, i2 0

]]></Node>
<StgValue><ssdm name="rhs_295"/></StgValue>
</operation>

<operation id="4642" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:551 %sext_ln1347_97 = sext i34 %rhs_295

]]></Node>
<StgValue><ssdm name="sext_ln1347_97"/></StgValue>
</operation>

<operation id="4643" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:552 %ret_V_465 = add i35 %sext_ln1347_97, i35 %sext_ln813_160

]]></Node>
<StgValue><ssdm name="ret_V_465"/></StgValue>
</operation>

<operation id="4644" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:558 %r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480

]]></Node>
<StgValue><ssdm name="r_V_1459"/></StgValue>
</operation>

<operation id="4645" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:562 %r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198

]]></Node>
<StgValue><ssdm name="r_V_1582"/></StgValue>
</operation>

<operation id="4646" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:563 %sext_ln813_161 = sext i33 %r_V_1459

]]></Node>
<StgValue><ssdm name="sext_ln813_161"/></StgValue>
</operation>

<operation id="4647" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:564 %rhs_298 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1582, i2 0

]]></Node>
<StgValue><ssdm name="rhs_298"/></StgValue>
</operation>

<operation id="4648" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:565 %sext_ln1347_98 = sext i34 %rhs_298

]]></Node>
<StgValue><ssdm name="sext_ln1347_98"/></StgValue>
</operation>

<operation id="4649" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:566 %ret_V_467 = add i35 %sext_ln1347_98, i35 %sext_ln813_161

]]></Node>
<StgValue><ssdm name="ret_V_467"/></StgValue>
</operation>

<operation id="4650" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:572 %r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481

]]></Node>
<StgValue><ssdm name="r_V_1462"/></StgValue>
</operation>

<operation id="4651" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:576 %r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200

]]></Node>
<StgValue><ssdm name="r_V_1583"/></StgValue>
</operation>

<operation id="4652" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:577 %sext_ln813_162 = sext i33 %r_V_1462

]]></Node>
<StgValue><ssdm name="sext_ln813_162"/></StgValue>
</operation>

<operation id="4653" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:578 %rhs_301 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1583, i2 0

]]></Node>
<StgValue><ssdm name="rhs_301"/></StgValue>
</operation>

<operation id="4654" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:579 %sext_ln1347_99 = sext i34 %rhs_301

]]></Node>
<StgValue><ssdm name="sext_ln1347_99"/></StgValue>
</operation>

<operation id="4655" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:580 %ret_V_469 = add i35 %sext_ln1347_99, i35 %sext_ln813_162

]]></Node>
<StgValue><ssdm name="ret_V_469"/></StgValue>
</operation>

<operation id="4656" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:586 %r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482

]]></Node>
<StgValue><ssdm name="r_V_1465"/></StgValue>
</operation>

<operation id="4657" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:590 %r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202

]]></Node>
<StgValue><ssdm name="r_V_1584"/></StgValue>
</operation>

<operation id="4658" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:591 %sext_ln813_163 = sext i33 %r_V_1465

]]></Node>
<StgValue><ssdm name="sext_ln813_163"/></StgValue>
</operation>

<operation id="4659" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:592 %rhs_304 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1584, i2 0

]]></Node>
<StgValue><ssdm name="rhs_304"/></StgValue>
</operation>

<operation id="4660" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:593 %sext_ln1347_100 = sext i34 %rhs_304

]]></Node>
<StgValue><ssdm name="sext_ln1347_100"/></StgValue>
</operation>

<operation id="4661" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:594 %ret_V_471 = add i35 %sext_ln1347_100, i35 %sext_ln813_163

]]></Node>
<StgValue><ssdm name="ret_V_471"/></StgValue>
</operation>

<operation id="4662" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:600 %r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483

]]></Node>
<StgValue><ssdm name="r_V_1468"/></StgValue>
</operation>

<operation id="4663" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:604 %r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204

]]></Node>
<StgValue><ssdm name="r_V_1585"/></StgValue>
</operation>

<operation id="4664" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:605 %sext_ln813_164 = sext i33 %r_V_1468

]]></Node>
<StgValue><ssdm name="sext_ln813_164"/></StgValue>
</operation>

<operation id="4665" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:606 %rhs_307 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1585, i2 0

]]></Node>
<StgValue><ssdm name="rhs_307"/></StgValue>
</operation>

<operation id="4666" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:607 %sext_ln1347_101 = sext i34 %rhs_307

]]></Node>
<StgValue><ssdm name="sext_ln1347_101"/></StgValue>
</operation>

<operation id="4667" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:608 %ret_V_473 = add i35 %sext_ln1347_101, i35 %sext_ln813_164

]]></Node>
<StgValue><ssdm name="ret_V_473"/></StgValue>
</operation>

<operation id="4668" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:614 %r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484

]]></Node>
<StgValue><ssdm name="r_V_1471"/></StgValue>
</operation>

<operation id="4669" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:618 %r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206

]]></Node>
<StgValue><ssdm name="r_V_1586"/></StgValue>
</operation>

<operation id="4670" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:619 %sext_ln813_165 = sext i33 %r_V_1471

]]></Node>
<StgValue><ssdm name="sext_ln813_165"/></StgValue>
</operation>

<operation id="4671" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:620 %rhs_310 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1586, i2 0

]]></Node>
<StgValue><ssdm name="rhs_310"/></StgValue>
</operation>

<operation id="4672" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:621 %sext_ln1347_102 = sext i34 %rhs_310

]]></Node>
<StgValue><ssdm name="sext_ln1347_102"/></StgValue>
</operation>

<operation id="4673" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:622 %ret_V_475 = add i35 %sext_ln1347_102, i35 %sext_ln813_165

]]></Node>
<StgValue><ssdm name="ret_V_475"/></StgValue>
</operation>

<operation id="4674" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:628 %r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485

]]></Node>
<StgValue><ssdm name="r_V_1474"/></StgValue>
</operation>

<operation id="4675" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:632 %r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208

]]></Node>
<StgValue><ssdm name="r_V_1587"/></StgValue>
</operation>

<operation id="4676" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:633 %sext_ln813_166 = sext i33 %r_V_1474

]]></Node>
<StgValue><ssdm name="sext_ln813_166"/></StgValue>
</operation>

<operation id="4677" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:634 %rhs_313 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1587, i2 0

]]></Node>
<StgValue><ssdm name="rhs_313"/></StgValue>
</operation>

<operation id="4678" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:635 %sext_ln1347_103 = sext i34 %rhs_313

]]></Node>
<StgValue><ssdm name="sext_ln1347_103"/></StgValue>
</operation>

<operation id="4679" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:636 %ret_V_477 = add i35 %sext_ln1347_103, i35 %sext_ln813_166

]]></Node>
<StgValue><ssdm name="ret_V_477"/></StgValue>
</operation>

<operation id="4680" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:642 %r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486

]]></Node>
<StgValue><ssdm name="r_V_1477"/></StgValue>
</operation>

<operation id="4681" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:646 %r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210

]]></Node>
<StgValue><ssdm name="r_V_1588"/></StgValue>
</operation>

<operation id="4682" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:647 %sext_ln813_167 = sext i33 %r_V_1477

]]></Node>
<StgValue><ssdm name="sext_ln813_167"/></StgValue>
</operation>

<operation id="4683" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:648 %rhs_316 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1588, i2 0

]]></Node>
<StgValue><ssdm name="rhs_316"/></StgValue>
</operation>

<operation id="4684" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:649 %sext_ln1347_104 = sext i34 %rhs_316

]]></Node>
<StgValue><ssdm name="sext_ln1347_104"/></StgValue>
</operation>

<operation id="4685" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:650 %ret_V_479 = add i35 %sext_ln1347_104, i35 %sext_ln813_167

]]></Node>
<StgValue><ssdm name="ret_V_479"/></StgValue>
</operation>

<operation id="4686" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:656 %r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487

]]></Node>
<StgValue><ssdm name="r_V_1480"/></StgValue>
</operation>

<operation id="4687" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:660 %r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212

]]></Node>
<StgValue><ssdm name="r_V_1589"/></StgValue>
</operation>

<operation id="4688" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:661 %sext_ln813_168 = sext i33 %r_V_1480

]]></Node>
<StgValue><ssdm name="sext_ln813_168"/></StgValue>
</operation>

<operation id="4689" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:662 %rhs_319 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1589, i2 0

]]></Node>
<StgValue><ssdm name="rhs_319"/></StgValue>
</operation>

<operation id="4690" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:663 %sext_ln1347_105 = sext i34 %rhs_319

]]></Node>
<StgValue><ssdm name="sext_ln1347_105"/></StgValue>
</operation>

<operation id="4691" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:664 %ret_V_481 = add i35 %sext_ln1347_105, i35 %sext_ln813_168

]]></Node>
<StgValue><ssdm name="ret_V_481"/></StgValue>
</operation>

<operation id="4692" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:670 %r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488

]]></Node>
<StgValue><ssdm name="r_V_1483"/></StgValue>
</operation>

<operation id="4693" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:674 %r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214

]]></Node>
<StgValue><ssdm name="r_V_1590"/></StgValue>
</operation>

<operation id="4694" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:675 %sext_ln813_169 = sext i33 %r_V_1483

]]></Node>
<StgValue><ssdm name="sext_ln813_169"/></StgValue>
</operation>

<operation id="4695" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:676 %rhs_322 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1590, i2 0

]]></Node>
<StgValue><ssdm name="rhs_322"/></StgValue>
</operation>

<operation id="4696" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:677 %sext_ln1347_106 = sext i34 %rhs_322

]]></Node>
<StgValue><ssdm name="sext_ln1347_106"/></StgValue>
</operation>

<operation id="4697" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:678 %ret_V_483 = add i35 %sext_ln1347_106, i35 %sext_ln813_169

]]></Node>
<StgValue><ssdm name="ret_V_483"/></StgValue>
</operation>

<operation id="4698" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:684 %r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489

]]></Node>
<StgValue><ssdm name="r_V_1486"/></StgValue>
</operation>

<operation id="4699" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:688 %r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216

]]></Node>
<StgValue><ssdm name="r_V_1591"/></StgValue>
</operation>

<operation id="4700" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:689 %sext_ln813_170 = sext i33 %r_V_1486

]]></Node>
<StgValue><ssdm name="sext_ln813_170"/></StgValue>
</operation>

<operation id="4701" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:690 %rhs_325 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1591, i2 0

]]></Node>
<StgValue><ssdm name="rhs_325"/></StgValue>
</operation>

<operation id="4702" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:691 %sext_ln1347_107 = sext i34 %rhs_325

]]></Node>
<StgValue><ssdm name="sext_ln1347_107"/></StgValue>
</operation>

<operation id="4703" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:692 %ret_V_485 = add i35 %sext_ln1347_107, i35 %sext_ln813_170

]]></Node>
<StgValue><ssdm name="ret_V_485"/></StgValue>
</operation>

<operation id="4704" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:698 %r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490

]]></Node>
<StgValue><ssdm name="r_V_1489"/></StgValue>
</operation>

<operation id="4705" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:702 %r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218

]]></Node>
<StgValue><ssdm name="r_V_1592"/></StgValue>
</operation>

<operation id="4706" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:703 %sext_ln813_171 = sext i33 %r_V_1489

]]></Node>
<StgValue><ssdm name="sext_ln813_171"/></StgValue>
</operation>

<operation id="4707" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:704 %rhs_328 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1592, i2 0

]]></Node>
<StgValue><ssdm name="rhs_328"/></StgValue>
</operation>

<operation id="4708" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:705 %sext_ln1347_108 = sext i34 %rhs_328

]]></Node>
<StgValue><ssdm name="sext_ln1347_108"/></StgValue>
</operation>

<operation id="4709" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:706 %ret_V_487 = add i35 %sext_ln1347_108, i35 %sext_ln813_171

]]></Node>
<StgValue><ssdm name="ret_V_487"/></StgValue>
</operation>

<operation id="4710" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:712 %r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491

]]></Node>
<StgValue><ssdm name="r_V_1492"/></StgValue>
</operation>

<operation id="4711" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:716 %r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220

]]></Node>
<StgValue><ssdm name="r_V_1593"/></StgValue>
</operation>

<operation id="4712" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:717 %sext_ln813_172 = sext i33 %r_V_1492

]]></Node>
<StgValue><ssdm name="sext_ln813_172"/></StgValue>
</operation>

<operation id="4713" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:718 %rhs_331 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1593, i2 0

]]></Node>
<StgValue><ssdm name="rhs_331"/></StgValue>
</operation>

<operation id="4714" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:719 %sext_ln1347_109 = sext i34 %rhs_331

]]></Node>
<StgValue><ssdm name="sext_ln1347_109"/></StgValue>
</operation>

<operation id="4715" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:720 %ret_V_489 = add i35 %sext_ln1347_109, i35 %sext_ln813_172

]]></Node>
<StgValue><ssdm name="ret_V_489"/></StgValue>
</operation>

<operation id="4716" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:726 %r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492

]]></Node>
<StgValue><ssdm name="r_V_1495"/></StgValue>
</operation>

<operation id="4717" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:730 %r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222

]]></Node>
<StgValue><ssdm name="r_V_1594"/></StgValue>
</operation>

<operation id="4718" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:731 %sext_ln813_173 = sext i33 %r_V_1495

]]></Node>
<StgValue><ssdm name="sext_ln813_173"/></StgValue>
</operation>

<operation id="4719" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:732 %rhs_334 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1594, i2 0

]]></Node>
<StgValue><ssdm name="rhs_334"/></StgValue>
</operation>

<operation id="4720" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:733 %sext_ln1347_110 = sext i34 %rhs_334

]]></Node>
<StgValue><ssdm name="sext_ln1347_110"/></StgValue>
</operation>

<operation id="4721" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:734 %ret_V_491 = add i35 %sext_ln1347_110, i35 %sext_ln813_173

]]></Node>
<StgValue><ssdm name="ret_V_491"/></StgValue>
</operation>

<operation id="4722" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:740 %r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493

]]></Node>
<StgValue><ssdm name="r_V_1498"/></StgValue>
</operation>

<operation id="4723" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:744 %r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224

]]></Node>
<StgValue><ssdm name="r_V_1595"/></StgValue>
</operation>

<operation id="4724" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:745 %sext_ln813_174 = sext i33 %r_V_1498

]]></Node>
<StgValue><ssdm name="sext_ln813_174"/></StgValue>
</operation>

<operation id="4725" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:746 %rhs_337 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1595, i2 0

]]></Node>
<StgValue><ssdm name="rhs_337"/></StgValue>
</operation>

<operation id="4726" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:747 %sext_ln1347_111 = sext i34 %rhs_337

]]></Node>
<StgValue><ssdm name="sext_ln1347_111"/></StgValue>
</operation>

<operation id="4727" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:748 %ret_V_493 = add i35 %sext_ln1347_111, i35 %sext_ln813_174

]]></Node>
<StgValue><ssdm name="ret_V_493"/></StgValue>
</operation>

<operation id="4728" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:754 %r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494

]]></Node>
<StgValue><ssdm name="r_V_1501"/></StgValue>
</operation>

<operation id="4729" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:758 %r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226

]]></Node>
<StgValue><ssdm name="r_V_1596"/></StgValue>
</operation>

<operation id="4730" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:759 %sext_ln813_175 = sext i33 %r_V_1501

]]></Node>
<StgValue><ssdm name="sext_ln813_175"/></StgValue>
</operation>

<operation id="4731" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:760 %rhs_340 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1596, i2 0

]]></Node>
<StgValue><ssdm name="rhs_340"/></StgValue>
</operation>

<operation id="4732" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:761 %sext_ln1347_112 = sext i34 %rhs_340

]]></Node>
<StgValue><ssdm name="sext_ln1347_112"/></StgValue>
</operation>

<operation id="4733" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:762 %ret_V_495 = add i35 %sext_ln1347_112, i35 %sext_ln813_175

]]></Node>
<StgValue><ssdm name="ret_V_495"/></StgValue>
</operation>

<operation id="4734" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:768 %r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495

]]></Node>
<StgValue><ssdm name="r_V_1504"/></StgValue>
</operation>

<operation id="4735" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:772 %r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228

]]></Node>
<StgValue><ssdm name="r_V_1597"/></StgValue>
</operation>

<operation id="4736" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:773 %sext_ln813_176 = sext i33 %r_V_1504

]]></Node>
<StgValue><ssdm name="sext_ln813_176"/></StgValue>
</operation>

<operation id="4737" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:774 %rhs_343 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1597, i2 0

]]></Node>
<StgValue><ssdm name="rhs_343"/></StgValue>
</operation>

<operation id="4738" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:775 %sext_ln1347_113 = sext i34 %rhs_343

]]></Node>
<StgValue><ssdm name="sext_ln1347_113"/></StgValue>
</operation>

<operation id="4739" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:776 %ret_V_497 = add i35 %sext_ln1347_113, i35 %sext_ln813_176

]]></Node>
<StgValue><ssdm name="ret_V_497"/></StgValue>
</operation>

<operation id="4740" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:782 %r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496

]]></Node>
<StgValue><ssdm name="r_V_1507"/></StgValue>
</operation>

<operation id="4741" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:786 %r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230

]]></Node>
<StgValue><ssdm name="r_V_1598"/></StgValue>
</operation>

<operation id="4742" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:787 %sext_ln813_177 = sext i33 %r_V_1507

]]></Node>
<StgValue><ssdm name="sext_ln813_177"/></StgValue>
</operation>

<operation id="4743" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:788 %rhs_346 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1598, i2 0

]]></Node>
<StgValue><ssdm name="rhs_346"/></StgValue>
</operation>

<operation id="4744" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:789 %sext_ln1347_114 = sext i34 %rhs_346

]]></Node>
<StgValue><ssdm name="sext_ln1347_114"/></StgValue>
</operation>

<operation id="4745" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:790 %ret_V_499 = add i35 %sext_ln1347_114, i35 %sext_ln813_177

]]></Node>
<StgValue><ssdm name="ret_V_499"/></StgValue>
</operation>

<operation id="4746" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:796 %r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497

]]></Node>
<StgValue><ssdm name="r_V_1510"/></StgValue>
</operation>

<operation id="4747" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:800 %r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232

]]></Node>
<StgValue><ssdm name="r_V_1599"/></StgValue>
</operation>

<operation id="4748" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:801 %sext_ln813_178 = sext i33 %r_V_1510

]]></Node>
<StgValue><ssdm name="sext_ln813_178"/></StgValue>
</operation>

<operation id="4749" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:802 %rhs_349 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1599, i2 0

]]></Node>
<StgValue><ssdm name="rhs_349"/></StgValue>
</operation>

<operation id="4750" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:803 %sext_ln1347_115 = sext i34 %rhs_349

]]></Node>
<StgValue><ssdm name="sext_ln1347_115"/></StgValue>
</operation>

<operation id="4751" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:804 %ret_V_501 = add i35 %sext_ln1347_115, i35 %sext_ln813_178

]]></Node>
<StgValue><ssdm name="ret_V_501"/></StgValue>
</operation>

<operation id="4752" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:810 %r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498

]]></Node>
<StgValue><ssdm name="r_V_1513"/></StgValue>
</operation>

<operation id="4753" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:814 %r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234

]]></Node>
<StgValue><ssdm name="r_V_1600"/></StgValue>
</operation>

<operation id="4754" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:815 %sext_ln813_179 = sext i33 %r_V_1513

]]></Node>
<StgValue><ssdm name="sext_ln813_179"/></StgValue>
</operation>

<operation id="4755" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:816 %rhs_352 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1600, i2 0

]]></Node>
<StgValue><ssdm name="rhs_352"/></StgValue>
</operation>

<operation id="4756" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:817 %sext_ln1347_116 = sext i34 %rhs_352

]]></Node>
<StgValue><ssdm name="sext_ln1347_116"/></StgValue>
</operation>

<operation id="4757" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:818 %ret_V_503 = add i35 %sext_ln1347_116, i35 %sext_ln813_179

]]></Node>
<StgValue><ssdm name="ret_V_503"/></StgValue>
</operation>

<operation id="4758" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:824 %r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499

]]></Node>
<StgValue><ssdm name="r_V_1516"/></StgValue>
</operation>

<operation id="4759" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:828 %r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236

]]></Node>
<StgValue><ssdm name="r_V_1601"/></StgValue>
</operation>

<operation id="4760" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:829 %sext_ln813_180 = sext i33 %r_V_1516

]]></Node>
<StgValue><ssdm name="sext_ln813_180"/></StgValue>
</operation>

<operation id="4761" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:830 %rhs_355 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1601, i2 0

]]></Node>
<StgValue><ssdm name="rhs_355"/></StgValue>
</operation>

<operation id="4762" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:831 %sext_ln1347_117 = sext i34 %rhs_355

]]></Node>
<StgValue><ssdm name="sext_ln1347_117"/></StgValue>
</operation>

<operation id="4763" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:832 %ret_V_505 = add i35 %sext_ln1347_117, i35 %sext_ln813_180

]]></Node>
<StgValue><ssdm name="ret_V_505"/></StgValue>
</operation>

<operation id="4764" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:838 %r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500

]]></Node>
<StgValue><ssdm name="r_V_1519"/></StgValue>
</operation>

<operation id="4765" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:842 %r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238

]]></Node>
<StgValue><ssdm name="r_V_1602"/></StgValue>
</operation>

<operation id="4766" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:843 %sext_ln813_181 = sext i33 %r_V_1519

]]></Node>
<StgValue><ssdm name="sext_ln813_181"/></StgValue>
</operation>

<operation id="4767" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:844 %rhs_358 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1602, i2 0

]]></Node>
<StgValue><ssdm name="rhs_358"/></StgValue>
</operation>

<operation id="4768" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:845 %sext_ln1347_118 = sext i34 %rhs_358

]]></Node>
<StgValue><ssdm name="sext_ln1347_118"/></StgValue>
</operation>

<operation id="4769" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:846 %ret_V_507 = add i35 %sext_ln1347_118, i35 %sext_ln813_181

]]></Node>
<StgValue><ssdm name="ret_V_507"/></StgValue>
</operation>

<operation id="4770" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:852 %r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501

]]></Node>
<StgValue><ssdm name="r_V_1522"/></StgValue>
</operation>

<operation id="4771" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:856 %r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240

]]></Node>
<StgValue><ssdm name="r_V_1603"/></StgValue>
</operation>

<operation id="4772" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:857 %sext_ln813_182 = sext i33 %r_V_1522

]]></Node>
<StgValue><ssdm name="sext_ln813_182"/></StgValue>
</operation>

<operation id="4773" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:858 %rhs_361 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1603, i2 0

]]></Node>
<StgValue><ssdm name="rhs_361"/></StgValue>
</operation>

<operation id="4774" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:859 %sext_ln1347_119 = sext i34 %rhs_361

]]></Node>
<StgValue><ssdm name="sext_ln1347_119"/></StgValue>
</operation>

<operation id="4775" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:860 %ret_V_509 = add i35 %sext_ln1347_119, i35 %sext_ln813_182

]]></Node>
<StgValue><ssdm name="ret_V_509"/></StgValue>
</operation>

<operation id="4776" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:866 %r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502

]]></Node>
<StgValue><ssdm name="r_V_1525"/></StgValue>
</operation>

<operation id="4777" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:870 %r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242

]]></Node>
<StgValue><ssdm name="r_V_1604"/></StgValue>
</operation>

<operation id="4778" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:871 %sext_ln813_183 = sext i33 %r_V_1525

]]></Node>
<StgValue><ssdm name="sext_ln813_183"/></StgValue>
</operation>

<operation id="4779" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:872 %rhs_364 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1604, i2 0

]]></Node>
<StgValue><ssdm name="rhs_364"/></StgValue>
</operation>

<operation id="4780" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:873 %sext_ln1347_120 = sext i34 %rhs_364

]]></Node>
<StgValue><ssdm name="sext_ln1347_120"/></StgValue>
</operation>

<operation id="4781" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:874 %ret_V_511 = add i35 %sext_ln1347_120, i35 %sext_ln813_183

]]></Node>
<StgValue><ssdm name="ret_V_511"/></StgValue>
</operation>

<operation id="4782" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:880 %r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503

]]></Node>
<StgValue><ssdm name="r_V_1528"/></StgValue>
</operation>

<operation id="4783" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:884 %r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244

]]></Node>
<StgValue><ssdm name="r_V_1605"/></StgValue>
</operation>

<operation id="4784" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:885 %sext_ln813_184 = sext i33 %r_V_1528

]]></Node>
<StgValue><ssdm name="sext_ln813_184"/></StgValue>
</operation>

<operation id="4785" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:886 %rhs_367 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1605, i2 0

]]></Node>
<StgValue><ssdm name="rhs_367"/></StgValue>
</operation>

<operation id="4786" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:887 %sext_ln1347_121 = sext i34 %rhs_367

]]></Node>
<StgValue><ssdm name="sext_ln1347_121"/></StgValue>
</operation>

<operation id="4787" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:888 %ret_V_513 = add i35 %sext_ln1347_121, i35 %sext_ln813_184

]]></Node>
<StgValue><ssdm name="ret_V_513"/></StgValue>
</operation>

<operation id="4788" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:894 %r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504

]]></Node>
<StgValue><ssdm name="r_V_1531"/></StgValue>
</operation>

<operation id="4789" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:898 %r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246

]]></Node>
<StgValue><ssdm name="r_V_1606"/></StgValue>
</operation>

<operation id="4790" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:899 %sext_ln813_185 = sext i33 %r_V_1531

]]></Node>
<StgValue><ssdm name="sext_ln813_185"/></StgValue>
</operation>

<operation id="4791" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:900 %rhs_370 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1606, i2 0

]]></Node>
<StgValue><ssdm name="rhs_370"/></StgValue>
</operation>

<operation id="4792" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:901 %sext_ln1347_122 = sext i34 %rhs_370

]]></Node>
<StgValue><ssdm name="sext_ln1347_122"/></StgValue>
</operation>

<operation id="4793" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:902 %ret_V_515 = add i35 %sext_ln1347_122, i35 %sext_ln813_185

]]></Node>
<StgValue><ssdm name="ret_V_515"/></StgValue>
</operation>

<operation id="4794" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:908 %r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505

]]></Node>
<StgValue><ssdm name="r_V_1534"/></StgValue>
</operation>

<operation id="4795" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:912 %r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248

]]></Node>
<StgValue><ssdm name="r_V_1607"/></StgValue>
</operation>

<operation id="4796" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:913 %sext_ln813_186 = sext i33 %r_V_1534

]]></Node>
<StgValue><ssdm name="sext_ln813_186"/></StgValue>
</operation>

<operation id="4797" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:914 %rhs_373 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1607, i2 0

]]></Node>
<StgValue><ssdm name="rhs_373"/></StgValue>
</operation>

<operation id="4798" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:915 %sext_ln1347_123 = sext i34 %rhs_373

]]></Node>
<StgValue><ssdm name="sext_ln1347_123"/></StgValue>
</operation>

<operation id="4799" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:916 %ret_V_517 = add i35 %sext_ln1347_123, i35 %sext_ln813_186

]]></Node>
<StgValue><ssdm name="ret_V_517"/></StgValue>
</operation>

<operation id="4800" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:922 %r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506

]]></Node>
<StgValue><ssdm name="r_V_1537"/></StgValue>
</operation>

<operation id="4801" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:926 %r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250

]]></Node>
<StgValue><ssdm name="r_V_1608"/></StgValue>
</operation>

<operation id="4802" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:927 %sext_ln813_187 = sext i33 %r_V_1537

]]></Node>
<StgValue><ssdm name="sext_ln813_187"/></StgValue>
</operation>

<operation id="4803" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:928 %rhs_376 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1608, i2 0

]]></Node>
<StgValue><ssdm name="rhs_376"/></StgValue>
</operation>

<operation id="4804" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:929 %sext_ln1347_124 = sext i34 %rhs_376

]]></Node>
<StgValue><ssdm name="sext_ln1347_124"/></StgValue>
</operation>

<operation id="4805" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:930 %ret_V_519 = add i35 %sext_ln1347_124, i35 %sext_ln813_187

]]></Node>
<StgValue><ssdm name="ret_V_519"/></StgValue>
</operation>

<operation id="4806" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:936 %r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507

]]></Node>
<StgValue><ssdm name="r_V_1540"/></StgValue>
</operation>

<operation id="4807" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:939 %r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252

]]></Node>
<StgValue><ssdm name="r_V_1609"/></StgValue>
</operation>

<operation id="4808" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:940 %sext_ln813_188 = sext i33 %r_V_1540

]]></Node>
<StgValue><ssdm name="sext_ln813_188"/></StgValue>
</operation>

<operation id="4809" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:941 %rhs_379 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1609, i2 0

]]></Node>
<StgValue><ssdm name="rhs_379"/></StgValue>
</operation>

<operation id="4810" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:942 %sext_ln1347_125 = sext i34 %rhs_379

]]></Node>
<StgValue><ssdm name="sext_ln1347_125"/></StgValue>
</operation>

<operation id="4811" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:943 %ret_V_521 = add i35 %sext_ln1347_125, i35 %sext_ln813_188

]]></Node>
<StgValue><ssdm name="ret_V_521"/></StgValue>
</operation>

<operation id="4812" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:949 %r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508

]]></Node>
<StgValue><ssdm name="r_V_1543"/></StgValue>
</operation>

<operation id="4813" st_id="79" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:952 %r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254

]]></Node>
<StgValue><ssdm name="r_V_1610"/></StgValue>
</operation>

<operation id="4814" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="35" op_0_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:953 %sext_ln813_189 = sext i33 %r_V_1543

]]></Node>
<StgValue><ssdm name="sext_ln813_189"/></StgValue>
</operation>

<operation id="4815" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:954 %rhs_382 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1610, i2 0

]]></Node>
<StgValue><ssdm name="rhs_382"/></StgValue>
</operation>

<operation id="4816" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="35" op_0_bw="34">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:955 %sext_ln1347_126 = sext i34 %rhs_382

]]></Node>
<StgValue><ssdm name="sext_ln1347_126"/></StgValue>
</operation>

<operation id="4817" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:956 %ret_V_523 = add i35 %sext_ln1347_126, i35 %sext_ln813_189

]]></Node>
<StgValue><ssdm name="ret_V_523"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4818" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:76 %ret_V_397 = add i35 %sext_ln1347, i35 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_397"/></StgValue>
</operation>

<operation id="4819" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:77 %trunc_ln818_190 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_397, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_190"/></StgValue>
</operation>

<operation id="4820" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:90 %ret_V_399 = add i35 %sext_ln1347_64, i35 %sext_ln813_127

]]></Node>
<StgValue><ssdm name="ret_V_399"/></StgValue>
</operation>

<operation id="4821" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:91 %trunc_ln818_191 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_399, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_191"/></StgValue>
</operation>

<operation id="4822" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:104 %ret_V_401 = add i35 %sext_ln1347_65, i35 %sext_ln813_128

]]></Node>
<StgValue><ssdm name="ret_V_401"/></StgValue>
</operation>

<operation id="4823" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:105 %trunc_ln818_192 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_401, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_192"/></StgValue>
</operation>

<operation id="4824" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:118 %ret_V_403 = add i35 %sext_ln1347_66, i35 %sext_ln813_129

]]></Node>
<StgValue><ssdm name="ret_V_403"/></StgValue>
</operation>

<operation id="4825" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:119 %trunc_ln818_193 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_403, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_193"/></StgValue>
</operation>

<operation id="4826" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:132 %ret_V_405 = add i35 %sext_ln1347_67, i35 %sext_ln813_130

]]></Node>
<StgValue><ssdm name="ret_V_405"/></StgValue>
</operation>

<operation id="4827" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:133 %trunc_ln818_194 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_405, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_194"/></StgValue>
</operation>

<operation id="4828" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:146 %ret_V_407 = add i35 %sext_ln1347_68, i35 %sext_ln813_131

]]></Node>
<StgValue><ssdm name="ret_V_407"/></StgValue>
</operation>

<operation id="4829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:147 %trunc_ln818_195 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_407, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_195"/></StgValue>
</operation>

<operation id="4830" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:160 %ret_V_409 = add i35 %sext_ln1347_69, i35 %sext_ln813_132

]]></Node>
<StgValue><ssdm name="ret_V_409"/></StgValue>
</operation>

<operation id="4831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:161 %trunc_ln818_196 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_409, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_196"/></StgValue>
</operation>

<operation id="4832" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:174 %ret_V_411 = add i35 %sext_ln1347_70, i35 %sext_ln813_133

]]></Node>
<StgValue><ssdm name="ret_V_411"/></StgValue>
</operation>

<operation id="4833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:175 %trunc_ln818_197 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_411, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_197"/></StgValue>
</operation>

<operation id="4834" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:188 %ret_V_413 = add i35 %sext_ln1347_71, i35 %sext_ln813_134

]]></Node>
<StgValue><ssdm name="ret_V_413"/></StgValue>
</operation>

<operation id="4835" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:189 %trunc_ln818_198 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_413, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_198"/></StgValue>
</operation>

<operation id="4836" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:202 %ret_V_415 = add i35 %sext_ln1347_72, i35 %sext_ln813_135

]]></Node>
<StgValue><ssdm name="ret_V_415"/></StgValue>
</operation>

<operation id="4837" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:203 %trunc_ln818_199 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_415, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_199"/></StgValue>
</operation>

<operation id="4838" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:216 %ret_V_417 = add i35 %sext_ln1347_73, i35 %sext_ln813_136

]]></Node>
<StgValue><ssdm name="ret_V_417"/></StgValue>
</operation>

<operation id="4839" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:217 %trunc_ln818_200 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_417, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_200"/></StgValue>
</operation>

<operation id="4840" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:230 %ret_V_419 = add i35 %sext_ln1347_74, i35 %sext_ln813_137

]]></Node>
<StgValue><ssdm name="ret_V_419"/></StgValue>
</operation>

<operation id="4841" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:231 %trunc_ln818_201 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_419, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_201"/></StgValue>
</operation>

<operation id="4842" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:244 %ret_V_421 = add i35 %sext_ln1347_75, i35 %sext_ln813_138

]]></Node>
<StgValue><ssdm name="ret_V_421"/></StgValue>
</operation>

<operation id="4843" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:245 %trunc_ln818_202 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_421, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_202"/></StgValue>
</operation>

<operation id="4844" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:258 %ret_V_423 = add i35 %sext_ln1347_76, i35 %sext_ln813_139

]]></Node>
<StgValue><ssdm name="ret_V_423"/></StgValue>
</operation>

<operation id="4845" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:259 %trunc_ln818_203 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_423, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_203"/></StgValue>
</operation>

<operation id="4846" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:272 %ret_V_425 = add i35 %sext_ln1347_77, i35 %sext_ln813_140

]]></Node>
<StgValue><ssdm name="ret_V_425"/></StgValue>
</operation>

<operation id="4847" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:273 %trunc_ln818_204 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_425, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_204"/></StgValue>
</operation>

<operation id="4848" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:286 %ret_V_427 = add i35 %sext_ln1347_78, i35 %sext_ln813_141

]]></Node>
<StgValue><ssdm name="ret_V_427"/></StgValue>
</operation>

<operation id="4849" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:287 %trunc_ln818_205 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_427, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_205"/></StgValue>
</operation>

<operation id="4850" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:300 %ret_V_429 = add i35 %sext_ln1347_79, i35 %sext_ln813_142

]]></Node>
<StgValue><ssdm name="ret_V_429"/></StgValue>
</operation>

<operation id="4851" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:301 %trunc_ln818_206 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_429, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_206"/></StgValue>
</operation>

<operation id="4852" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:314 %ret_V_431 = add i35 %sext_ln1347_80, i35 %sext_ln813_143

]]></Node>
<StgValue><ssdm name="ret_V_431"/></StgValue>
</operation>

<operation id="4853" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:315 %trunc_ln818_207 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_431, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_207"/></StgValue>
</operation>

<operation id="4854" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:328 %ret_V_433 = add i35 %sext_ln1347_81, i35 %sext_ln813_144

]]></Node>
<StgValue><ssdm name="ret_V_433"/></StgValue>
</operation>

<operation id="4855" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:329 %trunc_ln818_208 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_433, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_208"/></StgValue>
</operation>

<operation id="4856" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:342 %ret_V_435 = add i35 %sext_ln1347_82, i35 %sext_ln813_145

]]></Node>
<StgValue><ssdm name="ret_V_435"/></StgValue>
</operation>

<operation id="4857" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:343 %trunc_ln818_209 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_435, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_209"/></StgValue>
</operation>

<operation id="4858" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:356 %ret_V_437 = add i35 %sext_ln1347_83, i35 %sext_ln813_146

]]></Node>
<StgValue><ssdm name="ret_V_437"/></StgValue>
</operation>

<operation id="4859" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:357 %trunc_ln818_210 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_437, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_210"/></StgValue>
</operation>

<operation id="4860" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:370 %ret_V_439 = add i35 %sext_ln1347_84, i35 %sext_ln813_147

]]></Node>
<StgValue><ssdm name="ret_V_439"/></StgValue>
</operation>

<operation id="4861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:371 %trunc_ln818_211 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_439, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_211"/></StgValue>
</operation>

<operation id="4862" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:384 %ret_V_441 = add i35 %sext_ln1347_85, i35 %sext_ln813_148

]]></Node>
<StgValue><ssdm name="ret_V_441"/></StgValue>
</operation>

<operation id="4863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:385 %trunc_ln818_212 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_441, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_212"/></StgValue>
</operation>

<operation id="4864" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:398 %ret_V_443 = add i35 %sext_ln1347_86, i35 %sext_ln813_149

]]></Node>
<StgValue><ssdm name="ret_V_443"/></StgValue>
</operation>

<operation id="4865" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:399 %trunc_ln818_213 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_443, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_213"/></StgValue>
</operation>

<operation id="4866" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:412 %ret_V_445 = add i35 %sext_ln1347_87, i35 %sext_ln813_150

]]></Node>
<StgValue><ssdm name="ret_V_445"/></StgValue>
</operation>

<operation id="4867" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:413 %trunc_ln818_214 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_445, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_214"/></StgValue>
</operation>

<operation id="4868" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:426 %ret_V_447 = add i35 %sext_ln1347_88, i35 %sext_ln813_151

]]></Node>
<StgValue><ssdm name="ret_V_447"/></StgValue>
</operation>

<operation id="4869" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:427 %trunc_ln818_215 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_447, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_215"/></StgValue>
</operation>

<operation id="4870" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:440 %ret_V_449 = add i35 %sext_ln1347_89, i35 %sext_ln813_152

]]></Node>
<StgValue><ssdm name="ret_V_449"/></StgValue>
</operation>

<operation id="4871" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:441 %trunc_ln818_216 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_449, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_216"/></StgValue>
</operation>

<operation id="4872" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:454 %ret_V_451 = add i35 %sext_ln1347_90, i35 %sext_ln813_153

]]></Node>
<StgValue><ssdm name="ret_V_451"/></StgValue>
</operation>

<operation id="4873" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:455 %trunc_ln818_217 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_451, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_217"/></StgValue>
</operation>

<operation id="4874" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:468 %ret_V_453 = add i35 %sext_ln1347_91, i35 %sext_ln813_154

]]></Node>
<StgValue><ssdm name="ret_V_453"/></StgValue>
</operation>

<operation id="4875" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:469 %trunc_ln818_218 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_453, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_218"/></StgValue>
</operation>

<operation id="4876" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:482 %ret_V_455 = add i35 %sext_ln1347_92, i35 %sext_ln813_155

]]></Node>
<StgValue><ssdm name="ret_V_455"/></StgValue>
</operation>

<operation id="4877" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:483 %trunc_ln818_219 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_455, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_219"/></StgValue>
</operation>

<operation id="4878" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:496 %ret_V_457 = add i35 %sext_ln1347_93, i35 %sext_ln813_156

]]></Node>
<StgValue><ssdm name="ret_V_457"/></StgValue>
</operation>

<operation id="4879" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:497 %trunc_ln818_220 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_457, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_220"/></StgValue>
</operation>

<operation id="4880" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:510 %ret_V_459 = add i35 %sext_ln1347_94, i35 %sext_ln813_157

]]></Node>
<StgValue><ssdm name="ret_V_459"/></StgValue>
</operation>

<operation id="4881" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:511 %trunc_ln818_221 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_459, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_221"/></StgValue>
</operation>

<operation id="4882" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:524 %ret_V_461 = add i35 %sext_ln1347_95, i35 %sext_ln813_158

]]></Node>
<StgValue><ssdm name="ret_V_461"/></StgValue>
</operation>

<operation id="4883" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:525 %trunc_ln818_222 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_461, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_222"/></StgValue>
</operation>

<operation id="4884" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:538 %ret_V_463 = add i35 %sext_ln1347_96, i35 %sext_ln813_159

]]></Node>
<StgValue><ssdm name="ret_V_463"/></StgValue>
</operation>

<operation id="4885" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:539 %trunc_ln818_223 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_463, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_223"/></StgValue>
</operation>

<operation id="4886" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:552 %ret_V_465 = add i35 %sext_ln1347_97, i35 %sext_ln813_160

]]></Node>
<StgValue><ssdm name="ret_V_465"/></StgValue>
</operation>

<operation id="4887" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:553 %trunc_ln818_224 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_465, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_224"/></StgValue>
</operation>

<operation id="4888" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:566 %ret_V_467 = add i35 %sext_ln1347_98, i35 %sext_ln813_161

]]></Node>
<StgValue><ssdm name="ret_V_467"/></StgValue>
</operation>

<operation id="4889" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:567 %trunc_ln818_225 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_467, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_225"/></StgValue>
</operation>

<operation id="4890" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:580 %ret_V_469 = add i35 %sext_ln1347_99, i35 %sext_ln813_162

]]></Node>
<StgValue><ssdm name="ret_V_469"/></StgValue>
</operation>

<operation id="4891" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:581 %trunc_ln818_226 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_469, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_226"/></StgValue>
</operation>

<operation id="4892" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:594 %ret_V_471 = add i35 %sext_ln1347_100, i35 %sext_ln813_163

]]></Node>
<StgValue><ssdm name="ret_V_471"/></StgValue>
</operation>

<operation id="4893" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:595 %trunc_ln818_227 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_471, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_227"/></StgValue>
</operation>

<operation id="4894" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:608 %ret_V_473 = add i35 %sext_ln1347_101, i35 %sext_ln813_164

]]></Node>
<StgValue><ssdm name="ret_V_473"/></StgValue>
</operation>

<operation id="4895" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:609 %trunc_ln818_228 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_473, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_228"/></StgValue>
</operation>

<operation id="4896" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:622 %ret_V_475 = add i35 %sext_ln1347_102, i35 %sext_ln813_165

]]></Node>
<StgValue><ssdm name="ret_V_475"/></StgValue>
</operation>

<operation id="4897" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:623 %trunc_ln818_229 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_475, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_229"/></StgValue>
</operation>

<operation id="4898" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:636 %ret_V_477 = add i35 %sext_ln1347_103, i35 %sext_ln813_166

]]></Node>
<StgValue><ssdm name="ret_V_477"/></StgValue>
</operation>

<operation id="4899" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:637 %trunc_ln818_230 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_477, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_230"/></StgValue>
</operation>

<operation id="4900" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:650 %ret_V_479 = add i35 %sext_ln1347_104, i35 %sext_ln813_167

]]></Node>
<StgValue><ssdm name="ret_V_479"/></StgValue>
</operation>

<operation id="4901" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:651 %trunc_ln818_231 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_479, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_231"/></StgValue>
</operation>

<operation id="4902" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:664 %ret_V_481 = add i35 %sext_ln1347_105, i35 %sext_ln813_168

]]></Node>
<StgValue><ssdm name="ret_V_481"/></StgValue>
</operation>

<operation id="4903" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:665 %trunc_ln818_232 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_481, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_232"/></StgValue>
</operation>

<operation id="4904" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:678 %ret_V_483 = add i35 %sext_ln1347_106, i35 %sext_ln813_169

]]></Node>
<StgValue><ssdm name="ret_V_483"/></StgValue>
</operation>

<operation id="4905" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:679 %trunc_ln818_233 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_483, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_233"/></StgValue>
</operation>

<operation id="4906" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:692 %ret_V_485 = add i35 %sext_ln1347_107, i35 %sext_ln813_170

]]></Node>
<StgValue><ssdm name="ret_V_485"/></StgValue>
</operation>

<operation id="4907" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:693 %trunc_ln818_234 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_485, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_234"/></StgValue>
</operation>

<operation id="4908" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:706 %ret_V_487 = add i35 %sext_ln1347_108, i35 %sext_ln813_171

]]></Node>
<StgValue><ssdm name="ret_V_487"/></StgValue>
</operation>

<operation id="4909" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:707 %trunc_ln818_235 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_487, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_235"/></StgValue>
</operation>

<operation id="4910" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:720 %ret_V_489 = add i35 %sext_ln1347_109, i35 %sext_ln813_172

]]></Node>
<StgValue><ssdm name="ret_V_489"/></StgValue>
</operation>

<operation id="4911" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:721 %trunc_ln818_236 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_489, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_236"/></StgValue>
</operation>

<operation id="4912" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:734 %ret_V_491 = add i35 %sext_ln1347_110, i35 %sext_ln813_173

]]></Node>
<StgValue><ssdm name="ret_V_491"/></StgValue>
</operation>

<operation id="4913" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:735 %trunc_ln818_237 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_491, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_237"/></StgValue>
</operation>

<operation id="4914" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:748 %ret_V_493 = add i35 %sext_ln1347_111, i35 %sext_ln813_174

]]></Node>
<StgValue><ssdm name="ret_V_493"/></StgValue>
</operation>

<operation id="4915" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:749 %trunc_ln818_238 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_493, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_238"/></StgValue>
</operation>

<operation id="4916" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:762 %ret_V_495 = add i35 %sext_ln1347_112, i35 %sext_ln813_175

]]></Node>
<StgValue><ssdm name="ret_V_495"/></StgValue>
</operation>

<operation id="4917" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:763 %trunc_ln818_239 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_495, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_239"/></StgValue>
</operation>

<operation id="4918" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:776 %ret_V_497 = add i35 %sext_ln1347_113, i35 %sext_ln813_176

]]></Node>
<StgValue><ssdm name="ret_V_497"/></StgValue>
</operation>

<operation id="4919" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:777 %trunc_ln818_240 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_497, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_240"/></StgValue>
</operation>

<operation id="4920" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:790 %ret_V_499 = add i35 %sext_ln1347_114, i35 %sext_ln813_177

]]></Node>
<StgValue><ssdm name="ret_V_499"/></StgValue>
</operation>

<operation id="4921" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:791 %trunc_ln818_241 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_499, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_241"/></StgValue>
</operation>

<operation id="4922" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:804 %ret_V_501 = add i35 %sext_ln1347_115, i35 %sext_ln813_178

]]></Node>
<StgValue><ssdm name="ret_V_501"/></StgValue>
</operation>

<operation id="4923" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:805 %trunc_ln818_242 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_501, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_242"/></StgValue>
</operation>

<operation id="4924" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:818 %ret_V_503 = add i35 %sext_ln1347_116, i35 %sext_ln813_179

]]></Node>
<StgValue><ssdm name="ret_V_503"/></StgValue>
</operation>

<operation id="4925" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:819 %trunc_ln818_243 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_503, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_243"/></StgValue>
</operation>

<operation id="4926" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:832 %ret_V_505 = add i35 %sext_ln1347_117, i35 %sext_ln813_180

]]></Node>
<StgValue><ssdm name="ret_V_505"/></StgValue>
</operation>

<operation id="4927" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:833 %trunc_ln818_244 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_505, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_244"/></StgValue>
</operation>

<operation id="4928" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:846 %ret_V_507 = add i35 %sext_ln1347_118, i35 %sext_ln813_181

]]></Node>
<StgValue><ssdm name="ret_V_507"/></StgValue>
</operation>

<operation id="4929" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:847 %trunc_ln818_245 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_507, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_245"/></StgValue>
</operation>

<operation id="4930" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:860 %ret_V_509 = add i35 %sext_ln1347_119, i35 %sext_ln813_182

]]></Node>
<StgValue><ssdm name="ret_V_509"/></StgValue>
</operation>

<operation id="4931" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:861 %trunc_ln818_246 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_509, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_246"/></StgValue>
</operation>

<operation id="4932" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:874 %ret_V_511 = add i35 %sext_ln1347_120, i35 %sext_ln813_183

]]></Node>
<StgValue><ssdm name="ret_V_511"/></StgValue>
</operation>

<operation id="4933" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:875 %trunc_ln818_247 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_511, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_247"/></StgValue>
</operation>

<operation id="4934" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:888 %ret_V_513 = add i35 %sext_ln1347_121, i35 %sext_ln813_184

]]></Node>
<StgValue><ssdm name="ret_V_513"/></StgValue>
</operation>

<operation id="4935" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:889 %trunc_ln818_248 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_513, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_248"/></StgValue>
</operation>

<operation id="4936" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:902 %ret_V_515 = add i35 %sext_ln1347_122, i35 %sext_ln813_185

]]></Node>
<StgValue><ssdm name="ret_V_515"/></StgValue>
</operation>

<operation id="4937" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:903 %trunc_ln818_249 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_515, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_249"/></StgValue>
</operation>

<operation id="4938" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:916 %ret_V_517 = add i35 %sext_ln1347_123, i35 %sext_ln813_186

]]></Node>
<StgValue><ssdm name="ret_V_517"/></StgValue>
</operation>

<operation id="4939" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:917 %trunc_ln818_250 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_517, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_250"/></StgValue>
</operation>

<operation id="4940" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:930 %ret_V_519 = add i35 %sext_ln1347_124, i35 %sext_ln813_187

]]></Node>
<StgValue><ssdm name="ret_V_519"/></StgValue>
</operation>

<operation id="4941" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:931 %trunc_ln818_251 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_519, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_251"/></StgValue>
</operation>

<operation id="4942" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:943 %ret_V_521 = add i35 %sext_ln1347_125, i35 %sext_ln813_188

]]></Node>
<StgValue><ssdm name="ret_V_521"/></StgValue>
</operation>

<operation id="4943" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:944 %trunc_ln818_252 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_521, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_252"/></StgValue>
</operation>

<operation id="4944" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:956 %ret_V_523 = add i35 %sext_ln1347_126, i35 %sext_ln813_189

]]></Node>
<StgValue><ssdm name="ret_V_523"/></StgValue>
</operation>

<operation id="4945" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:957 %trunc_ln818_253 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_523, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln818_253"/></StgValue>
</operation>

<operation id="4946" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:958 %mrv = insertvalue i2112 <undef>, i33 %trunc_ln818_190

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="4947" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:959 %mrv_1 = insertvalue i2112 %mrv, i33 %trunc_ln818_191

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="4948" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:960 %mrv_2 = insertvalue i2112 %mrv_1, i33 %trunc_ln818_192

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="4949" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:961 %mrv_3 = insertvalue i2112 %mrv_2, i33 %trunc_ln818_193

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="4950" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:962 %mrv_4 = insertvalue i2112 %mrv_3, i33 %trunc_ln818_194

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="4951" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:963 %mrv_5 = insertvalue i2112 %mrv_4, i33 %trunc_ln818_195

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="4952" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:964 %mrv_6 = insertvalue i2112 %mrv_5, i33 %trunc_ln818_196

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="4953" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:965 %mrv_7 = insertvalue i2112 %mrv_6, i33 %trunc_ln818_197

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="4954" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:966 %mrv_8 = insertvalue i2112 %mrv_7, i33 %trunc_ln818_198

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="4955" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:967 %mrv_9 = insertvalue i2112 %mrv_8, i33 %trunc_ln818_199

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="4956" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:968 %mrv_10 = insertvalue i2112 %mrv_9, i33 %trunc_ln818_200

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="4957" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:969 %mrv_11 = insertvalue i2112 %mrv_10, i33 %trunc_ln818_201

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="4958" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:970 %mrv_12 = insertvalue i2112 %mrv_11, i33 %trunc_ln818_202

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="4959" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:971 %mrv_13 = insertvalue i2112 %mrv_12, i33 %trunc_ln818_203

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="4960" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:972 %mrv_14 = insertvalue i2112 %mrv_13, i33 %trunc_ln818_204

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="4961" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:973 %mrv_15 = insertvalue i2112 %mrv_14, i33 %trunc_ln818_205

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="4962" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:974 %mrv_16 = insertvalue i2112 %mrv_15, i33 %trunc_ln818_206

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="4963" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:975 %mrv_17 = insertvalue i2112 %mrv_16, i33 %trunc_ln818_207

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="4964" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:976 %mrv_18 = insertvalue i2112 %mrv_17, i33 %trunc_ln818_208

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="4965" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:977 %mrv_19 = insertvalue i2112 %mrv_18, i33 %trunc_ln818_209

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="4966" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:978 %mrv_20 = insertvalue i2112 %mrv_19, i33 %trunc_ln818_210

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="4967" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:979 %mrv_21 = insertvalue i2112 %mrv_20, i33 %trunc_ln818_211

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="4968" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:980 %mrv_22 = insertvalue i2112 %mrv_21, i33 %trunc_ln818_212

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="4969" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:981 %mrv_23 = insertvalue i2112 %mrv_22, i33 %trunc_ln818_213

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="4970" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:982 %mrv_24 = insertvalue i2112 %mrv_23, i33 %trunc_ln818_214

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="4971" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:983 %mrv_25 = insertvalue i2112 %mrv_24, i33 %trunc_ln818_215

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="4972" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:984 %mrv_26 = insertvalue i2112 %mrv_25, i33 %trunc_ln818_216

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="4973" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:985 %mrv_27 = insertvalue i2112 %mrv_26, i33 %trunc_ln818_217

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="4974" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:986 %mrv_28 = insertvalue i2112 %mrv_27, i33 %trunc_ln818_218

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="4975" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:987 %mrv_29 = insertvalue i2112 %mrv_28, i33 %trunc_ln818_219

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="4976" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:988 %mrv_30 = insertvalue i2112 %mrv_29, i33 %trunc_ln818_220

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="4977" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:989 %mrv_31 = insertvalue i2112 %mrv_30, i33 %trunc_ln818_221

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="4978" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:990 %mrv_32 = insertvalue i2112 %mrv_31, i33 %trunc_ln818_222

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="4979" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:991 %mrv_33 = insertvalue i2112 %mrv_32, i33 %trunc_ln818_223

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="4980" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:992 %mrv_34 = insertvalue i2112 %mrv_33, i33 %trunc_ln818_224

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="4981" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:993 %mrv_35 = insertvalue i2112 %mrv_34, i33 %trunc_ln818_225

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="4982" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:994 %mrv_36 = insertvalue i2112 %mrv_35, i33 %trunc_ln818_226

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="4983" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:995 %mrv_37 = insertvalue i2112 %mrv_36, i33 %trunc_ln818_227

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="4984" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:996 %mrv_38 = insertvalue i2112 %mrv_37, i33 %trunc_ln818_228

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="4985" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:997 %mrv_39 = insertvalue i2112 %mrv_38, i33 %trunc_ln818_229

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="4986" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:998 %mrv_40 = insertvalue i2112 %mrv_39, i33 %trunc_ln818_230

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="4987" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:999 %mrv_41 = insertvalue i2112 %mrv_40, i33 %trunc_ln818_231

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="4988" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1000 %mrv_42 = insertvalue i2112 %mrv_41, i33 %trunc_ln818_232

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="4989" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1001 %mrv_43 = insertvalue i2112 %mrv_42, i33 %trunc_ln818_233

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="4990" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1002 %mrv_44 = insertvalue i2112 %mrv_43, i33 %trunc_ln818_234

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="4991" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1003 %mrv_45 = insertvalue i2112 %mrv_44, i33 %trunc_ln818_235

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="4992" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1004 %mrv_46 = insertvalue i2112 %mrv_45, i33 %trunc_ln818_236

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="4993" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1005 %mrv_47 = insertvalue i2112 %mrv_46, i33 %trunc_ln818_237

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="4994" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1006 %mrv_48 = insertvalue i2112 %mrv_47, i33 %trunc_ln818_238

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="4995" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1007 %mrv_49 = insertvalue i2112 %mrv_48, i33 %trunc_ln818_239

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="4996" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1008 %mrv_50 = insertvalue i2112 %mrv_49, i33 %trunc_ln818_240

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="4997" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1009 %mrv_51 = insertvalue i2112 %mrv_50, i33 %trunc_ln818_241

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="4998" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1010 %mrv_52 = insertvalue i2112 %mrv_51, i33 %trunc_ln818_242

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="4999" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1011 %mrv_53 = insertvalue i2112 %mrv_52, i33 %trunc_ln818_243

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="5000" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1012 %mrv_54 = insertvalue i2112 %mrv_53, i33 %trunc_ln818_244

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="5001" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1013 %mrv_55 = insertvalue i2112 %mrv_54, i33 %trunc_ln818_245

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="5002" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1014 %mrv_56 = insertvalue i2112 %mrv_55, i33 %trunc_ln818_246

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="5003" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1015 %mrv_57 = insertvalue i2112 %mrv_56, i33 %trunc_ln818_247

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="5004" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1016 %mrv_58 = insertvalue i2112 %mrv_57, i33 %trunc_ln818_248

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="5005" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1017 %mrv_59 = insertvalue i2112 %mrv_58, i33 %trunc_ln818_249

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="5006" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1018 %mrv_60 = insertvalue i2112 %mrv_59, i33 %trunc_ln818_250

]]></Node>
<StgValue><ssdm name="mrv_60"/></StgValue>
</operation>

<operation id="5007" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1019 %mrv_61 = insertvalue i2112 %mrv_60, i33 %trunc_ln818_251

]]></Node>
<StgValue><ssdm name="mrv_61"/></StgValue>
</operation>

<operation id="5008" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1020 %mrv_62 = insertvalue i2112 %mrv_61, i33 %trunc_ln818_252

]]></Node>
<StgValue><ssdm name="mrv_62"/></StgValue>
</operation>

<operation id="5009" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="2112" op_0_bw="2112" op_1_bw="33">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1021 %mrv_63 = insertvalue i2112 %mrv_62, i33 %trunc_ln818_253

]]></Node>
<StgValue><ssdm name="mrv_63"/></StgValue>
</operation>

<operation id="5010" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1022 %store_ln449 = store i33 %trunc_ln818_253, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5011" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1023 %store_ln449 = store i33 %trunc_ln818_252, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5012" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1024 %store_ln449 = store i33 %trunc_ln818_251, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5013" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1025 %store_ln449 = store i33 %trunc_ln818_250, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5014" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1026 %store_ln449 = store i33 %trunc_ln818_249, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5015" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1027 %store_ln449 = store i33 %trunc_ln818_248, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5016" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1028 %store_ln449 = store i33 %trunc_ln818_247, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5017" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1029 %store_ln449 = store i33 %trunc_ln818_246, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5018" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1030 %store_ln449 = store i33 %trunc_ln818_245, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5019" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1031 %store_ln449 = store i33 %trunc_ln818_244, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5020" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1032 %store_ln449 = store i33 %trunc_ln818_243, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5021" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1033 %store_ln449 = store i33 %trunc_ln818_242, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5022" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1034 %store_ln449 = store i33 %trunc_ln818_241, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5023" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1035 %store_ln449 = store i33 %trunc_ln818_240, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5024" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1036 %store_ln449 = store i33 %trunc_ln818_239, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5025" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1037 %store_ln449 = store i33 %trunc_ln818_238, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5026" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1038 %store_ln449 = store i33 %trunc_ln818_237, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5027" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1039 %store_ln449 = store i33 %trunc_ln818_236, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5028" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1040 %store_ln449 = store i33 %trunc_ln818_235, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5029" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1041 %store_ln449 = store i33 %trunc_ln818_234, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5030" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1042 %store_ln449 = store i33 %trunc_ln818_233, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5031" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1043 %store_ln449 = store i33 %trunc_ln818_232, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5032" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1044 %store_ln449 = store i33 %trunc_ln818_231, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5033" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1045 %store_ln449 = store i33 %trunc_ln818_230, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5034" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1046 %store_ln449 = store i33 %trunc_ln818_229, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5035" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1047 %store_ln449 = store i33 %trunc_ln818_228, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5036" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1048 %store_ln449 = store i33 %trunc_ln818_227, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5037" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1049 %store_ln449 = store i33 %trunc_ln818_226, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5038" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1050 %store_ln449 = store i33 %trunc_ln818_225, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5039" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1051 %store_ln449 = store i33 %trunc_ln818_224, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5040" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1052 %store_ln449 = store i33 %trunc_ln818_223, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5041" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1053 %store_ln449 = store i33 %trunc_ln818_222, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5042" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1054 %store_ln449 = store i33 %trunc_ln818_221, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5043" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1055 %store_ln449 = store i33 %trunc_ln818_220, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1056 %store_ln449 = store i33 %trunc_ln818_219, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5045" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1057 %store_ln449 = store i33 %trunc_ln818_218, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5046" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1058 %store_ln449 = store i33 %trunc_ln818_217, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5047" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1059 %store_ln449 = store i33 %trunc_ln818_216, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5048" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1060 %store_ln449 = store i33 %trunc_ln818_215, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5049" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1061 %store_ln449 = store i33 %trunc_ln818_214, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5050" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1062 %store_ln449 = store i33 %trunc_ln818_213, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5051" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1063 %store_ln449 = store i33 %trunc_ln818_212, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5052" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1064 %store_ln449 = store i33 %trunc_ln818_211, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5053" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1065 %store_ln449 = store i33 %trunc_ln818_210, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5054" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1066 %store_ln449 = store i33 %trunc_ln818_209, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5055" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1067 %store_ln449 = store i33 %trunc_ln818_208, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5056" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1068 %store_ln449 = store i33 %trunc_ln818_207, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5057" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1069 %store_ln449 = store i33 %trunc_ln818_206, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5058" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1070 %store_ln449 = store i33 %trunc_ln818_205, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5059" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1071 %store_ln449 = store i33 %trunc_ln818_204, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5060" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1072 %store_ln449 = store i33 %trunc_ln818_203, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5061" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1073 %store_ln449 = store i33 %trunc_ln818_202, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5062" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1074 %store_ln449 = store i33 %trunc_ln818_201, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5063" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1075 %store_ln449 = store i33 %trunc_ln818_200, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5064" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1076 %store_ln449 = store i33 %trunc_ln818_199, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5065" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1077 %store_ln449 = store i33 %trunc_ln818_198, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5066" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1078 %store_ln449 = store i33 %trunc_ln818_197, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5067" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1079 %store_ln449 = store i33 %trunc_ln818_196, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5068" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1080 %store_ln449 = store i33 %trunc_ln818_195, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5069" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1081 %store_ln449 = store i33 %trunc_ln818_194, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5070" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1082 %store_ln449 = store i33 %trunc_ln818_193, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5071" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1083 %store_ln449 = store i33 %trunc_ln818_192, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5072" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1084 %store_ln449 = store i33 %trunc_ln818_191, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5073" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1085 %store_ln449 = store i33 %trunc_ln818_190, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="5074" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="2112">
<![CDATA[
_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit:1086 %ret_ln499 = ret i2112 %mrv_63

]]></Node>
<StgValue><ssdm name="ret_ln499"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
