// Seed: 565901048
module module_0 ();
  always @* begin : LABEL_0
    assume (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  logic id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  wire [1 'h0 : -1] id_9;
  assign id_1 = -1;
endmodule
module module_2 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  ;
  module_0 modCall_1 ();
endmodule
