# ğŸ–¥ï¸RISC-V Reference SoC Tapeout Program VSD

In this program, I am learning to design a System-on-Chip (SoC) from RTL to GDSII using open-source tools. This initiative is part of Indiaâ€™s largest collaborative RISC-V tapeout program, enabling over 3500 participants to contribute to silicon innovation and strengthen the nationâ€™s semiconductor ecosystem.


## ğŸ““ Week 0 - Setup & Environment

| Task   | Description | Status |
|--------|-------------|--------|
| [Week 0](#) âš’ï¸ **Tools Installation** | Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Done |

### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.

## ğŸ™Acknowledgements
I sincerely thank [ Kunal Ghosh ](https://github.com/kunalg123) and the [VLSI System Design(VSD)](https://vsdiat.vlsisystemdesign.com) team for giving me the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

I also acknowledge the support of RISC-V International, India Electronics and Semiconductor Association(ISM), VLSI Society of India (VSI), Chips to Start-up(C2S) Program, and [Efabless](https://github.com/efabless) for making this initiative possible.



## ğŸ“„ Weekly Review Sheet
## ğŸ“… Program Schedule

| Week 0 | Week 1 | Week 2 |
|--------|--------|--------|
| ![Week 0](https://img.shields.io/badge/Week%200-Setup-blue) | ![Week 1](https://img.shields.io/badge/Week%201-In%20Progress-yellow) | ![Week 2](https://img.shields.io/badge/Week%202-Completed-green) |

---



