# This content describes the features of the bus interface and Ethernet architecture, including pins and internal signals.

**Source**: Page 67, Chunk 275  
**Category**: This content describes the features of the bus interface and Ethernet architecture, including pins and internal signals.  
**Chunk Index**: 275

---

58.2.5 Bus interface features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2781
58.3 Ethernet pins and internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2782
58.4 Ethernet architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2783
58.4.1 DMA controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2784

---

**AI Reasoning**: The content focuses on the features related to the Ethernet bus interface and architecture, which fits well under a broad 'features' category. This organization keeps the directory structure simple and makes it easy to locate information about Ethernet-related features.
