<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>conv48to32</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>conv48to32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e76df640</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>conv48to32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e76df640</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2683b005</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/conv48to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e76df640</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/conv48to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/conv48to32_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>conv48to32_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">conv48to32_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>conv48to32_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-10-06T13:16:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:conv48to32:1.0_ARCHIVE_LOCATION">c:/users/tomy/desktop/blok_dizajn/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2825dd62_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320f4898_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a54f75_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e51c4b_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c7f619_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c1650f_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3ef6a7_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5283ff_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f451780_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781e9b_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4721d1d3_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc6bf32_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23df76f1_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36101ec8_ARCHIVE_LOCATION">d:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/conv_from_ifft/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51094ccb_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdab06d_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1e7eca_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2337af_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c598ab0_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8af2c0_ARCHIVE_LOCATION">D:/Skola/ftn/4G/AudioEQ/X/PSDS/BLOCK_DESIGN/IPs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="83dc0e14"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a9d30488"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c35d91cd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
