

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s'
================================================================
* Date:           Wed Aug  7 14:39:23 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Encoder_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.701 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.310 us | 0.310 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687  |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s  |       11|       11| 0.110 us | 0.110 us |    1|    1| function |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       38|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|   1734|    35188|   384368|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      307|     -|
|Register             |        -|      -|     2269|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|   1734|    37457|   384713|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     56|        4|       89|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     14|        1|       22|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687  |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s  |        0|   1734|  35188|  384368|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                          |                                                                    |        0|   1734|  35188|  384368|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_761_p2             |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op177  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op345  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_755_p2        |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  38|          17|          14|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  85|         17|    1|         17|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_676                |   9|          2|    5|         10|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 307|         66|   29|         74|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  16|   0|   16|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_in_0_reg_676           |   5|   0|    5|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V16_reg_2144  |  28|   0|   28|          0|
    |tmp_data_0_V_10_fu_516   |  28|   0|   28|          0|
    |tmp_data_0_V_11_fu_532   |  28|   0|   28|          0|
    |tmp_data_0_V_12_fu_548   |  28|   0|   28|          0|
    |tmp_data_0_V_13_fu_564   |  28|   0|   28|          0|
    |tmp_data_0_V_14_fu_580   |  28|   0|   28|          0|
    |tmp_data_0_V_15_fu_596   |  28|   0|   28|          0|
    |tmp_data_0_V_1_fu_372    |  28|   0|   28|          0|
    |tmp_data_0_V_2_fu_388    |  28|   0|   28|          0|
    |tmp_data_0_V_3_fu_404    |  28|   0|   28|          0|
    |tmp_data_0_V_4_fu_420    |  28|   0|   28|          0|
    |tmp_data_0_V_5_fu_436    |  28|   0|   28|          0|
    |tmp_data_0_V_6_fu_452    |  28|   0|   28|          0|
    |tmp_data_0_V_7_fu_468    |  28|   0|   28|          0|
    |tmp_data_0_V_8_fu_484    |  28|   0|   28|          0|
    |tmp_data_0_V_9_fu_500    |  28|   0|   28|          0|
    |tmp_data_0_V_fu_356      |  28|   0|   28|          0|
    |tmp_data_10_V_reg_2194   |  28|   0|   28|          0|
    |tmp_data_11_V_reg_2199   |  28|   0|   28|          0|
    |tmp_data_12_V_reg_2204   |  28|   0|   28|          0|
    |tmp_data_13_V_reg_2209   |  28|   0|   28|          0|
    |tmp_data_14_V_reg_2214   |  28|   0|   28|          0|
    |tmp_data_15_V_reg_2219   |  28|   0|   28|          0|
    |tmp_data_1_V16_reg_2149  |  28|   0|   28|          0|
    |tmp_data_1_V_10_fu_520   |  28|   0|   28|          0|
    |tmp_data_1_V_11_fu_536   |  28|   0|   28|          0|
    |tmp_data_1_V_12_fu_552   |  28|   0|   28|          0|
    |tmp_data_1_V_13_fu_568   |  28|   0|   28|          0|
    |tmp_data_1_V_14_fu_584   |  28|   0|   28|          0|
    |tmp_data_1_V_15_fu_600   |  28|   0|   28|          0|
    |tmp_data_1_V_1_fu_376    |  28|   0|   28|          0|
    |tmp_data_1_V_2_fu_392    |  28|   0|   28|          0|
    |tmp_data_1_V_3_fu_408    |  28|   0|   28|          0|
    |tmp_data_1_V_4_fu_424    |  28|   0|   28|          0|
    |tmp_data_1_V_5_fu_440    |  28|   0|   28|          0|
    |tmp_data_1_V_6_fu_456    |  28|   0|   28|          0|
    |tmp_data_1_V_7_fu_472    |  28|   0|   28|          0|
    |tmp_data_1_V_8_fu_488    |  28|   0|   28|          0|
    |tmp_data_1_V_9_fu_504    |  28|   0|   28|          0|
    |tmp_data_1_V_fu_360      |  28|   0|   28|          0|
    |tmp_data_2_V16_reg_2154  |  28|   0|   28|          0|
    |tmp_data_2_V_10_fu_524   |  28|   0|   28|          0|
    |tmp_data_2_V_11_fu_540   |  28|   0|   28|          0|
    |tmp_data_2_V_12_fu_556   |  28|   0|   28|          0|
    |tmp_data_2_V_13_fu_572   |  28|   0|   28|          0|
    |tmp_data_2_V_14_fu_588   |  28|   0|   28|          0|
    |tmp_data_2_V_15_fu_604   |  28|   0|   28|          0|
    |tmp_data_2_V_1_fu_380    |  28|   0|   28|          0|
    |tmp_data_2_V_2_fu_396    |  28|   0|   28|          0|
    |tmp_data_2_V_3_fu_412    |  28|   0|   28|          0|
    |tmp_data_2_V_4_fu_428    |  28|   0|   28|          0|
    |tmp_data_2_V_5_fu_444    |  28|   0|   28|          0|
    |tmp_data_2_V_6_fu_460    |  28|   0|   28|          0|
    |tmp_data_2_V_7_fu_476    |  28|   0|   28|          0|
    |tmp_data_2_V_8_fu_492    |  28|   0|   28|          0|
    |tmp_data_2_V_9_fu_508    |  28|   0|   28|          0|
    |tmp_data_2_V_fu_364      |  28|   0|   28|          0|
    |tmp_data_3_V16_reg_2159  |  28|   0|   28|          0|
    |tmp_data_3_V_10_fu_528   |  28|   0|   28|          0|
    |tmp_data_3_V_11_fu_544   |  28|   0|   28|          0|
    |tmp_data_3_V_12_fu_560   |  28|   0|   28|          0|
    |tmp_data_3_V_13_fu_576   |  28|   0|   28|          0|
    |tmp_data_3_V_14_fu_592   |  28|   0|   28|          0|
    |tmp_data_3_V_15_fu_608   |  28|   0|   28|          0|
    |tmp_data_3_V_1_fu_384    |  28|   0|   28|          0|
    |tmp_data_3_V_2_fu_400    |  28|   0|   28|          0|
    |tmp_data_3_V_3_fu_416    |  28|   0|   28|          0|
    |tmp_data_3_V_4_fu_432    |  28|   0|   28|          0|
    |tmp_data_3_V_5_fu_448    |  28|   0|   28|          0|
    |tmp_data_3_V_6_fu_464    |  28|   0|   28|          0|
    |tmp_data_3_V_7_fu_480    |  28|   0|   28|          0|
    |tmp_data_3_V_8_fu_496    |  28|   0|   28|          0|
    |tmp_data_3_V_9_fu_512    |  28|   0|   28|          0|
    |tmp_data_3_V_fu_368      |  28|   0|   28|          0|
    |tmp_data_4_V_reg_2164    |  28|   0|   28|          0|
    |tmp_data_5_V_reg_2169    |  28|   0|   28|          0|
    |tmp_data_6_V_reg_2174    |  28|   0|   28|          0|
    |tmp_data_7_V_reg_2179    |  28|   0|   28|          0|
    |tmp_data_8_V_reg_2184    |  28|   0|   28|          0|
    |tmp_data_9_V_reg_2189    |  28|   0|   28|          0|
    |trunc_ln203_reg_1820     |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2269|   0| 2269|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<28,16,1,0,0>,16u>,config15> | return value |
|data_stream_V_data_0_V_dout     |  in |   28|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   28|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   28|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   28|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_0_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din       | out |   28|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_10_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_11_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_12_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_13_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_14_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_15_V_din      | out |   28|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

