{"children":[{"children":[{"data":[670,1339,0,0,76],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[13.5215,9.68271,0,0,0],"name":"Function overhead","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Coalesced Variables: \n - 'i' (covariance.cpp:38)\n - 'j' (covariance.cpp:40)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'c' (covariance.cpp:41)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:15)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:26)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:32)","type":"resource"},{"data":[21,82,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"2 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:38)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:17)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:24)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:40)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:53)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (covariance.cpp:42)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'm' (covariance.cpp:25)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 8192 bytes, stall-free, 4 reads and 2 writes. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"8192 bytes","Memory Usage":"4 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"2","Requested size":"4096 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4096B requested,\n8192B implemented.","type":"brief"}],"name":"covariance.cpp:12 (data_local)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4096 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4096B requested,\n4096B implemented.","type":"brief"}],"name":"covariance.cpp:13 (cov_local)","type":"resource"},{"children":[{"count":13,"data":[482,1906,1,0,51],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[19,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.enter","type":"resource"}],"data":[502,1939,1,0,51],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"10"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":10}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"32"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"32"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"32"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"32"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":32}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"34"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"34"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"34"}]],"name":"Store","type":"resource"}],"data":[92,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":34}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"39"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":39}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"40"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":40}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"47"}]],"name":"Store","type":"resource"}],"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":47}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"42"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"42"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"42"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"42"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":42}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:42","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"44"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"44"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"44"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":44}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"51"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":51}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:51","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"53"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"53"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"53"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"53"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":53}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:53","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"55"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"55"}]],"name":"Store","type":"resource"}],"data":[60,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":55}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:55","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"58"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":58}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"15"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":15}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"17"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"17"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"17"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"17"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":17}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"19"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"19"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":19}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"20"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"20"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":20}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"24"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":24}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"26"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"26"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"26"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"26"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":26}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"28"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"28"}]],"name":"Load","type":"resource"}],"data":[58,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":28}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:28","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2318.5215,4586.68271,7,1.5,141],"debug":[[{"filename":"covariance.cpp","line":12}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"covariance","total_kernel_resources":[2318.52,4586.68,7,1.5,141],"total_percent":[0.801719,0.601475,0.268434,0.258017,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2318.5215,4586.68271,7,1.5,141],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[2319,4587,7,2,141],"total_percent":[0.801719,0.601475,0.268434,0.258017,0.131752],"type":"module"}