0.7
2020.2
Oct 13 2023
20:47:58
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.gen/sources_1/ip/ila_0/sim/ila_0.v,1721721730,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/TDC.v,,ila_0,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,1721600272,verilog,,,,tdc_tb,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/TDC.v,1721980363,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/clocks.v,,TDC,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/clocks.v,1721980396,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/debouncer.v,,clocks,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/debouncer.v,1720539788,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/top_level.v,,debouncer,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sources_1/imports/TDC2/top_level.v,1721980486,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,,top_level,,,,,,,,
