INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/pkg/arbiter/arb_rr.sv" into library work
INFO: [VRFC 10-311] analyzing module arb_rr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/pkg/functions/optimsoc_functions.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/pkg/config/optimsoc_config.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/pkg/constants/optimsoc_constants.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/bench/verilog/glip/glip_channel.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/bench/verilog/glip/glip_tcp_toplevel.sv" into library work
INFO: [VRFC 10-311] analyzing module glip_tcp_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/bench/verilog/monitor/r3_checker.sv" into library work
INFO: [VRFC 10-311] analyzing module r3_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/bench/verilog/monitor/trace_monitor.sv" into library work
INFO: [VRFC 10-311] analyzing module trace_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interfaces/msp430/mmsp430_trace_exec.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/debug_interface.sv" into library work
INFO: [VRFC 10-311] analyzing module debug_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv" into library work
INFO: [VRFC 10-311] analyzing module dii_buffer
INFO: [VRFC 10-2458] undeclared symbol flit_out_fire, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv:81]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_ctm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/ctm/msp430/mmsp430/osd_ctm_mmsp430.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_ctm_mmsp430
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_event_packetization_fixedwidth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_him
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/mam/blackbone/mam_bb_adapter.sv" into library work
INFO: [VRFC 10-311] analyzing module mam_bb_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb_if.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_mam_bb_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_mam_bb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_mam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_event_packetization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_regaccess_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_regaccess_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_regaccess
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_tracesample
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_scm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_stm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/stm/msp430/mmsp430/osd_stm_mmsp430.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_stm_mmsp430
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_timestamp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_dem_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_dem_uart_16550
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_bb.sv" into library work
INFO: [VRFC 10-311] analyzing module osd_dem_uart_bb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv" into library work
INFO: [VRFC 10-311] analyzing module debug_ring_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv" into library work
INFO: [VRFC 10-311] analyzing module debug_ring
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_gateway_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_gateway_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_gateway
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_mux_rr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv" into library work
INFO: [VRFC 10-311] analyzing module ring_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/core/mpsoc_dma_initiator_nocreq.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_initiator_nocreq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/core/mpsoc_dma_packet_buffer.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_packet_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/core/mpsoc_dma_request_table.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_request_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_initiator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_nocres.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_initiator_nocres
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_req.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_initiator_req
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_interface.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_target.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module mpsoc_dma_bb_top
INFO: [VRFC 10-2458] undeclared symbol bb_if_err_o, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv:156]
INFO: [VRFC 10-2458] undeclared symbol bb_if_rty_o, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv:157]
INFO: [VRFC 10-2458] undeclared symbol bb_cab_o, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv:311]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/mpi/rtl/verilog/bb/core/mpi_buffer.sv" into library work
INFO: [VRFC 10-311] analyzing module mpi_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/mpi/rtl/verilog/bb/core/mpi_buffer_endpoint.sv" into library work
INFO: [VRFC 10-311] analyzing module mpi_buffer_endpoint
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/mpi/rtl/verilog/bb/bb/mpi_bb.sv" into library work
INFO: [VRFC 10-311] analyzing module mpi_bb
INFO: [VRFC 10-2458] undeclared symbol bb_ack_o, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/mpi/rtl/verilog/bb/bb/mpi_bb.sv:101]
INFO: [VRFC 10-2458] undeclared symbol bb_err_o, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/mpi/rtl/verilog/bb/bb/mpi_bb.sv:102]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/core/noc_buffer.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/core/noc_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/core/noc_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/core/noc_vchannel_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_vchannel_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/router/noc_router.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/router/noc_router_input.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_router_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/router/noc_router_lookup.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_router_lookup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_router_lookup_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/router/noc_router_output.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_router_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/noc/rtl/verilog/topology/noc_mesh2d.sv" into library work
INFO: [VRFC 10-311] analyzing module noc_mesh2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_and_gate.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_and_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_clock_gate.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_clock_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_clock_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_clock_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_scan_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_scan_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_sync_cell.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_sync_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_sync_reset.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/fuse/msp430_wakeup_cell.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_wakeup_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/omsp/msp430_alu.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/omsp/msp430_dbg_hwbrk.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_dbg_hwbrk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/omsp/msp430_dbg_i2c.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_dbg_i2c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/omsp/msp430_dbg_uart.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_dbg_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/omsp/msp430_register_file.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_bcm.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_bcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_dbg.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_dbg
INFO: [VRFC 10-2458] undeclared symbol dbg_mem_acc, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_dbg.sv:394]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_acc, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_dbg.sv:395]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_execution.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_execution
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_gpio.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_gpio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_memory.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_multiplier.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_template08.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_template08
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_template16.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_template16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_uart.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_frontend.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_frontend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_sfr.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_ta.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_ta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/core/main/msp430_watchdog.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_watchdog
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/pu/rtl/verilog/pu/msp430_core.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/adapter/networkadapter_conf.sv" into library work
INFO: [VRFC 10-311] analyzing module networkadapter_conf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/adapter/networkadapter_ct.sv" into library work
INFO: [VRFC 10-311] analyzing module networkadapter_ct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/bootrom/bootrom.sv" into library work
INFO: [VRFC 10-311] analyzing module bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/interconnection/bus/bb_bus_b3.sv" into library work
INFO: [VRFC 10-311] analyzing module bb_bus_b3
INFO: [VRFC 10-2458] undeclared symbol bus_cyc, assumed default net type wire [/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/interconnection/bus/bb_bus_b3.sv:150]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/interconnection/decode/bb_decode.sv" into library work
INFO: [VRFC 10-311] analyzing module bb_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/interconnection/mux/bb_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module bb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv" into library work
INFO: [VRFC 10-311] analyzing module sram_sp_impl_plain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/spram/sram_sp.sv" into library work
INFO: [VRFC 10-311] analyzing module sram_sp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/spram/bb_sram_sp.sv" into library work
INFO: [VRFC 10-311] analyzing module bb_sram_sp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/spram/bb2sram.sv" into library work
INFO: [VRFC 10-311] analyzing module bb2sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc-msp430/soc/rtl/verilog/soc/msp430_tile.sv" into library work
INFO: [VRFC 10-311] analyzing module msp430_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc/msp430/bench/verilog/testbench.sv" into library work
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/us1/github/MPSoC-DV/mpsoc/msp430/rtl/verilog/design.sv" into library work
