// Seed: 2338259591
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4
);
  wor id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  id_20(
      1, id_14, 1 == id_2
  );
  wire id_21;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input uwire id_8,
    output wor id_9,
    input tri1 id_10,
    input tri id_11,
    input uwire id_12,
    output supply0 id_13,
    output logic id_14,
    input wire id_15,
    output wor id_16,
    input supply0 id_17
);
  always #1 begin : id_19
    id_14 <= 1'b0;
    id_19 <= 1 | 1'b0;
  end
  module_0(
      id_7, id_16, id_9, id_3, id_2
  );
  supply1 id_20 = id_1;
  wire id_21;
endmodule
