<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="ID"> <!-- See ARMv7-AR Architecture Reference Manual C.b B5.8.2 (p.1792) -->
        <gui_name language="en">ID</gui_name>
        <description language="en">ID Registers</description>
        <register access="RO" name="MIDR" size="4">
            <gui_name language="en">MIDR</gui_name>
            <alias_name>CP15_MIDR</alias_name>
            <device_name type="rvi">CP15_MIDR</device_name>
            <device_name type="cadi">MIDR</device_name>
            <device_name type="rvi">CP15_MIDR</device_name>
            <device_name type="cadi">MIDR</device_name>
            <description language="en">Main ID</description>
            <bitField conditional="false" name="Implementer" enumerationId="MIDR_I">
                <gui_name language="en">Implementer</gui_name>
                <description language="en">Indicates the implementer code</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="Variant">
                <gui_name language="en">Variant</gui_name>
                <description language="en">Indicates the variant number of the processor: this is the major revision number n in the rn part of the rnpn description of the product revision status</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="Architecture" enumerationId="MIDR_A">
                <gui_name language="en">Architecture</gui_name>
                <description language="en">Indicates the architecture code</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="Primary">
                <gui_name language="en">Primary</gui_name>
                <description language="en">Indicates the primary part number</description>
                <definition>[15:4]</definition>
            </bitField>
            <bitField conditional="false" name="Revision">
                <gui_name language="en">Revision</gui_name>
                <description language="en">Indicates the minor revision number of the processor: this is the minor revision number n in the pn part of the rnpn description of the product revision status</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="CTR" size="4">
            <gui_name language="en">CTR</gui_name>
            <alias_name>CP15_CTR</alias_name>
            <device_name type="rvi">CP15_CTR</device_name>
            <device_name type="cadi">CTR</device_name>
            <device_name type="rvi">CP15_CTR</device_name>
            <device_name type="cadi">CTR</device_name>
            <description language="en">Cache Type Register</description>
            <bitField conditional="false" name="F" enumerationId="CTR_F">
                <gui_name language="en">F</gui_name>
                <description language="en">ARMv7 register format</description>
                <definition>[31:29]</definition>
            </bitField>
            <bitField conditional="false" name="CWG" enumerationId="CTR_GRAN">
                <gui_name language="en">CWG</gui_name>
                <description language="en">Cache Writeback Granule</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="ERG" enumerationId="CTR_GRAN">
                <gui_name language="en">ERG</gui_name>
                <description language="en">Exclusives Reservation Granule</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="DMinLine" enumerationId="CTR_GRAN">
                <gui_name language="en">DMinLine</gui_name>
                <description language="en">Log2 of the number of words in the smallest cache line of all the data and unified caches under the core control</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="L1IP" enumerationId="CTR_L1IP">
                <gui_name language="en">L1IP</gui_name>
                <description language="en">Indicates the level 1 instruction cache policy for indexing and tagging</description>
                <definition>[15:14]</definition>
            </bitField>
            <bitField conditional="false" name="IminLine" enumerationId="CTR_GRAN">
                <gui_name language="en">IminLine</gui_name>
                <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="TCMTR" size="4">
            <gui_name language="en">TCMTR</gui_name>
            <alias_name>CP15_TCMTR</alias_name>
            <device_name type="rvi">CP15_TCMTR</device_name>
            <device_name type="cadi">TCMTR</device_name>
            <device_name type="rvi">CP15_TCMTR</device_name>
            <device_name type="cadi">TCMTR</device_name>
            <description language="en">TCM Type Register</description>
        </register>
        <register access="RO" name="TLBTR" size="4">
            <gui_name language="en">TLBTR</gui_name>
            <alias_name>CP15_TLBTR</alias_name>
            <device_name type="rvi">CP15_TLBTR</device_name>
            <device_name type="cadi">TLBTR</device_name>
            <device_name type="rvi">CP15_TLBTR</device_name>
            <device_name type="cadi">TLBTR</device_name>
            <description language="en">TLB Type Register</description>
            <bitField conditional="false" name="NU" enumerationId="TLBTR_U">
                <gui_name language="en">NU</gui_name>
                <description language="en">Not Unified: indicates whether the implementation has a unified TLB</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPIDR" size="4">
            <gui_name language="en">MPIDR</gui_name>
            <alias_name>CP15_MPIDR</alias_name>
            <device_name type="rvi">CP15_MPIDR</device_name>
            <device_name type="cadi">MPIDR</device_name>
            <device_name type="rvi">CP15_MPIDR</device_name>
            <device_name type="cadi">MPIDR</device_name>
            <description language="en">Multiprocessor Affinity Register</description>
            <bitField conditional="false" name="U" enumerationId="MPIDR_U">
                <gui_name language="en">U</gui_name>
                <description language="en">U bit: 1 = Processor is always part of a uniprocessor system</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="MT">
                <gui_name language="en">MT</gui_name>
                <description language="en">Indicates whether the lowest level of affinity consists of logical processors that are implemented using a multi-threading type approach</description>
                <definition>[24]</definition>
            </bitField>
            <bitField conditional="false" name="CID">
                <gui_name language="en">CID</gui_name>
                <description language="en">Indicates the value read in the CLUSTERID configuration pin: it identifies a Cortex-A15 processor in a system with more than one Cortex-A15 processor present</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="CPUID">
                <gui_name language="en">CPUID</gui_name>
                <description language="en">Indicates the processor number in the Cortex-A15 processor</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="REVIDR" size="4">
            <gui_name language="en">REVIDR</gui_name>
            <alias_name>CP15_REVIDR</alias_name>
            <device_name type="rvi">CP15_REVIDR</device_name>
            <device_name type="cadi">REVIDR</device_name>
            <device_name type="rvi">CP15_REVIDR</device_name>
            <device_name type="cadi">REVIDR</device_name>
            <description language="en">Revision ID</description>
        </register>
        <register access="RO" name="ID_PFR0" size="4">
            <gui_name language="en">ID_PFR0</gui_name>
            <alias_name>CP15_ID_PFR0</alias_name>
            <device_name type="rvi">CP15_ID_PFR0</device_name>
            <device_name type="cadi">ID_PFR0</device_name>
            <device_name type="rvi">CP15_ID_PFR0</device_name>
            <device_name type="cadi">ID_PFR0</device_name>
            <description language="en">Processor Feature Register 0</description>
            <bitField conditional="false" name="S3" enumerationId="ID_PFR0_STATE3">
                <gui_name language="en">S3</gui_name>
                <description language="en">Indicates support for Thumb Execution Environment (ThumbEE) instruction set</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="S2" enumerationId="ID_PFR0_STATE2">
                <gui_name language="en">S2</gui_name>
                <description language="en">Indicates support for Jazelle extension</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="S1" enumerationId="ID_PFR0_STATE1">
                <gui_name language="en">S1</gui_name>
                <description language="en">Indicates support for Thumb instruction set</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="S0" enumerationId="ID_PFR0_STATE0">
                <gui_name language="en">S0</gui_name>
                <description language="en">Indicates support for ARM instruction set</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_PFR1" size="4">
            <gui_name language="en">ID_PFR1</gui_name>
            <alias_name>CP15_ID_PFR1</alias_name>
            <device_name type="rvi">CP15_ID_PFR1</device_name>
            <device_name type="cadi">ID_PFR1</device_name>
            <device_name type="rvi">CP15_ID_PFR1</device_name>
            <device_name type="cadi">ID_PFR1</device_name>
            <description language="en">Processor Feature Register 1</description>
            <bitField conditional="false" name="GT" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">GT</gui_name>
                <description language="en">Generic Timer</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="VE" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">VE</gui_name>
                <description language="en">Virtualization Extension</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="MP" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">MP</gui_name>
                <description language="en">M-profile Programmer's model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SE" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">SE</gui_name>
                <description language="en">Security Extension</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="P" enumerationId="ID_PFR1_P">
                <gui_name language="en">P</gui_name>
                <description language="en">Programmer's model</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_DFR0" size="4">
            <gui_name language="en">ID_DFR0</gui_name>
            <alias_name>CP15_ID_DFR0</alias_name>
            <device_name type="rvi">CP15_ID_DFR0</device_name>
            <device_name type="cadi">ID_DFR0</device_name>
            <device_name type="rvi">CP15_ID_DFR0</device_name>
            <device_name type="cadi">ID_DFR0</device_name>
            <description language="en">Debug Feature Register 0</description>
            <bitField conditional="false" name="PMM" enumerationId="ID_DFR0_PMM">
                <gui_name language="en">PMM</gui_name>
                <description language="en">Performance Monitors Extension</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="UC" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">UC</gui_name>
                <description language="en">M-profile Debug model</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="MMT" enumerationId="ID_DFR0_MMT">
                <gui_name language="en">MMT</gui_name>
                <description language="en">Memory-mapped Trace model</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="CT" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">CT</gui_name>
                <description language="en">Coprocessor Trace model</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="MMC" enumerationId="ID_DFR0_MMC">
                <gui_name language="en">MMC</gui_name>
                <description language="en">Memory-mapped Debug model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="CS" enumerationId="ID_DFR0_CS">
                <gui_name language="en">CS</gui_name>
                <description language="en">Coprocessor Secure Debug model</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="CC" enumerationId="ID_DFR0_CC">
                <gui_name language="en">CC</gui_name>
                <description language="en">Coprocessor Debug model</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_AFR0" size="4">
            <gui_name language="en">ID_AFR0</gui_name>
            <alias_name>CP15_ID_AFR0</alias_name>
            <device_name type="rvi">CP15_ID_AFR0</device_name>
            <device_name type="cadi">ID_AFR0</device_name>
            <device_name type="rvi">CP15_ID_AFR0</device_name>
            <device_name type="cadi">ID_AFR0</device_name>
            <description language="en">Auxiliary Feature Register 0</description>
        </register>
        <register access="RO" name="ID_MMFR0" size="4">
            <gui_name language="en">ID_MMFR0</gui_name>
            <alias_name>CP15_ID_MMFR0</alias_name>
            <device_name type="rvi">CP15_ID_MMFR0</device_name>
            <device_name type="cadi">ID_MMFR0</device_name>
            <device_name type="rvi">CP15_ID_MMFR0</device_name>
            <device_name type="cadi">ID_MMFR0</device_name>
            <description language="en">Memory Model Feature Register 0</description>
            <bitField conditional="false" name="IS" enumerationId="ID_MMFR0_IS">
                <gui_name language="en">IS</gui_name>
                <description language="en">Innermost shareability domain</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">FCSE</gui_name>
                <description language="en">FCSE</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="AUX" enumerationId="ID_MMFR0_AUX">
                <gui_name language="en">AUX</gui_name>
                <description language="en">Auxiliary registers</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TCM_DMA" enumerationId="ID_MMFR0_TCM_DMA">
                <gui_name language="en">TCM_DMA</gui_name>
                <description language="en">TCM and associated DMA support</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SL" enumerationId="ID_MMFR0_SL">
                <gui_name language="en">SL</gui_name>
                <description language="en">Shareability levels</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="OS" enumerationId="ID_MMFR0_OS">
                <gui_name language="en">OS</gui_name>
                <description language="en">Outermost Shareability</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="PMSA" enumerationId="ID_MMFR0_PMSA">
                <gui_name language="en">PMSA</gui_name>
                <description language="en">PMSA support</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="VMSA" enumerationId="ID_MMFR0_VMSA">
                <gui_name language="en">VMSA</gui_name>
                <description language="en">VMSA support</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR1" size="4">
            <gui_name language="en">ID_MMFR1</gui_name>
            <alias_name>CP15_ID_MMFR1</alias_name>
            <device_name type="rvi">CP15_ID_MMFR1</device_name>
            <device_name type="cadi">ID_MMFR1</device_name>
            <device_name type="rvi">CP15_ID_MMFR1</device_name>
            <device_name type="cadi">ID_MMFR1</device_name>
            <description language="en">Memory Model Feature Register 1</description>
            <bitField conditional="false" name="BP" enumerationId="ID_MMFR1_BP">
                <gui_name language="en">BP</gui_name>
                <description language="en">Branch Predictor</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="L1_TC" enumerationId="ID_MMFR1_L1_TC">
                <gui_name language="en">L1_TC</gui_name>
                <description language="en">L1 cache Test and Clean</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="L1_AU" enumerationId="ID_MMFR1_L1_AU">
                <gui_name language="en">L1_AU</gui_name>
                <description language="en">L1 Unified cache ops</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="L1_AH" enumerationId="ID_MMFR1_L1_AH">
                <gui_name language="en">L1_AH</gui_name>
                <description language="en">L1 Harvard cache ops</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="L1_SWU" enumerationId="ID_MMFR1_L1_SWU">
                <gui_name language="en">L1_SWU</gui_name>
                <description language="en">L1 Unified cache set/way ops</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_SWH" enumerationId="ID_MMFR1_L1_SWH">
                <gui_name language="en">L1_SWH</gui_name>
                <description language="en">L1 Harvard cache set/way ops</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_VAU" enumerationId="ID_MMFR1_L1_VAs">
                <gui_name language="en">L1_VAU</gui_name>
                <description language="en">L1 Unified cache VA ops</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_VAH" enumerationId="ID_MMFR1_L1_VAs">
                <gui_name language="en">L1_VAH</gui_name>
                <description language="en">L1 Harvard cache VA ops</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR2" size="4">
            <gui_name language="en">ID_MMFR2</gui_name>
            <alias_name>CP15_ID_MMFR2</alias_name>
            <device_name type="rvi">CP15_ID_MMFR2</device_name>
            <device_name type="cadi">ID_MMFR2</device_name>
            <device_name type="rvi">CP15_ID_MMFR2</device_name>
            <device_name type="cadi">ID_MMFR2</device_name>
            <description language="en">Memory Model Feature Register 2</description>
            <bitField conditional="false" name="HAF" enumerationId="ID_MMFR2_HAF">
                <gui_name language="en">HAF</gui_name>
                <description language="en">Hardware Access Flag</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">WFI</gui_name>
                <description language="en">Wait for interrupt stalling</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="ID_MMFR2_MB">
                <gui_name language="en">MB</gui_name>
                <description language="en">Memory barrier features</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TLBU" enumerationId="ID_MMFR2_TLBs">
                <gui_name language="en">TLBU</gui_name>
                <description language="en">TLB maintenance operation, unified</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TLBH" enumerationId="ID_MMFR2_TLBs">
                <gui_name language="en">TLBH</gui_name>
                <description language="en">TLB maintenance operation, Harvard</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_RANGE">
                <gui_name language="en">L1_RANGE</gui_name>
                <description language="en">L1 Harvard range</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_BP" enumerationId="ID_MMFR2_L1_xP">
                <gui_name language="en">L1_BP</gui_name>
                <description language="en">L1 Harvard background prefetch</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_FP" enumerationId="ID_MMFR2_L1_xP">
                <gui_name language="en">L1_FP</gui_name>
                <description language="en">L1 Harvard foreground prefetch</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR3" size="4">
            <gui_name language="en">ID_MMFR3</gui_name>
            <alias_name>CP15_ID_MMFR3</alias_name>
            <device_name type="rvi">CP15_ID_MMFR3</device_name>
            <device_name type="cadi">ID_MMFR3</device_name>
            <device_name type="rvi">CP15_ID_MMFR3</device_name>
            <device_name type="cadi">ID_MMFR3</device_name>
            <description language="en">Memory Model Feature Register 3</description>
            <bitField conditional="false" name="SS" enumerationId="ID_MMFR3_SS">
                <gui_name language="en">SS</gui_name>
                <description language="en">Supersection support</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="CMS" enumerationId="ID_MMFR3_CMS">
                <gui_name language="en">CMS</gui_name>
                <description language="en">Cached memory size</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="CW" enumerationId="ID_MMFR3_CW">
                <gui_name language="en">CW</gui_name>
                <description language="en">Coherent walk</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="ID_MMFR3_MB">
                <gui_name language="en">MB</gui_name>
                <description language="en">Maintenance broadcast</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BPM" enumerationId="ID_MMFR3_BPM">
                <gui_name language="en">BPM</gui_name>
                <description language="en">Branch predictor maintenance</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="CM_SETWAY" enumerationId="ID_MMFR3_CM_SETWAY">
                <gui_name language="en">CM_SETWAY</gui_name>
                <description language="en">Cache maintenance by set and way</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="CM_MVA" enumerationId="ID_MMFR3_CM_MVA">
                <gui_name language="en">CM_MVA</gui_name>
                <description language="en">Cache maintenance MVA</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR0" size="4">
            <gui_name language="en">ID_ISAR0</gui_name>
            <alias_name>CP15_ID_ISAR0</alias_name>
            <device_name type="rvi">CP15_ID_ISAR0</device_name>
            <device_name type="cadi">ID_ISAR0</device_name>
            <device_name type="rvi">CP15_ID_ISAR0</device_name>
            <device_name type="cadi">ID_ISAR0</device_name>
            <description language="en">Instruction Set Attribute Register 0</description>
            <bitField conditional="false" name="DIV" enumerationId="ID_ISAR0_DIV">
                <gui_name language="en">DIV</gui_name>
                <description language="en">Divide</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="DBG" enumerationId="ID_ISAR0_DBG">
                <gui_name language="en">DBG</gui_name>
                <description language="en">Debug</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="CP" enumerationId="ID_ISAR0_CP">
                <gui_name language="en">CP</gui_name>
                <description language="en">Coprocessor</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="CB" enumerationId="ID_ISAR0_CB">
                <gui_name language="en">CB</gui_name>
                <description language="en">CmpBranch</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BF" enumerationId="ID_ISAR0_BF">
                <gui_name language="en">BF</gui_name>
                <description language="en">Bitfield</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="BC" enumerationId="ID_ISAR0_BC">
                <gui_name language="en">BC</gui_name>
                <description language="en">BitCount</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="ID_ISAR0_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Swap</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR1" size="4">
            <gui_name language="en">ID_ISAR1</gui_name>
            <alias_name>CP15_ID_ISAR1</alias_name>
            <device_name type="rvi">CP15_ID_ISAR1</device_name>
            <device_name type="cadi">ID_ISAR1</device_name>
            <device_name type="rvi">CP15_ID_ISAR1</device_name>
            <device_name type="cadi">ID_ISAR1</device_name>
            <description language="en">Instruction Set Attribute Register 1</description>
            <bitField conditional="false" name="J" enumerationId="ID_ISAR1_J">
                <gui_name language="en">J</gui_name>
                <description language="en">Jazelle</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="INT" enumerationId="ID_ISAR1_INT">
                <gui_name language="en">INT</gui_name>
                <description language="en">Interwork</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="IMM" enumerationId="ID_ISAR1_IMM">
                <gui_name language="en">IMM</gui_name>
                <description language="en">Immediate</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="IT" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">IT</gui_name>
                <description language="en">IfThen</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="EXT" enumerationId="ID_ISAR1_EXT">
                <gui_name language="en">EXT</gui_name>
                <description language="en">Extend</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="EXC_AR" enumerationId="ID_ISAR1_EXC_AR">
                <gui_name language="en">EXC_AR</gui_name>
                <description language="en">Except_AR</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="EXC" enumerationId="ID_ISAR1_EXC">
                <gui_name language="en">EXC</gui_name>
                <description language="en">Except</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="END" enumerationId="ID_ISAR1_END">
                <gui_name language="en">END</gui_name>
                <description language="en">Endian</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR2" size="4">
            <gui_name language="en">ID_ISAR2</gui_name>
            <alias_name>CP15_ID_ISAR2</alias_name>
            <device_name type="rvi">CP15_ID_ISAR2</device_name>
            <device_name type="cadi">ID_ISAR2</device_name>
            <device_name type="rvi">CP15_ID_ISAR2</device_name>
            <device_name type="cadi">ID_ISAR2</device_name>
            <description language="en">Instruction Set Attribute Register 2</description>
            <bitField conditional="false" name="R" enumerationId="ID_ISAR2_R">
                <gui_name language="en">R</gui_name>
                <description language="en">Reversal</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="PSR_AR" enumerationId="ID_ISAR2_PSR_AR">
                <gui_name language="en">PSR_AR</gui_name>
                <description language="en">PSR</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MU" enumerationId="ID_ISAR2_MU">
                <gui_name language="en">MU</gui_name>
                <description language="en">Advanced Multiply (unsigned)</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="MS" enumerationId="ID_ISAR2_MS">
                <gui_name language="en">MS</gui_name>
                <description language="en">Advanced Multiply (signed)</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="M" enumerationId="ID_ISAR2_M">
                <gui_name language="en">M</gui_name>
                <description language="en">Multiply</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="MAI" enumerationId="ID_ISAR2_MAI">
                <gui_name language="en">MAI</gui_name>
                <description language="en">Multi-access interruptible</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="MH" enumerationId="ID_ISAR2_MH">
                <gui_name language="en">MH</gui_name>
                <description language="en">Memory hint</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="LS" enumerationId="ID_ISAR2_LS">
                <gui_name language="en">LS</gui_name>
                <description language="en">Load and store</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR3" size="4">
            <gui_name language="en">ID_ISAR3</gui_name>
            <alias_name>CP15_ID_ISAR3</alias_name>
            <device_name type="rvi">CP15_ID_ISAR3</device_name>
            <device_name type="cadi">ID_ISAR3</device_name>
            <device_name type="rvi">CP15_ID_ISAR3</device_name>
            <device_name type="cadi">ID_ISAR3</device_name>
            <description language="en">Instruction Set Attribute Register 3</description>
            <bitField conditional="false" name="T2EE" enumerationId="ID_ISAR3_T2EE">
                <gui_name language="en">T2EE</gui_name>
                <description language="en">Thumb-2 executable environment</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="TNOP" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">TNOP</gui_name>
                <description language="en">True NOP</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="TC" enumerationId="ID_ISAR3_TC">
                <gui_name language="en">TC</gui_name>
                <description language="en">Thumb Copy</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TB" enumerationId="ID_ISAR3_TB">
                <gui_name language="en">TB</gui_name>
                <description language="en">T2 Table Branch</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SP" enumerationId="ID_ISAR3_SP">
                <gui_name language="en">SP</gui_name>
                <description language="en">Synchronisation Primitives</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="SVC" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">SVC</gui_name>
                <description language="en">SVC</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SIMD" enumerationId="ID_ISAR3_SIMD">
                <gui_name language="en">SIMD</gui_name>
                <description language="en">SIMD</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="ID_ISAR3_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Saturate</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR4" size="4">
            <gui_name language="en">ID_ISAR4</gui_name>
            <alias_name>CP15_ID_ISAR4</alias_name>
            <device_name type="rvi">CP15_ID_ISAR4</device_name>
            <device_name type="cadi">ID_ISAR4</device_name>
            <device_name type="rvi">CP15_ID_ISAR4</device_name>
            <device_name type="cadi">ID_ISAR4</device_name>
            <description language="en">Instruction Set Attribute Register 4</description>
            <bitField conditional="false" name="SWP" enumerationId="ID_ISAR4_SWP">
                <gui_name language="en">SWP</gui_name>
                <description language="en">Bus locking for SWP/SWPB</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="PSR_M" enumerationId="ID_ISAR4_PSR_M">
                <gui_name language="en">PSR_M</gui_name>
                <description language="en">PSR (M-profile)</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="SPF" enumerationId="ID_ISAR4_SPF">
                <gui_name language="en">SPF</gui_name>
                <description language="en">Synchronization Primitive (fractional)</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="B" enumerationId="ID_ISAR4_B">
                <gui_name language="en">B</gui_name>
                <description language="en">Barrier</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">SMC</gui_name>
                <description language="en">SMC</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="W" enumerationId="ID_ISAR4_W">
                <gui_name language="en">W</gui_name>
                <description language="en">Writeback</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="WS" enumerationId="ID_ISAR4_WS">
                <gui_name language="en">WS</gui_name>
                <description language="en">With-shifts</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="U" enumerationId="ID_ISAR4_U">
                <gui_name language="en">U</gui_name>
                <description language="en">Unprivileged</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR5" size="4">
            <gui_name language="en">ID_ISAR5</gui_name>
            <alias_name>CP15_ID_ISAR5</alias_name>
            <device_name type="rvi">CP15_ID_ISAR5</device_name>
            <device_name type="cadi">ID_ISAR5</device_name>
            <device_name type="rvi">CP15_ID_ISAR5</device_name>
            <device_name type="cadi">ID_ISAR5</device_name>
            <description language="en">Instruction Set Attribute Register 5</description>
        </register>
        <register access="RO" name="CCSIDR" size="4">
            <gui_name language="en">CCSIDR</gui_name>
            <alias_name>CP15_CCSIDR</alias_name>
            <device_name type="rvi">CP15_CCSIDR</device_name>
            <device_name type="cadi">CCSIDR</device_name>
            <device_name type="rvi">CP15_CCSIDR</device_name>
            <device_name type="cadi">CCSIDR</device_name>
            <description language="en">Cache Size ID Register</description>
            <bitField conditional="false" name="WT" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">WT</gui_name>
                <description language="en">Write-Through</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="WB" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">WB</gui_name>
                <description language="en">Write-Back</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="RA" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">RA</gui_name>
                <description language="en">Read-Allocation</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="WA" enumerationId="GENERIC_NOTSUPP_SUPP">
                <gui_name language="en">WA</gui_name>
                <description language="en">Write-Allocation</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="NS">
                <gui_name language="en">NS</gui_name>
                <description language="en">Number of sets</description>
                <definition>[27:13]</definition>
            </bitField>
            <bitField conditional="false" name="A" enumerationId="CCSIDR_A">
                <gui_name language="en">A</gui_name>
                <description language="en">Associativity</description>
                <definition>[12:3]</definition>
            </bitField>
            <bitField conditional="false" name="LS" enumerationId="CCSIDR_LS">
                <gui_name language="en">LS</gui_name>
                <description language="en">Line Size</description>
                <definition>[2:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="CLIDR" size="4">
            <gui_name language="en">CLIDR</gui_name>
            <alias_name>CP15_CLIDR</alias_name>
            <device_name type="rvi">CP15_CLIDR</device_name>
            <device_name type="cadi">CLIDR</device_name>
            <device_name type="rvi">CP15_CLIDR</device_name>
            <device_name type="cadi">CLIDR</device_name>
            <description language="en">Cache Level ID Register</description>
            <bitField conditional="false" name="LoUU" enumerationId="CLIDR_Lo">
                <gui_name language="en">LoUU</gui_name>
                <description language="en">Indicates the Level of Unification Uniprocessor for the cache hierarchy</description>
                <definition>[29:27]</definition>
            </bitField>
            <bitField conditional="false" name="LoC" enumerationId="CLIDR_Lo">
                <gui_name language="en">LoC</gui_name>
                <description language="en">Level of Coherency</description>
                <definition>[26:24]</definition>
            </bitField>
            <bitField conditional="false" name="LoUIS" enumerationId="CLIDR_Lo">
                <gui_name language="en">LoUIS</gui_name>
                <description language="en">Indicates the Level of Unification Inner Shareable for the cache hierarchy</description>
                <definition>[23:21]</definition>
            </bitField>
            <bitField conditional="false" name="CL7" enumerationId="CLIDR_CL">
                <gui_name language="en">CL7</gui_name>
                <description language="en">Cache Type 7</description>
                <definition>[20:18]</definition>
            </bitField>
            <bitField conditional="false" name="CL6" enumerationId="CLIDR_CL">
                <gui_name language="en">CL6</gui_name>
                <description language="en">Cache Type 6</description>
                <definition>[17:15]</definition>
            </bitField>
            <bitField conditional="false" name="CL5" enumerationId="CLIDR_CL">
                <gui_name language="en">CL5</gui_name>
                <description language="en">Cache Type 5</description>
                <definition>[14:12]</definition>
            </bitField>
            <bitField conditional="false" name="CL4" enumerationId="CLIDR_CL">
                <gui_name language="en">CL4</gui_name>
                <description language="en">Cache Type 4</description>
                <definition>[11:9]</definition>
            </bitField>
            <bitField conditional="false" name="CL3" enumerationId="CLIDR_CL">
                <gui_name language="en">CL3</gui_name>
                <description language="en">Cache Type 3</description>
                <definition>[8:6]</definition>
            </bitField>
            <bitField conditional="false" name="CL2" enumerationId="CLIDR_CL">
                <gui_name language="en">CL2</gui_name>
                <description language="en">Cache Type 2</description>
                <definition>[5:3]</definition>
            </bitField>
            <bitField conditional="false" name="CL1" enumerationId="CLIDR_CL">
                <gui_name language="en">CL1</gui_name>
                <description language="en">Cache Type 1</description>
                <definition>[2:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="AIDR" size="4"> <!-- Implementation-defined -->
            <gui_name language="en">AIDR</gui_name>
            <alias_name>CP15_AIDR</alias_name>
            <device_name type="rvi">CP15_AIDR</device_name>
            <device_name type="cadi">AIDR</device_name>
            <device_name type="rvi">CP15_AIDR</device_name>
            <device_name type="cadi">AIDR</device_name>
            <description language="en">Auxiliary ID Register</description>
        </register>
        <register access="RW" name="CSSELR" size="4">
            <gui_name language="en">CSSELR</gui_name>
            <alias_name>CP15_CSSELR</alias_name>
            <device_name type="rvi">CP15_CSSELR</device_name>
            <device_name type="cadi">CSSELR</device_name>
            <device_name type="rvi">CP15_CSSELR</device_name>
            <device_name type="cadi">CSSELR</device_name>
            <description language="en">Cache Size Selection Register</description>
            <bitField conditional="false" name="L">
                <gui_name language="en">L</gui_name>
                <description language="en">Level</description>
                <definition>[3:1]</definition>
            </bitField>
            <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
                <gui_name language="en">IND</gui_name>
                <description language="en">Type</description>
                <definition>[0]</definition>
            </bitField>
        </register>
    </register_group>
</register_list>

