#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec  3 11:39:56 2024
# Process ID: 3590491
# Current directory: /home/npr29/hls6775/ece6775Final/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/dut/xsim_script.tcl}
# Log file: /home/npr29/hls6775/ece6775Final/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/npr29/hls6775/ece6775Final/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [100.00%] @ "29295000"
// RTL Simulation : 2 / 10 [100.00%] @ "58555000"
// RTL Simulation : 3 / 10 [100.00%] @ "87715000"
// RTL Simulation : 4 / 10 [100.00%] @ "116975000"
// RTL Simulation : 5 / 10 [100.00%] @ "146135000"
// RTL Simulation : 6 / 10 [100.00%] @ "175395000"
// RTL Simulation : 7 / 10 [100.00%] @ "204555000"
// RTL Simulation : 8 / 10 [100.00%] @ "233715000"
// RTL Simulation : 9 / 10 [100.00%] @ "262975000"
// RTL Simulation : 10 / 10 [100.00%] @ "292235000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 292275 ns : File "/home/npr29/hls6775/ece6775Final/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut.autotb.v" Line 271
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec  3 11:40:02 2024...
