Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 14 09:41:28 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AdcToplevel_Toplevel_timing_summary_routed.rpt -rpx AdcToplevel_Toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : AdcToplevel_Toplevel
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: AdcMemClk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.662        0.000                      0                 1009        0.059        0.000                      0                 1009        0.084        0.000                       0                   304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
AdcBitClk       {0.000 0.665}        1.333           750.188         
  AdcBitClkDiv  {0.000 2.666}        5.332           187.547         
SysRefClk       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AdcBitClk                                                                                                                                                         0.084        0.000                       0                    13  
  AdcBitClkDiv        2.662        0.000                      0                  811        0.059        0.000                      0                  811        1.898        0.000                       0                   290  
SysRefClk                                                                                                                                                         0.264        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  AdcBitClkDiv       AdcBitClkDiv             2.989        0.000                      0                  198        0.324        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AdcBitClk
  To Clock:  AdcBitClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AdcBitClk
Waveform(ns):       { 0.000 0.665 }
Period(ns):         1.333
Sources:            { DCLK_p_pin }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I        n/a            1.249         1.333       0.084      BUFIO_X0Y6    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Bufio/I
Min Period  n/a     BUFR/I         n/a            1.249         1.333       0.084      BUFR_X0Y6     AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/I
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y76  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y77  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_n/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y78  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_p/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y86  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y84  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y67  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y68  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_p/CLK
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         1.333       0.263      ILOGIC_X0Y85  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_n/CLK



---------------------------------------------------------------------------------------------------
From Clock:  AdcBitClkDiv
  To Clock:  AdcBitClkDiv

Setup :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.509ns (21.388%)  route 1.871ns (78.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.563     4.444    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.204     4.648 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/Q
                         net (fo=3, routed)           0.713     5.361    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt__0[3]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.130     5.491 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3/O
                         net (fo=5, routed)           0.528     6.019    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.132     6.151 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5/O
                         net (fo=4, routed)           0.246     6.397    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.043     6.440 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1/O
                         net (fo=4, routed)           0.384     6.824    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1_n_0
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[0]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.201     9.486    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[0]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.509ns (21.388%)  route 1.871ns (78.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.563     4.444    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.204     4.648 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/Q
                         net (fo=3, routed)           0.713     5.361    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt__0[3]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.130     5.491 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3/O
                         net (fo=5, routed)           0.528     6.019    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.132     6.151 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5/O
                         net (fo=4, routed)           0.246     6.397    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.043     6.440 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1/O
                         net (fo=4, routed)           0.384     6.824    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1_n_0
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[2]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.201     9.486    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[2]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.509ns (21.388%)  route 1.871ns (78.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.563     4.444    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.204     4.648 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/Q
                         net (fo=3, routed)           0.713     5.361    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt__0[3]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.130     5.491 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3/O
                         net (fo=5, routed)           0.528     6.019    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.132     6.151 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5/O
                         net (fo=4, routed)           0.246     6.397    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.043     6.440 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1/O
                         net (fo=4, routed)           0.384     6.824    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1_n_0
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X3Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[3]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.201     9.486    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[3]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.509ns (22.205%)  route 1.783ns (77.795%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.563     4.444    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.204     4.648 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/Q
                         net (fo=3, routed)           0.713     5.361    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt__0[3]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.130     5.491 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3/O
                         net (fo=5, routed)           0.528     6.019    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.132     6.151 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5/O
                         net (fo=4, routed)           0.246     6.397    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/ReturnState[2]_i_5_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.043     6.440 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1/O
                         net (fo=4, routed)           0.297     6.737    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1_n_0
    SLICE_X4Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X4Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[1]/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X4Y73          FDCE (Setup_fdce_C_CE)      -0.201     9.519    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly_reg[1]
  -------------------------------------------------------------------
                         required time                          9.519    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.610ns (25.865%)  route 1.748ns (74.135%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.563     4.444    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.204     4.648 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/Q
                         net (fo=3, routed)           0.713     5.361    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt__0[3]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.130     5.491 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3/O
                         net (fo=5, routed)           0.553     6.045    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_3_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I2_O)        0.140     6.185 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State[3]_i_5/O
                         net (fo=3, routed)           0.482     6.667    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State[3]_i_5_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.136     6.803 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State[2]_i_1/O
                         net (fo=1, routed)           0.000     6.803    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State[2]
    SLICE_X5Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X5Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State_reg[2]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)        0.033     9.720    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State_reg[2]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.309ns (14.490%)  route 1.824ns (85.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.565     4.446    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y71          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.223     4.669 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/Q
                         net (fo=22, routed)          0.556     5.225    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkEna
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.268 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt[2]_i_1/O
                         net (fo=17, routed)          0.898     6.166    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043     6.209 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt[3]_i_1/O
                         net (fo=4, routed)           0.369     6.579    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[0]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X6Y75          FDCE (Setup_fdce_C_CE)      -0.178     9.509    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.309ns (14.490%)  route 1.824ns (85.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.565     4.446    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y71          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.223     4.669 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/Q
                         net (fo=22, routed)          0.556     5.225    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkEna
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.268 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt[2]_i_1/O
                         net (fo=17, routed)          0.898     6.166    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043     6.209 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt[3]_i_1/O
                         net (fo=4, routed)           0.369     6.579    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[1]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X6Y75          FDCE (Setup_fdce_C_CE)      -0.178     9.509    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.309ns (14.490%)  route 1.824ns (85.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.565     4.446    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y71          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.223     4.669 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/Q
                         net (fo=22, routed)          0.556     5.225    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkEna
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.268 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt[2]_i_1/O
                         net (fo=17, routed)          0.898     6.166    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043     6.209 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt[3]_i_1/O
                         net (fo=4, routed)           0.369     6.579    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[2]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X6Y75          FDCE (Setup_fdce_C_CE)      -0.178     9.509    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.309ns (14.490%)  route 1.824ns (85.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.248 - 5.332 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.565     4.446    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y71          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.223     4.669 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/Q
                         net (fo=22, routed)          0.556     5.225    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkEna
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.268 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt[2]_i_1/O
                         net (fo=17, routed)          0.898     6.166    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.043     6.209 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt[3]_i_1/O
                         net (fo=4, routed)           0.369     6.579    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.509     9.248    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X6Y75          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[3]/C
                         clock pessimism              0.474     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X6Y75          FDCE (Setup_fdce_C_CE)      -0.178     9.509    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.266ns (15.413%)  route 1.460ns (84.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 9.243 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.725     5.398    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkRst
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.441 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_2/O
                         net (fo=38, routed)          0.734     6.175    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST
    ILOGIC_X0Y76         ISERDESE2                                    r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.504     9.243    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    ILOGIC_X0Y76         ISERDESE2                                    r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/CLKDIV
                         clock pessimism              0.474     9.717    
                         clock uncertainty           -0.035     9.682    
    ILOGIC_X0Y76         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     9.239    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[1].I_Fdce_H/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP/I
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.263     2.529    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X3Y74          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[1].I_Fdce_H/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.100     2.629 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[1].I_Fdce_H/Q
                         net (fo=2, routed)           0.101     2.730    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/D
    SLICE_X6Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.297     2.980    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/WCLK
    SLICE_X6Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP/CLK
                         clock pessimism             -0.417     2.563    
    SLICE_X6Y74          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.671    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[2].I_Fdce_H/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP/I
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X5Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[2].I_Fdce_H/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[2].I_Fdce_H/Q
                         net (fo=2, routed)           0.095     2.726    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/D
    SLICE_X6Y72          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.300     2.983    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/WCLK
    SLICE_X6Y72          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP/CLK
                         clock pessimism             -0.440     2.543    
    SLICE_X6Y72          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.649    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[7].I_Fdce_H/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/I
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.276%)  route 0.148ns (59.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.264     2.530    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X1Y76          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[7].I_Fdce_H/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.100     2.630 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[7].I_Fdce_H/Q
                         net (fo=2, routed)           0.148     2.778    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/D
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.691    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[4].I_Fdce_H/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/SP/I
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.567%)  route 0.135ns (57.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X5Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[4].I_Fdce_H/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1416Bit.Gen_2_Msb.Gen1_Byt.Gen_1_H[4].I_Fdce_H/Q
                         net (fo=2, routed)           0.135     2.766    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/D
    SLICE_X6Y72          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.300     2.983    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/WCLK
    SLICE_X6Y72          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/SP/CLK
                         clock pessimism             -0.440     2.543    
    SLICE_X6Y72          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.675    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[4].AdcMem_I_Ram64x1d/SP
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/DP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/DP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/SP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[6].AdcMem_I_Ram64x1d/SP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/DP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/DP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/DP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/DP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             AdcBitClkDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.794%)  route 0.320ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.265     2.531    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/ClkIn
    SLICE_X4Y72          FDRE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.100     2.631 r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_sequential_IntCnt_reg[0]/Q
                         net (fo=53, routed)          0.320     2.951    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/A0
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.296     2.979    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/WCLK
    SLICE_X2Y74          RAMD32                                       r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/SP/CLK
                         clock pessimism             -0.417     2.562    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.859    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/SP
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AdcBitClkDiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.332
Sources:            { AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         5.332       3.332      IDELAY_X0Y76  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y76  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y77  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y78  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y86  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y84  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y67  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y68  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y85  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         5.332       4.083      ILOGIC_X0Y65  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[15].AdcMem_I_Ram64x1d/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[15].AdcMem_I_Ram64x1d/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y72   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y72   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X2Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X2Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[7].AdcMem_I_Ram64x1d/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X2Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X2Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[8].AdcMem_I_Ram64x1d/SP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y73   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[0].AdcMem_I_Ram64x1d/DP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y73   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[0].AdcMem_I_Ram64x1d/SP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y73   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[10].AdcMem_I_Ram64x1d/DP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y73   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[10].AdcMem_I_Ram64x1d/SP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[15].AdcMem_I_Ram64x1d/DP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[15].AdcMem_I_Ram64x1d/SP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/DP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y74   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/Gen_1[1].AdcMem_I_Ram64x1d/SP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y76   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/DP/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         2.666       1.898      SLICE_X6Y76   AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcMem/Gen_1[2].AdcMem_I_Ram64x1d/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SysRefClk
  To Clock:  SysRefClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysRefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SysRefClk }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  AdcToplevel_Toplevel_I_AdcToplevel/Gen_1.AdcToplevel_I_IdlyCtrl_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  AdcToplevel_Toplevel_I_AdcToplevel/Gen_1.AdcToplevel_I_IdlyCtrl_0/REFCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AdcBitClkDiv
  To Clock:  AdcBitClkDiv

Setup :            0  Failing Endpoints,  Worst Slack        2.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[0]/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.055%)  route 1.772ns (86.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.725     5.398    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkRst
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.441 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_2/O
                         net (fo=38, routed)          1.046     6.487    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST
    SLICE_X7Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[0]/C
                         clock pessimism              0.474     9.723    
                         clock uncertainty           -0.035     9.688    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.212     9.476    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[1]/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.055%)  route 1.772ns (86.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.725     5.398    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkRst
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.441 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_2/O
                         net (fo=38, routed)          1.046     6.487    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST
    SLICE_X7Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[1]/C
                         clock pessimism              0.474     9.723    
                         clock uncertainty           -0.035     9.688    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.212     9.476    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[2]/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.055%)  route 1.772ns (86.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.725     5.398    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkRst
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.441 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_2/O
                         net (fo=38, routed)          1.046     6.487    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST
    SLICE_X7Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[2]/C
                         clock pessimism              0.474     9.723    
                         clock uncertainty           -0.035     9.688    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.212     9.476    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.055%)  route 1.772ns (86.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.725     5.398    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClkRst
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.043     5.441 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntClkCtrlAlgnWrn_i_2/O
                         net (fo=38, routed)          1.046     6.487    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST
    SLICE_X7Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkIn
    SLICE_X7Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]/C
                         clock pessimism              0.474     9.723    
                         clock uncertainty           -0.035     9.688    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.212     9.476    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[1].AdcData_I_Fdce_Reg0/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.993%)  route 1.781ns (87.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.782     6.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatReSync
    SLICE_X0Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[1].AdcData_I_Fdce_Reg0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[1].AdcData_I_Fdce_Reg0/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[1].AdcData_I_Fdce_Reg0
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[6].AdcData_I_Fdce_Reg0/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.993%)  route 1.781ns (87.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.782     6.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatReSync
    SLICE_X0Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[6].AdcData_I_Fdce_Reg0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[6].AdcData_I_Fdce_Reg0/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[6].AdcData_I_Fdce_Reg0
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[7].AdcData_I_Fdce_Reg0/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.993%)  route 1.781ns (87.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.782     6.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatReSync
    SLICE_X0Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[7].AdcData_I_Fdce_Reg0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[7].AdcData_I_Fdce_Reg0/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_1_DatReg[7].AdcData_I_Fdce_Reg0
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[6].AdcData_I_Fdce_Reg2/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.993%)  route 1.781ns (87.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.782     6.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatReSync
    SLICE_X0Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[6].AdcData_I_Fdce_Reg2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[6].AdcData_I_Fdce_Reg2/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[6].AdcData_I_Fdce_Reg2
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[7].AdcData_I_Fdce_Reg2/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.993%)  route 1.781ns (87.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.782     6.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatReSync
    SLICE_X0Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[7].AdcData_I_Fdce_Reg2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[7].AdcData_I_Fdce_Reg2/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/Gen_3_DatReg[7].AdcData_I_Fdce_Reg2
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg2/CLR
                            (recovery check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.332ns  (AdcBitClkDiv rise@5.332ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.266ns (13.007%)  route 1.779ns (86.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 9.249 - 5.332 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.786    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.010     2.795 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.795    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.104     2.899 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.332     3.231    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.650     3.881 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.568     4.449    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.223     4.672 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.999     5.672    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkRst
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.043     5.715 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.780     6.494    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatReSync
    SLICE_X1Y72          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      5.332     5.332 r  
    AB27                                              0.000     5.332 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     5.332    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.041 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     6.041    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.728     7.768 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     7.768    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.090     7.858 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.267     8.125    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.614     8.739 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.510     9.249    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X1Y72          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg2/C
                         clock pessimism              0.506     9.755    
                         clock uncertainty           -0.035     9.720    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.212     9.508    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg2
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_2/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_1/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.119%)  route 0.149ns (55.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.268     2.534    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X2Y80          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.118     2.652 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_2/Q
                         net (fo=2, routed)           0.149     2.801    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/CLR
    SLICE_X1Y80          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.302     2.985    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X1Y80          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_1/C
                         clock pessimism             -0.439     2.546    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.069     2.477    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_SlipCntTc_1
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmRegEna_d_reg/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.230%)  route 0.183ns (66.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.266     2.532    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X1Y78          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.091     2.623 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/Q
                         net (fo=3, routed)           0.183     2.806    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbAllZero_d
    SLICE_X6Y78          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmRegEna_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.301     2.984    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X6Y78          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmRegEna_d_reg/C
                         clock pessimism             -0.417     2.567    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.088     2.479    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmRegEna_d_reg
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmLsbRegEna_d_reg/PRE
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.230%)  route 0.183ns (66.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.266     2.532    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X1Y78          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.091     2.623 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/Q
                         net (fo=3, routed)           0.183     2.806    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbAllZero_d
    SLICE_X6Y78          FDPE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmLsbRegEna_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.301     2.984    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X6Y78          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmLsbRegEna_d_reg/C
                         clock pessimism             -0.417     2.567    
    SLICE_X6Y78          FDPE (Remov_fdpe_C_PRE)     -0.090     2.477    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmLsbRegEna_d_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbRegEna_d_reg/PRE
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.230%)  route 0.183ns (66.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.266     2.532    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X1Y78          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.091     2.623 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d/Q
                         net (fo=3, routed)           0.183     2.806    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbAllZero_d
    SLICE_X6Y78          FDPE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbRegEna_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.301     2.984    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkDiv
    SLICE_X6Y78          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbRegEna_d_reg/C
                         clock pessimism             -0.417     2.567    
    SLICE_X6Y78          FDPE (Remov_fdpe_C_PRE)     -0.090     2.477    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbRegEna_d_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_0/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.152%)  route 0.202ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.268     2.534    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     2.634 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.202     2.836    AdcToplevel_Toplevel_I_AdcToplevel/IntRst
    SLICE_X3Y70          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.301     2.984    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y70          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_0/C
                         clock pessimism             -0.439     2.545    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.069     2.476    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_0
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.866%)  route 0.246ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.268     2.534    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     2.634 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.246     2.880    AdcToplevel_Toplevel_I_AdcToplevel/IntRst
    SLICE_X3Y71          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.300     2.983    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X3Y71          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1/C
                         clock pessimism             -0.439     2.544    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.069     2.475    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdce_Ena_1
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/IntDatDone_reg/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.464%)  route 0.326ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.268     2.534    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     2.634 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.326     2.960    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatRst
    SLICE_X0Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/IntDatDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.297     2.980    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/IntDatDone_reg/C
                         clock pessimism             -0.439     2.541    
    SLICE_X0Y73          FDCE (Remov_fdce_C_CLR)     -0.069     2.472    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/IntDatDone_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
                            (rising edge-triggered cell FDPE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/IntDatDone_reg/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.464%)  route 0.326ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.268     2.534    AdcToplevel_Toplevel_I_AdcToplevel/IntClkDiv
    SLICE_X0Y69          FDPE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     2.634 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_Fdpe_Rst/Q
                         net (fo=32, routed)          0.326     2.960    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatRst
    SLICE_X0Y73          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/IntDatDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.297     2.980    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X0Y73          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/IntDatDone_reg/C
                         clock pessimism             -0.439     2.541    
    SLICE_X0Y73          FDCE (Remov_fdce_C_CLR)     -0.069     2.472    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/IntDatDone_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg3/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.428%)  route 0.339ns (72.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.269     2.535    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkDiv
    SLICE_X3Y81          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.100     2.635 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/Q
                         net (fo=1, routed)           0.196     2.831    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/IntFrmClkReSync
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.028     2.859 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.143     3.002    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatReSync
    SLICE_X2Y81          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.303     2.986    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X2Y81          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg3/C
                         clock pessimism             -0.440     2.546    
    SLICE_X2Y81          FDCE (Remov_fdce_C_CLR)     -0.050     2.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[0].AdcData_I_Fdce_Reg3
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/C
                            (rising edge-triggered cell FDCE clocked by AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[1].AdcData_I_Fdce_Reg3/CLR
                            (removal check against rising-edge clock AdcBitClkDiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AdcBitClkDiv rise@0.000ns - AdcBitClkDiv rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.428%)  route 0.339ns (72.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.410    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.416     1.826 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     1.826    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.051     1.877 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.166     2.043    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.223     2.266 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.269     2.535    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkDiv
    SLICE_X3Y81          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.100     2.635 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd/Q
                         net (fo=1, routed)           0.196     2.831    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/IntFrmClkReSync
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.028     2.859 f  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/FrmClkReSyncOut_INST_0/O
                         net (fo=150, routed)         0.143     3.002    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatReSync
    SLICE_X2Y81          FDCE                                         f  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[1].AdcData_I_Fdce_Reg3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AdcBitClkDiv rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  DCLK_p_pin (IN)
                         net (fo=0)                   0.000     0.000    DCLK_p_pin
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  AdcToplevel_Toplevel_I_Ibufgds_BitClk/O
                         net (fo=2, routed)           0.000     0.483    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699     2.181 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Iodly/DATAOUT
                         net (fo=1, routed)           0.000     2.181    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk_Ddly
    ILOGIC_X0Y76         ISERDESE2 (Prop_iserdese2_DDLY_O)
                                                      0.059     2.240 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master/O
                         net (fo=2, routed)           0.192     2.432    AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntBitClk
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.251     2.683 r  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O
                         net (fo=290, routed)         0.303     2.986    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/DatClkDiv
    SLICE_X2Y81          FDCE                                         r  AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[1].AdcData_I_Fdce_Reg3/C
                         clock pessimism             -0.440     2.546    
    SLICE_X2Y81          FDCE (Remov_fdce_C_CLR)     -0.050     2.496    AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/Gen_3_DatReg[1].AdcData_I_Fdce_Reg3
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.506    





