<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>CoX_Standard/doc/xmemmap.md Source File</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">CoX_Standard/doc/xmemmap.md</div>  </div>
</div><!--header-->
<div class="contents">
<a href="xmemmap_8md.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;\page xmenmap_page xmenmap page </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;[TOC]</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;CoX xlowlayer memory map <span class="keyword">template</span>              {#xlowlayerBaseTemplate}</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;========</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;CoX xlowlayer memory map template是ARM Cortex MCU存储分布的通用强制接口的模板，每个存储接口取得是所有系列MCU拥有的外设资源的并集，即涵盖了所有的存储接口。同时也分别列出了各个系列MCU所拥有的存储接口的范围。</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;&gt; **NOTE:**</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;&gt;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;&gt; 这里的存储接口的范围是指各个外设Base编号的范围。</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"># GPIO base Table               {#GPIOBaseTemplate}</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;以下几个表展示了GPIO外设存储接口范围的模板（n从A到H）, 同时也展示了已有的各个CoX系列的GPIO Port Base分布情况。</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;xGPIO_PORTn_BASE| LPC17xx        | STM32F1xx      |  Mini51        | M051           </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;----------------|----------------|----------------|----------------|----------------</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;...             |...             |...             |...             |...             </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga88f4368aa7d7b610263b5732affe6fcf">xGPIO_PORTH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga88f4368aa7d7b610263b5732affe6fcf">xGPIO_PORTH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga60f617926080df16a4f1ab08af2e227b">xGPIO_PORTG_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3185244f0333d5ec7148e9915edcbd7b">xGPIO_PORTF_BASE</a></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;xGPIO_PORTn_BASE| NUC1xx         | NUC122         | NUC123         | NUC2xx </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;----------------|----------------|----------------|----------------|----------------</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;...             |...             |...             |...             |...             </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga88f4368aa7d7b610263b5732affe6fcf">xGPIO_PORTH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga1688fddb4bd2e9bf4db0ebd7aba4ed4b">xGPIO_PORTD_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3185244f0333d5ec7148e9915edcbd7b">xGPIO_PORTF_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3185244f0333d5ec7148e9915edcbd7b">xGPIO_PORTF_BASE</a></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;xGPIO_PORTn_BASE| KLX            | HT32F125x      | HT32F175x      </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;----------------|----------------|----------------|----------------</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;...             |...             |...             |...             </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga88f4368aa7d7b610263b5732affe6fcf">xGPIO_PORTH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8062c9b2fdc67580c0c4aa8926a1174a">xGPIO_PORTB_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"># TIMER base Table               {#TIMERBaseTemplate}</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;以下几个表展示了TIMER外设存储接口范围的模板（n从0到14）, 同时也展示了已有的各个CoX系列的TIMER Base分布情况。</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;xTIMERn_BASE | LPC17xx     | STM32F1xx   |  Mini51     | M051           </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;-------------|-------------|-------------|-------------|-------------</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;...          |...          |...          |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> |...             </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga59960d1d1fd03bef6f5fdc6ba44dbdfa">xTIMER14_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga59960d1d1fd03bef6f5fdc6ba44dbdfa">xTIMER14_BASE</a>|...          |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;xTIMERn_BASE | NUC1xx      | NUC122      | NUC123      | NUC2xx </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;-------------|-------------|-------------|-------------|-------------</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;...          |...          |...          |...          |...             </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga59960d1d1fd03bef6f5fdc6ba44dbdfa">xTIMER14_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;xTIMERn_BASE | KLX         | HT32F125x   | HT32F175x      </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;-------------|-------------|-------------|-------------</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;...          |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a>  </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga59960d1d1fd03bef6f5fdc6ba44dbdfa">xTIMER14_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga28d97cc2b1d381d6e75ae8e745d37751">xTIMER2_BASE</a> |...          |...</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;# PWM base Table               {#PWMBaseTemplate}</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;以下几个表展示了PWM外设存储接口范围的模板（n从A到L）, 同时也展示了已有的各个CoX系列的PWM Base分布情况。</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;xPWMn_BASE| LPC17xx  | STM32F1xx|  Mini51  | M051     </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga70c6e3828dc97c5eb5bb8cca14758b59">xPWML_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga70c6e3828dc97c5eb5bb8cca14758b59">xPWML_BASE</a>|...       |...</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;xPWMn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a>|...       </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga70c6e3828dc97c5eb5bb8cca14758b59">xPWML_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;xPWMn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga70c6e3828dc97c5eb5bb8cca14758b59">xPWML_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaa28f35ddfc225b7d27314bd7b93e6f2a">xPWMC_BASE</a>|...       |...       </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"># DMA base Table               {#DMABaseTemplate}</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;以下几个表展示了DMA外设存储接口范围的模板（n从0到8）, 同时也展示了已有的各个CoX系列的DMA Base分布情况。</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;xDMAn_BASE| LPC17xx  | STM32F1xx|  Mini51  | M051     </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|...       |...       </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gaabfac3eb37c7d7667878a8c5153a53f9">xDMA1_BASE</a>|...       |...       </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0011b710f3c99920bef6f9261380b88d">xDMA8_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;xDMAn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;...       |...       |...       |...       |...       </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0011b710f3c99920bef6f9261380b88d">xDMA8_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;xDMAn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>|...       |...       </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;...       |...       |...       |...       </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0011b710f3c99920bef6f9261380b88d">xDMA8_BASE</a>|...       |...       |...     </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"># RTC base Table               {#RTCBaseTemplate}</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;以下几个表展示了RTC外设存储接口范围的模板, 同时也展示了已有的各个CoX系列的RTC Base分布情况。</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>| LPC17xx | STM32F1xx|  Mini51 | M051 </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;---------|---------|----------|---------|------</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> |...      |...   </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>| NUC1xx  | NUC122   | NUC123  | NUC2xx </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;---------|---------|----------|---------|----------</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>| KLX     | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;---------|---------|----------|----------</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"># WDT base Table               {#WDTBaseTemplate}</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;以下几个表展示了WDT外设存储接口范围的模板, 同时也展示了已有的各个CoX系列的WDT Base分布情况。</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>| LPC17xx | STM32F1xx|  Mini51 | M051 </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;---------|---------|----------|---------|----------</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>| NUC1xx  | NUC122   | NUC123  | NUC2xx </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;---------|---------|----------|---------|----------</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>| KLX     | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;---------|---------|----------|----------</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>  </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"># UART base Table               {#UARTBaseTemplate}</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;以下几个表展示了UART外设存储接口范围的模板（n从0到5）, 同时也展示了已有的各个CoX系列的UART Base分布情况。</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;xUARTn_BASE| LPC17xx   | STM32F1xx |  Mini51   | M051     </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;-----------|-----------|-----------|-----------|----------</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|...        |...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;xUART5_BASE|...        |xUART5_BASE|...        |...</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;xUARTn_BASE| NUC1xx    | NUC122    | NUC123    | NUC2xx </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;-----------|-----------|-----------|-----------|----------</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;xUART5_BASE|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a>|...        |...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;xUARTn_BASE| KLX       | HT32F125x | HT32F175x</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;-----------|-----------|-----------|----------</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>|...        |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;xUART5_BASE|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a>|...        |...        </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"># I2C base Table               {#I2CBaseTemplate}</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;以下几个表展示了I2C外设存储接口范围的模板（n从0到2）, 同时也展示了已有的各个CoX系列的I2C Base 分布情况。</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;xI2Cn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|...       |...       </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>|...       |...       </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;xI2Cn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>|...       |...       |...       |...</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;xI2Cn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"># SPI base Table               {#SPIBaseTemplate}</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;以下几个表展示了SPI外设存储接口范围的模板（n从0到3）, 同时也展示了已有的各个CoX系列的SPI Base 分布情况。</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;xSPIn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>    </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|...       |...       </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|...       |...     </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;xSPIn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;xSPIn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a>|...       |...       |...        </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"># I2S base Table               {#I2SBaseTemplate}</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;以下几个表展示了I2S外设存储接口范围的模板（n = 0）, 同时也展示了已有的各个CoX系列的I2S Base 分布情况。</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;xI2Sn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|...       |...       |...             </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;xI2Sn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>    </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;xI2Sn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"># CAN base Table               {#CANBaseTemplate}</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;以下几个表展示了CAN外设存储接口范围的模板（n 为0~2）, 同时也展示了已有的各个CoX系列的CAN Base 分布情况。</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;xCANn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;   </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;xCANn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;xCANn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a>|...       |...       |...       </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"># ETH base Table               {#ETHBaseTemplate}</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;以下几个表展示了ETH外设存储接口范围的模板（n 为0）, 同时也展示了已有的各个CoX系列的ETH Base分 布情况。</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;xETHn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;xETH0_BASE|xETH0_BASE|xETH0_BASE|...       |...       </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;xETHn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;xETH0_BASE|...       |...       |...       |...       </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;xETHn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;xETH0_BASE|...       |...       |...       </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"># USB base Table               {#USBBaseTemplate}</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;以下几个表展示了USB外设存储接口范围的模板, 同时也展示了已有的各个CoX系列的USB Base 分布情况。</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;xUSB_BASE | LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|...       |...       </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a>|...       |...       </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;xUSB_BASE | NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a>|...       |...       |...       |...       </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;xUSB_BASE | KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;xUSBH_B1SE|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"># ADC base Table               {#ADCBaseTemplate}</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;以下几个表展示了ADC外设存储接口范围的模板（n 为0~1）, 同时也展示了已有的各个CoX系列的ADC Base  分布情况。</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;xADCn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;xADC1_BASE|...       |xADC1_BASE|...       |...        </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;xADC2_BASE|...       |xADC2_BASE|...       |...      </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;   </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;xADCn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a> </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;xADC1_BASE|...       |...       |...       |...       </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;xADC2_BASE|...       |xADC2_BASE|...       |...      </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;xADCn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;xADC1_BASE|...       |...       |...       </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;xADC2_BASE|...       |...       |...       </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"># DAC base Table               {#DACBaseTemplate}</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;以下几个表展示了DAC外设存储接口范围的模板（n 为0）, 同时也展示了已有的各个CoX系列的DAC Base 分 布情况。</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;xDACn_BASE| LPC17xx  |STM32F1xx |  Mini51  | M051     </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|...       |...         </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;xDACn_BASE| NUC1xx   | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;----------|----------|----------|----------|----------</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|...       |...       |...       |...             </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;xDACn_BASE| KLX      | HT32F125x| HT32F175x</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;----------|----------|----------|----------</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>|...       |...       </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"># ACMP base Table               {#ACMPBaseTemplate}</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;以下几个表展示了ACMP外设存储接口范围的模板（n 为0）, 同时也展示了已有的各个CoX系列的ACMP Base  分布情况。</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;xACMPn_BASE| LPC17xx  |STM32F1xx |  Mini51   | M051     </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;-----------|----------|----------|-----------|-----------</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>    </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;xACMPn_BASE| NUC1xx    | NUC122   | NUC123   | NUC2xx </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;-----------|-----------|----------|----------|----------</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|...       |...       |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>       </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;xACMPn_BASE| KLX       | HT32F125x  | HT32F175x</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;-----------|-----------|------------|----------</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>|<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a> |<a class="code" href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a>   </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga88f4368aa7d7b610263b5732affe6fcf"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga88f4368aa7d7b610263b5732affe6fcf">xGPIO_PORTH_BASE</a></div><div class="ttdeci">#define xGPIO_PORTH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00098">xlowlayer.h:98</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gafda4b759514fb7c3875ebe1eaf9a28d1"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a></div><div class="ttdeci">#define xDMA0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00126">xlowlayer.h:126</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga192043878b7458363afc6770da6f5713"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a></div><div class="ttdeci">#define xTIMER1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00100">xlowlayer.h:100</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gab486716472adca8ab98e89dede261548"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a></div><div class="ttdeci">#define xI2C2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00145">xlowlayer.h:145</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gaf8f37b23c65f6060dd36331e3143b2aa"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gaf8f37b23c65f6060dd36331e3143b2aa">xPWMA_BASE</a></div><div class="ttdeci">#define xPWMA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00114">xlowlayer.h:114</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gad2caa6a5da9d71365def6b0fbf7931d0"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gad2caa6a5da9d71365def6b0fbf7931d0">xUSBD_BASE</a></div><div class="ttdeci">#define xUSBD_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00157">xlowlayer.h:157</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga0011b710f3c99920bef6f9261380b88d"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga0011b710f3c99920bef6f9261380b88d">xDMA8_BASE</a></div><div class="ttdeci">#define xDMA8_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00134">xlowlayer.h:134</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga6a491cb8edec03f59c9f1a57f7748d00"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a></div><div class="ttdeci">#define xWDT_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00136">xlowlayer.h:136</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga8f647b0c3173009d474bf73cef91d487"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a></div><div class="ttdeci">#define xRTC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00135">xlowlayer.h:135</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga3987073bf8a2465ceaa04f73b0ee3298"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga3987073bf8a2465ceaa04f73b0ee3298">xI2S0_BASE</a></div><div class="ttdeci">#define xI2S0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00151">xlowlayer.h:151</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga8062c9b2fdc67580c0c4aa8926a1174a"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga8062c9b2fdc67580c0c4aa8926a1174a">xGPIO_PORTB_BASE</a></div><div class="ttdeci">#define xGPIO_PORTB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00092">xlowlayer.h:92</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gae7e66e50a541b6f138bf211e738a5ec2"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gae7e66e50a541b6f138bf211e738a5ec2">xUSBH_BASE</a></div><div class="ttdeci">#define xUSBH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00156">xlowlayer.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga332ce7535bdbacf4b79b7d23adbb618e"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a></div><div class="ttdeci">#define xUART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00139">xlowlayer.h:139</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga8c91d04e04d207ddf73ebbd315ee3ee6"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a></div><div class="ttdeci">#define xCAN2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00154">xlowlayer.h:154</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga48e1735c33195602f45161adfd6b3d0c"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a></div><div class="ttdeci">#define xTIMER3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00102">xlowlayer.h:102</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gaebd55ba061c883ad93a015be7d14ff01"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a></div><div class="ttdeci">#define xTIMER0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00099">xlowlayer.h:99</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga05ee30e9a8c6e0f1ea365730cefb0e21"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga05ee30e9a8c6e0f1ea365730cefb0e21">xPWMB_BASE</a></div><div class="ttdeci">#define xPWMB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00115">xlowlayer.h:115</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga541dcd56433ccff16e5eab14961aa508"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga541dcd56433ccff16e5eab14961aa508">xSPI2_BASE</a></div><div class="ttdeci">#define xSPI2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00148">xlowlayer.h:148</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gacb3e420b8b18f8a064b4a6021bd37cf8"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gacb3e420b8b18f8a064b4a6021bd37cf8">xCAN0_BASE</a></div><div class="ttdeci">#define xCAN0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00152">xlowlayer.h:152</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga2eebc82699d2004010e0071419f77ab1"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga2eebc82699d2004010e0071419f77ab1">xSPI1_BASE</a></div><div class="ttdeci">#define xSPI1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00147">xlowlayer.h:147</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga3185244f0333d5ec7148e9915edcbd7b"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga3185244f0333d5ec7148e9915edcbd7b">xGPIO_PORTF_BASE</a></div><div class="ttdeci">#define xGPIO_PORTF_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00096">xlowlayer.h:96</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gafb753727f2bae0b4634d8ed1280ab983"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a></div><div class="ttdeci">#define xUART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00140">xlowlayer.h:140</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gacb04e98ecf989e4b2aee6126d6454a08"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a></div><div class="ttdeci">#define xI2C0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00143">xlowlayer.h:143</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga1688fddb4bd2e9bf4db0ebd7aba4ed4b"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga1688fddb4bd2e9bf4db0ebd7aba4ed4b">xGPIO_PORTD_BASE</a></div><div class="ttdeci">#define xGPIO_PORTD_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00094">xlowlayer.h:94</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gad7c4c8bd6e98f0a97205b0c83e79e135"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a></div><div class="ttdeci">#define xGPIO_PORTE_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00095">xlowlayer.h:95</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gac3e25403e5a8817865687ce06e629e36"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gac3e25403e5a8817865687ce06e629e36">xACMP0_BASE</a></div><div class="ttdeci">#define xACMP0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00162">xlowlayer.h:162</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga36cf8b166896fcc956f8728d1d34ed26"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a></div><div class="ttdeci">#define xGPIO_PORTA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00091">xlowlayer.h:91</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gabcf29d7c86a8409cdb9abdefa07cd984"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a></div><div class="ttdeci">#define xADC0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00160">xlowlayer.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga4fc7db29c2a5361dab3c087e53cd5bbb"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a></div><div class="ttdeci">#define xCAN1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00153">xlowlayer.h:153</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gac6230342aee6b974fc19d48a109565c0"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a></div><div class="ttdeci">#define xUART0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00138">xlowlayer.h:138</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gaabfac3eb37c7d7667878a8c5153a53f9"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gaabfac3eb37c7d7667878a8c5153a53f9">xDMA1_BASE</a></div><div class="ttdeci">#define xDMA1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00127">xlowlayer.h:127</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga2a192e230d89432dd43d4ca2d4365807"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></div><div class="ttdeci">#define xSPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00146">xlowlayer.h:146</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga59960d1d1fd03bef6f5fdc6ba44dbdfa"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga59960d1d1fd03bef6f5fdc6ba44dbdfa">xTIMER14_BASE</a></div><div class="ttdeci">#define xTIMER14_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00113">xlowlayer.h:113</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_gaa28f35ddfc225b7d27314bd7b93e6f2a"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#gaa28f35ddfc225b7d27314bd7b93e6f2a">xPWMC_BASE</a></div><div class="ttdeci">#define xPWMC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00116">xlowlayer.h:116</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga313f2fbff4105ffa511d67792ae007bc"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a></div><div class="ttdeci">#define xI2C1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00144">xlowlayer.h:144</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga78e88653d308e007e8cbaae8fc8a989c"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a></div><div class="ttdeci">#define xDAC0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00161">xlowlayer.h:161</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga60f617926080df16a4f1ab08af2e227b"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga60f617926080df16a4f1ab08af2e227b">xGPIO_PORTG_BASE</a></div><div class="ttdeci">#define xGPIO_PORTG_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00097">xlowlayer.h:97</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga28d97cc2b1d381d6e75ae8e745d37751"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga28d97cc2b1d381d6e75ae8e745d37751">xTIMER2_BASE</a></div><div class="ttdeci">#define xTIMER2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00101">xlowlayer.h:101</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga0c9a004618afa0302256ab8a3a3cb798"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga0c9a004618afa0302256ab8a3a3cb798">xSPI3_BASE</a></div><div class="ttdeci">#define xSPI3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00149">xlowlayer.h:149</a></div></div>
<div class="ttc" id="group__x_low_layer___peripheral___memmap_html_ga70c6e3828dc97c5eb5bb8cca14758b59"><div class="ttname"><a href="group__x_low_layer___peripheral___memmap.html#ga70c6e3828dc97c5eb5bb8cca14758b59">xPWML_BASE</a></div><div class="ttdeci">#define xPWML_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xlowlayer_8h_source.html#l00125">xlowlayer.h:125</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
