###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          381   # Number of WRITE/WRITEP commands
num_reads_done                 =       221603   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       196954   # Number of read row buffer hits
num_read_cmds                  =       221608   # Number of READ/READP commands
num_writes_done                =          384   # Number of read requests issued
num_write_row_hits             =          223   # Number of write row buffer hits
num_act_cmds                   =        24835   # Number of ACT commands
num_pre_cmds                   =        24811   # Number of PRE commands
num_ondemand_pres              =         7738   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8960365   # Cyles of rank active rank.0
rank_active_cycles.1           =      8461978   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1039635   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1538022   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       197893   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          548   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          124   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          135   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          324   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          723   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          688   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           24   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           15   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20043   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =            9   # Write cmd latency (cycles)
write_latency[120-139]         =            6   # Write cmd latency (cycles)
write_latency[140-159]         =            6   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          337   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135273   # Read request latency (cycles)
read_latency[40-59]            =        43910   # Read request latency (cycles)
read_latency[60-79]            =        15333   # Read request latency (cycles)
read_latency[80-99]            =         4017   # Read request latency (cycles)
read_latency[100-119]          =         2947   # Read request latency (cycles)
read_latency[120-139]          =         2366   # Read request latency (cycles)
read_latency[140-159]          =         1497   # Read request latency (cycles)
read_latency[160-179]          =         1373   # Read request latency (cycles)
read_latency[180-199]          =         1254   # Read request latency (cycles)
read_latency[200-]             =        13633   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.90195e+06   # Write energy
read_energy                    =  8.93523e+08   # Read energy
act_energy                     =  6.79486e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.99025e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.38251e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59127e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28027e+09   # Active standby energy rank.1
average_read_latency           =      63.8333   # Average read request latency (cycles)
average_interarrival           =      45.0448   # Average request interarrival latency (cycles)
total_energy                   =  1.37768e+10   # Total energy (pJ)
average_power                  =      1377.68   # Average power (mW)
average_bandwidth              =      1.89429   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2908   # Number of WRITE/WRITEP commands
num_reads_done                 =       241759   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       212817   # Number of read row buffer hits
num_read_cmds                  =       241763   # Number of READ/READP commands
num_writes_done                =         2915   # Number of read requests issued
num_write_row_hits             =         2298   # Number of write row buffer hits
num_act_cmds                   =        29585   # Number of ACT commands
num_pre_cmds                   =        29563   # Number of PRE commands
num_ondemand_pres              =        11872   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8683612   # Cyles of rank active rank.0
rank_active_cycles.1           =      8666625   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1316388   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1333375   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       220604   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          498   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          147   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          147   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          353   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          717   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1455   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          664   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           22   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           19   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20056   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           74   # Write cmd latency (cycles)
write_latency[100-119]         =           87   # Write cmd latency (cycles)
write_latency[120-139]         =           91   # Write cmd latency (cycles)
write_latency[140-159]         =           98   # Write cmd latency (cycles)
write_latency[160-179]         =           91   # Write cmd latency (cycles)
write_latency[180-199]         =           52   # Write cmd latency (cycles)
write_latency[200-]            =         2371   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       137884   # Read request latency (cycles)
read_latency[40-59]            =        49907   # Read request latency (cycles)
read_latency[60-79]            =        21339   # Read request latency (cycles)
read_latency[80-99]            =         5828   # Read request latency (cycles)
read_latency[100-119]          =         4418   # Read request latency (cycles)
read_latency[120-139]          =         3443   # Read request latency (cycles)
read_latency[140-159]          =         1741   # Read request latency (cycles)
read_latency[160-179]          =         1577   # Read request latency (cycles)
read_latency[180-199]          =         1386   # Read request latency (cycles)
read_latency[200-]             =        14235   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.45167e+07   # Write energy
read_energy                    =  9.74788e+08   # Read energy
act_energy                     =  8.09446e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.31866e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   6.4002e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41857e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.40797e+09   # Active standby energy rank.1
average_read_latency           =      63.1734   # Average read request latency (cycles)
average_interarrival           =      40.8693   # Average request interarrival latency (cycles)
total_energy                   =  1.38733e+10   # Total energy (pJ)
average_power                  =      1387.33   # Average power (mW)
average_bandwidth              =      2.08788   # Average bandwidth
