<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu9p-flgb2104-2-i</Part>
<TopModelName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<TargetInitiationInterval>1</TargetInitiationInterval>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>yes</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.829</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>4</Best-caseLatency>
<Average-caseLatency>4</Average-caseLatency>
<Worst-caseLatency>4</Worst-caseLatency>
<Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>5</PipelineDepth>
<Interval-min>1</Interval-min>
<Interval-max>1</Interval-max>
</SummaryOfOverallLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP>28</DSP>
<FF>3475</FF>
<LUT>1962</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_2</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_3</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_4</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_5</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_6</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_7</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ext_blocking_n</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_str_blocking_n</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_int_blocking_n</name>
<Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read</name>
<Object>p_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read1</name>
<Object>p_read1</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read2</name>
<Object>p_read2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read3</name>
<Object>p_read3</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read4</name>
<Object>p_read4</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read5</name>
<Object>p_read5</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read6</name>
<Object>p_read6</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read7</name>
<Object>p_read7</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address0</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce0</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q0</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address1</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce1</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q1</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address2</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce2</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q2</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address3</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce3</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q3</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address4</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce4</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q4</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address5</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce5</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q5</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_address6</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_ce6</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_twiddleTable_M_imag_0_0_0_q6</name>
<Object>p_twiddleTable_M_imag_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_k</name>
<Object>p_k</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
