Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Sun Nov 26 23:05:48 2017
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file pattern_compare_timing_summary_routed.rpt -rpx pattern_compare_timing_summary_routed.rpx
| Design            : pattern_compare
| Device            : xcku035-ffva1156
| Speed File        : -3  PRODUCTION 1.23 03-22-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 290 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.736        0.000                      0                  142        0.073        0.000                      0                  142        4.725        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.736        0.000                      0                  142        0.073        0.000                      0                  142        4.725        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.616ns (28.466%)  route 1.548ns (71.534%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 12.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.279ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.251ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.451     3.190    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  current_pattern_reg[3,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.102     3.292 r  current_pattern_reg[3,1][1]/Q
                         net (fo=1, routed)           0.264     3.556    current_pattern_reg[3,1]__0[1]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.593 r  patterns_matched[3]_i_51/O
                         net (fo=1, routed)           0.269     3.862    patterns_matched[3]_i_51_n_0
    SLICE_X49Y112        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.062     3.924 r  patterns_matched[3]_i_35/O
                         net (fo=1, routed)           0.278     4.202    patterns_matched[3]_i_35_n_0
    SLICE_X50Y116        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064     4.266 r  patterns_matched[3]_i_18/O
                         net (fo=1, routed)           0.483     4.749    patterns_matched[3]_i_18_n_0
    SLICE_X50Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.167     4.916 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.222     5.138    patterns_matched[3]_i_6_n_0
    SLICE_X49Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.184     5.322 r  patterns_matched[1]_i_2/O
                         net (fo=1, routed)           0.032     5.354    patterns_matched[1]_i_2_n_0
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.310    12.599    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[1]/C
                         clock pessimism              0.478    13.077    
                         clock uncertainty           -0.035    13.041    
    SLICE_X49Y132        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.048    13.089    patterns_matched_reg[1]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.597ns (27.910%)  route 1.542ns (72.090%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 12.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.279ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.251ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.451     3.190    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  current_pattern_reg[3,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.102     3.292 r  current_pattern_reg[3,1][1]/Q
                         net (fo=1, routed)           0.264     3.556    current_pattern_reg[3,1]__0[1]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.593 r  patterns_matched[3]_i_51/O
                         net (fo=1, routed)           0.269     3.862    patterns_matched[3]_i_51_n_0
    SLICE_X49Y112        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.062     3.924 r  patterns_matched[3]_i_35/O
                         net (fo=1, routed)           0.278     4.202    patterns_matched[3]_i_35_n_0
    SLICE_X50Y116        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064     4.266 r  patterns_matched[3]_i_18/O
                         net (fo=1, routed)           0.483     4.749    patterns_matched[3]_i_18_n_0
    SLICE_X50Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.167     4.916 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.222     5.138    patterns_matched[3]_i_6_n_0
    SLICE_X49Y132        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.165     5.303 r  patterns_matched[0]_i_2/O
                         net (fo=1, routed)           0.026     5.329    pattern_match
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.310    12.599    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[0]/C
                         clock pessimism              0.478    13.077    
                         clock uncertainty           -0.035    13.041    
    SLICE_X49Y132        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.047    13.088    patterns_matched_reg[0]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.553ns (27.336%)  route 1.470ns (72.664%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.279ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.251ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.451     3.190    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  current_pattern_reg[3,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.102     3.292 r  current_pattern_reg[3,1][1]/Q
                         net (fo=1, routed)           0.264     3.556    current_pattern_reg[3,1]__0[1]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.593 r  patterns_matched[3]_i_51/O
                         net (fo=1, routed)           0.269     3.862    patterns_matched[3]_i_51_n_0
    SLICE_X49Y112        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.062     3.924 r  patterns_matched[3]_i_35/O
                         net (fo=1, routed)           0.278     4.202    patterns_matched[3]_i_35_n_0
    SLICE_X50Y116        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064     4.266 r  patterns_matched[3]_i_18/O
                         net (fo=1, routed)           0.483     4.749    patterns_matched[3]_i_18_n_0
    SLICE_X50Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.167     4.916 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.143     5.059    patterns_matched[3]_i_6_n_0
    SLICE_X50Y132        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     5.180 r  patterns_matched[2]_i_2/O
                         net (fo=1, routed)           0.033     5.213    patterns_matched[2]_i_2_n_0
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.333    12.622    clk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[2]/C
                         clock pessimism              0.478    13.100    
                         clock uncertainty           -0.035    13.064    
    SLICE_X50Y132        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.048    13.112    patterns_matched_reg[2]
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.515ns (25.958%)  route 1.469ns (74.042%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 12.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.279ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.251ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.451     3.190    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  current_pattern_reg[3,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.102     3.292 r  current_pattern_reg[3,1][1]/Q
                         net (fo=1, routed)           0.264     3.556    current_pattern_reg[3,1]__0[1]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.593 r  patterns_matched[3]_i_51/O
                         net (fo=1, routed)           0.269     3.862    patterns_matched[3]_i_51_n_0
    SLICE_X49Y112        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.062     3.924 r  patterns_matched[3]_i_35/O
                         net (fo=1, routed)           0.278     4.202    patterns_matched[3]_i_35_n_0
    SLICE_X50Y116        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064     4.266 r  patterns_matched[3]_i_18/O
                         net (fo=1, routed)           0.483     4.749    patterns_matched[3]_i_18_n_0
    SLICE_X50Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.167     4.916 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.143     5.059    patterns_matched[3]_i_6_n_0
    SLICE_X50Y132        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.083     5.142 r  patterns_matched[3]_i_2/O
                         net (fo=1, routed)           0.032     5.174    patterns_matched[3]_i_2_n_0
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.331    12.620    clk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[3]/C
                         clock pessimism              0.478    13.098    
                         clock uncertainty           -0.035    13.062    
    SLICE_X50Y132        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.048    13.110    patterns_matched_reg[3]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.424ns (22.686%)  route 1.445ns (77.314%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 12.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.251ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.246     3.567    counter[1]
    SLICE_X50Y132        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.167     3.734 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          1.173     4.907    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y160        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.155     5.062 r  current_pattern[1,1][0]_i_1/O
                         net (fo=1, routed)           0.026     5.088    current_pattern[1,1][0]_i_1_n_0
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.311    12.600    clk_IBUF_BUFG
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][0]/C
                         clock pessimism              0.522    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X49Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.047    13.134    current_pattern_reg[1,1][0]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.422ns (22.579%)  route 1.447ns (77.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 12.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.251ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.246     3.567    counter[1]
    SLICE_X50Y132        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.167     3.734 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          1.172     4.906    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y160        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.153     5.059 r  current_pattern[1,1][1]_i_1/O
                         net (fo=1, routed)           0.029     5.088    current_pattern[1,1][1]_i_1_n_0
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.311    12.600    clk_IBUF_BUFG
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][1]/C
                         clock pessimism              0.522    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X49Y160        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.047    13.134    current_pattern_reg[1,1][1]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.422ns (22.873%)  route 1.423ns (77.127%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.251ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.246     3.567    counter[1]
    SLICE_X50Y132        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.167     3.734 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          1.153     4.887    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y160        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.153     5.040 r  current_pattern[1,1][5]_i_1/O
                         net (fo=1, routed)           0.024     5.064    current_pattern[1,1][5]_i_1_n_0
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.308    12.597    clk_IBUF_BUFG
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][5]/C
                         clock pessimism              0.522    13.119    
                         clock uncertainty           -0.035    13.084    
    SLICE_X49Y160        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.048    13.132    current_pattern_reg[1,1][5]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[3,0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.269ns (15.576%)  route 1.458ns (84.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.251ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.248     3.569    counter[2]
    SLICE_X50Y130        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.167     3.736 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.210     4.946    current_pattern[0,1][7]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  current_pattern_reg[3,0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.307    12.596    clk_IBUF_BUFG
    SLICE_X49Y163        FDRE                                         r  current_pattern_reg[3,0][6]/C
                         clock pessimism              0.522    13.118    
                         clock uncertainty           -0.035    13.083    
    SLICE_X49Y163        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.038    13.045    current_pattern_reg[3,0][6]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.370ns (20.728%)  route 1.415ns (79.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 12.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.251ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.246     3.567    counter[1]
    SLICE_X50Y132        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.167     3.734 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          1.143     4.877    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y159        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.101     4.978 r  current_pattern[1,1][2]_i_1/O
                         net (fo=1, routed)           0.026     5.004    current_pattern[1,1][2]_i_1_n_0
    SLICE_X49Y159        FDRE                                         r  current_pattern_reg[1,1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.310    12.599    clk_IBUF_BUFG
    SLICE_X49Y159        FDRE                                         r  current_pattern_reg[1,1][2]/C
                         clock pessimism              0.522    13.121    
                         clock uncertainty           -0.035    13.086    
    SLICE_X49Y159        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.047    13.133    current_pattern_reg[1,1][2]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.433ns (24.449%)  route 1.338ns (75.551%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 12.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.279ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.251ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.480     3.219    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.321 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.246     3.567    counter[1]
    SLICE_X50Y132        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.167     3.734 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          1.068     4.802    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y160        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.164     4.966 r  current_pattern[1,1][3]_i_1/O
                         net (fo=1, routed)           0.024     4.990    current_pattern[1,1][3]_i_1_n_0
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.311    12.600    clk_IBUF_BUFG
    SLICE_X49Y160        FDRE                                         r  current_pattern_reg[1,1][3]/C
                         clock pessimism              0.522    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X49Y160        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.046    13.133    current_pattern_reg[1,1][3]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  8.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.040     1.890    counter[0]
    SLICE_X51Y130        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     1.920 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.016     1.936    counter[1]_i_1_n_0
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.868     2.404    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.597     1.807    
    SLICE_X51Y130        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.863    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.086ns (62.774%)  route 0.051ns (37.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.040     1.890    counter[0]
    SLICE_X51Y130        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     1.928 r  counter[2]_i_2/O
                         net (fo=1, routed)           0.011     1.939    counter[2]_i_2_n_0
    SLICE_X51Y130        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.868     2.404    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.597     1.807    
    SLICE_X51Y130        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.863    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.086ns (62.319%)  route 0.052ns (37.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 f  counter_reg[0]/Q
                         net (fo=14, routed)          0.041     1.891    counter[0]
    SLICE_X51Y130        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.929 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.011     1.940    counter[0]_i_1_n_0
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.868     2.404    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.597     1.807    
    SLICE_X51Y130        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.863    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 has_finished_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_pattern_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.131ns (53.469%)  route 0.114ns (46.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.739ns (routing 0.127ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.739     1.811    clk_IBUF_BUFG
    SLICE_X51Y132        FDPE                                         r  has_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.860 f  has_finished_reg/Q
                         net (fo=3, routed)           0.103     1.963    has_finished_reg_n_0
    SLICE_X51Y132        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.082     2.045 r  check_pattern_done_i_2/O
                         net (fo=1, routed)           0.011     2.056    check_pattern_done_i_2_n_0
    SLICE_X51Y132        FDCE                                         r  check_pattern_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.892     2.428    clk_IBUF_BUFG
    SLICE_X51Y132        FDCE                                         r  check_pattern_done_reg/C
                         clock pessimism             -0.575     1.853    
    SLICE_X51Y132        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.909    check_pattern_done_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.116ns (42.804%)  route 0.155ns (57.196%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.142ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 f  counter_reg[0]/Q
                         net (fo=14, routed)          0.079     1.929    counter[0]
    SLICE_X51Y132        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.959 r  patterns_matched[2]_i_3/O
                         net (fo=1, routed)           0.065     2.024    p_1_in[2]
    SLICE_X50Y132        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.038     2.062 r  patterns_matched[2]_i_2/O
                         net (fo=1, routed)           0.011     2.073    patterns_matched[2]_i_2_n_0
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.893     2.429    clk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[2]/C
                         clock pessimism             -0.562     1.866    
    SLICE_X50Y132        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.922    patterns_matched_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.136ns (45.033%)  route 0.166ns (54.967%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.117     1.967    counter[0]
    SLICE_X50Y132        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.998 r  patterns_matched[3]_i_7/O
                         net (fo=1, routed)           0.037     2.035    patterns_matched[3]_i_7_n_0
    SLICE_X50Y132        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.057     2.092 r  patterns_matched[3]_i_2/O
                         net (fo=1, routed)           0.012     2.104    patterns_matched[3]_i_2_n_0
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.891     2.427    clk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  patterns_matched_reg[3]/C
                         clock pessimism             -0.562     1.864    
    SLICE_X50Y132        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.920    patterns_matched_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_pattern_done_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.079ns (31.349%)  route 0.173ns (68.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.851 f  counter_reg[1]/Q
                         net (fo=14, routed)          0.077     1.928    counter[1]
    SLICE_X51Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.030     1.958 r  check_pattern_done_i_1/O
                         net (fo=1, routed)           0.096     2.054    check_pattern_done_i_1_n_0
    SLICE_X51Y132        FDCE                                         r  check_pattern_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.892     2.428    clk_IBUF_BUFG
    SLICE_X51Y132        FDCE                                         r  check_pattern_done_reg/C
                         clock pessimism             -0.562     1.865    
    SLICE_X51Y132        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.001     1.864    check_pattern_done_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_finished_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.086ns (27.215%)  route 0.230ns (72.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 f  counter_reg[0]/Q
                         net (fo=14, routed)          0.079     1.929    counter[0]
    SLICE_X51Y132        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     1.967 r  has_finished_i_1/O
                         net (fo=1, routed)           0.151     2.118    has_finished_i_1_n_0
    SLICE_X51Y132        FDPE                                         r  has_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.889     2.425    clk_IBUF_BUFG
    SLICE_X51Y132        FDPE                                         r  has_finished_reg/C
                         clock pessimism             -0.563     1.862    
    SLICE_X51Y132        FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.918    has_finished_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.126ns (35.795%)  route 0.226ns (64.205%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.730     1.802    clk_IBUF_BUFG
    SLICE_X51Y130        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.850 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.117     1.967    counter[0]
    SLICE_X50Y132        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     2.007 r  patterns_matched[1]_i_3/O
                         net (fo=1, routed)           0.098     2.105    patterns_matched[1]_i_3_n_0
    SLICE_X49Y132        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.038     2.143 r  patterns_matched[1]_i_2/O
                         net (fo=1, routed)           0.011     2.154    patterns_matched[1]_i_2_n_0
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.863     2.399    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[1]/C
                         clock pessimism             -0.531     1.868    
    SLICE_X49Y132        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.924    patterns_matched_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 has_finished_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.094ns (32.082%)  route 0.199ns (67.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Net Delay (Source):      0.739ns (routing 0.127ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.739     1.811    clk_IBUF_BUFG
    SLICE_X51Y132        FDPE                                         r  has_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.860 f  has_finished_reg/Q
                         net (fo=3, routed)           0.036     1.896    has_finished_reg_n_0
    SLICE_X51Y132        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.045     1.941 r  patterns_matched[0]_i_1/O
                         net (fo=1, routed)           0.163     2.104    patterns_matched[0]_i_1_n_0
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.863     2.399    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  patterns_matched_reg[0]/C
                         clock pessimism             -0.531     1.868    
    SLICE_X49Y132        FDRE (Hold_DFF_SLICEL_C_CE)
                                                      0.000     1.868    patterns_matched_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         10.000      8.824      BUFGCE_X1Y26   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X51Y132  check_pattern_done_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X51Y130  counter_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X51Y130  counter_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X51Y130  counter_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y111  current_pattern_reg[0,0][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y109  current_pattern_reg[0,0][3]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y109  current_pattern_reg[0,1][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X50Y110  current_pattern_reg[0,1][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X50Y110  current_pattern_reg[0,1][6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[1,1][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y160  current_pattern_reg[1,1][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y161  current_pattern_reg[3,0][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y136  current_pattern_reg[1,0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y135  current_pattern_reg[1,0][6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y160  current_pattern_reg[1,1][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y160  current_pattern_reg[1,1][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X51Y130  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X51Y130  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X51Y130  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y111  current_pattern_reg[0,0][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y109  current_pattern_reg[0,0][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y109  current_pattern_reg[0,1][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X50Y110  current_pattern_reg[0,1][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X50Y110  current_pattern_reg[0,1][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y108  current_pattern_reg[2,1][5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X50Y108  current_pattern_reg[3,1][1]/C



