/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire \U0.U0.new_n18 ;
  wire \U0.U0.new_n24 ;
  wire \U0.po0 ;
  wire \U0.po4 ;
  wire \U0.po6 ;
  input [8:0] a;
  input [8:0] b;
  output [8:0] r;
  assign _00_ = a[4] & ~(b[4]);
  assign _01_ = b[6] | ~(a[6]);
  assign _02_ = _01_ & ~(_00_);
  assign _03_ = a[5] & ~(b[5]);
  assign _04_ = _02_ & ~(_03_);
  assign _05_ = a[5] | ~(b[5]);
  assign _06_ = _01_ & ~(_05_);
  assign _07_ = _06_ | _04_;
  assign _08_ = b[6] & ~(a[6]);
  assign _09_ = _08_ | _07_;
  assign \U0.po4  = a[4] ^ b[4];
  assign \U0.po6  = \U0.po4  ^ _09_;
  assign \U0.po0  = a[0] ^ b[0];
  assign _10_ = ~\U0.po4 ;
  assign _11_ = b[7] & ~(a[7]);
  assign _12_ = a[7] & ~(b[7]);
  assign _13_ = ~(_12_ | _11_);
  assign \U0.U0.new_n18  = _13_ ^ _10_;
  assign _14_ = b[8] & ~(a[8]);
  assign _15_ = a[8] & ~(b[8]);
  assign _16_ = _15_ | _14_;
  assign _17_ = ~(_13_ & _10_);
  assign _18_ = _12_ & ~(_14_);
  assign _19_ = _11_ | _09_;
  assign _20_ = _15_ | _12_;
  assign _21_ = _20_ | ~(_19_);
  assign _22_ = _21_ & ~(_14_);
  assign _23_ = _11_ & ~(_22_);
  assign _24_ = _23_ | _18_;
  assign _25_ = _17_ & ~(_24_);
  assign \U0.U0.new_n24  = _16_ & ~(_25_);
  assign r = { \U0.U0.new_n24 , \U0.U0.new_n18 , \U0.po6 , 1'h0, \U0.po4 , 3'h2, \U0.po0  };
endmodule
