INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/lcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/sdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
