
SoundInSoundOut_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009dd4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409dd4  00409dd4  00019dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b0  20400000  00409ddc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000831c  204009c0  0040a7a0  000209c0  2**5
                  ALLOC
  4 .heap         00000204  20408cdc  00412abc  000209c0  2**0
                  ALLOC
  5 .stack        00000400  20408ee0  00412cc0  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002a  00000000  00000000  000209b0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001ebf6  00000000  00000000  00020a33  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002fc1  00000000  00000000  0003f629  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006fad  00000000  00000000  000425ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000788  00000000  00000000  00049597  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006f0  00000000  00000000  00049d1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003b98b  00000000  00000000  0004a40f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e91a  00000000  00000000  00085d9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00130234  00000000  00000000  000946b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002790  00000000  00000000  001c48e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 92 40 20 b1 01 40 00 ad 01 40 00 09 05 40 00     ..@ ..@...@...@.
  400010:	ad 01 40 00 31 05 40 00 59 05 40 00 00 00 00 00     ..@.1.@.Y.@.....
	...
  40002c:	ad 01 40 00 ad 01 40 00 00 00 00 00 ad 01 40 00     ..@...@.......@.
  40003c:	21 09 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     !.@...@...@...@.
  40004c:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  40005c:	ad 01 40 00 ad 01 40 00 00 00 00 00 95 07 40 00     ..@...@.......@.
  40006c:	a9 07 40 00 bd 07 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  40007c:	ad 01 40 00 d1 07 40 00 e5 07 40 00 ad 01 40 00     ..@...@...@...@.
  40008c:	89 21 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     .!@...@...@...@.
  40009c:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  4000ac:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  4000bc:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  4000cc:	ad 01 40 00 00 00 00 00 ad 01 40 00 00 00 00 00     ..@.......@.....
  4000dc:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  4000ec:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  4000fc:	ad 01 40 00 ad 01 40 00 ad 01 40 00 ad 01 40 00     ..@...@...@...@.
  40010c:	ad 01 40 00 ad 01 40 00 ad 01 40 00 00 00 00 00     ..@...@...@.....
  40011c:	00 00 00 00 ad 01 40 00 ad 01 40 00 75 21 40 00     ......@...@.u!@.
  40012c:	ad 01 40 00 ad 01 40 00 00 00 00 00 ad 01 40 00     ..@...@.......@.
  40013c:	ad 01 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00409ddc 	.word	0x00409ddc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409ddc 	.word	0x00409ddc
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00409ddc 	.word	0x00409ddc
  4001a8:	00000000 	.word	0x00000000

004001ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001ac:	e7fe      	b.n	4001ac <Dummy_Handler>
	...

004001b0 <Reset_Handler>:
{
  4001b0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001b2:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <Reset_Handler+0x44>)
  4001b4:	4a10      	ldr	r2, [pc, #64]	; (4001f8 <Reset_Handler+0x48>)
  4001b6:	429a      	cmp	r2, r3
  4001b8:	d009      	beq.n	4001ce <Reset_Handler+0x1e>
  4001ba:	4b0e      	ldr	r3, [pc, #56]	; (4001f4 <Reset_Handler+0x44>)
  4001bc:	4a0e      	ldr	r2, [pc, #56]	; (4001f8 <Reset_Handler+0x48>)
  4001be:	e003      	b.n	4001c8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4001c0:	6811      	ldr	r1, [r2, #0]
  4001c2:	6019      	str	r1, [r3, #0]
  4001c4:	3304      	adds	r3, #4
  4001c6:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4001c8:	490c      	ldr	r1, [pc, #48]	; (4001fc <Reset_Handler+0x4c>)
  4001ca:	428b      	cmp	r3, r1
  4001cc:	d3f8      	bcc.n	4001c0 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  4001ce:	4b0c      	ldr	r3, [pc, #48]	; (400200 <Reset_Handler+0x50>)
  4001d0:	e002      	b.n	4001d8 <Reset_Handler+0x28>
                *pDest++ = 0;
  4001d2:	2200      	movs	r2, #0
  4001d4:	601a      	str	r2, [r3, #0]
  4001d6:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4001d8:	4a0a      	ldr	r2, [pc, #40]	; (400204 <Reset_Handler+0x54>)
  4001da:	4293      	cmp	r3, r2
  4001dc:	d3f9      	bcc.n	4001d2 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4001de:	4a0a      	ldr	r2, [pc, #40]	; (400208 <Reset_Handler+0x58>)
  4001e0:	4b0a      	ldr	r3, [pc, #40]	; (40020c <Reset_Handler+0x5c>)
  4001e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4001e6:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  4001e8:	4b09      	ldr	r3, [pc, #36]	; (400210 <Reset_Handler+0x60>)
  4001ea:	4798      	blx	r3
        main();
  4001ec:	4b09      	ldr	r3, [pc, #36]	; (400214 <Reset_Handler+0x64>)
  4001ee:	4798      	blx	r3
  4001f0:	e7fe      	b.n	4001f0 <Reset_Handler+0x40>
  4001f2:	bf00      	nop
  4001f4:	20400000 	.word	0x20400000
  4001f8:	00409ddc 	.word	0x00409ddc
  4001fc:	204009b0 	.word	0x204009b0
  400200:	204009c0 	.word	0x204009c0
  400204:	20408cdc 	.word	0x20408cdc
  400208:	e000ed00 	.word	0xe000ed00
  40020c:	00400000 	.word	0x00400000
  400210:	00402455 	.word	0x00402455
  400214:	0040219d 	.word	0x0040219d

00400218 <DBG_Configure>:
 *
 * \param baudrate  Baudrate at which the USART should operate (in Hz).
 * \param masterClock  Frequency of the system master clock (in Hz).
 */
extern void DBG_Configure(uint32_t baudrate, uint32_t masterClock)
{
  400218:	b5f0      	push	{r4, r5, r6, r7, lr}
  40021a:	b087      	sub	sp, #28
  40021c:	4607      	mov	r7, r0
  40021e:	460e      	mov	r6, r1

	const Pin pPins[] = CONSOLE_PINS;
  400220:	466c      	mov	r4, sp
  400222:	4d1a      	ldr	r5, [pc, #104]	; (40028c <DBG_Configure+0x74>)
  400224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400228:	e895 0003 	ldmia.w	r5, {r0, r1}
  40022c:	e884 0003 	stmia.w	r4, {r0, r1}
#endif

#if defined CONSOLE_ON_USART
	Usart *pUsart = CONSOLE_Usart;
	// Disable the MATRIX registers write protection
	MATRIX->MATRIX_WPMR  = MATRIX_WPMR_WPKEY_PASSWD;
  400230:	4b17      	ldr	r3, [pc, #92]	; (400290 <DBG_Configure+0x78>)
  400232:	4a18      	ldr	r2, [pc, #96]	; (400294 <DBG_Configure+0x7c>)
  400234:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400238:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  40023c:	f042 0210 	orr.w	r2, r2, #16
  400240:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	PIO_Configure(pPins, PIO_LISTSIZE(pPins));
  400244:	2102      	movs	r1, #2
  400246:	4668      	mov	r0, sp
  400248:	4b13      	ldr	r3, [pc, #76]	; (400298 <DBG_Configure+0x80>)
  40024a:	4798      	blx	r3

	// Reset & disable receiver and transmitter, disable interrupts
	pUsart->US_CR = US_CR_RSTRX | US_CR_RSTTX | US_CR_RSTSTA;
  40024c:	4c13      	ldr	r4, [pc, #76]	; (40029c <DBG_Configure+0x84>)
  40024e:	f44f 7386 	mov.w	r3, #268	; 0x10c
  400252:	6023      	str	r3, [r4, #0]
	pUsart->US_IDR = 0xFFFFFFFF;
  400254:	f04f 33ff 	mov.w	r3, #4294967295
  400258:	60e3      	str	r3, [r4, #12]
	PMC_EnablePeripheral(CONSOLE_ID);
  40025a:	200e      	movs	r0, #14
  40025c:	4b10      	ldr	r3, [pc, #64]	; (4002a0 <DBG_Configure+0x88>)
  40025e:	4798      	blx	r3
	pUsart->US_BRGR = (masterClock / baudrate) / 16;
  400260:	fbb6 f6f7 	udiv	r6, r6, r7
  400264:	0936      	lsrs	r6, r6, #4
  400266:	6226      	str	r6, [r4, #32]

	// Configure mode register
	pUsart->US_MR
		= (US_MR_USART_MODE_NORMAL | US_MR_PAR_NO | US_MR_USCLKS_MCK
  400268:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
  40026c:	6063      	str	r3, [r4, #4]
		   | US_MR_CHRL_8_BIT);

	// Enable receiver and transmitter
	pUsart->US_CR = US_CR_RXEN | US_CR_TXEN;
  40026e:	2350      	movs	r3, #80	; 0x50
  400270:	6023      	str	r3, [r4, #0]
#endif
	_ucIsConsoleInitialized = 1;
  400272:	2201      	movs	r2, #1
  400274:	4b0b      	ldr	r3, [pc, #44]	; (4002a4 <DBG_Configure+0x8c>)
  400276:	701a      	strb	r2, [r3, #0]

	/* Disable buffering for printf(). */
#if (defined (__GNUC__) && !defined (__SAMBA__))
	setvbuf(stdout, (char *)NULL, _IONBF, 0);
  400278:	4b0b      	ldr	r3, [pc, #44]	; (4002a8 <DBG_Configure+0x90>)
  40027a:	6818      	ldr	r0, [r3, #0]
  40027c:	2300      	movs	r3, #0
  40027e:	2202      	movs	r2, #2
  400280:	4619      	mov	r1, r3
  400282:	6880      	ldr	r0, [r0, #8]
  400284:	4c09      	ldr	r4, [pc, #36]	; (4002ac <DBG_Configure+0x94>)
  400286:	47a0      	blx	r4
#endif
}
  400288:	b007      	add	sp, #28
  40028a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40028c:	00408988 	.word	0x00408988
  400290:	40088000 	.word	0x40088000
  400294:	4d415400 	.word	0x4d415400
  400298:	0040065d 	.word	0x0040065d
  40029c:	40028000 	.word	0x40028000
  4002a0:	004007f9 	.word	0x004007f9
  4002a4:	204009dc 	.word	0x204009dc
  4002a8:	20400004 	.word	0x20400004
  4002ac:	00402c49 	.word	0x00402c49

004002b0 <DBG_PutChar>:
 *
 * \note This function is synchronous (i.e. uses polling).
 * \param c  Character to send.
 */
extern void DBG_PutChar(uint8_t c)
{
  4002b0:	b510      	push	{r4, lr}
  4002b2:	4604      	mov	r4, r0
#endif

#if defined CONSOLE_ON_USART
	Usart *pUsart = CONSOLE_Usart;

	if (!_ucIsConsoleInitialized)
  4002b4:	4b0a      	ldr	r3, [pc, #40]	; (4002e0 <DBG_PutChar+0x30>)
  4002b6:	781b      	ldrb	r3, [r3, #0]
  4002b8:	b163      	cbz	r3, 4002d4 <DBG_PutChar+0x24>
		DBG_Configure(CONSOLE_BAUDRATE, BOARD_MCK);

	// Wait for the transmitter to be ready
	while ((pUsart->US_CSR & US_CSR_TXEMPTY) == 0);
  4002ba:	4b0a      	ldr	r3, [pc, #40]	; (4002e4 <DBG_PutChar+0x34>)
  4002bc:	695b      	ldr	r3, [r3, #20]
  4002be:	f413 7f00 	tst.w	r3, #512	; 0x200
  4002c2:	d0fa      	beq.n	4002ba <DBG_PutChar+0xa>

	// Send character
	pUsart->US_THR = c;
  4002c4:	4b07      	ldr	r3, [pc, #28]	; (4002e4 <DBG_PutChar+0x34>)
  4002c6:	61dc      	str	r4, [r3, #28]

	// Wait for the transfer to complete
	while ((pUsart->US_CSR & US_CSR_TXEMPTY) == 0);
  4002c8:	4b06      	ldr	r3, [pc, #24]	; (4002e4 <DBG_PutChar+0x34>)
  4002ca:	695b      	ldr	r3, [r3, #20]
  4002cc:	f413 7f00 	tst.w	r3, #512	; 0x200
  4002d0:	d0fa      	beq.n	4002c8 <DBG_PutChar+0x18>

#endif
}
  4002d2:	bd10      	pop	{r4, pc}
		DBG_Configure(CONSOLE_BAUDRATE, BOARD_MCK);
  4002d4:	4904      	ldr	r1, [pc, #16]	; (4002e8 <DBG_PutChar+0x38>)
  4002d6:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
  4002da:	4b04      	ldr	r3, [pc, #16]	; (4002ec <DBG_PutChar+0x3c>)
  4002dc:	4798      	blx	r3
  4002de:	e7ec      	b.n	4002ba <DBG_PutChar+0xa>
  4002e0:	204009dc 	.word	0x204009dc
  4002e4:	40028000 	.word	0x40028000
  4002e8:	08f0d180 	.word	0x08f0d180
  4002ec:	00400219 	.word	0x00400219

004002f0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid (void);

extern caddr_t _sbrk (int incr)
{
  4002f0:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_sheap;

	if (heap == NULL)
  4002f2:	4a06      	ldr	r2, [pc, #24]	; (40030c <_sbrk+0x1c>)
  4002f4:	6812      	ldr	r2, [r2, #0]
  4002f6:	b122      	cbz	r2, 400302 <_sbrk+0x12>
		heap = (unsigned char *)&_sheap;

	prev_sheap = heap;
  4002f8:	4a04      	ldr	r2, [pc, #16]	; (40030c <_sbrk+0x1c>)
  4002fa:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  4002fc:	4403      	add	r3, r0
  4002fe:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_sheap;
}
  400300:	4770      	bx	lr
		heap = (unsigned char *)&_sheap;
  400302:	4903      	ldr	r1, [pc, #12]	; (400310 <_sbrk+0x20>)
  400304:	4a01      	ldr	r2, [pc, #4]	; (40030c <_sbrk+0x1c>)
  400306:	6011      	str	r1, [r2, #0]
  400308:	e7f6      	b.n	4002f8 <_sbrk+0x8>
  40030a:	bf00      	nop
  40030c:	204009e4 	.word	0x204009e4
  400310:	20408ce0 	.word	0x20408ce0

00400314 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400314:	f04f 30ff 	mov.w	r0, #4294967295
  400318:	4770      	bx	lr

0040031a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40031a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40031e:	604b      	str	r3, [r1, #4]

	return 0;
}
  400320:	2000      	movs	r0, #0
  400322:	4770      	bx	lr

00400324 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400324:	2001      	movs	r0, #1
  400326:	4770      	bx	lr

00400328 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400328:	2000      	movs	r0, #0
  40032a:	4770      	bx	lr

0040032c <_read>:

extern int _read(int file, char *ptr, int len)
{
	return 0;
}
  40032c:	2000      	movs	r0, #0
  40032e:	4770      	bx	lr

00400330 <_write>:

extern int _write(int file, char *ptr, int len)
{
  400330:	b570      	push	{r4, r5, r6, lr}
  400332:	460d      	mov	r5, r1
  400334:	4616      	mov	r6, r2
	int iIndex;

	//    for (; *ptr != 0; ptr++)
	for (iIndex = 0; iIndex < len; iIndex++, ptr++)
  400336:	2400      	movs	r4, #0
  400338:	e004      	b.n	400344 <_write+0x14>
		DBG_PutChar(*ptr);
  40033a:	f815 0b01 	ldrb.w	r0, [r5], #1
  40033e:	4b03      	ldr	r3, [pc, #12]	; (40034c <_write+0x1c>)
  400340:	4798      	blx	r3
	for (iIndex = 0; iIndex < len; iIndex++, ptr++)
  400342:	3401      	adds	r4, #1
  400344:	42b4      	cmp	r4, r6
  400346:	dbf8      	blt.n	40033a <_write+0xa>

	return iIndex;
}
  400348:	4620      	mov	r0, r4
  40034a:	bd70      	pop	{r4, r5, r6, pc}
  40034c:	004002b1 	.word	0x004002b1

00400350 <_exit>:

extern void _exit(int status)
{
  400350:	b508      	push	{r3, lr}
	printf("Exiting with status %d.\n", status);
  400352:	4601      	mov	r1, r0
  400354:	4801      	ldr	r0, [pc, #4]	; (40035c <_exit+0xc>)
  400356:	4b02      	ldr	r3, [pc, #8]	; (400360 <_exit+0x10>)
  400358:	4798      	blx	r3
  40035a:	e7fe      	b.n	40035a <_exit+0xa>
  40035c:	004089a0 	.word	0x004089a0
  400360:	00402bfd 	.word	0x00402bfd

00400364 <_kill>:

	for (;;);
}

extern void _kill(int pid, int sig)
{
  400364:	4770      	bx	lr

00400366 <_getpid>:
}

extern int _getpid (void)
{
	return -1;
}
  400366:	f04f 30ff 	mov.w	r0, #4294967295
  40036a:	4770      	bx	lr

0040036c <WM8904_Read>:
 * \return value in the given register.
 */
uint16_t WM8904_Read(Twid *pTwid,
					 uint32_t device,
					 uint32_t regAddr)
{
  40036c:	b510      	push	{r4, lr}
  40036e:	b086      	sub	sp, #24
	uint16_t bitsDataRegister;
	uint8_t Tdata[2] = {0, 0};
  400370:	2300      	movs	r3, #0
  400372:	f88d 3014 	strb.w	r3, [sp, #20]
  400376:	f88d 3015 	strb.w	r3, [sp, #21]

	TWID_Read(pTwid, device, regAddr, 1, Tdata, 2, 0);
  40037a:	9302      	str	r3, [sp, #8]
  40037c:	2302      	movs	r3, #2
  40037e:	9301      	str	r3, [sp, #4]
  400380:	ab05      	add	r3, sp, #20
  400382:	9300      	str	r3, [sp, #0]
  400384:	2301      	movs	r3, #1
  400386:	b2c9      	uxtb	r1, r1
  400388:	4c04      	ldr	r4, [pc, #16]	; (40039c <WM8904_Read+0x30>)
  40038a:	47a0      	blx	r4
	bitsDataRegister = (Tdata[0] << 8) | Tdata[1];
  40038c:	f89d 0014 	ldrb.w	r0, [sp, #20]
  400390:	f89d 3015 	ldrb.w	r3, [sp, #21]
	return bitsDataRegister;
}
  400394:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  400398:	b006      	add	sp, #24
  40039a:	bd10      	pop	{r4, pc}
  40039c:	00400eed 	.word	0x00400eed

004003a0 <WM8904_Write>:
 */
void WM8904_Write(Twid *pTwid,
				  uint32_t device,
				  uint32_t regAddr,
				  uint16_t data)
{
  4003a0:	b510      	push	{r4, lr}
  4003a2:	b086      	sub	sp, #24
	uint8_t tmpData[2];

	tmpData[0] = (data & 0xff00) >> 8;
  4003a4:	0a1c      	lsrs	r4, r3, #8
  4003a6:	f88d 4014 	strb.w	r4, [sp, #20]
	tmpData[1] = data & 0xff;
  4003aa:	f88d 3015 	strb.w	r3, [sp, #21]
	TWID_Write(pTwid, device, regAddr, 1, tmpData, 2, 0);
  4003ae:	2300      	movs	r3, #0
  4003b0:	9302      	str	r3, [sp, #8]
  4003b2:	2302      	movs	r3, #2
  4003b4:	9301      	str	r3, [sp, #4]
  4003b6:	ab05      	add	r3, sp, #20
  4003b8:	9300      	str	r3, [sp, #0]
  4003ba:	2301      	movs	r3, #1
  4003bc:	b2c9      	uxtb	r1, r1
  4003be:	4c02      	ldr	r4, [pc, #8]	; (4003c8 <WM8904_Write+0x28>)
  4003c0:	47a0      	blx	r4
}
  4003c2:	b006      	add	sp, #24
  4003c4:	bd10      	pop	{r4, pc}
  4003c6:	bf00      	nop
  4003c8:	00401065 	.word	0x00401065

004003cc <WM8904_Init>:
	//{ 0x0019, 248}, /** R248 - FLL NCO Test 1 */
	{ 0x55AA, 255}  /** end */
};

uint8_t WM8904_Init(Twid *pTwid, uint32_t device,  uint32_t PCK)
{
  4003cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003d0:	4681      	mov	r9, r0
  4003d2:	4688      	mov	r8, r1
  4003d4:	4614      	mov	r4, r2
	uint8_t count, size;
	uint16_t data = 0;

	// Reset (write Reg@0x0 to reset)
	WM8904_Write(pTwid, device, 0, 0xFFFF);
  4003d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4003da:	2200      	movs	r2, #0
  4003dc:	4d31      	ldr	r5, [pc, #196]	; (4004a4 <WM8904_Init+0xd8>)
  4003de:	47a8      	blx	r5

	for (data = 0; data < 1000; data++);
  4003e0:	2000      	movs	r0, #0
  4003e2:	e001      	b.n	4003e8 <WM8904_Init+0x1c>
  4003e4:	3001      	adds	r0, #1
  4003e6:	b280      	uxth	r0, r0
  4003e8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
  4003ec:	d3fa      	bcc.n	4003e4 <WM8904_Init+0x18>
  4003ee:	e004      	b.n	4003fa <WM8904_Init+0x2e>

	//wait ready
	while (data != 0x8904)
		data = WM8904_Read(pTwid, device, 0);
  4003f0:	2200      	movs	r2, #0
  4003f2:	4641      	mov	r1, r8
  4003f4:	4648      	mov	r0, r9
  4003f6:	4b2c      	ldr	r3, [pc, #176]	; (4004a8 <WM8904_Init+0xdc>)
  4003f8:	4798      	blx	r3
	while (data != 0x8904)
  4003fa:	f648 1304 	movw	r3, #35076	; 0x8904
  4003fe:	4298      	cmp	r0, r3
  400400:	d1f6      	bne.n	4003f0 <WM8904_Init+0x24>

	if (PMC_MCKR_CSS_SLOW_CLK == PCK) {
  400402:	2c00      	cmp	r4, #0
  400404:	d045      	beq.n	400492 <WM8904_Init+0xc6>
				 && (wm8904_access_slow[count].value == 0x00F0))
				|| ((wm8904_access_slow[count].address == 0x3A)
					&& (wm8904_access_slow[count].value == 0x00B9)))
				Wait(100);
		}
	} else if (PMC_MCKR_CSS_MAIN_CLK == PCK) {
  400406:	2c01      	cmp	r4, #1
  400408:	d145      	bne.n	400496 <WM8904_Init+0xca>
  40040a:	2400      	movs	r4, #0
		for (count = 0; count < 255; count++) {
  40040c:	2cff      	cmp	r4, #255	; 0xff
  40040e:	d046      	beq.n	40049e <WM8904_Init+0xd2>
			if (wm8904_access_main[count].address < 255) {
  400410:	4b26      	ldr	r3, [pc, #152]	; (4004ac <WM8904_Init+0xe0>)
  400412:	eb03 0384 	add.w	r3, r3, r4, lsl #2
  400416:	f893 2096 	ldrb.w	r2, [r3, #150]	; 0x96
  40041a:	2aff      	cmp	r2, #255	; 0xff
  40041c:	d03f      	beq.n	40049e <WM8904_Init+0xd2>
				WM8904_Write(pTwid, device, wm8904_access_main[count].address,
  40041e:	4b23      	ldr	r3, [pc, #140]	; (4004ac <WM8904_Init+0xe0>)
  400420:	eb03 0384 	add.w	r3, r3, r4, lsl #2
  400424:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
  400428:	4641      	mov	r1, r8
  40042a:	4648      	mov	r0, r9
  40042c:	4d1d      	ldr	r5, [pc, #116]	; (4004a4 <WM8904_Init+0xd8>)
  40042e:	47a8      	blx	r5
		for (count = 0; count < 255; count++) {
  400430:	3401      	adds	r4, #1
  400432:	b2e4      	uxtb	r4, r4
  400434:	e7ea      	b.n	40040c <WM8904_Init+0x40>
				 && (wm8904_access_slow[count].value == 0x0047))
  400436:	2e47      	cmp	r6, #71	; 0x47
  400438:	d118      	bne.n	40046c <WM8904_Init+0xa0>
				Wait(5);
  40043a:	2005      	movs	r0, #5
  40043c:	4b1c      	ldr	r3, [pc, #112]	; (4004b0 <WM8904_Init+0xe4>)
  40043e:	4798      	blx	r3
			if (((wm8904_access_slow[count].address == 0x44)
  400440:	2d44      	cmp	r5, #68	; 0x44
  400442:	d01d      	beq.n	400480 <WM8904_Init+0xb4>
				|| ((wm8904_access_slow[count].address == 0x3A)
  400444:	2d3a      	cmp	r5, #58	; 0x3a
  400446:	d021      	beq.n	40048c <WM8904_Init+0xc0>
		for (count = 0; count < size; count++) {
  400448:	3401      	adds	r4, #1
  40044a:	b2e4      	uxtb	r4, r4
  40044c:	2c24      	cmp	r4, #36	; 0x24
  40044e:	d826      	bhi.n	40049e <WM8904_Init+0xd2>
			WM8904_Write(pTwid, device, wm8904_access_slow[count].address,
  400450:	4b16      	ldr	r3, [pc, #88]	; (4004ac <WM8904_Init+0xe0>)
  400452:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  400456:	7895      	ldrb	r5, [r2, #2]
  400458:	f833 6024 	ldrh.w	r6, [r3, r4, lsl #2]
  40045c:	4633      	mov	r3, r6
  40045e:	462a      	mov	r2, r5
  400460:	4641      	mov	r1, r8
  400462:	4648      	mov	r0, r9
  400464:	4f0f      	ldr	r7, [pc, #60]	; (4004a4 <WM8904_Init+0xd8>)
  400466:	47b8      	blx	r7
			if (((wm8904_access_slow[count].address == 0x05)
  400468:	2d05      	cmp	r5, #5
  40046a:	d0e4      	beq.n	400436 <WM8904_Init+0x6a>
				|| ((wm8904_access_slow[count].address == 0x74)
  40046c:	2d74      	cmp	r5, #116	; 0x74
  40046e:	d004      	beq.n	40047a <WM8904_Init+0xae>
				|| ((wm8904_access_slow[count].address == 0x12)
  400470:	2d12      	cmp	r5, #18
  400472:	d1e5      	bne.n	400440 <WM8904_Init+0x74>
					&& (wm8904_access_slow[count].value == 0x000F)))
  400474:	2e0f      	cmp	r6, #15
  400476:	d1e3      	bne.n	400440 <WM8904_Init+0x74>
  400478:	e7df      	b.n	40043a <WM8904_Init+0x6e>
					&& (wm8904_access_slow[count].value == 0x0005))
  40047a:	2e05      	cmp	r6, #5
  40047c:	d1f8      	bne.n	400470 <WM8904_Init+0xa4>
  40047e:	e7dc      	b.n	40043a <WM8904_Init+0x6e>
				 && (wm8904_access_slow[count].value == 0x00F0))
  400480:	2ef0      	cmp	r6, #240	; 0xf0
  400482:	d1df      	bne.n	400444 <WM8904_Init+0x78>
				Wait(100);
  400484:	2064      	movs	r0, #100	; 0x64
  400486:	4b0a      	ldr	r3, [pc, #40]	; (4004b0 <WM8904_Init+0xe4>)
  400488:	4798      	blx	r3
  40048a:	e7dd      	b.n	400448 <WM8904_Init+0x7c>
					&& (wm8904_access_slow[count].value == 0x00B9)))
  40048c:	2eb9      	cmp	r6, #185	; 0xb9
  40048e:	d1db      	bne.n	400448 <WM8904_Init+0x7c>
  400490:	e7f8      	b.n	400484 <WM8904_Init+0xb8>
  400492:	2400      	movs	r4, #0
  400494:	e7da      	b.n	40044c <WM8904_Init+0x80>
							 wm8904_access_main[count].value);
			} else
				break;
		}
	} else {
		printf("W: PCK not supported! \n\r");
  400496:	4807      	ldr	r0, [pc, #28]	; (4004b4 <WM8904_Init+0xe8>)
  400498:	4b07      	ldr	r3, [pc, #28]	; (4004b8 <WM8904_Init+0xec>)
  40049a:	4798      	blx	r3
  40049c:	e7fe      	b.n	40049c <WM8904_Init+0xd0>

		while (1);
	}

	return 0;
}
  40049e:	2000      	movs	r0, #0
  4004a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004a4:	004003a1 	.word	0x004003a1
  4004a8:	0040036d 	.word	0x0040036d
  4004ac:	004089bc 	.word	0x004089bc
  4004b0:	00400a69 	.word	0x00400a69
  4004b4:	00408ab0 	.word	0x00408ab0
  4004b8:	00402bfd 	.word	0x00402bfd

004004bc <HardFault_reason>:
{
	uint32_t CFSRValue;
	TRACE_DEBUG("In Hard Fault Handler\n\r");
	TRACE_DEBUG("SCB->HFSR = 0x%08x\n\r", SCB->HFSR);

	if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)) {
  4004bc:	4b10      	ldr	r3, [pc, #64]	; (400500 <HardFault_reason+0x44>)
  4004be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
		TRACE_DEBUG("Debug Event Hard Fault\n\r");
		TRACE_DEBUG("SCB->DFSR = 0x%08x\n", SCB->DFSR);
	}

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk)) {
  4004c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
		TRACE_DEBUG("Fault was due to vector table read on \
			exception processing\n\r");
	}

	// Forced HardFault
	if ((SCB->HFSR & SCB_HFSR_FORCED_Msk)) {
  4004c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4004c4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  4004c8:	d00d      	beq.n	4004e6 <HardFault_reason+0x2a>
		TRACE_DEBUG("Forced Hard Fault\n\r");
		TRACE_DEBUG("SCB->CFSR = 0x%08x\n\r", SCB->CFSR);

		// Usage Fault
		if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk)) {
  4004ca:	4b0d      	ldr	r3, [pc, #52]	; (400500 <HardFault_reason+0x44>)
  4004cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4004ce:	4b0d      	ldr	r3, [pc, #52]	; (400504 <HardFault_reason+0x48>)
  4004d0:	4013      	ands	r3, r2
  4004d2:	b10b      	cbz	r3, 4004d8 <HardFault_reason+0x1c>
			CFSRValue = SCB->CFSR;
  4004d4:	4b0a      	ldr	r3, [pc, #40]	; (400500 <HardFault_reason+0x44>)
  4004d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			if ((CFSRValue & (1 << 2)))
				TRACE_DEBUG("Integrity check error on EXC_RETURN\n\r");
		}

		// Bus Fault
		if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk)) {
  4004d8:	4b09      	ldr	r3, [pc, #36]	; (400500 <HardFault_reason+0x44>)
  4004da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4004dc:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
  4004e0:	d001      	beq.n	4004e6 <HardFault_reason+0x2a>
			CFSRValue = SCB->CFSR;
  4004e2:	4b07      	ldr	r3, [pc, #28]	; (400500 <HardFault_reason+0x44>)
  4004e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			}
		}
	}

	// MemoryFault
	if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk)) {
  4004e6:	4b06      	ldr	r3, [pc, #24]	; (400500 <HardFault_reason+0x44>)
  4004e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4004ea:	f013 0fff 	tst.w	r3, #255	; 0xff
  4004ee:	d001      	beq.n	4004f4 <HardFault_reason+0x38>
		CFSRValue = SCB->CFSR;
  4004f0:	4b03      	ldr	r3, [pc, #12]	; (400500 <HardFault_reason+0x44>)
  4004f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
  4004f4:	f3bf 8f6f 	isb	sy
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4004f8:	f3bf 8f5f 	dmb	sy
			TRACE_DEBUG("Divide by zero\n\r");
	}

	__ISB();
	__DMB();
	__ASM volatile("BKPT #01");
  4004fc:	be01      	bkpt	0x0001
  4004fe:	4770      	bx	lr
  400500:	e000ed00 	.word	0xe000ed00
  400504:	ffff0000 	.word	0xffff0000

00400508 <HardFault_Handler>:
/**
 * \brief Default HardFault interrupt handler.
 */

void HardFault_Handler(void)
{
  400508:	b508      	push	{r3, lr}
	__ASM("mrs r0, msp ");
  40050a:	f3ef 8008 	mrs	r0, MSP
	__ASM("ldr %0, [r0,#28]" : "=r" (Fault_Add));
  40050e:	69c1      	ldr	r1, [r0, #28]
	printf("\n\rHardFault at address 0X%x\n\r", (int)StackUnwind());
  400510:	4804      	ldr	r0, [pc, #16]	; (400524 <HardFault_Handler+0x1c>)
  400512:	4b05      	ldr	r3, [pc, #20]	; (400528 <HardFault_Handler+0x20>)
  400514:	4798      	blx	r3
  __ASM volatile ("isb 0xF":::"memory");
  400516:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  40051a:	f3bf 8f5f 	dmb	sy
	__ISB();
	__DMB();
	HardFault_reason();
  40051e:	4b03      	ldr	r3, [pc, #12]	; (40052c <HardFault_Handler+0x24>)
  400520:	4798      	blx	r3
  400522:	bd08      	pop	{r3, pc}
  400524:	00408ae8 	.word	0x00408ae8
  400528:	00402bfd 	.word	0x00402bfd
  40052c:	004004bd 	.word	0x004004bd

00400530 <BusFault_Handler>:

/**
 * \brief Default BusFault interrupt handler.
 */
void BusFault_Handler(void)
{
  400530:	b508      	push	{r3, lr}
	__ASM("nop");
  400532:	bf00      	nop
	__ASM("nop");
  400534:	bf00      	nop
	__ASM("mrs r0, msp ");
  400536:	f3ef 8008 	mrs	r0, MSP
	__ASM("ldr %0, [r0,#28]" : "=r" (Fault_Add));
  40053a:	69c1      	ldr	r1, [r0, #28]
	printf("\n\rBus Fault at address 0X%x\n\r", (int)StackUnwind());
  40053c:	4804      	ldr	r0, [pc, #16]	; (400550 <BusFault_Handler+0x20>)
  40053e:	4b05      	ldr	r3, [pc, #20]	; (400554 <BusFault_Handler+0x24>)
  400540:	4798      	blx	r3
  __ASM volatile ("isb 0xF":::"memory");
  400542:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  400546:	f3bf 8f5f 	dmb	sy

	__ISB();
	__DMB();
	__ASM volatile("BKPT #01");
  40054a:	be01      	bkpt	0x0001
  40054c:	bd08      	pop	{r3, pc}
  40054e:	bf00      	nop
  400550:	00408b38 	.word	0x00408b38
  400554:	00402bfd 	.word	0x00402bfd

00400558 <UsageFault_Handler>:

/**
 * \brief Default UsageFault interrupt handler.
 */
void UsageFault_Handler(void)
{
  400558:	b508      	push	{r3, lr}
	__ASM("mrs r0, msp ");
  40055a:	f3ef 8008 	mrs	r0, MSP
	__ASM("ldr %0, [r0,#28]" : "=r" (Fault_Add));
  40055e:	69c1      	ldr	r1, [r0, #28]
	printf("\r\nUsage fault at address 0X%x", (int)StackUnwind());
  400560:	4804      	ldr	r0, [pc, #16]	; (400574 <UsageFault_Handler+0x1c>)
  400562:	4b05      	ldr	r3, [pc, #20]	; (400578 <UsageFault_Handler+0x20>)
  400564:	4798      	blx	r3
  __ASM volatile ("isb 0xF":::"memory");
  400566:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  40056a:	f3bf 8f5f 	dmb	sy

	__ISB();
	__DMB();
	__ASM volatile("BKPT #01");
  40056e:	be01      	bkpt	0x0001
  400570:	bd08      	pop	{r3, pc}
  400572:	bf00      	nop
  400574:	00408b58 	.word	0x00408b58
  400578:	00402bfd 	.word	0x00402bfd

0040057c <PIO_SetPeripheralA>:
 */
static void PIO_SetPeripheralA(
	Pio *pio,
	unsigned int mask,
	unsigned char enablePullUp)
{
  40057c:	b410      	push	{r4}
	unsigned int abcdsr;
	/* Disable interrupts on the pin(s) */
	pio->PIO_IDR = mask;
  40057e:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable the pull-up(s) if necessary */
	if (enablePullUp)
  400580:	b972      	cbnz	r2, 4005a0 <PIO_SetPeripheralA+0x24>
		pio->PIO_PUER = mask;
	else
		pio->PIO_PUDR = mask;
  400582:	6601      	str	r1, [r0, #96]	; 0x60

	abcdsr = pio->PIO_ABCDSR[0];
  400584:	6f04      	ldr	r4, [r0, #112]	; 0x70
	pio->PIO_ABCDSR[0] &= (~mask & abcdsr);
  400586:	6f02      	ldr	r2, [r0, #112]	; 0x70
  400588:	43cb      	mvns	r3, r1
  40058a:	401c      	ands	r4, r3
  40058c:	4022      	ands	r2, r4
  40058e:	6702      	str	r2, [r0, #112]	; 0x70
	abcdsr = pio->PIO_ABCDSR[1];
  400590:	6f44      	ldr	r4, [r0, #116]	; 0x74
	pio->PIO_ABCDSR[1] &= (~mask & abcdsr);
  400592:	6f42      	ldr	r2, [r0, #116]	; 0x74
  400594:	4023      	ands	r3, r4
  400596:	4013      	ands	r3, r2
  400598:	6743      	str	r3, [r0, #116]	; 0x74
	pio->PIO_PDR = mask;
  40059a:	6041      	str	r1, [r0, #4]
}
  40059c:	bc10      	pop	{r4}
  40059e:	4770      	bx	lr
		pio->PIO_PUER = mask;
  4005a0:	6641      	str	r1, [r0, #100]	; 0x64
  4005a2:	e7ef      	b.n	400584 <PIO_SetPeripheralA+0x8>

004005a4 <PIO_SetPeripheralB>:
	unsigned int mask,
	unsigned char enablePullUp)
{
	unsigned int abcdsr;
	/* Disable interrupts on the pin(s) */
	pio->PIO_IDR = mask;
  4005a4:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable the pull-up(s) if necessary */
	if (enablePullUp)
  4005a6:	b95a      	cbnz	r2, 4005c0 <PIO_SetPeripheralB+0x1c>
		pio->PIO_PUER = mask;
	else
		pio->PIO_PUDR = mask;
  4005a8:	6601      	str	r1, [r0, #96]	; 0x60

	abcdsr = pio->PIO_ABCDSR[0];
  4005aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
	pio->PIO_ABCDSR[0] = (mask | abcdsr);
  4005ac:	430b      	orrs	r3, r1
  4005ae:	6703      	str	r3, [r0, #112]	; 0x70
	abcdsr = pio->PIO_ABCDSR[1];
  4005b0:	6f42      	ldr	r2, [r0, #116]	; 0x74
	pio->PIO_ABCDSR[1] &= (~mask & abcdsr);
  4005b2:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4005b4:	ea22 0201 	bic.w	r2, r2, r1
  4005b8:	4013      	ands	r3, r2
  4005ba:	6743      	str	r3, [r0, #116]	; 0x74

	pio->PIO_PDR = mask;
  4005bc:	6041      	str	r1, [r0, #4]
  4005be:	4770      	bx	lr
		pio->PIO_PUER = mask;
  4005c0:	6641      	str	r1, [r0, #100]	; 0x64
  4005c2:	e7f2      	b.n	4005aa <PIO_SetPeripheralB+0x6>

004005c4 <PIO_SetPeripheralC>:
	unsigned int mask,
	unsigned char enablePullUp)
{
	unsigned int abcdsr;
	/* Disable interrupts on the pin(s) */
	pio->PIO_IDR = mask;
  4005c4:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable the pull-up(s) if necessary */
	if (enablePullUp)
  4005c6:	b95a      	cbnz	r2, 4005e0 <PIO_SetPeripheralC+0x1c>
		pio->PIO_PUER = mask;
	else
		pio->PIO_PUDR = mask;
  4005c8:	6601      	str	r1, [r0, #96]	; 0x60

	abcdsr = pio->PIO_ABCDSR[0];
  4005ca:	6f02      	ldr	r2, [r0, #112]	; 0x70
	pio->PIO_ABCDSR[0] &= (~mask & abcdsr);
  4005cc:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4005ce:	ea22 0201 	bic.w	r2, r2, r1
  4005d2:	4013      	ands	r3, r2
  4005d4:	6703      	str	r3, [r0, #112]	; 0x70
	abcdsr = pio->PIO_ABCDSR[1];
  4005d6:	6f43      	ldr	r3, [r0, #116]	; 0x74
	pio->PIO_ABCDSR[1] = (mask | abcdsr);
  4005d8:	430b      	orrs	r3, r1
  4005da:	6743      	str	r3, [r0, #116]	; 0x74

	pio->PIO_PDR = mask;
  4005dc:	6041      	str	r1, [r0, #4]
  4005de:	4770      	bx	lr
		pio->PIO_PUER = mask;
  4005e0:	6641      	str	r1, [r0, #100]	; 0x64
  4005e2:	e7f2      	b.n	4005ca <PIO_SetPeripheralC+0x6>

004005e4 <PIO_SetPeripheralD>:
	unsigned int mask,
	unsigned char enablePullUp)
{
	unsigned int abcdsr;
	/* Disable interrupts on the pin(s) */
	pio->PIO_IDR = mask;
  4005e4:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable the pull-up(s) if necessary */
	if (enablePullUp)
  4005e6:	b942      	cbnz	r2, 4005fa <PIO_SetPeripheralD+0x16>
		pio->PIO_PUER = mask;
	else
		pio->PIO_PUDR = mask;
  4005e8:	6601      	str	r1, [r0, #96]	; 0x60

	abcdsr = pio->PIO_ABCDSR[0];
  4005ea:	6f03      	ldr	r3, [r0, #112]	; 0x70
	pio->PIO_ABCDSR[0] = (mask | abcdsr);
  4005ec:	430b      	orrs	r3, r1
  4005ee:	6703      	str	r3, [r0, #112]	; 0x70
	abcdsr = pio->PIO_ABCDSR[1];
  4005f0:	6f43      	ldr	r3, [r0, #116]	; 0x74
	pio->PIO_ABCDSR[1] = (mask | abcdsr);
  4005f2:	430b      	orrs	r3, r1
  4005f4:	6743      	str	r3, [r0, #116]	; 0x74

	pio->PIO_PDR = mask;
  4005f6:	6041      	str	r1, [r0, #4]
  4005f8:	4770      	bx	lr
		pio->PIO_PUER = mask;
  4005fa:	6641      	str	r1, [r0, #100]	; 0x64
  4005fc:	e7f5      	b.n	4005ea <PIO_SetPeripheralD+0x6>

004005fe <PIO_SetInput>:
	Pio *pio,
	unsigned int mask,
	unsigned char attribute)
{
	/* Disable interrupts */
	pio->PIO_IDR = mask;
  4005fe:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable pull-up(s) if necessary */
	if (attribute & PIO_PULLUP)
  400600:	f012 0f01 	tst.w	r2, #1
  400604:	d00d      	beq.n	400622 <PIO_SetInput+0x24>
		pio->PIO_PUER = mask;
  400606:	6641      	str	r1, [r0, #100]	; 0x64
	else
		pio->PIO_PUDR = mask;

	/* Enable Input Filter if necessary */
	if (attribute & (PIO_DEGLITCH | PIO_DEBOUNCE))
  400608:	f012 0f0a 	tst.w	r2, #10
  40060c:	d00b      	beq.n	400626 <PIO_SetInput+0x28>
		pio->PIO_IFER = mask;
  40060e:	6201      	str	r1, [r0, #32]
	else
		pio->PIO_IFDR = mask;

	/* Enable de-glitch or de-bounce if necessary */
	if (attribute & PIO_DEGLITCH)
  400610:	f012 0f02 	tst.w	r2, #2
  400614:	d109      	bne.n	40062a <PIO_SetInput+0x2c>
		pio->PIO_IFSCDR = mask;
	else {
		if (attribute & PIO_DEBOUNCE)
  400616:	f012 0f08 	tst.w	r2, #8
  40061a:	d008      	beq.n	40062e <PIO_SetInput+0x30>
			pio->PIO_IFSCER = mask;
  40061c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400620:	e005      	b.n	40062e <PIO_SetInput+0x30>
		pio->PIO_PUDR = mask;
  400622:	6601      	str	r1, [r0, #96]	; 0x60
  400624:	e7f0      	b.n	400608 <PIO_SetInput+0xa>
		pio->PIO_IFDR = mask;
  400626:	6241      	str	r1, [r0, #36]	; 0x24
  400628:	e7f2      	b.n	400610 <PIO_SetInput+0x12>
		pio->PIO_IFSCDR = mask;
  40062a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	}

	/* Configure pin as input */
	pio->PIO_ODR = mask;
  40062e:	6141      	str	r1, [r0, #20]
	pio->PIO_PER = mask;
  400630:	6001      	str	r1, [r0, #0]
  400632:	4770      	bx	lr

00400634 <PIO_SetOutput>:
	Pio *pio,
	unsigned int mask,
	unsigned char defaultValue,
	unsigned char enableMultiDrive,
	unsigned char enablePullUp)
{
  400634:	b410      	push	{r4}
  400636:	f89d 4004 	ldrb.w	r4, [sp, #4]
	/* Disable interrupts */
	pio->PIO_IDR = mask;
  40063a:	6441      	str	r1, [r0, #68]	; 0x44

	/* Enable pull-up(s) if necessary */
	if (enablePullUp)
  40063c:	b144      	cbz	r4, 400650 <PIO_SetOutput+0x1c>
		pio->PIO_PUER = mask;
  40063e:	6641      	str	r1, [r0, #100]	; 0x64
	else
		pio->PIO_PUDR = mask;

	/* Enable multi-drive if necessary */
	if (enableMultiDrive)
  400640:	b143      	cbz	r3, 400654 <PIO_SetOutput+0x20>
		pio->PIO_MDER = mask;
  400642:	6501      	str	r1, [r0, #80]	; 0x50
	else
		pio->PIO_MDDR = mask;

	/* Set default value */
	if (defaultValue)
  400644:	b942      	cbnz	r2, 400658 <PIO_SetOutput+0x24>
		pio->PIO_SODR = mask;
	else
		pio->PIO_CODR = mask;
  400646:	6341      	str	r1, [r0, #52]	; 0x34

	/* Configure pin(s) as output(s) */
	pio->PIO_OER = mask;
  400648:	6101      	str	r1, [r0, #16]
	pio->PIO_PER = mask;
  40064a:	6001      	str	r1, [r0, #0]
}
  40064c:	bc10      	pop	{r4}
  40064e:	4770      	bx	lr
		pio->PIO_PUDR = mask;
  400650:	6601      	str	r1, [r0, #96]	; 0x60
  400652:	e7f5      	b.n	400640 <PIO_SetOutput+0xc>
		pio->PIO_MDDR = mask;
  400654:	6541      	str	r1, [r0, #84]	; 0x54
  400656:	e7f5      	b.n	400644 <PIO_SetOutput+0x10>
		pio->PIO_SODR = mask;
  400658:	6301      	str	r1, [r0, #48]	; 0x30
  40065a:	e7f5      	b.n	400648 <PIO_SetOutput+0x14>

0040065c <PIO_Configure>:
 * \param size  Size of the Pin list (calculated using PIO_LISTSIZE).
 *
 * \return 1 if the pins have been configured properly; otherwise 0.
 */
uint8_t PIO_Configure(const Pin *list, uint32_t size)
{
  40065c:	b570      	push	{r4, r5, r6, lr}
  40065e:	b082      	sub	sp, #8
  400660:	4604      	mov	r4, r0
  400662:	460d      	mov	r5, r1
	/* Configure pins */
	while (size > 0) {
  400664:	e008      	b.n	400678 <PIO_Configure+0x1c>
		switch (list->type) {
		case PIO_PERIPH_A:
			PIO_SetPeripheralA(list->pio,
							   list->mask,
							   (list->attribute & PIO_PULLUP) ? 1 : 0);
  400666:	7aa2      	ldrb	r2, [r4, #10]
			PIO_SetPeripheralA(list->pio,
  400668:	f002 0201 	and.w	r2, r2, #1
  40066c:	6821      	ldr	r1, [r4, #0]
  40066e:	6860      	ldr	r0, [r4, #4]
  400670:	4b27      	ldr	r3, [pc, #156]	; (400710 <PIO_Configure+0xb4>)
  400672:	4798      	blx	r3
			break;

		default: return 0;
		}

		list++;
  400674:	340c      	adds	r4, #12
		size--;
  400676:	3d01      	subs	r5, #1
	while (size > 0) {
  400678:	2d00      	cmp	r5, #0
  40067a:	d043      	beq.n	400704 <PIO_Configure+0xa8>
		switch (list->type) {
  40067c:	7a62      	ldrb	r2, [r4, #9]
  40067e:	2a06      	cmp	r2, #6
  400680:	d843      	bhi.n	40070a <PIO_Configure+0xae>
  400682:	a301      	add	r3, pc, #4	; (adr r3, 400688 <PIO_Configure+0x2c>)
  400684:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
  400688:	00400667 	.word	0x00400667
  40068c:	004006a5 	.word	0x004006a5
  400690:	004006b5 	.word	0x004006b5
  400694:	004006c5 	.word	0x004006c5
  400698:	004006d5 	.word	0x004006d5
  40069c:	004006e7 	.word	0x004006e7
  4006a0:	004006e7 	.word	0x004006e7
							   (list->attribute & PIO_PULLUP) ? 1 : 0);
  4006a4:	7aa2      	ldrb	r2, [r4, #10]
			PIO_SetPeripheralB(list->pio,
  4006a6:	f002 0201 	and.w	r2, r2, #1
  4006aa:	6821      	ldr	r1, [r4, #0]
  4006ac:	6860      	ldr	r0, [r4, #4]
  4006ae:	4b19      	ldr	r3, [pc, #100]	; (400714 <PIO_Configure+0xb8>)
  4006b0:	4798      	blx	r3
			break;
  4006b2:	e7df      	b.n	400674 <PIO_Configure+0x18>
							   (list->attribute & PIO_PULLUP) ? 1 : 0);
  4006b4:	7aa2      	ldrb	r2, [r4, #10]
			PIO_SetPeripheralC(list->pio,
  4006b6:	f002 0201 	and.w	r2, r2, #1
  4006ba:	6821      	ldr	r1, [r4, #0]
  4006bc:	6860      	ldr	r0, [r4, #4]
  4006be:	4b16      	ldr	r3, [pc, #88]	; (400718 <PIO_Configure+0xbc>)
  4006c0:	4798      	blx	r3
			break;
  4006c2:	e7d7      	b.n	400674 <PIO_Configure+0x18>
							   (list->attribute & PIO_PULLUP) ? 1 : 0);
  4006c4:	7aa2      	ldrb	r2, [r4, #10]
			PIO_SetPeripheralD(list->pio,
  4006c6:	f002 0201 	and.w	r2, r2, #1
  4006ca:	6821      	ldr	r1, [r4, #0]
  4006cc:	6860      	ldr	r0, [r4, #4]
  4006ce:	4b13      	ldr	r3, [pc, #76]	; (40071c <PIO_Configure+0xc0>)
  4006d0:	4798      	blx	r3
			break;
  4006d2:	e7cf      	b.n	400674 <PIO_Configure+0x18>
			PMC_EnablePeripheral(list->id);
  4006d4:	7a20      	ldrb	r0, [r4, #8]
  4006d6:	4b12      	ldr	r3, [pc, #72]	; (400720 <PIO_Configure+0xc4>)
  4006d8:	4798      	blx	r3
			PIO_SetInput(list->pio,
  4006da:	7aa2      	ldrb	r2, [r4, #10]
  4006dc:	6821      	ldr	r1, [r4, #0]
  4006de:	6860      	ldr	r0, [r4, #4]
  4006e0:	4b10      	ldr	r3, [pc, #64]	; (400724 <PIO_Configure+0xc8>)
  4006e2:	4798      	blx	r3
			break;
  4006e4:	e7c6      	b.n	400674 <PIO_Configure+0x18>
						  (list->attribute & PIO_OPENDRAIN) ? 1 : 0,
  4006e6:	7aa3      	ldrb	r3, [r4, #10]
			PIO_SetOutput(list->pio,
  4006e8:	f003 0101 	and.w	r1, r3, #1
  4006ec:	9100      	str	r1, [sp, #0]
  4006ee:	f3c3 0380 	ubfx	r3, r3, #2, #1
  4006f2:	2a06      	cmp	r2, #6
  4006f4:	bf14      	ite	ne
  4006f6:	2200      	movne	r2, #0
  4006f8:	2201      	moveq	r2, #1
  4006fa:	6821      	ldr	r1, [r4, #0]
  4006fc:	6860      	ldr	r0, [r4, #4]
  4006fe:	4e0a      	ldr	r6, [pc, #40]	; (400728 <PIO_Configure+0xcc>)
  400700:	47b0      	blx	r6
			break;
  400702:	e7b7      	b.n	400674 <PIO_Configure+0x18>
	}

	return 1;
  400704:	2001      	movs	r0, #1
}
  400706:	b002      	add	sp, #8
  400708:	bd70      	pop	{r4, r5, r6, pc}
		default: return 0;
  40070a:	2000      	movs	r0, #0
  40070c:	e7fb      	b.n	400706 <PIO_Configure+0xaa>
  40070e:	bf00      	nop
  400710:	0040057d 	.word	0x0040057d
  400714:	004005a5 	.word	0x004005a5
  400718:	004005c5 	.word	0x004005c5
  40071c:	004005e5 	.word	0x004005e5
  400720:	004007f9 	.word	0x004007f9
  400724:	004005ff 	.word	0x004005ff
  400728:	00400635 	.word	0x00400635

0040072c <PioInterruptHandler>:
 * \brief Handles all interrupts on the given PIO controller.
 * \param id  PIO controller ID.
 * \param pPio  PIO controller base address.
 */
extern void PioInterruptHandler(uint32_t id, Pio *pPio)
{
  40072c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pPio->PIO_ISR;
  40072e:	6ccd      	ldr	r5, [r1, #76]	; 0x4c
	status &= pPio->PIO_IMR;
  400730:	6c8b      	ldr	r3, [r1, #72]	; 0x48

	/* Check pending events */
	if (status != 0) {
  400732:	401d      	ands	r5, r3
  400734:	d002      	beq.n	40073c <PioInterruptHandler+0x10>
  400736:	4606      	mov	r6, r0
  400738:	2400      	movs	r4, #0
  40073a:	e007      	b.n	40074c <PioInterruptHandler+0x20>
  40073c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		/* Find triggering source */
		i = 0;

		while (status != 0) {
			/* There cannot be an un-configured source enabled. */
			assert(i < _dwNumSources);
  40073e:	4b10      	ldr	r3, [pc, #64]	; (400780 <PioInterruptHandler+0x54>)
  400740:	4a10      	ldr	r2, [pc, #64]	; (400784 <PioInterruptHandler+0x58>)
  400742:	2168      	movs	r1, #104	; 0x68
  400744:	4810      	ldr	r0, [pc, #64]	; (400788 <PioInterruptHandler+0x5c>)
  400746:	4c11      	ldr	r4, [pc, #68]	; (40078c <PioInterruptHandler+0x60>)
  400748:	47a0      	blx	r4
					_aIntSources[i].handler(_aIntSources[i].pPin);
					status &= ~(_aIntSources[i].pPin->mask);
				}
			}

			i++;
  40074a:	3401      	adds	r4, #1
		while (status != 0) {
  40074c:	b1bd      	cbz	r5, 40077e <PioInterruptHandler+0x52>
			assert(i < _dwNumSources);
  40074e:	4b10      	ldr	r3, [pc, #64]	; (400790 <PioInterruptHandler+0x64>)
  400750:	681b      	ldr	r3, [r3, #0]
  400752:	429c      	cmp	r4, r3
  400754:	d2f3      	bcs.n	40073e <PioInterruptHandler+0x12>
			if (_aIntSources[i].pPin->id == id) {
  400756:	4b0e      	ldr	r3, [pc, #56]	; (400790 <PioInterruptHandler+0x64>)
  400758:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
  40075c:	6858      	ldr	r0, [r3, #4]
  40075e:	7a03      	ldrb	r3, [r0, #8]
  400760:	42b3      	cmp	r3, r6
  400762:	d1f2      	bne.n	40074a <PioInterruptHandler+0x1e>
				if ((status & _aIntSources[i].pPin->mask) != 0) {
  400764:	6803      	ldr	r3, [r0, #0]
  400766:	421d      	tst	r5, r3
  400768:	d0ef      	beq.n	40074a <PioInterruptHandler+0x1e>
					_aIntSources[i].handler(_aIntSources[i].pPin);
  40076a:	4f09      	ldr	r7, [pc, #36]	; (400790 <PioInterruptHandler+0x64>)
  40076c:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
  400770:	68bb      	ldr	r3, [r7, #8]
  400772:	4798      	blx	r3
					status &= ~(_aIntSources[i].pPin->mask);
  400774:	687b      	ldr	r3, [r7, #4]
  400776:	681b      	ldr	r3, [r3, #0]
  400778:	ea25 0503 	bic.w	r5, r5, r3
  40077c:	e7e5      	b.n	40074a <PioInterruptHandler+0x1e>
  40077e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400780:	00408bbc 	.word	0x00408bbc
  400784:	00408b78 	.word	0x00408b78
  400788:	00408bd0 	.word	0x00408bd0
  40078c:	004023f1 	.word	0x004023f1
  400790:	204009f0 	.word	0x204009f0

00400794 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler
 * \Redefined PIOA interrupt handler for NVIC interrupt table.
 */
extern void PIOA_Handler(void)
{
  400794:	b508      	push	{r3, lr}
	PioInterruptHandler(ID_PIOA, PIOA);
  400796:	4902      	ldr	r1, [pc, #8]	; (4007a0 <PIOA_Handler+0xc>)
  400798:	200a      	movs	r0, #10
  40079a:	4b02      	ldr	r3, [pc, #8]	; (4007a4 <PIOA_Handler+0x10>)
  40079c:	4798      	blx	r3
  40079e:	bd08      	pop	{r3, pc}
  4007a0:	400e0e00 	.word	0x400e0e00
  4007a4:	0040072d 	.word	0x0040072d

004007a8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * \Redefined PIOB interrupt handler for NVIC interrupt table.
 */
extern void PIOB_Handler(void)
{
  4007a8:	b508      	push	{r3, lr}
	PioInterruptHandler(ID_PIOB, PIOB);
  4007aa:	4902      	ldr	r1, [pc, #8]	; (4007b4 <PIOB_Handler+0xc>)
  4007ac:	200b      	movs	r0, #11
  4007ae:	4b02      	ldr	r3, [pc, #8]	; (4007b8 <PIOB_Handler+0x10>)
  4007b0:	4798      	blx	r3
  4007b2:	bd08      	pop	{r3, pc}
  4007b4:	400e1000 	.word	0x400e1000
  4007b8:	0040072d 	.word	0x0040072d

004007bc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler
 * \Redefined PIOC interrupt handler for NVIC interrupt table.
 */
extern void PIOC_Handler(void)
{
  4007bc:	b508      	push	{r3, lr}
	PioInterruptHandler(ID_PIOC, PIOC);
  4007be:	4902      	ldr	r1, [pc, #8]	; (4007c8 <PIOC_Handler+0xc>)
  4007c0:	200c      	movs	r0, #12
  4007c2:	4b02      	ldr	r3, [pc, #8]	; (4007cc <PIOC_Handler+0x10>)
  4007c4:	4798      	blx	r3
  4007c6:	bd08      	pop	{r3, pc}
  4007c8:	400e1200 	.word	0x400e1200
  4007cc:	0040072d 	.word	0x0040072d

004007d0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler
 * \Redefined PIOD interrupt handler for NVIC interrupt table.
 */
extern void PIOD_Handler(void)
{
  4007d0:	b508      	push	{r3, lr}
	PioInterruptHandler(ID_PIOD, PIOD);
  4007d2:	4902      	ldr	r1, [pc, #8]	; (4007dc <PIOD_Handler+0xc>)
  4007d4:	2010      	movs	r0, #16
  4007d6:	4b02      	ldr	r3, [pc, #8]	; (4007e0 <PIOD_Handler+0x10>)
  4007d8:	4798      	blx	r3
  4007da:	bd08      	pop	{r3, pc}
  4007dc:	400e1400 	.word	0x400e1400
  4007e0:	0040072d 	.word	0x0040072d

004007e4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler
 * \Redefined PIOE interrupt handler for NVIC interrupt table.
 */
extern void PIOE_Handler(void)
{
  4007e4:	b508      	push	{r3, lr}
	PioInterruptHandler(ID_PIOE, PIOE);
  4007e6:	4902      	ldr	r1, [pc, #8]	; (4007f0 <PIOE_Handler+0xc>)
  4007e8:	2011      	movs	r0, #17
  4007ea:	4b02      	ldr	r3, [pc, #8]	; (4007f4 <PIOE_Handler+0x10>)
  4007ec:	4798      	blx	r3
  4007ee:	bd08      	pop	{r3, pc}
  4007f0:	400e1600 	.word	0x400e1600
  4007f4:	0040072d 	.word	0x0040072d

004007f8 <PMC_EnablePeripheral>:
 *
 * \param id  Peripheral ID (ID_xxx).
 */
void PMC_EnablePeripheral(uint32_t dwId)
{
	assert(dwId < 63);
  4007f8:	283e      	cmp	r0, #62	; 0x3e
  4007fa:	d80d      	bhi.n	400818 <PMC_EnablePeripheral+0x20>

	if (dwId < 32) {
  4007fc:	281f      	cmp	r0, #31
  4007fe:	d812      	bhi.n	400826 <PMC_EnablePeripheral+0x2e>
		if ((PMC->PMC_PCSR0 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400800:	4b10      	ldr	r3, [pc, #64]	; (400844 <PMC_EnablePeripheral+0x4c>)
  400802:	699a      	ldr	r2, [r3, #24]
  400804:	2301      	movs	r3, #1
  400806:	4083      	lsls	r3, r0
  400808:	4393      	bics	r3, r2
  40080a:	d01a      	beq.n	400842 <PMC_EnablePeripheral+0x4a>
			TRACE_DEBUG("PMC_EnablePeripheral: clock of peripheral" \
						 " %u is already enabled\n\r", (unsigned int)dwId);
		} else
			PMC->PMC_PCER0 = 1 << dwId;
  40080c:	2301      	movs	r3, #1
  40080e:	fa03 f000 	lsl.w	r0, r3, r0
  400812:	4b0c      	ldr	r3, [pc, #48]	; (400844 <PMC_EnablePeripheral+0x4c>)
  400814:	6118      	str	r0, [r3, #16]
  400816:	e014      	b.n	400842 <PMC_EnablePeripheral+0x4a>
{
  400818:	b510      	push	{r4, lr}
	assert(dwId < 63);
  40081a:	4b0b      	ldr	r3, [pc, #44]	; (400848 <PMC_EnablePeripheral+0x50>)
  40081c:	4a0b      	ldr	r2, [pc, #44]	; (40084c <PMC_EnablePeripheral+0x54>)
  40081e:	219e      	movs	r1, #158	; 0x9e
  400820:	480b      	ldr	r0, [pc, #44]	; (400850 <PMC_EnablePeripheral+0x58>)
  400822:	4c0c      	ldr	r4, [pc, #48]	; (400854 <PMC_EnablePeripheral+0x5c>)
  400824:	47a0      	blx	r4
	} else {
		dwId -= 32;
  400826:	3820      	subs	r0, #32

		if ((PMC->PMC_PCSR1 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400828:	4b06      	ldr	r3, [pc, #24]	; (400844 <PMC_EnablePeripheral+0x4c>)
  40082a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40082e:	2301      	movs	r3, #1
  400830:	4083      	lsls	r3, r0
  400832:	4393      	bics	r3, r2
  400834:	d005      	beq.n	400842 <PMC_EnablePeripheral+0x4a>
			TRACE_DEBUG("PMC_EnablePeripheral: clock of peripheral" \
						 " %u is already enabled\n\r", (unsigned int)(dwId + 32));
		} else
			PMC->PMC_PCER1 = 1 << dwId;
  400836:	2301      	movs	r3, #1
  400838:	fa03 f000 	lsl.w	r0, r3, r0
  40083c:	4b01      	ldr	r3, [pc, #4]	; (400844 <PMC_EnablePeripheral+0x4c>)
  40083e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  400842:	4770      	bx	lr
  400844:	400e0600 	.word	0x400e0600
  400848:	00408c80 	.word	0x00408c80
  40084c:	00408c3c 	.word	0x00408c3c
  400850:	00408c8c 	.word	0x00408c8c
  400854:	004023f1 	.word	0x004023f1

00400858 <PMC_IsPeriphEnabled>:
 *
 * \param id  Peripheral ID (ID_xxx).
 */
uint32_t PMC_IsPeriphEnabled(uint32_t dwId)
{
	assert(dwId < ID_PERIPH_COUNT);
  400858:	283f      	cmp	r0, #63	; 0x3f
  40085a:	d80a      	bhi.n	400872 <PMC_IsPeriphEnabled+0x1a>

	if (dwId < 32)
  40085c:	281f      	cmp	r0, #31
  40085e:	d90f      	bls.n	400880 <PMC_IsPeriphEnabled+0x28>
		return (PMC->PMC_PCSR0 & (1 << dwId));
	else
		return (PMC->PMC_PCSR1 & (1 << (dwId - 32)));
  400860:	4b0b      	ldr	r3, [pc, #44]	; (400890 <PMC_IsPeriphEnabled+0x38>)
  400862:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400866:	3820      	subs	r0, #32
  400868:	2201      	movs	r2, #1
  40086a:	fa02 f000 	lsl.w	r0, r2, r0
  40086e:	4018      	ands	r0, r3
}
  400870:	4770      	bx	lr
{
  400872:	b510      	push	{r4, lr}
	assert(dwId < ID_PERIPH_COUNT);
  400874:	4b07      	ldr	r3, [pc, #28]	; (400894 <PMC_IsPeriphEnabled+0x3c>)
  400876:	4a08      	ldr	r2, [pc, #32]	; (400898 <PMC_IsPeriphEnabled+0x40>)
  400878:	21f5      	movs	r1, #245	; 0xf5
  40087a:	4808      	ldr	r0, [pc, #32]	; (40089c <PMC_IsPeriphEnabled+0x44>)
  40087c:	4c08      	ldr	r4, [pc, #32]	; (4008a0 <PMC_IsPeriphEnabled+0x48>)
  40087e:	47a0      	blx	r4
		return (PMC->PMC_PCSR0 & (1 << dwId));
  400880:	4b03      	ldr	r3, [pc, #12]	; (400890 <PMC_IsPeriphEnabled+0x38>)
  400882:	699b      	ldr	r3, [r3, #24]
  400884:	2201      	movs	r2, #1
  400886:	fa02 f000 	lsl.w	r0, r2, r0
  40088a:	4018      	ands	r0, r3
  40088c:	e7f0      	b.n	400870 <PMC_IsPeriphEnabled+0x18>
  40088e:	bf00      	nop
  400890:	400e0600 	.word	0x400e0600
  400894:	00408ca4 	.word	0x00408ca4
  400898:	00408c6c 	.word	0x00408c6c
  40089c:	00408c8c 	.word	0x00408c8c
  4008a0:	004023f1 	.word	0x004023f1

004008a4 <PMC_ConfigurePCK2>:
 * \param div        PLL divider factor (not shifted).
 * \param prescaler  Master Clock prescaler (shifted as in register).
 */
void PMC_ConfigurePCK2(uint32_t MasterClk, uint32_t prescaler)
{
	PMC->PMC_SCDR = PMC_SCDR_PCK2;  /* disable PCK */
  4008a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4008a8:	4b09      	ldr	r3, [pc, #36]	; (4008d0 <PMC_ConfigurePCK2+0x2c>)
  4008aa:	605a      	str	r2, [r3, #4]

	while ((PMC->PMC_SCSR)& PMC_SCSR_PCK2);
  4008ac:	4b08      	ldr	r3, [pc, #32]	; (4008d0 <PMC_ConfigurePCK2+0x2c>)
  4008ae:	689b      	ldr	r3, [r3, #8]
  4008b0:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4008b4:	d1fa      	bne.n	4008ac <PMC_ConfigurePCK2+0x8>

	PMC->PMC_PCK[2] = MasterClk | prescaler;
  4008b6:	4308      	orrs	r0, r1
  4008b8:	4b05      	ldr	r3, [pc, #20]	; (4008d0 <PMC_ConfigurePCK2+0x2c>)
  4008ba:	6498      	str	r0, [r3, #72]	; 0x48
	PMC->PMC_SCER = PMC_SCER_PCK2;
  4008bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4008c0:	601a      	str	r2, [r3, #0]

	while (!((PMC->PMC_SR) & PMC_SR_PCKRDY2));
  4008c2:	4b03      	ldr	r3, [pc, #12]	; (4008d0 <PMC_ConfigurePCK2+0x2c>)
  4008c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008c6:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4008ca:	d0fa      	beq.n	4008c2 <PMC_ConfigurePCK2+0x1e>

}
  4008cc:	4770      	bx	lr
  4008ce:	bf00      	nop
  4008d0:	400e0600 	.word	0x400e0600

004008d4 <SSC_Configure>:
 * \param ssc  Pointer to an SSC instance.
 * \param bitRate  bit rate.
 * \param masterClock  master clock.
 */
void SSC_Configure(Ssc *ssc, uint32_t bitRate, uint32_t masterClock)
{
  4008d4:	b508      	push	{r3, lr}
	//    uint32_t maxClock;
	id = ID_SSC;
	//    maxClock = PMC_SetPeriMaxClock(id, masterClock);

	/* Reset, disable receiver & transmitter */
	ssc->SSC_CR = SSC_CR_RXDIS | SSC_CR_TXDIS | SSC_CR_SWRST;
  4008d6:	f248 2302 	movw	r3, #33282	; 0x8202
  4008da:	6003      	str	r3, [r0, #0]

	/* Configure clock frequency */
	if (bitRate != 0)
  4008dc:	b929      	cbnz	r1, 4008ea <SSC_Configure+0x16>
		ssc->SSC_CMR = masterClock / (2 * bitRate);
	else
		ssc->SSC_CMR = 0;
  4008de:	2300      	movs	r3, #0
  4008e0:	6043      	str	r3, [r0, #4]

	/* Enable SSC peripheral clock */
	PMC_EnablePeripheral(id);
  4008e2:	2016      	movs	r0, #22
  4008e4:	4b03      	ldr	r3, [pc, #12]	; (4008f4 <SSC_Configure+0x20>)
  4008e6:	4798      	blx	r3
  4008e8:	bd08      	pop	{r3, pc}
		ssc->SSC_CMR = masterClock / (2 * bitRate);
  4008ea:	004b      	lsls	r3, r1, #1
  4008ec:	fbb2 f2f3 	udiv	r2, r2, r3
  4008f0:	6042      	str	r2, [r0, #4]
  4008f2:	e7f6      	b.n	4008e2 <SSC_Configure+0xe>
  4008f4:	004007f9 	.word	0x004007f9

004008f8 <SSC_ConfigureTransmitter>:
 * \param tcmr Transmit Clock Mode Register value.
 * \param tfmr Transmit Frame Mode Register value.
 */
void SSC_ConfigureTransmitter(Ssc *ssc, uint32_t tcmr, uint32_t tfmr)
{
	ssc->SSC_TCMR = tcmr;
  4008f8:	6181      	str	r1, [r0, #24]
	ssc->SSC_TFMR = tfmr;
  4008fa:	61c2      	str	r2, [r0, #28]
  4008fc:	4770      	bx	lr

004008fe <SSC_ConfigureReceiver>:
 * \param rcmr Receive Clock Mode Register value.
 * \param rfmr Receive Frame Mode Register value.
 */
void SSC_ConfigureReceiver(Ssc *ssc, uint32_t rcmr, uint32_t rfmr)
{
	ssc->SSC_RCMR = rcmr;
  4008fe:	6101      	str	r1, [r0, #16]
	ssc->SSC_RFMR = rfmr;
  400900:	6142      	str	r2, [r0, #20]
  400902:	4770      	bx	lr

00400904 <SSC_EnableTransmitter>:
 * \brief Enables the transmitter of a SSC peripheral.
 * \param ssc  Pointer to an SSC instance.
 */
void SSC_EnableTransmitter(Ssc *ssc)
{
	ssc->SSC_CR = SSC_CR_TXEN;
  400904:	f44f 7380 	mov.w	r3, #256	; 0x100
  400908:	6003      	str	r3, [r0, #0]
  40090a:	4770      	bx	lr

0040090c <SSC_DisableTransmitter>:
 * \brief Disables the transmitter of a SSC peripheral.
 * \param ssc  Pointer to an SSC instance.
 */
void SSC_DisableTransmitter(Ssc *ssc)
{
	ssc->SSC_CR = SSC_CR_TXDIS;
  40090c:	f44f 7300 	mov.w	r3, #512	; 0x200
  400910:	6003      	str	r3, [r0, #0]
  400912:	4770      	bx	lr

00400914 <SSC_EnableReceiver>:
 * \brief Enables the receiver of a SSC peripheral.
 * \param ssc  Pointer to an SSC instance.
 */
void SSC_EnableReceiver(Ssc *ssc)
{
	ssc->SSC_CR = SSC_CR_RXEN;
  400914:	2301      	movs	r3, #1
  400916:	6003      	str	r3, [r0, #0]
  400918:	4770      	bx	lr

0040091a <SSC_DisableReceiver>:
 * \brief Disables the receiver of a SSC peripheral.
 * \param ssc  Pointer to an SSC instance.
 */
void SSC_DisableReceiver(Ssc *ssc)
{
	ssc->SSC_CR = SSC_CR_RXDIS;
  40091a:	2302      	movs	r3, #2
  40091c:	6003      	str	r3, [r0, #0]
  40091e:	4770      	bx	lr

00400920 <SysTick_Handler>:
 *  Increments the time-stamp counter.
 */
void SysTick_Handler(void)
{
	TimeEvent *pEvent;
	pEvent = pTimeEventList;
  400920:	4a0e      	ldr	r2, [pc, #56]	; (40095c <SysTick_Handler+0x3c>)
  400922:	6813      	ldr	r3, [r2, #0]
	_dwTickCount ++;
  400924:	6851      	ldr	r1, [r2, #4]
  400926:	3101      	adds	r1, #1
  400928:	6051      	str	r1, [r2, #4]

	if (_dwTickTimer)
  40092a:	6892      	ldr	r2, [r2, #8]
  40092c:	b12a      	cbz	r2, 40093a <SysTick_Handler+0x1a>
		_dwTickTimer --;
  40092e:	490b      	ldr	r1, [pc, #44]	; (40095c <SysTick_Handler+0x3c>)
  400930:	688a      	ldr	r2, [r1, #8]
  400932:	3a01      	subs	r2, #1
  400934:	608a      	str	r2, [r1, #8]
  400936:	e000      	b.n	40093a <SysTick_Handler+0x1a>
				pEvent->time_start = 0;
				pEvent->occur = 1;
			}
		}

		pEvent = pEvent->pNextEvent;
  400938:	695b      	ldr	r3, [r3, #20]
	while (pEvent) {
  40093a:	b173      	cbz	r3, 40095a <SysTick_Handler+0x3a>
		if (pEvent->time_start && pEvent->occur == 0) {
  40093c:	689a      	ldr	r2, [r3, #8]
  40093e:	2a00      	cmp	r2, #0
  400940:	d0fa      	beq.n	400938 <SysTick_Handler+0x18>
  400942:	68da      	ldr	r2, [r3, #12]
  400944:	2a00      	cmp	r2, #0
  400946:	d1f7      	bne.n	400938 <SysTick_Handler+0x18>
			pEvent->time_tick--;
  400948:	685a      	ldr	r2, [r3, #4]
  40094a:	3a01      	subs	r2, #1
  40094c:	605a      	str	r2, [r3, #4]
			if (pEvent->time_tick == 0) {
  40094e:	2a00      	cmp	r2, #0
  400950:	d1f2      	bne.n	400938 <SysTick_Handler+0x18>
				pEvent->time_start = 0;
  400952:	609a      	str	r2, [r3, #8]
				pEvent->occur = 1;
  400954:	2201      	movs	r2, #1
  400956:	60da      	str	r2, [r3, #12]
  400958:	e7ee      	b.n	400938 <SysTick_Handler+0x18>
	}
}
  40095a:	4770      	bx	lr
  40095c:	20400a34 	.word	0x20400a34

00400960 <TimeTick_Configure>:
 *  Systick interrupt handler will generates 1ms interrupt and increase a
 *  tickCount.
 *  \note IRQ handler must be configured before invoking this function.
 */
uint32_t TimeTick_Configure(void)
{
  400960:	b508      	push	{r3, lr}
	uint8_t Mdiv_Val;
	uint32_t Pck;
	_dwTickCount = 0;
  400962:	2200      	movs	r2, #0
  400964:	4b1c      	ldr	r3, [pc, #112]	; (4009d8 <TimeTick_Configure+0x78>)
  400966:	605a      	str	r2, [r3, #4]

	TRACE_INFO("Configure system tick to get 1ms tick period.\n\r");
  400968:	481c      	ldr	r0, [pc, #112]	; (4009dc <TimeTick_Configure+0x7c>)
  40096a:	4b1d      	ldr	r3, [pc, #116]	; (4009e0 <TimeTick_Configure+0x80>)
  40096c:	4798      	blx	r3
	/* check if there is MDIV value */
	Mdiv_Val = ((PMC->PMC_MCKR & PMC_MCKR_MDIV_Msk) >> PMC_MCKR_MDIV_Pos);
  40096e:	4b1d      	ldr	r3, [pc, #116]	; (4009e4 <TimeTick_Configure+0x84>)
  400970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400972:	f3c3 2301 	ubfx	r3, r3, #8, #2

	if (Mdiv_Val == 0)
  400976:	b14b      	cbz	r3, 40098c <TimeTick_Configure+0x2c>
		Pck = BOARD_MCK;
	else if (Mdiv_Val == 3)
  400978:	2b03      	cmp	r3, #3
  40097a:	d003      	beq.n	400984 <TimeTick_Configure+0x24>
		Pck = BOARD_MCK * Mdiv_Val;
	else
		Pck = BOARD_MCK * (Mdiv_Val * 2);
  40097c:	4a1a      	ldr	r2, [pc, #104]	; (4009e8 <TimeTick_Configure+0x88>)
  40097e:	fb02 f303 	mul.w	r3, r2, r3
  400982:	e004      	b.n	40098e <TimeTick_Configure+0x2e>
		Pck = BOARD_MCK * Mdiv_Val;
  400984:	4a19      	ldr	r2, [pc, #100]	; (4009ec <TimeTick_Configure+0x8c>)
  400986:	fb02 f303 	mul.w	r3, r2, r3
  40098a:	e000      	b.n	40098e <TimeTick_Configure+0x2e>
		Pck = BOARD_MCK;
  40098c:	4b17      	ldr	r3, [pc, #92]	; (4009ec <TimeTick_Configure+0x8c>)

	DelayTimer.pTimer1 = NULL; DelayTimer.pTimer1 = NULL;
  40098e:	2100      	movs	r1, #0
  400990:	4a17      	ldr	r2, [pc, #92]	; (4009f0 <TimeTick_Configure+0x90>)
  400992:	6011      	str	r1, [r2, #0]

	/* Configure SysTick for 1 ms. */
	if (SysTick_Config(Pck / 1000)) {
  400994:	4a17      	ldr	r2, [pc, #92]	; (4009f4 <TimeTick_Configure+0x94>)
  400996:	fba2 2303 	umull	r2, r3, r2, r3
  40099a:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  40099c:	3b01      	subs	r3, #1
  40099e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4009a2:	d20f      	bcs.n	4009c4 <TimeTick_Configure+0x64>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  4009a4:	4a14      	ldr	r2, [pc, #80]	; (4009f8 <TimeTick_Configure+0x98>)
  4009a6:	6053      	str	r3, [r2, #4]
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4009a8:	21e0      	movs	r1, #224	; 0xe0
  4009aa:	4b14      	ldr	r3, [pc, #80]	; (4009fc <TimeTick_Configure+0x9c>)
  4009ac:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  4009b0:	2300      	movs	r3, #0
  4009b2:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4009b4:	2107      	movs	r1, #7
  4009b6:	6011      	str	r1, [r2, #0]
  4009b8:	b933      	cbnz	r3, 4009c8 <TimeTick_Configure+0x68>
		TRACE_ERROR("SysTick configuration error\n\r");
		SysTickConfigured = 0;
		return 1;
	}

	SysTickConfigured = 1;
  4009ba:	2201      	movs	r2, #1
  4009bc:	4b06      	ldr	r3, [pc, #24]	; (4009d8 <TimeTick_Configure+0x78>)
  4009be:	731a      	strb	r2, [r3, #12]
	return 0;
  4009c0:	2000      	movs	r0, #0
}
  4009c2:	bd08      	pop	{r3, pc}
    return (1UL);                                                   /* Reload value impossible */
  4009c4:	2301      	movs	r3, #1
  4009c6:	e7f7      	b.n	4009b8 <TimeTick_Configure+0x58>
		TRACE_ERROR("SysTick configuration error\n\r");
  4009c8:	480d      	ldr	r0, [pc, #52]	; (400a00 <TimeTick_Configure+0xa0>)
  4009ca:	4b05      	ldr	r3, [pc, #20]	; (4009e0 <TimeTick_Configure+0x80>)
  4009cc:	4798      	blx	r3
		SysTickConfigured = 0;
  4009ce:	2200      	movs	r2, #0
  4009d0:	4b01      	ldr	r3, [pc, #4]	; (4009d8 <TimeTick_Configure+0x78>)
  4009d2:	731a      	strb	r2, [r3, #12]
		return 1;
  4009d4:	2001      	movs	r0, #1
  4009d6:	bd08      	pop	{r3, pc}
  4009d8:	20400a34 	.word	0x20400a34
  4009dc:	00408ce8 	.word	0x00408ce8
  4009e0:	00402bfd 	.word	0x00402bfd
  4009e4:	400e0600 	.word	0x400e0600
  4009e8:	11e1a300 	.word	0x11e1a300
  4009ec:	08f0d180 	.word	0x08f0d180
  4009f0:	20408ca4 	.word	0x20408ca4
  4009f4:	10624dd3 	.word	0x10624dd3
  4009f8:	e000e010 	.word	0xe000e010
  4009fc:	e000ed00 	.word	0xe000ed00
  400a00:	00408d1c 	.word	0x00408d1c

00400a04 <GetDelayInTicks>:
 * \param startTick Start tick point.
 * \param endTick   End tick point.
 */
uint32_t GetDelayInTicks(uint32_t startTick, uint32_t endTick)
{
	assert(SysTickConfigured);
  400a04:	4b07      	ldr	r3, [pc, #28]	; (400a24 <GetDelayInTicks+0x20>)
  400a06:	7b1b      	ldrb	r3, [r3, #12]
  400a08:	b11b      	cbz	r3, 400a12 <GetDelayInTicks+0xe>

	if (endTick >= startTick) return (endTick - startTick);
  400a0a:	4281      	cmp	r1, r0
  400a0c:	d208      	bcs.n	400a20 <GetDelayInTicks+0x1c>

	return (endTick + (0xFFFFFFFF - startTick) + 1);
  400a0e:	1a08      	subs	r0, r1, r0

}
  400a10:	4770      	bx	lr
{
  400a12:	b510      	push	{r4, lr}
	assert(SysTickConfigured);
  400a14:	4b04      	ldr	r3, [pc, #16]	; (400a28 <GetDelayInTicks+0x24>)
  400a16:	4a05      	ldr	r2, [pc, #20]	; (400a2c <GetDelayInTicks+0x28>)
  400a18:	2188      	movs	r1, #136	; 0x88
  400a1a:	4805      	ldr	r0, [pc, #20]	; (400a30 <GetDelayInTicks+0x2c>)
  400a1c:	4c05      	ldr	r4, [pc, #20]	; (400a34 <GetDelayInTicks+0x30>)
  400a1e:	47a0      	blx	r4
	if (endTick >= startTick) return (endTick - startTick);
  400a20:	1a08      	subs	r0, r1, r0
  400a22:	e7f5      	b.n	400a10 <GetDelayInTicks+0xc>
  400a24:	20400a34 	.word	0x20400a34
  400a28:	00408d40 	.word	0x00408d40
  400a2c:	00408cbc 	.word	0x00408cbc
  400a30:	00408d54 	.word	0x00408d54
  400a34:	004023f1 	.word	0x004023f1

00400a38 <GetTicks>:
 * \param startTick Start tick point.
 * \param endTick   End tick point.
 */
uint32_t GetTicks(void)
{
	assert(SysTickConfigured);
  400a38:	4b06      	ldr	r3, [pc, #24]	; (400a54 <GetTicks+0x1c>)
  400a3a:	7b1b      	ldrb	r3, [r3, #12]
  400a3c:	b113      	cbz	r3, 400a44 <GetTicks+0xc>

	return _dwTickCount;
  400a3e:	4b05      	ldr	r3, [pc, #20]	; (400a54 <GetTicks+0x1c>)
  400a40:	6858      	ldr	r0, [r3, #4]
}
  400a42:	4770      	bx	lr
{
  400a44:	b510      	push	{r4, lr}
	assert(SysTickConfigured);
  400a46:	4b04      	ldr	r3, [pc, #16]	; (400a58 <GetTicks+0x20>)
  400a48:	4a04      	ldr	r2, [pc, #16]	; (400a5c <GetTicks+0x24>)
  400a4a:	2197      	movs	r1, #151	; 0x97
  400a4c:	4804      	ldr	r0, [pc, #16]	; (400a60 <GetTicks+0x28>)
  400a4e:	4c05      	ldr	r4, [pc, #20]	; (400a64 <GetTicks+0x2c>)
  400a50:	47a0      	blx	r4
  400a52:	bf00      	nop
  400a54:	20400a34 	.word	0x20400a34
  400a58:	00408d40 	.word	0x00408d40
  400a5c:	00408ccc 	.word	0x00408ccc
  400a60:	00408d54 	.word	0x00408d54
  400a64:	004023f1 	.word	0x004023f1

00400a68 <Wait>:
/**
 *  \brief Sync Wait for several ms
 *  \param dwMs    Waiting time in ms.
 */
void Wait(volatile uint32_t dwMs)
{
  400a68:	b510      	push	{r4, lr}
  400a6a:	b082      	sub	sp, #8
  400a6c:	9001      	str	r0, [sp, #4]
	uint32_t dwStart , dwEnd;

	assert(SysTickConfigured);
  400a6e:	4b0b      	ldr	r3, [pc, #44]	; (400a9c <Wait+0x34>)
  400a70:	7b1b      	ldrb	r3, [r3, #12]
  400a72:	b11b      	cbz	r3, 400a7c <Wait+0x14>

	dwStart = _dwTickCount;
  400a74:	4b09      	ldr	r3, [pc, #36]	; (400a9c <Wait+0x34>)
  400a76:	685c      	ldr	r4, [r3, #4]
	dwEnd = _dwTickCount;
  400a78:	6859      	ldr	r1, [r3, #4]

	while (GetDelayInTicks(dwStart, dwEnd) < dwMs)
  400a7a:	e007      	b.n	400a8c <Wait+0x24>
	assert(SysTickConfigured);
  400a7c:	4b08      	ldr	r3, [pc, #32]	; (400aa0 <Wait+0x38>)
  400a7e:	4a09      	ldr	r2, [pc, #36]	; (400aa4 <Wait+0x3c>)
  400a80:	21a4      	movs	r1, #164	; 0xa4
  400a82:	4809      	ldr	r0, [pc, #36]	; (400aa8 <Wait+0x40>)
  400a84:	4c09      	ldr	r4, [pc, #36]	; (400aac <Wait+0x44>)
  400a86:	47a0      	blx	r4
		dwEnd = _dwTickCount;
  400a88:	4b04      	ldr	r3, [pc, #16]	; (400a9c <Wait+0x34>)
  400a8a:	6859      	ldr	r1, [r3, #4]
	while (GetDelayInTicks(dwStart, dwEnd) < dwMs)
  400a8c:	4620      	mov	r0, r4
  400a8e:	4b08      	ldr	r3, [pc, #32]	; (400ab0 <Wait+0x48>)
  400a90:	4798      	blx	r3
  400a92:	9b01      	ldr	r3, [sp, #4]
  400a94:	4298      	cmp	r0, r3
  400a96:	d3f7      	bcc.n	400a88 <Wait+0x20>
}
  400a98:	b002      	add	sp, #8
  400a9a:	bd10      	pop	{r4, pc}
  400a9c:	20400a34 	.word	0x20400a34
  400aa0:	00408d40 	.word	0x00408d40
  400aa4:	00408cd8 	.word	0x00408cd8
  400aa8:	00408d54 	.word	0x00408d54
  400aac:	004023f1 	.word	0x004023f1
  400ab0:	00400a05 	.word	0x00400a05

00400ab4 <TWI_ConfigureMaster>:
 * \param pTwi  Pointer to an Twihs instance.
 * \param twck  Desired TWI clock frequency.
 * \param mck  Master clock frequency.
 */
void TWI_ConfigureMaster(Twihs *pTwi, uint32_t dwTwCk, uint32_t dwMCk)
{
  400ab4:	b538      	push	{r3, r4, r5, lr}
	uint32_t dwCkDiv = 0;
	uint32_t dwClDiv;
	uint32_t dwOk = 0;

	TRACE_DEBUG("TWI_ConfigureMaster()\n\r");
	assert(pTwi);
  400ab6:	b128      	cbz	r0, 400ac4 <TWI_ConfigureMaster+0x10>
  400ab8:	4605      	mov	r5, r0

	/* Reset the TWI */
	pTwi->TWIHS_CR = TWIHS_CR_SWRST;
  400aba:	2080      	movs	r0, #128	; 0x80
  400abc:	6028      	str	r0, [r5, #0]
	uint32_t dwOk = 0;
  400abe:	2400      	movs	r4, #0
	uint32_t dwCkDiv = 0;
  400ac0:	4620      	mov	r0, r4

	/* Configure clock */
	while (!dwOk) {
  400ac2:	e006      	b.n	400ad2 <TWI_ConfigureMaster+0x1e>
	assert(pTwi);
  400ac4:	4b11      	ldr	r3, [pc, #68]	; (400b0c <TWI_ConfigureMaster+0x58>)
  400ac6:	4a12      	ldr	r2, [pc, #72]	; (400b10 <TWI_ConfigureMaster+0x5c>)
  400ac8:	2177      	movs	r1, #119	; 0x77
  400aca:	4812      	ldr	r0, [pc, #72]	; (400b14 <TWI_ConfigureMaster+0x60>)
  400acc:	4c12      	ldr	r4, [pc, #72]	; (400b18 <TWI_ConfigureMaster+0x64>)
  400ace:	47a0      	blx	r4
		dwClDiv = ((dwMCk / (2 * dwTwCk)) - 4) / (1 << dwCkDiv);

		if (dwClDiv <= 255)
			dwOk = 1;
  400ad0:	2401      	movs	r4, #1
	while (!dwOk) {
  400ad2:	b944      	cbnz	r4, 400ae6 <TWI_ConfigureMaster+0x32>
		dwClDiv = ((dwMCk / (2 * dwTwCk)) - 4) / (1 << dwCkDiv);
  400ad4:	004b      	lsls	r3, r1, #1
  400ad6:	fbb2 f3f3 	udiv	r3, r2, r3
  400ada:	3b04      	subs	r3, #4
  400adc:	40c3      	lsrs	r3, r0
		if (dwClDiv <= 255)
  400ade:	2bff      	cmp	r3, #255	; 0xff
  400ae0:	d9f6      	bls.n	400ad0 <TWI_ConfigureMaster+0x1c>
		else
			dwCkDiv++;
  400ae2:	3001      	adds	r0, #1
  400ae4:	e7f5      	b.n	400ad2 <TWI_ConfigureMaster+0x1e>
	}

	assert(dwCkDiv < 8);
  400ae6:	2807      	cmp	r0, #7
  400ae8:	d809      	bhi.n	400afe <TWI_ConfigureMaster+0x4a>
	TRACE_DEBUG("Using CKDIV = %u and CLDIV/CHDIV = %u\n\r", dwCkDiv, dwClDiv);

	pTwi->TWIHS_CWGR = (dwCkDiv << 16) | (dwClDiv << 8) | dwClDiv;
  400aea:	021a      	lsls	r2, r3, #8
  400aec:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
  400af0:	4303      	orrs	r3, r0
  400af2:	612b      	str	r3, [r5, #16]

	/* TWI Slave Mode Disabled. */
	pTwi->TWIHS_CR = TWIHS_CR_SVDIS;
  400af4:	2320      	movs	r3, #32
  400af6:	602b      	str	r3, [r5, #0]

	/* Set master mode */
	pTwi->TWIHS_CR = TWIHS_CR_MSEN;
  400af8:	2304      	movs	r3, #4
  400afa:	602b      	str	r3, [r5, #0]
  400afc:	bd38      	pop	{r3, r4, r5, pc}
	assert(dwCkDiv < 8);
  400afe:	4b07      	ldr	r3, [pc, #28]	; (400b1c <TWI_ConfigureMaster+0x68>)
  400b00:	4a03      	ldr	r2, [pc, #12]	; (400b10 <TWI_ConfigureMaster+0x5c>)
  400b02:	2186      	movs	r1, #134	; 0x86
  400b04:	4803      	ldr	r0, [pc, #12]	; (400b14 <TWI_ConfigureMaster+0x60>)
  400b06:	4c04      	ldr	r4, [pc, #16]	; (400b18 <TWI_ConfigureMaster+0x64>)
  400b08:	47a0      	blx	r4
  400b0a:	bf00      	nop
  400b0c:	00408e44 	.word	0x00408e44
  400b10:	00408d74 	.word	0x00408d74
  400b14:	00408e4c 	.word	0x00408e4c
  400b18:	004023f1 	.word	0x004023f1
  400b1c:	00408e64 	.word	0x00408e64

00400b20 <TWI_Stop>:
 * \brief Sends a STOP condition on the TWI.
 * \param pTwi  Pointer to an Twihs instance.
 */
void TWI_Stop(Twihs *pTwi)
{
	assert(pTwi != NULL);
  400b20:	b110      	cbz	r0, 400b28 <TWI_Stop+0x8>

	pTwi->TWIHS_CR = TWIHS_CR_STOP;
  400b22:	2202      	movs	r2, #2
  400b24:	6002      	str	r2, [r0, #0]
  400b26:	4770      	bx	lr
{
  400b28:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400b2a:	4b03      	ldr	r3, [pc, #12]	; (400b38 <TWI_Stop+0x18>)
  400b2c:	4a03      	ldr	r2, [pc, #12]	; (400b3c <TWI_Stop+0x1c>)
  400b2e:	21ae      	movs	r1, #174	; 0xae
  400b30:	4803      	ldr	r0, [pc, #12]	; (400b40 <TWI_Stop+0x20>)
  400b32:	4c04      	ldr	r4, [pc, #16]	; (400b44 <TWI_Stop+0x24>)
  400b34:	47a0      	blx	r4
  400b36:	bf00      	nop
  400b38:	00408ea4 	.word	0x00408ea4
  400b3c:	00408d9c 	.word	0x00408d9c
  400b40:	00408e4c 	.word	0x00408e4c
  400b44:	004023f1 	.word	0x004023f1

00400b48 <TWI_StartRead>:
void TWI_StartRead(
	Twihs *pTwi,
	uint8_t address,
	uint32_t iaddress,
	uint8_t isize)
{
  400b48:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400b4a:	b1d8      	cbz	r0, 400b84 <TWI_StartRead+0x3c>
  400b4c:	4604      	mov	r4, r0
	assert((address & 0x80) == 0);
  400b4e:	f011 0f80 	tst.w	r1, #128	; 0x80
  400b52:	d11d      	bne.n	400b90 <TWI_StartRead+0x48>
	assert((iaddress & 0xFF000000) == 0);
  400b54:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  400b58:	d120      	bne.n	400b9c <TWI_StartRead+0x54>
	assert(isize < 4);
  400b5a:	2b03      	cmp	r3, #3
  400b5c:	d824      	bhi.n	400ba8 <TWI_StartRead+0x60>

	/* Set slave address and number of internal address bytes. */
	pTwi->TWIHS_MMR = 0;
  400b5e:	2000      	movs	r0, #0
  400b60:	6060      	str	r0, [r4, #4]
	pTwi->TWIHS_MMR = (isize << 8) | TWIHS_MMR_MREAD | (address << 16);
  400b62:	0409      	lsls	r1, r1, #16
  400b64:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400b68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  400b6c:	6063      	str	r3, [r4, #4]

	/* Set internal address bytes */
	pTwi->TWIHS_IADR = 0;
  400b6e:	60e0      	str	r0, [r4, #12]
	pTwi->TWIHS_IADR = iaddress;
  400b70:	60e2      	str	r2, [r4, #12]

	/* Send START condition */
	if (0 == twi_send_stop)
  400b72:	4b12      	ldr	r3, [pc, #72]	; (400bbc <TWI_StartRead+0x74>)
  400b74:	681b      	ldr	r3, [r3, #0]
  400b76:	b1eb      	cbz	r3, 400bb4 <TWI_StartRead+0x6c>
		pTwi->TWIHS_CR = TWIHS_CR_START;
	else {
		twi_send_stop = 0;
  400b78:	2200      	movs	r2, #0
  400b7a:	4b10      	ldr	r3, [pc, #64]	; (400bbc <TWI_StartRead+0x74>)
  400b7c:	601a      	str	r2, [r3, #0]
		pTwi->TWIHS_CR = TWIHS_CR_START | TWIHS_CR_STOP;
  400b7e:	2303      	movs	r3, #3
  400b80:	6023      	str	r3, [r4, #0]
  400b82:	bd10      	pop	{r4, pc}
	assert(pTwi != NULL);
  400b84:	4b0e      	ldr	r3, [pc, #56]	; (400bc0 <TWI_StartRead+0x78>)
  400b86:	4a0f      	ldr	r2, [pc, #60]	; (400bc4 <TWI_StartRead+0x7c>)
  400b88:	21c2      	movs	r1, #194	; 0xc2
  400b8a:	480f      	ldr	r0, [pc, #60]	; (400bc8 <TWI_StartRead+0x80>)
  400b8c:	4c0f      	ldr	r4, [pc, #60]	; (400bcc <TWI_StartRead+0x84>)
  400b8e:	47a0      	blx	r4
	assert((address & 0x80) == 0);
  400b90:	4b0f      	ldr	r3, [pc, #60]	; (400bd0 <TWI_StartRead+0x88>)
  400b92:	4a0c      	ldr	r2, [pc, #48]	; (400bc4 <TWI_StartRead+0x7c>)
  400b94:	21c3      	movs	r1, #195	; 0xc3
  400b96:	480c      	ldr	r0, [pc, #48]	; (400bc8 <TWI_StartRead+0x80>)
  400b98:	4c0c      	ldr	r4, [pc, #48]	; (400bcc <TWI_StartRead+0x84>)
  400b9a:	47a0      	blx	r4
	assert((iaddress & 0xFF000000) == 0);
  400b9c:	4b0d      	ldr	r3, [pc, #52]	; (400bd4 <TWI_StartRead+0x8c>)
  400b9e:	4a09      	ldr	r2, [pc, #36]	; (400bc4 <TWI_StartRead+0x7c>)
  400ba0:	21c4      	movs	r1, #196	; 0xc4
  400ba2:	4809      	ldr	r0, [pc, #36]	; (400bc8 <TWI_StartRead+0x80>)
  400ba4:	4c09      	ldr	r4, [pc, #36]	; (400bcc <TWI_StartRead+0x84>)
  400ba6:	47a0      	blx	r4
	assert(isize < 4);
  400ba8:	4b0b      	ldr	r3, [pc, #44]	; (400bd8 <TWI_StartRead+0x90>)
  400baa:	4a06      	ldr	r2, [pc, #24]	; (400bc4 <TWI_StartRead+0x7c>)
  400bac:	21c5      	movs	r1, #197	; 0xc5
  400bae:	4806      	ldr	r0, [pc, #24]	; (400bc8 <TWI_StartRead+0x80>)
  400bb0:	4c06      	ldr	r4, [pc, #24]	; (400bcc <TWI_StartRead+0x84>)
  400bb2:	47a0      	blx	r4
		pTwi->TWIHS_CR = TWIHS_CR_START;
  400bb4:	2301      	movs	r3, #1
  400bb6:	6023      	str	r3, [r4, #0]
  400bb8:	bd10      	pop	{r4, pc}
  400bba:	bf00      	nop
  400bbc:	20400a48 	.word	0x20400a48
  400bc0:	00408ea4 	.word	0x00408ea4
  400bc4:	00408da8 	.word	0x00408da8
  400bc8:	00408e4c 	.word	0x00408e4c
  400bcc:	004023f1 	.word	0x004023f1
  400bd0:	00408eb4 	.word	0x00408eb4
  400bd4:	00408ecc 	.word	0x00408ecc
  400bd8:	00408eec 	.word	0x00408eec

00400bdc <TWI_ReadByte>:
 * \param pTwi  Pointer to an Twihs instance.
 * \return byte read.
 */
uint8_t TWI_ReadByte(Twihs *pTwi)
{
	assert(pTwi != NULL);
  400bdc:	b110      	cbz	r0, 400be4 <TWI_ReadByte+0x8>

	return pTwi->TWIHS_RHR;
  400bde:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400be0:	b2c0      	uxtb	r0, r0
  400be2:	4770      	bx	lr
{
  400be4:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400be6:	4b03      	ldr	r3, [pc, #12]	; (400bf4 <TWI_ReadByte+0x18>)
  400be8:	4a03      	ldr	r2, [pc, #12]	; (400bf8 <TWI_ReadByte+0x1c>)
  400bea:	21e0      	movs	r1, #224	; 0xe0
  400bec:	4803      	ldr	r0, [pc, #12]	; (400bfc <TWI_ReadByte+0x20>)
  400bee:	4c04      	ldr	r4, [pc, #16]	; (400c00 <TWI_ReadByte+0x24>)
  400bf0:	47a0      	blx	r4
  400bf2:	bf00      	nop
  400bf4:	00408ea4 	.word	0x00408ea4
  400bf8:	00408db8 	.word	0x00408db8
  400bfc:	00408e4c 	.word	0x00408e4c
  400c00:	004023f1 	.word	0x004023f1

00400c04 <TWI_WriteByte>:
 * \param pTwi  Pointer to an Twihs instance.
 * \param byte  Byte to send.
 */
void TWI_WriteByte(Twihs *pTwi, uint8_t byte)
{
	assert(pTwi != NULL);
  400c04:	b108      	cbz	r0, 400c0a <TWI_WriteByte+0x6>

	pTwi->TWIHS_THR = byte;
  400c06:	6341      	str	r1, [r0, #52]	; 0x34
  400c08:	4770      	bx	lr
{
  400c0a:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400c0c:	4b02      	ldr	r3, [pc, #8]	; (400c18 <TWI_WriteByte+0x14>)
  400c0e:	4a03      	ldr	r2, [pc, #12]	; (400c1c <TWI_WriteByte+0x18>)
  400c10:	21ef      	movs	r1, #239	; 0xef
  400c12:	4803      	ldr	r0, [pc, #12]	; (400c20 <TWI_WriteByte+0x1c>)
  400c14:	4c03      	ldr	r4, [pc, #12]	; (400c24 <TWI_WriteByte+0x20>)
  400c16:	47a0      	blx	r4
  400c18:	00408ea4 	.word	0x00408ea4
  400c1c:	00408dc8 	.word	0x00408dc8
  400c20:	00408e4c 	.word	0x00408e4c
  400c24:	004023f1 	.word	0x004023f1

00400c28 <TWI_StartWrite>:
	Twihs *pTwi,
	uint8_t address,
	uint32_t iaddress,
	uint8_t isize,
	uint8_t byte)
{
  400c28:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400c2a:	b1b0      	cbz	r0, 400c5a <TWI_StartWrite+0x32>
  400c2c:	4604      	mov	r4, r0
	assert((address & 0x80) == 0);
  400c2e:	f011 0f80 	tst.w	r1, #128	; 0x80
  400c32:	d119      	bne.n	400c68 <TWI_StartWrite+0x40>
	assert((iaddress & 0xFF000000) == 0);
  400c34:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  400c38:	d11d      	bne.n	400c76 <TWI_StartWrite+0x4e>
	assert(isize < 4);
  400c3a:	2b03      	cmp	r3, #3
  400c3c:	d822      	bhi.n	400c84 <TWI_StartWrite+0x5c>

	/* Set slave address and number of internal address bytes. */
	pTwi->TWIHS_MMR = 0;
  400c3e:	2000      	movs	r0, #0
  400c40:	6060      	str	r0, [r4, #4]
	pTwi->TWIHS_MMR = (isize << 8) | (address << 16);
  400c42:	0409      	lsls	r1, r1, #16
  400c44:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400c48:	6063      	str	r3, [r4, #4]

	/* Set internal address bytes. */
	pTwi->TWIHS_IADR = 0;
  400c4a:	60e0      	str	r0, [r4, #12]
	pTwi->TWIHS_IADR = iaddress;
  400c4c:	60e2      	str	r2, [r4, #12]

	/* Write first byte to send.*/
	TWI_WriteByte(pTwi, byte);
  400c4e:	f89d 1008 	ldrb.w	r1, [sp, #8]
  400c52:	4620      	mov	r0, r4
  400c54:	4b0f      	ldr	r3, [pc, #60]	; (400c94 <TWI_StartWrite+0x6c>)
  400c56:	4798      	blx	r3
  400c58:	bd10      	pop	{r4, pc}
	assert(pTwi != NULL);
  400c5a:	4b0f      	ldr	r3, [pc, #60]	; (400c98 <TWI_StartWrite+0x70>)
  400c5c:	4a0f      	ldr	r2, [pc, #60]	; (400c9c <TWI_StartWrite+0x74>)
  400c5e:	f44f 7183 	mov.w	r1, #262	; 0x106
  400c62:	480f      	ldr	r0, [pc, #60]	; (400ca0 <TWI_StartWrite+0x78>)
  400c64:	4c0f      	ldr	r4, [pc, #60]	; (400ca4 <TWI_StartWrite+0x7c>)
  400c66:	47a0      	blx	r4
	assert((address & 0x80) == 0);
  400c68:	4b0f      	ldr	r3, [pc, #60]	; (400ca8 <TWI_StartWrite+0x80>)
  400c6a:	4a0c      	ldr	r2, [pc, #48]	; (400c9c <TWI_StartWrite+0x74>)
  400c6c:	f240 1107 	movw	r1, #263	; 0x107
  400c70:	480b      	ldr	r0, [pc, #44]	; (400ca0 <TWI_StartWrite+0x78>)
  400c72:	4c0c      	ldr	r4, [pc, #48]	; (400ca4 <TWI_StartWrite+0x7c>)
  400c74:	47a0      	blx	r4
	assert((iaddress & 0xFF000000) == 0);
  400c76:	4b0d      	ldr	r3, [pc, #52]	; (400cac <TWI_StartWrite+0x84>)
  400c78:	4a08      	ldr	r2, [pc, #32]	; (400c9c <TWI_StartWrite+0x74>)
  400c7a:	f44f 7184 	mov.w	r1, #264	; 0x108
  400c7e:	4808      	ldr	r0, [pc, #32]	; (400ca0 <TWI_StartWrite+0x78>)
  400c80:	4c08      	ldr	r4, [pc, #32]	; (400ca4 <TWI_StartWrite+0x7c>)
  400c82:	47a0      	blx	r4
	assert(isize < 4);
  400c84:	4b0a      	ldr	r3, [pc, #40]	; (400cb0 <TWI_StartWrite+0x88>)
  400c86:	4a05      	ldr	r2, [pc, #20]	; (400c9c <TWI_StartWrite+0x74>)
  400c88:	f240 1109 	movw	r1, #265	; 0x109
  400c8c:	4804      	ldr	r0, [pc, #16]	; (400ca0 <TWI_StartWrite+0x78>)
  400c8e:	4c05      	ldr	r4, [pc, #20]	; (400ca4 <TWI_StartWrite+0x7c>)
  400c90:	47a0      	blx	r4
  400c92:	bf00      	nop
  400c94:	00400c05 	.word	0x00400c05
  400c98:	00408ea4 	.word	0x00408ea4
  400c9c:	00408dd8 	.word	0x00408dd8
  400ca0:	00408e4c 	.word	0x00408e4c
  400ca4:	004023f1 	.word	0x004023f1
  400ca8:	00408eb4 	.word	0x00408eb4
  400cac:	00408ecc 	.word	0x00408ecc
  400cb0:	00408eec 	.word	0x00408eec

00400cb4 <TWI_ByteReceived>:
 * \return 1 if a byte has been received and can be read on the given TWI
 * peripheral; otherwise, returns 0. This function resets the status register.
 */
uint8_t TWI_ByteReceived(Twihs *pTwi)
{
	return ((pTwi->TWIHS_SR & TWIHS_SR_RXRDY) == TWIHS_SR_RXRDY);
  400cb4:	6a00      	ldr	r0, [r0, #32]
}
  400cb6:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400cba:	4770      	bx	lr

00400cbc <TWI_ByteSent>:
 * \return 1 if a byte has been sent  so another one can be stored for
 * transmission; otherwise returns 0. This function clears the status register.
 */
uint8_t TWI_ByteSent(Twihs *pTwi)
{
	return ((pTwi->TWIHS_SR & TWIHS_SR_TXRDY) == TWIHS_SR_TXRDY);
  400cbc:	6a00      	ldr	r0, [r0, #32]
}
  400cbe:	f3c0 0080 	ubfx	r0, r0, #2, #1
  400cc2:	4770      	bx	lr

00400cc4 <TWI_TransferComplete>:
 * \return  1 if the current transmission is complete (the STOP has been sent);
 * otherwise returns 0.
 */
uint8_t TWI_TransferComplete(Twihs *pTwi)
{
	return ((pTwi->TWIHS_SR & TWIHS_SR_TXCOMP) == TWIHS_SR_TXCOMP);
  400cc4:	6a00      	ldr	r0, [r0, #32]
  400cc6:	f000 0001 	and.w	r0, r0, #1
}
  400cca:	4770      	bx	lr

00400ccc <TWI_EnableIt>:
 * \brief Enables the selected interrupts sources on a TWI peripheral.
 * \param pTwi  Pointer to an Twihs instance.
 * \param sources  Bitwise OR of selected interrupt sources.
 */
void TWI_EnableIt(Twihs *pTwi, uint32_t sources)
{
  400ccc:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400cce:	b120      	cbz	r0, 400cda <TWI_EnableIt+0xe>
	assert((sources & TWIHS_IT));
  400cd0:	4a09      	ldr	r2, [pc, #36]	; (400cf8 <TWI_EnableIt+0x2c>)
  400cd2:	4211      	tst	r1, r2
  400cd4:	d008      	beq.n	400ce8 <TWI_EnableIt+0x1c>

	pTwi->TWIHS_IER = sources;
  400cd6:	6241      	str	r1, [r0, #36]	; 0x24
  400cd8:	bd10      	pop	{r4, pc}
	assert(pTwi != NULL);
  400cda:	4b08      	ldr	r3, [pc, #32]	; (400cfc <TWI_EnableIt+0x30>)
  400cdc:	4a08      	ldr	r2, [pc, #32]	; (400d00 <TWI_EnableIt+0x34>)
  400cde:	f240 113f 	movw	r1, #319	; 0x13f
  400ce2:	4808      	ldr	r0, [pc, #32]	; (400d04 <TWI_EnableIt+0x38>)
  400ce4:	4c08      	ldr	r4, [pc, #32]	; (400d08 <TWI_EnableIt+0x3c>)
  400ce6:	47a0      	blx	r4
	assert((sources & TWIHS_IT));
  400ce8:	4b08      	ldr	r3, [pc, #32]	; (400d0c <TWI_EnableIt+0x40>)
  400cea:	4a05      	ldr	r2, [pc, #20]	; (400d00 <TWI_EnableIt+0x34>)
  400cec:	f44f 71a0 	mov.w	r1, #320	; 0x140
  400cf0:	4804      	ldr	r0, [pc, #16]	; (400d04 <TWI_EnableIt+0x38>)
  400cf2:	4c05      	ldr	r4, [pc, #20]	; (400d08 <TWI_EnableIt+0x3c>)
  400cf4:	47a0      	blx	r4
  400cf6:	bf00      	nop
  400cf8:	003d0ff7 	.word	0x003d0ff7
  400cfc:	00408ea4 	.word	0x00408ea4
  400d00:	00408de8 	.word	0x00408de8
  400d04:	00408e4c 	.word	0x00408e4c
  400d08:	004023f1 	.word	0x004023f1
  400d0c:	00408ef8 	.word	0x00408ef8

00400d10 <TWI_DisableIt>:
 * \brief Disables the selected interrupts sources on a TWI peripheral.
 * \param pTwi  Pointer to an Twihs instance.
 * \param sources  Bitwise OR of selected interrupt sources.
 */
void TWI_DisableIt(Twihs *pTwi, uint32_t sources)
{
  400d10:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400d12:	b120      	cbz	r0, 400d1e <TWI_DisableIt+0xe>
	assert(sources & TWIHS_IT);
  400d14:	4a09      	ldr	r2, [pc, #36]	; (400d3c <TWI_DisableIt+0x2c>)
  400d16:	4211      	tst	r1, r2
  400d18:	d008      	beq.n	400d2c <TWI_DisableIt+0x1c>

	pTwi->TWIHS_IDR = sources;
  400d1a:	6281      	str	r1, [r0, #40]	; 0x28
  400d1c:	bd10      	pop	{r4, pc}
	assert(pTwi != NULL);
  400d1e:	4b08      	ldr	r3, [pc, #32]	; (400d40 <TWI_DisableIt+0x30>)
  400d20:	4a08      	ldr	r2, [pc, #32]	; (400d44 <TWI_DisableIt+0x34>)
  400d22:	f44f 71a6 	mov.w	r1, #332	; 0x14c
  400d26:	4808      	ldr	r0, [pc, #32]	; (400d48 <TWI_DisableIt+0x38>)
  400d28:	4c08      	ldr	r4, [pc, #32]	; (400d4c <TWI_DisableIt+0x3c>)
  400d2a:	47a0      	blx	r4
	assert(sources & TWIHS_IT);
  400d2c:	4b08      	ldr	r3, [pc, #32]	; (400d50 <TWI_DisableIt+0x40>)
  400d2e:	4a05      	ldr	r2, [pc, #20]	; (400d44 <TWI_DisableIt+0x34>)
  400d30:	f240 114d 	movw	r1, #333	; 0x14d
  400d34:	4804      	ldr	r0, [pc, #16]	; (400d48 <TWI_DisableIt+0x38>)
  400d36:	4c05      	ldr	r4, [pc, #20]	; (400d4c <TWI_DisableIt+0x3c>)
  400d38:	47a0      	blx	r4
  400d3a:	bf00      	nop
  400d3c:	003d0ff7 	.word	0x003d0ff7
  400d40:	00408ea4 	.word	0x00408ea4
  400d44:	00408df8 	.word	0x00408df8
  400d48:	00408e4c 	.word	0x00408e4c
  400d4c:	004023f1 	.word	0x004023f1
  400d50:	00408f10 	.word	0x00408f10

00400d54 <TWI_GetMaskedStatus>:
 */
uint32_t TWI_GetMaskedStatus(Twihs *pTwi)
{
	uint32_t status;

	assert(pTwi != NULL);
  400d54:	b120      	cbz	r0, 400d60 <TWI_GetMaskedStatus+0xc>
  400d56:	4603      	mov	r3, r0

	status = pTwi->TWIHS_SR;
  400d58:	6a00      	ldr	r0, [r0, #32]
	status &= pTwi->TWIHS_IMR;
  400d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	return status;
}
  400d5c:	4018      	ands	r0, r3
  400d5e:	4770      	bx	lr
{
  400d60:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400d62:	4b03      	ldr	r3, [pc, #12]	; (400d70 <TWI_GetMaskedStatus+0x1c>)
  400d64:	4a03      	ldr	r2, [pc, #12]	; (400d74 <TWI_GetMaskedStatus+0x20>)
  400d66:	f240 116b 	movw	r1, #363	; 0x16b
  400d6a:	4803      	ldr	r0, [pc, #12]	; (400d78 <TWI_GetMaskedStatus+0x24>)
  400d6c:	4c03      	ldr	r4, [pc, #12]	; (400d7c <TWI_GetMaskedStatus+0x28>)
  400d6e:	47a0      	blx	r4
  400d70:	00408ea4 	.word	0x00408ea4
  400d74:	00408e18 	.word	0x00408e18
  400d78:	00408e4c 	.word	0x00408e4c
  400d7c:	004023f1 	.word	0x004023f1

00400d80 <TWI_SendSTOPCondition>:
 *  the current byte transmission in master read mode.
 * \param pTwi  Pointer to an Twihs instance.
 */
void TWI_SendSTOPCondition(Twihs *pTwi)
{
	assert(pTwi != NULL);
  400d80:	b120      	cbz	r0, 400d8c <TWI_SendSTOPCondition+0xc>

	pTwi->TWIHS_CR |= TWIHS_CR_STOP;
  400d82:	6803      	ldr	r3, [r0, #0]
  400d84:	f043 0302 	orr.w	r3, r3, #2
  400d88:	6003      	str	r3, [r0, #0]
  400d8a:	4770      	bx	lr
{
  400d8c:	b510      	push	{r4, lr}
	assert(pTwi != NULL);
  400d8e:	4b03      	ldr	r3, [pc, #12]	; (400d9c <TWI_SendSTOPCondition+0x1c>)
  400d90:	4a03      	ldr	r2, [pc, #12]	; (400da0 <TWI_SendSTOPCondition+0x20>)
  400d92:	f44f 71bd 	mov.w	r1, #378	; 0x17a
  400d96:	4803      	ldr	r0, [pc, #12]	; (400da4 <TWI_SendSTOPCondition+0x24>)
  400d98:	4c03      	ldr	r4, [pc, #12]	; (400da8 <TWI_SendSTOPCondition+0x28>)
  400d9a:	47a0      	blx	r4
  400d9c:	00408ea4 	.word	0x00408ea4
  400da0:	00408e2c 	.word	0x00408e2c
  400da4:	00408e4c 	.word	0x00408e4c
  400da8:	004023f1 	.word	0x004023f1

00400dac <TWID_Initialize>:
 * function.
 * \param pTwid  Pointer to the Twid instance to initialize.
 * \param pTwi  Pointer to the TWI peripheral to use.
 */
void TWID_Initialize(Twid *pTwid, Twihs *pTwi)
{
  400dac:	b510      	push	{r4, lr}
	TRACE_DEBUG("TWID_Initialize()\n\r");
	assert(pTwid != NULL);
  400dae:	b120      	cbz	r0, 400dba <TWID_Initialize+0xe>
	assert(pTwi != NULL);
  400db0:	b149      	cbz	r1, 400dc6 <TWID_Initialize+0x1a>

	/* Initialize driver. */
	pTwid->pTwi = pTwi;
  400db2:	6001      	str	r1, [r0, #0]
	pTwid->pTransfer = 0;
  400db4:	2200      	movs	r2, #0
  400db6:	6042      	str	r2, [r0, #4]
  400db8:	bd10      	pop	{r4, pc}
	assert(pTwid != NULL);
  400dba:	4b06      	ldr	r3, [pc, #24]	; (400dd4 <TWID_Initialize+0x28>)
  400dbc:	4a06      	ldr	r2, [pc, #24]	; (400dd8 <TWID_Initialize+0x2c>)
  400dbe:	21e2      	movs	r1, #226	; 0xe2
  400dc0:	4806      	ldr	r0, [pc, #24]	; (400ddc <TWID_Initialize+0x30>)
  400dc2:	4c07      	ldr	r4, [pc, #28]	; (400de0 <TWID_Initialize+0x34>)
  400dc4:	47a0      	blx	r4
	assert(pTwi != NULL);
  400dc6:	4b07      	ldr	r3, [pc, #28]	; (400de4 <TWID_Initialize+0x38>)
  400dc8:	4a03      	ldr	r2, [pc, #12]	; (400dd8 <TWID_Initialize+0x2c>)
  400dca:	21e3      	movs	r1, #227	; 0xe3
  400dcc:	4803      	ldr	r0, [pc, #12]	; (400ddc <TWID_Initialize+0x30>)
  400dce:	4c04      	ldr	r4, [pc, #16]	; (400de0 <TWID_Initialize+0x34>)
  400dd0:	47a0      	blx	r4
  400dd2:	bf00      	nop
  400dd4:	00408fb4 	.word	0x00408fb4
  400dd8:	00408f24 	.word	0x00408f24
  400ddc:	00408fc4 	.word	0x00408fc4
  400de0:	004023f1 	.word	0x004023f1
  400de4:	00408ea4 	.word	0x00408ea4

00400de8 <TWID_Handler>:
 * occurring on the bus. This function MUST be called by the interrupt service
 * routine of the TWI peripheral if asynchronous read/write are needed.
 * \param pTwid  Pointer to a Twid instance.
 */
void TWID_Handler(Twid *pTwid)
{
  400de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t status;
	AsyncTwi *pTransfer;
	Twihs *pTwi;

	assert(pTwid != NULL);
  400dea:	b1d0      	cbz	r0, 400e22 <TWID_Handler+0x3a>
  400dec:	4606      	mov	r6, r0

	pTransfer = (AsyncTwi *)pTwid->pTransfer;
  400dee:	6844      	ldr	r4, [r0, #4]
	assert(pTransfer != NULL);
  400df0:	b1ec      	cbz	r4, 400e2e <TWID_Handler+0x46>
	pTwi = pTwid->pTwi;
  400df2:	6805      	ldr	r5, [r0, #0]
	assert(pTwi != NULL);
  400df4:	b30d      	cbz	r5, 400e3a <TWID_Handler+0x52>

	/* Retrieve interrupt status */
	status = TWI_GetMaskedStatus(pTwi);
  400df6:	4628      	mov	r0, r5
  400df8:	4b2f      	ldr	r3, [pc, #188]	; (400eb8 <TWID_Handler+0xd0>)
  400dfa:	4798      	blx	r3

	/* Byte received */
	if (TWI_STATUS_RXRDY(status)) {
  400dfc:	f010 0f02 	tst.w	r0, #2
  400e00:	d121      	bne.n	400e46 <TWID_Handler+0x5e>
		else if (pTransfer->transferred == (pTransfer->num - 1))

			TWI_Stop(pTwi);
	}
	/* Byte sent*/
	else if (TWI_STATUS_TXRDY(status)) {
  400e02:	f010 0f04 	tst.w	r0, #4
  400e06:	d047      	beq.n	400e98 <TWID_Handler+0xb0>

		/* Transfer finished ? */
		if (pTransfer->transferred == pTransfer->num) {
  400e08:	6923      	ldr	r3, [r4, #16]
  400e0a:	68e2      	ldr	r2, [r4, #12]
  400e0c:	4293      	cmp	r3, r2
  400e0e:	d037      	beq.n	400e80 <TWID_Handler+0x98>
			TWI_SendSTOPCondition(pTwi);
		}
		/* Bytes remaining */
		else {

			TWI_WriteByte(pTwi, pTransfer->pData[pTransfer->transferred]);
  400e10:	68a2      	ldr	r2, [r4, #8]
  400e12:	5cd1      	ldrb	r1, [r2, r3]
  400e14:	4628      	mov	r0, r5
  400e16:	4b29      	ldr	r3, [pc, #164]	; (400ebc <TWID_Handler+0xd4>)
  400e18:	4798      	blx	r3
			pTransfer->transferred++;
  400e1a:	6923      	ldr	r3, [r4, #16]
  400e1c:	3301      	adds	r3, #1
  400e1e:	6123      	str	r3, [r4, #16]
  400e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	assert(pTwid != NULL);
  400e22:	4b27      	ldr	r3, [pc, #156]	; (400ec0 <TWID_Handler+0xd8>)
  400e24:	4a27      	ldr	r2, [pc, #156]	; (400ec4 <TWID_Handler+0xdc>)
  400e26:	21f6      	movs	r1, #246	; 0xf6
  400e28:	4827      	ldr	r0, [pc, #156]	; (400ec8 <TWID_Handler+0xe0>)
  400e2a:	4c28      	ldr	r4, [pc, #160]	; (400ecc <TWID_Handler+0xe4>)
  400e2c:	47a0      	blx	r4
	assert(pTransfer != NULL);
  400e2e:	4b28      	ldr	r3, [pc, #160]	; (400ed0 <TWID_Handler+0xe8>)
  400e30:	4a24      	ldr	r2, [pc, #144]	; (400ec4 <TWID_Handler+0xdc>)
  400e32:	21f9      	movs	r1, #249	; 0xf9
  400e34:	4824      	ldr	r0, [pc, #144]	; (400ec8 <TWID_Handler+0xe0>)
  400e36:	4c25      	ldr	r4, [pc, #148]	; (400ecc <TWID_Handler+0xe4>)
  400e38:	47a0      	blx	r4
	assert(pTwi != NULL);
  400e3a:	4b26      	ldr	r3, [pc, #152]	; (400ed4 <TWID_Handler+0xec>)
  400e3c:	4a21      	ldr	r2, [pc, #132]	; (400ec4 <TWID_Handler+0xdc>)
  400e3e:	21fb      	movs	r1, #251	; 0xfb
  400e40:	4821      	ldr	r0, [pc, #132]	; (400ec8 <TWID_Handler+0xe0>)
  400e42:	4c22      	ldr	r4, [pc, #136]	; (400ecc <TWID_Handler+0xe4>)
  400e44:	47a0      	blx	r4
		pTransfer->pData[pTransfer->transferred] = TWI_ReadByte(pTwi);
  400e46:	68a7      	ldr	r7, [r4, #8]
  400e48:	6926      	ldr	r6, [r4, #16]
  400e4a:	4628      	mov	r0, r5
  400e4c:	4b22      	ldr	r3, [pc, #136]	; (400ed8 <TWID_Handler+0xf0>)
  400e4e:	4798      	blx	r3
  400e50:	55b8      	strb	r0, [r7, r6]
		pTransfer->transferred++;
  400e52:	6923      	ldr	r3, [r4, #16]
  400e54:	3301      	adds	r3, #1
  400e56:	6123      	str	r3, [r4, #16]
		if (pTransfer->transferred == pTransfer->num) {
  400e58:	68e2      	ldr	r2, [r4, #12]
  400e5a:	4293      	cmp	r3, r2
  400e5c:	d003      	beq.n	400e66 <TWID_Handler+0x7e>
		else if (pTransfer->transferred == (pTransfer->num - 1))
  400e5e:	3a01      	subs	r2, #1
  400e60:	4293      	cmp	r3, r2
  400e62:	d009      	beq.n	400e78 <TWID_Handler+0x90>
  400e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			TWI_DisableIt(pTwi, TWIHS_IDR_RXRDY);
  400e66:	2102      	movs	r1, #2
  400e68:	4628      	mov	r0, r5
  400e6a:	4b1c      	ldr	r3, [pc, #112]	; (400edc <TWID_Handler+0xf4>)
  400e6c:	4798      	blx	r3
			TWI_EnableIt(pTwi, TWIHS_IER_TXCOMP);
  400e6e:	2101      	movs	r1, #1
  400e70:	4628      	mov	r0, r5
  400e72:	4b1b      	ldr	r3, [pc, #108]	; (400ee0 <TWID_Handler+0xf8>)
  400e74:	4798      	blx	r3
  400e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			TWI_Stop(pTwi);
  400e78:	4628      	mov	r0, r5
  400e7a:	4b1a      	ldr	r3, [pc, #104]	; (400ee4 <TWID_Handler+0xfc>)
  400e7c:	4798      	blx	r3
  400e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			TWI_DisableIt(pTwi, TWIHS_IDR_TXRDY);
  400e80:	2104      	movs	r1, #4
  400e82:	4628      	mov	r0, r5
  400e84:	4b15      	ldr	r3, [pc, #84]	; (400edc <TWID_Handler+0xf4>)
  400e86:	4798      	blx	r3
			TWI_EnableIt(pTwi, TWIHS_IER_TXCOMP);
  400e88:	2101      	movs	r1, #1
  400e8a:	4628      	mov	r0, r5
  400e8c:	4b14      	ldr	r3, [pc, #80]	; (400ee0 <TWID_Handler+0xf8>)
  400e8e:	4798      	blx	r3
			TWI_SendSTOPCondition(pTwi);
  400e90:	4628      	mov	r0, r5
  400e92:	4b15      	ldr	r3, [pc, #84]	; (400ee8 <TWID_Handler+0x100>)
  400e94:	4798      	blx	r3
  400e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	/* Transfer complete*/
	else if (TWI_STATUS_TXCOMP(status)) {
  400e98:	f010 0f01 	tst.w	r0, #1
  400e9c:	d0e2      	beq.n	400e64 <TWID_Handler+0x7c>

		TWI_DisableIt(pTwi, TWIHS_IDR_TXCOMP);
  400e9e:	2101      	movs	r1, #1
  400ea0:	4628      	mov	r0, r5
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <TWID_Handler+0xf4>)
  400ea4:	4798      	blx	r3
		pTransfer->status = 0;
  400ea6:	2300      	movs	r3, #0
  400ea8:	7023      	strb	r3, [r4, #0]

		if (pTransfer->callback)
  400eaa:	6863      	ldr	r3, [r4, #4]
  400eac:	b10b      	cbz	r3, 400eb2 <TWID_Handler+0xca>
			pTransfer->callback((Async *) pTransfer);
  400eae:	4620      	mov	r0, r4
  400eb0:	4798      	blx	r3

		pTwid->pTransfer = 0;
  400eb2:	2300      	movs	r3, #0
  400eb4:	6073      	str	r3, [r6, #4]
	}
}
  400eb6:	e7d5      	b.n	400e64 <TWID_Handler+0x7c>
  400eb8:	00400d55 	.word	0x00400d55
  400ebc:	00400c05 	.word	0x00400c05
  400ec0:	00408fb4 	.word	0x00408fb4
  400ec4:	00408f34 	.word	0x00408f34
  400ec8:	00408fc4 	.word	0x00408fc4
  400ecc:	004023f1 	.word	0x004023f1
  400ed0:	00408fe0 	.word	0x00408fe0
  400ed4:	00408ea4 	.word	0x00408ea4
  400ed8:	00400bdd 	.word	0x00400bdd
  400edc:	00400d11 	.word	0x00400d11
  400ee0:	00400ccd 	.word	0x00400ccd
  400ee4:	00400b21 	.word	0x00400b21
  400ee8:	00400d81 	.word	0x00400d81

00400eec <TWID_Read>:
	uint32_t iaddress,
	uint8_t isize,
	uint8_t *pData,
	uint32_t num,
	Async *pAsync)
{
  400eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400ef0:	4691      	mov	r9, r2
  400ef2:	9f08      	ldr	r7, [sp, #32]
  400ef4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  400ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	Twihs *pTwi;
	AsyncTwi *pTransfer;
	uint32_t startTime;
	assert(pTwid != NULL);
  400ef8:	b1a8      	cbz	r0, 400f26 <TWID_Read+0x3a>
  400efa:	4688      	mov	r8, r1
  400efc:	469a      	mov	sl, r3
  400efe:	4603      	mov	r3, r0
	pTwi = pTwid->pTwi;
  400f00:	6804      	ldr	r4, [r0, #0]
	pTransfer = (AsyncTwi *) pTwid->pTransfer;
  400f02:	6841      	ldr	r1, [r0, #4]

	assert((address & 0x80) == 0);
  400f04:	f018 0f80 	tst.w	r8, #128	; 0x80
  400f08:	d114      	bne.n	400f34 <TWID_Read+0x48>
	assert((iaddress & 0xFF000000) == 0);
  400f0a:	f019 4f7f 	tst.w	r9, #4278190080	; 0xff000000
  400f0e:	d118      	bne.n	400f42 <TWID_Read+0x56>
	assert(isize < 4);
  400f10:	f1ba 0f03 	cmp.w	sl, #3
  400f14:	d81c      	bhi.n	400f50 <TWID_Read+0x64>

	/* Check that no transfer is already pending*/
	if (pTransfer) {
  400f16:	b311      	cbz	r1, 400f5e <TWID_Read+0x72>

		TRACE_ERROR("TWID_Read: A transfer is already pending\n\r");
  400f18:	483e      	ldr	r0, [pc, #248]	; (401014 <TWID_Read+0x128>)
  400f1a:	4b3f      	ldr	r3, [pc, #252]	; (401018 <TWID_Read+0x12c>)
  400f1c:	4798      	blx	r3
		return TWID_ERROR_BUSY;
  400f1e:	2501      	movs	r5, #1
			}
		}
	}

	return 0;
}
  400f20:	4628      	mov	r0, r5
  400f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	assert(pTwid != NULL);
  400f26:	4b3d      	ldr	r3, [pc, #244]	; (40101c <TWID_Read+0x130>)
  400f28:	4a3d      	ldr	r2, [pc, #244]	; (401020 <TWID_Read+0x134>)
  400f2a:	f240 1147 	movw	r1, #327	; 0x147
  400f2e:	483d      	ldr	r0, [pc, #244]	; (401024 <TWID_Read+0x138>)
  400f30:	4c3d      	ldr	r4, [pc, #244]	; (401028 <TWID_Read+0x13c>)
  400f32:	47a0      	blx	r4
	assert((address & 0x80) == 0);
  400f34:	4b3d      	ldr	r3, [pc, #244]	; (40102c <TWID_Read+0x140>)
  400f36:	4a3a      	ldr	r2, [pc, #232]	; (401020 <TWID_Read+0x134>)
  400f38:	f240 114b 	movw	r1, #331	; 0x14b
  400f3c:	4839      	ldr	r0, [pc, #228]	; (401024 <TWID_Read+0x138>)
  400f3e:	4c3a      	ldr	r4, [pc, #232]	; (401028 <TWID_Read+0x13c>)
  400f40:	47a0      	blx	r4
	assert((iaddress & 0xFF000000) == 0);
  400f42:	4b3b      	ldr	r3, [pc, #236]	; (401030 <TWID_Read+0x144>)
  400f44:	4a36      	ldr	r2, [pc, #216]	; (401020 <TWID_Read+0x134>)
  400f46:	f44f 71a6 	mov.w	r1, #332	; 0x14c
  400f4a:	4836      	ldr	r0, [pc, #216]	; (401024 <TWID_Read+0x138>)
  400f4c:	4c36      	ldr	r4, [pc, #216]	; (401028 <TWID_Read+0x13c>)
  400f4e:	47a0      	blx	r4
	assert(isize < 4);
  400f50:	4b38      	ldr	r3, [pc, #224]	; (401034 <TWID_Read+0x148>)
  400f52:	4a33      	ldr	r2, [pc, #204]	; (401020 <TWID_Read+0x134>)
  400f54:	f240 114d 	movw	r1, #333	; 0x14d
  400f58:	4832      	ldr	r0, [pc, #200]	; (401024 <TWID_Read+0x138>)
  400f5a:	4c33      	ldr	r4, [pc, #204]	; (401028 <TWID_Read+0x13c>)
  400f5c:	47a0      	blx	r4
	twi_send_stop = (num == 1) ? 1 : 0;
  400f5e:	2e01      	cmp	r6, #1
  400f60:	bf14      	ite	ne
  400f62:	2000      	movne	r0, #0
  400f64:	2001      	moveq	r0, #1
  400f66:	4934      	ldr	r1, [pc, #208]	; (401038 <TWID_Read+0x14c>)
  400f68:	6008      	str	r0, [r1, #0]
	if (pAsync) {
  400f6a:	b18a      	cbz	r2, 400f90 <TWID_Read+0xa4>
		pTwid->pTransfer = pAsync;
  400f6c:	605a      	str	r2, [r3, #4]
		pTransfer->status = ASYNC_STATUS_PENDING;
  400f6e:	23ff      	movs	r3, #255	; 0xff
  400f70:	7013      	strb	r3, [r2, #0]
		pTransfer->pData = pData;
  400f72:	6097      	str	r7, [r2, #8]
		pTransfer->num = num;
  400f74:	60d6      	str	r6, [r2, #12]
		pTransfer->transferred = 0;
  400f76:	2500      	movs	r5, #0
  400f78:	6115      	str	r5, [r2, #16]
		TWI_EnableIt(pTwi, TWIHS_IER_RXRDY);
  400f7a:	2102      	movs	r1, #2
  400f7c:	4620      	mov	r0, r4
  400f7e:	4b2f      	ldr	r3, [pc, #188]	; (40103c <TWID_Read+0x150>)
  400f80:	4798      	blx	r3
		TWI_StartRead(pTwi, address, iaddress, isize);
  400f82:	4653      	mov	r3, sl
  400f84:	464a      	mov	r2, r9
  400f86:	4641      	mov	r1, r8
  400f88:	4620      	mov	r0, r4
  400f8a:	4c2d      	ldr	r4, [pc, #180]	; (401040 <TWID_Read+0x154>)
  400f8c:	47a0      	blx	r4
  400f8e:	e7c7      	b.n	400f20 <TWID_Read+0x34>
		TWI_StartRead(pTwi, address, iaddress, isize);
  400f90:	4653      	mov	r3, sl
  400f92:	464a      	mov	r2, r9
  400f94:	4641      	mov	r1, r8
  400f96:	4620      	mov	r0, r4
  400f98:	4d29      	ldr	r5, [pc, #164]	; (401040 <TWID_Read+0x154>)
  400f9a:	47a8      	blx	r5
		while (num > 0) {
  400f9c:	e00a      	b.n	400fb4 <TWID_Read+0xc8>
				TWI_Stop(pTwi);
  400f9e:	4620      	mov	r0, r4
  400fa0:	4b28      	ldr	r3, [pc, #160]	; (401044 <TWID_Read+0x158>)
  400fa2:	4798      	blx	r3
  400fa4:	e009      	b.n	400fba <TWID_Read+0xce>
			*pData++ = TWI_ReadByte(pTwi);
  400fa6:	1c7d      	adds	r5, r7, #1
  400fa8:	4620      	mov	r0, r4
  400faa:	4b27      	ldr	r3, [pc, #156]	; (401048 <TWID_Read+0x15c>)
  400fac:	4798      	blx	r3
  400fae:	7038      	strb	r0, [r7, #0]
			num--;
  400fb0:	3e01      	subs	r6, #1
			*pData++ = TWI_ReadByte(pTwi);
  400fb2:	462f      	mov	r7, r5
		while (num > 0) {
  400fb4:	b1b6      	cbz	r6, 400fe4 <TWID_Read+0xf8>
			if (num == 1)
  400fb6:	2e01      	cmp	r6, #1
  400fb8:	d0f1      	beq.n	400f9e <TWID_Read+0xb2>
			startTime = GetTicks();
  400fba:	4b24      	ldr	r3, [pc, #144]	; (40104c <TWID_Read+0x160>)
  400fbc:	4798      	blx	r3
  400fbe:	4605      	mov	r5, r0
			while (!TWI_ByteReceived(pTwi)) {
  400fc0:	4620      	mov	r0, r4
  400fc2:	4b23      	ldr	r3, [pc, #140]	; (401050 <TWID_Read+0x164>)
  400fc4:	4798      	blx	r3
  400fc6:	2800      	cmp	r0, #0
  400fc8:	d1ed      	bne.n	400fa6 <TWID_Read+0xba>
				if ((GetDelayInTicks(startTime, GetTicks())) > TWITIMEOUTMAX) {
  400fca:	4b20      	ldr	r3, [pc, #128]	; (40104c <TWID_Read+0x160>)
  400fcc:	4798      	blx	r3
  400fce:	4601      	mov	r1, r0
  400fd0:	4628      	mov	r0, r5
  400fd2:	4b20      	ldr	r3, [pc, #128]	; (401054 <TWID_Read+0x168>)
  400fd4:	4798      	blx	r3
  400fd6:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
  400fda:	d9f1      	bls.n	400fc0 <TWID_Read+0xd4>
					TRACE_ERROR("TWID Timeout BR\n\r");
  400fdc:	481e      	ldr	r0, [pc, #120]	; (401058 <TWID_Read+0x16c>)
  400fde:	4b0e      	ldr	r3, [pc, #56]	; (401018 <TWID_Read+0x12c>)
  400fe0:	4798      	blx	r3
					break;
  400fe2:	e7e0      	b.n	400fa6 <TWID_Read+0xba>
		startTime = GetTicks();
  400fe4:	4b19      	ldr	r3, [pc, #100]	; (40104c <TWID_Read+0x160>)
  400fe6:	4798      	blx	r3
  400fe8:	4606      	mov	r6, r0
		while (!TWI_TransferComplete(pTwi)) {
  400fea:	4620      	mov	r0, r4
  400fec:	4b1b      	ldr	r3, [pc, #108]	; (40105c <TWID_Read+0x170>)
  400fee:	4798      	blx	r3
  400ff0:	4605      	mov	r5, r0
  400ff2:	b960      	cbnz	r0, 40100e <TWID_Read+0x122>
			if ((GetDelayInTicks(startTime, GetTicks())) > TWITIMEOUTMAX) {
  400ff4:	4b15      	ldr	r3, [pc, #84]	; (40104c <TWID_Read+0x160>)
  400ff6:	4798      	blx	r3
  400ff8:	4601      	mov	r1, r0
  400ffa:	4630      	mov	r0, r6
  400ffc:	4b15      	ldr	r3, [pc, #84]	; (401054 <TWID_Read+0x168>)
  400ffe:	4798      	blx	r3
  401000:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
  401004:	d9f1      	bls.n	400fea <TWID_Read+0xfe>
				TRACE_ERROR("TWID Timeout TC\n\r");
  401006:	4816      	ldr	r0, [pc, #88]	; (401060 <TWID_Read+0x174>)
  401008:	4b03      	ldr	r3, [pc, #12]	; (401018 <TWID_Read+0x12c>)
  40100a:	4798      	blx	r3
				break;
  40100c:	e788      	b.n	400f20 <TWID_Read+0x34>
	return 0;
  40100e:	2500      	movs	r5, #0
  401010:	e786      	b.n	400f20 <TWID_Read+0x34>
  401012:	bf00      	nop
  401014:	00408ff4 	.word	0x00408ff4
  401018:	00402bfd 	.word	0x00402bfd
  40101c:	00408fb4 	.word	0x00408fb4
  401020:	00408f44 	.word	0x00408f44
  401024:	00408fc4 	.word	0x00408fc4
  401028:	004023f1 	.word	0x004023f1
  40102c:	00408eb4 	.word	0x00408eb4
  401030:	00408ecc 	.word	0x00408ecc
  401034:	00408eec 	.word	0x00408eec
  401038:	20400a48 	.word	0x20400a48
  40103c:	00400ccd 	.word	0x00400ccd
  401040:	00400b49 	.word	0x00400b49
  401044:	00400b21 	.word	0x00400b21
  401048:	00400bdd 	.word	0x00400bdd
  40104c:	00400a39 	.word	0x00400a39
  401050:	00400cb5 	.word	0x00400cb5
  401054:	00400a05 	.word	0x00400a05
  401058:	00409024 	.word	0x00409024
  40105c:	00400cc5 	.word	0x00400cc5
  401060:	0040903c 	.word	0x0040903c

00401064 <TWID_Write>:
	uint32_t iaddress,
	uint8_t isize,
	uint8_t *pData,
	uint32_t num,
	Async *pAsync)
{
  401064:	b5f0      	push	{r4, r5, r6, r7, lr}
  401066:	b083      	sub	sp, #12
  401068:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	Twihs *pTwi = pTwid->pTwi;
  40106a:	6804      	ldr	r4, [r0, #0]
	uint32_t startTime;
	AsyncTwi *pTransfer = (AsyncTwi *) pTwid->pTransfer;
  40106c:	6846      	ldr	r6, [r0, #4]

	assert(pTwi != NULL);
  40106e:	b17c      	cbz	r4, 401090 <TWID_Write+0x2c>
	assert((address & 0x80) == 0);
  401070:	f011 0f80 	tst.w	r1, #128	; 0x80
  401074:	d113      	bne.n	40109e <TWID_Write+0x3a>
	assert((iaddress & 0xFF000000) == 0);
  401076:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40107a:	d117      	bne.n	4010ac <TWID_Write+0x48>
	assert(isize < 4);
  40107c:	2b03      	cmp	r3, #3
  40107e:	d81c      	bhi.n	4010ba <TWID_Write+0x56>

	/* Check that no transfer is already pending */
	if (pTransfer) {
  401080:	b316      	cbz	r6, 4010c8 <TWID_Write+0x64>
		TRACE_ERROR("TWI_Write: A transfer is already pending\n\r");
  401082:	483d      	ldr	r0, [pc, #244]	; (401178 <TWID_Write+0x114>)
  401084:	4b3d      	ldr	r3, [pc, #244]	; (40117c <TWID_Write+0x118>)
  401086:	4798      	blx	r3
		return TWID_ERROR_BUSY;
  401088:	2501      	movs	r5, #1
			}
		}
	}

	return 0;
}
  40108a:	4628      	mov	r0, r5
  40108c:	b003      	add	sp, #12
  40108e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert(pTwi != NULL);
  401090:	4b3b      	ldr	r3, [pc, #236]	; (401180 <TWID_Write+0x11c>)
  401092:	4a3c      	ldr	r2, [pc, #240]	; (401184 <TWID_Write+0x120>)
  401094:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  401098:	483b      	ldr	r0, [pc, #236]	; (401188 <TWID_Write+0x124>)
  40109a:	4c3c      	ldr	r4, [pc, #240]	; (40118c <TWID_Write+0x128>)
  40109c:	47a0      	blx	r4
	assert((address & 0x80) == 0);
  40109e:	4b3c      	ldr	r3, [pc, #240]	; (401190 <TWID_Write+0x12c>)
  4010a0:	4a38      	ldr	r2, [pc, #224]	; (401184 <TWID_Write+0x120>)
  4010a2:	f240 11ab 	movw	r1, #427	; 0x1ab
  4010a6:	4838      	ldr	r0, [pc, #224]	; (401188 <TWID_Write+0x124>)
  4010a8:	4c38      	ldr	r4, [pc, #224]	; (40118c <TWID_Write+0x128>)
  4010aa:	47a0      	blx	r4
	assert((iaddress & 0xFF000000) == 0);
  4010ac:	4b39      	ldr	r3, [pc, #228]	; (401194 <TWID_Write+0x130>)
  4010ae:	4a35      	ldr	r2, [pc, #212]	; (401184 <TWID_Write+0x120>)
  4010b0:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
  4010b4:	4834      	ldr	r0, [pc, #208]	; (401188 <TWID_Write+0x124>)
  4010b6:	4c35      	ldr	r4, [pc, #212]	; (40118c <TWID_Write+0x128>)
  4010b8:	47a0      	blx	r4
	assert(isize < 4);
  4010ba:	4b37      	ldr	r3, [pc, #220]	; (401198 <TWID_Write+0x134>)
  4010bc:	4a31      	ldr	r2, [pc, #196]	; (401184 <TWID_Write+0x120>)
  4010be:	f240 11ad 	movw	r1, #429	; 0x1ad
  4010c2:	4831      	ldr	r0, [pc, #196]	; (401188 <TWID_Write+0x124>)
  4010c4:	4c31      	ldr	r4, [pc, #196]	; (40118c <TWID_Write+0x128>)
  4010c6:	47a0      	blx	r4
	if (pAsync) {
  4010c8:	b1a5      	cbz	r5, 4010f4 <TWID_Write+0x90>
		pTwid->pTransfer = pAsync;
  4010ca:	6045      	str	r5, [r0, #4]
		pTransfer->status = ASYNC_STATUS_PENDING;
  4010cc:	20ff      	movs	r0, #255	; 0xff
  4010ce:	7028      	strb	r0, [r5, #0]
		pTransfer->pData = pData;
  4010d0:	9808      	ldr	r0, [sp, #32]
  4010d2:	60a8      	str	r0, [r5, #8]
		pTransfer->num = num;
  4010d4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4010d6:	60e8      	str	r0, [r5, #12]
		pTransfer->transferred = 1;
  4010d8:	2001      	movs	r0, #1
  4010da:	6128      	str	r0, [r5, #16]
		TWI_StartWrite(pTwi, address, iaddress, isize, *pData);
  4010dc:	9808      	ldr	r0, [sp, #32]
  4010de:	7800      	ldrb	r0, [r0, #0]
  4010e0:	9000      	str	r0, [sp, #0]
  4010e2:	4620      	mov	r0, r4
  4010e4:	4d2d      	ldr	r5, [pc, #180]	; (40119c <TWID_Write+0x138>)
  4010e6:	47a8      	blx	r5
		TWI_EnableIt(pTwi, TWIHS_IER_TXRDY);
  4010e8:	2104      	movs	r1, #4
  4010ea:	4620      	mov	r0, r4
  4010ec:	4b2c      	ldr	r3, [pc, #176]	; (4011a0 <TWID_Write+0x13c>)
  4010ee:	4798      	blx	r3
	return 0;
  4010f0:	2500      	movs	r5, #0
  4010f2:	e7ca      	b.n	40108a <TWID_Write+0x26>
		TWI_StartWrite(pTwi, address, iaddress, isize, *pData++);
  4010f4:	9808      	ldr	r0, [sp, #32]
  4010f6:	1c47      	adds	r7, r0, #1
  4010f8:	7800      	ldrb	r0, [r0, #0]
  4010fa:	9000      	str	r0, [sp, #0]
  4010fc:	4620      	mov	r0, r4
  4010fe:	4d27      	ldr	r5, [pc, #156]	; (40119c <TWID_Write+0x138>)
  401100:	47a8      	blx	r5
		num--;
  401102:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401104:	1e5e      	subs	r6, r3, #1
		while (num > 0) {
  401106:	e006      	b.n	401116 <TWID_Write+0xb2>
			TWI_WriteByte(pTwi, *pData++);
  401108:	1c7d      	adds	r5, r7, #1
  40110a:	7839      	ldrb	r1, [r7, #0]
  40110c:	4620      	mov	r0, r4
  40110e:	4b25      	ldr	r3, [pc, #148]	; (4011a4 <TWID_Write+0x140>)
  401110:	4798      	blx	r3
			num--;
  401112:	3e01      	subs	r6, #1
			TWI_WriteByte(pTwi, *pData++);
  401114:	462f      	mov	r7, r5
		while (num > 0) {
  401116:	b1a6      	cbz	r6, 401142 <TWID_Write+0xde>
			startTime = GetTicks();
  401118:	4b23      	ldr	r3, [pc, #140]	; (4011a8 <TWID_Write+0x144>)
  40111a:	4798      	blx	r3
  40111c:	4605      	mov	r5, r0
			while (!TWI_ByteSent(pTwi)) {
  40111e:	4620      	mov	r0, r4
  401120:	4b22      	ldr	r3, [pc, #136]	; (4011ac <TWID_Write+0x148>)
  401122:	4798      	blx	r3
  401124:	2800      	cmp	r0, #0
  401126:	d1ef      	bne.n	401108 <TWID_Write+0xa4>
				if ((GetDelayInTicks(startTime, GetTicks())) > TWITIMEOUTMAX) {
  401128:	4b1f      	ldr	r3, [pc, #124]	; (4011a8 <TWID_Write+0x144>)
  40112a:	4798      	blx	r3
  40112c:	4601      	mov	r1, r0
  40112e:	4628      	mov	r0, r5
  401130:	4b1f      	ldr	r3, [pc, #124]	; (4011b0 <TWID_Write+0x14c>)
  401132:	4798      	blx	r3
  401134:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
  401138:	d9f1      	bls.n	40111e <TWID_Write+0xba>
					TRACE_ERROR("TWID Timeout BS\n\r");
  40113a:	481e      	ldr	r0, [pc, #120]	; (4011b4 <TWID_Write+0x150>)
  40113c:	4b0f      	ldr	r3, [pc, #60]	; (40117c <TWID_Write+0x118>)
  40113e:	4798      	blx	r3
					break;
  401140:	e7e2      	b.n	401108 <TWID_Write+0xa4>
		startTime = GetTicks();
  401142:	4b19      	ldr	r3, [pc, #100]	; (4011a8 <TWID_Write+0x144>)
  401144:	4798      	blx	r3
  401146:	4606      	mov	r6, r0
		TWI_SendSTOPCondition(pTwi);
  401148:	4620      	mov	r0, r4
  40114a:	4b1b      	ldr	r3, [pc, #108]	; (4011b8 <TWID_Write+0x154>)
  40114c:	4798      	blx	r3
		while (!TWI_TransferComplete(pTwi)) {
  40114e:	4620      	mov	r0, r4
  401150:	4b1a      	ldr	r3, [pc, #104]	; (4011bc <TWID_Write+0x158>)
  401152:	4798      	blx	r3
  401154:	4605      	mov	r5, r0
  401156:	b960      	cbnz	r0, 401172 <TWID_Write+0x10e>
			if ((GetDelayInTicks(startTime, GetTicks())) > TWITIMEOUTMAX) {
  401158:	4b13      	ldr	r3, [pc, #76]	; (4011a8 <TWID_Write+0x144>)
  40115a:	4798      	blx	r3
  40115c:	4601      	mov	r1, r0
  40115e:	4630      	mov	r0, r6
  401160:	4b13      	ldr	r3, [pc, #76]	; (4011b0 <TWID_Write+0x14c>)
  401162:	4798      	blx	r3
  401164:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
  401168:	d9f1      	bls.n	40114e <TWID_Write+0xea>
				TRACE_ERROR("TWID Timeout TC2\n\r");
  40116a:	4815      	ldr	r0, [pc, #84]	; (4011c0 <TWID_Write+0x15c>)
  40116c:	4b03      	ldr	r3, [pc, #12]	; (40117c <TWID_Write+0x118>)
  40116e:	4798      	blx	r3
				break;
  401170:	e78b      	b.n	40108a <TWID_Write+0x26>
	return 0;
  401172:	2500      	movs	r5, #0
  401174:	e789      	b.n	40108a <TWID_Write+0x26>
  401176:	bf00      	nop
  401178:	00409054 	.word	0x00409054
  40117c:	00402bfd 	.word	0x00402bfd
  401180:	00408ea4 	.word	0x00408ea4
  401184:	00408f50 	.word	0x00408f50
  401188:	00408fc4 	.word	0x00408fc4
  40118c:	004023f1 	.word	0x004023f1
  401190:	00408eb4 	.word	0x00408eb4
  401194:	00408ecc 	.word	0x00408ecc
  401198:	00408eec 	.word	0x00408eec
  40119c:	00400c29 	.word	0x00400c29
  4011a0:	00400ccd 	.word	0x00400ccd
  4011a4:	00400c05 	.word	0x00400c05
  4011a8:	00400a39 	.word	0x00400a39
  4011ac:	00400cbd 	.word	0x00400cbd
  4011b0:	00400a05 	.word	0x00400a05
  4011b4:	00409084 	.word	0x00409084
  4011b8:	00400d81 	.word	0x00400d81
  4011bc:	00400cc5 	.word	0x00400cc5
  4011c0:	0040909c 	.word	0x0040909c

004011c4 <WDT_Disable>:
 * \note The Watchdog Mode Register (WDT_MR) can be written only once.
 * Only a processor reset resets it.
 */
extern void WDT_Disable(Wdt *pWDT)
{
	pWDT->WDT_MR = WDT_MR_WDDIS;
  4011c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4011c8:	6043      	str	r3, [r0, #4]
  4011ca:	4770      	bx	lr

004011cc <XDMAC_GetType>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 */
uint32_t XDMAC_GetType(Xdmac *pXdmac)
{
	assert(pXdmac);
  4011cc:	b108      	cbz	r0, 4011d2 <XDMAC_GetType+0x6>
	return pXdmac->XDMAC_GTYPE;
  4011ce:	6800      	ldr	r0, [r0, #0]
}
  4011d0:	4770      	bx	lr
{
  4011d2:	b510      	push	{r4, lr}
	assert(pXdmac);
  4011d4:	4b02      	ldr	r3, [pc, #8]	; (4011e0 <XDMAC_GetType+0x14>)
  4011d6:	4a03      	ldr	r2, [pc, #12]	; (4011e4 <XDMAC_GetType+0x18>)
  4011d8:	213d      	movs	r1, #61	; 0x3d
  4011da:	4803      	ldr	r0, [pc, #12]	; (4011e8 <XDMAC_GetType+0x1c>)
  4011dc:	4c03      	ldr	r4, [pc, #12]	; (4011ec <XDMAC_GetType+0x20>)
  4011de:	47a0      	blx	r4
  4011e0:	00409504 	.word	0x00409504
  4011e4:	00409174 	.word	0x00409174
  4011e8:	0040950c 	.word	0x0040950c
  4011ec:	004023f1 	.word	0x004023f1

004011f0 <XDMAC_EnableGIt>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param dwInteruptMask IT to be enabled.
 */
void XDMAC_EnableGIt (Xdmac *pXdmac, uint8_t dwInteruptMask)
{
	assert(pXdmac);
  4011f0:	b120      	cbz	r0, 4011fc <XDMAC_EnableGIt+0xc>
	pXdmac->XDMAC_GIE = (XDMAC_GIE_IE0 << dwInteruptMask);
  4011f2:	2301      	movs	r3, #1
  4011f4:	fa03 f101 	lsl.w	r1, r3, r1
  4011f8:	60c1      	str	r1, [r0, #12]
  4011fa:	4770      	bx	lr
{
  4011fc:	b510      	push	{r4, lr}
	assert(pXdmac);
  4011fe:	4b03      	ldr	r3, [pc, #12]	; (40120c <XDMAC_EnableGIt+0x1c>)
  401200:	4a03      	ldr	r2, [pc, #12]	; (401210 <XDMAC_EnableGIt+0x20>)
  401202:	215f      	movs	r1, #95	; 0x5f
  401204:	4803      	ldr	r0, [pc, #12]	; (401214 <XDMAC_EnableGIt+0x24>)
  401206:	4c04      	ldr	r4, [pc, #16]	; (401218 <XDMAC_EnableGIt+0x28>)
  401208:	47a0      	blx	r4
  40120a:	bf00      	nop
  40120c:	00409504 	.word	0x00409504
  401210:	004091a8 	.word	0x004091a8
  401214:	0040950c 	.word	0x0040950c
  401218:	004023f1 	.word	0x004023f1

0040121c <XDMAC_DisableGIt>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param dwInteruptMask IT to be enabled
 */
void XDMAC_DisableGIt (Xdmac *pXdmac, uint8_t dwInteruptMask)
{
	assert(pXdmac);
  40121c:	b120      	cbz	r0, 401228 <XDMAC_DisableGIt+0xc>
	pXdmac->XDMAC_GID = (XDMAC_GID_ID0 << dwInteruptMask);
  40121e:	2301      	movs	r3, #1
  401220:	fa03 f101 	lsl.w	r1, r3, r1
  401224:	6101      	str	r1, [r0, #16]
  401226:	4770      	bx	lr
{
  401228:	b510      	push	{r4, lr}
	assert(pXdmac);
  40122a:	4b03      	ldr	r3, [pc, #12]	; (401238 <XDMAC_DisableGIt+0x1c>)
  40122c:	4a03      	ldr	r2, [pc, #12]	; (40123c <XDMAC_DisableGIt+0x20>)
  40122e:	216b      	movs	r1, #107	; 0x6b
  401230:	4803      	ldr	r0, [pc, #12]	; (401240 <XDMAC_DisableGIt+0x24>)
  401232:	4c04      	ldr	r4, [pc, #16]	; (401244 <XDMAC_DisableGIt+0x28>)
  401234:	47a0      	blx	r4
  401236:	bf00      	nop
  401238:	00409504 	.word	0x00409504
  40123c:	004091b8 	.word	0x004091b8
  401240:	0040950c 	.word	0x0040950c
  401244:	004023f1 	.word	0x004023f1

00401248 <XDMAC_GetGIsr>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 */
uint32_t XDMAC_GetGIsr(Xdmac *pXdmac)
{
	assert(pXdmac);
  401248:	b108      	cbz	r0, 40124e <XDMAC_GetGIsr+0x6>
	return (pXdmac->XDMAC_GIS);
  40124a:	6980      	ldr	r0, [r0, #24]
}
  40124c:	4770      	bx	lr
{
  40124e:	b510      	push	{r4, lr}
	assert(pXdmac);
  401250:	4b02      	ldr	r3, [pc, #8]	; (40125c <XDMAC_GetGIsr+0x14>)
  401252:	4a03      	ldr	r2, [pc, #12]	; (401260 <XDMAC_GetGIsr+0x18>)
  401254:	2181      	movs	r1, #129	; 0x81
  401256:	4803      	ldr	r0, [pc, #12]	; (401264 <XDMAC_GetGIsr+0x1c>)
  401258:	4c03      	ldr	r4, [pc, #12]	; (401268 <XDMAC_GetGIsr+0x20>)
  40125a:	47a0      	blx	r4
  40125c:	00409504 	.word	0x00409504
  401260:	004091e0 	.word	0x004091e0
  401264:	0040950c 	.word	0x0040950c
  401268:	004023f1 	.word	0x004023f1

0040126c <XDMAC_EnableChannel>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 */
void XDMAC_EnableChannel(Xdmac *pXdmac, uint8_t channel)
{
  40126c:	b510      	push	{r4, lr}
	assert(pXdmac);
  40126e:	b130      	cbz	r0, 40127e <XDMAC_EnableChannel+0x12>
	assert(channel < XDMAC_CHANNEL_NUM);
  401270:	2917      	cmp	r1, #23
  401272:	d80a      	bhi.n	40128a <XDMAC_EnableChannel+0x1e>
	pXdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel);
  401274:	2301      	movs	r3, #1
  401276:	fa03 f101 	lsl.w	r1, r3, r1
  40127a:	61c1      	str	r1, [r0, #28]
  40127c:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  40127e:	4b06      	ldr	r3, [pc, #24]	; (401298 <XDMAC_EnableChannel+0x2c>)
  401280:	4a06      	ldr	r2, [pc, #24]	; (40129c <XDMAC_EnableChannel+0x30>)
  401282:	219b      	movs	r1, #155	; 0x9b
  401284:	4806      	ldr	r0, [pc, #24]	; (4012a0 <XDMAC_EnableChannel+0x34>)
  401286:	4c07      	ldr	r4, [pc, #28]	; (4012a4 <XDMAC_EnableChannel+0x38>)
  401288:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40128a:	4b07      	ldr	r3, [pc, #28]	; (4012a8 <XDMAC_EnableChannel+0x3c>)
  40128c:	4a03      	ldr	r2, [pc, #12]	; (40129c <XDMAC_EnableChannel+0x30>)
  40128e:	219c      	movs	r1, #156	; 0x9c
  401290:	4803      	ldr	r0, [pc, #12]	; (4012a0 <XDMAC_EnableChannel+0x34>)
  401292:	4c04      	ldr	r4, [pc, #16]	; (4012a4 <XDMAC_EnableChannel+0x38>)
  401294:	47a0      	blx	r4
  401296:	bf00      	nop
  401298:	00409504 	.word	0x00409504
  40129c:	00409204 	.word	0x00409204
  4012a0:	0040950c 	.word	0x0040950c
  4012a4:	004023f1 	.word	0x004023f1
  4012a8:	00409528 	.word	0x00409528

004012ac <XDMAC_DisableChannel>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 */
void XDMAC_DisableChannel(Xdmac *pXdmac, uint8_t channel)
{
  4012ac:	b510      	push	{r4, lr}
	assert(pXdmac);
  4012ae:	b130      	cbz	r0, 4012be <XDMAC_DisableChannel+0x12>
	assert(channel < XDMAC_CHANNEL_NUM);
  4012b0:	2917      	cmp	r1, #23
  4012b2:	d80a      	bhi.n	4012ca <XDMAC_DisableChannel+0x1e>
	pXdmac->XDMAC_GD = (XDMAC_GD_DI0 << channel);
  4012b4:	2301      	movs	r3, #1
  4012b6:	fa03 f101 	lsl.w	r1, r3, r1
  4012ba:	6201      	str	r1, [r0, #32]
  4012bc:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4012be:	4b06      	ldr	r3, [pc, #24]	; (4012d8 <XDMAC_DisableChannel+0x2c>)
  4012c0:	4a06      	ldr	r2, [pc, #24]	; (4012dc <XDMAC_DisableChannel+0x30>)
  4012c2:	21b4      	movs	r1, #180	; 0xb4
  4012c4:	4806      	ldr	r0, [pc, #24]	; (4012e0 <XDMAC_DisableChannel+0x34>)
  4012c6:	4c07      	ldr	r4, [pc, #28]	; (4012e4 <XDMAC_DisableChannel+0x38>)
  4012c8:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4012ca:	4b07      	ldr	r3, [pc, #28]	; (4012e8 <XDMAC_DisableChannel+0x3c>)
  4012cc:	4a03      	ldr	r2, [pc, #12]	; (4012dc <XDMAC_DisableChannel+0x30>)
  4012ce:	21b5      	movs	r1, #181	; 0xb5
  4012d0:	4803      	ldr	r0, [pc, #12]	; (4012e0 <XDMAC_DisableChannel+0x34>)
  4012d2:	4c04      	ldr	r4, [pc, #16]	; (4012e4 <XDMAC_DisableChannel+0x38>)
  4012d4:	47a0      	blx	r4
  4012d6:	bf00      	nop
  4012d8:	00409504 	.word	0x00409504
  4012dc:	00409230 	.word	0x00409230
  4012e0:	0040950c 	.word	0x0040950c
  4012e4:	004023f1 	.word	0x004023f1
  4012e8:	00409528 	.word	0x00409528

004012ec <XDMAC_GetGlobalChStatus>:
   until pending transaction is completed.
 * \param pXdmac Pointer to the XDMAC peripheral.
 */
uint32_t XDMAC_GetGlobalChStatus(Xdmac *pXdmac)
{
	assert(pXdmac);
  4012ec:	b108      	cbz	r0, 4012f2 <XDMAC_GetGlobalChStatus+0x6>
	return pXdmac->XDMAC_GS;
  4012ee:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
  4012f0:	4770      	bx	lr
{
  4012f2:	b510      	push	{r4, lr}
	assert(pXdmac);
  4012f4:	4b02      	ldr	r3, [pc, #8]	; (401300 <XDMAC_GetGlobalChStatus+0x14>)
  4012f6:	4a03      	ldr	r2, [pc, #12]	; (401304 <XDMAC_GetGlobalChStatus+0x18>)
  4012f8:	21cf      	movs	r1, #207	; 0xcf
  4012fa:	4803      	ldr	r0, [pc, #12]	; (401308 <XDMAC_GetGlobalChStatus+0x1c>)
  4012fc:	4c03      	ldr	r4, [pc, #12]	; (40130c <XDMAC_GetGlobalChStatus+0x20>)
  4012fe:	47a0      	blx	r4
  401300:	00409504 	.word	0x00409504
  401304:	00409260 	.word	0x00409260
  401308:	0040950c 	.word	0x0040950c
  40130c:	004023f1 	.word	0x004023f1

00401310 <XDMAC_EnableChannelIt>:
 * \param channel Particular channel number.
 * \param dwInteruptMask Interrupt mask.
 */
void XDMAC_EnableChannelIt (Xdmac *pXdmac, uint8_t channel,
							uint8_t dwInteruptMask)
{
  401310:	b510      	push	{r4, lr}
	assert(pXdmac);
  401312:	b128      	cbz	r0, 401320 <XDMAC_EnableChannelIt+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401314:	2917      	cmp	r1, #23
  401316:	d80a      	bhi.n	40132e <XDMAC_EnableChannelIt+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CIE = dwInteruptMask;
  401318:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  40131c:	651a      	str	r2, [r3, #80]	; 0x50
  40131e:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401320:	4b06      	ldr	r3, [pc, #24]	; (40133c <XDMAC_EnableChannelIt+0x2c>)
  401322:	4a07      	ldr	r2, [pc, #28]	; (401340 <XDMAC_EnableChannelIt+0x30>)
  401324:	f240 113b 	movw	r1, #315	; 0x13b
  401328:	4806      	ldr	r0, [pc, #24]	; (401344 <XDMAC_EnableChannelIt+0x34>)
  40132a:	4c07      	ldr	r4, [pc, #28]	; (401348 <XDMAC_EnableChannelIt+0x38>)
  40132c:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40132e:	4b07      	ldr	r3, [pc, #28]	; (40134c <XDMAC_EnableChannelIt+0x3c>)
  401330:	4a03      	ldr	r2, [pc, #12]	; (401340 <XDMAC_EnableChannelIt+0x30>)
  401332:	f44f 719e 	mov.w	r1, #316	; 0x13c
  401336:	4803      	ldr	r0, [pc, #12]	; (401344 <XDMAC_EnableChannelIt+0x34>)
  401338:	4c03      	ldr	r4, [pc, #12]	; (401348 <XDMAC_EnableChannelIt+0x38>)
  40133a:	47a0      	blx	r4
  40133c:	00409504 	.word	0x00409504
  401340:	0040932c 	.word	0x0040932c
  401344:	0040950c 	.word	0x0040950c
  401348:	004023f1 	.word	0x004023f1
  40134c:	00409528 	.word	0x00409528

00401350 <XDMAC_DisableChannelIt>:
 * \param channel Particular channel number.
 * \param dwInteruptMask Interrupt mask.
 */
void XDMAC_DisableChannelIt (Xdmac *pXdmac, uint8_t channel,
							 uint8_t dwInteruptMask)
{
  401350:	b510      	push	{r4, lr}
	assert(pXdmac);
  401352:	b128      	cbz	r0, 401360 <XDMAC_DisableChannelIt+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401354:	2917      	cmp	r1, #23
  401356:	d80a      	bhi.n	40136e <XDMAC_DisableChannelIt+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CID = dwInteruptMask;
  401358:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  40135c:	655a      	str	r2, [r3, #84]	; 0x54
  40135e:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401360:	4b06      	ldr	r3, [pc, #24]	; (40137c <XDMAC_DisableChannelIt+0x2c>)
  401362:	4a07      	ldr	r2, [pc, #28]	; (401380 <XDMAC_DisableChannelIt+0x30>)
  401364:	f44f 71a5 	mov.w	r1, #330	; 0x14a
  401368:	4806      	ldr	r0, [pc, #24]	; (401384 <XDMAC_DisableChannelIt+0x34>)
  40136a:	4c07      	ldr	r4, [pc, #28]	; (401388 <XDMAC_DisableChannelIt+0x38>)
  40136c:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40136e:	4b07      	ldr	r3, [pc, #28]	; (40138c <XDMAC_DisableChannelIt+0x3c>)
  401370:	4a03      	ldr	r2, [pc, #12]	; (401380 <XDMAC_DisableChannelIt+0x30>)
  401372:	f240 114b 	movw	r1, #331	; 0x14b
  401376:	4803      	ldr	r0, [pc, #12]	; (401384 <XDMAC_DisableChannelIt+0x34>)
  401378:	4c03      	ldr	r4, [pc, #12]	; (401388 <XDMAC_DisableChannelIt+0x38>)
  40137a:	47a0      	blx	r4
  40137c:	00409504 	.word	0x00409504
  401380:	00409344 	.word	0x00409344
  401384:	0040950c 	.word	0x0040950c
  401388:	004023f1 	.word	0x004023f1
  40138c:	00409528 	.word	0x00409528

00401390 <XDMAC_GetChannelItMask>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 */
uint32_t XDMAC_GetChannelItMask (Xdmac *pXdmac, uint8_t channel)
{
  401390:	b510      	push	{r4, lr}
	assert(pXdmac);
  401392:	b128      	cbz	r0, 4013a0 <XDMAC_GetChannelItMask+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401394:	2917      	cmp	r1, #23
  401396:	d80a      	bhi.n	4013ae <XDMAC_GetChannelItMask+0x1e>
	return pXdmac->XDMAC_CHID[channel].XDMAC_CIM;
  401398:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  40139c:	6d98      	ldr	r0, [r3, #88]	; 0x58
}
  40139e:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4013a0:	4b06      	ldr	r3, [pc, #24]	; (4013bc <XDMAC_GetChannelItMask+0x2c>)
  4013a2:	4a07      	ldr	r2, [pc, #28]	; (4013c0 <XDMAC_GetChannelItMask+0x30>)
  4013a4:	f240 1157 	movw	r1, #343	; 0x157
  4013a8:	4806      	ldr	r0, [pc, #24]	; (4013c4 <XDMAC_GetChannelItMask+0x34>)
  4013aa:	4c07      	ldr	r4, [pc, #28]	; (4013c8 <XDMAC_GetChannelItMask+0x38>)
  4013ac:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4013ae:	4b07      	ldr	r3, [pc, #28]	; (4013cc <XDMAC_GetChannelItMask+0x3c>)
  4013b0:	4a03      	ldr	r2, [pc, #12]	; (4013c0 <XDMAC_GetChannelItMask+0x30>)
  4013b2:	f44f 71ac 	mov.w	r1, #344	; 0x158
  4013b6:	4803      	ldr	r0, [pc, #12]	; (4013c4 <XDMAC_GetChannelItMask+0x34>)
  4013b8:	4c03      	ldr	r4, [pc, #12]	; (4013c8 <XDMAC_GetChannelItMask+0x38>)
  4013ba:	47a0      	blx	r4
  4013bc:	00409504 	.word	0x00409504
  4013c0:	0040935c 	.word	0x0040935c
  4013c4:	0040950c 	.word	0x0040950c
  4013c8:	004023f1 	.word	0x004023f1
  4013cc:	00409528 	.word	0x00409528

004013d0 <XDMAC_GetChannelIsr>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 */
uint32_t XDMAC_GetChannelIsr (Xdmac *pXdmac, uint8_t channel)
{
  4013d0:	b510      	push	{r4, lr}
	assert(pXdmac);
  4013d2:	b128      	cbz	r0, 4013e0 <XDMAC_GetChannelIsr+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  4013d4:	2917      	cmp	r1, #23
  4013d6:	d80a      	bhi.n	4013ee <XDMAC_GetChannelIsr+0x1e>
	return pXdmac->XDMAC_CHID[channel].XDMAC_CIS;
  4013d8:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  4013dc:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
}
  4013de:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4013e0:	4b06      	ldr	r3, [pc, #24]	; (4013fc <XDMAC_GetChannelIsr+0x2c>)
  4013e2:	4a07      	ldr	r2, [pc, #28]	; (401400 <XDMAC_GetChannelIsr+0x30>)
  4013e4:	f44f 71b2 	mov.w	r1, #356	; 0x164
  4013e8:	4806      	ldr	r0, [pc, #24]	; (401404 <XDMAC_GetChannelIsr+0x34>)
  4013ea:	4c07      	ldr	r4, [pc, #28]	; (401408 <XDMAC_GetChannelIsr+0x38>)
  4013ec:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4013ee:	4b07      	ldr	r3, [pc, #28]	; (40140c <XDMAC_GetChannelIsr+0x3c>)
  4013f0:	4a03      	ldr	r2, [pc, #12]	; (401400 <XDMAC_GetChannelIsr+0x30>)
  4013f2:	f240 1165 	movw	r1, #357	; 0x165
  4013f6:	4803      	ldr	r0, [pc, #12]	; (401404 <XDMAC_GetChannelIsr+0x34>)
  4013f8:	4c03      	ldr	r4, [pc, #12]	; (401408 <XDMAC_GetChannelIsr+0x38>)
  4013fa:	47a0      	blx	r4
  4013fc:	00409504 	.word	0x00409504
  401400:	00409374 	.word	0x00409374
  401404:	0040950c 	.word	0x0040950c
  401408:	004023f1 	.word	0x004023f1
  40140c:	00409528 	.word	0x00409528

00401410 <XDMAC_GetMaskChannelIsr>:
 *
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 */
uint32_t XDMAC_GetMaskChannelIsr (Xdmac *pXdmac, uint8_t channel)
{
  401410:	b510      	push	{r4, lr}
	uint32_t status;
	assert(pXdmac);
  401412:	b138      	cbz	r0, 401424 <XDMAC_GetMaskChannelIsr+0x14>
	assert(channel < XDMAC_CHANNEL_NUM);
  401414:	2917      	cmp	r1, #23
  401416:	d80c      	bhi.n	401432 <XDMAC_GetMaskChannelIsr+0x22>
	status = pXdmac->XDMAC_CHID[channel].XDMAC_CIS;
  401418:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40141c:	6dc8      	ldr	r0, [r1, #92]	; 0x5c
	status &= pXdmac->XDMAC_CHID[channel].XDMAC_CIM;
  40141e:	6d8b      	ldr	r3, [r1, #88]	; 0x58

	return status;
}
  401420:	4018      	ands	r0, r3
  401422:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401424:	4b06      	ldr	r3, [pc, #24]	; (401440 <XDMAC_GetMaskChannelIsr+0x30>)
  401426:	4a07      	ldr	r2, [pc, #28]	; (401444 <XDMAC_GetMaskChannelIsr+0x34>)
  401428:	f44f 71b9 	mov.w	r1, #370	; 0x172
  40142c:	4806      	ldr	r0, [pc, #24]	; (401448 <XDMAC_GetMaskChannelIsr+0x38>)
  40142e:	4c07      	ldr	r4, [pc, #28]	; (40144c <XDMAC_GetMaskChannelIsr+0x3c>)
  401430:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  401432:	4b07      	ldr	r3, [pc, #28]	; (401450 <XDMAC_GetMaskChannelIsr+0x40>)
  401434:	4a03      	ldr	r2, [pc, #12]	; (401444 <XDMAC_GetMaskChannelIsr+0x34>)
  401436:	f240 1173 	movw	r1, #371	; 0x173
  40143a:	4803      	ldr	r0, [pc, #12]	; (401448 <XDMAC_GetMaskChannelIsr+0x38>)
  40143c:	4c03      	ldr	r4, [pc, #12]	; (40144c <XDMAC_GetMaskChannelIsr+0x3c>)
  40143e:	47a0      	blx	r4
  401440:	00409504 	.word	0x00409504
  401444:	004093a0 	.word	0x004093a0
  401448:	0040950c 	.word	0x0040950c
  40144c:	004023f1 	.word	0x004023f1
  401450:	00409528 	.word	0x00409528

00401454 <XDMAC_SetSourceAddr>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param addr Source address.
 */
void XDMAC_SetSourceAddr(Xdmac *pXdmac, uint8_t channel, uint32_t addr)
{
  401454:	b510      	push	{r4, lr}
	assert(pXdmac);
  401456:	b128      	cbz	r0, 401464 <XDMAC_SetSourceAddr+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401458:	2917      	cmp	r1, #23
  40145a:	d80a      	bhi.n	401472 <XDMAC_SetSourceAddr+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CSA = addr;
  40145c:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  401460:	661a      	str	r2, [r3, #96]	; 0x60
  401462:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401464:	4b06      	ldr	r3, [pc, #24]	; (401480 <XDMAC_SetSourceAddr+0x2c>)
  401466:	4a07      	ldr	r2, [pc, #28]	; (401484 <XDMAC_SetSourceAddr+0x30>)
  401468:	f240 1183 	movw	r1, #387	; 0x183
  40146c:	4806      	ldr	r0, [pc, #24]	; (401488 <XDMAC_SetSourceAddr+0x34>)
  40146e:	4c07      	ldr	r4, [pc, #28]	; (40148c <XDMAC_SetSourceAddr+0x38>)
  401470:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  401472:	4b07      	ldr	r3, [pc, #28]	; (401490 <XDMAC_SetSourceAddr+0x3c>)
  401474:	4a03      	ldr	r2, [pc, #12]	; (401484 <XDMAC_SetSourceAddr+0x30>)
  401476:	f44f 71c2 	mov.w	r1, #388	; 0x184
  40147a:	4803      	ldr	r0, [pc, #12]	; (401488 <XDMAC_SetSourceAddr+0x34>)
  40147c:	4c03      	ldr	r4, [pc, #12]	; (40148c <XDMAC_SetSourceAddr+0x38>)
  40147e:	47a0      	blx	r4
  401480:	00409504 	.word	0x00409504
  401484:	004093b8 	.word	0x004093b8
  401488:	0040950c 	.word	0x0040950c
  40148c:	004023f1 	.word	0x004023f1
  401490:	00409528 	.word	0x00409528

00401494 <XDMAC_SetDestinationAddr>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param addr Destination address.
 */
void XDMAC_SetDestinationAddr(Xdmac *pXdmac, uint8_t channel, uint32_t addr)
{
  401494:	b510      	push	{r4, lr}
	assert(pXdmac);
  401496:	b128      	cbz	r0, 4014a4 <XDMAC_SetDestinationAddr+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401498:	2917      	cmp	r1, #23
  40149a:	d80a      	bhi.n	4014b2 <XDMAC_SetDestinationAddr+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CDA = addr;
  40149c:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  4014a0:	665a      	str	r2, [r3, #100]	; 0x64
  4014a2:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4014a4:	4b06      	ldr	r3, [pc, #24]	; (4014c0 <XDMAC_SetDestinationAddr+0x2c>)
  4014a6:	4a07      	ldr	r2, [pc, #28]	; (4014c4 <XDMAC_SetDestinationAddr+0x30>)
  4014a8:	f240 1191 	movw	r1, #401	; 0x191
  4014ac:	4806      	ldr	r0, [pc, #24]	; (4014c8 <XDMAC_SetDestinationAddr+0x34>)
  4014ae:	4c07      	ldr	r4, [pc, #28]	; (4014cc <XDMAC_SetDestinationAddr+0x38>)
  4014b0:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4014b2:	4b07      	ldr	r3, [pc, #28]	; (4014d0 <XDMAC_SetDestinationAddr+0x3c>)
  4014b4:	4a03      	ldr	r2, [pc, #12]	; (4014c4 <XDMAC_SetDestinationAddr+0x30>)
  4014b6:	f44f 71c9 	mov.w	r1, #402	; 0x192
  4014ba:	4803      	ldr	r0, [pc, #12]	; (4014c8 <XDMAC_SetDestinationAddr+0x34>)
  4014bc:	4c03      	ldr	r4, [pc, #12]	; (4014cc <XDMAC_SetDestinationAddr+0x38>)
  4014be:	47a0      	blx	r4
  4014c0:	00409504 	.word	0x00409504
  4014c4:	004093cc 	.word	0x004093cc
  4014c8:	0040950c 	.word	0x0040950c
  4014cc:	004023f1 	.word	0x004023f1
  4014d0:	00409528 	.word	0x00409528

004014d4 <XDMAC_SetDescriptorAddr>:
 * \param addr Address of next descriptor.
 * \param ndaif Interface of next descriptor.
 */
void XDMAC_SetDescriptorAddr(Xdmac *pXdmac, uint8_t channel,
							 uint32_t addr, uint8_t ndaif)
{
  4014d4:	b510      	push	{r4, lr}
	assert(pXdmac);
  4014d6:	b150      	cbz	r0, 4014ee <XDMAC_SetDescriptorAddr+0x1a>
	assert(ndaif < 2);
  4014d8:	2b01      	cmp	r3, #1
  4014da:	d80f      	bhi.n	4014fc <XDMAC_SetDescriptorAddr+0x28>
	assert(channel < XDMAC_CHANNEL_NUM);
  4014dc:	2917      	cmp	r1, #23
  4014de:	d814      	bhi.n	40150a <XDMAC_SetDescriptorAddr+0x36>
	pXdmac->XDMAC_CHID[channel].XDMAC_CNDA =  (addr & 0xFFFFFFFC) | ndaif;
  4014e0:	f022 0203 	bic.w	r2, r2, #3
  4014e4:	4313      	orrs	r3, r2
  4014e6:	eb00 1481 	add.w	r4, r0, r1, lsl #6
  4014ea:	66a3      	str	r3, [r4, #104]	; 0x68
  4014ec:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4014ee:	4b0a      	ldr	r3, [pc, #40]	; (401518 <XDMAC_SetDescriptorAddr+0x44>)
  4014f0:	4a0a      	ldr	r2, [pc, #40]	; (40151c <XDMAC_SetDescriptorAddr+0x48>)
  4014f2:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
  4014f6:	480a      	ldr	r0, [pc, #40]	; (401520 <XDMAC_SetDescriptorAddr+0x4c>)
  4014f8:	4c0a      	ldr	r4, [pc, #40]	; (401524 <XDMAC_SetDescriptorAddr+0x50>)
  4014fa:	47a0      	blx	r4
	assert(ndaif < 2);
  4014fc:	4b0a      	ldr	r3, [pc, #40]	; (401528 <XDMAC_SetDescriptorAddr+0x54>)
  4014fe:	4a07      	ldr	r2, [pc, #28]	; (40151c <XDMAC_SetDescriptorAddr+0x48>)
  401500:	f240 11a3 	movw	r1, #419	; 0x1a3
  401504:	4806      	ldr	r0, [pc, #24]	; (401520 <XDMAC_SetDescriptorAddr+0x4c>)
  401506:	4c07      	ldr	r4, [pc, #28]	; (401524 <XDMAC_SetDescriptorAddr+0x50>)
  401508:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40150a:	4b08      	ldr	r3, [pc, #32]	; (40152c <XDMAC_SetDescriptorAddr+0x58>)
  40150c:	4a03      	ldr	r2, [pc, #12]	; (40151c <XDMAC_SetDescriptorAddr+0x48>)
  40150e:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
  401512:	4803      	ldr	r0, [pc, #12]	; (401520 <XDMAC_SetDescriptorAddr+0x4c>)
  401514:	4c03      	ldr	r4, [pc, #12]	; (401524 <XDMAC_SetDescriptorAddr+0x50>)
  401516:	47a0      	blx	r4
  401518:	00409504 	.word	0x00409504
  40151c:	004093e8 	.word	0x004093e8
  401520:	0040950c 	.word	0x0040950c
  401524:	004023f1 	.word	0x004023f1
  401528:	00409544 	.word	0x00409544
  40152c:	00409528 	.word	0x00409528

00401530 <XDMAC_SetDescriptorControl>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param config Configuration of next descriptor.
 */
void XDMAC_SetDescriptorControl(Xdmac *pXdmac, uint8_t channel, uint8_t config)
{
  401530:	b510      	push	{r4, lr}
	assert(pXdmac);
  401532:	b128      	cbz	r0, 401540 <XDMAC_SetDescriptorControl+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  401534:	2917      	cmp	r1, #23
  401536:	d80a      	bhi.n	40154e <XDMAC_SetDescriptorControl+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CNDC = config;
  401538:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  40153c:	66da      	str	r2, [r3, #108]	; 0x6c
  40153e:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401540:	4b06      	ldr	r3, [pc, #24]	; (40155c <XDMAC_SetDescriptorControl+0x2c>)
  401542:	4a07      	ldr	r2, [pc, #28]	; (401560 <XDMAC_SetDescriptorControl+0x30>)
  401544:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
  401548:	4806      	ldr	r0, [pc, #24]	; (401564 <XDMAC_SetDescriptorControl+0x34>)
  40154a:	4c07      	ldr	r4, [pc, #28]	; (401568 <XDMAC_SetDescriptorControl+0x38>)
  40154c:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40154e:	4b07      	ldr	r3, [pc, #28]	; (40156c <XDMAC_SetDescriptorControl+0x3c>)
  401550:	4a03      	ldr	r2, [pc, #12]	; (401560 <XDMAC_SetDescriptorControl+0x30>)
  401552:	f240 11b3 	movw	r1, #435	; 0x1b3
  401556:	4803      	ldr	r0, [pc, #12]	; (401564 <XDMAC_SetDescriptorControl+0x34>)
  401558:	4c03      	ldr	r4, [pc, #12]	; (401568 <XDMAC_SetDescriptorControl+0x38>)
  40155a:	47a0      	blx	r4
  40155c:	00409504 	.word	0x00409504
  401560:	00409400 	.word	0x00409400
  401564:	0040950c 	.word	0x0040950c
  401568:	004023f1 	.word	0x004023f1
  40156c:	00409528 	.word	0x00409528

00401570 <XDMAC_SetMicroblockControl>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param ublen Microblock length.
 */
void XDMAC_SetMicroblockControl(Xdmac *pXdmac, uint8_t channel, uint32_t ublen)
{
  401570:	b510      	push	{r4, lr}
	assert(pXdmac);
  401572:	b138      	cbz	r0, 401584 <XDMAC_SetMicroblockControl+0x14>
	assert(channel < XDMAC_CHANNEL_NUM);
  401574:	2917      	cmp	r1, #23
  401576:	d80c      	bhi.n	401592 <XDMAC_SetMicroblockControl+0x22>
	pXdmac->XDMAC_CHID[channel].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  401578:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  40157c:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  401580:	671a      	str	r2, [r3, #112]	; 0x70
  401582:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401584:	4b06      	ldr	r3, [pc, #24]	; (4015a0 <XDMAC_SetMicroblockControl+0x30>)
  401586:	4a07      	ldr	r2, [pc, #28]	; (4015a4 <XDMAC_SetMicroblockControl+0x34>)
  401588:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
  40158c:	4806      	ldr	r0, [pc, #24]	; (4015a8 <XDMAC_SetMicroblockControl+0x38>)
  40158e:	4c07      	ldr	r4, [pc, #28]	; (4015ac <XDMAC_SetMicroblockControl+0x3c>)
  401590:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  401592:	4b07      	ldr	r3, [pc, #28]	; (4015b0 <XDMAC_SetMicroblockControl+0x40>)
  401594:	4a03      	ldr	r2, [pc, #12]	; (4015a4 <XDMAC_SetMicroblockControl+0x34>)
  401596:	f240 11c1 	movw	r1, #449	; 0x1c1
  40159a:	4803      	ldr	r0, [pc, #12]	; (4015a8 <XDMAC_SetMicroblockControl+0x38>)
  40159c:	4c03      	ldr	r4, [pc, #12]	; (4015ac <XDMAC_SetMicroblockControl+0x3c>)
  40159e:	47a0      	blx	r4
  4015a0:	00409504 	.word	0x00409504
  4015a4:	0040941c 	.word	0x0040941c
  4015a8:	0040950c 	.word	0x0040950c
  4015ac:	004023f1 	.word	0x004023f1
  4015b0:	00409528 	.word	0x00409528

004015b4 <XDMAC_SetBlockControl>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param blen Block length.
 */
void XDMAC_SetBlockControl(Xdmac *pXdmac, uint8_t channel, uint16_t blen)
{
  4015b4:	b510      	push	{r4, lr}
	assert(pXdmac);
  4015b6:	b138      	cbz	r0, 4015c8 <XDMAC_SetBlockControl+0x14>
	assert(channel < XDMAC_CHANNEL_NUM);
  4015b8:	2917      	cmp	r1, #23
  4015ba:	d80c      	bhi.n	4015d6 <XDMAC_SetBlockControl+0x22>
	pXdmac->XDMAC_CHID[channel].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4015bc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4015c0:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  4015c4:	675a      	str	r2, [r3, #116]	; 0x74
  4015c6:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4015c8:	4b06      	ldr	r3, [pc, #24]	; (4015e4 <XDMAC_SetBlockControl+0x30>)
  4015ca:	4a07      	ldr	r2, [pc, #28]	; (4015e8 <XDMAC_SetBlockControl+0x34>)
  4015cc:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
  4015d0:	4806      	ldr	r0, [pc, #24]	; (4015ec <XDMAC_SetBlockControl+0x38>)
  4015d2:	4c07      	ldr	r4, [pc, #28]	; (4015f0 <XDMAC_SetBlockControl+0x3c>)
  4015d4:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4015d6:	4b07      	ldr	r3, [pc, #28]	; (4015f4 <XDMAC_SetBlockControl+0x40>)
  4015d8:	4a03      	ldr	r2, [pc, #12]	; (4015e8 <XDMAC_SetBlockControl+0x34>)
  4015da:	f240 11cf 	movw	r1, #463	; 0x1cf
  4015de:	4803      	ldr	r0, [pc, #12]	; (4015ec <XDMAC_SetBlockControl+0x38>)
  4015e0:	4c03      	ldr	r4, [pc, #12]	; (4015f0 <XDMAC_SetBlockControl+0x3c>)
  4015e2:	47a0      	blx	r4
  4015e4:	00409504 	.word	0x00409504
  4015e8:	00409438 	.word	0x00409438
  4015ec:	0040950c 	.word	0x0040950c
  4015f0:	004023f1 	.word	0x004023f1
  4015f4:	00409528 	.word	0x00409528

004015f8 <XDMAC_SetChannelConfig>:
 * \param pXdmac Pointer to the XDMAC peripheral.
 * \param channel Particular channel number.
 * \param config Channel configuration.
 */
void XDMAC_SetChannelConfig(Xdmac *pXdmac, uint8_t channel, uint32_t config)
{
  4015f8:	b510      	push	{r4, lr}
	assert(pXdmac);
  4015fa:	b128      	cbz	r0, 401608 <XDMAC_SetChannelConfig+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  4015fc:	2917      	cmp	r1, #23
  4015fe:	d80a      	bhi.n	401616 <XDMAC_SetChannelConfig+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CC = config;
  401600:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  401604:	679a      	str	r2, [r3, #120]	; 0x78
  401606:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401608:	4b06      	ldr	r3, [pc, #24]	; (401624 <XDMAC_SetChannelConfig+0x2c>)
  40160a:	4a07      	ldr	r2, [pc, #28]	; (401628 <XDMAC_SetChannelConfig+0x30>)
  40160c:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
  401610:	4806      	ldr	r0, [pc, #24]	; (40162c <XDMAC_SetChannelConfig+0x34>)
  401612:	4c07      	ldr	r4, [pc, #28]	; (401630 <XDMAC_SetChannelConfig+0x38>)
  401614:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  401616:	4b07      	ldr	r3, [pc, #28]	; (401634 <XDMAC_SetChannelConfig+0x3c>)
  401618:	4a03      	ldr	r2, [pc, #12]	; (401628 <XDMAC_SetChannelConfig+0x30>)
  40161a:	f240 11dd 	movw	r1, #477	; 0x1dd
  40161e:	4803      	ldr	r0, [pc, #12]	; (40162c <XDMAC_SetChannelConfig+0x34>)
  401620:	4c03      	ldr	r4, [pc, #12]	; (401630 <XDMAC_SetChannelConfig+0x38>)
  401622:	47a0      	blx	r4
  401624:	00409504 	.word	0x00409504
  401628:	00409450 	.word	0x00409450
  40162c:	0040950c 	.word	0x0040950c
  401630:	004023f1 	.word	0x004023f1
  401634:	00409528 	.word	0x00409528

00401638 <XDMAC_SetDataStride_MemPattern>:
 * \param channel Particular channel number.
 * \param dds_msp Data stride memory pattern.
 */
void XDMAC_SetDataStride_MemPattern(Xdmac *pXdmac, uint8_t channel,
									uint32_t dds_msp)
{
  401638:	b510      	push	{r4, lr}

	assert(pXdmac);
  40163a:	b128      	cbz	r0, 401648 <XDMAC_SetDataStride_MemPattern+0x10>
	assert(channel < XDMAC_CHANNEL_NUM);
  40163c:	2917      	cmp	r1, #23
  40163e:	d80a      	bhi.n	401656 <XDMAC_SetDataStride_MemPattern+0x1e>
	pXdmac->XDMAC_CHID[channel].XDMAC_CDS_MSP = dds_msp;
  401640:	eb00 1381 	add.w	r3, r0, r1, lsl #6
  401644:	67da      	str	r2, [r3, #124]	; 0x7c
  401646:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  401648:	4b06      	ldr	r3, [pc, #24]	; (401664 <XDMAC_SetDataStride_MemPattern+0x2c>)
  40164a:	4a07      	ldr	r2, [pc, #28]	; (401668 <XDMAC_SetDataStride_MemPattern+0x30>)
  40164c:	f240 11f9 	movw	r1, #505	; 0x1f9
  401650:	4806      	ldr	r0, [pc, #24]	; (40166c <XDMAC_SetDataStride_MemPattern+0x34>)
  401652:	4c07      	ldr	r4, [pc, #28]	; (401670 <XDMAC_SetDataStride_MemPattern+0x38>)
  401654:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  401656:	4b07      	ldr	r3, [pc, #28]	; (401674 <XDMAC_SetDataStride_MemPattern+0x3c>)
  401658:	4a03      	ldr	r2, [pc, #12]	; (401668 <XDMAC_SetDataStride_MemPattern+0x30>)
  40165a:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
  40165e:	4803      	ldr	r0, [pc, #12]	; (40166c <XDMAC_SetDataStride_MemPattern+0x34>)
  401660:	4c03      	ldr	r4, [pc, #12]	; (401670 <XDMAC_SetDataStride_MemPattern+0x38>)
  401662:	47a0      	blx	r4
  401664:	00409504 	.word	0x00409504
  401668:	00409480 	.word	0x00409480
  40166c:	0040950c 	.word	0x0040950c
  401670:	004023f1 	.word	0x004023f1
  401674:	00409528 	.word	0x00409528

00401678 <XDMAC_SetSourceMicroBlockStride>:
 * \param channel Particular channel number.
 * \param subs Source microblock stride.
 */
void XDMAC_SetSourceMicroBlockStride(Xdmac *pXdmac, uint8_t channel,
									 uint32_t subs)
{
  401678:	b510      	push	{r4, lr}
	assert(pXdmac);
  40167a:	b138      	cbz	r0, 40168c <XDMAC_SetSourceMicroBlockStride+0x14>
	assert(channel < XDMAC_CHANNEL_NUM);
  40167c:	2917      	cmp	r1, #23
  40167e:	d80c      	bhi.n	40169a <XDMAC_SetSourceMicroBlockStride+0x22>
	pXdmac->XDMAC_CHID[channel].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  401680:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  401684:	3102      	adds	r1, #2
  401686:	0189      	lsls	r1, r1, #6
  401688:	5042      	str	r2, [r0, r1]
  40168a:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  40168c:	4b06      	ldr	r3, [pc, #24]	; (4016a8 <XDMAC_SetSourceMicroBlockStride+0x30>)
  40168e:	4a07      	ldr	r2, [pc, #28]	; (4016ac <XDMAC_SetSourceMicroBlockStride+0x34>)
  401690:	f44f 7102 	mov.w	r1, #520	; 0x208
  401694:	4806      	ldr	r0, [pc, #24]	; (4016b0 <XDMAC_SetSourceMicroBlockStride+0x38>)
  401696:	4c07      	ldr	r4, [pc, #28]	; (4016b4 <XDMAC_SetSourceMicroBlockStride+0x3c>)
  401698:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  40169a:	4b07      	ldr	r3, [pc, #28]	; (4016b8 <XDMAC_SetSourceMicroBlockStride+0x40>)
  40169c:	4a03      	ldr	r2, [pc, #12]	; (4016ac <XDMAC_SetSourceMicroBlockStride+0x34>)
  40169e:	f240 2109 	movw	r1, #521	; 0x209
  4016a2:	4803      	ldr	r0, [pc, #12]	; (4016b0 <XDMAC_SetSourceMicroBlockStride+0x38>)
  4016a4:	4c03      	ldr	r4, [pc, #12]	; (4016b4 <XDMAC_SetSourceMicroBlockStride+0x3c>)
  4016a6:	47a0      	blx	r4
  4016a8:	00409504 	.word	0x00409504
  4016ac:	004094a0 	.word	0x004094a0
  4016b0:	0040950c 	.word	0x0040950c
  4016b4:	004023f1 	.word	0x004023f1
  4016b8:	00409528 	.word	0x00409528

004016bc <XDMAC_SetDestinationMicroBlockStride>:
 * \param channel Particular channel number.
 * \param dubs Destination microblock stride.
 */
void XDMAC_SetDestinationMicroBlockStride(Xdmac *pXdmac, uint8_t channel,
		uint32_t dubs)
{
  4016bc:	b510      	push	{r4, lr}
	assert(pXdmac);
  4016be:	b140      	cbz	r0, 4016d2 <XDMAC_SetDestinationMicroBlockStride+0x16>
	assert(channel < XDMAC_CHANNEL_NUM);
  4016c0:	2917      	cmp	r1, #23
  4016c2:	d80d      	bhi.n	4016e0 <XDMAC_SetDestinationMicroBlockStride+0x24>
	pXdmac->XDMAC_CHID[channel].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4016c4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  4016c8:	3102      	adds	r1, #2
  4016ca:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4016ce:	604a      	str	r2, [r1, #4]
  4016d0:	bd10      	pop	{r4, pc}
	assert(pXdmac);
  4016d2:	4b07      	ldr	r3, [pc, #28]	; (4016f0 <XDMAC_SetDestinationMicroBlockStride+0x34>)
  4016d4:	4a07      	ldr	r2, [pc, #28]	; (4016f4 <XDMAC_SetDestinationMicroBlockStride+0x38>)
  4016d6:	f240 2117 	movw	r1, #535	; 0x217
  4016da:	4807      	ldr	r0, [pc, #28]	; (4016f8 <XDMAC_SetDestinationMicroBlockStride+0x3c>)
  4016dc:	4c07      	ldr	r4, [pc, #28]	; (4016fc <XDMAC_SetDestinationMicroBlockStride+0x40>)
  4016de:	47a0      	blx	r4
	assert(channel < XDMAC_CHANNEL_NUM);
  4016e0:	4b07      	ldr	r3, [pc, #28]	; (401700 <XDMAC_SetDestinationMicroBlockStride+0x44>)
  4016e2:	4a04      	ldr	r2, [pc, #16]	; (4016f4 <XDMAC_SetDestinationMicroBlockStride+0x38>)
  4016e4:	f44f 7106 	mov.w	r1, #536	; 0x218
  4016e8:	4803      	ldr	r0, [pc, #12]	; (4016f8 <XDMAC_SetDestinationMicroBlockStride+0x3c>)
  4016ea:	4c04      	ldr	r4, [pc, #16]	; (4016fc <XDMAC_SetDestinationMicroBlockStride+0x40>)
  4016ec:	47a0      	blx	r4
  4016ee:	bf00      	nop
  4016f0:	00409504 	.word	0x00409504
  4016f4:	004094c0 	.word	0x004094c0
  4016f8:	0040950c 	.word	0x0040950c
  4016fc:	004023f1 	.word	0x004023f1
  401700:	00409528 	.word	0x00409528

00401704 <XDMAD_AllocateXdmacChannel>:
		uint8_t bDstID)
{
	uint32_t i;

	/* Can't support peripheral to peripheral */
	if (((bSrcID != XDMAD_TRANSFER_MEMORY)
  401704:	29ff      	cmp	r1, #255	; 0xff
  401706:	bf18      	it	ne
  401708:	2aff      	cmpne	r2, #255	; 0xff
  40170a:	d002      	beq.n	401712 <XDMAD_AllocateXdmacChannel+0xe>
		 && (bDstID != XDMAD_TRANSFER_MEMORY)))
		return XDMAD_ALLOC_FAILED;
  40170c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401710:	4770      	bx	lr
{
  401712:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401716:	4616      	mov	r6, r2
  401718:	460f      	mov	r7, r1
  40171a:	4605      	mov	r5, r0

	/* dma transfer from peripheral to memory */
	if (bDstID == XDMAD_TRANSFER_MEMORY) {
  40171c:	2aff      	cmp	r2, #255	; 0xff
  40171e:	d00c      	beq.n	40173a <XDMAD_AllocateXdmacChannel+0x36>
			return XDMAD_ALLOC_FAILED;
		}
	}

	/* dma transfer from memory to peripheral */
	if (bSrcID == XDMAD_TRANSFER_MEMORY) {
  401720:	2fff      	cmp	r7, #255	; 0xff
  401722:	d017      	beq.n	401754 <XDMAD_AllocateXdmacChannel+0x50>
			TRACE_ERROR("%s:: Allocation failed", __FUNCTION__);
			return XDMAD_ALLOC_FAILED;
		}
	}

	for (i = 0; i < pXdmad->numChannels; i ++) {
  401724:	2400      	movs	r4, #0
  401726:	f895 3185 	ldrb.w	r3, [r5, #389]	; 0x185
  40172a:	429c      	cmp	r4, r3
  40172c:	d23c      	bcs.n	4017a8 <XDMAD_AllocateXdmacChannel+0xa4>
		if (pXdmad->XdmaChannels[i].state == XDMAD_STATE_FREE) {
  40172e:	eb05 1304 	add.w	r3, r5, r4, lsl #4
  401732:	7cdb      	ldrb	r3, [r3, #19]
  401734:	b1db      	cbz	r3, 40176e <XDMAD_AllocateXdmacChannel+0x6a>
	for (i = 0; i < pXdmad->numChannels; i ++) {
  401736:	3401      	adds	r4, #1
  401738:	e7f5      	b.n	401726 <XDMAD_AllocateXdmacChannel+0x22>
		if ((!XDMAIF_IsValidatedPeripherOnDma(bSrcID))) {
  40173a:	4608      	mov	r0, r1
  40173c:	4b1e      	ldr	r3, [pc, #120]	; (4017b8 <XDMAD_AllocateXdmacChannel+0xb4>)
  40173e:	4798      	blx	r3
  401740:	2800      	cmp	r0, #0
  401742:	d1ed      	bne.n	401720 <XDMAD_AllocateXdmacChannel+0x1c>
			TRACE_ERROR("%s:: Allocation failed", __FUNCTION__);
  401744:	491d      	ldr	r1, [pc, #116]	; (4017bc <XDMAD_AllocateXdmacChannel+0xb8>)
  401746:	481e      	ldr	r0, [pc, #120]	; (4017c0 <XDMAD_AllocateXdmacChannel+0xbc>)
  401748:	4b1e      	ldr	r3, [pc, #120]	; (4017c4 <XDMAD_AllocateXdmacChannel+0xc0>)
  40174a:	4798      	blx	r3
			return XDMAD_ALLOC_FAILED;
  40174c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if ((!XDMAIF_IsValidatedPeripherOnDma(bDstID))) {
  401754:	4630      	mov	r0, r6
  401756:	4b18      	ldr	r3, [pc, #96]	; (4017b8 <XDMAD_AllocateXdmacChannel+0xb4>)
  401758:	4798      	blx	r3
  40175a:	2800      	cmp	r0, #0
  40175c:	d1e2      	bne.n	401724 <XDMAD_AllocateXdmacChannel+0x20>
			TRACE_ERROR("%s:: Allocation failed", __FUNCTION__);
  40175e:	4917      	ldr	r1, [pc, #92]	; (4017bc <XDMAD_AllocateXdmacChannel+0xb8>)
  401760:	4817      	ldr	r0, [pc, #92]	; (4017c0 <XDMAD_AllocateXdmacChannel+0xbc>)
  401762:	4b18      	ldr	r3, [pc, #96]	; (4017c4 <XDMAD_AllocateXdmacChannel+0xc0>)
  401764:	4798      	blx	r3
			return XDMAD_ALLOC_FAILED;
  401766:	f64f 70ff 	movw	r0, #65535	; 0xffff
  40176a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			/* Allocate the channel */
			pXdmad->XdmaChannels[i].state = XDMAD_STATE_ALLOCATED;
  40176e:	eb05 1504 	add.w	r5, r5, r4, lsl #4
  401772:	f04f 0901 	mov.w	r9, #1
  401776:	f885 9013 	strb.w	r9, [r5, #19]
			/* Get general informations */
			pXdmad->XdmaChannels[i].bSrcPeriphID = bSrcID;
  40177a:	736f      	strb	r7, [r5, #13]
			pXdmad->XdmaChannels[i].bDstPeriphID = bDstID;
  40177c:	73ae      	strb	r6, [r5, #14]
			pXdmad->XdmaChannels[i].bSrcTxIfID =
				XDMAIF_Get_ChannelNumber(bSrcID, 0);
  40177e:	2100      	movs	r1, #0
  401780:	4638      	mov	r0, r7
  401782:	f8df 8048 	ldr.w	r8, [pc, #72]	; 4017cc <XDMAD_AllocateXdmacChannel+0xc8>
  401786:	47c0      	blx	r8
			pXdmad->XdmaChannels[i].bSrcTxIfID =
  401788:	73e8      	strb	r0, [r5, #15]
			pXdmad->XdmaChannels[i].bSrcRxIfID =
				XDMAIF_Get_ChannelNumber(bSrcID, 1);
  40178a:	4649      	mov	r1, r9
  40178c:	4638      	mov	r0, r7
  40178e:	47c0      	blx	r8
			pXdmad->XdmaChannels[i].bSrcRxIfID =
  401790:	7428      	strb	r0, [r5, #16]
			pXdmad->XdmaChannels[i].bDstTxIfID =
				XDMAIF_Get_ChannelNumber(bDstID, 0);
  401792:	2100      	movs	r1, #0
  401794:	4630      	mov	r0, r6
  401796:	47c0      	blx	r8
			pXdmad->XdmaChannels[i].bDstTxIfID =
  401798:	7468      	strb	r0, [r5, #17]
			pXdmad->XdmaChannels[i].bDstRxIfID =
				XDMAIF_Get_ChannelNumber(bDstID, 1);
  40179a:	4649      	mov	r1, r9
  40179c:	4630      	mov	r0, r6
  40179e:	47c0      	blx	r8
			pXdmad->XdmaChannels[i].bDstRxIfID =
  4017a0:	74a8      	strb	r0, [r5, #18]
			return  ((i) & 0xFF);
  4017a2:	b2e0      	uxtb	r0, r4
  4017a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
	}

	TRACE_ERROR("%s:: Allocation failed, all channels are occupied", __FUNCTION__);
  4017a8:	4904      	ldr	r1, [pc, #16]	; (4017bc <XDMAD_AllocateXdmacChannel+0xb8>)
  4017aa:	4807      	ldr	r0, [pc, #28]	; (4017c8 <XDMAD_AllocateXdmacChannel+0xc4>)
  4017ac:	4b05      	ldr	r3, [pc, #20]	; (4017c4 <XDMAD_AllocateXdmacChannel+0xc0>)
  4017ae:	4798      	blx	r3
	return XDMAD_ALLOC_FAILED;
  4017b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4017b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4017b8:	00401e55 	.word	0x00401e55
  4017bc:	00409550 	.word	0x00409550
  4017c0:	0040963c 	.word	0x0040963c
  4017c4:	00402bfd 	.word	0x00402bfd
  4017c8:	00409658 	.word	0x00409658
  4017cc:	00401e05 	.word	0x00401e05

004017d0 <XDMAD_Initialize>:
 * \param bPollingMode Polling DMA transfer:
 *                     1. Via XDMAD_IsTransferDone(); or
 *                     2. Via XDMAD_Handler().
 */
void XDMAD_Initialize(sXdmad *pXdmad, uint8_t bPollingMode)
{
  4017d0:	b510      	push	{r4, lr}
  4017d2:	b082      	sub	sp, #8
	uint32_t j;
	uint32_t volatile timer = 0x7FF;
  4017d4:	f240 73ff 	movw	r3, #2047	; 0x7ff
  4017d8:	9301      	str	r3, [sp, #4]

	assert(pXdmad);
  4017da:	b168      	cbz	r0, 4017f8 <XDMAD_Initialize+0x28>
  4017dc:	4604      	mov	r4, r0
	LockMutex(pXdmad->xdmaMutex, timer);
  4017de:	f500 72c4 	add.w	r2, r0, #392	; 0x188
    
}

__STATIC_INLINE uint8_t get_lock(volatile uint8_t *Lock_Variable, const uint8_t maxValue, volatile uint32_t *pTimeout)
{
    while (*pTimeout)
  4017e2:	9b01      	ldr	r3, [sp, #4]
  4017e4:	b1eb      	cbz	r3, 401822 <XDMAD_Initialize+0x52>
__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;

#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
  4017e6:	e8d2 3f4f 	ldrexb	r3, [r2]
	{
        if(__LDREXB(Lock_Variable) < maxValue)
  4017ea:	f013 0fff 	tst.w	r3, #255	; 0xff
  4017ee:	d009      	beq.n	401804 <XDMAD_Initialize+0x34>
          __DMB();
          TRACE_DEBUG("Mutex locked ");
          return 0;
        }
        
        ((*pTimeout)--);
  4017f0:	9b01      	ldr	r3, [sp, #4]
  4017f2:	3b01      	subs	r3, #1
  4017f4:	9301      	str	r3, [sp, #4]
  4017f6:	e7f4      	b.n	4017e2 <XDMAD_Initialize+0x12>
	assert(pXdmad);
  4017f8:	4b33      	ldr	r3, [pc, #204]	; (4018c8 <XDMAD_Initialize+0xf8>)
  4017fa:	4a34      	ldr	r2, [pc, #208]	; (4018cc <XDMAD_Initialize+0xfc>)
  4017fc:	2191      	movs	r1, #145	; 0x91
  4017fe:	4834      	ldr	r0, [pc, #208]	; (4018d0 <XDMAD_Initialize+0x100>)
  401800:	4c34      	ldr	r4, [pc, #208]	; (4018d4 <XDMAD_Initialize+0x104>)
  401802:	47a0      	blx	r4
          while( __STREXB(((*Lock_Variable) + 1), Lock_Variable) )
  401804:	f894 3188 	ldrb.w	r3, [r4, #392]	; 0x188
  401808:	3301      	adds	r3, #1
  40180a:	b2db      	uxtb	r3, r3
 */
__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
  40180c:	e8c2 3f40 	strexb	r0, r3, [r2]
  401810:	b128      	cbz	r0, 40181e <XDMAD_Initialize+0x4e>
            if(!(*pTimeout)--)
  401812:	9b01      	ldr	r3, [sp, #4]
  401814:	1e58      	subs	r0, r3, #1
  401816:	9001      	str	r0, [sp, #4]
  401818:	2b00      	cmp	r3, #0
  40181a:	d1f3      	bne.n	401804 <XDMAD_Initialize+0x34>
  40181c:	e001      	b.n	401822 <XDMAD_Initialize+0x52>
  __ASM volatile ("dmb 0xF":::"memory");
  40181e:	f3bf 8f5f 	dmb	sy

	if (xDmad_Initialized) {
  401822:	4b2d      	ldr	r3, [pc, #180]	; (4018d8 <XDMAD_Initialize+0x108>)
  401824:	781b      	ldrb	r3, [r3, #0]
  401826:	b1b3      	cbz	r3, 401856 <XDMAD_Initialize+0x86>
  __ASM volatile ("dsb 0xF":::"memory");
  401828:	f3bf 8f4f 	dsb	sy
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
  40182c:	f504 73c4 	add.w	r3, r4, #392	; 0x188
  401830:	e8d3 3f4f 	ldrexb	r3, [r3]

__STATIC_INLINE uint8_t free_lock(volatile uint8_t *Lock_Variable)
{
    /* Memory access barrier Ensure memory operations completed before releasing lock  */
    __DSB();
    if(__LDREXB(Lock_Variable))
  401834:	f013 0fff 	tst.w	r3, #255	; 0xff
  401838:	d00b      	beq.n	401852 <XDMAD_Initialize+0x82>
    {
      __STREXB( ((*Lock_Variable) - 1), Lock_Variable);
  40183a:	f894 3188 	ldrb.w	r3, [r4, #392]	; 0x188
  40183e:	3b01      	subs	r3, #1
  401840:	b2db      	uxtb	r3, r3
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
  401842:	f504 71c4 	add.w	r1, r4, #392	; 0x188
  401846:	e8c1 3f42 	strexb	r2, r3, [r1]
  __ASM volatile ("dsb 0xF":::"memory");
  40184a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  40184e:	f3bf 8f5f 	dmb	sy
		pXdmad->XdmaChannels[j].state = XDMAD_STATE_FREE;
	}

	xDmad_Initialized = 1;
	ReleaseMutex(pXdmad->xdmaMutex);
}
  401852:	b002      	add	sp, #8
  401854:	bd10      	pop	{r4, pc}
	pXdmad->pXdmacs = XDMAC;
  401856:	4821      	ldr	r0, [pc, #132]	; (4018dc <XDMAD_Initialize+0x10c>)
  401858:	6020      	str	r0, [r4, #0]
	pXdmad->pollingMode = bPollingMode;
  40185a:	f884 1186 	strb.w	r1, [r4, #390]	; 0x186
	pXdmad->numControllers = XDMAC_CONTROLLER_NUM;
  40185e:	2301      	movs	r3, #1
  401860:	f884 3184 	strb.w	r3, [r4, #388]	; 0x184
	pXdmad->numChannels    = (XDMAC_GTYPE_NB_CH(XDMAC_GetType(XDMAC)) + 1);
  401864:	4b1e      	ldr	r3, [pc, #120]	; (4018e0 <XDMAD_Initialize+0x110>)
  401866:	4798      	blx	r3
  401868:	f000 001f 	and.w	r0, r0, #31
  40186c:	3001      	adds	r0, #1
  40186e:	f884 0185 	strb.w	r0, [r4, #389]	; 0x185
	for (j = 0; j < pXdmad->numChannels; j ++) {
  401872:	2100      	movs	r1, #0
  401874:	e00d      	b.n	401892 <XDMAD_Initialize+0xc2>
		pXdmad->XdmaChannels[j].fCallback = 0;
  401876:	eb04 1301 	add.w	r3, r4, r1, lsl #4
  40187a:	2200      	movs	r2, #0
  40187c:	605a      	str	r2, [r3, #4]
		pXdmad->XdmaChannels[j].pArg      = 0;
  40187e:	609a      	str	r2, [r3, #8]
		pXdmad->XdmaChannels[j].bIrqOwner    = 0;
  401880:	731a      	strb	r2, [r3, #12]
		pXdmad->XdmaChannels[j].bSrcPeriphID = 0;
  401882:	735a      	strb	r2, [r3, #13]
		pXdmad->XdmaChannels[j].bDstPeriphID = 0;
  401884:	739a      	strb	r2, [r3, #14]
		pXdmad->XdmaChannels[j].bSrcTxIfID   = 0;
  401886:	73da      	strb	r2, [r3, #15]
		pXdmad->XdmaChannels[j].bSrcRxIfID   = 0;
  401888:	741a      	strb	r2, [r3, #16]
		pXdmad->XdmaChannels[j].bDstTxIfID   = 0;
  40188a:	745a      	strb	r2, [r3, #17]
		pXdmad->XdmaChannels[j].bDstRxIfID   = 0;
  40188c:	749a      	strb	r2, [r3, #18]
		pXdmad->XdmaChannels[j].state = XDMAD_STATE_FREE;
  40188e:	74da      	strb	r2, [r3, #19]
	for (j = 0; j < pXdmad->numChannels; j ++) {
  401890:	3101      	adds	r1, #1
  401892:	4281      	cmp	r1, r0
  401894:	d3ef      	bcc.n	401876 <XDMAD_Initialize+0xa6>
	xDmad_Initialized = 1;
  401896:	2201      	movs	r2, #1
  401898:	4b0f      	ldr	r3, [pc, #60]	; (4018d8 <XDMAD_Initialize+0x108>)
  40189a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40189c:	f3bf 8f4f 	dsb	sy
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
  4018a0:	f504 73c4 	add.w	r3, r4, #392	; 0x188
  4018a4:	e8d3 3f4f 	ldrexb	r3, [r3]
    if(__LDREXB(Lock_Variable))
  4018a8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4018ac:	d0d1      	beq.n	401852 <XDMAD_Initialize+0x82>
      __STREXB( ((*Lock_Variable) - 1), Lock_Variable);
  4018ae:	f894 3188 	ldrb.w	r3, [r4, #392]	; 0x188
  4018b2:	3b01      	subs	r3, #1
  4018b4:	b2db      	uxtb	r3, r3
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
  4018b6:	f504 71c4 	add.w	r1, r4, #392	; 0x188
  4018ba:	e8c1 3f42 	strexb	r2, r3, [r1]
  __ASM volatile ("dsb 0xF":::"memory");
  4018be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  4018c2:	f3bf 8f5f 	dmb	sy
  4018c6:	e7c4      	b.n	401852 <XDMAD_Initialize+0x82>
  4018c8:	00409690 	.word	0x00409690
  4018cc:	0040956c 	.word	0x0040956c
  4018d0:	00409698 	.word	0x00409698
  4018d4:	004023f1 	.word	0x004023f1
  4018d8:	20400a54 	.word	0x20400a54
  4018dc:	40078000 	.word	0x40078000
  4018e0:	004011cd 	.word	0x004011cd

004018e4 <XDMAD_AllocateChannel>:
 * XDMAD_ALLOC_FAILED if allocation failed.
 */
uint32_t XDMAD_AllocateChannel(sXdmad *pXdmad,
								uint8_t bSrcID,
								uint8_t bDstID)
{
  4018e4:	b530      	push	{r4, r5, lr}
  4018e6:	b083      	sub	sp, #12
  4018e8:	4604      	mov	r4, r0
	uint32_t dwChannel = XDMAD_ALLOC_FAILED;
	uint32_t volatile timer = 0x7FF;
  4018ea:	f240 73ff 	movw	r3, #2047	; 0x7ff
  4018ee:	9301      	str	r3, [sp, #4]

	LockMutex(pXdmad->xdmaMutex, timer);
  4018f0:	f500 70c4 	add.w	r0, r0, #392	; 0x188
    while (*pTimeout)
  4018f4:	9b01      	ldr	r3, [sp, #4]
  4018f6:	b1bb      	cbz	r3, 401928 <XDMAD_AllocateChannel+0x44>
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
  4018f8:	e8d0 3f4f 	ldrexb	r3, [r0]
        if(__LDREXB(Lock_Variable) < maxValue)
  4018fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  401900:	d003      	beq.n	40190a <XDMAD_AllocateChannel+0x26>
        ((*pTimeout)--);
  401902:	9b01      	ldr	r3, [sp, #4]
  401904:	3b01      	subs	r3, #1
  401906:	9301      	str	r3, [sp, #4]
  401908:	e7f4      	b.n	4018f4 <XDMAD_AllocateChannel+0x10>
          while( __STREXB(((*Lock_Variable) + 1), Lock_Variable) )
  40190a:	f894 3188 	ldrb.w	r3, [r4, #392]	; 0x188
  40190e:	3301      	adds	r3, #1
  401910:	b2db      	uxtb	r3, r3
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
  401912:	e8c0 3f45 	strexb	r5, r3, [r0]
  401916:	b12d      	cbz	r5, 401924 <XDMAD_AllocateChannel+0x40>
            if(!(*pTimeout)--)
  401918:	9b01      	ldr	r3, [sp, #4]
  40191a:	1e5d      	subs	r5, r3, #1
  40191c:	9501      	str	r5, [sp, #4]
  40191e:	2b00      	cmp	r3, #0
  401920:	d1f3      	bne.n	40190a <XDMAD_AllocateChannel+0x26>
  401922:	e001      	b.n	401928 <XDMAD_AllocateChannel+0x44>
  __ASM volatile ("dmb 0xF":::"memory");
  401924:	f3bf 8f5f 	dmb	sy
	dwChannel = XDMAD_AllocateXdmacChannel(pXdmad,  bSrcID, bDstID);
  401928:	4620      	mov	r0, r4
  40192a:	4b0c      	ldr	r3, [pc, #48]	; (40195c <XDMAD_AllocateChannel+0x78>)
  40192c:	4798      	blx	r3
  __ASM volatile ("dsb 0xF":::"memory");
  40192e:	f3bf 8f4f 	dsb	sy
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
  401932:	f504 73c4 	add.w	r3, r4, #392	; 0x188
  401936:	e8d3 3f4f 	ldrexb	r3, [r3]
    if(__LDREXB(Lock_Variable))
  40193a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40193e:	d00b      	beq.n	401958 <XDMAD_AllocateChannel+0x74>
      __STREXB( ((*Lock_Variable) - 1), Lock_Variable);
  401940:	f894 3188 	ldrb.w	r3, [r4, #392]	; 0x188
  401944:	3b01      	subs	r3, #1
  401946:	b2db      	uxtb	r3, r3
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
  401948:	f504 71c4 	add.w	r1, r4, #392	; 0x188
  40194c:	e8c1 3f42 	strexb	r2, r3, [r1]
  __ASM volatile ("dsb 0xF":::"memory");
  401950:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("dmb 0xF":::"memory");
  401954:	f3bf 8f5f 	dmb	sy
	ReleaseMutex(pXdmad->xdmaMutex);

	return dwChannel;
}
  401958:	b003      	add	sp, #12
  40195a:	bd30      	pop	{r4, r5, pc}
  40195c:	00401705 	.word	0x00401705

00401960 <XDMAD_SetCallback>:
 */
eXdmadRC XDMAD_SetCallback(sXdmad *pXdmad,
							uint32_t dwChannel,
							XdmadTransferCallback fCallback,
							void *pArg)
{
  401960:	b538      	push	{r3, r4, r5, lr}

	uint8_t iChannel    = (dwChannel) & 0xFF;
	assert(pXdmad != NULL);
  401962:	b138      	cbz	r0, 401974 <XDMAD_SetCallback+0x14>
  401964:	b2cd      	uxtb	r5, r1
  401966:	4604      	mov	r4, r0

	if (iChannel >= pXdmad->numChannels) return XDMAD_ERROR;
  401968:	f890 0185 	ldrb.w	r0, [r0, #389]	; 0x185
  40196c:	4285      	cmp	r5, r0
  40196e:	d307      	bcc.n	401980 <XDMAD_SetCallback+0x20>
  401970:	2004      	movs	r0, #4
  401972:	bd38      	pop	{r3, r4, r5, pc}
	assert(pXdmad != NULL);
  401974:	4b0d      	ldr	r3, [pc, #52]	; (4019ac <XDMAD_SetCallback+0x4c>)
  401976:	4a0e      	ldr	r2, [pc, #56]	; (4019b0 <XDMAD_SetCallback+0x50>)
  401978:	21f0      	movs	r1, #240	; 0xf0
  40197a:	480e      	ldr	r0, [pc, #56]	; (4019b4 <XDMAD_SetCallback+0x54>)
  40197c:	4c0e      	ldr	r4, [pc, #56]	; (4019b8 <XDMAD_SetCallback+0x58>)
  40197e:	47a0      	blx	r4

	if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_FREE)
  401980:	b2c9      	uxtb	r1, r1
  401982:	eb04 1001 	add.w	r0, r4, r1, lsl #4
  401986:	7cc0      	ldrb	r0, [r0, #19]
  401988:	b908      	cbnz	r0, 40198e <XDMAD_SetCallback+0x2e>
		return XDMAD_ERROR;
  40198a:	2004      	movs	r0, #4
  40198c:	bd38      	pop	{r3, r4, r5, pc}
	else if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_START)
  40198e:	eb04 1001 	add.w	r0, r4, r1, lsl #4
  401992:	7cc0      	ldrb	r0, [r0, #19]
  401994:	b2c0      	uxtb	r0, r0
  401996:	2802      	cmp	r0, #2
  401998:	d005      	beq.n	4019a6 <XDMAD_SetCallback+0x46>
		return XDMAD_BUSY;

	pXdmad->XdmaChannels[iChannel].fCallback = fCallback;
  40199a:	eb04 1101 	add.w	r1, r4, r1, lsl #4
  40199e:	604a      	str	r2, [r1, #4]
	pXdmad->XdmaChannels[iChannel].pArg = pArg;
  4019a0:	608b      	str	r3, [r1, #8]

	return XDMAD_OK;
  4019a2:	2000      	movs	r0, #0
  4019a4:	bd38      	pop	{r3, r4, r5, pc}
		return XDMAD_BUSY;
  4019a6:	2003      	movs	r0, #3
}
  4019a8:	bd38      	pop	{r3, r4, r5, pc}
  4019aa:	bf00      	nop
  4019ac:	004096b4 	.word	0x004096b4
  4019b0:	00409594 	.word	0x00409594
  4019b4:	00409698 	.word	0x00409698
  4019b8:	004023f1 	.word	0x004023f1

004019bc <XDMAD_PrepareChannel>:
 * \param pXdmad     Pointer to xDMA driver instance.
 * \param dwChannel ControllerNumber << 8 | ChannelNumber.
 * \param dwCfg     Configuration value.
 */
eXdmadRC XDMAD_PrepareChannel(sXdmad *pXdmad, uint32_t dwChannel)
{
  4019bc:	b570      	push	{r4, r5, r6, lr}

	uint8_t iChannel    = (dwChannel) & 0xFF;
	Xdmac *pXdmac = pXdmad->pXdmacs;
  4019be:	6805      	ldr	r5, [r0, #0]

	assert(pXdmad != NULL);
  4019c0:	b130      	cbz	r0, 4019d0 <XDMAD_PrepareChannel+0x14>
  4019c2:	b2cc      	uxtb	r4, r1

	if (iChannel >= pXdmad->numChannels) return XDMAD_ERROR;
  4019c4:	f890 3185 	ldrb.w	r3, [r0, #389]	; 0x185
  4019c8:	429c      	cmp	r4, r3
  4019ca:	d308      	bcc.n	4019de <XDMAD_PrepareChannel+0x22>
  4019cc:	2004      	movs	r0, #4
  4019ce:	bd70      	pop	{r4, r5, r6, pc}
	assert(pXdmad != NULL);
  4019d0:	4b2c      	ldr	r3, [pc, #176]	; (401a84 <XDMAD_PrepareChannel+0xc8>)
  4019d2:	4a2d      	ldr	r2, [pc, #180]	; (401a88 <XDMAD_PrepareChannel+0xcc>)
  4019d4:	f240 110d 	movw	r1, #269	; 0x10d
  4019d8:	482c      	ldr	r0, [pc, #176]	; (401a8c <XDMAD_PrepareChannel+0xd0>)
  4019da:	4c2d      	ldr	r4, [pc, #180]	; (401a90 <XDMAD_PrepareChannel+0xd4>)
  4019dc:	47a0      	blx	r4

	if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_FREE)
  4019de:	b2c9      	uxtb	r1, r1
  4019e0:	eb00 1301 	add.w	r3, r0, r1, lsl #4
  4019e4:	7cdb      	ldrb	r3, [r3, #19]
  4019e6:	b90b      	cbnz	r3, 4019ec <XDMAD_PrepareChannel+0x30>
		return XDMAD_ERROR;
  4019e8:	2004      	movs	r0, #4
  4019ea:	bd70      	pop	{r4, r5, r6, pc}
	else if ((pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_START)
  4019ec:	eb00 1301 	add.w	r3, r0, r1, lsl #4
  4019f0:	7cdb      	ldrb	r3, [r3, #19]
  4019f2:	b2db      	uxtb	r3, r3
  4019f4:	2b02      	cmp	r3, #2
  4019f6:	d042      	beq.n	401a7e <XDMAD_PrepareChannel+0xc2>
			  || (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_IN_XFR))
  4019f8:	eb00 1001 	add.w	r0, r0, r1, lsl #4
  4019fc:	7cc3      	ldrb	r3, [r0, #19]
  4019fe:	b2db      	uxtb	r3, r3
  401a00:	2b03      	cmp	r3, #3
  401a02:	d101      	bne.n	401a08 <XDMAD_PrepareChannel+0x4c>
		return XDMAD_BUSY;
  401a04:	2003      	movs	r0, #3
	XDMAC_SetBlockControl(pXdmac, iChannel, 0);
	XDMAC_SetChannelConfig(pXdmac, iChannel, 0x20);
	XDMAC_SetDescriptorAddr(pXdmac, iChannel, 0, 0);
	XDMAC_SetDescriptorControl(pXdmac, iChannel, 0);
	return XDMAD_OK;
}
  401a06:	bd70      	pop	{r4, r5, r6, pc}
	if (!PMC_IsPeriphEnabled(ID_XDMAC))
  401a08:	203a      	movs	r0, #58	; 0x3a
  401a0a:	4b22      	ldr	r3, [pc, #136]	; (401a94 <XDMAD_PrepareChannel+0xd8>)
  401a0c:	4798      	blx	r3
  401a0e:	2800      	cmp	r0, #0
  401a10:	d031      	beq.n	401a76 <XDMAD_PrepareChannel+0xba>
	XDMAC_GetChannelIsr(pXdmac, iChannel);
  401a12:	4621      	mov	r1, r4
  401a14:	4628      	mov	r0, r5
  401a16:	4b20      	ldr	r3, [pc, #128]	; (401a98 <XDMAD_PrepareChannel+0xdc>)
  401a18:	4798      	blx	r3
	XDMAC_DisableGIt (pXdmac, iChannel);
  401a1a:	4621      	mov	r1, r4
  401a1c:	4628      	mov	r0, r5
  401a1e:	4b1f      	ldr	r3, [pc, #124]	; (401a9c <XDMAD_PrepareChannel+0xe0>)
  401a20:	4798      	blx	r3
	XDMAC_DisableChannelIt (pXdmac, iChannel, 0xFF);
  401a22:	22ff      	movs	r2, #255	; 0xff
  401a24:	4621      	mov	r1, r4
  401a26:	4628      	mov	r0, r5
  401a28:	4b1d      	ldr	r3, [pc, #116]	; (401aa0 <XDMAD_PrepareChannel+0xe4>)
  401a2a:	4798      	blx	r3
	XDMAC_DisableChannel(pXdmac, iChannel);
  401a2c:	4621      	mov	r1, r4
  401a2e:	4628      	mov	r0, r5
  401a30:	4b1c      	ldr	r3, [pc, #112]	; (401aa4 <XDMAD_PrepareChannel+0xe8>)
  401a32:	4798      	blx	r3
	XDMAC_SetSourceAddr(pXdmac, iChannel, 0);
  401a34:	2200      	movs	r2, #0
  401a36:	4621      	mov	r1, r4
  401a38:	4628      	mov	r0, r5
  401a3a:	4b1b      	ldr	r3, [pc, #108]	; (401aa8 <XDMAD_PrepareChannel+0xec>)
  401a3c:	4798      	blx	r3
	XDMAC_SetDestinationAddr(pXdmac, iChannel, 0);
  401a3e:	2200      	movs	r2, #0
  401a40:	4621      	mov	r1, r4
  401a42:	4628      	mov	r0, r5
  401a44:	4b19      	ldr	r3, [pc, #100]	; (401aac <XDMAD_PrepareChannel+0xf0>)
  401a46:	4798      	blx	r3
	XDMAC_SetBlockControl(pXdmac, iChannel, 0);
  401a48:	2200      	movs	r2, #0
  401a4a:	4621      	mov	r1, r4
  401a4c:	4628      	mov	r0, r5
  401a4e:	4b18      	ldr	r3, [pc, #96]	; (401ab0 <XDMAD_PrepareChannel+0xf4>)
  401a50:	4798      	blx	r3
	XDMAC_SetChannelConfig(pXdmac, iChannel, 0x20);
  401a52:	2220      	movs	r2, #32
  401a54:	4621      	mov	r1, r4
  401a56:	4628      	mov	r0, r5
  401a58:	4b16      	ldr	r3, [pc, #88]	; (401ab4 <XDMAD_PrepareChannel+0xf8>)
  401a5a:	4798      	blx	r3
	XDMAC_SetDescriptorAddr(pXdmac, iChannel, 0, 0);
  401a5c:	2300      	movs	r3, #0
  401a5e:	461a      	mov	r2, r3
  401a60:	4621      	mov	r1, r4
  401a62:	4628      	mov	r0, r5
  401a64:	4e14      	ldr	r6, [pc, #80]	; (401ab8 <XDMAD_PrepareChannel+0xfc>)
  401a66:	47b0      	blx	r6
	XDMAC_SetDescriptorControl(pXdmac, iChannel, 0);
  401a68:	2200      	movs	r2, #0
  401a6a:	4621      	mov	r1, r4
  401a6c:	4628      	mov	r0, r5
  401a6e:	4b13      	ldr	r3, [pc, #76]	; (401abc <XDMAD_PrepareChannel+0x100>)
  401a70:	4798      	blx	r3
	return XDMAD_OK;
  401a72:	2000      	movs	r0, #0
  401a74:	bd70      	pop	{r4, r5, r6, pc}
		PMC_EnablePeripheral(ID_XDMAC);
  401a76:	203a      	movs	r0, #58	; 0x3a
  401a78:	4b11      	ldr	r3, [pc, #68]	; (401ac0 <XDMAD_PrepareChannel+0x104>)
  401a7a:	4798      	blx	r3
  401a7c:	e7c9      	b.n	401a12 <XDMAD_PrepareChannel+0x56>
		return XDMAD_BUSY;
  401a7e:	2003      	movs	r0, #3
  401a80:	bd70      	pop	{r4, r5, r6, pc}
  401a82:	bf00      	nop
  401a84:	004096b4 	.word	0x004096b4
  401a88:	004095a8 	.word	0x004095a8
  401a8c:	00409698 	.word	0x00409698
  401a90:	004023f1 	.word	0x004023f1
  401a94:	00400859 	.word	0x00400859
  401a98:	004013d1 	.word	0x004013d1
  401a9c:	0040121d 	.word	0x0040121d
  401aa0:	00401351 	.word	0x00401351
  401aa4:	004012ad 	.word	0x004012ad
  401aa8:	00401455 	.word	0x00401455
  401aac:	00401495 	.word	0x00401495
  401ab0:	004015b5 	.word	0x004015b5
  401ab4:	004015f9 	.word	0x004015f9
  401ab8:	004014d5 	.word	0x004014d5
  401abc:	00401531 	.word	0x00401531
  401ac0:	004007f9 	.word	0x004007f9

00401ac4 <XDMAD_Handler>:
/**
 * \brief xDMA interrupt handler
 * \param pxDmad Pointer to DMA driver instance.
 */
void XDMAD_Handler(sXdmad *pDmad)
{
  401ac4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Xdmac *pXdmac;
	sXdmadChannel *pCh;
	uint32_t xdmaChannelIntStatus, xdmaGlobaIntStatus, xdmaGlobalChStatus;
	uint8_t bExec = 0;
	uint8_t _iChannel;
	assert(pDmad != NULL);
  401ac8:	b158      	cbz	r0, 401ae2 <XDMAD_Handler+0x1e>
  401aca:	4605      	mov	r5, r0

	pXdmac = pDmad->pXdmacs;
  401acc:	f8d0 9000 	ldr.w	r9, [r0]
	xdmaGlobaIntStatus = XDMAC_GetGIsr(pXdmac);
  401ad0:	4648      	mov	r0, r9
  401ad2:	4b39      	ldr	r3, [pc, #228]	; (401bb8 <XDMAD_Handler+0xf4>)
  401ad4:	4798      	blx	r3
  401ad6:	4607      	mov	r7, r0

	if ((xdmaGlobaIntStatus & 0xFFFFFF) != 0) {
  401ad8:	f030 437f 	bics.w	r3, r0, #4278190080	; 0xff000000
  401adc:	d108      	bne.n	401af0 <XDMAD_Handler+0x2c>
  401ade:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	assert(pDmad != NULL);
  401ae2:	4b36      	ldr	r3, [pc, #216]	; (401bbc <XDMAD_Handler+0xf8>)
  401ae4:	4a36      	ldr	r2, [pc, #216]	; (401bc0 <XDMAD_Handler+0xfc>)
  401ae6:	f240 1137 	movw	r1, #311	; 0x137
  401aea:	4836      	ldr	r0, [pc, #216]	; (401bc4 <XDMAD_Handler+0x100>)
  401aec:	4c36      	ldr	r4, [pc, #216]	; (401bc8 <XDMAD_Handler+0x104>)
  401aee:	47a0      	blx	r4
		xdmaGlobalChStatus = XDMAC_GetGlobalChStatus(pXdmac);
  401af0:	4648      	mov	r0, r9
  401af2:	4b36      	ldr	r3, [pc, #216]	; (401bcc <XDMAD_Handler+0x108>)
  401af4:	4798      	blx	r3
  401af6:	4682      	mov	sl, r0

		for (_iChannel = 0; _iChannel < pDmad->numChannels; _iChannel ++) {
  401af8:	2400      	movs	r4, #0
	uint8_t bExec = 0;
  401afa:	46a0      	mov	r8, r4
		for (_iChannel = 0; _iChannel < pDmad->numChannels; _iChannel ++) {
  401afc:	e025      	b.n	401b4a <XDMAD_Handler+0x86>
			if ((xdmaGlobalChStatus & (XDMAC_GS_ST0 << _iChannel)) == 0) {
				bExec = 0;
				xdmaChannelIntStatus = XDMAC_GetMaskChannelIsr(pXdmac, _iChannel);

				if (xdmaChannelIntStatus & XDMAC_CIS_BIS) {
					if ((XDMAC_GetChannelItMask(pXdmac, _iChannel) & XDMAC_CIM_LIM)
  401afe:	4621      	mov	r1, r4
  401b00:	4648      	mov	r0, r9
  401b02:	4b33      	ldr	r3, [pc, #204]	; (401bd0 <XDMAD_Handler+0x10c>)
  401b04:	4798      	blx	r3
  401b06:	f010 0f02 	tst.w	r0, #2
  401b0a:	d106      	bne.n	401b1a <XDMAD_Handler+0x56>
						== 0) {
						pCh->state = XDMAD_STATE_DONE;
  401b0c:	eb05 1304 	add.w	r3, r5, r4, lsl #4
  401b10:	2204      	movs	r2, #4
  401b12:	74da      	strb	r2, [r3, #19]
						bExec = 1;
  401b14:	f04f 0801 	mov.w	r8, #1
  401b18:	e034      	b.n	401b84 <XDMAD_Handler+0xc0>
				bExec = 0;
  401b1a:	f04f 0800 	mov.w	r8, #0
  401b1e:	e031      	b.n	401b84 <XDMAD_Handler+0xc0>
					bExec = 1;
				}

			} else {
				/* Block end interrupt for LLI dma mode */
				if (XDMAC_GetChannelIsr(pXdmac, _iChannel) & XDMAC_CIS_BIS) {
  401b20:	4621      	mov	r1, r4
  401b22:	4648      	mov	r0, r9
  401b24:	4b2b      	ldr	r3, [pc, #172]	; (401bd4 <XDMAD_Handler+0x110>)
  401b26:	4798      	blx	r3
  401b28:	f010 0f01 	tst.w	r0, #1
  401b2c:	d13d      	bne.n	401baa <XDMAD_Handler+0xe6>
					pCh->fCallback(_iChannel, pCh->pArg);
				}
			}

			/* Execute callback */
			if (bExec && pCh->fCallback)
  401b2e:	f1b8 0f00 	cmp.w	r8, #0
  401b32:	d008      	beq.n	401b46 <XDMAD_Handler+0x82>
  401b34:	eb05 1306 	add.w	r3, r5, r6, lsl #4
  401b38:	685b      	ldr	r3, [r3, #4]
  401b3a:	b123      	cbz	r3, 401b46 <XDMAD_Handler+0x82>
				pCh->fCallback(_iChannel, pCh->pArg);
  401b3c:	eb05 1606 	add.w	r6, r5, r6, lsl #4
  401b40:	68b1      	ldr	r1, [r6, #8]
  401b42:	4620      	mov	r0, r4
  401b44:	4798      	blx	r3
		for (_iChannel = 0; _iChannel < pDmad->numChannels; _iChannel ++) {
  401b46:	3401      	adds	r4, #1
  401b48:	b2e4      	uxtb	r4, r4
  401b4a:	f895 3185 	ldrb.w	r3, [r5, #389]	; 0x185
  401b4e:	429c      	cmp	r4, r3
  401b50:	d2c5      	bcs.n	401ade <XDMAD_Handler+0x1a>
			if (!(xdmaGlobaIntStatus & (1 << _iChannel))) continue;
  401b52:	4626      	mov	r6, r4
  401b54:	2301      	movs	r3, #1
  401b56:	40a3      	lsls	r3, r4
  401b58:	421f      	tst	r7, r3
  401b5a:	d0f4      	beq.n	401b46 <XDMAD_Handler+0x82>
			if (pCh->state == XDMAD_STATE_FREE) return;
  401b5c:	eb05 1304 	add.w	r3, r5, r4, lsl #4
  401b60:	7cdb      	ldrb	r3, [r3, #19]
  401b62:	2b00      	cmp	r3, #0
  401b64:	d0bb      	beq.n	401ade <XDMAD_Handler+0x1a>
			if ((xdmaGlobalChStatus & (XDMAC_GS_ST0 << _iChannel)) == 0) {
  401b66:	2301      	movs	r3, #1
  401b68:	40a3      	lsls	r3, r4
  401b6a:	ea1a 0f03 	tst.w	sl, r3
  401b6e:	d1d7      	bne.n	401b20 <XDMAD_Handler+0x5c>
				xdmaChannelIntStatus = XDMAC_GetMaskChannelIsr(pXdmac, _iChannel);
  401b70:	4621      	mov	r1, r4
  401b72:	4648      	mov	r0, r9
  401b74:	4b18      	ldr	r3, [pc, #96]	; (401bd8 <XDMAD_Handler+0x114>)
  401b76:	4798      	blx	r3
  401b78:	4683      	mov	fp, r0
				if (xdmaChannelIntStatus & XDMAC_CIS_BIS) {
  401b7a:	f010 0f01 	tst.w	r0, #1
  401b7e:	d1be      	bne.n	401afe <XDMAD_Handler+0x3a>
				bExec = 0;
  401b80:	f04f 0800 	mov.w	r8, #0
				if (xdmaChannelIntStatus & XDMAC_CIS_LIS) {
  401b84:	f01b 0f02 	tst.w	fp, #2
  401b88:	d005      	beq.n	401b96 <XDMAD_Handler+0xd2>
					pCh->state = XDMAD_STATE_DONE;
  401b8a:	eb05 1306 	add.w	r3, r5, r6, lsl #4
  401b8e:	2204      	movs	r2, #4
  401b90:	74da      	strb	r2, [r3, #19]
					bExec = 1;
  401b92:	f04f 0801 	mov.w	r8, #1
				if (xdmaChannelIntStatus & XDMAC_CIS_DIS) {
  401b96:	f01b 0f04 	tst.w	fp, #4
  401b9a:	d0c8      	beq.n	401b2e <XDMAD_Handler+0x6a>
					pCh->state = XDMAD_STATE_DONE;
  401b9c:	eb05 1306 	add.w	r3, r5, r6, lsl #4
  401ba0:	2204      	movs	r2, #4
  401ba2:	74da      	strb	r2, [r3, #19]
					bExec = 1;
  401ba4:	f04f 0801 	mov.w	r8, #1
  401ba8:	e7c1      	b.n	401b2e <XDMAD_Handler+0x6a>
					pCh->fCallback(_iChannel, pCh->pArg);
  401baa:	eb05 1304 	add.w	r3, r5, r4, lsl #4
  401bae:	685a      	ldr	r2, [r3, #4]
  401bb0:	6899      	ldr	r1, [r3, #8]
  401bb2:	4620      	mov	r0, r4
  401bb4:	4790      	blx	r2
  401bb6:	e7ba      	b.n	401b2e <XDMAD_Handler+0x6a>
  401bb8:	00401249 	.word	0x00401249
  401bbc:	004096c4 	.word	0x004096c4
  401bc0:	004095c0 	.word	0x004095c0
  401bc4:	00409698 	.word	0x00409698
  401bc8:	004023f1 	.word	0x004023f1
  401bcc:	004012ed 	.word	0x004012ed
  401bd0:	00401391 	.word	0x00401391
  401bd4:	004013d1 	.word	0x004013d1
  401bd8:	00401411 	.word	0x00401411

00401bdc <XDMAD_ConfigureTransfer>:
								  uint32_t dwChannel,
								  sXdmadCfg *pXdmaParam,
								  uint32_t dwXdmaDescCfg,
								  uint32_t dwXdmaDescAddr,
								  uint32_t dwXdmaIntEn)
{
  401bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t iChannel    = (dwChannel) & 0xFF;

	assert(pXdmad != NULL);
  401be0:	b158      	cbz	r0, 401bfa <XDMAD_ConfigureTransfer+0x1e>
  401be2:	460c      	mov	r4, r1
  401be4:	4617      	mov	r7, r2
  401be6:	4698      	mov	r8, r3
  401be8:	b2ce      	uxtb	r6, r1
  401bea:	4605      	mov	r5, r0

	if (iChannel >= pXdmad->numChannels)
  401bec:	f890 3185 	ldrb.w	r3, [r0, #389]	; 0x185
  401bf0:	429e      	cmp	r6, r3
  401bf2:	d309      	bcc.n	401c08 <XDMAD_ConfigureTransfer+0x2c>
		return XDMAD_ERROR;
  401bf4:	2004      	movs	r0, #4
  401bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	assert(pXdmad != NULL);
  401bfa:	4b49      	ldr	r3, [pc, #292]	; (401d20 <XDMAD_ConfigureTransfer+0x144>)
  401bfc:	4a49      	ldr	r2, [pc, #292]	; (401d24 <XDMAD_ConfigureTransfer+0x148>)
  401bfe:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
  401c02:	4849      	ldr	r0, [pc, #292]	; (401d28 <XDMAD_ConfigureTransfer+0x14c>)
  401c04:	4c49      	ldr	r4, [pc, #292]	; (401d2c <XDMAD_ConfigureTransfer+0x150>)
  401c06:	47a0      	blx	r4

	Xdmac *pXdmac = pXdmad->pXdmacs;
  401c08:	f8d0 9000 	ldr.w	r9, [r0]
	XDMAC_GetChannelIsr(pXdmac, iChannel);
  401c0c:	4631      	mov	r1, r6
  401c0e:	4648      	mov	r0, r9
  401c10:	4b47      	ldr	r3, [pc, #284]	; (401d30 <XDMAD_ConfigureTransfer+0x154>)
  401c12:	4798      	blx	r3

	if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_FREE)
  401c14:	b2e4      	uxtb	r4, r4
  401c16:	eb05 1304 	add.w	r3, r5, r4, lsl #4
  401c1a:	7cdb      	ldrb	r3, [r3, #19]
  401c1c:	b913      	cbnz	r3, 401c24 <XDMAD_ConfigureTransfer+0x48>
		return XDMAD_ERROR;
  401c1e:	2004      	movs	r0, #4
  401c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_START)
  401c24:	eb05 1404 	add.w	r4, r5, r4, lsl #4
  401c28:	7ce3      	ldrb	r3, [r4, #19]
  401c2a:	b2db      	uxtb	r3, r3
  401c2c:	2b02      	cmp	r3, #2
  401c2e:	d073      	beq.n	401d18 <XDMAD_ConfigureTransfer+0x13c>
		return XDMAD_BUSY;

	/* Linked List is enabled */
	if ((dwXdmaDescCfg & XDMAC_CNDC_NDE) == XDMAC_CNDC_NDE_DSCR_FETCH_EN) {
  401c30:	f018 0f01 	tst.w	r8, #1
  401c34:	d034      	beq.n	401ca0 <XDMAD_ConfigureTransfer+0xc4>
		if ((dwXdmaDescCfg & XDMAC_CNDC_NDVIEW_Msk) == XDMAC_CNDC_NDVIEW_NDV0) {
  401c36:	f018 0418 	ands.w	r4, r8, #24
  401c3a:	d01b      	beq.n	401c74 <XDMAD_ConfigureTransfer+0x98>
			XDMAC_SetChannelConfig(pXdmac, iChannel, pXdmaParam->mbr_cfg);
			XDMAC_SetSourceAddr(pXdmac, iChannel, pXdmaParam->mbr_sa);
			XDMAC_SetDestinationAddr(pXdmac, iChannel, pXdmaParam->mbr_da);
		}

		if ((dwXdmaDescCfg & XDMAC_CNDC_NDVIEW_Msk) == XDMAC_CNDC_NDVIEW_NDV1)
  401c3c:	2c08      	cmp	r4, #8
  401c3e:	d029      	beq.n	401c94 <XDMAD_ConfigureTransfer+0xb8>
			XDMAC_SetChannelConfig(pXdmac, iChannel, pXdmaParam->mbr_cfg);

		XDMAC_SetDescriptorAddr(pXdmac, iChannel, dwXdmaDescAddr, 0);
  401c40:	2300      	movs	r3, #0
  401c42:	9a08      	ldr	r2, [sp, #32]
  401c44:	4631      	mov	r1, r6
  401c46:	4648      	mov	r0, r9
  401c48:	4c3a      	ldr	r4, [pc, #232]	; (401d34 <XDMAD_ConfigureTransfer+0x158>)
  401c4a:	47a0      	blx	r4
		XDMAC_SetDescriptorControl(pXdmac, iChannel, dwXdmaDescCfg);
  401c4c:	fa5f f288 	uxtb.w	r2, r8
  401c50:	4631      	mov	r1, r6
  401c52:	4648      	mov	r0, r9
  401c54:	4b38      	ldr	r3, [pc, #224]	; (401d38 <XDMAD_ConfigureTransfer+0x15c>)
  401c56:	4798      	blx	r3
		XDMAC_DisableChannelIt (pXdmac, iChannel, 0xFF);
  401c58:	22ff      	movs	r2, #255	; 0xff
  401c5a:	4631      	mov	r1, r6
  401c5c:	4648      	mov	r0, r9
  401c5e:	4b37      	ldr	r3, [pc, #220]	; (401d3c <XDMAD_ConfigureTransfer+0x160>)
  401c60:	4798      	blx	r3
		XDMAC_EnableChannelIt (pXdmac, iChannel, dwXdmaIntEn);
  401c62:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
  401c66:	4631      	mov	r1, r6
  401c68:	4648      	mov	r0, r9
  401c6a:	4b35      	ldr	r3, [pc, #212]	; (401d40 <XDMAD_ConfigureTransfer+0x164>)
  401c6c:	4798      	blx	r3
		XDMAC_SetDescriptorAddr(pXdmac, iChannel, 0, 0);
		XDMAC_SetDescriptorControl(pXdmac, iChannel, 0);
		XDMAC_EnableChannelIt (pXdmac, iChannel, dwXdmaIntEn);
	}

	return XDMAD_OK;
  401c6e:	2000      	movs	r0, #0
  401c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			XDMAC_SetChannelConfig(pXdmac, iChannel, pXdmaParam->mbr_cfg);
  401c74:	68fa      	ldr	r2, [r7, #12]
  401c76:	4631      	mov	r1, r6
  401c78:	4648      	mov	r0, r9
  401c7a:	4b32      	ldr	r3, [pc, #200]	; (401d44 <XDMAD_ConfigureTransfer+0x168>)
  401c7c:	4798      	blx	r3
			XDMAC_SetSourceAddr(pXdmac, iChannel, pXdmaParam->mbr_sa);
  401c7e:	687a      	ldr	r2, [r7, #4]
  401c80:	4631      	mov	r1, r6
  401c82:	4648      	mov	r0, r9
  401c84:	4b30      	ldr	r3, [pc, #192]	; (401d48 <XDMAD_ConfigureTransfer+0x16c>)
  401c86:	4798      	blx	r3
			XDMAC_SetDestinationAddr(pXdmac, iChannel, pXdmaParam->mbr_da);
  401c88:	68ba      	ldr	r2, [r7, #8]
  401c8a:	4631      	mov	r1, r6
  401c8c:	4648      	mov	r0, r9
  401c8e:	4b2f      	ldr	r3, [pc, #188]	; (401d4c <XDMAD_ConfigureTransfer+0x170>)
  401c90:	4798      	blx	r3
  401c92:	e7d3      	b.n	401c3c <XDMAD_ConfigureTransfer+0x60>
			XDMAC_SetChannelConfig(pXdmac, iChannel, pXdmaParam->mbr_cfg);
  401c94:	68fa      	ldr	r2, [r7, #12]
  401c96:	4631      	mov	r1, r6
  401c98:	4648      	mov	r0, r9
  401c9a:	4b2a      	ldr	r3, [pc, #168]	; (401d44 <XDMAD_ConfigureTransfer+0x168>)
  401c9c:	4798      	blx	r3
  401c9e:	e7cf      	b.n	401c40 <XDMAD_ConfigureTransfer+0x64>
		XDMAC_SetSourceAddr(pXdmac, iChannel, pXdmaParam->mbr_sa);
  401ca0:	687a      	ldr	r2, [r7, #4]
  401ca2:	4631      	mov	r1, r6
  401ca4:	4648      	mov	r0, r9
  401ca6:	4b28      	ldr	r3, [pc, #160]	; (401d48 <XDMAD_ConfigureTransfer+0x16c>)
  401ca8:	4798      	blx	r3
		XDMAC_SetDestinationAddr(pXdmac, iChannel, pXdmaParam->mbr_da);
  401caa:	68ba      	ldr	r2, [r7, #8]
  401cac:	4631      	mov	r1, r6
  401cae:	4648      	mov	r0, r9
  401cb0:	4b26      	ldr	r3, [pc, #152]	; (401d4c <XDMAD_ConfigureTransfer+0x170>)
  401cb2:	4798      	blx	r3
		XDMAC_SetMicroblockControl(pXdmac, iChannel, pXdmaParam->mbr_ubc);
  401cb4:	683a      	ldr	r2, [r7, #0]
  401cb6:	4631      	mov	r1, r6
  401cb8:	4648      	mov	r0, r9
  401cba:	4b25      	ldr	r3, [pc, #148]	; (401d50 <XDMAD_ConfigureTransfer+0x174>)
  401cbc:	4798      	blx	r3
		XDMAC_SetBlockControl(pXdmac, iChannel, pXdmaParam->mbr_bc);
  401cbe:	8a3a      	ldrh	r2, [r7, #16]
  401cc0:	4631      	mov	r1, r6
  401cc2:	4648      	mov	r0, r9
  401cc4:	4b23      	ldr	r3, [pc, #140]	; (401d54 <XDMAD_ConfigureTransfer+0x178>)
  401cc6:	4798      	blx	r3
		XDMAC_SetDataStride_MemPattern(pXdmac, iChannel, pXdmaParam->mbr_ds);
  401cc8:	697a      	ldr	r2, [r7, #20]
  401cca:	4631      	mov	r1, r6
  401ccc:	4648      	mov	r0, r9
  401cce:	4b22      	ldr	r3, [pc, #136]	; (401d58 <XDMAD_ConfigureTransfer+0x17c>)
  401cd0:	4798      	blx	r3
		XDMAC_SetSourceMicroBlockStride(pXdmac, iChannel, pXdmaParam->mbr_sus);
  401cd2:	69ba      	ldr	r2, [r7, #24]
  401cd4:	4631      	mov	r1, r6
  401cd6:	4648      	mov	r0, r9
  401cd8:	4b20      	ldr	r3, [pc, #128]	; (401d5c <XDMAD_ConfigureTransfer+0x180>)
  401cda:	4798      	blx	r3
		XDMAC_SetDestinationMicroBlockStride(pXdmac, iChannel, pXdmaParam->mbr_dus);
  401cdc:	69fa      	ldr	r2, [r7, #28]
  401cde:	4631      	mov	r1, r6
  401ce0:	4648      	mov	r0, r9
  401ce2:	4b1f      	ldr	r3, [pc, #124]	; (401d60 <XDMAD_ConfigureTransfer+0x184>)
  401ce4:	4798      	blx	r3
		XDMAC_SetChannelConfig(pXdmac, iChannel, pXdmaParam->mbr_cfg);
  401ce6:	68fa      	ldr	r2, [r7, #12]
  401ce8:	4631      	mov	r1, r6
  401cea:	4648      	mov	r0, r9
  401cec:	4b15      	ldr	r3, [pc, #84]	; (401d44 <XDMAD_ConfigureTransfer+0x168>)
  401cee:	4798      	blx	r3
		XDMAC_SetDescriptorAddr(pXdmac, iChannel, 0, 0);
  401cf0:	2300      	movs	r3, #0
  401cf2:	461a      	mov	r2, r3
  401cf4:	4631      	mov	r1, r6
  401cf6:	4648      	mov	r0, r9
  401cf8:	4c0e      	ldr	r4, [pc, #56]	; (401d34 <XDMAD_ConfigureTransfer+0x158>)
  401cfa:	47a0      	blx	r4
		XDMAC_SetDescriptorControl(pXdmac, iChannel, 0);
  401cfc:	2200      	movs	r2, #0
  401cfe:	4631      	mov	r1, r6
  401d00:	4648      	mov	r0, r9
  401d02:	4b0d      	ldr	r3, [pc, #52]	; (401d38 <XDMAD_ConfigureTransfer+0x15c>)
  401d04:	4798      	blx	r3
		XDMAC_EnableChannelIt (pXdmac, iChannel, dwXdmaIntEn);
  401d06:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
  401d0a:	4631      	mov	r1, r6
  401d0c:	4648      	mov	r0, r9
  401d0e:	4b0c      	ldr	r3, [pc, #48]	; (401d40 <XDMAD_ConfigureTransfer+0x164>)
  401d10:	4798      	blx	r3
	return XDMAD_OK;
  401d12:	2000      	movs	r0, #0
  401d14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return XDMAD_BUSY;
  401d18:	2003      	movs	r0, #3
}
  401d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d1e:	bf00      	nop
  401d20:	004096b4 	.word	0x004096b4
  401d24:	004095e8 	.word	0x004095e8
  401d28:	00409698 	.word	0x00409698
  401d2c:	004023f1 	.word	0x004023f1
  401d30:	004013d1 	.word	0x004013d1
  401d34:	004014d5 	.word	0x004014d5
  401d38:	00401531 	.word	0x00401531
  401d3c:	00401351 	.word	0x00401351
  401d40:	00401311 	.word	0x00401311
  401d44:	004015f9 	.word	0x004015f9
  401d48:	00401455 	.word	0x00401455
  401d4c:	00401495 	.word	0x00401495
  401d50:	00401571 	.word	0x00401571
  401d54:	004015b5 	.word	0x004015b5
  401d58:	00401639 	.word	0x00401639
  401d5c:	00401679 	.word	0x00401679
  401d60:	004016bd 	.word	0x004016bd

00401d64 <XDMAD_StartTransfer>:
 * \brief Start xDMA transfer.
 * \param pXdmad     Pointer to XDMA driver instance.
 * \param dwChannel ControllerNumber << 8 | ChannelNumber.
 */
eXdmadRC XDMAD_StartTransfer(sXdmad *pXdmad, uint32_t dwChannel)
{
  401d64:	b570      	push	{r4, r5, r6, lr}
	uint8_t iChannel    = (dwChannel) & 0xFF;

	assert(pXdmad != NULL);
  401d66:	b138      	cbz	r0, 401d78 <XDMAD_StartTransfer+0x14>
  401d68:	b2cd      	uxtb	r5, r1
  401d6a:	4604      	mov	r4, r0

	if (iChannel >= pXdmad->numChannels) return XDMAD_ERROR;
  401d6c:	f890 3185 	ldrb.w	r3, [r0, #389]	; 0x185
  401d70:	429d      	cmp	r5, r3
  401d72:	d308      	bcc.n	401d86 <XDMAD_StartTransfer+0x22>
  401d74:	2004      	movs	r0, #4
  401d76:	bd70      	pop	{r4, r5, r6, pc}
	assert(pXdmad != NULL);
  401d78:	4b18      	ldr	r3, [pc, #96]	; (401ddc <XDMAD_StartTransfer+0x78>)
  401d7a:	4a19      	ldr	r2, [pc, #100]	; (401de0 <XDMAD_StartTransfer+0x7c>)
  401d7c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
  401d80:	4818      	ldr	r0, [pc, #96]	; (401de4 <XDMAD_StartTransfer+0x80>)
  401d82:	4c19      	ldr	r4, [pc, #100]	; (401de8 <XDMAD_StartTransfer+0x84>)
  401d84:	47a0      	blx	r4

	Xdmac *pXdmac = pXdmad->pXdmacs;
  401d86:	6806      	ldr	r6, [r0, #0]

	if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_FREE) {
  401d88:	b2c9      	uxtb	r1, r1
  401d8a:	eb00 1301 	add.w	r3, r0, r1, lsl #4
  401d8e:	7cdb      	ldrb	r3, [r3, #19]
  401d90:	b193      	cbz	r3, 401db8 <XDMAD_StartTransfer+0x54>
		TRACE_ERROR("%s:: XDMAD_STATE_FREE \n\r", __FUNCTION__);
		return XDMAD_ERROR;
	} else if (pXdmad->XdmaChannels[iChannel].state == XDMAD_STATE_START) {
  401d92:	eb00 1301 	add.w	r3, r0, r1, lsl #4
  401d96:	7cdb      	ldrb	r3, [r3, #19]
  401d98:	b2db      	uxtb	r3, r3
  401d9a:	2b02      	cmp	r3, #2
  401d9c:	d012      	beq.n	401dc4 <XDMAD_StartTransfer+0x60>
		TRACE_ERROR("%s:: XDMAD_STATE_START \n\r", __FUNCTION__)
		return XDMAD_BUSY;
	}

	/* Change state to transferring */
	pXdmad->XdmaChannels[iChannel].state = XDMAD_STATE_START;
  401d9e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  401da2:	2302      	movs	r3, #2
  401da4:	74cb      	strb	r3, [r1, #19]
	XDMAC_EnableChannel(pXdmac, iChannel);
  401da6:	4629      	mov	r1, r5
  401da8:	4630      	mov	r0, r6
  401daa:	4b10      	ldr	r3, [pc, #64]	; (401dec <XDMAD_StartTransfer+0x88>)
  401dac:	4798      	blx	r3

	if (pXdmad->pollingMode == 0)
  401dae:	f894 3186 	ldrb.w	r3, [r4, #390]	; 0x186
  401db2:	b16b      	cbz	r3, 401dd0 <XDMAD_StartTransfer+0x6c>
		XDMAC_EnableGIt(pXdmac, iChannel);

	return XDMAD_OK;
  401db4:	2000      	movs	r0, #0
}
  401db6:	bd70      	pop	{r4, r5, r6, pc}
		TRACE_ERROR("%s:: XDMAD_STATE_FREE \n\r", __FUNCTION__);
  401db8:	490d      	ldr	r1, [pc, #52]	; (401df0 <XDMAD_StartTransfer+0x8c>)
  401dba:	480e      	ldr	r0, [pc, #56]	; (401df4 <XDMAD_StartTransfer+0x90>)
  401dbc:	4b0e      	ldr	r3, [pc, #56]	; (401df8 <XDMAD_StartTransfer+0x94>)
  401dbe:	4798      	blx	r3
		return XDMAD_ERROR;
  401dc0:	2004      	movs	r0, #4
  401dc2:	bd70      	pop	{r4, r5, r6, pc}
		TRACE_ERROR("%s:: XDMAD_STATE_START \n\r", __FUNCTION__)
  401dc4:	490a      	ldr	r1, [pc, #40]	; (401df0 <XDMAD_StartTransfer+0x8c>)
  401dc6:	480d      	ldr	r0, [pc, #52]	; (401dfc <XDMAD_StartTransfer+0x98>)
  401dc8:	4b0b      	ldr	r3, [pc, #44]	; (401df8 <XDMAD_StartTransfer+0x94>)
  401dca:	4798      	blx	r3
		return XDMAD_BUSY;
  401dcc:	2003      	movs	r0, #3
  401dce:	bd70      	pop	{r4, r5, r6, pc}
		XDMAC_EnableGIt(pXdmac, iChannel);
  401dd0:	4629      	mov	r1, r5
  401dd2:	4630      	mov	r0, r6
  401dd4:	4b0a      	ldr	r3, [pc, #40]	; (401e00 <XDMAD_StartTransfer+0x9c>)
  401dd6:	4798      	blx	r3
	return XDMAD_OK;
  401dd8:	2000      	movs	r0, #0
  401dda:	bd70      	pop	{r4, r5, r6, pc}
  401ddc:	004096b4 	.word	0x004096b4
  401de0:	00409600 	.word	0x00409600
  401de4:	00409698 	.word	0x00409698
  401de8:	004023f1 	.word	0x004023f1
  401dec:	0040126d 	.word	0x0040126d
  401df0:	00409614 	.word	0x00409614
  401df4:	004096d4 	.word	0x004096d4
  401df8:	00402bfd 	.word	0x00402bfd
  401dfc:	004096f4 	.word	0x004096f4
  401e00:	004011f1 	.word	0x004011f1

00401e04 <XDMAIF_Get_ChannelNumber>:
 * \return 0-15 peripheral identifier coded.
 *         0xff : no associated peripheral identifier coded.
 */
uint8_t XDMAIF_Get_ChannelNumber (uint8_t bPeriphID,
								  uint8_t bTransfer)
{
  401e04:	b570      	push	{r4, r5, r6, lr}
  401e06:	4604      	mov	r4, r0
  401e08:	460d      	mov	r5, r1
	uint8_t i;
	uint8_t NumOfPeripheral = ((XDMAC_GetType(XDMAC) & 0x00FF0000) >> 16);
  401e0a:	480f      	ldr	r0, [pc, #60]	; (401e48 <XDMAIF_Get_ChannelNumber+0x44>)
  401e0c:	4b0f      	ldr	r3, [pc, #60]	; (401e4c <XDMAIF_Get_ChannelNumber+0x48>)
  401e0e:	4798      	blx	r3
  401e10:	f3c0 4007 	ubfx	r0, r0, #16, #8

	for (i = 0; i <= NumOfPeripheral; i++) {
  401e14:	2300      	movs	r3, #0
  401e16:	e001      	b.n	401e1c <XDMAIF_Get_ChannelNumber+0x18>
  401e18:	3301      	adds	r3, #1
  401e1a:	b2db      	uxtb	r3, r3
  401e1c:	4283      	cmp	r3, r0
  401e1e:	d810      	bhi.n	401e42 <XDMAIF_Get_ChannelNumber+0x3e>
		if ((xdmaHwIf[i].bPeriphID == bPeriphID) &&
  401e20:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  401e24:	0091      	lsls	r1, r2, #2
  401e26:	4a0a      	ldr	r2, [pc, #40]	; (401e50 <XDMAIF_Get_ChannelNumber+0x4c>)
  401e28:	440a      	add	r2, r1
  401e2a:	6852      	ldr	r2, [r2, #4]
  401e2c:	42a2      	cmp	r2, r4
  401e2e:	d1f3      	bne.n	401e18 <XDMAIF_Get_ChannelNumber+0x14>
			 (xdmaHwIf[i].bTransfer == bTransfer))
  401e30:	4a07      	ldr	r2, [pc, #28]	; (401e50 <XDMAIF_Get_ChannelNumber+0x4c>)
  401e32:	440a      	add	r2, r1
  401e34:	7a12      	ldrb	r2, [r2, #8]
		if ((xdmaHwIf[i].bPeriphID == bPeriphID) &&
  401e36:	42aa      	cmp	r2, r5
  401e38:	d1ee      	bne.n	401e18 <XDMAIF_Get_ChannelNumber+0x14>
			return xdmaHwIf[i].bIfID;
  401e3a:	4b05      	ldr	r3, [pc, #20]	; (401e50 <XDMAIF_Get_ChannelNumber+0x4c>)
  401e3c:	440b      	add	r3, r1
  401e3e:	7a58      	ldrb	r0, [r3, #9]
  401e40:	bd70      	pop	{r4, r5, r6, pc}
	}

	return 0xff;
  401e42:	20ff      	movs	r0, #255	; 0xff
}
  401e44:	bd70      	pop	{r4, r5, r6, pc}
  401e46:	bf00      	nop
  401e48:	40078000 	.word	0x40078000
  401e4c:	004011cd 	.word	0x004011cd
  401e50:	00409714 	.word	0x00409714

00401e54 <XDMAIF_IsValidatedPeripherOnDma>:
 * \param bPeriphID  Peripheral ID (0xff : memory only).
 * \return 1:  Is a validated peripheral. 0: no associated peripheral identifier
 * coded.
 */
uint8_t XDMAIF_IsValidatedPeripherOnDma(uint8_t bPeriphID)
{
  401e54:	b510      	push	{r4, lr}
  401e56:	4604      	mov	r4, r0
	uint8_t i;
	uint8_t NumOfPeripheral = ((XDMAC_GetType(XDMAC) & 0x00FF0000) >> 16);
  401e58:	480d      	ldr	r0, [pc, #52]	; (401e90 <XDMAIF_IsValidatedPeripherOnDma+0x3c>)
  401e5a:	4b0e      	ldr	r3, [pc, #56]	; (401e94 <XDMAIF_IsValidatedPeripherOnDma+0x40>)
  401e5c:	4798      	blx	r3
  401e5e:	f3c0 4007 	ubfx	r0, r0, #16, #8

	/* It is always validated when transfer to memory */
	if (bPeriphID == 0xFF)
  401e62:	2cff      	cmp	r4, #255	; 0xff
  401e64:	d00f      	beq.n	401e86 <XDMAIF_IsValidatedPeripherOnDma+0x32>
  401e66:	2300      	movs	r3, #0
		return 1;

	for (i = 0; i <= NumOfPeripheral; i++) {
  401e68:	4283      	cmp	r3, r0
  401e6a:	d80a      	bhi.n	401e82 <XDMAIF_IsValidatedPeripherOnDma+0x2e>
		if ((xdmaHwIf[i].bPeriphID == bPeriphID))
  401e6c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  401e70:	0091      	lsls	r1, r2, #2
  401e72:	4a09      	ldr	r2, [pc, #36]	; (401e98 <XDMAIF_IsValidatedPeripherOnDma+0x44>)
  401e74:	440a      	add	r2, r1
  401e76:	6852      	ldr	r2, [r2, #4]
  401e78:	42a2      	cmp	r2, r4
  401e7a:	d006      	beq.n	401e8a <XDMAIF_IsValidatedPeripherOnDma+0x36>
	for (i = 0; i <= NumOfPeripheral; i++) {
  401e7c:	3301      	adds	r3, #1
  401e7e:	b2db      	uxtb	r3, r3
  401e80:	e7f2      	b.n	401e68 <XDMAIF_IsValidatedPeripherOnDma+0x14>
			return 1;
	}

	return 0;
  401e82:	2000      	movs	r0, #0
  401e84:	bd10      	pop	{r4, pc}
		return 1;
  401e86:	2001      	movs	r0, #1
  401e88:	bd10      	pop	{r4, pc}
			return 1;
  401e8a:	2001      	movs	r0, #1
}
  401e8c:	bd10      	pop	{r4, pc}
  401e8e:	bf00      	nop
  401e90:	40078000 	.word	0x40078000
  401e94:	004011cd 	.word	0x004011cd
  401e98:	00409714 	.word	0x00409714

00401e9c <sscDmaRxClk>:

/*
 * \brief Callback function for SSC Rx.
 * */
static void sscDmaRxClk(uint32_t Channel, void* pArg)
{
  401e9c:	b508      	push	{r3, lr}
	/*dummy*/
	Channel = Channel;
	pArg = pArg;

	if (cpu_flag) {
  401e9e:	4b19      	ldr	r3, [pc, #100]	; (401f04 <sscDmaRxClk+0x68>)
  401ea0:	781b      	ldrb	r3, [r3, #0]
  401ea2:	b183      	cbz	r3, 401ec6 <sscDmaRxClk+0x2a>
		if (AudioNextBuffer[buf_flag] == 0)
  401ea4:	4b18      	ldr	r3, [pc, #96]	; (401f08 <sscDmaRxClk+0x6c>)
  401ea6:	7819      	ldrb	r1, [r3, #0]
  401ea8:	4a16      	ldr	r2, [pc, #88]	; (401f04 <sscDmaRxClk+0x68>)
  401eaa:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401eae:	6853      	ldr	r3, [r2, #4]
  401eb0:	b98b      	cbnz	r3, 401ed6 <sscDmaRxClk+0x3a>
			AudioNextBuffer[buf_flag] = (dmad.pXdmacs->XDMAC_CHID[sscDmaRxChannel].XDMAC_CNDA);
  401eb2:	4b14      	ldr	r3, [pc, #80]	; (401f04 <sscDmaRxClk+0x68>)
  401eb4:	68da      	ldr	r2, [r3, #12]
  401eb6:	f8d3 0198 	ldr.w	r0, [r3, #408]	; 0x198
  401eba:	eb02 1280 	add.w	r2, r2, r0, lsl #6
  401ebe:	6e92      	ldr	r2, [r2, #104]	; 0x68
  401ec0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  401ec4:	605a      	str	r2, [r3, #4]
			TRACE_WARNING("DMA is faster than CPU-%d\n\r",buf_flag);
			AudioNextBuffer[buf_flag] = (dmad.pXdmacs->XDMAC_CHID[sscDmaRxChannel].XDMAC_CNDA);
		}
	}

	buf_flag++;
  401ec6:	4a10      	ldr	r2, [pc, #64]	; (401f08 <sscDmaRxClk+0x6c>)
  401ec8:	7813      	ldrb	r3, [r2, #0]
  401eca:	3301      	adds	r3, #1
  401ecc:	b2db      	uxtb	r3, r3
  401ece:	7013      	strb	r3, [r2, #0]
	if (buf_flag == TOTAL_Buffers) {
  401ed0:	2b02      	cmp	r3, #2
  401ed2:	d010      	beq.n	401ef6 <sscDmaRxClk+0x5a>
  401ed4:	bd08      	pop	{r3, pc}
			TRACE_WARNING("DMA is faster than CPU-%d\n\r",buf_flag);
  401ed6:	480d      	ldr	r0, [pc, #52]	; (401f0c <sscDmaRxClk+0x70>)
  401ed8:	4b0d      	ldr	r3, [pc, #52]	; (401f10 <sscDmaRxClk+0x74>)
  401eda:	4798      	blx	r3
			AudioNextBuffer[buf_flag] = (dmad.pXdmacs->XDMAC_CHID[sscDmaRxChannel].XDMAC_CNDA);
  401edc:	4b0a      	ldr	r3, [pc, #40]	; (401f08 <sscDmaRxClk+0x6c>)
  401ede:	7819      	ldrb	r1, [r3, #0]
  401ee0:	4b08      	ldr	r3, [pc, #32]	; (401f04 <sscDmaRxClk+0x68>)
  401ee2:	68da      	ldr	r2, [r3, #12]
  401ee4:	f8d3 0198 	ldr.w	r0, [r3, #408]	; 0x198
  401ee8:	eb02 1280 	add.w	r2, r2, r0, lsl #6
  401eec:	6e92      	ldr	r2, [r2, #104]	; 0x68
  401eee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  401ef2:	605a      	str	r2, [r3, #4]
  401ef4:	e7e7      	b.n	401ec6 <sscDmaRxClk+0x2a>
		buf_flag = 0;
  401ef6:	2200      	movs	r2, #0
  401ef8:	4b03      	ldr	r3, [pc, #12]	; (401f08 <sscDmaRxClk+0x6c>)
  401efa:	701a      	strb	r2, [r3, #0]
		/*CPU starts to handle AudioNextBuffer, the first data are abandoned*/
		cpu_flag = true;
  401efc:	2201      	movs	r2, #1
  401efe:	4b01      	ldr	r3, [pc, #4]	; (401f04 <sscDmaRxClk+0x68>)
  401f00:	701a      	strb	r2, [r3, #0]
	}
}
  401f02:	e7e7      	b.n	401ed4 <sscDmaRxClk+0x38>
  401f04:	20400a60 	.word	0x20400a60
  401f08:	20400000 	.word	0x20400000
  401f0c:	0040999c 	.word	0x0040999c
  401f10:	00402bfd 	.word	0x00402bfd

00401f14 <Dma_configure>:

/**
 * \brief DMA driver configuration
 */
static void Dma_configure(void)
{
  401f14:	b570      	push	{r4, r5, r6, lr}
	sXdmad *pDmad = &dmad;

	/* Driver initialize */
	XDMAD_Initialize( pDmad, 0);
  401f16:	4c1c      	ldr	r4, [pc, #112]	; (401f88 <Dma_configure+0x74>)
  401f18:	f104 050c 	add.w	r5, r4, #12
  401f1c:	2100      	movs	r1, #0
  401f1e:	4628      	mov	r0, r5
  401f20:	4b1a      	ldr	r3, [pc, #104]	; (401f8c <Dma_configure+0x78>)
  401f22:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  401f24:	4b1a      	ldr	r3, [pc, #104]	; (401f90 <Dma_configure+0x7c>)
  401f26:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401f2a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  401f2e:	605a      	str	r2, [r3, #4]
	/* Configure TWI interrupts */
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);
	/* Allocate DMA channels for SSC */
	sscDmaTxChannel = XDMAD_AllocateChannel(pDmad, XDMAD_TRANSFER_MEMORY, ID_SSC);
  401f30:	2216      	movs	r2, #22
  401f32:	21ff      	movs	r1, #255	; 0xff
  401f34:	4628      	mov	r0, r5
  401f36:	4e17      	ldr	r6, [pc, #92]	; (401f94 <Dma_configure+0x80>)
  401f38:	47b0      	blx	r6
  401f3a:	f8c4 019c 	str.w	r0, [r4, #412]	; 0x19c
	sscDmaRxChannel = XDMAD_AllocateChannel(pDmad, ID_SSC, XDMAD_TRANSFER_MEMORY);
  401f3e:	22ff      	movs	r2, #255	; 0xff
  401f40:	2116      	movs	r1, #22
  401f42:	4628      	mov	r0, r5
  401f44:	47b0      	blx	r6
  401f46:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	if (sscDmaTxChannel == XDMAD_ALLOC_FAILED
  401f4a:	f8d4 219c 	ldr.w	r2, [r4, #412]	; 0x19c
  401f4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401f52:	429a      	cmp	r2, r3
  401f54:	d002      	beq.n	401f5c <Dma_configure+0x48>
  401f56:	4601      	mov	r1, r0
			|| sscDmaRxChannel == XDMAD_ALLOC_FAILED) {
  401f58:	4298      	cmp	r0, r3
  401f5a:	d103      	bne.n	401f64 <Dma_configure+0x50>
		printf("xDMA channel allocation error\n\r");
  401f5c:	480e      	ldr	r0, [pc, #56]	; (401f98 <Dma_configure+0x84>)
  401f5e:	4b0f      	ldr	r3, [pc, #60]	; (401f9c <Dma_configure+0x88>)
  401f60:	4798      	blx	r3
  401f62:	e7fe      	b.n	401f62 <Dma_configure+0x4e>
		while (1);
	}

	XDMAD_SetCallback( pDmad, sscDmaRxChannel, sscDmaRxClk, 0);
  401f64:	4d08      	ldr	r5, [pc, #32]	; (401f88 <Dma_configure+0x74>)
  401f66:	f105 040c 	add.w	r4, r5, #12
  401f6a:	2300      	movs	r3, #0
  401f6c:	4a0c      	ldr	r2, [pc, #48]	; (401fa0 <Dma_configure+0x8c>)
  401f6e:	4620      	mov	r0, r4
  401f70:	4e0c      	ldr	r6, [pc, #48]	; (401fa4 <Dma_configure+0x90>)
  401f72:	47b0      	blx	r6
	XDMAD_PrepareChannel(pDmad, sscDmaTxChannel);
  401f74:	f8d5 119c 	ldr.w	r1, [r5, #412]	; 0x19c
  401f78:	4620      	mov	r0, r4
  401f7a:	4e0b      	ldr	r6, [pc, #44]	; (401fa8 <Dma_configure+0x94>)
  401f7c:	47b0      	blx	r6
	XDMAD_PrepareChannel(pDmad, sscDmaRxChannel);
  401f7e:	f8d5 1198 	ldr.w	r1, [r5, #408]	; 0x198
  401f82:	4620      	mov	r0, r4
  401f84:	47b0      	blx	r6
  401f86:	bd70      	pop	{r4, r5, r6, pc}
  401f88:	20400a60 	.word	0x20400a60
  401f8c:	004017d1 	.word	0x004017d1
  401f90:	e000e100 	.word	0xe000e100
  401f94:	004018e5 	.word	0x004018e5
  401f98:	004099bc 	.word	0x004099bc
  401f9c:	00402bfd 	.word	0x00402bfd
  401fa0:	00401e9d 	.word	0x00401e9d
  401fa4:	00401961 	.word	0x00401961
  401fa8:	004019bd 	.word	0x004019bd

00401fac <PlayRecording>:

/**
 * \brief Receive and play audio with DMA.
 */
static void PlayRecording(void)
{
  401fac:	b570      	push	{r4, r5, r6, lr}
  401fae:	b082      	sub	sp, #8
	uint16_t *src;
	uint8_t i;
	uint32_t xdmaCndc;

	src = &AudioBuffer[0];
	for (i = 0; i < TOTAL_Buffers; i++) {
  401fb0:	2300      	movs	r3, #0
	src = &AudioBuffer[0];
  401fb2:	4c61      	ldr	r4, [pc, #388]	; (402138 <PlayRecording+0x18c>)
	for (i = 0; i < TOTAL_Buffers; i++) {
  401fb4:	e00a      	b.n	401fcc <PlayRecording+0x20>
			| XDMA_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(MAX_DMA_SIZE);
		dmaReadLinkList[i].mbr_sa  = (uint32_t)&(AUDIO_IF->SSC_RHR);
		dmaReadLinkList[i].mbr_da = (uint32_t)(src);
		if (i == (TOTAL_Buffers - 1))
			dmaReadLinkList[i].mbr_nda = (uint32_t)&dmaReadLinkList[0];
  401fb6:	4a61      	ldr	r2, [pc, #388]	; (40213c <PlayRecording+0x190>)
  401fb8:	f602 21d8 	addw	r1, r2, #2776	; 0xad8
  401fbc:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  401fc0:	f8c2 1ad8 	str.w	r1, [r2, #2776]	; 0xad8
		else
			dmaReadLinkList[i].mbr_nda = (uint32_t)&dmaReadLinkList[i + 1];
		src += MAX_DMA_SIZE;
  401fc4:	f504 5400 	add.w	r4, r4, #8192	; 0x2000
	for (i = 0; i < TOTAL_Buffers; i++) {
  401fc8:	3301      	adds	r3, #1
  401fca:	b2db      	uxtb	r3, r3
  401fcc:	2b01      	cmp	r3, #1
  401fce:	d817      	bhi.n	402000 <PlayRecording+0x54>
		dmaReadLinkList[i].mbr_ubc = XDMA_UBC_NVIEW_NDV1
  401fd0:	4a5a      	ldr	r2, [pc, #360]	; (40213c <PlayRecording+0x190>)
  401fd2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  401fd6:	495a      	ldr	r1, [pc, #360]	; (402140 <PlayRecording+0x194>)
  401fd8:	f8c2 1adc 	str.w	r1, [r2, #2780]	; 0xadc
		dmaReadLinkList[i].mbr_sa  = (uint32_t)&(AUDIO_IF->SSC_RHR);
  401fdc:	4959      	ldr	r1, [pc, #356]	; (402144 <PlayRecording+0x198>)
  401fde:	f8c2 1ae0 	str.w	r1, [r2, #2784]	; 0xae0
		dmaReadLinkList[i].mbr_da = (uint32_t)(src);
  401fe2:	f8c2 4ae4 	str.w	r4, [r2, #2788]	; 0xae4
		if (i == (TOTAL_Buffers - 1))
  401fe6:	2b01      	cmp	r3, #1
  401fe8:	d0e5      	beq.n	401fb6 <PlayRecording+0xa>
			dmaReadLinkList[i].mbr_nda = (uint32_t)&dmaReadLinkList[i + 1];
  401fea:	1c59      	adds	r1, r3, #1
  401fec:	4a53      	ldr	r2, [pc, #332]	; (40213c <PlayRecording+0x190>)
  401fee:	f602 20d8 	addw	r0, r2, #2776	; 0xad8
  401ff2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  401ff6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  401ffa:	f8c2 1ad8 	str.w	r1, [r2, #2776]	; 0xad8
  401ffe:	e7e1      	b.n	401fc4 <PlayRecording+0x18>
		| XDMAC_CC_DWIDTH_HALFWORD
		| XDMAC_CC_SIF_AHB_IF1
		| XDMAC_CC_DIF_AHB_IF1
		| XDMAC_CC_SAM_FIXED_AM
		| XDMAC_CC_DAM_INCREMENTED_AM
		| XDMAC_CC_PERID(XDMAIF_Get_ChannelNumber(ID_SSC, XDMAD_TRANSFER_RX));
  402000:	2101      	movs	r1, #1
  402002:	2016      	movs	r0, #22
  402004:	4b50      	ldr	r3, [pc, #320]	; (402148 <PlayRecording+0x19c>)
  402006:	4798      	blx	r3
  402008:	0600      	lsls	r0, r0, #24
  40200a:	f000 40fe 	and.w	r0, r0, #2130706432	; 0x7f000000
  40200e:	4a4f      	ldr	r2, [pc, #316]	; (40214c <PlayRecording+0x1a0>)
  402010:	4302      	orrs	r2, r0
	xdmadCfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  402012:	4b4a      	ldr	r3, [pc, #296]	; (40213c <PlayRecording+0x190>)
  402014:	f8c3 2b04 	str.w	r2, [r3, #2820]	; 0xb04
    uint32_t op_addr = (uint32_t) addr;
  402018:	f603 23d8 	addw	r3, r3, #2776	; 0xad8
  __ASM volatile ("dsb 0xF":::"memory");
  40201c:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  402020:	2220      	movs	r2, #32
    while (op_size > 0) {
  402022:	2a00      	cmp	r2, #0
  402024:	dc17      	bgt.n	402056 <PlayRecording+0xaa>
  402026:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40202a:	f3bf 8f6f 	isb	sy
		| XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED;

	SCB_CleanDCache_by_Addr((uint32_t *)dmaReadLinkList, sizeof(dmaReadLinkList));

	/*XDMAC_CIE_BIE make interrupts can be generated on per block basis*/
	XDMAD_ConfigureTransfer( &dmad, sscDmaRxChannel, &xdmadCfg, xdmaCndc,
  40202e:	4a43      	ldr	r2, [pc, #268]	; (40213c <PlayRecording+0x190>)
  402030:	4c47      	ldr	r4, [pc, #284]	; (402150 <PlayRecording+0x1a4>)
  402032:	2301      	movs	r3, #1
  402034:	9301      	str	r3, [sp, #4]
  402036:	f602 23d8 	addw	r3, r2, #2776	; 0xad8
  40203a:	9300      	str	r3, [sp, #0]
  40203c:	230f      	movs	r3, #15
  40203e:	f602 22f8 	addw	r2, r2, #2808	; 0xaf8
  402042:	f8d4 1198 	ldr.w	r1, [r4, #408]	; 0x198
  402046:	f104 000c 	add.w	r0, r4, #12
  40204a:	4d42      	ldr	r5, [pc, #264]	; (402154 <PlayRecording+0x1a8>)
  40204c:	47a8      	blx	r5
			(uint32_t)&dmaReadLinkList[0], XDMAC_CIE_BIE);


	src = &AudioBuffer[0];
	for (i = 0; i < TOTAL_Buffers; i++) {
  40204e:	2300      	movs	r3, #0
	src = &AudioBuffer[0];
  402050:	f504 74d0 	add.w	r4, r4, #416	; 0x1a0
	for (i = 0; i < TOTAL_Buffers; i++) {
  402054:	e010      	b.n	402078 <PlayRecording+0xcc>
      SCB->DCCMVAC = op_addr;
  402056:	4940      	ldr	r1, [pc, #256]	; (402158 <PlayRecording+0x1ac>)
  402058:	f8c1 3268 	str.w	r3, [r1, #616]	; 0x268
      op_addr += (uint32_t)linesize;
  40205c:	3320      	adds	r3, #32
      op_size -=           linesize;
  40205e:	3a20      	subs	r2, #32
  402060:	e7df      	b.n	402022 <PlayRecording+0x76>
			| XDMA_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(MAX_DMA_SIZE);
		dmaWriteLinkList[i].mbr_sa = (uint32_t)(src);
		dmaWriteLinkList[i].mbr_da = (uint32_t)&(AUDIO_IF->SSC_THR);
		if (i == (TOTAL_Buffers - 1))
			dmaWriteLinkList[i].mbr_nda = (uint32_t)&dmaWriteLinkList[0];
  402062:	4a36      	ldr	r2, [pc, #216]	; (40213c <PlayRecording+0x190>)
  402064:	f602 3118 	addw	r1, r2, #2840	; 0xb18
  402068:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  40206c:	f8c2 1b18 	str.w	r1, [r2, #2840]	; 0xb18
		else
			dmaWriteLinkList[i].mbr_nda = (uint32_t)&dmaWriteLinkList[i + 1];
		src += MAX_DMA_SIZE;
  402070:	f504 5400 	add.w	r4, r4, #8192	; 0x2000
	for (i = 0; i < TOTAL_Buffers; i++) {
  402074:	3301      	adds	r3, #1
  402076:	b2db      	uxtb	r3, r3
  402078:	2b01      	cmp	r3, #1
  40207a:	d817      	bhi.n	4020ac <PlayRecording+0x100>
		dmaWriteLinkList[i].mbr_ubc = XDMA_UBC_NVIEW_NDV1
  40207c:	4a2f      	ldr	r2, [pc, #188]	; (40213c <PlayRecording+0x190>)
  40207e:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  402082:	492f      	ldr	r1, [pc, #188]	; (402140 <PlayRecording+0x194>)
  402084:	f8c2 1b1c 	str.w	r1, [r2, #2844]	; 0xb1c
		dmaWriteLinkList[i].mbr_sa = (uint32_t)(src);
  402088:	f8c2 4b20 	str.w	r4, [r2, #2848]	; 0xb20
		dmaWriteLinkList[i].mbr_da = (uint32_t)&(AUDIO_IF->SSC_THR);
  40208c:	4933      	ldr	r1, [pc, #204]	; (40215c <PlayRecording+0x1b0>)
  40208e:	f8c2 1b24 	str.w	r1, [r2, #2852]	; 0xb24
		if (i == (TOTAL_Buffers - 1))
  402092:	2b01      	cmp	r3, #1
  402094:	d0e5      	beq.n	402062 <PlayRecording+0xb6>
			dmaWriteLinkList[i].mbr_nda = (uint32_t)&dmaWriteLinkList[i + 1];
  402096:	1c59      	adds	r1, r3, #1
  402098:	4a28      	ldr	r2, [pc, #160]	; (40213c <PlayRecording+0x190>)
  40209a:	f602 3018 	addw	r0, r2, #2840	; 0xb18
  40209e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4020a2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4020a6:	f8c2 1b18 	str.w	r1, [r2, #2840]	; 0xb18
  4020aa:	e7e1      	b.n	402070 <PlayRecording+0xc4>
		| XDMAC_CC_DWIDTH_HALFWORD
		| XDMAC_CC_SIF_AHB_IF1
		| XDMAC_CC_DIF_AHB_IF1
		| XDMAC_CC_SAM_INCREMENTED_AM
		| XDMAC_CC_DAM_FIXED_AM
		| XDMAC_CC_PERID(XDMAIF_Get_ChannelNumber(ID_SSC, XDMAD_TRANSFER_TX));
  4020ac:	2100      	movs	r1, #0
  4020ae:	2016      	movs	r0, #22
  4020b0:	4b25      	ldr	r3, [pc, #148]	; (402148 <PlayRecording+0x19c>)
  4020b2:	4798      	blx	r3
  4020b4:	0600      	lsls	r0, r0, #24
  4020b6:	f000 40fe 	and.w	r0, r0, #2130706432	; 0x7f000000
  4020ba:	4a29      	ldr	r2, [pc, #164]	; (402160 <PlayRecording+0x1b4>)
  4020bc:	4302      	orrs	r2, r0
	xdmadCfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4020be:	4b1f      	ldr	r3, [pc, #124]	; (40213c <PlayRecording+0x190>)
  4020c0:	f8c3 2b04 	str.w	r2, [r3, #2820]	; 0xb04
    uint32_t op_addr = (uint32_t) addr;
  4020c4:	f603 3318 	addw	r3, r3, #2840	; 0xb18
  __ASM volatile ("dsb 0xF":::"memory");
  4020c8:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  4020cc:	2220      	movs	r2, #32
    while (op_size > 0) {
  4020ce:	2a00      	cmp	r2, #0
  4020d0:	dc2b      	bgt.n	40212a <PlayRecording+0x17e>
  4020d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4020d6:	f3bf 8f6f 	isb	sy
		| XDMAC_CNDC_NDE_DSCR_FETCH_EN
		| XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED
		| XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED;

 	SCB_CleanDCache_by_Addr((uint32_t *)dmaWriteLinkList, sizeof(dmaWriteLinkList));
	XDMAD_ConfigureTransfer( &dmad, sscDmaTxChannel, &xdmadCfg, xdmaCndc,
  4020da:	4a18      	ldr	r2, [pc, #96]	; (40213c <PlayRecording+0x190>)
  4020dc:	4c1c      	ldr	r4, [pc, #112]	; (402150 <PlayRecording+0x1a4>)
  4020de:	f104 050c 	add.w	r5, r4, #12
  4020e2:	2302      	movs	r3, #2
  4020e4:	9301      	str	r3, [sp, #4]
  4020e6:	f602 3318 	addw	r3, r2, #2840	; 0xb18
  4020ea:	9300      	str	r3, [sp, #0]
  4020ec:	230f      	movs	r3, #15
  4020ee:	f602 22f8 	addw	r2, r2, #2808	; 0xaf8
  4020f2:	f8d4 119c 	ldr.w	r1, [r4, #412]	; 0x19c
  4020f6:	4628      	mov	r0, r5
  4020f8:	4e16      	ldr	r6, [pc, #88]	; (402154 <PlayRecording+0x1a8>)
  4020fa:	47b0      	blx	r6
			(uint32_t)&dmaWriteLinkList[0], XDMAC_CIE_LIE);

	SSC_EnableReceiver(AUDIO_IF);
  4020fc:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  402100:	4b18      	ldr	r3, [pc, #96]	; (402164 <PlayRecording+0x1b8>)
  402102:	4798      	blx	r3
	XDMAD_StartTransfer( &dmad, sscDmaRxChannel);
  402104:	f8d4 1198 	ldr.w	r1, [r4, #408]	; 0x198
  402108:	4628      	mov	r0, r5
  40210a:	4e17      	ldr	r6, [pc, #92]	; (402168 <PlayRecording+0x1bc>)
  40210c:	47b0      	blx	r6


	Wait(300);
  40210e:	f44f 7096 	mov.w	r0, #300	; 0x12c
  402112:	4b16      	ldr	r3, [pc, #88]	; (40216c <PlayRecording+0x1c0>)
  402114:	4798      	blx	r3
	/* Enable playback(SSC TX) */
	SSC_EnableTransmitter(AUDIO_IF);
  402116:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40211a:	4b15      	ldr	r3, [pc, #84]	; (402170 <PlayRecording+0x1c4>)
  40211c:	4798      	blx	r3
	XDMAD_StartTransfer( &dmad, sscDmaTxChannel);
  40211e:	f8d4 119c 	ldr.w	r1, [r4, #412]	; 0x19c
  402122:	4628      	mov	r0, r5
  402124:	47b0      	blx	r6

}
  402126:	b002      	add	sp, #8
  402128:	bd70      	pop	{r4, r5, r6, pc}
      SCB->DCCMVAC = op_addr;
  40212a:	490b      	ldr	r1, [pc, #44]	; (402158 <PlayRecording+0x1ac>)
  40212c:	f8c1 3268 	str.w	r3, [r1, #616]	; 0x268
      op_addr += (uint32_t)linesize;
  402130:	3320      	adds	r3, #32
      op_size -=           linesize;
  402132:	3a20      	subs	r2, #32
  402134:	e7cb      	b.n	4020ce <PlayRecording+0x122>
  402136:	bf00      	nop
  402138:	20400c00 	.word	0x20400c00
  40213c:	20408128 	.word	0x20408128
  402140:	0b001000 	.word	0x0b001000
  402144:	40004020 	.word	0x40004020
  402148:	00401e05 	.word	0x00401e05
  40214c:	00046801 	.word	0x00046801
  402150:	20400a60 	.word	0x20400a60
  402154:	00401bdd 	.word	0x00401bdd
  402158:	e000ed00 	.word	0xe000ed00
  40215c:	40004024 	.word	0x40004024
  402160:	00016811 	.word	0x00016811
  402164:	00400915 	.word	0x00400915
  402168:	00401d65 	.word	0x00401d65
  40216c:	00400a69 	.word	0x00400a69
  402170:	00400905 	.word	0x00400905

00402174 <XDMAC_Handler>:
{
  402174:	b508      	push	{r3, lr}
	XDMAD_Handler(&dmad);
  402176:	4802      	ldr	r0, [pc, #8]	; (402180 <XDMAC_Handler+0xc>)
  402178:	4b02      	ldr	r3, [pc, #8]	; (402184 <XDMAC_Handler+0x10>)
  40217a:	4798      	blx	r3
  40217c:	bd08      	pop	{r3, pc}
  40217e:	bf00      	nop
  402180:	20400a6c 	.word	0x20400a6c
  402184:	00401ac5 	.word	0x00401ac5

00402188 <TWIHS0_Handler>:
{
  402188:	b508      	push	{r3, lr}
	TWID_Handler(&twid);
  40218a:	4802      	ldr	r0, [pc, #8]	; (402194 <TWIHS0_Handler+0xc>)
  40218c:	4b02      	ldr	r3, [pc, #8]	; (402198 <TWIHS0_Handler+0x10>)
  40218e:	4798      	blx	r3
  402190:	bd08      	pop	{r3, pc}
  402192:	bf00      	nop
  402194:	20408c60 	.word	0x20408c60
  402198:	00400de9 	.word	0x00400de9

0040219c <main>:
11527,	8199,	5369,	3095,	1422,	384,	2,	284,	1225,	2804,	4991,	7741,	10998,	14696,	18761,	23109,	27653};

static int sinIdx = 0;

int main( void )
{
  40219c:	b538      	push	{r3, r4, r5, lr}
	uint16_t data = 0;
	/* Disable watchdog */
	WDT_Disable(WDT);
  40219e:	486a      	ldr	r0, [pc, #424]	; (402348 <main+0x1ac>)
  4021a0:	4b6a      	ldr	r3, [pc, #424]	; (40234c <main+0x1b0>)
  4021a2:	4798      	blx	r3
  __ASM volatile ("dsb 0xF":::"memory");
  4021a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021a8:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  4021ac:	4b68      	ldr	r3, [pc, #416]	; (402350 <main+0x1b4>)
  4021ae:	2100      	movs	r1, #0
  4021b0:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  4021b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021b8:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  4021bc:	695a      	ldr	r2, [r3, #20]
  4021be:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4021c2:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  4021c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021c8:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  4021cc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4021d0:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
  4021d4:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  4021d8:	f3c0 324e 	ubfx	r2, r0, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  4021dc:	f3c0 01c9 	ubfx	r1, r0, #3, #10
  4021e0:	e002      	b.n	4021e8 <main+0x4c>
    } while(sets-- != 0U);
  4021e2:	461a      	mov	r2, r3
  4021e4:	e7fa      	b.n	4021dc <main+0x40>
      } while (ways-- != 0U);
  4021e6:	4619      	mov	r1, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  4021e8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
  4021ec:	ea03 1342 	and.w	r3, r3, r2, lsl #5
  4021f0:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
  4021f4:	4c56      	ldr	r4, [pc, #344]	; (402350 <main+0x1b4>)
  4021f6:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways-- != 0U);
  4021fa:	1e4b      	subs	r3, r1, #1
  4021fc:	2900      	cmp	r1, #0
  4021fe:	d1f2      	bne.n	4021e6 <main+0x4a>
    } while(sets-- != 0U);
  402200:	1e53      	subs	r3, r2, #1
  402202:	2a00      	cmp	r2, #0
  402204:	d1ed      	bne.n	4021e2 <main+0x46>
  402206:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  40220a:	6963      	ldr	r3, [r4, #20]
  40220c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402210:	6163      	str	r3, [r4, #20]
  402212:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402216:	f3bf 8f6f 	isb	sy
	/* Enable I and D cache */
	SCB_EnableICache();
	SCB_EnableDCache();

	/* Output example information */
	printf("-- SSC DMA Audio Example %s --\n\r", SOFTPACK_VERSION);
  40221a:	494e      	ldr	r1, [pc, #312]	; (402354 <main+0x1b8>)
  40221c:	484e      	ldr	r0, [pc, #312]	; (402358 <main+0x1bc>)
  40221e:	4c4f      	ldr	r4, [pc, #316]	; (40235c <main+0x1c0>)
  402220:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
  402222:	494f      	ldr	r1, [pc, #316]	; (402360 <main+0x1c4>)
  402224:	484f      	ldr	r0, [pc, #316]	; (402364 <main+0x1c8>)
  402226:	47a0      	blx	r4
	printf("-- Compiled: %s %s With %s--\n\r", __DATE__, __TIME__, COMPILER_NAME);
  402228:	4b4f      	ldr	r3, [pc, #316]	; (402368 <main+0x1cc>)
  40222a:	4a50      	ldr	r2, [pc, #320]	; (40236c <main+0x1d0>)
  40222c:	4950      	ldr	r1, [pc, #320]	; (402370 <main+0x1d4>)
  40222e:	4851      	ldr	r0, [pc, #324]	; (402374 <main+0x1d8>)
  402230:	47a0      	blx	r4

	/* Configure systick for 1 ms. */
	printf( "Configure system tick to get 1ms tick period.\n\r" );
  402232:	4851      	ldr	r0, [pc, #324]	; (402378 <main+0x1dc>)
  402234:	47a0      	blx	r4
	if (TimeTick_Configure())
  402236:	4b51      	ldr	r3, [pc, #324]	; (40237c <main+0x1e0>)
  402238:	4798      	blx	r3
  40223a:	b108      	cbz	r0, 402240 <main+0xa4>
		printf("-F- Systick configuration error\n\r" );
  40223c:	4850      	ldr	r0, [pc, #320]	; (402380 <main+0x1e4>)
  40223e:	47a0      	blx	r4

	/* Configure all pins */
	PIO_Configure(pinsSsc, PIO_LISTSIZE(pinsSsc));
  402240:	2109      	movs	r1, #9
  402242:	4850      	ldr	r0, [pc, #320]	; (402384 <main+0x1e8>)
  402244:	4b50      	ldr	r3, [pc, #320]	; (402388 <main+0x1ec>)
  402246:	4798      	blx	r3

	/* Configure SSC */
	SSC_Configure(AUDIO_IF , 0 , SSC_MCK);
  402248:	4c50      	ldr	r4, [pc, #320]	; (40238c <main+0x1f0>)
  40224a:	4622      	mov	r2, r4
  40224c:	2100      	movs	r1, #0
  40224e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  402252:	4b4f      	ldr	r3, [pc, #316]	; (402390 <main+0x1f4>)
  402254:	4798      	blx	r3
	SSC_ConfigureReceiver(AUDIO_IF,I2S_SLAVE_RX_SETTING,I2S_SLAVE_RX_FRM_SETTING);
  402256:	228f      	movs	r2, #143	; 0x8f
  402258:	494e      	ldr	r1, [pc, #312]	; (402394 <main+0x1f8>)
  40225a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40225e:	4b4e      	ldr	r3, [pc, #312]	; (402398 <main+0x1fc>)
  402260:	4798      	blx	r3
	SSC_DisableReceiver(AUDIO_IF);
  402262:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  402266:	4b4d      	ldr	r3, [pc, #308]	; (40239c <main+0x200>)
  402268:	4798      	blx	r3
	SSC_ConfigureTransmitter(AUDIO_IF,I2S_SLAVE_TX_SETTING,I2S_SLAVE_TX_FRM_SETTING);
  40226a:	228f      	movs	r2, #143	; 0x8f
  40226c:	494c      	ldr	r1, [pc, #304]	; (4023a0 <main+0x204>)
  40226e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  402272:	4b4c      	ldr	r3, [pc, #304]	; (4023a4 <main+0x208>)
  402274:	4798      	blx	r3
	SSC_DisableTransmitter(AUDIO_IF);
  402276:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40227a:	4b4b      	ldr	r3, [pc, #300]	; (4023a8 <main+0x20c>)
  40227c:	4798      	blx	r3

	/* Configure DMA */
	Dma_configure();
  40227e:	4b4b      	ldr	r3, [pc, #300]	; (4023ac <main+0x210>)
  402280:	4798      	blx	r3

	/* Configure and enable the TWI (required for accessig the DAC) */
	PMC_EnablePeripheral(ID_TWIHS0);
  402282:	2013      	movs	r0, #19
  402284:	4b4a      	ldr	r3, [pc, #296]	; (4023b0 <main+0x214>)
  402286:	4798      	blx	r3
	TWI_ConfigureMaster(TWIHS0, TWI_CLOCK, BOARD_MCK);
  402288:	4d4a      	ldr	r5, [pc, #296]	; (4023b4 <main+0x218>)
  40228a:	4622      	mov	r2, r4
  40228c:	494a      	ldr	r1, [pc, #296]	; (4023b8 <main+0x21c>)
  40228e:	4628      	mov	r0, r5
  402290:	4b4a      	ldr	r3, [pc, #296]	; (4023bc <main+0x220>)
  402292:	4798      	blx	r3
	TWID_Initialize(&twid, TWIHS0);
  402294:	4c4a      	ldr	r4, [pc, #296]	; (4023c0 <main+0x224>)
  402296:	4629      	mov	r1, r5
  402298:	4620      	mov	r0, r4
  40229a:	4b4a      	ldr	r3, [pc, #296]	; (4023c4 <main+0x228>)
  40229c:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  40229e:	4b4a      	ldr	r3, [pc, #296]	; (4023c8 <main+0x22c>)
  4022a0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4022a4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  4022a8:	601a      	str	r2, [r3, #0]
	/* Configure TWI interrupts */
	NVIC_ClearPendingIRQ(TWIHS0_IRQn);
	NVIC_EnableIRQ(TWIHS0_IRQn);

	/* check that WM8904 is present */
	WM8904_Write(&twid,			WM8904_SLAVE_ADDRESS, 22, 0);
  4022aa:	2300      	movs	r3, #0
  4022ac:	2216      	movs	r2, #22
  4022ae:	211a      	movs	r1, #26
  4022b0:	4620      	mov	r0, r4
  4022b2:	4d46      	ldr	r5, [pc, #280]	; (4023cc <main+0x230>)
  4022b4:	47a8      	blx	r5
	data=WM8904_Read(&twid, WM8904_SLAVE_ADDRESS, 0);
  4022b6:	2200      	movs	r2, #0
  4022b8:	211a      	movs	r1, #26
  4022ba:	4620      	mov	r0, r4
  4022bc:	4b44      	ldr	r3, [pc, #272]	; (4023d0 <main+0x234>)
  4022be:	4798      	blx	r3
	if (data != 0x8904) {
  4022c0:	f648 1304 	movw	r3, #35076	; 0x8904
  4022c4:	4298      	cmp	r0, r3
  4022c6:	d003      	beq.n	4022d0 <main+0x134>
		printf("WM8904 not found!\n\r");
  4022c8:	4842      	ldr	r0, [pc, #264]	; (4023d4 <main+0x238>)
  4022ca:	4b24      	ldr	r3, [pc, #144]	; (40235c <main+0x1c0>)
  4022cc:	4798      	blx	r3
  4022ce:	e7fe      	b.n	4022ce <main+0x132>
		while (1);
	}
	/* Initialize the audio DAC */
	WM8904_Init(&twid, WM8904_SLAVE_ADDRESS, PMC_MCKR_CSS_SLOW_CLK);
  4022d0:	2200      	movs	r2, #0
  4022d2:	211a      	movs	r1, #26
  4022d4:	483a      	ldr	r0, [pc, #232]	; (4023c0 <main+0x224>)
  4022d6:	4b40      	ldr	r3, [pc, #256]	; (4023d8 <main+0x23c>)
  4022d8:	4798      	blx	r3

	/* Enable the DAC master clock */
	PMC_ConfigurePCK2(PMC_MCKR_CSS_SLOW_CLK, PMC_MCKR_PRES_CLK_1);
  4022da:	2100      	movs	r1, #0
  4022dc:	4608      	mov	r0, r1
  4022de:	4b3f      	ldr	r3, [pc, #252]	; (4023dc <main+0x240>)
  4022e0:	4798      	blx	r3
	printf("Insert Line-in cable with PC Headphone output\n\r");
  4022e2:	483f      	ldr	r0, [pc, #252]	; (4023e0 <main+0x244>)
  4022e4:	4b1d      	ldr	r3, [pc, #116]	; (40235c <main+0x1c0>)
  4022e6:	4798      	blx	r3
	PlayRecording();
  4022e8:	4b3e      	ldr	r3, [pc, #248]	; (4023e4 <main+0x248>)
  4022ea:	4798      	blx	r3
  4022ec:	e016      	b.n	40231c <main+0x180>
      SCB->DCIMVAC = op_addr;
  4022ee:	4918      	ldr	r1, [pc, #96]	; (402350 <main+0x1b4>)
  4022f0:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
  4022f4:	3320      	adds	r3, #32
      op_size -=           linesize;
  4022f6:	3a20      	subs	r2, #32
    while (op_size > 0) {
  4022f8:	2a00      	cmp	r2, #0
  4022fa:	dcf8      	bgt.n	4022ee <main+0x152>
  __ASM volatile ("dsb 0xF":::"memory");
  4022fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402300:	f3bf 8f6f 	isb	sy
					
				}
				*/
			
				
				AudioNextBuffer[(buf_flag + (TOTAL_Buffers - 1)) % (TOTAL_Buffers)] = 0;
  402304:	4b38      	ldr	r3, [pc, #224]	; (4023e8 <main+0x24c>)
  402306:	781b      	ldrb	r3, [r3, #0]
  402308:	3301      	adds	r3, #1
  40230a:	f003 0301 	and.w	r3, r3, #1
  40230e:	bf48      	it	mi
  402310:	425b      	negmi	r3, r3
  402312:	4a36      	ldr	r2, [pc, #216]	; (4023ec <main+0x250>)
  402314:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402318:	2200      	movs	r2, #0
  40231a:	605a      	str	r2, [r3, #4]
		if (cpu_flag == true) {
  40231c:	4b33      	ldr	r3, [pc, #204]	; (4023ec <main+0x250>)
  40231e:	781b      	ldrb	r3, [r3, #0]
  402320:	2b00      	cmp	r3, #0
  402322:	d0fb      	beq.n	40231c <main+0x180>
			if (AudioNextBuffer[(buf_flag + (TOTAL_Buffers - 1)) % (TOTAL_Buffers)] != 0) 
  402324:	4b30      	ldr	r3, [pc, #192]	; (4023e8 <main+0x24c>)
  402326:	781b      	ldrb	r3, [r3, #0]
  402328:	3301      	adds	r3, #1
  40232a:	f003 0301 	and.w	r3, r3, #1
  40232e:	bf48      	it	mi
  402330:	425b      	negmi	r3, r3
  402332:	4a2e      	ldr	r2, [pc, #184]	; (4023ec <main+0x250>)
  402334:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402338:	685b      	ldr	r3, [r3, #4]
  40233a:	2b00      	cmp	r3, #0
  40233c:	d0ee      	beq.n	40231c <main+0x180>
  __ASM volatile ("dsb 0xF":::"memory");
  40233e:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  402342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402346:	e7d7      	b.n	4022f8 <main+0x15c>
  402348:	400e1850 	.word	0x400e1850
  40234c:	004011c5 	.word	0x004011c5
  402350:	e000ed00 	.word	0xe000ed00
  402354:	004099dc 	.word	0x004099dc
  402358:	004099e0 	.word	0x004099e0
  40235c:	00402bfd 	.word	0x00402bfd
  402360:	00409a04 	.word	0x00409a04
  402364:	00409a1c 	.word	0x00409a1c
  402368:	00409a24 	.word	0x00409a24
  40236c:	00409a28 	.word	0x00409a28
  402370:	00409a34 	.word	0x00409a34
  402374:	00409a40 	.word	0x00409a40
  402378:	00408cec 	.word	0x00408cec
  40237c:	00400961 	.word	0x00400961
  402380:	00409a60 	.word	0x00409a60
  402384:	00409930 	.word	0x00409930
  402388:	0040065d 	.word	0x0040065d
  40238c:	08f0d180 	.word	0x08f0d180
  402390:	004008d5 	.word	0x004008d5
  402394:	00010721 	.word	0x00010721
  402398:	004008ff 	.word	0x004008ff
  40239c:	0040091b 	.word	0x0040091b
  4023a0:	00010702 	.word	0x00010702
  4023a4:	004008f9 	.word	0x004008f9
  4023a8:	0040090d 	.word	0x0040090d
  4023ac:	00401f15 	.word	0x00401f15
  4023b0:	004007f9 	.word	0x004007f9
  4023b4:	40018000 	.word	0x40018000
  4023b8:	00061a80 	.word	0x00061a80
  4023bc:	00400ab5 	.word	0x00400ab5
  4023c0:	20408c60 	.word	0x20408c60
  4023c4:	00400dad 	.word	0x00400dad
  4023c8:	e000e100 	.word	0xe000e100
  4023cc:	004003a1 	.word	0x004003a1
  4023d0:	0040036d 	.word	0x0040036d
  4023d4:	00409a84 	.word	0x00409a84
  4023d8:	004003cd 	.word	0x004003cd
  4023dc:	004008a5 	.word	0x004008a5
  4023e0:	00409a98 	.word	0x00409a98
  4023e4:	00401fad 	.word	0x00401fad
  4023e8:	20400000 	.word	0x20400000
  4023ec:	20400a60 	.word	0x20400a60

004023f0 <__assert_func>:
  4023f0:	b500      	push	{lr}
  4023f2:	4c0a      	ldr	r4, [pc, #40]	; (40241c <__assert_func+0x2c>)
  4023f4:	6826      	ldr	r6, [r4, #0]
  4023f6:	4605      	mov	r5, r0
  4023f8:	b085      	sub	sp, #20
  4023fa:	461c      	mov	r4, r3
  4023fc:	68f0      	ldr	r0, [r6, #12]
  4023fe:	b152      	cbz	r2, 402416 <__assert_func+0x26>
  402400:	4b07      	ldr	r3, [pc, #28]	; (402420 <__assert_func+0x30>)
  402402:	9202      	str	r2, [sp, #8]
  402404:	e88d 000a 	stmia.w	sp, {r1, r3}
  402408:	4622      	mov	r2, r4
  40240a:	462b      	mov	r3, r5
  40240c:	4905      	ldr	r1, [pc, #20]	; (402424 <__assert_func+0x34>)
  40240e:	f000 f80d 	bl	40242c <fiprintf>
  402412:	f002 ff11 	bl	405238 <abort>
  402416:	4b04      	ldr	r3, [pc, #16]	; (402428 <__assert_func+0x38>)
  402418:	461a      	mov	r2, r3
  40241a:	e7f2      	b.n	402402 <__assert_func+0x12>
  40241c:	20400004 	.word	0x20400004
  402420:	00409ac8 	.word	0x00409ac8
  402424:	00409ad8 	.word	0x00409ad8
  402428:	004089b8 	.word	0x004089b8

0040242c <fiprintf>:
  40242c:	b40e      	push	{r1, r2, r3}
  40242e:	b510      	push	{r4, lr}
  402430:	b083      	sub	sp, #12
  402432:	ab05      	add	r3, sp, #20
  402434:	4c06      	ldr	r4, [pc, #24]	; (402450 <fiprintf+0x24>)
  402436:	f853 2b04 	ldr.w	r2, [r3], #4
  40243a:	9301      	str	r3, [sp, #4]
  40243c:	4601      	mov	r1, r0
  40243e:	6820      	ldr	r0, [r4, #0]
  402440:	f000 fd14 	bl	402e6c <_vfiprintf_r>
  402444:	b003      	add	sp, #12
  402446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40244a:	b003      	add	sp, #12
  40244c:	4770      	bx	lr
  40244e:	bf00      	nop
  402450:	20400004 	.word	0x20400004

00402454 <__libc_init_array>:
  402454:	b570      	push	{r4, r5, r6, lr}
  402456:	4e0f      	ldr	r6, [pc, #60]	; (402494 <__libc_init_array+0x40>)
  402458:	4d0f      	ldr	r5, [pc, #60]	; (402498 <__libc_init_array+0x44>)
  40245a:	1b76      	subs	r6, r6, r5
  40245c:	10b6      	asrs	r6, r6, #2
  40245e:	bf18      	it	ne
  402460:	2400      	movne	r4, #0
  402462:	d005      	beq.n	402470 <__libc_init_array+0x1c>
  402464:	3401      	adds	r4, #1
  402466:	f855 3b04 	ldr.w	r3, [r5], #4
  40246a:	4798      	blx	r3
  40246c:	42a6      	cmp	r6, r4
  40246e:	d1f9      	bne.n	402464 <__libc_init_array+0x10>
  402470:	4e0a      	ldr	r6, [pc, #40]	; (40249c <__libc_init_array+0x48>)
  402472:	4d0b      	ldr	r5, [pc, #44]	; (4024a0 <__libc_init_array+0x4c>)
  402474:	1b76      	subs	r6, r6, r5
  402476:	f007 fc9b 	bl	409db0 <_init>
  40247a:	10b6      	asrs	r6, r6, #2
  40247c:	bf18      	it	ne
  40247e:	2400      	movne	r4, #0
  402480:	d006      	beq.n	402490 <__libc_init_array+0x3c>
  402482:	3401      	adds	r4, #1
  402484:	f855 3b04 	ldr.w	r3, [r5], #4
  402488:	4798      	blx	r3
  40248a:	42a6      	cmp	r6, r4
  40248c:	d1f9      	bne.n	402482 <__libc_init_array+0x2e>
  40248e:	bd70      	pop	{r4, r5, r6, pc}
  402490:	bd70      	pop	{r4, r5, r6, pc}
  402492:	bf00      	nop
  402494:	00409dbc 	.word	0x00409dbc
  402498:	00409dbc 	.word	0x00409dbc
  40249c:	00409dc4 	.word	0x00409dc4
  4024a0:	00409dbc 	.word	0x00409dbc

004024a4 <malloc>:
  4024a4:	4b02      	ldr	r3, [pc, #8]	; (4024b0 <malloc+0xc>)
  4024a6:	4601      	mov	r1, r0
  4024a8:	6818      	ldr	r0, [r3, #0]
  4024aa:	f000 b803 	b.w	4024b4 <_malloc_r>
  4024ae:	bf00      	nop
  4024b0:	20400004 	.word	0x20400004

004024b4 <_malloc_r>:
  4024b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024b8:	f101 060b 	add.w	r6, r1, #11
  4024bc:	2e16      	cmp	r6, #22
  4024be:	b083      	sub	sp, #12
  4024c0:	4605      	mov	r5, r0
  4024c2:	f240 809e 	bls.w	402602 <_malloc_r+0x14e>
  4024c6:	f036 0607 	bics.w	r6, r6, #7
  4024ca:	f100 80bd 	bmi.w	402648 <_malloc_r+0x194>
  4024ce:	42b1      	cmp	r1, r6
  4024d0:	f200 80ba 	bhi.w	402648 <_malloc_r+0x194>
  4024d4:	f000 fb86 	bl	402be4 <__malloc_lock>
  4024d8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4024dc:	f0c0 8293 	bcc.w	402a06 <_malloc_r+0x552>
  4024e0:	0a73      	lsrs	r3, r6, #9
  4024e2:	f000 80b8 	beq.w	402656 <_malloc_r+0x1a2>
  4024e6:	2b04      	cmp	r3, #4
  4024e8:	f200 8179 	bhi.w	4027de <_malloc_r+0x32a>
  4024ec:	09b3      	lsrs	r3, r6, #6
  4024ee:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4024f2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4024f6:	00c3      	lsls	r3, r0, #3
  4024f8:	4fbf      	ldr	r7, [pc, #764]	; (4027f8 <_malloc_r+0x344>)
  4024fa:	443b      	add	r3, r7
  4024fc:	f1a3 0108 	sub.w	r1, r3, #8
  402500:	685c      	ldr	r4, [r3, #4]
  402502:	42a1      	cmp	r1, r4
  402504:	d106      	bne.n	402514 <_malloc_r+0x60>
  402506:	e00c      	b.n	402522 <_malloc_r+0x6e>
  402508:	2a00      	cmp	r2, #0
  40250a:	f280 80aa 	bge.w	402662 <_malloc_r+0x1ae>
  40250e:	68e4      	ldr	r4, [r4, #12]
  402510:	42a1      	cmp	r1, r4
  402512:	d006      	beq.n	402522 <_malloc_r+0x6e>
  402514:	6863      	ldr	r3, [r4, #4]
  402516:	f023 0303 	bic.w	r3, r3, #3
  40251a:	1b9a      	subs	r2, r3, r6
  40251c:	2a0f      	cmp	r2, #15
  40251e:	ddf3      	ble.n	402508 <_malloc_r+0x54>
  402520:	4670      	mov	r0, lr
  402522:	693c      	ldr	r4, [r7, #16]
  402524:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40280c <_malloc_r+0x358>
  402528:	4574      	cmp	r4, lr
  40252a:	f000 81ab 	beq.w	402884 <_malloc_r+0x3d0>
  40252e:	6863      	ldr	r3, [r4, #4]
  402530:	f023 0303 	bic.w	r3, r3, #3
  402534:	1b9a      	subs	r2, r3, r6
  402536:	2a0f      	cmp	r2, #15
  402538:	f300 8190 	bgt.w	40285c <_malloc_r+0x3a8>
  40253c:	2a00      	cmp	r2, #0
  40253e:	f8c7 e014 	str.w	lr, [r7, #20]
  402542:	f8c7 e010 	str.w	lr, [r7, #16]
  402546:	f280 809d 	bge.w	402684 <_malloc_r+0x1d0>
  40254a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40254e:	f080 8161 	bcs.w	402814 <_malloc_r+0x360>
  402552:	08db      	lsrs	r3, r3, #3
  402554:	f103 0c01 	add.w	ip, r3, #1
  402558:	1099      	asrs	r1, r3, #2
  40255a:	687a      	ldr	r2, [r7, #4]
  40255c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402560:	f8c4 8008 	str.w	r8, [r4, #8]
  402564:	2301      	movs	r3, #1
  402566:	408b      	lsls	r3, r1
  402568:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40256c:	4313      	orrs	r3, r2
  40256e:	3908      	subs	r1, #8
  402570:	60e1      	str	r1, [r4, #12]
  402572:	607b      	str	r3, [r7, #4]
  402574:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402578:	f8c8 400c 	str.w	r4, [r8, #12]
  40257c:	1082      	asrs	r2, r0, #2
  40257e:	2401      	movs	r4, #1
  402580:	4094      	lsls	r4, r2
  402582:	429c      	cmp	r4, r3
  402584:	f200 808b 	bhi.w	40269e <_malloc_r+0x1ea>
  402588:	421c      	tst	r4, r3
  40258a:	d106      	bne.n	40259a <_malloc_r+0xe6>
  40258c:	f020 0003 	bic.w	r0, r0, #3
  402590:	0064      	lsls	r4, r4, #1
  402592:	421c      	tst	r4, r3
  402594:	f100 0004 	add.w	r0, r0, #4
  402598:	d0fa      	beq.n	402590 <_malloc_r+0xdc>
  40259a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40259e:	46cc      	mov	ip, r9
  4025a0:	4680      	mov	r8, r0
  4025a2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4025a6:	459c      	cmp	ip, r3
  4025a8:	d107      	bne.n	4025ba <_malloc_r+0x106>
  4025aa:	e16d      	b.n	402888 <_malloc_r+0x3d4>
  4025ac:	2a00      	cmp	r2, #0
  4025ae:	f280 817b 	bge.w	4028a8 <_malloc_r+0x3f4>
  4025b2:	68db      	ldr	r3, [r3, #12]
  4025b4:	459c      	cmp	ip, r3
  4025b6:	f000 8167 	beq.w	402888 <_malloc_r+0x3d4>
  4025ba:	6859      	ldr	r1, [r3, #4]
  4025bc:	f021 0103 	bic.w	r1, r1, #3
  4025c0:	1b8a      	subs	r2, r1, r6
  4025c2:	2a0f      	cmp	r2, #15
  4025c4:	ddf2      	ble.n	4025ac <_malloc_r+0xf8>
  4025c6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4025ca:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4025ce:	9300      	str	r3, [sp, #0]
  4025d0:	199c      	adds	r4, r3, r6
  4025d2:	4628      	mov	r0, r5
  4025d4:	f046 0601 	orr.w	r6, r6, #1
  4025d8:	f042 0501 	orr.w	r5, r2, #1
  4025dc:	605e      	str	r6, [r3, #4]
  4025de:	f8c8 c00c 	str.w	ip, [r8, #12]
  4025e2:	f8cc 8008 	str.w	r8, [ip, #8]
  4025e6:	617c      	str	r4, [r7, #20]
  4025e8:	613c      	str	r4, [r7, #16]
  4025ea:	f8c4 e00c 	str.w	lr, [r4, #12]
  4025ee:	f8c4 e008 	str.w	lr, [r4, #8]
  4025f2:	6065      	str	r5, [r4, #4]
  4025f4:	505a      	str	r2, [r3, r1]
  4025f6:	f000 fafb 	bl	402bf0 <__malloc_unlock>
  4025fa:	9b00      	ldr	r3, [sp, #0]
  4025fc:	f103 0408 	add.w	r4, r3, #8
  402600:	e01e      	b.n	402640 <_malloc_r+0x18c>
  402602:	2910      	cmp	r1, #16
  402604:	d820      	bhi.n	402648 <_malloc_r+0x194>
  402606:	f000 faed 	bl	402be4 <__malloc_lock>
  40260a:	2610      	movs	r6, #16
  40260c:	2318      	movs	r3, #24
  40260e:	2002      	movs	r0, #2
  402610:	4f79      	ldr	r7, [pc, #484]	; (4027f8 <_malloc_r+0x344>)
  402612:	443b      	add	r3, r7
  402614:	f1a3 0208 	sub.w	r2, r3, #8
  402618:	685c      	ldr	r4, [r3, #4]
  40261a:	4294      	cmp	r4, r2
  40261c:	f000 813d 	beq.w	40289a <_malloc_r+0x3e6>
  402620:	6863      	ldr	r3, [r4, #4]
  402622:	68e1      	ldr	r1, [r4, #12]
  402624:	68a6      	ldr	r6, [r4, #8]
  402626:	f023 0303 	bic.w	r3, r3, #3
  40262a:	4423      	add	r3, r4
  40262c:	4628      	mov	r0, r5
  40262e:	685a      	ldr	r2, [r3, #4]
  402630:	60f1      	str	r1, [r6, #12]
  402632:	f042 0201 	orr.w	r2, r2, #1
  402636:	608e      	str	r6, [r1, #8]
  402638:	605a      	str	r2, [r3, #4]
  40263a:	f000 fad9 	bl	402bf0 <__malloc_unlock>
  40263e:	3408      	adds	r4, #8
  402640:	4620      	mov	r0, r4
  402642:	b003      	add	sp, #12
  402644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402648:	2400      	movs	r4, #0
  40264a:	230c      	movs	r3, #12
  40264c:	4620      	mov	r0, r4
  40264e:	602b      	str	r3, [r5, #0]
  402650:	b003      	add	sp, #12
  402652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402656:	2040      	movs	r0, #64	; 0x40
  402658:	f44f 7300 	mov.w	r3, #512	; 0x200
  40265c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402660:	e74a      	b.n	4024f8 <_malloc_r+0x44>
  402662:	4423      	add	r3, r4
  402664:	68e1      	ldr	r1, [r4, #12]
  402666:	685a      	ldr	r2, [r3, #4]
  402668:	68a6      	ldr	r6, [r4, #8]
  40266a:	f042 0201 	orr.w	r2, r2, #1
  40266e:	60f1      	str	r1, [r6, #12]
  402670:	4628      	mov	r0, r5
  402672:	608e      	str	r6, [r1, #8]
  402674:	605a      	str	r2, [r3, #4]
  402676:	f000 fabb 	bl	402bf0 <__malloc_unlock>
  40267a:	3408      	adds	r4, #8
  40267c:	4620      	mov	r0, r4
  40267e:	b003      	add	sp, #12
  402680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402684:	4423      	add	r3, r4
  402686:	4628      	mov	r0, r5
  402688:	685a      	ldr	r2, [r3, #4]
  40268a:	f042 0201 	orr.w	r2, r2, #1
  40268e:	605a      	str	r2, [r3, #4]
  402690:	f000 faae 	bl	402bf0 <__malloc_unlock>
  402694:	3408      	adds	r4, #8
  402696:	4620      	mov	r0, r4
  402698:	b003      	add	sp, #12
  40269a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40269e:	68bc      	ldr	r4, [r7, #8]
  4026a0:	6863      	ldr	r3, [r4, #4]
  4026a2:	f023 0803 	bic.w	r8, r3, #3
  4026a6:	45b0      	cmp	r8, r6
  4026a8:	d304      	bcc.n	4026b4 <_malloc_r+0x200>
  4026aa:	eba8 0306 	sub.w	r3, r8, r6
  4026ae:	2b0f      	cmp	r3, #15
  4026b0:	f300 8085 	bgt.w	4027be <_malloc_r+0x30a>
  4026b4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402810 <_malloc_r+0x35c>
  4026b8:	4b50      	ldr	r3, [pc, #320]	; (4027fc <_malloc_r+0x348>)
  4026ba:	f8d9 2000 	ldr.w	r2, [r9]
  4026be:	681b      	ldr	r3, [r3, #0]
  4026c0:	3201      	adds	r2, #1
  4026c2:	4433      	add	r3, r6
  4026c4:	eb04 0a08 	add.w	sl, r4, r8
  4026c8:	f000 8155 	beq.w	402976 <_malloc_r+0x4c2>
  4026cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4026d0:	330f      	adds	r3, #15
  4026d2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4026d6:	f02b 0b0f 	bic.w	fp, fp, #15
  4026da:	4659      	mov	r1, fp
  4026dc:	4628      	mov	r0, r5
  4026de:	f000 faa1 	bl	402c24 <_sbrk_r>
  4026e2:	1c41      	adds	r1, r0, #1
  4026e4:	4602      	mov	r2, r0
  4026e6:	f000 80fc 	beq.w	4028e2 <_malloc_r+0x42e>
  4026ea:	4582      	cmp	sl, r0
  4026ec:	f200 80f7 	bhi.w	4028de <_malloc_r+0x42a>
  4026f0:	4b43      	ldr	r3, [pc, #268]	; (402800 <_malloc_r+0x34c>)
  4026f2:	6819      	ldr	r1, [r3, #0]
  4026f4:	4459      	add	r1, fp
  4026f6:	6019      	str	r1, [r3, #0]
  4026f8:	f000 814d 	beq.w	402996 <_malloc_r+0x4e2>
  4026fc:	f8d9 0000 	ldr.w	r0, [r9]
  402700:	3001      	adds	r0, #1
  402702:	bf1b      	ittet	ne
  402704:	eba2 0a0a 	subne.w	sl, r2, sl
  402708:	4451      	addne	r1, sl
  40270a:	f8c9 2000 	streq.w	r2, [r9]
  40270e:	6019      	strne	r1, [r3, #0]
  402710:	f012 0107 	ands.w	r1, r2, #7
  402714:	f000 8115 	beq.w	402942 <_malloc_r+0x48e>
  402718:	f1c1 0008 	rsb	r0, r1, #8
  40271c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402720:	4402      	add	r2, r0
  402722:	3108      	adds	r1, #8
  402724:	eb02 090b 	add.w	r9, r2, fp
  402728:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40272c:	eba1 0909 	sub.w	r9, r1, r9
  402730:	4649      	mov	r1, r9
  402732:	4628      	mov	r0, r5
  402734:	9301      	str	r3, [sp, #4]
  402736:	9200      	str	r2, [sp, #0]
  402738:	f000 fa74 	bl	402c24 <_sbrk_r>
  40273c:	1c43      	adds	r3, r0, #1
  40273e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402742:	f000 8143 	beq.w	4029cc <_malloc_r+0x518>
  402746:	1a80      	subs	r0, r0, r2
  402748:	4448      	add	r0, r9
  40274a:	f040 0001 	orr.w	r0, r0, #1
  40274e:	6819      	ldr	r1, [r3, #0]
  402750:	60ba      	str	r2, [r7, #8]
  402752:	4449      	add	r1, r9
  402754:	42bc      	cmp	r4, r7
  402756:	6050      	str	r0, [r2, #4]
  402758:	6019      	str	r1, [r3, #0]
  40275a:	d017      	beq.n	40278c <_malloc_r+0x2d8>
  40275c:	f1b8 0f0f 	cmp.w	r8, #15
  402760:	f240 80fb 	bls.w	40295a <_malloc_r+0x4a6>
  402764:	6860      	ldr	r0, [r4, #4]
  402766:	f1a8 020c 	sub.w	r2, r8, #12
  40276a:	f022 0207 	bic.w	r2, r2, #7
  40276e:	eb04 0e02 	add.w	lr, r4, r2
  402772:	f000 0001 	and.w	r0, r0, #1
  402776:	f04f 0c05 	mov.w	ip, #5
  40277a:	4310      	orrs	r0, r2
  40277c:	2a0f      	cmp	r2, #15
  40277e:	6060      	str	r0, [r4, #4]
  402780:	f8ce c004 	str.w	ip, [lr, #4]
  402784:	f8ce c008 	str.w	ip, [lr, #8]
  402788:	f200 8117 	bhi.w	4029ba <_malloc_r+0x506>
  40278c:	4b1d      	ldr	r3, [pc, #116]	; (402804 <_malloc_r+0x350>)
  40278e:	68bc      	ldr	r4, [r7, #8]
  402790:	681a      	ldr	r2, [r3, #0]
  402792:	4291      	cmp	r1, r2
  402794:	bf88      	it	hi
  402796:	6019      	strhi	r1, [r3, #0]
  402798:	4b1b      	ldr	r3, [pc, #108]	; (402808 <_malloc_r+0x354>)
  40279a:	681a      	ldr	r2, [r3, #0]
  40279c:	4291      	cmp	r1, r2
  40279e:	6862      	ldr	r2, [r4, #4]
  4027a0:	bf88      	it	hi
  4027a2:	6019      	strhi	r1, [r3, #0]
  4027a4:	f022 0203 	bic.w	r2, r2, #3
  4027a8:	4296      	cmp	r6, r2
  4027aa:	eba2 0306 	sub.w	r3, r2, r6
  4027ae:	d801      	bhi.n	4027b4 <_malloc_r+0x300>
  4027b0:	2b0f      	cmp	r3, #15
  4027b2:	dc04      	bgt.n	4027be <_malloc_r+0x30a>
  4027b4:	4628      	mov	r0, r5
  4027b6:	f000 fa1b 	bl	402bf0 <__malloc_unlock>
  4027ba:	2400      	movs	r4, #0
  4027bc:	e740      	b.n	402640 <_malloc_r+0x18c>
  4027be:	19a2      	adds	r2, r4, r6
  4027c0:	f043 0301 	orr.w	r3, r3, #1
  4027c4:	f046 0601 	orr.w	r6, r6, #1
  4027c8:	6066      	str	r6, [r4, #4]
  4027ca:	4628      	mov	r0, r5
  4027cc:	60ba      	str	r2, [r7, #8]
  4027ce:	6053      	str	r3, [r2, #4]
  4027d0:	f000 fa0e 	bl	402bf0 <__malloc_unlock>
  4027d4:	3408      	adds	r4, #8
  4027d6:	4620      	mov	r0, r4
  4027d8:	b003      	add	sp, #12
  4027da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027de:	2b14      	cmp	r3, #20
  4027e0:	d971      	bls.n	4028c6 <_malloc_r+0x412>
  4027e2:	2b54      	cmp	r3, #84	; 0x54
  4027e4:	f200 80a3 	bhi.w	40292e <_malloc_r+0x47a>
  4027e8:	0b33      	lsrs	r3, r6, #12
  4027ea:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4027ee:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4027f2:	00c3      	lsls	r3, r0, #3
  4027f4:	e680      	b.n	4024f8 <_malloc_r+0x44>
  4027f6:	bf00      	nop
  4027f8:	20400430 	.word	0x20400430
  4027fc:	20408ca0 	.word	0x20408ca0
  402800:	20408c70 	.word	0x20408c70
  402804:	20408c98 	.word	0x20408c98
  402808:	20408c9c 	.word	0x20408c9c
  40280c:	20400438 	.word	0x20400438
  402810:	20400838 	.word	0x20400838
  402814:	0a5a      	lsrs	r2, r3, #9
  402816:	2a04      	cmp	r2, #4
  402818:	d95b      	bls.n	4028d2 <_malloc_r+0x41e>
  40281a:	2a14      	cmp	r2, #20
  40281c:	f200 80ae 	bhi.w	40297c <_malloc_r+0x4c8>
  402820:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402824:	00c9      	lsls	r1, r1, #3
  402826:	325b      	adds	r2, #91	; 0x5b
  402828:	eb07 0c01 	add.w	ip, r7, r1
  40282c:	5879      	ldr	r1, [r7, r1]
  40282e:	f1ac 0c08 	sub.w	ip, ip, #8
  402832:	458c      	cmp	ip, r1
  402834:	f000 8088 	beq.w	402948 <_malloc_r+0x494>
  402838:	684a      	ldr	r2, [r1, #4]
  40283a:	f022 0203 	bic.w	r2, r2, #3
  40283e:	4293      	cmp	r3, r2
  402840:	d273      	bcs.n	40292a <_malloc_r+0x476>
  402842:	6889      	ldr	r1, [r1, #8]
  402844:	458c      	cmp	ip, r1
  402846:	d1f7      	bne.n	402838 <_malloc_r+0x384>
  402848:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40284c:	687b      	ldr	r3, [r7, #4]
  40284e:	60e2      	str	r2, [r4, #12]
  402850:	f8c4 c008 	str.w	ip, [r4, #8]
  402854:	6094      	str	r4, [r2, #8]
  402856:	f8cc 400c 	str.w	r4, [ip, #12]
  40285a:	e68f      	b.n	40257c <_malloc_r+0xc8>
  40285c:	19a1      	adds	r1, r4, r6
  40285e:	f046 0c01 	orr.w	ip, r6, #1
  402862:	f042 0601 	orr.w	r6, r2, #1
  402866:	f8c4 c004 	str.w	ip, [r4, #4]
  40286a:	4628      	mov	r0, r5
  40286c:	6179      	str	r1, [r7, #20]
  40286e:	6139      	str	r1, [r7, #16]
  402870:	f8c1 e00c 	str.w	lr, [r1, #12]
  402874:	f8c1 e008 	str.w	lr, [r1, #8]
  402878:	604e      	str	r6, [r1, #4]
  40287a:	50e2      	str	r2, [r4, r3]
  40287c:	f000 f9b8 	bl	402bf0 <__malloc_unlock>
  402880:	3408      	adds	r4, #8
  402882:	e6dd      	b.n	402640 <_malloc_r+0x18c>
  402884:	687b      	ldr	r3, [r7, #4]
  402886:	e679      	b.n	40257c <_malloc_r+0xc8>
  402888:	f108 0801 	add.w	r8, r8, #1
  40288c:	f018 0f03 	tst.w	r8, #3
  402890:	f10c 0c08 	add.w	ip, ip, #8
  402894:	f47f ae85 	bne.w	4025a2 <_malloc_r+0xee>
  402898:	e02d      	b.n	4028f6 <_malloc_r+0x442>
  40289a:	68dc      	ldr	r4, [r3, #12]
  40289c:	42a3      	cmp	r3, r4
  40289e:	bf08      	it	eq
  4028a0:	3002      	addeq	r0, #2
  4028a2:	f43f ae3e 	beq.w	402522 <_malloc_r+0x6e>
  4028a6:	e6bb      	b.n	402620 <_malloc_r+0x16c>
  4028a8:	4419      	add	r1, r3
  4028aa:	461c      	mov	r4, r3
  4028ac:	684a      	ldr	r2, [r1, #4]
  4028ae:	68db      	ldr	r3, [r3, #12]
  4028b0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4028b4:	f042 0201 	orr.w	r2, r2, #1
  4028b8:	604a      	str	r2, [r1, #4]
  4028ba:	4628      	mov	r0, r5
  4028bc:	60f3      	str	r3, [r6, #12]
  4028be:	609e      	str	r6, [r3, #8]
  4028c0:	f000 f996 	bl	402bf0 <__malloc_unlock>
  4028c4:	e6bc      	b.n	402640 <_malloc_r+0x18c>
  4028c6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4028ca:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4028ce:	00c3      	lsls	r3, r0, #3
  4028d0:	e612      	b.n	4024f8 <_malloc_r+0x44>
  4028d2:	099a      	lsrs	r2, r3, #6
  4028d4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4028d8:	00c9      	lsls	r1, r1, #3
  4028da:	3238      	adds	r2, #56	; 0x38
  4028dc:	e7a4      	b.n	402828 <_malloc_r+0x374>
  4028de:	42bc      	cmp	r4, r7
  4028e0:	d054      	beq.n	40298c <_malloc_r+0x4d8>
  4028e2:	68bc      	ldr	r4, [r7, #8]
  4028e4:	6862      	ldr	r2, [r4, #4]
  4028e6:	f022 0203 	bic.w	r2, r2, #3
  4028ea:	e75d      	b.n	4027a8 <_malloc_r+0x2f4>
  4028ec:	f859 3908 	ldr.w	r3, [r9], #-8
  4028f0:	4599      	cmp	r9, r3
  4028f2:	f040 8086 	bne.w	402a02 <_malloc_r+0x54e>
  4028f6:	f010 0f03 	tst.w	r0, #3
  4028fa:	f100 30ff 	add.w	r0, r0, #4294967295
  4028fe:	d1f5      	bne.n	4028ec <_malloc_r+0x438>
  402900:	687b      	ldr	r3, [r7, #4]
  402902:	ea23 0304 	bic.w	r3, r3, r4
  402906:	607b      	str	r3, [r7, #4]
  402908:	0064      	lsls	r4, r4, #1
  40290a:	429c      	cmp	r4, r3
  40290c:	f63f aec7 	bhi.w	40269e <_malloc_r+0x1ea>
  402910:	2c00      	cmp	r4, #0
  402912:	f43f aec4 	beq.w	40269e <_malloc_r+0x1ea>
  402916:	421c      	tst	r4, r3
  402918:	4640      	mov	r0, r8
  40291a:	f47f ae3e 	bne.w	40259a <_malloc_r+0xe6>
  40291e:	0064      	lsls	r4, r4, #1
  402920:	421c      	tst	r4, r3
  402922:	f100 0004 	add.w	r0, r0, #4
  402926:	d0fa      	beq.n	40291e <_malloc_r+0x46a>
  402928:	e637      	b.n	40259a <_malloc_r+0xe6>
  40292a:	468c      	mov	ip, r1
  40292c:	e78c      	b.n	402848 <_malloc_r+0x394>
  40292e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402932:	d815      	bhi.n	402960 <_malloc_r+0x4ac>
  402934:	0bf3      	lsrs	r3, r6, #15
  402936:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40293a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40293e:	00c3      	lsls	r3, r0, #3
  402940:	e5da      	b.n	4024f8 <_malloc_r+0x44>
  402942:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402946:	e6ed      	b.n	402724 <_malloc_r+0x270>
  402948:	687b      	ldr	r3, [r7, #4]
  40294a:	1092      	asrs	r2, r2, #2
  40294c:	2101      	movs	r1, #1
  40294e:	fa01 f202 	lsl.w	r2, r1, r2
  402952:	4313      	orrs	r3, r2
  402954:	607b      	str	r3, [r7, #4]
  402956:	4662      	mov	r2, ip
  402958:	e779      	b.n	40284e <_malloc_r+0x39a>
  40295a:	2301      	movs	r3, #1
  40295c:	6053      	str	r3, [r2, #4]
  40295e:	e729      	b.n	4027b4 <_malloc_r+0x300>
  402960:	f240 5254 	movw	r2, #1364	; 0x554
  402964:	4293      	cmp	r3, r2
  402966:	d822      	bhi.n	4029ae <_malloc_r+0x4fa>
  402968:	0cb3      	lsrs	r3, r6, #18
  40296a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40296e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  402972:	00c3      	lsls	r3, r0, #3
  402974:	e5c0      	b.n	4024f8 <_malloc_r+0x44>
  402976:	f103 0b10 	add.w	fp, r3, #16
  40297a:	e6ae      	b.n	4026da <_malloc_r+0x226>
  40297c:	2a54      	cmp	r2, #84	; 0x54
  40297e:	d829      	bhi.n	4029d4 <_malloc_r+0x520>
  402980:	0b1a      	lsrs	r2, r3, #12
  402982:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402986:	00c9      	lsls	r1, r1, #3
  402988:	326e      	adds	r2, #110	; 0x6e
  40298a:	e74d      	b.n	402828 <_malloc_r+0x374>
  40298c:	4b20      	ldr	r3, [pc, #128]	; (402a10 <_malloc_r+0x55c>)
  40298e:	6819      	ldr	r1, [r3, #0]
  402990:	4459      	add	r1, fp
  402992:	6019      	str	r1, [r3, #0]
  402994:	e6b2      	b.n	4026fc <_malloc_r+0x248>
  402996:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40299a:	2800      	cmp	r0, #0
  40299c:	f47f aeae 	bne.w	4026fc <_malloc_r+0x248>
  4029a0:	eb08 030b 	add.w	r3, r8, fp
  4029a4:	68ba      	ldr	r2, [r7, #8]
  4029a6:	f043 0301 	orr.w	r3, r3, #1
  4029aa:	6053      	str	r3, [r2, #4]
  4029ac:	e6ee      	b.n	40278c <_malloc_r+0x2d8>
  4029ae:	207f      	movs	r0, #127	; 0x7f
  4029b0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4029b4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4029b8:	e59e      	b.n	4024f8 <_malloc_r+0x44>
  4029ba:	f104 0108 	add.w	r1, r4, #8
  4029be:	4628      	mov	r0, r5
  4029c0:	9300      	str	r3, [sp, #0]
  4029c2:	f003 fe25 	bl	406610 <_free_r>
  4029c6:	9b00      	ldr	r3, [sp, #0]
  4029c8:	6819      	ldr	r1, [r3, #0]
  4029ca:	e6df      	b.n	40278c <_malloc_r+0x2d8>
  4029cc:	2001      	movs	r0, #1
  4029ce:	f04f 0900 	mov.w	r9, #0
  4029d2:	e6bc      	b.n	40274e <_malloc_r+0x29a>
  4029d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4029d8:	d805      	bhi.n	4029e6 <_malloc_r+0x532>
  4029da:	0bda      	lsrs	r2, r3, #15
  4029dc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4029e0:	00c9      	lsls	r1, r1, #3
  4029e2:	3277      	adds	r2, #119	; 0x77
  4029e4:	e720      	b.n	402828 <_malloc_r+0x374>
  4029e6:	f240 5154 	movw	r1, #1364	; 0x554
  4029ea:	428a      	cmp	r2, r1
  4029ec:	d805      	bhi.n	4029fa <_malloc_r+0x546>
  4029ee:	0c9a      	lsrs	r2, r3, #18
  4029f0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4029f4:	00c9      	lsls	r1, r1, #3
  4029f6:	327c      	adds	r2, #124	; 0x7c
  4029f8:	e716      	b.n	402828 <_malloc_r+0x374>
  4029fa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4029fe:	227e      	movs	r2, #126	; 0x7e
  402a00:	e712      	b.n	402828 <_malloc_r+0x374>
  402a02:	687b      	ldr	r3, [r7, #4]
  402a04:	e780      	b.n	402908 <_malloc_r+0x454>
  402a06:	08f0      	lsrs	r0, r6, #3
  402a08:	f106 0308 	add.w	r3, r6, #8
  402a0c:	e600      	b.n	402610 <_malloc_r+0x15c>
  402a0e:	bf00      	nop
  402a10:	20408c70 	.word	0x20408c70

00402a14 <memcpy>:
  402a14:	4684      	mov	ip, r0
  402a16:	ea41 0300 	orr.w	r3, r1, r0
  402a1a:	f013 0303 	ands.w	r3, r3, #3
  402a1e:	d16d      	bne.n	402afc <memcpy+0xe8>
  402a20:	3a40      	subs	r2, #64	; 0x40
  402a22:	d341      	bcc.n	402aa8 <memcpy+0x94>
  402a24:	f851 3b04 	ldr.w	r3, [r1], #4
  402a28:	f840 3b04 	str.w	r3, [r0], #4
  402a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a30:	f840 3b04 	str.w	r3, [r0], #4
  402a34:	f851 3b04 	ldr.w	r3, [r1], #4
  402a38:	f840 3b04 	str.w	r3, [r0], #4
  402a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a40:	f840 3b04 	str.w	r3, [r0], #4
  402a44:	f851 3b04 	ldr.w	r3, [r1], #4
  402a48:	f840 3b04 	str.w	r3, [r0], #4
  402a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a50:	f840 3b04 	str.w	r3, [r0], #4
  402a54:	f851 3b04 	ldr.w	r3, [r1], #4
  402a58:	f840 3b04 	str.w	r3, [r0], #4
  402a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a60:	f840 3b04 	str.w	r3, [r0], #4
  402a64:	f851 3b04 	ldr.w	r3, [r1], #4
  402a68:	f840 3b04 	str.w	r3, [r0], #4
  402a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a70:	f840 3b04 	str.w	r3, [r0], #4
  402a74:	f851 3b04 	ldr.w	r3, [r1], #4
  402a78:	f840 3b04 	str.w	r3, [r0], #4
  402a7c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a80:	f840 3b04 	str.w	r3, [r0], #4
  402a84:	f851 3b04 	ldr.w	r3, [r1], #4
  402a88:	f840 3b04 	str.w	r3, [r0], #4
  402a8c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a90:	f840 3b04 	str.w	r3, [r0], #4
  402a94:	f851 3b04 	ldr.w	r3, [r1], #4
  402a98:	f840 3b04 	str.w	r3, [r0], #4
  402a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa0:	f840 3b04 	str.w	r3, [r0], #4
  402aa4:	3a40      	subs	r2, #64	; 0x40
  402aa6:	d2bd      	bcs.n	402a24 <memcpy+0x10>
  402aa8:	3230      	adds	r2, #48	; 0x30
  402aaa:	d311      	bcc.n	402ad0 <memcpy+0xbc>
  402aac:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab0:	f840 3b04 	str.w	r3, [r0], #4
  402ab4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab8:	f840 3b04 	str.w	r3, [r0], #4
  402abc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac0:	f840 3b04 	str.w	r3, [r0], #4
  402ac4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac8:	f840 3b04 	str.w	r3, [r0], #4
  402acc:	3a10      	subs	r2, #16
  402ace:	d2ed      	bcs.n	402aac <memcpy+0x98>
  402ad0:	320c      	adds	r2, #12
  402ad2:	d305      	bcc.n	402ae0 <memcpy+0xcc>
  402ad4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ad8:	f840 3b04 	str.w	r3, [r0], #4
  402adc:	3a04      	subs	r2, #4
  402ade:	d2f9      	bcs.n	402ad4 <memcpy+0xc0>
  402ae0:	3204      	adds	r2, #4
  402ae2:	d008      	beq.n	402af6 <memcpy+0xe2>
  402ae4:	07d2      	lsls	r2, r2, #31
  402ae6:	bf1c      	itt	ne
  402ae8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402aec:	f800 3b01 	strbne.w	r3, [r0], #1
  402af0:	d301      	bcc.n	402af6 <memcpy+0xe2>
  402af2:	880b      	ldrh	r3, [r1, #0]
  402af4:	8003      	strh	r3, [r0, #0]
  402af6:	4660      	mov	r0, ip
  402af8:	4770      	bx	lr
  402afa:	bf00      	nop
  402afc:	2a08      	cmp	r2, #8
  402afe:	d313      	bcc.n	402b28 <memcpy+0x114>
  402b00:	078b      	lsls	r3, r1, #30
  402b02:	d08d      	beq.n	402a20 <memcpy+0xc>
  402b04:	f010 0303 	ands.w	r3, r0, #3
  402b08:	d08a      	beq.n	402a20 <memcpy+0xc>
  402b0a:	f1c3 0304 	rsb	r3, r3, #4
  402b0e:	1ad2      	subs	r2, r2, r3
  402b10:	07db      	lsls	r3, r3, #31
  402b12:	bf1c      	itt	ne
  402b14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b18:	f800 3b01 	strbne.w	r3, [r0], #1
  402b1c:	d380      	bcc.n	402a20 <memcpy+0xc>
  402b1e:	f831 3b02 	ldrh.w	r3, [r1], #2
  402b22:	f820 3b02 	strh.w	r3, [r0], #2
  402b26:	e77b      	b.n	402a20 <memcpy+0xc>
  402b28:	3a04      	subs	r2, #4
  402b2a:	d3d9      	bcc.n	402ae0 <memcpy+0xcc>
  402b2c:	3a01      	subs	r2, #1
  402b2e:	f811 3b01 	ldrb.w	r3, [r1], #1
  402b32:	f800 3b01 	strb.w	r3, [r0], #1
  402b36:	d2f9      	bcs.n	402b2c <memcpy+0x118>
  402b38:	780b      	ldrb	r3, [r1, #0]
  402b3a:	7003      	strb	r3, [r0, #0]
  402b3c:	784b      	ldrb	r3, [r1, #1]
  402b3e:	7043      	strb	r3, [r0, #1]
  402b40:	788b      	ldrb	r3, [r1, #2]
  402b42:	7083      	strb	r3, [r0, #2]
  402b44:	4660      	mov	r0, ip
  402b46:	4770      	bx	lr

00402b48 <memset>:
  402b48:	b470      	push	{r4, r5, r6}
  402b4a:	0786      	lsls	r6, r0, #30
  402b4c:	d046      	beq.n	402bdc <memset+0x94>
  402b4e:	1e54      	subs	r4, r2, #1
  402b50:	2a00      	cmp	r2, #0
  402b52:	d041      	beq.n	402bd8 <memset+0x90>
  402b54:	b2ca      	uxtb	r2, r1
  402b56:	4603      	mov	r3, r0
  402b58:	e002      	b.n	402b60 <memset+0x18>
  402b5a:	f114 34ff 	adds.w	r4, r4, #4294967295
  402b5e:	d33b      	bcc.n	402bd8 <memset+0x90>
  402b60:	f803 2b01 	strb.w	r2, [r3], #1
  402b64:	079d      	lsls	r5, r3, #30
  402b66:	d1f8      	bne.n	402b5a <memset+0x12>
  402b68:	2c03      	cmp	r4, #3
  402b6a:	d92e      	bls.n	402bca <memset+0x82>
  402b6c:	b2cd      	uxtb	r5, r1
  402b6e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402b72:	2c0f      	cmp	r4, #15
  402b74:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402b78:	d919      	bls.n	402bae <memset+0x66>
  402b7a:	f103 0210 	add.w	r2, r3, #16
  402b7e:	4626      	mov	r6, r4
  402b80:	3e10      	subs	r6, #16
  402b82:	2e0f      	cmp	r6, #15
  402b84:	f842 5c10 	str.w	r5, [r2, #-16]
  402b88:	f842 5c0c 	str.w	r5, [r2, #-12]
  402b8c:	f842 5c08 	str.w	r5, [r2, #-8]
  402b90:	f842 5c04 	str.w	r5, [r2, #-4]
  402b94:	f102 0210 	add.w	r2, r2, #16
  402b98:	d8f2      	bhi.n	402b80 <memset+0x38>
  402b9a:	f1a4 0210 	sub.w	r2, r4, #16
  402b9e:	f022 020f 	bic.w	r2, r2, #15
  402ba2:	f004 040f 	and.w	r4, r4, #15
  402ba6:	3210      	adds	r2, #16
  402ba8:	2c03      	cmp	r4, #3
  402baa:	4413      	add	r3, r2
  402bac:	d90d      	bls.n	402bca <memset+0x82>
  402bae:	461e      	mov	r6, r3
  402bb0:	4622      	mov	r2, r4
  402bb2:	3a04      	subs	r2, #4
  402bb4:	2a03      	cmp	r2, #3
  402bb6:	f846 5b04 	str.w	r5, [r6], #4
  402bba:	d8fa      	bhi.n	402bb2 <memset+0x6a>
  402bbc:	1f22      	subs	r2, r4, #4
  402bbe:	f022 0203 	bic.w	r2, r2, #3
  402bc2:	3204      	adds	r2, #4
  402bc4:	4413      	add	r3, r2
  402bc6:	f004 0403 	and.w	r4, r4, #3
  402bca:	b12c      	cbz	r4, 402bd8 <memset+0x90>
  402bcc:	b2c9      	uxtb	r1, r1
  402bce:	441c      	add	r4, r3
  402bd0:	f803 1b01 	strb.w	r1, [r3], #1
  402bd4:	429c      	cmp	r4, r3
  402bd6:	d1fb      	bne.n	402bd0 <memset+0x88>
  402bd8:	bc70      	pop	{r4, r5, r6}
  402bda:	4770      	bx	lr
  402bdc:	4614      	mov	r4, r2
  402bde:	4603      	mov	r3, r0
  402be0:	e7c2      	b.n	402b68 <memset+0x20>
  402be2:	bf00      	nop

00402be4 <__malloc_lock>:
  402be4:	4801      	ldr	r0, [pc, #4]	; (402bec <__malloc_lock+0x8>)
  402be6:	f003 bfbb 	b.w	406b60 <__retarget_lock_acquire_recursive>
  402bea:	bf00      	nop
  402bec:	20408cc4 	.word	0x20408cc4

00402bf0 <__malloc_unlock>:
  402bf0:	4801      	ldr	r0, [pc, #4]	; (402bf8 <__malloc_unlock+0x8>)
  402bf2:	f003 bfb7 	b.w	406b64 <__retarget_lock_release_recursive>
  402bf6:	bf00      	nop
  402bf8:	20408cc4 	.word	0x20408cc4

00402bfc <printf>:
  402bfc:	b40f      	push	{r0, r1, r2, r3}
  402bfe:	b500      	push	{lr}
  402c00:	4907      	ldr	r1, [pc, #28]	; (402c20 <printf+0x24>)
  402c02:	b083      	sub	sp, #12
  402c04:	ab04      	add	r3, sp, #16
  402c06:	6808      	ldr	r0, [r1, #0]
  402c08:	f853 2b04 	ldr.w	r2, [r3], #4
  402c0c:	6881      	ldr	r1, [r0, #8]
  402c0e:	9301      	str	r3, [sp, #4]
  402c10:	f000 ffb6 	bl	403b80 <_vfprintf_r>
  402c14:	b003      	add	sp, #12
  402c16:	f85d eb04 	ldr.w	lr, [sp], #4
  402c1a:	b004      	add	sp, #16
  402c1c:	4770      	bx	lr
  402c1e:	bf00      	nop
  402c20:	20400004 	.word	0x20400004

00402c24 <_sbrk_r>:
  402c24:	b538      	push	{r3, r4, r5, lr}
  402c26:	4c07      	ldr	r4, [pc, #28]	; (402c44 <_sbrk_r+0x20>)
  402c28:	2300      	movs	r3, #0
  402c2a:	4605      	mov	r5, r0
  402c2c:	4608      	mov	r0, r1
  402c2e:	6023      	str	r3, [r4, #0]
  402c30:	f7fd fb5e 	bl	4002f0 <_sbrk>
  402c34:	1c43      	adds	r3, r0, #1
  402c36:	d000      	beq.n	402c3a <_sbrk_r+0x16>
  402c38:	bd38      	pop	{r3, r4, r5, pc}
  402c3a:	6823      	ldr	r3, [r4, #0]
  402c3c:	2b00      	cmp	r3, #0
  402c3e:	d0fb      	beq.n	402c38 <_sbrk_r+0x14>
  402c40:	602b      	str	r3, [r5, #0]
  402c42:	bd38      	pop	{r3, r4, r5, pc}
  402c44:	20408cd8 	.word	0x20408cd8

00402c48 <setvbuf>:
  402c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402c4c:	4c61      	ldr	r4, [pc, #388]	; (402dd4 <setvbuf+0x18c>)
  402c4e:	6825      	ldr	r5, [r4, #0]
  402c50:	b083      	sub	sp, #12
  402c52:	4604      	mov	r4, r0
  402c54:	460f      	mov	r7, r1
  402c56:	4690      	mov	r8, r2
  402c58:	461e      	mov	r6, r3
  402c5a:	b115      	cbz	r5, 402c62 <setvbuf+0x1a>
  402c5c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402c5e:	2b00      	cmp	r3, #0
  402c60:	d064      	beq.n	402d2c <setvbuf+0xe4>
  402c62:	f1b8 0f02 	cmp.w	r8, #2
  402c66:	d006      	beq.n	402c76 <setvbuf+0x2e>
  402c68:	f1b8 0f01 	cmp.w	r8, #1
  402c6c:	f200 809f 	bhi.w	402dae <setvbuf+0x166>
  402c70:	2e00      	cmp	r6, #0
  402c72:	f2c0 809c 	blt.w	402dae <setvbuf+0x166>
  402c76:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c78:	07d8      	lsls	r0, r3, #31
  402c7a:	d534      	bpl.n	402ce6 <setvbuf+0x9e>
  402c7c:	4621      	mov	r1, r4
  402c7e:	4628      	mov	r0, r5
  402c80:	f003 fb48 	bl	406314 <_fflush_r>
  402c84:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402c86:	b141      	cbz	r1, 402c9a <setvbuf+0x52>
  402c88:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402c8c:	4299      	cmp	r1, r3
  402c8e:	d002      	beq.n	402c96 <setvbuf+0x4e>
  402c90:	4628      	mov	r0, r5
  402c92:	f003 fcbd 	bl	406610 <_free_r>
  402c96:	2300      	movs	r3, #0
  402c98:	6323      	str	r3, [r4, #48]	; 0x30
  402c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c9e:	2200      	movs	r2, #0
  402ca0:	61a2      	str	r2, [r4, #24]
  402ca2:	6062      	str	r2, [r4, #4]
  402ca4:	061a      	lsls	r2, r3, #24
  402ca6:	d43a      	bmi.n	402d1e <setvbuf+0xd6>
  402ca8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402cac:	f023 0303 	bic.w	r3, r3, #3
  402cb0:	f1b8 0f02 	cmp.w	r8, #2
  402cb4:	81a3      	strh	r3, [r4, #12]
  402cb6:	d01d      	beq.n	402cf4 <setvbuf+0xac>
  402cb8:	ab01      	add	r3, sp, #4
  402cba:	466a      	mov	r2, sp
  402cbc:	4621      	mov	r1, r4
  402cbe:	4628      	mov	r0, r5
  402cc0:	f003 ff52 	bl	406b68 <__swhatbuf_r>
  402cc4:	89a3      	ldrh	r3, [r4, #12]
  402cc6:	4318      	orrs	r0, r3
  402cc8:	81a0      	strh	r0, [r4, #12]
  402cca:	2e00      	cmp	r6, #0
  402ccc:	d132      	bne.n	402d34 <setvbuf+0xec>
  402cce:	9e00      	ldr	r6, [sp, #0]
  402cd0:	4630      	mov	r0, r6
  402cd2:	f7ff fbe7 	bl	4024a4 <malloc>
  402cd6:	4607      	mov	r7, r0
  402cd8:	2800      	cmp	r0, #0
  402cda:	d06b      	beq.n	402db4 <setvbuf+0x16c>
  402cdc:	89a3      	ldrh	r3, [r4, #12]
  402cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ce2:	81a3      	strh	r3, [r4, #12]
  402ce4:	e028      	b.n	402d38 <setvbuf+0xf0>
  402ce6:	89a3      	ldrh	r3, [r4, #12]
  402ce8:	0599      	lsls	r1, r3, #22
  402cea:	d4c7      	bmi.n	402c7c <setvbuf+0x34>
  402cec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402cee:	f003 ff37 	bl	406b60 <__retarget_lock_acquire_recursive>
  402cf2:	e7c3      	b.n	402c7c <setvbuf+0x34>
  402cf4:	2500      	movs	r5, #0
  402cf6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402cf8:	2600      	movs	r6, #0
  402cfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402cfe:	f043 0302 	orr.w	r3, r3, #2
  402d02:	2001      	movs	r0, #1
  402d04:	60a6      	str	r6, [r4, #8]
  402d06:	07ce      	lsls	r6, r1, #31
  402d08:	81a3      	strh	r3, [r4, #12]
  402d0a:	6022      	str	r2, [r4, #0]
  402d0c:	6122      	str	r2, [r4, #16]
  402d0e:	6160      	str	r0, [r4, #20]
  402d10:	d401      	bmi.n	402d16 <setvbuf+0xce>
  402d12:	0598      	lsls	r0, r3, #22
  402d14:	d53e      	bpl.n	402d94 <setvbuf+0x14c>
  402d16:	4628      	mov	r0, r5
  402d18:	b003      	add	sp, #12
  402d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d1e:	6921      	ldr	r1, [r4, #16]
  402d20:	4628      	mov	r0, r5
  402d22:	f003 fc75 	bl	406610 <_free_r>
  402d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d2a:	e7bd      	b.n	402ca8 <setvbuf+0x60>
  402d2c:	4628      	mov	r0, r5
  402d2e:	f003 fb49 	bl	4063c4 <__sinit>
  402d32:	e796      	b.n	402c62 <setvbuf+0x1a>
  402d34:	2f00      	cmp	r7, #0
  402d36:	d0cb      	beq.n	402cd0 <setvbuf+0x88>
  402d38:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d3a:	2b00      	cmp	r3, #0
  402d3c:	d033      	beq.n	402da6 <setvbuf+0x15e>
  402d3e:	9b00      	ldr	r3, [sp, #0]
  402d40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402d44:	6027      	str	r7, [r4, #0]
  402d46:	429e      	cmp	r6, r3
  402d48:	bf1c      	itt	ne
  402d4a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402d4e:	81a2      	strhne	r2, [r4, #12]
  402d50:	f1b8 0f01 	cmp.w	r8, #1
  402d54:	bf04      	itt	eq
  402d56:	f042 0201 	orreq.w	r2, r2, #1
  402d5a:	81a2      	strheq	r2, [r4, #12]
  402d5c:	b292      	uxth	r2, r2
  402d5e:	f012 0308 	ands.w	r3, r2, #8
  402d62:	6127      	str	r7, [r4, #16]
  402d64:	6166      	str	r6, [r4, #20]
  402d66:	d00e      	beq.n	402d86 <setvbuf+0x13e>
  402d68:	07d1      	lsls	r1, r2, #31
  402d6a:	d51a      	bpl.n	402da2 <setvbuf+0x15a>
  402d6c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402d6e:	4276      	negs	r6, r6
  402d70:	2300      	movs	r3, #0
  402d72:	f015 0501 	ands.w	r5, r5, #1
  402d76:	61a6      	str	r6, [r4, #24]
  402d78:	60a3      	str	r3, [r4, #8]
  402d7a:	d009      	beq.n	402d90 <setvbuf+0x148>
  402d7c:	2500      	movs	r5, #0
  402d7e:	4628      	mov	r0, r5
  402d80:	b003      	add	sp, #12
  402d82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d86:	60a3      	str	r3, [r4, #8]
  402d88:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402d8a:	f015 0501 	ands.w	r5, r5, #1
  402d8e:	d1f5      	bne.n	402d7c <setvbuf+0x134>
  402d90:	0593      	lsls	r3, r2, #22
  402d92:	d4c0      	bmi.n	402d16 <setvbuf+0xce>
  402d94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d96:	f003 fee5 	bl	406b64 <__retarget_lock_release_recursive>
  402d9a:	4628      	mov	r0, r5
  402d9c:	b003      	add	sp, #12
  402d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402da2:	60a6      	str	r6, [r4, #8]
  402da4:	e7f0      	b.n	402d88 <setvbuf+0x140>
  402da6:	4628      	mov	r0, r5
  402da8:	f003 fb0c 	bl	4063c4 <__sinit>
  402dac:	e7c7      	b.n	402d3e <setvbuf+0xf6>
  402dae:	f04f 35ff 	mov.w	r5, #4294967295
  402db2:	e7b0      	b.n	402d16 <setvbuf+0xce>
  402db4:	f8dd 9000 	ldr.w	r9, [sp]
  402db8:	45b1      	cmp	r9, r6
  402dba:	d004      	beq.n	402dc6 <setvbuf+0x17e>
  402dbc:	4648      	mov	r0, r9
  402dbe:	f7ff fb71 	bl	4024a4 <malloc>
  402dc2:	4607      	mov	r7, r0
  402dc4:	b920      	cbnz	r0, 402dd0 <setvbuf+0x188>
  402dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dca:	f04f 35ff 	mov.w	r5, #4294967295
  402dce:	e792      	b.n	402cf6 <setvbuf+0xae>
  402dd0:	464e      	mov	r6, r9
  402dd2:	e783      	b.n	402cdc <setvbuf+0x94>
  402dd4:	20400004 	.word	0x20400004

00402dd8 <__sprint_r.part.0>:
  402dd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ddc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402dde:	049c      	lsls	r4, r3, #18
  402de0:	4693      	mov	fp, r2
  402de2:	d52f      	bpl.n	402e44 <__sprint_r.part.0+0x6c>
  402de4:	6893      	ldr	r3, [r2, #8]
  402de6:	6812      	ldr	r2, [r2, #0]
  402de8:	b353      	cbz	r3, 402e40 <__sprint_r.part.0+0x68>
  402dea:	460e      	mov	r6, r1
  402dec:	4607      	mov	r7, r0
  402dee:	f102 0908 	add.w	r9, r2, #8
  402df2:	e919 0420 	ldmdb	r9, {r5, sl}
  402df6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402dfa:	d017      	beq.n	402e2c <__sprint_r.part.0+0x54>
  402dfc:	3d04      	subs	r5, #4
  402dfe:	2400      	movs	r4, #0
  402e00:	e001      	b.n	402e06 <__sprint_r.part.0+0x2e>
  402e02:	45a0      	cmp	r8, r4
  402e04:	d010      	beq.n	402e28 <__sprint_r.part.0+0x50>
  402e06:	4632      	mov	r2, r6
  402e08:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402e0c:	4638      	mov	r0, r7
  402e0e:	f003 fb7b 	bl	406508 <_fputwc_r>
  402e12:	1c43      	adds	r3, r0, #1
  402e14:	f104 0401 	add.w	r4, r4, #1
  402e18:	d1f3      	bne.n	402e02 <__sprint_r.part.0+0x2a>
  402e1a:	2300      	movs	r3, #0
  402e1c:	f8cb 3008 	str.w	r3, [fp, #8]
  402e20:	f8cb 3004 	str.w	r3, [fp, #4]
  402e24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e28:	f8db 3008 	ldr.w	r3, [fp, #8]
  402e2c:	f02a 0a03 	bic.w	sl, sl, #3
  402e30:	eba3 030a 	sub.w	r3, r3, sl
  402e34:	f8cb 3008 	str.w	r3, [fp, #8]
  402e38:	f109 0908 	add.w	r9, r9, #8
  402e3c:	2b00      	cmp	r3, #0
  402e3e:	d1d8      	bne.n	402df2 <__sprint_r.part.0+0x1a>
  402e40:	2000      	movs	r0, #0
  402e42:	e7ea      	b.n	402e1a <__sprint_r.part.0+0x42>
  402e44:	f003 fcca 	bl	4067dc <__sfvwrite_r>
  402e48:	2300      	movs	r3, #0
  402e4a:	f8cb 3008 	str.w	r3, [fp, #8]
  402e4e:	f8cb 3004 	str.w	r3, [fp, #4]
  402e52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e56:	bf00      	nop

00402e58 <__sprint_r>:
  402e58:	6893      	ldr	r3, [r2, #8]
  402e5a:	b10b      	cbz	r3, 402e60 <__sprint_r+0x8>
  402e5c:	f7ff bfbc 	b.w	402dd8 <__sprint_r.part.0>
  402e60:	b410      	push	{r4}
  402e62:	4618      	mov	r0, r3
  402e64:	6053      	str	r3, [r2, #4]
  402e66:	bc10      	pop	{r4}
  402e68:	4770      	bx	lr
  402e6a:	bf00      	nop

00402e6c <_vfiprintf_r>:
  402e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e70:	b0ad      	sub	sp, #180	; 0xb4
  402e72:	461d      	mov	r5, r3
  402e74:	468b      	mov	fp, r1
  402e76:	4690      	mov	r8, r2
  402e78:	9307      	str	r3, [sp, #28]
  402e7a:	9006      	str	r0, [sp, #24]
  402e7c:	b118      	cbz	r0, 402e86 <_vfiprintf_r+0x1a>
  402e7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402e80:	2b00      	cmp	r3, #0
  402e82:	f000 80f3 	beq.w	40306c <_vfiprintf_r+0x200>
  402e86:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402e8a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402e8e:	07df      	lsls	r7, r3, #31
  402e90:	b281      	uxth	r1, r0
  402e92:	d402      	bmi.n	402e9a <_vfiprintf_r+0x2e>
  402e94:	058e      	lsls	r6, r1, #22
  402e96:	f140 80fc 	bpl.w	403092 <_vfiprintf_r+0x226>
  402e9a:	048c      	lsls	r4, r1, #18
  402e9c:	d40a      	bmi.n	402eb4 <_vfiprintf_r+0x48>
  402e9e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402ea2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402ea6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402eaa:	f8ab 100c 	strh.w	r1, [fp, #12]
  402eae:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402eb2:	b289      	uxth	r1, r1
  402eb4:	0708      	lsls	r0, r1, #28
  402eb6:	f140 80b3 	bpl.w	403020 <_vfiprintf_r+0x1b4>
  402eba:	f8db 3010 	ldr.w	r3, [fp, #16]
  402ebe:	2b00      	cmp	r3, #0
  402ec0:	f000 80ae 	beq.w	403020 <_vfiprintf_r+0x1b4>
  402ec4:	f001 031a 	and.w	r3, r1, #26
  402ec8:	2b0a      	cmp	r3, #10
  402eca:	f000 80b5 	beq.w	403038 <_vfiprintf_r+0x1cc>
  402ece:	2300      	movs	r3, #0
  402ed0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402ed4:	930b      	str	r3, [sp, #44]	; 0x2c
  402ed6:	9311      	str	r3, [sp, #68]	; 0x44
  402ed8:	9310      	str	r3, [sp, #64]	; 0x40
  402eda:	9303      	str	r3, [sp, #12]
  402edc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402ee0:	46ca      	mov	sl, r9
  402ee2:	f8cd b010 	str.w	fp, [sp, #16]
  402ee6:	f898 3000 	ldrb.w	r3, [r8]
  402eea:	4644      	mov	r4, r8
  402eec:	b1fb      	cbz	r3, 402f2e <_vfiprintf_r+0xc2>
  402eee:	2b25      	cmp	r3, #37	; 0x25
  402ef0:	d102      	bne.n	402ef8 <_vfiprintf_r+0x8c>
  402ef2:	e01c      	b.n	402f2e <_vfiprintf_r+0xc2>
  402ef4:	2b25      	cmp	r3, #37	; 0x25
  402ef6:	d003      	beq.n	402f00 <_vfiprintf_r+0x94>
  402ef8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402efc:	2b00      	cmp	r3, #0
  402efe:	d1f9      	bne.n	402ef4 <_vfiprintf_r+0x88>
  402f00:	eba4 0508 	sub.w	r5, r4, r8
  402f04:	b19d      	cbz	r5, 402f2e <_vfiprintf_r+0xc2>
  402f06:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402f0a:	f8ca 8000 	str.w	r8, [sl]
  402f0e:	3301      	adds	r3, #1
  402f10:	442a      	add	r2, r5
  402f12:	2b07      	cmp	r3, #7
  402f14:	f8ca 5004 	str.w	r5, [sl, #4]
  402f18:	9211      	str	r2, [sp, #68]	; 0x44
  402f1a:	9310      	str	r3, [sp, #64]	; 0x40
  402f1c:	dd7a      	ble.n	403014 <_vfiprintf_r+0x1a8>
  402f1e:	2a00      	cmp	r2, #0
  402f20:	f040 84b0 	bne.w	403884 <_vfiprintf_r+0xa18>
  402f24:	9b03      	ldr	r3, [sp, #12]
  402f26:	9210      	str	r2, [sp, #64]	; 0x40
  402f28:	442b      	add	r3, r5
  402f2a:	46ca      	mov	sl, r9
  402f2c:	9303      	str	r3, [sp, #12]
  402f2e:	7823      	ldrb	r3, [r4, #0]
  402f30:	2b00      	cmp	r3, #0
  402f32:	f000 83e0 	beq.w	4036f6 <_vfiprintf_r+0x88a>
  402f36:	2000      	movs	r0, #0
  402f38:	f04f 0300 	mov.w	r3, #0
  402f3c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402f40:	f104 0801 	add.w	r8, r4, #1
  402f44:	7862      	ldrb	r2, [r4, #1]
  402f46:	4605      	mov	r5, r0
  402f48:	4606      	mov	r6, r0
  402f4a:	4603      	mov	r3, r0
  402f4c:	f04f 34ff 	mov.w	r4, #4294967295
  402f50:	f108 0801 	add.w	r8, r8, #1
  402f54:	f1a2 0120 	sub.w	r1, r2, #32
  402f58:	2958      	cmp	r1, #88	; 0x58
  402f5a:	f200 82de 	bhi.w	40351a <_vfiprintf_r+0x6ae>
  402f5e:	e8df f011 	tbh	[pc, r1, lsl #1]
  402f62:	0221      	.short	0x0221
  402f64:	02dc02dc 	.word	0x02dc02dc
  402f68:	02dc0229 	.word	0x02dc0229
  402f6c:	02dc02dc 	.word	0x02dc02dc
  402f70:	02dc02dc 	.word	0x02dc02dc
  402f74:	028902dc 	.word	0x028902dc
  402f78:	02dc0295 	.word	0x02dc0295
  402f7c:	02bd00a2 	.word	0x02bd00a2
  402f80:	019f02dc 	.word	0x019f02dc
  402f84:	01a401a4 	.word	0x01a401a4
  402f88:	01a401a4 	.word	0x01a401a4
  402f8c:	01a401a4 	.word	0x01a401a4
  402f90:	01a401a4 	.word	0x01a401a4
  402f94:	02dc01a4 	.word	0x02dc01a4
  402f98:	02dc02dc 	.word	0x02dc02dc
  402f9c:	02dc02dc 	.word	0x02dc02dc
  402fa0:	02dc02dc 	.word	0x02dc02dc
  402fa4:	02dc02dc 	.word	0x02dc02dc
  402fa8:	01b202dc 	.word	0x01b202dc
  402fac:	02dc02dc 	.word	0x02dc02dc
  402fb0:	02dc02dc 	.word	0x02dc02dc
  402fb4:	02dc02dc 	.word	0x02dc02dc
  402fb8:	02dc02dc 	.word	0x02dc02dc
  402fbc:	02dc02dc 	.word	0x02dc02dc
  402fc0:	02dc0197 	.word	0x02dc0197
  402fc4:	02dc02dc 	.word	0x02dc02dc
  402fc8:	02dc02dc 	.word	0x02dc02dc
  402fcc:	02dc019b 	.word	0x02dc019b
  402fd0:	025302dc 	.word	0x025302dc
  402fd4:	02dc02dc 	.word	0x02dc02dc
  402fd8:	02dc02dc 	.word	0x02dc02dc
  402fdc:	02dc02dc 	.word	0x02dc02dc
  402fe0:	02dc02dc 	.word	0x02dc02dc
  402fe4:	02dc02dc 	.word	0x02dc02dc
  402fe8:	021b025a 	.word	0x021b025a
  402fec:	02dc02dc 	.word	0x02dc02dc
  402ff0:	026e02dc 	.word	0x026e02dc
  402ff4:	02dc021b 	.word	0x02dc021b
  402ff8:	027302dc 	.word	0x027302dc
  402ffc:	01f502dc 	.word	0x01f502dc
  403000:	02090182 	.word	0x02090182
  403004:	02dc02d7 	.word	0x02dc02d7
  403008:	02dc029a 	.word	0x02dc029a
  40300c:	02dc00a7 	.word	0x02dc00a7
  403010:	022e02dc 	.word	0x022e02dc
  403014:	f10a 0a08 	add.w	sl, sl, #8
  403018:	9b03      	ldr	r3, [sp, #12]
  40301a:	442b      	add	r3, r5
  40301c:	9303      	str	r3, [sp, #12]
  40301e:	e786      	b.n	402f2e <_vfiprintf_r+0xc2>
  403020:	4659      	mov	r1, fp
  403022:	9806      	ldr	r0, [sp, #24]
  403024:	f002 f89a 	bl	40515c <__swsetup_r>
  403028:	bb18      	cbnz	r0, 403072 <_vfiprintf_r+0x206>
  40302a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40302e:	f001 031a 	and.w	r3, r1, #26
  403032:	2b0a      	cmp	r3, #10
  403034:	f47f af4b 	bne.w	402ece <_vfiprintf_r+0x62>
  403038:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40303c:	2b00      	cmp	r3, #0
  40303e:	f6ff af46 	blt.w	402ece <_vfiprintf_r+0x62>
  403042:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403046:	07db      	lsls	r3, r3, #31
  403048:	d405      	bmi.n	403056 <_vfiprintf_r+0x1ea>
  40304a:	058f      	lsls	r7, r1, #22
  40304c:	d403      	bmi.n	403056 <_vfiprintf_r+0x1ea>
  40304e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403052:	f003 fd87 	bl	406b64 <__retarget_lock_release_recursive>
  403056:	462b      	mov	r3, r5
  403058:	4642      	mov	r2, r8
  40305a:	4659      	mov	r1, fp
  40305c:	9806      	ldr	r0, [sp, #24]
  40305e:	f000 fd4d 	bl	403afc <__sbprintf>
  403062:	9003      	str	r0, [sp, #12]
  403064:	9803      	ldr	r0, [sp, #12]
  403066:	b02d      	add	sp, #180	; 0xb4
  403068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40306c:	f003 f9aa 	bl	4063c4 <__sinit>
  403070:	e709      	b.n	402e86 <_vfiprintf_r+0x1a>
  403072:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403076:	07d9      	lsls	r1, r3, #31
  403078:	d404      	bmi.n	403084 <_vfiprintf_r+0x218>
  40307a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40307e:	059a      	lsls	r2, r3, #22
  403080:	f140 84aa 	bpl.w	4039d8 <_vfiprintf_r+0xb6c>
  403084:	f04f 33ff 	mov.w	r3, #4294967295
  403088:	9303      	str	r3, [sp, #12]
  40308a:	9803      	ldr	r0, [sp, #12]
  40308c:	b02d      	add	sp, #180	; 0xb4
  40308e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403092:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403096:	f003 fd63 	bl	406b60 <__retarget_lock_acquire_recursive>
  40309a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40309e:	b281      	uxth	r1, r0
  4030a0:	e6fb      	b.n	402e9a <_vfiprintf_r+0x2e>
  4030a2:	4276      	negs	r6, r6
  4030a4:	9207      	str	r2, [sp, #28]
  4030a6:	f043 0304 	orr.w	r3, r3, #4
  4030aa:	f898 2000 	ldrb.w	r2, [r8]
  4030ae:	e74f      	b.n	402f50 <_vfiprintf_r+0xe4>
  4030b0:	9608      	str	r6, [sp, #32]
  4030b2:	069e      	lsls	r6, r3, #26
  4030b4:	f100 8450 	bmi.w	403958 <_vfiprintf_r+0xaec>
  4030b8:	9907      	ldr	r1, [sp, #28]
  4030ba:	06dd      	lsls	r5, r3, #27
  4030bc:	460a      	mov	r2, r1
  4030be:	f100 83ef 	bmi.w	4038a0 <_vfiprintf_r+0xa34>
  4030c2:	0658      	lsls	r0, r3, #25
  4030c4:	f140 83ec 	bpl.w	4038a0 <_vfiprintf_r+0xa34>
  4030c8:	880e      	ldrh	r6, [r1, #0]
  4030ca:	3104      	adds	r1, #4
  4030cc:	2700      	movs	r7, #0
  4030ce:	2201      	movs	r2, #1
  4030d0:	9107      	str	r1, [sp, #28]
  4030d2:	f04f 0100 	mov.w	r1, #0
  4030d6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4030da:	2500      	movs	r5, #0
  4030dc:	1c61      	adds	r1, r4, #1
  4030de:	f000 8116 	beq.w	40330e <_vfiprintf_r+0x4a2>
  4030e2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4030e6:	9102      	str	r1, [sp, #8]
  4030e8:	ea56 0107 	orrs.w	r1, r6, r7
  4030ec:	f040 8114 	bne.w	403318 <_vfiprintf_r+0x4ac>
  4030f0:	2c00      	cmp	r4, #0
  4030f2:	f040 835c 	bne.w	4037ae <_vfiprintf_r+0x942>
  4030f6:	2a00      	cmp	r2, #0
  4030f8:	f040 83b7 	bne.w	40386a <_vfiprintf_r+0x9fe>
  4030fc:	f013 0301 	ands.w	r3, r3, #1
  403100:	9305      	str	r3, [sp, #20]
  403102:	f000 8457 	beq.w	4039b4 <_vfiprintf_r+0xb48>
  403106:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40310a:	2330      	movs	r3, #48	; 0x30
  40310c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403110:	9b05      	ldr	r3, [sp, #20]
  403112:	42a3      	cmp	r3, r4
  403114:	bfb8      	it	lt
  403116:	4623      	movlt	r3, r4
  403118:	9301      	str	r3, [sp, #4]
  40311a:	b10d      	cbz	r5, 403120 <_vfiprintf_r+0x2b4>
  40311c:	3301      	adds	r3, #1
  40311e:	9301      	str	r3, [sp, #4]
  403120:	9b02      	ldr	r3, [sp, #8]
  403122:	f013 0302 	ands.w	r3, r3, #2
  403126:	9309      	str	r3, [sp, #36]	; 0x24
  403128:	d002      	beq.n	403130 <_vfiprintf_r+0x2c4>
  40312a:	9b01      	ldr	r3, [sp, #4]
  40312c:	3302      	adds	r3, #2
  40312e:	9301      	str	r3, [sp, #4]
  403130:	9b02      	ldr	r3, [sp, #8]
  403132:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403136:	930a      	str	r3, [sp, #40]	; 0x28
  403138:	f040 8217 	bne.w	40356a <_vfiprintf_r+0x6fe>
  40313c:	9b08      	ldr	r3, [sp, #32]
  40313e:	9a01      	ldr	r2, [sp, #4]
  403140:	1a9d      	subs	r5, r3, r2
  403142:	2d00      	cmp	r5, #0
  403144:	f340 8211 	ble.w	40356a <_vfiprintf_r+0x6fe>
  403148:	2d10      	cmp	r5, #16
  40314a:	f340 8490 	ble.w	403a6e <_vfiprintf_r+0xc02>
  40314e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403150:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403152:	4ec4      	ldr	r6, [pc, #784]	; (403464 <_vfiprintf_r+0x5f8>)
  403154:	46d6      	mov	lr, sl
  403156:	2710      	movs	r7, #16
  403158:	46a2      	mov	sl, r4
  40315a:	4619      	mov	r1, r3
  40315c:	9c06      	ldr	r4, [sp, #24]
  40315e:	e007      	b.n	403170 <_vfiprintf_r+0x304>
  403160:	f101 0c02 	add.w	ip, r1, #2
  403164:	f10e 0e08 	add.w	lr, lr, #8
  403168:	4601      	mov	r1, r0
  40316a:	3d10      	subs	r5, #16
  40316c:	2d10      	cmp	r5, #16
  40316e:	dd11      	ble.n	403194 <_vfiprintf_r+0x328>
  403170:	1c48      	adds	r0, r1, #1
  403172:	3210      	adds	r2, #16
  403174:	2807      	cmp	r0, #7
  403176:	9211      	str	r2, [sp, #68]	; 0x44
  403178:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40317c:	9010      	str	r0, [sp, #64]	; 0x40
  40317e:	ddef      	ble.n	403160 <_vfiprintf_r+0x2f4>
  403180:	2a00      	cmp	r2, #0
  403182:	f040 81e4 	bne.w	40354e <_vfiprintf_r+0x6e2>
  403186:	3d10      	subs	r5, #16
  403188:	2d10      	cmp	r5, #16
  40318a:	4611      	mov	r1, r2
  40318c:	f04f 0c01 	mov.w	ip, #1
  403190:	46ce      	mov	lr, r9
  403192:	dced      	bgt.n	403170 <_vfiprintf_r+0x304>
  403194:	4654      	mov	r4, sl
  403196:	4661      	mov	r1, ip
  403198:	46f2      	mov	sl, lr
  40319a:	442a      	add	r2, r5
  40319c:	2907      	cmp	r1, #7
  40319e:	9211      	str	r2, [sp, #68]	; 0x44
  4031a0:	f8ca 6000 	str.w	r6, [sl]
  4031a4:	f8ca 5004 	str.w	r5, [sl, #4]
  4031a8:	9110      	str	r1, [sp, #64]	; 0x40
  4031aa:	f300 82ec 	bgt.w	403786 <_vfiprintf_r+0x91a>
  4031ae:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4031b2:	f10a 0a08 	add.w	sl, sl, #8
  4031b6:	1c48      	adds	r0, r1, #1
  4031b8:	2d00      	cmp	r5, #0
  4031ba:	f040 81de 	bne.w	40357a <_vfiprintf_r+0x70e>
  4031be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4031c0:	2b00      	cmp	r3, #0
  4031c2:	f000 81f8 	beq.w	4035b6 <_vfiprintf_r+0x74a>
  4031c6:	3202      	adds	r2, #2
  4031c8:	a90e      	add	r1, sp, #56	; 0x38
  4031ca:	2302      	movs	r3, #2
  4031cc:	2807      	cmp	r0, #7
  4031ce:	9211      	str	r2, [sp, #68]	; 0x44
  4031d0:	9010      	str	r0, [sp, #64]	; 0x40
  4031d2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4031d6:	f340 81ea 	ble.w	4035ae <_vfiprintf_r+0x742>
  4031da:	2a00      	cmp	r2, #0
  4031dc:	f040 838c 	bne.w	4038f8 <_vfiprintf_r+0xa8c>
  4031e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031e2:	2b80      	cmp	r3, #128	; 0x80
  4031e4:	f04f 0001 	mov.w	r0, #1
  4031e8:	4611      	mov	r1, r2
  4031ea:	46ca      	mov	sl, r9
  4031ec:	f040 81e7 	bne.w	4035be <_vfiprintf_r+0x752>
  4031f0:	9b08      	ldr	r3, [sp, #32]
  4031f2:	9d01      	ldr	r5, [sp, #4]
  4031f4:	1b5e      	subs	r6, r3, r5
  4031f6:	2e00      	cmp	r6, #0
  4031f8:	f340 81e1 	ble.w	4035be <_vfiprintf_r+0x752>
  4031fc:	2e10      	cmp	r6, #16
  4031fe:	4d9a      	ldr	r5, [pc, #616]	; (403468 <_vfiprintf_r+0x5fc>)
  403200:	f340 8450 	ble.w	403aa4 <_vfiprintf_r+0xc38>
  403204:	46d4      	mov	ip, sl
  403206:	2710      	movs	r7, #16
  403208:	46a2      	mov	sl, r4
  40320a:	9c06      	ldr	r4, [sp, #24]
  40320c:	e007      	b.n	40321e <_vfiprintf_r+0x3b2>
  40320e:	f101 0e02 	add.w	lr, r1, #2
  403212:	f10c 0c08 	add.w	ip, ip, #8
  403216:	4601      	mov	r1, r0
  403218:	3e10      	subs	r6, #16
  40321a:	2e10      	cmp	r6, #16
  40321c:	dd11      	ble.n	403242 <_vfiprintf_r+0x3d6>
  40321e:	1c48      	adds	r0, r1, #1
  403220:	3210      	adds	r2, #16
  403222:	2807      	cmp	r0, #7
  403224:	9211      	str	r2, [sp, #68]	; 0x44
  403226:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40322a:	9010      	str	r0, [sp, #64]	; 0x40
  40322c:	ddef      	ble.n	40320e <_vfiprintf_r+0x3a2>
  40322e:	2a00      	cmp	r2, #0
  403230:	f040 829d 	bne.w	40376e <_vfiprintf_r+0x902>
  403234:	3e10      	subs	r6, #16
  403236:	2e10      	cmp	r6, #16
  403238:	f04f 0e01 	mov.w	lr, #1
  40323c:	4611      	mov	r1, r2
  40323e:	46cc      	mov	ip, r9
  403240:	dced      	bgt.n	40321e <_vfiprintf_r+0x3b2>
  403242:	4654      	mov	r4, sl
  403244:	46e2      	mov	sl, ip
  403246:	4432      	add	r2, r6
  403248:	f1be 0f07 	cmp.w	lr, #7
  40324c:	9211      	str	r2, [sp, #68]	; 0x44
  40324e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403252:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403256:	f300 8369 	bgt.w	40392c <_vfiprintf_r+0xac0>
  40325a:	f10a 0a08 	add.w	sl, sl, #8
  40325e:	f10e 0001 	add.w	r0, lr, #1
  403262:	4671      	mov	r1, lr
  403264:	e1ab      	b.n	4035be <_vfiprintf_r+0x752>
  403266:	9608      	str	r6, [sp, #32]
  403268:	f013 0220 	ands.w	r2, r3, #32
  40326c:	f040 838c 	bne.w	403988 <_vfiprintf_r+0xb1c>
  403270:	f013 0110 	ands.w	r1, r3, #16
  403274:	f040 831a 	bne.w	4038ac <_vfiprintf_r+0xa40>
  403278:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40327c:	f000 8316 	beq.w	4038ac <_vfiprintf_r+0xa40>
  403280:	9807      	ldr	r0, [sp, #28]
  403282:	460a      	mov	r2, r1
  403284:	4601      	mov	r1, r0
  403286:	3104      	adds	r1, #4
  403288:	8806      	ldrh	r6, [r0, #0]
  40328a:	9107      	str	r1, [sp, #28]
  40328c:	2700      	movs	r7, #0
  40328e:	e720      	b.n	4030d2 <_vfiprintf_r+0x266>
  403290:	9608      	str	r6, [sp, #32]
  403292:	f043 0310 	orr.w	r3, r3, #16
  403296:	e7e7      	b.n	403268 <_vfiprintf_r+0x3fc>
  403298:	9608      	str	r6, [sp, #32]
  40329a:	f043 0310 	orr.w	r3, r3, #16
  40329e:	e708      	b.n	4030b2 <_vfiprintf_r+0x246>
  4032a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4032a4:	f898 2000 	ldrb.w	r2, [r8]
  4032a8:	e652      	b.n	402f50 <_vfiprintf_r+0xe4>
  4032aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4032ae:	2600      	movs	r6, #0
  4032b0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4032b4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4032b8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4032bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4032c0:	2909      	cmp	r1, #9
  4032c2:	d9f5      	bls.n	4032b0 <_vfiprintf_r+0x444>
  4032c4:	e646      	b.n	402f54 <_vfiprintf_r+0xe8>
  4032c6:	9608      	str	r6, [sp, #32]
  4032c8:	2800      	cmp	r0, #0
  4032ca:	f040 8408 	bne.w	403ade <_vfiprintf_r+0xc72>
  4032ce:	f043 0310 	orr.w	r3, r3, #16
  4032d2:	069e      	lsls	r6, r3, #26
  4032d4:	f100 834c 	bmi.w	403970 <_vfiprintf_r+0xb04>
  4032d8:	06dd      	lsls	r5, r3, #27
  4032da:	f100 82f3 	bmi.w	4038c4 <_vfiprintf_r+0xa58>
  4032de:	0658      	lsls	r0, r3, #25
  4032e0:	f140 82f0 	bpl.w	4038c4 <_vfiprintf_r+0xa58>
  4032e4:	9d07      	ldr	r5, [sp, #28]
  4032e6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4032ea:	462a      	mov	r2, r5
  4032ec:	17f7      	asrs	r7, r6, #31
  4032ee:	3204      	adds	r2, #4
  4032f0:	4630      	mov	r0, r6
  4032f2:	4639      	mov	r1, r7
  4032f4:	9207      	str	r2, [sp, #28]
  4032f6:	2800      	cmp	r0, #0
  4032f8:	f171 0200 	sbcs.w	r2, r1, #0
  4032fc:	f2c0 835d 	blt.w	4039ba <_vfiprintf_r+0xb4e>
  403300:	1c61      	adds	r1, r4, #1
  403302:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403306:	f04f 0201 	mov.w	r2, #1
  40330a:	f47f aeea 	bne.w	4030e2 <_vfiprintf_r+0x276>
  40330e:	ea56 0107 	orrs.w	r1, r6, r7
  403312:	f000 824d 	beq.w	4037b0 <_vfiprintf_r+0x944>
  403316:	9302      	str	r3, [sp, #8]
  403318:	2a01      	cmp	r2, #1
  40331a:	f000 828c 	beq.w	403836 <_vfiprintf_r+0x9ca>
  40331e:	2a02      	cmp	r2, #2
  403320:	f040 825c 	bne.w	4037dc <_vfiprintf_r+0x970>
  403324:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403326:	46cb      	mov	fp, r9
  403328:	0933      	lsrs	r3, r6, #4
  40332a:	f006 010f 	and.w	r1, r6, #15
  40332e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403332:	093a      	lsrs	r2, r7, #4
  403334:	461e      	mov	r6, r3
  403336:	4617      	mov	r7, r2
  403338:	5c43      	ldrb	r3, [r0, r1]
  40333a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40333e:	ea56 0307 	orrs.w	r3, r6, r7
  403342:	d1f1      	bne.n	403328 <_vfiprintf_r+0x4bc>
  403344:	eba9 030b 	sub.w	r3, r9, fp
  403348:	9305      	str	r3, [sp, #20]
  40334a:	e6e1      	b.n	403110 <_vfiprintf_r+0x2a4>
  40334c:	2800      	cmp	r0, #0
  40334e:	f040 83c0 	bne.w	403ad2 <_vfiprintf_r+0xc66>
  403352:	0699      	lsls	r1, r3, #26
  403354:	f100 8367 	bmi.w	403a26 <_vfiprintf_r+0xbba>
  403358:	06da      	lsls	r2, r3, #27
  40335a:	f100 80f1 	bmi.w	403540 <_vfiprintf_r+0x6d4>
  40335e:	065b      	lsls	r3, r3, #25
  403360:	f140 80ee 	bpl.w	403540 <_vfiprintf_r+0x6d4>
  403364:	9a07      	ldr	r2, [sp, #28]
  403366:	6813      	ldr	r3, [r2, #0]
  403368:	3204      	adds	r2, #4
  40336a:	9207      	str	r2, [sp, #28]
  40336c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403370:	801a      	strh	r2, [r3, #0]
  403372:	e5b8      	b.n	402ee6 <_vfiprintf_r+0x7a>
  403374:	9807      	ldr	r0, [sp, #28]
  403376:	4a3d      	ldr	r2, [pc, #244]	; (40346c <_vfiprintf_r+0x600>)
  403378:	9608      	str	r6, [sp, #32]
  40337a:	920b      	str	r2, [sp, #44]	; 0x2c
  40337c:	6806      	ldr	r6, [r0, #0]
  40337e:	2278      	movs	r2, #120	; 0x78
  403380:	2130      	movs	r1, #48	; 0x30
  403382:	3004      	adds	r0, #4
  403384:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403388:	f043 0302 	orr.w	r3, r3, #2
  40338c:	9007      	str	r0, [sp, #28]
  40338e:	2700      	movs	r7, #0
  403390:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403394:	2202      	movs	r2, #2
  403396:	e69c      	b.n	4030d2 <_vfiprintf_r+0x266>
  403398:	9608      	str	r6, [sp, #32]
  40339a:	2800      	cmp	r0, #0
  40339c:	d099      	beq.n	4032d2 <_vfiprintf_r+0x466>
  40339e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4033a2:	e796      	b.n	4032d2 <_vfiprintf_r+0x466>
  4033a4:	f898 2000 	ldrb.w	r2, [r8]
  4033a8:	2d00      	cmp	r5, #0
  4033aa:	f47f add1 	bne.w	402f50 <_vfiprintf_r+0xe4>
  4033ae:	2001      	movs	r0, #1
  4033b0:	2520      	movs	r5, #32
  4033b2:	e5cd      	b.n	402f50 <_vfiprintf_r+0xe4>
  4033b4:	f043 0301 	orr.w	r3, r3, #1
  4033b8:	f898 2000 	ldrb.w	r2, [r8]
  4033bc:	e5c8      	b.n	402f50 <_vfiprintf_r+0xe4>
  4033be:	9608      	str	r6, [sp, #32]
  4033c0:	2800      	cmp	r0, #0
  4033c2:	f040 8393 	bne.w	403aec <_vfiprintf_r+0xc80>
  4033c6:	4929      	ldr	r1, [pc, #164]	; (40346c <_vfiprintf_r+0x600>)
  4033c8:	910b      	str	r1, [sp, #44]	; 0x2c
  4033ca:	069f      	lsls	r7, r3, #26
  4033cc:	f100 82e8 	bmi.w	4039a0 <_vfiprintf_r+0xb34>
  4033d0:	9807      	ldr	r0, [sp, #28]
  4033d2:	06de      	lsls	r6, r3, #27
  4033d4:	4601      	mov	r1, r0
  4033d6:	f100 8270 	bmi.w	4038ba <_vfiprintf_r+0xa4e>
  4033da:	065d      	lsls	r5, r3, #25
  4033dc:	f140 826d 	bpl.w	4038ba <_vfiprintf_r+0xa4e>
  4033e0:	3104      	adds	r1, #4
  4033e2:	8806      	ldrh	r6, [r0, #0]
  4033e4:	9107      	str	r1, [sp, #28]
  4033e6:	2700      	movs	r7, #0
  4033e8:	07d8      	lsls	r0, r3, #31
  4033ea:	f140 8222 	bpl.w	403832 <_vfiprintf_r+0x9c6>
  4033ee:	ea56 0107 	orrs.w	r1, r6, r7
  4033f2:	f000 821e 	beq.w	403832 <_vfiprintf_r+0x9c6>
  4033f6:	2130      	movs	r1, #48	; 0x30
  4033f8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4033fc:	f043 0302 	orr.w	r3, r3, #2
  403400:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403404:	2202      	movs	r2, #2
  403406:	e664      	b.n	4030d2 <_vfiprintf_r+0x266>
  403408:	9608      	str	r6, [sp, #32]
  40340a:	2800      	cmp	r0, #0
  40340c:	f040 836b 	bne.w	403ae6 <_vfiprintf_r+0xc7a>
  403410:	4917      	ldr	r1, [pc, #92]	; (403470 <_vfiprintf_r+0x604>)
  403412:	910b      	str	r1, [sp, #44]	; 0x2c
  403414:	e7d9      	b.n	4033ca <_vfiprintf_r+0x55e>
  403416:	9907      	ldr	r1, [sp, #28]
  403418:	9608      	str	r6, [sp, #32]
  40341a:	680a      	ldr	r2, [r1, #0]
  40341c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403420:	f04f 0000 	mov.w	r0, #0
  403424:	460a      	mov	r2, r1
  403426:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40342a:	3204      	adds	r2, #4
  40342c:	2001      	movs	r0, #1
  40342e:	9001      	str	r0, [sp, #4]
  403430:	9207      	str	r2, [sp, #28]
  403432:	9005      	str	r0, [sp, #20]
  403434:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403438:	9302      	str	r3, [sp, #8]
  40343a:	2400      	movs	r4, #0
  40343c:	e670      	b.n	403120 <_vfiprintf_r+0x2b4>
  40343e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403442:	f898 2000 	ldrb.w	r2, [r8]
  403446:	e583      	b.n	402f50 <_vfiprintf_r+0xe4>
  403448:	f898 2000 	ldrb.w	r2, [r8]
  40344c:	2a6c      	cmp	r2, #108	; 0x6c
  40344e:	bf03      	ittte	eq
  403450:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403454:	f043 0320 	orreq.w	r3, r3, #32
  403458:	f108 0801 	addeq.w	r8, r8, #1
  40345c:	f043 0310 	orrne.w	r3, r3, #16
  403460:	e576      	b.n	402f50 <_vfiprintf_r+0xe4>
  403462:	bf00      	nop
  403464:	00409b3c 	.word	0x00409b3c
  403468:	00409b4c 	.word	0x00409b4c
  40346c:	00409b20 	.word	0x00409b20
  403470:	00409b0c 	.word	0x00409b0c
  403474:	9907      	ldr	r1, [sp, #28]
  403476:	680e      	ldr	r6, [r1, #0]
  403478:	460a      	mov	r2, r1
  40347a:	2e00      	cmp	r6, #0
  40347c:	f102 0204 	add.w	r2, r2, #4
  403480:	f6ff ae0f 	blt.w	4030a2 <_vfiprintf_r+0x236>
  403484:	9207      	str	r2, [sp, #28]
  403486:	f898 2000 	ldrb.w	r2, [r8]
  40348a:	e561      	b.n	402f50 <_vfiprintf_r+0xe4>
  40348c:	f898 2000 	ldrb.w	r2, [r8]
  403490:	2001      	movs	r0, #1
  403492:	252b      	movs	r5, #43	; 0x2b
  403494:	e55c      	b.n	402f50 <_vfiprintf_r+0xe4>
  403496:	9907      	ldr	r1, [sp, #28]
  403498:	9608      	str	r6, [sp, #32]
  40349a:	f8d1 b000 	ldr.w	fp, [r1]
  40349e:	f04f 0200 	mov.w	r2, #0
  4034a2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4034a6:	1d0e      	adds	r6, r1, #4
  4034a8:	f1bb 0f00 	cmp.w	fp, #0
  4034ac:	f000 82e5 	beq.w	403a7a <_vfiprintf_r+0xc0e>
  4034b0:	1c67      	adds	r7, r4, #1
  4034b2:	f000 82c4 	beq.w	403a3e <_vfiprintf_r+0xbd2>
  4034b6:	4622      	mov	r2, r4
  4034b8:	2100      	movs	r1, #0
  4034ba:	4658      	mov	r0, fp
  4034bc:	9301      	str	r3, [sp, #4]
  4034be:	f003 fbe7 	bl	406c90 <memchr>
  4034c2:	9b01      	ldr	r3, [sp, #4]
  4034c4:	2800      	cmp	r0, #0
  4034c6:	f000 82e5 	beq.w	403a94 <_vfiprintf_r+0xc28>
  4034ca:	eba0 020b 	sub.w	r2, r0, fp
  4034ce:	9205      	str	r2, [sp, #20]
  4034d0:	9607      	str	r6, [sp, #28]
  4034d2:	9302      	str	r3, [sp, #8]
  4034d4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4034d8:	2400      	movs	r4, #0
  4034da:	e619      	b.n	403110 <_vfiprintf_r+0x2a4>
  4034dc:	f898 2000 	ldrb.w	r2, [r8]
  4034e0:	2a2a      	cmp	r2, #42	; 0x2a
  4034e2:	f108 0701 	add.w	r7, r8, #1
  4034e6:	f000 82e9 	beq.w	403abc <_vfiprintf_r+0xc50>
  4034ea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4034ee:	2909      	cmp	r1, #9
  4034f0:	46b8      	mov	r8, r7
  4034f2:	f04f 0400 	mov.w	r4, #0
  4034f6:	f63f ad2d 	bhi.w	402f54 <_vfiprintf_r+0xe8>
  4034fa:	f818 2b01 	ldrb.w	r2, [r8], #1
  4034fe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403502:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403506:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40350a:	2909      	cmp	r1, #9
  40350c:	d9f5      	bls.n	4034fa <_vfiprintf_r+0x68e>
  40350e:	e521      	b.n	402f54 <_vfiprintf_r+0xe8>
  403510:	f043 0320 	orr.w	r3, r3, #32
  403514:	f898 2000 	ldrb.w	r2, [r8]
  403518:	e51a      	b.n	402f50 <_vfiprintf_r+0xe4>
  40351a:	9608      	str	r6, [sp, #32]
  40351c:	2800      	cmp	r0, #0
  40351e:	f040 82db 	bne.w	403ad8 <_vfiprintf_r+0xc6c>
  403522:	2a00      	cmp	r2, #0
  403524:	f000 80e7 	beq.w	4036f6 <_vfiprintf_r+0x88a>
  403528:	2101      	movs	r1, #1
  40352a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40352e:	f04f 0200 	mov.w	r2, #0
  403532:	9101      	str	r1, [sp, #4]
  403534:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403538:	9105      	str	r1, [sp, #20]
  40353a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40353e:	e77b      	b.n	403438 <_vfiprintf_r+0x5cc>
  403540:	9a07      	ldr	r2, [sp, #28]
  403542:	6813      	ldr	r3, [r2, #0]
  403544:	3204      	adds	r2, #4
  403546:	9207      	str	r2, [sp, #28]
  403548:	9a03      	ldr	r2, [sp, #12]
  40354a:	601a      	str	r2, [r3, #0]
  40354c:	e4cb      	b.n	402ee6 <_vfiprintf_r+0x7a>
  40354e:	aa0f      	add	r2, sp, #60	; 0x3c
  403550:	9904      	ldr	r1, [sp, #16]
  403552:	4620      	mov	r0, r4
  403554:	f7ff fc40 	bl	402dd8 <__sprint_r.part.0>
  403558:	2800      	cmp	r0, #0
  40355a:	f040 8139 	bne.w	4037d0 <_vfiprintf_r+0x964>
  40355e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403560:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403562:	f101 0c01 	add.w	ip, r1, #1
  403566:	46ce      	mov	lr, r9
  403568:	e5ff      	b.n	40316a <_vfiprintf_r+0x2fe>
  40356a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40356c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40356e:	1c48      	adds	r0, r1, #1
  403570:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403574:	2d00      	cmp	r5, #0
  403576:	f43f ae22 	beq.w	4031be <_vfiprintf_r+0x352>
  40357a:	3201      	adds	r2, #1
  40357c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403580:	2101      	movs	r1, #1
  403582:	2807      	cmp	r0, #7
  403584:	9211      	str	r2, [sp, #68]	; 0x44
  403586:	9010      	str	r0, [sp, #64]	; 0x40
  403588:	f8ca 5000 	str.w	r5, [sl]
  40358c:	f8ca 1004 	str.w	r1, [sl, #4]
  403590:	f340 8108 	ble.w	4037a4 <_vfiprintf_r+0x938>
  403594:	2a00      	cmp	r2, #0
  403596:	f040 81bc 	bne.w	403912 <_vfiprintf_r+0xaa6>
  40359a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40359c:	2b00      	cmp	r3, #0
  40359e:	f43f ae1f 	beq.w	4031e0 <_vfiprintf_r+0x374>
  4035a2:	ab0e      	add	r3, sp, #56	; 0x38
  4035a4:	2202      	movs	r2, #2
  4035a6:	4608      	mov	r0, r1
  4035a8:	931c      	str	r3, [sp, #112]	; 0x70
  4035aa:	921d      	str	r2, [sp, #116]	; 0x74
  4035ac:	46ca      	mov	sl, r9
  4035ae:	4601      	mov	r1, r0
  4035b0:	f10a 0a08 	add.w	sl, sl, #8
  4035b4:	3001      	adds	r0, #1
  4035b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035b8:	2b80      	cmp	r3, #128	; 0x80
  4035ba:	f43f ae19 	beq.w	4031f0 <_vfiprintf_r+0x384>
  4035be:	9b05      	ldr	r3, [sp, #20]
  4035c0:	1ae4      	subs	r4, r4, r3
  4035c2:	2c00      	cmp	r4, #0
  4035c4:	dd2e      	ble.n	403624 <_vfiprintf_r+0x7b8>
  4035c6:	2c10      	cmp	r4, #16
  4035c8:	4db3      	ldr	r5, [pc, #716]	; (403898 <_vfiprintf_r+0xa2c>)
  4035ca:	dd1e      	ble.n	40360a <_vfiprintf_r+0x79e>
  4035cc:	46d6      	mov	lr, sl
  4035ce:	2610      	movs	r6, #16
  4035d0:	9f06      	ldr	r7, [sp, #24]
  4035d2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4035d6:	e006      	b.n	4035e6 <_vfiprintf_r+0x77a>
  4035d8:	1c88      	adds	r0, r1, #2
  4035da:	f10e 0e08 	add.w	lr, lr, #8
  4035de:	4619      	mov	r1, r3
  4035e0:	3c10      	subs	r4, #16
  4035e2:	2c10      	cmp	r4, #16
  4035e4:	dd10      	ble.n	403608 <_vfiprintf_r+0x79c>
  4035e6:	1c4b      	adds	r3, r1, #1
  4035e8:	3210      	adds	r2, #16
  4035ea:	2b07      	cmp	r3, #7
  4035ec:	9211      	str	r2, [sp, #68]	; 0x44
  4035ee:	e88e 0060 	stmia.w	lr, {r5, r6}
  4035f2:	9310      	str	r3, [sp, #64]	; 0x40
  4035f4:	ddf0      	ble.n	4035d8 <_vfiprintf_r+0x76c>
  4035f6:	2a00      	cmp	r2, #0
  4035f8:	d165      	bne.n	4036c6 <_vfiprintf_r+0x85a>
  4035fa:	3c10      	subs	r4, #16
  4035fc:	2c10      	cmp	r4, #16
  4035fe:	f04f 0001 	mov.w	r0, #1
  403602:	4611      	mov	r1, r2
  403604:	46ce      	mov	lr, r9
  403606:	dcee      	bgt.n	4035e6 <_vfiprintf_r+0x77a>
  403608:	46f2      	mov	sl, lr
  40360a:	4422      	add	r2, r4
  40360c:	2807      	cmp	r0, #7
  40360e:	9211      	str	r2, [sp, #68]	; 0x44
  403610:	f8ca 5000 	str.w	r5, [sl]
  403614:	f8ca 4004 	str.w	r4, [sl, #4]
  403618:	9010      	str	r0, [sp, #64]	; 0x40
  40361a:	f300 8085 	bgt.w	403728 <_vfiprintf_r+0x8bc>
  40361e:	f10a 0a08 	add.w	sl, sl, #8
  403622:	3001      	adds	r0, #1
  403624:	9905      	ldr	r1, [sp, #20]
  403626:	f8ca b000 	str.w	fp, [sl]
  40362a:	440a      	add	r2, r1
  40362c:	2807      	cmp	r0, #7
  40362e:	9211      	str	r2, [sp, #68]	; 0x44
  403630:	f8ca 1004 	str.w	r1, [sl, #4]
  403634:	9010      	str	r0, [sp, #64]	; 0x40
  403636:	f340 8082 	ble.w	40373e <_vfiprintf_r+0x8d2>
  40363a:	2a00      	cmp	r2, #0
  40363c:	f040 8118 	bne.w	403870 <_vfiprintf_r+0xa04>
  403640:	9b02      	ldr	r3, [sp, #8]
  403642:	9210      	str	r2, [sp, #64]	; 0x40
  403644:	0758      	lsls	r0, r3, #29
  403646:	d535      	bpl.n	4036b4 <_vfiprintf_r+0x848>
  403648:	9b08      	ldr	r3, [sp, #32]
  40364a:	9901      	ldr	r1, [sp, #4]
  40364c:	1a5c      	subs	r4, r3, r1
  40364e:	2c00      	cmp	r4, #0
  403650:	f340 80e7 	ble.w	403822 <_vfiprintf_r+0x9b6>
  403654:	46ca      	mov	sl, r9
  403656:	2c10      	cmp	r4, #16
  403658:	f340 8218 	ble.w	403a8c <_vfiprintf_r+0xc20>
  40365c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40365e:	4e8f      	ldr	r6, [pc, #572]	; (40389c <_vfiprintf_r+0xa30>)
  403660:	9f06      	ldr	r7, [sp, #24]
  403662:	f8dd b010 	ldr.w	fp, [sp, #16]
  403666:	2510      	movs	r5, #16
  403668:	e006      	b.n	403678 <_vfiprintf_r+0x80c>
  40366a:	1c88      	adds	r0, r1, #2
  40366c:	f10a 0a08 	add.w	sl, sl, #8
  403670:	4619      	mov	r1, r3
  403672:	3c10      	subs	r4, #16
  403674:	2c10      	cmp	r4, #16
  403676:	dd11      	ble.n	40369c <_vfiprintf_r+0x830>
  403678:	1c4b      	adds	r3, r1, #1
  40367a:	3210      	adds	r2, #16
  40367c:	2b07      	cmp	r3, #7
  40367e:	9211      	str	r2, [sp, #68]	; 0x44
  403680:	f8ca 6000 	str.w	r6, [sl]
  403684:	f8ca 5004 	str.w	r5, [sl, #4]
  403688:	9310      	str	r3, [sp, #64]	; 0x40
  40368a:	ddee      	ble.n	40366a <_vfiprintf_r+0x7fe>
  40368c:	bb42      	cbnz	r2, 4036e0 <_vfiprintf_r+0x874>
  40368e:	3c10      	subs	r4, #16
  403690:	2c10      	cmp	r4, #16
  403692:	f04f 0001 	mov.w	r0, #1
  403696:	4611      	mov	r1, r2
  403698:	46ca      	mov	sl, r9
  40369a:	dced      	bgt.n	403678 <_vfiprintf_r+0x80c>
  40369c:	4422      	add	r2, r4
  40369e:	2807      	cmp	r0, #7
  4036a0:	9211      	str	r2, [sp, #68]	; 0x44
  4036a2:	f8ca 6000 	str.w	r6, [sl]
  4036a6:	f8ca 4004 	str.w	r4, [sl, #4]
  4036aa:	9010      	str	r0, [sp, #64]	; 0x40
  4036ac:	dd51      	ble.n	403752 <_vfiprintf_r+0x8e6>
  4036ae:	2a00      	cmp	r2, #0
  4036b0:	f040 819b 	bne.w	4039ea <_vfiprintf_r+0xb7e>
  4036b4:	9b03      	ldr	r3, [sp, #12]
  4036b6:	9a08      	ldr	r2, [sp, #32]
  4036b8:	9901      	ldr	r1, [sp, #4]
  4036ba:	428a      	cmp	r2, r1
  4036bc:	bfac      	ite	ge
  4036be:	189b      	addge	r3, r3, r2
  4036c0:	185b      	addlt	r3, r3, r1
  4036c2:	9303      	str	r3, [sp, #12]
  4036c4:	e04e      	b.n	403764 <_vfiprintf_r+0x8f8>
  4036c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4036c8:	4651      	mov	r1, sl
  4036ca:	4638      	mov	r0, r7
  4036cc:	f7ff fb84 	bl	402dd8 <__sprint_r.part.0>
  4036d0:	2800      	cmp	r0, #0
  4036d2:	f040 813f 	bne.w	403954 <_vfiprintf_r+0xae8>
  4036d6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036da:	1c48      	adds	r0, r1, #1
  4036dc:	46ce      	mov	lr, r9
  4036de:	e77f      	b.n	4035e0 <_vfiprintf_r+0x774>
  4036e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4036e2:	4659      	mov	r1, fp
  4036e4:	4638      	mov	r0, r7
  4036e6:	f7ff fb77 	bl	402dd8 <__sprint_r.part.0>
  4036ea:	b960      	cbnz	r0, 403706 <_vfiprintf_r+0x89a>
  4036ec:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036f0:	1c48      	adds	r0, r1, #1
  4036f2:	46ca      	mov	sl, r9
  4036f4:	e7bd      	b.n	403672 <_vfiprintf_r+0x806>
  4036f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4036f8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4036fc:	2b00      	cmp	r3, #0
  4036fe:	f040 81d4 	bne.w	403aaa <_vfiprintf_r+0xc3e>
  403702:	2300      	movs	r3, #0
  403704:	9310      	str	r3, [sp, #64]	; 0x40
  403706:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40370a:	f013 0f01 	tst.w	r3, #1
  40370e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403712:	d102      	bne.n	40371a <_vfiprintf_r+0x8ae>
  403714:	059a      	lsls	r2, r3, #22
  403716:	f140 80de 	bpl.w	4038d6 <_vfiprintf_r+0xa6a>
  40371a:	065b      	lsls	r3, r3, #25
  40371c:	f53f acb2 	bmi.w	403084 <_vfiprintf_r+0x218>
  403720:	9803      	ldr	r0, [sp, #12]
  403722:	b02d      	add	sp, #180	; 0xb4
  403724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403728:	2a00      	cmp	r2, #0
  40372a:	f040 8106 	bne.w	40393a <_vfiprintf_r+0xace>
  40372e:	9a05      	ldr	r2, [sp, #20]
  403730:	921d      	str	r2, [sp, #116]	; 0x74
  403732:	2301      	movs	r3, #1
  403734:	9211      	str	r2, [sp, #68]	; 0x44
  403736:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40373a:	9310      	str	r3, [sp, #64]	; 0x40
  40373c:	46ca      	mov	sl, r9
  40373e:	f10a 0a08 	add.w	sl, sl, #8
  403742:	9b02      	ldr	r3, [sp, #8]
  403744:	0759      	lsls	r1, r3, #29
  403746:	d504      	bpl.n	403752 <_vfiprintf_r+0x8e6>
  403748:	9b08      	ldr	r3, [sp, #32]
  40374a:	9901      	ldr	r1, [sp, #4]
  40374c:	1a5c      	subs	r4, r3, r1
  40374e:	2c00      	cmp	r4, #0
  403750:	dc81      	bgt.n	403656 <_vfiprintf_r+0x7ea>
  403752:	9b03      	ldr	r3, [sp, #12]
  403754:	9908      	ldr	r1, [sp, #32]
  403756:	9801      	ldr	r0, [sp, #4]
  403758:	4281      	cmp	r1, r0
  40375a:	bfac      	ite	ge
  40375c:	185b      	addge	r3, r3, r1
  40375e:	181b      	addlt	r3, r3, r0
  403760:	9303      	str	r3, [sp, #12]
  403762:	bb72      	cbnz	r2, 4037c2 <_vfiprintf_r+0x956>
  403764:	2300      	movs	r3, #0
  403766:	9310      	str	r3, [sp, #64]	; 0x40
  403768:	46ca      	mov	sl, r9
  40376a:	f7ff bbbc 	b.w	402ee6 <_vfiprintf_r+0x7a>
  40376e:	aa0f      	add	r2, sp, #60	; 0x3c
  403770:	9904      	ldr	r1, [sp, #16]
  403772:	4620      	mov	r0, r4
  403774:	f7ff fb30 	bl	402dd8 <__sprint_r.part.0>
  403778:	bb50      	cbnz	r0, 4037d0 <_vfiprintf_r+0x964>
  40377a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40377c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40377e:	f101 0e01 	add.w	lr, r1, #1
  403782:	46cc      	mov	ip, r9
  403784:	e548      	b.n	403218 <_vfiprintf_r+0x3ac>
  403786:	2a00      	cmp	r2, #0
  403788:	f040 8140 	bne.w	403a0c <_vfiprintf_r+0xba0>
  40378c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403790:	2900      	cmp	r1, #0
  403792:	f000 811b 	beq.w	4039cc <_vfiprintf_r+0xb60>
  403796:	2201      	movs	r2, #1
  403798:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40379c:	4610      	mov	r0, r2
  40379e:	921d      	str	r2, [sp, #116]	; 0x74
  4037a0:	911c      	str	r1, [sp, #112]	; 0x70
  4037a2:	46ca      	mov	sl, r9
  4037a4:	4601      	mov	r1, r0
  4037a6:	f10a 0a08 	add.w	sl, sl, #8
  4037aa:	3001      	adds	r0, #1
  4037ac:	e507      	b.n	4031be <_vfiprintf_r+0x352>
  4037ae:	9b02      	ldr	r3, [sp, #8]
  4037b0:	2a01      	cmp	r2, #1
  4037b2:	f000 8098 	beq.w	4038e6 <_vfiprintf_r+0xa7a>
  4037b6:	2a02      	cmp	r2, #2
  4037b8:	d10d      	bne.n	4037d6 <_vfiprintf_r+0x96a>
  4037ba:	9302      	str	r3, [sp, #8]
  4037bc:	2600      	movs	r6, #0
  4037be:	2700      	movs	r7, #0
  4037c0:	e5b0      	b.n	403324 <_vfiprintf_r+0x4b8>
  4037c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4037c4:	9904      	ldr	r1, [sp, #16]
  4037c6:	9806      	ldr	r0, [sp, #24]
  4037c8:	f7ff fb06 	bl	402dd8 <__sprint_r.part.0>
  4037cc:	2800      	cmp	r0, #0
  4037ce:	d0c9      	beq.n	403764 <_vfiprintf_r+0x8f8>
  4037d0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037d4:	e797      	b.n	403706 <_vfiprintf_r+0x89a>
  4037d6:	9302      	str	r3, [sp, #8]
  4037d8:	2600      	movs	r6, #0
  4037da:	2700      	movs	r7, #0
  4037dc:	4649      	mov	r1, r9
  4037de:	e000      	b.n	4037e2 <_vfiprintf_r+0x976>
  4037e0:	4659      	mov	r1, fp
  4037e2:	08f2      	lsrs	r2, r6, #3
  4037e4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4037e8:	08f8      	lsrs	r0, r7, #3
  4037ea:	f006 0307 	and.w	r3, r6, #7
  4037ee:	4607      	mov	r7, r0
  4037f0:	4616      	mov	r6, r2
  4037f2:	3330      	adds	r3, #48	; 0x30
  4037f4:	ea56 0207 	orrs.w	r2, r6, r7
  4037f8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4037fc:	f101 3bff 	add.w	fp, r1, #4294967295
  403800:	d1ee      	bne.n	4037e0 <_vfiprintf_r+0x974>
  403802:	9a02      	ldr	r2, [sp, #8]
  403804:	07d6      	lsls	r6, r2, #31
  403806:	f57f ad9d 	bpl.w	403344 <_vfiprintf_r+0x4d8>
  40380a:	2b30      	cmp	r3, #48	; 0x30
  40380c:	f43f ad9a 	beq.w	403344 <_vfiprintf_r+0x4d8>
  403810:	3902      	subs	r1, #2
  403812:	2330      	movs	r3, #48	; 0x30
  403814:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403818:	eba9 0301 	sub.w	r3, r9, r1
  40381c:	9305      	str	r3, [sp, #20]
  40381e:	468b      	mov	fp, r1
  403820:	e476      	b.n	403110 <_vfiprintf_r+0x2a4>
  403822:	9b03      	ldr	r3, [sp, #12]
  403824:	9a08      	ldr	r2, [sp, #32]
  403826:	428a      	cmp	r2, r1
  403828:	bfac      	ite	ge
  40382a:	189b      	addge	r3, r3, r2
  40382c:	185b      	addlt	r3, r3, r1
  40382e:	9303      	str	r3, [sp, #12]
  403830:	e798      	b.n	403764 <_vfiprintf_r+0x8f8>
  403832:	2202      	movs	r2, #2
  403834:	e44d      	b.n	4030d2 <_vfiprintf_r+0x266>
  403836:	2f00      	cmp	r7, #0
  403838:	bf08      	it	eq
  40383a:	2e0a      	cmpeq	r6, #10
  40383c:	d352      	bcc.n	4038e4 <_vfiprintf_r+0xa78>
  40383e:	46cb      	mov	fp, r9
  403840:	4630      	mov	r0, r6
  403842:	4639      	mov	r1, r7
  403844:	220a      	movs	r2, #10
  403846:	2300      	movs	r3, #0
  403848:	f004 ff16 	bl	408678 <__aeabi_uldivmod>
  40384c:	3230      	adds	r2, #48	; 0x30
  40384e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403852:	4630      	mov	r0, r6
  403854:	4639      	mov	r1, r7
  403856:	2300      	movs	r3, #0
  403858:	220a      	movs	r2, #10
  40385a:	f004 ff0d 	bl	408678 <__aeabi_uldivmod>
  40385e:	4606      	mov	r6, r0
  403860:	460f      	mov	r7, r1
  403862:	ea56 0307 	orrs.w	r3, r6, r7
  403866:	d1eb      	bne.n	403840 <_vfiprintf_r+0x9d4>
  403868:	e56c      	b.n	403344 <_vfiprintf_r+0x4d8>
  40386a:	9405      	str	r4, [sp, #20]
  40386c:	46cb      	mov	fp, r9
  40386e:	e44f      	b.n	403110 <_vfiprintf_r+0x2a4>
  403870:	aa0f      	add	r2, sp, #60	; 0x3c
  403872:	9904      	ldr	r1, [sp, #16]
  403874:	9806      	ldr	r0, [sp, #24]
  403876:	f7ff faaf 	bl	402dd8 <__sprint_r.part.0>
  40387a:	2800      	cmp	r0, #0
  40387c:	d1a8      	bne.n	4037d0 <_vfiprintf_r+0x964>
  40387e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403880:	46ca      	mov	sl, r9
  403882:	e75e      	b.n	403742 <_vfiprintf_r+0x8d6>
  403884:	aa0f      	add	r2, sp, #60	; 0x3c
  403886:	9904      	ldr	r1, [sp, #16]
  403888:	9806      	ldr	r0, [sp, #24]
  40388a:	f7ff faa5 	bl	402dd8 <__sprint_r.part.0>
  40388e:	2800      	cmp	r0, #0
  403890:	d19e      	bne.n	4037d0 <_vfiprintf_r+0x964>
  403892:	46ca      	mov	sl, r9
  403894:	f7ff bbc0 	b.w	403018 <_vfiprintf_r+0x1ac>
  403898:	00409b4c 	.word	0x00409b4c
  40389c:	00409b3c 	.word	0x00409b3c
  4038a0:	3104      	adds	r1, #4
  4038a2:	6816      	ldr	r6, [r2, #0]
  4038a4:	9107      	str	r1, [sp, #28]
  4038a6:	2201      	movs	r2, #1
  4038a8:	2700      	movs	r7, #0
  4038aa:	e412      	b.n	4030d2 <_vfiprintf_r+0x266>
  4038ac:	9807      	ldr	r0, [sp, #28]
  4038ae:	4601      	mov	r1, r0
  4038b0:	3104      	adds	r1, #4
  4038b2:	6806      	ldr	r6, [r0, #0]
  4038b4:	9107      	str	r1, [sp, #28]
  4038b6:	2700      	movs	r7, #0
  4038b8:	e40b      	b.n	4030d2 <_vfiprintf_r+0x266>
  4038ba:	680e      	ldr	r6, [r1, #0]
  4038bc:	3104      	adds	r1, #4
  4038be:	9107      	str	r1, [sp, #28]
  4038c0:	2700      	movs	r7, #0
  4038c2:	e591      	b.n	4033e8 <_vfiprintf_r+0x57c>
  4038c4:	9907      	ldr	r1, [sp, #28]
  4038c6:	680e      	ldr	r6, [r1, #0]
  4038c8:	460a      	mov	r2, r1
  4038ca:	17f7      	asrs	r7, r6, #31
  4038cc:	3204      	adds	r2, #4
  4038ce:	9207      	str	r2, [sp, #28]
  4038d0:	4630      	mov	r0, r6
  4038d2:	4639      	mov	r1, r7
  4038d4:	e50f      	b.n	4032f6 <_vfiprintf_r+0x48a>
  4038d6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4038da:	f003 f943 	bl	406b64 <__retarget_lock_release_recursive>
  4038de:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4038e2:	e71a      	b.n	40371a <_vfiprintf_r+0x8ae>
  4038e4:	9b02      	ldr	r3, [sp, #8]
  4038e6:	9302      	str	r3, [sp, #8]
  4038e8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4038ec:	3630      	adds	r6, #48	; 0x30
  4038ee:	2301      	movs	r3, #1
  4038f0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4038f4:	9305      	str	r3, [sp, #20]
  4038f6:	e40b      	b.n	403110 <_vfiprintf_r+0x2a4>
  4038f8:	aa0f      	add	r2, sp, #60	; 0x3c
  4038fa:	9904      	ldr	r1, [sp, #16]
  4038fc:	9806      	ldr	r0, [sp, #24]
  4038fe:	f7ff fa6b 	bl	402dd8 <__sprint_r.part.0>
  403902:	2800      	cmp	r0, #0
  403904:	f47f af64 	bne.w	4037d0 <_vfiprintf_r+0x964>
  403908:	9910      	ldr	r1, [sp, #64]	; 0x40
  40390a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40390c:	1c48      	adds	r0, r1, #1
  40390e:	46ca      	mov	sl, r9
  403910:	e651      	b.n	4035b6 <_vfiprintf_r+0x74a>
  403912:	aa0f      	add	r2, sp, #60	; 0x3c
  403914:	9904      	ldr	r1, [sp, #16]
  403916:	9806      	ldr	r0, [sp, #24]
  403918:	f7ff fa5e 	bl	402dd8 <__sprint_r.part.0>
  40391c:	2800      	cmp	r0, #0
  40391e:	f47f af57 	bne.w	4037d0 <_vfiprintf_r+0x964>
  403922:	9910      	ldr	r1, [sp, #64]	; 0x40
  403924:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403926:	1c48      	adds	r0, r1, #1
  403928:	46ca      	mov	sl, r9
  40392a:	e448      	b.n	4031be <_vfiprintf_r+0x352>
  40392c:	2a00      	cmp	r2, #0
  40392e:	f040 8091 	bne.w	403a54 <_vfiprintf_r+0xbe8>
  403932:	2001      	movs	r0, #1
  403934:	4611      	mov	r1, r2
  403936:	46ca      	mov	sl, r9
  403938:	e641      	b.n	4035be <_vfiprintf_r+0x752>
  40393a:	aa0f      	add	r2, sp, #60	; 0x3c
  40393c:	9904      	ldr	r1, [sp, #16]
  40393e:	9806      	ldr	r0, [sp, #24]
  403940:	f7ff fa4a 	bl	402dd8 <__sprint_r.part.0>
  403944:	2800      	cmp	r0, #0
  403946:	f47f af43 	bne.w	4037d0 <_vfiprintf_r+0x964>
  40394a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40394c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40394e:	3001      	adds	r0, #1
  403950:	46ca      	mov	sl, r9
  403952:	e667      	b.n	403624 <_vfiprintf_r+0x7b8>
  403954:	46d3      	mov	fp, sl
  403956:	e6d6      	b.n	403706 <_vfiprintf_r+0x89a>
  403958:	9e07      	ldr	r6, [sp, #28]
  40395a:	3607      	adds	r6, #7
  40395c:	f026 0207 	bic.w	r2, r6, #7
  403960:	f102 0108 	add.w	r1, r2, #8
  403964:	e9d2 6700 	ldrd	r6, r7, [r2]
  403968:	9107      	str	r1, [sp, #28]
  40396a:	2201      	movs	r2, #1
  40396c:	f7ff bbb1 	b.w	4030d2 <_vfiprintf_r+0x266>
  403970:	9e07      	ldr	r6, [sp, #28]
  403972:	3607      	adds	r6, #7
  403974:	f026 0607 	bic.w	r6, r6, #7
  403978:	e9d6 0100 	ldrd	r0, r1, [r6]
  40397c:	f106 0208 	add.w	r2, r6, #8
  403980:	9207      	str	r2, [sp, #28]
  403982:	4606      	mov	r6, r0
  403984:	460f      	mov	r7, r1
  403986:	e4b6      	b.n	4032f6 <_vfiprintf_r+0x48a>
  403988:	9e07      	ldr	r6, [sp, #28]
  40398a:	3607      	adds	r6, #7
  40398c:	f026 0207 	bic.w	r2, r6, #7
  403990:	f102 0108 	add.w	r1, r2, #8
  403994:	e9d2 6700 	ldrd	r6, r7, [r2]
  403998:	9107      	str	r1, [sp, #28]
  40399a:	2200      	movs	r2, #0
  40399c:	f7ff bb99 	b.w	4030d2 <_vfiprintf_r+0x266>
  4039a0:	9e07      	ldr	r6, [sp, #28]
  4039a2:	3607      	adds	r6, #7
  4039a4:	f026 0107 	bic.w	r1, r6, #7
  4039a8:	f101 0008 	add.w	r0, r1, #8
  4039ac:	9007      	str	r0, [sp, #28]
  4039ae:	e9d1 6700 	ldrd	r6, r7, [r1]
  4039b2:	e519      	b.n	4033e8 <_vfiprintf_r+0x57c>
  4039b4:	46cb      	mov	fp, r9
  4039b6:	f7ff bbab 	b.w	403110 <_vfiprintf_r+0x2a4>
  4039ba:	252d      	movs	r5, #45	; 0x2d
  4039bc:	4276      	negs	r6, r6
  4039be:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4039c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039c6:	2201      	movs	r2, #1
  4039c8:	f7ff bb88 	b.w	4030dc <_vfiprintf_r+0x270>
  4039cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039ce:	b9b3      	cbnz	r3, 4039fe <_vfiprintf_r+0xb92>
  4039d0:	4611      	mov	r1, r2
  4039d2:	2001      	movs	r0, #1
  4039d4:	46ca      	mov	sl, r9
  4039d6:	e5f2      	b.n	4035be <_vfiprintf_r+0x752>
  4039d8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4039dc:	f003 f8c2 	bl	406b64 <__retarget_lock_release_recursive>
  4039e0:	f04f 33ff 	mov.w	r3, #4294967295
  4039e4:	9303      	str	r3, [sp, #12]
  4039e6:	f7ff bb50 	b.w	40308a <_vfiprintf_r+0x21e>
  4039ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4039ec:	9904      	ldr	r1, [sp, #16]
  4039ee:	9806      	ldr	r0, [sp, #24]
  4039f0:	f7ff f9f2 	bl	402dd8 <__sprint_r.part.0>
  4039f4:	2800      	cmp	r0, #0
  4039f6:	f47f aeeb 	bne.w	4037d0 <_vfiprintf_r+0x964>
  4039fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039fc:	e6a9      	b.n	403752 <_vfiprintf_r+0x8e6>
  4039fe:	ab0e      	add	r3, sp, #56	; 0x38
  403a00:	2202      	movs	r2, #2
  403a02:	931c      	str	r3, [sp, #112]	; 0x70
  403a04:	921d      	str	r2, [sp, #116]	; 0x74
  403a06:	2001      	movs	r0, #1
  403a08:	46ca      	mov	sl, r9
  403a0a:	e5d0      	b.n	4035ae <_vfiprintf_r+0x742>
  403a0c:	aa0f      	add	r2, sp, #60	; 0x3c
  403a0e:	9904      	ldr	r1, [sp, #16]
  403a10:	9806      	ldr	r0, [sp, #24]
  403a12:	f7ff f9e1 	bl	402dd8 <__sprint_r.part.0>
  403a16:	2800      	cmp	r0, #0
  403a18:	f47f aeda 	bne.w	4037d0 <_vfiprintf_r+0x964>
  403a1c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a1e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a20:	1c48      	adds	r0, r1, #1
  403a22:	46ca      	mov	sl, r9
  403a24:	e5a4      	b.n	403570 <_vfiprintf_r+0x704>
  403a26:	9a07      	ldr	r2, [sp, #28]
  403a28:	9903      	ldr	r1, [sp, #12]
  403a2a:	6813      	ldr	r3, [r2, #0]
  403a2c:	17cd      	asrs	r5, r1, #31
  403a2e:	4608      	mov	r0, r1
  403a30:	3204      	adds	r2, #4
  403a32:	4629      	mov	r1, r5
  403a34:	9207      	str	r2, [sp, #28]
  403a36:	e9c3 0100 	strd	r0, r1, [r3]
  403a3a:	f7ff ba54 	b.w	402ee6 <_vfiprintf_r+0x7a>
  403a3e:	4658      	mov	r0, fp
  403a40:	9607      	str	r6, [sp, #28]
  403a42:	9302      	str	r3, [sp, #8]
  403a44:	f003 ff1c 	bl	407880 <strlen>
  403a48:	2400      	movs	r4, #0
  403a4a:	9005      	str	r0, [sp, #20]
  403a4c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a50:	f7ff bb5e 	b.w	403110 <_vfiprintf_r+0x2a4>
  403a54:	aa0f      	add	r2, sp, #60	; 0x3c
  403a56:	9904      	ldr	r1, [sp, #16]
  403a58:	9806      	ldr	r0, [sp, #24]
  403a5a:	f7ff f9bd 	bl	402dd8 <__sprint_r.part.0>
  403a5e:	2800      	cmp	r0, #0
  403a60:	f47f aeb6 	bne.w	4037d0 <_vfiprintf_r+0x964>
  403a64:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a66:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a68:	1c48      	adds	r0, r1, #1
  403a6a:	46ca      	mov	sl, r9
  403a6c:	e5a7      	b.n	4035be <_vfiprintf_r+0x752>
  403a6e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a70:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a72:	4e20      	ldr	r6, [pc, #128]	; (403af4 <_vfiprintf_r+0xc88>)
  403a74:	3101      	adds	r1, #1
  403a76:	f7ff bb90 	b.w	40319a <_vfiprintf_r+0x32e>
  403a7a:	2c06      	cmp	r4, #6
  403a7c:	bf28      	it	cs
  403a7e:	2406      	movcs	r4, #6
  403a80:	9405      	str	r4, [sp, #20]
  403a82:	9607      	str	r6, [sp, #28]
  403a84:	9401      	str	r4, [sp, #4]
  403a86:	f8df b070 	ldr.w	fp, [pc, #112]	; 403af8 <_vfiprintf_r+0xc8c>
  403a8a:	e4d5      	b.n	403438 <_vfiprintf_r+0x5cc>
  403a8c:	9810      	ldr	r0, [sp, #64]	; 0x40
  403a8e:	4e19      	ldr	r6, [pc, #100]	; (403af4 <_vfiprintf_r+0xc88>)
  403a90:	3001      	adds	r0, #1
  403a92:	e603      	b.n	40369c <_vfiprintf_r+0x830>
  403a94:	9405      	str	r4, [sp, #20]
  403a96:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a9a:	9607      	str	r6, [sp, #28]
  403a9c:	9302      	str	r3, [sp, #8]
  403a9e:	4604      	mov	r4, r0
  403aa0:	f7ff bb36 	b.w	403110 <_vfiprintf_r+0x2a4>
  403aa4:	4686      	mov	lr, r0
  403aa6:	f7ff bbce 	b.w	403246 <_vfiprintf_r+0x3da>
  403aaa:	9806      	ldr	r0, [sp, #24]
  403aac:	aa0f      	add	r2, sp, #60	; 0x3c
  403aae:	4659      	mov	r1, fp
  403ab0:	f7ff f992 	bl	402dd8 <__sprint_r.part.0>
  403ab4:	2800      	cmp	r0, #0
  403ab6:	f43f ae24 	beq.w	403702 <_vfiprintf_r+0x896>
  403aba:	e624      	b.n	403706 <_vfiprintf_r+0x89a>
  403abc:	9907      	ldr	r1, [sp, #28]
  403abe:	f898 2001 	ldrb.w	r2, [r8, #1]
  403ac2:	680c      	ldr	r4, [r1, #0]
  403ac4:	3104      	adds	r1, #4
  403ac6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403aca:	46b8      	mov	r8, r7
  403acc:	9107      	str	r1, [sp, #28]
  403ace:	f7ff ba3f 	b.w	402f50 <_vfiprintf_r+0xe4>
  403ad2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ad6:	e43c      	b.n	403352 <_vfiprintf_r+0x4e6>
  403ad8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403adc:	e521      	b.n	403522 <_vfiprintf_r+0x6b6>
  403ade:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ae2:	f7ff bbf4 	b.w	4032ce <_vfiprintf_r+0x462>
  403ae6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403aea:	e491      	b.n	403410 <_vfiprintf_r+0x5a4>
  403aec:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403af0:	e469      	b.n	4033c6 <_vfiprintf_r+0x55a>
  403af2:	bf00      	nop
  403af4:	00409b3c 	.word	0x00409b3c
  403af8:	00409b34 	.word	0x00409b34

00403afc <__sbprintf>:
  403afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b00:	460c      	mov	r4, r1
  403b02:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403b06:	8989      	ldrh	r1, [r1, #12]
  403b08:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403b0a:	89e5      	ldrh	r5, [r4, #14]
  403b0c:	9619      	str	r6, [sp, #100]	; 0x64
  403b0e:	f021 0102 	bic.w	r1, r1, #2
  403b12:	4606      	mov	r6, r0
  403b14:	69e0      	ldr	r0, [r4, #28]
  403b16:	f8ad 100c 	strh.w	r1, [sp, #12]
  403b1a:	4617      	mov	r7, r2
  403b1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403b20:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403b22:	f8ad 500e 	strh.w	r5, [sp, #14]
  403b26:	4698      	mov	r8, r3
  403b28:	ad1a      	add	r5, sp, #104	; 0x68
  403b2a:	2300      	movs	r3, #0
  403b2c:	9007      	str	r0, [sp, #28]
  403b2e:	a816      	add	r0, sp, #88	; 0x58
  403b30:	9209      	str	r2, [sp, #36]	; 0x24
  403b32:	9306      	str	r3, [sp, #24]
  403b34:	9500      	str	r5, [sp, #0]
  403b36:	9504      	str	r5, [sp, #16]
  403b38:	9102      	str	r1, [sp, #8]
  403b3a:	9105      	str	r1, [sp, #20]
  403b3c:	f003 f80c 	bl	406b58 <__retarget_lock_init_recursive>
  403b40:	4643      	mov	r3, r8
  403b42:	463a      	mov	r2, r7
  403b44:	4669      	mov	r1, sp
  403b46:	4630      	mov	r0, r6
  403b48:	f7ff f990 	bl	402e6c <_vfiprintf_r>
  403b4c:	1e05      	subs	r5, r0, #0
  403b4e:	db07      	blt.n	403b60 <__sbprintf+0x64>
  403b50:	4630      	mov	r0, r6
  403b52:	4669      	mov	r1, sp
  403b54:	f002 fbde 	bl	406314 <_fflush_r>
  403b58:	2800      	cmp	r0, #0
  403b5a:	bf18      	it	ne
  403b5c:	f04f 35ff 	movne.w	r5, #4294967295
  403b60:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403b64:	065b      	lsls	r3, r3, #25
  403b66:	d503      	bpl.n	403b70 <__sbprintf+0x74>
  403b68:	89a3      	ldrh	r3, [r4, #12]
  403b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b6e:	81a3      	strh	r3, [r4, #12]
  403b70:	9816      	ldr	r0, [sp, #88]	; 0x58
  403b72:	f002 fff3 	bl	406b5c <__retarget_lock_close_recursive>
  403b76:	4628      	mov	r0, r5
  403b78:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403b80 <_vfprintf_r>:
  403b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b84:	b0c1      	sub	sp, #260	; 0x104
  403b86:	461d      	mov	r5, r3
  403b88:	468a      	mov	sl, r1
  403b8a:	4691      	mov	r9, r2
  403b8c:	4604      	mov	r4, r0
  403b8e:	9008      	str	r0, [sp, #32]
  403b90:	f002 ffd4 	bl	406b3c <_localeconv_r>
  403b94:	6803      	ldr	r3, [r0, #0]
  403b96:	9315      	str	r3, [sp, #84]	; 0x54
  403b98:	4618      	mov	r0, r3
  403b9a:	f003 fe71 	bl	407880 <strlen>
  403b9e:	950e      	str	r5, [sp, #56]	; 0x38
  403ba0:	9014      	str	r0, [sp, #80]	; 0x50
  403ba2:	b11c      	cbz	r4, 403bac <_vfprintf_r+0x2c>
  403ba4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403ba6:	2b00      	cmp	r3, #0
  403ba8:	f000 825f 	beq.w	40406a <_vfprintf_r+0x4ea>
  403bac:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403bb0:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403bb4:	f013 0f01 	tst.w	r3, #1
  403bb8:	b293      	uxth	r3, r2
  403bba:	d102      	bne.n	403bc2 <_vfprintf_r+0x42>
  403bbc:	0599      	lsls	r1, r3, #22
  403bbe:	f140 8275 	bpl.w	4040ac <_vfprintf_r+0x52c>
  403bc2:	049f      	lsls	r7, r3, #18
  403bc4:	d40a      	bmi.n	403bdc <_vfprintf_r+0x5c>
  403bc6:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  403bca:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  403bce:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403bd2:	f8aa 300c 	strh.w	r3, [sl, #12]
  403bd6:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  403bda:	b29b      	uxth	r3, r3
  403bdc:	071e      	lsls	r6, r3, #28
  403bde:	f140 8223 	bpl.w	404028 <_vfprintf_r+0x4a8>
  403be2:	f8da 2010 	ldr.w	r2, [sl, #16]
  403be6:	2a00      	cmp	r2, #0
  403be8:	f000 821e 	beq.w	404028 <_vfprintf_r+0x4a8>
  403bec:	f003 021a 	and.w	r2, r3, #26
  403bf0:	2a0a      	cmp	r2, #10
  403bf2:	f000 823e 	beq.w	404072 <_vfprintf_r+0x4f2>
  403bf6:	2300      	movs	r3, #0
  403bf8:	4618      	mov	r0, r3
  403bfa:	9311      	str	r3, [sp, #68]	; 0x44
  403bfc:	9313      	str	r3, [sp, #76]	; 0x4c
  403bfe:	9312      	str	r3, [sp, #72]	; 0x48
  403c00:	9325      	str	r3, [sp, #148]	; 0x94
  403c02:	9324      	str	r3, [sp, #144]	; 0x90
  403c04:	9318      	str	r3, [sp, #96]	; 0x60
  403c06:	9319      	str	r3, [sp, #100]	; 0x64
  403c08:	930b      	str	r3, [sp, #44]	; 0x2c
  403c0a:	ab30      	add	r3, sp, #192	; 0xc0
  403c0c:	9323      	str	r3, [sp, #140]	; 0x8c
  403c0e:	4698      	mov	r8, r3
  403c10:	9016      	str	r0, [sp, #88]	; 0x58
  403c12:	9017      	str	r0, [sp, #92]	; 0x5c
  403c14:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403c18:	f899 3000 	ldrb.w	r3, [r9]
  403c1c:	464c      	mov	r4, r9
  403c1e:	b1eb      	cbz	r3, 403c5c <_vfprintf_r+0xdc>
  403c20:	2b25      	cmp	r3, #37	; 0x25
  403c22:	d102      	bne.n	403c2a <_vfprintf_r+0xaa>
  403c24:	e01a      	b.n	403c5c <_vfprintf_r+0xdc>
  403c26:	2b25      	cmp	r3, #37	; 0x25
  403c28:	d003      	beq.n	403c32 <_vfprintf_r+0xb2>
  403c2a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403c2e:	2b00      	cmp	r3, #0
  403c30:	d1f9      	bne.n	403c26 <_vfprintf_r+0xa6>
  403c32:	eba4 0509 	sub.w	r5, r4, r9
  403c36:	b18d      	cbz	r5, 403c5c <_vfprintf_r+0xdc>
  403c38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c3a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403c3c:	f8c8 9000 	str.w	r9, [r8]
  403c40:	3301      	adds	r3, #1
  403c42:	442a      	add	r2, r5
  403c44:	2b07      	cmp	r3, #7
  403c46:	f8c8 5004 	str.w	r5, [r8, #4]
  403c4a:	9225      	str	r2, [sp, #148]	; 0x94
  403c4c:	9324      	str	r3, [sp, #144]	; 0x90
  403c4e:	f300 8201 	bgt.w	404054 <_vfprintf_r+0x4d4>
  403c52:	f108 0808 	add.w	r8, r8, #8
  403c56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c58:	442b      	add	r3, r5
  403c5a:	930b      	str	r3, [sp, #44]	; 0x2c
  403c5c:	7823      	ldrb	r3, [r4, #0]
  403c5e:	2b00      	cmp	r3, #0
  403c60:	f000 83f0 	beq.w	404444 <_vfprintf_r+0x8c4>
  403c64:	2300      	movs	r3, #0
  403c66:	461a      	mov	r2, r3
  403c68:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403c6c:	4619      	mov	r1, r3
  403c6e:	930c      	str	r3, [sp, #48]	; 0x30
  403c70:	469b      	mov	fp, r3
  403c72:	7866      	ldrb	r6, [r4, #1]
  403c74:	f04f 33ff 	mov.w	r3, #4294967295
  403c78:	f104 0901 	add.w	r9, r4, #1
  403c7c:	9309      	str	r3, [sp, #36]	; 0x24
  403c7e:	f109 0901 	add.w	r9, r9, #1
  403c82:	f1a6 0320 	sub.w	r3, r6, #32
  403c86:	2b58      	cmp	r3, #88	; 0x58
  403c88:	f200 83bf 	bhi.w	40440a <_vfprintf_r+0x88a>
  403c8c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403c90:	03bd02e0 	.word	0x03bd02e0
  403c94:	034f03bd 	.word	0x034f03bd
  403c98:	03bd03bd 	.word	0x03bd03bd
  403c9c:	03bd03bd 	.word	0x03bd03bd
  403ca0:	03bd03bd 	.word	0x03bd03bd
  403ca4:	03080354 	.word	0x03080354
  403ca8:	021a03bd 	.word	0x021a03bd
  403cac:	03bd02e8 	.word	0x03bd02e8
  403cb0:	033a0303 	.word	0x033a0303
  403cb4:	033a033a 	.word	0x033a033a
  403cb8:	033a033a 	.word	0x033a033a
  403cbc:	033a033a 	.word	0x033a033a
  403cc0:	033a033a 	.word	0x033a033a
  403cc4:	03bd03bd 	.word	0x03bd03bd
  403cc8:	03bd03bd 	.word	0x03bd03bd
  403ccc:	03bd03bd 	.word	0x03bd03bd
  403cd0:	03bd03bd 	.word	0x03bd03bd
  403cd4:	03bd03bd 	.word	0x03bd03bd
  403cd8:	03620349 	.word	0x03620349
  403cdc:	036203bd 	.word	0x036203bd
  403ce0:	03bd03bd 	.word	0x03bd03bd
  403ce4:	03bd03bd 	.word	0x03bd03bd
  403ce8:	03bd03a2 	.word	0x03bd03a2
  403cec:	006f03bd 	.word	0x006f03bd
  403cf0:	03bd03bd 	.word	0x03bd03bd
  403cf4:	03bd03bd 	.word	0x03bd03bd
  403cf8:	005903bd 	.word	0x005903bd
  403cfc:	03bd03bd 	.word	0x03bd03bd
  403d00:	03bd031e 	.word	0x03bd031e
  403d04:	03bd03bd 	.word	0x03bd03bd
  403d08:	03bd03bd 	.word	0x03bd03bd
  403d0c:	03bd03bd 	.word	0x03bd03bd
  403d10:	03bd03bd 	.word	0x03bd03bd
  403d14:	032403bd 	.word	0x032403bd
  403d18:	03620273 	.word	0x03620273
  403d1c:	03620362 	.word	0x03620362
  403d20:	027302b7 	.word	0x027302b7
  403d24:	03bd03bd 	.word	0x03bd03bd
  403d28:	03bd02bc 	.word	0x03bd02bc
  403d2c:	007102c9 	.word	0x007102c9
  403d30:	0247030d 	.word	0x0247030d
  403d34:	025203bd 	.word	0x025203bd
  403d38:	005b03bd 	.word	0x005b03bd
  403d3c:	03bd03bd 	.word	0x03bd03bd
  403d40:	021f      	.short	0x021f
  403d42:	f04b 0b10 	orr.w	fp, fp, #16
  403d46:	f01b 0f20 	tst.w	fp, #32
  403d4a:	f040 8353 	bne.w	4043f4 <_vfprintf_r+0x874>
  403d4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d50:	f01b 0f10 	tst.w	fp, #16
  403d54:	4613      	mov	r3, r2
  403d56:	f040 85b4 	bne.w	4048c2 <_vfprintf_r+0xd42>
  403d5a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403d5e:	f000 85b0 	beq.w	4048c2 <_vfprintf_r+0xd42>
  403d62:	8814      	ldrh	r4, [r2, #0]
  403d64:	3204      	adds	r2, #4
  403d66:	2500      	movs	r5, #0
  403d68:	2301      	movs	r3, #1
  403d6a:	920e      	str	r2, [sp, #56]	; 0x38
  403d6c:	e014      	b.n	403d98 <_vfprintf_r+0x218>
  403d6e:	f04b 0b10 	orr.w	fp, fp, #16
  403d72:	f01b 0320 	ands.w	r3, fp, #32
  403d76:	f040 8332 	bne.w	4043de <_vfprintf_r+0x85e>
  403d7a:	f01b 0210 	ands.w	r2, fp, #16
  403d7e:	f040 8589 	bne.w	404894 <_vfprintf_r+0xd14>
  403d82:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403d86:	f000 8585 	beq.w	404894 <_vfprintf_r+0xd14>
  403d8a:	990e      	ldr	r1, [sp, #56]	; 0x38
  403d8c:	4613      	mov	r3, r2
  403d8e:	460a      	mov	r2, r1
  403d90:	3204      	adds	r2, #4
  403d92:	880c      	ldrh	r4, [r1, #0]
  403d94:	920e      	str	r2, [sp, #56]	; 0x38
  403d96:	2500      	movs	r5, #0
  403d98:	f04f 0a00 	mov.w	sl, #0
  403d9c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  403da0:	9909      	ldr	r1, [sp, #36]	; 0x24
  403da2:	1c4a      	adds	r2, r1, #1
  403da4:	f000 820b 	beq.w	4041be <_vfprintf_r+0x63e>
  403da8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403dac:	9206      	str	r2, [sp, #24]
  403dae:	ea54 0205 	orrs.w	r2, r4, r5
  403db2:	f040 820a 	bne.w	4041ca <_vfprintf_r+0x64a>
  403db6:	2900      	cmp	r1, #0
  403db8:	f040 846f 	bne.w	40469a <_vfprintf_r+0xb1a>
  403dbc:	2b00      	cmp	r3, #0
  403dbe:	f040 852d 	bne.w	40481c <_vfprintf_r+0xc9c>
  403dc2:	f01b 0301 	ands.w	r3, fp, #1
  403dc6:	930d      	str	r3, [sp, #52]	; 0x34
  403dc8:	f000 8668 	beq.w	404a9c <_vfprintf_r+0xf1c>
  403dcc:	af40      	add	r7, sp, #256	; 0x100
  403dce:	2330      	movs	r3, #48	; 0x30
  403dd0:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403dd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403dd8:	4293      	cmp	r3, r2
  403dda:	bfb8      	it	lt
  403ddc:	4613      	movlt	r3, r2
  403dde:	9307      	str	r3, [sp, #28]
  403de0:	2300      	movs	r3, #0
  403de2:	9310      	str	r3, [sp, #64]	; 0x40
  403de4:	f1ba 0f00 	cmp.w	sl, #0
  403de8:	d002      	beq.n	403df0 <_vfprintf_r+0x270>
  403dea:	9b07      	ldr	r3, [sp, #28]
  403dec:	3301      	adds	r3, #1
  403dee:	9307      	str	r3, [sp, #28]
  403df0:	9b06      	ldr	r3, [sp, #24]
  403df2:	f013 0302 	ands.w	r3, r3, #2
  403df6:	930f      	str	r3, [sp, #60]	; 0x3c
  403df8:	d002      	beq.n	403e00 <_vfprintf_r+0x280>
  403dfa:	9b07      	ldr	r3, [sp, #28]
  403dfc:	3302      	adds	r3, #2
  403dfe:	9307      	str	r3, [sp, #28]
  403e00:	9b06      	ldr	r3, [sp, #24]
  403e02:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403e06:	f040 831b 	bne.w	404440 <_vfprintf_r+0x8c0>
  403e0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e0c:	9a07      	ldr	r2, [sp, #28]
  403e0e:	eba3 0b02 	sub.w	fp, r3, r2
  403e12:	f1bb 0f00 	cmp.w	fp, #0
  403e16:	f340 8313 	ble.w	404440 <_vfprintf_r+0x8c0>
  403e1a:	f1bb 0f10 	cmp.w	fp, #16
  403e1e:	9925      	ldr	r1, [sp, #148]	; 0x94
  403e20:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e22:	dd28      	ble.n	403e76 <_vfprintf_r+0x2f6>
  403e24:	4643      	mov	r3, r8
  403e26:	2410      	movs	r4, #16
  403e28:	46a8      	mov	r8, r5
  403e2a:	f8dd a020 	ldr.w	sl, [sp, #32]
  403e2e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403e30:	e006      	b.n	403e40 <_vfprintf_r+0x2c0>
  403e32:	f1ab 0b10 	sub.w	fp, fp, #16
  403e36:	f1bb 0f10 	cmp.w	fp, #16
  403e3a:	f103 0308 	add.w	r3, r3, #8
  403e3e:	dd18      	ble.n	403e72 <_vfprintf_r+0x2f2>
  403e40:	3201      	adds	r2, #1
  403e42:	48b9      	ldr	r0, [pc, #740]	; (404128 <_vfprintf_r+0x5a8>)
  403e44:	9224      	str	r2, [sp, #144]	; 0x90
  403e46:	3110      	adds	r1, #16
  403e48:	2a07      	cmp	r2, #7
  403e4a:	9125      	str	r1, [sp, #148]	; 0x94
  403e4c:	e883 0011 	stmia.w	r3, {r0, r4}
  403e50:	ddef      	ble.n	403e32 <_vfprintf_r+0x2b2>
  403e52:	aa23      	add	r2, sp, #140	; 0x8c
  403e54:	4629      	mov	r1, r5
  403e56:	4650      	mov	r0, sl
  403e58:	f7fe fffe 	bl	402e58 <__sprint_r>
  403e5c:	2800      	cmp	r0, #0
  403e5e:	f040 836a 	bne.w	404536 <_vfprintf_r+0x9b6>
  403e62:	f1ab 0b10 	sub.w	fp, fp, #16
  403e66:	f1bb 0f10 	cmp.w	fp, #16
  403e6a:	9925      	ldr	r1, [sp, #148]	; 0x94
  403e6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e6e:	ab30      	add	r3, sp, #192	; 0xc0
  403e70:	dce6      	bgt.n	403e40 <_vfprintf_r+0x2c0>
  403e72:	4645      	mov	r5, r8
  403e74:	4698      	mov	r8, r3
  403e76:	3201      	adds	r2, #1
  403e78:	4bab      	ldr	r3, [pc, #684]	; (404128 <_vfprintf_r+0x5a8>)
  403e7a:	9224      	str	r2, [sp, #144]	; 0x90
  403e7c:	eb0b 0401 	add.w	r4, fp, r1
  403e80:	2a07      	cmp	r2, #7
  403e82:	9425      	str	r4, [sp, #148]	; 0x94
  403e84:	e888 0808 	stmia.w	r8, {r3, fp}
  403e88:	f300 84cd 	bgt.w	404826 <_vfprintf_r+0xca6>
  403e8c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403e90:	f108 0808 	add.w	r8, r8, #8
  403e94:	f1ba 0f00 	cmp.w	sl, #0
  403e98:	d00e      	beq.n	403eb8 <_vfprintf_r+0x338>
  403e9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e9c:	3301      	adds	r3, #1
  403e9e:	3401      	adds	r4, #1
  403ea0:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403ea4:	2201      	movs	r2, #1
  403ea6:	2b07      	cmp	r3, #7
  403ea8:	9425      	str	r4, [sp, #148]	; 0x94
  403eaa:	9324      	str	r3, [sp, #144]	; 0x90
  403eac:	e888 0006 	stmia.w	r8, {r1, r2}
  403eb0:	f300 840a 	bgt.w	4046c8 <_vfprintf_r+0xb48>
  403eb4:	f108 0808 	add.w	r8, r8, #8
  403eb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403eba:	b16b      	cbz	r3, 403ed8 <_vfprintf_r+0x358>
  403ebc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ebe:	3301      	adds	r3, #1
  403ec0:	3402      	adds	r4, #2
  403ec2:	a91c      	add	r1, sp, #112	; 0x70
  403ec4:	2202      	movs	r2, #2
  403ec6:	2b07      	cmp	r3, #7
  403ec8:	9425      	str	r4, [sp, #148]	; 0x94
  403eca:	9324      	str	r3, [sp, #144]	; 0x90
  403ecc:	e888 0006 	stmia.w	r8, {r1, r2}
  403ed0:	f300 8406 	bgt.w	4046e0 <_vfprintf_r+0xb60>
  403ed4:	f108 0808 	add.w	r8, r8, #8
  403ed8:	2d80      	cmp	r5, #128	; 0x80
  403eda:	f000 832e 	beq.w	40453a <_vfprintf_r+0x9ba>
  403ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403ee2:	eba3 0a02 	sub.w	sl, r3, r2
  403ee6:	f1ba 0f00 	cmp.w	sl, #0
  403eea:	dd3b      	ble.n	403f64 <_vfprintf_r+0x3e4>
  403eec:	f1ba 0f10 	cmp.w	sl, #16
  403ef0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ef2:	4d8e      	ldr	r5, [pc, #568]	; (40412c <_vfprintf_r+0x5ac>)
  403ef4:	dd2b      	ble.n	403f4e <_vfprintf_r+0x3ce>
  403ef6:	4642      	mov	r2, r8
  403ef8:	4621      	mov	r1, r4
  403efa:	46b0      	mov	r8, r6
  403efc:	f04f 0b10 	mov.w	fp, #16
  403f00:	462e      	mov	r6, r5
  403f02:	9c08      	ldr	r4, [sp, #32]
  403f04:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403f06:	e006      	b.n	403f16 <_vfprintf_r+0x396>
  403f08:	f1aa 0a10 	sub.w	sl, sl, #16
  403f0c:	f1ba 0f10 	cmp.w	sl, #16
  403f10:	f102 0208 	add.w	r2, r2, #8
  403f14:	dd17      	ble.n	403f46 <_vfprintf_r+0x3c6>
  403f16:	3301      	adds	r3, #1
  403f18:	3110      	adds	r1, #16
  403f1a:	2b07      	cmp	r3, #7
  403f1c:	9125      	str	r1, [sp, #148]	; 0x94
  403f1e:	9324      	str	r3, [sp, #144]	; 0x90
  403f20:	e882 0840 	stmia.w	r2, {r6, fp}
  403f24:	ddf0      	ble.n	403f08 <_vfprintf_r+0x388>
  403f26:	aa23      	add	r2, sp, #140	; 0x8c
  403f28:	4629      	mov	r1, r5
  403f2a:	4620      	mov	r0, r4
  403f2c:	f7fe ff94 	bl	402e58 <__sprint_r>
  403f30:	2800      	cmp	r0, #0
  403f32:	f040 8300 	bne.w	404536 <_vfprintf_r+0x9b6>
  403f36:	f1aa 0a10 	sub.w	sl, sl, #16
  403f3a:	f1ba 0f10 	cmp.w	sl, #16
  403f3e:	9925      	ldr	r1, [sp, #148]	; 0x94
  403f40:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f42:	aa30      	add	r2, sp, #192	; 0xc0
  403f44:	dce7      	bgt.n	403f16 <_vfprintf_r+0x396>
  403f46:	4635      	mov	r5, r6
  403f48:	460c      	mov	r4, r1
  403f4a:	4646      	mov	r6, r8
  403f4c:	4690      	mov	r8, r2
  403f4e:	3301      	adds	r3, #1
  403f50:	4454      	add	r4, sl
  403f52:	2b07      	cmp	r3, #7
  403f54:	9425      	str	r4, [sp, #148]	; 0x94
  403f56:	9324      	str	r3, [sp, #144]	; 0x90
  403f58:	e888 0420 	stmia.w	r8, {r5, sl}
  403f5c:	f300 83a9 	bgt.w	4046b2 <_vfprintf_r+0xb32>
  403f60:	f108 0808 	add.w	r8, r8, #8
  403f64:	9b06      	ldr	r3, [sp, #24]
  403f66:	05db      	lsls	r3, r3, #23
  403f68:	f100 8285 	bmi.w	404476 <_vfprintf_r+0x8f6>
  403f6c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f6e:	990d      	ldr	r1, [sp, #52]	; 0x34
  403f70:	f8c8 7000 	str.w	r7, [r8]
  403f74:	3301      	adds	r3, #1
  403f76:	440c      	add	r4, r1
  403f78:	2b07      	cmp	r3, #7
  403f7a:	9425      	str	r4, [sp, #148]	; 0x94
  403f7c:	f8c8 1004 	str.w	r1, [r8, #4]
  403f80:	9324      	str	r3, [sp, #144]	; 0x90
  403f82:	f300 8375 	bgt.w	404670 <_vfprintf_r+0xaf0>
  403f86:	f108 0808 	add.w	r8, r8, #8
  403f8a:	9b06      	ldr	r3, [sp, #24]
  403f8c:	0759      	lsls	r1, r3, #29
  403f8e:	d53b      	bpl.n	404008 <_vfprintf_r+0x488>
  403f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f92:	9a07      	ldr	r2, [sp, #28]
  403f94:	1a9d      	subs	r5, r3, r2
  403f96:	2d00      	cmp	r5, #0
  403f98:	dd36      	ble.n	404008 <_vfprintf_r+0x488>
  403f9a:	2d10      	cmp	r5, #16
  403f9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f9e:	dd21      	ble.n	403fe4 <_vfprintf_r+0x464>
  403fa0:	2610      	movs	r6, #16
  403fa2:	9f08      	ldr	r7, [sp, #32]
  403fa4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  403fa8:	e004      	b.n	403fb4 <_vfprintf_r+0x434>
  403faa:	3d10      	subs	r5, #16
  403fac:	2d10      	cmp	r5, #16
  403fae:	f108 0808 	add.w	r8, r8, #8
  403fb2:	dd17      	ble.n	403fe4 <_vfprintf_r+0x464>
  403fb4:	3301      	adds	r3, #1
  403fb6:	4a5c      	ldr	r2, [pc, #368]	; (404128 <_vfprintf_r+0x5a8>)
  403fb8:	9324      	str	r3, [sp, #144]	; 0x90
  403fba:	3410      	adds	r4, #16
  403fbc:	2b07      	cmp	r3, #7
  403fbe:	9425      	str	r4, [sp, #148]	; 0x94
  403fc0:	e888 0044 	stmia.w	r8, {r2, r6}
  403fc4:	ddf1      	ble.n	403faa <_vfprintf_r+0x42a>
  403fc6:	aa23      	add	r2, sp, #140	; 0x8c
  403fc8:	4651      	mov	r1, sl
  403fca:	4638      	mov	r0, r7
  403fcc:	f7fe ff44 	bl	402e58 <__sprint_r>
  403fd0:	2800      	cmp	r0, #0
  403fd2:	f040 823f 	bne.w	404454 <_vfprintf_r+0x8d4>
  403fd6:	3d10      	subs	r5, #16
  403fd8:	2d10      	cmp	r5, #16
  403fda:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403fdc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fde:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403fe2:	dce7      	bgt.n	403fb4 <_vfprintf_r+0x434>
  403fe4:	3301      	adds	r3, #1
  403fe6:	4a50      	ldr	r2, [pc, #320]	; (404128 <_vfprintf_r+0x5a8>)
  403fe8:	9324      	str	r3, [sp, #144]	; 0x90
  403fea:	442c      	add	r4, r5
  403fec:	2b07      	cmp	r3, #7
  403fee:	9425      	str	r4, [sp, #148]	; 0x94
  403ff0:	e888 0024 	stmia.w	r8, {r2, r5}
  403ff4:	dd08      	ble.n	404008 <_vfprintf_r+0x488>
  403ff6:	aa23      	add	r2, sp, #140	; 0x8c
  403ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ffa:	9808      	ldr	r0, [sp, #32]
  403ffc:	f7fe ff2c 	bl	402e58 <__sprint_r>
  404000:	2800      	cmp	r0, #0
  404002:	f040 8347 	bne.w	404694 <_vfprintf_r+0xb14>
  404006:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40400a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40400c:	9907      	ldr	r1, [sp, #28]
  40400e:	428a      	cmp	r2, r1
  404010:	bfac      	ite	ge
  404012:	189b      	addge	r3, r3, r2
  404014:	185b      	addlt	r3, r3, r1
  404016:	930b      	str	r3, [sp, #44]	; 0x2c
  404018:	2c00      	cmp	r4, #0
  40401a:	f040 8333 	bne.w	404684 <_vfprintf_r+0xb04>
  40401e:	2300      	movs	r3, #0
  404020:	9324      	str	r3, [sp, #144]	; 0x90
  404022:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404026:	e5f7      	b.n	403c18 <_vfprintf_r+0x98>
  404028:	4651      	mov	r1, sl
  40402a:	9808      	ldr	r0, [sp, #32]
  40402c:	f001 f896 	bl	40515c <__swsetup_r>
  404030:	2800      	cmp	r0, #0
  404032:	d038      	beq.n	4040a6 <_vfprintf_r+0x526>
  404034:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404038:	07dd      	lsls	r5, r3, #31
  40403a:	d404      	bmi.n	404046 <_vfprintf_r+0x4c6>
  40403c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404040:	059c      	lsls	r4, r3, #22
  404042:	f140 85ca 	bpl.w	404bda <_vfprintf_r+0x105a>
  404046:	f04f 33ff 	mov.w	r3, #4294967295
  40404a:	930b      	str	r3, [sp, #44]	; 0x2c
  40404c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40404e:	b041      	add	sp, #260	; 0x104
  404050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404054:	aa23      	add	r2, sp, #140	; 0x8c
  404056:	990a      	ldr	r1, [sp, #40]	; 0x28
  404058:	9808      	ldr	r0, [sp, #32]
  40405a:	f7fe fefd 	bl	402e58 <__sprint_r>
  40405e:	2800      	cmp	r0, #0
  404060:	f040 8318 	bne.w	404694 <_vfprintf_r+0xb14>
  404064:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404068:	e5f5      	b.n	403c56 <_vfprintf_r+0xd6>
  40406a:	9808      	ldr	r0, [sp, #32]
  40406c:	f002 f9aa 	bl	4063c4 <__sinit>
  404070:	e59c      	b.n	403bac <_vfprintf_r+0x2c>
  404072:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  404076:	2a00      	cmp	r2, #0
  404078:	f6ff adbd 	blt.w	403bf6 <_vfprintf_r+0x76>
  40407c:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  404080:	07d0      	lsls	r0, r2, #31
  404082:	d405      	bmi.n	404090 <_vfprintf_r+0x510>
  404084:	0599      	lsls	r1, r3, #22
  404086:	d403      	bmi.n	404090 <_vfprintf_r+0x510>
  404088:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40408c:	f002 fd6a 	bl	406b64 <__retarget_lock_release_recursive>
  404090:	462b      	mov	r3, r5
  404092:	464a      	mov	r2, r9
  404094:	4651      	mov	r1, sl
  404096:	9808      	ldr	r0, [sp, #32]
  404098:	f001 f81e 	bl	4050d8 <__sbprintf>
  40409c:	900b      	str	r0, [sp, #44]	; 0x2c
  40409e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4040a0:	b041      	add	sp, #260	; 0x104
  4040a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040a6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4040aa:	e59f      	b.n	403bec <_vfprintf_r+0x6c>
  4040ac:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4040b0:	f002 fd56 	bl	406b60 <__retarget_lock_acquire_recursive>
  4040b4:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4040b8:	b293      	uxth	r3, r2
  4040ba:	e582      	b.n	403bc2 <_vfprintf_r+0x42>
  4040bc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040be:	930e      	str	r3, [sp, #56]	; 0x38
  4040c0:	4240      	negs	r0, r0
  4040c2:	900c      	str	r0, [sp, #48]	; 0x30
  4040c4:	f04b 0b04 	orr.w	fp, fp, #4
  4040c8:	f899 6000 	ldrb.w	r6, [r9]
  4040cc:	e5d7      	b.n	403c7e <_vfprintf_r+0xfe>
  4040ce:	2a00      	cmp	r2, #0
  4040d0:	f040 87df 	bne.w	405092 <_vfprintf_r+0x1512>
  4040d4:	4b16      	ldr	r3, [pc, #88]	; (404130 <_vfprintf_r+0x5b0>)
  4040d6:	9318      	str	r3, [sp, #96]	; 0x60
  4040d8:	f01b 0f20 	tst.w	fp, #32
  4040dc:	f040 84b9 	bne.w	404a52 <_vfprintf_r+0xed2>
  4040e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4040e2:	f01b 0f10 	tst.w	fp, #16
  4040e6:	4613      	mov	r3, r2
  4040e8:	f040 83dc 	bne.w	4048a4 <_vfprintf_r+0xd24>
  4040ec:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4040f0:	f000 83d8 	beq.w	4048a4 <_vfprintf_r+0xd24>
  4040f4:	3304      	adds	r3, #4
  4040f6:	8814      	ldrh	r4, [r2, #0]
  4040f8:	930e      	str	r3, [sp, #56]	; 0x38
  4040fa:	2500      	movs	r5, #0
  4040fc:	f01b 0f01 	tst.w	fp, #1
  404100:	f000 8322 	beq.w	404748 <_vfprintf_r+0xbc8>
  404104:	ea54 0305 	orrs.w	r3, r4, r5
  404108:	f000 831e 	beq.w	404748 <_vfprintf_r+0xbc8>
  40410c:	2330      	movs	r3, #48	; 0x30
  40410e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404112:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404116:	f04b 0b02 	orr.w	fp, fp, #2
  40411a:	2302      	movs	r3, #2
  40411c:	e63c      	b.n	403d98 <_vfprintf_r+0x218>
  40411e:	f04b 0b20 	orr.w	fp, fp, #32
  404122:	f899 6000 	ldrb.w	r6, [r9]
  404126:	e5aa      	b.n	403c7e <_vfprintf_r+0xfe>
  404128:	00409b6c 	.word	0x00409b6c
  40412c:	00409b7c 	.word	0x00409b7c
  404130:	00409b20 	.word	0x00409b20
  404134:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404136:	6817      	ldr	r7, [r2, #0]
  404138:	2400      	movs	r4, #0
  40413a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40413e:	1d15      	adds	r5, r2, #4
  404140:	2f00      	cmp	r7, #0
  404142:	f000 864e 	beq.w	404de2 <_vfprintf_r+0x1262>
  404146:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404148:	1c53      	adds	r3, r2, #1
  40414a:	f000 85cc 	beq.w	404ce6 <_vfprintf_r+0x1166>
  40414e:	4621      	mov	r1, r4
  404150:	4638      	mov	r0, r7
  404152:	f002 fd9d 	bl	406c90 <memchr>
  404156:	2800      	cmp	r0, #0
  404158:	f000 8697 	beq.w	404e8a <_vfprintf_r+0x130a>
  40415c:	1bc3      	subs	r3, r0, r7
  40415e:	930d      	str	r3, [sp, #52]	; 0x34
  404160:	9409      	str	r4, [sp, #36]	; 0x24
  404162:	950e      	str	r5, [sp, #56]	; 0x38
  404164:	f8cd b018 	str.w	fp, [sp, #24]
  404168:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40416c:	9307      	str	r3, [sp, #28]
  40416e:	9410      	str	r4, [sp, #64]	; 0x40
  404170:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404174:	e636      	b.n	403de4 <_vfprintf_r+0x264>
  404176:	2a00      	cmp	r2, #0
  404178:	f040 8796 	bne.w	4050a8 <_vfprintf_r+0x1528>
  40417c:	f01b 0f20 	tst.w	fp, #32
  404180:	f040 845a 	bne.w	404a38 <_vfprintf_r+0xeb8>
  404184:	f01b 0f10 	tst.w	fp, #16
  404188:	f040 83a2 	bne.w	4048d0 <_vfprintf_r+0xd50>
  40418c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404190:	f000 839e 	beq.w	4048d0 <_vfprintf_r+0xd50>
  404194:	990e      	ldr	r1, [sp, #56]	; 0x38
  404196:	f9b1 4000 	ldrsh.w	r4, [r1]
  40419a:	3104      	adds	r1, #4
  40419c:	17e5      	asrs	r5, r4, #31
  40419e:	4622      	mov	r2, r4
  4041a0:	462b      	mov	r3, r5
  4041a2:	910e      	str	r1, [sp, #56]	; 0x38
  4041a4:	2a00      	cmp	r2, #0
  4041a6:	f173 0300 	sbcs.w	r3, r3, #0
  4041aa:	f2c0 8487 	blt.w	404abc <_vfprintf_r+0xf3c>
  4041ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4041b0:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4041b4:	1c4a      	adds	r2, r1, #1
  4041b6:	f04f 0301 	mov.w	r3, #1
  4041ba:	f47f adf5 	bne.w	403da8 <_vfprintf_r+0x228>
  4041be:	ea54 0205 	orrs.w	r2, r4, r5
  4041c2:	f000 826c 	beq.w	40469e <_vfprintf_r+0xb1e>
  4041c6:	f8cd b018 	str.w	fp, [sp, #24]
  4041ca:	2b01      	cmp	r3, #1
  4041cc:	f000 8308 	beq.w	4047e0 <_vfprintf_r+0xc60>
  4041d0:	2b02      	cmp	r3, #2
  4041d2:	f040 8295 	bne.w	404700 <_vfprintf_r+0xb80>
  4041d6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4041d8:	af30      	add	r7, sp, #192	; 0xc0
  4041da:	0923      	lsrs	r3, r4, #4
  4041dc:	f004 010f 	and.w	r1, r4, #15
  4041e0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4041e4:	092a      	lsrs	r2, r5, #4
  4041e6:	461c      	mov	r4, r3
  4041e8:	4615      	mov	r5, r2
  4041ea:	5c43      	ldrb	r3, [r0, r1]
  4041ec:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4041f0:	ea54 0305 	orrs.w	r3, r4, r5
  4041f4:	d1f1      	bne.n	4041da <_vfprintf_r+0x65a>
  4041f6:	ab30      	add	r3, sp, #192	; 0xc0
  4041f8:	1bdb      	subs	r3, r3, r7
  4041fa:	930d      	str	r3, [sp, #52]	; 0x34
  4041fc:	e5ea      	b.n	403dd4 <_vfprintf_r+0x254>
  4041fe:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404202:	f899 6000 	ldrb.w	r6, [r9]
  404206:	e53a      	b.n	403c7e <_vfprintf_r+0xfe>
  404208:	f899 6000 	ldrb.w	r6, [r9]
  40420c:	2e6c      	cmp	r6, #108	; 0x6c
  40420e:	bf03      	ittte	eq
  404210:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  404214:	f04b 0b20 	orreq.w	fp, fp, #32
  404218:	f109 0901 	addeq.w	r9, r9, #1
  40421c:	f04b 0b10 	orrne.w	fp, fp, #16
  404220:	e52d      	b.n	403c7e <_vfprintf_r+0xfe>
  404222:	2a00      	cmp	r2, #0
  404224:	f040 874c 	bne.w	4050c0 <_vfprintf_r+0x1540>
  404228:	f01b 0f20 	tst.w	fp, #32
  40422c:	f040 853f 	bne.w	404cae <_vfprintf_r+0x112e>
  404230:	f01b 0f10 	tst.w	fp, #16
  404234:	f040 80fc 	bne.w	404430 <_vfprintf_r+0x8b0>
  404238:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40423c:	f000 80f8 	beq.w	404430 <_vfprintf_r+0x8b0>
  404240:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404242:	6813      	ldr	r3, [r2, #0]
  404244:	3204      	adds	r2, #4
  404246:	920e      	str	r2, [sp, #56]	; 0x38
  404248:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40424c:	801a      	strh	r2, [r3, #0]
  40424e:	e4e3      	b.n	403c18 <_vfprintf_r+0x98>
  404250:	f899 6000 	ldrb.w	r6, [r9]
  404254:	2900      	cmp	r1, #0
  404256:	f47f ad12 	bne.w	403c7e <_vfprintf_r+0xfe>
  40425a:	2201      	movs	r2, #1
  40425c:	2120      	movs	r1, #32
  40425e:	e50e      	b.n	403c7e <_vfprintf_r+0xfe>
  404260:	f899 6000 	ldrb.w	r6, [r9]
  404264:	2e2a      	cmp	r6, #42	; 0x2a
  404266:	f109 0001 	add.w	r0, r9, #1
  40426a:	f000 86f1 	beq.w	405050 <_vfprintf_r+0x14d0>
  40426e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404272:	2b09      	cmp	r3, #9
  404274:	4681      	mov	r9, r0
  404276:	bf98      	it	ls
  404278:	2000      	movls	r0, #0
  40427a:	f200 863d 	bhi.w	404ef8 <_vfprintf_r+0x1378>
  40427e:	f819 6b01 	ldrb.w	r6, [r9], #1
  404282:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404286:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  40428a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40428e:	2b09      	cmp	r3, #9
  404290:	d9f5      	bls.n	40427e <_vfprintf_r+0x6fe>
  404292:	9009      	str	r0, [sp, #36]	; 0x24
  404294:	e4f5      	b.n	403c82 <_vfprintf_r+0x102>
  404296:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40429a:	f899 6000 	ldrb.w	r6, [r9]
  40429e:	e4ee      	b.n	403c7e <_vfprintf_r+0xfe>
  4042a0:	f899 6000 	ldrb.w	r6, [r9]
  4042a4:	2201      	movs	r2, #1
  4042a6:	212b      	movs	r1, #43	; 0x2b
  4042a8:	e4e9      	b.n	403c7e <_vfprintf_r+0xfe>
  4042aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4042ac:	4bae      	ldr	r3, [pc, #696]	; (404568 <_vfprintf_r+0x9e8>)
  4042ae:	6814      	ldr	r4, [r2, #0]
  4042b0:	9318      	str	r3, [sp, #96]	; 0x60
  4042b2:	2678      	movs	r6, #120	; 0x78
  4042b4:	2330      	movs	r3, #48	; 0x30
  4042b6:	3204      	adds	r2, #4
  4042b8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4042bc:	f04b 0b02 	orr.w	fp, fp, #2
  4042c0:	920e      	str	r2, [sp, #56]	; 0x38
  4042c2:	2500      	movs	r5, #0
  4042c4:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  4042c8:	2302      	movs	r3, #2
  4042ca:	e565      	b.n	403d98 <_vfprintf_r+0x218>
  4042cc:	2a00      	cmp	r2, #0
  4042ce:	f040 86e4 	bne.w	40509a <_vfprintf_r+0x151a>
  4042d2:	4ba6      	ldr	r3, [pc, #664]	; (40456c <_vfprintf_r+0x9ec>)
  4042d4:	9318      	str	r3, [sp, #96]	; 0x60
  4042d6:	e6ff      	b.n	4040d8 <_vfprintf_r+0x558>
  4042d8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4042da:	f8cd b018 	str.w	fp, [sp, #24]
  4042de:	680a      	ldr	r2, [r1, #0]
  4042e0:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4042e4:	2300      	movs	r3, #0
  4042e6:	460a      	mov	r2, r1
  4042e8:	469a      	mov	sl, r3
  4042ea:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4042ee:	3204      	adds	r2, #4
  4042f0:	2301      	movs	r3, #1
  4042f2:	9307      	str	r3, [sp, #28]
  4042f4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  4042f8:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  4042fc:	920e      	str	r2, [sp, #56]	; 0x38
  4042fe:	930d      	str	r3, [sp, #52]	; 0x34
  404300:	af26      	add	r7, sp, #152	; 0x98
  404302:	e575      	b.n	403df0 <_vfprintf_r+0x270>
  404304:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404308:	2000      	movs	r0, #0
  40430a:	f819 6b01 	ldrb.w	r6, [r9], #1
  40430e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404312:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404316:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40431a:	2b09      	cmp	r3, #9
  40431c:	d9f5      	bls.n	40430a <_vfprintf_r+0x78a>
  40431e:	900c      	str	r0, [sp, #48]	; 0x30
  404320:	e4af      	b.n	403c82 <_vfprintf_r+0x102>
  404322:	2a00      	cmp	r2, #0
  404324:	f040 86c8 	bne.w	4050b8 <_vfprintf_r+0x1538>
  404328:	f04b 0b10 	orr.w	fp, fp, #16
  40432c:	e726      	b.n	40417c <_vfprintf_r+0x5fc>
  40432e:	f04b 0b01 	orr.w	fp, fp, #1
  404332:	f899 6000 	ldrb.w	r6, [r9]
  404336:	e4a2      	b.n	403c7e <_vfprintf_r+0xfe>
  404338:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40433a:	6823      	ldr	r3, [r4, #0]
  40433c:	930c      	str	r3, [sp, #48]	; 0x30
  40433e:	4618      	mov	r0, r3
  404340:	2800      	cmp	r0, #0
  404342:	4623      	mov	r3, r4
  404344:	f103 0304 	add.w	r3, r3, #4
  404348:	f6ff aeb8 	blt.w	4040bc <_vfprintf_r+0x53c>
  40434c:	930e      	str	r3, [sp, #56]	; 0x38
  40434e:	f899 6000 	ldrb.w	r6, [r9]
  404352:	e494      	b.n	403c7e <_vfprintf_r+0xfe>
  404354:	2a00      	cmp	r2, #0
  404356:	f040 86b7 	bne.w	4050c8 <_vfprintf_r+0x1548>
  40435a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40435c:	3507      	adds	r5, #7
  40435e:	f025 0307 	bic.w	r3, r5, #7
  404362:	f103 0208 	add.w	r2, r3, #8
  404366:	920e      	str	r2, [sp, #56]	; 0x38
  404368:	681a      	ldr	r2, [r3, #0]
  40436a:	9213      	str	r2, [sp, #76]	; 0x4c
  40436c:	685b      	ldr	r3, [r3, #4]
  40436e:	9312      	str	r3, [sp, #72]	; 0x48
  404370:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404372:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  404374:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404378:	4628      	mov	r0, r5
  40437a:	4621      	mov	r1, r4
  40437c:	f04f 32ff 	mov.w	r2, #4294967295
  404380:	4b7b      	ldr	r3, [pc, #492]	; (404570 <_vfprintf_r+0x9f0>)
  404382:	f004 f93b 	bl	4085fc <__aeabi_dcmpun>
  404386:	2800      	cmp	r0, #0
  404388:	f040 83a2 	bne.w	404ad0 <_vfprintf_r+0xf50>
  40438c:	4628      	mov	r0, r5
  40438e:	4621      	mov	r1, r4
  404390:	f04f 32ff 	mov.w	r2, #4294967295
  404394:	4b76      	ldr	r3, [pc, #472]	; (404570 <_vfprintf_r+0x9f0>)
  404396:	f004 f913 	bl	4085c0 <__aeabi_dcmple>
  40439a:	2800      	cmp	r0, #0
  40439c:	f040 8398 	bne.w	404ad0 <_vfprintf_r+0xf50>
  4043a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4043a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4043a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4043a6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4043a8:	f004 f900 	bl	4085ac <__aeabi_dcmplt>
  4043ac:	2800      	cmp	r0, #0
  4043ae:	f040 8435 	bne.w	404c1c <_vfprintf_r+0x109c>
  4043b2:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4043b6:	4f6f      	ldr	r7, [pc, #444]	; (404574 <_vfprintf_r+0x9f4>)
  4043b8:	4b6f      	ldr	r3, [pc, #444]	; (404578 <_vfprintf_r+0x9f8>)
  4043ba:	2203      	movs	r2, #3
  4043bc:	2100      	movs	r1, #0
  4043be:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4043c2:	9207      	str	r2, [sp, #28]
  4043c4:	9109      	str	r1, [sp, #36]	; 0x24
  4043c6:	9006      	str	r0, [sp, #24]
  4043c8:	2e47      	cmp	r6, #71	; 0x47
  4043ca:	bfd8      	it	le
  4043cc:	461f      	movle	r7, r3
  4043ce:	920d      	str	r2, [sp, #52]	; 0x34
  4043d0:	9110      	str	r1, [sp, #64]	; 0x40
  4043d2:	e507      	b.n	403de4 <_vfprintf_r+0x264>
  4043d4:	f04b 0b08 	orr.w	fp, fp, #8
  4043d8:	f899 6000 	ldrb.w	r6, [r9]
  4043dc:	e44f      	b.n	403c7e <_vfprintf_r+0xfe>
  4043de:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4043e0:	3507      	adds	r5, #7
  4043e2:	f025 0307 	bic.w	r3, r5, #7
  4043e6:	f103 0208 	add.w	r2, r3, #8
  4043ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043ee:	920e      	str	r2, [sp, #56]	; 0x38
  4043f0:	2300      	movs	r3, #0
  4043f2:	e4d1      	b.n	403d98 <_vfprintf_r+0x218>
  4043f4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4043f6:	3507      	adds	r5, #7
  4043f8:	f025 0307 	bic.w	r3, r5, #7
  4043fc:	f103 0208 	add.w	r2, r3, #8
  404400:	e9d3 4500 	ldrd	r4, r5, [r3]
  404404:	920e      	str	r2, [sp, #56]	; 0x38
  404406:	2301      	movs	r3, #1
  404408:	e4c6      	b.n	403d98 <_vfprintf_r+0x218>
  40440a:	2a00      	cmp	r2, #0
  40440c:	f040 8650 	bne.w	4050b0 <_vfprintf_r+0x1530>
  404410:	b1c6      	cbz	r6, 404444 <_vfprintf_r+0x8c4>
  404412:	2300      	movs	r3, #0
  404414:	2201      	movs	r2, #1
  404416:	469a      	mov	sl, r3
  404418:	9207      	str	r2, [sp, #28]
  40441a:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  40441e:	f8cd b018 	str.w	fp, [sp, #24]
  404422:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404426:	9309      	str	r3, [sp, #36]	; 0x24
  404428:	9310      	str	r3, [sp, #64]	; 0x40
  40442a:	920d      	str	r2, [sp, #52]	; 0x34
  40442c:	af26      	add	r7, sp, #152	; 0x98
  40442e:	e4df      	b.n	403df0 <_vfprintf_r+0x270>
  404430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404432:	6813      	ldr	r3, [r2, #0]
  404434:	3204      	adds	r2, #4
  404436:	920e      	str	r2, [sp, #56]	; 0x38
  404438:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40443a:	601a      	str	r2, [r3, #0]
  40443c:	f7ff bbec 	b.w	403c18 <_vfprintf_r+0x98>
  404440:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404442:	e527      	b.n	403e94 <_vfprintf_r+0x314>
  404444:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404446:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  40444a:	2b00      	cmp	r3, #0
  40444c:	f040 8594 	bne.w	404f78 <_vfprintf_r+0x13f8>
  404450:	2300      	movs	r3, #0
  404452:	9324      	str	r3, [sp, #144]	; 0x90
  404454:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404458:	f013 0f01 	tst.w	r3, #1
  40445c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404460:	d102      	bne.n	404468 <_vfprintf_r+0x8e8>
  404462:	059a      	lsls	r2, r3, #22
  404464:	f140 8249 	bpl.w	4048fa <_vfprintf_r+0xd7a>
  404468:	065b      	lsls	r3, r3, #25
  40446a:	f53f adec 	bmi.w	404046 <_vfprintf_r+0x4c6>
  40446e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404470:	b041      	add	sp, #260	; 0x104
  404472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404476:	2e65      	cmp	r6, #101	; 0x65
  404478:	f340 80b2 	ble.w	4045e0 <_vfprintf_r+0xa60>
  40447c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40447e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  404480:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404482:	9912      	ldr	r1, [sp, #72]	; 0x48
  404484:	f004 f888 	bl	408598 <__aeabi_dcmpeq>
  404488:	2800      	cmp	r0, #0
  40448a:	f000 8160 	beq.w	40474e <_vfprintf_r+0xbce>
  40448e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404490:	4a3a      	ldr	r2, [pc, #232]	; (40457c <_vfprintf_r+0x9fc>)
  404492:	f8c8 2000 	str.w	r2, [r8]
  404496:	3301      	adds	r3, #1
  404498:	3401      	adds	r4, #1
  40449a:	2201      	movs	r2, #1
  40449c:	2b07      	cmp	r3, #7
  40449e:	9425      	str	r4, [sp, #148]	; 0x94
  4044a0:	9324      	str	r3, [sp, #144]	; 0x90
  4044a2:	f8c8 2004 	str.w	r2, [r8, #4]
  4044a6:	f300 83bf 	bgt.w	404c28 <_vfprintf_r+0x10a8>
  4044aa:	f108 0808 	add.w	r8, r8, #8
  4044ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4044b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044b4:	4293      	cmp	r3, r2
  4044b6:	db03      	blt.n	4044c0 <_vfprintf_r+0x940>
  4044b8:	9b06      	ldr	r3, [sp, #24]
  4044ba:	07df      	lsls	r7, r3, #31
  4044bc:	f57f ad65 	bpl.w	403f8a <_vfprintf_r+0x40a>
  4044c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044c2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4044c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4044c6:	f8c8 2000 	str.w	r2, [r8]
  4044ca:	3301      	adds	r3, #1
  4044cc:	440c      	add	r4, r1
  4044ce:	2b07      	cmp	r3, #7
  4044d0:	f8c8 1004 	str.w	r1, [r8, #4]
  4044d4:	9425      	str	r4, [sp, #148]	; 0x94
  4044d6:	9324      	str	r3, [sp, #144]	; 0x90
  4044d8:	f300 83f8 	bgt.w	404ccc <_vfprintf_r+0x114c>
  4044dc:	f108 0808 	add.w	r8, r8, #8
  4044e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044e2:	1e5e      	subs	r6, r3, #1
  4044e4:	2e00      	cmp	r6, #0
  4044e6:	f77f ad50 	ble.w	403f8a <_vfprintf_r+0x40a>
  4044ea:	2e10      	cmp	r6, #16
  4044ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044ee:	4d24      	ldr	r5, [pc, #144]	; (404580 <_vfprintf_r+0xa00>)
  4044f0:	f340 81dd 	ble.w	4048ae <_vfprintf_r+0xd2e>
  4044f4:	2710      	movs	r7, #16
  4044f6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4044fa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4044fe:	e005      	b.n	40450c <_vfprintf_r+0x98c>
  404500:	f108 0808 	add.w	r8, r8, #8
  404504:	3e10      	subs	r6, #16
  404506:	2e10      	cmp	r6, #16
  404508:	f340 81d1 	ble.w	4048ae <_vfprintf_r+0xd2e>
  40450c:	3301      	adds	r3, #1
  40450e:	3410      	adds	r4, #16
  404510:	2b07      	cmp	r3, #7
  404512:	9425      	str	r4, [sp, #148]	; 0x94
  404514:	9324      	str	r3, [sp, #144]	; 0x90
  404516:	e888 00a0 	stmia.w	r8, {r5, r7}
  40451a:	ddf1      	ble.n	404500 <_vfprintf_r+0x980>
  40451c:	aa23      	add	r2, sp, #140	; 0x8c
  40451e:	4659      	mov	r1, fp
  404520:	4650      	mov	r0, sl
  404522:	f7fe fc99 	bl	402e58 <__sprint_r>
  404526:	2800      	cmp	r0, #0
  404528:	f040 83cd 	bne.w	404cc6 <_vfprintf_r+0x1146>
  40452c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40452e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404530:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404534:	e7e6      	b.n	404504 <_vfprintf_r+0x984>
  404536:	46aa      	mov	sl, r5
  404538:	e78c      	b.n	404454 <_vfprintf_r+0x8d4>
  40453a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40453c:	9a07      	ldr	r2, [sp, #28]
  40453e:	eba3 0a02 	sub.w	sl, r3, r2
  404542:	f1ba 0f00 	cmp.w	sl, #0
  404546:	f77f acca 	ble.w	403ede <_vfprintf_r+0x35e>
  40454a:	f1ba 0f10 	cmp.w	sl, #16
  40454e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404550:	4d0b      	ldr	r5, [pc, #44]	; (404580 <_vfprintf_r+0xa00>)
  404552:	dd39      	ble.n	4045c8 <_vfprintf_r+0xa48>
  404554:	4642      	mov	r2, r8
  404556:	4621      	mov	r1, r4
  404558:	46b0      	mov	r8, r6
  40455a:	f04f 0b10 	mov.w	fp, #16
  40455e:	462e      	mov	r6, r5
  404560:	9c08      	ldr	r4, [sp, #32]
  404562:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404564:	e015      	b.n	404592 <_vfprintf_r+0xa12>
  404566:	bf00      	nop
  404568:	00409b20 	.word	0x00409b20
  40456c:	00409b0c 	.word	0x00409b0c
  404570:	7fefffff 	.word	0x7fefffff
  404574:	00409b60 	.word	0x00409b60
  404578:	00409b5c 	.word	0x00409b5c
  40457c:	00408ec8 	.word	0x00408ec8
  404580:	00409b7c 	.word	0x00409b7c
  404584:	f1aa 0a10 	sub.w	sl, sl, #16
  404588:	f1ba 0f10 	cmp.w	sl, #16
  40458c:	f102 0208 	add.w	r2, r2, #8
  404590:	dd16      	ble.n	4045c0 <_vfprintf_r+0xa40>
  404592:	3301      	adds	r3, #1
  404594:	3110      	adds	r1, #16
  404596:	2b07      	cmp	r3, #7
  404598:	9125      	str	r1, [sp, #148]	; 0x94
  40459a:	9324      	str	r3, [sp, #144]	; 0x90
  40459c:	e882 0840 	stmia.w	r2, {r6, fp}
  4045a0:	ddf0      	ble.n	404584 <_vfprintf_r+0xa04>
  4045a2:	aa23      	add	r2, sp, #140	; 0x8c
  4045a4:	4629      	mov	r1, r5
  4045a6:	4620      	mov	r0, r4
  4045a8:	f7fe fc56 	bl	402e58 <__sprint_r>
  4045ac:	2800      	cmp	r0, #0
  4045ae:	d1c2      	bne.n	404536 <_vfprintf_r+0x9b6>
  4045b0:	f1aa 0a10 	sub.w	sl, sl, #16
  4045b4:	f1ba 0f10 	cmp.w	sl, #16
  4045b8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4045ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045bc:	aa30      	add	r2, sp, #192	; 0xc0
  4045be:	dce8      	bgt.n	404592 <_vfprintf_r+0xa12>
  4045c0:	4635      	mov	r5, r6
  4045c2:	460c      	mov	r4, r1
  4045c4:	4646      	mov	r6, r8
  4045c6:	4690      	mov	r8, r2
  4045c8:	3301      	adds	r3, #1
  4045ca:	4454      	add	r4, sl
  4045cc:	2b07      	cmp	r3, #7
  4045ce:	9425      	str	r4, [sp, #148]	; 0x94
  4045d0:	9324      	str	r3, [sp, #144]	; 0x90
  4045d2:	e888 0420 	stmia.w	r8, {r5, sl}
  4045d6:	f300 8264 	bgt.w	404aa2 <_vfprintf_r+0xf22>
  4045da:	f108 0808 	add.w	r8, r8, #8
  4045de:	e47e      	b.n	403ede <_vfprintf_r+0x35e>
  4045e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045e2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4045e4:	2b01      	cmp	r3, #1
  4045e6:	f340 81fd 	ble.w	4049e4 <_vfprintf_r+0xe64>
  4045ea:	3601      	adds	r6, #1
  4045ec:	3401      	adds	r4, #1
  4045ee:	2301      	movs	r3, #1
  4045f0:	2e07      	cmp	r6, #7
  4045f2:	9425      	str	r4, [sp, #148]	; 0x94
  4045f4:	9624      	str	r6, [sp, #144]	; 0x90
  4045f6:	f8c8 7000 	str.w	r7, [r8]
  4045fa:	f8c8 3004 	str.w	r3, [r8, #4]
  4045fe:	f300 820e 	bgt.w	404a1e <_vfprintf_r+0xe9e>
  404602:	f108 0808 	add.w	r8, r8, #8
  404606:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404608:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40460a:	f8c8 3000 	str.w	r3, [r8]
  40460e:	3601      	adds	r6, #1
  404610:	4414      	add	r4, r2
  404612:	2e07      	cmp	r6, #7
  404614:	9425      	str	r4, [sp, #148]	; 0x94
  404616:	9624      	str	r6, [sp, #144]	; 0x90
  404618:	f8c8 2004 	str.w	r2, [r8, #4]
  40461c:	f300 822e 	bgt.w	404a7c <_vfprintf_r+0xefc>
  404620:	f108 0808 	add.w	r8, r8, #8
  404624:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404626:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404628:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40462a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40462c:	f003 ffb4 	bl	408598 <__aeabi_dcmpeq>
  404630:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404632:	2800      	cmp	r0, #0
  404634:	f040 8106 	bne.w	404844 <_vfprintf_r+0xcc4>
  404638:	3b01      	subs	r3, #1
  40463a:	3601      	adds	r6, #1
  40463c:	3701      	adds	r7, #1
  40463e:	441c      	add	r4, r3
  404640:	2e07      	cmp	r6, #7
  404642:	9624      	str	r6, [sp, #144]	; 0x90
  404644:	9425      	str	r4, [sp, #148]	; 0x94
  404646:	f8c8 7000 	str.w	r7, [r8]
  40464a:	f8c8 3004 	str.w	r3, [r8, #4]
  40464e:	f300 81d9 	bgt.w	404a04 <_vfprintf_r+0xe84>
  404652:	f108 0808 	add.w	r8, r8, #8
  404656:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404658:	f8c8 2004 	str.w	r2, [r8, #4]
  40465c:	3601      	adds	r6, #1
  40465e:	4414      	add	r4, r2
  404660:	ab1f      	add	r3, sp, #124	; 0x7c
  404662:	2e07      	cmp	r6, #7
  404664:	9425      	str	r4, [sp, #148]	; 0x94
  404666:	9624      	str	r6, [sp, #144]	; 0x90
  404668:	f8c8 3000 	str.w	r3, [r8]
  40466c:	f77f ac8b 	ble.w	403f86 <_vfprintf_r+0x406>
  404670:	aa23      	add	r2, sp, #140	; 0x8c
  404672:	990a      	ldr	r1, [sp, #40]	; 0x28
  404674:	9808      	ldr	r0, [sp, #32]
  404676:	f7fe fbef 	bl	402e58 <__sprint_r>
  40467a:	b958      	cbnz	r0, 404694 <_vfprintf_r+0xb14>
  40467c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40467e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404682:	e482      	b.n	403f8a <_vfprintf_r+0x40a>
  404684:	aa23      	add	r2, sp, #140	; 0x8c
  404686:	990a      	ldr	r1, [sp, #40]	; 0x28
  404688:	9808      	ldr	r0, [sp, #32]
  40468a:	f7fe fbe5 	bl	402e58 <__sprint_r>
  40468e:	2800      	cmp	r0, #0
  404690:	f43f acc5 	beq.w	40401e <_vfprintf_r+0x49e>
  404694:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404698:	e6dc      	b.n	404454 <_vfprintf_r+0x8d4>
  40469a:	f8dd b018 	ldr.w	fp, [sp, #24]
  40469e:	2b01      	cmp	r3, #1
  4046a0:	f000 8121 	beq.w	4048e6 <_vfprintf_r+0xd66>
  4046a4:	2b02      	cmp	r3, #2
  4046a6:	d127      	bne.n	4046f8 <_vfprintf_r+0xb78>
  4046a8:	f8cd b018 	str.w	fp, [sp, #24]
  4046ac:	2400      	movs	r4, #0
  4046ae:	2500      	movs	r5, #0
  4046b0:	e591      	b.n	4041d6 <_vfprintf_r+0x656>
  4046b2:	aa23      	add	r2, sp, #140	; 0x8c
  4046b4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046b6:	9808      	ldr	r0, [sp, #32]
  4046b8:	f7fe fbce 	bl	402e58 <__sprint_r>
  4046bc:	2800      	cmp	r0, #0
  4046be:	d1e9      	bne.n	404694 <_vfprintf_r+0xb14>
  4046c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4046c2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4046c6:	e44d      	b.n	403f64 <_vfprintf_r+0x3e4>
  4046c8:	aa23      	add	r2, sp, #140	; 0x8c
  4046ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046cc:	9808      	ldr	r0, [sp, #32]
  4046ce:	f7fe fbc3 	bl	402e58 <__sprint_r>
  4046d2:	2800      	cmp	r0, #0
  4046d4:	d1de      	bne.n	404694 <_vfprintf_r+0xb14>
  4046d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4046d8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4046dc:	f7ff bbec 	b.w	403eb8 <_vfprintf_r+0x338>
  4046e0:	aa23      	add	r2, sp, #140	; 0x8c
  4046e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046e4:	9808      	ldr	r0, [sp, #32]
  4046e6:	f7fe fbb7 	bl	402e58 <__sprint_r>
  4046ea:	2800      	cmp	r0, #0
  4046ec:	d1d2      	bne.n	404694 <_vfprintf_r+0xb14>
  4046ee:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4046f0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4046f4:	f7ff bbf0 	b.w	403ed8 <_vfprintf_r+0x358>
  4046f8:	f8cd b018 	str.w	fp, [sp, #24]
  4046fc:	2400      	movs	r4, #0
  4046fe:	2500      	movs	r5, #0
  404700:	a930      	add	r1, sp, #192	; 0xc0
  404702:	e000      	b.n	404706 <_vfprintf_r+0xb86>
  404704:	4639      	mov	r1, r7
  404706:	08e2      	lsrs	r2, r4, #3
  404708:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40470c:	08e8      	lsrs	r0, r5, #3
  40470e:	f004 0307 	and.w	r3, r4, #7
  404712:	4605      	mov	r5, r0
  404714:	4614      	mov	r4, r2
  404716:	3330      	adds	r3, #48	; 0x30
  404718:	ea54 0205 	orrs.w	r2, r4, r5
  40471c:	f801 3c01 	strb.w	r3, [r1, #-1]
  404720:	f101 37ff 	add.w	r7, r1, #4294967295
  404724:	d1ee      	bne.n	404704 <_vfprintf_r+0xb84>
  404726:	9a06      	ldr	r2, [sp, #24]
  404728:	07d2      	lsls	r2, r2, #31
  40472a:	f57f ad64 	bpl.w	4041f6 <_vfprintf_r+0x676>
  40472e:	2b30      	cmp	r3, #48	; 0x30
  404730:	f43f ad61 	beq.w	4041f6 <_vfprintf_r+0x676>
  404734:	2330      	movs	r3, #48	; 0x30
  404736:	3902      	subs	r1, #2
  404738:	f807 3c01 	strb.w	r3, [r7, #-1]
  40473c:	ab30      	add	r3, sp, #192	; 0xc0
  40473e:	1a5b      	subs	r3, r3, r1
  404740:	930d      	str	r3, [sp, #52]	; 0x34
  404742:	460f      	mov	r7, r1
  404744:	f7ff bb46 	b.w	403dd4 <_vfprintf_r+0x254>
  404748:	2302      	movs	r3, #2
  40474a:	f7ff bb25 	b.w	403d98 <_vfprintf_r+0x218>
  40474e:	991d      	ldr	r1, [sp, #116]	; 0x74
  404750:	2900      	cmp	r1, #0
  404752:	f340 8274 	ble.w	404c3e <_vfprintf_r+0x10be>
  404756:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404758:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40475a:	4293      	cmp	r3, r2
  40475c:	bfa8      	it	ge
  40475e:	4613      	movge	r3, r2
  404760:	2b00      	cmp	r3, #0
  404762:	461e      	mov	r6, r3
  404764:	dd0d      	ble.n	404782 <_vfprintf_r+0xc02>
  404766:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404768:	f8c8 7000 	str.w	r7, [r8]
  40476c:	3301      	adds	r3, #1
  40476e:	4434      	add	r4, r6
  404770:	2b07      	cmp	r3, #7
  404772:	9425      	str	r4, [sp, #148]	; 0x94
  404774:	f8c8 6004 	str.w	r6, [r8, #4]
  404778:	9324      	str	r3, [sp, #144]	; 0x90
  40477a:	f300 8324 	bgt.w	404dc6 <_vfprintf_r+0x1246>
  40477e:	f108 0808 	add.w	r8, r8, #8
  404782:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404784:	2e00      	cmp	r6, #0
  404786:	bfa8      	it	ge
  404788:	1b9b      	subge	r3, r3, r6
  40478a:	2b00      	cmp	r3, #0
  40478c:	461e      	mov	r6, r3
  40478e:	f340 80d0 	ble.w	404932 <_vfprintf_r+0xdb2>
  404792:	2e10      	cmp	r6, #16
  404794:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404796:	4dc0      	ldr	r5, [pc, #768]	; (404a98 <_vfprintf_r+0xf18>)
  404798:	f340 80b7 	ble.w	40490a <_vfprintf_r+0xd8a>
  40479c:	4622      	mov	r2, r4
  40479e:	f04f 0a10 	mov.w	sl, #16
  4047a2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4047a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4047a8:	e005      	b.n	4047b6 <_vfprintf_r+0xc36>
  4047aa:	f108 0808 	add.w	r8, r8, #8
  4047ae:	3e10      	subs	r6, #16
  4047b0:	2e10      	cmp	r6, #16
  4047b2:	f340 80a9 	ble.w	404908 <_vfprintf_r+0xd88>
  4047b6:	3301      	adds	r3, #1
  4047b8:	3210      	adds	r2, #16
  4047ba:	2b07      	cmp	r3, #7
  4047bc:	9225      	str	r2, [sp, #148]	; 0x94
  4047be:	9324      	str	r3, [sp, #144]	; 0x90
  4047c0:	e888 0420 	stmia.w	r8, {r5, sl}
  4047c4:	ddf1      	ble.n	4047aa <_vfprintf_r+0xc2a>
  4047c6:	aa23      	add	r2, sp, #140	; 0x8c
  4047c8:	4621      	mov	r1, r4
  4047ca:	4658      	mov	r0, fp
  4047cc:	f7fe fb44 	bl	402e58 <__sprint_r>
  4047d0:	2800      	cmp	r0, #0
  4047d2:	f040 8324 	bne.w	404e1e <_vfprintf_r+0x129e>
  4047d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4047d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047da:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4047de:	e7e6      	b.n	4047ae <_vfprintf_r+0xc2e>
  4047e0:	2d00      	cmp	r5, #0
  4047e2:	bf08      	it	eq
  4047e4:	2c0a      	cmpeq	r4, #10
  4047e6:	d37c      	bcc.n	4048e2 <_vfprintf_r+0xd62>
  4047e8:	af30      	add	r7, sp, #192	; 0xc0
  4047ea:	4620      	mov	r0, r4
  4047ec:	4629      	mov	r1, r5
  4047ee:	220a      	movs	r2, #10
  4047f0:	2300      	movs	r3, #0
  4047f2:	f003 ff41 	bl	408678 <__aeabi_uldivmod>
  4047f6:	3230      	adds	r2, #48	; 0x30
  4047f8:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4047fc:	4620      	mov	r0, r4
  4047fe:	4629      	mov	r1, r5
  404800:	2300      	movs	r3, #0
  404802:	220a      	movs	r2, #10
  404804:	f003 ff38 	bl	408678 <__aeabi_uldivmod>
  404808:	4604      	mov	r4, r0
  40480a:	460d      	mov	r5, r1
  40480c:	ea54 0305 	orrs.w	r3, r4, r5
  404810:	d1eb      	bne.n	4047ea <_vfprintf_r+0xc6a>
  404812:	ab30      	add	r3, sp, #192	; 0xc0
  404814:	1bdb      	subs	r3, r3, r7
  404816:	930d      	str	r3, [sp, #52]	; 0x34
  404818:	f7ff badc 	b.w	403dd4 <_vfprintf_r+0x254>
  40481c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40481e:	930d      	str	r3, [sp, #52]	; 0x34
  404820:	af30      	add	r7, sp, #192	; 0xc0
  404822:	f7ff bad7 	b.w	403dd4 <_vfprintf_r+0x254>
  404826:	aa23      	add	r2, sp, #140	; 0x8c
  404828:	990a      	ldr	r1, [sp, #40]	; 0x28
  40482a:	9808      	ldr	r0, [sp, #32]
  40482c:	f7fe fb14 	bl	402e58 <__sprint_r>
  404830:	2800      	cmp	r0, #0
  404832:	f47f af2f 	bne.w	404694 <_vfprintf_r+0xb14>
  404836:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40483a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40483c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404840:	f7ff bb28 	b.w	403e94 <_vfprintf_r+0x314>
  404844:	1e5f      	subs	r7, r3, #1
  404846:	2f00      	cmp	r7, #0
  404848:	f77f af05 	ble.w	404656 <_vfprintf_r+0xad6>
  40484c:	2f10      	cmp	r7, #16
  40484e:	4d92      	ldr	r5, [pc, #584]	; (404a98 <_vfprintf_r+0xf18>)
  404850:	f340 810a 	ble.w	404a68 <_vfprintf_r+0xee8>
  404854:	f04f 0a10 	mov.w	sl, #16
  404858:	f8dd b020 	ldr.w	fp, [sp, #32]
  40485c:	e005      	b.n	40486a <_vfprintf_r+0xcea>
  40485e:	f108 0808 	add.w	r8, r8, #8
  404862:	3f10      	subs	r7, #16
  404864:	2f10      	cmp	r7, #16
  404866:	f340 80ff 	ble.w	404a68 <_vfprintf_r+0xee8>
  40486a:	3601      	adds	r6, #1
  40486c:	3410      	adds	r4, #16
  40486e:	2e07      	cmp	r6, #7
  404870:	9425      	str	r4, [sp, #148]	; 0x94
  404872:	9624      	str	r6, [sp, #144]	; 0x90
  404874:	e888 0420 	stmia.w	r8, {r5, sl}
  404878:	ddf1      	ble.n	40485e <_vfprintf_r+0xcde>
  40487a:	aa23      	add	r2, sp, #140	; 0x8c
  40487c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40487e:	4658      	mov	r0, fp
  404880:	f7fe faea 	bl	402e58 <__sprint_r>
  404884:	2800      	cmp	r0, #0
  404886:	f47f af05 	bne.w	404694 <_vfprintf_r+0xb14>
  40488a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40488c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40488e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404892:	e7e6      	b.n	404862 <_vfprintf_r+0xce2>
  404894:	990e      	ldr	r1, [sp, #56]	; 0x38
  404896:	460a      	mov	r2, r1
  404898:	3204      	adds	r2, #4
  40489a:	680c      	ldr	r4, [r1, #0]
  40489c:	920e      	str	r2, [sp, #56]	; 0x38
  40489e:	2500      	movs	r5, #0
  4048a0:	f7ff ba7a 	b.w	403d98 <_vfprintf_r+0x218>
  4048a4:	681c      	ldr	r4, [r3, #0]
  4048a6:	3304      	adds	r3, #4
  4048a8:	930e      	str	r3, [sp, #56]	; 0x38
  4048aa:	2500      	movs	r5, #0
  4048ac:	e426      	b.n	4040fc <_vfprintf_r+0x57c>
  4048ae:	3301      	adds	r3, #1
  4048b0:	4434      	add	r4, r6
  4048b2:	2b07      	cmp	r3, #7
  4048b4:	9425      	str	r4, [sp, #148]	; 0x94
  4048b6:	9324      	str	r3, [sp, #144]	; 0x90
  4048b8:	e888 0060 	stmia.w	r8, {r5, r6}
  4048bc:	f77f ab63 	ble.w	403f86 <_vfprintf_r+0x406>
  4048c0:	e6d6      	b.n	404670 <_vfprintf_r+0xaf0>
  4048c2:	3204      	adds	r2, #4
  4048c4:	681c      	ldr	r4, [r3, #0]
  4048c6:	920e      	str	r2, [sp, #56]	; 0x38
  4048c8:	2301      	movs	r3, #1
  4048ca:	2500      	movs	r5, #0
  4048cc:	f7ff ba64 	b.w	403d98 <_vfprintf_r+0x218>
  4048d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4048d2:	6814      	ldr	r4, [r2, #0]
  4048d4:	4613      	mov	r3, r2
  4048d6:	3304      	adds	r3, #4
  4048d8:	17e5      	asrs	r5, r4, #31
  4048da:	930e      	str	r3, [sp, #56]	; 0x38
  4048dc:	4622      	mov	r2, r4
  4048de:	462b      	mov	r3, r5
  4048e0:	e460      	b.n	4041a4 <_vfprintf_r+0x624>
  4048e2:	f8dd b018 	ldr.w	fp, [sp, #24]
  4048e6:	f8cd b018 	str.w	fp, [sp, #24]
  4048ea:	af40      	add	r7, sp, #256	; 0x100
  4048ec:	3430      	adds	r4, #48	; 0x30
  4048ee:	2301      	movs	r3, #1
  4048f0:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4048f4:	930d      	str	r3, [sp, #52]	; 0x34
  4048f6:	f7ff ba6d 	b.w	403dd4 <_vfprintf_r+0x254>
  4048fa:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4048fe:	f002 f931 	bl	406b64 <__retarget_lock_release_recursive>
  404902:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404906:	e5af      	b.n	404468 <_vfprintf_r+0x8e8>
  404908:	4614      	mov	r4, r2
  40490a:	3301      	adds	r3, #1
  40490c:	4434      	add	r4, r6
  40490e:	2b07      	cmp	r3, #7
  404910:	9425      	str	r4, [sp, #148]	; 0x94
  404912:	9324      	str	r3, [sp, #144]	; 0x90
  404914:	e888 0060 	stmia.w	r8, {r5, r6}
  404918:	f340 816d 	ble.w	404bf6 <_vfprintf_r+0x1076>
  40491c:	aa23      	add	r2, sp, #140	; 0x8c
  40491e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404920:	9808      	ldr	r0, [sp, #32]
  404922:	f7fe fa99 	bl	402e58 <__sprint_r>
  404926:	2800      	cmp	r0, #0
  404928:	f47f aeb4 	bne.w	404694 <_vfprintf_r+0xb14>
  40492c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40492e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404932:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404934:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404936:	4293      	cmp	r3, r2
  404938:	f280 8158 	bge.w	404bec <_vfprintf_r+0x106c>
  40493c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40493e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404940:	9915      	ldr	r1, [sp, #84]	; 0x54
  404942:	f8c8 1000 	str.w	r1, [r8]
  404946:	3201      	adds	r2, #1
  404948:	4404      	add	r4, r0
  40494a:	2a07      	cmp	r2, #7
  40494c:	9425      	str	r4, [sp, #148]	; 0x94
  40494e:	f8c8 0004 	str.w	r0, [r8, #4]
  404952:	9224      	str	r2, [sp, #144]	; 0x90
  404954:	f300 8152 	bgt.w	404bfc <_vfprintf_r+0x107c>
  404958:	f108 0808 	add.w	r8, r8, #8
  40495c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40495e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404960:	1ad3      	subs	r3, r2, r3
  404962:	1a56      	subs	r6, r2, r1
  404964:	429e      	cmp	r6, r3
  404966:	bfa8      	it	ge
  404968:	461e      	movge	r6, r3
  40496a:	2e00      	cmp	r6, #0
  40496c:	dd0e      	ble.n	40498c <_vfprintf_r+0xe0c>
  40496e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404970:	f8c8 6004 	str.w	r6, [r8, #4]
  404974:	3201      	adds	r2, #1
  404976:	440f      	add	r7, r1
  404978:	4434      	add	r4, r6
  40497a:	2a07      	cmp	r2, #7
  40497c:	f8c8 7000 	str.w	r7, [r8]
  404980:	9425      	str	r4, [sp, #148]	; 0x94
  404982:	9224      	str	r2, [sp, #144]	; 0x90
  404984:	f300 823c 	bgt.w	404e00 <_vfprintf_r+0x1280>
  404988:	f108 0808 	add.w	r8, r8, #8
  40498c:	2e00      	cmp	r6, #0
  40498e:	bfac      	ite	ge
  404990:	1b9e      	subge	r6, r3, r6
  404992:	461e      	movlt	r6, r3
  404994:	2e00      	cmp	r6, #0
  404996:	f77f aaf8 	ble.w	403f8a <_vfprintf_r+0x40a>
  40499a:	2e10      	cmp	r6, #16
  40499c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40499e:	4d3e      	ldr	r5, [pc, #248]	; (404a98 <_vfprintf_r+0xf18>)
  4049a0:	dd85      	ble.n	4048ae <_vfprintf_r+0xd2e>
  4049a2:	2710      	movs	r7, #16
  4049a4:	f8dd a020 	ldr.w	sl, [sp, #32]
  4049a8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4049ac:	e005      	b.n	4049ba <_vfprintf_r+0xe3a>
  4049ae:	f108 0808 	add.w	r8, r8, #8
  4049b2:	3e10      	subs	r6, #16
  4049b4:	2e10      	cmp	r6, #16
  4049b6:	f77f af7a 	ble.w	4048ae <_vfprintf_r+0xd2e>
  4049ba:	3301      	adds	r3, #1
  4049bc:	3410      	adds	r4, #16
  4049be:	2b07      	cmp	r3, #7
  4049c0:	9425      	str	r4, [sp, #148]	; 0x94
  4049c2:	9324      	str	r3, [sp, #144]	; 0x90
  4049c4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4049c8:	ddf1      	ble.n	4049ae <_vfprintf_r+0xe2e>
  4049ca:	aa23      	add	r2, sp, #140	; 0x8c
  4049cc:	4659      	mov	r1, fp
  4049ce:	4650      	mov	r0, sl
  4049d0:	f7fe fa42 	bl	402e58 <__sprint_r>
  4049d4:	2800      	cmp	r0, #0
  4049d6:	f040 8176 	bne.w	404cc6 <_vfprintf_r+0x1146>
  4049da:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4049dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049de:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4049e2:	e7e6      	b.n	4049b2 <_vfprintf_r+0xe32>
  4049e4:	9b06      	ldr	r3, [sp, #24]
  4049e6:	07d8      	lsls	r0, r3, #31
  4049e8:	f53f adff 	bmi.w	4045ea <_vfprintf_r+0xa6a>
  4049ec:	3601      	adds	r6, #1
  4049ee:	3401      	adds	r4, #1
  4049f0:	2301      	movs	r3, #1
  4049f2:	2e07      	cmp	r6, #7
  4049f4:	9425      	str	r4, [sp, #148]	; 0x94
  4049f6:	9624      	str	r6, [sp, #144]	; 0x90
  4049f8:	f8c8 7000 	str.w	r7, [r8]
  4049fc:	f8c8 3004 	str.w	r3, [r8, #4]
  404a00:	f77f ae27 	ble.w	404652 <_vfprintf_r+0xad2>
  404a04:	aa23      	add	r2, sp, #140	; 0x8c
  404a06:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a08:	9808      	ldr	r0, [sp, #32]
  404a0a:	f7fe fa25 	bl	402e58 <__sprint_r>
  404a0e:	2800      	cmp	r0, #0
  404a10:	f47f ae40 	bne.w	404694 <_vfprintf_r+0xb14>
  404a14:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a16:	9e24      	ldr	r6, [sp, #144]	; 0x90
  404a18:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a1c:	e61b      	b.n	404656 <_vfprintf_r+0xad6>
  404a1e:	aa23      	add	r2, sp, #140	; 0x8c
  404a20:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a22:	9808      	ldr	r0, [sp, #32]
  404a24:	f7fe fa18 	bl	402e58 <__sprint_r>
  404a28:	2800      	cmp	r0, #0
  404a2a:	f47f ae33 	bne.w	404694 <_vfprintf_r+0xb14>
  404a2e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a30:	9e24      	ldr	r6, [sp, #144]	; 0x90
  404a32:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a36:	e5e6      	b.n	404606 <_vfprintf_r+0xa86>
  404a38:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404a3a:	3507      	adds	r5, #7
  404a3c:	f025 0507 	bic.w	r5, r5, #7
  404a40:	e9d5 2300 	ldrd	r2, r3, [r5]
  404a44:	f105 0108 	add.w	r1, r5, #8
  404a48:	910e      	str	r1, [sp, #56]	; 0x38
  404a4a:	4614      	mov	r4, r2
  404a4c:	461d      	mov	r5, r3
  404a4e:	f7ff bba9 	b.w	4041a4 <_vfprintf_r+0x624>
  404a52:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404a54:	3507      	adds	r5, #7
  404a56:	f025 0307 	bic.w	r3, r5, #7
  404a5a:	f103 0208 	add.w	r2, r3, #8
  404a5e:	920e      	str	r2, [sp, #56]	; 0x38
  404a60:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a64:	f7ff bb4a 	b.w	4040fc <_vfprintf_r+0x57c>
  404a68:	3601      	adds	r6, #1
  404a6a:	443c      	add	r4, r7
  404a6c:	2e07      	cmp	r6, #7
  404a6e:	9425      	str	r4, [sp, #148]	; 0x94
  404a70:	9624      	str	r6, [sp, #144]	; 0x90
  404a72:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a76:	f77f adec 	ble.w	404652 <_vfprintf_r+0xad2>
  404a7a:	e7c3      	b.n	404a04 <_vfprintf_r+0xe84>
  404a7c:	aa23      	add	r2, sp, #140	; 0x8c
  404a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a80:	9808      	ldr	r0, [sp, #32]
  404a82:	f7fe f9e9 	bl	402e58 <__sprint_r>
  404a86:	2800      	cmp	r0, #0
  404a88:	f47f ae04 	bne.w	404694 <_vfprintf_r+0xb14>
  404a8c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a8e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  404a90:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a94:	e5c6      	b.n	404624 <_vfprintf_r+0xaa4>
  404a96:	bf00      	nop
  404a98:	00409b7c 	.word	0x00409b7c
  404a9c:	af30      	add	r7, sp, #192	; 0xc0
  404a9e:	f7ff b999 	b.w	403dd4 <_vfprintf_r+0x254>
  404aa2:	aa23      	add	r2, sp, #140	; 0x8c
  404aa4:	990a      	ldr	r1, [sp, #40]	; 0x28
  404aa6:	9808      	ldr	r0, [sp, #32]
  404aa8:	f7fe f9d6 	bl	402e58 <__sprint_r>
  404aac:	2800      	cmp	r0, #0
  404aae:	f47f adf1 	bne.w	404694 <_vfprintf_r+0xb14>
  404ab2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ab4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ab8:	f7ff ba11 	b.w	403ede <_vfprintf_r+0x35e>
  404abc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404ac0:	4264      	negs	r4, r4
  404ac2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404ac6:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404aca:	2301      	movs	r3, #1
  404acc:	f7ff b968 	b.w	403da0 <_vfprintf_r+0x220>
  404ad0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  404ad2:	4622      	mov	r2, r4
  404ad4:	4620      	mov	r0, r4
  404ad6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  404ad8:	4623      	mov	r3, r4
  404ada:	4621      	mov	r1, r4
  404adc:	f003 fd8e 	bl	4085fc <__aeabi_dcmpun>
  404ae0:	2800      	cmp	r0, #0
  404ae2:	f040 828c 	bne.w	404ffe <_vfprintf_r+0x147e>
  404ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ae8:	3301      	adds	r3, #1
  404aea:	f026 0320 	bic.w	r3, r6, #32
  404aee:	930d      	str	r3, [sp, #52]	; 0x34
  404af0:	f000 8091 	beq.w	404c16 <_vfprintf_r+0x1096>
  404af4:	2b47      	cmp	r3, #71	; 0x47
  404af6:	d104      	bne.n	404b02 <_vfprintf_r+0xf82>
  404af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404afa:	2b00      	cmp	r3, #0
  404afc:	bf08      	it	eq
  404afe:	2301      	moveq	r3, #1
  404b00:	9309      	str	r3, [sp, #36]	; 0x24
  404b02:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404b06:	9306      	str	r3, [sp, #24]
  404b08:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b0a:	f1b3 0a00 	subs.w	sl, r3, #0
  404b0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b10:	9307      	str	r3, [sp, #28]
  404b12:	bfbb      	ittet	lt
  404b14:	4653      	movlt	r3, sl
  404b16:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  404b1a:	2300      	movge	r3, #0
  404b1c:	232d      	movlt	r3, #45	; 0x2d
  404b1e:	2e66      	cmp	r6, #102	; 0x66
  404b20:	930f      	str	r3, [sp, #60]	; 0x3c
  404b22:	f000 817f 	beq.w	404e24 <_vfprintf_r+0x12a4>
  404b26:	2e46      	cmp	r6, #70	; 0x46
  404b28:	f000 81d4 	beq.w	404ed4 <_vfprintf_r+0x1354>
  404b2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b2e:	9a07      	ldr	r2, [sp, #28]
  404b30:	2b45      	cmp	r3, #69	; 0x45
  404b32:	bf0c      	ite	eq
  404b34:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  404b36:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  404b38:	a821      	add	r0, sp, #132	; 0x84
  404b3a:	a91e      	add	r1, sp, #120	; 0x78
  404b3c:	bf08      	it	eq
  404b3e:	1c5d      	addeq	r5, r3, #1
  404b40:	9004      	str	r0, [sp, #16]
  404b42:	9103      	str	r1, [sp, #12]
  404b44:	a81d      	add	r0, sp, #116	; 0x74
  404b46:	2102      	movs	r1, #2
  404b48:	9002      	str	r0, [sp, #8]
  404b4a:	4653      	mov	r3, sl
  404b4c:	9501      	str	r5, [sp, #4]
  404b4e:	9100      	str	r1, [sp, #0]
  404b50:	9808      	ldr	r0, [sp, #32]
  404b52:	f000 fc15 	bl	405380 <_dtoa_r>
  404b56:	2e67      	cmp	r6, #103	; 0x67
  404b58:	4607      	mov	r7, r0
  404b5a:	f040 81af 	bne.w	404ebc <_vfprintf_r+0x133c>
  404b5e:	f01b 0f01 	tst.w	fp, #1
  404b62:	f000 8213 	beq.w	404f8c <_vfprintf_r+0x140c>
  404b66:	197c      	adds	r4, r7, r5
  404b68:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404b6a:	9807      	ldr	r0, [sp, #28]
  404b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404b6e:	4651      	mov	r1, sl
  404b70:	f003 fd12 	bl	408598 <__aeabi_dcmpeq>
  404b74:	2800      	cmp	r0, #0
  404b76:	f040 8132 	bne.w	404dde <_vfprintf_r+0x125e>
  404b7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404b7c:	42a3      	cmp	r3, r4
  404b7e:	d206      	bcs.n	404b8e <_vfprintf_r+0x100e>
  404b80:	2130      	movs	r1, #48	; 0x30
  404b82:	1c5a      	adds	r2, r3, #1
  404b84:	9221      	str	r2, [sp, #132]	; 0x84
  404b86:	7019      	strb	r1, [r3, #0]
  404b88:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404b8a:	429c      	cmp	r4, r3
  404b8c:	d8f9      	bhi.n	404b82 <_vfprintf_r+0x1002>
  404b8e:	1bdb      	subs	r3, r3, r7
  404b90:	9311      	str	r3, [sp, #68]	; 0x44
  404b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b94:	2b47      	cmp	r3, #71	; 0x47
  404b96:	f000 80b9 	beq.w	404d0c <_vfprintf_r+0x118c>
  404b9a:	2e65      	cmp	r6, #101	; 0x65
  404b9c:	f340 8276 	ble.w	40508c <_vfprintf_r+0x150c>
  404ba0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404ba2:	9310      	str	r3, [sp, #64]	; 0x40
  404ba4:	2e66      	cmp	r6, #102	; 0x66
  404ba6:	f000 8162 	beq.w	404e6e <_vfprintf_r+0x12ee>
  404baa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bac:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404bae:	4619      	mov	r1, r3
  404bb0:	4291      	cmp	r1, r2
  404bb2:	f300 814f 	bgt.w	404e54 <_vfprintf_r+0x12d4>
  404bb6:	f01b 0f01 	tst.w	fp, #1
  404bba:	f040 8209 	bne.w	404fd0 <_vfprintf_r+0x1450>
  404bbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404bc2:	9307      	str	r3, [sp, #28]
  404bc4:	920d      	str	r2, [sp, #52]	; 0x34
  404bc6:	2667      	movs	r6, #103	; 0x67
  404bc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404bca:	2b00      	cmp	r3, #0
  404bcc:	f040 8096 	bne.w	404cfc <_vfprintf_r+0x117c>
  404bd0:	9309      	str	r3, [sp, #36]	; 0x24
  404bd2:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404bd6:	f7ff b905 	b.w	403de4 <_vfprintf_r+0x264>
  404bda:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404bde:	f001 ffc1 	bl	406b64 <__retarget_lock_release_recursive>
  404be2:	f04f 33ff 	mov.w	r3, #4294967295
  404be6:	930b      	str	r3, [sp, #44]	; 0x2c
  404be8:	f7ff ba30 	b.w	40404c <_vfprintf_r+0x4cc>
  404bec:	9a06      	ldr	r2, [sp, #24]
  404bee:	07d5      	lsls	r5, r2, #31
  404bf0:	f57f aeb4 	bpl.w	40495c <_vfprintf_r+0xddc>
  404bf4:	e6a2      	b.n	40493c <_vfprintf_r+0xdbc>
  404bf6:	f108 0808 	add.w	r8, r8, #8
  404bfa:	e69a      	b.n	404932 <_vfprintf_r+0xdb2>
  404bfc:	aa23      	add	r2, sp, #140	; 0x8c
  404bfe:	990a      	ldr	r1, [sp, #40]	; 0x28
  404c00:	9808      	ldr	r0, [sp, #32]
  404c02:	f7fe f929 	bl	402e58 <__sprint_r>
  404c06:	2800      	cmp	r0, #0
  404c08:	f47f ad44 	bne.w	404694 <_vfprintf_r+0xb14>
  404c0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404c0e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c10:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404c14:	e6a2      	b.n	40495c <_vfprintf_r+0xddc>
  404c16:	2306      	movs	r3, #6
  404c18:	9309      	str	r3, [sp, #36]	; 0x24
  404c1a:	e772      	b.n	404b02 <_vfprintf_r+0xf82>
  404c1c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404c20:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404c24:	f7ff bbc7 	b.w	4043b6 <_vfprintf_r+0x836>
  404c28:	aa23      	add	r2, sp, #140	; 0x8c
  404c2a:	990a      	ldr	r1, [sp, #40]	; 0x28
  404c2c:	9808      	ldr	r0, [sp, #32]
  404c2e:	f7fe f913 	bl	402e58 <__sprint_r>
  404c32:	2800      	cmp	r0, #0
  404c34:	f47f ad2e 	bne.w	404694 <_vfprintf_r+0xb14>
  404c38:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404c3c:	e437      	b.n	4044ae <_vfprintf_r+0x92e>
  404c3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c40:	4ab4      	ldr	r2, [pc, #720]	; (404f14 <_vfprintf_r+0x1394>)
  404c42:	f8c8 2000 	str.w	r2, [r8]
  404c46:	3301      	adds	r3, #1
  404c48:	3401      	adds	r4, #1
  404c4a:	2201      	movs	r2, #1
  404c4c:	2b07      	cmp	r3, #7
  404c4e:	9425      	str	r4, [sp, #148]	; 0x94
  404c50:	9324      	str	r3, [sp, #144]	; 0x90
  404c52:	f8c8 2004 	str.w	r2, [r8, #4]
  404c56:	f300 8124 	bgt.w	404ea2 <_vfprintf_r+0x1322>
  404c5a:	f108 0808 	add.w	r8, r8, #8
  404c5e:	b929      	cbnz	r1, 404c6c <_vfprintf_r+0x10ec>
  404c60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c62:	b91b      	cbnz	r3, 404c6c <_vfprintf_r+0x10ec>
  404c64:	9b06      	ldr	r3, [sp, #24]
  404c66:	07de      	lsls	r6, r3, #31
  404c68:	f57f a98f 	bpl.w	403f8a <_vfprintf_r+0x40a>
  404c6c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c6e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404c70:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404c72:	f8c8 2000 	str.w	r2, [r8]
  404c76:	3301      	adds	r3, #1
  404c78:	4602      	mov	r2, r0
  404c7a:	4422      	add	r2, r4
  404c7c:	2b07      	cmp	r3, #7
  404c7e:	9225      	str	r2, [sp, #148]	; 0x94
  404c80:	f8c8 0004 	str.w	r0, [r8, #4]
  404c84:	9324      	str	r3, [sp, #144]	; 0x90
  404c86:	f300 8169 	bgt.w	404f5c <_vfprintf_r+0x13dc>
  404c8a:	f108 0808 	add.w	r8, r8, #8
  404c8e:	2900      	cmp	r1, #0
  404c90:	f2c0 8136 	blt.w	404f00 <_vfprintf_r+0x1380>
  404c94:	9911      	ldr	r1, [sp, #68]	; 0x44
  404c96:	f8c8 7000 	str.w	r7, [r8]
  404c9a:	3301      	adds	r3, #1
  404c9c:	188c      	adds	r4, r1, r2
  404c9e:	2b07      	cmp	r3, #7
  404ca0:	9425      	str	r4, [sp, #148]	; 0x94
  404ca2:	9324      	str	r3, [sp, #144]	; 0x90
  404ca4:	f8c8 1004 	str.w	r1, [r8, #4]
  404ca8:	f77f a96d 	ble.w	403f86 <_vfprintf_r+0x406>
  404cac:	e4e0      	b.n	404670 <_vfprintf_r+0xaf0>
  404cae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404cb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404cb2:	6813      	ldr	r3, [r2, #0]
  404cb4:	17cd      	asrs	r5, r1, #31
  404cb6:	4608      	mov	r0, r1
  404cb8:	3204      	adds	r2, #4
  404cba:	4629      	mov	r1, r5
  404cbc:	920e      	str	r2, [sp, #56]	; 0x38
  404cbe:	e9c3 0100 	strd	r0, r1, [r3]
  404cc2:	f7fe bfa9 	b.w	403c18 <_vfprintf_r+0x98>
  404cc6:	46da      	mov	sl, fp
  404cc8:	f7ff bbc4 	b.w	404454 <_vfprintf_r+0x8d4>
  404ccc:	aa23      	add	r2, sp, #140	; 0x8c
  404cce:	990a      	ldr	r1, [sp, #40]	; 0x28
  404cd0:	9808      	ldr	r0, [sp, #32]
  404cd2:	f7fe f8c1 	bl	402e58 <__sprint_r>
  404cd6:	2800      	cmp	r0, #0
  404cd8:	f47f acdc 	bne.w	404694 <_vfprintf_r+0xb14>
  404cdc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404cde:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ce2:	f7ff bbfd 	b.w	4044e0 <_vfprintf_r+0x960>
  404ce6:	4638      	mov	r0, r7
  404ce8:	9409      	str	r4, [sp, #36]	; 0x24
  404cea:	f002 fdc9 	bl	407880 <strlen>
  404cee:	950e      	str	r5, [sp, #56]	; 0x38
  404cf0:	900d      	str	r0, [sp, #52]	; 0x34
  404cf2:	f8cd b018 	str.w	fp, [sp, #24]
  404cf6:	4603      	mov	r3, r0
  404cf8:	f7ff ba36 	b.w	404168 <_vfprintf_r+0x5e8>
  404cfc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404d00:	2300      	movs	r3, #0
  404d02:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404d06:	9309      	str	r3, [sp, #36]	; 0x24
  404d08:	f7ff b86f 	b.w	403dea <_vfprintf_r+0x26a>
  404d0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404d0e:	9310      	str	r3, [sp, #64]	; 0x40
  404d10:	461a      	mov	r2, r3
  404d12:	3303      	adds	r3, #3
  404d14:	db04      	blt.n	404d20 <_vfprintf_r+0x11a0>
  404d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d18:	4619      	mov	r1, r3
  404d1a:	4291      	cmp	r1, r2
  404d1c:	f6bf af45 	bge.w	404baa <_vfprintf_r+0x102a>
  404d20:	3e02      	subs	r6, #2
  404d22:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d24:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  404d28:	3b01      	subs	r3, #1
  404d2a:	2b00      	cmp	r3, #0
  404d2c:	931d      	str	r3, [sp, #116]	; 0x74
  404d2e:	bfbd      	ittte	lt
  404d30:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  404d32:	f1c3 0301 	rsblt	r3, r3, #1
  404d36:	222d      	movlt	r2, #45	; 0x2d
  404d38:	222b      	movge	r2, #43	; 0x2b
  404d3a:	2b09      	cmp	r3, #9
  404d3c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  404d40:	f340 813e 	ble.w	404fc0 <_vfprintf_r+0x1440>
  404d44:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  404d48:	4620      	mov	r0, r4
  404d4a:	4d73      	ldr	r5, [pc, #460]	; (404f18 <_vfprintf_r+0x1398>)
  404d4c:	e000      	b.n	404d50 <_vfprintf_r+0x11d0>
  404d4e:	4610      	mov	r0, r2
  404d50:	fb85 1203 	smull	r1, r2, r5, r3
  404d54:	17d9      	asrs	r1, r3, #31
  404d56:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404d5a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404d5e:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404d62:	3230      	adds	r2, #48	; 0x30
  404d64:	2909      	cmp	r1, #9
  404d66:	f800 2c01 	strb.w	r2, [r0, #-1]
  404d6a:	460b      	mov	r3, r1
  404d6c:	f100 32ff 	add.w	r2, r0, #4294967295
  404d70:	dced      	bgt.n	404d4e <_vfprintf_r+0x11ce>
  404d72:	3330      	adds	r3, #48	; 0x30
  404d74:	3802      	subs	r0, #2
  404d76:	b2d9      	uxtb	r1, r3
  404d78:	4284      	cmp	r4, r0
  404d7a:	f802 1c01 	strb.w	r1, [r2, #-1]
  404d7e:	f240 8190 	bls.w	4050a2 <_vfprintf_r+0x1522>
  404d82:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  404d86:	4613      	mov	r3, r2
  404d88:	e001      	b.n	404d8e <_vfprintf_r+0x120e>
  404d8a:	f813 1b01 	ldrb.w	r1, [r3], #1
  404d8e:	f800 1b01 	strb.w	r1, [r0], #1
  404d92:	42a3      	cmp	r3, r4
  404d94:	d1f9      	bne.n	404d8a <_vfprintf_r+0x120a>
  404d96:	3301      	adds	r3, #1
  404d98:	1a9b      	subs	r3, r3, r2
  404d9a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404d9e:	4413      	add	r3, r2
  404da0:	aa1f      	add	r2, sp, #124	; 0x7c
  404da2:	1a9b      	subs	r3, r3, r2
  404da4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404da6:	9319      	str	r3, [sp, #100]	; 0x64
  404da8:	2a01      	cmp	r2, #1
  404daa:	4413      	add	r3, r2
  404dac:	930d      	str	r3, [sp, #52]	; 0x34
  404dae:	f340 8145 	ble.w	40503c <_vfprintf_r+0x14bc>
  404db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404db4:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404db6:	4413      	add	r3, r2
  404db8:	930d      	str	r3, [sp, #52]	; 0x34
  404dba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404dbe:	9307      	str	r3, [sp, #28]
  404dc0:	2300      	movs	r3, #0
  404dc2:	9310      	str	r3, [sp, #64]	; 0x40
  404dc4:	e700      	b.n	404bc8 <_vfprintf_r+0x1048>
  404dc6:	aa23      	add	r2, sp, #140	; 0x8c
  404dc8:	990a      	ldr	r1, [sp, #40]	; 0x28
  404dca:	9808      	ldr	r0, [sp, #32]
  404dcc:	f7fe f844 	bl	402e58 <__sprint_r>
  404dd0:	2800      	cmp	r0, #0
  404dd2:	f47f ac5f 	bne.w	404694 <_vfprintf_r+0xb14>
  404dd6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404dd8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ddc:	e4d1      	b.n	404782 <_vfprintf_r+0xc02>
  404dde:	4623      	mov	r3, r4
  404de0:	e6d5      	b.n	404b8e <_vfprintf_r+0x100e>
  404de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404de4:	9710      	str	r7, [sp, #64]	; 0x40
  404de6:	2b06      	cmp	r3, #6
  404de8:	bf28      	it	cs
  404dea:	2306      	movcs	r3, #6
  404dec:	9709      	str	r7, [sp, #36]	; 0x24
  404dee:	46ba      	mov	sl, r7
  404df0:	9307      	str	r3, [sp, #28]
  404df2:	950e      	str	r5, [sp, #56]	; 0x38
  404df4:	f8cd b018 	str.w	fp, [sp, #24]
  404df8:	930d      	str	r3, [sp, #52]	; 0x34
  404dfa:	4f48      	ldr	r7, [pc, #288]	; (404f1c <_vfprintf_r+0x139c>)
  404dfc:	f7fe bff2 	b.w	403de4 <_vfprintf_r+0x264>
  404e00:	aa23      	add	r2, sp, #140	; 0x8c
  404e02:	990a      	ldr	r1, [sp, #40]	; 0x28
  404e04:	9808      	ldr	r0, [sp, #32]
  404e06:	f7fe f827 	bl	402e58 <__sprint_r>
  404e0a:	2800      	cmp	r0, #0
  404e0c:	f47f ac42 	bne.w	404694 <_vfprintf_r+0xb14>
  404e10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e14:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e16:	1ad3      	subs	r3, r2, r3
  404e18:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404e1c:	e5b6      	b.n	40498c <_vfprintf_r+0xe0c>
  404e1e:	46a2      	mov	sl, r4
  404e20:	f7ff bb18 	b.w	404454 <_vfprintf_r+0x8d4>
  404e24:	a821      	add	r0, sp, #132	; 0x84
  404e26:	a91e      	add	r1, sp, #120	; 0x78
  404e28:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404e2a:	9004      	str	r0, [sp, #16]
  404e2c:	9103      	str	r1, [sp, #12]
  404e2e:	a81d      	add	r0, sp, #116	; 0x74
  404e30:	2103      	movs	r1, #3
  404e32:	9002      	str	r0, [sp, #8]
  404e34:	9a07      	ldr	r2, [sp, #28]
  404e36:	9501      	str	r5, [sp, #4]
  404e38:	4653      	mov	r3, sl
  404e3a:	9100      	str	r1, [sp, #0]
  404e3c:	9808      	ldr	r0, [sp, #32]
  404e3e:	f000 fa9f 	bl	405380 <_dtoa_r>
  404e42:	4607      	mov	r7, r0
  404e44:	1944      	adds	r4, r0, r5
  404e46:	783b      	ldrb	r3, [r7, #0]
  404e48:	2b30      	cmp	r3, #48	; 0x30
  404e4a:	f000 80ca 	beq.w	404fe2 <_vfprintf_r+0x1462>
  404e4e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404e50:	442c      	add	r4, r5
  404e52:	e689      	b.n	404b68 <_vfprintf_r+0xfe8>
  404e54:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e58:	4413      	add	r3, r2
  404e5a:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404e5c:	930d      	str	r3, [sp, #52]	; 0x34
  404e5e:	2a00      	cmp	r2, #0
  404e60:	f340 80e4 	ble.w	40502c <_vfprintf_r+0x14ac>
  404e64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e68:	9307      	str	r3, [sp, #28]
  404e6a:	2667      	movs	r6, #103	; 0x67
  404e6c:	e6ac      	b.n	404bc8 <_vfprintf_r+0x1048>
  404e6e:	2b00      	cmp	r3, #0
  404e70:	f340 80fb 	ble.w	40506a <_vfprintf_r+0x14ea>
  404e74:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404e76:	2a00      	cmp	r2, #0
  404e78:	f040 80ce 	bne.w	405018 <_vfprintf_r+0x1498>
  404e7c:	f01b 0f01 	tst.w	fp, #1
  404e80:	f040 80ca 	bne.w	405018 <_vfprintf_r+0x1498>
  404e84:	9307      	str	r3, [sp, #28]
  404e86:	930d      	str	r3, [sp, #52]	; 0x34
  404e88:	e69e      	b.n	404bc8 <_vfprintf_r+0x1048>
  404e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e8c:	9307      	str	r3, [sp, #28]
  404e8e:	930d      	str	r3, [sp, #52]	; 0x34
  404e90:	9009      	str	r0, [sp, #36]	; 0x24
  404e92:	950e      	str	r5, [sp, #56]	; 0x38
  404e94:	f8cd b018 	str.w	fp, [sp, #24]
  404e98:	9010      	str	r0, [sp, #64]	; 0x40
  404e9a:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404e9e:	f7fe bfa1 	b.w	403de4 <_vfprintf_r+0x264>
  404ea2:	aa23      	add	r2, sp, #140	; 0x8c
  404ea4:	990a      	ldr	r1, [sp, #40]	; 0x28
  404ea6:	9808      	ldr	r0, [sp, #32]
  404ea8:	f7fd ffd6 	bl	402e58 <__sprint_r>
  404eac:	2800      	cmp	r0, #0
  404eae:	f47f abf1 	bne.w	404694 <_vfprintf_r+0xb14>
  404eb2:	991d      	ldr	r1, [sp, #116]	; 0x74
  404eb4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404eb6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404eba:	e6d0      	b.n	404c5e <_vfprintf_r+0x10de>
  404ebc:	2e47      	cmp	r6, #71	; 0x47
  404ebe:	f47f ae52 	bne.w	404b66 <_vfprintf_r+0xfe6>
  404ec2:	f01b 0f01 	tst.w	fp, #1
  404ec6:	f000 80da 	beq.w	40507e <_vfprintf_r+0x14fe>
  404eca:	2e46      	cmp	r6, #70	; 0x46
  404ecc:	eb07 0405 	add.w	r4, r7, r5
  404ed0:	d0b9      	beq.n	404e46 <_vfprintf_r+0x12c6>
  404ed2:	e649      	b.n	404b68 <_vfprintf_r+0xfe8>
  404ed4:	a821      	add	r0, sp, #132	; 0x84
  404ed6:	a91e      	add	r1, sp, #120	; 0x78
  404ed8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404eda:	9004      	str	r0, [sp, #16]
  404edc:	9103      	str	r1, [sp, #12]
  404ede:	a81d      	add	r0, sp, #116	; 0x74
  404ee0:	2103      	movs	r1, #3
  404ee2:	9002      	str	r0, [sp, #8]
  404ee4:	9a07      	ldr	r2, [sp, #28]
  404ee6:	9401      	str	r4, [sp, #4]
  404ee8:	4653      	mov	r3, sl
  404eea:	9100      	str	r1, [sp, #0]
  404eec:	9808      	ldr	r0, [sp, #32]
  404eee:	f000 fa47 	bl	405380 <_dtoa_r>
  404ef2:	4625      	mov	r5, r4
  404ef4:	4607      	mov	r7, r0
  404ef6:	e7e8      	b.n	404eca <_vfprintf_r+0x134a>
  404ef8:	2300      	movs	r3, #0
  404efa:	9309      	str	r3, [sp, #36]	; 0x24
  404efc:	f7fe bec1 	b.w	403c82 <_vfprintf_r+0x102>
  404f00:	424e      	negs	r6, r1
  404f02:	3110      	adds	r1, #16
  404f04:	4d06      	ldr	r5, [pc, #24]	; (404f20 <_vfprintf_r+0x13a0>)
  404f06:	da43      	bge.n	404f90 <_vfprintf_r+0x1410>
  404f08:	2410      	movs	r4, #16
  404f0a:	f8dd a020 	ldr.w	sl, [sp, #32]
  404f0e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404f12:	e00c      	b.n	404f2e <_vfprintf_r+0x13ae>
  404f14:	00408ec8 	.word	0x00408ec8
  404f18:	66666667 	.word	0x66666667
  404f1c:	00409b34 	.word	0x00409b34
  404f20:	00409b7c 	.word	0x00409b7c
  404f24:	f108 0808 	add.w	r8, r8, #8
  404f28:	3e10      	subs	r6, #16
  404f2a:	2e10      	cmp	r6, #16
  404f2c:	dd30      	ble.n	404f90 <_vfprintf_r+0x1410>
  404f2e:	3301      	adds	r3, #1
  404f30:	3210      	adds	r2, #16
  404f32:	2b07      	cmp	r3, #7
  404f34:	9225      	str	r2, [sp, #148]	; 0x94
  404f36:	9324      	str	r3, [sp, #144]	; 0x90
  404f38:	f8c8 5000 	str.w	r5, [r8]
  404f3c:	f8c8 4004 	str.w	r4, [r8, #4]
  404f40:	ddf0      	ble.n	404f24 <_vfprintf_r+0x13a4>
  404f42:	aa23      	add	r2, sp, #140	; 0x8c
  404f44:	4659      	mov	r1, fp
  404f46:	4650      	mov	r0, sl
  404f48:	f7fd ff86 	bl	402e58 <__sprint_r>
  404f4c:	2800      	cmp	r0, #0
  404f4e:	f47f aeba 	bne.w	404cc6 <_vfprintf_r+0x1146>
  404f52:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404f54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404f5a:	e7e5      	b.n	404f28 <_vfprintf_r+0x13a8>
  404f5c:	aa23      	add	r2, sp, #140	; 0x8c
  404f5e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404f60:	9808      	ldr	r0, [sp, #32]
  404f62:	f7fd ff79 	bl	402e58 <__sprint_r>
  404f66:	2800      	cmp	r0, #0
  404f68:	f47f ab94 	bne.w	404694 <_vfprintf_r+0xb14>
  404f6c:	991d      	ldr	r1, [sp, #116]	; 0x74
  404f6e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404f70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f72:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404f76:	e68a      	b.n	404c8e <_vfprintf_r+0x110e>
  404f78:	9808      	ldr	r0, [sp, #32]
  404f7a:	aa23      	add	r2, sp, #140	; 0x8c
  404f7c:	4651      	mov	r1, sl
  404f7e:	f7fd ff6b 	bl	402e58 <__sprint_r>
  404f82:	2800      	cmp	r0, #0
  404f84:	f43f aa64 	beq.w	404450 <_vfprintf_r+0x8d0>
  404f88:	f7ff ba64 	b.w	404454 <_vfprintf_r+0x8d4>
  404f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f8e:	e5fe      	b.n	404b8e <_vfprintf_r+0x100e>
  404f90:	3301      	adds	r3, #1
  404f92:	4432      	add	r2, r6
  404f94:	2b07      	cmp	r3, #7
  404f96:	e888 0060 	stmia.w	r8, {r5, r6}
  404f9a:	9225      	str	r2, [sp, #148]	; 0x94
  404f9c:	9324      	str	r3, [sp, #144]	; 0x90
  404f9e:	f108 0808 	add.w	r8, r8, #8
  404fa2:	f77f ae77 	ble.w	404c94 <_vfprintf_r+0x1114>
  404fa6:	aa23      	add	r2, sp, #140	; 0x8c
  404fa8:	990a      	ldr	r1, [sp, #40]	; 0x28
  404faa:	9808      	ldr	r0, [sp, #32]
  404fac:	f7fd ff54 	bl	402e58 <__sprint_r>
  404fb0:	2800      	cmp	r0, #0
  404fb2:	f47f ab6f 	bne.w	404694 <_vfprintf_r+0xb14>
  404fb6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404fbe:	e669      	b.n	404c94 <_vfprintf_r+0x1114>
  404fc0:	3330      	adds	r3, #48	; 0x30
  404fc2:	2230      	movs	r2, #48	; 0x30
  404fc4:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404fc8:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404fcc:	ab20      	add	r3, sp, #128	; 0x80
  404fce:	e6e7      	b.n	404da0 <_vfprintf_r+0x1220>
  404fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404fd2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404fd4:	4413      	add	r3, r2
  404fd6:	930d      	str	r3, [sp, #52]	; 0x34
  404fd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fdc:	9307      	str	r3, [sp, #28]
  404fde:	2667      	movs	r6, #103	; 0x67
  404fe0:	e5f2      	b.n	404bc8 <_vfprintf_r+0x1048>
  404fe2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404fe4:	9807      	ldr	r0, [sp, #28]
  404fe6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404fe8:	4651      	mov	r1, sl
  404fea:	f003 fad5 	bl	408598 <__aeabi_dcmpeq>
  404fee:	2800      	cmp	r0, #0
  404ff0:	f47f af2d 	bne.w	404e4e <_vfprintf_r+0x12ce>
  404ff4:	f1c5 0501 	rsb	r5, r5, #1
  404ff8:	951d      	str	r5, [sp, #116]	; 0x74
  404ffa:	442c      	add	r4, r5
  404ffc:	e5b4      	b.n	404b68 <_vfprintf_r+0xfe8>
  404ffe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405000:	4f33      	ldr	r7, [pc, #204]	; (4050d0 <_vfprintf_r+0x1550>)
  405002:	2b00      	cmp	r3, #0
  405004:	bfb6      	itet	lt
  405006:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  40500a:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  40500e:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  405012:	4b30      	ldr	r3, [pc, #192]	; (4050d4 <_vfprintf_r+0x1554>)
  405014:	f7ff b9d1 	b.w	4043ba <_vfprintf_r+0x83a>
  405018:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40501a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40501c:	4413      	add	r3, r2
  40501e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405020:	441a      	add	r2, r3
  405022:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405026:	920d      	str	r2, [sp, #52]	; 0x34
  405028:	9307      	str	r3, [sp, #28]
  40502a:	e5cd      	b.n	404bc8 <_vfprintf_r+0x1048>
  40502c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40502e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405030:	f1c3 0301 	rsb	r3, r3, #1
  405034:	441a      	add	r2, r3
  405036:	4613      	mov	r3, r2
  405038:	920d      	str	r2, [sp, #52]	; 0x34
  40503a:	e713      	b.n	404e64 <_vfprintf_r+0x12e4>
  40503c:	f01b 0301 	ands.w	r3, fp, #1
  405040:	9310      	str	r3, [sp, #64]	; 0x40
  405042:	f47f aeb6 	bne.w	404db2 <_vfprintf_r+0x1232>
  405046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405048:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40504c:	9307      	str	r3, [sp, #28]
  40504e:	e5bb      	b.n	404bc8 <_vfprintf_r+0x1048>
  405050:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405052:	f899 6001 	ldrb.w	r6, [r9, #1]
  405056:	6823      	ldr	r3, [r4, #0]
  405058:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  40505c:	9309      	str	r3, [sp, #36]	; 0x24
  40505e:	4623      	mov	r3, r4
  405060:	3304      	adds	r3, #4
  405062:	4681      	mov	r9, r0
  405064:	930e      	str	r3, [sp, #56]	; 0x38
  405066:	f7fe be0a 	b.w	403c7e <_vfprintf_r+0xfe>
  40506a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40506c:	b913      	cbnz	r3, 405074 <_vfprintf_r+0x14f4>
  40506e:	f01b 0f01 	tst.w	fp, #1
  405072:	d002      	beq.n	40507a <_vfprintf_r+0x14fa>
  405074:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405076:	3301      	adds	r3, #1
  405078:	e7d1      	b.n	40501e <_vfprintf_r+0x149e>
  40507a:	2301      	movs	r3, #1
  40507c:	e702      	b.n	404e84 <_vfprintf_r+0x1304>
  40507e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405080:	1bdb      	subs	r3, r3, r7
  405082:	9311      	str	r3, [sp, #68]	; 0x44
  405084:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405086:	2b47      	cmp	r3, #71	; 0x47
  405088:	f43f ae40 	beq.w	404d0c <_vfprintf_r+0x118c>
  40508c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40508e:	9310      	str	r3, [sp, #64]	; 0x40
  405090:	e647      	b.n	404d22 <_vfprintf_r+0x11a2>
  405092:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405096:	f7ff b81d 	b.w	4040d4 <_vfprintf_r+0x554>
  40509a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40509e:	f7ff b918 	b.w	4042d2 <_vfprintf_r+0x752>
  4050a2:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4050a6:	e67b      	b.n	404da0 <_vfprintf_r+0x1220>
  4050a8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4050ac:	f7ff b866 	b.w	40417c <_vfprintf_r+0x5fc>
  4050b0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4050b4:	f7ff b9ac 	b.w	404410 <_vfprintf_r+0x890>
  4050b8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4050bc:	f7ff b934 	b.w	404328 <_vfprintf_r+0x7a8>
  4050c0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4050c4:	f7ff b8b0 	b.w	404228 <_vfprintf_r+0x6a8>
  4050c8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4050cc:	f7ff b945 	b.w	40435a <_vfprintf_r+0x7da>
  4050d0:	00409b68 	.word	0x00409b68
  4050d4:	00409b64 	.word	0x00409b64

004050d8 <__sbprintf>:
  4050d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050dc:	460c      	mov	r4, r1
  4050de:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4050e2:	8989      	ldrh	r1, [r1, #12]
  4050e4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4050e6:	89e5      	ldrh	r5, [r4, #14]
  4050e8:	9619      	str	r6, [sp, #100]	; 0x64
  4050ea:	f021 0102 	bic.w	r1, r1, #2
  4050ee:	4606      	mov	r6, r0
  4050f0:	69e0      	ldr	r0, [r4, #28]
  4050f2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4050f6:	4617      	mov	r7, r2
  4050f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4050fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4050fe:	f8ad 500e 	strh.w	r5, [sp, #14]
  405102:	4698      	mov	r8, r3
  405104:	ad1a      	add	r5, sp, #104	; 0x68
  405106:	2300      	movs	r3, #0
  405108:	9007      	str	r0, [sp, #28]
  40510a:	a816      	add	r0, sp, #88	; 0x58
  40510c:	9209      	str	r2, [sp, #36]	; 0x24
  40510e:	9306      	str	r3, [sp, #24]
  405110:	9500      	str	r5, [sp, #0]
  405112:	9504      	str	r5, [sp, #16]
  405114:	9102      	str	r1, [sp, #8]
  405116:	9105      	str	r1, [sp, #20]
  405118:	f001 fd1e 	bl	406b58 <__retarget_lock_init_recursive>
  40511c:	4643      	mov	r3, r8
  40511e:	463a      	mov	r2, r7
  405120:	4669      	mov	r1, sp
  405122:	4630      	mov	r0, r6
  405124:	f7fe fd2c 	bl	403b80 <_vfprintf_r>
  405128:	1e05      	subs	r5, r0, #0
  40512a:	db07      	blt.n	40513c <__sbprintf+0x64>
  40512c:	4630      	mov	r0, r6
  40512e:	4669      	mov	r1, sp
  405130:	f001 f8f0 	bl	406314 <_fflush_r>
  405134:	2800      	cmp	r0, #0
  405136:	bf18      	it	ne
  405138:	f04f 35ff 	movne.w	r5, #4294967295
  40513c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405140:	065b      	lsls	r3, r3, #25
  405142:	d503      	bpl.n	40514c <__sbprintf+0x74>
  405144:	89a3      	ldrh	r3, [r4, #12]
  405146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40514a:	81a3      	strh	r3, [r4, #12]
  40514c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40514e:	f001 fd05 	bl	406b5c <__retarget_lock_close_recursive>
  405152:	4628      	mov	r0, r5
  405154:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040515c <__swsetup_r>:
  40515c:	b538      	push	{r3, r4, r5, lr}
  40515e:	4b30      	ldr	r3, [pc, #192]	; (405220 <__swsetup_r+0xc4>)
  405160:	681b      	ldr	r3, [r3, #0]
  405162:	4605      	mov	r5, r0
  405164:	460c      	mov	r4, r1
  405166:	b113      	cbz	r3, 40516e <__swsetup_r+0x12>
  405168:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40516a:	2a00      	cmp	r2, #0
  40516c:	d038      	beq.n	4051e0 <__swsetup_r+0x84>
  40516e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405172:	b293      	uxth	r3, r2
  405174:	0718      	lsls	r0, r3, #28
  405176:	d50c      	bpl.n	405192 <__swsetup_r+0x36>
  405178:	6920      	ldr	r0, [r4, #16]
  40517a:	b1a8      	cbz	r0, 4051a8 <__swsetup_r+0x4c>
  40517c:	f013 0201 	ands.w	r2, r3, #1
  405180:	d01e      	beq.n	4051c0 <__swsetup_r+0x64>
  405182:	6963      	ldr	r3, [r4, #20]
  405184:	2200      	movs	r2, #0
  405186:	425b      	negs	r3, r3
  405188:	61a3      	str	r3, [r4, #24]
  40518a:	60a2      	str	r2, [r4, #8]
  40518c:	b1f0      	cbz	r0, 4051cc <__swsetup_r+0x70>
  40518e:	2000      	movs	r0, #0
  405190:	bd38      	pop	{r3, r4, r5, pc}
  405192:	06d9      	lsls	r1, r3, #27
  405194:	d53c      	bpl.n	405210 <__swsetup_r+0xb4>
  405196:	0758      	lsls	r0, r3, #29
  405198:	d426      	bmi.n	4051e8 <__swsetup_r+0x8c>
  40519a:	6920      	ldr	r0, [r4, #16]
  40519c:	f042 0308 	orr.w	r3, r2, #8
  4051a0:	81a3      	strh	r3, [r4, #12]
  4051a2:	b29b      	uxth	r3, r3
  4051a4:	2800      	cmp	r0, #0
  4051a6:	d1e9      	bne.n	40517c <__swsetup_r+0x20>
  4051a8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4051ac:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4051b0:	d0e4      	beq.n	40517c <__swsetup_r+0x20>
  4051b2:	4628      	mov	r0, r5
  4051b4:	4621      	mov	r1, r4
  4051b6:	f001 fd05 	bl	406bc4 <__smakebuf_r>
  4051ba:	89a3      	ldrh	r3, [r4, #12]
  4051bc:	6920      	ldr	r0, [r4, #16]
  4051be:	e7dd      	b.n	40517c <__swsetup_r+0x20>
  4051c0:	0799      	lsls	r1, r3, #30
  4051c2:	bf58      	it	pl
  4051c4:	6962      	ldrpl	r2, [r4, #20]
  4051c6:	60a2      	str	r2, [r4, #8]
  4051c8:	2800      	cmp	r0, #0
  4051ca:	d1e0      	bne.n	40518e <__swsetup_r+0x32>
  4051cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051d0:	061a      	lsls	r2, r3, #24
  4051d2:	d5dd      	bpl.n	405190 <__swsetup_r+0x34>
  4051d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051d8:	81a3      	strh	r3, [r4, #12]
  4051da:	f04f 30ff 	mov.w	r0, #4294967295
  4051de:	bd38      	pop	{r3, r4, r5, pc}
  4051e0:	4618      	mov	r0, r3
  4051e2:	f001 f8ef 	bl	4063c4 <__sinit>
  4051e6:	e7c2      	b.n	40516e <__swsetup_r+0x12>
  4051e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4051ea:	b151      	cbz	r1, 405202 <__swsetup_r+0xa6>
  4051ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4051f0:	4299      	cmp	r1, r3
  4051f2:	d004      	beq.n	4051fe <__swsetup_r+0xa2>
  4051f4:	4628      	mov	r0, r5
  4051f6:	f001 fa0b 	bl	406610 <_free_r>
  4051fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4051fe:	2300      	movs	r3, #0
  405200:	6323      	str	r3, [r4, #48]	; 0x30
  405202:	2300      	movs	r3, #0
  405204:	6920      	ldr	r0, [r4, #16]
  405206:	6063      	str	r3, [r4, #4]
  405208:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40520c:	6020      	str	r0, [r4, #0]
  40520e:	e7c5      	b.n	40519c <__swsetup_r+0x40>
  405210:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405214:	2309      	movs	r3, #9
  405216:	602b      	str	r3, [r5, #0]
  405218:	f04f 30ff 	mov.w	r0, #4294967295
  40521c:	81a2      	strh	r2, [r4, #12]
  40521e:	bd38      	pop	{r3, r4, r5, pc}
  405220:	20400004 	.word	0x20400004

00405224 <register_fini>:
  405224:	4b02      	ldr	r3, [pc, #8]	; (405230 <register_fini+0xc>)
  405226:	b113      	cbz	r3, 40522e <register_fini+0xa>
  405228:	4802      	ldr	r0, [pc, #8]	; (405234 <register_fini+0x10>)
  40522a:	f000 b80d 	b.w	405248 <atexit>
  40522e:	4770      	bx	lr
  405230:	00000000 	.word	0x00000000
  405234:	00406435 	.word	0x00406435

00405238 <abort>:
  405238:	b508      	push	{r3, lr}
  40523a:	2006      	movs	r0, #6
  40523c:	f002 faac 	bl	407798 <raise>
  405240:	2001      	movs	r0, #1
  405242:	f7fb f885 	bl	400350 <_exit>
  405246:	bf00      	nop

00405248 <atexit>:
  405248:	2300      	movs	r3, #0
  40524a:	4601      	mov	r1, r0
  40524c:	461a      	mov	r2, r3
  40524e:	4618      	mov	r0, r3
  405250:	f002 bc2a 	b.w	407aa8 <__register_exitproc>

00405254 <quorem>:
  405254:	6902      	ldr	r2, [r0, #16]
  405256:	690b      	ldr	r3, [r1, #16]
  405258:	4293      	cmp	r3, r2
  40525a:	f300 808d 	bgt.w	405378 <quorem+0x124>
  40525e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405262:	f103 38ff 	add.w	r8, r3, #4294967295
  405266:	f101 0714 	add.w	r7, r1, #20
  40526a:	f100 0b14 	add.w	fp, r0, #20
  40526e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405272:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405276:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40527a:	b083      	sub	sp, #12
  40527c:	3201      	adds	r2, #1
  40527e:	fbb3 f9f2 	udiv	r9, r3, r2
  405282:	eb0b 0304 	add.w	r3, fp, r4
  405286:	9400      	str	r4, [sp, #0]
  405288:	eb07 0a04 	add.w	sl, r7, r4
  40528c:	9301      	str	r3, [sp, #4]
  40528e:	f1b9 0f00 	cmp.w	r9, #0
  405292:	d039      	beq.n	405308 <quorem+0xb4>
  405294:	2500      	movs	r5, #0
  405296:	462e      	mov	r6, r5
  405298:	46bc      	mov	ip, r7
  40529a:	46de      	mov	lr, fp
  40529c:	f85c 4b04 	ldr.w	r4, [ip], #4
  4052a0:	f8de 3000 	ldr.w	r3, [lr]
  4052a4:	b2a2      	uxth	r2, r4
  4052a6:	fb09 5502 	mla	r5, r9, r2, r5
  4052aa:	0c22      	lsrs	r2, r4, #16
  4052ac:	0c2c      	lsrs	r4, r5, #16
  4052ae:	fb09 4202 	mla	r2, r9, r2, r4
  4052b2:	b2ad      	uxth	r5, r5
  4052b4:	1b75      	subs	r5, r6, r5
  4052b6:	b296      	uxth	r6, r2
  4052b8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4052bc:	fa15 f383 	uxtah	r3, r5, r3
  4052c0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4052c4:	b29b      	uxth	r3, r3
  4052c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4052ca:	45e2      	cmp	sl, ip
  4052cc:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4052d0:	f84e 3b04 	str.w	r3, [lr], #4
  4052d4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4052d8:	d2e0      	bcs.n	40529c <quorem+0x48>
  4052da:	9b00      	ldr	r3, [sp, #0]
  4052dc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4052e0:	b993      	cbnz	r3, 405308 <quorem+0xb4>
  4052e2:	9c01      	ldr	r4, [sp, #4]
  4052e4:	1f23      	subs	r3, r4, #4
  4052e6:	459b      	cmp	fp, r3
  4052e8:	d20c      	bcs.n	405304 <quorem+0xb0>
  4052ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4052ee:	b94b      	cbnz	r3, 405304 <quorem+0xb0>
  4052f0:	f1a4 0308 	sub.w	r3, r4, #8
  4052f4:	e002      	b.n	4052fc <quorem+0xa8>
  4052f6:	681a      	ldr	r2, [r3, #0]
  4052f8:	3b04      	subs	r3, #4
  4052fa:	b91a      	cbnz	r2, 405304 <quorem+0xb0>
  4052fc:	459b      	cmp	fp, r3
  4052fe:	f108 38ff 	add.w	r8, r8, #4294967295
  405302:	d3f8      	bcc.n	4052f6 <quorem+0xa2>
  405304:	f8c0 8010 	str.w	r8, [r0, #16]
  405308:	4604      	mov	r4, r0
  40530a:	f001 ff73 	bl	4071f4 <__mcmp>
  40530e:	2800      	cmp	r0, #0
  405310:	db2e      	blt.n	405370 <quorem+0x11c>
  405312:	f109 0901 	add.w	r9, r9, #1
  405316:	465d      	mov	r5, fp
  405318:	2300      	movs	r3, #0
  40531a:	f857 1b04 	ldr.w	r1, [r7], #4
  40531e:	6828      	ldr	r0, [r5, #0]
  405320:	b28a      	uxth	r2, r1
  405322:	1a9a      	subs	r2, r3, r2
  405324:	0c0b      	lsrs	r3, r1, #16
  405326:	fa12 f280 	uxtah	r2, r2, r0
  40532a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40532e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405332:	b292      	uxth	r2, r2
  405334:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405338:	45ba      	cmp	sl, r7
  40533a:	f845 2b04 	str.w	r2, [r5], #4
  40533e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405342:	d2ea      	bcs.n	40531a <quorem+0xc6>
  405344:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405348:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40534c:	b982      	cbnz	r2, 405370 <quorem+0x11c>
  40534e:	1f1a      	subs	r2, r3, #4
  405350:	4593      	cmp	fp, r2
  405352:	d20b      	bcs.n	40536c <quorem+0x118>
  405354:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405358:	b942      	cbnz	r2, 40536c <quorem+0x118>
  40535a:	3b08      	subs	r3, #8
  40535c:	e002      	b.n	405364 <quorem+0x110>
  40535e:	681a      	ldr	r2, [r3, #0]
  405360:	3b04      	subs	r3, #4
  405362:	b91a      	cbnz	r2, 40536c <quorem+0x118>
  405364:	459b      	cmp	fp, r3
  405366:	f108 38ff 	add.w	r8, r8, #4294967295
  40536a:	d3f8      	bcc.n	40535e <quorem+0x10a>
  40536c:	f8c4 8010 	str.w	r8, [r4, #16]
  405370:	4648      	mov	r0, r9
  405372:	b003      	add	sp, #12
  405374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405378:	2000      	movs	r0, #0
  40537a:	4770      	bx	lr
  40537c:	0000      	movs	r0, r0
	...

00405380 <_dtoa_r>:
  405380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405384:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405386:	b09b      	sub	sp, #108	; 0x6c
  405388:	4604      	mov	r4, r0
  40538a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40538c:	4692      	mov	sl, r2
  40538e:	469b      	mov	fp, r3
  405390:	b141      	cbz	r1, 4053a4 <_dtoa_r+0x24>
  405392:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405394:	604a      	str	r2, [r1, #4]
  405396:	2301      	movs	r3, #1
  405398:	4093      	lsls	r3, r2
  40539a:	608b      	str	r3, [r1, #8]
  40539c:	f001 fd52 	bl	406e44 <_Bfree>
  4053a0:	2300      	movs	r3, #0
  4053a2:	6423      	str	r3, [r4, #64]	; 0x40
  4053a4:	f1bb 0f00 	cmp.w	fp, #0
  4053a8:	465d      	mov	r5, fp
  4053aa:	db35      	blt.n	405418 <_dtoa_r+0x98>
  4053ac:	2300      	movs	r3, #0
  4053ae:	6033      	str	r3, [r6, #0]
  4053b0:	4b9d      	ldr	r3, [pc, #628]	; (405628 <_dtoa_r+0x2a8>)
  4053b2:	43ab      	bics	r3, r5
  4053b4:	d015      	beq.n	4053e2 <_dtoa_r+0x62>
  4053b6:	4650      	mov	r0, sl
  4053b8:	4659      	mov	r1, fp
  4053ba:	2200      	movs	r2, #0
  4053bc:	2300      	movs	r3, #0
  4053be:	f003 f8eb 	bl	408598 <__aeabi_dcmpeq>
  4053c2:	4680      	mov	r8, r0
  4053c4:	2800      	cmp	r0, #0
  4053c6:	d02d      	beq.n	405424 <_dtoa_r+0xa4>
  4053c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4053ca:	2301      	movs	r3, #1
  4053cc:	6013      	str	r3, [r2, #0]
  4053ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4053d0:	2b00      	cmp	r3, #0
  4053d2:	f000 80bd 	beq.w	405550 <_dtoa_r+0x1d0>
  4053d6:	4895      	ldr	r0, [pc, #596]	; (40562c <_dtoa_r+0x2ac>)
  4053d8:	6018      	str	r0, [r3, #0]
  4053da:	3801      	subs	r0, #1
  4053dc:	b01b      	add	sp, #108	; 0x6c
  4053de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4053e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4053e8:	6013      	str	r3, [r2, #0]
  4053ea:	f1ba 0f00 	cmp.w	sl, #0
  4053ee:	d10d      	bne.n	40540c <_dtoa_r+0x8c>
  4053f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4053f4:	b955      	cbnz	r5, 40540c <_dtoa_r+0x8c>
  4053f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4053f8:	488d      	ldr	r0, [pc, #564]	; (405630 <_dtoa_r+0x2b0>)
  4053fa:	2b00      	cmp	r3, #0
  4053fc:	d0ee      	beq.n	4053dc <_dtoa_r+0x5c>
  4053fe:	f100 0308 	add.w	r3, r0, #8
  405402:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405404:	6013      	str	r3, [r2, #0]
  405406:	b01b      	add	sp, #108	; 0x6c
  405408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40540c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40540e:	4889      	ldr	r0, [pc, #548]	; (405634 <_dtoa_r+0x2b4>)
  405410:	2b00      	cmp	r3, #0
  405412:	d0e3      	beq.n	4053dc <_dtoa_r+0x5c>
  405414:	1cc3      	adds	r3, r0, #3
  405416:	e7f4      	b.n	405402 <_dtoa_r+0x82>
  405418:	2301      	movs	r3, #1
  40541a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40541e:	6033      	str	r3, [r6, #0]
  405420:	46ab      	mov	fp, r5
  405422:	e7c5      	b.n	4053b0 <_dtoa_r+0x30>
  405424:	aa18      	add	r2, sp, #96	; 0x60
  405426:	ab19      	add	r3, sp, #100	; 0x64
  405428:	9201      	str	r2, [sp, #4]
  40542a:	9300      	str	r3, [sp, #0]
  40542c:	4652      	mov	r2, sl
  40542e:	465b      	mov	r3, fp
  405430:	4620      	mov	r0, r4
  405432:	f001 ff7f 	bl	407334 <__d2b>
  405436:	0d2b      	lsrs	r3, r5, #20
  405438:	4681      	mov	r9, r0
  40543a:	d071      	beq.n	405520 <_dtoa_r+0x1a0>
  40543c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405440:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405444:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405446:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40544a:	4650      	mov	r0, sl
  40544c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405450:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405454:	2200      	movs	r2, #0
  405456:	4b78      	ldr	r3, [pc, #480]	; (405638 <_dtoa_r+0x2b8>)
  405458:	f002 fc82 	bl	407d60 <__aeabi_dsub>
  40545c:	a36c      	add	r3, pc, #432	; (adr r3, 405610 <_dtoa_r+0x290>)
  40545e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405462:	f002 fe31 	bl	4080c8 <__aeabi_dmul>
  405466:	a36c      	add	r3, pc, #432	; (adr r3, 405618 <_dtoa_r+0x298>)
  405468:	e9d3 2300 	ldrd	r2, r3, [r3]
  40546c:	f002 fc7a 	bl	407d64 <__adddf3>
  405470:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405474:	4630      	mov	r0, r6
  405476:	f002 fdc1 	bl	407ffc <__aeabi_i2d>
  40547a:	a369      	add	r3, pc, #420	; (adr r3, 405620 <_dtoa_r+0x2a0>)
  40547c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405480:	f002 fe22 	bl	4080c8 <__aeabi_dmul>
  405484:	4602      	mov	r2, r0
  405486:	460b      	mov	r3, r1
  405488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40548c:	f002 fc6a 	bl	407d64 <__adddf3>
  405490:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405494:	f003 f8c8 	bl	408628 <__aeabi_d2iz>
  405498:	2200      	movs	r2, #0
  40549a:	9002      	str	r0, [sp, #8]
  40549c:	2300      	movs	r3, #0
  40549e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4054a2:	f003 f883 	bl	4085ac <__aeabi_dcmplt>
  4054a6:	2800      	cmp	r0, #0
  4054a8:	f040 8173 	bne.w	405792 <_dtoa_r+0x412>
  4054ac:	9d02      	ldr	r5, [sp, #8]
  4054ae:	2d16      	cmp	r5, #22
  4054b0:	f200 815d 	bhi.w	40576e <_dtoa_r+0x3ee>
  4054b4:	4b61      	ldr	r3, [pc, #388]	; (40563c <_dtoa_r+0x2bc>)
  4054b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4054ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4054be:	4652      	mov	r2, sl
  4054c0:	465b      	mov	r3, fp
  4054c2:	f003 f891 	bl	4085e8 <__aeabi_dcmpgt>
  4054c6:	2800      	cmp	r0, #0
  4054c8:	f000 81c5 	beq.w	405856 <_dtoa_r+0x4d6>
  4054cc:	1e6b      	subs	r3, r5, #1
  4054ce:	9302      	str	r3, [sp, #8]
  4054d0:	2300      	movs	r3, #0
  4054d2:	930e      	str	r3, [sp, #56]	; 0x38
  4054d4:	1bbf      	subs	r7, r7, r6
  4054d6:	1e7b      	subs	r3, r7, #1
  4054d8:	9306      	str	r3, [sp, #24]
  4054da:	f100 8154 	bmi.w	405786 <_dtoa_r+0x406>
  4054de:	2300      	movs	r3, #0
  4054e0:	9308      	str	r3, [sp, #32]
  4054e2:	9b02      	ldr	r3, [sp, #8]
  4054e4:	2b00      	cmp	r3, #0
  4054e6:	f2c0 8145 	blt.w	405774 <_dtoa_r+0x3f4>
  4054ea:	9a06      	ldr	r2, [sp, #24]
  4054ec:	930d      	str	r3, [sp, #52]	; 0x34
  4054ee:	4611      	mov	r1, r2
  4054f0:	4419      	add	r1, r3
  4054f2:	2300      	movs	r3, #0
  4054f4:	9106      	str	r1, [sp, #24]
  4054f6:	930c      	str	r3, [sp, #48]	; 0x30
  4054f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054fa:	2b09      	cmp	r3, #9
  4054fc:	d82a      	bhi.n	405554 <_dtoa_r+0x1d4>
  4054fe:	2b05      	cmp	r3, #5
  405500:	f340 865b 	ble.w	4061ba <_dtoa_r+0xe3a>
  405504:	3b04      	subs	r3, #4
  405506:	9324      	str	r3, [sp, #144]	; 0x90
  405508:	2500      	movs	r5, #0
  40550a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40550c:	3b02      	subs	r3, #2
  40550e:	2b03      	cmp	r3, #3
  405510:	f200 8642 	bhi.w	406198 <_dtoa_r+0xe18>
  405514:	e8df f013 	tbh	[pc, r3, lsl #1]
  405518:	02c903d4 	.word	0x02c903d4
  40551c:	046103df 	.word	0x046103df
  405520:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405522:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405524:	443e      	add	r6, r7
  405526:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40552a:	2b20      	cmp	r3, #32
  40552c:	f340 818e 	ble.w	40584c <_dtoa_r+0x4cc>
  405530:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405534:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405538:	409d      	lsls	r5, r3
  40553a:	fa2a f000 	lsr.w	r0, sl, r0
  40553e:	4328      	orrs	r0, r5
  405540:	f002 fd4c 	bl	407fdc <__aeabi_ui2d>
  405544:	2301      	movs	r3, #1
  405546:	3e01      	subs	r6, #1
  405548:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40554c:	9314      	str	r3, [sp, #80]	; 0x50
  40554e:	e781      	b.n	405454 <_dtoa_r+0xd4>
  405550:	483b      	ldr	r0, [pc, #236]	; (405640 <_dtoa_r+0x2c0>)
  405552:	e743      	b.n	4053dc <_dtoa_r+0x5c>
  405554:	2100      	movs	r1, #0
  405556:	6461      	str	r1, [r4, #68]	; 0x44
  405558:	4620      	mov	r0, r4
  40555a:	9125      	str	r1, [sp, #148]	; 0x94
  40555c:	f001 fc4c 	bl	406df8 <_Balloc>
  405560:	f04f 33ff 	mov.w	r3, #4294967295
  405564:	930a      	str	r3, [sp, #40]	; 0x28
  405566:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405568:	930f      	str	r3, [sp, #60]	; 0x3c
  40556a:	2301      	movs	r3, #1
  40556c:	9004      	str	r0, [sp, #16]
  40556e:	6420      	str	r0, [r4, #64]	; 0x40
  405570:	9224      	str	r2, [sp, #144]	; 0x90
  405572:	930b      	str	r3, [sp, #44]	; 0x2c
  405574:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405576:	2b00      	cmp	r3, #0
  405578:	f2c0 80d9 	blt.w	40572e <_dtoa_r+0x3ae>
  40557c:	9a02      	ldr	r2, [sp, #8]
  40557e:	2a0e      	cmp	r2, #14
  405580:	f300 80d5 	bgt.w	40572e <_dtoa_r+0x3ae>
  405584:	4b2d      	ldr	r3, [pc, #180]	; (40563c <_dtoa_r+0x2bc>)
  405586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40558a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40558e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405592:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405594:	2b00      	cmp	r3, #0
  405596:	f2c0 83ba 	blt.w	405d0e <_dtoa_r+0x98e>
  40559a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40559e:	4650      	mov	r0, sl
  4055a0:	462a      	mov	r2, r5
  4055a2:	4633      	mov	r3, r6
  4055a4:	4659      	mov	r1, fp
  4055a6:	f002 feb9 	bl	40831c <__aeabi_ddiv>
  4055aa:	f003 f83d 	bl	408628 <__aeabi_d2iz>
  4055ae:	4680      	mov	r8, r0
  4055b0:	f002 fd24 	bl	407ffc <__aeabi_i2d>
  4055b4:	462a      	mov	r2, r5
  4055b6:	4633      	mov	r3, r6
  4055b8:	f002 fd86 	bl	4080c8 <__aeabi_dmul>
  4055bc:	460b      	mov	r3, r1
  4055be:	4602      	mov	r2, r0
  4055c0:	4659      	mov	r1, fp
  4055c2:	4650      	mov	r0, sl
  4055c4:	f002 fbcc 	bl	407d60 <__aeabi_dsub>
  4055c8:	9d04      	ldr	r5, [sp, #16]
  4055ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4055ce:	702b      	strb	r3, [r5, #0]
  4055d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055d2:	2b01      	cmp	r3, #1
  4055d4:	4606      	mov	r6, r0
  4055d6:	460f      	mov	r7, r1
  4055d8:	f105 0501 	add.w	r5, r5, #1
  4055dc:	d068      	beq.n	4056b0 <_dtoa_r+0x330>
  4055de:	2200      	movs	r2, #0
  4055e0:	4b18      	ldr	r3, [pc, #96]	; (405644 <_dtoa_r+0x2c4>)
  4055e2:	f002 fd71 	bl	4080c8 <__aeabi_dmul>
  4055e6:	2200      	movs	r2, #0
  4055e8:	2300      	movs	r3, #0
  4055ea:	4606      	mov	r6, r0
  4055ec:	460f      	mov	r7, r1
  4055ee:	f002 ffd3 	bl	408598 <__aeabi_dcmpeq>
  4055f2:	2800      	cmp	r0, #0
  4055f4:	f040 8088 	bne.w	405708 <_dtoa_r+0x388>
  4055f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4055fc:	f04f 0a00 	mov.w	sl, #0
  405600:	f8df b040 	ldr.w	fp, [pc, #64]	; 405644 <_dtoa_r+0x2c4>
  405604:	940c      	str	r4, [sp, #48]	; 0x30
  405606:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40560a:	e028      	b.n	40565e <_dtoa_r+0x2de>
  40560c:	f3af 8000 	nop.w
  405610:	636f4361 	.word	0x636f4361
  405614:	3fd287a7 	.word	0x3fd287a7
  405618:	8b60c8b3 	.word	0x8b60c8b3
  40561c:	3fc68a28 	.word	0x3fc68a28
  405620:	509f79fb 	.word	0x509f79fb
  405624:	3fd34413 	.word	0x3fd34413
  405628:	7ff00000 	.word	0x7ff00000
  40562c:	00408ec9 	.word	0x00408ec9
  405630:	00409b8c 	.word	0x00409b8c
  405634:	00409b98 	.word	0x00409b98
  405638:	3ff80000 	.word	0x3ff80000
  40563c:	00409bd8 	.word	0x00409bd8
  405640:	00408ec8 	.word	0x00408ec8
  405644:	40240000 	.word	0x40240000
  405648:	f002 fd3e 	bl	4080c8 <__aeabi_dmul>
  40564c:	2200      	movs	r2, #0
  40564e:	2300      	movs	r3, #0
  405650:	4606      	mov	r6, r0
  405652:	460f      	mov	r7, r1
  405654:	f002 ffa0 	bl	408598 <__aeabi_dcmpeq>
  405658:	2800      	cmp	r0, #0
  40565a:	f040 83c1 	bne.w	405de0 <_dtoa_r+0xa60>
  40565e:	4642      	mov	r2, r8
  405660:	464b      	mov	r3, r9
  405662:	4630      	mov	r0, r6
  405664:	4639      	mov	r1, r7
  405666:	f002 fe59 	bl	40831c <__aeabi_ddiv>
  40566a:	f002 ffdd 	bl	408628 <__aeabi_d2iz>
  40566e:	4604      	mov	r4, r0
  405670:	f002 fcc4 	bl	407ffc <__aeabi_i2d>
  405674:	4642      	mov	r2, r8
  405676:	464b      	mov	r3, r9
  405678:	f002 fd26 	bl	4080c8 <__aeabi_dmul>
  40567c:	4602      	mov	r2, r0
  40567e:	460b      	mov	r3, r1
  405680:	4630      	mov	r0, r6
  405682:	4639      	mov	r1, r7
  405684:	f002 fb6c 	bl	407d60 <__aeabi_dsub>
  405688:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40568c:	9e04      	ldr	r6, [sp, #16]
  40568e:	f805 eb01 	strb.w	lr, [r5], #1
  405692:	eba5 0e06 	sub.w	lr, r5, r6
  405696:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405698:	45b6      	cmp	lr, r6
  40569a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40569e:	4652      	mov	r2, sl
  4056a0:	465b      	mov	r3, fp
  4056a2:	d1d1      	bne.n	405648 <_dtoa_r+0x2c8>
  4056a4:	46a0      	mov	r8, r4
  4056a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4056aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4056ac:	4606      	mov	r6, r0
  4056ae:	460f      	mov	r7, r1
  4056b0:	4632      	mov	r2, r6
  4056b2:	463b      	mov	r3, r7
  4056b4:	4630      	mov	r0, r6
  4056b6:	4639      	mov	r1, r7
  4056b8:	f002 fb54 	bl	407d64 <__adddf3>
  4056bc:	4606      	mov	r6, r0
  4056be:	460f      	mov	r7, r1
  4056c0:	4602      	mov	r2, r0
  4056c2:	460b      	mov	r3, r1
  4056c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4056c8:	f002 ff70 	bl	4085ac <__aeabi_dcmplt>
  4056cc:	b948      	cbnz	r0, 4056e2 <_dtoa_r+0x362>
  4056ce:	4632      	mov	r2, r6
  4056d0:	463b      	mov	r3, r7
  4056d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4056d6:	f002 ff5f 	bl	408598 <__aeabi_dcmpeq>
  4056da:	b1a8      	cbz	r0, 405708 <_dtoa_r+0x388>
  4056dc:	f018 0f01 	tst.w	r8, #1
  4056e0:	d012      	beq.n	405708 <_dtoa_r+0x388>
  4056e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056e6:	9a04      	ldr	r2, [sp, #16]
  4056e8:	1e6b      	subs	r3, r5, #1
  4056ea:	e004      	b.n	4056f6 <_dtoa_r+0x376>
  4056ec:	429a      	cmp	r2, r3
  4056ee:	f000 8401 	beq.w	405ef4 <_dtoa_r+0xb74>
  4056f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4056f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4056fa:	f103 0501 	add.w	r5, r3, #1
  4056fe:	d0f5      	beq.n	4056ec <_dtoa_r+0x36c>
  405700:	f108 0801 	add.w	r8, r8, #1
  405704:	f883 8000 	strb.w	r8, [r3]
  405708:	4649      	mov	r1, r9
  40570a:	4620      	mov	r0, r4
  40570c:	f001 fb9a 	bl	406e44 <_Bfree>
  405710:	2200      	movs	r2, #0
  405712:	9b02      	ldr	r3, [sp, #8]
  405714:	702a      	strb	r2, [r5, #0]
  405716:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405718:	3301      	adds	r3, #1
  40571a:	6013      	str	r3, [r2, #0]
  40571c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40571e:	2b00      	cmp	r3, #0
  405720:	f000 839e 	beq.w	405e60 <_dtoa_r+0xae0>
  405724:	9804      	ldr	r0, [sp, #16]
  405726:	601d      	str	r5, [r3, #0]
  405728:	b01b      	add	sp, #108	; 0x6c
  40572a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40572e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405730:	2a00      	cmp	r2, #0
  405732:	d03e      	beq.n	4057b2 <_dtoa_r+0x432>
  405734:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405736:	2a01      	cmp	r2, #1
  405738:	f340 8311 	ble.w	405d5e <_dtoa_r+0x9de>
  40573c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40573e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405740:	1e5f      	subs	r7, r3, #1
  405742:	42ba      	cmp	r2, r7
  405744:	f2c0 838f 	blt.w	405e66 <_dtoa_r+0xae6>
  405748:	1bd7      	subs	r7, r2, r7
  40574a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40574c:	2b00      	cmp	r3, #0
  40574e:	f2c0 848b 	blt.w	406068 <_dtoa_r+0xce8>
  405752:	9d08      	ldr	r5, [sp, #32]
  405754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405756:	9a08      	ldr	r2, [sp, #32]
  405758:	441a      	add	r2, r3
  40575a:	9208      	str	r2, [sp, #32]
  40575c:	9a06      	ldr	r2, [sp, #24]
  40575e:	2101      	movs	r1, #1
  405760:	441a      	add	r2, r3
  405762:	4620      	mov	r0, r4
  405764:	9206      	str	r2, [sp, #24]
  405766:	f001 fc07 	bl	406f78 <__i2b>
  40576a:	4606      	mov	r6, r0
  40576c:	e024      	b.n	4057b8 <_dtoa_r+0x438>
  40576e:	2301      	movs	r3, #1
  405770:	930e      	str	r3, [sp, #56]	; 0x38
  405772:	e6af      	b.n	4054d4 <_dtoa_r+0x154>
  405774:	9a08      	ldr	r2, [sp, #32]
  405776:	9b02      	ldr	r3, [sp, #8]
  405778:	1ad2      	subs	r2, r2, r3
  40577a:	425b      	negs	r3, r3
  40577c:	930c      	str	r3, [sp, #48]	; 0x30
  40577e:	2300      	movs	r3, #0
  405780:	9208      	str	r2, [sp, #32]
  405782:	930d      	str	r3, [sp, #52]	; 0x34
  405784:	e6b8      	b.n	4054f8 <_dtoa_r+0x178>
  405786:	f1c7 0301 	rsb	r3, r7, #1
  40578a:	9308      	str	r3, [sp, #32]
  40578c:	2300      	movs	r3, #0
  40578e:	9306      	str	r3, [sp, #24]
  405790:	e6a7      	b.n	4054e2 <_dtoa_r+0x162>
  405792:	9d02      	ldr	r5, [sp, #8]
  405794:	4628      	mov	r0, r5
  405796:	f002 fc31 	bl	407ffc <__aeabi_i2d>
  40579a:	4602      	mov	r2, r0
  40579c:	460b      	mov	r3, r1
  40579e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4057a2:	f002 fef9 	bl	408598 <__aeabi_dcmpeq>
  4057a6:	2800      	cmp	r0, #0
  4057a8:	f47f ae80 	bne.w	4054ac <_dtoa_r+0x12c>
  4057ac:	1e6b      	subs	r3, r5, #1
  4057ae:	9302      	str	r3, [sp, #8]
  4057b0:	e67c      	b.n	4054ac <_dtoa_r+0x12c>
  4057b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4057b4:	9d08      	ldr	r5, [sp, #32]
  4057b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4057b8:	2d00      	cmp	r5, #0
  4057ba:	dd0c      	ble.n	4057d6 <_dtoa_r+0x456>
  4057bc:	9906      	ldr	r1, [sp, #24]
  4057be:	2900      	cmp	r1, #0
  4057c0:	460b      	mov	r3, r1
  4057c2:	dd08      	ble.n	4057d6 <_dtoa_r+0x456>
  4057c4:	42a9      	cmp	r1, r5
  4057c6:	9a08      	ldr	r2, [sp, #32]
  4057c8:	bfa8      	it	ge
  4057ca:	462b      	movge	r3, r5
  4057cc:	1ad2      	subs	r2, r2, r3
  4057ce:	1aed      	subs	r5, r5, r3
  4057d0:	1acb      	subs	r3, r1, r3
  4057d2:	9208      	str	r2, [sp, #32]
  4057d4:	9306      	str	r3, [sp, #24]
  4057d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4057d8:	b1d3      	cbz	r3, 405810 <_dtoa_r+0x490>
  4057da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4057dc:	2b00      	cmp	r3, #0
  4057de:	f000 82b7 	beq.w	405d50 <_dtoa_r+0x9d0>
  4057e2:	2f00      	cmp	r7, #0
  4057e4:	dd10      	ble.n	405808 <_dtoa_r+0x488>
  4057e6:	4631      	mov	r1, r6
  4057e8:	463a      	mov	r2, r7
  4057ea:	4620      	mov	r0, r4
  4057ec:	f001 fc60 	bl	4070b0 <__pow5mult>
  4057f0:	464a      	mov	r2, r9
  4057f2:	4601      	mov	r1, r0
  4057f4:	4606      	mov	r6, r0
  4057f6:	4620      	mov	r0, r4
  4057f8:	f001 fbc8 	bl	406f8c <__multiply>
  4057fc:	4649      	mov	r1, r9
  4057fe:	4680      	mov	r8, r0
  405800:	4620      	mov	r0, r4
  405802:	f001 fb1f 	bl	406e44 <_Bfree>
  405806:	46c1      	mov	r9, r8
  405808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40580a:	1bda      	subs	r2, r3, r7
  40580c:	f040 82a1 	bne.w	405d52 <_dtoa_r+0x9d2>
  405810:	2101      	movs	r1, #1
  405812:	4620      	mov	r0, r4
  405814:	f001 fbb0 	bl	406f78 <__i2b>
  405818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40581a:	2b00      	cmp	r3, #0
  40581c:	4680      	mov	r8, r0
  40581e:	dd1c      	ble.n	40585a <_dtoa_r+0x4da>
  405820:	4601      	mov	r1, r0
  405822:	461a      	mov	r2, r3
  405824:	4620      	mov	r0, r4
  405826:	f001 fc43 	bl	4070b0 <__pow5mult>
  40582a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40582c:	2b01      	cmp	r3, #1
  40582e:	4680      	mov	r8, r0
  405830:	f340 8254 	ble.w	405cdc <_dtoa_r+0x95c>
  405834:	2300      	movs	r3, #0
  405836:	930c      	str	r3, [sp, #48]	; 0x30
  405838:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40583c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405840:	6918      	ldr	r0, [r3, #16]
  405842:	f001 fb49 	bl	406ed8 <__hi0bits>
  405846:	f1c0 0020 	rsb	r0, r0, #32
  40584a:	e010      	b.n	40586e <_dtoa_r+0x4ee>
  40584c:	f1c3 0520 	rsb	r5, r3, #32
  405850:	fa0a f005 	lsl.w	r0, sl, r5
  405854:	e674      	b.n	405540 <_dtoa_r+0x1c0>
  405856:	900e      	str	r0, [sp, #56]	; 0x38
  405858:	e63c      	b.n	4054d4 <_dtoa_r+0x154>
  40585a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40585c:	2b01      	cmp	r3, #1
  40585e:	f340 8287 	ble.w	405d70 <_dtoa_r+0x9f0>
  405862:	2300      	movs	r3, #0
  405864:	930c      	str	r3, [sp, #48]	; 0x30
  405866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405868:	2001      	movs	r0, #1
  40586a:	2b00      	cmp	r3, #0
  40586c:	d1e4      	bne.n	405838 <_dtoa_r+0x4b8>
  40586e:	9a06      	ldr	r2, [sp, #24]
  405870:	4410      	add	r0, r2
  405872:	f010 001f 	ands.w	r0, r0, #31
  405876:	f000 80a1 	beq.w	4059bc <_dtoa_r+0x63c>
  40587a:	f1c0 0320 	rsb	r3, r0, #32
  40587e:	2b04      	cmp	r3, #4
  405880:	f340 849e 	ble.w	4061c0 <_dtoa_r+0xe40>
  405884:	9b08      	ldr	r3, [sp, #32]
  405886:	f1c0 001c 	rsb	r0, r0, #28
  40588a:	4403      	add	r3, r0
  40588c:	9308      	str	r3, [sp, #32]
  40588e:	4613      	mov	r3, r2
  405890:	4403      	add	r3, r0
  405892:	4405      	add	r5, r0
  405894:	9306      	str	r3, [sp, #24]
  405896:	9b08      	ldr	r3, [sp, #32]
  405898:	2b00      	cmp	r3, #0
  40589a:	dd05      	ble.n	4058a8 <_dtoa_r+0x528>
  40589c:	4649      	mov	r1, r9
  40589e:	461a      	mov	r2, r3
  4058a0:	4620      	mov	r0, r4
  4058a2:	f001 fc55 	bl	407150 <__lshift>
  4058a6:	4681      	mov	r9, r0
  4058a8:	9b06      	ldr	r3, [sp, #24]
  4058aa:	2b00      	cmp	r3, #0
  4058ac:	dd05      	ble.n	4058ba <_dtoa_r+0x53a>
  4058ae:	4641      	mov	r1, r8
  4058b0:	461a      	mov	r2, r3
  4058b2:	4620      	mov	r0, r4
  4058b4:	f001 fc4c 	bl	407150 <__lshift>
  4058b8:	4680      	mov	r8, r0
  4058ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4058bc:	2b00      	cmp	r3, #0
  4058be:	f040 8086 	bne.w	4059ce <_dtoa_r+0x64e>
  4058c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058c4:	2b00      	cmp	r3, #0
  4058c6:	f340 8266 	ble.w	405d96 <_dtoa_r+0xa16>
  4058ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4058cc:	2b00      	cmp	r3, #0
  4058ce:	f000 8098 	beq.w	405a02 <_dtoa_r+0x682>
  4058d2:	2d00      	cmp	r5, #0
  4058d4:	dd05      	ble.n	4058e2 <_dtoa_r+0x562>
  4058d6:	4631      	mov	r1, r6
  4058d8:	462a      	mov	r2, r5
  4058da:	4620      	mov	r0, r4
  4058dc:	f001 fc38 	bl	407150 <__lshift>
  4058e0:	4606      	mov	r6, r0
  4058e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4058e4:	2b00      	cmp	r3, #0
  4058e6:	f040 8337 	bne.w	405f58 <_dtoa_r+0xbd8>
  4058ea:	9606      	str	r6, [sp, #24]
  4058ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058ee:	9a04      	ldr	r2, [sp, #16]
  4058f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4058f4:	3b01      	subs	r3, #1
  4058f6:	18d3      	adds	r3, r2, r3
  4058f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4058fa:	f00a 0301 	and.w	r3, sl, #1
  4058fe:	930c      	str	r3, [sp, #48]	; 0x30
  405900:	4617      	mov	r7, r2
  405902:	46c2      	mov	sl, r8
  405904:	4651      	mov	r1, sl
  405906:	4648      	mov	r0, r9
  405908:	f7ff fca4 	bl	405254 <quorem>
  40590c:	4631      	mov	r1, r6
  40590e:	4605      	mov	r5, r0
  405910:	4648      	mov	r0, r9
  405912:	f001 fc6f 	bl	4071f4 <__mcmp>
  405916:	465a      	mov	r2, fp
  405918:	900a      	str	r0, [sp, #40]	; 0x28
  40591a:	4651      	mov	r1, sl
  40591c:	4620      	mov	r0, r4
  40591e:	f001 fc85 	bl	40722c <__mdiff>
  405922:	68c2      	ldr	r2, [r0, #12]
  405924:	4680      	mov	r8, r0
  405926:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40592a:	2a00      	cmp	r2, #0
  40592c:	f040 822b 	bne.w	405d86 <_dtoa_r+0xa06>
  405930:	4601      	mov	r1, r0
  405932:	4648      	mov	r0, r9
  405934:	9308      	str	r3, [sp, #32]
  405936:	f001 fc5d 	bl	4071f4 <__mcmp>
  40593a:	4641      	mov	r1, r8
  40593c:	9006      	str	r0, [sp, #24]
  40593e:	4620      	mov	r0, r4
  405940:	f001 fa80 	bl	406e44 <_Bfree>
  405944:	9a06      	ldr	r2, [sp, #24]
  405946:	9b08      	ldr	r3, [sp, #32]
  405948:	b932      	cbnz	r2, 405958 <_dtoa_r+0x5d8>
  40594a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40594c:	b921      	cbnz	r1, 405958 <_dtoa_r+0x5d8>
  40594e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405950:	2a00      	cmp	r2, #0
  405952:	f000 83ef 	beq.w	406134 <_dtoa_r+0xdb4>
  405956:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405958:	990a      	ldr	r1, [sp, #40]	; 0x28
  40595a:	2900      	cmp	r1, #0
  40595c:	f2c0 829f 	blt.w	405e9e <_dtoa_r+0xb1e>
  405960:	d105      	bne.n	40596e <_dtoa_r+0x5ee>
  405962:	9924      	ldr	r1, [sp, #144]	; 0x90
  405964:	b919      	cbnz	r1, 40596e <_dtoa_r+0x5ee>
  405966:	990c      	ldr	r1, [sp, #48]	; 0x30
  405968:	2900      	cmp	r1, #0
  40596a:	f000 8298 	beq.w	405e9e <_dtoa_r+0xb1e>
  40596e:	2a00      	cmp	r2, #0
  405970:	f300 8306 	bgt.w	405f80 <_dtoa_r+0xc00>
  405974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405976:	703b      	strb	r3, [r7, #0]
  405978:	f107 0801 	add.w	r8, r7, #1
  40597c:	4297      	cmp	r7, r2
  40597e:	4645      	mov	r5, r8
  405980:	f000 830c 	beq.w	405f9c <_dtoa_r+0xc1c>
  405984:	4649      	mov	r1, r9
  405986:	2300      	movs	r3, #0
  405988:	220a      	movs	r2, #10
  40598a:	4620      	mov	r0, r4
  40598c:	f001 fa64 	bl	406e58 <__multadd>
  405990:	455e      	cmp	r6, fp
  405992:	4681      	mov	r9, r0
  405994:	4631      	mov	r1, r6
  405996:	f04f 0300 	mov.w	r3, #0
  40599a:	f04f 020a 	mov.w	r2, #10
  40599e:	4620      	mov	r0, r4
  4059a0:	f000 81eb 	beq.w	405d7a <_dtoa_r+0x9fa>
  4059a4:	f001 fa58 	bl	406e58 <__multadd>
  4059a8:	4659      	mov	r1, fp
  4059aa:	4606      	mov	r6, r0
  4059ac:	2300      	movs	r3, #0
  4059ae:	220a      	movs	r2, #10
  4059b0:	4620      	mov	r0, r4
  4059b2:	f001 fa51 	bl	406e58 <__multadd>
  4059b6:	4647      	mov	r7, r8
  4059b8:	4683      	mov	fp, r0
  4059ba:	e7a3      	b.n	405904 <_dtoa_r+0x584>
  4059bc:	201c      	movs	r0, #28
  4059be:	9b08      	ldr	r3, [sp, #32]
  4059c0:	4403      	add	r3, r0
  4059c2:	9308      	str	r3, [sp, #32]
  4059c4:	9b06      	ldr	r3, [sp, #24]
  4059c6:	4403      	add	r3, r0
  4059c8:	4405      	add	r5, r0
  4059ca:	9306      	str	r3, [sp, #24]
  4059cc:	e763      	b.n	405896 <_dtoa_r+0x516>
  4059ce:	4641      	mov	r1, r8
  4059d0:	4648      	mov	r0, r9
  4059d2:	f001 fc0f 	bl	4071f4 <__mcmp>
  4059d6:	2800      	cmp	r0, #0
  4059d8:	f6bf af73 	bge.w	4058c2 <_dtoa_r+0x542>
  4059dc:	9f02      	ldr	r7, [sp, #8]
  4059de:	4649      	mov	r1, r9
  4059e0:	2300      	movs	r3, #0
  4059e2:	220a      	movs	r2, #10
  4059e4:	4620      	mov	r0, r4
  4059e6:	3f01      	subs	r7, #1
  4059e8:	9702      	str	r7, [sp, #8]
  4059ea:	f001 fa35 	bl	406e58 <__multadd>
  4059ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4059f0:	4681      	mov	r9, r0
  4059f2:	2b00      	cmp	r3, #0
  4059f4:	f040 83b6 	bne.w	406164 <_dtoa_r+0xde4>
  4059f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4059fa:	2b00      	cmp	r3, #0
  4059fc:	f340 83bf 	ble.w	40617e <_dtoa_r+0xdfe>
  405a00:	930a      	str	r3, [sp, #40]	; 0x28
  405a02:	f8dd b010 	ldr.w	fp, [sp, #16]
  405a06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405a08:	465d      	mov	r5, fp
  405a0a:	e002      	b.n	405a12 <_dtoa_r+0x692>
  405a0c:	f001 fa24 	bl	406e58 <__multadd>
  405a10:	4681      	mov	r9, r0
  405a12:	4641      	mov	r1, r8
  405a14:	4648      	mov	r0, r9
  405a16:	f7ff fc1d 	bl	405254 <quorem>
  405a1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405a1e:	f805 ab01 	strb.w	sl, [r5], #1
  405a22:	eba5 030b 	sub.w	r3, r5, fp
  405a26:	42bb      	cmp	r3, r7
  405a28:	f04f 020a 	mov.w	r2, #10
  405a2c:	f04f 0300 	mov.w	r3, #0
  405a30:	4649      	mov	r1, r9
  405a32:	4620      	mov	r0, r4
  405a34:	dbea      	blt.n	405a0c <_dtoa_r+0x68c>
  405a36:	9b04      	ldr	r3, [sp, #16]
  405a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a3a:	2a01      	cmp	r2, #1
  405a3c:	bfac      	ite	ge
  405a3e:	189b      	addge	r3, r3, r2
  405a40:	3301      	addlt	r3, #1
  405a42:	461d      	mov	r5, r3
  405a44:	f04f 0b00 	mov.w	fp, #0
  405a48:	4649      	mov	r1, r9
  405a4a:	2201      	movs	r2, #1
  405a4c:	4620      	mov	r0, r4
  405a4e:	f001 fb7f 	bl	407150 <__lshift>
  405a52:	4641      	mov	r1, r8
  405a54:	4681      	mov	r9, r0
  405a56:	f001 fbcd 	bl	4071f4 <__mcmp>
  405a5a:	2800      	cmp	r0, #0
  405a5c:	f340 823d 	ble.w	405eda <_dtoa_r+0xb5a>
  405a60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405a64:	9904      	ldr	r1, [sp, #16]
  405a66:	1e6b      	subs	r3, r5, #1
  405a68:	e004      	b.n	405a74 <_dtoa_r+0x6f4>
  405a6a:	428b      	cmp	r3, r1
  405a6c:	f000 81ae 	beq.w	405dcc <_dtoa_r+0xa4c>
  405a70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405a74:	2a39      	cmp	r2, #57	; 0x39
  405a76:	f103 0501 	add.w	r5, r3, #1
  405a7a:	d0f6      	beq.n	405a6a <_dtoa_r+0x6ea>
  405a7c:	3201      	adds	r2, #1
  405a7e:	701a      	strb	r2, [r3, #0]
  405a80:	4641      	mov	r1, r8
  405a82:	4620      	mov	r0, r4
  405a84:	f001 f9de 	bl	406e44 <_Bfree>
  405a88:	2e00      	cmp	r6, #0
  405a8a:	f43f ae3d 	beq.w	405708 <_dtoa_r+0x388>
  405a8e:	f1bb 0f00 	cmp.w	fp, #0
  405a92:	d005      	beq.n	405aa0 <_dtoa_r+0x720>
  405a94:	45b3      	cmp	fp, r6
  405a96:	d003      	beq.n	405aa0 <_dtoa_r+0x720>
  405a98:	4659      	mov	r1, fp
  405a9a:	4620      	mov	r0, r4
  405a9c:	f001 f9d2 	bl	406e44 <_Bfree>
  405aa0:	4631      	mov	r1, r6
  405aa2:	4620      	mov	r0, r4
  405aa4:	f001 f9ce 	bl	406e44 <_Bfree>
  405aa8:	e62e      	b.n	405708 <_dtoa_r+0x388>
  405aaa:	2300      	movs	r3, #0
  405aac:	930b      	str	r3, [sp, #44]	; 0x2c
  405aae:	9b02      	ldr	r3, [sp, #8]
  405ab0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405ab2:	4413      	add	r3, r2
  405ab4:	930f      	str	r3, [sp, #60]	; 0x3c
  405ab6:	3301      	adds	r3, #1
  405ab8:	2b01      	cmp	r3, #1
  405aba:	461f      	mov	r7, r3
  405abc:	461e      	mov	r6, r3
  405abe:	930a      	str	r3, [sp, #40]	; 0x28
  405ac0:	bfb8      	it	lt
  405ac2:	2701      	movlt	r7, #1
  405ac4:	2100      	movs	r1, #0
  405ac6:	2f17      	cmp	r7, #23
  405ac8:	6461      	str	r1, [r4, #68]	; 0x44
  405aca:	d90a      	bls.n	405ae2 <_dtoa_r+0x762>
  405acc:	2201      	movs	r2, #1
  405ace:	2304      	movs	r3, #4
  405ad0:	005b      	lsls	r3, r3, #1
  405ad2:	f103 0014 	add.w	r0, r3, #20
  405ad6:	4287      	cmp	r7, r0
  405ad8:	4611      	mov	r1, r2
  405ada:	f102 0201 	add.w	r2, r2, #1
  405ade:	d2f7      	bcs.n	405ad0 <_dtoa_r+0x750>
  405ae0:	6461      	str	r1, [r4, #68]	; 0x44
  405ae2:	4620      	mov	r0, r4
  405ae4:	f001 f988 	bl	406df8 <_Balloc>
  405ae8:	2e0e      	cmp	r6, #14
  405aea:	9004      	str	r0, [sp, #16]
  405aec:	6420      	str	r0, [r4, #64]	; 0x40
  405aee:	f63f ad41 	bhi.w	405574 <_dtoa_r+0x1f4>
  405af2:	2d00      	cmp	r5, #0
  405af4:	f43f ad3e 	beq.w	405574 <_dtoa_r+0x1f4>
  405af8:	9902      	ldr	r1, [sp, #8]
  405afa:	2900      	cmp	r1, #0
  405afc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405b00:	f340 8202 	ble.w	405f08 <_dtoa_r+0xb88>
  405b04:	4bb8      	ldr	r3, [pc, #736]	; (405de8 <_dtoa_r+0xa68>)
  405b06:	f001 020f 	and.w	r2, r1, #15
  405b0a:	110d      	asrs	r5, r1, #4
  405b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405b10:	06e9      	lsls	r1, r5, #27
  405b12:	e9d3 6700 	ldrd	r6, r7, [r3]
  405b16:	f140 81ae 	bpl.w	405e76 <_dtoa_r+0xaf6>
  405b1a:	4bb4      	ldr	r3, [pc, #720]	; (405dec <_dtoa_r+0xa6c>)
  405b1c:	4650      	mov	r0, sl
  405b1e:	4659      	mov	r1, fp
  405b20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405b24:	f002 fbfa 	bl	40831c <__aeabi_ddiv>
  405b28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405b2c:	f005 050f 	and.w	r5, r5, #15
  405b30:	f04f 0a03 	mov.w	sl, #3
  405b34:	b18d      	cbz	r5, 405b5a <_dtoa_r+0x7da>
  405b36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405dec <_dtoa_r+0xa6c>
  405b3a:	07ea      	lsls	r2, r5, #31
  405b3c:	d509      	bpl.n	405b52 <_dtoa_r+0x7d2>
  405b3e:	4630      	mov	r0, r6
  405b40:	4639      	mov	r1, r7
  405b42:	e9d8 2300 	ldrd	r2, r3, [r8]
  405b46:	f002 fabf 	bl	4080c8 <__aeabi_dmul>
  405b4a:	f10a 0a01 	add.w	sl, sl, #1
  405b4e:	4606      	mov	r6, r0
  405b50:	460f      	mov	r7, r1
  405b52:	106d      	asrs	r5, r5, #1
  405b54:	f108 0808 	add.w	r8, r8, #8
  405b58:	d1ef      	bne.n	405b3a <_dtoa_r+0x7ba>
  405b5a:	463b      	mov	r3, r7
  405b5c:	4632      	mov	r2, r6
  405b5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405b62:	f002 fbdb 	bl	40831c <__aeabi_ddiv>
  405b66:	4607      	mov	r7, r0
  405b68:	4688      	mov	r8, r1
  405b6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b6c:	b143      	cbz	r3, 405b80 <_dtoa_r+0x800>
  405b6e:	2200      	movs	r2, #0
  405b70:	4b9f      	ldr	r3, [pc, #636]	; (405df0 <_dtoa_r+0xa70>)
  405b72:	4638      	mov	r0, r7
  405b74:	4641      	mov	r1, r8
  405b76:	f002 fd19 	bl	4085ac <__aeabi_dcmplt>
  405b7a:	2800      	cmp	r0, #0
  405b7c:	f040 8286 	bne.w	40608c <_dtoa_r+0xd0c>
  405b80:	4650      	mov	r0, sl
  405b82:	f002 fa3b 	bl	407ffc <__aeabi_i2d>
  405b86:	463a      	mov	r2, r7
  405b88:	4643      	mov	r3, r8
  405b8a:	f002 fa9d 	bl	4080c8 <__aeabi_dmul>
  405b8e:	4b99      	ldr	r3, [pc, #612]	; (405df4 <_dtoa_r+0xa74>)
  405b90:	2200      	movs	r2, #0
  405b92:	f002 f8e7 	bl	407d64 <__adddf3>
  405b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b98:	4605      	mov	r5, r0
  405b9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405b9e:	2b00      	cmp	r3, #0
  405ba0:	f000 813e 	beq.w	405e20 <_dtoa_r+0xaa0>
  405ba4:	9b02      	ldr	r3, [sp, #8]
  405ba6:	9315      	str	r3, [sp, #84]	; 0x54
  405ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405baa:	9312      	str	r3, [sp, #72]	; 0x48
  405bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405bae:	2b00      	cmp	r3, #0
  405bb0:	f000 81fa 	beq.w	405fa8 <_dtoa_r+0xc28>
  405bb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405bb6:	4b8c      	ldr	r3, [pc, #560]	; (405de8 <_dtoa_r+0xa68>)
  405bb8:	498f      	ldr	r1, [pc, #572]	; (405df8 <_dtoa_r+0xa78>)
  405bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405bbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405bc2:	2000      	movs	r0, #0
  405bc4:	f002 fbaa 	bl	40831c <__aeabi_ddiv>
  405bc8:	462a      	mov	r2, r5
  405bca:	4633      	mov	r3, r6
  405bcc:	f002 f8c8 	bl	407d60 <__aeabi_dsub>
  405bd0:	4682      	mov	sl, r0
  405bd2:	468b      	mov	fp, r1
  405bd4:	4638      	mov	r0, r7
  405bd6:	4641      	mov	r1, r8
  405bd8:	f002 fd26 	bl	408628 <__aeabi_d2iz>
  405bdc:	4605      	mov	r5, r0
  405bde:	f002 fa0d 	bl	407ffc <__aeabi_i2d>
  405be2:	4602      	mov	r2, r0
  405be4:	460b      	mov	r3, r1
  405be6:	4638      	mov	r0, r7
  405be8:	4641      	mov	r1, r8
  405bea:	f002 f8b9 	bl	407d60 <__aeabi_dsub>
  405bee:	3530      	adds	r5, #48	; 0x30
  405bf0:	fa5f f885 	uxtb.w	r8, r5
  405bf4:	9d04      	ldr	r5, [sp, #16]
  405bf6:	4606      	mov	r6, r0
  405bf8:	460f      	mov	r7, r1
  405bfa:	f885 8000 	strb.w	r8, [r5]
  405bfe:	4602      	mov	r2, r0
  405c00:	460b      	mov	r3, r1
  405c02:	4650      	mov	r0, sl
  405c04:	4659      	mov	r1, fp
  405c06:	3501      	adds	r5, #1
  405c08:	f002 fcee 	bl	4085e8 <__aeabi_dcmpgt>
  405c0c:	2800      	cmp	r0, #0
  405c0e:	d154      	bne.n	405cba <_dtoa_r+0x93a>
  405c10:	4632      	mov	r2, r6
  405c12:	463b      	mov	r3, r7
  405c14:	2000      	movs	r0, #0
  405c16:	4976      	ldr	r1, [pc, #472]	; (405df0 <_dtoa_r+0xa70>)
  405c18:	f002 f8a2 	bl	407d60 <__aeabi_dsub>
  405c1c:	4602      	mov	r2, r0
  405c1e:	460b      	mov	r3, r1
  405c20:	4650      	mov	r0, sl
  405c22:	4659      	mov	r1, fp
  405c24:	f002 fce0 	bl	4085e8 <__aeabi_dcmpgt>
  405c28:	2800      	cmp	r0, #0
  405c2a:	f040 8270 	bne.w	40610e <_dtoa_r+0xd8e>
  405c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c30:	2a01      	cmp	r2, #1
  405c32:	f000 8111 	beq.w	405e58 <_dtoa_r+0xad8>
  405c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c38:	9a04      	ldr	r2, [sp, #16]
  405c3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405c3e:	4413      	add	r3, r2
  405c40:	4699      	mov	r9, r3
  405c42:	e00d      	b.n	405c60 <_dtoa_r+0x8e0>
  405c44:	2000      	movs	r0, #0
  405c46:	496a      	ldr	r1, [pc, #424]	; (405df0 <_dtoa_r+0xa70>)
  405c48:	f002 f88a 	bl	407d60 <__aeabi_dsub>
  405c4c:	4652      	mov	r2, sl
  405c4e:	465b      	mov	r3, fp
  405c50:	f002 fcac 	bl	4085ac <__aeabi_dcmplt>
  405c54:	2800      	cmp	r0, #0
  405c56:	f040 8258 	bne.w	40610a <_dtoa_r+0xd8a>
  405c5a:	454d      	cmp	r5, r9
  405c5c:	f000 80fa 	beq.w	405e54 <_dtoa_r+0xad4>
  405c60:	4650      	mov	r0, sl
  405c62:	4659      	mov	r1, fp
  405c64:	2200      	movs	r2, #0
  405c66:	4b65      	ldr	r3, [pc, #404]	; (405dfc <_dtoa_r+0xa7c>)
  405c68:	f002 fa2e 	bl	4080c8 <__aeabi_dmul>
  405c6c:	2200      	movs	r2, #0
  405c6e:	4b63      	ldr	r3, [pc, #396]	; (405dfc <_dtoa_r+0xa7c>)
  405c70:	4682      	mov	sl, r0
  405c72:	468b      	mov	fp, r1
  405c74:	4630      	mov	r0, r6
  405c76:	4639      	mov	r1, r7
  405c78:	f002 fa26 	bl	4080c8 <__aeabi_dmul>
  405c7c:	460f      	mov	r7, r1
  405c7e:	4606      	mov	r6, r0
  405c80:	f002 fcd2 	bl	408628 <__aeabi_d2iz>
  405c84:	4680      	mov	r8, r0
  405c86:	f002 f9b9 	bl	407ffc <__aeabi_i2d>
  405c8a:	4602      	mov	r2, r0
  405c8c:	460b      	mov	r3, r1
  405c8e:	4630      	mov	r0, r6
  405c90:	4639      	mov	r1, r7
  405c92:	f002 f865 	bl	407d60 <__aeabi_dsub>
  405c96:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405c9a:	fa5f f888 	uxtb.w	r8, r8
  405c9e:	4652      	mov	r2, sl
  405ca0:	465b      	mov	r3, fp
  405ca2:	f805 8b01 	strb.w	r8, [r5], #1
  405ca6:	4606      	mov	r6, r0
  405ca8:	460f      	mov	r7, r1
  405caa:	f002 fc7f 	bl	4085ac <__aeabi_dcmplt>
  405cae:	4632      	mov	r2, r6
  405cb0:	463b      	mov	r3, r7
  405cb2:	2800      	cmp	r0, #0
  405cb4:	d0c6      	beq.n	405c44 <_dtoa_r+0x8c4>
  405cb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405cba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405cbc:	9302      	str	r3, [sp, #8]
  405cbe:	e523      	b.n	405708 <_dtoa_r+0x388>
  405cc0:	2300      	movs	r3, #0
  405cc2:	930b      	str	r3, [sp, #44]	; 0x2c
  405cc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405cc6:	2b00      	cmp	r3, #0
  405cc8:	f340 80dc 	ble.w	405e84 <_dtoa_r+0xb04>
  405ccc:	461f      	mov	r7, r3
  405cce:	461e      	mov	r6, r3
  405cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  405cd2:	930a      	str	r3, [sp, #40]	; 0x28
  405cd4:	e6f6      	b.n	405ac4 <_dtoa_r+0x744>
  405cd6:	2301      	movs	r3, #1
  405cd8:	930b      	str	r3, [sp, #44]	; 0x2c
  405cda:	e7f3      	b.n	405cc4 <_dtoa_r+0x944>
  405cdc:	f1ba 0f00 	cmp.w	sl, #0
  405ce0:	f47f ada8 	bne.w	405834 <_dtoa_r+0x4b4>
  405ce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405ce8:	2b00      	cmp	r3, #0
  405cea:	f47f adba 	bne.w	405862 <_dtoa_r+0x4e2>
  405cee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405cf2:	0d3f      	lsrs	r7, r7, #20
  405cf4:	053f      	lsls	r7, r7, #20
  405cf6:	2f00      	cmp	r7, #0
  405cf8:	f000 820d 	beq.w	406116 <_dtoa_r+0xd96>
  405cfc:	9b08      	ldr	r3, [sp, #32]
  405cfe:	3301      	adds	r3, #1
  405d00:	9308      	str	r3, [sp, #32]
  405d02:	9b06      	ldr	r3, [sp, #24]
  405d04:	3301      	adds	r3, #1
  405d06:	9306      	str	r3, [sp, #24]
  405d08:	2301      	movs	r3, #1
  405d0a:	930c      	str	r3, [sp, #48]	; 0x30
  405d0c:	e5ab      	b.n	405866 <_dtoa_r+0x4e6>
  405d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d10:	2b00      	cmp	r3, #0
  405d12:	f73f ac42 	bgt.w	40559a <_dtoa_r+0x21a>
  405d16:	f040 8221 	bne.w	40615c <_dtoa_r+0xddc>
  405d1a:	2200      	movs	r2, #0
  405d1c:	4b38      	ldr	r3, [pc, #224]	; (405e00 <_dtoa_r+0xa80>)
  405d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d22:	f002 f9d1 	bl	4080c8 <__aeabi_dmul>
  405d26:	4652      	mov	r2, sl
  405d28:	465b      	mov	r3, fp
  405d2a:	f002 fc53 	bl	4085d4 <__aeabi_dcmpge>
  405d2e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405d32:	4646      	mov	r6, r8
  405d34:	2800      	cmp	r0, #0
  405d36:	d041      	beq.n	405dbc <_dtoa_r+0xa3c>
  405d38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d3a:	9d04      	ldr	r5, [sp, #16]
  405d3c:	43db      	mvns	r3, r3
  405d3e:	9302      	str	r3, [sp, #8]
  405d40:	4641      	mov	r1, r8
  405d42:	4620      	mov	r0, r4
  405d44:	f001 f87e 	bl	406e44 <_Bfree>
  405d48:	2e00      	cmp	r6, #0
  405d4a:	f43f acdd 	beq.w	405708 <_dtoa_r+0x388>
  405d4e:	e6a7      	b.n	405aa0 <_dtoa_r+0x720>
  405d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405d52:	4649      	mov	r1, r9
  405d54:	4620      	mov	r0, r4
  405d56:	f001 f9ab 	bl	4070b0 <__pow5mult>
  405d5a:	4681      	mov	r9, r0
  405d5c:	e558      	b.n	405810 <_dtoa_r+0x490>
  405d5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405d60:	2a00      	cmp	r2, #0
  405d62:	f000 8187 	beq.w	406074 <_dtoa_r+0xcf4>
  405d66:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405d6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405d6c:	9d08      	ldr	r5, [sp, #32]
  405d6e:	e4f2      	b.n	405756 <_dtoa_r+0x3d6>
  405d70:	f1ba 0f00 	cmp.w	sl, #0
  405d74:	f47f ad75 	bne.w	405862 <_dtoa_r+0x4e2>
  405d78:	e7b4      	b.n	405ce4 <_dtoa_r+0x964>
  405d7a:	f001 f86d 	bl	406e58 <__multadd>
  405d7e:	4647      	mov	r7, r8
  405d80:	4606      	mov	r6, r0
  405d82:	4683      	mov	fp, r0
  405d84:	e5be      	b.n	405904 <_dtoa_r+0x584>
  405d86:	4601      	mov	r1, r0
  405d88:	4620      	mov	r0, r4
  405d8a:	9306      	str	r3, [sp, #24]
  405d8c:	f001 f85a 	bl	406e44 <_Bfree>
  405d90:	2201      	movs	r2, #1
  405d92:	9b06      	ldr	r3, [sp, #24]
  405d94:	e5e0      	b.n	405958 <_dtoa_r+0x5d8>
  405d96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405d98:	2b02      	cmp	r3, #2
  405d9a:	f77f ad96 	ble.w	4058ca <_dtoa_r+0x54a>
  405d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405da0:	2b00      	cmp	r3, #0
  405da2:	d1c9      	bne.n	405d38 <_dtoa_r+0x9b8>
  405da4:	4641      	mov	r1, r8
  405da6:	2205      	movs	r2, #5
  405da8:	4620      	mov	r0, r4
  405daa:	f001 f855 	bl	406e58 <__multadd>
  405dae:	4601      	mov	r1, r0
  405db0:	4680      	mov	r8, r0
  405db2:	4648      	mov	r0, r9
  405db4:	f001 fa1e 	bl	4071f4 <__mcmp>
  405db8:	2800      	cmp	r0, #0
  405dba:	ddbd      	ble.n	405d38 <_dtoa_r+0x9b8>
  405dbc:	9a02      	ldr	r2, [sp, #8]
  405dbe:	9904      	ldr	r1, [sp, #16]
  405dc0:	2331      	movs	r3, #49	; 0x31
  405dc2:	3201      	adds	r2, #1
  405dc4:	9202      	str	r2, [sp, #8]
  405dc6:	700b      	strb	r3, [r1, #0]
  405dc8:	1c4d      	adds	r5, r1, #1
  405dca:	e7b9      	b.n	405d40 <_dtoa_r+0x9c0>
  405dcc:	9a02      	ldr	r2, [sp, #8]
  405dce:	3201      	adds	r2, #1
  405dd0:	9202      	str	r2, [sp, #8]
  405dd2:	9a04      	ldr	r2, [sp, #16]
  405dd4:	2331      	movs	r3, #49	; 0x31
  405dd6:	7013      	strb	r3, [r2, #0]
  405dd8:	e652      	b.n	405a80 <_dtoa_r+0x700>
  405dda:	2301      	movs	r3, #1
  405ddc:	930b      	str	r3, [sp, #44]	; 0x2c
  405dde:	e666      	b.n	405aae <_dtoa_r+0x72e>
  405de0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405de4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405de6:	e48f      	b.n	405708 <_dtoa_r+0x388>
  405de8:	00409bd8 	.word	0x00409bd8
  405dec:	00409bb0 	.word	0x00409bb0
  405df0:	3ff00000 	.word	0x3ff00000
  405df4:	401c0000 	.word	0x401c0000
  405df8:	3fe00000 	.word	0x3fe00000
  405dfc:	40240000 	.word	0x40240000
  405e00:	40140000 	.word	0x40140000
  405e04:	4650      	mov	r0, sl
  405e06:	f002 f8f9 	bl	407ffc <__aeabi_i2d>
  405e0a:	463a      	mov	r2, r7
  405e0c:	4643      	mov	r3, r8
  405e0e:	f002 f95b 	bl	4080c8 <__aeabi_dmul>
  405e12:	2200      	movs	r2, #0
  405e14:	4bc1      	ldr	r3, [pc, #772]	; (40611c <_dtoa_r+0xd9c>)
  405e16:	f001 ffa5 	bl	407d64 <__adddf3>
  405e1a:	4605      	mov	r5, r0
  405e1c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405e20:	4641      	mov	r1, r8
  405e22:	2200      	movs	r2, #0
  405e24:	4bbe      	ldr	r3, [pc, #760]	; (406120 <_dtoa_r+0xda0>)
  405e26:	4638      	mov	r0, r7
  405e28:	f001 ff9a 	bl	407d60 <__aeabi_dsub>
  405e2c:	462a      	mov	r2, r5
  405e2e:	4633      	mov	r3, r6
  405e30:	4682      	mov	sl, r0
  405e32:	468b      	mov	fp, r1
  405e34:	f002 fbd8 	bl	4085e8 <__aeabi_dcmpgt>
  405e38:	4680      	mov	r8, r0
  405e3a:	2800      	cmp	r0, #0
  405e3c:	f040 8110 	bne.w	406060 <_dtoa_r+0xce0>
  405e40:	462a      	mov	r2, r5
  405e42:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405e46:	4650      	mov	r0, sl
  405e48:	4659      	mov	r1, fp
  405e4a:	f002 fbaf 	bl	4085ac <__aeabi_dcmplt>
  405e4e:	b118      	cbz	r0, 405e58 <_dtoa_r+0xad8>
  405e50:	4646      	mov	r6, r8
  405e52:	e771      	b.n	405d38 <_dtoa_r+0x9b8>
  405e54:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405e58:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405e5c:	f7ff bb8a 	b.w	405574 <_dtoa_r+0x1f4>
  405e60:	9804      	ldr	r0, [sp, #16]
  405e62:	f7ff babb 	b.w	4053dc <_dtoa_r+0x5c>
  405e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405e6a:	970c      	str	r7, [sp, #48]	; 0x30
  405e6c:	1afb      	subs	r3, r7, r3
  405e6e:	441a      	add	r2, r3
  405e70:	920d      	str	r2, [sp, #52]	; 0x34
  405e72:	2700      	movs	r7, #0
  405e74:	e469      	b.n	40574a <_dtoa_r+0x3ca>
  405e76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405e7a:	f04f 0a02 	mov.w	sl, #2
  405e7e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405e82:	e657      	b.n	405b34 <_dtoa_r+0x7b4>
  405e84:	2100      	movs	r1, #0
  405e86:	2301      	movs	r3, #1
  405e88:	6461      	str	r1, [r4, #68]	; 0x44
  405e8a:	4620      	mov	r0, r4
  405e8c:	9325      	str	r3, [sp, #148]	; 0x94
  405e8e:	f000 ffb3 	bl	406df8 <_Balloc>
  405e92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405e94:	9004      	str	r0, [sp, #16]
  405e96:	6420      	str	r0, [r4, #64]	; 0x40
  405e98:	930a      	str	r3, [sp, #40]	; 0x28
  405e9a:	930f      	str	r3, [sp, #60]	; 0x3c
  405e9c:	e629      	b.n	405af2 <_dtoa_r+0x772>
  405e9e:	2a00      	cmp	r2, #0
  405ea0:	46d0      	mov	r8, sl
  405ea2:	f8cd b018 	str.w	fp, [sp, #24]
  405ea6:	469a      	mov	sl, r3
  405ea8:	dd11      	ble.n	405ece <_dtoa_r+0xb4e>
  405eaa:	4649      	mov	r1, r9
  405eac:	2201      	movs	r2, #1
  405eae:	4620      	mov	r0, r4
  405eb0:	f001 f94e 	bl	407150 <__lshift>
  405eb4:	4641      	mov	r1, r8
  405eb6:	4681      	mov	r9, r0
  405eb8:	f001 f99c 	bl	4071f4 <__mcmp>
  405ebc:	2800      	cmp	r0, #0
  405ebe:	f340 8146 	ble.w	40614e <_dtoa_r+0xdce>
  405ec2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405ec6:	f000 8106 	beq.w	4060d6 <_dtoa_r+0xd56>
  405eca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405ece:	46b3      	mov	fp, r6
  405ed0:	f887 a000 	strb.w	sl, [r7]
  405ed4:	1c7d      	adds	r5, r7, #1
  405ed6:	9e06      	ldr	r6, [sp, #24]
  405ed8:	e5d2      	b.n	405a80 <_dtoa_r+0x700>
  405eda:	d104      	bne.n	405ee6 <_dtoa_r+0xb66>
  405edc:	f01a 0f01 	tst.w	sl, #1
  405ee0:	d001      	beq.n	405ee6 <_dtoa_r+0xb66>
  405ee2:	e5bd      	b.n	405a60 <_dtoa_r+0x6e0>
  405ee4:	4615      	mov	r5, r2
  405ee6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405eea:	2b30      	cmp	r3, #48	; 0x30
  405eec:	f105 32ff 	add.w	r2, r5, #4294967295
  405ef0:	d0f8      	beq.n	405ee4 <_dtoa_r+0xb64>
  405ef2:	e5c5      	b.n	405a80 <_dtoa_r+0x700>
  405ef4:	9904      	ldr	r1, [sp, #16]
  405ef6:	2230      	movs	r2, #48	; 0x30
  405ef8:	700a      	strb	r2, [r1, #0]
  405efa:	9a02      	ldr	r2, [sp, #8]
  405efc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f00:	3201      	adds	r2, #1
  405f02:	9202      	str	r2, [sp, #8]
  405f04:	f7ff bbfc 	b.w	405700 <_dtoa_r+0x380>
  405f08:	f000 80bb 	beq.w	406082 <_dtoa_r+0xd02>
  405f0c:	9b02      	ldr	r3, [sp, #8]
  405f0e:	425d      	negs	r5, r3
  405f10:	4b84      	ldr	r3, [pc, #528]	; (406124 <_dtoa_r+0xda4>)
  405f12:	f005 020f 	and.w	r2, r5, #15
  405f16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405f22:	f002 f8d1 	bl	4080c8 <__aeabi_dmul>
  405f26:	112d      	asrs	r5, r5, #4
  405f28:	4607      	mov	r7, r0
  405f2a:	4688      	mov	r8, r1
  405f2c:	f000 812c 	beq.w	406188 <_dtoa_r+0xe08>
  405f30:	4e7d      	ldr	r6, [pc, #500]	; (406128 <_dtoa_r+0xda8>)
  405f32:	f04f 0a02 	mov.w	sl, #2
  405f36:	07eb      	lsls	r3, r5, #31
  405f38:	d509      	bpl.n	405f4e <_dtoa_r+0xbce>
  405f3a:	4638      	mov	r0, r7
  405f3c:	4641      	mov	r1, r8
  405f3e:	e9d6 2300 	ldrd	r2, r3, [r6]
  405f42:	f002 f8c1 	bl	4080c8 <__aeabi_dmul>
  405f46:	f10a 0a01 	add.w	sl, sl, #1
  405f4a:	4607      	mov	r7, r0
  405f4c:	4688      	mov	r8, r1
  405f4e:	106d      	asrs	r5, r5, #1
  405f50:	f106 0608 	add.w	r6, r6, #8
  405f54:	d1ef      	bne.n	405f36 <_dtoa_r+0xbb6>
  405f56:	e608      	b.n	405b6a <_dtoa_r+0x7ea>
  405f58:	6871      	ldr	r1, [r6, #4]
  405f5a:	4620      	mov	r0, r4
  405f5c:	f000 ff4c 	bl	406df8 <_Balloc>
  405f60:	6933      	ldr	r3, [r6, #16]
  405f62:	3302      	adds	r3, #2
  405f64:	009a      	lsls	r2, r3, #2
  405f66:	4605      	mov	r5, r0
  405f68:	f106 010c 	add.w	r1, r6, #12
  405f6c:	300c      	adds	r0, #12
  405f6e:	f7fc fd51 	bl	402a14 <memcpy>
  405f72:	4629      	mov	r1, r5
  405f74:	2201      	movs	r2, #1
  405f76:	4620      	mov	r0, r4
  405f78:	f001 f8ea 	bl	407150 <__lshift>
  405f7c:	9006      	str	r0, [sp, #24]
  405f7e:	e4b5      	b.n	4058ec <_dtoa_r+0x56c>
  405f80:	2b39      	cmp	r3, #57	; 0x39
  405f82:	f8cd b018 	str.w	fp, [sp, #24]
  405f86:	46d0      	mov	r8, sl
  405f88:	f000 80a5 	beq.w	4060d6 <_dtoa_r+0xd56>
  405f8c:	f103 0a01 	add.w	sl, r3, #1
  405f90:	46b3      	mov	fp, r6
  405f92:	f887 a000 	strb.w	sl, [r7]
  405f96:	1c7d      	adds	r5, r7, #1
  405f98:	9e06      	ldr	r6, [sp, #24]
  405f9a:	e571      	b.n	405a80 <_dtoa_r+0x700>
  405f9c:	465a      	mov	r2, fp
  405f9e:	46d0      	mov	r8, sl
  405fa0:	46b3      	mov	fp, r6
  405fa2:	469a      	mov	sl, r3
  405fa4:	4616      	mov	r6, r2
  405fa6:	e54f      	b.n	405a48 <_dtoa_r+0x6c8>
  405fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405faa:	495e      	ldr	r1, [pc, #376]	; (406124 <_dtoa_r+0xda4>)
  405fac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405fb0:	462a      	mov	r2, r5
  405fb2:	4633      	mov	r3, r6
  405fb4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405fb8:	f002 f886 	bl	4080c8 <__aeabi_dmul>
  405fbc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405fc0:	4638      	mov	r0, r7
  405fc2:	4641      	mov	r1, r8
  405fc4:	f002 fb30 	bl	408628 <__aeabi_d2iz>
  405fc8:	4605      	mov	r5, r0
  405fca:	f002 f817 	bl	407ffc <__aeabi_i2d>
  405fce:	460b      	mov	r3, r1
  405fd0:	4602      	mov	r2, r0
  405fd2:	4641      	mov	r1, r8
  405fd4:	4638      	mov	r0, r7
  405fd6:	f001 fec3 	bl	407d60 <__aeabi_dsub>
  405fda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fdc:	460f      	mov	r7, r1
  405fde:	9904      	ldr	r1, [sp, #16]
  405fe0:	3530      	adds	r5, #48	; 0x30
  405fe2:	2b01      	cmp	r3, #1
  405fe4:	700d      	strb	r5, [r1, #0]
  405fe6:	4606      	mov	r6, r0
  405fe8:	f101 0501 	add.w	r5, r1, #1
  405fec:	d026      	beq.n	40603c <_dtoa_r+0xcbc>
  405fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ff0:	9a04      	ldr	r2, [sp, #16]
  405ff2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406130 <_dtoa_r+0xdb0>
  405ff6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ffa:	4413      	add	r3, r2
  405ffc:	f04f 0a00 	mov.w	sl, #0
  406000:	4699      	mov	r9, r3
  406002:	4652      	mov	r2, sl
  406004:	465b      	mov	r3, fp
  406006:	4630      	mov	r0, r6
  406008:	4639      	mov	r1, r7
  40600a:	f002 f85d 	bl	4080c8 <__aeabi_dmul>
  40600e:	460f      	mov	r7, r1
  406010:	4606      	mov	r6, r0
  406012:	f002 fb09 	bl	408628 <__aeabi_d2iz>
  406016:	4680      	mov	r8, r0
  406018:	f001 fff0 	bl	407ffc <__aeabi_i2d>
  40601c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406020:	4602      	mov	r2, r0
  406022:	460b      	mov	r3, r1
  406024:	4630      	mov	r0, r6
  406026:	4639      	mov	r1, r7
  406028:	f001 fe9a 	bl	407d60 <__aeabi_dsub>
  40602c:	f805 8b01 	strb.w	r8, [r5], #1
  406030:	454d      	cmp	r5, r9
  406032:	4606      	mov	r6, r0
  406034:	460f      	mov	r7, r1
  406036:	d1e4      	bne.n	406002 <_dtoa_r+0xc82>
  406038:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40603c:	4b3b      	ldr	r3, [pc, #236]	; (40612c <_dtoa_r+0xdac>)
  40603e:	2200      	movs	r2, #0
  406040:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406044:	f001 fe8e 	bl	407d64 <__adddf3>
  406048:	4632      	mov	r2, r6
  40604a:	463b      	mov	r3, r7
  40604c:	f002 faae 	bl	4085ac <__aeabi_dcmplt>
  406050:	2800      	cmp	r0, #0
  406052:	d046      	beq.n	4060e2 <_dtoa_r+0xd62>
  406054:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406056:	9302      	str	r3, [sp, #8]
  406058:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40605c:	f7ff bb43 	b.w	4056e6 <_dtoa_r+0x366>
  406060:	f04f 0800 	mov.w	r8, #0
  406064:	4646      	mov	r6, r8
  406066:	e6a9      	b.n	405dbc <_dtoa_r+0xa3c>
  406068:	9b08      	ldr	r3, [sp, #32]
  40606a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40606c:	1a9d      	subs	r5, r3, r2
  40606e:	2300      	movs	r3, #0
  406070:	f7ff bb71 	b.w	405756 <_dtoa_r+0x3d6>
  406074:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406076:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406078:	9d08      	ldr	r5, [sp, #32]
  40607a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40607e:	f7ff bb6a 	b.w	405756 <_dtoa_r+0x3d6>
  406082:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406086:	f04f 0a02 	mov.w	sl, #2
  40608a:	e56e      	b.n	405b6a <_dtoa_r+0x7ea>
  40608c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40608e:	2b00      	cmp	r3, #0
  406090:	f43f aeb8 	beq.w	405e04 <_dtoa_r+0xa84>
  406094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406096:	2b00      	cmp	r3, #0
  406098:	f77f aede 	ble.w	405e58 <_dtoa_r+0xad8>
  40609c:	2200      	movs	r2, #0
  40609e:	4b24      	ldr	r3, [pc, #144]	; (406130 <_dtoa_r+0xdb0>)
  4060a0:	4638      	mov	r0, r7
  4060a2:	4641      	mov	r1, r8
  4060a4:	f002 f810 	bl	4080c8 <__aeabi_dmul>
  4060a8:	4607      	mov	r7, r0
  4060aa:	4688      	mov	r8, r1
  4060ac:	f10a 0001 	add.w	r0, sl, #1
  4060b0:	f001 ffa4 	bl	407ffc <__aeabi_i2d>
  4060b4:	463a      	mov	r2, r7
  4060b6:	4643      	mov	r3, r8
  4060b8:	f002 f806 	bl	4080c8 <__aeabi_dmul>
  4060bc:	2200      	movs	r2, #0
  4060be:	4b17      	ldr	r3, [pc, #92]	; (40611c <_dtoa_r+0xd9c>)
  4060c0:	f001 fe50 	bl	407d64 <__adddf3>
  4060c4:	9a02      	ldr	r2, [sp, #8]
  4060c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060c8:	9312      	str	r3, [sp, #72]	; 0x48
  4060ca:	3a01      	subs	r2, #1
  4060cc:	4605      	mov	r5, r0
  4060ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4060d2:	9215      	str	r2, [sp, #84]	; 0x54
  4060d4:	e56a      	b.n	405bac <_dtoa_r+0x82c>
  4060d6:	2239      	movs	r2, #57	; 0x39
  4060d8:	46b3      	mov	fp, r6
  4060da:	703a      	strb	r2, [r7, #0]
  4060dc:	9e06      	ldr	r6, [sp, #24]
  4060de:	1c7d      	adds	r5, r7, #1
  4060e0:	e4c0      	b.n	405a64 <_dtoa_r+0x6e4>
  4060e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4060e6:	2000      	movs	r0, #0
  4060e8:	4910      	ldr	r1, [pc, #64]	; (40612c <_dtoa_r+0xdac>)
  4060ea:	f001 fe39 	bl	407d60 <__aeabi_dsub>
  4060ee:	4632      	mov	r2, r6
  4060f0:	463b      	mov	r3, r7
  4060f2:	f002 fa79 	bl	4085e8 <__aeabi_dcmpgt>
  4060f6:	b908      	cbnz	r0, 4060fc <_dtoa_r+0xd7c>
  4060f8:	e6ae      	b.n	405e58 <_dtoa_r+0xad8>
  4060fa:	4615      	mov	r5, r2
  4060fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406100:	2b30      	cmp	r3, #48	; 0x30
  406102:	f105 32ff 	add.w	r2, r5, #4294967295
  406106:	d0f8      	beq.n	4060fa <_dtoa_r+0xd7a>
  406108:	e5d7      	b.n	405cba <_dtoa_r+0x93a>
  40610a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40610e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406110:	9302      	str	r3, [sp, #8]
  406112:	f7ff bae8 	b.w	4056e6 <_dtoa_r+0x366>
  406116:	970c      	str	r7, [sp, #48]	; 0x30
  406118:	f7ff bba5 	b.w	405866 <_dtoa_r+0x4e6>
  40611c:	401c0000 	.word	0x401c0000
  406120:	40140000 	.word	0x40140000
  406124:	00409bd8 	.word	0x00409bd8
  406128:	00409bb0 	.word	0x00409bb0
  40612c:	3fe00000 	.word	0x3fe00000
  406130:	40240000 	.word	0x40240000
  406134:	2b39      	cmp	r3, #57	; 0x39
  406136:	f8cd b018 	str.w	fp, [sp, #24]
  40613a:	46d0      	mov	r8, sl
  40613c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406140:	469a      	mov	sl, r3
  406142:	d0c8      	beq.n	4060d6 <_dtoa_r+0xd56>
  406144:	f1bb 0f00 	cmp.w	fp, #0
  406148:	f73f aebf 	bgt.w	405eca <_dtoa_r+0xb4a>
  40614c:	e6bf      	b.n	405ece <_dtoa_r+0xb4e>
  40614e:	f47f aebe 	bne.w	405ece <_dtoa_r+0xb4e>
  406152:	f01a 0f01 	tst.w	sl, #1
  406156:	f43f aeba 	beq.w	405ece <_dtoa_r+0xb4e>
  40615a:	e6b2      	b.n	405ec2 <_dtoa_r+0xb42>
  40615c:	f04f 0800 	mov.w	r8, #0
  406160:	4646      	mov	r6, r8
  406162:	e5e9      	b.n	405d38 <_dtoa_r+0x9b8>
  406164:	4631      	mov	r1, r6
  406166:	2300      	movs	r3, #0
  406168:	220a      	movs	r2, #10
  40616a:	4620      	mov	r0, r4
  40616c:	f000 fe74 	bl	406e58 <__multadd>
  406170:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406172:	2b00      	cmp	r3, #0
  406174:	4606      	mov	r6, r0
  406176:	dd0a      	ble.n	40618e <_dtoa_r+0xe0e>
  406178:	930a      	str	r3, [sp, #40]	; 0x28
  40617a:	f7ff bbaa 	b.w	4058d2 <_dtoa_r+0x552>
  40617e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406180:	2b02      	cmp	r3, #2
  406182:	dc23      	bgt.n	4061cc <_dtoa_r+0xe4c>
  406184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406186:	e43b      	b.n	405a00 <_dtoa_r+0x680>
  406188:	f04f 0a02 	mov.w	sl, #2
  40618c:	e4ed      	b.n	405b6a <_dtoa_r+0x7ea>
  40618e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406190:	2b02      	cmp	r3, #2
  406192:	dc1b      	bgt.n	4061cc <_dtoa_r+0xe4c>
  406194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406196:	e7ef      	b.n	406178 <_dtoa_r+0xdf8>
  406198:	2500      	movs	r5, #0
  40619a:	6465      	str	r5, [r4, #68]	; 0x44
  40619c:	4629      	mov	r1, r5
  40619e:	4620      	mov	r0, r4
  4061a0:	f000 fe2a 	bl	406df8 <_Balloc>
  4061a4:	f04f 33ff 	mov.w	r3, #4294967295
  4061a8:	930a      	str	r3, [sp, #40]	; 0x28
  4061aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4061ac:	2301      	movs	r3, #1
  4061ae:	9004      	str	r0, [sp, #16]
  4061b0:	9525      	str	r5, [sp, #148]	; 0x94
  4061b2:	6420      	str	r0, [r4, #64]	; 0x40
  4061b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4061b6:	f7ff b9dd 	b.w	405574 <_dtoa_r+0x1f4>
  4061ba:	2501      	movs	r5, #1
  4061bc:	f7ff b9a5 	b.w	40550a <_dtoa_r+0x18a>
  4061c0:	f43f ab69 	beq.w	405896 <_dtoa_r+0x516>
  4061c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4061c8:	f7ff bbf9 	b.w	4059be <_dtoa_r+0x63e>
  4061cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061ce:	930a      	str	r3, [sp, #40]	; 0x28
  4061d0:	e5e5      	b.n	405d9e <_dtoa_r+0xa1e>
  4061d2:	bf00      	nop

004061d4 <__sflush_r>:
  4061d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4061d8:	b29a      	uxth	r2, r3
  4061da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061de:	460d      	mov	r5, r1
  4061e0:	0711      	lsls	r1, r2, #28
  4061e2:	4680      	mov	r8, r0
  4061e4:	d43a      	bmi.n	40625c <__sflush_r+0x88>
  4061e6:	686a      	ldr	r2, [r5, #4]
  4061e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4061ec:	2a00      	cmp	r2, #0
  4061ee:	81ab      	strh	r3, [r5, #12]
  4061f0:	dd6f      	ble.n	4062d2 <__sflush_r+0xfe>
  4061f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4061f4:	2c00      	cmp	r4, #0
  4061f6:	d049      	beq.n	40628c <__sflush_r+0xb8>
  4061f8:	2200      	movs	r2, #0
  4061fa:	b29b      	uxth	r3, r3
  4061fc:	f8d8 6000 	ldr.w	r6, [r8]
  406200:	f8c8 2000 	str.w	r2, [r8]
  406204:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406208:	d067      	beq.n	4062da <__sflush_r+0x106>
  40620a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40620c:	075f      	lsls	r7, r3, #29
  40620e:	d505      	bpl.n	40621c <__sflush_r+0x48>
  406210:	6869      	ldr	r1, [r5, #4]
  406212:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406214:	1a52      	subs	r2, r2, r1
  406216:	b10b      	cbz	r3, 40621c <__sflush_r+0x48>
  406218:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40621a:	1ad2      	subs	r2, r2, r3
  40621c:	2300      	movs	r3, #0
  40621e:	69e9      	ldr	r1, [r5, #28]
  406220:	4640      	mov	r0, r8
  406222:	47a0      	blx	r4
  406224:	1c44      	adds	r4, r0, #1
  406226:	d03c      	beq.n	4062a2 <__sflush_r+0xce>
  406228:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40622c:	692a      	ldr	r2, [r5, #16]
  40622e:	602a      	str	r2, [r5, #0]
  406230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406234:	2200      	movs	r2, #0
  406236:	81ab      	strh	r3, [r5, #12]
  406238:	04db      	lsls	r3, r3, #19
  40623a:	606a      	str	r2, [r5, #4]
  40623c:	d447      	bmi.n	4062ce <__sflush_r+0xfa>
  40623e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406240:	f8c8 6000 	str.w	r6, [r8]
  406244:	b311      	cbz	r1, 40628c <__sflush_r+0xb8>
  406246:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40624a:	4299      	cmp	r1, r3
  40624c:	d002      	beq.n	406254 <__sflush_r+0x80>
  40624e:	4640      	mov	r0, r8
  406250:	f000 f9de 	bl	406610 <_free_r>
  406254:	2000      	movs	r0, #0
  406256:	6328      	str	r0, [r5, #48]	; 0x30
  406258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40625c:	692e      	ldr	r6, [r5, #16]
  40625e:	b1ae      	cbz	r6, 40628c <__sflush_r+0xb8>
  406260:	682c      	ldr	r4, [r5, #0]
  406262:	602e      	str	r6, [r5, #0]
  406264:	0791      	lsls	r1, r2, #30
  406266:	bf0c      	ite	eq
  406268:	696b      	ldreq	r3, [r5, #20]
  40626a:	2300      	movne	r3, #0
  40626c:	1ba4      	subs	r4, r4, r6
  40626e:	60ab      	str	r3, [r5, #8]
  406270:	e00a      	b.n	406288 <__sflush_r+0xb4>
  406272:	4623      	mov	r3, r4
  406274:	4632      	mov	r2, r6
  406276:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406278:	69e9      	ldr	r1, [r5, #28]
  40627a:	4640      	mov	r0, r8
  40627c:	47b8      	blx	r7
  40627e:	2800      	cmp	r0, #0
  406280:	eba4 0400 	sub.w	r4, r4, r0
  406284:	4406      	add	r6, r0
  406286:	dd04      	ble.n	406292 <__sflush_r+0xbe>
  406288:	2c00      	cmp	r4, #0
  40628a:	dcf2      	bgt.n	406272 <__sflush_r+0x9e>
  40628c:	2000      	movs	r0, #0
  40628e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406292:	89ab      	ldrh	r3, [r5, #12]
  406294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406298:	81ab      	strh	r3, [r5, #12]
  40629a:	f04f 30ff 	mov.w	r0, #4294967295
  40629e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4062a2:	f8d8 4000 	ldr.w	r4, [r8]
  4062a6:	2c1d      	cmp	r4, #29
  4062a8:	d8f3      	bhi.n	406292 <__sflush_r+0xbe>
  4062aa:	4b19      	ldr	r3, [pc, #100]	; (406310 <__sflush_r+0x13c>)
  4062ac:	40e3      	lsrs	r3, r4
  4062ae:	43db      	mvns	r3, r3
  4062b0:	f013 0301 	ands.w	r3, r3, #1
  4062b4:	d1ed      	bne.n	406292 <__sflush_r+0xbe>
  4062b6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4062ba:	606b      	str	r3, [r5, #4]
  4062bc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4062c0:	6929      	ldr	r1, [r5, #16]
  4062c2:	81ab      	strh	r3, [r5, #12]
  4062c4:	04da      	lsls	r2, r3, #19
  4062c6:	6029      	str	r1, [r5, #0]
  4062c8:	d5b9      	bpl.n	40623e <__sflush_r+0x6a>
  4062ca:	2c00      	cmp	r4, #0
  4062cc:	d1b7      	bne.n	40623e <__sflush_r+0x6a>
  4062ce:	6528      	str	r0, [r5, #80]	; 0x50
  4062d0:	e7b5      	b.n	40623e <__sflush_r+0x6a>
  4062d2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4062d4:	2a00      	cmp	r2, #0
  4062d6:	dc8c      	bgt.n	4061f2 <__sflush_r+0x1e>
  4062d8:	e7d8      	b.n	40628c <__sflush_r+0xb8>
  4062da:	2301      	movs	r3, #1
  4062dc:	69e9      	ldr	r1, [r5, #28]
  4062de:	4640      	mov	r0, r8
  4062e0:	47a0      	blx	r4
  4062e2:	1c43      	adds	r3, r0, #1
  4062e4:	4602      	mov	r2, r0
  4062e6:	d002      	beq.n	4062ee <__sflush_r+0x11a>
  4062e8:	89ab      	ldrh	r3, [r5, #12]
  4062ea:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4062ec:	e78e      	b.n	40620c <__sflush_r+0x38>
  4062ee:	f8d8 3000 	ldr.w	r3, [r8]
  4062f2:	2b00      	cmp	r3, #0
  4062f4:	d0f8      	beq.n	4062e8 <__sflush_r+0x114>
  4062f6:	2b1d      	cmp	r3, #29
  4062f8:	d001      	beq.n	4062fe <__sflush_r+0x12a>
  4062fa:	2b16      	cmp	r3, #22
  4062fc:	d102      	bne.n	406304 <__sflush_r+0x130>
  4062fe:	f8c8 6000 	str.w	r6, [r8]
  406302:	e7c3      	b.n	40628c <__sflush_r+0xb8>
  406304:	89ab      	ldrh	r3, [r5, #12]
  406306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40630a:	81ab      	strh	r3, [r5, #12]
  40630c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406310:	20400001 	.word	0x20400001

00406314 <_fflush_r>:
  406314:	b538      	push	{r3, r4, r5, lr}
  406316:	460d      	mov	r5, r1
  406318:	4604      	mov	r4, r0
  40631a:	b108      	cbz	r0, 406320 <_fflush_r+0xc>
  40631c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40631e:	b1bb      	cbz	r3, 406350 <_fflush_r+0x3c>
  406320:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406324:	b188      	cbz	r0, 40634a <_fflush_r+0x36>
  406326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406328:	07db      	lsls	r3, r3, #31
  40632a:	d401      	bmi.n	406330 <_fflush_r+0x1c>
  40632c:	0581      	lsls	r1, r0, #22
  40632e:	d517      	bpl.n	406360 <_fflush_r+0x4c>
  406330:	4620      	mov	r0, r4
  406332:	4629      	mov	r1, r5
  406334:	f7ff ff4e 	bl	4061d4 <__sflush_r>
  406338:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40633a:	07da      	lsls	r2, r3, #31
  40633c:	4604      	mov	r4, r0
  40633e:	d402      	bmi.n	406346 <_fflush_r+0x32>
  406340:	89ab      	ldrh	r3, [r5, #12]
  406342:	059b      	lsls	r3, r3, #22
  406344:	d507      	bpl.n	406356 <_fflush_r+0x42>
  406346:	4620      	mov	r0, r4
  406348:	bd38      	pop	{r3, r4, r5, pc}
  40634a:	4604      	mov	r4, r0
  40634c:	4620      	mov	r0, r4
  40634e:	bd38      	pop	{r3, r4, r5, pc}
  406350:	f000 f838 	bl	4063c4 <__sinit>
  406354:	e7e4      	b.n	406320 <_fflush_r+0xc>
  406356:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406358:	f000 fc04 	bl	406b64 <__retarget_lock_release_recursive>
  40635c:	4620      	mov	r0, r4
  40635e:	bd38      	pop	{r3, r4, r5, pc}
  406360:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406362:	f000 fbfd 	bl	406b60 <__retarget_lock_acquire_recursive>
  406366:	e7e3      	b.n	406330 <_fflush_r+0x1c>

00406368 <_cleanup_r>:
  406368:	4901      	ldr	r1, [pc, #4]	; (406370 <_cleanup_r+0x8>)
  40636a:	f000 bbaf 	b.w	406acc <_fwalk_reent>
  40636e:	bf00      	nop
  406370:	00407bf1 	.word	0x00407bf1

00406374 <std.isra.0>:
  406374:	b510      	push	{r4, lr}
  406376:	2300      	movs	r3, #0
  406378:	4604      	mov	r4, r0
  40637a:	8181      	strh	r1, [r0, #12]
  40637c:	81c2      	strh	r2, [r0, #14]
  40637e:	6003      	str	r3, [r0, #0]
  406380:	6043      	str	r3, [r0, #4]
  406382:	6083      	str	r3, [r0, #8]
  406384:	6643      	str	r3, [r0, #100]	; 0x64
  406386:	6103      	str	r3, [r0, #16]
  406388:	6143      	str	r3, [r0, #20]
  40638a:	6183      	str	r3, [r0, #24]
  40638c:	4619      	mov	r1, r3
  40638e:	2208      	movs	r2, #8
  406390:	305c      	adds	r0, #92	; 0x5c
  406392:	f7fc fbd9 	bl	402b48 <memset>
  406396:	4807      	ldr	r0, [pc, #28]	; (4063b4 <std.isra.0+0x40>)
  406398:	4907      	ldr	r1, [pc, #28]	; (4063b8 <std.isra.0+0x44>)
  40639a:	4a08      	ldr	r2, [pc, #32]	; (4063bc <std.isra.0+0x48>)
  40639c:	4b08      	ldr	r3, [pc, #32]	; (4063c0 <std.isra.0+0x4c>)
  40639e:	6220      	str	r0, [r4, #32]
  4063a0:	61e4      	str	r4, [r4, #28]
  4063a2:	6261      	str	r1, [r4, #36]	; 0x24
  4063a4:	62a2      	str	r2, [r4, #40]	; 0x28
  4063a6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4063a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4063ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4063b0:	f000 bbd2 	b.w	406b58 <__retarget_lock_init_recursive>
  4063b4:	004077d5 	.word	0x004077d5
  4063b8:	004077f9 	.word	0x004077f9
  4063bc:	00407835 	.word	0x00407835
  4063c0:	00407855 	.word	0x00407855

004063c4 <__sinit>:
  4063c4:	b510      	push	{r4, lr}
  4063c6:	4604      	mov	r4, r0
  4063c8:	4812      	ldr	r0, [pc, #72]	; (406414 <__sinit+0x50>)
  4063ca:	f000 fbc9 	bl	406b60 <__retarget_lock_acquire_recursive>
  4063ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4063d0:	b9d2      	cbnz	r2, 406408 <__sinit+0x44>
  4063d2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4063d6:	4810      	ldr	r0, [pc, #64]	; (406418 <__sinit+0x54>)
  4063d8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4063dc:	2103      	movs	r1, #3
  4063de:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4063e2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4063e4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4063e8:	6860      	ldr	r0, [r4, #4]
  4063ea:	2104      	movs	r1, #4
  4063ec:	f7ff ffc2 	bl	406374 <std.isra.0>
  4063f0:	2201      	movs	r2, #1
  4063f2:	2109      	movs	r1, #9
  4063f4:	68a0      	ldr	r0, [r4, #8]
  4063f6:	f7ff ffbd 	bl	406374 <std.isra.0>
  4063fa:	2202      	movs	r2, #2
  4063fc:	2112      	movs	r1, #18
  4063fe:	68e0      	ldr	r0, [r4, #12]
  406400:	f7ff ffb8 	bl	406374 <std.isra.0>
  406404:	2301      	movs	r3, #1
  406406:	63a3      	str	r3, [r4, #56]	; 0x38
  406408:	4802      	ldr	r0, [pc, #8]	; (406414 <__sinit+0x50>)
  40640a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40640e:	f000 bba9 	b.w	406b64 <__retarget_lock_release_recursive>
  406412:	bf00      	nop
  406414:	20408cc0 	.word	0x20408cc0
  406418:	00406369 	.word	0x00406369

0040641c <__sfp_lock_acquire>:
  40641c:	4801      	ldr	r0, [pc, #4]	; (406424 <__sfp_lock_acquire+0x8>)
  40641e:	f000 bb9f 	b.w	406b60 <__retarget_lock_acquire_recursive>
  406422:	bf00      	nop
  406424:	20408cd4 	.word	0x20408cd4

00406428 <__sfp_lock_release>:
  406428:	4801      	ldr	r0, [pc, #4]	; (406430 <__sfp_lock_release+0x8>)
  40642a:	f000 bb9b 	b.w	406b64 <__retarget_lock_release_recursive>
  40642e:	bf00      	nop
  406430:	20408cd4 	.word	0x20408cd4

00406434 <__libc_fini_array>:
  406434:	b538      	push	{r3, r4, r5, lr}
  406436:	4c0a      	ldr	r4, [pc, #40]	; (406460 <__libc_fini_array+0x2c>)
  406438:	4d0a      	ldr	r5, [pc, #40]	; (406464 <__libc_fini_array+0x30>)
  40643a:	1b64      	subs	r4, r4, r5
  40643c:	10a4      	asrs	r4, r4, #2
  40643e:	d00a      	beq.n	406456 <__libc_fini_array+0x22>
  406440:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406444:	3b01      	subs	r3, #1
  406446:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40644a:	3c01      	subs	r4, #1
  40644c:	f855 3904 	ldr.w	r3, [r5], #-4
  406450:	4798      	blx	r3
  406452:	2c00      	cmp	r4, #0
  406454:	d1f9      	bne.n	40644a <__libc_fini_array+0x16>
  406456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40645a:	f003 bcb3 	b.w	409dc4 <_fini>
  40645e:	bf00      	nop
  406460:	00409dd4 	.word	0x00409dd4
  406464:	00409dd0 	.word	0x00409dd0

00406468 <__fputwc>:
  406468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40646c:	b082      	sub	sp, #8
  40646e:	4680      	mov	r8, r0
  406470:	4689      	mov	r9, r1
  406472:	4614      	mov	r4, r2
  406474:	f000 fb54 	bl	406b20 <__locale_mb_cur_max>
  406478:	2801      	cmp	r0, #1
  40647a:	d036      	beq.n	4064ea <__fputwc+0x82>
  40647c:	464a      	mov	r2, r9
  40647e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406482:	a901      	add	r1, sp, #4
  406484:	4640      	mov	r0, r8
  406486:	f001 fac1 	bl	407a0c <_wcrtomb_r>
  40648a:	1c42      	adds	r2, r0, #1
  40648c:	4606      	mov	r6, r0
  40648e:	d025      	beq.n	4064dc <__fputwc+0x74>
  406490:	b3a8      	cbz	r0, 4064fe <__fputwc+0x96>
  406492:	f89d e004 	ldrb.w	lr, [sp, #4]
  406496:	2500      	movs	r5, #0
  406498:	f10d 0a04 	add.w	sl, sp, #4
  40649c:	e009      	b.n	4064b2 <__fputwc+0x4a>
  40649e:	6823      	ldr	r3, [r4, #0]
  4064a0:	1c5a      	adds	r2, r3, #1
  4064a2:	6022      	str	r2, [r4, #0]
  4064a4:	f883 e000 	strb.w	lr, [r3]
  4064a8:	3501      	adds	r5, #1
  4064aa:	42b5      	cmp	r5, r6
  4064ac:	d227      	bcs.n	4064fe <__fputwc+0x96>
  4064ae:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4064b2:	68a3      	ldr	r3, [r4, #8]
  4064b4:	3b01      	subs	r3, #1
  4064b6:	2b00      	cmp	r3, #0
  4064b8:	60a3      	str	r3, [r4, #8]
  4064ba:	daf0      	bge.n	40649e <__fputwc+0x36>
  4064bc:	69a7      	ldr	r7, [r4, #24]
  4064be:	42bb      	cmp	r3, r7
  4064c0:	4671      	mov	r1, lr
  4064c2:	4622      	mov	r2, r4
  4064c4:	4640      	mov	r0, r8
  4064c6:	db02      	blt.n	4064ce <__fputwc+0x66>
  4064c8:	f1be 0f0a 	cmp.w	lr, #10
  4064cc:	d1e7      	bne.n	40649e <__fputwc+0x36>
  4064ce:	f001 fa45 	bl	40795c <__swbuf_r>
  4064d2:	1c43      	adds	r3, r0, #1
  4064d4:	d1e8      	bne.n	4064a8 <__fputwc+0x40>
  4064d6:	b002      	add	sp, #8
  4064d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064dc:	89a3      	ldrh	r3, [r4, #12]
  4064de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064e2:	81a3      	strh	r3, [r4, #12]
  4064e4:	b002      	add	sp, #8
  4064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064ea:	f109 33ff 	add.w	r3, r9, #4294967295
  4064ee:	2bfe      	cmp	r3, #254	; 0xfe
  4064f0:	d8c4      	bhi.n	40647c <__fputwc+0x14>
  4064f2:	fa5f fe89 	uxtb.w	lr, r9
  4064f6:	4606      	mov	r6, r0
  4064f8:	f88d e004 	strb.w	lr, [sp, #4]
  4064fc:	e7cb      	b.n	406496 <__fputwc+0x2e>
  4064fe:	4648      	mov	r0, r9
  406500:	b002      	add	sp, #8
  406502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406506:	bf00      	nop

00406508 <_fputwc_r>:
  406508:	b530      	push	{r4, r5, lr}
  40650a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40650c:	f013 0f01 	tst.w	r3, #1
  406510:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406514:	4614      	mov	r4, r2
  406516:	b083      	sub	sp, #12
  406518:	4605      	mov	r5, r0
  40651a:	b29a      	uxth	r2, r3
  40651c:	d101      	bne.n	406522 <_fputwc_r+0x1a>
  40651e:	0590      	lsls	r0, r2, #22
  406520:	d51c      	bpl.n	40655c <_fputwc_r+0x54>
  406522:	0490      	lsls	r0, r2, #18
  406524:	d406      	bmi.n	406534 <_fputwc_r+0x2c>
  406526:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406528:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40652c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406530:	81a3      	strh	r3, [r4, #12]
  406532:	6662      	str	r2, [r4, #100]	; 0x64
  406534:	4628      	mov	r0, r5
  406536:	4622      	mov	r2, r4
  406538:	f7ff ff96 	bl	406468 <__fputwc>
  40653c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40653e:	07da      	lsls	r2, r3, #31
  406540:	4605      	mov	r5, r0
  406542:	d402      	bmi.n	40654a <_fputwc_r+0x42>
  406544:	89a3      	ldrh	r3, [r4, #12]
  406546:	059b      	lsls	r3, r3, #22
  406548:	d502      	bpl.n	406550 <_fputwc_r+0x48>
  40654a:	4628      	mov	r0, r5
  40654c:	b003      	add	sp, #12
  40654e:	bd30      	pop	{r4, r5, pc}
  406550:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406552:	f000 fb07 	bl	406b64 <__retarget_lock_release_recursive>
  406556:	4628      	mov	r0, r5
  406558:	b003      	add	sp, #12
  40655a:	bd30      	pop	{r4, r5, pc}
  40655c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40655e:	9101      	str	r1, [sp, #4]
  406560:	f000 fafe 	bl	406b60 <__retarget_lock_acquire_recursive>
  406564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406568:	9901      	ldr	r1, [sp, #4]
  40656a:	b29a      	uxth	r2, r3
  40656c:	e7d9      	b.n	406522 <_fputwc_r+0x1a>
  40656e:	bf00      	nop

00406570 <_malloc_trim_r>:
  406570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406572:	4f24      	ldr	r7, [pc, #144]	; (406604 <_malloc_trim_r+0x94>)
  406574:	460c      	mov	r4, r1
  406576:	4606      	mov	r6, r0
  406578:	f7fc fb34 	bl	402be4 <__malloc_lock>
  40657c:	68bb      	ldr	r3, [r7, #8]
  40657e:	685d      	ldr	r5, [r3, #4]
  406580:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406584:	310f      	adds	r1, #15
  406586:	f025 0503 	bic.w	r5, r5, #3
  40658a:	4429      	add	r1, r5
  40658c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406590:	f021 010f 	bic.w	r1, r1, #15
  406594:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406598:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40659c:	db07      	blt.n	4065ae <_malloc_trim_r+0x3e>
  40659e:	2100      	movs	r1, #0
  4065a0:	4630      	mov	r0, r6
  4065a2:	f7fc fb3f 	bl	402c24 <_sbrk_r>
  4065a6:	68bb      	ldr	r3, [r7, #8]
  4065a8:	442b      	add	r3, r5
  4065aa:	4298      	cmp	r0, r3
  4065ac:	d004      	beq.n	4065b8 <_malloc_trim_r+0x48>
  4065ae:	4630      	mov	r0, r6
  4065b0:	f7fc fb1e 	bl	402bf0 <__malloc_unlock>
  4065b4:	2000      	movs	r0, #0
  4065b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4065b8:	4261      	negs	r1, r4
  4065ba:	4630      	mov	r0, r6
  4065bc:	f7fc fb32 	bl	402c24 <_sbrk_r>
  4065c0:	3001      	adds	r0, #1
  4065c2:	d00d      	beq.n	4065e0 <_malloc_trim_r+0x70>
  4065c4:	4b10      	ldr	r3, [pc, #64]	; (406608 <_malloc_trim_r+0x98>)
  4065c6:	68ba      	ldr	r2, [r7, #8]
  4065c8:	6819      	ldr	r1, [r3, #0]
  4065ca:	1b2d      	subs	r5, r5, r4
  4065cc:	f045 0501 	orr.w	r5, r5, #1
  4065d0:	4630      	mov	r0, r6
  4065d2:	1b09      	subs	r1, r1, r4
  4065d4:	6055      	str	r5, [r2, #4]
  4065d6:	6019      	str	r1, [r3, #0]
  4065d8:	f7fc fb0a 	bl	402bf0 <__malloc_unlock>
  4065dc:	2001      	movs	r0, #1
  4065de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4065e0:	2100      	movs	r1, #0
  4065e2:	4630      	mov	r0, r6
  4065e4:	f7fc fb1e 	bl	402c24 <_sbrk_r>
  4065e8:	68ba      	ldr	r2, [r7, #8]
  4065ea:	1a83      	subs	r3, r0, r2
  4065ec:	2b0f      	cmp	r3, #15
  4065ee:	ddde      	ble.n	4065ae <_malloc_trim_r+0x3e>
  4065f0:	4c06      	ldr	r4, [pc, #24]	; (40660c <_malloc_trim_r+0x9c>)
  4065f2:	4905      	ldr	r1, [pc, #20]	; (406608 <_malloc_trim_r+0x98>)
  4065f4:	6824      	ldr	r4, [r4, #0]
  4065f6:	f043 0301 	orr.w	r3, r3, #1
  4065fa:	1b00      	subs	r0, r0, r4
  4065fc:	6053      	str	r3, [r2, #4]
  4065fe:	6008      	str	r0, [r1, #0]
  406600:	e7d5      	b.n	4065ae <_malloc_trim_r+0x3e>
  406602:	bf00      	nop
  406604:	20400430 	.word	0x20400430
  406608:	20408c70 	.word	0x20408c70
  40660c:	20400838 	.word	0x20400838

00406610 <_free_r>:
  406610:	2900      	cmp	r1, #0
  406612:	d044      	beq.n	40669e <_free_r+0x8e>
  406614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406618:	460d      	mov	r5, r1
  40661a:	4680      	mov	r8, r0
  40661c:	f7fc fae2 	bl	402be4 <__malloc_lock>
  406620:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406624:	4969      	ldr	r1, [pc, #420]	; (4067cc <_free_r+0x1bc>)
  406626:	f027 0301 	bic.w	r3, r7, #1
  40662a:	f1a5 0408 	sub.w	r4, r5, #8
  40662e:	18e2      	adds	r2, r4, r3
  406630:	688e      	ldr	r6, [r1, #8]
  406632:	6850      	ldr	r0, [r2, #4]
  406634:	42b2      	cmp	r2, r6
  406636:	f020 0003 	bic.w	r0, r0, #3
  40663a:	d05e      	beq.n	4066fa <_free_r+0xea>
  40663c:	07fe      	lsls	r6, r7, #31
  40663e:	6050      	str	r0, [r2, #4]
  406640:	d40b      	bmi.n	40665a <_free_r+0x4a>
  406642:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406646:	1be4      	subs	r4, r4, r7
  406648:	f101 0e08 	add.w	lr, r1, #8
  40664c:	68a5      	ldr	r5, [r4, #8]
  40664e:	4575      	cmp	r5, lr
  406650:	443b      	add	r3, r7
  406652:	d06d      	beq.n	406730 <_free_r+0x120>
  406654:	68e7      	ldr	r7, [r4, #12]
  406656:	60ef      	str	r7, [r5, #12]
  406658:	60bd      	str	r5, [r7, #8]
  40665a:	1815      	adds	r5, r2, r0
  40665c:	686d      	ldr	r5, [r5, #4]
  40665e:	07ed      	lsls	r5, r5, #31
  406660:	d53e      	bpl.n	4066e0 <_free_r+0xd0>
  406662:	f043 0201 	orr.w	r2, r3, #1
  406666:	6062      	str	r2, [r4, #4]
  406668:	50e3      	str	r3, [r4, r3]
  40666a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40666e:	d217      	bcs.n	4066a0 <_free_r+0x90>
  406670:	08db      	lsrs	r3, r3, #3
  406672:	1c58      	adds	r0, r3, #1
  406674:	109a      	asrs	r2, r3, #2
  406676:	684d      	ldr	r5, [r1, #4]
  406678:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40667c:	60a7      	str	r7, [r4, #8]
  40667e:	2301      	movs	r3, #1
  406680:	4093      	lsls	r3, r2
  406682:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406686:	432b      	orrs	r3, r5
  406688:	3a08      	subs	r2, #8
  40668a:	60e2      	str	r2, [r4, #12]
  40668c:	604b      	str	r3, [r1, #4]
  40668e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406692:	60fc      	str	r4, [r7, #12]
  406694:	4640      	mov	r0, r8
  406696:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40669a:	f7fc baa9 	b.w	402bf0 <__malloc_unlock>
  40669e:	4770      	bx	lr
  4066a0:	0a5a      	lsrs	r2, r3, #9
  4066a2:	2a04      	cmp	r2, #4
  4066a4:	d852      	bhi.n	40674c <_free_r+0x13c>
  4066a6:	099a      	lsrs	r2, r3, #6
  4066a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4066ac:	00ff      	lsls	r7, r7, #3
  4066ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4066b2:	19c8      	adds	r0, r1, r7
  4066b4:	59ca      	ldr	r2, [r1, r7]
  4066b6:	3808      	subs	r0, #8
  4066b8:	4290      	cmp	r0, r2
  4066ba:	d04f      	beq.n	40675c <_free_r+0x14c>
  4066bc:	6851      	ldr	r1, [r2, #4]
  4066be:	f021 0103 	bic.w	r1, r1, #3
  4066c2:	428b      	cmp	r3, r1
  4066c4:	d232      	bcs.n	40672c <_free_r+0x11c>
  4066c6:	6892      	ldr	r2, [r2, #8]
  4066c8:	4290      	cmp	r0, r2
  4066ca:	d1f7      	bne.n	4066bc <_free_r+0xac>
  4066cc:	68c3      	ldr	r3, [r0, #12]
  4066ce:	60a0      	str	r0, [r4, #8]
  4066d0:	60e3      	str	r3, [r4, #12]
  4066d2:	609c      	str	r4, [r3, #8]
  4066d4:	60c4      	str	r4, [r0, #12]
  4066d6:	4640      	mov	r0, r8
  4066d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4066dc:	f7fc ba88 	b.w	402bf0 <__malloc_unlock>
  4066e0:	6895      	ldr	r5, [r2, #8]
  4066e2:	4f3b      	ldr	r7, [pc, #236]	; (4067d0 <_free_r+0x1c0>)
  4066e4:	42bd      	cmp	r5, r7
  4066e6:	4403      	add	r3, r0
  4066e8:	d040      	beq.n	40676c <_free_r+0x15c>
  4066ea:	68d0      	ldr	r0, [r2, #12]
  4066ec:	60e8      	str	r0, [r5, #12]
  4066ee:	f043 0201 	orr.w	r2, r3, #1
  4066f2:	6085      	str	r5, [r0, #8]
  4066f4:	6062      	str	r2, [r4, #4]
  4066f6:	50e3      	str	r3, [r4, r3]
  4066f8:	e7b7      	b.n	40666a <_free_r+0x5a>
  4066fa:	07ff      	lsls	r7, r7, #31
  4066fc:	4403      	add	r3, r0
  4066fe:	d407      	bmi.n	406710 <_free_r+0x100>
  406700:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406704:	1aa4      	subs	r4, r4, r2
  406706:	4413      	add	r3, r2
  406708:	68a0      	ldr	r0, [r4, #8]
  40670a:	68e2      	ldr	r2, [r4, #12]
  40670c:	60c2      	str	r2, [r0, #12]
  40670e:	6090      	str	r0, [r2, #8]
  406710:	4a30      	ldr	r2, [pc, #192]	; (4067d4 <_free_r+0x1c4>)
  406712:	6812      	ldr	r2, [r2, #0]
  406714:	f043 0001 	orr.w	r0, r3, #1
  406718:	4293      	cmp	r3, r2
  40671a:	6060      	str	r0, [r4, #4]
  40671c:	608c      	str	r4, [r1, #8]
  40671e:	d3b9      	bcc.n	406694 <_free_r+0x84>
  406720:	4b2d      	ldr	r3, [pc, #180]	; (4067d8 <_free_r+0x1c8>)
  406722:	4640      	mov	r0, r8
  406724:	6819      	ldr	r1, [r3, #0]
  406726:	f7ff ff23 	bl	406570 <_malloc_trim_r>
  40672a:	e7b3      	b.n	406694 <_free_r+0x84>
  40672c:	4610      	mov	r0, r2
  40672e:	e7cd      	b.n	4066cc <_free_r+0xbc>
  406730:	1811      	adds	r1, r2, r0
  406732:	6849      	ldr	r1, [r1, #4]
  406734:	07c9      	lsls	r1, r1, #31
  406736:	d444      	bmi.n	4067c2 <_free_r+0x1b2>
  406738:	6891      	ldr	r1, [r2, #8]
  40673a:	68d2      	ldr	r2, [r2, #12]
  40673c:	60ca      	str	r2, [r1, #12]
  40673e:	4403      	add	r3, r0
  406740:	f043 0001 	orr.w	r0, r3, #1
  406744:	6091      	str	r1, [r2, #8]
  406746:	6060      	str	r0, [r4, #4]
  406748:	50e3      	str	r3, [r4, r3]
  40674a:	e7a3      	b.n	406694 <_free_r+0x84>
  40674c:	2a14      	cmp	r2, #20
  40674e:	d816      	bhi.n	40677e <_free_r+0x16e>
  406750:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406754:	00ff      	lsls	r7, r7, #3
  406756:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40675a:	e7aa      	b.n	4066b2 <_free_r+0xa2>
  40675c:	10aa      	asrs	r2, r5, #2
  40675e:	2301      	movs	r3, #1
  406760:	684d      	ldr	r5, [r1, #4]
  406762:	4093      	lsls	r3, r2
  406764:	432b      	orrs	r3, r5
  406766:	604b      	str	r3, [r1, #4]
  406768:	4603      	mov	r3, r0
  40676a:	e7b0      	b.n	4066ce <_free_r+0xbe>
  40676c:	f043 0201 	orr.w	r2, r3, #1
  406770:	614c      	str	r4, [r1, #20]
  406772:	610c      	str	r4, [r1, #16]
  406774:	60e5      	str	r5, [r4, #12]
  406776:	60a5      	str	r5, [r4, #8]
  406778:	6062      	str	r2, [r4, #4]
  40677a:	50e3      	str	r3, [r4, r3]
  40677c:	e78a      	b.n	406694 <_free_r+0x84>
  40677e:	2a54      	cmp	r2, #84	; 0x54
  406780:	d806      	bhi.n	406790 <_free_r+0x180>
  406782:	0b1a      	lsrs	r2, r3, #12
  406784:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406788:	00ff      	lsls	r7, r7, #3
  40678a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40678e:	e790      	b.n	4066b2 <_free_r+0xa2>
  406790:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406794:	d806      	bhi.n	4067a4 <_free_r+0x194>
  406796:	0bda      	lsrs	r2, r3, #15
  406798:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40679c:	00ff      	lsls	r7, r7, #3
  40679e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4067a2:	e786      	b.n	4066b2 <_free_r+0xa2>
  4067a4:	f240 5054 	movw	r0, #1364	; 0x554
  4067a8:	4282      	cmp	r2, r0
  4067aa:	d806      	bhi.n	4067ba <_free_r+0x1aa>
  4067ac:	0c9a      	lsrs	r2, r3, #18
  4067ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4067b2:	00ff      	lsls	r7, r7, #3
  4067b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4067b8:	e77b      	b.n	4066b2 <_free_r+0xa2>
  4067ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4067be:	257e      	movs	r5, #126	; 0x7e
  4067c0:	e777      	b.n	4066b2 <_free_r+0xa2>
  4067c2:	f043 0101 	orr.w	r1, r3, #1
  4067c6:	6061      	str	r1, [r4, #4]
  4067c8:	6013      	str	r3, [r2, #0]
  4067ca:	e763      	b.n	406694 <_free_r+0x84>
  4067cc:	20400430 	.word	0x20400430
  4067d0:	20400438 	.word	0x20400438
  4067d4:	2040083c 	.word	0x2040083c
  4067d8:	20408ca0 	.word	0x20408ca0

004067dc <__sfvwrite_r>:
  4067dc:	6893      	ldr	r3, [r2, #8]
  4067de:	2b00      	cmp	r3, #0
  4067e0:	d073      	beq.n	4068ca <__sfvwrite_r+0xee>
  4067e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4067e6:	898b      	ldrh	r3, [r1, #12]
  4067e8:	b083      	sub	sp, #12
  4067ea:	460c      	mov	r4, r1
  4067ec:	0719      	lsls	r1, r3, #28
  4067ee:	9000      	str	r0, [sp, #0]
  4067f0:	4616      	mov	r6, r2
  4067f2:	d526      	bpl.n	406842 <__sfvwrite_r+0x66>
  4067f4:	6922      	ldr	r2, [r4, #16]
  4067f6:	b322      	cbz	r2, 406842 <__sfvwrite_r+0x66>
  4067f8:	f013 0002 	ands.w	r0, r3, #2
  4067fc:	6835      	ldr	r5, [r6, #0]
  4067fe:	d02c      	beq.n	40685a <__sfvwrite_r+0x7e>
  406800:	f04f 0900 	mov.w	r9, #0
  406804:	4fb0      	ldr	r7, [pc, #704]	; (406ac8 <__sfvwrite_r+0x2ec>)
  406806:	46c8      	mov	r8, r9
  406808:	46b2      	mov	sl, r6
  40680a:	45b8      	cmp	r8, r7
  40680c:	4643      	mov	r3, r8
  40680e:	464a      	mov	r2, r9
  406810:	bf28      	it	cs
  406812:	463b      	movcs	r3, r7
  406814:	9800      	ldr	r0, [sp, #0]
  406816:	f1b8 0f00 	cmp.w	r8, #0
  40681a:	d050      	beq.n	4068be <__sfvwrite_r+0xe2>
  40681c:	69e1      	ldr	r1, [r4, #28]
  40681e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406820:	47b0      	blx	r6
  406822:	2800      	cmp	r0, #0
  406824:	dd58      	ble.n	4068d8 <__sfvwrite_r+0xfc>
  406826:	f8da 3008 	ldr.w	r3, [sl, #8]
  40682a:	1a1b      	subs	r3, r3, r0
  40682c:	4481      	add	r9, r0
  40682e:	eba8 0800 	sub.w	r8, r8, r0
  406832:	f8ca 3008 	str.w	r3, [sl, #8]
  406836:	2b00      	cmp	r3, #0
  406838:	d1e7      	bne.n	40680a <__sfvwrite_r+0x2e>
  40683a:	2000      	movs	r0, #0
  40683c:	b003      	add	sp, #12
  40683e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406842:	4621      	mov	r1, r4
  406844:	9800      	ldr	r0, [sp, #0]
  406846:	f7fe fc89 	bl	40515c <__swsetup_r>
  40684a:	2800      	cmp	r0, #0
  40684c:	f040 8133 	bne.w	406ab6 <__sfvwrite_r+0x2da>
  406850:	89a3      	ldrh	r3, [r4, #12]
  406852:	6835      	ldr	r5, [r6, #0]
  406854:	f013 0002 	ands.w	r0, r3, #2
  406858:	d1d2      	bne.n	406800 <__sfvwrite_r+0x24>
  40685a:	f013 0901 	ands.w	r9, r3, #1
  40685e:	d145      	bne.n	4068ec <__sfvwrite_r+0x110>
  406860:	464f      	mov	r7, r9
  406862:	9601      	str	r6, [sp, #4]
  406864:	b337      	cbz	r7, 4068b4 <__sfvwrite_r+0xd8>
  406866:	059a      	lsls	r2, r3, #22
  406868:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40686c:	f140 8083 	bpl.w	406976 <__sfvwrite_r+0x19a>
  406870:	4547      	cmp	r7, r8
  406872:	46c3      	mov	fp, r8
  406874:	f0c0 80ab 	bcc.w	4069ce <__sfvwrite_r+0x1f2>
  406878:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40687c:	f040 80ac 	bne.w	4069d8 <__sfvwrite_r+0x1fc>
  406880:	6820      	ldr	r0, [r4, #0]
  406882:	46ba      	mov	sl, r7
  406884:	465a      	mov	r2, fp
  406886:	4649      	mov	r1, r9
  406888:	f000 fa52 	bl	406d30 <memmove>
  40688c:	68a2      	ldr	r2, [r4, #8]
  40688e:	6823      	ldr	r3, [r4, #0]
  406890:	eba2 0208 	sub.w	r2, r2, r8
  406894:	445b      	add	r3, fp
  406896:	60a2      	str	r2, [r4, #8]
  406898:	6023      	str	r3, [r4, #0]
  40689a:	9a01      	ldr	r2, [sp, #4]
  40689c:	6893      	ldr	r3, [r2, #8]
  40689e:	eba3 030a 	sub.w	r3, r3, sl
  4068a2:	44d1      	add	r9, sl
  4068a4:	eba7 070a 	sub.w	r7, r7, sl
  4068a8:	6093      	str	r3, [r2, #8]
  4068aa:	2b00      	cmp	r3, #0
  4068ac:	d0c5      	beq.n	40683a <__sfvwrite_r+0x5e>
  4068ae:	89a3      	ldrh	r3, [r4, #12]
  4068b0:	2f00      	cmp	r7, #0
  4068b2:	d1d8      	bne.n	406866 <__sfvwrite_r+0x8a>
  4068b4:	f8d5 9000 	ldr.w	r9, [r5]
  4068b8:	686f      	ldr	r7, [r5, #4]
  4068ba:	3508      	adds	r5, #8
  4068bc:	e7d2      	b.n	406864 <__sfvwrite_r+0x88>
  4068be:	f8d5 9000 	ldr.w	r9, [r5]
  4068c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4068c6:	3508      	adds	r5, #8
  4068c8:	e79f      	b.n	40680a <__sfvwrite_r+0x2e>
  4068ca:	2000      	movs	r0, #0
  4068cc:	4770      	bx	lr
  4068ce:	4621      	mov	r1, r4
  4068d0:	9800      	ldr	r0, [sp, #0]
  4068d2:	f7ff fd1f 	bl	406314 <_fflush_r>
  4068d6:	b370      	cbz	r0, 406936 <__sfvwrite_r+0x15a>
  4068d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4068dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4068e0:	f04f 30ff 	mov.w	r0, #4294967295
  4068e4:	81a3      	strh	r3, [r4, #12]
  4068e6:	b003      	add	sp, #12
  4068e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068ec:	4681      	mov	r9, r0
  4068ee:	4633      	mov	r3, r6
  4068f0:	464e      	mov	r6, r9
  4068f2:	46a8      	mov	r8, r5
  4068f4:	469a      	mov	sl, r3
  4068f6:	464d      	mov	r5, r9
  4068f8:	b34e      	cbz	r6, 40694e <__sfvwrite_r+0x172>
  4068fa:	b380      	cbz	r0, 40695e <__sfvwrite_r+0x182>
  4068fc:	6820      	ldr	r0, [r4, #0]
  4068fe:	6923      	ldr	r3, [r4, #16]
  406900:	6962      	ldr	r2, [r4, #20]
  406902:	45b1      	cmp	r9, r6
  406904:	46cb      	mov	fp, r9
  406906:	bf28      	it	cs
  406908:	46b3      	movcs	fp, r6
  40690a:	4298      	cmp	r0, r3
  40690c:	465f      	mov	r7, fp
  40690e:	d904      	bls.n	40691a <__sfvwrite_r+0x13e>
  406910:	68a3      	ldr	r3, [r4, #8]
  406912:	4413      	add	r3, r2
  406914:	459b      	cmp	fp, r3
  406916:	f300 80a6 	bgt.w	406a66 <__sfvwrite_r+0x28a>
  40691a:	4593      	cmp	fp, r2
  40691c:	db4b      	blt.n	4069b6 <__sfvwrite_r+0x1da>
  40691e:	4613      	mov	r3, r2
  406920:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406922:	69e1      	ldr	r1, [r4, #28]
  406924:	9800      	ldr	r0, [sp, #0]
  406926:	462a      	mov	r2, r5
  406928:	47b8      	blx	r7
  40692a:	1e07      	subs	r7, r0, #0
  40692c:	ddd4      	ble.n	4068d8 <__sfvwrite_r+0xfc>
  40692e:	ebb9 0907 	subs.w	r9, r9, r7
  406932:	d0cc      	beq.n	4068ce <__sfvwrite_r+0xf2>
  406934:	2001      	movs	r0, #1
  406936:	f8da 3008 	ldr.w	r3, [sl, #8]
  40693a:	1bdb      	subs	r3, r3, r7
  40693c:	443d      	add	r5, r7
  40693e:	1bf6      	subs	r6, r6, r7
  406940:	f8ca 3008 	str.w	r3, [sl, #8]
  406944:	2b00      	cmp	r3, #0
  406946:	f43f af78 	beq.w	40683a <__sfvwrite_r+0x5e>
  40694a:	2e00      	cmp	r6, #0
  40694c:	d1d5      	bne.n	4068fa <__sfvwrite_r+0x11e>
  40694e:	f108 0308 	add.w	r3, r8, #8
  406952:	e913 0060 	ldmdb	r3, {r5, r6}
  406956:	4698      	mov	r8, r3
  406958:	3308      	adds	r3, #8
  40695a:	2e00      	cmp	r6, #0
  40695c:	d0f9      	beq.n	406952 <__sfvwrite_r+0x176>
  40695e:	4632      	mov	r2, r6
  406960:	210a      	movs	r1, #10
  406962:	4628      	mov	r0, r5
  406964:	f000 f994 	bl	406c90 <memchr>
  406968:	2800      	cmp	r0, #0
  40696a:	f000 80a1 	beq.w	406ab0 <__sfvwrite_r+0x2d4>
  40696e:	3001      	adds	r0, #1
  406970:	eba0 0905 	sub.w	r9, r0, r5
  406974:	e7c2      	b.n	4068fc <__sfvwrite_r+0x120>
  406976:	6820      	ldr	r0, [r4, #0]
  406978:	6923      	ldr	r3, [r4, #16]
  40697a:	4298      	cmp	r0, r3
  40697c:	d802      	bhi.n	406984 <__sfvwrite_r+0x1a8>
  40697e:	6963      	ldr	r3, [r4, #20]
  406980:	429f      	cmp	r7, r3
  406982:	d25d      	bcs.n	406a40 <__sfvwrite_r+0x264>
  406984:	45b8      	cmp	r8, r7
  406986:	bf28      	it	cs
  406988:	46b8      	movcs	r8, r7
  40698a:	4642      	mov	r2, r8
  40698c:	4649      	mov	r1, r9
  40698e:	f000 f9cf 	bl	406d30 <memmove>
  406992:	68a3      	ldr	r3, [r4, #8]
  406994:	6822      	ldr	r2, [r4, #0]
  406996:	eba3 0308 	sub.w	r3, r3, r8
  40699a:	4442      	add	r2, r8
  40699c:	60a3      	str	r3, [r4, #8]
  40699e:	6022      	str	r2, [r4, #0]
  4069a0:	b10b      	cbz	r3, 4069a6 <__sfvwrite_r+0x1ca>
  4069a2:	46c2      	mov	sl, r8
  4069a4:	e779      	b.n	40689a <__sfvwrite_r+0xbe>
  4069a6:	4621      	mov	r1, r4
  4069a8:	9800      	ldr	r0, [sp, #0]
  4069aa:	f7ff fcb3 	bl	406314 <_fflush_r>
  4069ae:	2800      	cmp	r0, #0
  4069b0:	d192      	bne.n	4068d8 <__sfvwrite_r+0xfc>
  4069b2:	46c2      	mov	sl, r8
  4069b4:	e771      	b.n	40689a <__sfvwrite_r+0xbe>
  4069b6:	465a      	mov	r2, fp
  4069b8:	4629      	mov	r1, r5
  4069ba:	f000 f9b9 	bl	406d30 <memmove>
  4069be:	68a2      	ldr	r2, [r4, #8]
  4069c0:	6823      	ldr	r3, [r4, #0]
  4069c2:	eba2 020b 	sub.w	r2, r2, fp
  4069c6:	445b      	add	r3, fp
  4069c8:	60a2      	str	r2, [r4, #8]
  4069ca:	6023      	str	r3, [r4, #0]
  4069cc:	e7af      	b.n	40692e <__sfvwrite_r+0x152>
  4069ce:	6820      	ldr	r0, [r4, #0]
  4069d0:	46b8      	mov	r8, r7
  4069d2:	46ba      	mov	sl, r7
  4069d4:	46bb      	mov	fp, r7
  4069d6:	e755      	b.n	406884 <__sfvwrite_r+0xa8>
  4069d8:	6962      	ldr	r2, [r4, #20]
  4069da:	6820      	ldr	r0, [r4, #0]
  4069dc:	6921      	ldr	r1, [r4, #16]
  4069de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4069e2:	eba0 0a01 	sub.w	sl, r0, r1
  4069e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4069ea:	f10a 0001 	add.w	r0, sl, #1
  4069ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  4069f2:	4438      	add	r0, r7
  4069f4:	4540      	cmp	r0, r8
  4069f6:	4642      	mov	r2, r8
  4069f8:	bf84      	itt	hi
  4069fa:	4680      	movhi	r8, r0
  4069fc:	4642      	movhi	r2, r8
  4069fe:	055b      	lsls	r3, r3, #21
  406a00:	d544      	bpl.n	406a8c <__sfvwrite_r+0x2b0>
  406a02:	4611      	mov	r1, r2
  406a04:	9800      	ldr	r0, [sp, #0]
  406a06:	f7fb fd55 	bl	4024b4 <_malloc_r>
  406a0a:	4683      	mov	fp, r0
  406a0c:	2800      	cmp	r0, #0
  406a0e:	d055      	beq.n	406abc <__sfvwrite_r+0x2e0>
  406a10:	4652      	mov	r2, sl
  406a12:	6921      	ldr	r1, [r4, #16]
  406a14:	f7fb fffe 	bl	402a14 <memcpy>
  406a18:	89a3      	ldrh	r3, [r4, #12]
  406a1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406a22:	81a3      	strh	r3, [r4, #12]
  406a24:	eb0b 000a 	add.w	r0, fp, sl
  406a28:	eba8 030a 	sub.w	r3, r8, sl
  406a2c:	f8c4 b010 	str.w	fp, [r4, #16]
  406a30:	f8c4 8014 	str.w	r8, [r4, #20]
  406a34:	6020      	str	r0, [r4, #0]
  406a36:	60a3      	str	r3, [r4, #8]
  406a38:	46b8      	mov	r8, r7
  406a3a:	46ba      	mov	sl, r7
  406a3c:	46bb      	mov	fp, r7
  406a3e:	e721      	b.n	406884 <__sfvwrite_r+0xa8>
  406a40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406a44:	42b9      	cmp	r1, r7
  406a46:	bf28      	it	cs
  406a48:	4639      	movcs	r1, r7
  406a4a:	464a      	mov	r2, r9
  406a4c:	fb91 f1f3 	sdiv	r1, r1, r3
  406a50:	9800      	ldr	r0, [sp, #0]
  406a52:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406a54:	fb03 f301 	mul.w	r3, r3, r1
  406a58:	69e1      	ldr	r1, [r4, #28]
  406a5a:	47b0      	blx	r6
  406a5c:	f1b0 0a00 	subs.w	sl, r0, #0
  406a60:	f73f af1b 	bgt.w	40689a <__sfvwrite_r+0xbe>
  406a64:	e738      	b.n	4068d8 <__sfvwrite_r+0xfc>
  406a66:	461a      	mov	r2, r3
  406a68:	4629      	mov	r1, r5
  406a6a:	9301      	str	r3, [sp, #4]
  406a6c:	f000 f960 	bl	406d30 <memmove>
  406a70:	6822      	ldr	r2, [r4, #0]
  406a72:	9b01      	ldr	r3, [sp, #4]
  406a74:	9800      	ldr	r0, [sp, #0]
  406a76:	441a      	add	r2, r3
  406a78:	6022      	str	r2, [r4, #0]
  406a7a:	4621      	mov	r1, r4
  406a7c:	f7ff fc4a 	bl	406314 <_fflush_r>
  406a80:	9b01      	ldr	r3, [sp, #4]
  406a82:	2800      	cmp	r0, #0
  406a84:	f47f af28 	bne.w	4068d8 <__sfvwrite_r+0xfc>
  406a88:	461f      	mov	r7, r3
  406a8a:	e750      	b.n	40692e <__sfvwrite_r+0x152>
  406a8c:	9800      	ldr	r0, [sp, #0]
  406a8e:	f000 fcad 	bl	4073ec <_realloc_r>
  406a92:	4683      	mov	fp, r0
  406a94:	2800      	cmp	r0, #0
  406a96:	d1c5      	bne.n	406a24 <__sfvwrite_r+0x248>
  406a98:	9d00      	ldr	r5, [sp, #0]
  406a9a:	6921      	ldr	r1, [r4, #16]
  406a9c:	4628      	mov	r0, r5
  406a9e:	f7ff fdb7 	bl	406610 <_free_r>
  406aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406aa6:	220c      	movs	r2, #12
  406aa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406aac:	602a      	str	r2, [r5, #0]
  406aae:	e715      	b.n	4068dc <__sfvwrite_r+0x100>
  406ab0:	f106 0901 	add.w	r9, r6, #1
  406ab4:	e722      	b.n	4068fc <__sfvwrite_r+0x120>
  406ab6:	f04f 30ff 	mov.w	r0, #4294967295
  406aba:	e6bf      	b.n	40683c <__sfvwrite_r+0x60>
  406abc:	9a00      	ldr	r2, [sp, #0]
  406abe:	230c      	movs	r3, #12
  406ac0:	6013      	str	r3, [r2, #0]
  406ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ac6:	e709      	b.n	4068dc <__sfvwrite_r+0x100>
  406ac8:	7ffffc00 	.word	0x7ffffc00

00406acc <_fwalk_reent>:
  406acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ad0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406ad4:	d01f      	beq.n	406b16 <_fwalk_reent+0x4a>
  406ad6:	4688      	mov	r8, r1
  406ad8:	4606      	mov	r6, r0
  406ada:	f04f 0900 	mov.w	r9, #0
  406ade:	687d      	ldr	r5, [r7, #4]
  406ae0:	68bc      	ldr	r4, [r7, #8]
  406ae2:	3d01      	subs	r5, #1
  406ae4:	d411      	bmi.n	406b0a <_fwalk_reent+0x3e>
  406ae6:	89a3      	ldrh	r3, [r4, #12]
  406ae8:	2b01      	cmp	r3, #1
  406aea:	f105 35ff 	add.w	r5, r5, #4294967295
  406aee:	d908      	bls.n	406b02 <_fwalk_reent+0x36>
  406af0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406af4:	3301      	adds	r3, #1
  406af6:	4621      	mov	r1, r4
  406af8:	4630      	mov	r0, r6
  406afa:	d002      	beq.n	406b02 <_fwalk_reent+0x36>
  406afc:	47c0      	blx	r8
  406afe:	ea49 0900 	orr.w	r9, r9, r0
  406b02:	1c6b      	adds	r3, r5, #1
  406b04:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406b08:	d1ed      	bne.n	406ae6 <_fwalk_reent+0x1a>
  406b0a:	683f      	ldr	r7, [r7, #0]
  406b0c:	2f00      	cmp	r7, #0
  406b0e:	d1e6      	bne.n	406ade <_fwalk_reent+0x12>
  406b10:	4648      	mov	r0, r9
  406b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b16:	46b9      	mov	r9, r7
  406b18:	4648      	mov	r0, r9
  406b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b1e:	bf00      	nop

00406b20 <__locale_mb_cur_max>:
  406b20:	4b04      	ldr	r3, [pc, #16]	; (406b34 <__locale_mb_cur_max+0x14>)
  406b22:	4a05      	ldr	r2, [pc, #20]	; (406b38 <__locale_mb_cur_max+0x18>)
  406b24:	681b      	ldr	r3, [r3, #0]
  406b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406b28:	2b00      	cmp	r3, #0
  406b2a:	bf08      	it	eq
  406b2c:	4613      	moveq	r3, r2
  406b2e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406b32:	4770      	bx	lr
  406b34:	20400004 	.word	0x20400004
  406b38:	20400844 	.word	0x20400844

00406b3c <_localeconv_r>:
  406b3c:	4a04      	ldr	r2, [pc, #16]	; (406b50 <_localeconv_r+0x14>)
  406b3e:	4b05      	ldr	r3, [pc, #20]	; (406b54 <_localeconv_r+0x18>)
  406b40:	6812      	ldr	r2, [r2, #0]
  406b42:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406b44:	2800      	cmp	r0, #0
  406b46:	bf08      	it	eq
  406b48:	4618      	moveq	r0, r3
  406b4a:	30f0      	adds	r0, #240	; 0xf0
  406b4c:	4770      	bx	lr
  406b4e:	bf00      	nop
  406b50:	20400004 	.word	0x20400004
  406b54:	20400844 	.word	0x20400844

00406b58 <__retarget_lock_init_recursive>:
  406b58:	4770      	bx	lr
  406b5a:	bf00      	nop

00406b5c <__retarget_lock_close_recursive>:
  406b5c:	4770      	bx	lr
  406b5e:	bf00      	nop

00406b60 <__retarget_lock_acquire_recursive>:
  406b60:	4770      	bx	lr
  406b62:	bf00      	nop

00406b64 <__retarget_lock_release_recursive>:
  406b64:	4770      	bx	lr
  406b66:	bf00      	nop

00406b68 <__swhatbuf_r>:
  406b68:	b570      	push	{r4, r5, r6, lr}
  406b6a:	460c      	mov	r4, r1
  406b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b70:	2900      	cmp	r1, #0
  406b72:	b090      	sub	sp, #64	; 0x40
  406b74:	4615      	mov	r5, r2
  406b76:	461e      	mov	r6, r3
  406b78:	db14      	blt.n	406ba4 <__swhatbuf_r+0x3c>
  406b7a:	aa01      	add	r2, sp, #4
  406b7c:	f001 f89a 	bl	407cb4 <_fstat_r>
  406b80:	2800      	cmp	r0, #0
  406b82:	db0f      	blt.n	406ba4 <__swhatbuf_r+0x3c>
  406b84:	9a02      	ldr	r2, [sp, #8]
  406b86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406b8a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406b8e:	fab2 f282 	clz	r2, r2
  406b92:	0952      	lsrs	r2, r2, #5
  406b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406b98:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406b9c:	6032      	str	r2, [r6, #0]
  406b9e:	602b      	str	r3, [r5, #0]
  406ba0:	b010      	add	sp, #64	; 0x40
  406ba2:	bd70      	pop	{r4, r5, r6, pc}
  406ba4:	89a2      	ldrh	r2, [r4, #12]
  406ba6:	2300      	movs	r3, #0
  406ba8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406bac:	6033      	str	r3, [r6, #0]
  406bae:	d004      	beq.n	406bba <__swhatbuf_r+0x52>
  406bb0:	2240      	movs	r2, #64	; 0x40
  406bb2:	4618      	mov	r0, r3
  406bb4:	602a      	str	r2, [r5, #0]
  406bb6:	b010      	add	sp, #64	; 0x40
  406bb8:	bd70      	pop	{r4, r5, r6, pc}
  406bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406bbe:	602b      	str	r3, [r5, #0]
  406bc0:	b010      	add	sp, #64	; 0x40
  406bc2:	bd70      	pop	{r4, r5, r6, pc}

00406bc4 <__smakebuf_r>:
  406bc4:	898a      	ldrh	r2, [r1, #12]
  406bc6:	0792      	lsls	r2, r2, #30
  406bc8:	460b      	mov	r3, r1
  406bca:	d506      	bpl.n	406bda <__smakebuf_r+0x16>
  406bcc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406bd0:	2101      	movs	r1, #1
  406bd2:	601a      	str	r2, [r3, #0]
  406bd4:	611a      	str	r2, [r3, #16]
  406bd6:	6159      	str	r1, [r3, #20]
  406bd8:	4770      	bx	lr
  406bda:	b5f0      	push	{r4, r5, r6, r7, lr}
  406bdc:	b083      	sub	sp, #12
  406bde:	ab01      	add	r3, sp, #4
  406be0:	466a      	mov	r2, sp
  406be2:	460c      	mov	r4, r1
  406be4:	4606      	mov	r6, r0
  406be6:	f7ff ffbf 	bl	406b68 <__swhatbuf_r>
  406bea:	9900      	ldr	r1, [sp, #0]
  406bec:	4605      	mov	r5, r0
  406bee:	4630      	mov	r0, r6
  406bf0:	f7fb fc60 	bl	4024b4 <_malloc_r>
  406bf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406bf8:	b1d8      	cbz	r0, 406c32 <__smakebuf_r+0x6e>
  406bfa:	9a01      	ldr	r2, [sp, #4]
  406bfc:	4f15      	ldr	r7, [pc, #84]	; (406c54 <__smakebuf_r+0x90>)
  406bfe:	9900      	ldr	r1, [sp, #0]
  406c00:	63f7      	str	r7, [r6, #60]	; 0x3c
  406c02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406c06:	81a3      	strh	r3, [r4, #12]
  406c08:	6020      	str	r0, [r4, #0]
  406c0a:	6120      	str	r0, [r4, #16]
  406c0c:	6161      	str	r1, [r4, #20]
  406c0e:	b91a      	cbnz	r2, 406c18 <__smakebuf_r+0x54>
  406c10:	432b      	orrs	r3, r5
  406c12:	81a3      	strh	r3, [r4, #12]
  406c14:	b003      	add	sp, #12
  406c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c18:	4630      	mov	r0, r6
  406c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406c1e:	f001 f85d 	bl	407cdc <_isatty_r>
  406c22:	b1a0      	cbz	r0, 406c4e <__smakebuf_r+0x8a>
  406c24:	89a3      	ldrh	r3, [r4, #12]
  406c26:	f023 0303 	bic.w	r3, r3, #3
  406c2a:	f043 0301 	orr.w	r3, r3, #1
  406c2e:	b21b      	sxth	r3, r3
  406c30:	e7ee      	b.n	406c10 <__smakebuf_r+0x4c>
  406c32:	059a      	lsls	r2, r3, #22
  406c34:	d4ee      	bmi.n	406c14 <__smakebuf_r+0x50>
  406c36:	f023 0303 	bic.w	r3, r3, #3
  406c3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406c3e:	f043 0302 	orr.w	r3, r3, #2
  406c42:	2101      	movs	r1, #1
  406c44:	81a3      	strh	r3, [r4, #12]
  406c46:	6022      	str	r2, [r4, #0]
  406c48:	6122      	str	r2, [r4, #16]
  406c4a:	6161      	str	r1, [r4, #20]
  406c4c:	e7e2      	b.n	406c14 <__smakebuf_r+0x50>
  406c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c52:	e7dd      	b.n	406c10 <__smakebuf_r+0x4c>
  406c54:	00406369 	.word	0x00406369

00406c58 <__ascii_mbtowc>:
  406c58:	b082      	sub	sp, #8
  406c5a:	b149      	cbz	r1, 406c70 <__ascii_mbtowc+0x18>
  406c5c:	b15a      	cbz	r2, 406c76 <__ascii_mbtowc+0x1e>
  406c5e:	b16b      	cbz	r3, 406c7c <__ascii_mbtowc+0x24>
  406c60:	7813      	ldrb	r3, [r2, #0]
  406c62:	600b      	str	r3, [r1, #0]
  406c64:	7812      	ldrb	r2, [r2, #0]
  406c66:	1c10      	adds	r0, r2, #0
  406c68:	bf18      	it	ne
  406c6a:	2001      	movne	r0, #1
  406c6c:	b002      	add	sp, #8
  406c6e:	4770      	bx	lr
  406c70:	a901      	add	r1, sp, #4
  406c72:	2a00      	cmp	r2, #0
  406c74:	d1f3      	bne.n	406c5e <__ascii_mbtowc+0x6>
  406c76:	4610      	mov	r0, r2
  406c78:	b002      	add	sp, #8
  406c7a:	4770      	bx	lr
  406c7c:	f06f 0001 	mvn.w	r0, #1
  406c80:	e7f4      	b.n	406c6c <__ascii_mbtowc+0x14>
  406c82:	bf00      	nop
	...

00406c90 <memchr>:
  406c90:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406c94:	2a10      	cmp	r2, #16
  406c96:	db2b      	blt.n	406cf0 <memchr+0x60>
  406c98:	f010 0f07 	tst.w	r0, #7
  406c9c:	d008      	beq.n	406cb0 <memchr+0x20>
  406c9e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406ca2:	3a01      	subs	r2, #1
  406ca4:	428b      	cmp	r3, r1
  406ca6:	d02d      	beq.n	406d04 <memchr+0x74>
  406ca8:	f010 0f07 	tst.w	r0, #7
  406cac:	b342      	cbz	r2, 406d00 <memchr+0x70>
  406cae:	d1f6      	bne.n	406c9e <memchr+0xe>
  406cb0:	b4f0      	push	{r4, r5, r6, r7}
  406cb2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406cb6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406cba:	f022 0407 	bic.w	r4, r2, #7
  406cbe:	f07f 0700 	mvns.w	r7, #0
  406cc2:	2300      	movs	r3, #0
  406cc4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406cc8:	3c08      	subs	r4, #8
  406cca:	ea85 0501 	eor.w	r5, r5, r1
  406cce:	ea86 0601 	eor.w	r6, r6, r1
  406cd2:	fa85 f547 	uadd8	r5, r5, r7
  406cd6:	faa3 f587 	sel	r5, r3, r7
  406cda:	fa86 f647 	uadd8	r6, r6, r7
  406cde:	faa5 f687 	sel	r6, r5, r7
  406ce2:	b98e      	cbnz	r6, 406d08 <memchr+0x78>
  406ce4:	d1ee      	bne.n	406cc4 <memchr+0x34>
  406ce6:	bcf0      	pop	{r4, r5, r6, r7}
  406ce8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406cec:	f002 0207 	and.w	r2, r2, #7
  406cf0:	b132      	cbz	r2, 406d00 <memchr+0x70>
  406cf2:	f810 3b01 	ldrb.w	r3, [r0], #1
  406cf6:	3a01      	subs	r2, #1
  406cf8:	ea83 0301 	eor.w	r3, r3, r1
  406cfc:	b113      	cbz	r3, 406d04 <memchr+0x74>
  406cfe:	d1f8      	bne.n	406cf2 <memchr+0x62>
  406d00:	2000      	movs	r0, #0
  406d02:	4770      	bx	lr
  406d04:	3801      	subs	r0, #1
  406d06:	4770      	bx	lr
  406d08:	2d00      	cmp	r5, #0
  406d0a:	bf06      	itte	eq
  406d0c:	4635      	moveq	r5, r6
  406d0e:	3803      	subeq	r0, #3
  406d10:	3807      	subne	r0, #7
  406d12:	f015 0f01 	tst.w	r5, #1
  406d16:	d107      	bne.n	406d28 <memchr+0x98>
  406d18:	3001      	adds	r0, #1
  406d1a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406d1e:	bf02      	ittt	eq
  406d20:	3001      	addeq	r0, #1
  406d22:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406d26:	3001      	addeq	r0, #1
  406d28:	bcf0      	pop	{r4, r5, r6, r7}
  406d2a:	3801      	subs	r0, #1
  406d2c:	4770      	bx	lr
  406d2e:	bf00      	nop

00406d30 <memmove>:
  406d30:	4288      	cmp	r0, r1
  406d32:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d34:	d90d      	bls.n	406d52 <memmove+0x22>
  406d36:	188b      	adds	r3, r1, r2
  406d38:	4298      	cmp	r0, r3
  406d3a:	d20a      	bcs.n	406d52 <memmove+0x22>
  406d3c:	1884      	adds	r4, r0, r2
  406d3e:	2a00      	cmp	r2, #0
  406d40:	d051      	beq.n	406de6 <memmove+0xb6>
  406d42:	4622      	mov	r2, r4
  406d44:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d48:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406d4c:	4299      	cmp	r1, r3
  406d4e:	d1f9      	bne.n	406d44 <memmove+0x14>
  406d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d52:	2a0f      	cmp	r2, #15
  406d54:	d948      	bls.n	406de8 <memmove+0xb8>
  406d56:	ea41 0300 	orr.w	r3, r1, r0
  406d5a:	079b      	lsls	r3, r3, #30
  406d5c:	d146      	bne.n	406dec <memmove+0xbc>
  406d5e:	f100 0410 	add.w	r4, r0, #16
  406d62:	f101 0310 	add.w	r3, r1, #16
  406d66:	4615      	mov	r5, r2
  406d68:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d6c:	f844 6c10 	str.w	r6, [r4, #-16]
  406d70:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d74:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d78:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d7c:	f844 6c08 	str.w	r6, [r4, #-8]
  406d80:	3d10      	subs	r5, #16
  406d82:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d86:	f844 6c04 	str.w	r6, [r4, #-4]
  406d8a:	2d0f      	cmp	r5, #15
  406d8c:	f103 0310 	add.w	r3, r3, #16
  406d90:	f104 0410 	add.w	r4, r4, #16
  406d94:	d8e8      	bhi.n	406d68 <memmove+0x38>
  406d96:	f1a2 0310 	sub.w	r3, r2, #16
  406d9a:	f023 030f 	bic.w	r3, r3, #15
  406d9e:	f002 0e0f 	and.w	lr, r2, #15
  406da2:	3310      	adds	r3, #16
  406da4:	f1be 0f03 	cmp.w	lr, #3
  406da8:	4419      	add	r1, r3
  406daa:	4403      	add	r3, r0
  406dac:	d921      	bls.n	406df2 <memmove+0xc2>
  406dae:	1f1e      	subs	r6, r3, #4
  406db0:	460d      	mov	r5, r1
  406db2:	4674      	mov	r4, lr
  406db4:	3c04      	subs	r4, #4
  406db6:	f855 7b04 	ldr.w	r7, [r5], #4
  406dba:	f846 7f04 	str.w	r7, [r6, #4]!
  406dbe:	2c03      	cmp	r4, #3
  406dc0:	d8f8      	bhi.n	406db4 <memmove+0x84>
  406dc2:	f1ae 0404 	sub.w	r4, lr, #4
  406dc6:	f024 0403 	bic.w	r4, r4, #3
  406dca:	3404      	adds	r4, #4
  406dcc:	4421      	add	r1, r4
  406dce:	4423      	add	r3, r4
  406dd0:	f002 0203 	and.w	r2, r2, #3
  406dd4:	b162      	cbz	r2, 406df0 <memmove+0xc0>
  406dd6:	3b01      	subs	r3, #1
  406dd8:	440a      	add	r2, r1
  406dda:	f811 4b01 	ldrb.w	r4, [r1], #1
  406dde:	f803 4f01 	strb.w	r4, [r3, #1]!
  406de2:	428a      	cmp	r2, r1
  406de4:	d1f9      	bne.n	406dda <memmove+0xaa>
  406de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406de8:	4603      	mov	r3, r0
  406dea:	e7f3      	b.n	406dd4 <memmove+0xa4>
  406dec:	4603      	mov	r3, r0
  406dee:	e7f2      	b.n	406dd6 <memmove+0xa6>
  406df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406df2:	4672      	mov	r2, lr
  406df4:	e7ee      	b.n	406dd4 <memmove+0xa4>
  406df6:	bf00      	nop

00406df8 <_Balloc>:
  406df8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406dfa:	b570      	push	{r4, r5, r6, lr}
  406dfc:	4605      	mov	r5, r0
  406dfe:	460c      	mov	r4, r1
  406e00:	b14b      	cbz	r3, 406e16 <_Balloc+0x1e>
  406e02:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406e06:	b180      	cbz	r0, 406e2a <_Balloc+0x32>
  406e08:	6802      	ldr	r2, [r0, #0]
  406e0a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406e0e:	2300      	movs	r3, #0
  406e10:	6103      	str	r3, [r0, #16]
  406e12:	60c3      	str	r3, [r0, #12]
  406e14:	bd70      	pop	{r4, r5, r6, pc}
  406e16:	2221      	movs	r2, #33	; 0x21
  406e18:	2104      	movs	r1, #4
  406e1a:	f000 fea7 	bl	407b6c <_calloc_r>
  406e1e:	64e8      	str	r0, [r5, #76]	; 0x4c
  406e20:	4603      	mov	r3, r0
  406e22:	2800      	cmp	r0, #0
  406e24:	d1ed      	bne.n	406e02 <_Balloc+0xa>
  406e26:	2000      	movs	r0, #0
  406e28:	bd70      	pop	{r4, r5, r6, pc}
  406e2a:	2101      	movs	r1, #1
  406e2c:	fa01 f604 	lsl.w	r6, r1, r4
  406e30:	1d72      	adds	r2, r6, #5
  406e32:	4628      	mov	r0, r5
  406e34:	0092      	lsls	r2, r2, #2
  406e36:	f000 fe99 	bl	407b6c <_calloc_r>
  406e3a:	2800      	cmp	r0, #0
  406e3c:	d0f3      	beq.n	406e26 <_Balloc+0x2e>
  406e3e:	6044      	str	r4, [r0, #4]
  406e40:	6086      	str	r6, [r0, #8]
  406e42:	e7e4      	b.n	406e0e <_Balloc+0x16>

00406e44 <_Bfree>:
  406e44:	b131      	cbz	r1, 406e54 <_Bfree+0x10>
  406e46:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e48:	684a      	ldr	r2, [r1, #4]
  406e4a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406e4e:	6008      	str	r0, [r1, #0]
  406e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e54:	4770      	bx	lr
  406e56:	bf00      	nop

00406e58 <__multadd>:
  406e58:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e5a:	690c      	ldr	r4, [r1, #16]
  406e5c:	b083      	sub	sp, #12
  406e5e:	460d      	mov	r5, r1
  406e60:	4606      	mov	r6, r0
  406e62:	f101 0e14 	add.w	lr, r1, #20
  406e66:	2700      	movs	r7, #0
  406e68:	f8de 0000 	ldr.w	r0, [lr]
  406e6c:	b281      	uxth	r1, r0
  406e6e:	fb02 3301 	mla	r3, r2, r1, r3
  406e72:	0c01      	lsrs	r1, r0, #16
  406e74:	0c18      	lsrs	r0, r3, #16
  406e76:	fb02 0101 	mla	r1, r2, r1, r0
  406e7a:	b29b      	uxth	r3, r3
  406e7c:	3701      	adds	r7, #1
  406e7e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406e82:	42bc      	cmp	r4, r7
  406e84:	f84e 3b04 	str.w	r3, [lr], #4
  406e88:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406e8c:	dcec      	bgt.n	406e68 <__multadd+0x10>
  406e8e:	b13b      	cbz	r3, 406ea0 <__multadd+0x48>
  406e90:	68aa      	ldr	r2, [r5, #8]
  406e92:	4294      	cmp	r4, r2
  406e94:	da07      	bge.n	406ea6 <__multadd+0x4e>
  406e96:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406e9a:	3401      	adds	r4, #1
  406e9c:	6153      	str	r3, [r2, #20]
  406e9e:	612c      	str	r4, [r5, #16]
  406ea0:	4628      	mov	r0, r5
  406ea2:	b003      	add	sp, #12
  406ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ea6:	6869      	ldr	r1, [r5, #4]
  406ea8:	9301      	str	r3, [sp, #4]
  406eaa:	3101      	adds	r1, #1
  406eac:	4630      	mov	r0, r6
  406eae:	f7ff ffa3 	bl	406df8 <_Balloc>
  406eb2:	692a      	ldr	r2, [r5, #16]
  406eb4:	3202      	adds	r2, #2
  406eb6:	f105 010c 	add.w	r1, r5, #12
  406eba:	4607      	mov	r7, r0
  406ebc:	0092      	lsls	r2, r2, #2
  406ebe:	300c      	adds	r0, #12
  406ec0:	f7fb fda8 	bl	402a14 <memcpy>
  406ec4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406ec6:	6869      	ldr	r1, [r5, #4]
  406ec8:	9b01      	ldr	r3, [sp, #4]
  406eca:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406ece:	6028      	str	r0, [r5, #0]
  406ed0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406ed4:	463d      	mov	r5, r7
  406ed6:	e7de      	b.n	406e96 <__multadd+0x3e>

00406ed8 <__hi0bits>:
  406ed8:	0c02      	lsrs	r2, r0, #16
  406eda:	0412      	lsls	r2, r2, #16
  406edc:	4603      	mov	r3, r0
  406ede:	b9b2      	cbnz	r2, 406f0e <__hi0bits+0x36>
  406ee0:	0403      	lsls	r3, r0, #16
  406ee2:	2010      	movs	r0, #16
  406ee4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406ee8:	bf04      	itt	eq
  406eea:	021b      	lsleq	r3, r3, #8
  406eec:	3008      	addeq	r0, #8
  406eee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406ef2:	bf04      	itt	eq
  406ef4:	011b      	lsleq	r3, r3, #4
  406ef6:	3004      	addeq	r0, #4
  406ef8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406efc:	bf04      	itt	eq
  406efe:	009b      	lsleq	r3, r3, #2
  406f00:	3002      	addeq	r0, #2
  406f02:	2b00      	cmp	r3, #0
  406f04:	db02      	blt.n	406f0c <__hi0bits+0x34>
  406f06:	005b      	lsls	r3, r3, #1
  406f08:	d403      	bmi.n	406f12 <__hi0bits+0x3a>
  406f0a:	2020      	movs	r0, #32
  406f0c:	4770      	bx	lr
  406f0e:	2000      	movs	r0, #0
  406f10:	e7e8      	b.n	406ee4 <__hi0bits+0xc>
  406f12:	3001      	adds	r0, #1
  406f14:	4770      	bx	lr
  406f16:	bf00      	nop

00406f18 <__lo0bits>:
  406f18:	6803      	ldr	r3, [r0, #0]
  406f1a:	f013 0207 	ands.w	r2, r3, #7
  406f1e:	4601      	mov	r1, r0
  406f20:	d007      	beq.n	406f32 <__lo0bits+0x1a>
  406f22:	07da      	lsls	r2, r3, #31
  406f24:	d421      	bmi.n	406f6a <__lo0bits+0x52>
  406f26:	0798      	lsls	r0, r3, #30
  406f28:	d421      	bmi.n	406f6e <__lo0bits+0x56>
  406f2a:	089b      	lsrs	r3, r3, #2
  406f2c:	600b      	str	r3, [r1, #0]
  406f2e:	2002      	movs	r0, #2
  406f30:	4770      	bx	lr
  406f32:	b298      	uxth	r0, r3
  406f34:	b198      	cbz	r0, 406f5e <__lo0bits+0x46>
  406f36:	4610      	mov	r0, r2
  406f38:	f013 0fff 	tst.w	r3, #255	; 0xff
  406f3c:	bf04      	itt	eq
  406f3e:	0a1b      	lsreq	r3, r3, #8
  406f40:	3008      	addeq	r0, #8
  406f42:	071a      	lsls	r2, r3, #28
  406f44:	bf04      	itt	eq
  406f46:	091b      	lsreq	r3, r3, #4
  406f48:	3004      	addeq	r0, #4
  406f4a:	079a      	lsls	r2, r3, #30
  406f4c:	bf04      	itt	eq
  406f4e:	089b      	lsreq	r3, r3, #2
  406f50:	3002      	addeq	r0, #2
  406f52:	07da      	lsls	r2, r3, #31
  406f54:	d407      	bmi.n	406f66 <__lo0bits+0x4e>
  406f56:	085b      	lsrs	r3, r3, #1
  406f58:	d104      	bne.n	406f64 <__lo0bits+0x4c>
  406f5a:	2020      	movs	r0, #32
  406f5c:	4770      	bx	lr
  406f5e:	0c1b      	lsrs	r3, r3, #16
  406f60:	2010      	movs	r0, #16
  406f62:	e7e9      	b.n	406f38 <__lo0bits+0x20>
  406f64:	3001      	adds	r0, #1
  406f66:	600b      	str	r3, [r1, #0]
  406f68:	4770      	bx	lr
  406f6a:	2000      	movs	r0, #0
  406f6c:	4770      	bx	lr
  406f6e:	085b      	lsrs	r3, r3, #1
  406f70:	600b      	str	r3, [r1, #0]
  406f72:	2001      	movs	r0, #1
  406f74:	4770      	bx	lr
  406f76:	bf00      	nop

00406f78 <__i2b>:
  406f78:	b510      	push	{r4, lr}
  406f7a:	460c      	mov	r4, r1
  406f7c:	2101      	movs	r1, #1
  406f7e:	f7ff ff3b 	bl	406df8 <_Balloc>
  406f82:	2201      	movs	r2, #1
  406f84:	6144      	str	r4, [r0, #20]
  406f86:	6102      	str	r2, [r0, #16]
  406f88:	bd10      	pop	{r4, pc}
  406f8a:	bf00      	nop

00406f8c <__multiply>:
  406f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f90:	690c      	ldr	r4, [r1, #16]
  406f92:	6915      	ldr	r5, [r2, #16]
  406f94:	42ac      	cmp	r4, r5
  406f96:	b083      	sub	sp, #12
  406f98:	468b      	mov	fp, r1
  406f9a:	4616      	mov	r6, r2
  406f9c:	da04      	bge.n	406fa8 <__multiply+0x1c>
  406f9e:	4622      	mov	r2, r4
  406fa0:	46b3      	mov	fp, r6
  406fa2:	462c      	mov	r4, r5
  406fa4:	460e      	mov	r6, r1
  406fa6:	4615      	mov	r5, r2
  406fa8:	f8db 3008 	ldr.w	r3, [fp, #8]
  406fac:	f8db 1004 	ldr.w	r1, [fp, #4]
  406fb0:	eb04 0805 	add.w	r8, r4, r5
  406fb4:	4598      	cmp	r8, r3
  406fb6:	bfc8      	it	gt
  406fb8:	3101      	addgt	r1, #1
  406fba:	f7ff ff1d 	bl	406df8 <_Balloc>
  406fbe:	f100 0914 	add.w	r9, r0, #20
  406fc2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406fc6:	45d1      	cmp	r9, sl
  406fc8:	9000      	str	r0, [sp, #0]
  406fca:	d205      	bcs.n	406fd8 <__multiply+0x4c>
  406fcc:	464b      	mov	r3, r9
  406fce:	2100      	movs	r1, #0
  406fd0:	f843 1b04 	str.w	r1, [r3], #4
  406fd4:	459a      	cmp	sl, r3
  406fd6:	d8fb      	bhi.n	406fd0 <__multiply+0x44>
  406fd8:	f106 0c14 	add.w	ip, r6, #20
  406fdc:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406fe0:	f10b 0b14 	add.w	fp, fp, #20
  406fe4:	459c      	cmp	ip, r3
  406fe6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406fea:	d24c      	bcs.n	407086 <__multiply+0xfa>
  406fec:	f8cd a004 	str.w	sl, [sp, #4]
  406ff0:	469a      	mov	sl, r3
  406ff2:	f8dc 5000 	ldr.w	r5, [ip]
  406ff6:	b2af      	uxth	r7, r5
  406ff8:	b1ef      	cbz	r7, 407036 <__multiply+0xaa>
  406ffa:	2100      	movs	r1, #0
  406ffc:	464d      	mov	r5, r9
  406ffe:	465e      	mov	r6, fp
  407000:	460c      	mov	r4, r1
  407002:	f856 2b04 	ldr.w	r2, [r6], #4
  407006:	6828      	ldr	r0, [r5, #0]
  407008:	b293      	uxth	r3, r2
  40700a:	b281      	uxth	r1, r0
  40700c:	fb07 1303 	mla	r3, r7, r3, r1
  407010:	0c12      	lsrs	r2, r2, #16
  407012:	0c01      	lsrs	r1, r0, #16
  407014:	4423      	add	r3, r4
  407016:	fb07 1102 	mla	r1, r7, r2, r1
  40701a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40701e:	b29b      	uxth	r3, r3
  407020:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407024:	45b6      	cmp	lr, r6
  407026:	f845 3b04 	str.w	r3, [r5], #4
  40702a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40702e:	d8e8      	bhi.n	407002 <__multiply+0x76>
  407030:	602c      	str	r4, [r5, #0]
  407032:	f8dc 5000 	ldr.w	r5, [ip]
  407036:	0c2d      	lsrs	r5, r5, #16
  407038:	d01d      	beq.n	407076 <__multiply+0xea>
  40703a:	f8d9 3000 	ldr.w	r3, [r9]
  40703e:	4648      	mov	r0, r9
  407040:	461c      	mov	r4, r3
  407042:	4659      	mov	r1, fp
  407044:	2200      	movs	r2, #0
  407046:	880e      	ldrh	r6, [r1, #0]
  407048:	0c24      	lsrs	r4, r4, #16
  40704a:	fb05 4406 	mla	r4, r5, r6, r4
  40704e:	4422      	add	r2, r4
  407050:	b29b      	uxth	r3, r3
  407052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407056:	f840 3b04 	str.w	r3, [r0], #4
  40705a:	f851 3b04 	ldr.w	r3, [r1], #4
  40705e:	6804      	ldr	r4, [r0, #0]
  407060:	0c1b      	lsrs	r3, r3, #16
  407062:	b2a6      	uxth	r6, r4
  407064:	fb05 6303 	mla	r3, r5, r3, r6
  407068:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40706c:	458e      	cmp	lr, r1
  40706e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407072:	d8e8      	bhi.n	407046 <__multiply+0xba>
  407074:	6003      	str	r3, [r0, #0]
  407076:	f10c 0c04 	add.w	ip, ip, #4
  40707a:	45e2      	cmp	sl, ip
  40707c:	f109 0904 	add.w	r9, r9, #4
  407080:	d8b7      	bhi.n	406ff2 <__multiply+0x66>
  407082:	f8dd a004 	ldr.w	sl, [sp, #4]
  407086:	f1b8 0f00 	cmp.w	r8, #0
  40708a:	dd0b      	ble.n	4070a4 <__multiply+0x118>
  40708c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407090:	f1aa 0a04 	sub.w	sl, sl, #4
  407094:	b11b      	cbz	r3, 40709e <__multiply+0x112>
  407096:	e005      	b.n	4070a4 <__multiply+0x118>
  407098:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40709c:	b913      	cbnz	r3, 4070a4 <__multiply+0x118>
  40709e:	f1b8 0801 	subs.w	r8, r8, #1
  4070a2:	d1f9      	bne.n	407098 <__multiply+0x10c>
  4070a4:	9800      	ldr	r0, [sp, #0]
  4070a6:	f8c0 8010 	str.w	r8, [r0, #16]
  4070aa:	b003      	add	sp, #12
  4070ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004070b0 <__pow5mult>:
  4070b0:	f012 0303 	ands.w	r3, r2, #3
  4070b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070b8:	4614      	mov	r4, r2
  4070ba:	4607      	mov	r7, r0
  4070bc:	d12e      	bne.n	40711c <__pow5mult+0x6c>
  4070be:	460d      	mov	r5, r1
  4070c0:	10a4      	asrs	r4, r4, #2
  4070c2:	d01c      	beq.n	4070fe <__pow5mult+0x4e>
  4070c4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4070c6:	b396      	cbz	r6, 40712e <__pow5mult+0x7e>
  4070c8:	07e3      	lsls	r3, r4, #31
  4070ca:	f04f 0800 	mov.w	r8, #0
  4070ce:	d406      	bmi.n	4070de <__pow5mult+0x2e>
  4070d0:	1064      	asrs	r4, r4, #1
  4070d2:	d014      	beq.n	4070fe <__pow5mult+0x4e>
  4070d4:	6830      	ldr	r0, [r6, #0]
  4070d6:	b1a8      	cbz	r0, 407104 <__pow5mult+0x54>
  4070d8:	4606      	mov	r6, r0
  4070da:	07e3      	lsls	r3, r4, #31
  4070dc:	d5f8      	bpl.n	4070d0 <__pow5mult+0x20>
  4070de:	4632      	mov	r2, r6
  4070e0:	4629      	mov	r1, r5
  4070e2:	4638      	mov	r0, r7
  4070e4:	f7ff ff52 	bl	406f8c <__multiply>
  4070e8:	b1b5      	cbz	r5, 407118 <__pow5mult+0x68>
  4070ea:	686a      	ldr	r2, [r5, #4]
  4070ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4070ee:	1064      	asrs	r4, r4, #1
  4070f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4070f4:	6029      	str	r1, [r5, #0]
  4070f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4070fa:	4605      	mov	r5, r0
  4070fc:	d1ea      	bne.n	4070d4 <__pow5mult+0x24>
  4070fe:	4628      	mov	r0, r5
  407100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407104:	4632      	mov	r2, r6
  407106:	4631      	mov	r1, r6
  407108:	4638      	mov	r0, r7
  40710a:	f7ff ff3f 	bl	406f8c <__multiply>
  40710e:	6030      	str	r0, [r6, #0]
  407110:	f8c0 8000 	str.w	r8, [r0]
  407114:	4606      	mov	r6, r0
  407116:	e7e0      	b.n	4070da <__pow5mult+0x2a>
  407118:	4605      	mov	r5, r0
  40711a:	e7d9      	b.n	4070d0 <__pow5mult+0x20>
  40711c:	1e5a      	subs	r2, r3, #1
  40711e:	4d0b      	ldr	r5, [pc, #44]	; (40714c <__pow5mult+0x9c>)
  407120:	2300      	movs	r3, #0
  407122:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407126:	f7ff fe97 	bl	406e58 <__multadd>
  40712a:	4605      	mov	r5, r0
  40712c:	e7c8      	b.n	4070c0 <__pow5mult+0x10>
  40712e:	2101      	movs	r1, #1
  407130:	4638      	mov	r0, r7
  407132:	f7ff fe61 	bl	406df8 <_Balloc>
  407136:	f240 2171 	movw	r1, #625	; 0x271
  40713a:	2201      	movs	r2, #1
  40713c:	2300      	movs	r3, #0
  40713e:	6141      	str	r1, [r0, #20]
  407140:	6102      	str	r2, [r0, #16]
  407142:	4606      	mov	r6, r0
  407144:	64b8      	str	r0, [r7, #72]	; 0x48
  407146:	6003      	str	r3, [r0, #0]
  407148:	e7be      	b.n	4070c8 <__pow5mult+0x18>
  40714a:	bf00      	nop
  40714c:	00409ca0 	.word	0x00409ca0

00407150 <__lshift>:
  407150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407154:	4691      	mov	r9, r2
  407156:	690a      	ldr	r2, [r1, #16]
  407158:	688b      	ldr	r3, [r1, #8]
  40715a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40715e:	eb04 0802 	add.w	r8, r4, r2
  407162:	f108 0501 	add.w	r5, r8, #1
  407166:	429d      	cmp	r5, r3
  407168:	460e      	mov	r6, r1
  40716a:	4607      	mov	r7, r0
  40716c:	6849      	ldr	r1, [r1, #4]
  40716e:	dd04      	ble.n	40717a <__lshift+0x2a>
  407170:	005b      	lsls	r3, r3, #1
  407172:	429d      	cmp	r5, r3
  407174:	f101 0101 	add.w	r1, r1, #1
  407178:	dcfa      	bgt.n	407170 <__lshift+0x20>
  40717a:	4638      	mov	r0, r7
  40717c:	f7ff fe3c 	bl	406df8 <_Balloc>
  407180:	2c00      	cmp	r4, #0
  407182:	f100 0314 	add.w	r3, r0, #20
  407186:	dd06      	ble.n	407196 <__lshift+0x46>
  407188:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40718c:	2100      	movs	r1, #0
  40718e:	f843 1b04 	str.w	r1, [r3], #4
  407192:	429a      	cmp	r2, r3
  407194:	d1fb      	bne.n	40718e <__lshift+0x3e>
  407196:	6934      	ldr	r4, [r6, #16]
  407198:	f106 0114 	add.w	r1, r6, #20
  40719c:	f019 091f 	ands.w	r9, r9, #31
  4071a0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4071a4:	d01d      	beq.n	4071e2 <__lshift+0x92>
  4071a6:	f1c9 0c20 	rsb	ip, r9, #32
  4071aa:	2200      	movs	r2, #0
  4071ac:	680c      	ldr	r4, [r1, #0]
  4071ae:	fa04 f409 	lsl.w	r4, r4, r9
  4071b2:	4314      	orrs	r4, r2
  4071b4:	f843 4b04 	str.w	r4, [r3], #4
  4071b8:	f851 2b04 	ldr.w	r2, [r1], #4
  4071bc:	458e      	cmp	lr, r1
  4071be:	fa22 f20c 	lsr.w	r2, r2, ip
  4071c2:	d8f3      	bhi.n	4071ac <__lshift+0x5c>
  4071c4:	601a      	str	r2, [r3, #0]
  4071c6:	b10a      	cbz	r2, 4071cc <__lshift+0x7c>
  4071c8:	f108 0502 	add.w	r5, r8, #2
  4071cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4071ce:	6872      	ldr	r2, [r6, #4]
  4071d0:	3d01      	subs	r5, #1
  4071d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4071d6:	6105      	str	r5, [r0, #16]
  4071d8:	6031      	str	r1, [r6, #0]
  4071da:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4071de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071e2:	3b04      	subs	r3, #4
  4071e4:	f851 2b04 	ldr.w	r2, [r1], #4
  4071e8:	f843 2f04 	str.w	r2, [r3, #4]!
  4071ec:	458e      	cmp	lr, r1
  4071ee:	d8f9      	bhi.n	4071e4 <__lshift+0x94>
  4071f0:	e7ec      	b.n	4071cc <__lshift+0x7c>
  4071f2:	bf00      	nop

004071f4 <__mcmp>:
  4071f4:	b430      	push	{r4, r5}
  4071f6:	690b      	ldr	r3, [r1, #16]
  4071f8:	4605      	mov	r5, r0
  4071fa:	6900      	ldr	r0, [r0, #16]
  4071fc:	1ac0      	subs	r0, r0, r3
  4071fe:	d10f      	bne.n	407220 <__mcmp+0x2c>
  407200:	009b      	lsls	r3, r3, #2
  407202:	3514      	adds	r5, #20
  407204:	3114      	adds	r1, #20
  407206:	4419      	add	r1, r3
  407208:	442b      	add	r3, r5
  40720a:	e001      	b.n	407210 <__mcmp+0x1c>
  40720c:	429d      	cmp	r5, r3
  40720e:	d207      	bcs.n	407220 <__mcmp+0x2c>
  407210:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407214:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407218:	4294      	cmp	r4, r2
  40721a:	d0f7      	beq.n	40720c <__mcmp+0x18>
  40721c:	d302      	bcc.n	407224 <__mcmp+0x30>
  40721e:	2001      	movs	r0, #1
  407220:	bc30      	pop	{r4, r5}
  407222:	4770      	bx	lr
  407224:	f04f 30ff 	mov.w	r0, #4294967295
  407228:	e7fa      	b.n	407220 <__mcmp+0x2c>
  40722a:	bf00      	nop

0040722c <__mdiff>:
  40722c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407230:	690f      	ldr	r7, [r1, #16]
  407232:	460e      	mov	r6, r1
  407234:	6911      	ldr	r1, [r2, #16]
  407236:	1a7f      	subs	r7, r7, r1
  407238:	2f00      	cmp	r7, #0
  40723a:	4690      	mov	r8, r2
  40723c:	d117      	bne.n	40726e <__mdiff+0x42>
  40723e:	0089      	lsls	r1, r1, #2
  407240:	f106 0514 	add.w	r5, r6, #20
  407244:	f102 0e14 	add.w	lr, r2, #20
  407248:	186b      	adds	r3, r5, r1
  40724a:	4471      	add	r1, lr
  40724c:	e001      	b.n	407252 <__mdiff+0x26>
  40724e:	429d      	cmp	r5, r3
  407250:	d25c      	bcs.n	40730c <__mdiff+0xe0>
  407252:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407256:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40725a:	42a2      	cmp	r2, r4
  40725c:	d0f7      	beq.n	40724e <__mdiff+0x22>
  40725e:	d25e      	bcs.n	40731e <__mdiff+0xf2>
  407260:	4633      	mov	r3, r6
  407262:	462c      	mov	r4, r5
  407264:	4646      	mov	r6, r8
  407266:	4675      	mov	r5, lr
  407268:	4698      	mov	r8, r3
  40726a:	2701      	movs	r7, #1
  40726c:	e005      	b.n	40727a <__mdiff+0x4e>
  40726e:	db58      	blt.n	407322 <__mdiff+0xf6>
  407270:	f106 0514 	add.w	r5, r6, #20
  407274:	f108 0414 	add.w	r4, r8, #20
  407278:	2700      	movs	r7, #0
  40727a:	6871      	ldr	r1, [r6, #4]
  40727c:	f7ff fdbc 	bl	406df8 <_Balloc>
  407280:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407284:	6936      	ldr	r6, [r6, #16]
  407286:	60c7      	str	r7, [r0, #12]
  407288:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40728c:	46a6      	mov	lr, r4
  40728e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407292:	f100 0414 	add.w	r4, r0, #20
  407296:	2300      	movs	r3, #0
  407298:	f85e 1b04 	ldr.w	r1, [lr], #4
  40729c:	f855 8b04 	ldr.w	r8, [r5], #4
  4072a0:	b28a      	uxth	r2, r1
  4072a2:	fa13 f388 	uxtah	r3, r3, r8
  4072a6:	0c09      	lsrs	r1, r1, #16
  4072a8:	1a9a      	subs	r2, r3, r2
  4072aa:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4072ae:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4072b2:	b292      	uxth	r2, r2
  4072b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4072b8:	45f4      	cmp	ip, lr
  4072ba:	f844 2b04 	str.w	r2, [r4], #4
  4072be:	ea4f 4323 	mov.w	r3, r3, asr #16
  4072c2:	d8e9      	bhi.n	407298 <__mdiff+0x6c>
  4072c4:	42af      	cmp	r7, r5
  4072c6:	d917      	bls.n	4072f8 <__mdiff+0xcc>
  4072c8:	46a4      	mov	ip, r4
  4072ca:	46ae      	mov	lr, r5
  4072cc:	f85e 2b04 	ldr.w	r2, [lr], #4
  4072d0:	fa13 f382 	uxtah	r3, r3, r2
  4072d4:	1419      	asrs	r1, r3, #16
  4072d6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4072da:	b29b      	uxth	r3, r3
  4072dc:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4072e0:	4577      	cmp	r7, lr
  4072e2:	f84c 2b04 	str.w	r2, [ip], #4
  4072e6:	ea4f 4321 	mov.w	r3, r1, asr #16
  4072ea:	d8ef      	bhi.n	4072cc <__mdiff+0xa0>
  4072ec:	43ed      	mvns	r5, r5
  4072ee:	442f      	add	r7, r5
  4072f0:	f027 0703 	bic.w	r7, r7, #3
  4072f4:	3704      	adds	r7, #4
  4072f6:	443c      	add	r4, r7
  4072f8:	3c04      	subs	r4, #4
  4072fa:	b922      	cbnz	r2, 407306 <__mdiff+0xda>
  4072fc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407300:	3e01      	subs	r6, #1
  407302:	2b00      	cmp	r3, #0
  407304:	d0fa      	beq.n	4072fc <__mdiff+0xd0>
  407306:	6106      	str	r6, [r0, #16]
  407308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40730c:	2100      	movs	r1, #0
  40730e:	f7ff fd73 	bl	406df8 <_Balloc>
  407312:	2201      	movs	r2, #1
  407314:	2300      	movs	r3, #0
  407316:	6102      	str	r2, [r0, #16]
  407318:	6143      	str	r3, [r0, #20]
  40731a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40731e:	4674      	mov	r4, lr
  407320:	e7ab      	b.n	40727a <__mdiff+0x4e>
  407322:	4633      	mov	r3, r6
  407324:	f106 0414 	add.w	r4, r6, #20
  407328:	f102 0514 	add.w	r5, r2, #20
  40732c:	4616      	mov	r6, r2
  40732e:	2701      	movs	r7, #1
  407330:	4698      	mov	r8, r3
  407332:	e7a2      	b.n	40727a <__mdiff+0x4e>

00407334 <__d2b>:
  407334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407338:	b082      	sub	sp, #8
  40733a:	2101      	movs	r1, #1
  40733c:	461c      	mov	r4, r3
  40733e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407342:	4615      	mov	r5, r2
  407344:	9e08      	ldr	r6, [sp, #32]
  407346:	f7ff fd57 	bl	406df8 <_Balloc>
  40734a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40734e:	4680      	mov	r8, r0
  407350:	b10f      	cbz	r7, 407356 <__d2b+0x22>
  407352:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407356:	9401      	str	r4, [sp, #4]
  407358:	b31d      	cbz	r5, 4073a2 <__d2b+0x6e>
  40735a:	a802      	add	r0, sp, #8
  40735c:	f840 5d08 	str.w	r5, [r0, #-8]!
  407360:	f7ff fdda 	bl	406f18 <__lo0bits>
  407364:	2800      	cmp	r0, #0
  407366:	d134      	bne.n	4073d2 <__d2b+0x9e>
  407368:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40736c:	f8c8 2014 	str.w	r2, [r8, #20]
  407370:	2b00      	cmp	r3, #0
  407372:	bf0c      	ite	eq
  407374:	2101      	moveq	r1, #1
  407376:	2102      	movne	r1, #2
  407378:	f8c8 3018 	str.w	r3, [r8, #24]
  40737c:	f8c8 1010 	str.w	r1, [r8, #16]
  407380:	b9df      	cbnz	r7, 4073ba <__d2b+0x86>
  407382:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407386:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40738a:	6030      	str	r0, [r6, #0]
  40738c:	6918      	ldr	r0, [r3, #16]
  40738e:	f7ff fda3 	bl	406ed8 <__hi0bits>
  407392:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407394:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407398:	6018      	str	r0, [r3, #0]
  40739a:	4640      	mov	r0, r8
  40739c:	b002      	add	sp, #8
  40739e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073a2:	a801      	add	r0, sp, #4
  4073a4:	f7ff fdb8 	bl	406f18 <__lo0bits>
  4073a8:	9b01      	ldr	r3, [sp, #4]
  4073aa:	f8c8 3014 	str.w	r3, [r8, #20]
  4073ae:	2101      	movs	r1, #1
  4073b0:	3020      	adds	r0, #32
  4073b2:	f8c8 1010 	str.w	r1, [r8, #16]
  4073b6:	2f00      	cmp	r7, #0
  4073b8:	d0e3      	beq.n	407382 <__d2b+0x4e>
  4073ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073bc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4073c0:	4407      	add	r7, r0
  4073c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4073c6:	6037      	str	r7, [r6, #0]
  4073c8:	6018      	str	r0, [r3, #0]
  4073ca:	4640      	mov	r0, r8
  4073cc:	b002      	add	sp, #8
  4073ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073d2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4073d6:	f1c0 0220 	rsb	r2, r0, #32
  4073da:	fa03 f202 	lsl.w	r2, r3, r2
  4073de:	430a      	orrs	r2, r1
  4073e0:	40c3      	lsrs	r3, r0
  4073e2:	9301      	str	r3, [sp, #4]
  4073e4:	f8c8 2014 	str.w	r2, [r8, #20]
  4073e8:	e7c2      	b.n	407370 <__d2b+0x3c>
  4073ea:	bf00      	nop

004073ec <_realloc_r>:
  4073ec:	2900      	cmp	r1, #0
  4073ee:	f000 8095 	beq.w	40751c <_realloc_r+0x130>
  4073f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073f6:	460d      	mov	r5, r1
  4073f8:	4616      	mov	r6, r2
  4073fa:	b083      	sub	sp, #12
  4073fc:	4680      	mov	r8, r0
  4073fe:	f106 070b 	add.w	r7, r6, #11
  407402:	f7fb fbef 	bl	402be4 <__malloc_lock>
  407406:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40740a:	2f16      	cmp	r7, #22
  40740c:	f02e 0403 	bic.w	r4, lr, #3
  407410:	f1a5 0908 	sub.w	r9, r5, #8
  407414:	d83c      	bhi.n	407490 <_realloc_r+0xa4>
  407416:	2210      	movs	r2, #16
  407418:	4617      	mov	r7, r2
  40741a:	42be      	cmp	r6, r7
  40741c:	d83d      	bhi.n	40749a <_realloc_r+0xae>
  40741e:	4294      	cmp	r4, r2
  407420:	da43      	bge.n	4074aa <_realloc_r+0xbe>
  407422:	4bc4      	ldr	r3, [pc, #784]	; (407734 <_realloc_r+0x348>)
  407424:	6899      	ldr	r1, [r3, #8]
  407426:	eb09 0004 	add.w	r0, r9, r4
  40742a:	4288      	cmp	r0, r1
  40742c:	f000 80b4 	beq.w	407598 <_realloc_r+0x1ac>
  407430:	6843      	ldr	r3, [r0, #4]
  407432:	f023 0101 	bic.w	r1, r3, #1
  407436:	4401      	add	r1, r0
  407438:	6849      	ldr	r1, [r1, #4]
  40743a:	07c9      	lsls	r1, r1, #31
  40743c:	d54c      	bpl.n	4074d8 <_realloc_r+0xec>
  40743e:	f01e 0f01 	tst.w	lr, #1
  407442:	f000 809b 	beq.w	40757c <_realloc_r+0x190>
  407446:	4631      	mov	r1, r6
  407448:	4640      	mov	r0, r8
  40744a:	f7fb f833 	bl	4024b4 <_malloc_r>
  40744e:	4606      	mov	r6, r0
  407450:	2800      	cmp	r0, #0
  407452:	d03a      	beq.n	4074ca <_realloc_r+0xde>
  407454:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407458:	f023 0301 	bic.w	r3, r3, #1
  40745c:	444b      	add	r3, r9
  40745e:	f1a0 0208 	sub.w	r2, r0, #8
  407462:	429a      	cmp	r2, r3
  407464:	f000 8121 	beq.w	4076aa <_realloc_r+0x2be>
  407468:	1f22      	subs	r2, r4, #4
  40746a:	2a24      	cmp	r2, #36	; 0x24
  40746c:	f200 8107 	bhi.w	40767e <_realloc_r+0x292>
  407470:	2a13      	cmp	r2, #19
  407472:	f200 80db 	bhi.w	40762c <_realloc_r+0x240>
  407476:	4603      	mov	r3, r0
  407478:	462a      	mov	r2, r5
  40747a:	6811      	ldr	r1, [r2, #0]
  40747c:	6019      	str	r1, [r3, #0]
  40747e:	6851      	ldr	r1, [r2, #4]
  407480:	6059      	str	r1, [r3, #4]
  407482:	6892      	ldr	r2, [r2, #8]
  407484:	609a      	str	r2, [r3, #8]
  407486:	4629      	mov	r1, r5
  407488:	4640      	mov	r0, r8
  40748a:	f7ff f8c1 	bl	406610 <_free_r>
  40748e:	e01c      	b.n	4074ca <_realloc_r+0xde>
  407490:	f027 0707 	bic.w	r7, r7, #7
  407494:	2f00      	cmp	r7, #0
  407496:	463a      	mov	r2, r7
  407498:	dabf      	bge.n	40741a <_realloc_r+0x2e>
  40749a:	2600      	movs	r6, #0
  40749c:	230c      	movs	r3, #12
  40749e:	4630      	mov	r0, r6
  4074a0:	f8c8 3000 	str.w	r3, [r8]
  4074a4:	b003      	add	sp, #12
  4074a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074aa:	462e      	mov	r6, r5
  4074ac:	1be3      	subs	r3, r4, r7
  4074ae:	2b0f      	cmp	r3, #15
  4074b0:	d81e      	bhi.n	4074f0 <_realloc_r+0x104>
  4074b2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4074b6:	f003 0301 	and.w	r3, r3, #1
  4074ba:	4323      	orrs	r3, r4
  4074bc:	444c      	add	r4, r9
  4074be:	f8c9 3004 	str.w	r3, [r9, #4]
  4074c2:	6863      	ldr	r3, [r4, #4]
  4074c4:	f043 0301 	orr.w	r3, r3, #1
  4074c8:	6063      	str	r3, [r4, #4]
  4074ca:	4640      	mov	r0, r8
  4074cc:	f7fb fb90 	bl	402bf0 <__malloc_unlock>
  4074d0:	4630      	mov	r0, r6
  4074d2:	b003      	add	sp, #12
  4074d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074d8:	f023 0303 	bic.w	r3, r3, #3
  4074dc:	18e1      	adds	r1, r4, r3
  4074de:	4291      	cmp	r1, r2
  4074e0:	db1f      	blt.n	407522 <_realloc_r+0x136>
  4074e2:	68c3      	ldr	r3, [r0, #12]
  4074e4:	6882      	ldr	r2, [r0, #8]
  4074e6:	462e      	mov	r6, r5
  4074e8:	60d3      	str	r3, [r2, #12]
  4074ea:	460c      	mov	r4, r1
  4074ec:	609a      	str	r2, [r3, #8]
  4074ee:	e7dd      	b.n	4074ac <_realloc_r+0xc0>
  4074f0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4074f4:	eb09 0107 	add.w	r1, r9, r7
  4074f8:	f002 0201 	and.w	r2, r2, #1
  4074fc:	444c      	add	r4, r9
  4074fe:	f043 0301 	orr.w	r3, r3, #1
  407502:	4317      	orrs	r7, r2
  407504:	f8c9 7004 	str.w	r7, [r9, #4]
  407508:	604b      	str	r3, [r1, #4]
  40750a:	6863      	ldr	r3, [r4, #4]
  40750c:	f043 0301 	orr.w	r3, r3, #1
  407510:	3108      	adds	r1, #8
  407512:	6063      	str	r3, [r4, #4]
  407514:	4640      	mov	r0, r8
  407516:	f7ff f87b 	bl	406610 <_free_r>
  40751a:	e7d6      	b.n	4074ca <_realloc_r+0xde>
  40751c:	4611      	mov	r1, r2
  40751e:	f7fa bfc9 	b.w	4024b4 <_malloc_r>
  407522:	f01e 0f01 	tst.w	lr, #1
  407526:	d18e      	bne.n	407446 <_realloc_r+0x5a>
  407528:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40752c:	eba9 0a01 	sub.w	sl, r9, r1
  407530:	f8da 1004 	ldr.w	r1, [sl, #4]
  407534:	f021 0103 	bic.w	r1, r1, #3
  407538:	440b      	add	r3, r1
  40753a:	4423      	add	r3, r4
  40753c:	4293      	cmp	r3, r2
  40753e:	db25      	blt.n	40758c <_realloc_r+0x1a0>
  407540:	68c2      	ldr	r2, [r0, #12]
  407542:	6881      	ldr	r1, [r0, #8]
  407544:	4656      	mov	r6, sl
  407546:	60ca      	str	r2, [r1, #12]
  407548:	6091      	str	r1, [r2, #8]
  40754a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40754e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407552:	1f22      	subs	r2, r4, #4
  407554:	2a24      	cmp	r2, #36	; 0x24
  407556:	60c1      	str	r1, [r0, #12]
  407558:	6088      	str	r0, [r1, #8]
  40755a:	f200 8094 	bhi.w	407686 <_realloc_r+0x29a>
  40755e:	2a13      	cmp	r2, #19
  407560:	d96f      	bls.n	407642 <_realloc_r+0x256>
  407562:	6829      	ldr	r1, [r5, #0]
  407564:	f8ca 1008 	str.w	r1, [sl, #8]
  407568:	6869      	ldr	r1, [r5, #4]
  40756a:	f8ca 100c 	str.w	r1, [sl, #12]
  40756e:	2a1b      	cmp	r2, #27
  407570:	f200 80a2 	bhi.w	4076b8 <_realloc_r+0x2cc>
  407574:	3508      	adds	r5, #8
  407576:	f10a 0210 	add.w	r2, sl, #16
  40757a:	e063      	b.n	407644 <_realloc_r+0x258>
  40757c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407580:	eba9 0a03 	sub.w	sl, r9, r3
  407584:	f8da 1004 	ldr.w	r1, [sl, #4]
  407588:	f021 0103 	bic.w	r1, r1, #3
  40758c:	1863      	adds	r3, r4, r1
  40758e:	4293      	cmp	r3, r2
  407590:	f6ff af59 	blt.w	407446 <_realloc_r+0x5a>
  407594:	4656      	mov	r6, sl
  407596:	e7d8      	b.n	40754a <_realloc_r+0x15e>
  407598:	6841      	ldr	r1, [r0, #4]
  40759a:	f021 0b03 	bic.w	fp, r1, #3
  40759e:	44a3      	add	fp, r4
  4075a0:	f107 0010 	add.w	r0, r7, #16
  4075a4:	4583      	cmp	fp, r0
  4075a6:	da56      	bge.n	407656 <_realloc_r+0x26a>
  4075a8:	f01e 0f01 	tst.w	lr, #1
  4075ac:	f47f af4b 	bne.w	407446 <_realloc_r+0x5a>
  4075b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4075b4:	eba9 0a01 	sub.w	sl, r9, r1
  4075b8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4075bc:	f021 0103 	bic.w	r1, r1, #3
  4075c0:	448b      	add	fp, r1
  4075c2:	4558      	cmp	r0, fp
  4075c4:	dce2      	bgt.n	40758c <_realloc_r+0x1a0>
  4075c6:	4656      	mov	r6, sl
  4075c8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4075cc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4075d0:	1f22      	subs	r2, r4, #4
  4075d2:	2a24      	cmp	r2, #36	; 0x24
  4075d4:	60c1      	str	r1, [r0, #12]
  4075d6:	6088      	str	r0, [r1, #8]
  4075d8:	f200 808f 	bhi.w	4076fa <_realloc_r+0x30e>
  4075dc:	2a13      	cmp	r2, #19
  4075de:	f240 808a 	bls.w	4076f6 <_realloc_r+0x30a>
  4075e2:	6829      	ldr	r1, [r5, #0]
  4075e4:	f8ca 1008 	str.w	r1, [sl, #8]
  4075e8:	6869      	ldr	r1, [r5, #4]
  4075ea:	f8ca 100c 	str.w	r1, [sl, #12]
  4075ee:	2a1b      	cmp	r2, #27
  4075f0:	f200 808a 	bhi.w	407708 <_realloc_r+0x31c>
  4075f4:	3508      	adds	r5, #8
  4075f6:	f10a 0210 	add.w	r2, sl, #16
  4075fa:	6829      	ldr	r1, [r5, #0]
  4075fc:	6011      	str	r1, [r2, #0]
  4075fe:	6869      	ldr	r1, [r5, #4]
  407600:	6051      	str	r1, [r2, #4]
  407602:	68a9      	ldr	r1, [r5, #8]
  407604:	6091      	str	r1, [r2, #8]
  407606:	eb0a 0107 	add.w	r1, sl, r7
  40760a:	ebab 0207 	sub.w	r2, fp, r7
  40760e:	f042 0201 	orr.w	r2, r2, #1
  407612:	6099      	str	r1, [r3, #8]
  407614:	604a      	str	r2, [r1, #4]
  407616:	f8da 3004 	ldr.w	r3, [sl, #4]
  40761a:	f003 0301 	and.w	r3, r3, #1
  40761e:	431f      	orrs	r7, r3
  407620:	4640      	mov	r0, r8
  407622:	f8ca 7004 	str.w	r7, [sl, #4]
  407626:	f7fb fae3 	bl	402bf0 <__malloc_unlock>
  40762a:	e751      	b.n	4074d0 <_realloc_r+0xe4>
  40762c:	682b      	ldr	r3, [r5, #0]
  40762e:	6003      	str	r3, [r0, #0]
  407630:	686b      	ldr	r3, [r5, #4]
  407632:	6043      	str	r3, [r0, #4]
  407634:	2a1b      	cmp	r2, #27
  407636:	d82d      	bhi.n	407694 <_realloc_r+0x2a8>
  407638:	f100 0308 	add.w	r3, r0, #8
  40763c:	f105 0208 	add.w	r2, r5, #8
  407640:	e71b      	b.n	40747a <_realloc_r+0x8e>
  407642:	4632      	mov	r2, r6
  407644:	6829      	ldr	r1, [r5, #0]
  407646:	6011      	str	r1, [r2, #0]
  407648:	6869      	ldr	r1, [r5, #4]
  40764a:	6051      	str	r1, [r2, #4]
  40764c:	68a9      	ldr	r1, [r5, #8]
  40764e:	6091      	str	r1, [r2, #8]
  407650:	461c      	mov	r4, r3
  407652:	46d1      	mov	r9, sl
  407654:	e72a      	b.n	4074ac <_realloc_r+0xc0>
  407656:	eb09 0107 	add.w	r1, r9, r7
  40765a:	ebab 0b07 	sub.w	fp, fp, r7
  40765e:	f04b 0201 	orr.w	r2, fp, #1
  407662:	6099      	str	r1, [r3, #8]
  407664:	604a      	str	r2, [r1, #4]
  407666:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40766a:	f003 0301 	and.w	r3, r3, #1
  40766e:	431f      	orrs	r7, r3
  407670:	4640      	mov	r0, r8
  407672:	f845 7c04 	str.w	r7, [r5, #-4]
  407676:	f7fb fabb 	bl	402bf0 <__malloc_unlock>
  40767a:	462e      	mov	r6, r5
  40767c:	e728      	b.n	4074d0 <_realloc_r+0xe4>
  40767e:	4629      	mov	r1, r5
  407680:	f7ff fb56 	bl	406d30 <memmove>
  407684:	e6ff      	b.n	407486 <_realloc_r+0x9a>
  407686:	4629      	mov	r1, r5
  407688:	4630      	mov	r0, r6
  40768a:	461c      	mov	r4, r3
  40768c:	46d1      	mov	r9, sl
  40768e:	f7ff fb4f 	bl	406d30 <memmove>
  407692:	e70b      	b.n	4074ac <_realloc_r+0xc0>
  407694:	68ab      	ldr	r3, [r5, #8]
  407696:	6083      	str	r3, [r0, #8]
  407698:	68eb      	ldr	r3, [r5, #12]
  40769a:	60c3      	str	r3, [r0, #12]
  40769c:	2a24      	cmp	r2, #36	; 0x24
  40769e:	d017      	beq.n	4076d0 <_realloc_r+0x2e4>
  4076a0:	f100 0310 	add.w	r3, r0, #16
  4076a4:	f105 0210 	add.w	r2, r5, #16
  4076a8:	e6e7      	b.n	40747a <_realloc_r+0x8e>
  4076aa:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4076ae:	f023 0303 	bic.w	r3, r3, #3
  4076b2:	441c      	add	r4, r3
  4076b4:	462e      	mov	r6, r5
  4076b6:	e6f9      	b.n	4074ac <_realloc_r+0xc0>
  4076b8:	68a9      	ldr	r1, [r5, #8]
  4076ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4076be:	68e9      	ldr	r1, [r5, #12]
  4076c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4076c4:	2a24      	cmp	r2, #36	; 0x24
  4076c6:	d00c      	beq.n	4076e2 <_realloc_r+0x2f6>
  4076c8:	3510      	adds	r5, #16
  4076ca:	f10a 0218 	add.w	r2, sl, #24
  4076ce:	e7b9      	b.n	407644 <_realloc_r+0x258>
  4076d0:	692b      	ldr	r3, [r5, #16]
  4076d2:	6103      	str	r3, [r0, #16]
  4076d4:	696b      	ldr	r3, [r5, #20]
  4076d6:	6143      	str	r3, [r0, #20]
  4076d8:	f105 0218 	add.w	r2, r5, #24
  4076dc:	f100 0318 	add.w	r3, r0, #24
  4076e0:	e6cb      	b.n	40747a <_realloc_r+0x8e>
  4076e2:	692a      	ldr	r2, [r5, #16]
  4076e4:	f8ca 2018 	str.w	r2, [sl, #24]
  4076e8:	696a      	ldr	r2, [r5, #20]
  4076ea:	f8ca 201c 	str.w	r2, [sl, #28]
  4076ee:	3518      	adds	r5, #24
  4076f0:	f10a 0220 	add.w	r2, sl, #32
  4076f4:	e7a6      	b.n	407644 <_realloc_r+0x258>
  4076f6:	4632      	mov	r2, r6
  4076f8:	e77f      	b.n	4075fa <_realloc_r+0x20e>
  4076fa:	4629      	mov	r1, r5
  4076fc:	4630      	mov	r0, r6
  4076fe:	9301      	str	r3, [sp, #4]
  407700:	f7ff fb16 	bl	406d30 <memmove>
  407704:	9b01      	ldr	r3, [sp, #4]
  407706:	e77e      	b.n	407606 <_realloc_r+0x21a>
  407708:	68a9      	ldr	r1, [r5, #8]
  40770a:	f8ca 1010 	str.w	r1, [sl, #16]
  40770e:	68e9      	ldr	r1, [r5, #12]
  407710:	f8ca 1014 	str.w	r1, [sl, #20]
  407714:	2a24      	cmp	r2, #36	; 0x24
  407716:	d003      	beq.n	407720 <_realloc_r+0x334>
  407718:	3510      	adds	r5, #16
  40771a:	f10a 0218 	add.w	r2, sl, #24
  40771e:	e76c      	b.n	4075fa <_realloc_r+0x20e>
  407720:	692a      	ldr	r2, [r5, #16]
  407722:	f8ca 2018 	str.w	r2, [sl, #24]
  407726:	696a      	ldr	r2, [r5, #20]
  407728:	f8ca 201c 	str.w	r2, [sl, #28]
  40772c:	3518      	adds	r5, #24
  40772e:	f10a 0220 	add.w	r2, sl, #32
  407732:	e762      	b.n	4075fa <_realloc_r+0x20e>
  407734:	20400430 	.word	0x20400430

00407738 <_raise_r>:
  407738:	291f      	cmp	r1, #31
  40773a:	d828      	bhi.n	40778e <_raise_r+0x56>
  40773c:	b520      	push	{r5, lr}
  40773e:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
  407742:	b082      	sub	sp, #8
  407744:	4605      	mov	r5, r0
  407746:	b1aa      	cbz	r2, 407774 <_raise_r+0x3c>
  407748:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
  40774c:	b193      	cbz	r3, 407774 <_raise_r+0x3c>
  40774e:	2b01      	cmp	r3, #1
  407750:	d00e      	beq.n	407770 <_raise_r+0x38>
  407752:	1c58      	adds	r0, r3, #1
  407754:	d007      	beq.n	407766 <_raise_r+0x2e>
  407756:	2500      	movs	r5, #0
  407758:	4608      	mov	r0, r1
  40775a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40775e:	4798      	blx	r3
  407760:	4628      	mov	r0, r5
  407762:	b002      	add	sp, #8
  407764:	bd20      	pop	{r5, pc}
  407766:	2316      	movs	r3, #22
  407768:	2001      	movs	r0, #1
  40776a:	602b      	str	r3, [r5, #0]
  40776c:	b002      	add	sp, #8
  40776e:	bd20      	pop	{r5, pc}
  407770:	2000      	movs	r0, #0
  407772:	e7f6      	b.n	407762 <_raise_r+0x2a>
  407774:	4628      	mov	r0, r5
  407776:	9101      	str	r1, [sp, #4]
  407778:	f000 f82a 	bl	4077d0 <_getpid_r>
  40777c:	9901      	ldr	r1, [sp, #4]
  40777e:	460a      	mov	r2, r1
  407780:	4601      	mov	r1, r0
  407782:	4628      	mov	r0, r5
  407784:	b002      	add	sp, #8
  407786:	e8bd 4020 	ldmia.w	sp!, {r5, lr}
  40778a:	f000 b80d 	b.w	4077a8 <_kill_r>
  40778e:	2316      	movs	r3, #22
  407790:	6003      	str	r3, [r0, #0]
  407792:	f04f 30ff 	mov.w	r0, #4294967295
  407796:	4770      	bx	lr

00407798 <raise>:
  407798:	4b02      	ldr	r3, [pc, #8]	; (4077a4 <raise+0xc>)
  40779a:	4601      	mov	r1, r0
  40779c:	6818      	ldr	r0, [r3, #0]
  40779e:	f7ff bfcb 	b.w	407738 <_raise_r>
  4077a2:	bf00      	nop
  4077a4:	20400004 	.word	0x20400004

004077a8 <_kill_r>:
  4077a8:	b538      	push	{r3, r4, r5, lr}
  4077aa:	460b      	mov	r3, r1
  4077ac:	4c07      	ldr	r4, [pc, #28]	; (4077cc <_kill_r+0x24>)
  4077ae:	4605      	mov	r5, r0
  4077b0:	4611      	mov	r1, r2
  4077b2:	4618      	mov	r0, r3
  4077b4:	2300      	movs	r3, #0
  4077b6:	6023      	str	r3, [r4, #0]
  4077b8:	f7f8 fdd4 	bl	400364 <_kill>
  4077bc:	1c43      	adds	r3, r0, #1
  4077be:	d000      	beq.n	4077c2 <_kill_r+0x1a>
  4077c0:	bd38      	pop	{r3, r4, r5, pc}
  4077c2:	6823      	ldr	r3, [r4, #0]
  4077c4:	2b00      	cmp	r3, #0
  4077c6:	d0fb      	beq.n	4077c0 <_kill_r+0x18>
  4077c8:	602b      	str	r3, [r5, #0]
  4077ca:	bd38      	pop	{r3, r4, r5, pc}
  4077cc:	20408cd8 	.word	0x20408cd8

004077d0 <_getpid_r>:
  4077d0:	f7f8 bdc9 	b.w	400366 <_getpid>

004077d4 <__sread>:
  4077d4:	b510      	push	{r4, lr}
  4077d6:	460c      	mov	r4, r1
  4077d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077dc:	f000 faa6 	bl	407d2c <_read_r>
  4077e0:	2800      	cmp	r0, #0
  4077e2:	db03      	blt.n	4077ec <__sread+0x18>
  4077e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4077e6:	4403      	add	r3, r0
  4077e8:	6523      	str	r3, [r4, #80]	; 0x50
  4077ea:	bd10      	pop	{r4, pc}
  4077ec:	89a3      	ldrh	r3, [r4, #12]
  4077ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4077f2:	81a3      	strh	r3, [r4, #12]
  4077f4:	bd10      	pop	{r4, pc}
  4077f6:	bf00      	nop

004077f8 <__swrite>:
  4077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077fc:	4616      	mov	r6, r2
  4077fe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407802:	461f      	mov	r7, r3
  407804:	05d3      	lsls	r3, r2, #23
  407806:	460c      	mov	r4, r1
  407808:	4605      	mov	r5, r0
  40780a:	d507      	bpl.n	40781c <__swrite+0x24>
  40780c:	2200      	movs	r2, #0
  40780e:	2302      	movs	r3, #2
  407810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407814:	f000 fa74 	bl	407d00 <_lseek_r>
  407818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40781c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407820:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407824:	81a2      	strh	r2, [r4, #12]
  407826:	463b      	mov	r3, r7
  407828:	4632      	mov	r2, r6
  40782a:	4628      	mov	r0, r5
  40782c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407830:	f000 b924 	b.w	407a7c <_write_r>

00407834 <__sseek>:
  407834:	b510      	push	{r4, lr}
  407836:	460c      	mov	r4, r1
  407838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40783c:	f000 fa60 	bl	407d00 <_lseek_r>
  407840:	89a3      	ldrh	r3, [r4, #12]
  407842:	1c42      	adds	r2, r0, #1
  407844:	bf0e      	itee	eq
  407846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40784a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40784e:	6520      	strne	r0, [r4, #80]	; 0x50
  407850:	81a3      	strh	r3, [r4, #12]
  407852:	bd10      	pop	{r4, pc}

00407854 <__sclose>:
  407854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407858:	f000 b9b8 	b.w	407bcc <_close_r>
	...

00407880 <strlen>:
  407880:	f890 f000 	pld	[r0]
  407884:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407888:	f020 0107 	bic.w	r1, r0, #7
  40788c:	f06f 0c00 	mvn.w	ip, #0
  407890:	f010 0407 	ands.w	r4, r0, #7
  407894:	f891 f020 	pld	[r1, #32]
  407898:	f040 8049 	bne.w	40792e <strlen+0xae>
  40789c:	f04f 0400 	mov.w	r4, #0
  4078a0:	f06f 0007 	mvn.w	r0, #7
  4078a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4078a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4078ac:	f100 0008 	add.w	r0, r0, #8
  4078b0:	fa82 f24c 	uadd8	r2, r2, ip
  4078b4:	faa4 f28c 	sel	r2, r4, ip
  4078b8:	fa83 f34c 	uadd8	r3, r3, ip
  4078bc:	faa2 f38c 	sel	r3, r2, ip
  4078c0:	bb4b      	cbnz	r3, 407916 <strlen+0x96>
  4078c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4078c6:	fa82 f24c 	uadd8	r2, r2, ip
  4078ca:	f100 0008 	add.w	r0, r0, #8
  4078ce:	faa4 f28c 	sel	r2, r4, ip
  4078d2:	fa83 f34c 	uadd8	r3, r3, ip
  4078d6:	faa2 f38c 	sel	r3, r2, ip
  4078da:	b9e3      	cbnz	r3, 407916 <strlen+0x96>
  4078dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4078e0:	fa82 f24c 	uadd8	r2, r2, ip
  4078e4:	f100 0008 	add.w	r0, r0, #8
  4078e8:	faa4 f28c 	sel	r2, r4, ip
  4078ec:	fa83 f34c 	uadd8	r3, r3, ip
  4078f0:	faa2 f38c 	sel	r3, r2, ip
  4078f4:	b97b      	cbnz	r3, 407916 <strlen+0x96>
  4078f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4078fa:	f101 0120 	add.w	r1, r1, #32
  4078fe:	fa82 f24c 	uadd8	r2, r2, ip
  407902:	f100 0008 	add.w	r0, r0, #8
  407906:	faa4 f28c 	sel	r2, r4, ip
  40790a:	fa83 f34c 	uadd8	r3, r3, ip
  40790e:	faa2 f38c 	sel	r3, r2, ip
  407912:	2b00      	cmp	r3, #0
  407914:	d0c6      	beq.n	4078a4 <strlen+0x24>
  407916:	2a00      	cmp	r2, #0
  407918:	bf04      	itt	eq
  40791a:	3004      	addeq	r0, #4
  40791c:	461a      	moveq	r2, r3
  40791e:	ba12      	rev	r2, r2
  407920:	fab2 f282 	clz	r2, r2
  407924:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407928:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40792c:	4770      	bx	lr
  40792e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407932:	f004 0503 	and.w	r5, r4, #3
  407936:	f1c4 0000 	rsb	r0, r4, #0
  40793a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40793e:	f014 0f04 	tst.w	r4, #4
  407942:	f891 f040 	pld	[r1, #64]	; 0x40
  407946:	fa0c f505 	lsl.w	r5, ip, r5
  40794a:	ea62 0205 	orn	r2, r2, r5
  40794e:	bf1c      	itt	ne
  407950:	ea63 0305 	ornne	r3, r3, r5
  407954:	4662      	movne	r2, ip
  407956:	f04f 0400 	mov.w	r4, #0
  40795a:	e7a9      	b.n	4078b0 <strlen+0x30>

0040795c <__swbuf_r>:
  40795c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40795e:	460d      	mov	r5, r1
  407960:	4614      	mov	r4, r2
  407962:	4606      	mov	r6, r0
  407964:	b110      	cbz	r0, 40796c <__swbuf_r+0x10>
  407966:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407968:	2b00      	cmp	r3, #0
  40796a:	d04b      	beq.n	407a04 <__swbuf_r+0xa8>
  40796c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407970:	69a3      	ldr	r3, [r4, #24]
  407972:	60a3      	str	r3, [r4, #8]
  407974:	b291      	uxth	r1, r2
  407976:	0708      	lsls	r0, r1, #28
  407978:	d539      	bpl.n	4079ee <__swbuf_r+0x92>
  40797a:	6923      	ldr	r3, [r4, #16]
  40797c:	2b00      	cmp	r3, #0
  40797e:	d036      	beq.n	4079ee <__swbuf_r+0x92>
  407980:	b2ed      	uxtb	r5, r5
  407982:	0489      	lsls	r1, r1, #18
  407984:	462f      	mov	r7, r5
  407986:	d515      	bpl.n	4079b4 <__swbuf_r+0x58>
  407988:	6822      	ldr	r2, [r4, #0]
  40798a:	6961      	ldr	r1, [r4, #20]
  40798c:	1ad3      	subs	r3, r2, r3
  40798e:	428b      	cmp	r3, r1
  407990:	da1c      	bge.n	4079cc <__swbuf_r+0x70>
  407992:	3301      	adds	r3, #1
  407994:	68a1      	ldr	r1, [r4, #8]
  407996:	1c50      	adds	r0, r2, #1
  407998:	3901      	subs	r1, #1
  40799a:	60a1      	str	r1, [r4, #8]
  40799c:	6020      	str	r0, [r4, #0]
  40799e:	7015      	strb	r5, [r2, #0]
  4079a0:	6962      	ldr	r2, [r4, #20]
  4079a2:	429a      	cmp	r2, r3
  4079a4:	d01a      	beq.n	4079dc <__swbuf_r+0x80>
  4079a6:	89a3      	ldrh	r3, [r4, #12]
  4079a8:	07db      	lsls	r3, r3, #31
  4079aa:	d501      	bpl.n	4079b0 <__swbuf_r+0x54>
  4079ac:	2d0a      	cmp	r5, #10
  4079ae:	d015      	beq.n	4079dc <__swbuf_r+0x80>
  4079b0:	4638      	mov	r0, r7
  4079b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4079b4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4079b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4079ba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4079be:	81a2      	strh	r2, [r4, #12]
  4079c0:	6822      	ldr	r2, [r4, #0]
  4079c2:	6661      	str	r1, [r4, #100]	; 0x64
  4079c4:	6961      	ldr	r1, [r4, #20]
  4079c6:	1ad3      	subs	r3, r2, r3
  4079c8:	428b      	cmp	r3, r1
  4079ca:	dbe2      	blt.n	407992 <__swbuf_r+0x36>
  4079cc:	4621      	mov	r1, r4
  4079ce:	4630      	mov	r0, r6
  4079d0:	f7fe fca0 	bl	406314 <_fflush_r>
  4079d4:	b940      	cbnz	r0, 4079e8 <__swbuf_r+0x8c>
  4079d6:	6822      	ldr	r2, [r4, #0]
  4079d8:	2301      	movs	r3, #1
  4079da:	e7db      	b.n	407994 <__swbuf_r+0x38>
  4079dc:	4621      	mov	r1, r4
  4079de:	4630      	mov	r0, r6
  4079e0:	f7fe fc98 	bl	406314 <_fflush_r>
  4079e4:	2800      	cmp	r0, #0
  4079e6:	d0e3      	beq.n	4079b0 <__swbuf_r+0x54>
  4079e8:	f04f 37ff 	mov.w	r7, #4294967295
  4079ec:	e7e0      	b.n	4079b0 <__swbuf_r+0x54>
  4079ee:	4621      	mov	r1, r4
  4079f0:	4630      	mov	r0, r6
  4079f2:	f7fd fbb3 	bl	40515c <__swsetup_r>
  4079f6:	2800      	cmp	r0, #0
  4079f8:	d1f6      	bne.n	4079e8 <__swbuf_r+0x8c>
  4079fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4079fe:	6923      	ldr	r3, [r4, #16]
  407a00:	b291      	uxth	r1, r2
  407a02:	e7bd      	b.n	407980 <__swbuf_r+0x24>
  407a04:	f7fe fcde 	bl	4063c4 <__sinit>
  407a08:	e7b0      	b.n	40796c <__swbuf_r+0x10>
  407a0a:	bf00      	nop

00407a0c <_wcrtomb_r>:
  407a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  407a0e:	4606      	mov	r6, r0
  407a10:	b085      	sub	sp, #20
  407a12:	461f      	mov	r7, r3
  407a14:	b189      	cbz	r1, 407a3a <_wcrtomb_r+0x2e>
  407a16:	4c10      	ldr	r4, [pc, #64]	; (407a58 <_wcrtomb_r+0x4c>)
  407a18:	4d10      	ldr	r5, [pc, #64]	; (407a5c <_wcrtomb_r+0x50>)
  407a1a:	6824      	ldr	r4, [r4, #0]
  407a1c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407a1e:	2c00      	cmp	r4, #0
  407a20:	bf08      	it	eq
  407a22:	462c      	moveq	r4, r5
  407a24:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407a28:	47a0      	blx	r4
  407a2a:	1c43      	adds	r3, r0, #1
  407a2c:	d103      	bne.n	407a36 <_wcrtomb_r+0x2a>
  407a2e:	2200      	movs	r2, #0
  407a30:	238a      	movs	r3, #138	; 0x8a
  407a32:	603a      	str	r2, [r7, #0]
  407a34:	6033      	str	r3, [r6, #0]
  407a36:	b005      	add	sp, #20
  407a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a3a:	460c      	mov	r4, r1
  407a3c:	4906      	ldr	r1, [pc, #24]	; (407a58 <_wcrtomb_r+0x4c>)
  407a3e:	4a07      	ldr	r2, [pc, #28]	; (407a5c <_wcrtomb_r+0x50>)
  407a40:	6809      	ldr	r1, [r1, #0]
  407a42:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407a44:	2900      	cmp	r1, #0
  407a46:	bf08      	it	eq
  407a48:	4611      	moveq	r1, r2
  407a4a:	4622      	mov	r2, r4
  407a4c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407a50:	a901      	add	r1, sp, #4
  407a52:	47a0      	blx	r4
  407a54:	e7e9      	b.n	407a2a <_wcrtomb_r+0x1e>
  407a56:	bf00      	nop
  407a58:	20400004 	.word	0x20400004
  407a5c:	20400844 	.word	0x20400844

00407a60 <__ascii_wctomb>:
  407a60:	b121      	cbz	r1, 407a6c <__ascii_wctomb+0xc>
  407a62:	2aff      	cmp	r2, #255	; 0xff
  407a64:	d804      	bhi.n	407a70 <__ascii_wctomb+0x10>
  407a66:	700a      	strb	r2, [r1, #0]
  407a68:	2001      	movs	r0, #1
  407a6a:	4770      	bx	lr
  407a6c:	4608      	mov	r0, r1
  407a6e:	4770      	bx	lr
  407a70:	238a      	movs	r3, #138	; 0x8a
  407a72:	6003      	str	r3, [r0, #0]
  407a74:	f04f 30ff 	mov.w	r0, #4294967295
  407a78:	4770      	bx	lr
  407a7a:	bf00      	nop

00407a7c <_write_r>:
  407a7c:	b570      	push	{r4, r5, r6, lr}
  407a7e:	460d      	mov	r5, r1
  407a80:	4c08      	ldr	r4, [pc, #32]	; (407aa4 <_write_r+0x28>)
  407a82:	4611      	mov	r1, r2
  407a84:	4606      	mov	r6, r0
  407a86:	461a      	mov	r2, r3
  407a88:	4628      	mov	r0, r5
  407a8a:	2300      	movs	r3, #0
  407a8c:	6023      	str	r3, [r4, #0]
  407a8e:	f7f8 fc4f 	bl	400330 <_write>
  407a92:	1c43      	adds	r3, r0, #1
  407a94:	d000      	beq.n	407a98 <_write_r+0x1c>
  407a96:	bd70      	pop	{r4, r5, r6, pc}
  407a98:	6823      	ldr	r3, [r4, #0]
  407a9a:	2b00      	cmp	r3, #0
  407a9c:	d0fb      	beq.n	407a96 <_write_r+0x1a>
  407a9e:	6033      	str	r3, [r6, #0]
  407aa0:	bd70      	pop	{r4, r5, r6, pc}
  407aa2:	bf00      	nop
  407aa4:	20408cd8 	.word	0x20408cd8

00407aa8 <__register_exitproc>:
  407aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407aac:	4d2c      	ldr	r5, [pc, #176]	; (407b60 <__register_exitproc+0xb8>)
  407aae:	4606      	mov	r6, r0
  407ab0:	6828      	ldr	r0, [r5, #0]
  407ab2:	4698      	mov	r8, r3
  407ab4:	460f      	mov	r7, r1
  407ab6:	4691      	mov	r9, r2
  407ab8:	f7ff f852 	bl	406b60 <__retarget_lock_acquire_recursive>
  407abc:	4b29      	ldr	r3, [pc, #164]	; (407b64 <__register_exitproc+0xbc>)
  407abe:	681c      	ldr	r4, [r3, #0]
  407ac0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407ac4:	2b00      	cmp	r3, #0
  407ac6:	d03e      	beq.n	407b46 <__register_exitproc+0x9e>
  407ac8:	685a      	ldr	r2, [r3, #4]
  407aca:	2a1f      	cmp	r2, #31
  407acc:	dc1c      	bgt.n	407b08 <__register_exitproc+0x60>
  407ace:	f102 0e01 	add.w	lr, r2, #1
  407ad2:	b176      	cbz	r6, 407af2 <__register_exitproc+0x4a>
  407ad4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407ad8:	2401      	movs	r4, #1
  407ada:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407ade:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407ae2:	4094      	lsls	r4, r2
  407ae4:	4320      	orrs	r0, r4
  407ae6:	2e02      	cmp	r6, #2
  407ae8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407aec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407af0:	d023      	beq.n	407b3a <__register_exitproc+0x92>
  407af2:	3202      	adds	r2, #2
  407af4:	f8c3 e004 	str.w	lr, [r3, #4]
  407af8:	6828      	ldr	r0, [r5, #0]
  407afa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407afe:	f7ff f831 	bl	406b64 <__retarget_lock_release_recursive>
  407b02:	2000      	movs	r0, #0
  407b04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b08:	4b17      	ldr	r3, [pc, #92]	; (407b68 <__register_exitproc+0xc0>)
  407b0a:	b30b      	cbz	r3, 407b50 <__register_exitproc+0xa8>
  407b0c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407b10:	f7fa fcc8 	bl	4024a4 <malloc>
  407b14:	4603      	mov	r3, r0
  407b16:	b1d8      	cbz	r0, 407b50 <__register_exitproc+0xa8>
  407b18:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407b1c:	6002      	str	r2, [r0, #0]
  407b1e:	2100      	movs	r1, #0
  407b20:	6041      	str	r1, [r0, #4]
  407b22:	460a      	mov	r2, r1
  407b24:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407b28:	f04f 0e01 	mov.w	lr, #1
  407b2c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407b30:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407b34:	2e00      	cmp	r6, #0
  407b36:	d0dc      	beq.n	407af2 <__register_exitproc+0x4a>
  407b38:	e7cc      	b.n	407ad4 <__register_exitproc+0x2c>
  407b3a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407b3e:	430c      	orrs	r4, r1
  407b40:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407b44:	e7d5      	b.n	407af2 <__register_exitproc+0x4a>
  407b46:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407b4a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407b4e:	e7bb      	b.n	407ac8 <__register_exitproc+0x20>
  407b50:	6828      	ldr	r0, [r5, #0]
  407b52:	f7ff f807 	bl	406b64 <__retarget_lock_release_recursive>
  407b56:	f04f 30ff 	mov.w	r0, #4294967295
  407b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b5e:	bf00      	nop
  407b60:	20400840 	.word	0x20400840
  407b64:	00409b08 	.word	0x00409b08
  407b68:	004024a5 	.word	0x004024a5

00407b6c <_calloc_r>:
  407b6c:	b510      	push	{r4, lr}
  407b6e:	fb02 f101 	mul.w	r1, r2, r1
  407b72:	f7fa fc9f 	bl	4024b4 <_malloc_r>
  407b76:	4604      	mov	r4, r0
  407b78:	b1d8      	cbz	r0, 407bb2 <_calloc_r+0x46>
  407b7a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407b7e:	f022 0203 	bic.w	r2, r2, #3
  407b82:	3a04      	subs	r2, #4
  407b84:	2a24      	cmp	r2, #36	; 0x24
  407b86:	d818      	bhi.n	407bba <_calloc_r+0x4e>
  407b88:	2a13      	cmp	r2, #19
  407b8a:	d914      	bls.n	407bb6 <_calloc_r+0x4a>
  407b8c:	2300      	movs	r3, #0
  407b8e:	2a1b      	cmp	r2, #27
  407b90:	6003      	str	r3, [r0, #0]
  407b92:	6043      	str	r3, [r0, #4]
  407b94:	d916      	bls.n	407bc4 <_calloc_r+0x58>
  407b96:	2a24      	cmp	r2, #36	; 0x24
  407b98:	6083      	str	r3, [r0, #8]
  407b9a:	60c3      	str	r3, [r0, #12]
  407b9c:	bf11      	iteee	ne
  407b9e:	f100 0210 	addne.w	r2, r0, #16
  407ba2:	6103      	streq	r3, [r0, #16]
  407ba4:	6143      	streq	r3, [r0, #20]
  407ba6:	f100 0218 	addeq.w	r2, r0, #24
  407baa:	2300      	movs	r3, #0
  407bac:	6013      	str	r3, [r2, #0]
  407bae:	6053      	str	r3, [r2, #4]
  407bb0:	6093      	str	r3, [r2, #8]
  407bb2:	4620      	mov	r0, r4
  407bb4:	bd10      	pop	{r4, pc}
  407bb6:	4602      	mov	r2, r0
  407bb8:	e7f7      	b.n	407baa <_calloc_r+0x3e>
  407bba:	2100      	movs	r1, #0
  407bbc:	f7fa ffc4 	bl	402b48 <memset>
  407bc0:	4620      	mov	r0, r4
  407bc2:	bd10      	pop	{r4, pc}
  407bc4:	f100 0208 	add.w	r2, r0, #8
  407bc8:	e7ef      	b.n	407baa <_calloc_r+0x3e>
  407bca:	bf00      	nop

00407bcc <_close_r>:
  407bcc:	b538      	push	{r3, r4, r5, lr}
  407bce:	4c07      	ldr	r4, [pc, #28]	; (407bec <_close_r+0x20>)
  407bd0:	2300      	movs	r3, #0
  407bd2:	4605      	mov	r5, r0
  407bd4:	4608      	mov	r0, r1
  407bd6:	6023      	str	r3, [r4, #0]
  407bd8:	f7f8 fb9c 	bl	400314 <_close>
  407bdc:	1c43      	adds	r3, r0, #1
  407bde:	d000      	beq.n	407be2 <_close_r+0x16>
  407be0:	bd38      	pop	{r3, r4, r5, pc}
  407be2:	6823      	ldr	r3, [r4, #0]
  407be4:	2b00      	cmp	r3, #0
  407be6:	d0fb      	beq.n	407be0 <_close_r+0x14>
  407be8:	602b      	str	r3, [r5, #0]
  407bea:	bd38      	pop	{r3, r4, r5, pc}
  407bec:	20408cd8 	.word	0x20408cd8

00407bf0 <_fclose_r>:
  407bf0:	b570      	push	{r4, r5, r6, lr}
  407bf2:	b159      	cbz	r1, 407c0c <_fclose_r+0x1c>
  407bf4:	4605      	mov	r5, r0
  407bf6:	460c      	mov	r4, r1
  407bf8:	b110      	cbz	r0, 407c00 <_fclose_r+0x10>
  407bfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407bfc:	2b00      	cmp	r3, #0
  407bfe:	d03c      	beq.n	407c7a <_fclose_r+0x8a>
  407c00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407c02:	07d8      	lsls	r0, r3, #31
  407c04:	d505      	bpl.n	407c12 <_fclose_r+0x22>
  407c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c0a:	b92b      	cbnz	r3, 407c18 <_fclose_r+0x28>
  407c0c:	2600      	movs	r6, #0
  407c0e:	4630      	mov	r0, r6
  407c10:	bd70      	pop	{r4, r5, r6, pc}
  407c12:	89a3      	ldrh	r3, [r4, #12]
  407c14:	0599      	lsls	r1, r3, #22
  407c16:	d53c      	bpl.n	407c92 <_fclose_r+0xa2>
  407c18:	4621      	mov	r1, r4
  407c1a:	4628      	mov	r0, r5
  407c1c:	f7fe fada 	bl	4061d4 <__sflush_r>
  407c20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407c22:	4606      	mov	r6, r0
  407c24:	b133      	cbz	r3, 407c34 <_fclose_r+0x44>
  407c26:	69e1      	ldr	r1, [r4, #28]
  407c28:	4628      	mov	r0, r5
  407c2a:	4798      	blx	r3
  407c2c:	2800      	cmp	r0, #0
  407c2e:	bfb8      	it	lt
  407c30:	f04f 36ff 	movlt.w	r6, #4294967295
  407c34:	89a3      	ldrh	r3, [r4, #12]
  407c36:	061a      	lsls	r2, r3, #24
  407c38:	d422      	bmi.n	407c80 <_fclose_r+0x90>
  407c3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407c3c:	b141      	cbz	r1, 407c50 <_fclose_r+0x60>
  407c3e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407c42:	4299      	cmp	r1, r3
  407c44:	d002      	beq.n	407c4c <_fclose_r+0x5c>
  407c46:	4628      	mov	r0, r5
  407c48:	f7fe fce2 	bl	406610 <_free_r>
  407c4c:	2300      	movs	r3, #0
  407c4e:	6323      	str	r3, [r4, #48]	; 0x30
  407c50:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407c52:	b121      	cbz	r1, 407c5e <_fclose_r+0x6e>
  407c54:	4628      	mov	r0, r5
  407c56:	f7fe fcdb 	bl	406610 <_free_r>
  407c5a:	2300      	movs	r3, #0
  407c5c:	6463      	str	r3, [r4, #68]	; 0x44
  407c5e:	f7fe fbdd 	bl	40641c <__sfp_lock_acquire>
  407c62:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407c64:	2200      	movs	r2, #0
  407c66:	07db      	lsls	r3, r3, #31
  407c68:	81a2      	strh	r2, [r4, #12]
  407c6a:	d50e      	bpl.n	407c8a <_fclose_r+0x9a>
  407c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407c6e:	f7fe ff75 	bl	406b5c <__retarget_lock_close_recursive>
  407c72:	f7fe fbd9 	bl	406428 <__sfp_lock_release>
  407c76:	4630      	mov	r0, r6
  407c78:	bd70      	pop	{r4, r5, r6, pc}
  407c7a:	f7fe fba3 	bl	4063c4 <__sinit>
  407c7e:	e7bf      	b.n	407c00 <_fclose_r+0x10>
  407c80:	6921      	ldr	r1, [r4, #16]
  407c82:	4628      	mov	r0, r5
  407c84:	f7fe fcc4 	bl	406610 <_free_r>
  407c88:	e7d7      	b.n	407c3a <_fclose_r+0x4a>
  407c8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407c8c:	f7fe ff6a 	bl	406b64 <__retarget_lock_release_recursive>
  407c90:	e7ec      	b.n	407c6c <_fclose_r+0x7c>
  407c92:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407c94:	f7fe ff64 	bl	406b60 <__retarget_lock_acquire_recursive>
  407c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c9c:	2b00      	cmp	r3, #0
  407c9e:	d1bb      	bne.n	407c18 <_fclose_r+0x28>
  407ca0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407ca2:	f016 0601 	ands.w	r6, r6, #1
  407ca6:	d1b1      	bne.n	407c0c <_fclose_r+0x1c>
  407ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407caa:	f7fe ff5b 	bl	406b64 <__retarget_lock_release_recursive>
  407cae:	4630      	mov	r0, r6
  407cb0:	bd70      	pop	{r4, r5, r6, pc}
  407cb2:	bf00      	nop

00407cb4 <_fstat_r>:
  407cb4:	b538      	push	{r3, r4, r5, lr}
  407cb6:	460b      	mov	r3, r1
  407cb8:	4c07      	ldr	r4, [pc, #28]	; (407cd8 <_fstat_r+0x24>)
  407cba:	4605      	mov	r5, r0
  407cbc:	4611      	mov	r1, r2
  407cbe:	4618      	mov	r0, r3
  407cc0:	2300      	movs	r3, #0
  407cc2:	6023      	str	r3, [r4, #0]
  407cc4:	f7f8 fb29 	bl	40031a <_fstat>
  407cc8:	1c43      	adds	r3, r0, #1
  407cca:	d000      	beq.n	407cce <_fstat_r+0x1a>
  407ccc:	bd38      	pop	{r3, r4, r5, pc}
  407cce:	6823      	ldr	r3, [r4, #0]
  407cd0:	2b00      	cmp	r3, #0
  407cd2:	d0fb      	beq.n	407ccc <_fstat_r+0x18>
  407cd4:	602b      	str	r3, [r5, #0]
  407cd6:	bd38      	pop	{r3, r4, r5, pc}
  407cd8:	20408cd8 	.word	0x20408cd8

00407cdc <_isatty_r>:
  407cdc:	b538      	push	{r3, r4, r5, lr}
  407cde:	4c07      	ldr	r4, [pc, #28]	; (407cfc <_isatty_r+0x20>)
  407ce0:	2300      	movs	r3, #0
  407ce2:	4605      	mov	r5, r0
  407ce4:	4608      	mov	r0, r1
  407ce6:	6023      	str	r3, [r4, #0]
  407ce8:	f7f8 fb1c 	bl	400324 <_isatty>
  407cec:	1c43      	adds	r3, r0, #1
  407cee:	d000      	beq.n	407cf2 <_isatty_r+0x16>
  407cf0:	bd38      	pop	{r3, r4, r5, pc}
  407cf2:	6823      	ldr	r3, [r4, #0]
  407cf4:	2b00      	cmp	r3, #0
  407cf6:	d0fb      	beq.n	407cf0 <_isatty_r+0x14>
  407cf8:	602b      	str	r3, [r5, #0]
  407cfa:	bd38      	pop	{r3, r4, r5, pc}
  407cfc:	20408cd8 	.word	0x20408cd8

00407d00 <_lseek_r>:
  407d00:	b570      	push	{r4, r5, r6, lr}
  407d02:	460d      	mov	r5, r1
  407d04:	4c08      	ldr	r4, [pc, #32]	; (407d28 <_lseek_r+0x28>)
  407d06:	4611      	mov	r1, r2
  407d08:	4606      	mov	r6, r0
  407d0a:	461a      	mov	r2, r3
  407d0c:	4628      	mov	r0, r5
  407d0e:	2300      	movs	r3, #0
  407d10:	6023      	str	r3, [r4, #0]
  407d12:	f7f8 fb09 	bl	400328 <_lseek>
  407d16:	1c43      	adds	r3, r0, #1
  407d18:	d000      	beq.n	407d1c <_lseek_r+0x1c>
  407d1a:	bd70      	pop	{r4, r5, r6, pc}
  407d1c:	6823      	ldr	r3, [r4, #0]
  407d1e:	2b00      	cmp	r3, #0
  407d20:	d0fb      	beq.n	407d1a <_lseek_r+0x1a>
  407d22:	6033      	str	r3, [r6, #0]
  407d24:	bd70      	pop	{r4, r5, r6, pc}
  407d26:	bf00      	nop
  407d28:	20408cd8 	.word	0x20408cd8

00407d2c <_read_r>:
  407d2c:	b570      	push	{r4, r5, r6, lr}
  407d2e:	460d      	mov	r5, r1
  407d30:	4c08      	ldr	r4, [pc, #32]	; (407d54 <_read_r+0x28>)
  407d32:	4611      	mov	r1, r2
  407d34:	4606      	mov	r6, r0
  407d36:	461a      	mov	r2, r3
  407d38:	4628      	mov	r0, r5
  407d3a:	2300      	movs	r3, #0
  407d3c:	6023      	str	r3, [r4, #0]
  407d3e:	f7f8 faf5 	bl	40032c <_read>
  407d42:	1c43      	adds	r3, r0, #1
  407d44:	d000      	beq.n	407d48 <_read_r+0x1c>
  407d46:	bd70      	pop	{r4, r5, r6, pc}
  407d48:	6823      	ldr	r3, [r4, #0]
  407d4a:	2b00      	cmp	r3, #0
  407d4c:	d0fb      	beq.n	407d46 <_read_r+0x1a>
  407d4e:	6033      	str	r3, [r6, #0]
  407d50:	bd70      	pop	{r4, r5, r6, pc}
  407d52:	bf00      	nop
  407d54:	20408cd8 	.word	0x20408cd8

00407d58 <__aeabi_drsub>:
  407d58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407d5c:	e002      	b.n	407d64 <__adddf3>
  407d5e:	bf00      	nop

00407d60 <__aeabi_dsub>:
  407d60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407d64 <__adddf3>:
  407d64:	b530      	push	{r4, r5, lr}
  407d66:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407d6a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407d6e:	ea94 0f05 	teq	r4, r5
  407d72:	bf08      	it	eq
  407d74:	ea90 0f02 	teqeq	r0, r2
  407d78:	bf1f      	itttt	ne
  407d7a:	ea54 0c00 	orrsne.w	ip, r4, r0
  407d7e:	ea55 0c02 	orrsne.w	ip, r5, r2
  407d82:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407d86:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407d8a:	f000 80e2 	beq.w	407f52 <__adddf3+0x1ee>
  407d8e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407d92:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407d96:	bfb8      	it	lt
  407d98:	426d      	neglt	r5, r5
  407d9a:	dd0c      	ble.n	407db6 <__adddf3+0x52>
  407d9c:	442c      	add	r4, r5
  407d9e:	ea80 0202 	eor.w	r2, r0, r2
  407da2:	ea81 0303 	eor.w	r3, r1, r3
  407da6:	ea82 0000 	eor.w	r0, r2, r0
  407daa:	ea83 0101 	eor.w	r1, r3, r1
  407dae:	ea80 0202 	eor.w	r2, r0, r2
  407db2:	ea81 0303 	eor.w	r3, r1, r3
  407db6:	2d36      	cmp	r5, #54	; 0x36
  407db8:	bf88      	it	hi
  407dba:	bd30      	pophi	{r4, r5, pc}
  407dbc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407dc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407dc4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407dc8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407dcc:	d002      	beq.n	407dd4 <__adddf3+0x70>
  407dce:	4240      	negs	r0, r0
  407dd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407dd4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407dd8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407ddc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407de0:	d002      	beq.n	407de8 <__adddf3+0x84>
  407de2:	4252      	negs	r2, r2
  407de4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407de8:	ea94 0f05 	teq	r4, r5
  407dec:	f000 80a7 	beq.w	407f3e <__adddf3+0x1da>
  407df0:	f1a4 0401 	sub.w	r4, r4, #1
  407df4:	f1d5 0e20 	rsbs	lr, r5, #32
  407df8:	db0d      	blt.n	407e16 <__adddf3+0xb2>
  407dfa:	fa02 fc0e 	lsl.w	ip, r2, lr
  407dfe:	fa22 f205 	lsr.w	r2, r2, r5
  407e02:	1880      	adds	r0, r0, r2
  407e04:	f141 0100 	adc.w	r1, r1, #0
  407e08:	fa03 f20e 	lsl.w	r2, r3, lr
  407e0c:	1880      	adds	r0, r0, r2
  407e0e:	fa43 f305 	asr.w	r3, r3, r5
  407e12:	4159      	adcs	r1, r3
  407e14:	e00e      	b.n	407e34 <__adddf3+0xd0>
  407e16:	f1a5 0520 	sub.w	r5, r5, #32
  407e1a:	f10e 0e20 	add.w	lr, lr, #32
  407e1e:	2a01      	cmp	r2, #1
  407e20:	fa03 fc0e 	lsl.w	ip, r3, lr
  407e24:	bf28      	it	cs
  407e26:	f04c 0c02 	orrcs.w	ip, ip, #2
  407e2a:	fa43 f305 	asr.w	r3, r3, r5
  407e2e:	18c0      	adds	r0, r0, r3
  407e30:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407e34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407e38:	d507      	bpl.n	407e4a <__adddf3+0xe6>
  407e3a:	f04f 0e00 	mov.w	lr, #0
  407e3e:	f1dc 0c00 	rsbs	ip, ip, #0
  407e42:	eb7e 0000 	sbcs.w	r0, lr, r0
  407e46:	eb6e 0101 	sbc.w	r1, lr, r1
  407e4a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407e4e:	d31b      	bcc.n	407e88 <__adddf3+0x124>
  407e50:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407e54:	d30c      	bcc.n	407e70 <__adddf3+0x10c>
  407e56:	0849      	lsrs	r1, r1, #1
  407e58:	ea5f 0030 	movs.w	r0, r0, rrx
  407e5c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407e60:	f104 0401 	add.w	r4, r4, #1
  407e64:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407e68:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407e6c:	f080 809a 	bcs.w	407fa4 <__adddf3+0x240>
  407e70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407e74:	bf08      	it	eq
  407e76:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407e7a:	f150 0000 	adcs.w	r0, r0, #0
  407e7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407e82:	ea41 0105 	orr.w	r1, r1, r5
  407e86:	bd30      	pop	{r4, r5, pc}
  407e88:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407e8c:	4140      	adcs	r0, r0
  407e8e:	eb41 0101 	adc.w	r1, r1, r1
  407e92:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407e96:	f1a4 0401 	sub.w	r4, r4, #1
  407e9a:	d1e9      	bne.n	407e70 <__adddf3+0x10c>
  407e9c:	f091 0f00 	teq	r1, #0
  407ea0:	bf04      	itt	eq
  407ea2:	4601      	moveq	r1, r0
  407ea4:	2000      	moveq	r0, #0
  407ea6:	fab1 f381 	clz	r3, r1
  407eaa:	bf08      	it	eq
  407eac:	3320      	addeq	r3, #32
  407eae:	f1a3 030b 	sub.w	r3, r3, #11
  407eb2:	f1b3 0220 	subs.w	r2, r3, #32
  407eb6:	da0c      	bge.n	407ed2 <__adddf3+0x16e>
  407eb8:	320c      	adds	r2, #12
  407eba:	dd08      	ble.n	407ece <__adddf3+0x16a>
  407ebc:	f102 0c14 	add.w	ip, r2, #20
  407ec0:	f1c2 020c 	rsb	r2, r2, #12
  407ec4:	fa01 f00c 	lsl.w	r0, r1, ip
  407ec8:	fa21 f102 	lsr.w	r1, r1, r2
  407ecc:	e00c      	b.n	407ee8 <__adddf3+0x184>
  407ece:	f102 0214 	add.w	r2, r2, #20
  407ed2:	bfd8      	it	le
  407ed4:	f1c2 0c20 	rsble	ip, r2, #32
  407ed8:	fa01 f102 	lsl.w	r1, r1, r2
  407edc:	fa20 fc0c 	lsr.w	ip, r0, ip
  407ee0:	bfdc      	itt	le
  407ee2:	ea41 010c 	orrle.w	r1, r1, ip
  407ee6:	4090      	lslle	r0, r2
  407ee8:	1ae4      	subs	r4, r4, r3
  407eea:	bfa2      	ittt	ge
  407eec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407ef0:	4329      	orrge	r1, r5
  407ef2:	bd30      	popge	{r4, r5, pc}
  407ef4:	ea6f 0404 	mvn.w	r4, r4
  407ef8:	3c1f      	subs	r4, #31
  407efa:	da1c      	bge.n	407f36 <__adddf3+0x1d2>
  407efc:	340c      	adds	r4, #12
  407efe:	dc0e      	bgt.n	407f1e <__adddf3+0x1ba>
  407f00:	f104 0414 	add.w	r4, r4, #20
  407f04:	f1c4 0220 	rsb	r2, r4, #32
  407f08:	fa20 f004 	lsr.w	r0, r0, r4
  407f0c:	fa01 f302 	lsl.w	r3, r1, r2
  407f10:	ea40 0003 	orr.w	r0, r0, r3
  407f14:	fa21 f304 	lsr.w	r3, r1, r4
  407f18:	ea45 0103 	orr.w	r1, r5, r3
  407f1c:	bd30      	pop	{r4, r5, pc}
  407f1e:	f1c4 040c 	rsb	r4, r4, #12
  407f22:	f1c4 0220 	rsb	r2, r4, #32
  407f26:	fa20 f002 	lsr.w	r0, r0, r2
  407f2a:	fa01 f304 	lsl.w	r3, r1, r4
  407f2e:	ea40 0003 	orr.w	r0, r0, r3
  407f32:	4629      	mov	r1, r5
  407f34:	bd30      	pop	{r4, r5, pc}
  407f36:	fa21 f004 	lsr.w	r0, r1, r4
  407f3a:	4629      	mov	r1, r5
  407f3c:	bd30      	pop	{r4, r5, pc}
  407f3e:	f094 0f00 	teq	r4, #0
  407f42:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407f46:	bf06      	itte	eq
  407f48:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407f4c:	3401      	addeq	r4, #1
  407f4e:	3d01      	subne	r5, #1
  407f50:	e74e      	b.n	407df0 <__adddf3+0x8c>
  407f52:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f56:	bf18      	it	ne
  407f58:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407f5c:	d029      	beq.n	407fb2 <__adddf3+0x24e>
  407f5e:	ea94 0f05 	teq	r4, r5
  407f62:	bf08      	it	eq
  407f64:	ea90 0f02 	teqeq	r0, r2
  407f68:	d005      	beq.n	407f76 <__adddf3+0x212>
  407f6a:	ea54 0c00 	orrs.w	ip, r4, r0
  407f6e:	bf04      	itt	eq
  407f70:	4619      	moveq	r1, r3
  407f72:	4610      	moveq	r0, r2
  407f74:	bd30      	pop	{r4, r5, pc}
  407f76:	ea91 0f03 	teq	r1, r3
  407f7a:	bf1e      	ittt	ne
  407f7c:	2100      	movne	r1, #0
  407f7e:	2000      	movne	r0, #0
  407f80:	bd30      	popne	{r4, r5, pc}
  407f82:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407f86:	d105      	bne.n	407f94 <__adddf3+0x230>
  407f88:	0040      	lsls	r0, r0, #1
  407f8a:	4149      	adcs	r1, r1
  407f8c:	bf28      	it	cs
  407f8e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407f92:	bd30      	pop	{r4, r5, pc}
  407f94:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407f98:	bf3c      	itt	cc
  407f9a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407f9e:	bd30      	popcc	{r4, r5, pc}
  407fa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407fa4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407fa8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407fac:	f04f 0000 	mov.w	r0, #0
  407fb0:	bd30      	pop	{r4, r5, pc}
  407fb2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407fb6:	bf1a      	itte	ne
  407fb8:	4619      	movne	r1, r3
  407fba:	4610      	movne	r0, r2
  407fbc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407fc0:	bf1c      	itt	ne
  407fc2:	460b      	movne	r3, r1
  407fc4:	4602      	movne	r2, r0
  407fc6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407fca:	bf06      	itte	eq
  407fcc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407fd0:	ea91 0f03 	teqeq	r1, r3
  407fd4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407fd8:	bd30      	pop	{r4, r5, pc}
  407fda:	bf00      	nop

00407fdc <__aeabi_ui2d>:
  407fdc:	f090 0f00 	teq	r0, #0
  407fe0:	bf04      	itt	eq
  407fe2:	2100      	moveq	r1, #0
  407fe4:	4770      	bxeq	lr
  407fe6:	b530      	push	{r4, r5, lr}
  407fe8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407ff0:	f04f 0500 	mov.w	r5, #0
  407ff4:	f04f 0100 	mov.w	r1, #0
  407ff8:	e750      	b.n	407e9c <__adddf3+0x138>
  407ffa:	bf00      	nop

00407ffc <__aeabi_i2d>:
  407ffc:	f090 0f00 	teq	r0, #0
  408000:	bf04      	itt	eq
  408002:	2100      	moveq	r1, #0
  408004:	4770      	bxeq	lr
  408006:	b530      	push	{r4, r5, lr}
  408008:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40800c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408010:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408014:	bf48      	it	mi
  408016:	4240      	negmi	r0, r0
  408018:	f04f 0100 	mov.w	r1, #0
  40801c:	e73e      	b.n	407e9c <__adddf3+0x138>
  40801e:	bf00      	nop

00408020 <__aeabi_f2d>:
  408020:	0042      	lsls	r2, r0, #1
  408022:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408026:	ea4f 0131 	mov.w	r1, r1, rrx
  40802a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40802e:	bf1f      	itttt	ne
  408030:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408034:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408038:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40803c:	4770      	bxne	lr
  40803e:	f092 0f00 	teq	r2, #0
  408042:	bf14      	ite	ne
  408044:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408048:	4770      	bxeq	lr
  40804a:	b530      	push	{r4, r5, lr}
  40804c:	f44f 7460 	mov.w	r4, #896	; 0x380
  408050:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408054:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408058:	e720      	b.n	407e9c <__adddf3+0x138>
  40805a:	bf00      	nop

0040805c <__aeabi_ul2d>:
  40805c:	ea50 0201 	orrs.w	r2, r0, r1
  408060:	bf08      	it	eq
  408062:	4770      	bxeq	lr
  408064:	b530      	push	{r4, r5, lr}
  408066:	f04f 0500 	mov.w	r5, #0
  40806a:	e00a      	b.n	408082 <__aeabi_l2d+0x16>

0040806c <__aeabi_l2d>:
  40806c:	ea50 0201 	orrs.w	r2, r0, r1
  408070:	bf08      	it	eq
  408072:	4770      	bxeq	lr
  408074:	b530      	push	{r4, r5, lr}
  408076:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40807a:	d502      	bpl.n	408082 <__aeabi_l2d+0x16>
  40807c:	4240      	negs	r0, r0
  40807e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408082:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408086:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40808a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40808e:	f43f aedc 	beq.w	407e4a <__adddf3+0xe6>
  408092:	f04f 0203 	mov.w	r2, #3
  408096:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40809a:	bf18      	it	ne
  40809c:	3203      	addne	r2, #3
  40809e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4080a2:	bf18      	it	ne
  4080a4:	3203      	addne	r2, #3
  4080a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4080aa:	f1c2 0320 	rsb	r3, r2, #32
  4080ae:	fa00 fc03 	lsl.w	ip, r0, r3
  4080b2:	fa20 f002 	lsr.w	r0, r0, r2
  4080b6:	fa01 fe03 	lsl.w	lr, r1, r3
  4080ba:	ea40 000e 	orr.w	r0, r0, lr
  4080be:	fa21 f102 	lsr.w	r1, r1, r2
  4080c2:	4414      	add	r4, r2
  4080c4:	e6c1      	b.n	407e4a <__adddf3+0xe6>
  4080c6:	bf00      	nop

004080c8 <__aeabi_dmul>:
  4080c8:	b570      	push	{r4, r5, r6, lr}
  4080ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4080ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4080d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4080d6:	bf1d      	ittte	ne
  4080d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4080dc:	ea94 0f0c 	teqne	r4, ip
  4080e0:	ea95 0f0c 	teqne	r5, ip
  4080e4:	f000 f8de 	bleq	4082a4 <__aeabi_dmul+0x1dc>
  4080e8:	442c      	add	r4, r5
  4080ea:	ea81 0603 	eor.w	r6, r1, r3
  4080ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4080f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4080f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4080fa:	bf18      	it	ne
  4080fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408100:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408104:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408108:	d038      	beq.n	40817c <__aeabi_dmul+0xb4>
  40810a:	fba0 ce02 	umull	ip, lr, r0, r2
  40810e:	f04f 0500 	mov.w	r5, #0
  408112:	fbe1 e502 	umlal	lr, r5, r1, r2
  408116:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40811a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40811e:	f04f 0600 	mov.w	r6, #0
  408122:	fbe1 5603 	umlal	r5, r6, r1, r3
  408126:	f09c 0f00 	teq	ip, #0
  40812a:	bf18      	it	ne
  40812c:	f04e 0e01 	orrne.w	lr, lr, #1
  408130:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408134:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408138:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40813c:	d204      	bcs.n	408148 <__aeabi_dmul+0x80>
  40813e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408142:	416d      	adcs	r5, r5
  408144:	eb46 0606 	adc.w	r6, r6, r6
  408148:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40814c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408150:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408154:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408158:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40815c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408160:	bf88      	it	hi
  408162:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408166:	d81e      	bhi.n	4081a6 <__aeabi_dmul+0xde>
  408168:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40816c:	bf08      	it	eq
  40816e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408172:	f150 0000 	adcs.w	r0, r0, #0
  408176:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40817a:	bd70      	pop	{r4, r5, r6, pc}
  40817c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408180:	ea46 0101 	orr.w	r1, r6, r1
  408184:	ea40 0002 	orr.w	r0, r0, r2
  408188:	ea81 0103 	eor.w	r1, r1, r3
  40818c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408190:	bfc2      	ittt	gt
  408192:	ebd4 050c 	rsbsgt	r5, r4, ip
  408196:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40819a:	bd70      	popgt	{r4, r5, r6, pc}
  40819c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4081a0:	f04f 0e00 	mov.w	lr, #0
  4081a4:	3c01      	subs	r4, #1
  4081a6:	f300 80ab 	bgt.w	408300 <__aeabi_dmul+0x238>
  4081aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4081ae:	bfde      	ittt	le
  4081b0:	2000      	movle	r0, #0
  4081b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4081b6:	bd70      	pople	{r4, r5, r6, pc}
  4081b8:	f1c4 0400 	rsb	r4, r4, #0
  4081bc:	3c20      	subs	r4, #32
  4081be:	da35      	bge.n	40822c <__aeabi_dmul+0x164>
  4081c0:	340c      	adds	r4, #12
  4081c2:	dc1b      	bgt.n	4081fc <__aeabi_dmul+0x134>
  4081c4:	f104 0414 	add.w	r4, r4, #20
  4081c8:	f1c4 0520 	rsb	r5, r4, #32
  4081cc:	fa00 f305 	lsl.w	r3, r0, r5
  4081d0:	fa20 f004 	lsr.w	r0, r0, r4
  4081d4:	fa01 f205 	lsl.w	r2, r1, r5
  4081d8:	ea40 0002 	orr.w	r0, r0, r2
  4081dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4081e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4081e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4081e8:	fa21 f604 	lsr.w	r6, r1, r4
  4081ec:	eb42 0106 	adc.w	r1, r2, r6
  4081f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081f4:	bf08      	it	eq
  4081f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081fa:	bd70      	pop	{r4, r5, r6, pc}
  4081fc:	f1c4 040c 	rsb	r4, r4, #12
  408200:	f1c4 0520 	rsb	r5, r4, #32
  408204:	fa00 f304 	lsl.w	r3, r0, r4
  408208:	fa20 f005 	lsr.w	r0, r0, r5
  40820c:	fa01 f204 	lsl.w	r2, r1, r4
  408210:	ea40 0002 	orr.w	r0, r0, r2
  408214:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408218:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40821c:	f141 0100 	adc.w	r1, r1, #0
  408220:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408224:	bf08      	it	eq
  408226:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40822a:	bd70      	pop	{r4, r5, r6, pc}
  40822c:	f1c4 0520 	rsb	r5, r4, #32
  408230:	fa00 f205 	lsl.w	r2, r0, r5
  408234:	ea4e 0e02 	orr.w	lr, lr, r2
  408238:	fa20 f304 	lsr.w	r3, r0, r4
  40823c:	fa01 f205 	lsl.w	r2, r1, r5
  408240:	ea43 0302 	orr.w	r3, r3, r2
  408244:	fa21 f004 	lsr.w	r0, r1, r4
  408248:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40824c:	fa21 f204 	lsr.w	r2, r1, r4
  408250:	ea20 0002 	bic.w	r0, r0, r2
  408254:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408258:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40825c:	bf08      	it	eq
  40825e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408262:	bd70      	pop	{r4, r5, r6, pc}
  408264:	f094 0f00 	teq	r4, #0
  408268:	d10f      	bne.n	40828a <__aeabi_dmul+0x1c2>
  40826a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40826e:	0040      	lsls	r0, r0, #1
  408270:	eb41 0101 	adc.w	r1, r1, r1
  408274:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408278:	bf08      	it	eq
  40827a:	3c01      	subeq	r4, #1
  40827c:	d0f7      	beq.n	40826e <__aeabi_dmul+0x1a6>
  40827e:	ea41 0106 	orr.w	r1, r1, r6
  408282:	f095 0f00 	teq	r5, #0
  408286:	bf18      	it	ne
  408288:	4770      	bxne	lr
  40828a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40828e:	0052      	lsls	r2, r2, #1
  408290:	eb43 0303 	adc.w	r3, r3, r3
  408294:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408298:	bf08      	it	eq
  40829a:	3d01      	subeq	r5, #1
  40829c:	d0f7      	beq.n	40828e <__aeabi_dmul+0x1c6>
  40829e:	ea43 0306 	orr.w	r3, r3, r6
  4082a2:	4770      	bx	lr
  4082a4:	ea94 0f0c 	teq	r4, ip
  4082a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4082ac:	bf18      	it	ne
  4082ae:	ea95 0f0c 	teqne	r5, ip
  4082b2:	d00c      	beq.n	4082ce <__aeabi_dmul+0x206>
  4082b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4082b8:	bf18      	it	ne
  4082ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4082be:	d1d1      	bne.n	408264 <__aeabi_dmul+0x19c>
  4082c0:	ea81 0103 	eor.w	r1, r1, r3
  4082c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082c8:	f04f 0000 	mov.w	r0, #0
  4082cc:	bd70      	pop	{r4, r5, r6, pc}
  4082ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4082d2:	bf06      	itte	eq
  4082d4:	4610      	moveq	r0, r2
  4082d6:	4619      	moveq	r1, r3
  4082d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4082dc:	d019      	beq.n	408312 <__aeabi_dmul+0x24a>
  4082de:	ea94 0f0c 	teq	r4, ip
  4082e2:	d102      	bne.n	4082ea <__aeabi_dmul+0x222>
  4082e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4082e8:	d113      	bne.n	408312 <__aeabi_dmul+0x24a>
  4082ea:	ea95 0f0c 	teq	r5, ip
  4082ee:	d105      	bne.n	4082fc <__aeabi_dmul+0x234>
  4082f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4082f4:	bf1c      	itt	ne
  4082f6:	4610      	movne	r0, r2
  4082f8:	4619      	movne	r1, r3
  4082fa:	d10a      	bne.n	408312 <__aeabi_dmul+0x24a>
  4082fc:	ea81 0103 	eor.w	r1, r1, r3
  408300:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408304:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408308:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40830c:	f04f 0000 	mov.w	r0, #0
  408310:	bd70      	pop	{r4, r5, r6, pc}
  408312:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408316:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40831a:	bd70      	pop	{r4, r5, r6, pc}

0040831c <__aeabi_ddiv>:
  40831c:	b570      	push	{r4, r5, r6, lr}
  40831e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408322:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408326:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40832a:	bf1d      	ittte	ne
  40832c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408330:	ea94 0f0c 	teqne	r4, ip
  408334:	ea95 0f0c 	teqne	r5, ip
  408338:	f000 f8a7 	bleq	40848a <__aeabi_ddiv+0x16e>
  40833c:	eba4 0405 	sub.w	r4, r4, r5
  408340:	ea81 0e03 	eor.w	lr, r1, r3
  408344:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408348:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40834c:	f000 8088 	beq.w	408460 <__aeabi_ddiv+0x144>
  408350:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408354:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408358:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40835c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408360:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408364:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408368:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40836c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408370:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408374:	429d      	cmp	r5, r3
  408376:	bf08      	it	eq
  408378:	4296      	cmpeq	r6, r2
  40837a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40837e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408382:	d202      	bcs.n	40838a <__aeabi_ddiv+0x6e>
  408384:	085b      	lsrs	r3, r3, #1
  408386:	ea4f 0232 	mov.w	r2, r2, rrx
  40838a:	1ab6      	subs	r6, r6, r2
  40838c:	eb65 0503 	sbc.w	r5, r5, r3
  408390:	085b      	lsrs	r3, r3, #1
  408392:	ea4f 0232 	mov.w	r2, r2, rrx
  408396:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40839a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40839e:	ebb6 0e02 	subs.w	lr, r6, r2
  4083a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083a6:	bf22      	ittt	cs
  4083a8:	1ab6      	subcs	r6, r6, r2
  4083aa:	4675      	movcs	r5, lr
  4083ac:	ea40 000c 	orrcs.w	r0, r0, ip
  4083b0:	085b      	lsrs	r3, r3, #1
  4083b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4083b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4083ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083be:	bf22      	ittt	cs
  4083c0:	1ab6      	subcs	r6, r6, r2
  4083c2:	4675      	movcs	r5, lr
  4083c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4083c8:	085b      	lsrs	r3, r3, #1
  4083ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4083ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4083d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083d6:	bf22      	ittt	cs
  4083d8:	1ab6      	subcs	r6, r6, r2
  4083da:	4675      	movcs	r5, lr
  4083dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4083e0:	085b      	lsrs	r3, r3, #1
  4083e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4083e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4083ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083ee:	bf22      	ittt	cs
  4083f0:	1ab6      	subcs	r6, r6, r2
  4083f2:	4675      	movcs	r5, lr
  4083f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4083f8:	ea55 0e06 	orrs.w	lr, r5, r6
  4083fc:	d018      	beq.n	408430 <__aeabi_ddiv+0x114>
  4083fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408402:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408406:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40840a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40840e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408412:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408416:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40841a:	d1c0      	bne.n	40839e <__aeabi_ddiv+0x82>
  40841c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408420:	d10b      	bne.n	40843a <__aeabi_ddiv+0x11e>
  408422:	ea41 0100 	orr.w	r1, r1, r0
  408426:	f04f 0000 	mov.w	r0, #0
  40842a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40842e:	e7b6      	b.n	40839e <__aeabi_ddiv+0x82>
  408430:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408434:	bf04      	itt	eq
  408436:	4301      	orreq	r1, r0
  408438:	2000      	moveq	r0, #0
  40843a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40843e:	bf88      	it	hi
  408440:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408444:	f63f aeaf 	bhi.w	4081a6 <__aeabi_dmul+0xde>
  408448:	ebb5 0c03 	subs.w	ip, r5, r3
  40844c:	bf04      	itt	eq
  40844e:	ebb6 0c02 	subseq.w	ip, r6, r2
  408452:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408456:	f150 0000 	adcs.w	r0, r0, #0
  40845a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40845e:	bd70      	pop	{r4, r5, r6, pc}
  408460:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408464:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408468:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40846c:	bfc2      	ittt	gt
  40846e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408472:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408476:	bd70      	popgt	{r4, r5, r6, pc}
  408478:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40847c:	f04f 0e00 	mov.w	lr, #0
  408480:	3c01      	subs	r4, #1
  408482:	e690      	b.n	4081a6 <__aeabi_dmul+0xde>
  408484:	ea45 0e06 	orr.w	lr, r5, r6
  408488:	e68d      	b.n	4081a6 <__aeabi_dmul+0xde>
  40848a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40848e:	ea94 0f0c 	teq	r4, ip
  408492:	bf08      	it	eq
  408494:	ea95 0f0c 	teqeq	r5, ip
  408498:	f43f af3b 	beq.w	408312 <__aeabi_dmul+0x24a>
  40849c:	ea94 0f0c 	teq	r4, ip
  4084a0:	d10a      	bne.n	4084b8 <__aeabi_ddiv+0x19c>
  4084a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4084a6:	f47f af34 	bne.w	408312 <__aeabi_dmul+0x24a>
  4084aa:	ea95 0f0c 	teq	r5, ip
  4084ae:	f47f af25 	bne.w	4082fc <__aeabi_dmul+0x234>
  4084b2:	4610      	mov	r0, r2
  4084b4:	4619      	mov	r1, r3
  4084b6:	e72c      	b.n	408312 <__aeabi_dmul+0x24a>
  4084b8:	ea95 0f0c 	teq	r5, ip
  4084bc:	d106      	bne.n	4084cc <__aeabi_ddiv+0x1b0>
  4084be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4084c2:	f43f aefd 	beq.w	4082c0 <__aeabi_dmul+0x1f8>
  4084c6:	4610      	mov	r0, r2
  4084c8:	4619      	mov	r1, r3
  4084ca:	e722      	b.n	408312 <__aeabi_dmul+0x24a>
  4084cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4084d0:	bf18      	it	ne
  4084d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4084d6:	f47f aec5 	bne.w	408264 <__aeabi_dmul+0x19c>
  4084da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4084de:	f47f af0d 	bne.w	4082fc <__aeabi_dmul+0x234>
  4084e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4084e6:	f47f aeeb 	bne.w	4082c0 <__aeabi_dmul+0x1f8>
  4084ea:	e712      	b.n	408312 <__aeabi_dmul+0x24a>

004084ec <__gedf2>:
  4084ec:	f04f 3cff 	mov.w	ip, #4294967295
  4084f0:	e006      	b.n	408500 <__cmpdf2+0x4>
  4084f2:	bf00      	nop

004084f4 <__ledf2>:
  4084f4:	f04f 0c01 	mov.w	ip, #1
  4084f8:	e002      	b.n	408500 <__cmpdf2+0x4>
  4084fa:	bf00      	nop

004084fc <__cmpdf2>:
  4084fc:	f04f 0c01 	mov.w	ip, #1
  408500:	f84d cd04 	str.w	ip, [sp, #-4]!
  408504:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408508:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40850c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408510:	bf18      	it	ne
  408512:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408516:	d01b      	beq.n	408550 <__cmpdf2+0x54>
  408518:	b001      	add	sp, #4
  40851a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40851e:	bf0c      	ite	eq
  408520:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408524:	ea91 0f03 	teqne	r1, r3
  408528:	bf02      	ittt	eq
  40852a:	ea90 0f02 	teqeq	r0, r2
  40852e:	2000      	moveq	r0, #0
  408530:	4770      	bxeq	lr
  408532:	f110 0f00 	cmn.w	r0, #0
  408536:	ea91 0f03 	teq	r1, r3
  40853a:	bf58      	it	pl
  40853c:	4299      	cmppl	r1, r3
  40853e:	bf08      	it	eq
  408540:	4290      	cmpeq	r0, r2
  408542:	bf2c      	ite	cs
  408544:	17d8      	asrcs	r0, r3, #31
  408546:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40854a:	f040 0001 	orr.w	r0, r0, #1
  40854e:	4770      	bx	lr
  408550:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408554:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408558:	d102      	bne.n	408560 <__cmpdf2+0x64>
  40855a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40855e:	d107      	bne.n	408570 <__cmpdf2+0x74>
  408560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408568:	d1d6      	bne.n	408518 <__cmpdf2+0x1c>
  40856a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40856e:	d0d3      	beq.n	408518 <__cmpdf2+0x1c>
  408570:	f85d 0b04 	ldr.w	r0, [sp], #4
  408574:	4770      	bx	lr
  408576:	bf00      	nop

00408578 <__aeabi_cdrcmple>:
  408578:	4684      	mov	ip, r0
  40857a:	4610      	mov	r0, r2
  40857c:	4662      	mov	r2, ip
  40857e:	468c      	mov	ip, r1
  408580:	4619      	mov	r1, r3
  408582:	4663      	mov	r3, ip
  408584:	e000      	b.n	408588 <__aeabi_cdcmpeq>
  408586:	bf00      	nop

00408588 <__aeabi_cdcmpeq>:
  408588:	b501      	push	{r0, lr}
  40858a:	f7ff ffb7 	bl	4084fc <__cmpdf2>
  40858e:	2800      	cmp	r0, #0
  408590:	bf48      	it	mi
  408592:	f110 0f00 	cmnmi.w	r0, #0
  408596:	bd01      	pop	{r0, pc}

00408598 <__aeabi_dcmpeq>:
  408598:	f84d ed08 	str.w	lr, [sp, #-8]!
  40859c:	f7ff fff4 	bl	408588 <__aeabi_cdcmpeq>
  4085a0:	bf0c      	ite	eq
  4085a2:	2001      	moveq	r0, #1
  4085a4:	2000      	movne	r0, #0
  4085a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4085aa:	bf00      	nop

004085ac <__aeabi_dcmplt>:
  4085ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085b0:	f7ff ffea 	bl	408588 <__aeabi_cdcmpeq>
  4085b4:	bf34      	ite	cc
  4085b6:	2001      	movcc	r0, #1
  4085b8:	2000      	movcs	r0, #0
  4085ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4085be:	bf00      	nop

004085c0 <__aeabi_dcmple>:
  4085c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085c4:	f7ff ffe0 	bl	408588 <__aeabi_cdcmpeq>
  4085c8:	bf94      	ite	ls
  4085ca:	2001      	movls	r0, #1
  4085cc:	2000      	movhi	r0, #0
  4085ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4085d2:	bf00      	nop

004085d4 <__aeabi_dcmpge>:
  4085d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085d8:	f7ff ffce 	bl	408578 <__aeabi_cdrcmple>
  4085dc:	bf94      	ite	ls
  4085de:	2001      	movls	r0, #1
  4085e0:	2000      	movhi	r0, #0
  4085e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4085e6:	bf00      	nop

004085e8 <__aeabi_dcmpgt>:
  4085e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085ec:	f7ff ffc4 	bl	408578 <__aeabi_cdrcmple>
  4085f0:	bf34      	ite	cc
  4085f2:	2001      	movcc	r0, #1
  4085f4:	2000      	movcs	r0, #0
  4085f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4085fa:	bf00      	nop

004085fc <__aeabi_dcmpun>:
  4085fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408600:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408604:	d102      	bne.n	40860c <__aeabi_dcmpun+0x10>
  408606:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40860a:	d10a      	bne.n	408622 <__aeabi_dcmpun+0x26>
  40860c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408614:	d102      	bne.n	40861c <__aeabi_dcmpun+0x20>
  408616:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40861a:	d102      	bne.n	408622 <__aeabi_dcmpun+0x26>
  40861c:	f04f 0000 	mov.w	r0, #0
  408620:	4770      	bx	lr
  408622:	f04f 0001 	mov.w	r0, #1
  408626:	4770      	bx	lr

00408628 <__aeabi_d2iz>:
  408628:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40862c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408630:	d215      	bcs.n	40865e <__aeabi_d2iz+0x36>
  408632:	d511      	bpl.n	408658 <__aeabi_d2iz+0x30>
  408634:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408638:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40863c:	d912      	bls.n	408664 <__aeabi_d2iz+0x3c>
  40863e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408642:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408646:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40864a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40864e:	fa23 f002 	lsr.w	r0, r3, r2
  408652:	bf18      	it	ne
  408654:	4240      	negne	r0, r0
  408656:	4770      	bx	lr
  408658:	f04f 0000 	mov.w	r0, #0
  40865c:	4770      	bx	lr
  40865e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408662:	d105      	bne.n	408670 <__aeabi_d2iz+0x48>
  408664:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408668:	bf08      	it	eq
  40866a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40866e:	4770      	bx	lr
  408670:	f04f 0000 	mov.w	r0, #0
  408674:	4770      	bx	lr
  408676:	bf00      	nop

00408678 <__aeabi_uldivmod>:
  408678:	b953      	cbnz	r3, 408690 <__aeabi_uldivmod+0x18>
  40867a:	b94a      	cbnz	r2, 408690 <__aeabi_uldivmod+0x18>
  40867c:	2900      	cmp	r1, #0
  40867e:	bf08      	it	eq
  408680:	2800      	cmpeq	r0, #0
  408682:	bf1c      	itt	ne
  408684:	f04f 31ff 	movne.w	r1, #4294967295
  408688:	f04f 30ff 	movne.w	r0, #4294967295
  40868c:	f000 b97a 	b.w	408984 <__aeabi_idiv0>
  408690:	f1ad 0c08 	sub.w	ip, sp, #8
  408694:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408698:	f000 f806 	bl	4086a8 <__udivmoddi4>
  40869c:	f8dd e004 	ldr.w	lr, [sp, #4]
  4086a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4086a4:	b004      	add	sp, #16
  4086a6:	4770      	bx	lr

004086a8 <__udivmoddi4>:
  4086a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4086ac:	468c      	mov	ip, r1
  4086ae:	460d      	mov	r5, r1
  4086b0:	4604      	mov	r4, r0
  4086b2:	9e08      	ldr	r6, [sp, #32]
  4086b4:	2b00      	cmp	r3, #0
  4086b6:	d151      	bne.n	40875c <__udivmoddi4+0xb4>
  4086b8:	428a      	cmp	r2, r1
  4086ba:	4617      	mov	r7, r2
  4086bc:	d96d      	bls.n	40879a <__udivmoddi4+0xf2>
  4086be:	fab2 fe82 	clz	lr, r2
  4086c2:	f1be 0f00 	cmp.w	lr, #0
  4086c6:	d00b      	beq.n	4086e0 <__udivmoddi4+0x38>
  4086c8:	f1ce 0c20 	rsb	ip, lr, #32
  4086cc:	fa01 f50e 	lsl.w	r5, r1, lr
  4086d0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4086d4:	fa02 f70e 	lsl.w	r7, r2, lr
  4086d8:	ea4c 0c05 	orr.w	ip, ip, r5
  4086dc:	fa00 f40e 	lsl.w	r4, r0, lr
  4086e0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4086e4:	0c25      	lsrs	r5, r4, #16
  4086e6:	fbbc f8fa 	udiv	r8, ip, sl
  4086ea:	fa1f f987 	uxth.w	r9, r7
  4086ee:	fb0a cc18 	mls	ip, sl, r8, ip
  4086f2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4086f6:	fb08 f309 	mul.w	r3, r8, r9
  4086fa:	42ab      	cmp	r3, r5
  4086fc:	d90a      	bls.n	408714 <__udivmoddi4+0x6c>
  4086fe:	19ed      	adds	r5, r5, r7
  408700:	f108 32ff 	add.w	r2, r8, #4294967295
  408704:	f080 8123 	bcs.w	40894e <__udivmoddi4+0x2a6>
  408708:	42ab      	cmp	r3, r5
  40870a:	f240 8120 	bls.w	40894e <__udivmoddi4+0x2a6>
  40870e:	f1a8 0802 	sub.w	r8, r8, #2
  408712:	443d      	add	r5, r7
  408714:	1aed      	subs	r5, r5, r3
  408716:	b2a4      	uxth	r4, r4
  408718:	fbb5 f0fa 	udiv	r0, r5, sl
  40871c:	fb0a 5510 	mls	r5, sl, r0, r5
  408720:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408724:	fb00 f909 	mul.w	r9, r0, r9
  408728:	45a1      	cmp	r9, r4
  40872a:	d909      	bls.n	408740 <__udivmoddi4+0x98>
  40872c:	19e4      	adds	r4, r4, r7
  40872e:	f100 33ff 	add.w	r3, r0, #4294967295
  408732:	f080 810a 	bcs.w	40894a <__udivmoddi4+0x2a2>
  408736:	45a1      	cmp	r9, r4
  408738:	f240 8107 	bls.w	40894a <__udivmoddi4+0x2a2>
  40873c:	3802      	subs	r0, #2
  40873e:	443c      	add	r4, r7
  408740:	eba4 0409 	sub.w	r4, r4, r9
  408744:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408748:	2100      	movs	r1, #0
  40874a:	2e00      	cmp	r6, #0
  40874c:	d061      	beq.n	408812 <__udivmoddi4+0x16a>
  40874e:	fa24 f40e 	lsr.w	r4, r4, lr
  408752:	2300      	movs	r3, #0
  408754:	6034      	str	r4, [r6, #0]
  408756:	6073      	str	r3, [r6, #4]
  408758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40875c:	428b      	cmp	r3, r1
  40875e:	d907      	bls.n	408770 <__udivmoddi4+0xc8>
  408760:	2e00      	cmp	r6, #0
  408762:	d054      	beq.n	40880e <__udivmoddi4+0x166>
  408764:	2100      	movs	r1, #0
  408766:	e886 0021 	stmia.w	r6, {r0, r5}
  40876a:	4608      	mov	r0, r1
  40876c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408770:	fab3 f183 	clz	r1, r3
  408774:	2900      	cmp	r1, #0
  408776:	f040 808e 	bne.w	408896 <__udivmoddi4+0x1ee>
  40877a:	42ab      	cmp	r3, r5
  40877c:	d302      	bcc.n	408784 <__udivmoddi4+0xdc>
  40877e:	4282      	cmp	r2, r0
  408780:	f200 80fa 	bhi.w	408978 <__udivmoddi4+0x2d0>
  408784:	1a84      	subs	r4, r0, r2
  408786:	eb65 0503 	sbc.w	r5, r5, r3
  40878a:	2001      	movs	r0, #1
  40878c:	46ac      	mov	ip, r5
  40878e:	2e00      	cmp	r6, #0
  408790:	d03f      	beq.n	408812 <__udivmoddi4+0x16a>
  408792:	e886 1010 	stmia.w	r6, {r4, ip}
  408796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40879a:	b912      	cbnz	r2, 4087a2 <__udivmoddi4+0xfa>
  40879c:	2701      	movs	r7, #1
  40879e:	fbb7 f7f2 	udiv	r7, r7, r2
  4087a2:	fab7 fe87 	clz	lr, r7
  4087a6:	f1be 0f00 	cmp.w	lr, #0
  4087aa:	d134      	bne.n	408816 <__udivmoddi4+0x16e>
  4087ac:	1beb      	subs	r3, r5, r7
  4087ae:	0c3a      	lsrs	r2, r7, #16
  4087b0:	fa1f fc87 	uxth.w	ip, r7
  4087b4:	2101      	movs	r1, #1
  4087b6:	fbb3 f8f2 	udiv	r8, r3, r2
  4087ba:	0c25      	lsrs	r5, r4, #16
  4087bc:	fb02 3318 	mls	r3, r2, r8, r3
  4087c0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4087c4:	fb0c f308 	mul.w	r3, ip, r8
  4087c8:	42ab      	cmp	r3, r5
  4087ca:	d907      	bls.n	4087dc <__udivmoddi4+0x134>
  4087cc:	19ed      	adds	r5, r5, r7
  4087ce:	f108 30ff 	add.w	r0, r8, #4294967295
  4087d2:	d202      	bcs.n	4087da <__udivmoddi4+0x132>
  4087d4:	42ab      	cmp	r3, r5
  4087d6:	f200 80d1 	bhi.w	40897c <__udivmoddi4+0x2d4>
  4087da:	4680      	mov	r8, r0
  4087dc:	1aed      	subs	r5, r5, r3
  4087de:	b2a3      	uxth	r3, r4
  4087e0:	fbb5 f0f2 	udiv	r0, r5, r2
  4087e4:	fb02 5510 	mls	r5, r2, r0, r5
  4087e8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4087ec:	fb0c fc00 	mul.w	ip, ip, r0
  4087f0:	45a4      	cmp	ip, r4
  4087f2:	d907      	bls.n	408804 <__udivmoddi4+0x15c>
  4087f4:	19e4      	adds	r4, r4, r7
  4087f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4087fa:	d202      	bcs.n	408802 <__udivmoddi4+0x15a>
  4087fc:	45a4      	cmp	ip, r4
  4087fe:	f200 80b8 	bhi.w	408972 <__udivmoddi4+0x2ca>
  408802:	4618      	mov	r0, r3
  408804:	eba4 040c 	sub.w	r4, r4, ip
  408808:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40880c:	e79d      	b.n	40874a <__udivmoddi4+0xa2>
  40880e:	4631      	mov	r1, r6
  408810:	4630      	mov	r0, r6
  408812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408816:	f1ce 0420 	rsb	r4, lr, #32
  40881a:	fa05 f30e 	lsl.w	r3, r5, lr
  40881e:	fa07 f70e 	lsl.w	r7, r7, lr
  408822:	fa20 f804 	lsr.w	r8, r0, r4
  408826:	0c3a      	lsrs	r2, r7, #16
  408828:	fa25 f404 	lsr.w	r4, r5, r4
  40882c:	ea48 0803 	orr.w	r8, r8, r3
  408830:	fbb4 f1f2 	udiv	r1, r4, r2
  408834:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408838:	fb02 4411 	mls	r4, r2, r1, r4
  40883c:	fa1f fc87 	uxth.w	ip, r7
  408840:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408844:	fb01 f30c 	mul.w	r3, r1, ip
  408848:	42ab      	cmp	r3, r5
  40884a:	fa00 f40e 	lsl.w	r4, r0, lr
  40884e:	d909      	bls.n	408864 <__udivmoddi4+0x1bc>
  408850:	19ed      	adds	r5, r5, r7
  408852:	f101 30ff 	add.w	r0, r1, #4294967295
  408856:	f080 808a 	bcs.w	40896e <__udivmoddi4+0x2c6>
  40885a:	42ab      	cmp	r3, r5
  40885c:	f240 8087 	bls.w	40896e <__udivmoddi4+0x2c6>
  408860:	3902      	subs	r1, #2
  408862:	443d      	add	r5, r7
  408864:	1aeb      	subs	r3, r5, r3
  408866:	fa1f f588 	uxth.w	r5, r8
  40886a:	fbb3 f0f2 	udiv	r0, r3, r2
  40886e:	fb02 3310 	mls	r3, r2, r0, r3
  408872:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408876:	fb00 f30c 	mul.w	r3, r0, ip
  40887a:	42ab      	cmp	r3, r5
  40887c:	d907      	bls.n	40888e <__udivmoddi4+0x1e6>
  40887e:	19ed      	adds	r5, r5, r7
  408880:	f100 38ff 	add.w	r8, r0, #4294967295
  408884:	d26f      	bcs.n	408966 <__udivmoddi4+0x2be>
  408886:	42ab      	cmp	r3, r5
  408888:	d96d      	bls.n	408966 <__udivmoddi4+0x2be>
  40888a:	3802      	subs	r0, #2
  40888c:	443d      	add	r5, r7
  40888e:	1aeb      	subs	r3, r5, r3
  408890:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408894:	e78f      	b.n	4087b6 <__udivmoddi4+0x10e>
  408896:	f1c1 0720 	rsb	r7, r1, #32
  40889a:	fa22 f807 	lsr.w	r8, r2, r7
  40889e:	408b      	lsls	r3, r1
  4088a0:	fa05 f401 	lsl.w	r4, r5, r1
  4088a4:	ea48 0303 	orr.w	r3, r8, r3
  4088a8:	fa20 fe07 	lsr.w	lr, r0, r7
  4088ac:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4088b0:	40fd      	lsrs	r5, r7
  4088b2:	ea4e 0e04 	orr.w	lr, lr, r4
  4088b6:	fbb5 f9fc 	udiv	r9, r5, ip
  4088ba:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4088be:	fb0c 5519 	mls	r5, ip, r9, r5
  4088c2:	fa1f f883 	uxth.w	r8, r3
  4088c6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4088ca:	fb09 f408 	mul.w	r4, r9, r8
  4088ce:	42ac      	cmp	r4, r5
  4088d0:	fa02 f201 	lsl.w	r2, r2, r1
  4088d4:	fa00 fa01 	lsl.w	sl, r0, r1
  4088d8:	d908      	bls.n	4088ec <__udivmoddi4+0x244>
  4088da:	18ed      	adds	r5, r5, r3
  4088dc:	f109 30ff 	add.w	r0, r9, #4294967295
  4088e0:	d243      	bcs.n	40896a <__udivmoddi4+0x2c2>
  4088e2:	42ac      	cmp	r4, r5
  4088e4:	d941      	bls.n	40896a <__udivmoddi4+0x2c2>
  4088e6:	f1a9 0902 	sub.w	r9, r9, #2
  4088ea:	441d      	add	r5, r3
  4088ec:	1b2d      	subs	r5, r5, r4
  4088ee:	fa1f fe8e 	uxth.w	lr, lr
  4088f2:	fbb5 f0fc 	udiv	r0, r5, ip
  4088f6:	fb0c 5510 	mls	r5, ip, r0, r5
  4088fa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4088fe:	fb00 f808 	mul.w	r8, r0, r8
  408902:	45a0      	cmp	r8, r4
  408904:	d907      	bls.n	408916 <__udivmoddi4+0x26e>
  408906:	18e4      	adds	r4, r4, r3
  408908:	f100 35ff 	add.w	r5, r0, #4294967295
  40890c:	d229      	bcs.n	408962 <__udivmoddi4+0x2ba>
  40890e:	45a0      	cmp	r8, r4
  408910:	d927      	bls.n	408962 <__udivmoddi4+0x2ba>
  408912:	3802      	subs	r0, #2
  408914:	441c      	add	r4, r3
  408916:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40891a:	eba4 0408 	sub.w	r4, r4, r8
  40891e:	fba0 8902 	umull	r8, r9, r0, r2
  408922:	454c      	cmp	r4, r9
  408924:	46c6      	mov	lr, r8
  408926:	464d      	mov	r5, r9
  408928:	d315      	bcc.n	408956 <__udivmoddi4+0x2ae>
  40892a:	d012      	beq.n	408952 <__udivmoddi4+0x2aa>
  40892c:	b156      	cbz	r6, 408944 <__udivmoddi4+0x29c>
  40892e:	ebba 030e 	subs.w	r3, sl, lr
  408932:	eb64 0405 	sbc.w	r4, r4, r5
  408936:	fa04 f707 	lsl.w	r7, r4, r7
  40893a:	40cb      	lsrs	r3, r1
  40893c:	431f      	orrs	r7, r3
  40893e:	40cc      	lsrs	r4, r1
  408940:	6037      	str	r7, [r6, #0]
  408942:	6074      	str	r4, [r6, #4]
  408944:	2100      	movs	r1, #0
  408946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40894a:	4618      	mov	r0, r3
  40894c:	e6f8      	b.n	408740 <__udivmoddi4+0x98>
  40894e:	4690      	mov	r8, r2
  408950:	e6e0      	b.n	408714 <__udivmoddi4+0x6c>
  408952:	45c2      	cmp	sl, r8
  408954:	d2ea      	bcs.n	40892c <__udivmoddi4+0x284>
  408956:	ebb8 0e02 	subs.w	lr, r8, r2
  40895a:	eb69 0503 	sbc.w	r5, r9, r3
  40895e:	3801      	subs	r0, #1
  408960:	e7e4      	b.n	40892c <__udivmoddi4+0x284>
  408962:	4628      	mov	r0, r5
  408964:	e7d7      	b.n	408916 <__udivmoddi4+0x26e>
  408966:	4640      	mov	r0, r8
  408968:	e791      	b.n	40888e <__udivmoddi4+0x1e6>
  40896a:	4681      	mov	r9, r0
  40896c:	e7be      	b.n	4088ec <__udivmoddi4+0x244>
  40896e:	4601      	mov	r1, r0
  408970:	e778      	b.n	408864 <__udivmoddi4+0x1bc>
  408972:	3802      	subs	r0, #2
  408974:	443c      	add	r4, r7
  408976:	e745      	b.n	408804 <__udivmoddi4+0x15c>
  408978:	4608      	mov	r0, r1
  40897a:	e708      	b.n	40878e <__udivmoddi4+0xe6>
  40897c:	f1a8 0802 	sub.w	r8, r8, #2
  408980:	443d      	add	r5, r7
  408982:	e72b      	b.n	4087dc <__udivmoddi4+0x134>

00408984 <__aeabi_idiv0>:
  408984:	4770      	bx	lr
  408986:	bf00      	nop
  408988:	00000010 	.word	0x00000010
  40898c:	400e1000 	.word	0x400e1000
  408990:	0000030b 	.word	0x0000030b
  408994:	00200000 	.word	0x00200000
  408998:	400e0e00 	.word	0x400e0e00
  40899c:	0000000a 	.word	0x0000000a
  4089a0:	74697845 	.word	0x74697845
  4089a4:	20676e69 	.word	0x20676e69
  4089a8:	68746977 	.word	0x68746977
  4089ac:	61747320 	.word	0x61747320
  4089b0:	20737574 	.word	0x20737574
  4089b4:	0a2e6425 	.word	0x0a2e6425
  4089b8:	00000000 	.word	0x00000000

004089bc <wm8904_access_slow>:
  4089bc:	00000000 0004001a 00050047 00050043     ........G...C...
  4089cc:	0004000b 000c0003 000e0003 0012000c     ................
  4089dc:	00210000 003d0000 00620001 00680005     ..!...=...b...h.
  4089ec:	00740000 00750704 00768000 00771760     ..t...u...v.`.w.
  4089fc:	00740005 00150c05 0014845e 00164006     ..t.....^....@..
  408a0c:	00190042 001a00e8 001b0820 000c0003     B....... .......
  408a1c:	0012000f 002c0010 002d0010 002e0044     ......,...-.D...
  408a2c:	002f0044 005a0011 005a0033 0043000f     D./...Z.3.Z...C.
  408a3c:	004400f0 005a0077 005a00ff 003900b9     ..D.w.Z...Z...9.
  408a4c:	003a00b9                                ..:.

00408a50 <wm8904_access_main>:
  408a50:	00040019 00050043 000c0003 000e0003     ....C...........
  408a60:	0012000f 0014845e 00160006 0019404a     ....^.......J@..
  408a70:	001b0840 00210000 002c0005 002d0005     @.....!...,...-.
  408a80:	002e0000 002f0000 003a00ad 00430003     ....../...:...C.
  408a90:	005a00ff 00620001 00680005 00740004     ..Z...b...h...t.
  408aa0:	00750704 00768000 00771760 00ff55aa     ..u...v.`.w..U..
  408ab0:	50203a57 6e204b43 7320746f 6f707075     W: PCK not suppo
  408ac0:	64657472 0d0a2021 00000000 452d0a0d     rted! ........-E
  408ad0:	6e45202d 20726574 5f494d4e 646e6148     - Enter NMI_Hand
  408ae0:	2172656c 00000000 61480d0a 61466472     ler!......HardFa
  408af0:	20746c75 61207461 65726464 30207373     ult at address 0
  408b00:	0a782558 0000000d 654d0d0a 79726f6d     X%x.......Memory
  408b10:	466d654d 746c7561 504d2820 61662055     MemFault (MPU fa
  408b20:	29746c75 20746120 72646461 20737365     ult) at address 
  408b30:	78255830 00000d0a 75420d0a 61462073     0X%x......Bus Fa
  408b40:	20746c75 61207461 65726464 30207373     ult at address 0
  408b50:	0a782558 0000000d 73550a0d 20656761     X%x.......Usage 
  408b60:	6c756166 74612074 64646120 73736572     fault at address
  408b70:	25583020 00000078                        0X%x...

00408b78 <__func__.23244>:
  408b78:	496f6950 7265746e 74707572 646e6148     PioInterruptHand
  408b88:	0072656c                                ler.

00408b8c <__func__.23273>:
  408b8c:	5f4f4950 666e6f43 72756769 00744965     PIO_ConfigureIt.

00408b9c <__func__.23279>:
  408b9c:	5f4f4950 62616e45 7449656c 00000000     PIO_EnableIt....

00408bac <__func__.23286>:
  408bac:	5f4f4950 61736944 49656c62 00000074     PIO_DisableIt...
  408bbc:	203c2069 4e77645f 6f536d75 65637275     i < _dwNumSource
  408bcc:	00000073 6c2f2e2e 68636269 732f7069     s...../libchip/s
  408bdc:	6372756f 69702f65 74695f6f 0000632e     ource/pio_it.c..
  408bec:	6e695070 00000000 4e77645f 6f536d75     pPin...._dwNumSo
  408bfc:	65637275 203c2073 5f58414d 45544e49     urces < MAX_INTE
  408c0c:	50555252 4f535f54 45435255 00000053     RRUPT_SOURCES...
  408c1c:	6e695070 203d2120 4c4c554e 00000000     pPin != NULL....
  408c2c:	6f467764 20646e75 30203d21 00000000     dwFound != 0....

00408c3c <__func__.23261>:
  408c3c:	5f434d50 62616e45 6550656c 68706972     PMC_EnablePeriph
  408c4c:	6c617265 00000000                       eral....

00408c54 <__func__.23265>:
  408c54:	5f434d50 61736944 50656c62 70697265     PMC_DisablePerip
  408c64:	61726568 0000006c                       heral...

00408c6c <__func__.23287>:
  408c6c:	5f434d50 65507349 68706972 62616e45     PMC_IsPeriphEnab
  408c7c:	0064656c 64497764 36203c20 00000033     led.dwId < 63...
  408c8c:	6c2f2e2e 68636269 732f7069 6372756f     ../libchip/sourc
  408c9c:	6d702f65 00632e63 64497764 49203c20     e/pmc.c.dwId < I
  408cac:	45505f44 48504952 554f435f 0000544e     D_PERIPH_COUNT..

00408cbc <__func__.23967>:
  408cbc:	44746547 79616c65 69546e49 00736b63     GetDelayInTicks.

00408ccc <__func__.23971>:
  408ccc:	54746547 736b6369 00000000              GetTicks....

00408cd8 <__func__.23977>:
  408cd8:	74696157 00000000                       Wait....

00408ce0 <__func__.23986>:
  408ce0:	65656c53 00000070 202d492d 666e6f43     Sleep...-I- Conf
  408cf0:	72756769 79732065 6d657473 63697420     igure system tic
  408d00:	6f74206b 74656720 736d3120 63697420     k to get 1ms tic
  408d10:	6570206b 646f6972 000d0a2e 202d452d     k period....-E- 
  408d20:	54737953 206b6369 666e6f63 72756769     SysTick configur
  408d30:	6f697461 7265206e 0a726f72 0000000d     ation error.....
  408d40:	54737953 436b6369 69666e6f 65727567     SysTickConfigure
  408d50:	00000064 6c2f2e2e 68636269 732f7069     d...../libchip/s
  408d60:	6372756f 69742f65 6974656d 632e6b63     ource/timetick.c
  408d70:	00000000                                ....

00408d74 <__func__.23240>:
  408d74:	5f495754 666e6f43 72756769 73614d65     TWI_ConfigureMas
  408d84:	00726574                                ter.

00408d88 <__func__.23248>:
  408d88:	5f495754 666e6f43 72756769 616c5365     TWI_ConfigureSla
  408d98:	00006576                                ve..

00408d9c <__func__.23252>:
  408d9c:	5f495754 706f7453 00000000              TWI_Stop....

00408da8 <__func__.23259>:
  408da8:	5f495754 72617453 61655274 00000064     TWI_StartRead...

00408db8 <__func__.23263>:
  408db8:	5f495754 64616552 65747942 00000000     TWI_ReadByte....

00408dc8 <__func__.23268>:
  408dc8:	5f495754 74697257 74794265 00000065     TWI_WriteByte...

00408dd8 <__func__.23276>:
  408dd8:	5f495754 72617453 69725774 00006574     TWI_StartWrite..

00408de8 <__func__.23290>:
  408de8:	5f495754 62616e45 7449656c 00000000     TWI_EnableIt....

00408df8 <__func__.23295>:
  408df8:	5f495754 61736944 49656c62 00000074     TWI_DisableIt...

00408e08 <__func__.23299>:
  408e08:	5f495754 53746547 75746174 00000073     TWI_GetStatus...

00408e18 <__func__.23304>:
  408e18:	5f495754 4d746547 656b7361 61745364     TWI_GetMaskedSta
  408e28:	00737574                                tus.

00408e2c <__func__.23308>:
  408e2c:	5f495754 646e6553 504f5453 646e6f43     TWI_SendSTOPCond
  408e3c:	6f697469 0000006e 69775470 00000000     ition...pTwi....
  408e4c:	6c2f2e2e 68636269 732f7069 6372756f     ../libchip/sourc
  408e5c:	77742f65 00632e69 6b437764 20766944     e/twi.c.dwCkDiv 
  408e6c:	0038203c 77547028 543e2d69 53484957     < 8.(pTwi->TWIHS
  408e7c:	2052435f 57542026 5f534849 535f5243     _CR & TWIHS_CR_S
  408e8c:	53494456 3d212029 49575420 435f5348     VDIS) != TWIHS_C
  408e9c:	56535f52 00534944 69775470 203d2120     R_SVDIS.pTwi != 
  408eac:	4c4c554e 00000000 64646128 73736572     NULL....(address
  408ebc:	30202620 29303878 203d3d20 00000030      & 0x80) == 0...
  408ecc:	64616928 73657264 20262073 46467830     (iaddress & 0xFF
  408edc:	30303030 20293030 30203d3d 00000000     000000) == 0....
  408eec:	7a697369 203c2065 00000034 756f7328     isize < 4...(sou
  408efc:	73656372 54202620 53484957 2954495f     rces & TWIHS_IT)
  408f0c:	00000000 72756f73 20736563 57542026     ....sources & TW
  408f1c:	5f534849 00005449                       IHS_IT..

00408f24 <__func__.23274>:
  408f24:	44495754 696e495f 6c616974 00657a69     TWID_Initialize.

00408f34 <__func__.23281>:
  408f34:	44495754 6e61485f 72656c64 00000000     TWID_Handler....

00408f44 <__func__.23294>:
  408f44:	44495754 6165525f 00000064              TWID_Read...

00408f50 <__func__.23316>:
  408f50:	44495754 6972575f 00006574              TWID_Write..

00408f5c <__func__.23331>:
  408f5c:	44495754 616d445f 74696e49 696c6169     TWID_DmaInitiali
  408f6c:	0000657a                                ze..

00408f70 <__func__.23345>:
  408f70:	44495754 616d445f 64616552 00000000     TWID_DmaRead....

00408f80 <__func__.23371>:
  408f80:	44495754 616d445f 74697257 00000065     TWID_DmaWrite...
  408f90:	202d452d 276e6143 6c612074 61636f6c     -E- Can't alloca
  408fa0:	58206574 20414d44 6e616863 0a6c656e     te XDMA channel.
  408fb0:	0000000d 69775470 3d212064 4c554e20     ....pTwid != NUL
  408fc0:	0000004c 6c2f2e2e 68636269 732f7069     L...../libchip/s
  408fd0:	6372756f 77742f65 632e6469 00000000     ource/twid.c....
  408fe0:	61725470 6566736e 3d212072 4c554e20     pTransfer != NUL
  408ff0:	0000004c 202d452d 44495754 6165525f     L...-E- TWID_Rea
  409000:	41203a64 61727420 6566736e 73692072     d: A transfer is
  409010:	726c6120 79646165 6e657020 676e6964      already pending
  409020:	00000d0a 202d452d 44495754 6d695420     ....-E- TWID Tim
  409030:	74756f65 0a524220 0000000d 202d452d     eout BR.....-E- 
  409040:	44495754 6d695420 74756f65 0a435420     TWID Timeout TC.
  409050:	0000000d 202d452d 5f495754 74697257     ....-E- TWI_Writ
  409060:	41203a65 61727420 6566736e 73692072     e: A transfer is
  409070:	726c6120 79646165 6e657020 676e6964      already pending
  409080:	00000d0a 202d452d 44495754 6d695420     ....-E- TWID Tim
  409090:	74756f65 0a534220 0000000d 202d452d     eout BS.....-E- 
  4090a0:	44495754 6d695420 74756f65 32435420     TWID Timeout TC2
  4090b0:	00000d0a 69775470 20616d64 4e203d21     ....pTwidma != N
  4090c0:	004c4c55 69775470 616d6458 54703e2d     ULL.pTwiXdma->pT
  4090d0:	20646977 4e203d21 004c4c55 202d452d     wid != NULL.-E- 
  4090e0:	44495754 414d4420 746f6e20 6e6f6420     TWID DMA not don
  4090f0:	000d0a65 202d452d 44495754 6d695420     e...-E- TWID Tim
  409100:	74756f65 61655220 000d0a64 202d452d     eout Read...-E- 
  409110:	44495754 414d4420 746f6e20 6e6f6420     TWID DMA not don
  409120:	43202c65 6e6e6168 53206c65 65746174     e, Channel State
  409130:	20736920 0d0a6425 00000000 202d452d      is %d......-E- 
  409140:	44495754 6d695420 74756f65 52585420     TWID Timeout TXR
  409150:	0d0a5944 00000000 202d452d 44495754     DY......-E- TWID
  409160:	6d695420 74756f65 69725720 0d0a6574      Timeout Write..
  409170:	00000000                                ....

00409174 <__func__.23234>:
  409174:	414d4458 65475f43 70795474 00000065     XDMAC_GetType...

00409184 <__func__.23238>:
  409184:	414d4458 65475f43 6e6f4374 00676966     XDMAC_GetConfig.

00409194 <__func__.23242>:
  409194:	414d4458 65475f43 62724174 72657469     XDMAC_GetArbiter
  4091a4:	00000000                                ....

004091a8 <__func__.23247>:
  4091a8:	414d4458 6e455f43 656c6261 00744947     XDMAC_EnableGIt.

004091b8 <__func__.23252>:
  4091b8:	414d4458 69445f43 6c626173 74494765     XDMAC_DisableGIt
  4091c8:	00000000                                ....

004091cc <__func__.23256>:
  4091cc:	414d4458 65475f43 74494774 6b73614d     XDMAC_GetGItMask
  4091dc:	00000000                                ....

004091e0 <__func__.23260>:
  4091e0:	414d4458 65475f43 73494774 00000072     XDMAC_GetGIsr...

004091f0 <__func__.23265>:
  4091f0:	414d4458 65475f43 73614d74 4764656b     XDMAC_GetMaskedG
  409200:	00727349                                Isr.

00409204 <__func__.23270>:
  409204:	414d4458 6e455f43 656c6261 6e616843     XDMAC_EnableChan
  409214:	006c656e                                nel.

00409218 <__func__.23275>:
  409218:	414d4458 6e455f43 656c6261 6e616843     XDMAC_EnableChan
  409228:	736c656e 00000000                       nels....

00409230 <__func__.23280>:
  409230:	414d4458 69445f43 6c626173 61684365     XDMAC_DisableCha
  409240:	6c656e6e 00000000                       nnel....

00409248 <__func__.23285>:
  409248:	414d4458 69445f43 6c626173 61684365     XDMAC_DisableCha
  409258:	6c656e6e 00000073                       nnels...

00409260 <__func__.23289>:
  409260:	414d4458 65475f43 6f6c4774 436c6162     XDMAC_GetGlobalC
  409270:	61745368 00737574                       hStatus.

00409278 <__func__.23294>:
  409278:	414d4458 75535f43 6e657073 61655264     XDMAC_SuspendRea
  409288:	61684364 6c656e6e 00000000              dChannel....

00409294 <__func__.23299>:
  409294:	414d4458 75535f43 6e657073 69725764     XDMAC_SuspendWri
  4092a4:	68436574 656e6e61 0000006c              teChannel...

004092b0 <__func__.23304>:
  4092b0:	414d4458 75535f43 6e657073 61655264     XDMAC_SuspendRea
  4092c0:	69725764 68436574 656e6e61 0000006c     dWriteChannel...

004092d0 <__func__.23309>:
  4092d0:	414d4458 65525f43 656d7573 64616552     XDMAC_ResumeRead
  4092e0:	74697257 61684365 6c656e6e 00000000     WriteChannel....

004092f0 <__func__.23314>:
  4092f0:	414d4458 6f535f43 61777466 72546572     XDMAC_SoftwareTr
  409300:	66736e61 65527265 00000071              ansferReq...

0040930c <__func__.23318>:
  40930c:	414d4458 65475f43 666f5374 72617774     XDMAC_GetSoftwar
  40931c:	61725465 6566736e 61745372 00737574     eTransferStatus.

0040932c <__func__.23332>:
  40932c:	414d4458 6e455f43 656c6261 6e616843     XDMAC_EnableChan
  40933c:	496c656e 00000074                       nelIt...

00409344 <__func__.23338>:
  409344:	414d4458 69445f43 6c626173 61684365     XDMAC_DisableCha
  409354:	6c656e6e 00007449                       nnelIt..

0040935c <__func__.23343>:
  40935c:	414d4458 65475f43 61684374 6c656e6e     XDMAC_GetChannel
  40936c:	614d7449 00006b73                       ItMask..

00409374 <__func__.23348>:
  409374:	414d4458 65475f43 61684374 6c656e6e     XDMAC_GetChannel
  409384:	00727349                                Isr.

00409388 <__func__.23323>:
  409388:	414d4458 6f535f43 61777466 6c466572     XDMAC_SoftwareFl
  409398:	52687375 00007165                       ushReq..

004093a0 <__func__.23354>:
  4093a0:	414d4458 65475f43 73614d74 6168436b     XDMAC_GetMaskCha
  4093b0:	6c656e6e 00727349                       nnelIsr.

004093b8 <__func__.23360>:
  4093b8:	414d4458 65535f43 756f5374 41656372     XDMAC_SetSourceA
  4093c8:	00726464                                ddr.

004093cc <__func__.23366>:
  4093cc:	414d4458 65535f43 73654474 616e6974     XDMAC_SetDestina
  4093dc:	6e6f6974 72646441 00000000              tionAddr....

004093e8 <__func__.23373>:
  4093e8:	414d4458 65535f43 73654474 70697263     XDMAC_SetDescrip
  4093f8:	41726f74 00726464                       torAddr.

00409400 <__func__.23379>:
  409400:	414d4458 65535f43 73654474 70697263     XDMAC_SetDescrip
  409410:	43726f74 72746e6f 00006c6f              torControl..

0040941c <__func__.23385>:
  40941c:	414d4458 65535f43 63694d74 6c626f72     XDMAC_SetMicrobl
  40942c:	436b636f 72746e6f 00006c6f              ockControl..

00409438 <__func__.23391>:
  409438:	414d4458 65535f43 6f6c4274 6f436b63     XDMAC_SetBlockCo
  409448:	6f72746e 0000006c                       ntrol...

00409450 <__func__.23397>:
  409450:	414d4458 65535f43 61684374 6c656e6e     XDMAC_SetChannel
  409460:	666e6f43 00006769                       Config..

00409468 <__func__.23402>:
  409468:	414d4458 65475f43 61684374 6c656e6e     XDMAC_GetChannel
  409478:	666e6f43 00006769                       Config..

00409480 <__func__.23408>:
  409480:	414d4458 65535f43 74614474 72745361     XDMAC_SetDataStr
  409490:	5f656469 506d654d 65747461 00006e72     ide_MemPattern..

004094a0 <__func__.23414>:
  4094a0:	414d4458 65535f43 756f5374 4d656372     XDMAC_SetSourceM
  4094b0:	6f726369 636f6c42 7274536b 00656469     icroBlockStride.

004094c0 <__func__.23420>:
  4094c0:	414d4458 65535f43 73654474 616e6974     XDMAC_SetDestina
  4094d0:	6e6f6974 7263694d 6f6c426f 74536b63     tionMicroBlockSt
  4094e0:	65646972 00000000                       ride....

004094e8 <__func__.23425>:
  4094e8:	414d4458 65475f43 44684374 69747365     XDMAC_GetChDesti
  4094f8:	6974616e 64416e6f 00007264 6d645870     nationAddr..pXdm
  409508:	00006361 6c2f2e2e 68636269 732f7069     ac..../libchip/s
  409518:	6372756f 64782f65 2e63616d 00000063     ource/xdmac.c...
  409528:	6e616863 206c656e 4458203c 5f43414d     channel < XDMAC_
  409538:	4e414843 5f4c454e 004d554e 6961646e     CHANNEL_NUM.ndai
  409548:	203c2066 00000032                       f < 2...

00409550 <__FUNCTION__.23238>:
  409550:	414d4458 6c415f44 61636f6c 64586574     XDMAD_AllocateXd
  409560:	4363616d 6e6e6168 00006c65              macChannel..

0040956c <__func__.23248>:
  40956c:	414d4458 6e495f44 61697469 657a696c     XDMAD_Initialize
  40957c:	00000000                                ....

00409580 <__func__.23264>:
  409580:	414d4458 72465f44 68436565 656e6e61     XDMAD_FreeChanne
  409590:	0000006c                                l...

00409594 <__func__.23278>:
  409594:	414d4458 65535f44 6c614374 6361626c     XDMAD_SetCallbac
  4095a4:	0000006b                                k...

004095a8 <__func__.23285>:
  4095a8:	414d4458 72505f44 72617065 61684365     XDMAD_PrepareCha
  4095b8:	6c656e6e 00000000                       nnel....

004095c0 <__func__.23296>:
  4095c0:	414d4458 61485f44 656c646e 00000072     XDMAD_Handler...

004095d0 <__func__.23307>:
  4095d0:	414d4458 73495f44 6e617254 72656673     XDMAD_IsTransfer
  4095e0:	656e6f44 00000000                       Done....

004095e8 <__func__.23317>:
  4095e8:	414d4458 6f435f44 6769666e 54657275     XDMAD_ConfigureT
  4095f8:	736e6172 00726566                       ransfer.

00409600 <__func__.23324>:
  409600:	414d4458 74535f44 54747261 736e6172     XDMAD_StartTrans
  409610:	00726566                                fer.

00409614 <__FUNCTION__.23326>:
  409614:	414d4458 74535f44 54747261 736e6172     XDMAD_StartTrans
  409624:	00726566                                fer.

00409628 <__func__.23332>:
  409628:	414d4458 74535f44 7254706f 66736e61     XDMAD_StopTransf
  409638:	00007265 202d452d 3a3a7325 6c6c4120     er..-E- %s:: All
  409648:	7461636f 206e6f69 6c696166 00006465     ocation failed..
  409658:	202d452d 3a3a7325 6c6c4120 7461636f     -E- %s:: Allocat
  409668:	206e6f69 6c696166 202c6465 206c6c61     ion failed, all 
  409678:	6e616863 736c656e 65726120 63636f20     channels are occ
  409688:	65697075 00000064 6d645870 00006461     upied...pXdmad..
  409698:	6c2f2e2e 68636269 732f7069 6372756f     ../libchip/sourc
  4096a8:	64782f65 2e64616d 00000063 6d645870     e/xdmad.c...pXdm
  4096b8:	21206461 554e203d 00004c4c 616d4470     ad != NULL..pDma
  4096c8:	3d212064 4c554e20 0000004c 202d452d     d != NULL...-E- 
  4096d8:	3a3a7325 4d445820 535f4441 45544154     %s:: XDMAD_STATE
  4096e8:	4552465f 0d0a2045 00000000 202d452d     _FREE ......-E- 
  4096f8:	3a3a7325 4d445820 535f4441 45544154     %s:: XDMAD_STATE
  409708:	4154535f 0a205452 0000000d              _START .....

00409714 <xdmaHwIf>:
  409714:	00000000 00000012 00000000 00000000     ................
  409724:	00000012 00000001 00000000 00000015     ................
  409734:	00000100 00000000 00000015 00000201     ................
  409744:	00000000 0000002a 00000300 00000000     ....*...........
  409754:	0000002a 00000401 00000000 0000002b     *...........+...
  409764:	00000500 00000000 0000002b 00000601     ........+.......
  409774:	00000000 0000000d 00000700 00000000     ................
  409784:	0000000d 00000801 00000000 0000000e     ................
  409794:	00000900 00000000 0000000e 00000a01     ................
  4097a4:	00000000 0000000f 00000b00 00000000     ................
  4097b4:	0000000f 00000c01 00000000 0000001f     ................
  4097c4:	00000d00 00000000 00000013 00000e00     ................
  4097d4:	00000000 00000013 00000f01 00000000     ................
  4097e4:	00000014 00001000 00000000 00000014     ................
  4097f4:	00001101 00000000 00000029 00001200     ........).......
  409804:	00000000 00000029 00001301 00000000     ....)...........
  409814:	00000007 00001400 00000000 00000007     ................
  409824:	00001501 00000000 00000008 00001600     ................
  409834:	00000000 00000008 00001701 00000000     ................
  409844:	0000002c 00001800 00000000 0000002c     ,...........,...
  409854:	00001901 00000000 0000002d 00001a00     ........-.......
  409864:	00000000 0000002d 00001b01 00000000     ....-...........
  409874:	0000002e 00001c00 00000000 0000002e     ................
  409884:	00001d01 00000000 0000001e 00001e00     ................
  409894:	00000000 0000001e 00001f00 00000000     ................
  4098a4:	00000016 00002000 00000000 00000016     ..... ..........
  4098b4:	00002101 00000000 0000000a 00002201     .!..........."..
  4098c4:	00000000 0000001d 00002301 00000000     .........#......
  4098d4:	00000028 00002401 00000000 00000038     (....$......8...
  4098e4:	00002500 00000000 00000038 00002601     .%......8....&..
  4098f4:	00000000 0000003c 00002700 00000000     ....<....'......
  409904:	00000017 00002801 00000000 00000018     .....(..........
  409914:	00002901 00000000 00000019 00002a01     .)...........*..
  409924:	00000000 0000001a 00002b01              .........+..

00409930 <pinsSsc>:
  409930:	00000008 400e0e00 0000000a 00000010     .......@........
  409940:	400e0e00 0000000a 04000000 400e1400     ...@...........@
  409950:	00000110 00000002 400e1000 0000030b     ...........@....
  409960:	00000001 400e1000 0000030b 00000400     .......@........
  409970:	400e0e00 0000020a 00400000 400e0e00     ...@......@....@
  409980:	0000000a 01000000 400e1400 00000110     ...........@....
  409990:	00040000 400e0e00 0000010a 202d572d     .......@....-W- 
  4099a0:	20414d44 66207369 65747361 68742072     DMA is faster th
  4099b0:	43206e61 252d5550 000d0a64 414d4478     an CPU-%d...xDMA
  4099c0:	61686320 6c656e6e 6c6c6120 7461636f      channel allocat
  4099d0:	206e6f69 6f727265 000d0a72 00352e31     ion error...1.5.
  4099e0:	53202d2d 44204353 4120414d 6f696475     -- SSC DMA Audio
  4099f0:	61784520 656c706d 20732520 0d0a2d2d      Example %s --..
  409a00:	00000000 204d4153 20313756 616c7058     ....SAM V71 Xpla
  409a10:	64656e69 746c5520 00006172 25202d2d     ined Ultra..-- %
  409a20:	000d0a73 00434347 333a3931 33353a32     s...GCC.19:32:53
  409a30:	00000000 20636544 32203431 00373130     ....Dec 14 2017.
  409a40:	43202d2d 69706d6f 3a64656c 20732520     -- Compiled: %s 
  409a50:	57207325 20687469 2d2d7325 00000d0a     %s With %s--....
  409a60:	202d462d 74737953 206b6369 666e6f63     -F- Systick conf
  409a70:	72756769 6f697461 7265206e 0a726f72     iguration error.
  409a80:	0000000d 39384d57 6e203430 6620746f     ....WM8904 not f
  409a90:	646e756f 000d0a21 65736e49 4c207472     ound!...Insert L
  409aa0:	2d656e69 63206e69 656c6261 74697720     ine-in cable wit
  409ab0:	43502068 61654820 6f687064 6f20656e     h PC Headphone o
  409ac0:	75707475 000d0a74 7566202c 6974636e     utput..., functi
  409ad0:	203a6e6f 00000000 65737361 6f697472     on: ....assertio
  409ae0:	2522206e 66202273 656c6961 66203a64     n "%s" failed: f
  409af0:	20656c69 22732522 696c202c 2520656e     ile "%s", line %
  409b00:	25732564 00000a73                       d%s%s...

00409b08 <_global_impure_ptr>:
  409b08:	20400008 33323130 37363534 42413938     ..@ 0123456789AB
  409b18:	46454443 00000000 33323130 37363534     CDEF....01234567
  409b28:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  409b38:	0000296c                                l)..

00409b3c <blanks.7217>:
  409b3c:	20202020 20202020 20202020 20202020                     

00409b4c <zeroes.7218>:
  409b4c:	30303030 30303030 30303030 30303030     0000000000000000
  409b5c:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.

00409b6c <blanks.7238>:
  409b6c:	20202020 20202020 20202020 20202020                     

00409b7c <zeroes.7239>:
  409b7c:	30303030 30303030 30303030 30303030     0000000000000000
  409b8c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  409b9c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  409bac:	00000000                                ....

00409bb0 <__mprec_bigtens>:
  409bb0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409bc0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409bd0:	7f73bf3c 75154fdd                       <.s..O.u

00409bd8 <__mprec_tens>:
  409bd8:	00000000 3ff00000 00000000 40240000     .......?......$@
  409be8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409bf8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409c08:	00000000 412e8480 00000000 416312d0     .......A......cA
  409c18:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409c28:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409c38:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409c48:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409c58:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409c68:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409c78:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409c88:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409c98:	79d99db4 44ea7843                       ...yCx.D

00409ca0 <p05.6055>:
  409ca0:	00000005 00000019 0000007d              ........}...

00409cac <_ctype_>:
  409cac:	20202000 20202020 28282020 20282828     .         ((((( 
  409cbc:	20202020 20202020 20202020 20202020                     
  409ccc:	10108820 10101010 10101010 10101010      ...............
  409cdc:	04040410 04040404 10040404 10101010     ................
  409cec:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409cfc:	01010101 01010101 01010101 10101010     ................
  409d0c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409d1c:	02020202 02020202 02020202 10101010     ................
  409d2c:	00000020 00000000 00000000 00000000      ...............
	...

00409db0 <_init>:
  409db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409db2:	bf00      	nop
  409db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409db6:	bc08      	pop	{r3}
  409db8:	469e      	mov	lr, r3
  409dba:	4770      	bx	lr

00409dbc <__init_array_start>:
  409dbc:	00405225 	.word	0x00405225

00409dc0 <__frame_dummy_init_array_entry>:
  409dc0:	00400165                                e.@.

00409dc4 <_fini>:
  409dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409dc6:	bf00      	nop
  409dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409dca:	bc08      	pop	{r3}
  409dcc:	469e      	mov	lr, r3
  409dce:	4770      	bx	lr

00409dd0 <__fini_array_start>:
  409dd0:	00400141 	.word	0x00400141
