{
  "family": "ESP32-C3",
  "architecture": "arm-cortex-m3",
  "vendor": "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.",
  "mcus": {
    "ESP32-C3": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x6003A000",
              "irq": 48
            },
            {
              "name": "HMAC",
              "base": "0x6003E000"
            },
            {
              "name": "RSA",
              "base": "0x6003C000",
              "irq": 47
            },
            {
              "name": "SHA",
              "base": "0x6003B000",
              "irq": 49
            },
            {
              "name": "XTS_AES",
              "base": "0x600CC000"
            }
          ],
          "registers": {
            "KEY_0": {
              "offset": "0x00",
              "size": 32,
              "description": "Key material key_0 configure register"
            },
            "KEY_1": {
              "offset": "0x04",
              "size": 32,
              "description": "Key material key_1 configure register"
            },
            "KEY_2": {
              "offset": "0x08",
              "size": 32,
              "description": "Key material key_2 configure register"
            },
            "KEY_3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Key material key_3 configure register"
            },
            "KEY_4": {
              "offset": "0x10",
              "size": 32,
              "description": "Key material key_4 configure register"
            },
            "KEY_5": {
              "offset": "0x14",
              "size": 32,
              "description": "Key material key_5 configure register"
            },
            "KEY_6": {
              "offset": "0x18",
              "size": 32,
              "description": "Key material key_6 configure register"
            },
            "KEY_7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Key material key_7 configure register"
            },
            "TEXT_IN_0": {
              "offset": "0x20",
              "size": 32,
              "description": "source text material text_in_0 configure register"
            },
            "TEXT_IN_1": {
              "offset": "0x24",
              "size": 32,
              "description": "source text material text_in_1 configure register"
            },
            "TEXT_IN_2": {
              "offset": "0x28",
              "size": 32,
              "description": "source text material text_in_2 configure register"
            },
            "TEXT_IN_3": {
              "offset": "0x2C",
              "size": 32,
              "description": "source text material text_in_3 configure register"
            },
            "TEXT_OUT_0": {
              "offset": "0x30",
              "size": 32,
              "description": "result text material text_out_0 configure register"
            },
            "TEXT_OUT_1": {
              "offset": "0x34",
              "size": 32,
              "description": "result text material text_out_1 configure register"
            },
            "TEXT_OUT_2": {
              "offset": "0x38",
              "size": 32,
              "description": "result text material text_out_2 configure register"
            },
            "TEXT_OUT_3": {
              "offset": "0x3C",
              "size": 32,
              "description": "result text material text_out_3 configure register"
            },
            "MODE": {
              "offset": "0x40",
              "size": 32,
              "description": "AES Mode register"
            },
            "ENDIAN": {
              "offset": "0x44",
              "size": 32,
              "description": "AES Endian configure register"
            },
            "TRIGGER": {
              "offset": "0x48",
              "size": 32,
              "description": "AES trigger register"
            },
            "STATE": {
              "offset": "0x4C",
              "size": 32,
              "description": "AES state register"
            },
            "IV_MEM[%s]": {
              "offset": "0x50",
              "size": 8,
              "description": "The memory that stores initialization vector"
            },
            "H_MEM[%s]": {
              "offset": "0x60",
              "size": 8,
              "description": "The memory that stores GCM hash subkey"
            },
            "J0_MEM[%s]": {
              "offset": "0x70",
              "size": 8,
              "description": "The memory that stores J0"
            },
            "T0_MEM[%s]": {
              "offset": "0x80",
              "size": 8,
              "description": "The memory that stores T0"
            },
            "DMA_ENABLE": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA-AES working mode register"
            },
            "BLOCK_MODE": {
              "offset": "0x94",
              "size": 32,
              "description": "AES cipher block mode register"
            },
            "BLOCK_NUM": {
              "offset": "0x98",
              "size": 32,
              "description": "AES block number register"
            },
            "INC_SEL": {
              "offset": "0x9C",
              "size": 32,
              "description": "Standard incrementing function configure register"
            },
            "AAD_BLOCK_NUM": {
              "offset": "0xA0",
              "size": 32,
              "description": "Additional Authential Data block number register"
            },
            "REMAINDER_BIT_NUM": {
              "offset": "0xA4",
              "size": 32,
              "description": "AES remainder bit number register"
            },
            "CONTINUE": {
              "offset": "0xA8",
              "size": 32,
              "description": "AES continue register"
            },
            "INT_CLEAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "AES Interrupt clear register"
            },
            "INT_ENA": {
              "offset": "0xB0",
              "size": 32,
              "description": "AES Interrupt enable register"
            },
            "DATE": {
              "offset": "0xB4",
              "size": 32,
              "description": "AES version control register"
            },
            "DMA_EXIT": {
              "offset": "0xB8",
              "size": 32,
              "description": "AES-DMA exit config"
            }
          },
          "bits": {
            "KEY_0": {
              "KEY_0": {
                "bit": 0,
                "description": "This bits stores key_0 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_1": {
              "KEY_1": {
                "bit": 0,
                "description": "This bits stores key_1 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_2": {
              "KEY_2": {
                "bit": 0,
                "description": "This bits stores key_2 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_3": {
              "KEY_3": {
                "bit": 0,
                "description": "This bits stores key_3 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_4": {
              "KEY_4": {
                "bit": 0,
                "description": "This bits stores key_4 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_5": {
              "KEY_5": {
                "bit": 0,
                "description": "This bits stores key_5 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_6": {
              "KEY_6": {
                "bit": 0,
                "description": "This bits stores key_6 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_7": {
              "KEY_7": {
                "bit": 0,
                "description": "This bits stores key_7 that is a part of key material.",
                "width": 32
              }
            },
            "TEXT_IN_0": {
              "TEXT_IN_0": {
                "bit": 0,
                "description": "This bits stores text_in_0 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_1": {
              "TEXT_IN_1": {
                "bit": 0,
                "description": "This bits stores text_in_1 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_2": {
              "TEXT_IN_2": {
                "bit": 0,
                "description": "This bits stores text_in_2 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_3": {
              "TEXT_IN_3": {
                "bit": 0,
                "description": "This bits stores text_in_3 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_OUT_0": {
              "TEXT_OUT_0": {
                "bit": 0,
                "description": "This bits stores text_out_0 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_1": {
              "TEXT_OUT_1": {
                "bit": 0,
                "description": "This bits stores text_out_1 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_2": {
              "TEXT_OUT_2": {
                "bit": 0,
                "description": "This bits stores text_out_2 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_3": {
              "TEXT_OUT_3": {
                "bit": 0,
                "description": "This bits stores text_out_3 that is a part of result text material.",
                "width": 32
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256.",
                "width": 3
              }
            },
            "ENDIAN": {
              "ENDIAN": {
                "bit": 0,
                "description": "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian",
                "width": 6
              }
            },
            "TRIGGER": {
              "TRIGGER": {
                "bit": 0,
                "description": "Set this bit to start AES calculation."
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done.",
                "width": 2
              }
            },
            "DMA_ENABLE": {
              "DMA_ENABLE": {
                "bit": 0,
                "description": "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              }
            },
            "BLOCK_MODE": {
              "BLOCK_MODE": {
                "bit": 0,
                "description": "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved.",
                "width": 3
              }
            },
            "BLOCK_NUM": {
              "BLOCK_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of Plaintext/ciphertext block.",
                "width": 32
              }
            },
            "INC_SEL": {
              "INC_SEL": {
                "bit": 0,
                "description": "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
              }
            },
            "AAD_BLOCK_NUM": {
              "AAD_BLOCK_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of AAD block.",
                "width": 32
              }
            },
            "REMAINDER_BIT_NUM": {
              "REMAINDER_BIT_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of remainder bit.",
                "width": 7
              }
            },
            "CONTINUE": {
              "CONTINUE": {
                "bit": 0,
                "description": "Set this bit to continue GCM operation."
              }
            },
            "INT_CLEAR": {
              "INT_CLEAR": {
                "bit": 0,
                "description": "Set this bit to clear the AES interrupt."
              }
            },
            "INT_ENA": {
              "INT_ENA": {
                "bit": 0,
                "description": "Set this bit to enable interrupt that occurs when DMA-AES calculation is done."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This bits stores the version information of AES.",
                "width": 30
              }
            },
            "DMA_EXIT": {
              "DMA_EXIT": {
                "bit": 0,
                "description": "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
              }
            }
          }
        },
        "APB": {
          "instances": [
            {
              "name": "APB_CTRL",
              "base": "0x60026000",
              "irq": 14
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "APB_CTRL_SYSCLK_CONF_REG"
            },
            "TICK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "APB_CTRL_TICK_CONF_REG"
            },
            "CLK_OUT_EN": {
              "offset": "0x08",
              "size": 32,
              "description": "APB_CTRL_CLK_OUT_EN_REG"
            },
            "WIFI_BB_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB_CTRL_WIFI_BB_CFG_REG"
            },
            "WIFI_BB_CFG_2": {
              "offset": "0x10",
              "size": 32,
              "description": "APB_CTRL_WIFI_BB_CFG_2_REG"
            },
            "WIFI_CLK_EN": {
              "offset": "0x14",
              "size": 32,
              "description": "APB_CTRL_WIFI_CLK_EN_REG"
            },
            "WIFI_RST_EN": {
              "offset": "0x18",
              "size": 32,
              "description": "APB_CTRL_WIFI_RST_EN_REG"
            },
            "HOST_INF_SEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB_CTRL_HOST_INF_SEL_REG"
            },
            "EXT_MEM_PMS_LOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "APB_CTRL_EXT_MEM_PMS_LOCK_REG"
            },
            "FLASH_ACE0_ATTR": {
              "offset": "0x28",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_ATTR_REG"
            },
            "FLASH_ACE1_ATTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_ATTR_REG"
            },
            "FLASH_ACE2_ATTR": {
              "offset": "0x30",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_ATTR_REG"
            },
            "FLASH_ACE3_ATTR": {
              "offset": "0x34",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_ATTR_REG"
            },
            "FLASH_ACE0_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_ADDR_REG"
            },
            "FLASH_ACE1_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_ADDR_REG"
            },
            "FLASH_ACE2_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_ADDR_REG"
            },
            "FLASH_ACE3_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_ADDR_REG"
            },
            "FLASH_ACE0_SIZE": {
              "offset": "0x48",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_SIZE_REG"
            },
            "FLASH_ACE1_SIZE": {
              "offset": "0x4C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_SIZE_REG"
            },
            "FLASH_ACE2_SIZE": {
              "offset": "0x50",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_SIZE_REG"
            },
            "FLASH_ACE3_SIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_SIZE_REG"
            },
            "SPI_MEM_PMS_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "APB_CTRL_SPI_MEM_PMS_CTRL_REG"
            },
            "SPI_MEM_REJECT_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "APB_CTRL_SPI_MEM_REJECT_ADDR_REG"
            },
            "SDIO_CTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "APB_CTRL_SDIO_CTRL_REG"
            },
            "REDCY_SIG0": {
              "offset": "0x94",
              "size": 32,
              "description": "APB_CTRL_REDCY_SIG0_REG_REG"
            },
            "REDCY_SIG1": {
              "offset": "0x98",
              "size": 32,
              "description": "APB_CTRL_REDCY_SIG1_REG_REG"
            },
            "FRONT_END_MEM_PD": {
              "offset": "0x9C",
              "size": 32,
              "description": "APB_CTRL_FRONT_END_MEM_PD_REG"
            },
            "RETENTION_CTRL": {
              "offset": "0xA0",
              "size": 32,
              "description": "APB_CTRL_RETENTION_CTRL_REG"
            },
            "CLKGATE_FORCE_ON": {
              "offset": "0xA4",
              "size": 32,
              "description": "APB_CTRL_CLKGATE_FORCE_ON_REG"
            },
            "MEM_POWER_DOWN": {
              "offset": "0xA8",
              "size": 32,
              "description": "APB_CTRL_MEM_POWER_DOWN_REG"
            },
            "MEM_POWER_UP": {
              "offset": "0xAC",
              "size": 32,
              "description": "APB_CTRL_MEM_POWER_UP_REG"
            },
            "RND_DATA": {
              "offset": "0xB0",
              "size": 32,
              "description": "APB_CTRL_RND_DATA_REG"
            },
            "PERI_BACKUP_CONFIG": {
              "offset": "0xB4",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_CONFIG_REG_REG"
            },
            "PERI_BACKUP_APB_ADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG"
            },
            "PERI_BACKUP_MEM_ADDR": {
              "offset": "0xBC",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG"
            },
            "PERI_BACKUP_INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_RAW_REG"
            },
            "PERI_BACKUP_INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_ST_REG"
            },
            "PERI_BACKUP_INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_ENA_REG"
            },
            "PERI_BACKUP_INT_CLR": {
              "offset": "0xD0",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_CLR_REG"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "APB_CTRL_DATE_REG"
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "reg_pre_div_cnt",
                "width": 10
              },
              "CLK_320M_EN": {
                "bit": 10,
                "description": "reg_clk_320m_en"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "reg_clk_en"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "reg_rst_tick_cnt"
              }
            },
            "TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "reg_xtal_tick_num",
                "width": 8
              },
              "CK8M_TICK_NUM": {
                "bit": 8,
                "description": "reg_ck8m_tick_num",
                "width": 8
              },
              "TICK_ENABLE": {
                "bit": 16,
                "description": "reg_tick_enable"
              }
            },
            "CLK_OUT_EN": {
              "CLK20_OEN": {
                "bit": 0,
                "description": "reg_clk20_oen"
              },
              "CLK22_OEN": {
                "bit": 1,
                "description": "reg_clk22_oen"
              },
              "CLK44_OEN": {
                "bit": 2,
                "description": "reg_clk44_oen"
              },
              "CLK_BB_OEN": {
                "bit": 3,
                "description": "reg_clk_bb_oen"
              },
              "CLK80_OEN": {
                "bit": 4,
                "description": "reg_clk80_oen"
              },
              "CLK160_OEN": {
                "bit": 5,
                "description": "reg_clk160_oen"
              },
              "CLK_320M_OEN": {
                "bit": 6,
                "description": "reg_clk_320m_oen"
              },
              "CLK_ADC_INF_OEN": {
                "bit": 7,
                "description": "reg_clk_adc_inf_oen"
              },
              "CLK_DAC_CPU_OEN": {
                "bit": 8,
                "description": "reg_clk_dac_cpu_oen"
              },
              "CLK40X_BB_OEN": {
                "bit": 9,
                "description": "reg_clk40x_bb_oen"
              },
              "CLK_XTAL_OEN": {
                "bit": 10,
                "description": "reg_clk_xtal_oen"
              }
            },
            "WIFI_BB_CFG": {
              "WIFI_BB_CFG": {
                "bit": 0,
                "description": "reg_wifi_bb_cfg",
                "width": 32
              }
            },
            "WIFI_BB_CFG_2": {
              "WIFI_BB_CFG_2": {
                "bit": 0,
                "description": "reg_wifi_bb_cfg_2",
                "width": 32
              }
            },
            "WIFI_CLK_EN": {
              "WIFI_CLK_EN": {
                "bit": 0,
                "description": "reg_wifi_clk_en",
                "width": 32
              }
            },
            "WIFI_RST_EN": {
              "WIFI_RST": {
                "bit": 0,
                "description": "reg_wifi_rst",
                "width": 32
              }
            },
            "HOST_INF_SEL": {
              "PERI_IO_SWAP": {
                "bit": 0,
                "description": "reg_peri_io_swap",
                "width": 8
              }
            },
            "EXT_MEM_PMS_LOCK": {
              "EXT_MEM_PMS_LOCK": {
                "bit": 0,
                "description": "reg_ext_mem_pms_lock"
              }
            },
            "FLASH_ACE0_ATTR": {
              "FLASH_ACE0_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace0_attr",
                "width": 2
              }
            },
            "FLASH_ACE1_ATTR": {
              "FLASH_ACE1_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace1_attr",
                "width": 2
              }
            },
            "FLASH_ACE2_ATTR": {
              "FLASH_ACE2_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace2_attr",
                "width": 2
              }
            },
            "FLASH_ACE3_ATTR": {
              "FLASH_ACE3_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace3_attr",
                "width": 2
              }
            },
            "FLASH_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace0_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace1_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace2_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace3_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE0_SIZE": {
              "FLASH_ACE0_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace0_size",
                "width": 13
              }
            },
            "FLASH_ACE1_SIZE": {
              "FLASH_ACE1_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace1_size",
                "width": 13
              }
            },
            "FLASH_ACE2_SIZE": {
              "FLASH_ACE2_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace2_size",
                "width": 13
              }
            },
            "FLASH_ACE3_SIZE": {
              "FLASH_ACE3_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace3_size",
                "width": 13
              }
            },
            "SPI_MEM_PMS_CTRL": {
              "SPI_MEM_REJECT_INT": {
                "bit": 0,
                "description": "reg_spi_mem_reject_int"
              },
              "SPI_MEM_REJECT_CLR": {
                "bit": 1,
                "description": "reg_spi_mem_reject_clr"
              },
              "SPI_MEM_REJECT_CDE": {
                "bit": 2,
                "description": "reg_spi_mem_reject_cde",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_ADDR": {
              "SPI_MEM_REJECT_ADDR": {
                "bit": 0,
                "description": "reg_spi_mem_reject_addr",
                "width": 32
              }
            },
            "SDIO_CTRL": {
              "SDIO_WIN_ACCESS_EN": {
                "bit": 0,
                "description": "reg_sdio_win_access_en"
              }
            },
            "REDCY_SIG0": {
              "REDCY_SIG0": {
                "bit": 0,
                "description": "reg_redcy_sig0",
                "width": 31
              },
              "REDCY_ANDOR": {
                "bit": 31,
                "description": "reg_redcy_andor"
              }
            },
            "REDCY_SIG1": {
              "REDCY_SIG1": {
                "bit": 0,
                "description": "reg_redcy_sig1",
                "width": 31
              },
              "REDCY_NANDOR": {
                "bit": 31,
                "description": "reg_redcy_nandor"
              }
            },
            "FRONT_END_MEM_PD": {
              "AGC_MEM_FORCE_PU": {
                "bit": 0,
                "description": "reg_agc_mem_force_pu"
              },
              "AGC_MEM_FORCE_PD": {
                "bit": 1,
                "description": "reg_agc_mem_force_pd"
              },
              "PBUS_MEM_FORCE_PU": {
                "bit": 2,
                "description": "reg_pbus_mem_force_pu"
              },
              "PBUS_MEM_FORCE_PD": {
                "bit": 3,
                "description": "reg_pbus_mem_force_pd"
              },
              "DC_MEM_FORCE_PU": {
                "bit": 4,
                "description": "reg_dc_mem_force_pu"
              },
              "DC_MEM_FORCE_PD": {
                "bit": 5,
                "description": "reg_dc_mem_force_pd"
              }
            },
            "RETENTION_CTRL": {
              "RETENTION_LINK_ADDR": {
                "bit": 0,
                "description": "reg_retention_link_addr",
                "width": 27
              },
              "NOBYPASS_CPU_ISO_RST": {
                "bit": 27,
                "description": "reg_nobypass_cpu_iso_rst"
              }
            },
            "CLKGATE_FORCE_ON": {
              "ROM_CLKGATE_FORCE_ON": {
                "bit": 0,
                "description": "reg_rom_clkgate_force_on",
                "width": 2
              },
              "SRAM_CLKGATE_FORCE_ON": {
                "bit": 2,
                "description": "reg_sram_clkgate_force_on",
                "width": 4
              }
            },
            "MEM_POWER_DOWN": {
              "ROM_POWER_DOWN": {
                "bit": 0,
                "description": "reg_rom_power_down",
                "width": 2
              },
              "SRAM_POWER_DOWN": {
                "bit": 2,
                "description": "reg_sram_power_down",
                "width": 4
              }
            },
            "MEM_POWER_UP": {
              "ROM_POWER_UP": {
                "bit": 0,
                "description": "reg_rom_power_up",
                "width": 2
              },
              "SRAM_POWER_UP": {
                "bit": 2,
                "description": "reg_sram_power_up",
                "width": 4
              }
            },
            "RND_DATA": {
              "RND_DATA": {
                "bit": 0,
                "description": "reg_rnd_data",
                "width": 32
              }
            },
            "PERI_BACKUP_CONFIG": {
              "PERI_BACKUP_FLOW_ERR": {
                "bit": 1,
                "description": "reg_peri_backup_flow_err",
                "width": 2
              },
              "PERI_BACKUP_BURST_LIMIT": {
                "bit": 4,
                "description": "reg_peri_backup_burst_limit",
                "width": 5
              },
              "PERI_BACKUP_TOUT_THRES": {
                "bit": 9,
                "description": "reg_peri_backup_tout_thres",
                "width": 10
              },
              "PERI_BACKUP_SIZE": {
                "bit": 19,
                "description": "reg_peri_backup_size",
                "width": 10
              },
              "PERI_BACKUP_START": {
                "bit": 29,
                "description": "reg_peri_backup_start"
              },
              "PERI_BACKUP_TO_MEM": {
                "bit": 30,
                "description": "reg_peri_backup_to_mem"
              },
              "PERI_BACKUP_ENA": {
                "bit": 31,
                "description": "reg_peri_backup_ena"
              }
            },
            "PERI_BACKUP_APB_ADDR": {
              "BACKUP_APB_START_ADDR": {
                "bit": 0,
                "description": "reg_backup_apb_start_addr",
                "width": 32
              }
            },
            "PERI_BACKUP_MEM_ADDR": {
              "BACKUP_MEM_START_ADDR": {
                "bit": 0,
                "description": "reg_backup_mem_start_addr",
                "width": 32
              }
            },
            "PERI_BACKUP_INT_RAW": {
              "PERI_BACKUP_DONE_INT_RAW": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_raw"
              },
              "PERI_BACKUP_ERR_INT_RAW": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_raw"
              }
            },
            "PERI_BACKUP_INT_ST": {
              "PERI_BACKUP_DONE_INT_ST": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_st"
              },
              "PERI_BACKUP_ERR_INT_ST": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_st"
              }
            },
            "PERI_BACKUP_INT_ENA": {
              "PERI_BACKUP_DONE_INT_ENA": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_ena"
              },
              "PERI_BACKUP_ERR_INT_ENA": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_ena"
              }
            },
            "PERI_BACKUP_INT_CLR": {
              "PERI_BACKUP_DONE_INT_CLR": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_clr"
              },
              "PERI_BACKUP_ERR_INT_CLR": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_clr"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_dateVersion control",
                "width": 32
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "APB_SARADC",
              "base": "0x60040000",
              "irq": 43
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "FILTER_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "FSM_WAIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR1_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR2_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR_PATT_TAB1": {
              "offset": "0x18",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR_PATT_TAB2": {
              "offset": "0x1C",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "ONETIME_SAMPLE": {
              "offset": "0x20",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "ARB_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "FILTER_CTRL0": {
              "offset": "0x28",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR1DATA_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "SAR2DATA_STATUS": {
              "offset": "0x30",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "THRES0_CTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "THRES1_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "THRES_CTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "INT_ENA": {
              "offset": "0x40",
              "size": 32,
              "description": "digital saradc int register"
            },
            "INT_RAW": {
              "offset": "0x44",
              "size": 32,
              "description": "digital saradc int register"
            },
            "INT_ST": {
              "offset": "0x48",
              "size": 32,
              "description": "digital saradc int register"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "digital saradc int register"
            },
            "DMA_CONF": {
              "offset": "0x50",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "CLKM_CONF": {
              "offset": "0x54",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "APB_TSENS_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "digital tsens configure register"
            },
            "TSENS_CTRL2": {
              "offset": "0x5C",
              "size": 32,
              "description": "digital tsens configure register"
            },
            "CALI": {
              "offset": "0x60",
              "size": 32,
              "description": "digital saradc configure register"
            },
            "CTRL_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "version"
            }
          },
          "bits": {
            "CTRL": {
              "SARADC_START_FORCE": {
                "bit": 0,
                "description": "select software enable saradc sample"
              },
              "SARADC_START": {
                "bit": 1,
                "description": "software enable saradc sample"
              },
              "SARADC_SAR_CLK_GATED": {
                "bit": 6,
                "description": "SAR clock gated"
              },
              "SARADC_SAR_CLK_DIV": {
                "bit": 7,
                "description": "SAR clock divider",
                "width": 8
              },
              "SARADC_SAR_PATT_LEN": {
                "bit": 15,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 3
              },
              "SARADC_SAR_PATT_P_CLEAR": {
                "bit": 23,
                "description": "clear the pointer of pattern table for DIG ADC1 CTRL"
              },
              "SARADC_XPD_SAR_FORCE": {
                "bit": 27,
                "description": "force option to xpd sar blocks",
                "width": 2
              },
              "SARADC_WAIT_ARB_CYCLE": {
                "bit": 30,
                "description": "wait arbit signal stable after sar_done",
                "width": 2
              }
            },
            "CTRL2": {
              "SARADC_MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "enable max meas num"
              },
              "SARADC_MAX_MEAS_NUM": {
                "bit": 1,
                "description": "max conversion number",
                "width": 8
              },
              "SARADC_SAR1_INV": {
                "bit": 9,
                "description": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              },
              "SARADC_SAR2_INV": {
                "bit": 10,
                "description": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              },
              "SARADC_TIMER_TARGET": {
                "bit": 12,
                "description": "to set saradc timer target",
                "width": 12
              },
              "SARADC_TIMER_EN": {
                "bit": 24,
                "description": "to enable saradc timer trigger"
              }
            },
            "FILTER_CTRL1": {
              "APB_SARADC_FILTER_FACTOR1": {
                "bit": 26,
                "description": "Factor of saradc filter1",
                "width": 3
              },
              "APB_SARADC_FILTER_FACTOR0": {
                "bit": 29,
                "description": "Factor of saradc filter0",
                "width": 3
              }
            },
            "FSM_WAIT": {
              "SARADC_XPD_WAIT": {
                "bit": 0,
                "description": "saradc_xpd_wait",
                "width": 8
              },
              "SARADC_RSTB_WAIT": {
                "bit": 8,
                "description": "saradc_rstb_wait",
                "width": 8
              },
              "SARADC_STANDBY_WAIT": {
                "bit": 16,
                "description": "saradc_standby_wait",
                "width": 8
              }
            },
            "SAR1_STATUS": {
              "SARADC_SAR1_STATUS": {
                "bit": 0,
                "description": "saradc1 status about data and channel",
                "width": 32
              }
            },
            "SAR2_STATUS": {
              "SARADC_SAR2_STATUS": {
                "bit": 0,
                "description": "saradc2 status about data and channel",
                "width": 32
              }
            },
            "SAR_PATT_TAB1": {
              "SARADC_SAR_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR_PATT_TAB2": {
              "SARADC_SAR_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "ONETIME_SAMPLE": {
              "SARADC_ONETIME_ATTEN": {
                "bit": 23,
                "description": "configure onetime atten",
                "width": 2
              },
              "SARADC_ONETIME_CHANNEL": {
                "bit": 25,
                "description": "configure onetime channel",
                "width": 4
              },
              "SARADC_ONETIME_START": {
                "bit": 29,
                "description": "trigger adc onetime sample"
              },
              "SARADC2_ONETIME_SAMPLE": {
                "bit": 30,
                "description": "enable adc2 onetime sample"
              },
              "SARADC1_ONETIME_SAMPLE": {
                "bit": 31,
                "description": "enable adc1 onetime sample"
              }
            },
            "ARB_CTRL": {
              "ADC_ARB_APB_FORCE": {
                "bit": 2,
                "description": "adc2 arbiter force to enableapb controller"
              },
              "ADC_ARB_RTC_FORCE": {
                "bit": 3,
                "description": "adc2 arbiter force to enable rtc controller"
              },
              "ADC_ARB_WIFI_FORCE": {
                "bit": 4,
                "description": "adc2 arbiter force to enable wifi controller"
              },
              "ADC_ARB_GRANT_FORCE": {
                "bit": 5,
                "description": "adc2 arbiter force grant"
              },
              "ADC_ARB_APB_PRIORITY": {
                "bit": 6,
                "description": "Set adc2 arbiterapb priority",
                "width": 2
              },
              "ADC_ARB_RTC_PRIORITY": {
                "bit": 8,
                "description": "Set adc2 arbiter rtc priority",
                "width": 2
              },
              "ADC_ARB_WIFI_PRIORITY": {
                "bit": 10,
                "description": "Set adc2 arbiter wifi priority",
                "width": 2
              },
              "ADC_ARB_FIX_PRIORITY": {
                "bit": 12,
                "description": "adc2 arbiter uses fixed priority"
              }
            },
            "FILTER_CTRL0": {
              "APB_SARADC_FILTER_CHANNEL1": {
                "bit": 18,
                "description": "configure filter1 to adc channel",
                "width": 4
              },
              "APB_SARADC_FILTER_CHANNEL0": {
                "bit": 22,
                "description": "configure filter0 to adc channel",
                "width": 4
              },
              "APB_SARADC_FILTER_RESET": {
                "bit": 31,
                "description": "enable apb_adc1_filter"
              }
            },
            "SAR1DATA_STATUS": {
              "APB_SARADC1_DATA": {
                "bit": 0,
                "description": "saradc1 data",
                "width": 17
              }
            },
            "SAR2DATA_STATUS": {
              "APB_SARADC2_DATA": {
                "bit": 0,
                "description": "saradc2 data",
                "width": 17
              }
            },
            "THRES0_CTRL": {
              "APB_SARADC_THRES0_CHANNEL": {
                "bit": 0,
                "description": "configure thres0 to adc channel",
                "width": 4
              },
              "APB_SARADC_THRES0_HIGH": {
                "bit": 5,
                "description": "saradc thres0 monitor thres",
                "width": 13
              },
              "APB_SARADC_THRES0_LOW": {
                "bit": 18,
                "description": "saradc thres0 monitor thres",
                "width": 13
              }
            },
            "THRES1_CTRL": {
              "APB_SARADC_THRES1_CHANNEL": {
                "bit": 0,
                "description": "configure thres1 to adc channel",
                "width": 4
              },
              "APB_SARADC_THRES1_HIGH": {
                "bit": 5,
                "description": "saradc thres1 monitor thres",
                "width": 13
              },
              "APB_SARADC_THRES1_LOW": {
                "bit": 18,
                "description": "saradc thres1 monitor thres",
                "width": 13
              }
            },
            "THRES_CTRL": {
              "APB_SARADC_THRES_ALL_EN": {
                "bit": 27,
                "description": "enable thres to all channel"
              },
              "APB_SARADC_THRES1_EN": {
                "bit": 30,
                "description": "enable thres1"
              },
              "APB_SARADC_THRES0_EN": {
                "bit": 31,
                "description": "enable thres0"
              }
            },
            "INT_ENA": {
              "APB_SARADC_THRES1_LOW_INT_ENA": {
                "bit": 26,
                "description": "saradc thres1 low  interrupt enable"
              },
              "APB_SARADC_THRES0_LOW_INT_ENA": {
                "bit": 27,
                "description": "saradc thres0 low interrupt enable"
              },
              "APB_SARADC_THRES1_HIGH_INT_ENA": {
                "bit": 28,
                "description": "saradc thres1 high interrupt enable"
              },
              "APB_SARADC_THRES0_HIGH_INT_ENA": {
                "bit": 29,
                "description": "saradc thres0 high interrupt enable"
              },
              "APB_SARADC2_DONE_INT_ENA": {
                "bit": 30,
                "description": "saradc2 done interrupt enable"
              },
              "APB_SARADC1_DONE_INT_ENA": {
                "bit": 31,
                "description": "saradc1 done interrupt enable"
              }
            },
            "INT_RAW": {
              "APB_SARADC_THRES1_LOW_INT_RAW": {
                "bit": 26,
                "description": "saradc thres1 low  interrupt raw"
              },
              "APB_SARADC_THRES0_LOW_INT_RAW": {
                "bit": 27,
                "description": "saradc thres0 low interrupt raw"
              },
              "APB_SARADC_THRES1_HIGH_INT_RAW": {
                "bit": 28,
                "description": "saradc thres1 high interrupt raw"
              },
              "APB_SARADC_THRES0_HIGH_INT_RAW": {
                "bit": 29,
                "description": "saradc thres0 high interrupt raw"
              },
              "APB_SARADC2_DONE_INT_RAW": {
                "bit": 30,
                "description": "saradc2 done interrupt raw"
              },
              "APB_SARADC1_DONE_INT_RAW": {
                "bit": 31,
                "description": "saradc1 done interrupt raw"
              }
            },
            "INT_ST": {
              "APB_SARADC_THRES1_LOW_INT_ST": {
                "bit": 26,
                "description": "saradc thres1 low  interrupt state"
              },
              "APB_SARADC_THRES0_LOW_INT_ST": {
                "bit": 27,
                "description": "saradc thres0 low interrupt state"
              },
              "APB_SARADC_THRES1_HIGH_INT_ST": {
                "bit": 28,
                "description": "saradc thres1 high interrupt state"
              },
              "APB_SARADC_THRES0_HIGH_INT_ST": {
                "bit": 29,
                "description": "saradc thres0 high interrupt state"
              },
              "APB_SARADC2_DONE_INT_ST": {
                "bit": 30,
                "description": "saradc2 done interrupt state"
              },
              "APB_SARADC1_DONE_INT_ST": {
                "bit": 31,
                "description": "saradc1 done interrupt state"
              }
            },
            "INT_CLR": {
              "APB_SARADC_THRES1_LOW_INT_CLR": {
                "bit": 26,
                "description": "saradc thres1 low  interrupt clear"
              },
              "APB_SARADC_THRES0_LOW_INT_CLR": {
                "bit": 27,
                "description": "saradc thres0 low interrupt clear"
              },
              "APB_SARADC_THRES1_HIGH_INT_CLR": {
                "bit": 28,
                "description": "saradc thres1 high interrupt clear"
              },
              "APB_SARADC_THRES0_HIGH_INT_CLR": {
                "bit": 29,
                "description": "saradc thres0 high interrupt clear"
              },
              "APB_SARADC2_DONE_INT_CLR": {
                "bit": 30,
                "description": "saradc2 done interrupt clear"
              },
              "APB_SARADC1_DONE_INT_CLR": {
                "bit": 31,
                "description": "saradc1 done interrupt clear"
              }
            },
            "DMA_CONF": {
              "APB_ADC_EOF_NUM": {
                "bit": 0,
                "description": "the dma_in_suc_eof gen when sample cnt = spi_eof_num",
                "width": 16
              },
              "APB_ADC_RESET_FSM": {
                "bit": 30,
                "description": "reset_apb_adc_state"
              },
              "APB_ADC_TRANS": {
                "bit": 31,
                "description": "enable apb_adc use spi_dma"
              }
            },
            "CLKM_CONF": {
              "CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S clock divider value",
                "width": 8
              },
              "CLKM_DIV_B": {
                "bit": 8,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "CLKM_DIV_A": {
                "bit": 14,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CLK_EN": {
                "bit": 20,
                "description": "reg clk en"
              },
              "CLK_SEL": {
                "bit": 21,
                "description": "Set this bit to enable clk_apll",
                "width": 2
              }
            },
            "APB_TSENS_CTRL": {
              "TSENS_OUT": {
                "bit": 0,
                "description": "temperature sensor data out",
                "width": 8
              },
              "TSENS_IN_INV": {
                "bit": 13,
                "description": "invert temperature sensor data"
              },
              "TSENS_CLK_DIV": {
                "bit": 14,
                "description": "temperature sensor clock divider",
                "width": 8
              },
              "TSENS_PU": {
                "bit": 22,
                "description": "temperature sensor power up"
              }
            },
            "TSENS_CTRL2": {
              "TSENS_XPD_WAIT": {
                "bit": 0,
                "description": "the time that power up tsens need wait",
                "width": 12
              },
              "TSENS_XPD_FORCE": {
                "bit": 12,
                "description": "force power up tsens",
                "width": 2
              },
              "TSENS_CLK_INV": {
                "bit": 14,
                "description": "inv tsens clk"
              },
              "TSENS_CLK_SEL": {
                "bit": 15,
                "description": "tsens clk select"
              }
            },
            "CALI": {
              "APB_SARADC_CALI_CFG": {
                "bit": 0,
                "description": "saradc cali factor",
                "width": 17
              }
            },
            "CTRL_DATE": {
              "DATE": {
                "bit": 0,
                "description": "version",
                "width": 32
              }
            }
          }
        },
        "ASSIST": {
          "instances": [
            {
              "name": "ASSIST_DEBUG",
              "base": "0x600CE000",
              "irq": 54
            }
          ],
          "registers": {
            "CORE_0_MONTR_ENA": {
              "offset": "0x00",
              "size": 32,
              "description": "ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG"
            },
            "CORE_0_INTR_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_INTR_RAW_REG"
            },
            "CORE_0_INTR_ENA": {
              "offset": "0x08",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_INTR_ENA_REG"
            },
            "CORE_0_INTR_CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_INTR_CLR_REG"
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "offset": "0x10",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG"
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "offset": "0x14",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG"
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "offset": "0x18",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG"
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG"
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "offset": "0x20",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG"
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "offset": "0x24",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG"
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "offset": "0x28",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG"
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "offset": "0x2C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG"
            },
            "CORE_0_AREA_PC": {
              "offset": "0x30",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_PC_REG"
            },
            "CORE_0_AREA_SP": {
              "offset": "0x34",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_AREA_SP_REG"
            },
            "CORE_0_SP_MIN": {
              "offset": "0x38",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_SP_MIN_REG"
            },
            "CORE_0_SP_MAX": {
              "offset": "0x3C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_SP_MAX_REG"
            },
            "CORE_0_SP_PC": {
              "offset": "0x40",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_SP_PC_REG"
            },
            "CORE_0_RCD_EN": {
              "offset": "0x44",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_RCD_EN_REG"
            },
            "CORE_0_RCD_PDEBUGPC": {
              "offset": "0x48",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG"
            },
            "CORE_0_RCD_PDEBUGSP": {
              "offset": "0x4C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x50",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x54",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x58",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x5C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "offset": "0x60",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "offset": "0x64",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x68",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG"
            },
            "LOG_SETTING": {
              "offset": "0x70",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_SETTING"
            },
            "LOG_DATA_0": {
              "offset": "0x74",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_DATA_0_REG"
            },
            "LOG_DATA_MASK": {
              "offset": "0x78",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_DATA_MASK_REG"
            },
            "LOG_MIN": {
              "offset": "0x7C",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MIN_REG"
            },
            "LOG_MAX": {
              "offset": "0x80",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MAX_REG"
            },
            "LOG_MEM_START": {
              "offset": "0x84",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MEM_START_REG"
            },
            "LOG_MEM_END": {
              "offset": "0x88",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MEM_END_REG"
            },
            "LOG_MEM_WRITING_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG"
            },
            "LOG_MEM_FULL_FLAG": {
              "offset": "0x90",
              "size": 32,
              "description": "ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG"
            },
            "C0RE_0_LASTPC_BEFORE_EXCEPTION": {
              "offset": "0x94",
              "size": 32,
              "description": "ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION"
            },
            "C0RE_0_DEBUG_MODE": {
              "offset": "0x98",
              "size": 32,
              "description": "ASSIST_DEBUG_C0RE_0_DEBUG_MODE"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "ASSIST_DEBUG_DATE_REG"
            }
          },
          "bits": {
            "CORE_0_MONTR_ENA": {
              "CORE_0_AREA_DRAM0_0_RD_ENA": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_rd_ena"
              },
              "CORE_0_AREA_DRAM0_0_WR_ENA": {
                "bit": 1,
                "description": "reg_core_0_area_dram0_0_wr_ena"
              },
              "CORE_0_AREA_DRAM0_1_RD_ENA": {
                "bit": 2,
                "description": "reg_core_0_area_dram0_1_rd_ena"
              },
              "CORE_0_AREA_DRAM0_1_WR_ENA": {
                "bit": 3,
                "description": "reg_core_0_area_dram0_1_wr_ena"
              },
              "CORE_0_AREA_PIF_0_RD_ENA": {
                "bit": 4,
                "description": "reg_core_0_area_pif_0_rd_ena"
              },
              "CORE_0_AREA_PIF_0_WR_ENA": {
                "bit": 5,
                "description": "reg_core_0_area_pif_0_wr_ena"
              },
              "CORE_0_AREA_PIF_1_RD_ENA": {
                "bit": 6,
                "description": "reg_core_0_area_pif_1_rd_ena"
              },
              "CORE_0_AREA_PIF_1_WR_ENA": {
                "bit": 7,
                "description": "reg_core_0_area_pif_1_wr_ena"
              },
              "CORE_0_SP_SPILL_MIN_ENA": {
                "bit": 8,
                "description": "reg_core_0_sp_spill_min_ena"
              },
              "CORE_0_SP_SPILL_MAX_ENA": {
                "bit": 9,
                "description": "reg_core_0_sp_spill_max_ena"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 10,
                "description": "reg_core_0_iram0_exception_monitor_ena"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 11,
                "description": "reg_core_0_dram0_exception_monitor_ena"
              }
            },
            "CORE_0_INTR_RAW": {
              "CORE_0_AREA_DRAM0_0_RD_RAW": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_rd_raw"
              },
              "CORE_0_AREA_DRAM0_0_WR_RAW": {
                "bit": 1,
                "description": "reg_core_0_area_dram0_0_wr_raw"
              },
              "CORE_0_AREA_DRAM0_1_RD_RAW": {
                "bit": 2,
                "description": "reg_core_0_area_dram0_1_rd_raw"
              },
              "CORE_0_AREA_DRAM0_1_WR_RAW": {
                "bit": 3,
                "description": "reg_core_0_area_dram0_1_wr_raw"
              },
              "CORE_0_AREA_PIF_0_RD_RAW": {
                "bit": 4,
                "description": "reg_core_0_area_pif_0_rd_raw"
              },
              "CORE_0_AREA_PIF_0_WR_RAW": {
                "bit": 5,
                "description": "reg_core_0_area_pif_0_wr_raw"
              },
              "CORE_0_AREA_PIF_1_RD_RAW": {
                "bit": 6,
                "description": "reg_core_0_area_pif_1_rd_raw"
              },
              "CORE_0_AREA_PIF_1_WR_RAW": {
                "bit": 7,
                "description": "reg_core_0_area_pif_1_wr_raw"
              },
              "CORE_0_SP_SPILL_MIN_RAW": {
                "bit": 8,
                "description": "reg_core_0_sp_spill_min_raw"
              },
              "CORE_0_SP_SPILL_MAX_RAW": {
                "bit": 9,
                "description": "reg_core_0_sp_spill_max_raw"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 10,
                "description": "reg_core_0_iram0_exception_monitor_raw"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 11,
                "description": "reg_core_0_dram0_exception_monitor_raw"
              }
            },
            "CORE_0_INTR_ENA": {
              "CORE_0_AREA_DRAM0_0_RD_INTR_ENA": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_rd_intr_ena"
              },
              "CORE_0_AREA_DRAM0_0_WR_INTR_ENA": {
                "bit": 1,
                "description": "reg_core_0_area_dram0_0_wr_intr_ena"
              },
              "CORE_0_AREA_DRAM0_1_RD_INTR_ENA": {
                "bit": 2,
                "description": "reg_core_0_area_dram0_1_rd_intr_ena"
              },
              "CORE_0_AREA_DRAM0_1_WR_INTR_ENA": {
                "bit": 3,
                "description": "reg_core_0_area_dram0_1_wr_intr_ena"
              },
              "CORE_0_AREA_PIF_0_RD_INTR_ENA": {
                "bit": 4,
                "description": "reg_core_0_area_pif_0_rd_intr_ena"
              },
              "CORE_0_AREA_PIF_0_WR_INTR_ENA": {
                "bit": 5,
                "description": "reg_core_0_area_pif_0_wr_intr_ena"
              },
              "CORE_0_AREA_PIF_1_RD_INTR_ENA": {
                "bit": 6,
                "description": "reg_core_0_area_pif_1_rd_intr_ena"
              },
              "CORE_0_AREA_PIF_1_WR_INTR_ENA": {
                "bit": 7,
                "description": "reg_core_0_area_pif_1_wr_intr_ena"
              },
              "CORE_0_SP_SPILL_MIN_INTR_ENA": {
                "bit": 8,
                "description": "reg_core_0_sp_spill_min_intr_ena"
              },
              "CORE_0_SP_SPILL_MAX_INTR_ENA": {
                "bit": 9,
                "description": "reg_core_0_sp_spill_max_intr_ena"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 10,
                "description": "reg_core_0_iram0_exception_monitor_ena"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 11,
                "description": "reg_core_0_dram0_exception_monitor_ena"
              }
            },
            "CORE_0_INTR_CLR": {
              "CORE_0_AREA_DRAM0_0_RD_CLR": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_rd_clr"
              },
              "CORE_0_AREA_DRAM0_0_WR_CLR": {
                "bit": 1,
                "description": "reg_core_0_area_dram0_0_wr_clr"
              },
              "CORE_0_AREA_DRAM0_1_RD_CLR": {
                "bit": 2,
                "description": "reg_core_0_area_dram0_1_rd_clr"
              },
              "CORE_0_AREA_DRAM0_1_WR_CLR": {
                "bit": 3,
                "description": "reg_core_0_area_dram0_1_wr_clr"
              },
              "CORE_0_AREA_PIF_0_RD_CLR": {
                "bit": 4,
                "description": "reg_core_0_area_pif_0_rd_clr"
              },
              "CORE_0_AREA_PIF_0_WR_CLR": {
                "bit": 5,
                "description": "reg_core_0_area_pif_0_wr_clr"
              },
              "CORE_0_AREA_PIF_1_RD_CLR": {
                "bit": 6,
                "description": "reg_core_0_area_pif_1_rd_clr"
              },
              "CORE_0_AREA_PIF_1_WR_CLR": {
                "bit": 7,
                "description": "reg_core_0_area_pif_1_wr_clr"
              },
              "CORE_0_SP_SPILL_MIN_CLR": {
                "bit": 8,
                "description": "reg_core_0_sp_spill_min_clr"
              },
              "CORE_0_SP_SPILL_MAX_CLR": {
                "bit": 9,
                "description": "reg_core_0_sp_spill_max_clr"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 10,
                "description": "reg_core_0_iram0_exception_monitor_clr"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 11,
                "description": "reg_core_0_dram0_exception_monitor_clr"
              }
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "CORE_0_AREA_DRAM0_0_MIN": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_min",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "CORE_0_AREA_DRAM0_0_MAX": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_0_max",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "CORE_0_AREA_DRAM0_1_MIN": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_1_min",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "CORE_0_AREA_DRAM0_1_MAX": {
                "bit": 0,
                "description": "reg_core_0_area_dram0_1_max",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "CORE_0_AREA_PIF_0_MIN": {
                "bit": 0,
                "description": "reg_core_0_area_pif_0_min",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "CORE_0_AREA_PIF_0_MAX": {
                "bit": 0,
                "description": "reg_core_0_area_pif_0_max",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "CORE_0_AREA_PIF_1_MIN": {
                "bit": 0,
                "description": "reg_core_0_area_pif_1_min",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "CORE_0_AREA_PIF_1_MAX": {
                "bit": 0,
                "description": "reg_core_0_area_pif_1_max",
                "width": 32
              }
            },
            "CORE_0_AREA_PC": {
              "CORE_0_AREA_PC": {
                "bit": 0,
                "description": "reg_core_0_area_pc",
                "width": 32
              }
            },
            "CORE_0_AREA_SP": {
              "CORE_0_AREA_SP": {
                "bit": 0,
                "description": "reg_core_0_area_sp",
                "width": 32
              }
            },
            "CORE_0_SP_MIN": {
              "CORE_0_SP_MIN": {
                "bit": 0,
                "description": "reg_core_0_sp_min",
                "width": 32
              }
            },
            "CORE_0_SP_MAX": {
              "CORE_0_SP_MAX": {
                "bit": 0,
                "description": "reg_core_0_sp_max",
                "width": 32
              }
            },
            "CORE_0_SP_PC": {
              "CORE_0_SP_PC": {
                "bit": 0,
                "description": "reg_core_0_sp_pc",
                "width": 32
              }
            },
            "CORE_0_RCD_EN": {
              "CORE_0_RCD_RECORDEN": {
                "bit": 0,
                "description": "reg_core_0_rcd_recorden"
              },
              "CORE_0_RCD_PDEBUGEN": {
                "bit": 1,
                "description": "reg_core_0_rcd_pdebugen"
              }
            },
            "CORE_0_RCD_PDEBUGPC": {
              "CORE_0_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "reg_core_0_rcd_pdebugpc",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGSP": {
              "CORE_0_RCD_PDEBUGSP": {
                "bit": 0,
                "description": "reg_core_0_rcd_pdebugsp",
                "width": 32
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_IRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_0_iram0_recording_addr_0",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "reg_core_0_iram0_recording_wr_0"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_0": {
                "bit": 25,
                "description": "reg_core_0_iram0_recording_loadstore_0"
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_IRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_0_iram0_recording_addr_1",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "reg_core_0_iram0_recording_wr_1"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_1": {
                "bit": 25,
                "description": "reg_core_0_iram0_recording_loadstore_1"
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_DRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_addr_0",
                "width": 24
              },
              "CORE_0_DRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "reg_core_0_dram0_recording_wr_0"
              },
              "CORE_0_DRAM0_RECORDING_BYTEEN_0": {
                "bit": 25,
                "description": "reg_core_0_dram0_recording_byteen_0",
                "width": 4
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_DRAM0_RECORDING_PC_0": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_pc_0",
                "width": 32
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "CORE_0_DRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_addr_1",
                "width": 24
              },
              "CORE_0_DRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "reg_core_0_dram0_recording_wr_1"
              },
              "CORE_0_DRAM0_RECORDING_BYTEEN_1": {
                "bit": 25,
                "description": "reg_core_0_dram0_recording_byteen_1",
                "width": 4
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "CORE_0_DRAM0_RECORDING_PC_1": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_pc_1",
                "width": 32
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0": {
                "bit": 0,
                "description": "reg_core_x_iram0_dram0_limit_cycle_0",
                "width": 20
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1": {
                "bit": 0,
                "description": "reg_core_x_iram0_dram0_limit_cycle_1",
                "width": 20
              }
            },
            "LOG_SETTING": {
              "LOG_ENA": {
                "bit": 0,
                "description": "reg_log_ena",
                "width": 3
              },
              "LOG_MODE": {
                "bit": 3,
                "description": "reg_log_mode",
                "width": 4
              },
              "LOG_MEM_LOOP_ENABLE": {
                "bit": 7,
                "description": "reg_log_mem_loop_enable"
              }
            },
            "LOG_DATA_0": {
              "LOG_DATA_0": {
                "bit": 0,
                "description": "reg_log_data_0",
                "width": 32
              }
            },
            "LOG_DATA_MASK": {
              "LOG_DATA_SIZE": {
                "bit": 0,
                "description": "reg_log_data_size",
                "width": 16
              }
            },
            "LOG_MIN": {
              "LOG_MIN": {
                "bit": 0,
                "description": "reg_log_min",
                "width": 32
              }
            },
            "LOG_MAX": {
              "LOG_MAX": {
                "bit": 0,
                "description": "reg_log_max",
                "width": 32
              }
            },
            "LOG_MEM_START": {
              "LOG_MEM_START": {
                "bit": 0,
                "description": "reg_log_mem_start",
                "width": 32
              }
            },
            "LOG_MEM_END": {
              "LOG_MEM_END": {
                "bit": 0,
                "description": "reg_log_mem_end",
                "width": 32
              }
            },
            "LOG_MEM_WRITING_ADDR": {
              "LOG_MEM_WRITING_ADDR": {
                "bit": 0,
                "description": "reg_log_mem_writing_addr",
                "width": 32
              }
            },
            "LOG_MEM_FULL_FLAG": {
              "LOG_MEM_FULL_FLAG": {
                "bit": 0,
                "description": "reg_log_mem_full_flag"
              },
              "CLR_LOG_MEM_FULL_FLAG": {
                "bit": 1,
                "description": "reg_clr_log_mem_full_flag"
              }
            },
            "C0RE_0_LASTPC_BEFORE_EXCEPTION": {
              "CORE_0_LASTPC_BEFORE_EXC": {
                "bit": 0,
                "description": "reg_core_0_lastpc_before_exc",
                "width": 32
              }
            },
            "C0RE_0_DEBUG_MODE": {
              "CORE_0_DEBUG_MODE": {
                "bit": 0,
                "description": "reg_core_0_debug_mode"
              },
              "CORE_0_DEBUG_MODULE_ACTIVE": {
                "bit": 1,
                "description": "reg_core_0_debug_module_active"
              }
            },
            "DATE": {
              "ASSIST_DEBUG_DATE": {
                "bit": 0,
                "description": "reg_assist_debug_date",
                "width": 28
              }
            }
          }
        },
        "BB": {
          "instances": [
            {
              "name": "BB",
              "base": "0x6001D000"
            }
          ],
          "registers": {
            "BBPD_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Baseband control register"
            }
          },
          "bits": {
            "BBPD_CTRL": {
              "DC_EST_FORCE_PD": {
                "bit": 0,
                "description": "DC_EST_FORCE_PD"
              },
              "DC_EST_FORCE_PU": {
                "bit": 1,
                "description": "DC_EST_FORCE_PU"
              },
              "FFT_FORCE_PD": {
                "bit": 2,
                "description": "FFT_FORCE_PD"
              },
              "FFT_FORCE_PU": {
                "bit": 3,
                "description": "FFT_FORCE_PU"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x6003F000",
              "irq": 44
            }
          ],
          "registers": {
            "INT_RAW_CH0": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA_INT_RAW_CH0_REG."
            },
            "INT_ST_CH0": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA_INT_ST_CH0_REG."
            },
            "INT_ENA_CH0": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA_INT_ENA_CH0_REG."
            },
            "INT_CLR_CH0": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA_INT_CLR_CH0_REG."
            },
            "INT_RAW_CH1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA_INT_RAW_CH1_REG."
            },
            "INT_ST_CH1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA_INT_ST_CH1_REG."
            },
            "INT_ENA_CH1": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA_INT_ENA_CH1_REG."
            },
            "INT_CLR_CH1": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA_INT_CLR_CH1_REG."
            },
            "INT_RAW_CH2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA_INT_RAW_CH2_REG."
            },
            "INT_ST_CH2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA_INT_ST_CH2_REG."
            },
            "INT_ENA_CH2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA_INT_ENA_CH2_REG."
            },
            "INT_CLR_CH2": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA_INT_CLR_CH2_REG."
            },
            "AHB_TEST": {
              "offset": "0x40",
              "size": 32,
              "description": "DMA_AHB_TEST_REG."
            },
            "MISC_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA_MISC_CONF_REG."
            },
            "DATE": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA_DATE_REG."
            },
            "IN_CONF0_CH0": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA_IN_CONF0_CH0_REG."
            },
            "IN_CONF1_CH0": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA_IN_CONF1_CH0_REG."
            },
            "INFIFO_STATUS_CH0": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA_INFIFO_STATUS_CH0_REG."
            },
            "IN_POP_CH0": {
              "offset": "0x7C",
              "size": 32,
              "description": "DMA_IN_POP_CH0_REG."
            },
            "IN_LINK_CH0": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA_IN_LINK_CH0_REG."
            },
            "IN_STATE_CH0": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA_IN_STATE_CH0_REG."
            },
            "IN_SUC_EOF_DES_ADDR_CH0": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA_IN_SUC_EOF_DES_ADDR_CH0_REG."
            },
            "IN_ERR_EOF_DES_ADDR_CH0": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA_IN_ERR_EOF_DES_ADDR_CH0_REG."
            },
            "IN_DSCR_CH0": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA_IN_DSCR_CH0_REG."
            },
            "IN_DSCR_BF0_CH0": {
              "offset": "0x94",
              "size": 32,
              "description": "DMA_IN_DSCR_BF0_CH0_REG."
            },
            "IN_DSCR_BF1_CH0": {
              "offset": "0x98",
              "size": 32,
              "description": "DMA_IN_DSCR_BF1_CH0_REG."
            },
            "IN_PRI_CH0": {
              "offset": "0x9C",
              "size": 32,
              "description": "DMA_IN_PRI_CH0_REG."
            },
            "IN_PERI_SEL_CH0": {
              "offset": "0xA0",
              "size": 32,
              "description": "DMA_IN_PERI_SEL_CH0_REG."
            },
            "OUT_CONF0_CH0": {
              "offset": "0xD0",
              "size": 32,
              "description": "DMA_OUT_CONF0_CH0_REG."
            },
            "OUT_CONF1_CH0": {
              "offset": "0xD4",
              "size": 32,
              "description": "DMA_OUT_CONF1_CH0_REG."
            },
            "OUTFIFO_STATUS_CH0": {
              "offset": "0xD8",
              "size": 32,
              "description": "DMA_OUTFIFO_STATUS_CH0_REG."
            },
            "OUT_PUSH_CH0": {
              "offset": "0xDC",
              "size": 32,
              "description": "DMA_OUT_PUSH_CH0_REG."
            },
            "OUT_LINK_CH0": {
              "offset": "0xE0",
              "size": 32,
              "description": "DMA_OUT_LINK_CH0_REG."
            },
            "OUT_STATE_CH0": {
              "offset": "0xE4",
              "size": 32,
              "description": "DMA_OUT_STATE_CH0_REG."
            },
            "OUT_EOF_DES_ADDR_CH0": {
              "offset": "0xE8",
              "size": 32,
              "description": "DMA_OUT_EOF_DES_ADDR_CH0_REG."
            },
            "OUT_EOF_BFR_DES_ADDR_CH0": {
              "offset": "0xEC",
              "size": 32,
              "description": "DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG."
            },
            "OUT_DSCR_CH0": {
              "offset": "0xF0",
              "size": 32,
              "description": "DMA_OUT_DSCR_CH0_REG."
            },
            "OUT_DSCR_BF0_CH0": {
              "offset": "0xF4",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF0_CH0_REG."
            },
            "OUT_DSCR_BF1_CH0": {
              "offset": "0xF8",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF1_CH0_REG."
            },
            "OUT_PRI_CH0": {
              "offset": "0xFC",
              "size": 32,
              "description": "DMA_OUT_PRI_CH0_REG."
            },
            "OUT_PERI_SEL_CH0": {
              "offset": "0x100",
              "size": 32,
              "description": "DMA_OUT_PERI_SEL_CH0_REG."
            },
            "IN_CONF0_CH1": {
              "offset": "0x130",
              "size": 32,
              "description": "DMA_IN_CONF0_CH1_REG."
            },
            "IN_CONF1_CH1": {
              "offset": "0x134",
              "size": 32,
              "description": "DMA_IN_CONF1_CH1_REG."
            },
            "INFIFO_STATUS_CH1": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA_INFIFO_STATUS_CH1_REG."
            },
            "IN_POP_CH1": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA_IN_POP_CH1_REG."
            },
            "IN_LINK_CH1": {
              "offset": "0x140",
              "size": 32,
              "description": "DMA_IN_LINK_CH1_REG."
            },
            "IN_STATE_CH1": {
              "offset": "0x144",
              "size": 32,
              "description": "DMA_IN_STATE_CH1_REG."
            },
            "IN_SUC_EOF_DES_ADDR_CH1": {
              "offset": "0x148",
              "size": 32,
              "description": "DMA_IN_SUC_EOF_DES_ADDR_CH1_REG."
            },
            "IN_ERR_EOF_DES_ADDR_CH1": {
              "offset": "0x14C",
              "size": 32,
              "description": "DMA_IN_ERR_EOF_DES_ADDR_CH1_REG."
            },
            "IN_DSCR_CH1": {
              "offset": "0x150",
              "size": 32,
              "description": "DMA_IN_DSCR_CH1_REG."
            },
            "IN_DSCR_BF0_CH1": {
              "offset": "0x154",
              "size": 32,
              "description": "DMA_IN_DSCR_BF0_CH1_REG."
            },
            "IN_DSCR_BF1_CH1": {
              "offset": "0x158",
              "size": 32,
              "description": "DMA_IN_DSCR_BF1_CH1_REG."
            },
            "IN_PRI_CH1": {
              "offset": "0x15C",
              "size": 32,
              "description": "DMA_IN_PRI_CH1_REG."
            },
            "IN_PERI_SEL_CH1": {
              "offset": "0x160",
              "size": 32,
              "description": "DMA_IN_PERI_SEL_CH1_REG."
            },
            "OUT_CONF0_CH1": {
              "offset": "0x190",
              "size": 32,
              "description": "DMA_OUT_CONF0_CH1_REG."
            },
            "OUT_CONF1_CH1": {
              "offset": "0x194",
              "size": 32,
              "description": "DMA_OUT_CONF1_CH1_REG."
            },
            "OUTFIFO_STATUS_CH1": {
              "offset": "0x198",
              "size": 32,
              "description": "DMA_OUTFIFO_STATUS_CH1_REG."
            },
            "OUT_PUSH_CH1": {
              "offset": "0x19C",
              "size": 32,
              "description": "DMA_OUT_PUSH_CH1_REG."
            },
            "OUT_LINK_CH1": {
              "offset": "0x1A0",
              "size": 32,
              "description": "DMA_OUT_LINK_CH1_REG."
            },
            "OUT_STATE_CH1": {
              "offset": "0x1A4",
              "size": 32,
              "description": "DMA_OUT_STATE_CH1_REG."
            },
            "OUT_EOF_DES_ADDR_CH1": {
              "offset": "0x1A8",
              "size": 32,
              "description": "DMA_OUT_EOF_DES_ADDR_CH1_REG."
            },
            "OUT_EOF_BFR_DES_ADDR_CH1": {
              "offset": "0x1AC",
              "size": 32,
              "description": "DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG."
            },
            "OUT_DSCR_CH1": {
              "offset": "0x1B0",
              "size": 32,
              "description": "DMA_OUT_DSCR_CH1_REG."
            },
            "OUT_DSCR_BF0_CH1": {
              "offset": "0x1B4",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF0_CH1_REG."
            },
            "OUT_DSCR_BF1_CH1": {
              "offset": "0x1B8",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF1_CH1_REG."
            },
            "OUT_PRI_CH1": {
              "offset": "0x1BC",
              "size": 32,
              "description": "DMA_OUT_PRI_CH1_REG."
            },
            "OUT_PERI_SEL_CH1": {
              "offset": "0x1C0",
              "size": 32,
              "description": "DMA_OUT_PERI_SEL_CH1_REG."
            },
            "IN_CONF0_CH2": {
              "offset": "0x1F0",
              "size": 32,
              "description": "DMA_IN_CONF0_CH2_REG."
            },
            "IN_CONF1_CH2": {
              "offset": "0x1F4",
              "size": 32,
              "description": "DMA_IN_CONF1_CH2_REG."
            },
            "INFIFO_STATUS_CH2": {
              "offset": "0x1F8",
              "size": 32,
              "description": "DMA_INFIFO_STATUS_CH2_REG."
            },
            "IN_POP_CH2": {
              "offset": "0x1FC",
              "size": 32,
              "description": "DMA_IN_POP_CH2_REG."
            },
            "IN_LINK_CH2": {
              "offset": "0x200",
              "size": 32,
              "description": "DMA_IN_LINK_CH2_REG."
            },
            "IN_STATE_CH2": {
              "offset": "0x204",
              "size": 32,
              "description": "DMA_IN_STATE_CH2_REG."
            },
            "IN_SUC_EOF_DES_ADDR_CH2": {
              "offset": "0x208",
              "size": 32,
              "description": "DMA_IN_SUC_EOF_DES_ADDR_CH2_REG."
            },
            "IN_ERR_EOF_DES_ADDR_CH2": {
              "offset": "0x20C",
              "size": 32,
              "description": "DMA_IN_ERR_EOF_DES_ADDR_CH2_REG."
            },
            "IN_DSCR_CH2": {
              "offset": "0x210",
              "size": 32,
              "description": "DMA_IN_DSCR_CH2_REG."
            },
            "IN_DSCR_BF0_CH2": {
              "offset": "0x214",
              "size": 32,
              "description": "DMA_IN_DSCR_BF0_CH2_REG."
            },
            "IN_DSCR_BF1_CH2": {
              "offset": "0x218",
              "size": 32,
              "description": "DMA_IN_DSCR_BF1_CH2_REG."
            },
            "IN_PRI_CH2": {
              "offset": "0x21C",
              "size": 32,
              "description": "DMA_IN_PRI_CH2_REG."
            },
            "IN_PERI_SEL_CH2": {
              "offset": "0x220",
              "size": 32,
              "description": "DMA_IN_PERI_SEL_CH2_REG."
            },
            "OUT_CONF0_CH2": {
              "offset": "0x250",
              "size": 32,
              "description": "DMA_OUT_CONF0_CH2_REG."
            },
            "OUT_CONF1_CH2": {
              "offset": "0x254",
              "size": 32,
              "description": "DMA_OUT_CONF1_CH2_REG."
            },
            "OUTFIFO_STATUS_CH2": {
              "offset": "0x258",
              "size": 32,
              "description": "DMA_OUTFIFO_STATUS_CH2_REG."
            },
            "OUT_PUSH_CH2": {
              "offset": "0x25C",
              "size": 32,
              "description": "DMA_OUT_PUSH_CH2_REG."
            },
            "OUT_LINK_CH2": {
              "offset": "0x260",
              "size": 32,
              "description": "DMA_OUT_LINK_CH2_REG."
            },
            "OUT_STATE_CH2": {
              "offset": "0x264",
              "size": 32,
              "description": "DMA_OUT_STATE_CH2_REG."
            },
            "OUT_EOF_DES_ADDR_CH2": {
              "offset": "0x268",
              "size": 32,
              "description": "DMA_OUT_EOF_DES_ADDR_CH2_REG."
            },
            "OUT_EOF_BFR_DES_ADDR_CH2": {
              "offset": "0x26C",
              "size": 32,
              "description": "DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG."
            },
            "OUT_DSCR_CH2": {
              "offset": "0x270",
              "size": 32,
              "description": "DMA_OUT_DSCR_CH2_REG."
            },
            "OUT_DSCR_BF0_CH2": {
              "offset": "0x274",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF0_CH2_REG."
            },
            "OUT_DSCR_BF1_CH2": {
              "offset": "0x278",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF1_CH2_REG."
            },
            "OUT_PRI_CH2": {
              "offset": "0x27C",
              "size": 32,
              "description": "DMA_OUT_PRI_CH2_REG."
            },
            "OUT_PERI_SEL_CH2": {
              "offset": "0x280",
              "size": 32,
              "description": "DMA_OUT_PERI_SEL_CH2_REG."
            }
          },
          "bits": {
            "INT_RAW_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
              }
            },
            "INT_ST_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_ENA_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_CLR_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_RAW_CH1": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 1."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 1. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 1. For other peripherals, this raw interrupt is reserved."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 1."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 1."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 1."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 1."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 1."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 1 is overflow."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 1 is underflow."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 1 is overflow."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 1 is underflow."
              }
            },
            "INT_ST_CH1": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_ENA_CH1": {
              "IN_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_CLR_CH1": {
              "IN_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_RAW_CH2": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 2."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 2. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 2."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 2. For other peripherals, this raw interrupt is reserved."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 2."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 2."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 2."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 2."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 2."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 2."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 2 is overflow."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 2 is underflow."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 2 is overflow."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 2 is underflow."
              }
            },
            "INT_ST_CH2": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_ENA_CH2": {
              "IN_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_CLR_CH2": {
              "IN_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "AHB_TEST": {
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "reserved",
                "width": 3
              },
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "reserved",
                "width": 2
              }
            },
            "MISC_CONF": {
              "AHBM_RST_INTER": {
                "bit": 0,
                "description": "Set this bit, then clear this bit to reset the internal ahb FSM."
              },
              "ARB_PRI_DIS": {
                "bit": 2,
                "description": "Set this bit to disable priority arbitration function."
              },
              "CLK_EN": {
                "bit": 3,
                "description": "reg_clk_en"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            },
            "IN_CONF0_CH0": {
              "IN_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
              }
            },
            "IN_CONF1_CH0": {
              "IN_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "INFIFO_STATUS_CH0": {
              "INFIFO_FULL": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.",
                "width": 6
              },
              "IN_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY": {
                "bit": 27,
                "description": "reserved"
              }
            },
            "IN_POP_CH0": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 12,
                "description": "Set this bit to pop data from DMA FIFO."
              }
            },
            "IN_LINK_CH0": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first inlink descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              },
              "INLINK_STOP": {
                "bit": 21,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START": {
                "bit": 22,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART": {
                "bit": 23,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 24,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH0": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH0": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH0": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH0": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH0": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH0": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_PRI_CH0": {
              "RX_PRI": {
                "bit": 0,
                "description": "The priority of Rx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH0": {
              "PERI_IN_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "OUT_CONF0_CH0": {
              "OUT_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
              }
            },
            "OUT_CONF1_CH0": {
              "OUT_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "OUTFIFO_STATUS_CH0": {
              "OUTFIFO_FULL": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.",
                "width": 6
              },
              "OUT_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH0": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 9,
                "description": "Set this bit to push data into DMA FIFO."
              }
            },
            "OUT_LINK_CH0": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first outlink descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 20,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START": {
                "bit": 21,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART": {
                "bit": 22,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 23,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH0": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH0": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH0": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH0": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH0": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH0": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_PRI_CH0": {
              "TX_PRI": {
                "bit": 0,
                "description": "The priority of Tx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH0": {
              "PERI_OUT_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "IN_CONF0_CH1": {
              "IN_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 1 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 1 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 1 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
              }
            },
            "IN_CONF1_CH1": {
              "IN_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "INFIFO_STATUS_CH1": {
              "INFIFO_FULL": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 1."
              },
              "INFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 1."
              },
              "INFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 1.",
                "width": 6
              },
              "IN_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY": {
                "bit": 27,
                "description": "reserved"
              }
            },
            "IN_POP_CH1": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 12,
                "description": "Set this bit to pop data from DMA FIFO."
              }
            },
            "IN_LINK_CH1": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first inlink descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              },
              "INLINK_STOP": {
                "bit": 21,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START": {
                "bit": 22,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART": {
                "bit": 23,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 24,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH1": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH1": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH1": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH1": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH1": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH1": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_PRI_CH1": {
              "RX_PRI": {
                "bit": 0,
                "description": "The priority of Rx channel 1. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH1": {
              "PERI_IN_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 1. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "OUT_CONF0_CH1": {
              "OUT_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 1 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in DMA"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM."
              }
            },
            "OUT_CONF1_CH1": {
              "OUT_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "OUTFIFO_STATUS_CH1": {
              "OUTFIFO_FULL": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 1."
              },
              "OUTFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 1."
              },
              "OUTFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 1.",
                "width": 6
              },
              "OUT_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH1": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 9,
                "description": "Set this bit to push data into DMA FIFO."
              }
            },
            "OUT_LINK_CH1": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first outlink descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 20,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START": {
                "bit": 21,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART": {
                "bit": 22,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 23,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH1": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH1": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH1": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH1": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH1": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH1": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_PRI_CH1": {
              "TX_PRI": {
                "bit": 0,
                "description": "The priority of Tx channel 1. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH1": {
              "PERI_OUT_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 1. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "IN_CONF0_CH2": {
              "IN_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 2 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 2 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 2 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
              }
            },
            "IN_CONF1_CH2": {
              "IN_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "INFIFO_STATUS_CH2": {
              "INFIFO_FULL": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 2."
              },
              "INFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 2."
              },
              "INFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 2.",
                "width": 6
              },
              "IN_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY": {
                "bit": 27,
                "description": "reserved"
              }
            },
            "IN_POP_CH2": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 12,
                "description": "Set this bit to pop data from DMA FIFO."
              }
            },
            "IN_LINK_CH2": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first inlink descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              },
              "INLINK_STOP": {
                "bit": 21,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START": {
                "bit": 22,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART": {
                "bit": 23,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 24,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH2": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH2": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH2": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH2": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH2": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH2": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_PRI_CH2": {
              "RX_PRI": {
                "bit": 0,
                "description": "The priority of Rx channel 2. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH2": {
              "PERI_IN_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 2. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "OUT_CONF0_CH2": {
              "OUT_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 2 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 2 is generated when data need to transmit has been popped from FIFO in DMA"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 2 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 2 transmitting data when accessing internal SRAM."
              }
            },
            "OUT_CONF1_CH2": {
              "OUT_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "OUTFIFO_STATUS_CH2": {
              "OUTFIFO_FULL": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 2."
              },
              "OUTFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 2."
              },
              "OUTFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 2.",
                "width": 6
              },
              "OUT_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH2": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 9,
                "description": "Set this bit to push data into DMA FIFO."
              }
            },
            "OUT_LINK_CH2": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first outlink descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 20,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START": {
                "bit": 21,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART": {
                "bit": 22,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 23,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH2": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH2": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH2": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH2": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH2": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH2": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_PRI_CH2": {
              "TX_PRI": {
                "bit": 0,
                "description": "The priority of Tx channel 2. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH2": {
              "PERI_OUT_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 2. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x6003D000"
            }
          ],
          "registers": {
            "Y_MEM[%s]": {
              "offset": "0x00",
              "size": 8,
              "description": "memory that stores Y"
            },
            "M_MEM[%s]": {
              "offset": "0x200",
              "size": 8,
              "description": "memory that stores M"
            },
            "RB_MEM[%s]": {
              "offset": "0x400",
              "size": 8,
              "description": "memory that stores Rb"
            },
            "BOX_MEM[%s]": {
              "offset": "0x600",
              "size": 8,
              "description": "memory that stores BOX"
            },
            "X_MEM[%s]": {
              "offset": "0x800",
              "size": 8,
              "description": "memory that stores X"
            },
            "Z_MEM[%s]": {
              "offset": "0xA00",
              "size": 8,
              "description": "memory that stores Z"
            },
            "SET_START": {
              "offset": "0xE00",
              "size": 32,
              "description": "DS start control register"
            },
            "SET_CONTINUE": {
              "offset": "0xE04",
              "size": 32,
              "description": "DS continue control register"
            },
            "SET_FINISH": {
              "offset": "0xE08",
              "size": 32,
              "description": "DS finish control register"
            },
            "QUERY_BUSY": {
              "offset": "0xE0C",
              "size": 32,
              "description": "DS query busy register"
            },
            "QUERY_KEY_WRONG": {
              "offset": "0xE10",
              "size": 32,
              "description": "DS query key-wrong counter register"
            },
            "QUERY_CHECK": {
              "offset": "0xE14",
              "size": 32,
              "description": "DS query check result register"
            },
            "DATE": {
              "offset": "0xE20",
              "size": 32,
              "description": "DS version control register"
            }
          },
          "bits": {
            "SET_START": {
              "SET_START": {
                "bit": 0,
                "description": "set this bit to start DS operation."
              }
            },
            "SET_CONTINUE": {
              "SET_CONTINUE": {
                "bit": 0,
                "description": "set this bit to continue DS operation."
              }
            },
            "SET_FINISH": {
              "SET_FINISH": {
                "bit": 0,
                "description": "Set this bit to finish DS process."
              }
            },
            "QUERY_BUSY": {
              "QUERY_BUSY": {
                "bit": 0,
                "description": "digital signature state. 1'b0: idle, 1'b1: busy"
              }
            },
            "QUERY_KEY_WRONG": {
              "QUERY_KEY_WRONG": {
                "bit": 0,
                "description": "digital signature key wrong counter",
                "width": 4
              }
            },
            "QUERY_CHECK": {
              "MD_ERROR": {
                "bit": 0,
                "description": "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
              },
              "PADDING_BAD": {
                "bit": 1,
                "description": "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "ds version information",
                "width": 30
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x60008800",
              "irq": 24
            }
          ],
          "registers": {
            "PGM_DATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "Register 0 that stores data to be programmed."
            },
            "PGM_DATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "Register 1 that stores data to be programmed."
            },
            "PGM_DATA2": {
              "offset": "0x08",
              "size": 32,
              "description": "Register 2 that stores data to be programmed."
            },
            "PGM_DATA3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register 3 that stores data to be programmed."
            },
            "PGM_DATA4": {
              "offset": "0x10",
              "size": 32,
              "description": "Register 4 that stores data to be programmed."
            },
            "PGM_DATA5": {
              "offset": "0x14",
              "size": 32,
              "description": "Register 5 that stores data to be programmed."
            },
            "PGM_DATA6": {
              "offset": "0x18",
              "size": 32,
              "description": "Register 6 that stores data to be programmed."
            },
            "PGM_DATA7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register 7 that stores data to be programmed."
            },
            "PGM_CHECK_VALUE0": {
              "offset": "0x20",
              "size": 32,
              "description": "Register 0 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE1": {
              "offset": "0x24",
              "size": 32,
              "description": "Register 1 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE2": {
              "offset": "0x28",
              "size": 32,
              "description": "Register 2 that stores the RS code to be programmed."
            },
            "RD_WR_DIS": {
              "offset": "0x2C",
              "size": 32,
              "description": "BLOCK0 data register 0."
            },
            "RD_REPEAT_DATA0": {
              "offset": "0x30",
              "size": 32,
              "description": "BLOCK0 data register 1."
            },
            "RD_REPEAT_DATA1": {
              "offset": "0x34",
              "size": 32,
              "description": "BLOCK0 data register 2."
            },
            "RD_REPEAT_DATA2": {
              "offset": "0x38",
              "size": 32,
              "description": "BLOCK0 data register 3."
            },
            "RD_REPEAT_DATA3": {
              "offset": "0x3C",
              "size": 32,
              "description": "BLOCK0 data register 4."
            },
            "RD_REPEAT_DATA4": {
              "offset": "0x40",
              "size": 32,
              "description": "BLOCK0 data register 5."
            },
            "RD_MAC_SPI_SYS_0": {
              "offset": "0x44",
              "size": 32,
              "description": "BLOCK1 data register 0."
            },
            "RD_MAC_SPI_SYS_1": {
              "offset": "0x48",
              "size": 32,
              "description": "BLOCK1 data register 1."
            },
            "RD_MAC_SPI_SYS_2": {
              "offset": "0x4C",
              "size": 32,
              "description": "BLOCK1 data register 2."
            },
            "RD_MAC_SPI_SYS_3": {
              "offset": "0x50",
              "size": 32,
              "description": "BLOCK1 data register 3."
            },
            "RD_MAC_SPI_SYS_4": {
              "offset": "0x54",
              "size": 32,
              "description": "BLOCK1 data register 4."
            },
            "RD_MAC_SPI_SYS_5": {
              "offset": "0x58",
              "size": 32,
              "description": "BLOCK1 data register 5."
            },
            "RD_SYS_PART1_DATA0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register 0 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA1": {
              "offset": "0x60",
              "size": 32,
              "description": "Register 1 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA2": {
              "offset": "0x64",
              "size": 32,
              "description": "Register 2 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA3": {
              "offset": "0x68",
              "size": 32,
              "description": "Register 3 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA4": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register 4 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA5": {
              "offset": "0x70",
              "size": 32,
              "description": "Register 5 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA6": {
              "offset": "0x74",
              "size": 32,
              "description": "Register 6 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA7": {
              "offset": "0x78",
              "size": 32,
              "description": "Register 7 of BLOCK2 (system)."
            },
            "RD_USR_DATA0": {
              "offset": "0x7C",
              "size": 32,
              "description": "Register 0 of BLOCK3 (user)."
            },
            "RD_USR_DATA1": {
              "offset": "0x80",
              "size": 32,
              "description": "Register 1 of BLOCK3 (user)."
            },
            "RD_USR_DATA2": {
              "offset": "0x84",
              "size": 32,
              "description": "Register 2 of BLOCK3 (user)."
            },
            "RD_USR_DATA3": {
              "offset": "0x88",
              "size": 32,
              "description": "Register 3 of BLOCK3 (user)."
            },
            "RD_USR_DATA4": {
              "offset": "0x8C",
              "size": 32,
              "description": "Register 4 of BLOCK3 (user)."
            },
            "RD_USR_DATA5": {
              "offset": "0x90",
              "size": 32,
              "description": "Register 5 of BLOCK3 (user)."
            },
            "RD_USR_DATA6": {
              "offset": "0x94",
              "size": 32,
              "description": "Register 6 of BLOCK3 (user)."
            },
            "RD_USR_DATA7": {
              "offset": "0x98",
              "size": 32,
              "description": "Register 7 of BLOCK3 (user)."
            },
            "RD_KEY0_DATA0": {
              "offset": "0x9C",
              "size": 32,
              "description": "Register 0 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA1": {
              "offset": "0xA0",
              "size": 32,
              "description": "Register 1 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Register 2 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA3": {
              "offset": "0xA8",
              "size": 32,
              "description": "Register 3 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA4": {
              "offset": "0xAC",
              "size": 32,
              "description": "Register 4 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA5": {
              "offset": "0xB0",
              "size": 32,
              "description": "Register 5 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA6": {
              "offset": "0xB4",
              "size": 32,
              "description": "Register 6 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA7": {
              "offset": "0xB8",
              "size": 32,
              "description": "Register 7 of BLOCK4 (KEY0)."
            },
            "RD_KEY1_DATA0": {
              "offset": "0xBC",
              "size": 32,
              "description": "Register 0 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA1": {
              "offset": "0xC0",
              "size": 32,
              "description": "Register 1 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA2": {
              "offset": "0xC4",
              "size": 32,
              "description": "Register 2 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA3": {
              "offset": "0xC8",
              "size": 32,
              "description": "Register 3 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA4": {
              "offset": "0xCC",
              "size": 32,
              "description": "Register 4 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Register 5 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA6": {
              "offset": "0xD4",
              "size": 32,
              "description": "Register 6 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA7": {
              "offset": "0xD8",
              "size": 32,
              "description": "Register 7 of BLOCK5 (KEY1)."
            },
            "RD_KEY2_DATA0": {
              "offset": "0xDC",
              "size": 32,
              "description": "Register 0 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA1": {
              "offset": "0xE0",
              "size": 32,
              "description": "Register 1 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA2": {
              "offset": "0xE4",
              "size": 32,
              "description": "Register 2 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA3": {
              "offset": "0xE8",
              "size": 32,
              "description": "Register 3 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA4": {
              "offset": "0xEC",
              "size": 32,
              "description": "Register 4 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA5": {
              "offset": "0xF0",
              "size": 32,
              "description": "Register 5 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA6": {
              "offset": "0xF4",
              "size": 32,
              "description": "Register 6 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA7": {
              "offset": "0xF8",
              "size": 32,
              "description": "Register 7 of BLOCK6 (KEY2)."
            },
            "RD_KEY3_DATA0": {
              "offset": "0xFC",
              "size": 32,
              "description": "Register 0 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA1": {
              "offset": "0x100",
              "size": 32,
              "description": "Register 1 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA2": {
              "offset": "0x104",
              "size": 32,
              "description": "Register 2 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA3": {
              "offset": "0x108",
              "size": 32,
              "description": "Register 3 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA4": {
              "offset": "0x10C",
              "size": 32,
              "description": "Register 4 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA5": {
              "offset": "0x110",
              "size": 32,
              "description": "Register 5 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA6": {
              "offset": "0x114",
              "size": 32,
              "description": "Register 6 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA7": {
              "offset": "0x118",
              "size": 32,
              "description": "Register 7 of BLOCK7 (KEY3)."
            },
            "RD_KEY4_DATA0": {
              "offset": "0x11C",
              "size": 32,
              "description": "Register 0 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA1": {
              "offset": "0x120",
              "size": 32,
              "description": "Register 1 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA2": {
              "offset": "0x124",
              "size": 32,
              "description": "Register 2 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA3": {
              "offset": "0x128",
              "size": 32,
              "description": "Register 3 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA4": {
              "offset": "0x12C",
              "size": 32,
              "description": "Register 4 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA5": {
              "offset": "0x130",
              "size": 32,
              "description": "Register 5 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA6": {
              "offset": "0x134",
              "size": 32,
              "description": "Register 6 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA7": {
              "offset": "0x138",
              "size": 32,
              "description": "Register 7 of BLOCK8 (KEY4)."
            },
            "RD_KEY5_DATA0": {
              "offset": "0x13C",
              "size": 32,
              "description": "Register 0 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA1": {
              "offset": "0x140",
              "size": 32,
              "description": "Register 1 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA2": {
              "offset": "0x144",
              "size": 32,
              "description": "Register 2 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA3": {
              "offset": "0x148",
              "size": 32,
              "description": "Register 3 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA4": {
              "offset": "0x14C",
              "size": 32,
              "description": "Register 4 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA5": {
              "offset": "0x150",
              "size": 32,
              "description": "Register 5 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA6": {
              "offset": "0x154",
              "size": 32,
              "description": "Register 6 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA7": {
              "offset": "0x158",
              "size": 32,
              "description": "Register 7 of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA0": {
              "offset": "0x15C",
              "size": 32,
              "description": "Register 0 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA1": {
              "offset": "0x160",
              "size": 32,
              "description": "Register 1 of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA2": {
              "offset": "0x164",
              "size": 32,
              "description": "Register 2 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA3": {
              "offset": "0x168",
              "size": 32,
              "description": "Register 3 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA4": {
              "offset": "0x16C",
              "size": 32,
              "description": "Register 4 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA5": {
              "offset": "0x170",
              "size": 32,
              "description": "Register 5 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA6": {
              "offset": "0x174",
              "size": 32,
              "description": "Register 6 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA7": {
              "offset": "0x178",
              "size": 32,
              "description": "Register 7 of BLOCK10 (system)."
            },
            "RD_REPEAT_ERR0": {
              "offset": "0x17C",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK0."
            },
            "RD_REPEAT_ERR1": {
              "offset": "0x180",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK0."
            },
            "RD_REPEAT_ERR2": {
              "offset": "0x184",
              "size": 32,
              "description": "Programming error record register 2 of BLOCK0."
            },
            "RD_REPEAT_ERR3": {
              "offset": "0x188",
              "size": 32,
              "description": "Programming error record register 3 of BLOCK0."
            },
            "RD_REPEAT_ERR4": {
              "offset": "0x190",
              "size": 32,
              "description": "Programming error record register 4 of BLOCK0."
            },
            "RD_RS_ERR0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK1-10."
            },
            "RD_RS_ERR1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK1-10."
            },
            "CLK": {
              "offset": "0x1C8",
              "size": 32,
              "description": "eFuse clock configuration register."
            },
            "CONF": {
              "offset": "0x1CC",
              "size": 32,
              "description": "eFuse operation mode configuration register."
            },
            "STATUS": {
              "offset": "0x1D0",
              "size": 32,
              "description": "eFuse status register."
            },
            "CMD": {
              "offset": "0x1D4",
              "size": 32,
              "description": "eFuse command register."
            },
            "INT_RAW": {
              "offset": "0x1D8",
              "size": 32,
              "description": "eFuse raw interrupt register."
            },
            "INT_ST": {
              "offset": "0x1DC",
              "size": 32,
              "description": "eFuse interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x1E0",
              "size": 32,
              "description": "eFuse interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "eFuse interrupt clear register."
            },
            "DAC_CONF": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Controls the eFuse programming voltage."
            },
            "RD_TIM_CONF": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Configures read timing parameters."
            },
            "WR_TIM_CONF1": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Configuration register 1 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF2": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Configuration register 2 of eFuse programming timing parameters."
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "eFuse version register."
            }
          },
          "bits": {
            "PGM_DATA0": {
              "PGM_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA1": {
              "PGM_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA2": {
              "PGM_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA3": {
              "PGM_DATA_3": {
                "bit": 0,
                "description": "The content of the 3rd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA4": {
              "PGM_DATA_4": {
                "bit": 0,
                "description": "The content of the 4th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA5": {
              "PGM_DATA_5": {
                "bit": 0,
                "description": "The content of the 5th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA6": {
              "PGM_DATA_6": {
                "bit": 0,
                "description": "The content of the 6th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA7": {
              "PGM_DATA_7": {
                "bit": 0,
                "description": "The content of the 7th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE0": {
              "PGM_RS_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE1": {
              "PGM_RS_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE2": {
              "PGM_RS_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "RD_WR_DIS": {
              "WR_DIS": {
                "bit": 0,
                "description": "Disable programming of individual eFuses.",
                "width": 32
              }
            },
            "RD_REPEAT_DATA0": {
              "RD_DIS": {
                "bit": 0,
                "description": "Set this bit to disable reading from BlOCK4-10.",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT": {
                "bit": 7,
                "description": "Set this bit to disable boot from RTC RAM."
              },
              "DIS_ICACHE": {
                "bit": 8,
                "description": "Set this bit to disable Icache."
              },
              "DIS_USB_JTAG": {
                "bit": 9,
                "description": "Set this bit to disable function of usb switch to jtag in module of usb device."
              },
              "DIS_DOWNLOAD_ICACHE": {
                "bit": 10,
                "description": "Set this bit to disable Icache in download mode (boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              },
              "DIS_USB_DEVICE": {
                "bit": 11,
                "description": "Set this bit to disable usb device."
              },
              "DIS_FORCE_DOWNLOAD": {
                "bit": 12,
                "description": "Set this bit to disable the function that forces chip into download mode."
              },
              "RPT4_RESERVED6": {
                "bit": 13,
                "description": "Reserved (used for four backups method)."
              },
              "DIS_CAN": {
                "bit": 14,
                "description": "Set this bit to disable CAN function."
              },
              "JTAG_SEL_ENABLE": {
                "bit": 15,
                "description": "Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0."
              },
              "SOFT_DIS_JTAG": {
                "bit": 16,
                "description": "Set these bits to disable JTAG in the soft way (odd number 1 means disable ). JTAG can be enabled in HMAC module.",
                "width": 3
              },
              "DIS_PAD_JTAG": {
                "bit": 19,
                "description": "Set this bit to disable JTAG in the hard way. JTAG is disabled permanently."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 20,
                "description": "Set this bit to disable flash encryption when in download boot modes."
              },
              "USB_DREFH": {
                "bit": 21,
                "description": "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_DREFL": {
                "bit": 23,
                "description": "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_EXCHG_PINS": {
                "bit": 25,
                "description": "Set this bit to exchange USB D+ and D- pins."
              },
              "VDD_SPI_AS_GPIO": {
                "bit": 26,
                "description": "Set this bit to vdd spi pin function as gpio."
              },
              "BTLC_GPIO_ENABLE": {
                "bit": 27,
                "description": "Enable btlc gpio.",
                "width": 2
              },
              "POWERGLITCH_EN": {
                "bit": 29,
                "description": "Set this bit to enable power glitch function."
              },
              "POWER_GLITCH_DSENSE": {
                "bit": 30,
                "description": "Sample delay configuration of power glitch.",
                "width": 2
              }
            },
            "RD_REPEAT_DATA1": {
              "RPT4_RESERVED2": {
                "bit": 0,
                "description": "Reserved (used for four backups method).",
                "width": 16
              },
              "WDT_DELAY_SEL": {
                "bit": 16,
                "description": "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT": {
                "bit": 18,
                "description": "Set this bit to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0": {
                "bit": 21,
                "description": "Set this bit to enable revoking first secure boot key."
              },
              "SECURE_BOOT_KEY_REVOKE1": {
                "bit": 22,
                "description": "Set this bit to enable revoking second secure boot key."
              },
              "SECURE_BOOT_KEY_REVOKE2": {
                "bit": 23,
                "description": "Set this bit to enable revoking third secure boot key."
              },
              "KEY_PURPOSE_0": {
                "bit": 24,
                "description": "Purpose of Key0.",
                "width": 4
              },
              "KEY_PURPOSE_1": {
                "bit": 28,
                "description": "Purpose of Key1.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA2": {
              "KEY_PURPOSE_2": {
                "bit": 0,
                "description": "Purpose of Key2.",
                "width": 4
              },
              "KEY_PURPOSE_3": {
                "bit": 4,
                "description": "Purpose of Key3.",
                "width": 4
              },
              "KEY_PURPOSE_4": {
                "bit": 8,
                "description": "Purpose of Key4.",
                "width": 4
              },
              "KEY_PURPOSE_5": {
                "bit": 12,
                "description": "Purpose of Key5.",
                "width": 4
              },
              "RPT4_RESERVED3": {
                "bit": 16,
                "description": "Reserved (used for four backups method).",
                "width": 4
              },
              "SECURE_BOOT_EN": {
                "bit": 20,
                "description": "Set this bit to enable secure boot."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE": {
                "bit": 21,
                "description": "Set this bit to enable revoking aggressive secure boot."
              },
              "RPT4_RESERVED0": {
                "bit": 22,
                "description": "Reserved (used for four backups method).",
                "width": 6
              },
              "FLASH_TPUW": {
                "bit": 28,
                "description": "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value; Otherwise, the waiting time is twice the configurable value.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA3": {
              "DIS_DOWNLOAD_MODE": {
                "bit": 0,
                "description": "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 3, 6, 7)."
              },
              "DIS_LEGACY_SPI_BOOT": {
                "bit": 1,
                "description": "Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] = 4)."
              },
              "UART_PRINT_CHANNEL": {
                "bit": 2,
                "description": "Selectes the default UART print channel. 0: UART0. 1: UART1."
              },
              "FLASH_ECC_MODE": {
                "bit": 3,
                "description": "Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte mode. 1:ROM would use 16to17 byte mode."
              },
              "DIS_USB_DOWNLOAD_MODE": {
                "bit": 4,
                "description": "Set this bit to disable UART download mode through USB."
              },
              "ENABLE_SECURITY_DOWNLOAD": {
                "bit": 5,
                "description": "Set this bit to enable secure UART download mode."
              },
              "UART_PRINT_CONTROL": {
                "bit": 6,
                "description": "Set the default UARTboot message output mode. 00: Enabled. 01: Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset. 11:disabled.",
                "width": 2
              },
              "PIN_POWER_SELECTION": {
                "bit": 8,
                "description": "GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU. 1: VDD_SPI."
              },
              "FLASH_TYPE": {
                "bit": 9,
                "description": "Set the maximum lines of SPI flash. 0: four lines. 1: eight lines."
              },
              "FLASH_PAGE_SIZE": {
                "bit": 10,
                "description": "Set Flash page size.",
                "width": 2
              },
              "FLASH_ECC_EN": {
                "bit": 12,
                "description": "Set 1 to enable ECC for flash boot."
              },
              "FORCE_SEND_RESUME": {
                "bit": 13,
                "description": "Set this bit to force ROM code to send a resume command during SPI boot."
              },
              "SECURE_VERSION": {
                "bit": 14,
                "description": "Secure version (used by ESP-IDF anti-rollback feature).",
                "width": 16
              },
              "RPT4_RESERVED1": {
                "bit": 30,
                "description": "Reserved (used for four backups method).",
                "width": 2
              }
            },
            "RD_REPEAT_DATA4": {
              "RPT4_RESERVED4": {
                "bit": 0,
                "description": "Reserved (used for four backups method).",
                "width": 24
              }
            },
            "RD_MAC_SPI_SYS_0": {
              "MAC_0": {
                "bit": 0,
                "description": "Stores the low 32 bits of MAC address.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_1": {
              "MAC_1": {
                "bit": 0,
                "description": "Stores the high 16 bits of MAC address.",
                "width": 16
              },
              "SPI_PAD_CONF_0": {
                "bit": 16,
                "description": "Stores the zeroth part of SPI_PAD_CONF.",
                "width": 16
              }
            },
            "RD_MAC_SPI_SYS_2": {
              "SPI_PAD_CONF_1": {
                "bit": 0,
                "description": "Stores the first part of SPI_PAD_CONF.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_3": {
              "SPI_PAD_CONF_2": {
                "bit": 0,
                "description": "Stores the second part of SPI_PAD_CONF.",
                "width": 18
              },
              "SYS_DATA_PART0_0": {
                "bit": 18,
                "description": "Stores the fist 14 bits of the zeroth part of system data.",
                "width": 14
              }
            },
            "RD_MAC_SPI_SYS_4": {
              "SYS_DATA_PART0_1": {
                "bit": 0,
                "description": "Stores the fist 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_5": {
              "SYS_DATA_PART0_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA0": {
              "SYS_DATA_PART1_0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA1": {
              "SYS_DATA_PART1_1": {
                "bit": 0,
                "description": "Stores the first 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA2": {
              "SYS_DATA_PART1_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA3": {
              "SYS_DATA_PART1_3": {
                "bit": 0,
                "description": "Stores the third 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA4": {
              "SYS_DATA_PART1_4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA5": {
              "SYS_DATA_PART1_5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA6": {
              "SYS_DATA_PART1_6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA7": {
              "SYS_DATA_PART1_7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_USR_DATA0": {
              "USR_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA1": {
              "USR_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA2": {
              "USR_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA3": {
              "USR_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA4": {
              "USR_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA5": {
              "USR_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA6": {
              "USR_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA7": {
              "USR_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_KEY0_DATA0": {
              "KEY0_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA1": {
              "KEY0_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA2": {
              "KEY0_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA3": {
              "KEY0_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA4": {
              "KEY0_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA5": {
              "KEY0_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA6": {
              "KEY0_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA7": {
              "KEY0_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY1_DATA0": {
              "KEY1_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA1": {
              "KEY1_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA2": {
              "KEY1_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA3": {
              "KEY1_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA4": {
              "KEY1_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA5": {
              "KEY1_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA6": {
              "KEY1_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA7": {
              "KEY1_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY2_DATA0": {
              "KEY2_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA1": {
              "KEY2_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA2": {
              "KEY2_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA3": {
              "KEY2_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA4": {
              "KEY2_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA5": {
              "KEY2_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA6": {
              "KEY2_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA7": {
              "KEY2_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY3_DATA0": {
              "KEY3_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA1": {
              "KEY3_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA2": {
              "KEY3_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA3": {
              "KEY3_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA4": {
              "KEY3_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA5": {
              "KEY3_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA6": {
              "KEY3_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA7": {
              "KEY3_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY4_DATA0": {
              "KEY4_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA1": {
              "KEY4_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA2": {
              "KEY4_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA3": {
              "KEY4_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA4": {
              "KEY4_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA5": {
              "KEY4_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA6": {
              "KEY4_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA7": {
              "KEY4_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY5_DATA0": {
              "KEY5_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA1": {
              "KEY5_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA2": {
              "KEY5_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA3": {
              "KEY5_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA4": {
              "KEY5_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA5": {
              "KEY5_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA6": {
              "KEY5_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA7": {
              "KEY5_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA0": {
              "SYS_DATA_PART2_0": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA1": {
              "SYS_DATA_PART2_1": {
                "bit": 0,
                "description": "Stores the 1st 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA2": {
              "SYS_DATA_PART2_2": {
                "bit": 0,
                "description": "Stores the 2nd 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA3": {
              "SYS_DATA_PART2_3": {
                "bit": 0,
                "description": "Stores the 3rd 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA4": {
              "SYS_DATA_PART2_4": {
                "bit": 0,
                "description": "Stores the 4th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA5": {
              "SYS_DATA_PART2_5": {
                "bit": 0,
                "description": "Stores the 5th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA6": {
              "SYS_DATA_PART2_6": {
                "bit": 0,
                "description": "Stores the 6th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA7": {
              "SYS_DATA_PART2_7": {
                "bit": 0,
                "description": "Stores the 7th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_REPEAT_ERR0": {
              "RD_DIS_ERR": {
                "bit": 0,
                "description": "If any bit in RD_DIS is 1, then it indicates a programming error.",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT_ERR": {
                "bit": 7,
                "description": "If DIS_RTC_RAM_BOOT is 1, then it indicates a programming error."
              },
              "DIS_ICACHE_ERR": {
                "bit": 8,
                "description": "If DIS_ICACHE is 1, then it indicates a programming error."
              },
              "DIS_USB_JTAG_ERR": {
                "bit": 9,
                "description": "If DIS_USB_JTAG is 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_ICACHE_ERR": {
                "bit": 10,
                "description": "If DIS_DOWNLOAD_ICACHE is 1, then it indicates a programming error."
              },
              "DIS_USB_DEVICE_ERR": {
                "bit": 11,
                "description": "If DIS_USB_DEVICE is 1, then it indicates a programming error."
              },
              "DIS_FORCE_DOWNLOAD_ERR": {
                "bit": 12,
                "description": "If DIS_FORCE_DOWNLOAD is 1, then it indicates a programming error."
              },
              "RPT4_RESERVED6_ERR": {
                "bit": 13,
                "description": "Reserved."
              },
              "DIS_CAN_ERR": {
                "bit": 14,
                "description": "If DIS_CAN is 1, then it indicates a programming error."
              },
              "JTAG_SEL_ENABLE_ERR": {
                "bit": 15,
                "description": "If JTAG_SEL_ENABLE is 1, then it indicates a programming error."
              },
              "SOFT_DIS_JTAG_ERR": {
                "bit": 16,
                "description": "If SOFT_DIS_JTAG is 1, then it indicates a programming error.",
                "width": 3
              },
              "DIS_PAD_JTAG_ERR": {
                "bit": 19,
                "description": "If DIS_PAD_JTAG is 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR": {
                "bit": 20,
                "description": "If DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming error."
              },
              "USB_DREFH_ERR": {
                "bit": 21,
                "description": "If any bit in USB_DREFH is 1, then it indicates a programming error.",
                "width": 2
              },
              "USB_DREFL_ERR": {
                "bit": 23,
                "description": "If any bit in USB_DREFL is 1, then it indicates a programming error.",
                "width": 2
              },
              "USB_EXCHG_PINS_ERR": {
                "bit": 25,
                "description": "If USB_EXCHG_PINS is 1, then it indicates a programming error."
              },
              "VDD_SPI_AS_GPIO_ERR": {
                "bit": 26,
                "description": "If VDD_SPI_AS_GPIO is 1, then it indicates a programming error."
              },
              "BTLC_GPIO_ENABLE_ERR": {
                "bit": 27,
                "description": "If any bit in BTLC_GPIO_ENABLE is 1, then it indicates a programming error.",
                "width": 2
              },
              "POWERGLITCH_EN_ERR": {
                "bit": 29,
                "description": "If POWERGLITCH_EN is 1, then it indicates a programming error."
              },
              "POWER_GLITCH_DSENSE_ERR": {
                "bit": 30,
                "description": "If any bit in POWER_GLITCH_DSENSE is 1, then it indicates a programming error.",
                "width": 2
              }
            },
            "RD_REPEAT_ERR1": {
              "RPT4_RESERVED2_ERR": {
                "bit": 0,
                "description": "Reserved.",
                "width": 16
              },
              "WDT_DELAY_SEL_ERR": {
                "bit": 16,
                "description": "If any bit in WDT_DELAY_SEL is 1, then it indicates a programming error.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT_ERR": {
                "bit": 18,
                "description": "If any bit in SPI_BOOT_CRYPT_CNT is 1, then it indicates a programming error.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0_ERR": {
                "bit": 21,
                "description": "If SECURE_BOOT_KEY_REVOKE0 is 1, then it indicates a programming error."
              },
              "SECURE_BOOT_KEY_REVOKE1_ERR": {
                "bit": 22,
                "description": "If SECURE_BOOT_KEY_REVOKE1 is 1, then it indicates a programming error."
              },
              "SECURE_BOOT_KEY_REVOKE2_ERR": {
                "bit": 23,
                "description": "If SECURE_BOOT_KEY_REVOKE2 is 1, then it indicates a programming error."
              },
              "KEY_PURPOSE_0_ERR": {
                "bit": 24,
                "description": "If any bit in KEY_PURPOSE_0 is 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_1_ERR": {
                "bit": 28,
                "description": "If any bit in KEY_PURPOSE_1 is 1, then it indicates a programming error.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR2": {
              "KEY_PURPOSE_2_ERR": {
                "bit": 0,
                "description": "If any bit in KEY_PURPOSE_2 is 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_3_ERR": {
                "bit": 4,
                "description": "If any bit in KEY_PURPOSE_3 is 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_4_ERR": {
                "bit": 8,
                "description": "If any bit in KEY_PURPOSE_4 is 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_5_ERR": {
                "bit": 12,
                "description": "If any bit in KEY_PURPOSE_5 is 1, then it indicates a programming error.",
                "width": 4
              },
              "RPT4_RESERVED3_ERR": {
                "bit": 16,
                "description": "Reserved.",
                "width": 4
              },
              "SECURE_BOOT_EN_ERR": {
                "bit": 20,
                "description": "If SECURE_BOOT_EN is 1, then it indicates a programming error."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE_ERR": {
                "bit": 21,
                "description": "If SECURE_BOOT_AGGRESSIVE_REVOKE is 1, then it indicates a programming error."
              },
              "RPT4_RESERVED0_ERR": {
                "bit": 22,
                "description": "Reserved.",
                "width": 6
              },
              "FLASH_TPUW_ERR": {
                "bit": 28,
                "description": "If any bit in FLASH_TPUM is 1, then it indicates a programming error.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR3": {
              "DIS_DOWNLOAD_MODE_ERR": {
                "bit": 0,
                "description": "If DIS_DOWNLOAD_MODE is 1, then it indicates a programming error."
              },
              "DIS_LEGACY_SPI_BOOT_ERR": {
                "bit": 1,
                "description": "If DIS_LEGACY_SPI_BOOT is 1, then it indicates a programming error."
              },
              "UART_PRINT_CHANNEL_ERR": {
                "bit": 2,
                "description": "If UART_PRINT_CHANNEL is 1, then it indicates a programming error."
              },
              "FLASH_ECC_MODE_ERR": {
                "bit": 3,
                "description": "If FLASH_ECC_MODE is 1, then it indicates a programming error."
              },
              "DIS_USB_DOWNLOAD_MODE_ERR": {
                "bit": 4,
                "description": "If DIS_USB_DOWNLOAD_MODE is 1, then it indicates a programming error."
              },
              "ENABLE_SECURITY_DOWNLOAD_ERR": {
                "bit": 5,
                "description": "If ENABLE_SECURITY_DOWNLOAD is 1, then it indicates a programming error."
              },
              "UART_PRINT_CONTROL_ERR": {
                "bit": 6,
                "description": "If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming error.",
                "width": 2
              },
              "PIN_POWER_SELECTION_ERR": {
                "bit": 8,
                "description": "If PIN_POWER_SELECTION is 1, then it indicates a programming error."
              },
              "FLASH_TYPE_ERR": {
                "bit": 9,
                "description": "If FLASH_TYPE is 1, then it indicates a programming error."
              },
              "FLASH_PAGE_SIZE_ERR": {
                "bit": 10,
                "description": "If any bits in FLASH_PAGE_SIZE is 1, then it indicates a programming error.",
                "width": 2
              },
              "FLASH_ECC_EN_ERR": {
                "bit": 12,
                "description": "If FLASH_ECC_EN_ERR is 1, then it indicates a programming error."
              },
              "FORCE_SEND_RESUME_ERR": {
                "bit": 13,
                "description": "If FORCE_SEND_RESUME is 1, then it indicates a programming error."
              },
              "SECURE_VERSION_ERR": {
                "bit": 14,
                "description": "If any bit in SECURE_VERSION is 1, then it indicates a programming error.",
                "width": 16
              },
              "RPT4_RESERVED1_ERR": {
                "bit": 30,
                "description": "Reserved.",
                "width": 2
              }
            },
            "RD_REPEAT_ERR4": {
              "RPT4_RESERVED4_ERR": {
                "bit": 0,
                "description": "Reserved.",
                "width": 24
              }
            },
            "RD_RS_ERR0": {
              "MAC_SPI_8M_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "MAC_SPI_8M_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "SYS_PART1_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART1_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "USR_DATA_ERR_NUM": {
                "bit": 8,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "USR_DATA_FAIL": {
                "bit": 11,
                "description": "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "KEY0_ERR_NUM": {
                "bit": 12,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY0_FAIL": {
                "bit": 15,
                "description": "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              },
              "KEY1_ERR_NUM": {
                "bit": 16,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY1_FAIL": {
                "bit": 19,
                "description": "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              },
              "KEY2_ERR_NUM": {
                "bit": 20,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY2_FAIL": {
                "bit": 23,
                "description": "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              },
              "KEY3_ERR_NUM": {
                "bit": 24,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY3_FAIL": {
                "bit": 27,
                "description": "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              },
              "KEY4_ERR_NUM": {
                "bit": 28,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY4_FAIL": {
                "bit": 31,
                "description": "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              }
            },
            "RD_RS_ERR1": {
              "KEY5_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY5_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of KEY5 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "SYS_PART2_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART2_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              }
            },
            "CLK": {
              "EFUSE_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to force eFuse SRAM into power-saving mode."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit and force to activate clock signal of eFuse SRAM."
              },
              "EFUSE_MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force eFuse SRAM into working mode."
              },
              "EN": {
                "bit": 16,
                "description": "Set this bit and force to enable clock signal of eFuse memory."
              }
            },
            "CONF": {
              "OP_CODE": {
                "bit": 0,
                "description": "0x5A5A: Operate programming command 0x5AA5: Operate read command.",
                "width": 16
              }
            },
            "STATUS": {
              "STATE": {
                "bit": 0,
                "description": "Indicates the state of the eFuse state machine.",
                "width": 4
              },
              "OTP_LOAD_SW": {
                "bit": 4,
                "description": "The value of OTP_LOAD_SW."
              },
              "OTP_VDDQ_C_SYNC2": {
                "bit": 5,
                "description": "The value of OTP_VDDQ_C_SYNC2."
              },
              "OTP_STROBE_SW": {
                "bit": 6,
                "description": "The value of OTP_STROBE_SW."
              },
              "OTP_CSB_SW": {
                "bit": 7,
                "description": "The value of OTP_CSB_SW."
              },
              "OTP_PGENB_SW": {
                "bit": 8,
                "description": "The value of OTP_PGENB_SW."
              },
              "OTP_VDDQ_IS_SW": {
                "bit": 9,
                "description": "The value of OTP_VDDQ_IS_SW."
              },
              "REPEAT_ERR_CNT": {
                "bit": 10,
                "description": "Indicates the number of error bits during programming BLOCK0.",
                "width": 8
              }
            },
            "CMD": {
              "READ_CMD": {
                "bit": 0,
                "description": "Set this bit to send read command."
              },
              "PGM_CMD": {
                "bit": 1,
                "description": "Set this bit to send programming command."
              },
              "BLK_NUM": {
                "bit": 2,
                "description": "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively.",
                "width": 4
              }
            },
            "INT_RAW": {
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit signal for read_done interrupt."
              },
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit signal for pgm_done interrupt."
              }
            },
            "INT_ST": {
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "The status signal for read_done interrupt."
              },
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "The status signal for pgm_done interrupt."
              }
            },
            "INT_ENA": {
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "The enable signal for read_done interrupt."
              },
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable signal for pgm_done interrupt."
              }
            },
            "INT_CLR": {
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "The clear signal for read_done interrupt."
              },
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear signal for pgm_done interrupt."
              }
            },
            "DAC_CONF": {
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "Controls the division factor of the rising clock of the programming voltage.",
                "width": 8
              },
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "Don't care."
              },
              "DAC_NUM": {
                "bit": 9,
                "description": "Controls the rising period of the programming voltage.",
                "width": 8
              },
              "OE_CLR": {
                "bit": 17,
                "description": "Reduces the power supply of the programming voltage."
              }
            },
            "RD_TIM_CONF": {
              "READ_INIT_NUM": {
                "bit": 24,
                "description": "Configures the initial read time of eFuse.",
                "width": 8
              }
            },
            "WR_TIM_CONF1": {
              "PWR_ON_NUM": {
                "bit": 8,
                "description": "Configures the power up time for VDDQ.",
                "width": 16
              }
            },
            "WR_TIM_CONF2": {
              "PWR_OFF_NUM": {
                "bit": 0,
                "description": "Configures the power outage time for VDDQ.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Stores eFuse version.",
                "width": 28
              }
            }
          }
        },
        "EXTMEM": {
          "instances": [
            {
              "name": "EXTMEM",
              "base": "0x600C4000"
            }
          ],
          "registers": {
            "ICACHE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_TAG_POWER_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOCK_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOCK_SCT0_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOCK_SCT1_ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOCK_SCT_SIZE": {
              "offset": "0x18",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_LOCK_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_LOCK_ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_LOCK_SIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_SIZE": {
              "offset": "0x30",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOAD_CTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOAD_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_PRELOAD_SIZE": {
              "offset": "0x3C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_AUTOLOAD_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x48",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x50",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "offset": "0x54",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "offset": "0x5C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "offset": "0x60",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ACS_CNT_CLR": {
              "offset": "0x64",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_ACS_MISS_CNT": {
              "offset": "0x68",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_ACS_CNT": {
              "offset": "0x6C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_ACS_FLASH_MISS_CNT": {
              "offset": "0x70",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_ACS_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_ENA": {
              "offset": "0x78",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_CLR": {
              "offset": "0x7C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_ST": {
              "offset": "0x80",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "offset": "0x84",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "offset": "0x88",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "offset": "0x8C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_DBUS_REJECT_ST": {
              "offset": "0x90",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "offset": "0x94",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_IBUS_REJECT_ST": {
              "offset": "0x98",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "offset": "0x9C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "offset": "0xA0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_FAULT_VADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "offset": "0xA8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_POWER_CTRL": {
              "offset": "0xAC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_STATE": {
              "offset": "0xB0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "offset": "0xB4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "offset": "0xB8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "offset": "0xBC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_SYNC_INT_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_OWNER": {
              "offset": "0xC4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_CONF_MISC": {
              "offset": "0xC8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_FREEZE": {
              "offset": "0xCC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "offset": "0xD0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_REQUEST": {
              "offset": "0xD4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_PMS_TBL_LOCK": {
              "offset": "0xD8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_PMS_TBL_BOUNDARY0": {
              "offset": "0xDC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_PMS_TBL_BOUNDARY1": {
              "offset": "0xE0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_PMS_TBL_BOUNDARY2": {
              "offset": "0xE4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_PMS_TBL_ATTR": {
              "offset": "0xE8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_PMS_TBL_LOCK": {
              "offset": "0xEC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_PMS_TBL_BOUNDARY0": {
              "offset": "0xF0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_PMS_TBL_BOUNDARY1": {
              "offset": "0xF4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_PMS_TBL_BOUNDARY2": {
              "offset": "0xF8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_PMS_TBL_ATTR": {
              "offset": "0xFC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CLOCK_GATE": {
              "offset": "0x100",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "REG_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "This description will be updated in the near future."
            }
          },
          "bits": {
            "ICACHE_CTRL": {
              "ICACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              }
            },
            "ICACHE_CTRL1": {
              "ICACHE_SHUT_IBUS": {
                "bit": 0,
                "description": "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              },
              "ICACHE_SHUT_DBUS": {
                "bit": 1,
                "description": "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              }
            },
            "ICACHE_TAG_POWER_CTRL": {
              "ICACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              },
              "ICACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              },
              "ICACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              }
            },
            "ICACHE_PRELOCK_CTRL": {
              "ICACHE_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function."
              },
              "ICACHE_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function."
              }
            },
            "ICACHE_PRELOCK_SCT0_ADDR": {
              "ICACHE_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the first start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "ICACHE_PRELOCK_SCT1_ADDR": {
              "ICACHE_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the second start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "ICACHE_PRELOCK_SCT_SIZE": {
              "ICACHE_PRELOCK_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the second length of data locking, which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG",
                "width": 16
              },
              "ICACHE_PRELOCK_SCT0_SIZE": {
                "bit": 16,
                "description": "The bits are used to configure the first length of data locking, which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG",
                "width": 16
              }
            },
            "ICACHE_LOCK_CTRL": {
              "ICACHE_LOCK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."
              },
              "ICACHE_UNLOCK_ENA": {
                "bit": 1,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."
              },
              "ICACHE_LOCK_DONE": {
                "bit": 2,
                "description": "The bit is used to indicate unlock/lock operation is finished."
              }
            },
            "ICACHE_LOCK_ADDR": {
              "ICACHE_LOCK_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_LOCK_SIZE": {
              "ICACHE_LOCK_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.",
                "width": 16
              }
            },
            "ICACHE_SYNC_CTRL": {
              "ICACHE_INVALIDATE_ENA": {
                "bit": 0,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "ICACHE_SYNC_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate invalidate operation is finished."
              }
            },
            "ICACHE_SYNC_ADDR": {
              "ICACHE_SYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_SYNC_SIZE": {
              "ICACHE_SYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.",
                "width": 23
              }
            },
            "ICACHE_PRELOAD_CTRL": {
              "ICACHE_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."
              },
              "ICACHE_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate preload operation is finished."
              },
              "ICACHE_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              }
            },
            "ICACHE_PRELOAD_ADDR": {
              "ICACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for preload operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_PRELOAD_SIZE": {
              "ICACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..",
                "width": 16
              }
            },
            "ICACHE_AUTOLOAD_CTRL": {
              "ICACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 0,
                "description": "The bits are used to enable the first section for autoload operation."
              },
              "ICACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 1,
                "description": "The bits are used to enable the second section for autoload operation."
              },
              "ICACHE_AUTOLOAD_ENA": {
                "bit": 2,
                "description": "The bit is used to enable and disable autoload operation. It is combined with icache_autoload_done. 1: enable, 0: disable."
              },
              "ICACHE_AUTOLOAD_DONE": {
                "bit": 3,
                "description": "The bit is used to indicate autoload operation is finished."
              },
              "ICACHE_AUTOLOAD_ORDER": {
                "bit": 4,
                "description": "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              },
              "ICACHE_AUTOLOAD_RQST": {
                "bit": 5,
                "description": "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.",
                "width": 2
              }
            },
            "ICACHE_AUTOLOAD_SCT0_ADDR": {
              "ICACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.",
                "width": 32
              }
            },
            "ICACHE_AUTOLOAD_SCT0_SIZE": {
              "ICACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.",
                "width": 27
              }
            },
            "ICACHE_AUTOLOAD_SCT1_ADDR": {
              "ICACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.",
                "width": 32
              }
            },
            "ICACHE_AUTOLOAD_SCT1_SIZE": {
              "ICACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.",
                "width": 27
              }
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "IBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "IBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "DBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "DBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "CACHE_ACS_CNT_CLR": {
              "IBUS_ACS_CNT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear ibus counter."
              },
              "DBUS_ACS_CNT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear dbus counter."
              }
            },
            "IBUS_ACS_MISS_CNT": {
              "IBUS_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by ibus access flash.",
                "width": 32
              }
            },
            "IBUS_ACS_CNT": {
              "IBUS_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of ibus access flash through icache.",
                "width": 32
              }
            },
            "DBUS_ACS_FLASH_MISS_CNT": {
              "DBUS_ACS_FLASH_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus access flash.",
                "width": 32
              }
            },
            "DBUS_ACS_CNT": {
              "DBUS_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of dbus access flash through icache.",
                "width": 32
              }
            },
            "CACHE_ILG_INT_ENA": {
              "ICACHE_SYNC_OP_FAULT_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by mmu entry fault."
              },
              "IBUS_CNT_OVF_INT_ENA": {
                "bit": 7,
                "description": "The bit is used to enable interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_CLR": {
              "ICACHE_SYNC_OP_FAULT_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by mmu entry fault."
              },
              "IBUS_CNT_OVF_INT_CLR": {
                "bit": 7,
                "description": "The bit is used to clear interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_ST": {
              "ICACHE_SYNC_OP_FAULT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by mmu entry fault."
              },
              "IBUS_ACS_CNT_OVF_ST": {
                "bit": 7,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."
              },
              "IBUS_ACS_MISS_CNT_OVF_ST": {
                "bit": 8,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."
              },
              "DBUS_ACS_CNT_OVF_ST": {
                "bit": 9,
                "description": "The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."
              },
              "DBUS_ACS_FLASH_MISS_CNT_OVF_ST": {
                "bit": 10,
                "description": "The bit is used to indicate interrupt by dbus access flash miss counter overflow."
              }
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "CORE0_IBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_IC_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by dbus trying to write icache"
              }
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "CORE0_IBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding dbus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_IC_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by dbus trying to write icache"
              }
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "CORE0_IBUS_ACS_MSK_ICACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_ICACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_ICACHE_ST": {
                "bit": 3,
                "description": "The bit is used to indicate interrupt by cpu access icache while the core0_dbus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_ICACHE_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by dbus trying to write icache"
              }
            },
            "CORE0_DBUS_REJECT_ST": {
              "CORE0_DBUS_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE0_DBUS_WORLD": {
                "bit": 3,
                "description": "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "CORE0_DBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access dbus when authentication fail.",
                "width": 32
              }
            },
            "CORE0_IBUS_REJECT_ST": {
              "CORE0_IBUS_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able",
                "width": 3
              },
              "CORE0_IBUS_WORLD": {
                "bit": 3,
                "description": "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "CORE0_IBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.",
                "width": 32
              }
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "CACHE_MMU_FAULT_CONTENT": {
                "bit": 0,
                "description": "The bits are used to indicate the content of mmu entry which cause mmu fault..",
                "width": 10
              },
              "CACHE_MMU_FAULT_CODE": {
                "bit": 10,
                "description": "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache.",
                "width": 4
              }
            },
            "CACHE_MMU_FAULT_VADDR": {
              "CACHE_MMU_FAULT_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address which cause mmu fault..",
                "width": 32
              }
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "CACHE_FLASH_WRAP_AROUND": {
                "bit": 0,
                "description": "The bit is used to enable wrap around mode when read data from flash."
              }
            },
            "CACHE_MMU_POWER_CTRL": {
              "CACHE_MMU_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              },
              "CACHE_MMU_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              },
              "CACHE_MMU_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              }
            },
            "CACHE_STATE": {
              "ICACHE_STATE": {
                "bit": 0,
                "description": "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              }
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "RECORD_DISABLE_DB_ENCRYPT": {
                "bit": 0,
                "description": "Reserved."
              },
              "RECORD_DISABLE_G0CB_DECRYPT": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "CLK_FORCE_ON_MANUAL_CRYPT": {
                "bit": 0,
                "description": "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_AUTO_CRYPT": {
                "bit": 1,
                "description": "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_CRYPT": {
                "bit": 2,
                "description": "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              }
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "ICACHE_PRELOAD_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache pre-load done."
              }
            },
            "CACHE_SYNC_INT_CTRL": {
              "ICACHE_SYNC_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache sync done."
              }
            },
            "CACHE_MMU_OWNER": {
              "CACHE_MMU_OWNER": {
                "bit": 0,
                "description": "The bits are used to specify the owner of MMU.bit0/bit2: ibus, bit1/bit3: dbus",
                "width": 4
              }
            },
            "CACHE_CONF_MISC": {
              "CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT": {
                "bit": 0,
                "description": "The bit is used to disable checking mmu entry fault by preload operation."
              },
              "CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT": {
                "bit": 1,
                "description": "The bit is used to disable checking mmu entry fault by sync operation."
              },
              "CACHE_TRACE_ENA": {
                "bit": 2,
                "description": "The bit is used to enable cache trace function."
              }
            },
            "ICACHE_FREEZE": {
              "ENA": {
                "bit": 0,
                "description": "The bit is used to enable icache freeze mode"
              },
              "MODE": {
                "bit": 1,
                "description": "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              },
              "DONE": {
                "bit": 2,
                "description": "The bit is used to indicate icache freeze success"
              }
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "ICACHE_ATOMIC_OPERATE_ENA": {
                "bit": 0,
                "description": "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              }
            },
            "CACHE_REQUEST": {
              "BYPASS": {
                "bit": 0,
                "description": "The bit is used to disable request recording which could cause performance issue"
              }
            },
            "IBUS_PMS_TBL_LOCK": {
              "IBUS_PMS_LOCK": {
                "bit": 0,
                "description": "The bit is used to configure the ibus permission control section boundary0"
              }
            },
            "IBUS_PMS_TBL_BOUNDARY0": {
              "IBUS_PMS_BOUNDARY0": {
                "bit": 0,
                "description": "The bit is used to configure the ibus permission control section boundary0",
                "width": 12
              }
            },
            "IBUS_PMS_TBL_BOUNDARY1": {
              "IBUS_PMS_BOUNDARY1": {
                "bit": 0,
                "description": "The bit is used to configure the ibus permission control section boundary1",
                "width": 12
              }
            },
            "IBUS_PMS_TBL_BOUNDARY2": {
              "IBUS_PMS_BOUNDARY2": {
                "bit": 0,
                "description": "The bit is used to configure the ibus permission control section boundary2",
                "width": 12
              }
            },
            "IBUS_PMS_TBL_ATTR": {
              "IBUS_PMS_SCT1_ATTR": {
                "bit": 0,
                "description": "The bit is used to configure attribute of the ibus permission control section1, bit0: fetch in world0, bit1: load in world0, bit2: fetch in world1, bit3: load in world1",
                "width": 4
              },
              "IBUS_PMS_SCT2_ATTR": {
                "bit": 4,
                "description": "The bit is used to configure attribute of the ibus permission control section2, bit0: fetch in world0, bit1: load in world0, bit2: fetch in world1, bit3: load in world1",
                "width": 4
              }
            },
            "DBUS_PMS_TBL_LOCK": {
              "DBUS_PMS_LOCK": {
                "bit": 0,
                "description": "The bit is used to configure the ibus permission control section boundary0"
              }
            },
            "DBUS_PMS_TBL_BOUNDARY0": {
              "DBUS_PMS_BOUNDARY0": {
                "bit": 0,
                "description": "The bit is used to configure the dbus permission control section boundary0",
                "width": 12
              }
            },
            "DBUS_PMS_TBL_BOUNDARY1": {
              "DBUS_PMS_BOUNDARY1": {
                "bit": 0,
                "description": "The bit is used to configure the dbus permission control section boundary1",
                "width": 12
              }
            },
            "DBUS_PMS_TBL_BOUNDARY2": {
              "DBUS_PMS_BOUNDARY2": {
                "bit": 0,
                "description": "The bit is used to configure the dbus permission control section boundary2",
                "width": 12
              }
            },
            "DBUS_PMS_TBL_ATTR": {
              "DBUS_PMS_SCT1_ATTR": {
                "bit": 0,
                "description": "The bit is used to configure attribute of the dbus permission control section1, bit0: load in world0, bit2: load in world1",
                "width": 2
              },
              "DBUS_PMS_SCT2_ATTR": {
                "bit": 2,
                "description": "The bit is used to configure attribute of the dbus permission control section2, bit0: load in world0, bit2: load in world1",
                "width": 2
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "clock gate enable."
              }
            },
            "REG_DATE": {
              "DATE": {
                "bit": 0,
                "description": "version information",
                "width": 28
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x60004000",
              "irq": 16
            },
            {
              "name": "GPIO_SD",
              "base": "0x60004F00"
            }
          ],
          "registers": {
            "BT_SELECT": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO bit select register"
            },
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO output register"
            },
            "OUT_W1TS": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO output set register"
            },
            "OUT_W1TC": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO output clear register"
            },
            "SDIO_SELECT": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO sdio select register"
            },
            "ENABLE": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO output enable register"
            },
            "ENABLE_W1TS": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO output enable set register"
            },
            "ENABLE_W1TC": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO output enable clear register"
            },
            "STRAP": {
              "offset": "0x38",
              "size": 32,
              "description": "pad strapping register"
            },
            "IN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO input register"
            },
            "STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO interrupt status register"
            },
            "STATUS_W1TS": {
              "offset": "0x48",
              "size": 32,
              "description": "GPIO interrupt status set register"
            },
            "STATUS_W1TC": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPIO interrupt status clear register"
            },
            "PCPU_INT": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPIO PRO_CPU interrupt status register"
            },
            "PCPU_NMI_INT": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO PRO_CPU(not shielded) interrupt status register"
            },
            "CPUSDIO_INT": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO CPUSDIO interrupt status register"
            },
            "PIN%s": {
              "offset": "0x74",
              "size": 32,
              "description": "GPIO pin configuration register"
            },
            "STATUS_NEXT": {
              "offset": "0x14C",
              "size": 32,
              "description": "GPIO interrupt source register"
            },
            "FUNC%s_IN_SEL_CFG": {
              "offset": "0x154",
              "size": 32,
              "description": "GPIO input function configuration register"
            },
            "FUNC%s_OUT_SEL_CFG": {
              "offset": "0x554",
              "size": 32,
              "description": "GPIO output function select register"
            },
            "CLOCK_GATE": {
              "offset": "0x62C",
              "size": 32,
              "description": "GPIO clock gate register"
            },
            "REG_DATE": {
              "offset": "0x6FC",
              "size": 32,
              "description": "GPIO version register"
            }
          },
          "bits": {
            "BT_SELECT": {
              "BT_SEL": {
                "bit": 0,
                "description": "GPIO bit select register",
                "width": 32
              }
            },
            "OUT": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO0-25",
                "width": 26
              }
            },
            "OUT_W1TS": {
              "OUT_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO0-25",
                "width": 26
              }
            },
            "OUT_W1TC": {
              "OUT_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO0-25",
                "width": 26
              }
            },
            "SDIO_SELECT": {
              "SDIO_SEL": {
                "bit": 0,
                "description": "GPIO sdio select register",
                "width": 8
              }
            },
            "ENABLE": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO0-25",
                "width": 26
              }
            },
            "ENABLE_W1TS": {
              "ENABLE_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO0-25",
                "width": 26
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO0-25",
                "width": 26
              }
            },
            "STRAP": {
              "STRAPPING": {
                "bit": 0,
                "description": "pad strapping register",
                "width": 16
              }
            },
            "IN": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO0-25",
                "width": 26
              }
            },
            "STATUS": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO0-25",
                "width": 26
              }
            },
            "STATUS_W1TS": {
              "STATUS_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO0-25",
                "width": 26
              }
            },
            "STATUS_W1TC": {
              "STATUS_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO0-25",
                "width": 26
              }
            },
            "PCPU_INT": {
              "PROCPU_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU interrupt status register for GPIO0-25",
                "width": 26
              }
            },
            "PCPU_NMI_INT": {
              "PROCPU_NMI_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-25",
                "width": 26
              }
            },
            "CPUSDIO_INT": {
              "SDIO_INT": {
                "bit": 0,
                "description": "GPIO CPUSDIO interrupt status register for GPIO0-25",
                "width": 26
              }
            },
            "PIN%s": {
              "SYNC2_BYPASS": {
                "bit": 0,
                "description": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "PAD_DRIVER": {
                "bit": 2,
                "description": "set this bit to select pad driver. 1:open-drain. 0:normal."
              },
              "SYNC1_BYPASS": {
                "bit": 3,
                "description": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "INT_TYPE": {
                "bit": 7,
                "description": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level",
                "width": 3
              },
              "WAKEUP_ENABLE": {
                "bit": 10,
                "description": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
              },
              "CONFIG": {
                "bit": 11,
                "description": "reserved",
                "width": 2
              },
              "INT_ENA": {
                "bit": 13,
                "description": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.",
                "width": 5
              }
            },
            "STATUS_NEXT": {
              "STATUS_INTERRUPT_NEXT": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO0-25",
                "width": 26
              }
            },
            "FUNC%s_IN_SEL_CFG": {
              "IN_SEL": {
                "bit": 0,
                "description": "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level.",
                "width": 5
              },
              "IN_INV_SEL": {
                "bit": 5,
                "description": "set this bit to invert input signal. 1:invert. 0:not invert."
              },
              "SEL": {
                "bit": 6,
                "description": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              }
            },
            "FUNC%s_OUT_SEL_CFG": {
              "OUT_SEL": {
                "bit": 0,
                "description": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n].",
                "width": 8
              },
              "INV_SEL": {
                "bit": 8,
                "description": "set this bit to invert output signal.1:invert.0:not invert."
              },
              "OEN_SEL": {
                "bit": 9,
                "description": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              },
              "OEN_INV_SEL": {
                "bit": 10,
                "description": "set this bit to invert output enable signal.1:invert.0:not invert."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "set this bit to enable GPIO clock gate"
              }
            },
            "REG_DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x60013000",
              "irq": 11
            }
          ],
          "registers": {
            "SCL_LOW_PERIOD": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C_SCL_LOW_PERIOD_REG"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C_CTR_REG"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C_SR_REG"
            },
            "TO": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C_TO_REG"
            },
            "SLAVE_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C_SLAVE_ADDR_REG"
            },
            "FIFO_ST": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C_FIFO_ST_REG"
            },
            "FIFO_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C_FIFO_CONF_REG"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C_FIFO_DATA_REG"
            },
            "INT_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C_INT_RAW_REG"
            },
            "INT_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C_INT_CLR_REG"
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "I2C_INT_ENA_REG"
            },
            "INT_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C_INT_STATUS_REG"
            },
            "SDA_HOLD": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C_SDA_HOLD_REG"
            },
            "SDA_SAMPLE": {
              "offset": "0x34",
              "size": 32,
              "description": "I2C_SDA_SAMPLE_REG"
            },
            "SCL_HIGH_PERIOD": {
              "offset": "0x38",
              "size": 32,
              "description": "I2C_SCL_HIGH_PERIOD_REG"
            },
            "SCL_START_HOLD": {
              "offset": "0x40",
              "size": 32,
              "description": "I2C_SCL_START_HOLD_REG"
            },
            "SCL_RSTART_SETUP": {
              "offset": "0x44",
              "size": 32,
              "description": "I2C_SCL_RSTART_SETUP_REG"
            },
            "SCL_STOP_HOLD": {
              "offset": "0x48",
              "size": 32,
              "description": "I2C_SCL_STOP_HOLD_REG"
            },
            "SCL_STOP_SETUP": {
              "offset": "0x4C",
              "size": 32,
              "description": "I2C_SCL_STOP_SETUP_REG"
            },
            "FILTER_CFG": {
              "offset": "0x50",
              "size": 32,
              "description": "I2C_FILTER_CFG_REG"
            },
            "CLK_CONF": {
              "offset": "0x54",
              "size": 32,
              "description": "I2C_CLK_CONF_REG"
            },
            "COMD%s": {
              "offset": "0x58",
              "size": 32,
              "description": "I2C_COMD%s_REG"
            },
            "SCL_ST_TIME_OUT": {
              "offset": "0x78",
              "size": 32,
              "description": "I2C_SCL_ST_TIME_OUT_REG"
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "offset": "0x7C",
              "size": 32,
              "description": "I2C_SCL_MAIN_ST_TIME_OUT_REG"
            },
            "SCL_SP_CONF": {
              "offset": "0x80",
              "size": 32,
              "description": "I2C_SCL_SP_CONF_REG"
            },
            "SCL_STRETCH_CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "I2C_SCL_STRETCH_CONF_REG"
            },
            "DATE": {
              "offset": "0xF8",
              "size": 32,
              "description": "I2C_DATE_REG"
            },
            "TXFIFO_START_ADDR": {
              "offset": "0x100",
              "size": 32,
              "description": "I2C_TXFIFO_START_ADDR_REG"
            },
            "RXFIFO_START_ADDR": {
              "offset": "0x180",
              "size": 32,
              "description": "I2C_RXFIFO_START_ADDR_REG"
            }
          },
          "bits": {
            "SCL_LOW_PERIOD": {
              "SCL_LOW_PERIOD": {
                "bit": 0,
                "description": "reg_scl_low_period",
                "width": 9
              }
            },
            "CTR": {
              "SDA_FORCE_OUT": {
                "bit": 0,
                "description": "reg_sda_force_out"
              },
              "SCL_FORCE_OUT": {
                "bit": 1,
                "description": "reg_scl_force_out"
              },
              "SAMPLE_SCL_LEVEL": {
                "bit": 2,
                "description": "reg_sample_scl_level"
              },
              "RX_FULL_ACK_LEVEL": {
                "bit": 3,
                "description": "reg_rx_full_ack_level"
              },
              "MS_MODE": {
                "bit": 4,
                "description": "reg_ms_mode"
              },
              "TRANS_START": {
                "bit": 5,
                "description": "reg_trans_start"
              },
              "TX_LSB_FIRST": {
                "bit": 6,
                "description": "reg_tx_lsb_first"
              },
              "RX_LSB_FIRST": {
                "bit": 7,
                "description": "reg_rx_lsb_first"
              },
              "CLK_EN": {
                "bit": 8,
                "description": "reg_clk_en"
              },
              "ARBITRATION_EN": {
                "bit": 9,
                "description": "reg_arbitration_en"
              },
              "FSM_RST": {
                "bit": 10,
                "description": "reg_fsm_rst"
              },
              "CONF_UPGATE": {
                "bit": 11,
                "description": "reg_conf_upgate"
              },
              "SLV_TX_AUTO_START_EN": {
                "bit": 12,
                "description": "reg_slv_tx_auto_start_en"
              },
              "ADDR_10BIT_RW_CHECK_EN": {
                "bit": 13,
                "description": "reg_addr_10bit_rw_check_en"
              },
              "ADDR_BROADCASTING_EN": {
                "bit": 14,
                "description": "reg_addr_broadcasting_en"
              }
            },
            "SR": {
              "RESP_REC": {
                "bit": 0,
                "description": "reg_resp_rec"
              },
              "SLAVE_RW": {
                "bit": 1,
                "description": "reg_slave_rw"
              },
              "ARB_LOST": {
                "bit": 3,
                "description": "reg_arb_lost"
              },
              "BUS_BUSY": {
                "bit": 4,
                "description": "reg_bus_busy"
              },
              "SLAVE_ADDRESSED": {
                "bit": 5,
                "description": "reg_slave_addressed"
              },
              "RXFIFO_CNT": {
                "bit": 8,
                "description": "reg_rxfifo_cnt",
                "width": 6
              },
              "STRETCH_CAUSE": {
                "bit": 14,
                "description": "reg_stretch_cause",
                "width": 2
              },
              "TXFIFO_CNT": {
                "bit": 18,
                "description": "reg_txfifo_cnt",
                "width": 6
              },
              "SCL_MAIN_STATE_LAST": {
                "bit": 24,
                "description": "reg_scl_main_state_last",
                "width": 3
              },
              "SCL_STATE_LAST": {
                "bit": 28,
                "description": "reg_scl_state_last",
                "width": 3
              }
            },
            "TO": {
              "TIME_OUT_VALUE": {
                "bit": 0,
                "description": "reg_time_out_value",
                "width": 5
              },
              "TIME_OUT_EN": {
                "bit": 5,
                "description": "reg_time_out_en"
              }
            },
            "SLAVE_ADDR": {
              "SLAVE_ADDR": {
                "bit": 0,
                "description": "reg_slave_addr",
                "width": 15
              },
              "ADDR_10BIT_EN": {
                "bit": 31,
                "description": "reg_addr_10bit_en"
              }
            },
            "FIFO_ST": {
              "RXFIFO_RADDR": {
                "bit": 0,
                "description": "reg_rxfifo_raddr",
                "width": 5
              },
              "RXFIFO_WADDR": {
                "bit": 5,
                "description": "reg_rxfifo_waddr",
                "width": 5
              },
              "TXFIFO_RADDR": {
                "bit": 10,
                "description": "reg_txfifo_raddr",
                "width": 5
              },
              "TXFIFO_WADDR": {
                "bit": 15,
                "description": "reg_txfifo_waddr",
                "width": 5
              },
              "SLAVE_RW_POINT": {
                "bit": 22,
                "description": "reg_slave_rw_point",
                "width": 8
              }
            },
            "FIFO_CONF": {
              "RXFIFO_WM_THRHD": {
                "bit": 0,
                "description": "reg_rxfifo_wm_thrhd",
                "width": 5
              },
              "TXFIFO_WM_THRHD": {
                "bit": 5,
                "description": "reg_txfifo_wm_thrhd",
                "width": 5
              },
              "NONFIFO_EN": {
                "bit": 10,
                "description": "reg_nonfifo_en"
              },
              "FIFO_ADDR_CFG_EN": {
                "bit": 11,
                "description": "reg_fifo_addr_cfg_en"
              },
              "RX_FIFO_RST": {
                "bit": 12,
                "description": "reg_rx_fifo_rst"
              },
              "TX_FIFO_RST": {
                "bit": 13,
                "description": "reg_tx_fifo_rst"
              },
              "FIFO_PRT_EN": {
                "bit": 14,
                "description": "reg_fifo_prt_en"
              }
            },
            "DATA": {
              "FIFO_RDATA": {
                "bit": 0,
                "description": "reg_fifo_rdata",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_WM_INT_RAW": {
                "bit": 0,
                "description": "reg_rxfifo_wm_int_raw"
              },
              "TXFIFO_WM_INT_RAW": {
                "bit": 1,
                "description": "reg_txfifo_wm_int_raw"
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 2,
                "description": "reg_rxfifo_ovf_int_raw"
              },
              "END_DETECT_INT_RAW": {
                "bit": 3,
                "description": "reg_end_detect_int_raw"
              },
              "BYTE_TRANS_DONE_INT_RAW": {
                "bit": 4,
                "description": "reg_byte_trans_done_int_raw"
              },
              "ARBITRATION_LOST_INT_RAW": {
                "bit": 5,
                "description": "reg_arbitration_lost_int_raw"
              },
              "MST_TXFIFO_UDF_INT_RAW": {
                "bit": 6,
                "description": "reg_mst_txfifo_udf_int_raw"
              },
              "TRANS_COMPLETE_INT_RAW": {
                "bit": 7,
                "description": "reg_trans_complete_int_raw"
              },
              "TIME_OUT_INT_RAW": {
                "bit": 8,
                "description": "reg_time_out_int_raw"
              },
              "TRANS_START_INT_RAW": {
                "bit": 9,
                "description": "reg_trans_start_int_raw"
              },
              "NACK_INT_RAW": {
                "bit": 10,
                "description": "reg_nack_int_raw"
              },
              "TXFIFO_OVF_INT_RAW": {
                "bit": 11,
                "description": "reg_txfifo_ovf_int_raw"
              },
              "RXFIFO_UDF_INT_RAW": {
                "bit": 12,
                "description": "reg_rxfifo_udf_int_raw"
              },
              "SCL_ST_TO_INT_RAW": {
                "bit": 13,
                "description": "reg_scl_st_to_int_raw"
              },
              "SCL_MAIN_ST_TO_INT_RAW": {
                "bit": 14,
                "description": "reg_scl_main_st_to_int_raw"
              },
              "DET_START_INT_RAW": {
                "bit": 15,
                "description": "reg_det_start_int_raw"
              },
              "SLAVE_STRETCH_INT_RAW": {
                "bit": 16,
                "description": "reg_slave_stretch_int_raw"
              },
              "GENERAL_CALL_INT_RAW": {
                "bit": 17,
                "description": "reg_general_call_int_raw"
              }
            },
            "INT_CLR": {
              "RXFIFO_WM_INT_CLR": {
                "bit": 0,
                "description": "reg_rxfifo_wm_int_clr"
              },
              "TXFIFO_WM_INT_CLR": {
                "bit": 1,
                "description": "reg_txfifo_wm_int_clr"
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 2,
                "description": "reg_rxfifo_ovf_int_clr"
              },
              "END_DETECT_INT_CLR": {
                "bit": 3,
                "description": "reg_end_detect_int_clr"
              },
              "BYTE_TRANS_DONE_INT_CLR": {
                "bit": 4,
                "description": "reg_byte_trans_done_int_clr"
              },
              "ARBITRATION_LOST_INT_CLR": {
                "bit": 5,
                "description": "reg_arbitration_lost_int_clr"
              },
              "MST_TXFIFO_UDF_INT_CLR": {
                "bit": 6,
                "description": "reg_mst_txfifo_udf_int_clr"
              },
              "TRANS_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "reg_trans_complete_int_clr"
              },
              "TIME_OUT_INT_CLR": {
                "bit": 8,
                "description": "reg_time_out_int_clr"
              },
              "TRANS_START_INT_CLR": {
                "bit": 9,
                "description": "reg_trans_start_int_clr"
              },
              "NACK_INT_CLR": {
                "bit": 10,
                "description": "reg_nack_int_clr"
              },
              "TXFIFO_OVF_INT_CLR": {
                "bit": 11,
                "description": "reg_txfifo_ovf_int_clr"
              },
              "RXFIFO_UDF_INT_CLR": {
                "bit": 12,
                "description": "reg_rxfifo_udf_int_clr"
              },
              "SCL_ST_TO_INT_CLR": {
                "bit": 13,
                "description": "reg_scl_st_to_int_clr"
              },
              "SCL_MAIN_ST_TO_INT_CLR": {
                "bit": 14,
                "description": "reg_scl_main_st_to_int_clr"
              },
              "DET_START_INT_CLR": {
                "bit": 15,
                "description": "reg_det_start_int_clr"
              },
              "SLAVE_STRETCH_INT_CLR": {
                "bit": 16,
                "description": "reg_slave_stretch_int_clr"
              },
              "GENERAL_CALL_INT_CLR": {
                "bit": 17,
                "description": "reg_general_call_int_clr"
              }
            },
            "INT_ENA": {
              "RXFIFO_WM_INT_ENA": {
                "bit": 0,
                "description": "reg_rxfifo_wm_int_ena"
              },
              "TXFIFO_WM_INT_ENA": {
                "bit": 1,
                "description": "reg_txfifo_wm_int_ena"
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 2,
                "description": "reg_rxfifo_ovf_int_ena"
              },
              "END_DETECT_INT_ENA": {
                "bit": 3,
                "description": "reg_end_detect_int_ena"
              },
              "BYTE_TRANS_DONE_INT_ENA": {
                "bit": 4,
                "description": "reg_byte_trans_done_int_ena"
              },
              "ARBITRATION_LOST_INT_ENA": {
                "bit": 5,
                "description": "reg_arbitration_lost_int_ena"
              },
              "MST_TXFIFO_UDF_INT_ENA": {
                "bit": 6,
                "description": "reg_mst_txfifo_udf_int_ena"
              },
              "TRANS_COMPLETE_INT_ENA": {
                "bit": 7,
                "description": "reg_trans_complete_int_ena"
              },
              "TIME_OUT_INT_ENA": {
                "bit": 8,
                "description": "reg_time_out_int_ena"
              },
              "TRANS_START_INT_ENA": {
                "bit": 9,
                "description": "reg_trans_start_int_ena"
              },
              "NACK_INT_ENA": {
                "bit": 10,
                "description": "reg_nack_int_ena"
              },
              "TXFIFO_OVF_INT_ENA": {
                "bit": 11,
                "description": "reg_txfifo_ovf_int_ena"
              },
              "RXFIFO_UDF_INT_ENA": {
                "bit": 12,
                "description": "reg_rxfifo_udf_int_ena"
              },
              "SCL_ST_TO_INT_ENA": {
                "bit": 13,
                "description": "reg_scl_st_to_int_ena"
              },
              "SCL_MAIN_ST_TO_INT_ENA": {
                "bit": 14,
                "description": "reg_scl_main_st_to_int_ena"
              },
              "DET_START_INT_ENA": {
                "bit": 15,
                "description": "reg_det_start_int_ena"
              },
              "SLAVE_STRETCH_INT_ENA": {
                "bit": 16,
                "description": "reg_slave_stretch_int_ena"
              },
              "GENERAL_CALL_INT_ENA": {
                "bit": 17,
                "description": "reg_general_call_int_ena"
              }
            },
            "INT_STATUS": {
              "RXFIFO_WM_INT_ST": {
                "bit": 0,
                "description": "reg_rxfifo_wm_int_st"
              },
              "TXFIFO_WM_INT_ST": {
                "bit": 1,
                "description": "reg_txfifo_wm_int_st"
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 2,
                "description": "reg_rxfifo_ovf_int_st"
              },
              "END_DETECT_INT_ST": {
                "bit": 3,
                "description": "reg_end_detect_int_st"
              },
              "BYTE_TRANS_DONE_INT_ST": {
                "bit": 4,
                "description": "reg_byte_trans_done_int_st"
              },
              "ARBITRATION_LOST_INT_ST": {
                "bit": 5,
                "description": "reg_arbitration_lost_int_st"
              },
              "MST_TXFIFO_UDF_INT_ST": {
                "bit": 6,
                "description": "reg_mst_txfifo_udf_int_st"
              },
              "TRANS_COMPLETE_INT_ST": {
                "bit": 7,
                "description": "reg_trans_complete_int_st"
              },
              "TIME_OUT_INT_ST": {
                "bit": 8,
                "description": "reg_time_out_int_st"
              },
              "TRANS_START_INT_ST": {
                "bit": 9,
                "description": "reg_trans_start_int_st"
              },
              "NACK_INT_ST": {
                "bit": 10,
                "description": "reg_nack_int_st"
              },
              "TXFIFO_OVF_INT_ST": {
                "bit": 11,
                "description": "reg_txfifo_ovf_int_st"
              },
              "RXFIFO_UDF_INT_ST": {
                "bit": 12,
                "description": "reg_rxfifo_udf_int_st"
              },
              "SCL_ST_TO_INT_ST": {
                "bit": 13,
                "description": "reg_scl_st_to_int_st"
              },
              "SCL_MAIN_ST_TO_INT_ST": {
                "bit": 14,
                "description": "reg_scl_main_st_to_int_st"
              },
              "DET_START_INT_ST": {
                "bit": 15,
                "description": "reg_det_start_int_st"
              },
              "SLAVE_STRETCH_INT_ST": {
                "bit": 16,
                "description": "reg_slave_stretch_int_st"
              },
              "GENERAL_CALL_INT_ST": {
                "bit": 17,
                "description": "reg_general_call_int_st"
              }
            },
            "SDA_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "reg_sda_hold_time",
                "width": 9
              }
            },
            "SDA_SAMPLE": {
              "TIME": {
                "bit": 0,
                "description": "reg_sda_sample_time",
                "width": 9
              }
            },
            "SCL_HIGH_PERIOD": {
              "SCL_HIGH_PERIOD": {
                "bit": 0,
                "description": "reg_scl_high_period",
                "width": 9
              },
              "SCL_WAIT_HIGH_PERIOD": {
                "bit": 9,
                "description": "reg_scl_wait_high_period",
                "width": 7
              }
            },
            "SCL_START_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "reg_scl_start_hold_time",
                "width": 9
              }
            },
            "SCL_RSTART_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "reg_scl_rstart_setup_time",
                "width": 9
              }
            },
            "SCL_STOP_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "reg_scl_stop_hold_time",
                "width": 9
              }
            },
            "SCL_STOP_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "reg_scl_stop_setup_time",
                "width": 9
              }
            },
            "FILTER_CFG": {
              "SCL_FILTER_THRES": {
                "bit": 0,
                "description": "reg_scl_filter_thres",
                "width": 4
              },
              "SDA_FILTER_THRES": {
                "bit": 4,
                "description": "reg_sda_filter_thres",
                "width": 4
              },
              "SCL_FILTER_EN": {
                "bit": 8,
                "description": "reg_scl_filter_en"
              },
              "SDA_FILTER_EN": {
                "bit": 9,
                "description": "reg_sda_filter_en"
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_NUM": {
                "bit": 0,
                "description": "reg_sclk_div_num",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 8,
                "description": "reg_sclk_div_a",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 14,
                "description": "reg_sclk_div_b",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "reg_sclk_sel"
              },
              "SCLK_ACTIVE": {
                "bit": 21,
                "description": "reg_sclk_active"
              }
            },
            "COMD%s": {
              "COMMAND": {
                "bit": 0,
                "description": "reg_command",
                "width": 14
              },
              "COMMAND_DONE": {
                "bit": 31,
                "description": "reg_command_done"
              }
            },
            "SCL_ST_TIME_OUT": {
              "SCL_ST_TO_I2C": {
                "bit": 0,
                "description": "reg_scl_st_to_regno more than 23",
                "width": 5
              }
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "SCL_MAIN_ST_TO_I2C": {
                "bit": 0,
                "description": "reg_scl_main_st_to_regno more than 23",
                "width": 5
              }
            },
            "SCL_SP_CONF": {
              "SCL_RST_SLV_EN": {
                "bit": 0,
                "description": "reg_scl_rst_slv_en"
              },
              "SCL_RST_SLV_NUM": {
                "bit": 1,
                "description": "reg_scl_rst_slv_num",
                "width": 5
              },
              "SCL_PD_EN": {
                "bit": 6,
                "description": "reg_scl_pd_en"
              },
              "SDA_PD_EN": {
                "bit": 7,
                "description": "reg_sda_pd_en"
              }
            },
            "SCL_STRETCH_CONF": {
              "STRETCH_PROTECT_NUM": {
                "bit": 0,
                "description": "reg_stretch_protect_num",
                "width": 10
              },
              "SLAVE_SCL_STRETCH_EN": {
                "bit": 10,
                "description": "reg_slave_scl_stretch_en"
              },
              "SLAVE_SCL_STRETCH_CLR": {
                "bit": 11,
                "description": "reg_slave_scl_stretch_clr"
              },
              "SLAVE_BYTE_ACK_CTL_EN": {
                "bit": 12,
                "description": "reg_slave_byte_ack_ctl_en"
              },
              "SLAVE_BYTE_ACK_LVL": {
                "bit": 13,
                "description": "reg_slave_byte_ack_lvl"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_date",
                "width": 32
              }
            },
            "TXFIFO_START_ADDR": {
              "TXFIFO_START_ADDR": {
                "bit": 0,
                "description": "reg_txfifo_start_addr.",
                "width": 32
              }
            },
            "RXFIFO_START_ADDR": {
              "RXFIFO_START_ADDR": {
                "bit": 0,
                "description": "reg_rxfifo_start_addr.",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x6002D000",
              "irq": 20
            }
          ],
          "registers": {
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S interrupt raw register, valid in level."
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S interrupt clear register."
            },
            "RX_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S RX configure register"
            },
            "TX_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S TX configure register"
            },
            "RX_CONF1": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S RX configure register 1"
            },
            "TX_CONF1": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S TX configure register 1"
            },
            "RX_CLKM_CONF": {
              "offset": "0x30",
              "size": 32,
              "description": "I2S RX clock configure register"
            },
            "TX_CLKM_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "I2S TX clock configure register"
            },
            "RX_CLKM_DIV_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "I2S RX module clock divider configure register"
            },
            "TX_CLKM_DIV_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "I2S TX module clock divider configure register"
            },
            "TX_PCM2PDM_CONF": {
              "offset": "0x40",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "TX_PCM2PDM_CONF1": {
              "offset": "0x44",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "RX_TDM_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "TX_TDM_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "RX_TIMING": {
              "offset": "0x58",
              "size": 32,
              "description": "I2S RX timing control register"
            },
            "TX_TIMING": {
              "offset": "0x5C",
              "size": 32,
              "description": "I2S TX timing control register"
            },
            "LC_HUNG_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "I2S HUNG configure register."
            },
            "RXEOF_NUM": {
              "offset": "0x64",
              "size": 32,
              "description": "I2S RX data number control register."
            },
            "CONF_SIGLE_DATA": {
              "offset": "0x68",
              "size": 32,
              "description": "I2S signal data register"
            },
            "STATE": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2S TX status register"
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "INT_RAW": {
              "RX_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ST": {
              "RX_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ENA": {
              "RX_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_CLR": {
              "RX_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the i2s_tx_hung_int interrupt"
              }
            },
            "RX_CONF": {
              "RX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset receiver"
              },
              "RX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Rx AFIFO"
              },
              "RX_START": {
                "bit": 2,
                "description": "Set this bit to start receiving data"
              },
              "RX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave receiver mode"
              },
              "RX_MONO": {
                "bit": 5,
                "description": "Set this bit to enable receiver  in mono mode"
              },
              "RX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              },
              "RX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done."
              },
              "RX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              },
              "RX_PCM_CONF": {
                "bit": 10,
                "description": "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "RX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass Compress/Decompress module for received data."
              },
              "RX_STOP_MODE": {
                "bit": 13,
                "description": "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full.",
                "width": 2
              },
              "RX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              },
              "RX_24_FILL_EN": {
                "bit": 16,
                "description": "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              },
              "RX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              },
              "RX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              },
              "RX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Rx mode . 0: Disable."
              },
              "RX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Rx mode . 0: Disable."
              }
            },
            "TX_CONF": {
              "TX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset transmitter"
              },
              "TX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Tx AFIFO"
              },
              "TX_START": {
                "bit": 2,
                "description": "Set this bit to start transmitting data"
              },
              "TX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave transmitter mode"
              },
              "TX_MONO": {
                "bit": 5,
                "description": "Set this bit to enable transmitter in mono mode"
              },
              "TX_CHAN_EQUAL": {
                "bit": 6,
                "description": "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              },
              "TX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              },
              "TX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done."
              },
              "TX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              },
              "TX_PCM_CONF": {
                "bit": 10,
                "description": "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "TX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass  Compress/Decompress module for transmitted data."
              },
              "TX_STOP_EN": {
                "bit": 13,
                "description": "Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy"
              },
              "TX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              },
              "TX_24_FILL_EN": {
                "bit": 16,
                "description": "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              },
              "TX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              },
              "TX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              },
              "TX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Tx mode . 0: Disable."
              },
              "TX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Tx mode . 0: Disable."
              },
              "TX_CHAN_MOD": {
                "bit": 24,
                "description": "I2S transmitter channel mode configuration bits.",
                "width": 3
              },
              "SIG_LOOPBACK": {
                "bit": 27,
                "description": "Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals."
              }
            },
            "RX_CONF1": {
              "RX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck",
                "width": 7
              },
              "RX_BCK_DIV_NUM": {
                "bit": 7,
                "description": "Bit clock configuration bits in receiver mode.",
                "width": 6
              },
              "RX_BITS_MOD": {
                "bit": 13,
                "description": "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "RX_HALF_SAMPLE_BITS": {
                "bit": 18,
                "description": "I2S Rx half sample bits -1.",
                "width": 6
              },
              "RX_TDM_CHAN_BITS": {
                "bit": 24,
                "description": "The Rx bit number for each channel minus 1in TDM mode.",
                "width": 5
              },
              "RX_MSB_SHIFT": {
                "bit": 29,
                "description": "Set this bit to enable receiver in Phillips standard mode"
              }
            },
            "TX_CONF1": {
              "TX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck",
                "width": 7
              },
              "TX_BCK_DIV_NUM": {
                "bit": 7,
                "description": "Bit clock configuration bits in transmitter mode.",
                "width": 6
              },
              "TX_BITS_MOD": {
                "bit": 13,
                "description": "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "TX_HALF_SAMPLE_BITS": {
                "bit": 18,
                "description": "I2S Tx half sample bits -1.",
                "width": 6
              },
              "TX_TDM_CHAN_BITS": {
                "bit": 24,
                "description": "The Tx bit number for each channel minus 1in TDM mode.",
                "width": 5
              },
              "TX_MSB_SHIFT": {
                "bit": 29,
                "description": "Set this bit to enable transmitter in Phillips standard mode"
              },
              "TX_BCK_NO_DLY": {
                "bit": 30,
                "description": "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              }
            },
            "RX_CLKM_CONF": {
              "RX_CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S clock divider value",
                "width": 8
              },
              "RX_CLK_ACTIVE": {
                "bit": 26,
                "description": "I2S Rx module clock enable signal."
              },
              "RX_CLK_SEL": {
                "bit": 27,
                "description": "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.",
                "width": 2
              },
              "MCLK_SEL": {
                "bit": 29,
                "description": "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              }
            },
            "TX_CLKM_CONF": {
              "TX_CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div.",
                "width": 8
              },
              "TX_CLK_ACTIVE": {
                "bit": 26,
                "description": "I2S Tx module clock enable signal."
              },
              "TX_CLK_SEL": {
                "bit": 27,
                "description": "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 29,
                "description": "Set this bit to enable clk gate"
              }
            },
            "RX_CLKM_DIV_CONF": {
              "RX_CLKM_DIV_Z": {
                "bit": 0,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b).",
                "width": 9
              },
              "RX_CLKM_DIV_Y": {
                "bit": 9,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b)).",
                "width": 9
              },
              "RX_CLKM_DIV_X": {
                "bit": 18,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.",
                "width": 9
              },
              "RX_CLKM_DIV_YN1": {
                "bit": 27,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              }
            },
            "TX_CLKM_DIV_CONF": {
              "TX_CLKM_DIV_Z": {
                "bit": 0,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b).",
                "width": 9
              },
              "TX_CLKM_DIV_Y": {
                "bit": 9,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b)).",
                "width": 9
              },
              "TX_CLKM_DIV_X": {
                "bit": 18,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.",
                "width": 9
              },
              "TX_CLKM_DIV_YN1": {
                "bit": 27,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              }
            },
            "TX_PCM2PDM_CONF": {
              "TX_PDM_HP_BYPASS": {
                "bit": 0,
                "description": "I2S TX PDM bypass hp filter or not. The option has been removed."
              },
              "TX_PDM_SINC_OSR2": {
                "bit": 1,
                "description": "I2S TX PDM OSR2 value",
                "width": 4
              },
              "TX_PDM_PRESCALE": {
                "bit": 5,
                "description": "I2S TX PDM prescale for sigmadelta",
                "width": 8
              },
              "TX_PDM_HP_IN_SHIFT": {
                "bit": 13,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_LP_IN_SHIFT": {
                "bit": 15,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SINC_IN_SHIFT": {
                "bit": 17,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_IN_SHIFT": {
                "bit": 19,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_DITHER2": {
                "bit": 21,
                "description": "I2S TX PDM sigmadelta dither2 value"
              },
              "TX_PDM_SIGMADELTA_DITHER": {
                "bit": 22,
                "description": "I2S TX PDM sigmadelta dither value"
              },
              "TX_PDM_DAC_2OUT_EN": {
                "bit": 23,
                "description": "I2S TX PDM dac mode enable"
              },
              "TX_PDM_DAC_MODE_EN": {
                "bit": 24,
                "description": "I2S TX PDM dac 2channel enable"
              },
              "PCM2PDM_CONV_EN": {
                "bit": 25,
                "description": "I2S TX PDM Converter enable"
              }
            },
            "TX_PCM2PDM_CONF1": {
              "TX_PDM_FP": {
                "bit": 0,
                "description": "I2S TX PDM Fp",
                "width": 10
              },
              "TX_PDM_FS": {
                "bit": 10,
                "description": "I2S TX PDM Fs",
                "width": 10
              },
              "TX_IIR_HP_MULT12_5": {
                "bit": 20,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])",
                "width": 3
              },
              "TX_IIR_HP_MULT12_0": {
                "bit": 23,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])",
                "width": 3
              }
            },
            "RX_TDM_CTRL": {
              "RX_TDM_PDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              }
            },
            "TX_TDM_CTRL": {
              "TX_TDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              },
              "TX_TDM_SKIP_MSK_EN": {
                "bit": 20,
                "description": "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              }
            },
            "RX_TIMING": {
              "RX_SD_IN_DM": {
                "bit": 0,
                "description": "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "TX_TIMING": {
              "TX_SD_OUT_DM": {
                "bit": 0,
                "description": "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_SD1_OUT_DM": {
                "bit": 4,
                "description": "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "LC_HUNG_CONF": {
              "LC_FIFO_TIMEOUT": {
                "bit": 0,
                "description": "the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value",
                "width": 8
              },
              "LC_FIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift",
                "width": 3
              },
              "LC_FIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "The enable bit for FIFO timeout"
              }
            },
            "RXEOF_NUM": {
              "RX_EOF_NUM": {
                "bit": 0,
                "description": "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.",
                "width": 12
              }
            },
            "CONF_SIGLE_DATA": {
              "SINGLE_DATA": {
                "bit": 0,
                "description": "The configured constant channel data to be sent out.",
                "width": 32
              }
            },
            "STATE": {
              "TX_IDLE": {
                "bit": 0,
                "description": "1: i2s_tx is idle state. 0: i2s_tx is working."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "I2S version control register",
                "width": 28
              }
            }
          }
        },
        "INTERRUPT": {
          "instances": [
            {
              "name": "INTERRUPT_CORE0",
              "base": "0x600C2000",
              "irq": 0
            }
          ],
          "registers": {
            "MAC_INTR_MAP": {
              "offset": "0x00",
              "size": 32,
              "description": "mac intr map register"
            },
            "MAC_NMI_MAP": {
              "offset": "0x04",
              "size": 32,
              "description": "mac nmi_intr map register"
            },
            "PWR_INTR_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "pwr intr map register"
            },
            "BB_INT_MAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "bb intr map register"
            },
            "BT_MAC_INT_MAP": {
              "offset": "0x10",
              "size": 32,
              "description": "bt intr map register"
            },
            "BT_BB_INT_MAP": {
              "offset": "0x14",
              "size": 32,
              "description": "bb_bt intr map register"
            },
            "BT_BB_NMI_MAP": {
              "offset": "0x18",
              "size": 32,
              "description": "bb_bt_nmi intr map register"
            },
            "RWBT_IRQ_MAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "rwbt intr map register"
            },
            "RWBLE_IRQ_MAP": {
              "offset": "0x20",
              "size": 32,
              "description": "rwble intr map register"
            },
            "RWBT_NMI_MAP": {
              "offset": "0x24",
              "size": 32,
              "description": "rwbt_nmi intr map register"
            },
            "RWBLE_NMI_MAP": {
              "offset": "0x28",
              "size": 32,
              "description": "rwble_nmi intr map register"
            },
            "I2C_MST_INT_MAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "i2c intr map register"
            },
            "SLC0_INTR_MAP": {
              "offset": "0x30",
              "size": 32,
              "description": "slc0 intr map register"
            },
            "SLC1_INTR_MAP": {
              "offset": "0x34",
              "size": 32,
              "description": "slc1 intr map register"
            },
            "APB_CTRL_INTR_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "apb_ctrl intr map register"
            },
            "UHCI0_INTR_MAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "uchi0 intr map register"
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "offset": "0x40",
              "size": 32,
              "description": "gpio intr map register"
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "offset": "0x44",
              "size": 32,
              "description": "gpio_pro intr map register"
            },
            "SPI_INTR_1_MAP": {
              "offset": "0x48",
              "size": 32,
              "description": "gpio_pro_nmi intr map register"
            },
            "SPI_INTR_2_MAP": {
              "offset": "0x4C",
              "size": 32,
              "description": "spi1 intr map register"
            },
            "I2S1_INT_MAP": {
              "offset": "0x50",
              "size": 32,
              "description": "spi2 intr map register"
            },
            "UART_INTR_MAP": {
              "offset": "0x54",
              "size": 32,
              "description": "i2s1 intr map register"
            },
            "UART1_INTR_MAP": {
              "offset": "0x58",
              "size": 32,
              "description": "uart1 intr map register"
            },
            "LEDC_INT_MAP": {
              "offset": "0x5C",
              "size": 32,
              "description": "ledc intr map register"
            },
            "EFUSE_INT_MAP": {
              "offset": "0x60",
              "size": 32,
              "description": "efuse intr map register"
            },
            "CAN_INT_MAP": {
              "offset": "0x64",
              "size": 32,
              "description": "can intr map register"
            },
            "USB_INTR_MAP": {
              "offset": "0x68",
              "size": 32,
              "description": "usb intr map register"
            },
            "RTC_CORE_INTR_MAP": {
              "offset": "0x6C",
              "size": 32,
              "description": "rtc intr map register"
            },
            "RMT_INTR_MAP": {
              "offset": "0x70",
              "size": 32,
              "description": "rmt intr map register"
            },
            "I2C_EXT0_INTR_MAP": {
              "offset": "0x74",
              "size": 32,
              "description": "i2c intr map register"
            },
            "TIMER_INT1_MAP": {
              "offset": "0x78",
              "size": 32,
              "description": "timer1 intr map register"
            },
            "TIMER_INT2_MAP": {
              "offset": "0x7C",
              "size": 32,
              "description": "timer2 intr map register"
            },
            "TG_T0_INT_MAP": {
              "offset": "0x80",
              "size": 32,
              "description": "tg to intr map register"
            },
            "TG_WDT_INT_MAP": {
              "offset": "0x84",
              "size": 32,
              "description": "tg wdt intr map register"
            },
            "TG1_T0_INT_MAP": {
              "offset": "0x88",
              "size": 32,
              "description": "tg1 to intr map register"
            },
            "TG1_WDT_INT_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "tg1 wdt intr map register"
            },
            "CACHE_IA_INT_MAP": {
              "offset": "0x90",
              "size": 32,
              "description": "cache ia intr map register"
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "offset": "0x94",
              "size": 32,
              "description": "systimer intr map register"
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "offset": "0x98",
              "size": 32,
              "description": "systimer target1 intr map register"
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "systimer target2 intr map register"
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "offset": "0xA0",
              "size": 32,
              "description": "spi mem reject intr map register"
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "offset": "0xA4",
              "size": 32,
              "description": "icache perload intr map register"
            },
            "ICACHE_SYNC_INT_MAP": {
              "offset": "0xA8",
              "size": 32,
              "description": "icache sync intr map register"
            },
            "APB_ADC_INT_MAP": {
              "offset": "0xAC",
              "size": 32,
              "description": "adc intr map register"
            },
            "DMA_CH0_INT_MAP": {
              "offset": "0xB0",
              "size": 32,
              "description": "dma ch0 intr map register"
            },
            "DMA_CH1_INT_MAP": {
              "offset": "0xB4",
              "size": 32,
              "description": "dma ch1 intr map register"
            },
            "DMA_CH2_INT_MAP": {
              "offset": "0xB8",
              "size": 32,
              "description": "dma ch2 intr map register"
            },
            "RSA_INT_MAP": {
              "offset": "0xBC",
              "size": 32,
              "description": "rsa intr map register"
            },
            "AES_INT_MAP": {
              "offset": "0xC0",
              "size": 32,
              "description": "aes intr map register"
            },
            "SHA_INT_MAP": {
              "offset": "0xC4",
              "size": 32,
              "description": "sha intr map register"
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "offset": "0xC8",
              "size": 32,
              "description": "cpu from cpu 0 intr map register"
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "offset": "0xCC",
              "size": 32,
              "description": "cpu from cpu 0 intr map register"
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "offset": "0xD0",
              "size": 32,
              "description": "cpu from cpu 1 intr map register"
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "offset": "0xD4",
              "size": 32,
              "description": "cpu from cpu 3 intr map register"
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "offset": "0xD8",
              "size": 32,
              "description": "assist debug intr map register"
            },
            "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0xDC",
              "size": 32,
              "description": "dma pms violatile intr map register"
            },
            "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0xE0",
              "size": 32,
              "description": "iram0 pms violatile intr map register"
            },
            "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0xE4",
              "size": 32,
              "description": "mac intr map register"
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0xE8",
              "size": 32,
              "description": "mac intr map register"
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "offset": "0xEC",
              "size": 32,
              "description": "mac intr map register"
            },
            "BACKUP_PMS_VIOLATE_INTR_MAP": {
              "offset": "0xF0",
              "size": 32,
              "description": "mac intr map register"
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "offset": "0xF4",
              "size": 32,
              "description": "mac intr map register"
            },
            "INTR_STATUS_REG_0": {
              "offset": "0xF8",
              "size": 32,
              "description": "mac intr map register"
            },
            "INTR_STATUS_REG_1": {
              "offset": "0xFC",
              "size": 32,
              "description": "mac intr map register"
            },
            "CLOCK_GATE": {
              "offset": "0x100",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_ENABLE": {
              "offset": "0x104",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_TYPE": {
              "offset": "0x108",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_CLEAR": {
              "offset": "0x10C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_EIP_STATUS": {
              "offset": "0x110",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_0": {
              "offset": "0x114",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_1": {
              "offset": "0x118",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_2": {
              "offset": "0x11C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_3": {
              "offset": "0x120",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_4": {
              "offset": "0x124",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_5": {
              "offset": "0x128",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_6": {
              "offset": "0x12C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_7": {
              "offset": "0x130",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_8": {
              "offset": "0x134",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_9": {
              "offset": "0x138",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_10": {
              "offset": "0x13C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_11": {
              "offset": "0x140",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_12": {
              "offset": "0x144",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_13": {
              "offset": "0x148",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_14": {
              "offset": "0x14C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_15": {
              "offset": "0x150",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_16": {
              "offset": "0x154",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_17": {
              "offset": "0x158",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_18": {
              "offset": "0x15C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_19": {
              "offset": "0x160",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_20": {
              "offset": "0x164",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_21": {
              "offset": "0x168",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_22": {
              "offset": "0x16C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_23": {
              "offset": "0x170",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_24": {
              "offset": "0x174",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_25": {
              "offset": "0x178",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_26": {
              "offset": "0x17C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_27": {
              "offset": "0x180",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_28": {
              "offset": "0x184",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_29": {
              "offset": "0x188",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_30": {
              "offset": "0x18C",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_PRI_31": {
              "offset": "0x190",
              "size": 32,
              "description": "mac intr map register"
            },
            "CPU_INT_THRESH": {
              "offset": "0x194",
              "size": 32,
              "description": "mac intr map register"
            },
            "INTERRUPT_REG_DATE": {
              "offset": "0x7FC",
              "size": 32,
              "description": "mac intr map register"
            }
          },
          "bits": {
            "MAC_INTR_MAP": {
              "MAC_INTR_MAP": {
                "bit": 0,
                "description": "core0_mac_intr_map",
                "width": 5
              }
            },
            "MAC_NMI_MAP": {
              "MAC_NMI_MAP": {
                "bit": 0,
                "description": "reg_core0_mac_nmi_map",
                "width": 5
              }
            },
            "PWR_INTR_MAP": {
              "PWR_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_pwr_intr_map",
                "width": 5
              }
            },
            "BB_INT_MAP": {
              "BB_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_bb_int_map",
                "width": 5
              }
            },
            "BT_MAC_INT_MAP": {
              "BT_MAC_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_bt_mac_int_map",
                "width": 5
              }
            },
            "BT_BB_INT_MAP": {
              "BT_BB_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_bt_bb_int_map",
                "width": 5
              }
            },
            "BT_BB_NMI_MAP": {
              "BT_BB_NMI_MAP": {
                "bit": 0,
                "description": "reg_core0_bt_bb_nmi_map",
                "width": 5
              }
            },
            "RWBT_IRQ_MAP": {
              "RWBT_IRQ_MAP": {
                "bit": 0,
                "description": "reg_core0_rwbt_irq_map",
                "width": 5
              }
            },
            "RWBLE_IRQ_MAP": {
              "RWBLE_IRQ_MAP": {
                "bit": 0,
                "description": "reg_core0_rwble_irq_map",
                "width": 5
              }
            },
            "RWBT_NMI_MAP": {
              "RWBT_NMI_MAP": {
                "bit": 0,
                "description": "reg_core0_rwbt_nmi_map",
                "width": 5
              }
            },
            "RWBLE_NMI_MAP": {
              "RWBLE_NMI_MAP": {
                "bit": 0,
                "description": "reg_core0_rwble_nmi_map",
                "width": 5
              }
            },
            "I2C_MST_INT_MAP": {
              "I2C_MST_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_i2c_mst_int_map",
                "width": 5
              }
            },
            "SLC0_INTR_MAP": {
              "SLC0_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_slc0_intr_map",
                "width": 5
              }
            },
            "SLC1_INTR_MAP": {
              "SLC1_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_slc1_intr_map",
                "width": 5
              }
            },
            "APB_CTRL_INTR_MAP": {
              "APB_CTRL_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_apb_ctrl_intr_map",
                "width": 5
              }
            },
            "UHCI0_INTR_MAP": {
              "UHCI0_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_uhci0_intr_map",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "GPIO_INTERRUPT_PRO_MAP": {
                "bit": 0,
                "description": "reg_core0_gpio_interrupt_pro_map",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "GPIO_INTERRUPT_PRO_NMI_MAP": {
                "bit": 0,
                "description": "reg_core0_gpio_interrupt_pro_nmi_map",
                "width": 5
              }
            },
            "SPI_INTR_1_MAP": {
              "SPI_INTR_1_MAP": {
                "bit": 0,
                "description": "reg_core0_spi_intr_1_map",
                "width": 5
              }
            },
            "SPI_INTR_2_MAP": {
              "SPI_INTR_2_MAP": {
                "bit": 0,
                "description": "reg_core0_spi_intr_2_map",
                "width": 5
              }
            },
            "I2S1_INT_MAP": {
              "I2S1_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_i2s1_int_map",
                "width": 5
              }
            },
            "UART_INTR_MAP": {
              "UART_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_uart_intr_map",
                "width": 5
              }
            },
            "UART1_INTR_MAP": {
              "UART1_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_uart1_intr_map",
                "width": 5
              }
            },
            "LEDC_INT_MAP": {
              "LEDC_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_ledc_int_map",
                "width": 5
              }
            },
            "EFUSE_INT_MAP": {
              "EFUSE_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_efuse_int_map",
                "width": 5
              }
            },
            "CAN_INT_MAP": {
              "CAN_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_can_int_map",
                "width": 5
              }
            },
            "USB_INTR_MAP": {
              "USB_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_usb_intr_map",
                "width": 5
              }
            },
            "RTC_CORE_INTR_MAP": {
              "RTC_CORE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_rtc_core_intr_map",
                "width": 5
              }
            },
            "RMT_INTR_MAP": {
              "RMT_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_rmt_intr_map",
                "width": 5
              }
            },
            "I2C_EXT0_INTR_MAP": {
              "I2C_EXT0_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_i2c_ext0_intr_map",
                "width": 5
              }
            },
            "TIMER_INT1_MAP": {
              "TIMER_INT1_MAP": {
                "bit": 0,
                "description": "reg_core0_timer_int1_map",
                "width": 5
              }
            },
            "TIMER_INT2_MAP": {
              "TIMER_INT2_MAP": {
                "bit": 0,
                "description": "reg_core0_timer_int2_map",
                "width": 5
              }
            },
            "TG_T0_INT_MAP": {
              "TG_T0_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_tg_t0_int_map",
                "width": 5
              }
            },
            "TG_WDT_INT_MAP": {
              "TG_WDT_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_tg_wdt_int_map",
                "width": 5
              }
            },
            "TG1_T0_INT_MAP": {
              "TG1_T0_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_tg1_t0_int_map",
                "width": 5
              }
            },
            "TG1_WDT_INT_MAP": {
              "TG1_WDT_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_tg1_wdt_int_map",
                "width": 5
              }
            },
            "CACHE_IA_INT_MAP": {
              "CACHE_IA_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_cache_ia_int_map",
                "width": 5
              }
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "SYSTIMER_TARGET0_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_systimer_target0_int_map",
                "width": 5
              }
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "SYSTIMER_TARGET1_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_systimer_target1_int_map",
                "width": 5
              }
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "SYSTIMER_TARGET2_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_systimer_target2_int_map",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "SPI_MEM_REJECT_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_spi_mem_reject_intr_map",
                "width": 5
              }
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "ICACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_icache_preload_int_map",
                "width": 5
              }
            },
            "ICACHE_SYNC_INT_MAP": {
              "ICACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_icache_sync_int_map",
                "width": 5
              }
            },
            "APB_ADC_INT_MAP": {
              "APB_ADC_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_apb_adc_int_map",
                "width": 5
              }
            },
            "DMA_CH0_INT_MAP": {
              "DMA_CH0_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_dma_ch0_int_map",
                "width": 5
              }
            },
            "DMA_CH1_INT_MAP": {
              "DMA_CH1_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_dma_ch1_int_map",
                "width": 5
              }
            },
            "DMA_CH2_INT_MAP": {
              "DMA_CH2_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_dma_ch2_int_map",
                "width": 5
              }
            },
            "RSA_INT_MAP": {
              "RSA_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_rsa_int_map",
                "width": 5
              }
            },
            "AES_INT_MAP": {
              "AES_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_aes_int_map",
                "width": 5
              }
            },
            "SHA_INT_MAP": {
              "SHA_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_sha_int_map",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "CPU_INTR_FROM_CPU_0_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_intr_from_cpu_0_map",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "CPU_INTR_FROM_CPU_1_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_intr_from_cpu_1_map",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "CPU_INTR_FROM_CPU_2_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_intr_from_cpu_2_map",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "CPU_INTR_FROM_CPU_3_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_intr_from_cpu_3_map",
                "width": 5
              }
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "ASSIST_DEBUG_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_assist_debug_intr_map",
                "width": 5
              }
            },
            "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_dma_apbperi_pms_monitor_violate_intr_map",
                "width": 5
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_core_0_iram0_pms_monitor_violate_intr_map",
                "width": 5
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_core_0_dram0_pms_monitor_violate_intr_map",
                "width": 5
              }
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_core_0_pif_pms_monitor_violate_intr_map",
                "width": 5
              }
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_core_0_pif_pms_monitor_violate_size_intr_map",
                "width": 5
              }
            },
            "BACKUP_PMS_VIOLATE_INTR_MAP": {
              "BACKUP_PMS_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "reg_core0_backup_pms_violate_intr_map",
                "width": 5
              }
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "CACHE_CORE0_ACS_INT_MAP": {
                "bit": 0,
                "description": "reg_core0_cache_core0_acs_int_map",
                "width": 5
              }
            },
            "INTR_STATUS_REG_0": {
              "INTR_STATUS_0": {
                "bit": 0,
                "description": "reg_core0_intr_status_0",
                "width": 32
              }
            },
            "INTR_STATUS_REG_1": {
              "INTR_STATUS_1": {
                "bit": 0,
                "description": "reg_core0_intr_status_1",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "REG_CLK_EN": {
                "bit": 0,
                "description": "reg_core0_reg_clk_en"
              }
            },
            "CPU_INT_ENABLE": {
              "CPU_INT_ENABLE": {
                "bit": 0,
                "description": "reg_core0_cpu_int_enable",
                "width": 32
              }
            },
            "CPU_INT_TYPE": {
              "CPU_INT_TYPE": {
                "bit": 0,
                "description": "reg_core0_cpu_int_type",
                "width": 32
              }
            },
            "CPU_INT_CLEAR": {
              "CPU_INT_CLEAR": {
                "bit": 0,
                "description": "reg_core0_cpu_int_clear",
                "width": 32
              }
            },
            "CPU_INT_EIP_STATUS": {
              "CPU_INT_EIP_STATUS": {
                "bit": 0,
                "description": "reg_core0_cpu_int_eip_status",
                "width": 32
              }
            },
            "CPU_INT_PRI_0": {
              "CPU_PRI_0_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_0_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_1": {
              "CPU_PRI_1_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_1_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_2": {
              "CPU_PRI_2_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_2_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_3": {
              "CPU_PRI_3_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_3_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_4": {
              "CPU_PRI_4_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_4_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_5": {
              "CPU_PRI_5_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_5_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_6": {
              "CPU_PRI_6_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_6_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_7": {
              "CPU_PRI_7_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_7_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_8": {
              "CPU_PRI_8_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_8_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_9": {
              "CPU_PRI_9_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_9_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_10": {
              "CPU_PRI_10_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_10_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_11": {
              "CPU_PRI_11_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_11_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_12": {
              "CPU_PRI_12_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_12_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_13": {
              "CPU_PRI_13_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_13_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_14": {
              "CPU_PRI_14_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_14_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_15": {
              "CPU_PRI_15_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_15_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_16": {
              "CPU_PRI_16_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_16_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_17": {
              "CPU_PRI_17_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_17_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_18": {
              "CPU_PRI_18_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_18_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_19": {
              "CPU_PRI_19_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_19_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_20": {
              "CPU_PRI_20_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_20_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_21": {
              "CPU_PRI_21_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_21_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_22": {
              "CPU_PRI_22_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_22_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_23": {
              "CPU_PRI_23_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_23_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_24": {
              "CPU_PRI_24_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_24_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_25": {
              "CPU_PRI_25_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_25_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_26": {
              "CPU_PRI_26_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_26_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_27": {
              "CPU_PRI_27_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_27_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_28": {
              "CPU_PRI_28_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_28_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_29": {
              "CPU_PRI_29_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_29_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_30": {
              "CPU_PRI_30_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_30_map",
                "width": 4
              }
            },
            "CPU_INT_PRI_31": {
              "CPU_PRI_31_MAP": {
                "bit": 0,
                "description": "reg_core0_cpu_pri_31_map",
                "width": 4
              }
            },
            "CPU_INT_THRESH": {
              "CPU_INT_THRESH": {
                "bit": 0,
                "description": "reg_core0_cpu_int_thresh",
                "width": 4
              }
            },
            "INTERRUPT_REG_DATE": {
              "INTERRUPT_REG_DATE": {
                "bit": 0,
                "description": "reg_core0_interrupt_reg_date",
                "width": 28
              }
            }
          }
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x60009000"
            }
          ],
          "registers": {
            "PIN_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Output Configuration Register"
            },
            "GPIO%s": {
              "offset": "0x04",
              "size": 32,
              "description": "IO MUX Configure Register for pad XTAL_32K_P"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "IO MUX Version Control Register"
            }
          },
          "bits": {
            "PIN_CTRL": {
              "CLK_OUT1": {
                "bit": 0,
                "description": "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT2": {
                "bit": 4,
                "description": "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT3": {
                "bit": 8,
                "description": "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals.",
                "width": 4
              }
            },
            "GPIO%s": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pad. Set to 1 to put the pad in pad mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pad. 1: input enabled; 0: input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              }
            },
            "DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 28
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "LEDC",
              "base": "0x60019000",
              "irq": 23
            }
          ],
          "registers": {
            "CH%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "LEDC_LSCH%s_CONF%s."
            },
            "CH%s_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "LEDC_LSCH%s_HPOINT."
            },
            "CH%s_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "LEDC_LSCH%s_DUTY."
            },
            "CH%s_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "LEDC_LSCH%s_CONF1."
            },
            "CH%s_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "LEDC_LSCH%s_DUTY_R."
            },
            "TIMER%s_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "LEDC_LSTIMER%s_CONF."
            },
            "TIMER%s_VALUE": {
              "offset": "0xA4",
              "size": 32,
              "description": "LEDC_LSTIMER%s_VALUE."
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "LEDC_INT_RAW."
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "LEDC_INT_ST."
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "LEDC_INT_ENA."
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "LEDC_INT_CLR."
            },
            "CONF": {
              "offset": "0xD0",
              "size": 32,
              "description": "LEDC_CONF."
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "LEDC_DATE."
            }
          },
          "bits": {
            "CH%s_CONF0": {
              "TIMER_SEL": {
                "bit": 0,
                "description": "reg_timer_sel_lsch0.",
                "width": 2
              },
              "SIG_OUT_EN": {
                "bit": 2,
                "description": "reg_sig_out_en_lsch0."
              },
              "IDLE_LV": {
                "bit": 3,
                "description": "reg_idle_lv_lsch0."
              },
              "PARA_UP": {
                "bit": 4,
                "description": "reg_para_up_lsch0."
              },
              "OVF_NUM": {
                "bit": 5,
                "description": "reg_ovf_num_lsch0.",
                "width": 10
              },
              "OVF_CNT_EN": {
                "bit": 15,
                "description": "reg_ovf_cnt_en_lsch0."
              },
              "OVF_CNT_RESET": {
                "bit": 16,
                "description": "reg_ovf_cnt_reset_lsch0."
              }
            },
            "CH%s_HPOINT": {
              "HPOINT": {
                "bit": 0,
                "description": "reg_hpoint_lsch0.",
                "width": 14
              }
            },
            "CH%s_DUTY": {
              "DUTY": {
                "bit": 0,
                "description": "reg_duty_lsch0.",
                "width": 19
              }
            },
            "CH%s_CONF1": {
              "DUTY_SCALE": {
                "bit": 0,
                "description": "reg_duty_scale_lsch0.",
                "width": 10
              },
              "DUTY_CYCLE": {
                "bit": 10,
                "description": "reg_duty_cycle_lsch0.",
                "width": 10
              },
              "DUTY_NUM": {
                "bit": 20,
                "description": "reg_duty_num_lsch0.",
                "width": 10
              },
              "DUTY_INC": {
                "bit": 30,
                "description": "reg_duty_inc_lsch0."
              },
              "DUTY_START": {
                "bit": 31,
                "description": "reg_duty_start_lsch0."
              }
            },
            "CH%s_DUTY_R": {
              "DUTY_R": {
                "bit": 0,
                "description": "reg_duty_lsch0_r.",
                "width": 19
              }
            },
            "TIMER%s_CONF": {
              "DUTY_RES": {
                "bit": 0,
                "description": "reg_lstimer0_duty_res.",
                "width": 4
              },
              "CLK_DIV": {
                "bit": 4,
                "description": "reg_clk_div_lstimer0.",
                "width": 18
              },
              "PAUSE": {
                "bit": 22,
                "description": "reg_lstimer0_pause."
              },
              "RST": {
                "bit": 23,
                "description": "reg_lstimer0_rst."
              },
              "TICK_SEL": {
                "bit": 24,
                "description": "reg_tick_sel_lstimer0."
              },
              "PARA_UP": {
                "bit": 25,
                "description": "reg_lstimer0_para_up."
              }
            },
            "TIMER%s_VALUE": {
              "CNT": {
                "bit": 0,
                "description": "reg_lstimer0_cnt.",
                "width": 14
              }
            },
            "INT_RAW": {
              "LSTIMER0_OVF_INT_RAW": {
                "bit": 0,
                "description": "reg_lstimer0_ovf_int_raw."
              },
              "LSTIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "reg_lstimer1_ovf_int_raw."
              },
              "LSTIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "reg_lstimer2_ovf_int_raw."
              },
              "LSTIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "reg_lstimer3_ovf_int_raw."
              },
              "DUTY_CHNG_END_LSCH0_INT_RAW": {
                "bit": 4,
                "description": "reg_duty_chng_end_lsch0_int_raw."
              },
              "DUTY_CHNG_END_LSCH1_INT_RAW": {
                "bit": 5,
                "description": "reg_duty_chng_end_lsch1_int_raw."
              },
              "DUTY_CHNG_END_LSCH2_INT_RAW": {
                "bit": 6,
                "description": "reg_duty_chng_end_lsch2_int_raw."
              },
              "DUTY_CHNG_END_LSCH3_INT_RAW": {
                "bit": 7,
                "description": "reg_duty_chng_end_lsch3_int_raw."
              },
              "DUTY_CHNG_END_LSCH4_INT_RAW": {
                "bit": 8,
                "description": "reg_duty_chng_end_lsch4_int_raw."
              },
              "DUTY_CHNG_END_LSCH5_INT_RAW": {
                "bit": 9,
                "description": "reg_duty_chng_end_lsch5_int_raw."
              },
              "OVF_CNT_LSCH0_INT_RAW": {
                "bit": 10,
                "description": "reg_ovf_cnt_lsch0_int_raw."
              },
              "OVF_CNT_LSCH1_INT_RAW": {
                "bit": 11,
                "description": "reg_ovf_cnt_lsch1_int_raw."
              },
              "OVF_CNT_LSCH2_INT_RAW": {
                "bit": 12,
                "description": "reg_ovf_cnt_lsch2_int_raw."
              },
              "OVF_CNT_LSCH3_INT_RAW": {
                "bit": 13,
                "description": "reg_ovf_cnt_lsch3_int_raw."
              },
              "OVF_CNT_LSCH4_INT_RAW": {
                "bit": 14,
                "description": "reg_ovf_cnt_lsch4_int_raw."
              },
              "OVF_CNT_LSCH5_INT_RAW": {
                "bit": 15,
                "description": "reg_ovf_cnt_lsch5_int_raw."
              }
            },
            "INT_ST": {
              "LSTIMER0_OVF_INT_ST": {
                "bit": 0,
                "description": "reg_lstimer0_ovf_int_st."
              },
              "LSTIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "reg_lstimer1_ovf_int_st."
              },
              "LSTIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "reg_lstimer2_ovf_int_st."
              },
              "LSTIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "reg_lstimer3_ovf_int_st."
              },
              "DUTY_CHNG_END_LSCH0_INT_ST": {
                "bit": 4,
                "description": "reg_duty_chng_end_lsch0_int_st."
              },
              "DUTY_CHNG_END_LSCH1_INT_ST": {
                "bit": 5,
                "description": "reg_duty_chng_end_lsch1_int_st."
              },
              "DUTY_CHNG_END_LSCH2_INT_ST": {
                "bit": 6,
                "description": "reg_duty_chng_end_lsch2_int_st."
              },
              "DUTY_CHNG_END_LSCH3_INT_ST": {
                "bit": 7,
                "description": "reg_duty_chng_end_lsch3_int_st."
              },
              "DUTY_CHNG_END_LSCH4_INT_ST": {
                "bit": 8,
                "description": "reg_duty_chng_end_lsch4_int_st."
              },
              "DUTY_CHNG_END_LSCH5_INT_ST": {
                "bit": 9,
                "description": "reg_duty_chng_end_lsch5_int_st."
              },
              "OVF_CNT_LSCH0_INT_ST": {
                "bit": 10,
                "description": "reg_ovf_cnt_lsch0_int_st."
              },
              "OVF_CNT_LSCH1_INT_ST": {
                "bit": 11,
                "description": "reg_ovf_cnt_lsch1_int_st."
              },
              "OVF_CNT_LSCH2_INT_ST": {
                "bit": 12,
                "description": "reg_ovf_cnt_lsch2_int_st."
              },
              "OVF_CNT_LSCH3_INT_ST": {
                "bit": 13,
                "description": "reg_ovf_cnt_lsch3_int_st."
              },
              "OVF_CNT_LSCH4_INT_ST": {
                "bit": 14,
                "description": "reg_ovf_cnt_lsch4_int_st."
              },
              "OVF_CNT_LSCH5_INT_ST": {
                "bit": 15,
                "description": "reg_ovf_cnt_lsch5_int_st."
              }
            },
            "INT_ENA": {
              "LSTIMER0_OVF_INT_ENA": {
                "bit": 0,
                "description": "reg_lstimer0_ovf_int_ena."
              },
              "LSTIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "reg_lstimer1_ovf_int_ena."
              },
              "LSTIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "reg_lstimer2_ovf_int_ena."
              },
              "LSTIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "reg_lstimer3_ovf_int_ena."
              },
              "DUTY_CHNG_END_LSCH0_INT_ENA": {
                "bit": 4,
                "description": "reg_duty_chng_end_lsch0_int_ena."
              },
              "DUTY_CHNG_END_LSCH1_INT_ENA": {
                "bit": 5,
                "description": "reg_duty_chng_end_lsch1_int_ena."
              },
              "DUTY_CHNG_END_LSCH2_INT_ENA": {
                "bit": 6,
                "description": "reg_duty_chng_end_lsch2_int_ena."
              },
              "DUTY_CHNG_END_LSCH3_INT_ENA": {
                "bit": 7,
                "description": "reg_duty_chng_end_lsch3_int_ena."
              },
              "DUTY_CHNG_END_LSCH4_INT_ENA": {
                "bit": 8,
                "description": "reg_duty_chng_end_lsch4_int_ena."
              },
              "DUTY_CHNG_END_LSCH5_INT_ENA": {
                "bit": 9,
                "description": "reg_duty_chng_end_lsch5_int_ena."
              },
              "OVF_CNT_LSCH0_INT_ENA": {
                "bit": 10,
                "description": "reg_ovf_cnt_lsch0_int_ena."
              },
              "OVF_CNT_LSCH1_INT_ENA": {
                "bit": 11,
                "description": "reg_ovf_cnt_lsch1_int_ena."
              },
              "OVF_CNT_LSCH2_INT_ENA": {
                "bit": 12,
                "description": "reg_ovf_cnt_lsch2_int_ena."
              },
              "OVF_CNT_LSCH3_INT_ENA": {
                "bit": 13,
                "description": "reg_ovf_cnt_lsch3_int_ena."
              },
              "OVF_CNT_LSCH4_INT_ENA": {
                "bit": 14,
                "description": "reg_ovf_cnt_lsch4_int_ena."
              },
              "OVF_CNT_LSCH5_INT_ENA": {
                "bit": 15,
                "description": "reg_ovf_cnt_lsch5_int_ena."
              }
            },
            "INT_CLR": {
              "LSTIMER0_OVF_INT_CLR": {
                "bit": 0,
                "description": "reg_lstimer0_ovf_int_clr."
              },
              "LSTIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "reg_lstimer1_ovf_int_clr."
              },
              "LSTIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "reg_lstimer2_ovf_int_clr."
              },
              "LSTIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "reg_lstimer3_ovf_int_clr."
              },
              "DUTY_CHNG_END_LSCH0_INT_CLR": {
                "bit": 4,
                "description": "reg_duty_chng_end_lsch0_int_clr."
              },
              "DUTY_CHNG_END_LSCH1_INT_CLR": {
                "bit": 5,
                "description": "reg_duty_chng_end_lsch1_int_clr."
              },
              "DUTY_CHNG_END_LSCH2_INT_CLR": {
                "bit": 6,
                "description": "reg_duty_chng_end_lsch2_int_clr."
              },
              "DUTY_CHNG_END_LSCH3_INT_CLR": {
                "bit": 7,
                "description": "reg_duty_chng_end_lsch3_int_clr."
              },
              "DUTY_CHNG_END_LSCH4_INT_CLR": {
                "bit": 8,
                "description": "reg_duty_chng_end_lsch4_int_clr."
              },
              "DUTY_CHNG_END_LSCH5_INT_CLR": {
                "bit": 9,
                "description": "reg_duty_chng_end_lsch5_int_clr."
              },
              "OVF_CNT_LSCH0_INT_CLR": {
                "bit": 10,
                "description": "reg_ovf_cnt_lsch0_int_clr."
              },
              "OVF_CNT_LSCH1_INT_CLR": {
                "bit": 11,
                "description": "reg_ovf_cnt_lsch1_int_clr."
              },
              "OVF_CNT_LSCH2_INT_CLR": {
                "bit": 12,
                "description": "reg_ovf_cnt_lsch2_int_clr."
              },
              "OVF_CNT_LSCH3_INT_CLR": {
                "bit": 13,
                "description": "reg_ovf_cnt_lsch3_int_clr."
              },
              "OVF_CNT_LSCH4_INT_CLR": {
                "bit": 14,
                "description": "reg_ovf_cnt_lsch4_int_clr."
              },
              "OVF_CNT_LSCH5_INT_CLR": {
                "bit": 15,
                "description": "reg_ovf_cnt_lsch5_int_clr."
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "reg_apb_clk_sel.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "reg_clk_en."
              }
            },
            "DATE": {
              "LEDC_DATE": {
                "bit": 0,
                "description": "reg_ledc_date.",
                "width": 32
              }
            }
          }
        },
        "RMT": {
          "instances": [
            {
              "name": "RMT",
              "base": "0x60016000",
              "irq": 28
            }
          ],
          "registers": {
            "CH%sDATA": {
              "offset": "0x00",
              "size": 32,
              "description": "RMT_CH%sDATA_REG."
            },
            "CH%s_TX_CONF0": {
              "offset": "0x10",
              "size": 32,
              "description": "RMT_CH%sCONF%s_REG."
            },
            "CH%s_RX_CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "RMT_CH2CONF0_REG."
            },
            "CH%s_RX_CONF1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RMT_CH2CONF1_REG."
            },
            "CH%s_TX_STATUS": {
              "offset": "0x28",
              "size": 32,
              "description": "RMT_CH%sSTATUS_REG."
            },
            "CH%s_RX_STATUS": {
              "offset": "0x30",
              "size": 32,
              "description": "RMT_CH2STATUS_REG."
            },
            "INT_RAW": {
              "offset": "0x38",
              "size": 32,
              "description": "RMT_INT_RAW_REG."
            },
            "INT_ST": {
              "offset": "0x3C",
              "size": 32,
              "description": "RMT_INT_ST_REG."
            },
            "INT_ENA": {
              "offset": "0x40",
              "size": 32,
              "description": "RMT_INT_ENA_REG."
            },
            "INT_CLR": {
              "offset": "0x44",
              "size": 32,
              "description": "RMT_INT_CLR_REG."
            },
            "CH%sCARRIER_DUTY": {
              "offset": "0x48",
              "size": 32,
              "description": "RMT_CH%sCARRIER_DUTY_REG."
            },
            "CH%s_RX_CARRIER_RM": {
              "offset": "0x50",
              "size": 32,
              "description": "RMT_CH2_RX_CARRIER_RM_REG."
            },
            "CH%s_TX_LIM": {
              "offset": "0x58",
              "size": 32,
              "description": "RMT_CH%s_TX_LIM_REG."
            },
            "CH%s_RX_LIM": {
              "offset": "0x60",
              "size": 32,
              "description": "RMT_CH2_RX_LIM_REG."
            },
            "SYS_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "RMT_SYS_CONF_REG."
            },
            "TX_SIM": {
              "offset": "0x6C",
              "size": 32,
              "description": "RMT_TX_SIM_REG."
            },
            "REF_CNT_RST": {
              "offset": "0x70",
              "size": 32,
              "description": "RMT_REF_CNT_RST_REG."
            },
            "DATE": {
              "offset": "0xCC",
              "size": 32,
              "description": "RMT_DATE_REG."
            }
          },
          "bits": {
            "CH%sDATA": {
              "DATA": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "CH%s_TX_CONF0": {
              "TX_START": {
                "bit": 0,
                "description": "reg_tx_start_ch0."
              },
              "MEM_RD_RST": {
                "bit": 1,
                "description": "reg_mem_rd_rst_ch0."
              },
              "APB_MEM_RST": {
                "bit": 2,
                "description": "reg_apb_mem_rst_ch0."
              },
              "TX_CONTI_MODE": {
                "bit": 3,
                "description": "reg_tx_conti_mode_ch0."
              },
              "MEM_TX_WRAP_EN": {
                "bit": 4,
                "description": "reg_mem_tx_wrap_en_ch0."
              },
              "IDLE_OUT_LV": {
                "bit": 5,
                "description": "reg_idle_out_lv_ch0."
              },
              "IDLE_OUT_EN": {
                "bit": 6,
                "description": "reg_idle_out_en_ch0."
              },
              "TX_STOP": {
                "bit": 7,
                "description": "reg_tx_stop_ch0."
              },
              "DIV_CNT": {
                "bit": 8,
                "description": "reg_div_cnt_ch0.",
                "width": 8
              },
              "MEM_SIZE": {
                "bit": 16,
                "description": "reg_mem_size_ch0.",
                "width": 3
              },
              "CARRIER_EFF_EN": {
                "bit": 20,
                "description": "reg_carrier_eff_en_ch0."
              },
              "CARRIER_EN": {
                "bit": 21,
                "description": "reg_carrier_en_ch0."
              },
              "CARRIER_OUT_LV": {
                "bit": 22,
                "description": "reg_carrier_out_lv_ch0."
              },
              "AFIFO_RST": {
                "bit": 23,
                "description": "reg_afifo_rst_ch0."
              },
              "CONF_UPDATE": {
                "bit": 24,
                "description": "reg_reg_conf_update_ch0."
              }
            },
            "CH%s_RX_CONF0": {
              "DIV_CNT": {
                "bit": 0,
                "description": "reg_div_cnt_ch2.",
                "width": 8
              },
              "IDLE_THRES": {
                "bit": 8,
                "description": "reg_idle_thres_ch2.",
                "width": 15
              },
              "MEM_SIZE": {
                "bit": 23,
                "description": "reg_mem_size_ch2.",
                "width": 3
              },
              "CARRIER_EN": {
                "bit": 28,
                "description": "reg_carrier_en_ch2."
              },
              "CARRIER_OUT_LV": {
                "bit": 29,
                "description": "reg_carrier_out_lv_ch2."
              }
            },
            "CH%s_RX_CONF1": {
              "RX_EN": {
                "bit": 0,
                "description": "reg_rx_en_ch2."
              },
              "MEM_WR_RST": {
                "bit": 1,
                "description": "reg_mem_wr_rst_ch2."
              },
              "APB_MEM_RST": {
                "bit": 2,
                "description": "reg_apb_mem_rst_ch2."
              },
              "MEM_OWNER": {
                "bit": 3,
                "description": "reg_mem_owner_ch2."
              },
              "RX_FILTER_EN": {
                "bit": 4,
                "description": "reg_rx_filter_en_ch2."
              },
              "RX_FILTER_THRES": {
                "bit": 5,
                "description": "reg_rx_filter_thres_ch2.",
                "width": 8
              },
              "MEM_RX_WRAP_EN": {
                "bit": 13,
                "description": "reg_mem_rx_wrap_en_ch2."
              },
              "AFIFO_RST": {
                "bit": 14,
                "description": "reg_afifo_rst_ch2."
              },
              "CONF_UPDATE": {
                "bit": 15,
                "description": "reg_conf_update_ch2."
              }
            },
            "CH%s_TX_STATUS": {
              "MEM_RADDR_EX": {
                "bit": 0,
                "description": "reg_mem_raddr_ex_ch0.",
                "width": 9
              },
              "STATE": {
                "bit": 9,
                "description": "reg_state_ch0.",
                "width": 3
              },
              "APB_MEM_WADDR": {
                "bit": 12,
                "description": "reg_apb_mem_waddr_ch0.",
                "width": 9
              },
              "APB_MEM_RD_ERR": {
                "bit": 21,
                "description": "reg_apb_mem_rd_err_ch0."
              },
              "MEM_EMPTY": {
                "bit": 22,
                "description": "reg_mem_empty_ch0."
              },
              "APB_MEM_WR_ERR": {
                "bit": 23,
                "description": "reg_apb_mem_wr_err_ch0."
              },
              "APB_MEM_RADDR": {
                "bit": 24,
                "description": "reg_apb_mem_raddr_ch0.",
                "width": 8
              }
            },
            "CH%s_RX_STATUS": {
              "MEM_WADDR_EX": {
                "bit": 0,
                "description": "reg_mem_waddr_ex_ch2.",
                "width": 9
              },
              "APB_MEM_RADDR": {
                "bit": 12,
                "description": "reg_apb_mem_raddr_ch2.",
                "width": 9
              },
              "STATE": {
                "bit": 22,
                "description": "reg_state_ch2.",
                "width": 3
              },
              "MEM_OWNER_ERR": {
                "bit": 25,
                "description": "reg_mem_owner_err_ch2."
              },
              "MEM_FULL": {
                "bit": 26,
                "description": "reg_mem_full_ch2."
              },
              "APB_MEM_RD_ERR": {
                "bit": 27,
                "description": "reg_apb_mem_rd_err_ch2."
              }
            },
            "INT_RAW": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "reg_ch%s_tx_end_int_raw."
              },
              "CH%s_RX_END": {
                "bit": 2,
                "description": "reg_ch2_rx_end_int_raw."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "reg_ch%s_err_int_raw."
              },
              "CH%s_RX_ERR": {
                "bit": 6,
                "description": "reg_ch2_err_int_raw."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "reg_ch%s_tx_thr_event_int_raw."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 10,
                "description": "reg_ch2_rx_thr_event_int_raw."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "reg_ch%s_tx_loop_int_raw."
              }
            },
            "INT_ST": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "reg_ch%s_tx_end_int_st."
              },
              "CH%s_RX_END": {
                "bit": 2,
                "description": "reg_ch2_rx_end_int_st."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "reg_ch%s_err_int_st."
              },
              "CH%s_RX_ERR": {
                "bit": 6,
                "description": "reg_ch2_err_int_st."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "reg_ch%s_tx_thr_event_int_st."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 10,
                "description": "reg_ch2_rx_thr_event_int_st."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "reg_ch%s_tx_loop_int_st."
              }
            },
            "INT_ENA": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "reg_ch%s_tx_end_int_ena."
              },
              "CH%s_RX_END": {
                "bit": 2,
                "description": "reg_ch2_rx_end_int_ena."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "reg_ch%s_err_int_ena."
              },
              "CH%s_RX_ERR": {
                "bit": 6,
                "description": "reg_ch2_err_int_ena."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "reg_ch%s_tx_thr_event_int_ena."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 10,
                "description": "reg_ch2_rx_thr_event_int_ena."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "reg_ch%s_tx_loop_int_ena."
              }
            },
            "INT_CLR": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "reg_ch%s_tx_end_int_clr."
              },
              "CH%s_RX_END": {
                "bit": 2,
                "description": "reg_ch2_rx_end_int_clr."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "reg_ch%s_err_int_clr."
              },
              "CH%s_RX_ERR": {
                "bit": 6,
                "description": "reg_ch2_err_int_clr."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "reg_ch%s_tx_thr_event_int_clr."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 10,
                "description": "reg_ch2_rx_thr_event_int_clr."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "reg_ch%s_tx_loop_int_clr."
              }
            },
            "CH%sCARRIER_DUTY": {
              "CARRIER_LOW": {
                "bit": 0,
                "description": "reg_carrier_low_ch0.",
                "width": 16
              },
              "CARRIER_HIGH": {
                "bit": 16,
                "description": "reg_carrier_high_ch0.",
                "width": 16
              }
            },
            "CH%s_RX_CARRIER_RM": {
              "CARRIER_LOW_THRES": {
                "bit": 0,
                "description": "reg_carrier_low_thres_ch2.",
                "width": 16
              },
              "CARRIER_HIGH_THRES": {
                "bit": 16,
                "description": "reg_carrier_high_thres_ch2.",
                "width": 16
              }
            },
            "CH%s_TX_LIM": {
              "TX_LIM": {
                "bit": 0,
                "description": "reg_rmt_tx_lim_ch0.",
                "width": 9
              },
              "TX_LOOP_NUM": {
                "bit": 9,
                "description": "reg_rmt_tx_loop_num_ch0.",
                "width": 10
              },
              "TX_LOOP_CNT_EN": {
                "bit": 19,
                "description": "reg_rmt_tx_loop_cnt_en_ch0."
              },
              "LOOP_COUNT_RESET": {
                "bit": 20,
                "description": "reg_loop_count_reset_ch0."
              }
            },
            "CH%s_RX_LIM": {
              "RX_LIM": {
                "bit": 0,
                "description": "reg_rmt_rx_lim_ch2.",
                "width": 9
              }
            },
            "SYS_CONF": {
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "reg_apb_fifo_mask."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "reg_mem_clk_force_on."
              },
              "MEM_FORCE_PD": {
                "bit": 2,
                "description": "reg_rmt_mem_force_pd."
              },
              "MEM_FORCE_PU": {
                "bit": 3,
                "description": "reg_rmt_mem_force_pu."
              },
              "SCLK_DIV_NUM": {
                "bit": 4,
                "description": "reg_rmt_sclk_div_num.",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 12,
                "description": "reg_rmt_sclk_div_a.",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 18,
                "description": "reg_rmt_sclk_div_b.",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 24,
                "description": "reg_rmt_sclk_sel.",
                "width": 2
              },
              "SCLK_ACTIVE": {
                "bit": 26,
                "description": "reg_rmt_sclk_active."
              },
              "CLK_EN": {
                "bit": 31,
                "description": "reg_clk_en."
              }
            },
            "TX_SIM": {
              "TX_SIM_CH0": {
                "bit": 0,
                "description": "reg_rmt_tx_sim_ch0."
              },
              "TX_SIM_CH1": {
                "bit": 1,
                "description": "reg_rmt_tx_sim_ch1."
              },
              "TX_SIM_EN": {
                "bit": 2,
                "description": "reg_rmt_tx_sim_en."
              }
            },
            "REF_CNT_RST": {
              "CH0": {
                "bit": 0,
                "description": "reg_ref_cnt_rst_ch0."
              },
              "CH1": {
                "bit": 1,
                "description": "reg_ref_cnt_rst_ch1."
              },
              "CH2": {
                "bit": 2,
                "description": "reg_ref_cnt_rst_ch2."
              },
              "CH3": {
                "bit": 3,
                "description": "reg_ref_cnt_rst_ch3."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_rmt_date.",
                "width": 28
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x60026000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0xB0",
              "size": 32,
              "description": "Random number data"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC_CNTL",
              "base": "0x60008000",
              "irq": 27
            }
          ],
          "registers": {
            "OPTIONS0": {
              "offset": "0x00",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLP_TIMER0": {
              "offset": "0x04",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLP_TIMER1": {
              "offset": "0x08",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIME_UPDATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIME_LOW0": {
              "offset": "0x10",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIME_HIGH0": {
              "offset": "0x14",
              "size": 32,
              "description": "rtc configure register"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER2": {
              "offset": "0x20",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER3": {
              "offset": "0x24",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER4": {
              "offset": "0x28",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER5": {
              "offset": "0x2C",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIMER6": {
              "offset": "0x30",
              "size": 32,
              "description": "rtc configure register"
            },
            "ANA_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "rtc configure register"
            },
            "RESET_STATE": {
              "offset": "0x38",
              "size": 32,
              "description": "rtc configure register"
            },
            "WAKEUP_STATE": {
              "offset": "0x3C",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_ENA_RTC": {
              "offset": "0x40",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_RAW_RTC": {
              "offset": "0x44",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_ST_RTC": {
              "offset": "0x48",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_CLR_RTC": {
              "offset": "0x4C",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE0": {
              "offset": "0x50",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE1": {
              "offset": "0x54",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE2": {
              "offset": "0x58",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE3": {
              "offset": "0x5C",
              "size": 32,
              "description": "rtc configure register"
            },
            "EXT_XTL_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "rtc configure register"
            },
            "EXT_WAKEUP_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLP_REJECT_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "rtc configure register"
            },
            "CPU_PERIOD_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "rtc configure register"
            },
            "CLK_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLOW_CLK_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "rtc configure register"
            },
            "SDIO_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "rtc configure register"
            },
            "BIAS_CONF": {
              "offset": "0x7C",
              "size": 32,
              "description": "rtc configure register"
            },
            "RTC_CNTL": {
              "offset": "0x80",
              "size": 32,
              "description": "rtc configure register"
            },
            "PWC": {
              "offset": "0x84",
              "size": 32,
              "description": "rtc configure register"
            },
            "DIG_PWC": {
              "offset": "0x88",
              "size": 32,
              "description": "rtc configure register"
            },
            "DIG_ISO": {
              "offset": "0x8C",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTCONFIG0": {
              "offset": "0x90",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTCONFIG1": {
              "offset": "0x94",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTCONFIG2": {
              "offset": "0x98",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTCONFIG3": {
              "offset": "0x9C",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTCONFIG4": {
              "offset": "0xA0",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTFEED": {
              "offset": "0xA4",
              "size": 32,
              "description": "rtc configure register"
            },
            "WDTWPROTECT": {
              "offset": "0xA8",
              "size": 32,
              "description": "rtc configure register"
            },
            "SWD_CONF": {
              "offset": "0xAC",
              "size": 32,
              "description": "rtc configure register"
            },
            "SWD_WPROTECT": {
              "offset": "0xB0",
              "size": 32,
              "description": "rtc configure register"
            },
            "SW_CPU_STALL": {
              "offset": "0xB4",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE4": {
              "offset": "0xB8",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE5": {
              "offset": "0xBC",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE6": {
              "offset": "0xC0",
              "size": 32,
              "description": "rtc configure register"
            },
            "STORE7": {
              "offset": "0xC4",
              "size": 32,
              "description": "rtc configure register"
            },
            "LOW_POWER_ST": {
              "offset": "0xC8",
              "size": 32,
              "description": "rtc configure register"
            },
            "DIAG0": {
              "offset": "0xCC",
              "size": 32,
              "description": "rtc configure register"
            },
            "PAD_HOLD": {
              "offset": "0xD0",
              "size": 32,
              "description": "rtc configure register"
            },
            "DIG_PAD_HOLD": {
              "offset": "0xD4",
              "size": 32,
              "description": "rtc configure register"
            },
            "BROWN_OUT": {
              "offset": "0xD8",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIME_LOW1": {
              "offset": "0xDC",
              "size": 32,
              "description": "rtc configure register"
            },
            "TIME_HIGH1": {
              "offset": "0xE0",
              "size": 32,
              "description": "rtc configure register"
            },
            "XTAL32K_CLK_FACTOR": {
              "offset": "0xE4",
              "size": 32,
              "description": "rtc configure register"
            },
            "XTAL32K_CONF": {
              "offset": "0xE8",
              "size": 32,
              "description": "rtc configure register"
            },
            "USB_CONF": {
              "offset": "0xEC",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLP_REJECT_CAUSE": {
              "offset": "0xF0",
              "size": 32,
              "description": "RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG"
            },
            "OPTION1": {
              "offset": "0xF4",
              "size": 32,
              "description": "rtc configure register"
            },
            "SLP_WAKEUP_CAUSE": {
              "offset": "0xF8",
              "size": 32,
              "description": "RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG"
            },
            "ULP_CP_TIMER_1": {
              "offset": "0xFC",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_ENA_RTC_W1TS": {
              "offset": "0x100",
              "size": 32,
              "description": "rtc configure register"
            },
            "INT_ENA_RTC_W1TC": {
              "offset": "0x104",
              "size": 32,
              "description": "rtc configure register"
            },
            "RETENTION_CTRL": {
              "offset": "0x108",
              "size": 32,
              "description": "rtc configure register"
            },
            "FIB_SEL": {
              "offset": "0x10C",
              "size": 32,
              "description": "rtc configure register"
            },
            "GPIO_WAKEUP": {
              "offset": "0x110",
              "size": 32,
              "description": "rtc configure register"
            },
            "DBG_SEL": {
              "offset": "0x114",
              "size": 32,
              "description": "rtc configure register"
            },
            "DBG_MAP": {
              "offset": "0x118",
              "size": 32,
              "description": "rtc configure register"
            },
            "SENSOR_CTRL": {
              "offset": "0x11C",
              "size": 32,
              "description": "rtc configure register"
            },
            "DBG_SAR_SEL": {
              "offset": "0x120",
              "size": 32,
              "description": "rtc configure register"
            },
            "PG_CTRL": {
              "offset": "0x124",
              "size": 32,
              "description": "rtc configure register"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "rtc configure register"
            }
          },
          "bits": {
            "OPTIONS0": {
              "SW_STALL_APPCPU_C0": {
                "bit": 0,
                "description": "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU",
                "width": 2
              },
              "SW_STALL_PROCPU_C0": {
                "bit": 2,
                "description": "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU",
                "width": 2
              },
              "SW_APPCPU_RST": {
                "bit": 4,
                "description": "APP CPU SW reset"
              },
              "SW_PROCPU_RST": {
                "bit": 5,
                "description": "PRO CPU SW reset"
              },
              "BB_I2C_FORCE_PD": {
                "bit": 6,
                "description": "BB_I2C force power down"
              },
              "BB_I2C_FORCE_PU": {
                "bit": 7,
                "description": "BB_I2C force power up"
              },
              "BBPLL_I2C_FORCE_PD": {
                "bit": 8,
                "description": "BB_PLL _I2C force power down"
              },
              "BBPLL_I2C_FORCE_PU": {
                "bit": 9,
                "description": "BB_PLL_I2C force power up"
              },
              "BBPLL_FORCE_PD": {
                "bit": 10,
                "description": "BB_PLL force power down"
              },
              "BBPLL_FORCE_PU": {
                "bit": 11,
                "description": "BB_PLL force power up"
              },
              "XTL_FORCE_PD": {
                "bit": 12,
                "description": "crystall force power down"
              },
              "XTL_FORCE_PU": {
                "bit": 13,
                "description": "crystall force power up"
              },
              "XTL_EN_WAIT": {
                "bit": 14,
                "description": "wait bias_sleep and current source wakeup",
                "width": 4
              },
              "XTL_EXT_CTR_SEL": {
                "bit": 20,
                "description": "analog configure",
                "width": 3
              },
              "XTL_FORCE_ISO": {
                "bit": 23,
                "description": "analog configure"
              },
              "PLL_FORCE_ISO": {
                "bit": 24,
                "description": "analog configure"
              },
              "ANALOG_FORCE_ISO": {
                "bit": 25,
                "description": "analog configure"
              },
              "XTL_FORCE_NOISO": {
                "bit": 26,
                "description": "analog configure"
              },
              "PLL_FORCE_NOISO": {
                "bit": 27,
                "description": "analog configure"
              },
              "ANALOG_FORCE_NOISO": {
                "bit": 28,
                "description": "analog configure"
              },
              "DG_WRAP_FORCE_RST": {
                "bit": 29,
                "description": "digital wrap force reset in deep sleep"
              },
              "DG_WRAP_FORCE_NORST": {
                "bit": 30,
                "description": "digital core force no reset in deep sleep"
              },
              "SW_SYS_RST": {
                "bit": 31,
                "description": "SW system reset"
              }
            },
            "SLP_TIMER0": {
              "SLP_VAL_LO": {
                "bit": 0,
                "description": "configure the  sleep time",
                "width": 32
              }
            },
            "SLP_TIMER1": {
              "SLP_VAL_HI": {
                "bit": 0,
                "description": "RTC sleep timer high 16 bits",
                "width": 16
              },
              "MAIN_TIMER_ALARM_EN": {
                "bit": 16,
                "description": "timer alarm enable bit"
              }
            },
            "TIME_UPDATE": {
              "TIMER_SYS_STALL": {
                "bit": 27,
                "description": "Enable to record system stall time"
              },
              "TIMER_XTL_OFF": {
                "bit": 28,
                "description": "Enable to record 40M XTAL OFF time"
              },
              "TIMER_SYS_RST": {
                "bit": 29,
                "description": "enable to record system reset time"
              },
              "TIME_UPDATE": {
                "bit": 31,
                "description": "Set 1: to update register with RTC timer"
              }
            },
            "TIME_LOW0": {
              "TIMER_VALUE0_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH0": {
              "TIMER_VALUE0_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "STATE0": {
              "SW_CPU_INT": {
                "bit": 0,
                "description": "rtc software interrupt to main cpu"
              },
              "SLP_REJECT_CAUSE_CLR": {
                "bit": 1,
                "description": "clear rtc sleep reject cause"
              },
              "APB2RTC_BRIDGE_SEL": {
                "bit": 22,
                "description": "1: APB to RTC using bridge"
              },
              "SDIO_ACTIVE_IND": {
                "bit": 28,
                "description": "SDIO active indication"
              },
              "SLP_WAKEUP": {
                "bit": 29,
                "description": "leep wakeup bit"
              },
              "SLP_REJECT": {
                "bit": 30,
                "description": "leep reject bit"
              },
              "SLEEP_EN": {
                "bit": 31,
                "description": "sleep enable bit"
              }
            },
            "TIMER1": {
              "CPU_STALL_EN": {
                "bit": 0,
                "description": "CPU stall enable bit"
              },
              "CPU_STALL_WAIT": {
                "bit": 1,
                "description": "CPU stall wait cycles in fast_clk_rtc",
                "width": 5
              },
              "CK8M_WAIT": {
                "bit": 6,
                "description": "CK8M wait cycles in slow_clk_rtc",
                "width": 8
              },
              "XTL_BUF_WAIT": {
                "bit": 14,
                "description": "XTAL wait cycles in slow_clk_rtc",
                "width": 10
              },
              "PLL_BUF_WAIT": {
                "bit": 24,
                "description": "PLL wait cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "TIMER2": {
              "MIN_TIME_CK8M_OFF": {
                "bit": 24,
                "description": "minimal cycles in slow_clk_rtc for CK8M in power down state",
                "width": 8
              }
            },
            "TIMER3": {
              "WIFI_WAIT_TIMER": {
                "bit": 0,
                "description": "wifi power domain wakeup time",
                "width": 9
              },
              "WIFI_POWERUP_TIMER": {
                "bit": 9,
                "description": "wifi power domain power on time",
                "width": 7
              },
              "BT_WAIT_TIMER": {
                "bit": 16,
                "description": "bt power domain wakeup time",
                "width": 9
              },
              "BT_POWERUP_TIMER": {
                "bit": 25,
                "description": "bt power domain power on time",
                "width": 7
              }
            },
            "TIMER4": {
              "CPU_TOP_WAIT_TIMER": {
                "bit": 0,
                "description": "cpu top power domain wakeup time",
                "width": 9
              },
              "CPU_TOP_POWERUP_TIMER": {
                "bit": 9,
                "description": "cpu top power domain power on time",
                "width": 7
              },
              "DG_WRAP_WAIT_TIMER": {
                "bit": 16,
                "description": "digital wrap power domain wakeup time",
                "width": 9
              },
              "DG_WRAP_POWERUP_TIMER": {
                "bit": 25,
                "description": "digital wrap power domain power on time",
                "width": 7
              }
            },
            "TIMER5": {
              "MIN_SLP_VAL": {
                "bit": 8,
                "description": "minimal sleep cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "TIMER6": {
              "DG_PERI_WAIT_TIMER": {
                "bit": 16,
                "description": "digital peri power domain wakeup time",
                "width": 9
              },
              "DG_PERI_POWERUP_TIMER": {
                "bit": 25,
                "description": "digital peri power domain power on time",
                "width": 7
              }
            },
            "ANA_CONF": {
              "RESET_POR_FORCE_PD": {
                "bit": 18,
                "description": "force no bypass i2c power on reset"
              },
              "RESET_POR_FORCE_PU": {
                "bit": 19,
                "description": "force bypass i2c power on reset"
              },
              "GLITCH_RST_EN": {
                "bit": 20,
                "description": "enable glitch reset"
              },
              "SAR_I2C_PU": {
                "bit": 22,
                "description": "PLLA force power up"
              },
              "PLLA_FORCE_PD": {
                "bit": 23,
                "description": "PLLA force power down"
              },
              "PLLA_FORCE_PU": {
                "bit": 24,
                "description": "PLLA force power up"
              },
              "BBPLL_CAL_SLP_START": {
                "bit": 25,
                "description": "start BBPLL calibration during sleep"
              },
              "PVTMON_PU": {
                "bit": 26,
                "description": "1: PVTMON power up"
              },
              "TXRF_I2C_PU": {
                "bit": 27,
                "description": "1: TXRF_I2C power up"
              },
              "RFRX_PBUS_PU": {
                "bit": 28,
                "description": "1: RFRX_PBUS power up"
              },
              "CKGEN_I2C_PU": {
                "bit": 30,
                "description": "1: CKGEN_I2C power up"
              },
              "PLL_I2C_PU": {
                "bit": 31,
                "description": "power up pll i2c"
              }
            },
            "RESET_STATE": {
              "RESET_CAUSE_PROCPU": {
                "bit": 0,
                "description": "reset cause of PRO CPU",
                "width": 6
              },
              "RESET_CAUSE_APPCPU": {
                "bit": 6,
                "description": "reset cause of APP CPU",
                "width": 6
              },
              "STAT_VECTOR_SEL_APPCPU": {
                "bit": 12,
                "description": "APP CPU state vector sel"
              },
              "STAT_VECTOR_SEL_PROCPU": {
                "bit": 13,
                "description": "PRO CPU state vector sel"
              },
              "ALL_RESET_FLAG_PROCPU": {
                "bit": 14,
                "description": "PRO CPU reset_flag"
              },
              "ALL_RESET_FLAG_APPCPU": {
                "bit": 15,
                "description": "APP CPU reset flag"
              },
              "ALL_RESET_FLAG_CLR_PROCPU": {
                "bit": 16,
                "description": "clear PRO CPU reset_flag"
              },
              "ALL_RESET_FLAG_CLR_APPCPU": {
                "bit": 17,
                "description": "clear APP CPU reset flag"
              },
              "OCD_HALT_ON_RESET_APPCPU": {
                "bit": 18,
                "description": "APPCPU OcdHaltOnReset"
              },
              "OCD_HALT_ON_RESET_PROCPU": {
                "bit": 19,
                "description": "PROCPU OcdHaltOnReset"
              },
              "JTAG_RESET_FLAG_PROCPU": {
                "bit": 20,
                "description": "configure jtag reset configure"
              },
              "JTAG_RESET_FLAG_APPCPU": {
                "bit": 21,
                "description": "configure jtag reset configure"
              },
              "JTAG_RESET_FLAG_CLR_PROCPU": {
                "bit": 22,
                "description": "configure jtag reset configure"
              },
              "JTAG_RESET_FLAG_CLR_APPCPU": {
                "bit": 23,
                "description": "configure jtag reset configure"
              },
              "DRESET_MASK_APPCPU": {
                "bit": 24,
                "description": "configure dreset configure"
              },
              "DRESET_MASK_PROCPU": {
                "bit": 25,
                "description": "configure dreset configure"
              }
            },
            "WAKEUP_STATE": {
              "WAKEUP_ENA": {
                "bit": 15,
                "description": "wakeup enable bitmap",
                "width": 17
              }
            },
            "INT_ENA_RTC": {
              "SLP_WAKEUP_INT_ENA": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "WDT_INT_ENA": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "BROWN_OUT_INT_ENA": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SWD_INT_ENA": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "XTAL32K_DEAD_INT_ENA": {
                "bit": 16,
                "description": "enable xtal32k_dead  interrupt"
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 19,
                "description": "enbale gitch det interrupt"
              },
              "BBPLL_CAL_INT_ENA": {
                "bit": 20,
                "description": "enbale bbpll cal end interrupt"
              }
            },
            "INT_RAW_RTC": {
              "SLP_WAKEUP_INT_RAW": {
                "bit": 0,
                "description": "sleep wakeup interrupt raw"
              },
              "SLP_REJECT_INT_RAW": {
                "bit": 1,
                "description": "sleep reject interrupt raw"
              },
              "WDT_INT_RAW": {
                "bit": 3,
                "description": "RTC WDT interrupt raw"
              },
              "BROWN_OUT_INT_RAW": {
                "bit": 9,
                "description": "brown out interrupt raw"
              },
              "MAIN_TIMER_INT_RAW": {
                "bit": 10,
                "description": "RTC main timer interrupt raw"
              },
              "SWD_INT_RAW": {
                "bit": 15,
                "description": "super watch dog interrupt raw"
              },
              "XTAL32K_DEAD_INT_RAW": {
                "bit": 16,
                "description": "xtal32k dead detection interrupt raw"
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 19,
                "description": "glitch_det_interrupt_raw"
              },
              "BBPLL_CAL_INT_RAW": {
                "bit": 20,
                "description": "bbpll cal end interrupt state"
              }
            },
            "INT_ST_RTC": {
              "SLP_WAKEUP_INT_ST": {
                "bit": 0,
                "description": "sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_ST": {
                "bit": 1,
                "description": "sleep reject interrupt state"
              },
              "WDT_INT_ST": {
                "bit": 3,
                "description": "RTC WDT interrupt state"
              },
              "BROWN_OUT_INT_ST": {
                "bit": 9,
                "description": "brown out interrupt state"
              },
              "MAIN_TIMER_INT_ST": {
                "bit": 10,
                "description": "RTC main timer interrupt state"
              },
              "SWD_INT_ST": {
                "bit": 15,
                "description": "super watch dog interrupt state"
              },
              "XTAL32K_DEAD_INT_ST": {
                "bit": 16,
                "description": "xtal32k dead detection interrupt state"
              },
              "GLITCH_DET_INT_ST": {
                "bit": 19,
                "description": "glitch_det_interrupt state"
              },
              "BBPLL_CAL_INT_ST": {
                "bit": 20,
                "description": "bbpll cal end interrupt state"
              }
            },
            "INT_CLR_RTC": {
              "SLP_WAKEUP_INT_CLR": {
                "bit": 0,
                "description": "Clear sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_CLR": {
                "bit": 1,
                "description": "Clear sleep reject interrupt state"
              },
              "WDT_INT_CLR": {
                "bit": 3,
                "description": "Clear RTC WDT interrupt state"
              },
              "BROWN_OUT_INT_CLR": {
                "bit": 9,
                "description": "Clear brown out interrupt state"
              },
              "MAIN_TIMER_INT_CLR": {
                "bit": 10,
                "description": "Clear RTC main timer interrupt state"
              },
              "SWD_INT_CLR": {
                "bit": 15,
                "description": "Clear super watch dog interrupt state"
              },
              "XTAL32K_DEAD_INT_CLR": {
                "bit": 16,
                "description": "Clear RTC WDT interrupt state"
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 19,
                "description": "Clear glitch det interrupt state"
              },
              "BBPLL_CAL_INT_CLR": {
                "bit": 20,
                "description": "clear bbpll cal end interrupt state"
              }
            },
            "STORE0": {
              "SCRATCH0": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE1": {
              "SCRATCH1": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE2": {
              "SCRATCH2": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE3": {
              "SCRATCH3": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "EXT_XTL_CONF": {
              "XTAL32K_WDT_EN": {
                "bit": 0,
                "description": "xtal 32k watch dog enable"
              },
              "XTAL32K_WDT_CLK_FO": {
                "bit": 1,
                "description": "xtal 32k watch dog clock force on"
              },
              "XTAL32K_WDT_RESET": {
                "bit": 2,
                "description": "xtal 32k watch dog sw reset"
              },
              "XTAL32K_EXT_CLK_FO": {
                "bit": 3,
                "description": "xtal 32k external xtal clock force on"
              },
              "XTAL32K_AUTO_BACKUP": {
                "bit": 4,
                "description": "xtal 32k switch to back up clock when xtal is dead"
              },
              "XTAL32K_AUTO_RESTART": {
                "bit": 5,
                "description": "xtal 32k restart xtal when xtal is dead"
              },
              "XTAL32K_AUTO_RETURN": {
                "bit": 6,
                "description": "xtal 32k switch back xtal when xtal is restarted"
              },
              "XTAL32K_XPD_FORCE": {
                "bit": 7,
                "description": "Xtal 32k xpd control by sw or fsm"
              },
              "ENCKINIT_XTAL_32K": {
                "bit": 8,
                "description": "apply an internal clock to help xtal 32k to start"
              },
              "DBUF_XTAL_32K": {
                "bit": 9,
                "description": "0: single-end buffer 1: differential buffer"
              },
              "DGM_XTAL_32K": {
                "bit": 10,
                "description": "xtal_32k gm control",
                "width": 3
              },
              "DRES_XTAL_32K": {
                "bit": 13,
                "description": "DRES_XTAL_32K",
                "width": 3
              },
              "XPD_XTAL_32K": {
                "bit": 16,
                "description": "XPD_XTAL_32K"
              },
              "DAC_XTAL_32K": {
                "bit": 17,
                "description": "DAC_XTAL_32K",
                "width": 3
              },
              "WDT_STATE": {
                "bit": 20,
                "description": "state of 32k_wdt",
                "width": 3
              },
              "XTAL32K_GPIO_SEL": {
                "bit": 23,
                "description": "XTAL_32K sel. 0: external XTAL_32K"
              },
              "XTL_EXT_CTR_LV": {
                "bit": 30,
                "description": "0: power down XTAL at high level"
              },
              "XTL_EXT_CTR_EN": {
                "bit": 31,
                "description": "enable gpio configure xtal power on"
              }
            },
            "EXT_WAKEUP_CONF": {
              "GPIO_WAKEUP_FILTER": {
                "bit": 31,
                "description": "enable filter for gpio wakeup event"
              }
            },
            "SLP_REJECT_CONF": {
              "SLEEP_REJECT_ENA": {
                "bit": 12,
                "description": "sleep reject enable",
                "width": 18
              },
              "LIGHT_SLP_REJECT_EN": {
                "bit": 30,
                "description": "enable reject for light sleep"
              },
              "DEEP_SLP_REJECT_EN": {
                "bit": 31,
                "description": "enable reject for deep sleep"
              }
            },
            "CPU_PERIOD_CONF": {
              "CPUSEL_CONF": {
                "bit": 29,
                "description": "CPU sel option"
              },
              "CPUPERIOD_SEL": {
                "bit": 30,
                "description": "CPU clk sel option",
                "width": 2
              }
            },
            "CLK_CONF": {
              "EFUSE_CLK_FORCE_GATING": {
                "bit": 1,
                "description": "efuse_clk_force_gating"
              },
              "EFUSE_CLK_FORCE_NOGATING": {
                "bit": 2,
                "description": "efuse_clk_force_nogating"
              },
              "CK8M_DIV_SEL_VLD": {
                "bit": 3,
                "description": "used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel"
              },
              "CK8M_DIV": {
                "bit": 4,
                "description": "CK8M_D256_OUT divider. 00: div128",
                "width": 2
              },
              "ENB_CK8M": {
                "bit": 6,
                "description": "disable CK8M and CK8M_D256_OUT"
              },
              "ENB_CK8M_DIV": {
                "bit": 7,
                "description": "1: CK8M_D256_OUT is actually CK8M"
              },
              "DIG_XTAL32K_EN": {
                "bit": 8,
                "description": "enable CK_XTAL_32K for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_D256_EN": {
                "bit": 9,
                "description": "enable CK8M_D256_OUT for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_EN": {
                "bit": 10,
                "description": "enable CK8M for digital core (no relationship with RTC core)"
              },
              "CK8M_DIV_SEL": {
                "bit": 12,
                "description": "divider = reg_ck8m_div_sel + 1",
                "width": 3
              },
              "XTAL_FORCE_NOGATING": {
                "bit": 15,
                "description": "XTAL force no gating during sleep"
              },
              "CK8M_FORCE_NOGATING": {
                "bit": 16,
                "description": "CK8M force no gating during sleep"
              },
              "CK8M_DFREQ": {
                "bit": 17,
                "description": "CK8M_DFREQ",
                "width": 8
              },
              "CK8M_FORCE_PD": {
                "bit": 25,
                "description": "CK8M force power down"
              },
              "CK8M_FORCE_PU": {
                "bit": 26,
                "description": "CK8M force power up"
              },
              "XTAL_GLOBAL_FORCE_GATING": {
                "bit": 27,
                "description": "force enable xtal clk gating"
              },
              "XTAL_GLOBAL_FORCE_NOGATING": {
                "bit": 28,
                "description": "force bypass xtal clk gating"
              },
              "FAST_CLK_RTC_SEL": {
                "bit": 29,
                "description": "fast_clk_rtc sel. 0: XTAL div 4"
              },
              "ANA_CLK_RTC_SEL": {
                "bit": 30,
                "description": "slelect rtc slow clk",
                "width": 2
              }
            },
            "SLOW_CLK_CONF": {
              "ANA_CLK_DIV_VLD": {
                "bit": 22,
                "description": "used to sync div bus. clear vld before set reg_rtc_ana_clk_div"
              },
              "ANA_CLK_DIV": {
                "bit": 23,
                "description": "the clk divider num of RTC_CLK",
                "width": 8
              },
              "SLOW_CLK_NEXT_EDGE": {
                "bit": 31,
                "description": "flag rtc_slow_clk_next_edge"
              }
            },
            "SDIO_CONF": {
              "SDIO_TIMER_TARGET": {
                "bit": 0,
                "description": "timer count to apply reg_sdio_dcap after sdio power on",
                "width": 8
              },
              "SDIO_DTHDRV": {
                "bit": 9,
                "description": "Tieh = 1 mode drive ability. Initially set to 0 to limit charge current",
                "width": 2
              },
              "SDIO_DCAP": {
                "bit": 11,
                "description": "ability to prevent LDO from overshoot",
                "width": 2
              },
              "SDIO_INITI": {
                "bit": 13,
                "description": "add resistor from ldo output to ground. 0: no res",
                "width": 2
              },
              "SDIO_EN_INITI": {
                "bit": 15,
                "description": "0 to set init[1:0]=0"
              },
              "SDIO_DCURLIM": {
                "bit": 16,
                "description": "tune current limit threshold when tieh = 0. About 800mA/(8+d)",
                "width": 3
              },
              "SDIO_MODECURLIM": {
                "bit": 19,
                "description": "select current limit mode"
              },
              "SDIO_ENCURLIM": {
                "bit": 20,
                "description": "enable current limit"
              },
              "SDIO_REG_PD_EN": {
                "bit": 21,
                "description": "power down SDIO_REG in sleep. Only active when reg_sdio_force = 0"
              },
              "SDIO_FORCE": {
                "bit": 22,
                "description": "1: use SW option to control SDIO_REG"
              },
              "SDIO_TIEH": {
                "bit": 23,
                "description": "SW option for SDIO_TIEH. Only active when reg_sdio_force = 1"
              },
              "_1P8_READY": {
                "bit": 24,
                "description": "read only register for REG1P8_READY"
              },
              "DREFL_SDIO": {
                "bit": 25,
                "description": "SW option for DREFL_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "DREFM_SDIO": {
                "bit": 27,
                "description": "SW option for DREFM_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "DREFH_SDIO": {
                "bit": 29,
                "description": "SW option for DREFH_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "XPD_SDIO": {
                "bit": 31,
                "description": "XPD_SDIO"
              }
            },
            "BIAS_CONF": {
              "DG_VDD_DRV_B_SLP": {
                "bit": 0,
                "description": "DG_VDD_DRV_B_SLP",
                "width": 8
              },
              "DG_VDD_DRV_B_SLP_EN": {
                "bit": 8,
                "description": "DG_VDD_DRV_B_SLP_EN"
              },
              "BIAS_BUF_IDLE": {
                "bit": 10,
                "description": "bias buf when rtc in normal work state"
              },
              "BIAS_BUF_WAKE": {
                "bit": 11,
                "description": "bias buf when rtc in wakeup state"
              },
              "BIAS_BUF_DEEP_SLP": {
                "bit": 12,
                "description": "bias buf when rtc in sleep state"
              },
              "BIAS_BUF_MONITOR": {
                "bit": 13,
                "description": "bias buf when rtc in monitor state"
              },
              "PD_CUR_DEEP_SLP": {
                "bit": 14,
                "description": "xpd cur when rtc in sleep_state"
              },
              "PD_CUR_MONITOR": {
                "bit": 15,
                "description": "xpd cur when rtc in monitor state"
              },
              "BIAS_SLEEP_DEEP_SLP": {
                "bit": 16,
                "description": "bias_sleep when rtc in sleep_state"
              },
              "BIAS_SLEEP_MONITOR": {
                "bit": 17,
                "description": "bias_sleep when rtc in monitor state"
              },
              "DBG_ATTEN_DEEP_SLP": {
                "bit": 18,
                "description": "DBG_ATTEN when rtc in sleep state",
                "width": 4
              },
              "DBG_ATTEN_MONITOR": {
                "bit": 22,
                "description": "DBG_ATTEN when rtc in monitor state",
                "width": 4
              }
            },
            "RTC_CNTL": {
              "DIG_REG_CAL_EN": {
                "bit": 7,
                "description": "software enable digital regulator cali"
              },
              "SCK_DCAP": {
                "bit": 14,
                "description": "SCK_DCAP",
                "width": 8
              },
              "DBOOST_FORCE_PD": {
                "bit": 28,
                "description": "RTC_DBOOST force power down"
              },
              "DBOOST_FORCE_PU": {
                "bit": 29,
                "description": "RTC_DBOOST force power up"
              },
              "REGULATOR_FORCE_PD": {
                "bit": 30,
                "description": "RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )"
              },
              "REGULATOR_FORCE_PU": {
                "bit": 31,
                "description": "RTC_REG force power up"
              }
            },
            "PWC": {
              "PAD_FORCE_HOLD": {
                "bit": 21,
                "description": "rtc pad force hold"
              }
            },
            "DIG_PWC": {
              "VDD_SPI_PWR_DRV": {
                "bit": 0,
                "description": "vdd_spi drv's software value",
                "width": 2
              },
              "VDD_SPI_PWR_FORCE": {
                "bit": 2,
                "description": "vdd_spi drv use software value"
              },
              "LSLP_MEM_FORCE_PD": {
                "bit": 3,
                "description": "memories in digital core force PD in sleep"
              },
              "LSLP_MEM_FORCE_PU": {
                "bit": 4,
                "description": "memories in digital core force PU in sleep"
              },
              "BT_FORCE_PD": {
                "bit": 11,
                "description": "bt force power down"
              },
              "BT_FORCE_PU": {
                "bit": 12,
                "description": "bt force power up"
              },
              "DG_PERI_FORCE_PD": {
                "bit": 13,
                "description": "digital peri force power down"
              },
              "DG_PERI_FORCE_PU": {
                "bit": 14,
                "description": "digital peri force power up"
              },
              "FASTMEM_FORCE_LPD": {
                "bit": 15,
                "description": "fastmemory  retention mode in sleep"
              },
              "FASTMEM_FORCE_LPU": {
                "bit": 16,
                "description": "fastmemory donlt entry retention mode in sleep"
              },
              "WIFI_FORCE_PD": {
                "bit": 17,
                "description": "wifi force power down"
              },
              "WIFI_FORCE_PU": {
                "bit": 18,
                "description": "wifi force power up"
              },
              "DG_WRAP_FORCE_PD": {
                "bit": 19,
                "description": "digital core force power down"
              },
              "DG_WRAP_FORCE_PU": {
                "bit": 20,
                "description": "digital core force power up"
              },
              "CPU_TOP_FORCE_PD": {
                "bit": 21,
                "description": "cpu core force power down"
              },
              "CPU_TOP_FORCE_PU": {
                "bit": 22,
                "description": "cpu force power up"
              },
              "BT_PD_EN": {
                "bit": 27,
                "description": "enable power down bt in sleep"
              },
              "DG_PERI_PD_EN": {
                "bit": 28,
                "description": "enable power down digital peri in sleep"
              },
              "CPU_TOP_PD_EN": {
                "bit": 29,
                "description": "enable power down cpu in sleep"
              },
              "WIFI_PD_EN": {
                "bit": 30,
                "description": "enable power down wifi in sleep"
              },
              "DG_WRAP_PD_EN": {
                "bit": 31,
                "description": "enable power down digital wrap in sleep"
              }
            },
            "DIG_ISO": {
              "FORCE_OFF": {
                "bit": 7,
                "description": "DIG_ISO force off"
              },
              "FORCE_ON": {
                "bit": 8,
                "description": "DIG_ISO force on"
              },
              "DG_PAD_AUTOHOLD": {
                "bit": 9,
                "description": "read only register to indicate digital pad auto-hold status"
              },
              "CLR_DG_PAD_AUTOHOLD": {
                "bit": 10,
                "description": "wtite only register to clear digital pad auto-hold"
              },
              "DG_PAD_AUTOHOLD_EN": {
                "bit": 11,
                "description": "digital pad enable auto-hold"
              },
              "DG_PAD_FORCE_NOISO": {
                "bit": 12,
                "description": "digital pad force no ISO"
              },
              "DG_PAD_FORCE_ISO": {
                "bit": 13,
                "description": "digital pad force ISO"
              },
              "DG_PAD_FORCE_UNHOLD": {
                "bit": 14,
                "description": "digital pad force un-hold"
              },
              "DG_PAD_FORCE_HOLD": {
                "bit": 15,
                "description": "digital pad force hold"
              },
              "BT_FORCE_ISO": {
                "bit": 22,
                "description": "bt force ISO"
              },
              "BT_FORCE_NOISO": {
                "bit": 23,
                "description": "bt force no ISO"
              },
              "DG_PERI_FORCE_ISO": {
                "bit": 24,
                "description": "Digital peri force ISO"
              },
              "DG_PERI_FORCE_NOISO": {
                "bit": 25,
                "description": "digital peri force no ISO"
              },
              "CPU_TOP_FORCE_ISO": {
                "bit": 26,
                "description": "cpu force ISO"
              },
              "CPU_TOP_FORCE_NOISO": {
                "bit": 27,
                "description": "cpu force no ISO"
              },
              "WIFI_FORCE_ISO": {
                "bit": 28,
                "description": "wifi force ISO"
              },
              "WIFI_FORCE_NOISO": {
                "bit": 29,
                "description": "wifi force no ISO"
              },
              "DG_WRAP_FORCE_ISO": {
                "bit": 30,
                "description": "digital core force ISO"
              },
              "DG_WRAP_FORCE_NOISO": {
                "bit": 31,
                "description": "digital core force no ISO"
              }
            },
            "WDTCONFIG0": {
              "WDT_CHIP_RESET_WIDTH": {
                "bit": 0,
                "description": "chip reset siginal pulse width",
                "width": 8
              },
              "WDT_CHIP_RESET_EN": {
                "bit": 8,
                "description": "wdt reset whole chip enable"
              },
              "WDT_PAUSE_IN_SLP": {
                "bit": 9,
                "description": "pause WDT in sleep"
              },
              "WDT_APPCPU_RESET_EN": {
                "bit": 10,
                "description": "enable WDT reset APP CPU"
              },
              "WDT_PROCPU_RESET_EN": {
                "bit": 11,
                "description": "enable WDT reset PRO CPU"
              },
              "WDT_FLASHBOOT_MOD_EN": {
                "bit": 12,
                "description": "enable WDT in flash boot"
              },
              "WDT_SYS_RESET_LENGTH": {
                "bit": 13,
                "description": "system reset counter length",
                "width": 3
              },
              "WDT_CPU_RESET_LENGTH": {
                "bit": 16,
                "description": "CPU reset counter length",
                "width": 3
              },
              "WDT_STG3": {
                "bit": 19,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG2": {
                "bit": 22,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG1": {
                "bit": 25,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG0": {
                "bit": 28,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_EN": {
                "bit": 31,
                "description": "enable rtc wdt"
              }
            },
            "WDTCONFIG1": {
              "WDT_STG0_HOLD": {
                "bit": 0,
                "description": "the hold time of stage0",
                "width": 32
              }
            },
            "WDTCONFIG2": {
              "WDT_STG1_HOLD": {
                "bit": 0,
                "description": "the hold time of stage1",
                "width": 32
              }
            },
            "WDTCONFIG3": {
              "WDT_STG2_HOLD": {
                "bit": 0,
                "description": "the hold time of stage2",
                "width": 32
              }
            },
            "WDTCONFIG4": {
              "WDT_STG3_HOLD": {
                "bit": 0,
                "description": "the hold time of stage3",
                "width": 32
              }
            },
            "WDTFEED": {
              "WDT_FEED": {
                "bit": 31,
                "description": "sw feed rtc wdt"
              }
            },
            "WDTWPROTECT": {
              "WDT_WKEY": {
                "bit": 0,
                "description": "the key of rtc wdt",
                "width": 32
              }
            },
            "SWD_CONF": {
              "SWD_RESET_FLAG": {
                "bit": 0,
                "description": "swd reset flag"
              },
              "SWD_FEED_INT": {
                "bit": 1,
                "description": "swd interrupt for feeding"
              },
              "SWD_BYPASS_RST": {
                "bit": 17,
                "description": "Bypass swd rst"
              },
              "SWD_SIGNAL_WIDTH": {
                "bit": 18,
                "description": "adjust signal width send to swd",
                "width": 10
              },
              "SWD_RST_FLAG_CLR": {
                "bit": 28,
                "description": "reset swd reset flag"
              },
              "SWD_FEED": {
                "bit": 29,
                "description": "Sw feed swd"
              },
              "SWD_DISABLE": {
                "bit": 30,
                "description": "disabel SWD"
              },
              "SWD_AUTO_FEED_EN": {
                "bit": 31,
                "description": "automatically feed swd when int comes"
              }
            },
            "SWD_WPROTECT": {
              "SWD_WKEY": {
                "bit": 0,
                "description": "the key of super wdt",
                "width": 32
              }
            },
            "SW_CPU_STALL": {
              "SW_STALL_APPCPU_C1": {
                "bit": 20,
                "description": "{reg_sw_stall_appcpu_c1[5:0]",
                "width": 6
              },
              "SW_STALL_PROCPU_C1": {
                "bit": 26,
                "description": "stall cpu by software",
                "width": 6
              }
            },
            "STORE4": {
              "SCRATCH4": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE5": {
              "SCRATCH5": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE6": {
              "SCRATCH6": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE7": {
              "SCRATCH7": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "LOW_POWER_ST": {
              "XPD_ROM0": {
                "bit": 0,
                "description": "rom0 power down"
              },
              "XPD_DIG_DCDC": {
                "bit": 2,
                "description": "External DCDC power down"
              },
              "PERI_ISO": {
                "bit": 3,
                "description": "rtc peripheral iso"
              },
              "XPD_RTC_PERI": {
                "bit": 4,
                "description": "rtc peripheral power down"
              },
              "WIFI_ISO": {
                "bit": 5,
                "description": "wifi iso"
              },
              "XPD_WIFI": {
                "bit": 6,
                "description": "wifi wrap power down"
              },
              "DIG_ISO": {
                "bit": 7,
                "description": "digital wrap iso"
              },
              "XPD_DIG": {
                "bit": 8,
                "description": "digital wrap power down"
              },
              "TOUCH_STATE_START": {
                "bit": 9,
                "description": "touch should start to work"
              },
              "TOUCH_STATE_SWITCH": {
                "bit": 10,
                "description": "touch is about to working. Switch rtc main state"
              },
              "TOUCH_STATE_SLP": {
                "bit": 11,
                "description": "touch is in sleep state"
              },
              "TOUCH_STATE_DONE": {
                "bit": 12,
                "description": "touch is done"
              },
              "COCPU_STATE_START": {
                "bit": 13,
                "description": "ulp/cocpu should start to work"
              },
              "COCPU_STATE_SWITCH": {
                "bit": 14,
                "description": "ulp/cocpu is about to working. Switch rtc main state"
              },
              "COCPU_STATE_SLP": {
                "bit": 15,
                "description": "ulp/cocpu is in sleep state"
              },
              "COCPU_STATE_DONE": {
                "bit": 16,
                "description": "ulp/cocpu is done"
              },
              "MAIN_STATE_XTAL_ISO": {
                "bit": 17,
                "description": "no use any more"
              },
              "MAIN_STATE_PLL_ON": {
                "bit": 18,
                "description": "rtc main state machine is in states that pll should be running"
              },
              "RDY_FOR_WAKEUP": {
                "bit": 19,
                "description": "rtc is ready to receive wake up trigger from wake up source"
              },
              "MAIN_STATE_WAIT_END": {
                "bit": 20,
                "description": "rtc main state machine has been waited for some cycles"
              },
              "IN_WAKEUP_STATE": {
                "bit": 21,
                "description": "rtc main state machine is in the states of wakeup process"
              },
              "IN_LOW_POWER_STATE": {
                "bit": 22,
                "description": "rtc main state machine is in the states of low power"
              },
              "MAIN_STATE_IN_WAIT_8M": {
                "bit": 23,
                "description": "rtc main state machine is in wait 8m state"
              },
              "MAIN_STATE_IN_WAIT_PLL": {
                "bit": 24,
                "description": "rtc main state machine is in wait pll state"
              },
              "MAIN_STATE_IN_WAIT_XTL": {
                "bit": 25,
                "description": "rtc main state machine is in wait xtal state"
              },
              "MAIN_STATE_IN_SLP": {
                "bit": 26,
                "description": "rtc main state machine is in sleep state"
              },
              "MAIN_STATE_IN_IDLE": {
                "bit": 27,
                "description": "rtc main state machine is in idle state"
              },
              "MAIN_STATE": {
                "bit": 28,
                "description": "rtc main state machine status",
                "width": 4
              }
            },
            "DIAG0": {
              "LOW_POWER_DIAG1": {
                "bit": 0,
                "description": "LOW_POWER_DIAG1",
                "width": 32
              }
            },
            "PAD_HOLD": {
              "GPIO_PIN0_HOLD": {
                "bit": 0,
                "description": "the hold configure of rtc gpio0"
              },
              "GPIO_PIN1_HOLD": {
                "bit": 1,
                "description": "the hold configure of rtc gpio1"
              },
              "GPIO_PIN2_HOLD": {
                "bit": 2,
                "description": "the hold configure of rtc gpio2"
              },
              "GPIO_PIN3_HOLD": {
                "bit": 3,
                "description": "the hold configure of rtc gpio3"
              },
              "GPIO_PIN4_HOLD": {
                "bit": 4,
                "description": "the hold configure of rtc gpio4"
              },
              "GPIO_PIN5_HOLD": {
                "bit": 5,
                "description": "the hold configure of rtc gpio5"
              }
            },
            "DIG_PAD_HOLD": {
              "DIG_PAD_HOLD": {
                "bit": 0,
                "description": "the configure of digital pad",
                "width": 32
              }
            },
            "BROWN_OUT": {
              "BROWN_OUT_INT_WAIT": {
                "bit": 4,
                "description": "brown out interrupt wait cycles",
                "width": 10
              },
              "BROWN_OUT_CLOSE_FLASH_ENA": {
                "bit": 14,
                "description": "enable close flash when brown out happens"
              },
              "BROWN_OUT_PD_RF_ENA": {
                "bit": 15,
                "description": "enable power down RF when brown out happens"
              },
              "BROWN_OUT_RST_WAIT": {
                "bit": 16,
                "description": "brown out reset wait cycles",
                "width": 10
              },
              "BROWN_OUT_RST_ENA": {
                "bit": 26,
                "description": "enable brown out reset"
              },
              "BROWN_OUT_RST_SEL": {
                "bit": 27,
                "description": "1:  4-pos reset"
              },
              "BROWN_OUT_ANA_RST_EN": {
                "bit": 28,
                "description": "brown_out origin reset enable"
              },
              "BROWN_OUT_CNT_CLR": {
                "bit": 29,
                "description": "clear brown out counter"
              },
              "BROWN_OUT_ENA": {
                "bit": 30,
                "description": "enable brown out"
              },
              "DET": {
                "bit": 31,
                "description": "the flag of brown det from analog"
              }
            },
            "TIME_LOW1": {
              "TIMER_VALUE1_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH1": {
              "TIMER_VALUE1_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "XTAL32K_CLK_FACTOR": {
              "XTAL32K_CLK_FACTOR": {
                "bit": 0,
                "description": "xtal 32k watch dog backup clock factor",
                "width": 32
              }
            },
            "XTAL32K_CONF": {
              "XTAL32K_RETURN_WAIT": {
                "bit": 0,
                "description": "cycles to wait to return noral xtal 32k",
                "width": 4
              },
              "XTAL32K_RESTART_WAIT": {
                "bit": 4,
                "description": "cycles to wait to repower on xtal 32k",
                "width": 16
              },
              "XTAL32K_WDT_TIMEOUT": {
                "bit": 20,
                "description": "If no clock detected for this amount of time",
                "width": 8
              },
              "XTAL32K_STABLE_THRES": {
                "bit": 28,
                "description": "if restarted xtal32k period is smaller than this",
                "width": 4
              }
            },
            "USB_CONF": {
              "IO_MUX_RESET_DISABLE": {
                "bit": 18,
                "description": "disable io_mux reset"
              }
            },
            "SLP_REJECT_CAUSE": {
              "REJECT_CAUSE": {
                "bit": 0,
                "description": "sleep reject cause",
                "width": 18
              }
            },
            "OPTION1": {
              "FORCE_DOWNLOAD_BOOT": {
                "bit": 0,
                "description": "force chip entry download mode"
              }
            },
            "SLP_WAKEUP_CAUSE": {
              "WAKEUP_CAUSE": {
                "bit": 0,
                "description": "sleep wakeup cause",
                "width": 17
              }
            },
            "ULP_CP_TIMER_1": {
              "ULP_CP_TIMER_SLP_CYCLE": {
                "bit": 8,
                "description": "sleep cycles for ULP-coprocessor timer",
                "width": 24
              }
            },
            "INT_ENA_RTC_W1TS": {
              "SLP_WAKEUP_INT_ENA_W1TS": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA_W1TS": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "WDT_INT_ENA_W1TS": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "BROWN_OUT_INT_ENA_W1TS": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA_W1TS": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SWD_INT_ENA_W1TS": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "XTAL32K_DEAD_INT_ENA_W1TS": {
                "bit": 16,
                "description": "enable xtal32k_dead  interrupt"
              },
              "GLITCH_DET_INT_ENA_W1TS": {
                "bit": 19,
                "description": "enbale gitch det interrupt"
              },
              "BBPLL_CAL_INT_ENA_W1TS": {
                "bit": 20,
                "description": "enbale bbpll cal interrupt"
              }
            },
            "INT_ENA_RTC_W1TC": {
              "SLP_WAKEUP_INT_ENA_W1TC": {
                "bit": 0,
                "description": "clear sleep wakeup interrupt enable"
              },
              "SLP_REJECT_INT_ENA_W1TC": {
                "bit": 1,
                "description": "clear sleep reject interrupt enable"
              },
              "WDT_INT_ENA_W1TC": {
                "bit": 3,
                "description": "clear RTC WDT interrupt enable"
              },
              "BROWN_OUT_INT_ENA_W1TC": {
                "bit": 9,
                "description": "clear brown out interrupt enable"
              },
              "MAIN_TIMER_INT_ENA_W1TC": {
                "bit": 10,
                "description": "Clear RTC main timer interrupt enable"
              },
              "SWD_INT_ENA_W1TC": {
                "bit": 15,
                "description": "clear super watch dog interrupt enable"
              },
              "XTAL32K_DEAD_INT_ENA_W1TC": {
                "bit": 16,
                "description": "clear xtal32k_dead  interrupt enable"
              },
              "GLITCH_DET_INT_ENA_W1TC": {
                "bit": 19,
                "description": "clear gitch det interrupt enable"
              },
              "BBPLL_CAL_INT_ENA_W1TC": {
                "bit": 20,
                "description": "clear bbpll cal interrupt enable"
              }
            },
            "RETENTION_CTRL": {
              "RETENTION_CLK_SEL": {
                "bit": 18,
                "description": "Retention clk sel"
              },
              "RETENTION_DONE_WAIT": {
                "bit": 19,
                "description": "Retention done wait time",
                "width": 3
              },
              "RETENTION_CLKOFF_WAIT": {
                "bit": 22,
                "description": "Retention clkoff wait time",
                "width": 4
              },
              "RETENTION_EN": {
                "bit": 26,
                "description": "enable cpu retention when light sleep"
              },
              "RETENTION_WAIT": {
                "bit": 27,
                "description": "wait cycles for rention operation",
                "width": 5
              }
            },
            "FIB_SEL": {
              "FIB_SEL": {
                "bit": 0,
                "description": "select use analog fib signal",
                "width": 3
              }
            },
            "GPIO_WAKEUP": {
              "GPIO_WAKEUP_STATUS": {
                "bit": 0,
                "description": "rtc gpio wakeup flag",
                "width": 6
              },
              "GPIO_WAKEUP_STATUS_CLR": {
                "bit": 6,
                "description": "clear rtc gpio wakeup flag"
              },
              "GPIO_PIN_CLK_GATE": {
                "bit": 7,
                "description": "enable rtc io clk gate"
              },
              "GPIO_PIN5_INT_TYPE": {
                "bit": 8,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN4_INT_TYPE": {
                "bit": 11,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN3_INT_TYPE": {
                "bit": 14,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN2_INT_TYPE": {
                "bit": 17,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN1_INT_TYPE": {
                "bit": 20,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN0_INT_TYPE": {
                "bit": 23,
                "description": "configure gpio wakeup type",
                "width": 3
              },
              "GPIO_PIN5_WAKEUP_ENABLE": {
                "bit": 26,
                "description": "enable wakeup from rtc gpio5"
              },
              "GPIO_PIN4_WAKEUP_ENABLE": {
                "bit": 27,
                "description": "enable wakeup from rtc gpio4"
              },
              "GPIO_PIN3_WAKEUP_ENABLE": {
                "bit": 28,
                "description": "enable wakeup from rtc gpio3"
              },
              "GPIO_PIN2_WAKEUP_ENABLE": {
                "bit": 29,
                "description": "enable wakeup from rtc gpio2"
              },
              "GPIO_PIN1_WAKEUP_ENABLE": {
                "bit": 30,
                "description": "enable wakeup from rtc gpio1"
              },
              "GPIO_PIN0_WAKEUP_ENABLE": {
                "bit": 31,
                "description": "enable wakeup from rtc gpio0"
              }
            },
            "DBG_SEL": {
              "DEBUG_12M_NO_GATING": {
                "bit": 1,
                "description": "use for debug"
              },
              "DEBUG_BIT_SEL": {
                "bit": 2,
                "description": "use for debug",
                "width": 5
              },
              "DEBUG_SEL0": {
                "bit": 7,
                "description": "use for debug",
                "width": 5
              },
              "DEBUG_SEL1": {
                "bit": 12,
                "description": "use for debug",
                "width": 5
              },
              "DEBUG_SEL2": {
                "bit": 17,
                "description": "use for debug",
                "width": 5
              },
              "DEBUG_SEL3": {
                "bit": 22,
                "description": "use for debug",
                "width": 5
              },
              "DEBUG_SEL4": {
                "bit": 27,
                "description": "use for debug",
                "width": 5
              }
            },
            "DBG_MAP": {
              "GPIO_PIN5_MUX_SEL": {
                "bit": 2,
                "description": "use for debug"
              },
              "GPIO_PIN4_MUX_SEL": {
                "bit": 3,
                "description": "use for debug"
              },
              "GPIO_PIN3_MUX_SEL": {
                "bit": 4,
                "description": "use for debug"
              },
              "GPIO_PIN2_MUX_SEL": {
                "bit": 5,
                "description": "use for debug"
              },
              "GPIO_PIN1_MUX_SEL": {
                "bit": 6,
                "description": "use for debug"
              },
              "GPIO_PIN0_MUX_SEL": {
                "bit": 7,
                "description": "use for debug"
              },
              "GPIO_PIN5_FUN_SEL": {
                "bit": 8,
                "description": "use for debug",
                "width": 4
              },
              "GPIO_PIN4_FUN_SEL": {
                "bit": 12,
                "description": "use for debug",
                "width": 4
              },
              "GPIO_PIN3_FUN_SEL": {
                "bit": 16,
                "description": "use for debug",
                "width": 4
              },
              "GPIO_PIN2_FUN_SEL": {
                "bit": 20,
                "description": "use for debug",
                "width": 4
              },
              "GPIO_PIN1_FUN_SEL": {
                "bit": 24,
                "description": "use for debug",
                "width": 4
              },
              "GPIO_PIN0_FUN_SEL": {
                "bit": 28,
                "description": "use for debug",
                "width": 4
              }
            },
            "SENSOR_CTRL": {
              "SAR2_PWDET_CCT": {
                "bit": 27,
                "description": "reg_sar2_pwdet_cct",
                "width": 3
              },
              "FORCE_XPD_SAR": {
                "bit": 30,
                "description": "force power up SAR",
                "width": 2
              }
            },
            "DBG_SAR_SEL": {
              "SAR_DEBUG_SEL": {
                "bit": 27,
                "description": "use for debug",
                "width": 5
              }
            },
            "PG_CTRL": {
              "POWER_GLITCH_DSENSE": {
                "bit": 26,
                "description": "power glitch desense",
                "width": 2
              },
              "POWER_GLITCH_FORCE_PD": {
                "bit": 28,
                "description": "force disable power glitch"
              },
              "POWER_GLITCH_FORCE_PU": {
                "bit": 29,
                "description": "force enable power glitch"
              },
              "POWER_GLITCH_EFUSE_SEL": {
                "bit": 30,
                "description": "use efuse value control power glitch enable"
              },
              "POWER_GLITCH_EN": {
                "bit": 31,
                "description": "enable power glitch"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "verision",
                "width": 28
              }
            }
          }
        },
        "SENSITIVE": {
          "instances": [
            {
              "name": "SENSITIVE",
              "base": "0x600C1000"
            }
          ],
          "registers": {
            "ROM_TABLE_LOCK": {
              "offset": "0x00",
              "size": 32,
              "description": "SENSITIVE_ROM_TABLE_LOCK_REG"
            },
            "ROM_TABLE": {
              "offset": "0x04",
              "size": 32,
              "description": "SENSITIVE_ROM_TABLE_REG"
            },
            "PRIVILEGE_MODE_SEL_LOCK": {
              "offset": "0x08",
              "size": 32,
              "description": "SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG"
            },
            "PRIVILEGE_MODE_SEL": {
              "offset": "0x0C",
              "size": 32,
              "description": "SENSITIVE_PRIVILEGE_MODE_SEL_REG"
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "offset": "0x10",
              "size": 32,
              "description": "SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG"
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "offset": "0x14",
              "size": 32,
              "description": "SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG"
            },
            "INTERNAL_SRAM_USAGE_0": {
              "offset": "0x18",
              "size": 32,
              "description": "SENSITIVE_INTERNAL_SRAM_USAGE_0_REG"
            },
            "INTERNAL_SRAM_USAGE_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SENSITIVE_INTERNAL_SRAM_USAGE_1_REG"
            },
            "INTERNAL_SRAM_USAGE_3": {
              "offset": "0x20",
              "size": 32,
              "description": "SENSITIVE_INTERNAL_SRAM_USAGE_3_REG"
            },
            "INTERNAL_SRAM_USAGE_4": {
              "offset": "0x24",
              "size": 32,
              "description": "SENSITIVE_INTERNAL_SRAM_USAGE_4_REG"
            },
            "CACHE_TAG_ACCESS_0": {
              "offset": "0x28",
              "size": 32,
              "description": "SENSITIVE_CACHE_TAG_ACCESS_0_REG"
            },
            "CACHE_TAG_ACCESS_1": {
              "offset": "0x2C",
              "size": 32,
              "description": "SENSITIVE_CACHE_TAG_ACCESS_1_REG"
            },
            "CACHE_MMU_ACCESS_0": {
              "offset": "0x30",
              "size": 32,
              "description": "SENSITIVE_CACHE_MMU_ACCESS_0_REG"
            },
            "CACHE_MMU_ACCESS_1": {
              "offset": "0x34",
              "size": 32,
              "description": "SENSITIVE_CACHE_MMU_ACCESS_1_REG"
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_0": {
              "offset": "0x38",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_1": {
              "offset": "0x3C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0": {
              "offset": "0x40",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1": {
              "offset": "0x44",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_0": {
              "offset": "0x48",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_1": {
              "offset": "0x4C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_0": {
              "offset": "0x50",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_1": {
              "offset": "0x54",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0": {
              "offset": "0x58",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1": {
              "offset": "0x5C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_0": {
              "offset": "0x60",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_1": {
              "offset": "0x64",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_0": {
              "offset": "0x68",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_0": {
              "offset": "0x70",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_1": {
              "offset": "0x74",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0": {
              "offset": "0x78",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG"
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1": {
              "offset": "0x7C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG"
            },
            "DMA_APBPERI_PMS_MONITOR_0": {
              "offset": "0x80",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG"
            },
            "DMA_APBPERI_PMS_MONITOR_1": {
              "offset": "0x84",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG"
            },
            "DMA_APBPERI_PMS_MONITOR_2": {
              "offset": "0x88",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG"
            },
            "DMA_APBPERI_PMS_MONITOR_3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0": {
              "offset": "0x90",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1": {
              "offset": "0x94",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2": {
              "offset": "0x98",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3": {
              "offset": "0x9C",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4": {
              "offset": "0xA0",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5": {
              "offset": "0xA4",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_0": {
              "offset": "0xA8",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_1": {
              "offset": "0xAC",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_2": {
              "offset": "0xB0",
              "size": 32,
              "description": "SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG"
            },
            "CORE_0_IRAM0_PMS_MONITOR_0": {
              "offset": "0xB4",
              "size": 32,
              "description": "SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG"
            },
            "CORE_0_IRAM0_PMS_MONITOR_1": {
              "offset": "0xB8",
              "size": 32,
              "description": "SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG"
            },
            "CORE_0_IRAM0_PMS_MONITOR_2": {
              "offset": "0xBC",
              "size": 32,
              "description": "SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG"
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_0": {
              "offset": "0xC0",
              "size": 32,
              "description": "SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG"
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_1": {
              "offset": "0xC4",
              "size": 32,
              "description": "SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG"
            },
            "CORE_0_DRAM0_PMS_MONITOR_0": {
              "offset": "0xC8",
              "size": 32,
              "description": "SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG"
            },
            "CORE_0_DRAM0_PMS_MONITOR_1": {
              "offset": "0xCC",
              "size": 32,
              "description": "SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG"
            },
            "CORE_0_DRAM0_PMS_MONITOR_2": {
              "offset": "0xD0",
              "size": 32,
              "description": "SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG"
            },
            "CORE_0_DRAM0_PMS_MONITOR_3": {
              "offset": "0xD4",
              "size": 32,
              "description": "SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_0": {
              "offset": "0xD8",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_1": {
              "offset": "0xDC",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_2": {
              "offset": "0xE0",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_3": {
              "offset": "0xE4",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_4": {
              "offset": "0xE8",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_5": {
              "offset": "0xEC",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_6": {
              "offset": "0xF0",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_7": {
              "offset": "0xF4",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_8": {
              "offset": "0xF8",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_9": {
              "offset": "0xFC",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG"
            },
            "CORE_0_PIF_PMS_CONSTRAIN_10": {
              "offset": "0x100",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG"
            },
            "REGION_PMS_CONSTRAIN_0": {
              "offset": "0x104",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_0_REG"
            },
            "REGION_PMS_CONSTRAIN_1": {
              "offset": "0x108",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_1_REG"
            },
            "REGION_PMS_CONSTRAIN_2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_2_REG"
            },
            "REGION_PMS_CONSTRAIN_3": {
              "offset": "0x110",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_3_REG"
            },
            "REGION_PMS_CONSTRAIN_4": {
              "offset": "0x114",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_4_REG"
            },
            "REGION_PMS_CONSTRAIN_5": {
              "offset": "0x118",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_5_REG"
            },
            "REGION_PMS_CONSTRAIN_6": {
              "offset": "0x11C",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_6_REG"
            },
            "REGION_PMS_CONSTRAIN_7": {
              "offset": "0x120",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_7_REG"
            },
            "REGION_PMS_CONSTRAIN_8": {
              "offset": "0x124",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_8_REG"
            },
            "REGION_PMS_CONSTRAIN_9": {
              "offset": "0x128",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_9_REG"
            },
            "REGION_PMS_CONSTRAIN_10": {
              "offset": "0x12C",
              "size": 32,
              "description": "SENSITIVE_REGION_PMS_CONSTRAIN_10_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_0": {
              "offset": "0x130",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_1": {
              "offset": "0x134",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_2": {
              "offset": "0x138",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_3": {
              "offset": "0x13C",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_4": {
              "offset": "0x140",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_5": {
              "offset": "0x144",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG"
            },
            "CORE_0_PIF_PMS_MONITOR_6": {
              "offset": "0x148",
              "size": 32,
              "description": "SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG"
            },
            "BACKUP_BUS_PMS_CONSTRAIN_0": {
              "offset": "0x14C",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG"
            },
            "BACKUP_BUS_PMS_CONSTRAIN_1": {
              "offset": "0x150",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG"
            },
            "BACKUP_BUS_PMS_CONSTRAIN_2": {
              "offset": "0x154",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG"
            },
            "BACKUP_BUS_PMS_CONSTRAIN_3": {
              "offset": "0x158",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG"
            },
            "BACKUP_BUS_PMS_CONSTRAIN_4": {
              "offset": "0x15C",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG"
            },
            "BACKUP_BUS_PMS_MONITOR_0": {
              "offset": "0x160",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG"
            },
            "BACKUP_BUS_PMS_MONITOR_1": {
              "offset": "0x164",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG"
            },
            "BACKUP_BUS_PMS_MONITOR_2": {
              "offset": "0x168",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG"
            },
            "BACKUP_BUS_PMS_MONITOR_3": {
              "offset": "0x16C",
              "size": 32,
              "description": "SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG"
            },
            "CLOCK_GATE": {
              "offset": "0x170",
              "size": 32,
              "description": "SENSITIVE_CLOCK_GATE_REG_REG"
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "SENSITIVE_DATE_REG"
            }
          },
          "bits": {
            "ROM_TABLE_LOCK": {
              "ROM_TABLE_LOCK": {
                "bit": 0,
                "description": "rom_table_lock"
              }
            },
            "ROM_TABLE": {
              "ROM_TABLE": {
                "bit": 0,
                "description": "rom_table",
                "width": 32
              }
            },
            "PRIVILEGE_MODE_SEL_LOCK": {
              "PRIVILEGE_MODE_SEL_LOCK": {
                "bit": 0,
                "description": "privilege_mode_sel_lock"
              }
            },
            "PRIVILEGE_MODE_SEL": {
              "PRIVILEGE_MODE_SEL": {
                "bit": 0,
                "description": "privilege_mode_sel"
              }
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "APB_PERIPHERAL_ACCESS_LOCK": {
                "bit": 0,
                "description": "apb_peripheral_access_lock"
              }
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "APB_PERIPHERAL_ACCESS_SPLIT_BURST": {
                "bit": 0,
                "description": "apb_peripheral_access_split_burst"
              }
            },
            "INTERNAL_SRAM_USAGE_0": {
              "INTERNAL_SRAM_USAGE_LOCK": {
                "bit": 0,
                "description": "internal_sram_usage_lock"
              }
            },
            "INTERNAL_SRAM_USAGE_1": {
              "INTERNAL_SRAM_USAGE_CPU_CACHE": {
                "bit": 0,
                "description": "internal_sram_usage_cpu_cache"
              },
              "INTERNAL_SRAM_USAGE_CPU_SRAM": {
                "bit": 1,
                "description": "internal_sram_usage_cpu_sram",
                "width": 3
              }
            },
            "INTERNAL_SRAM_USAGE_3": {
              "INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM": {
                "bit": 0,
                "description": "internal_sram_usage_mac_dump_sram",
                "width": 3
              },
              "INTERNAL_SRAM_ALLOC_MAC_DUMP": {
                "bit": 3,
                "description": "internal_sram_alloc_mac_dump"
              }
            },
            "INTERNAL_SRAM_USAGE_4": {
              "INTERNAL_SRAM_USAGE_LOG_SRAM": {
                "bit": 0,
                "description": "internal_sram_usage_log_sram"
              }
            },
            "CACHE_TAG_ACCESS_0": {
              "CACHE_TAG_ACCESS_LOCK": {
                "bit": 0,
                "description": "cache_tag_access_lock"
              }
            },
            "CACHE_TAG_ACCESS_1": {
              "PRO_I_TAG_RD_ACS": {
                "bit": 0,
                "description": "pro_i_tag_rd_acs"
              },
              "PRO_I_TAG_WR_ACS": {
                "bit": 1,
                "description": "pro_i_tag_wr_acs"
              },
              "PRO_D_TAG_RD_ACS": {
                "bit": 2,
                "description": "pro_d_tag_rd_acs"
              },
              "PRO_D_TAG_WR_ACS": {
                "bit": 3,
                "description": "pro_d_tag_wr_acs"
              }
            },
            "CACHE_MMU_ACCESS_0": {
              "CACHE_MMU_ACCESS_LOCK": {
                "bit": 0,
                "description": "cache_mmu_access_lock"
              }
            },
            "CACHE_MMU_ACCESS_1": {
              "PRO_MMU_RD_ACS": {
                "bit": 0,
                "description": "pro_mmu_rd_acs"
              },
              "PRO_MMU_WR_ACS": {
                "bit": 1,
                "description": "pro_mmu_wr_acs"
              }
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_spi2_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_spi2_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_uchi0_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_i2s0_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_mac_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_mac_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_backup_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_backup_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_lc_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_lc_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_aes_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_aes_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_sha_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_sha_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_adc_dac_pms_constrain_lock"
              }
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_3",
                "width": 2
              }
            },
            "DMA_APBPERI_PMS_MONITOR_0": {
              "DMA_APBPERI_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "dma_apbperi_pms_monitor_lock"
              }
            },
            "DMA_APBPERI_PMS_MONITOR_1": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "dma_apbperi_pms_monitor_violate_clr"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "dma_apbperi_pms_monitor_violate_en"
              }
            },
            "DMA_APBPERI_PMS_MONITOR_2": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "dma_apbperi_pms_monitor_violate_intr"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 1,
                "description": "dma_apbperi_pms_monitor_violate_status_world",
                "width": 2
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 3,
                "description": "dma_apbperi_pms_monitor_violate_status_addr",
                "width": 24
              }
            },
            "DMA_APBPERI_PMS_MONITOR_3": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 0,
                "description": "dma_apbperi_pms_monitor_violate_status_wr"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN": {
                "bit": 1,
                "description": "dma_apbperi_pms_monitor_violate_status_byteen",
                "width": 4
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0": {
              "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "core_x_iram0_dram0_dma_split_line_constrain_lock"
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1": {
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0": {
                "bit": 0,
                "description": "core_x_iram0_dram0_dma_sram_category_0",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1": {
                "bit": 2,
                "description": "core_x_iram0_dram0_dma_sram_category_1",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2": {
                "bit": 4,
                "description": "core_x_iram0_dram0_dma_sram_category_2",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR": {
                "bit": 14,
                "description": "core_x_iram0_dram0_dma_sram_splitaddr",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2": {
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0": {
                "bit": 0,
                "description": "core_x_iram0_sram_line_0_category_0",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1": {
                "bit": 2,
                "description": "core_x_iram0_sram_line_0_category_1",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2": {
                "bit": 4,
                "description": "core_x_iram0_sram_line_0_category_2",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR": {
                "bit": 14,
                "description": "core_x_iram0_sram_line_0_splitaddr",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3": {
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0": {
                "bit": 0,
                "description": "core_x_iram0_sram_line_1_category_0",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1": {
                "bit": 2,
                "description": "core_x_iram0_sram_line_1_category_1",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2": {
                "bit": 4,
                "description": "core_x_iram0_sram_line_1_category_2",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR": {
                "bit": 14,
                "description": "core_x_iram0_sram_line_1_splitaddr",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4": {
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0": {
                "bit": 0,
                "description": "core_x_dram0_dma_sram_line_0_category_0",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1": {
                "bit": 2,
                "description": "core_x_dram0_dma_sram_line_0_category_1",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2": {
                "bit": 4,
                "description": "core_x_dram0_dma_sram_line_0_category_2",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR": {
                "bit": 14,
                "description": "core_x_dram0_dma_sram_line_0_splitaddr",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5": {
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0": {
                "bit": 0,
                "description": "core_x_dram0_dma_sram_line_1_category_0",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1": {
                "bit": 2,
                "description": "core_x_dram0_dma_sram_line_1_category_1",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2": {
                "bit": 4,
                "description": "core_x_dram0_dma_sram_line_1_category_2",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR": {
                "bit": 14,
                "description": "core_x_dram0_dma_sram_line_1_splitaddr",
                "width": 8
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_0": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "core_x_iram0_pms_constrain_lock"
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_1": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 0,
                "description": "core_x_iram0_pms_constrain_sram_world_1_pms_0",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 3,
                "description": "core_x_iram0_pms_constrain_sram_world_1_pms_1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 6,
                "description": "core_x_iram0_pms_constrain_sram_world_1_pms_2",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 9,
                "description": "core_x_iram0_pms_constrain_sram_world_1_pms_3",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0": {
                "bit": 12,
                "description": "core_x_iram0_pms_constrain_sram_world_1_cachedataarray_pms_0",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS": {
                "bit": 18,
                "description": "core_x_iram0_pms_constrain_rom_world_1_pms",
                "width": 3
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_2": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "core_x_iram0_pms_constrain_sram_world_0_pms_0",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 3,
                "description": "core_x_iram0_pms_constrain_sram_world_0_pms_1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 6,
                "description": "core_x_iram0_pms_constrain_sram_world_0_pms_2",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 9,
                "description": "core_x_iram0_pms_constrain_sram_world_0_pms_3",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0": {
                "bit": 12,
                "description": "core_x_iram0_pms_constrain_sram_world_0_cachedataarray_pms_0",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS": {
                "bit": 18,
                "description": "core_x_iram0_pms_constrain_rom_world_0_pms",
                "width": 3
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_0": {
              "CORE_0_IRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "core_0_iram0_pms_monitor_lock"
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_1": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "core_0_iram0_pms_monitor_violate_clr"
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "core_0_iram0_pms_monitor_violate_en"
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_2": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "core_0_iram0_pms_monitor_violate_intr"
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 1,
                "description": "core_0_iram0_pms_monitor_violate_status_wr"
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE": {
                "bit": 2,
                "description": "core_0_iram0_pms_monitor_violate_status_loadstore"
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 3,
                "description": "core_0_iram0_pms_monitor_violate_status_world",
                "width": 2
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 5,
                "description": "core_0_iram0_pms_monitor_violate_status_addr",
                "width": 24
              }
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_0": {
              "CORE_X_DRAM0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "core_x_dram0_pms_constrain_lock"
              }
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_1": {
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "core_x_dram0_pms_constrain_sram_world_0_pms_0",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "core_x_dram0_pms_constrain_sram_world_0_pms_1",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "core_x_dram0_pms_constrain_sram_world_0_pms_2",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "core_x_dram0_pms_constrain_sram_world_0_pms_3",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "core_x_dram0_pms_constrain_sram_world_1_pms_0",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "core_x_dram0_pms_constrain_sram_world_1_pms_1",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "core_x_dram0_pms_constrain_sram_world_1_pms_2",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "core_x_dram0_pms_constrain_sram_world_1_pms_3",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS": {
                "bit": 24,
                "description": "core_x_dram0_pms_constrain_rom_world_0_pms",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS": {
                "bit": 26,
                "description": "core_x_dram0_pms_constrain_rom_world_1_pms",
                "width": 2
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_0": {
              "CORE_0_DRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "core_0_dram0_pms_monitor_lock"
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_1": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "core_0_dram0_pms_monitor_violate_clr"
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "core_0_dram0_pms_monitor_violate_en"
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_2": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "core_0_dram0_pms_monitor_violate_intr"
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK": {
                "bit": 1,
                "description": "core_0_dram0_pms_monitor_violate_status_lock"
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 2,
                "description": "core_0_dram0_pms_monitor_violate_status_world",
                "width": 2
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 4,
                "description": "core_0_dram0_pms_monitor_violate_status_addr",
                "width": 24
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_3": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 0,
                "description": "core_0_dram0_pms_monitor_violate_status_wr"
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN": {
                "bit": 1,
                "description": "core_0_dram0_pms_monitor_violate_status_byteen",
                "width": 4
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_0": {
              "CORE_0_PIF_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_lock"
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_1": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_0_uart",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1": {
                "bit": 2,
                "description": "core_0_pif_pms_constrain_world_0_g0spi_1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_0_g0spi_0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_0_gpio",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2": {
                "bit": 8,
                "description": "core_0_pif_pms_constrain_world_0_fe2",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_0_fe",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER": {
                "bit": 12,
                "description": "core_0_pif_pms_constrain_world_0_timer",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_0_rtc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_0_io_mux",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG": {
                "bit": 18,
                "description": "core_0_pif_pms_constrain_world_0_wdg",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC": {
                "bit": 24,
                "description": "core_0_pif_pms_constrain_world_0_misc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_0_i2c",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_0_uart1",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_2": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_0_bt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_0_i2c_ext0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_0_uhci0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_0_rmt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_0_ledc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_0_bb",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_0_timergroup",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_0_timergroup1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_0_systimer",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_3": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_0_spi_2",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_0_apb_ctrl",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_0_can",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_0_i2s1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_0_rwbt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_0_wifimac",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_0_pwr",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_4": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP": {
                "bit": 2,
                "description": "core_0_pif_pms_constrain_world_0_usb_wrap",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_0_crypto_peri",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_0_crypto_dma",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC": {
                "bit": 8,
                "description": "core_0_pif_pms_constrain_world_0_apb_adc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR": {
                "bit": 12,
                "description": "core_0_pif_pms_constrain_world_0_bt_pwr",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_0_usb_device",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_0_system",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE": {
                "bit": 18,
                "description": "core_0_pif_pms_constrain_world_0_sensitive",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT": {
                "bit": 20,
                "description": "core_0_pif_pms_constrain_world_0_interrupt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_0_dma_copy",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG": {
                "bit": 24,
                "description": "core_0_pif_pms_constrain_world_0_cache_config",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_0_ad",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_0_dio",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_0_world_controller",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_5": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_1_uart",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1": {
                "bit": 2,
                "description": "core_0_pif_pms_constrain_world_1_g0spi_1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_1_g0spi_0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_1_gpio",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2": {
                "bit": 8,
                "description": "core_0_pif_pms_constrain_world_1_fe2",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_1_fe",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER": {
                "bit": 12,
                "description": "core_0_pif_pms_constrain_world_1_timer",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_1_rtc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_1_io_mux",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG": {
                "bit": 18,
                "description": "core_0_pif_pms_constrain_world_1_wdg",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC": {
                "bit": 24,
                "description": "core_0_pif_pms_constrain_world_1_misc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_1_i2c",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_1_uart1",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_6": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_1_bt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_1_i2c_ext0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_1_uhci0",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_1_rmt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_1_ledc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_1_bb",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_1_timergroup",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_1_timergroup1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_1_systimer",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_7": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_world_1_spi_2",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_1_apb_ctrl",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN": {
                "bit": 10,
                "description": "core_0_pif_pms_constrain_world_1_can",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_1_i2s1",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_1_rwbt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_1_wifimac",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_1_pwr",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_8": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP": {
                "bit": 2,
                "description": "core_0_pif_pms_constrain_world_1_usb_wrap",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI": {
                "bit": 4,
                "description": "core_0_pif_pms_constrain_world_1_crypto_peri",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_world_1_crypto_dma",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC": {
                "bit": 8,
                "description": "core_0_pif_pms_constrain_world_1_apb_adc",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR": {
                "bit": 12,
                "description": "core_0_pif_pms_constrain_world_1_bt_pwr",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE": {
                "bit": 14,
                "description": "core_0_pif_pms_constrain_world_1_usb_device",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM": {
                "bit": 16,
                "description": "core_0_pif_pms_constrain_world_1_system",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE": {
                "bit": 18,
                "description": "core_0_pif_pms_constrain_world_1_sensitive",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT": {
                "bit": 20,
                "description": "core_0_pif_pms_constrain_world_1_interrupt",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY": {
                "bit": 22,
                "description": "core_0_pif_pms_constrain_world_1_dma_copy",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG": {
                "bit": 24,
                "description": "core_0_pif_pms_constrain_world_1_cache_config",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD": {
                "bit": 26,
                "description": "core_0_pif_pms_constrain_world_1_ad",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO": {
                "bit": 28,
                "description": "core_0_pif_pms_constrain_world_1_dio",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "core_0_pif_pms_constrain_world_1_world_controller",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_9": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_rtcfast_spltaddr_world_0",
                "width": 11
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "core_0_pif_pms_constrain_rtcfast_spltaddr_world_1",
                "width": 11
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_10": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L": {
                "bit": 0,
                "description": "core_0_pif_pms_constrain_rtcfast_world_0_l",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H": {
                "bit": 3,
                "description": "core_0_pif_pms_constrain_rtcfast_world_0_h",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L": {
                "bit": 6,
                "description": "core_0_pif_pms_constrain_rtcfast_world_1_l",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H": {
                "bit": 9,
                "description": "core_0_pif_pms_constrain_rtcfast_world_1_h",
                "width": 3
              }
            },
            "REGION_PMS_CONSTRAIN_0": {
              "REGION_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "region_pms_constrain_lock"
              }
            },
            "REGION_PMS_CONSTRAIN_1": {
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_0": {
                "bit": 0,
                "description": "region_pms_constrain_world_0_area_0",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_1": {
                "bit": 2,
                "description": "region_pms_constrain_world_0_area_1",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_2": {
                "bit": 4,
                "description": "region_pms_constrain_world_0_area_2",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_3": {
                "bit": 6,
                "description": "region_pms_constrain_world_0_area_3",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_4": {
                "bit": 8,
                "description": "region_pms_constrain_world_0_area_4",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_5": {
                "bit": 10,
                "description": "region_pms_constrain_world_0_area_5",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_0_AREA_6": {
                "bit": 12,
                "description": "region_pms_constrain_world_0_area_6",
                "width": 2
              }
            },
            "REGION_PMS_CONSTRAIN_2": {
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_0": {
                "bit": 0,
                "description": "region_pms_constrain_world_1_area_0",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_1": {
                "bit": 2,
                "description": "region_pms_constrain_world_1_area_1",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_2": {
                "bit": 4,
                "description": "region_pms_constrain_world_1_area_2",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_3": {
                "bit": 6,
                "description": "region_pms_constrain_world_1_area_3",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_4": {
                "bit": 8,
                "description": "region_pms_constrain_world_1_area_4",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_5": {
                "bit": 10,
                "description": "region_pms_constrain_world_1_area_5",
                "width": 2
              },
              "REGION_PMS_CONSTRAIN_WORLD_1_AREA_6": {
                "bit": 12,
                "description": "region_pms_constrain_world_1_area_6",
                "width": 2
              }
            },
            "REGION_PMS_CONSTRAIN_3": {
              "REGION_PMS_CONSTRAIN_ADDR_0": {
                "bit": 0,
                "description": "region_pms_constrain_addr_0",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_4": {
              "REGION_PMS_CONSTRAIN_ADDR_1": {
                "bit": 0,
                "description": "region_pms_constrain_addr_1",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_5": {
              "REGION_PMS_CONSTRAIN_ADDR_2": {
                "bit": 0,
                "description": "region_pms_constrain_addr_2",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_6": {
              "REGION_PMS_CONSTRAIN_ADDR_3": {
                "bit": 0,
                "description": "region_pms_constrain_addr_3",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_7": {
              "REGION_PMS_CONSTRAIN_ADDR_4": {
                "bit": 0,
                "description": "region_pms_constrain_addr_4",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_8": {
              "REGION_PMS_CONSTRAIN_ADDR_5": {
                "bit": 0,
                "description": "region_pms_constrain_addr_5",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_9": {
              "REGION_PMS_CONSTRAIN_ADDR_6": {
                "bit": 0,
                "description": "region_pms_constrain_addr_6",
                "width": 30
              }
            },
            "REGION_PMS_CONSTRAIN_10": {
              "REGION_PMS_CONSTRAIN_ADDR_7": {
                "bit": 0,
                "description": "region_pms_constrain_addr_7",
                "width": 30
              }
            },
            "CORE_0_PIF_PMS_MONITOR_0": {
              "CORE_0_PIF_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_lock"
              }
            },
            "CORE_0_PIF_PMS_MONITOR_1": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_violate_clr"
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "core_0_pif_pms_monitor_violate_en"
              }
            },
            "CORE_0_PIF_PMS_MONITOR_2": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_violate_intr"
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0": {
                "bit": 1,
                "description": "core_0_pif_pms_monitor_violate_status_hport_0"
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE": {
                "bit": 2,
                "description": "core_0_pif_pms_monitor_violate_status_hsize",
                "width": 3
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE": {
                "bit": 5,
                "description": "core_0_pif_pms_monitor_violate_status_hwrite"
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD": {
                "bit": 6,
                "description": "core_0_pif_pms_monitor_violate_status_hworld",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_MONITOR_3": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_violate_status_haddr",
                "width": 32
              }
            },
            "CORE_0_PIF_PMS_MONITOR_4": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_nonword_violate_clr"
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN": {
                "bit": 1,
                "description": "core_0_pif_pms_monitor_nonword_violate_en"
              }
            },
            "CORE_0_PIF_PMS_MONITOR_5": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_nonword_violate_intr"
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE": {
                "bit": 1,
                "description": "core_0_pif_pms_monitor_nonword_violate_status_hsize",
                "width": 2
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD": {
                "bit": 3,
                "description": "core_0_pif_pms_monitor_nonword_violate_status_hworld",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_MONITOR_6": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "core_0_pif_pms_monitor_nonword_violate_status_haddr",
                "width": 32
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_0": {
              "BACKUP_BUS_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "backup_bus_pms_constrain_lock"
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_1": {
              "BACKUP_BUS_PMS_CONSTRAIN_UART": {
                "bit": 0,
                "description": "backup_bus_pms_constrain_uart",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1": {
                "bit": 2,
                "description": "backup_bus_pms_constrain_g0spi_1",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0": {
                "bit": 4,
                "description": "backup_bus_pms_constrain_g0spi_0",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_GPIO": {
                "bit": 6,
                "description": "backup_bus_pms_constrain_gpio",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_FE2": {
                "bit": 8,
                "description": "backup_bus_pms_constrain_fe2",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_FE": {
                "bit": 10,
                "description": "backup_bus_pms_constrain_fe",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_TIMER": {
                "bit": 12,
                "description": "backup_bus_pms_constrain_timer",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RTC": {
                "bit": 14,
                "description": "backup_bus_pms_constrain_rtc",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_IO_MUX": {
                "bit": 16,
                "description": "backup_bus_pms_constrain_io_mux",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_WDG": {
                "bit": 18,
                "description": "backup_bus_pms_constrain_wdg",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_MISC": {
                "bit": 24,
                "description": "backup_bus_pms_constrain_misc",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2C": {
                "bit": 26,
                "description": "backup_bus_pms_constrain_i2c",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_UART1": {
                "bit": 30,
                "description": "backup_bus_pms_constrain_uart1",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_2": {
              "BACKUP_BUS_PMS_CONSTRAIN_BT": {
                "bit": 0,
                "description": "backup_bus_pms_constrain_bt",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0": {
                "bit": 4,
                "description": "backup_bus_pms_constrain_i2c_ext0",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_UHCI0": {
                "bit": 6,
                "description": "backup_bus_pms_constrain_uhci0",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RMT": {
                "bit": 10,
                "description": "backup_bus_pms_constrain_rmt",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_LEDC": {
                "bit": 16,
                "description": "backup_bus_pms_constrain_ledc",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_BB": {
                "bit": 22,
                "description": "backup_bus_pms_constrain_bb",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP": {
                "bit": 26,
                "description": "backup_bus_pms_constrain_timergroup",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1": {
                "bit": 28,
                "description": "backup_bus_pms_constrain_timergroup1",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER": {
                "bit": 30,
                "description": "backup_bus_pms_constrain_systimer",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_3": {
              "BACKUP_BUS_PMS_CONSTRAIN_SPI_2": {
                "bit": 0,
                "description": "backup_bus_pms_constrain_spi_2",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL": {
                "bit": 4,
                "description": "backup_bus_pms_constrain_apb_ctrl",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CAN": {
                "bit": 10,
                "description": "backup_bus_pms_constrain_can",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2S1": {
                "bit": 14,
                "description": "backup_bus_pms_constrain_i2s1",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RWBT": {
                "bit": 22,
                "description": "backup_bus_pms_constrain_rwbt",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC": {
                "bit": 26,
                "description": "backup_bus_pms_constrain_wifimac",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_PWR": {
                "bit": 28,
                "description": "backup_bus_pms_constrain_pwr",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_4": {
              "BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP": {
                "bit": 2,
                "description": "backup_bus_pms_constrain_usb_wrap",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI": {
                "bit": 4,
                "description": "backup_bus_pms_constrain_crypto_peri",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA": {
                "bit": 6,
                "description": "backup_bus_pms_constrain_crypto_dma",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_APB_ADC": {
                "bit": 8,
                "description": "backup_bus_pms_constrain_apb_adc",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_BT_PWR": {
                "bit": 12,
                "description": "backup_bus_pms_constrain_bt_pwr",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE": {
                "bit": 14,
                "description": "backup_bus_pms_constrain_usb_device",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_MONITOR_0": {
              "BACKUP_BUS_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "backup_bus_pms_monitor_lock"
              }
            },
            "BACKUP_BUS_PMS_MONITOR_1": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "backup_bus_pms_monitor_violate_clr"
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "backup_bus_pms_monitor_violate_en"
              }
            },
            "BACKUP_BUS_PMS_MONITOR_2": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "backup_bus_pms_monitor_violate_intr"
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS": {
                "bit": 1,
                "description": "backup_bus_pms_monitor_violate_status_htrans",
                "width": 2
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE": {
                "bit": 3,
                "description": "backup_bus_pms_monitor_violate_status_hsize",
                "width": 3
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE": {
                "bit": 6,
                "description": "backup_bus_pms_monitor_violate_status_hwrite"
              }
            },
            "BACKUP_BUS_PMS_MONITOR_3": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR": {
                "bit": 0,
                "description": "backup_bus_pms_monitor_violate_haddr",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "clk_en"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_date",
                "width": 28
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x60003000",
              "irq": 40
            },
            {
              "name": "SPI1",
              "base": "0x60002000",
              "irq": 18
            },
            {
              "name": "SPI2",
              "base": "0x60024000",
              "irq": 19
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI0 control register."
            },
            "CTRL1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI0 control1 register."
            },
            "CTRL2": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI0 control2 register."
            },
            "CLOCK": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI clock division control register."
            },
            "USER": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI0 user register."
            },
            "USER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI0 user1 register."
            },
            "USER2": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI0 user2 register."
            },
            "RD_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPI0 read control register."
            },
            "MISC": {
              "offset": "0x34",
              "size": 32,
              "description": "SPI0 misc register"
            },
            "CACHE_FCTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "SPI0 bit mode control register."
            },
            "FSM": {
              "offset": "0x54",
              "size": 32,
              "description": "SPI0 FSM status register"
            },
            "TIMING_CALI": {
              "offset": "0xA8",
              "size": 32,
              "description": "SPI0 timing calibration register"
            },
            "DIN_MODE": {
              "offset": "0xAC",
              "size": 32,
              "description": "SPI0 input delay mode control register"
            },
            "DIN_NUM": {
              "offset": "0xB0",
              "size": 32,
              "description": "SPI0 input delay number control register"
            },
            "DOUT_MODE": {
              "offset": "0xB4",
              "size": 32,
              "description": "SPI0 output delay mode control register"
            },
            "CLOCK_GATE": {
              "offset": "0xDC",
              "size": 32,
              "description": "SPI0 clk_gate register"
            },
            "CORE_CLK_SEL": {
              "offset": "0xE0",
              "size": 32,
              "description": "SPI0 module clock select register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CTRL": {
              "FDUMMY_OUT": {
                "bit": 3,
                "description": "In the dummy phase the signal level of spi is output by the spi controller."
              },
              "FCMD_DUAL": {
                "bit": 7,
                "description": "Apply 2 signals during command phase 1:enable 0: disable"
              },
              "FCMD_QUAD": {
                "bit": 8,
                "description": "Apply 4 signals during command phase 1:enable 0: disable"
              },
              "FASTRD_MODE": {
                "bit": 13,
                "description": "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              },
              "FREAD_DUAL": {
                "bit": 14,
                "description": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "Q_POL": {
                "bit": 18,
                "description": "The bit is used to set MISO line polarity, 1: high 0, low"
              },
              "D_POL": {
                "bit": 19,
                "description": "The bit is used to set MOSI line polarity, 1: high 0, low"
              },
              "FREAD_QUAD": {
                "bit": 20,
                "description": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              },
              "WP": {
                "bit": 21,
                "description": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              },
              "FREAD_DIO": {
                "bit": 23,
                "description": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "FREAD_QIO": {
                "bit": 24,
                "description": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              }
            },
            "CTRL1": {
              "CLK_MODE": {
                "bit": 0,
                "description": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.",
                "width": 2
              },
              "RXFIFO_RST": {
                "bit": 30,
                "description": "SPI0 RX FIFO reset signal."
              }
            },
            "CTRL2": {
              "CS_SETUP_TIME": {
                "bit": 0,
                "description": "(cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.",
                "width": 5
              },
              "CS_HOLD_TIME": {
                "bit": 5,
                "description": "Spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.",
                "width": 5
              },
              "CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              },
              "SYNC_RESET": {
                "bit": 31,
                "description": "The FSM will be reset."
              }
            },
            "CLOCK": {
              "CLKCNT_L": {
                "bit": 0,
                "description": "In the master mode it must be equal to spi_mem_clkcnt_N.",
                "width": 8
              },
              "CLKCNT_H": {
                "bit": 8,
                "description": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).",
                "width": 8
              },
              "CLKCNT_N": {
                "bit": 16,
                "description": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)",
                "width": 8
              },
              "CLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "Set this bit in 1-division mode."
              }
            },
            "USER": {
              "CS_HOLD": {
                "bit": 6,
                "description": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              },
              "CS_SETUP": {
                "bit": 7,
                "description": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              },
              "CK_OUT_EDGE": {
                "bit": 9,
                "description": "the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode."
              },
              "USR_DUMMY_IDLE": {
                "bit": 26,
                "description": "spi clock is disable in dummy phase when the bit is enable."
              },
              "USR_DUMMY": {
                "bit": 29,
                "description": "This bit enable the dummy phase of an operation."
              }
            },
            "USER1": {
              "USR_DUMMY_CYCLELEN": {
                "bit": 0,
                "description": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).",
                "width": 6
              },
              "USR_ADDR_BITLEN": {
                "bit": 26,
                "description": "The length in bits of address phase. The register value shall be (bit_num-1).",
                "width": 6
              }
            },
            "USER2": {
              "USR_COMMAND_VALUE": {
                "bit": 0,
                "description": "The value of  command.",
                "width": 16
              },
              "USR_COMMAND_BITLEN": {
                "bit": 28,
                "description": "The length in bits of command phase. The register value shall be (bit_num-1)",
                "width": 4
              }
            },
            "RD_STATUS": {
              "WB_MODE": {
                "bit": 16,
                "description": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.",
                "width": 8
              }
            },
            "MISC": {
              "TRANS_END": {
                "bit": 3,
                "description": "The bit is used to indicate the  spi0_mst_st controlled transmitting is done."
              },
              "TRANS_END_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt of  spi0_mst_st controlled transmitting is done."
              },
              "CSPI_ST_TRANS_END": {
                "bit": 5,
                "description": "The bit is used to indicate the  spi0_slv_st controlled transmitting is done."
              },
              "CSPI_ST_TRANS_END_INT_ENA": {
                "bit": 6,
                "description": "The bit is used to enable the interrupt of spi0_slv_st controlled transmitting is done."
              },
              "CK_IDLE_EDGE": {
                "bit": 9,
                "description": "1: spi clk line is high when idle     0: spi clk line is low when idle"
              },
              "CS_KEEP_ACTIVE": {
                "bit": 10,
                "description": "spi cs line keep low when the bit is set."
              }
            },
            "CACHE_FCTRL": {
              "CACHE_REQ_EN": {
                "bit": 0,
                "description": "For SPI0, Cache access enable, 1: enable, 0:disable."
              },
              "CACHE_USR_ADDR_4BYTE": {
                "bit": 1,
                "description": "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              },
              "CACHE_FLASH_USR_CMD": {
                "bit": 2,
                "description": "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              },
              "FDIN_DUAL": {
                "bit": 3,
                "description": "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "FDOUT_DUAL": {
                "bit": 4,
                "description": "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "FADDR_DUAL": {
                "bit": 5,
                "description": "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              },
              "FDIN_QUAD": {
                "bit": 6,
                "description": "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "FDOUT_QUAD": {
                "bit": 7,
                "description": "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "FADDR_QUAD": {
                "bit": 8,
                "description": "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              }
            },
            "FSM": {
              "CSPI_ST": {
                "bit": 0,
                "description": "The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state.",
                "width": 4
              },
              "EM_ST": {
                "bit": 4,
                "description": "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state.",
                "width": 3
              },
              "CSPI_LOCK_DELAY_TIME": {
                "bit": 7,
                "description": "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1.",
                "width": 5
              }
            },
            "TIMING_CALI": {
              "TIMING_CLK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable timing adjust clock for all reading operations."
              },
              "TIMING_CALI": {
                "bit": 1,
                "description": "The bit is used to enable timing auto-calibration for all reading operations."
              },
              "EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "add extra dummy spi clock cycle length for spi clock calibration.",
                "width": 3
              }
            },
            "DIN_MODE": {
              "DIN0_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN1_MODE": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN2_MODE": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN3_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              }
            },
            "DIN_NUM": {
              "DIN0_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "DIN1_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "DIN2_NUM": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "DIN3_NUM": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              }
            },
            "DOUT_MODE": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT1_MODE": {
                "bit": 1,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT2_MODE": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT3_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Register clock gate enable signal. 1: Enable. 0: Disable."
              }
            },
            "CORE_CLK_SEL": {
              "SPI01_CLK_SEL": {
                "bit": 0,
                "description": "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used.",
                "width": 2
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "SPI register version.",
                "width": 28
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x600C0000"
            }
          ],
          "registers": {
            "CPU_PERI_CLK_EN": {
              "offset": "0x00",
              "size": 32,
              "description": "cpu_peripheral clock gating register"
            },
            "CPU_PERI_RST_EN": {
              "offset": "0x04",
              "size": 32,
              "description": "cpu_peripheral reset register"
            },
            "CPU_PER_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "cpu clock config register"
            },
            "MEM_PD_MASK": {
              "offset": "0x0C",
              "size": 32,
              "description": "memory power down mask register"
            },
            "PERIP_CLK_EN0": {
              "offset": "0x10",
              "size": 32,
              "description": "peripheral clock gating register"
            },
            "PERIP_CLK_EN1": {
              "offset": "0x14",
              "size": 32,
              "description": "peripheral clock gating register"
            },
            "PERIP_RST_EN0": {
              "offset": "0x18",
              "size": 32,
              "description": "reserved"
            },
            "PERIP_RST_EN1": {
              "offset": "0x1C",
              "size": 32,
              "description": "peripheral reset register"
            },
            "BT_LPCK_DIV_INT": {
              "offset": "0x20",
              "size": 32,
              "description": "clock config register"
            },
            "BT_LPCK_DIV_FRAC": {
              "offset": "0x24",
              "size": 32,
              "description": "clock config register"
            },
            "CPU_INTR_FROM_CPU_0": {
              "offset": "0x28",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_1": {
              "offset": "0x2C",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_2": {
              "offset": "0x30",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_3": {
              "offset": "0x34",
              "size": 32,
              "description": "interrupt generate register"
            },
            "RSA_PD_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "rsa memory power control register"
            },
            "EDMA_CTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "EDMA clock and reset register"
            },
            "CACHE_CONTROL": {
              "offset": "0x40",
              "size": 32,
              "description": "cache control register"
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "offset": "0x44",
              "size": 32,
              "description": "SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG"
            },
            "RTC_FASTMEM_CONFIG": {
              "offset": "0x48",
              "size": 32,
              "description": "fast memory config register"
            },
            "RTC_FASTMEM_CRC": {
              "offset": "0x4C",
              "size": 32,
              "description": "reserved"
            },
            "REDUNDANT_ECO_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "eco register"
            },
            "CLOCK_GATE": {
              "offset": "0x54",
              "size": 32,
              "description": "clock gating register"
            },
            "SYSCLK_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "system clock config register"
            },
            "MEM_PVT": {
              "offset": "0x5C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_LVT_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_NVT_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_HVT_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "offset": "0x6C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "offset": "0x70",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "offset": "0x74",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "offset": "0x78",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "offset": "0x7C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "offset": "0x80",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "offset": "0x84",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "offset": "0x88",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "offset": "0x8C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "offset": "0x90",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "offset": "0x94",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "offset": "0x98",
              "size": 32,
              "description": "mem pvt register"
            },
            "SYSTEM_REG_DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Version register"
            }
          },
          "bits": {
            "CPU_PERI_CLK_EN": {
              "CLK_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "reg_clk_en_assist_debug"
              },
              "CLK_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "reg_clk_en_dedicated_gpio"
              }
            },
            "CPU_PERI_RST_EN": {
              "RST_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "reg_rst_en_assist_debug"
              },
              "RST_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "reg_rst_en_dedicated_gpio"
              }
            },
            "CPU_PER_CONF": {
              "CPUPERIOD_SEL": {
                "bit": 0,
                "description": "reg_cpuperiod_sel",
                "width": 2
              },
              "PLL_FREQ_SEL": {
                "bit": 2,
                "description": "reg_pll_freq_sel"
              },
              "CPU_WAIT_MODE_FORCE_ON": {
                "bit": 3,
                "description": "reg_cpu_wait_mode_force_on"
              },
              "CPU_WAITI_DELAY_NUM": {
                "bit": 4,
                "description": "reg_cpu_waiti_delay_num",
                "width": 4
              }
            },
            "MEM_PD_MASK": {
              "LSLP_MEM_PD_MASK": {
                "bit": 0,
                "description": "reg_lslp_mem_pd_mask"
              }
            },
            "PERIP_CLK_EN0": {
              "TIMERS_CLK_EN": {
                "bit": 0,
                "description": "reg_timers_clk_en"
              },
              "SPI01_CLK_EN": {
                "bit": 1,
                "description": "reg_spi01_clk_en"
              },
              "UART_CLK_EN": {
                "bit": 2,
                "description": "reg_uart_clk_en"
              },
              "WDG_CLK_EN": {
                "bit": 3,
                "description": "reg_wdg_clk_en"
              },
              "I2S0_CLK_EN": {
                "bit": 4,
                "description": "reg_i2s0_clk_en"
              },
              "UART1_CLK_EN": {
                "bit": 5,
                "description": "reg_uart1_clk_en"
              },
              "SPI2_CLK_EN": {
                "bit": 6,
                "description": "reg_spi2_clk_en"
              },
              "I2C_EXT0_CLK_EN": {
                "bit": 7,
                "description": "reg_ext0_clk_en"
              },
              "UHCI0_CLK_EN": {
                "bit": 8,
                "description": "reg_uhci0_clk_en"
              },
              "RMT_CLK_EN": {
                "bit": 9,
                "description": "reg_rmt_clk_en"
              },
              "PCNT_CLK_EN": {
                "bit": 10,
                "description": "reg_pcnt_clk_en"
              },
              "LEDC_CLK_EN": {
                "bit": 11,
                "description": "reg_ledc_clk_en"
              },
              "UHCI1_CLK_EN": {
                "bit": 12,
                "description": "reg_uhci1_clk_en"
              },
              "TIMERGROUP_CLK_EN": {
                "bit": 13,
                "description": "reg_timergroup_clk_en"
              },
              "EFUSE_CLK_EN": {
                "bit": 14,
                "description": "reg_efuse_clk_en"
              },
              "TIMERGROUP1_CLK_EN": {
                "bit": 15,
                "description": "reg_timergroup1_clk_en"
              },
              "SPI3_CLK_EN": {
                "bit": 16,
                "description": "reg_spi3_clk_en"
              },
              "PWM0_CLK_EN": {
                "bit": 17,
                "description": "reg_pwm0_clk_en"
              },
              "EXT1_CLK_EN": {
                "bit": 18,
                "description": "reg_ext1_clk_en"
              },
              "TWAI_CLK_EN": {
                "bit": 19,
                "description": "reg_can_clk_en"
              },
              "PWM1_CLK_EN": {
                "bit": 20,
                "description": "reg_pwm1_clk_en"
              },
              "I2S1_CLK_EN": {
                "bit": 21,
                "description": "reg_i2s1_clk_en"
              },
              "SPI2_DMA_CLK_EN": {
                "bit": 22,
                "description": "reg_spi2_dma_clk_en"
              },
              "USB_DEVICE_CLK_EN": {
                "bit": 23,
                "description": "reg_usb_device_clk_en"
              },
              "UART_MEM_CLK_EN": {
                "bit": 24,
                "description": "reg_uart_mem_clk_en"
              },
              "PWM2_CLK_EN": {
                "bit": 25,
                "description": "reg_pwm2_clk_en"
              },
              "PWM3_CLK_EN": {
                "bit": 26,
                "description": "reg_pwm3_clk_en"
              },
              "SPI3_DMA_CLK_EN": {
                "bit": 27,
                "description": "reg_spi3_dma_clk_en"
              },
              "APB_SARADC_CLK_EN": {
                "bit": 28,
                "description": "reg_apb_saradc_clk_en"
              },
              "SYSTIMER_CLK_EN": {
                "bit": 29,
                "description": "reg_systimer_clk_en"
              },
              "ADC2_ARB_CLK_EN": {
                "bit": 30,
                "description": "reg_adc2_arb_clk_en"
              },
              "SPI4_CLK_EN": {
                "bit": 31,
                "description": "reg_spi4_clk_en"
              }
            },
            "PERIP_CLK_EN1": {
              "CRYPTO_AES_CLK_EN": {
                "bit": 1,
                "description": "reg_crypto_aes_clk_en"
              },
              "CRYPTO_SHA_CLK_EN": {
                "bit": 2,
                "description": "reg_crypto_sha_clk_en"
              },
              "CRYPTO_RSA_CLK_EN": {
                "bit": 3,
                "description": "reg_crypto_rsa_clk_en"
              },
              "CRYPTO_DS_CLK_EN": {
                "bit": 4,
                "description": "reg_crypto_ds_clk_en"
              },
              "CRYPTO_HMAC_CLK_EN": {
                "bit": 5,
                "description": "reg_crypto_hmac_clk_en"
              },
              "DMA_CLK_EN": {
                "bit": 6,
                "description": "reg_dma_clk_en"
              },
              "SDIO_HOST_CLK_EN": {
                "bit": 7,
                "description": "reg_sdio_host_clk_en"
              },
              "LCD_CAM_CLK_EN": {
                "bit": 8,
                "description": "reg_lcd_cam_clk_en"
              },
              "UART2_CLK_EN": {
                "bit": 9,
                "description": "reg_uart2_clk_en"
              },
              "TSENS_CLK_EN": {
                "bit": 10,
                "description": "reg_tsens_clk_en"
              }
            },
            "PERIP_RST_EN0": {
              "TIMERS_RST": {
                "bit": 0,
                "description": "reg_timers_rst"
              },
              "SPI01_RST": {
                "bit": 1,
                "description": "reg_spi01_rst"
              },
              "UART_RST": {
                "bit": 2,
                "description": "reg_uart_rst"
              },
              "WDG_RST": {
                "bit": 3,
                "description": "reg_wdg_rst"
              },
              "I2S0_RST": {
                "bit": 4,
                "description": "reg_i2s0_rst"
              },
              "UART1_RST": {
                "bit": 5,
                "description": "reg_uart1_rst"
              },
              "SPI2_RST": {
                "bit": 6,
                "description": "reg_spi2_rst"
              },
              "I2C_EXT0_RST": {
                "bit": 7,
                "description": "reg_ext0_rst"
              },
              "UHCI0_RST": {
                "bit": 8,
                "description": "reg_uhci0_rst"
              },
              "RMT_RST": {
                "bit": 9,
                "description": "reg_rmt_rst"
              },
              "PCNT_RST": {
                "bit": 10,
                "description": "reg_pcnt_rst"
              },
              "LEDC_RST": {
                "bit": 11,
                "description": "reg_ledc_rst"
              },
              "UHCI1_RST": {
                "bit": 12,
                "description": "reg_uhci1_rst"
              },
              "TIMERGROUP_RST": {
                "bit": 13,
                "description": "reg_timergroup_rst"
              },
              "EFUSE_RST": {
                "bit": 14,
                "description": "reg_efuse_rst"
              },
              "TIMERGROUP1_RST": {
                "bit": 15,
                "description": "reg_timergroup1_rst"
              },
              "SPI3_RST": {
                "bit": 16,
                "description": "reg_spi3_rst"
              },
              "PWM0_RST": {
                "bit": 17,
                "description": "reg_pwm0_rst"
              },
              "EXT1_RST": {
                "bit": 18,
                "description": "reg_ext1_rst"
              },
              "TWAI_RST": {
                "bit": 19,
                "description": "reg_can_rst"
              },
              "PWM1_RST": {
                "bit": 20,
                "description": "reg_pwm1_rst"
              },
              "I2S1_RST": {
                "bit": 21,
                "description": "reg_i2s1_rst"
              },
              "SPI2_DMA_RST": {
                "bit": 22,
                "description": "reg_spi2_dma_rst"
              },
              "USB_DEVICE_RST": {
                "bit": 23,
                "description": "reg_usb_device_rst"
              },
              "UART_MEM_RST": {
                "bit": 24,
                "description": "reg_uart_mem_rst"
              },
              "PWM2_RST": {
                "bit": 25,
                "description": "reg_pwm2_rst"
              },
              "PWM3_RST": {
                "bit": 26,
                "description": "reg_pwm3_rst"
              },
              "SPI3_DMA_RST": {
                "bit": 27,
                "description": "reg_spi3_dma_rst"
              },
              "APB_SARADC_RST": {
                "bit": 28,
                "description": "reg_apb_saradc_rst"
              },
              "SYSTIMER_RST": {
                "bit": 29,
                "description": "reg_systimer_rst"
              },
              "ADC2_ARB_RST": {
                "bit": 30,
                "description": "reg_adc2_arb_rst"
              },
              "SPI4_RST": {
                "bit": 31,
                "description": "reg_spi4_rst"
              }
            },
            "PERIP_RST_EN1": {
              "CRYPTO_AES_RST": {
                "bit": 1,
                "description": "reg_crypto_aes_rst"
              },
              "CRYPTO_SHA_RST": {
                "bit": 2,
                "description": "reg_crypto_sha_rst"
              },
              "CRYPTO_RSA_RST": {
                "bit": 3,
                "description": "reg_crypto_rsa_rst"
              },
              "CRYPTO_DS_RST": {
                "bit": 4,
                "description": "reg_crypto_ds_rst"
              },
              "CRYPTO_HMAC_RST": {
                "bit": 5,
                "description": "reg_crypto_hmac_rst"
              },
              "DMA_RST": {
                "bit": 6,
                "description": "reg_dma_rst"
              },
              "SDIO_HOST_RST": {
                "bit": 7,
                "description": "reg_sdio_host_rst"
              },
              "LCD_CAM_RST": {
                "bit": 8,
                "description": "reg_lcd_cam_rst"
              },
              "UART2_RST": {
                "bit": 9,
                "description": "reg_uart2_rst"
              },
              "TSENS_RST": {
                "bit": 10,
                "description": "reg_tsens_rst"
              }
            },
            "BT_LPCK_DIV_INT": {
              "BT_LPCK_DIV_NUM": {
                "bit": 0,
                "description": "reg_bt_lpck_div_num",
                "width": 12
              }
            },
            "BT_LPCK_DIV_FRAC": {
              "BT_LPCK_DIV_B": {
                "bit": 0,
                "description": "reg_bt_lpck_div_b",
                "width": 12
              },
              "BT_LPCK_DIV_A": {
                "bit": 12,
                "description": "reg_bt_lpck_div_a",
                "width": 12
              },
              "LPCLK_SEL_RTC_SLOW": {
                "bit": 24,
                "description": "reg_lpclk_sel_rtc_slow"
              },
              "LPCLK_SEL_8M": {
                "bit": 25,
                "description": "reg_lpclk_sel_8m"
              },
              "LPCLK_SEL_XTAL": {
                "bit": 26,
                "description": "reg_lpclk_sel_xtal"
              },
              "LPCLK_SEL_XTAL32K": {
                "bit": 27,
                "description": "reg_lpclk_sel_xtal32k"
              },
              "LPCLK_RTC_EN": {
                "bit": 28,
                "description": "reg_lpclk_rtc_en"
              }
            },
            "CPU_INTR_FROM_CPU_0": {
              "CPU_INTR_FROM_CPU_0": {
                "bit": 0,
                "description": "reg_cpu_intr_from_cpu_0"
              }
            },
            "CPU_INTR_FROM_CPU_1": {
              "CPU_INTR_FROM_CPU_1": {
                "bit": 0,
                "description": "reg_cpu_intr_from_cpu_1"
              }
            },
            "CPU_INTR_FROM_CPU_2": {
              "CPU_INTR_FROM_CPU_2": {
                "bit": 0,
                "description": "reg_cpu_intr_from_cpu_2"
              }
            },
            "CPU_INTR_FROM_CPU_3": {
              "CPU_INTR_FROM_CPU_3": {
                "bit": 0,
                "description": "reg_cpu_intr_from_cpu_3"
              }
            },
            "RSA_PD_CTRL": {
              "RSA_MEM_PD": {
                "bit": 0,
                "description": "reg_rsa_mem_pd"
              },
              "RSA_MEM_FORCE_PU": {
                "bit": 1,
                "description": "reg_rsa_mem_force_pu"
              },
              "RSA_MEM_FORCE_PD": {
                "bit": 2,
                "description": "reg_rsa_mem_force_pd"
              }
            },
            "EDMA_CTRL": {
              "EDMA_CLK_ON": {
                "bit": 0,
                "description": "reg_edma_clk_on"
              },
              "EDMA_RESET": {
                "bit": 1,
                "description": "reg_edma_reset"
              }
            },
            "CACHE_CONTROL": {
              "ICACHE_CLK_ON": {
                "bit": 0,
                "description": "reg_icache_clk_on"
              },
              "ICACHE_RESET": {
                "bit": 1,
                "description": "reg_icache_reset"
              },
              "DCACHE_CLK_ON": {
                "bit": 2,
                "description": "reg_dcache_clk_on"
              },
              "DCACHE_RESET": {
                "bit": 3,
                "description": "reg_dcache_reset"
              }
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "ENABLE_SPI_MANUAL_ENCRYPT": {
                "bit": 0,
                "description": "reg_enable_spi_manual_encrypt"
              },
              "ENABLE_DOWNLOAD_DB_ENCRYPT": {
                "bit": 1,
                "description": "reg_enable_download_db_encrypt"
              },
              "ENABLE_DOWNLOAD_G0CB_DECRYPT": {
                "bit": 2,
                "description": "reg_enable_download_g0cb_decrypt"
              },
              "ENABLE_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 3,
                "description": "reg_enable_download_manual_encrypt"
              }
            },
            "RTC_FASTMEM_CONFIG": {
              "RTC_MEM_CRC_START": {
                "bit": 8,
                "description": "reg_rtc_mem_crc_start"
              },
              "RTC_MEM_CRC_ADDR": {
                "bit": 9,
                "description": "reg_rtc_mem_crc_addr",
                "width": 11
              },
              "RTC_MEM_CRC_LEN": {
                "bit": 20,
                "description": "reg_rtc_mem_crc_len",
                "width": 11
              },
              "RTC_MEM_CRC_FINISH": {
                "bit": 31,
                "description": "reg_rtc_mem_crc_finish"
              }
            },
            "RTC_FASTMEM_CRC": {
              "RTC_MEM_CRC_RES": {
                "bit": 0,
                "description": "reg_rtc_mem_crc_res",
                "width": 32
              }
            },
            "REDUNDANT_ECO_CTRL": {
              "REDUNDANT_ECO_DRIVE": {
                "bit": 0,
                "description": "reg_redundant_eco_drive"
              },
              "REDUNDANT_ECO_RESULT": {
                "bit": 1,
                "description": "reg_redundant_eco_result"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "reg_clk_en"
              }
            },
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "reg_pre_div_cnt",
                "width": 10
              },
              "SOC_CLK_SEL": {
                "bit": 10,
                "description": "reg_soc_clk_sel",
                "width": 2
              },
              "CLK_XTAL_FREQ": {
                "bit": 12,
                "description": "reg_clk_xtal_freq",
                "width": 7
              },
              "CLK_DIV_EN": {
                "bit": 19,
                "description": "reg_clk_div_en"
              }
            },
            "MEM_PVT": {
              "MEM_PATH_LEN": {
                "bit": 0,
                "description": "reg_mem_path_len",
                "width": 4
              },
              "MEM_ERR_CNT_CLR": {
                "bit": 4,
                "description": "reg_mem_err_cnt_clr"
              },
              "MONITOR_EN": {
                "bit": 5,
                "description": "reg_mem_pvt_monitor_en"
              },
              "MEM_TIMING_ERR_CNT": {
                "bit": 6,
                "description": "reg_mem_timing_err_cnt",
                "width": 16
              },
              "MEM_VT_SEL": {
                "bit": 22,
                "description": "reg_mem_vt_sel",
                "width": 2
              }
            },
            "COMB_PVT_LVT_CONF": {
              "COMB_PATH_LEN_LVT": {
                "bit": 0,
                "description": "reg_comb_path_len_lvt",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_LVT": {
                "bit": 5,
                "description": "reg_comb_err_cnt_clr_lvt"
              },
              "COMB_PVT_MONITOR_EN_LVT": {
                "bit": 6,
                "description": "reg_comb_pvt_monitor_en_lvt"
              }
            },
            "COMB_PVT_NVT_CONF": {
              "COMB_PATH_LEN_NVT": {
                "bit": 0,
                "description": "reg_comb_path_len_nvt",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_NVT": {
                "bit": 5,
                "description": "reg_comb_err_cnt_clr_nvt"
              },
              "COMB_PVT_MONITOR_EN_NVT": {
                "bit": 6,
                "description": "reg_comb_pvt_monitor_en_nvt"
              }
            },
            "COMB_PVT_HVT_CONF": {
              "COMB_PATH_LEN_HVT": {
                "bit": 0,
                "description": "reg_comb_path_len_hvt",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_HVT": {
                "bit": 5,
                "description": "reg_comb_err_cnt_clr_hvt"
              },
              "COMB_PVT_MONITOR_EN_HVT": {
                "bit": 6,
                "description": "reg_comb_pvt_monitor_en_hvt"
              }
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "COMB_TIMING_ERR_CNT_LVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "COMB_TIMING_ERR_CNT_NVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "COMB_TIMING_ERR_CNT_HVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "COMB_TIMING_ERR_CNT_LVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "COMB_TIMING_ERR_CNT_NVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "COMB_TIMING_ERR_CNT_HVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "COMB_TIMING_ERR_CNT_LVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "COMB_TIMING_ERR_CNT_NVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "COMB_TIMING_ERR_CNT_HVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "COMB_TIMING_ERR_CNT_LVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site3",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "COMB_TIMING_ERR_CNT_NVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site3",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "COMB_TIMING_ERR_CNT_HVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site3",
                "width": 16
              }
            },
            "SYSTEM_REG_DATE": {
              "SYSTEM_REG_DATE": {
                "bit": 0,
                "description": "reg_system_reg_date",
                "width": 28
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "SYSTIMER",
              "base": "0x60023000",
              "irq": 37
            },
            {
              "name": "TIMG0",
              "base": "0x6001F000",
              "irq": 32
            },
            {
              "name": "TIMG1",
              "base": "0x60020000",
              "irq": 34
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSTIMER_CONF."
            },
            "UNIT0_OP": {
              "offset": "0x04",
              "size": 32,
              "description": "SYSTIMER_UNIT0_OP."
            },
            "UNIT1_OP": {
              "offset": "0x08",
              "size": 32,
              "description": "SYSTIMER_UNIT1_OP."
            },
            "UNIT0_LOAD_HI": {
              "offset": "0x0C",
              "size": 32,
              "description": "SYSTIMER_UNIT0_LOAD_HI."
            },
            "UNIT0_LOAD_LO": {
              "offset": "0x10",
              "size": 32,
              "description": "SYSTIMER_UNIT0_LOAD_LO."
            },
            "UNIT1_LOAD_HI": {
              "offset": "0x14",
              "size": 32,
              "description": "SYSTIMER_UNIT1_LOAD_HI."
            },
            "UNIT1_LOAD_LO": {
              "offset": "0x18",
              "size": 32,
              "description": "SYSTIMER_UNIT1_LOAD_LO."
            },
            "TARGET0_HI": {
              "offset": "0x1C",
              "size": 32,
              "description": "SYSTIMER_TARGET0_HI."
            },
            "TARGET0_LO": {
              "offset": "0x20",
              "size": 32,
              "description": "SYSTIMER_TARGET0_LO."
            },
            "TARGET1_HI": {
              "offset": "0x24",
              "size": 32,
              "description": "SYSTIMER_TARGET1_HI."
            },
            "TARGET1_LO": {
              "offset": "0x28",
              "size": 32,
              "description": "SYSTIMER_TARGET1_LO."
            },
            "TARGET2_HI": {
              "offset": "0x2C",
              "size": 32,
              "description": "SYSTIMER_TARGET2_HI."
            },
            "TARGET2_LO": {
              "offset": "0x30",
              "size": 32,
              "description": "SYSTIMER_TARGET2_LO."
            },
            "TARGET0_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "SYSTIMER_TARGET0_CONF."
            },
            "TARGET1_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "SYSTIMER_TARGET1_CONF."
            },
            "TARGET2_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "SYSTIMER_TARGET2_CONF."
            },
            "UNIT0_VALUE_HI": {
              "offset": "0x40",
              "size": 32,
              "description": "SYSTIMER_UNIT0_VALUE_HI."
            },
            "UNIT0_VALUE_LO": {
              "offset": "0x44",
              "size": 32,
              "description": "SYSTIMER_UNIT0_VALUE_LO."
            },
            "UNIT1_VALUE_HI": {
              "offset": "0x48",
              "size": 32,
              "description": "SYSTIMER_UNIT1_VALUE_HI."
            },
            "UNIT1_VALUE_LO": {
              "offset": "0x4C",
              "size": 32,
              "description": "SYSTIMER_UNIT1_VALUE_LO."
            },
            "COMP0_LOAD": {
              "offset": "0x50",
              "size": 32,
              "description": "SYSTIMER_COMP0_LOAD."
            },
            "COMP1_LOAD": {
              "offset": "0x54",
              "size": 32,
              "description": "SYSTIMER_COMP1_LOAD."
            },
            "COMP2_LOAD": {
              "offset": "0x58",
              "size": 32,
              "description": "SYSTIMER_COMP2_LOAD."
            },
            "UNIT0_LOAD": {
              "offset": "0x5C",
              "size": 32,
              "description": "SYSTIMER_UNIT0_LOAD."
            },
            "UNIT1_LOAD": {
              "offset": "0x60",
              "size": 32,
              "description": "SYSTIMER_UNIT1_LOAD."
            },
            "INT_ENA": {
              "offset": "0x64",
              "size": 32,
              "description": "SYSTIMER_INT_ENA."
            },
            "INT_RAW": {
              "offset": "0x68",
              "size": 32,
              "description": "SYSTIMER_INT_RAW."
            },
            "INT_CLR": {
              "offset": "0x6C",
              "size": 32,
              "description": "SYSTIMER_INT_CLR."
            },
            "INT_ST": {
              "offset": "0x70",
              "size": 32,
              "description": "SYSTIMER_INT_ST."
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "SYSTIMER_DATE."
            }
          },
          "bits": {
            "CONF": {
              "SYSTIMER_CLK_FO": {
                "bit": 0,
                "description": "systimer clock force on"
              },
              "TARGET2_WORK_EN": {
                "bit": 22,
                "description": "target2 work enable"
              },
              "TARGET1_WORK_EN": {
                "bit": 23,
                "description": "target1 work enable"
              },
              "TARGET0_WORK_EN": {
                "bit": 24,
                "description": "target0 work enable"
              },
              "TIMER_UNIT1_CORE1_STALL_EN": {
                "bit": 25,
                "description": "If timer unit1 is stalled when core1 stalled"
              },
              "TIMER_UNIT1_CORE0_STALL_EN": {
                "bit": 26,
                "description": "If timer unit1 is stalled when core0 stalled"
              },
              "TIMER_UNIT0_CORE1_STALL_EN": {
                "bit": 27,
                "description": "If timer unit0 is stalled when core1 stalled"
              },
              "TIMER_UNIT0_CORE0_STALL_EN": {
                "bit": 28,
                "description": "If timer unit0 is stalled when core0 stalled"
              },
              "TIMER_UNIT1_WORK_EN": {
                "bit": 29,
                "description": "timer unit1 work enable"
              },
              "TIMER_UNIT0_WORK_EN": {
                "bit": 30,
                "description": "timer unit0 work enable"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "register file clk gating"
              }
            },
            "UNIT0_OP": {
              "TIMER_UNIT0_VALUE_VALID": {
                "bit": 29,
                "description": "reg_timer_unit0_value_valid"
              },
              "TIMER_UNIT0_UPDATE": {
                "bit": 30,
                "description": "update timer_unit0"
              }
            },
            "UNIT1_OP": {
              "TIMER_UNIT1_VALUE_VALID": {
                "bit": 29,
                "description": "timer value is sync and valid"
              },
              "TIMER_UNIT1_UPDATE": {
                "bit": 30,
                "description": "update timer unit1"
              }
            },
            "UNIT0_LOAD_HI": {
              "TIMER_UNIT0_LOAD_HI": {
                "bit": 0,
                "description": "timer unit0 load high 32 bit",
                "width": 20
              }
            },
            "UNIT0_LOAD_LO": {
              "TIMER_UNIT0_LOAD_LO": {
                "bit": 0,
                "description": "timer unit0 load low 32 bit",
                "width": 32
              }
            },
            "UNIT1_LOAD_HI": {
              "TIMER_UNIT1_LOAD_HI": {
                "bit": 0,
                "description": "timer unit1 load high 32 bit",
                "width": 20
              }
            },
            "UNIT1_LOAD_LO": {
              "TIMER_UNIT1_LOAD_LO": {
                "bit": 0,
                "description": "timer unit1 load low 32 bit",
                "width": 32
              }
            },
            "TARGET0_HI": {
              "TIMER_TARGET0_HI": {
                "bit": 0,
                "description": "timer taget0 high 32 bit",
                "width": 20
              }
            },
            "TARGET0_LO": {
              "TIMER_TARGET0_LO": {
                "bit": 0,
                "description": "timer taget0 low 32 bit",
                "width": 32
              }
            },
            "TARGET1_HI": {
              "TIMER_TARGET1_HI": {
                "bit": 0,
                "description": "timer taget1 high 32 bit",
                "width": 20
              }
            },
            "TARGET1_LO": {
              "TIMER_TARGET1_LO": {
                "bit": 0,
                "description": "timer taget1 low 32 bit",
                "width": 32
              }
            },
            "TARGET2_HI": {
              "TIMER_TARGET2_HI": {
                "bit": 0,
                "description": "timer taget2 high 32 bit",
                "width": 20
              }
            },
            "TARGET2_LO": {
              "TIMER_TARGET2_LO": {
                "bit": 0,
                "description": "timer taget2 low 32 bit",
                "width": 32
              }
            },
            "TARGET0_CONF": {
              "TARGET0_PERIOD": {
                "bit": 0,
                "description": "target0 period",
                "width": 26
              },
              "TARGET0_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target0 to period mode"
              },
              "TARGET0_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET1_CONF": {
              "TARGET1_PERIOD": {
                "bit": 0,
                "description": "target1 period",
                "width": 26
              },
              "TARGET1_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target1 to period mode"
              },
              "TARGET1_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET2_CONF": {
              "TARGET2_PERIOD": {
                "bit": 0,
                "description": "target2 period",
                "width": 26
              },
              "TARGET2_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target2 to period mode"
              },
              "TARGET2_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "UNIT0_VALUE_HI": {
              "TIMER_UNIT0_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 32bit",
                "width": 20
              }
            },
            "UNIT0_VALUE_LO": {
              "TIMER_UNIT0_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bit",
                "width": 32
              }
            },
            "UNIT1_VALUE_HI": {
              "TIMER_UNIT1_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 32bit",
                "width": 20
              }
            },
            "UNIT1_VALUE_LO": {
              "TIMER_UNIT1_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bit",
                "width": 32
              }
            },
            "COMP0_LOAD": {
              "TIMER_COMP0_LOAD": {
                "bit": 0,
                "description": "timer comp0 load value"
              }
            },
            "COMP1_LOAD": {
              "TIMER_COMP1_LOAD": {
                "bit": 0,
                "description": "timer comp1 load value"
              }
            },
            "COMP2_LOAD": {
              "TIMER_COMP2_LOAD": {
                "bit": 0,
                "description": "timer comp2 load value"
              }
            },
            "UNIT0_LOAD": {
              "TIMER_UNIT0_LOAD": {
                "bit": 0,
                "description": "timer unit0 load value"
              }
            },
            "UNIT1_LOAD": {
              "TIMER_UNIT1_LOAD": {
                "bit": 0,
                "description": "timer unit1 load value"
              }
            },
            "INT_ENA": {
              "TARGET0_INT_ENA": {
                "bit": 0,
                "description": "interupt0 enable"
              },
              "TARGET1_INT_ENA": {
                "bit": 1,
                "description": "interupt1 enable"
              },
              "TARGET2_INT_ENA": {
                "bit": 2,
                "description": "interupt2 enable"
              }
            },
            "INT_RAW": {
              "TARGET0_INT_RAW": {
                "bit": 0,
                "description": "interupt0 raw"
              },
              "TARGET1_INT_RAW": {
                "bit": 1,
                "description": "interupt1 raw"
              },
              "TARGET2_INT_RAW": {
                "bit": 2,
                "description": "interupt2 raw"
              }
            },
            "INT_CLR": {
              "TARGET0_INT_CLR": {
                "bit": 0,
                "description": "interupt0 clear"
              },
              "TARGET1_INT_CLR": {
                "bit": 1,
                "description": "interupt1 clear"
              },
              "TARGET2_INT_CLR": {
                "bit": 2,
                "description": "interupt2 clear"
              }
            },
            "INT_ST": {
              "TARGET0_INT_ST": {
                "bit": 0,
                "description": "reg_target0_int_st"
              },
              "TARGET1_INT_ST": {
                "bit": 1,
                "description": "reg_target1_int_st"
              },
              "TARGET2_INT_ST": {
                "bit": 2,
                "description": "reg_target2_int_st"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_date",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "TWAI0",
              "base": "0x6002B000",
              "irq": 25
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Command Register"
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Register"
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "BUS_TIMING_0": {
              "offset": "0x18",
              "size": 32,
              "description": "Bus Timing Register 0"
            },
            "BUS_TIMING_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bus Timing Register 1"
            },
            "ARB_LOST_CAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "Arbitration Lost Capture Register"
            },
            "ERR_CODE_CAP": {
              "offset": "0x30",
              "size": 32,
              "description": "Error Code Capture Register"
            },
            "ERR_WARNING_LIMIT": {
              "offset": "0x34",
              "size": 32,
              "description": "Error Warning Limit Register"
            },
            "RX_ERR_CNT": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Error Counter Register"
            },
            "TX_ERR_CNT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Error Counter Register"
            },
            "DATA_0": {
              "offset": "0x40",
              "size": 32,
              "description": "Data register 0"
            },
            "DATA_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Data register 1"
            },
            "DATA_2": {
              "offset": "0x48",
              "size": 32,
              "description": "Data register 2"
            },
            "DATA_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Data register 3"
            },
            "DATA_4": {
              "offset": "0x50",
              "size": 32,
              "description": "Data register 4"
            },
            "DATA_5": {
              "offset": "0x54",
              "size": 32,
              "description": "Data register 5"
            },
            "DATA_6": {
              "offset": "0x58",
              "size": 32,
              "description": "Data register 6"
            },
            "DATA_7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Data register 7"
            },
            "DATA_8": {
              "offset": "0x60",
              "size": 32,
              "description": "Data register 8"
            },
            "DATA_9": {
              "offset": "0x64",
              "size": 32,
              "description": "Data register 9"
            },
            "DATA_10": {
              "offset": "0x68",
              "size": 32,
              "description": "Data register 10"
            },
            "DATA_11": {
              "offset": "0x6C",
              "size": 32,
              "description": "Data register 11"
            },
            "DATA_12": {
              "offset": "0x70",
              "size": 32,
              "description": "Data register 12"
            },
            "RX_MESSAGE_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Message Counter Register"
            },
            "CLOCK_DIVIDER": {
              "offset": "0x7C",
              "size": 32,
              "description": "Clock Divider register"
            }
          },
          "bits": {
            "MODE": {
              "RESET_MODE": {
                "bit": 0,
                "description": "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              },
              "LISTEN_ONLY_MODE": {
                "bit": 1,
                "description": "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              },
              "SELF_TEST_MODE": {
                "bit": 2,
                "description": "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              },
              "RX_FILTER_MODE": {
                "bit": 3,
                "description": "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              }
            },
            "CMD": {
              "TX_REQ": {
                "bit": 0,
                "description": "Set the bit to 1 to allow the driving nodes start transmission."
              },
              "ABORT_TX": {
                "bit": 1,
                "description": "Set the bit to 1 to cancel a pending transmission request."
              },
              "RELEASE_BUF": {
                "bit": 2,
                "description": "Set the bit to 1 to release the RX buffer."
              },
              "CLR_OVERRUN": {
                "bit": 3,
                "description": "Set the bit to 1 to clear the data overrun status bit."
              },
              "SELF_RX_REQ": {
                "bit": 4,
                "description": "Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously."
              }
            },
            "STATUS": {
              "RX_BUF_ST": {
                "bit": 0,
                "description": "1: The data in the RX buffer is not empty, with at least one received data packet."
              },
              "OVERRUN_ST": {
                "bit": 1,
                "description": "1: The RX FIFO is full and data overrun has occurred."
              },
              "TX_BUF_ST": {
                "bit": 2,
                "description": "1: The TX buffer is empty, the CPU may write a message into it."
              },
              "TX_COMPLETE": {
                "bit": 3,
                "description": "1: The TWAI controller has successfully received a packet from the bus."
              },
              "RX_ST": {
                "bit": 4,
                "description": "1: The TWAI Controller is receiving a message from the bus."
              },
              "TX_ST": {
                "bit": 5,
                "description": "1: The TWAI Controller is transmitting a message to the bus."
              },
              "ERR_ST": {
                "bit": 6,
                "description": "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              },
              "BUS_OFF_ST": {
                "bit": 7,
                "description": "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              },
              "MISS_ST": {
                "bit": 8,
                "description": "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              }
            },
            "INT_RAW": {
              "RX_INT_ST": {
                "bit": 0,
                "description": "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              },
              "TX_INT_ST": {
                "bit": 1,
                "description": "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              },
              "ERR_WARN_INT_ST": {
                "bit": 2,
                "description": "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              },
              "OVERRUN_INT_ST": {
                "bit": 3,
                "description": "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              },
              "ERR_PASSIVE_INT_ST": {
                "bit": 5,
                "description": "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              },
              "ARB_LOST_INT_ST": {
                "bit": 6,
                "description": "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              },
              "BUS_ERR_INT_ST": {
                "bit": 7,
                "description": "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              }
            },
            "INT_ENA": {
              "RX_INT_ENA": {
                "bit": 0,
                "description": "Set this bit to 1 to enable receive interrupt."
              },
              "TX_INT_ENA": {
                "bit": 1,
                "description": "Set this bit to 1 to enable transmit interrupt."
              },
              "ERR_WARN_INT_ENA": {
                "bit": 2,
                "description": "Set this bit to 1 to enable error warning interrupt."
              },
              "OVERRUN_INT_ENA": {
                "bit": 3,
                "description": "Set this bit to 1 to enable data overrun interrupt."
              },
              "ERR_PASSIVE_INT_ENA": {
                "bit": 5,
                "description": "Set this bit to 1 to enable error passive interrupt."
              },
              "ARB_LOST_INT_ENA": {
                "bit": 6,
                "description": "Set this bit to 1 to enable arbitration lost interrupt."
              },
              "BUS_ERR_INT_ENA": {
                "bit": 7,
                "description": "Set this bit to 1 to enable error interrupt."
              }
            },
            "BUS_TIMING_0": {
              "BAUD_PRESC": {
                "bit": 0,
                "description": "Baud Rate Prescaler, determines the frequency dividing ratio.",
                "width": 14
              },
              "SYNC_JUMP_WIDTH": {
                "bit": 14,
                "description": "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide.",
                "width": 2
              }
            },
            "BUS_TIMING_1": {
              "TIME_SEG1": {
                "bit": 0,
                "description": "The width of PBS1.",
                "width": 4
              },
              "TIME_SEG2": {
                "bit": 4,
                "description": "The width of PBS2.",
                "width": 3
              },
              "TIME_SAMP": {
                "bit": 7,
                "description": "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              }
            },
            "ARB_LOST_CAP": {
              "ARB_LOST_CAP": {
                "bit": 0,
                "description": "This register contains information about the bit position of lost arbitration.",
                "width": 5
              }
            },
            "ERR_CODE_CAP": {
              "ECC_SEGMENT": {
                "bit": 0,
                "description": "This register contains information about the location of errors, see Table 181 for details.",
                "width": 5
              },
              "ECC_DIRECTION": {
                "bit": 5,
                "description": "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              },
              "ECC_TYPE": {
                "bit": 6,
                "description": "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error",
                "width": 2
              }
            },
            "ERR_WARNING_LIMIT": {
              "ERR_WARNING_LIMIT": {
                "bit": 0,
                "description": "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid).",
                "width": 8
              }
            },
            "RX_ERR_CNT": {
              "RX_ERR_CNT": {
                "bit": 0,
                "description": "The RX error counter register, reflects value changes under reception status.",
                "width": 8
              }
            },
            "TX_ERR_CNT": {
              "TX_ERR_CNT": {
                "bit": 0,
                "description": "The TX error counter register, reflects value changes under transmission status.",
                "width": 8
              }
            },
            "DATA_0": {
              "TX_BYTE_0": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_1": {
              "TX_BYTE_1": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_2": {
              "TX_BYTE_2": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_3": {
              "TX_BYTE_3": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_4": {
              "TX_BYTE_4": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 4 with R/W Permission. In operation mode, it stores the 4th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_5": {
              "TX_BYTE_5": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 5 with R/W Permission. In operation mode, it stores the 5th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_6": {
              "TX_BYTE_6": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 6 with R/W Permission. In operation mode, it stores the 6th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_7": {
              "TX_BYTE_7": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 7 with R/W Permission. In operation mode, it stores the 7th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_8": {
              "TX_BYTE_8": {
                "bit": 0,
                "description": "In operation mode, it stores the 8th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_9": {
              "TX_BYTE_9": {
                "bit": 0,
                "description": "In operation mode, it stores the 9th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_10": {
              "TX_BYTE_10": {
                "bit": 0,
                "description": "In operation mode, it stores the 10th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_11": {
              "TX_BYTE_11": {
                "bit": 0,
                "description": "In operation mode, it stores the 11th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "DATA_12": {
              "TX_BYTE_12": {
                "bit": 0,
                "description": "In operation mode, it stores the 12th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer.",
                "width": 8
              }
            },
            "RX_MESSAGE_CNT": {
              "RX_MESSAGE_COUNTER": {
                "bit": 0,
                "description": "This register reflects the number of messages available within the RX FIFO.",
                "width": 7
              }
            },
            "CLOCK_DIVIDER": {
              "CD": {
                "bit": 0,
                "description": "These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.",
                "width": 8
              },
              "CLOCK_OFF": {
                "bit": 8,
                "description": "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x60000000",
              "irq": 21
            },
            {
              "name": "UART1",
              "base": "0x60010000",
              "irq": 22
            }
          ],
          "registers": {
            "FIFO": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO data register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock divider configuration"
            },
            "RX_FILT": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx Filter configuration"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART status register"
            },
            "CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "a"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "LOWPULSE": {
              "offset": "0x28",
              "size": 32,
              "description": "Autobaud minimum low pulse duration register"
            },
            "HIGHPULSE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Autobaud minimum high pulse duration register"
            },
            "RXD_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Autobaud edge change count register"
            },
            "FLOW_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Software flow-control configuration"
            },
            "SLEEP_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "Sleep-mode configuration"
            },
            "SWFC_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "SWFC_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "TXBRK_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "Tx Break character configuration"
            },
            "IDLE_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "Frame-end idle configuration"
            },
            "RS485_CONF": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS485 mode configuration"
            },
            "AT_CMD_PRECNT": {
              "offset": "0x50",
              "size": 32,
              "description": "Pre-sequence timing configuration"
            },
            "AT_CMD_POSTCNT": {
              "offset": "0x54",
              "size": 32,
              "description": "Post-sequence timing configuration"
            },
            "AT_CMD_GAPTOUT": {
              "offset": "0x58",
              "size": 32,
              "description": "Timeout configuration"
            },
            "AT_CMD_CHAR": {
              "offset": "0x5C",
              "size": 32,
              "description": "AT escape sequence detection configuration"
            },
            "MEM_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "UART threshold and allocation configuration"
            },
            "MEM_TX_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "Tx-FIFO write and read offset address."
            },
            "MEM_RX_STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "Rx-FIFO write and read offset address."
            },
            "FSM_STATUS": {
              "offset": "0x6C",
              "size": 32,
              "description": "UART transmit and receive status."
            },
            "POSPULSE": {
              "offset": "0x70",
              "size": 32,
              "description": "Autobaud high pulse register"
            },
            "NEGPULSE": {
              "offset": "0x74",
              "size": 32,
              "description": "Autobaud low pulse register"
            },
            "CLK_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "UART core clock configuration"
            },
            "DATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "UART Version register"
            },
            "ID": {
              "offset": "0x80",
              "size": 32,
              "description": "UART ID register"
            }
          },
          "bits": {
            "FIFO": {
              "RXFIFO_RD_BYTE": {
                "bit": 0,
                "description": "UART 0 accesses FIFO via this register.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
              },
              "RS485_PARITY_ERR_INT_RAW": {
                "bit": 15,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode."
              },
              "RS485_FRM_ERR_INT_RAW": {
                "bit": 16,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode."
              },
              "RS485_CLASH_INT_RAW": {
                "bit": 17,
                "description": "This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode."
              },
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
              },
              "WAKEUP_INT_RAW": {
                "bit": 19,
                "description": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
              }
            },
            "INT_ST": {
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
              },
              "RS485_PARITY_ERR_INT_ST": {
                "bit": 15,
                "description": "This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1."
              },
              "RS485_FRM_ERR_INT_ST": {
                "bit": 16,
                "description": "This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1."
              },
              "RS485_CLASH_INT_ST": {
                "bit": 17,
                "description": "This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1."
              },
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
              },
              "WAKEUP_INT_ST": {
                "bit": 19,
                "description": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
              }
            },
            "INT_ENA": {
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "This is the enable bit for rxfifo_full_int_st register."
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "This is the enable bit for txfifo_empty_int_st register."
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "This is the enable bit for parity_err_int_st register."
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "This is the enable bit for frm_err_int_st register."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "This is the enable bit for rxfifo_ovf_int_st register."
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "This is the enable bit for dsr_chg_int_st register."
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "This is the enable bit for cts_chg_int_st register."
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "This is the enable bit for brk_det_int_st register."
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "This is the enable bit for rxfifo_tout_int_st register."
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "This is the enable bit for sw_xon_int_st register."
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "This is the enable bit for sw_xoff_int_st register."
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for glitch_det_int_st register."
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "This is the enable bit for tx_brk_done_int_st register."
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "This is the enable bit for tx_brk_idle_done_int_st register."
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "This is the enable bit for tx_done_int_st register."
              },
              "RS485_PARITY_ERR_INT_ENA": {
                "bit": 15,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_FRM_ERR_INT_ENA": {
                "bit": 16,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_CLASH_INT_ENA": {
                "bit": 17,
                "description": "This is the enable bit for rs485_clash_int_st register."
              },
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "This is the enable bit for at_cmd_char_det_int_st register."
              },
              "WAKEUP_INT_ENA": {
                "bit": 19,
                "description": "This is the enable bit for uart_wakeup_int_st register."
              }
            },
            "INT_CLR": {
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the rxfifo_full_int_raw interrupt."
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear txfifo_empty_int_raw interrupt."
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear parity_err_int_raw interrupt."
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear frm_err_int_raw interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the dsr_chg_int_raw interrupt."
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the cts_chg_int_raw interrupt."
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the brk_det_int_raw interrupt."
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the sw_xon_int_raw interrupt."
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the sw_xoff_int_raw interrupt."
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the glitch_det_int_raw interrupt."
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the tx_done_int_raw interrupt."
              },
              "RS485_PARITY_ERR_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the rs485_parity_err_int_raw interrupt."
              },
              "RS485_FRM_ERR_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear the rs485_frm_err_int_raw interrupt."
              },
              "RS485_CLASH_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear the rs485_clash_int_raw interrupt."
              },
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
              },
              "WAKEUP_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the uart_wakeup_int_raw interrupt."
              }
            },
            "CLKDIV": {
              "CLKDIV": {
                "bit": 0,
                "description": "The integral part of the frequency divider factor.",
                "width": 12
              },
              "FRAG": {
                "bit": 20,
                "description": "The decimal part of the frequency divider factor.",
                "width": 4
              }
            },
            "RX_FILT": {
              "GLITCH_FILT": {
                "bit": 0,
                "description": "when input pulse width is lower than this value, the pulse is ignored.",
                "width": 8
              },
              "GLITCH_FILT_EN": {
                "bit": 8,
                "description": "Set this bit to enable Rx signal filter."
              }
            },
            "STATUS": {
              "RXFIFO_CNT": {
                "bit": 0,
                "description": "Stores the byte number of valid data in Rx-FIFO.",
                "width": 10
              },
              "DSRN": {
                "bit": 13,
                "description": "The register represent the level value of the internal uart dsr signal."
              },
              "CTSN": {
                "bit": 14,
                "description": "This register represent the level value of the internal uart cts signal."
              },
              "RXD": {
                "bit": 15,
                "description": "This register represent the  level value of the internal uart rxd signal."
              },
              "TXFIFO_CNT": {
                "bit": 16,
                "description": "Stores the byte number of data in Tx-FIFO.",
                "width": 10
              },
              "DTRN": {
                "bit": 29,
                "description": "This bit represents the level of the internal uart dtr signal."
              },
              "RTSN": {
                "bit": 30,
                "description": "This bit represents the level of the internal uart rts signal."
              },
              "TXD": {
                "bit": 31,
                "description": "This bit represents the  level of the internal uart txd signal."
              }
            },
            "CONF0": {
              "PARITY": {
                "bit": 0,
                "description": "This register is used to configure the parity check mode."
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "Set this bit to enable uart parity check."
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "This register is used to set the length of data.",
                "width": 2
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "This register is used to set the length of  stop bit.",
                "width": 2
              },
              "SW_RTS": {
                "bit": 6,
                "description": "This register is used to configure the software rts signal which is used in software flow control."
              },
              "SW_DTR": {
                "bit": 7,
                "description": "This register is used to configure the software dtr signal which is used in software flow control."
              },
              "TXD_BRK": {
                "bit": 8,
                "description": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
              },
              "IRDA_DPLX": {
                "bit": 9,
                "description": "Set this bit to enable IrDA loopback mode."
              },
              "IRDA_TX_EN": {
                "bit": 10,
                "description": "This is the start enable bit for IrDA transmitter."
              },
              "IRDA_WCTL": {
                "bit": 11,
                "description": "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              },
              "IRDA_TX_INV": {
                "bit": 12,
                "description": "Set this bit to invert the level of  IrDA transmitter."
              },
              "IRDA_RX_INV": {
                "bit": 13,
                "description": "Set this bit to invert the level of IrDA receiver."
              },
              "LOOPBACK": {
                "bit": 14,
                "description": "Set this bit to enable uart loopback test mode."
              },
              "TX_FLOW_EN": {
                "bit": 15,
                "description": "Set this bit to enable flow control function for transmitter."
              },
              "IRDA_EN": {
                "bit": 16,
                "description": "Set this bit to enable IrDA protocol."
              },
              "RXFIFO_RST": {
                "bit": 17,
                "description": "Set this bit to reset the uart receive-FIFO."
              },
              "TXFIFO_RST": {
                "bit": 18,
                "description": "Set this bit to reset the uart transmit-FIFO."
              },
              "RXD_INV": {
                "bit": 19,
                "description": "Set this bit to inverse the level value of uart rxd signal."
              },
              "CTS_INV": {
                "bit": 20,
                "description": "Set this bit to inverse the level value of uart cts signal."
              },
              "DSR_INV": {
                "bit": 21,
                "description": "Set this bit to inverse the level value of uart dsr signal."
              },
              "TXD_INV": {
                "bit": 22,
                "description": "Set this bit to inverse the level value of uart txd signal."
              },
              "RTS_INV": {
                "bit": 23,
                "description": "Set this bit to inverse the level value of uart rts signal."
              },
              "DTR_INV": {
                "bit": 24,
                "description": "Set this bit to inverse the level value of uart dtr signal."
              },
              "CLK_EN": {
                "bit": 25,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              },
              "ERR_WR_MASK": {
                "bit": 26,
                "description": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              },
              "AUTOBAUD_EN": {
                "bit": 27,
                "description": "This is the enable bit for detecting baudrate."
              },
              "MEM_CLK_EN": {
                "bit": 28,
                "description": "UART memory clock gate enable signal."
              }
            },
            "CONF1": {
              "RXFIFO_FULL_THRHD": {
                "bit": 0,
                "description": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.",
                "width": 9
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 9,
                "description": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.",
                "width": 9
              },
              "DIS_RX_DAT_OVF": {
                "bit": 18,
                "description": "Disable UART Rx data overflow detect."
              },
              "RX_TOUT_FLOW_DIS": {
                "bit": 19,
                "description": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
              },
              "RX_FLOW_EN": {
                "bit": 20,
                "description": "This is the flow enable bit for UART receiver."
              },
              "RX_TOUT_EN": {
                "bit": 21,
                "description": "This is the enble bit for uart receiver's timeout function."
              }
            },
            "LOWPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "HIGHPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "RXD_CNT": {
              "RXD_EDGE_CNT": {
                "bit": 0,
                "description": "This register stores the count of rxd edge change. It is used in baud rate-detect process.",
                "width": 10
              }
            },
            "FLOW_CONF": {
              "SW_FLOW_CON_EN": {
                "bit": 0,
                "description": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
              },
              "XONOFF_DEL": {
                "bit": 1,
                "description": "Set this bit to remove flow control char from the received data."
              },
              "FORCE_XON": {
                "bit": 2,
                "description": "Set this bit to enable the transmitter to go on sending data."
              },
              "FORCE_XOFF": {
                "bit": 3,
                "description": "Set this bit to stop the  transmitter from sending data."
              },
              "SEND_XON": {
                "bit": 4,
                "description": "Set this bit to send Xon char. It is cleared by hardware automatically."
              },
              "SEND_XOFF": {
                "bit": 5,
                "description": "Set this bit to send Xoff char. It is cleared by hardware automatically."
              }
            },
            "SLEEP_CONF": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.",
                "width": 10
              }
            },
            "SWFC_CONF0": {
              "XOFF_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char.",
                "width": 9
              },
              "XOFF_CHAR": {
                "bit": 9,
                "description": "This register stores the Xoff flow control char.",
                "width": 8
              }
            },
            "SWFC_CONF1": {
              "XON_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char.",
                "width": 9
              },
              "XON_CHAR": {
                "bit": 9,
                "description": "This register stores the Xon flow control char.",
                "width": 8
              }
            },
            "TXBRK_CONF": {
              "TX_BRK_NUM": {
                "bit": 0,
                "description": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.",
                "width": 8
              }
            },
            "IDLE_CONF": {
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value.",
                "width": 10
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "This register is used to configure the duration time between transfers.",
                "width": 10
              }
            },
            "RS485_CONF": {
              "RS485_EN": {
                "bit": 0,
                "description": "Set this bit to choose the rs485 mode."
              },
              "DL0_EN": {
                "bit": 1,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "DL1_EN": {
                "bit": 2,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "RS485TX_RX_EN": {
                "bit": 3,
                "description": "Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode."
              },
              "RS485RXBY_TX_EN": {
                "bit": 4,
                "description": "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              },
              "RS485_RX_DLY_NUM": {
                "bit": 5,
                "description": "This register is used to delay the receiver's internal data signal."
              },
              "RS485_TX_DLY_NUM": {
                "bit": 6,
                "description": "This register is used to delay the transmitter's internal data signal.",
                "width": 4
              }
            },
            "AT_CMD_PRECNT": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the idle duration time before the first at_cmd is received by receiver.",
                "width": 16
              }
            },
            "AT_CMD_POSTCNT": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the last at_cmd and the next data.",
                "width": 16
              }
            },
            "AT_CMD_GAPTOUT": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the at_cmd chars.",
                "width": 16
              }
            },
            "AT_CMD_CHAR": {
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "This register is used to configure the content of at_cmd char.",
                "width": 8
              },
              "CHAR_NUM": {
                "bit": 8,
                "description": "This register is used to configure the num of continuous at_cmd chars received by receiver.",
                "width": 8
              }
            },
            "MEM_CONF": {
              "RX_SIZE": {
                "bit": 1,
                "description": "This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "TX_SIZE": {
                "bit": 4,
                "description": "This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "RX_FLOW_THRHD": {
                "bit": 7,
                "description": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works.",
                "width": 9
              },
              "RX_TOUT_THRHD": {
                "bit": 16,
                "description": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.",
                "width": 10
              },
              "MEM_FORCE_PD": {
                "bit": 26,
                "description": "Set this bit to force power down UART memory."
              },
              "MEM_FORCE_PU": {
                "bit": 27,
                "description": "Set this bit to force power up UART memory."
              }
            },
            "MEM_TX_STATUS": {
              "APB_TX_WADDR": {
                "bit": 0,
                "description": "This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.",
                "width": 10
              },
              "TX_RADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.",
                "width": 10
              }
            },
            "MEM_RX_STATUS": {
              "APB_RX_RADDR": {
                "bit": 0,
                "description": "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180.",
                "width": 10
              },
              "RX_WADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180.",
                "width": 10
              }
            },
            "FSM_STATUS": {
              "ST_URX_OUT": {
                "bit": 0,
                "description": "This is the status register of receiver.",
                "width": 4
              },
              "ST_UTX_OUT": {
                "bit": 4,
                "description": "This is the status register of transmitter.",
                "width": 4
              }
            },
            "POSPULSE": {
              "POSEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "NEGPULSE": {
              "NEGEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_B": {
                "bit": 0,
                "description": "The  denominator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_A": {
                "bit": 6,
                "description": "The numerator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_NUM": {
                "bit": 12,
                "description": "The integral part of the frequency divider factor.",
                "width": 8
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.",
                "width": 2
              },
              "SCLK_EN": {
                "bit": 22,
                "description": "Set this bit to enable UART Tx/Rx clock."
              },
              "RST_CORE": {
                "bit": 23,
                "description": "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              },
              "TX_SCLK_EN": {
                "bit": 24,
                "description": "Set this bit to enable UART Tx clock."
              },
              "RX_SCLK_EN": {
                "bit": 25,
                "description": "Set this bit to enable UART Rx clock."
              },
              "TX_RST_CORE": {
                "bit": 26,
                "description": "Write 1 then write 0 to this bit, reset UART Tx."
              },
              "RX_RST_CORE": {
                "bit": 27,
                "description": "Write 1 then write 0 to this bit, reset UART Rx."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "This register is used to configure the uart_id.",
                "width": 30
              },
              "HIGH_SPEED": {
                "bit": 30,
                "description": "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              },
              "REG_UPDATE": {
                "bit": 31,
                "description": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
              }
            }
          }
        },
        "UHCI0": {
          "instances": [
            {
              "name": "UHCI0",
              "base": "0x60014000",
              "irq": 15
            }
          ],
          "registers": {
            "CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "a"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "a"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "a"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "a"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "a"
            },
            "CONF1": {
              "offset": "0x14",
              "size": 32,
              "description": "a"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "a"
            },
            "STATE1": {
              "offset": "0x1C",
              "size": 32,
              "description": "a"
            },
            "ESCAPE_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "a"
            },
            "HUNG_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "a"
            },
            "ACK_NUM": {
              "offset": "0x28",
              "size": 32,
              "description": "a"
            },
            "RX_HEAD": {
              "offset": "0x2C",
              "size": 32,
              "description": "a"
            },
            "QUICK_SENT": {
              "offset": "0x30",
              "size": 32,
              "description": "a"
            },
            "REG_Q0_WORD0": {
              "offset": "0x34",
              "size": 32,
              "description": "a"
            },
            "REG_Q0_WORD1": {
              "offset": "0x38",
              "size": 32,
              "description": "a"
            },
            "REG_Q1_WORD0": {
              "offset": "0x3C",
              "size": 32,
              "description": "a"
            },
            "REG_Q1_WORD1": {
              "offset": "0x40",
              "size": 32,
              "description": "a"
            },
            "REG_Q2_WORD0": {
              "offset": "0x44",
              "size": 32,
              "description": "a"
            },
            "REG_Q2_WORD1": {
              "offset": "0x48",
              "size": 32,
              "description": "a"
            },
            "REG_Q3_WORD0": {
              "offset": "0x4C",
              "size": 32,
              "description": "a"
            },
            "REG_Q3_WORD1": {
              "offset": "0x50",
              "size": 32,
              "description": "a"
            },
            "REG_Q4_WORD0": {
              "offset": "0x54",
              "size": 32,
              "description": "a"
            },
            "REG_Q4_WORD1": {
              "offset": "0x58",
              "size": 32,
              "description": "a"
            },
            "REG_Q5_WORD0": {
              "offset": "0x5C",
              "size": 32,
              "description": "a"
            },
            "REG_Q5_WORD1": {
              "offset": "0x60",
              "size": 32,
              "description": "a"
            },
            "REG_Q6_WORD0": {
              "offset": "0x64",
              "size": 32,
              "description": "a"
            },
            "REG_Q6_WORD1": {
              "offset": "0x68",
              "size": 32,
              "description": "a"
            },
            "ESC_CONF0": {
              "offset": "0x6C",
              "size": 32,
              "description": "a"
            },
            "ESC_CONF1": {
              "offset": "0x70",
              "size": 32,
              "description": "a"
            },
            "ESC_CONF2": {
              "offset": "0x74",
              "size": 32,
              "description": "a"
            },
            "ESC_CONF3": {
              "offset": "0x78",
              "size": 32,
              "description": "a"
            },
            "PKT_THRES": {
              "offset": "0x7C",
              "size": 32,
              "description": "a"
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "a"
            }
          },
          "bits": {
            "CONF0": {
              "TX_RST": {
                "bit": 0,
                "description": "Write 1, then write 0 to this bit to reset decode state machine."
              },
              "RX_RST": {
                "bit": 1,
                "description": "Write 1, then write 0 to this bit to reset encode state machine."
              },
              "UART0_CE": {
                "bit": 2,
                "description": "Set this bit to link up HCI and UART0."
              },
              "UART1_CE": {
                "bit": 3,
                "description": "Set this bit to link up HCI and UART1."
              },
              "SEPER_EN": {
                "bit": 5,
                "description": "Set this bit to separate the data frame using a special char."
              },
              "HEAD_EN": {
                "bit": 6,
                "description": "Set this bit to encode the data packet with a formatting header."
              },
              "CRC_REC_EN": {
                "bit": 7,
                "description": "Set this bit to enable UHCI to receive the 16 bit CRC."
              },
              "UART_IDLE_EOF_EN": {
                "bit": 8,
                "description": "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              },
              "LEN_EOF_EN": {
                "bit": 9,
                "description": "If this bit is set to 1, UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0, UHCI decoder receiving payload data is end when 0xc0 is received."
              },
              "ENCODE_CRC_EN": {
                "bit": 10,
                "description": "Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload."
              },
              "CLK_EN": {
                "bit": 11,
                "description": "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              },
              "UART_RX_BRK_EOF_EN": {
                "bit": 12,
                "description": "If this bit is set to 1, UHCI will end payload receive process when NULL frame is received by UART."
              }
            },
            "INT_RAW": {
              "RX_START_INT_RAW": {
                "bit": 0,
                "description": "a"
              },
              "TX_START_INT_RAW": {
                "bit": 1,
                "description": "a"
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "a"
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "a"
              },
              "SEND_S_REG_Q_INT_RAW": {
                "bit": 4,
                "description": "a"
              },
              "SEND_A_REG_Q_INT_RAW": {
                "bit": 5,
                "description": "a"
              },
              "OUT_EOF_INT_RAW": {
                "bit": 6,
                "description": "This is the interrupt raw bit. Triggered when there are some errors in EOF in the"
              },
              "APP_CTRL0_INT_RAW": {
                "bit": 7,
                "description": "Soft control int raw bit."
              },
              "APP_CTRL1_INT_RAW": {
                "bit": 8,
                "description": "Soft control int raw bit."
              }
            },
            "INT_ST": {
              "RX_START_INT_ST": {
                "bit": 0,
                "description": "a"
              },
              "TX_START_INT_ST": {
                "bit": 1,
                "description": "a"
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "a"
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "a"
              },
              "SEND_S_REG_Q_INT_ST": {
                "bit": 4,
                "description": "a"
              },
              "SEND_A_REG_Q_INT_ST": {
                "bit": 5,
                "description": "a"
              },
              "OUTLINK_EOF_ERR_INT_ST": {
                "bit": 6,
                "description": "a"
              },
              "APP_CTRL0_INT_ST": {
                "bit": 7,
                "description": "a"
              },
              "APP_CTRL1_INT_ST": {
                "bit": 8,
                "description": "a"
              }
            },
            "INT_ENA": {
              "RX_START_INT_ENA": {
                "bit": 0,
                "description": "a"
              },
              "TX_START_INT_ENA": {
                "bit": 1,
                "description": "a"
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "a"
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "a"
              },
              "SEND_S_REG_Q_INT_ENA": {
                "bit": 4,
                "description": "a"
              },
              "SEND_A_REG_Q_INT_ENA": {
                "bit": 5,
                "description": "a"
              },
              "OUTLINK_EOF_ERR_INT_ENA": {
                "bit": 6,
                "description": "a"
              },
              "APP_CTRL0_INT_ENA": {
                "bit": 7,
                "description": "a"
              },
              "APP_CTRL1_INT_ENA": {
                "bit": 8,
                "description": "a"
              }
            },
            "INT_CLR": {
              "RX_START_INT_CLR": {
                "bit": 0,
                "description": "a"
              },
              "TX_START_INT_CLR": {
                "bit": 1,
                "description": "a"
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "a"
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "a"
              },
              "SEND_S_REG_Q_INT_CLR": {
                "bit": 4,
                "description": "a"
              },
              "SEND_A_REG_Q_INT_CLR": {
                "bit": 5,
                "description": "a"
              },
              "OUTLINK_EOF_ERR_INT_CLR": {
                "bit": 6,
                "description": "a"
              },
              "APP_CTRL0_INT_CLR": {
                "bit": 7,
                "description": "a"
              },
              "APP_CTRL1_INT_CLR": {
                "bit": 8,
                "description": "a"
              }
            },
            "CONF1": {
              "CHECK_SUM_EN": {
                "bit": 0,
                "description": "a"
              },
              "CHECK_SEQ_EN": {
                "bit": 1,
                "description": "a"
              },
              "CRC_DISABLE": {
                "bit": 2,
                "description": "a"
              },
              "SAVE_HEAD": {
                "bit": 3,
                "description": "a"
              },
              "TX_CHECK_SUM_RE": {
                "bit": 4,
                "description": "a"
              },
              "TX_ACK_NUM_RE": {
                "bit": 5,
                "description": "a"
              },
              "WAIT_SW_START": {
                "bit": 7,
                "description": "a"
              },
              "SW_START": {
                "bit": 8,
                "description": "a"
              }
            },
            "STATE0": {
              "RX_ERR_CAUSE": {
                "bit": 0,
                "description": "a",
                "width": 3
              },
              "DECODE_STATE": {
                "bit": 3,
                "description": "a",
                "width": 3
              }
            },
            "STATE1": {
              "ENCODE_STATE": {
                "bit": 0,
                "description": "a",
                "width": 3
              }
            },
            "ESCAPE_CONF": {
              "TX_C0_ESC_EN": {
                "bit": 0,
                "description": "a"
              },
              "TX_DB_ESC_EN": {
                "bit": 1,
                "description": "a"
              },
              "TX_11_ESC_EN": {
                "bit": 2,
                "description": "a"
              },
              "TX_13_ESC_EN": {
                "bit": 3,
                "description": "a"
              },
              "RX_C0_ESC_EN": {
                "bit": 4,
                "description": "a"
              },
              "RX_DB_ESC_EN": {
                "bit": 5,
                "description": "a"
              },
              "RX_11_ESC_EN": {
                "bit": 6,
                "description": "a"
              },
              "RX_13_ESC_EN": {
                "bit": 7,
                "description": "a"
              }
            },
            "HUNG_CONF": {
              "TXFIFO_TIMEOUT": {
                "bit": 0,
                "description": "a",
                "width": 8
              },
              "TXFIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "a",
                "width": 3
              },
              "TXFIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "a"
              },
              "RXFIFO_TIMEOUT": {
                "bit": 12,
                "description": "a",
                "width": 8
              },
              "RXFIFO_TIMEOUT_SHIFT": {
                "bit": 20,
                "description": "a",
                "width": 3
              },
              "RXFIFO_TIMEOUT_ENA": {
                "bit": 23,
                "description": "a"
              }
            },
            "ACK_NUM": {
              "ACK_NUM": {
                "bit": 0,
                "description": "a",
                "width": 3
              },
              "LOAD": {
                "bit": 3,
                "description": "a"
              }
            },
            "RX_HEAD": {
              "RX_HEAD": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "QUICK_SENT": {
              "SINGLE_SEND_NUM": {
                "bit": 0,
                "description": "a",
                "width": 3
              },
              "SINGLE_SEND_EN": {
                "bit": 3,
                "description": "a"
              },
              "ALWAYS_SEND_NUM": {
                "bit": 4,
                "description": "a",
                "width": 3
              },
              "ALWAYS_SEND_EN": {
                "bit": 7,
                "description": "a"
              }
            },
            "REG_Q0_WORD0": {
              "SEND_Q0_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q0_WORD1": {
              "SEND_Q0_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q1_WORD0": {
              "SEND_Q1_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q1_WORD1": {
              "SEND_Q1_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q2_WORD0": {
              "SEND_Q2_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q2_WORD1": {
              "SEND_Q2_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q3_WORD0": {
              "SEND_Q3_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q3_WORD1": {
              "SEND_Q3_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q4_WORD0": {
              "SEND_Q4_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q4_WORD1": {
              "SEND_Q4_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q5_WORD0": {
              "SEND_Q5_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q5_WORD1": {
              "SEND_Q5_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q6_WORD0": {
              "SEND_Q6_WORD0": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "REG_Q6_WORD1": {
              "SEND_Q6_WORD1": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            },
            "ESC_CONF0": {
              "SEPER_CHAR": {
                "bit": 0,
                "description": "a",
                "width": 8
              },
              "SEPER_ESC_CHAR0": {
                "bit": 8,
                "description": "a",
                "width": 8
              },
              "SEPER_ESC_CHAR1": {
                "bit": 16,
                "description": "a",
                "width": 8
              }
            },
            "ESC_CONF1": {
              "ESC_SEQ0": {
                "bit": 0,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ0_CHAR0": {
                "bit": 8,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ0_CHAR1": {
                "bit": 16,
                "description": "a",
                "width": 8
              }
            },
            "ESC_CONF2": {
              "ESC_SEQ1": {
                "bit": 0,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ1_CHAR0": {
                "bit": 8,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ1_CHAR1": {
                "bit": 16,
                "description": "a",
                "width": 8
              }
            },
            "ESC_CONF3": {
              "ESC_SEQ2": {
                "bit": 0,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ2_CHAR0": {
                "bit": 8,
                "description": "a",
                "width": 8
              },
              "ESC_SEQ2_CHAR1": {
                "bit": 16,
                "description": "a",
                "width": 8
              }
            },
            "PKT_THRES": {
              "PKT_THRS": {
                "bit": 0,
                "description": "a",
                "width": 13
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "a",
                "width": 32
              }
            }
          }
        },
        "UHCI1": {
          "instances": [
            {
              "name": "UHCI1",
              "base": "0x6000C000"
            }
          ],
          "registers": {}
        },
        "USB": {
          "instances": [
            {
              "name": "USB_DEVICE",
              "base": "0x60043000",
              "irq": 26
            }
          ],
          "registers": {
            "EP1": {
              "offset": "0x00",
              "size": 32,
              "description": "USB_DEVICE_EP1_REG."
            },
            "EP1_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "USB_DEVICE_EP1_CONF_REG."
            },
            "INT_RAW": {
              "offset": "0x08",
              "size": 32,
              "description": "USB_DEVICE_INT_RAW_REG."
            },
            "INT_ST": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB_DEVICE_INT_ST_REG."
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "USB_DEVICE_INT_ENA_REG."
            },
            "INT_CLR": {
              "offset": "0x14",
              "size": 32,
              "description": "USB_DEVICE_INT_CLR_REG."
            },
            "CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "USB_DEVICE_CONF0_REG."
            },
            "TEST": {
              "offset": "0x1C",
              "size": 32,
              "description": "USB_DEVICE_TEST_REG."
            },
            "JFIFO_ST": {
              "offset": "0x20",
              "size": 32,
              "description": "USB_DEVICE_JFIFO_ST_REG."
            },
            "FRAM_NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "USB_DEVICE_FRAM_NUM_REG."
            },
            "IN_EP0_ST": {
              "offset": "0x28",
              "size": 32,
              "description": "USB_DEVICE_IN_EP0_ST_REG."
            },
            "IN_EP1_ST": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB_DEVICE_IN_EP1_ST_REG."
            },
            "IN_EP2_ST": {
              "offset": "0x30",
              "size": 32,
              "description": "USB_DEVICE_IN_EP2_ST_REG."
            },
            "IN_EP3_ST": {
              "offset": "0x34",
              "size": 32,
              "description": "USB_DEVICE_IN_EP3_ST_REG."
            },
            "OUT_EP0_ST": {
              "offset": "0x38",
              "size": 32,
              "description": "USB_DEVICE_OUT_EP0_ST_REG."
            },
            "OUT_EP1_ST": {
              "offset": "0x3C",
              "size": 32,
              "description": "USB_DEVICE_OUT_EP1_ST_REG."
            },
            "OUT_EP2_ST": {
              "offset": "0x40",
              "size": 32,
              "description": "USB_DEVICE_OUT_EP2_ST_REG."
            },
            "MISC_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "USB_DEVICE_MISC_CONF_REG."
            },
            "MEM_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "USB_DEVICE_MEM_CONF_REG."
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "USB_DEVICE_DATE_REG."
            }
          },
          "bits": {
            "EP1": {
              "RDWR_BYTE": {
                "bit": 0,
                "description": "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO.",
                "width": 8
              }
            },
            "EP1_CONF": {
              "WR_DONE": {
                "bit": 0,
                "description": "Set this bit to indicate writing byte data to UART Tx FIFO is done."
              },
              "SERIAL_IN_EP_DATA_FREE": {
                "bit": 1,
                "description": "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              },
              "SERIAL_OUT_EP_DATA_AVAIL": {
                "bit": 2,
                "description": "1'b1: Indicate there is data in UART Rx FIFO."
              }
            },
            "INT_RAW": {
              "JTAG_IN_FLUSH_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG."
              },
              "SOF_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when SOF frame is received."
              },
              "SERIAL_OUT_RECV_PKT_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet."
              },
              "SERIAL_IN_EMPTY_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty."
              },
              "PID_ERR_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when pid error is detected."
              },
              "CRC5_ERR_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when CRC5 error is detected."
              },
              "CRC16_ERR_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when CRC16 error is detected."
              },
              "STUFF_ERR_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when stuff error is detected."
              },
              "IN_TOKEN_REC_IN_EP1_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received."
              },
              "USB_BUS_RESET_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit turns to high level when usb bus reset is detected."
              },
              "OUT_EP1_ZERO_PAYLOAD_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload."
              },
              "OUT_EP2_ZERO_PAYLOAD_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload."
              }
            },
            "INT_ST": {
              "JTAG_IN_FLUSH_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "SOF_INT_ST": {
                "bit": 1,
                "description": "The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt."
              },
              "SERIAL_OUT_RECV_PKT_INT_ST": {
                "bit": 2,
                "description": "The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "SERIAL_IN_EMPTY_INT_ST": {
                "bit": 3,
                "description": "The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "PID_ERR_INT_ST": {
                "bit": 4,
                "description": "The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "CRC5_ERR_INT_ST": {
                "bit": 5,
                "description": "The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "CRC16_ERR_INT_ST": {
                "bit": 6,
                "description": "The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "STUFF_ERR_INT_ST": {
                "bit": 7,
                "description": "The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "IN_TOKEN_REC_IN_EP1_INT_ST": {
                "bit": 8,
                "description": "The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
              },
              "USB_BUS_RESET_INT_ST": {
                "bit": 9,
                "description": "The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "OUT_EP1_ZERO_PAYLOAD_INT_ST": {
                "bit": 10,
                "description": "The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "OUT_EP2_ZERO_PAYLOAD_INT_ST": {
                "bit": 11,
                "description": "The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              }
            },
            "INT_ENA": {
              "JTAG_IN_FLUSH_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "SOF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt."
              },
              "SERIAL_OUT_RECV_PKT_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "SERIAL_IN_EMPTY_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "PID_ERR_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "CRC5_ERR_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "CRC16_ERR_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "STUFF_ERR_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "IN_TOKEN_REC_IN_EP1_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
              },
              "USB_BUS_RESET_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "OUT_EP1_ZERO_PAYLOAD_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "OUT_EP2_ZERO_PAYLOAD_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              }
            },
            "INT_CLR": {
              "JTAG_IN_FLUSH_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "SOF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt."
              },
              "SERIAL_OUT_RECV_PKT_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "SERIAL_IN_EMPTY_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "PID_ERR_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "CRC5_ERR_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "CRC16_ERR_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "STUFF_ERR_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "IN_TOKEN_REC_IN_EP1_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt."
              },
              "USB_BUS_RESET_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "OUT_EP1_ZERO_PAYLOAD_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "OUT_EP2_ZERO_PAYLOAD_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              }
            },
            "CONF0": {
              "PHY_SEL": {
                "bit": 0,
                "description": "Select internal/external PHY"
              },
              "EXCHG_PINS_OVERRIDE": {
                "bit": 1,
                "description": "Enable software control USB D+ D- exchange"
              },
              "EXCHG_PINS": {
                "bit": 2,
                "description": "USB D+ D- exchange"
              },
              "VREFH": {
                "bit": 3,
                "description": "Control single-end input high threshold,1.76V to 2V, step 80mV",
                "width": 2
              },
              "VREFL": {
                "bit": 5,
                "description": "Control single-end input low threshold,0.8V to 1.04V, step 80mV",
                "width": 2
              },
              "VREF_OVERRIDE": {
                "bit": 7,
                "description": "Enable software control input  threshold"
              },
              "PAD_PULL_OVERRIDE": {
                "bit": 8,
                "description": "Enable software control USB D+ D- pullup pulldown"
              },
              "DP_PULLUP": {
                "bit": 9,
                "description": "Control USB D+ pull up."
              },
              "DP_PULLDOWN": {
                "bit": 10,
                "description": "Control USB D+ pull down."
              },
              "DM_PULLUP": {
                "bit": 11,
                "description": "Control USB D- pull up."
              },
              "DM_PULLDOWN": {
                "bit": 12,
                "description": "Control USB D- pull down."
              },
              "PULLUP_VALUE": {
                "bit": 13,
                "description": "Control pull up value."
              },
              "USB_PAD_ENABLE": {
                "bit": 14,
                "description": "Enable USB pad function."
              }
            },
            "TEST": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable test of the USB pad"
              },
              "USB_OE": {
                "bit": 1,
                "description": "USB pad oen in test"
              },
              "TX_DP": {
                "bit": 2,
                "description": "USB D+ tx value in test"
              },
              "TX_DM": {
                "bit": 3,
                "description": "USB D- tx value in test"
              }
            },
            "JFIFO_ST": {
              "IN_FIFO_CNT": {
                "bit": 0,
                "description": "JTAT in fifo counter.",
                "width": 2
              },
              "IN_FIFO_EMPTY": {
                "bit": 2,
                "description": "1: JTAG in fifo is empty."
              },
              "IN_FIFO_FULL": {
                "bit": 3,
                "description": "1: JTAG in fifo is full."
              },
              "OUT_FIFO_CNT": {
                "bit": 4,
                "description": "JTAT out fifo counter.",
                "width": 2
              },
              "OUT_FIFO_EMPTY": {
                "bit": 6,
                "description": "1: JTAG out fifo is empty."
              },
              "OUT_FIFO_FULL": {
                "bit": 7,
                "description": "1: JTAG out fifo is full."
              },
              "IN_FIFO_RESET": {
                "bit": 8,
                "description": "Write 1 to reset JTAG in fifo."
              },
              "OUT_FIFO_RESET": {
                "bit": 9,
                "description": "Write 1 to reset JTAG out fifo."
              }
            },
            "FRAM_NUM": {
              "SOF_FRAME_INDEX": {
                "bit": 0,
                "description": "Frame index of received SOF frame.",
                "width": 11
              }
            },
            "IN_EP0_ST": {
              "IN_EP0_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 0.",
                "width": 2
              },
              "IN_EP0_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 0.",
                "width": 7
              },
              "IN_EP0_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 0.",
                "width": 7
              }
            },
            "IN_EP1_ST": {
              "IN_EP1_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 1.",
                "width": 2
              },
              "IN_EP1_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 1.",
                "width": 7
              },
              "IN_EP1_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 1.",
                "width": 7
              }
            },
            "IN_EP2_ST": {
              "IN_EP2_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 2.",
                "width": 2
              },
              "IN_EP2_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 2.",
                "width": 7
              },
              "IN_EP2_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 2.",
                "width": 7
              }
            },
            "IN_EP3_ST": {
              "IN_EP3_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 3.",
                "width": 2
              },
              "IN_EP3_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 3.",
                "width": 7
              },
              "IN_EP3_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 3.",
                "width": 7
              }
            },
            "OUT_EP0_ST": {
              "OUT_EP0_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 0.",
                "width": 2
              },
              "OUT_EP0_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.",
                "width": 7
              },
              "OUT_EP0_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 0.",
                "width": 7
              }
            },
            "OUT_EP1_ST": {
              "OUT_EP1_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 1.",
                "width": 2
              },
              "OUT_EP1_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.",
                "width": 7
              },
              "OUT_EP1_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 1.",
                "width": 7
              },
              "OUT_EP1_REC_DATA_CNT": {
                "bit": 16,
                "description": "Data count in OUT endpoint 1 when one packet is received.",
                "width": 7
              }
            },
            "OUT_EP2_ST": {
              "OUT_EP2_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 2.",
                "width": 2
              },
              "OUT_EP2_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.",
                "width": 7
              },
              "OUT_EP2_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 2.",
                "width": 7
              }
            },
            "MISC_CONF": {
              "CLK_EN": {
                "bit": 0,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "MEM_CONF": {
              "USB_MEM_PD": {
                "bit": 0,
                "description": "1: power down usb memory."
              },
              "USB_MEM_CLK_EN": {
                "bit": 1,
                "description": "1: Force clock on for usb memory."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 78,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WIFI_MAC_IRQHandler"
          },
          {
            "number": 17,
            "name": "WIFI_MAC_NMI_IRQHandler"
          },
          {
            "number": 18,
            "name": "WIFI_PWR_IRQHandler"
          },
          {
            "number": 19,
            "name": "WIFI_BB_IRQHandler"
          },
          {
            "number": 20,
            "name": "BT_MAC_IRQHandler"
          },
          {
            "number": 21,
            "name": "BT_BB_IRQHandler"
          },
          {
            "number": 22,
            "name": "BT_BB_NMI_IRQHandler"
          },
          {
            "number": 23,
            "name": "RWBT_IRQHandler"
          },
          {
            "number": 24,
            "name": "RWBLE_IRQHandler"
          },
          {
            "number": 25,
            "name": "RWBT_NMI_IRQHandler"
          },
          {
            "number": 26,
            "name": "RWBLE_NMI_IRQHandler"
          },
          {
            "number": 27,
            "name": "I2C_MASTER_IRQHandler"
          },
          {
            "number": 28,
            "name": "SLC0_IRQHandler"
          },
          {
            "number": 29,
            "name": "SLC1_IRQHandler"
          },
          {
            "number": 30,
            "name": "APB_CTRL_IRQHandler"
          },
          {
            "number": 31,
            "name": "UHCI0_IRQHandler"
          },
          {
            "number": 32,
            "name": "GPIO_IRQHandler"
          },
          {
            "number": 33,
            "name": "GPIO_NMI_IRQHandler"
          },
          {
            "number": 34,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 35,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 36,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 37,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 38,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 39,
            "name": "LEDC_IRQHandler"
          },
          {
            "number": 40,
            "name": "EFUSE_IRQHandler"
          },
          {
            "number": 41,
            "name": "TWAI0_IRQHandler"
          },
          {
            "number": 42,
            "name": "USB_DEVICE_IRQHandler"
          },
          {
            "number": 43,
            "name": "RTC_CORE_IRQHandler"
          },
          {
            "number": 44,
            "name": "RMT_IRQHandler"
          },
          {
            "number": 45,
            "name": "I2C_EXT0_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 47,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 48,
            "name": "TG0_T0_LEVEL_IRQHandler"
          },
          {
            "number": 49,
            "name": "TG0_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 50,
            "name": "TG1_T0_LEVEL_IRQHandler"
          },
          {
            "number": 51,
            "name": "TG1_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 52,
            "name": "CACHE_IA_IRQHandler"
          },
          {
            "number": 53,
            "name": "SYSTIMER_TARGET0_IRQHandler"
          },
          {
            "number": 54,
            "name": "SYSTIMER_TARGET1_IRQHandler"
          },
          {
            "number": 55,
            "name": "SYSTIMER_TARGET2_IRQHandler"
          },
          {
            "number": 56,
            "name": "SPI_MEM_REJECT_CACHE_IRQHandler"
          },
          {
            "number": 57,
            "name": "ICACHE_PRELOAD0_IRQHandler"
          },
          {
            "number": 58,
            "name": "ICACHE_SYNC0_IRQHandler"
          },
          {
            "number": 59,
            "name": "APB_ADC_IRQHandler"
          },
          {
            "number": 60,
            "name": "DMA_CH0_IRQHandler"
          },
          {
            "number": 61,
            "name": "DMA_CH1_IRQHandler"
          },
          {
            "number": 62,
            "name": "DMA_CH2_IRQHandler"
          },
          {
            "number": 63,
            "name": "RSA_IRQHandler"
          },
          {
            "number": 64,
            "name": "AES_IRQHandler"
          },
          {
            "number": 65,
            "name": "SHA_IRQHandler"
          },
          {
            "number": 66,
            "name": "FROM_CPU_INTR0_IRQHandler"
          },
          {
            "number": 67,
            "name": "FROM_CPU_INTR1_IRQHandler"
          },
          {
            "number": 68,
            "name": "FROM_CPU_INTR2_IRQHandler"
          },
          {
            "number": 69,
            "name": "FROM_CPU_INTR3_IRQHandler"
          },
          {
            "number": 70,
            "name": "ASSIST_DEBUG_IRQHandler"
          },
          {
            "number": 71,
            "name": "DMA_APBPERI_PMS_IRQHandler"
          },
          {
            "number": 72,
            "name": "CORE0_IRAM0_PMS_IRQHandler"
          },
          {
            "number": 73,
            "name": "CORE0_DRAM0_PMS_IRQHandler"
          },
          {
            "number": 74,
            "name": "CORE0_PIF_PMS_IRQHandler"
          },
          {
            "number": 75,
            "name": "CORE0_PIF_PMS_SIZE_IRQHandler"
          },
          {
            "number": 76,
            "name": "BAK_PMS_VIOLATE_IRQHandler"
          },
          {
            "number": 77,
            "name": "CACHE_CORE0_ACS_IRQHandler"
          }
        ]
      }
    }
  }
}