
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002189                       # Number of seconds simulated
sim_ticks                                  2189315000                       # Number of ticks simulated
final_tick                                 2189315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 246876                       # Simulator instruction rate (inst/s)
host_op_rate                                   461088                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132336430                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735656                       # Number of bytes of host memory used
host_seconds                                    16.54                       # Real time elapsed on the host
sim_insts                                     4084196                       # Number of instructions simulated
sim_ops                                       7628025                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         152448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         693120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             845568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       152448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        88640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           88640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1385                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1385                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          69632739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316592176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             386224915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     69632739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69632739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40487550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40487550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40487550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         69632739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316592176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            426712465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001622396750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1385                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1385                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 844224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   86848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  845568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2189217000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1385                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.223864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.702656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.445930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2295     49.88%     49.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1255     27.28%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          356      7.74%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          193      4.19%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          113      2.46%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           67      1.46%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      1.17%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      0.83%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          230      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.308642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.162348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    444.348024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     70.37%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22     27.16%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            81                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.753086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.725297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               50     61.73%     61.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.47%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     34.57%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            81                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       152448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       691776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        86848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69632739.007406428456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 315978285.445447564125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39669028.897166468203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1385                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83395000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    405756250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37202472250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35010.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37465.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26860990.79                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    241820000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               489151250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18332.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37082.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       385.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    386.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8877                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     149977.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16372020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8690550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                46245780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2991060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            117902790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2963520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       515318190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20525760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        178585080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1023917790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            467.688656                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1922790500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1727500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    739501000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     53433750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     216264750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1130028000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16507680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8770245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47937960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4092480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            117644010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4087200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       514818870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        19909440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        178114740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1026205665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            468.733675                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1920730000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4967000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    739843000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     51828000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     215210000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1129107000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1037978                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1037978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             27047                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               980406                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   14945                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2028                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          980406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             738501                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           241905                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13041                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1107917                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      200196                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1642                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           185                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      477914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           392                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4378631                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             562959                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5000607                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1037978                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             753446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3606700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   54434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           488                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    477830                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8811                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4197839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.231188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.406236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2754612     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   127662      3.04%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30544      0.73%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   138578      3.30%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42495      1.01%     73.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52864      1.26%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    27122      0.65%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    27045      0.64%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   996917     23.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4197839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.237055                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.142048                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   462878                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2367067                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    769752                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                570925                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27217                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9107460                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  27217                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   501801                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2117238                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18941                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    794103                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                738539                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8984508                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9085                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  81595                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25851                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 107786                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               96                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            12165177                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21001593                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11817719                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            219113                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10469573                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1695604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1030                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1015                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4308232                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1161427                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              220192                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             16814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7834                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8767150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1642                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8379606                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7169                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1140766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1669112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            821                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4197839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.996171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.325466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1446369     34.46%     34.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1245633     29.67%     64.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              235592      5.61%     69.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              218660      5.21%     74.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156954      3.74%     78.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              157062      3.74%     82.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              616513     14.69%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73843      1.76%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               47213      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4197839                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48019     66.90%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    10      0.01%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    137      0.19%     67.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    223      0.31%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.01%     67.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.03%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12401     17.28%     84.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9777     13.62%     98.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               893      1.24%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              285      0.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             31566      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6913996     82.51%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2250      0.03%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41551      0.50%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5519      0.07%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1359      0.02%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8378      0.10%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18337      0.22%     83.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17812      0.21%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8486      0.10%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2615      0.03%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1089792     13.01%     97.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189869      2.27%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33654      0.40%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14412      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8379606                       # Type of FU issued
system.cpu.iq.rate                           1.913750                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71775                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008565                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           20810211                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9712885                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8185936                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              225784                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             196798                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       103593                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8306605                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  113210                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            62507                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       163982                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        46850                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           376                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27217                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  859735                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 28475                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8768792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1157                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1161427                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               220192                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6102                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 20453                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            133                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10530                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        22914                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                33444                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8323174                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1108731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56432                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1308912                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   893671                       # Number of branches executed
system.cpu.iew.exec_stores                     200181                       # Number of stores executed
system.cpu.iew.exec_rate                     1.900862                       # Inst execution rate
system.cpu.iew.wb_sent                        8301166                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8289529                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6903420                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9863697                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.893178                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.699882                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1140947                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             821                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27122                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4030044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.892790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.035793                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2526102     62.68%     62.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       279470      6.93%     69.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       135137      3.35%     72.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       220895      5.48%     78.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44527      1.10%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99731      2.47%     82.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18597      0.46%     82.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        17429      0.43%     82.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       688156     17.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4030044                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4084196                       # Number of instructions committed
system.cpu.commit.committedOps                7628025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1170787                       # Number of memory references committed
system.cpu.commit.loads                        997445                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     847605                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77060                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7570859                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 9742                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        20925      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6352504     83.28%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2036      0.03%     83.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37979      0.50%     84.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.04%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.02%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.09%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11756      0.15%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.17%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.09%     84.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1394      0.02%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          977324     12.81%     97.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160967      2.11%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.26%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7628025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                688156                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12110860                       # The number of ROB reads
system.cpu.rob.rob_writes                    17707486                       # The number of ROB writes
system.cpu.timesIdled                            1566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          180792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4084196                       # Number of Instructions Simulated
system.cpu.committedOps                       7628025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.072091                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.072091                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.932756                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.932756                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10611820                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7191095                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    145581                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    82227                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   4956495                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3970801                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3143415                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.493322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1182235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.674053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   996.493322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4887119                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4887119                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       996101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996101                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       171099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         171099                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1167200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1167200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1167200                       # number of overall hits
system.cpu.dcache.overall_hits::total         1167200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48575                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2248                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        50823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        50823                       # number of overall misses
system.cpu.dcache.overall_misses::total         50823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3403362500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3403362500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    150086999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150086999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3553449499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3553449499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3553449499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3553449499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1044676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1044676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       173347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       173347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1218023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1218023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1218023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1218023                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046498                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012968                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041726                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70064.076171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70064.076171                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66764.679270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66764.679270                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69918.137438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69918.137438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69918.137438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69918.137438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27056                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          460                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               456                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2625                       # number of writebacks
system.cpu.dcache.writebacks::total              2625                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35780                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35790                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12795                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12795                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        15033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15033                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    879834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    879834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    147261999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    147261999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1027095999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1027095999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1027095999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1027095999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012342                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68763.892145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68763.892145                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65800.714477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65800.714477                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68322.756536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68322.756536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68322.756536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68322.756536                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14003                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.904551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              476941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.501193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.904551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            958585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           958585                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       474006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          474006                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       474006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           474006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       474006                       # number of overall hits
system.cpu.icache.overall_hits::total          474006                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3819                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3819                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3819                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3819                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3819                       # number of overall misses
system.cpu.icache.overall_misses::total          3819                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    269504998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    269504998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    269504998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    269504998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    269504998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    269504998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       477825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       477825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       477825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       477825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       477825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       477825                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007992                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007992                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007992                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007992                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007992                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70569.520293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70569.520293                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70569.520293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70569.520293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70569.520293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70569.520293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1321                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.612903                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2420                       # number of writebacks
system.cpu.icache.writebacks::total              2420                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          884                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          884                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          884                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          884                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          884                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2935                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2935                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    215511499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215511499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    215511499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215511499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    215511499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215511499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006142                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73428.108688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73428.108688                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73428.108688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73428.108688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73428.108688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73428.108688                       # average overall mshr miss latency
system.cpu.icache.replacements                   2420                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3854.650813                       # Cycle average of tags in use
system.l2.tags.total_refs                       34241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.479974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     174.911887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       584.063819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3095.675108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.042703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.142594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.755780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941077                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1020                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    563087                       # Number of tag accesses
system.l2.tags.data_accesses                   563087                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         2625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2625                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2389                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   623                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                543                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          3573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3573                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4196                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4739                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 543                       # number of overall hits
system.l2.overall_hits::.cpu.data                4196                       # number of overall hits
system.l2.overall_hits::total                    4739                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            1609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1609                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2386                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9222                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10831                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13217                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2386                       # number of overall misses
system.l2.overall_misses::.cpu.data             10831                       # number of overall misses
system.l2.overall_misses::total                 13217                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       145500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    137135500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     137135500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    205294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    205294000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    822747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    822747000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    205294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    959882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1165176500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    205294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    959882500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1165176500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         2625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2389                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          2232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        12795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17956                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17956                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.720878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720878                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.814612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.814612                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.720750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.720750                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.814612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.720769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.736077                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.814612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.720769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.736077                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        29100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29100                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85230.267247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85230.267247                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86041.072925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86041.072925                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89215.679896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89215.679896                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86041.072925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88623.626627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88157.410910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86041.072925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88623.626627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88157.410910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1385                       # number of writebacks
system.l2.writebacks::total                      1385                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks           84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            84                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         1609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1609                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2382                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9221                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13212                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    121045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    121045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    181419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    181419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    730448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    730448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    181419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    851493500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1032912500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    181419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    851493500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1032912500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.813247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.720672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.720672                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.813247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.720703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.813247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.720703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735799                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75230.267247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75230.267247                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76162.468514                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76162.468514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79215.703286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79215.703286                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76162.468514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78623.591874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78179.874357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76162.468514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78623.591874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78179.874357                       # average overall mshr miss latency
system.l2.replacements                           9711                       # number of replacements
system.membus.snoop_filter.tot_requests         22234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1385                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7632                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1609                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       934208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       934208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  934208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13217                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30921500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           70751250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        34391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        16444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            783                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2189315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2420                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2935                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12795                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        44069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       342336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1472064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9717                       # Total snoops (count)
system.tol2bus.snoopTraffic                     89024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031323                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26814     96.87%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    863      3.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22240500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4404995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22543999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
