module ALU(a, b, o, con, clk, rst);
input [3:0] a;
input [3:0] b;
input [5:0] con;
input rst;
output reg [3:0] o;

always@(posedge clk or resedge rst)
begin
if(rst == 1'b0)
	begin
	end
else if(con[0] == 1 && con[1] == 1)
	begin
	
	
	