# Asynchronous FIFO Design in Verilog

## ğŸ“š **Overview**
This project implements an **Asynchronous FIFO (First-In-First-Out) buffer** using **Verilog HDL**, suitable for crossing data between two asynchronous clock domains. The FIFO ensures reliable data transfer by using synchronizers and Gray-coded pointers to avoid metastability and timing issues.

---

## ğŸš€ **Key Features**
- **Asynchronous Clocks:** Independent write and read clock domains.
- **Gray Code Pointers:** For safe synchronization across clock domains.
- **2-Stage Synchronizer:** Reduces metastability in pointer transfer.
- **Full and Empty Flags:** Accurate detection of FIFO status.
- **Configurable Parameters:** Supports parameterized data width, depth, and address size.
- **Testbench Included:** Basic testbench for functional simulation with independent clocks.

---

## ğŸ› ï¸ **Modules Breakdown**

### 1ï¸âƒ£ **`two_ff_sync`** - 2-Stage Synchronizer
- Synchronizes pointers between clock domains.
- Handles metastability by passing the signal through two flip-flop stages.

### 2ï¸âƒ£ **`write_pointer`**
- Increments on each write operation.
- Outputs both binary and Gray-coded values for synchronization.

### 3ï¸âƒ£ **`read_pointer`**
- Increments on each read operation.
- Outputs both binary and Gray-coded values for synchronization.

### 4ï¸âƒ£ **`fifo_memory`**
- Dual-port RAM for storage.
- Separate read and write addresses.

### 5ï¸âƒ£ **`status_flags`**
- Generates **FIFO Full** and **FIFO Empty** flags based on synchronized pointers.

### 6ï¸âƒ£ **`async_fifo`** (Top-Level Module)
- Integrates all modules.
- Handles write/read operations, pointer synchronization, and status flag generation.

### 7ï¸âƒ£ **`async_fifo_tb`** (Testbench)
- Generates asynchronous write and read clocks.
- Tests basic FIFO operations: write, read, full, and empty detection.
- Displays output on simulation waveform.

---

## ğŸ“ **Usage Instructions**

### ğŸ’» **Prerequisites:**
- **Xilinx Vivado** or any Verilog-compatible simulator (ModelSim, Synopsys VCS, etc.)

### âš¡ **Simulating in Vivado:**
1. Clone this repository:
   ```bash
   git clone https://github.com/yourusername/async-fifo-verilog.git
   cd async-fifo-verilog
   ```
2. Open Vivado and create a new project.
3. Add all Verilog source files (`*.v`) and the testbench file.
4. Set `async_fifo_tb` as the top module for simulation.
5. Run Behavioral Simulation:  
   **Flow Navigator** â†’ **Simulation** â†’ **Run Simulation** â†’ **Run Behavioral Simulation**

### ğŸƒ **Expected Simulation Results:**
- **Write Phase:** `data_in` increments on `wr_clk` rising edges.
- **Read Phase:** `data_out` reflects written data in the exact order.
- **FIFO Flags:**
  - `fifo_full` remains low unless capacity is reached.
  - `fifo_empty` asserts after all data is read.

---

## ğŸ” **Waveform Verification Checklist**
- âœ… **Data Consistency:** `data_out` matches `data_in` order (FIFO behavior).
- âœ… **Pointer Synchronization:** Pointers cross clock domains without glitches.
- âœ… **Full/Empty Flags:** Trigger correctly during respective conditions.
- âœ… **Latency Measurement:** Delay between write and read shows expected asynchronous behavior.

ğŸ¯ **Contributing**
Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

---

## ğŸ“œ **License**
This project is licensed under the **MIT License**. See the [LICENSE](LICENSE) file for details.

---

## ğŸŒŸ **Acknowledgments**
- Concepts inspired by standard asynchronous FIFO design techniques.
- Developed as part of a digital design project using Xilinx tools.

---

â­ **_If you find this project helpful, feel free to star the repo and share your feedback!_** â­
