# ğŸ–¥ï¸ RISC-V SoC Tapeout Program

Welcome to my journey through the SoC Tapeout Program! This repo documents my week-by-week progress from RTL to GDSII using open-source tools.

---

## ğŸ—‚ï¸ Table of Contents
- [Overview](#overview)
- [Tools Used](#tools-used)
- [Weekly Progress](#weekly-progress)
  - [Week 0 â€” Setup & Tools](#week-0--setup--tools)
  - [Week 1 â€” RTL Design](#week-1--rtl-design)
  - [Week 2 â€” Simulation & Debugging](#week-2--simulation--debugging)
  - [Week 3 â€” Synthesis](#week-3--synthesis)
  - [Week 4 â€” Floorplanning & Placement](#week-4--floorplanning--placement)
  - [Week 5 â€” Routing & DRC](#week-5--routing--drc)
  - [Week 6 â€” GDSII Generation](#week-6--gdsii-generation)
- [Key Learnings](#key-learnings)
- [Roadmap](#roadmap)
- [Acknowledgments](#acknowledgments)

---

## ğŸ§  Overview
This repository documents my journey through the **RISC-V SoC Tapeout Program**, where I learned to design a System-on-Chip from RTL to GDSII using open-source tools. Each week builds on the previous, culminating in a complete chip layout ready for fabrication.

---

## ğŸ”§ Tools Used
- **Iverilog** â€“ For RTL simulation
- **Yosys** â€“ Open-source synthesis tool
- **GTKWave** â€“ Waveform viewer
- **OpenLane** â€“ Physical design flow
- **Magic** â€“ Layout visualization
- **KLayout** â€“ GDSII inspection

---

## ğŸ“… Weekly Progress

### Week 0 â€” Setup & Tools
âœ… Installed Iverilog, Yosys, and GTKWave  
ğŸŒŸ Learned basic RTL environment setup

### Week 1 â€” RTL Design
ğŸš§ In progress...

### Week 2 â€” Simulation & Debugging
ğŸš§ Coming soon...

### Week 3 â€” Synthesis
ğŸš§ Coming soon...

### Week 4 â€” Floorplanning & Placement
ğŸš§ Coming soon...

### Week 5 â€” Routing & DRC
ğŸš§ Coming soon...

### Week 6 â€” GDSII Generation
ğŸš§ Coming soon...

---

## ğŸŒŸ Key Learnings
- How to simulate and debug RTL designs
- The importance of synthesis constraints
- Navigating the full ASIC flow using OpenLane
- Understanding layout vs. schematic (LVS) checks

---

## ğŸ›£ï¸ Roadmap
- [x] Week 0: Environment setup âœ…  
- [ ] Week 1: RTL design  
- [ ] Week 2: Simulation  
- [ ] Week 3: Synthesis  
- [ ] Week 4: Floorplanning  
- [ ] Week 5: Routing  
- [ ] Week 6: GDSII export  
- [ ] Final submission and review

---

## ğŸ™ Acknowledgments
Special thanks to:
- **VLSI System Design (VSD)** for organizing the program
- **Mentors and peers** for guidance and support
- **Open-source community** for the incredible tools
