
mastermode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004308  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08004498  08004498  00005498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004840  08004840  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004840  08004840  00005840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004848  08004848  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004848  08004848  00005848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800484c  0800484c  0000584c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004850  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          0000054c  20000068  20000068  00006068  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200005b4  200005b4  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bc96  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002114  00000000  00000000  00011d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  00013e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ae  00000000  00000000  00014878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022026  00000000  00000000  00015026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cc7a  00000000  00000000  0003704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7347  00000000  00000000  00043cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010b00d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002fbc  00000000  00000000  0010b050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0010e00c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004480 	.word	0x08004480

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004480 	.word	0x08004480

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SX1276_SPIRead>:
 */

#include "SX1276.h"
#include <string.h>

uint8_t SX1276_SPIRead(SX1276_t *module, uint8_t addr) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1276_hw_SPICommand(module->hw, addr);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	78fa      	ldrb	r2, [r7, #3]
 80005be:	4611      	mov	r1, r2
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 fac9 	bl	8000b58 <SX1276_hw_SPICommand>
	tmp = SX1276_hw_SPIReadByte(module->hw);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 fae4 	bl	8000b98 <SX1276_hw_SPIReadByte>
 80005d0:	4603      	mov	r3, r0
 80005d2:	73fb      	strb	r3, [r7, #15]
	SX1276_hw_SetNSS(module->hw, 1);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	2101      	movs	r1, #1
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 fa81 	bl	8000ae2 <SX1276_hw_SetNSS>
	return tmp;
 80005e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <SX1276_SPIWrite>:

void SX1276_SPIWrite(SX1276_t *module, uint8_t addr, uint8_t cmd) {
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b082      	sub	sp, #8
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	460b      	mov	r3, r1
 80005f4:	70fb      	strb	r3, [r7, #3]
 80005f6:	4613      	mov	r3, r2
 80005f8:	70bb      	strb	r3, [r7, #2]
	SX1276_hw_SetNSS(module->hw, 0);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f000 fa6e 	bl	8000ae2 <SX1276_hw_SetNSS>
	SX1276_hw_SPICommand(module->hw, addr | 0x80);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	78fb      	ldrb	r3, [r7, #3]
 800060c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000610:	b2db      	uxtb	r3, r3
 8000612:	4619      	mov	r1, r3
 8000614:	4610      	mov	r0, r2
 8000616:	f000 fa9f 	bl	8000b58 <SX1276_hw_SPICommand>
	SX1276_hw_SPICommand(module->hw, cmd);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	78ba      	ldrb	r2, [r7, #2]
 8000620:	4611      	mov	r1, r2
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fa98 	bl	8000b58 <SX1276_hw_SPICommand>
	SX1276_hw_SetNSS(module->hw, 1);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2101      	movs	r1, #1
 800062e:	4618      	mov	r0, r3
 8000630:	f000 fa57 	bl	8000ae2 <SX1276_hw_SetNSS>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <SX1276_SPIBurstWrite>:
		SX1276_hw_SetNSS(module->hw, 1);
	}
}

void SX1276_SPIBurstWrite(SX1276_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	607a      	str	r2, [r7, #4]
 8000646:	461a      	mov	r2, r3
 8000648:	460b      	mov	r3, r1
 800064a:	72fb      	strb	r3, [r7, #11]
 800064c:	4613      	mov	r3, r2
 800064e:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000650:	7abb      	ldrb	r3, [r7, #10]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d929      	bls.n	80006aa <SX1276_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2100      	movs	r1, #0
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fa40 	bl	8000ae2 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr | 0x80);
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	7afb      	ldrb	r3, [r7, #11]
 8000668:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800066c:	b2db      	uxtb	r3, r3
 800066e:	4619      	mov	r1, r3
 8000670:	4610      	mov	r0, r2
 8000672:	f000 fa71 	bl	8000b58 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000676:	2300      	movs	r3, #0
 8000678:	75fb      	strb	r3, [r7, #23]
 800067a:	e00b      	b.n	8000694 <SX1276_SPIBurstWrite+0x58>
			SX1276_hw_SPICommand(module->hw, *(txBuf + i));
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	6818      	ldr	r0, [r3, #0]
 8000680:	7dfb      	ldrb	r3, [r7, #23]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	4413      	add	r3, r2
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4619      	mov	r1, r3
 800068a:	f000 fa65 	bl	8000b58 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800068e:	7dfb      	ldrb	r3, [r7, #23]
 8000690:	3301      	adds	r3, #1
 8000692:	75fb      	strb	r3, [r7, #23]
 8000694:	7dfa      	ldrb	r2, [r7, #23]
 8000696:	7abb      	ldrb	r3, [r7, #10]
 8000698:	429a      	cmp	r2, r3
 800069a:	d3ef      	bcc.n	800067c <SX1276_SPIBurstWrite+0x40>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2101      	movs	r1, #1
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fa1d 	bl	8000ae2 <SX1276_hw_SetNSS>
 80006a8:	e000      	b.n	80006ac <SX1276_SPIBurstWrite+0x70>
		return;
 80006aa:	bf00      	nop
	}
}
 80006ac:	3718      	adds	r7, #24
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <SX1276_config>:

void SX1276_config(SX1276_t *module) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	SX1276_sleep(module); //Change modem mode Must in Sleep mode
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f000 f90d 	bl	80008dc <SX1276_sleep>
	SX1276_hw_DelayMs(15);
 80006c2:	200f      	movs	r0, #15
 80006c4:	f000 fa8e 	bl	8000be4 <SX1276_hw_DelayMs>

	SX1276_entryLoRa(module);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f000 f917 	bl	80008fc <SX1276_entryLoRa>
	//SX1276_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	f04f 0100 	mov.w	r1, #0
 80006dc:	04d9      	lsls	r1, r3, #19
 80006de:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80006e2:	04d0      	lsls	r0, r2, #19
 80006e4:	4a6f      	ldr	r2, [pc, #444]	@ (80008a4 <SX1276_config+0x1f0>)
 80006e6:	f04f 0300 	mov.w	r3, #0
 80006ea:	f7ff fdc9 	bl	8000280 <__aeabi_uldivmod>
 80006ee:	4602      	mov	r2, r0
 80006f0:	460b      	mov	r3, r1
 80006f2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 80006f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80006fa:	f04f 0200 	mov.w	r2, #0
 80006fe:	f04f 0300 	mov.w	r3, #0
 8000702:	0c02      	lsrs	r2, r0, #16
 8000704:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000708:	0c0b      	lsrs	r3, r1, #16
 800070a:	b2d3      	uxtb	r3, r2
 800070c:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800070e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000712:	f04f 0200 	mov.w	r2, #0
 8000716:	f04f 0300 	mov.w	r3, #0
 800071a:	0a02      	lsrs	r2, r0, #8
 800071c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000720:	0a0b      	lsrs	r3, r1, #8
 8000722:	b2d3      	uxtb	r3, r2
 8000724:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000726:	7c3b      	ldrb	r3, [r7, #16]
 8000728:	73bb      	strb	r3, [r7, #14]
	SX1276_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting frequency parameter
 800072a:	f107 020c 	add.w	r2, r7, #12
 800072e:	2303      	movs	r3, #3
 8000730:	2106      	movs	r1, #6
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ff82 	bl	800063c <SX1276_SPIBurstWrite>

	SX1276_SPIWrite(module, RegSyncWord, 0x34);
 8000738:	2234      	movs	r2, #52	@ 0x34
 800073a:	2139      	movs	r1, #57	@ 0x39
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff54 	bl	80005ea <SX1276_SPIWrite>

	//setting base parameter
	SX1276_SPIWrite(module, LR_RegPaConfig, SX1276_Power[module->power]); //Setting output power parameter
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	7c1b      	ldrb	r3, [r3, #16]
 8000746:	461a      	mov	r2, r3
 8000748:	4b57      	ldr	r3, [pc, #348]	@ (80008a8 <SX1276_config+0x1f4>)
 800074a:	5c9b      	ldrb	r3, [r3, r2]
 800074c:	461a      	mov	r2, r3
 800074e:	2109      	movs	r1, #9
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff ff4a 	bl	80005ea <SX1276_SPIWrite>

	SX1276_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000756:	220b      	movs	r2, #11
 8000758:	210b      	movs	r1, #11
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f7ff ff45 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000760:	2223      	movs	r2, #35	@ 0x23
 8000762:	210c      	movs	r1, #12
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff40 	bl	80005ea <SX1276_SPIWrite>
	if (SX1276_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	7c5b      	ldrb	r3, [r3, #17]
 800076e:	461a      	mov	r2, r3
 8000770:	4b4e      	ldr	r3, [pc, #312]	@ (80008ac <SX1276_config+0x1f8>)
 8000772:	5c9b      	ldrb	r3, [r3, r2]
 8000774:	2b06      	cmp	r3, #6
 8000776:	d147      	bne.n	8000808 <SX1276_config+0x154>
		uint8_t tmp;
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	7c9b      	ldrb	r3, [r3, #18]
 800077c:	461a      	mov	r2, r3
 800077e:	4b4c      	ldr	r3, [pc, #304]	@ (80008b0 <SX1276_config+0x1fc>)
 8000780:	5c9b      	ldrb	r3, [r3, r2]
 8000782:	011b      	lsls	r3, r3, #4
 8000784:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	7cdb      	ldrb	r3, [r3, #19]
 800078a:	4619      	mov	r1, r3
 800078c:	4b49      	ldr	r3, [pc, #292]	@ (80008b4 <SX1276_config+0x200>)
 800078e:	5c5b      	ldrb	r3, [r3, r1]
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	b2db      	uxtb	r3, r3
 8000794:	4413      	add	r3, r2
 8000796:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000798:	3301      	adds	r3, #1
 800079a:	b2db      	uxtb	r3, r3
 800079c:	461a      	mov	r2, r3
 800079e:	211d      	movs	r1, #29
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f7ff ff22 	bl	80005ea <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	7c5b      	ldrb	r3, [r3, #17]
 80007aa:	461a      	mov	r2, r3
 80007ac:	4b3f      	ldr	r3, [pc, #252]	@ (80008ac <SX1276_config+0x1f8>)
 80007ae:	5c9b      	ldrb	r3, [r3, r2]
 80007b0:	011b      	lsls	r3, r3, #4
 80007b2:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	7d1b      	ldrb	r3, [r3, #20]
 80007b8:	4619      	mov	r1, r3
 80007ba:	4b3f      	ldr	r3, [pc, #252]	@ (80008b8 <SX1276_config+0x204>)
 80007bc:	5c5b      	ldrb	r3, [r3, r1]
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	4413      	add	r3, r2
 80007c4:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80007c6:	3303      	adds	r3, #3
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	211e      	movs	r1, #30
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f7ff ff0b 	bl	80005ea <SX1276_SPIWrite>

		tmp = SX1276_SPIRead(module, 0x31);
 80007d4:	2131      	movs	r1, #49	@ 0x31
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff fee8 	bl	80005ac <SX1276_SPIRead>
 80007dc:	4603      	mov	r3, r0
 80007de:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	f023 0307 	bic.w	r3, r3, #7
 80007e6:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
 80007ea:	f043 0305 	orr.w	r3, r3, #5
 80007ee:	73fb      	strb	r3, [r7, #15]
		SX1276_SPIWrite(module, 0x31, tmp);
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	461a      	mov	r2, r3
 80007f4:	2131      	movs	r1, #49	@ 0x31
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff fef7 	bl	80005ea <SX1276_SPIWrite>
		SX1276_SPIWrite(module, 0x37, 0x0C);
 80007fc:	220c      	movs	r2, #12
 80007fe:	2137      	movs	r1, #55	@ 0x37
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff fef2 	bl	80005ea <SX1276_SPIWrite>
 8000806:	e029      	b.n	800085c <SX1276_config+0x1a8>
	} else {
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	7c9b      	ldrb	r3, [r3, #18]
 800080c:	461a      	mov	r2, r3
 800080e:	4b28      	ldr	r3, [pc, #160]	@ (80008b0 <SX1276_config+0x1fc>)
 8000810:	5c9b      	ldrb	r3, [r3, r2]
 8000812:	011b      	lsls	r3, r3, #4
 8000814:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	7cdb      	ldrb	r3, [r3, #19]
 800081a:	4619      	mov	r1, r3
 800081c:	4b25      	ldr	r3, [pc, #148]	@ (80008b4 <SX1276_config+0x200>)
 800081e:	5c5b      	ldrb	r3, [r3, r1]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000824:	4413      	add	r3, r2
 8000826:	b2db      	uxtb	r3, r3
 8000828:	461a      	mov	r2, r3
 800082a:	211d      	movs	r1, #29
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff fedc 	bl	80005ea <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	7c5b      	ldrb	r3, [r3, #17]
 8000836:	461a      	mov	r2, r3
 8000838:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <SX1276_config+0x1f8>)
 800083a:	5c9b      	ldrb	r3, [r3, r2]
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor & LNA gain set by the internal AGC loop
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	7d1b      	ldrb	r3, [r3, #20]
 8000844:	4619      	mov	r1, r3
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <SX1276_config+0x204>)
 8000848:	5c5b      	ldrb	r3, [r3, r1]
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 800084e:	4413      	add	r3, r2
 8000850:	b2db      	uxtb	r3, r3
 8000852:	461a      	mov	r2, r3
 8000854:	211e      	movs	r1, #30
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f7ff fec7 	bl	80005ea <SX1276_SPIWrite>
	}

	SX1276_SPIWrite(module, LR_RegModemConfig3, 0x04);
 800085c:	2204      	movs	r2, #4
 800085e:	2126      	movs	r1, #38	@ 0x26
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff fec2 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000866:	2208      	movs	r2, #8
 8000868:	211f      	movs	r1, #31
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f7ff febd 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000870:	2200      	movs	r2, #0
 8000872:	2120      	movs	r1, #32
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f7ff feb8 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 800087a:	2208      	movs	r2, #8
 800087c:	2121      	movs	r1, #33	@ 0x21
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	f7ff feb3 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000884:	2201      	movs	r2, #1
 8000886:	2141      	movs	r1, #65	@ 0x41
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff feae 	bl	80005ea <SX1276_SPIWrite>
	module->readBytes = 0;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	SX1276_standby(module); //Entry standby mode
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f000 f810 	bl	80008bc <SX1276_standby>
}
 800089c:	bf00      	nop
 800089e:	3718      	adds	r7, #24
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	01e84800 	.word	0x01e84800
 80008a8:	080047d4 	.word	0x080047d4
 80008ac:	080047d8 	.word	0x080047d8
 80008b0:	080047e0 	.word	0x080047e0
 80008b4:	080047ec 	.word	0x080047ec
 80008b8:	080047f0 	.word	0x080047f0

080008bc <SX1276_standby>:

void SX1276_standby(SX1276_t *module) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
 80008c4:	2209      	movs	r2, #9
 80008c6:	2101      	movs	r1, #1
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f7ff fe8e 	bl	80005ea <SX1276_SPIWrite>
	module->status = STANDBY;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2201      	movs	r2, #1
 80008d2:	759a      	strb	r2, [r3, #22]
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <SX1276_sleep>:

void SX1276_sleep(SX1276_t *module) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
 80008e4:	2208      	movs	r2, #8
 80008e6:	2101      	movs	r1, #1
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fe7e 	bl	80005ea <SX1276_SPIWrite>
	module->status = SLEEP;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	759a      	strb	r2, [r3, #22]
}
 80008f4:	bf00      	nop
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <SX1276_entryLoRa>:

void SX1276_entryLoRa(SX1276_t *module) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x88);
 8000904:	2288      	movs	r2, #136	@ 0x88
 8000906:	2101      	movs	r1, #1
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f7ff fe6e 	bl	80005ea <SX1276_SPIWrite>
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <SX1276_clearLoRaIrq>:

void SX1276_clearLoRaIrq(SX1276_t *module) {
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800091e:	22ff      	movs	r2, #255	@ 0xff
 8000920:	2112      	movs	r1, #18
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff fe61 	bl	80005ea <SX1276_SPIWrite>
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <SX1276_LoRaEntryTx>:
		SX1276_clearLoRaIrq(module);
	}
	return module->readBytes;
}

int SX1276_LoRaEntryTx(SX1276_t *module, uint8_t length, uint32_t timeout) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	460b      	mov	r3, r1
 800093a:	607a      	str	r2, [r7, #4]
 800093c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	7afa      	ldrb	r2, [r7, #11]
 8000942:	755a      	strb	r2, [r3, #21]

	SX1276_config(module); //setting base parameter
 8000944:	68f8      	ldr	r0, [r7, #12]
 8000946:	f7ff feb5 	bl	80006b4 <SX1276_config>
	SX1276_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 800094a:	2287      	movs	r2, #135	@ 0x87
 800094c:	214d      	movs	r1, #77	@ 0x4d
 800094e:	68f8      	ldr	r0, [r7, #12]
 8000950:	f7ff fe4b 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000954:	2200      	movs	r2, #0
 8000956:	2124      	movs	r1, #36	@ 0x24
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f7ff fe46 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 800095e:	2241      	movs	r2, #65	@ 0x41
 8000960:	2140      	movs	r1, #64	@ 0x40
 8000962:	68f8      	ldr	r0, [r7, #12]
 8000964:	f7ff fe41 	bl	80005ea <SX1276_SPIWrite>
	SX1276_clearLoRaIrq(module);
 8000968:	68f8      	ldr	r0, [r7, #12]
 800096a:	f7ff ffd4 	bl	8000916 <SX1276_clearLoRaIrq>
	SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 800096e:	22f7      	movs	r2, #247	@ 0xf7
 8000970:	2111      	movs	r1, #17
 8000972:	68f8      	ldr	r0, [r7, #12]
 8000974:	f7ff fe39 	bl	80005ea <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8000978:	7afb      	ldrb	r3, [r7, #11]
 800097a:	461a      	mov	r2, r3
 800097c:	2122      	movs	r1, #34	@ 0x22
 800097e:	68f8      	ldr	r0, [r7, #12]
 8000980:	f7ff fe33 	bl	80005ea <SX1276_SPIWrite>
	addr = SX1276_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8000984:	210e      	movs	r1, #14
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f7ff fe10 	bl	80005ac <SX1276_SPIRead>
 800098c:	4603      	mov	r3, r0
 800098e:	75fb      	strb	r3, [r7, #23]
	SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8000990:	7dfb      	ldrb	r3, [r7, #23]
 8000992:	461a      	mov	r2, r3
 8000994:	210d      	movs	r1, #13
 8000996:	68f8      	ldr	r0, [r7, #12]
 8000998:	f7ff fe27 	bl	80005ea <SX1276_SPIWrite>

	while (1) {
		temp = SX1276_SPIRead(module, LR_RegPayloadLength);
 800099c:	2122      	movs	r1, #34	@ 0x22
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f7ff fe04 	bl	80005ac <SX1276_SPIRead>
 80009a4:	4603      	mov	r3, r0
 80009a6:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 80009a8:	7dba      	ldrb	r2, [r7, #22]
 80009aa:	7afb      	ldrb	r3, [r7, #11]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d104      	bne.n	80009ba <SX1276_LoRaEntryTx+0x8a>
			module->status = TX;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	2202      	movs	r2, #2
 80009b4:	759a      	strb	r2, [r3, #22]
			return 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	e00e      	b.n	80009d8 <SX1276_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	3b01      	subs	r3, #1
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d1ea      	bne.n	800099c <SX1276_LoRaEntryTx+0x6c>
			SX1276_hw_Reset(module->hw);
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 f8a0 	bl	8000b10 <SX1276_hw_Reset>
			SX1276_config(module);
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	f7ff fe6f 	bl	80006b4 <SX1276_config>
			return 0;
 80009d6:	2300      	movs	r3, #0
		}
	}
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <SX1276_LoRaTxPacket>:

int SX1276_LoRaTxPacket(SX1276_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	4613      	mov	r3, r2
 80009ee:	71fb      	strb	r3, [r7, #7]
	SX1276_SPIBurstWrite(module, 0x00, txBuffer, length);
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	68ba      	ldr	r2, [r7, #8]
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f7ff fe20 	bl	800063c <SX1276_SPIBurstWrite>
	SX1276_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 80009fc:	228b      	movs	r2, #139	@ 0x8b
 80009fe:	2101      	movs	r1, #1
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f7ff fdf2 	bl	80005ea <SX1276_SPIWrite>
	while (1) {
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 f8f5 	bl	8000bfa <SX1276_hw_GetDIO0>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d00b      	beq.n	8000a2e <SX1276_LoRaTxPacket+0x4e>
			SX1276_SPIRead(module, LR_RegIrqFlags);
 8000a16:	2112      	movs	r1, #18
 8000a18:	68f8      	ldr	r0, [r7, #12]
 8000a1a:	f7ff fdc7 	bl	80005ac <SX1276_SPIRead>
			SX1276_clearLoRaIrq(module); //Clear irq
 8000a1e:	68f8      	ldr	r0, [r7, #12]
 8000a20:	f7ff ff79 	bl	8000916 <SX1276_clearLoRaIrq>
			SX1276_standby(module); //Entry Standby mode
 8000a24:	68f8      	ldr	r0, [r7, #12]
 8000a26:	f7ff ff49 	bl	80008bc <SX1276_standby>
			return 1;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e013      	b.n	8000a56 <SX1276_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	3b01      	subs	r3, #1
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d109      	bne.n	8000a4e <SX1276_LoRaTxPacket+0x6e>
			SX1276_hw_Reset(module->hw);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 f866 	bl	8000b10 <SX1276_hw_Reset>
			SX1276_config(module);
 8000a44:	68f8      	ldr	r0, [r7, #12]
 8000a46:	f7ff fe35 	bl	80006b4 <SX1276_config>
			return 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	e003      	b.n	8000a56 <SX1276_LoRaTxPacket+0x76>
		}
		SX1276_hw_DelayMs(1);
 8000a4e:	2001      	movs	r0, #1
 8000a50:	f000 f8c8 	bl	8000be4 <SX1276_hw_DelayMs>
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a54:	e7d7      	b.n	8000a06 <SX1276_LoRaTxPacket+0x26>
	}
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <SX1276_init>:

void SX1276_init(SX1276_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b084      	sub	sp, #16
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	60f8      	str	r0, [r7, #12]
 8000a66:	e9c7 2300 	strd	r2, r3, [r7]
	SX1276_hw_init(module->hw);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f822 	bl	8000ab8 <SX1276_hw_init>
	module->frequency = frequency;
 8000a74:	68f9      	ldr	r1, [r7, #12]
 8000a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	7e3a      	ldrb	r2, [r7, #24]
 8000a82:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	7f3a      	ldrb	r2, [r7, #28]
 8000a88:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000a90:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000a98:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000aa0:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000aa8:	755a      	strb	r2, [r3, #21]
	SX1276_config(module);
 8000aaa:	68f8      	ldr	r0, [r7, #12]
 8000aac:	f7ff fe02 	bl	80006b4 <SX1276_config>
}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <SX1276_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1276_hw_init(SX1276_hw_t *hw) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f000 f80d 	bl	8000ae2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6858      	ldr	r0, [r3, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f001 f81f 	bl	8001b18 <HAL_GPIO_WritePin>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <SX1276_hw_SetNSS>:

__weak void SX1276_hw_SetNSS(SX1276_hw_t *hw, int value) {
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
 8000aea:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6958      	ldr	r0, [r3, #20]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	b299      	uxth	r1, r3
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	bf0c      	ite	eq
 8000afc:	2301      	moveq	r3, #1
 8000afe:	2300      	movne	r3, #0
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	f001 f808 	bl	8001b18 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000b08:	bf00      	nop
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <SX1276_hw_Reset>:

__weak void SX1276_hw_Reset(SX1276_hw_t *hw) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000b18:	2101      	movs	r1, #1
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f7ff ffe1 	bl	8000ae2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6858      	ldr	r0, [r3, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f000 fff3 	bl	8001b18 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(1);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f000 f856 	bl	8000be4 <SX1276_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6858      	ldr	r0, [r3, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	2201      	movs	r2, #1
 8000b44:	4619      	mov	r1, r3
 8000b46:	f000 ffe7 	bl	8001b18 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(100);
 8000b4a:	2064      	movs	r0, #100	@ 0x64
 8000b4c:	f000 f84a 	bl	8000be4 <SX1276_hw_DelayMs>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <SX1276_hw_SPICommand>:

__weak void SX1276_hw_SPICommand(SX1276_hw_t *hw, uint8_t cmd) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	70fb      	strb	r3, [r7, #3]
	SX1276_hw_SetNSS(hw, 0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ffbb 	bl	8000ae2 <SX1276_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6998      	ldr	r0, [r3, #24]
 8000b70:	1cf9      	adds	r1, r7, #3
 8000b72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b76:	2201      	movs	r2, #1
 8000b78:	f001 fd09 	bl	800258e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000b7c:	bf00      	nop
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	699b      	ldr	r3, [r3, #24]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 fff0 	bl	8002b68 <HAL_SPI_GetState>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d1f7      	bne.n	8000b7e <SX1276_hw_SPICommand+0x26>
		;
}
 8000b8e:	bf00      	nop
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <SX1276_hw_SPIReadByte>:

__weak uint8_t SX1276_hw_SPIReadByte(SX1276_hw_t *hw) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af02      	add	r7, sp, #8
 8000b9e:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73bb      	strb	r3, [r7, #14]

	SX1276_hw_SetNSS(hw, 0);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ff99 	bl	8000ae2 <SX1276_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6998      	ldr	r0, [r3, #24]
 8000bb4:	f107 020e 	add.w	r2, r7, #14
 8000bb8:	f107 010f 	add.w	r1, r7, #15
 8000bbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc0:	9300      	str	r3, [sp, #0]
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	f001 fe27 	bl	8002816 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000bc8:	bf00      	nop
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f001 ffca 	bl	8002b68 <HAL_SPI_GetState>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d1f7      	bne.n	8000bca <SX1276_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000bda:	7bbb      	ldrb	r3, [r7, #14]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <SX1276_hw_DelayMs>:

__weak void SX1276_hw_DelayMs(uint32_t msec) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f000 fcd5 	bl	800159c <HAL_Delay>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <SX1276_hw_GetDIO0>:

__weak int SX1276_hw_GetDIO0(SX1276_hw_t *hw) {
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	68da      	ldr	r2, [r3, #12]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4610      	mov	r0, r2
 8000c10:	f000 ff6a 	bl	8001ae8 <HAL_GPIO_ReadPin>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	bf0c      	ite	eq
 8000c1a:	2301      	moveq	r3, #1
 8000c1c:	2300      	movne	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2e:	f107 030c 	add.w	r3, r7, #12
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	4b38      	ldr	r3, [pc, #224]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a37      	ldr	r2, [pc, #220]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0304 	and.w	r3, r3, #4
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	4b31      	ldr	r3, [pc, #196]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a30      	ldr	r2, [pc, #192]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	603b      	str	r3, [r7, #0]
 8000c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a29      	ldr	r2, [pc, #164]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c86:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <MX_GPIO_Init+0xfc>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2110      	movs	r1, #16
 8000c96:	4824      	ldr	r0, [pc, #144]	@ (8000d28 <MX_GPIO_Init+0x100>)
 8000c98:	f000 ff3e 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	4821      	ldr	r0, [pc, #132]	@ (8000d28 <MX_GPIO_Init+0x100>)
 8000ca2:	f000 ff39 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2102      	movs	r1, #2
 8000caa:	4820      	ldr	r0, [pc, #128]	@ (8000d2c <MX_GPIO_Init+0x104>)
 8000cac:	f000 ff34 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000cb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	481a      	ldr	r0, [pc, #104]	@ (8000d30 <MX_GPIO_Init+0x108>)
 8000cc6:	f000 fd73 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|LED_Pin;
 8000cca:	2330      	movs	r3, #48	@ 0x30
 8000ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	f107 030c 	add.w	r3, r7, #12
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4811      	ldr	r0, [pc, #68]	@ (8000d28 <MX_GPIO_Init+0x100>)
 8000ce2:	f000 fd65 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <MX_GPIO_Init+0x104>)
 8000cfa:	f000 fd59 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 030c 	add.w	r3, r7, #12
 8000d12:	4619      	mov	r1, r3
 8000d14:	4805      	ldr	r0, [pc, #20]	@ (8000d2c <MX_GPIO_Init+0x104>)
 8000d16:	f000 fd4b 	bl	80017b0 <HAL_GPIO_Init>

}
 8000d1a:	bf00      	nop
 8000d1c:	3720      	adds	r7, #32
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40020000 	.word	0x40020000
 8000d2c:	40020400 	.word	0x40020400
 8000d30:	40020800 	.word	0x40020800

08000d34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d013      	beq.n	8000d74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000d54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00b      	beq.n	8000d74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d5c:	e000      	b.n	8000d60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f9      	beq.n	8000d5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d6a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d74:	687b      	ldr	r3, [r7, #4]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <_write>:
void SystemClock_Config(void);

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */

int _write(int file, char *ptr, int len) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
	int i;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 50);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	2332      	movs	r3, #50	@ 0x32
 8000d96:	68b9      	ldr	r1, [r7, #8]
 8000d98:	480c      	ldr	r0, [pc, #48]	@ (8000dcc <_write+0x48>)
 8000d9a:	f002 f829 	bl	8002df0 <HAL_UART_Transmit>
	for (i = 0; i < len; i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
 8000da2:	e009      	b.n	8000db8 <_write+0x34>
		ITM_SendChar(*ptr++);
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	1c5a      	adds	r2, r3, #1
 8000da8:	60ba      	str	r2, [r7, #8]
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff ffc1 	bl	8000d34 <ITM_SendChar>
	for (i = 0; i < len; i++) {
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	3301      	adds	r3, #1
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	697a      	ldr	r2, [r7, #20]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	dbf1      	blt.n	8000da4 <_write+0x20>
	}
	return len;
 8000dc0:	687b      	ldr	r3, [r7, #4]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000041c 	.word	0x2000041c

08000dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b088      	sub	sp, #32
 8000dd4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd6:	f000 fb6f 	bl	80014b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dda:	f000 f929 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dde:	f7ff ff23 	bl	8000c28 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000de2:	f000 f987 	bl	80010f4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000de6:	f000 fb13 	bl	8001410 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Affichage de la configuration Master
  printf("==== Configuration LoRa - MODE MASTER ====\r\n");
 8000dea:	4871      	ldr	r0, [pc, #452]	@ (8000fb0 <main+0x1e0>)
 8000dec:	f002 fce6 	bl	80037bc <puts>
  printf("Device ID: %s\r\n", DEVICE_ID);
 8000df0:	4970      	ldr	r1, [pc, #448]	@ (8000fb4 <main+0x1e4>)
 8000df2:	4871      	ldr	r0, [pc, #452]	@ (8000fb8 <main+0x1e8>)
 8000df4:	f002 fc7a 	bl	80036ec <iprintf>
  printf("Mode: Master (Transmitter)\r\n");
 8000df8:	4870      	ldr	r0, [pc, #448]	@ (8000fbc <main+0x1ec>)
 8000dfa:	f002 fcdf 	bl	80037bc <puts>
  printf("Role: Sending 'hello' message periodically\r\n");
 8000dfe:	4870      	ldr	r0, [pc, #448]	@ (8000fc0 <main+0x1f0>)
 8000e00:	f002 fcdc 	bl	80037bc <puts>
  printf("Message: hello\r\n");
 8000e04:	486f      	ldr	r0, [pc, #444]	@ (8000fc4 <main+0x1f4>)
 8000e06:	f002 fcd9 	bl	80037bc <puts>
  printf("Transmission interval: 3 seconds\r\n");
 8000e0a:	486f      	ldr	r0, [pc, #444]	@ (8000fc8 <main+0x1f8>)
 8000e0c:	f002 fcd6 	bl	80037bc <puts>
  printf("=========================================\r\n");
 8000e10:	486e      	ldr	r0, [pc, #440]	@ (8000fcc <main+0x1fc>)
 8000e12:	f002 fcd3 	bl	80037bc <puts>

  // LED allume pour indiquer le mode Master
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	2120      	movs	r1, #32
 8000e1a:	486d      	ldr	r0, [pc, #436]	@ (8000fd0 <main+0x200>)
 8000e1c:	f000 fe7c 	bl	8001b18 <HAL_GPIO_WritePin>

  // Initialisation du module LoRa SX1276
  SX1276_hw.dio0.port = DIO0_GPIO_Port;
 8000e20:	4b6c      	ldr	r3, [pc, #432]	@ (8000fd4 <main+0x204>)
 8000e22:	4a6d      	ldr	r2, [pc, #436]	@ (8000fd8 <main+0x208>)
 8000e24:	60da      	str	r2, [r3, #12]
  SX1276_hw.dio0.pin = DIO0_Pin;
 8000e26:	4b6b      	ldr	r3, [pc, #428]	@ (8000fd4 <main+0x204>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	609a      	str	r2, [r3, #8]
  SX1276_hw.nss.port = NSS_GPIO_Port;
 8000e2c:	4b69      	ldr	r3, [pc, #420]	@ (8000fd4 <main+0x204>)
 8000e2e:	4a68      	ldr	r2, [pc, #416]	@ (8000fd0 <main+0x200>)
 8000e30:	615a      	str	r2, [r3, #20]
  SX1276_hw.nss.pin = NSS_Pin;
 8000e32:	4b68      	ldr	r3, [pc, #416]	@ (8000fd4 <main+0x204>)
 8000e34:	2210      	movs	r2, #16
 8000e36:	611a      	str	r2, [r3, #16]
  SX1276_hw.reset.port = RESET_GPIO_Port;
 8000e38:	4b66      	ldr	r3, [pc, #408]	@ (8000fd4 <main+0x204>)
 8000e3a:	4a67      	ldr	r2, [pc, #412]	@ (8000fd8 <main+0x208>)
 8000e3c:	605a      	str	r2, [r3, #4]
  SX1276_hw.reset.pin = RESET_Pin;
 8000e3e:	4b65      	ldr	r3, [pc, #404]	@ (8000fd4 <main+0x204>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	601a      	str	r2, [r3, #0]
  SX1276_hw.spi = &hspi2;
 8000e44:	4b63      	ldr	r3, [pc, #396]	@ (8000fd4 <main+0x204>)
 8000e46:	4a65      	ldr	r2, [pc, #404]	@ (8000fdc <main+0x20c>)
 8000e48:	619a      	str	r2, [r3, #24]

  SX1276.hw = &SX1276_hw;
 8000e4a:	4b65      	ldr	r3, [pc, #404]	@ (8000fe0 <main+0x210>)
 8000e4c:	4a61      	ldr	r2, [pc, #388]	@ (8000fd4 <main+0x204>)
 8000e4e:	601a      	str	r2, [r3, #0]

  printf("Configuring LoRa module...\r\n");
 8000e50:	4864      	ldr	r0, [pc, #400]	@ (8000fe4 <main+0x214>)
 8000e52:	f002 fcb3 	bl	80037bc <puts>
  SX1276_init(&SX1276, 868000000, SX1276_POWER_17DBM, SX1276_LORA_SF_7,
 8000e56:	230a      	movs	r3, #10
 8000e58:	9305      	str	r3, [sp, #20]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	9304      	str	r3, [sp, #16]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	9303      	str	r3, [sp, #12]
 8000e62:	2307      	movs	r3, #7
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2301      	movs	r3, #1
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	a34e      	add	r3, pc, #312	@ (adr r3, 8000fa8 <main+0x1d8>)
 8000e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e74:	485a      	ldr	r0, [pc, #360]	@ (8000fe0 <main+0x210>)
 8000e76:	f7ff fdf2 	bl	8000a5e <SX1276_init>
  SX1276_LORA_BW_125KHZ, SX1276_LORA_CR_4_5, SX1276_LORA_CRC_EN, 10);
  printf("LoRa Module configured successfully\r\n");
 8000e7a:	485b      	ldr	r0, [pc, #364]	@ (8000fe8 <main+0x218>)
 8000e7c:	f002 fc9e 	bl	80037bc <puts>

  // Initialisation en mode transmission (Master)
  printf("Initializing Master mode (TX)...\r\n");
 8000e80:	485a      	ldr	r0, [pc, #360]	@ (8000fec <main+0x21c>)
 8000e82:	f002 fc9b 	bl	80037bc <puts>
  ret = SX1276_LoRaEntryTx(&SX1276, 5, 2000); // 5 = longueur de "hello"
 8000e86:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000e8a:	2105      	movs	r1, #5
 8000e8c:	4854      	ldr	r0, [pc, #336]	@ (8000fe0 <main+0x210>)
 8000e8e:	f7ff fd4f 	bl	8000930 <SX1276_LoRaEntryTx>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a56      	ldr	r2, [pc, #344]	@ (8000ff0 <main+0x220>)
 8000e96:	6013      	str	r3, [r2, #0]
  printf("Master initialization result: %d\r\n", ret);
 8000e98:	4b55      	ldr	r3, [pc, #340]	@ (8000ff0 <main+0x220>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4855      	ldr	r0, [pc, #340]	@ (8000ff4 <main+0x224>)
 8000ea0:	f002 fc24 	bl	80036ec <iprintf>

  if (ret == 1) {
 8000ea4:	4b52      	ldr	r3, [pc, #328]	@ (8000ff0 <main+0x220>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d103      	bne.n	8000eb4 <main+0xe4>
    printf(" Master mode ready - Starting transmissions...\r\n");
 8000eac:	4852      	ldr	r0, [pc, #328]	@ (8000ff8 <main+0x228>)
 8000eae:	f002 fc85 	bl	80037bc <puts>
 8000eb2:	e002      	b.n	8000eba <main+0xea>
  } else {
    printf(" Master initialization failed\r\n");
 8000eb4:	4851      	ldr	r0, [pc, #324]	@ (8000ffc <main+0x22c>)
 8000eb6:	f002 fc81 	bl	80037bc <puts>
  }

  printf("Starting transmission loop...\r\n");
 8000eba:	4851      	ldr	r0, [pc, #324]	@ (8001000 <main+0x230>)
 8000ebc:	f002 fc7e 	bl	80037bc <puts>
  printf("======================================\r\n");
 8000ec0:	4850      	ldr	r0, [pc, #320]	@ (8001004 <main+0x234>)
 8000ec2:	f002 fc7b 	bl	80037bc <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // ***** MODE MASTER - TRANSMISSION DE "hello" *****
    transmission_count++;
 8000ec6:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <main+0x238>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4a4e      	ldr	r2, [pc, #312]	@ (8001008 <main+0x238>)
 8000ece:	6013      	str	r3, [r2, #0]
    printf("=== Master Mode - Transmission #%d ===\r\n", transmission_count);
 8000ed0:	4b4d      	ldr	r3, [pc, #308]	@ (8001008 <main+0x238>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	484d      	ldr	r0, [pc, #308]	@ (800100c <main+0x23c>)
 8000ed8:	f002 fc08 	bl	80036ec <iprintf>

    // Prparation du message "hello"
    strcpy(buffer, "hello");
 8000edc:	4b4c      	ldr	r3, [pc, #304]	@ (8001010 <main+0x240>)
 8000ede:	4a4d      	ldr	r2, [pc, #308]	@ (8001014 <main+0x244>)
 8000ee0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ee4:	6018      	str	r0, [r3, #0]
 8000ee6:	3304      	adds	r3, #4
 8000ee8:	8019      	strh	r1, [r3, #0]
    int message_length = strlen(buffer); // = 5
 8000eea:	4849      	ldr	r0, [pc, #292]	@ (8001010 <main+0x240>)
 8000eec:	f7ff f970 	bl	80001d0 <strlen>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	607b      	str	r3, [r7, #4]

    // Configuration pour transmission
    ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000efc:	4619      	mov	r1, r3
 8000efe:	4838      	ldr	r0, [pc, #224]	@ (8000fe0 <main+0x210>)
 8000f00:	f7ff fd16 	bl	8000930 <SX1276_LoRaEntryTx>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4a3a      	ldr	r2, [pc, #232]	@ (8000ff0 <main+0x220>)
 8000f08:	6013      	str	r3, [r2, #0]
    printf("TX Entry result: %d\r\n", ret);
 8000f0a:	4b39      	ldr	r3, [pc, #228]	@ (8000ff0 <main+0x220>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4841      	ldr	r0, [pc, #260]	@ (8001018 <main+0x248>)
 8000f12:	f002 fbeb 	bl	80036ec <iprintf>

    // Envoi du message "hello"
    printf("Sending message: '%s' (%d bytes)\r\n", buffer, message_length);
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	493d      	ldr	r1, [pc, #244]	@ (8001010 <main+0x240>)
 8000f1a:	4840      	ldr	r0, [pc, #256]	@ (800101c <main+0x24c>)
 8000f1c:	f002 fbe6 	bl	80036ec <iprintf>
    ret = SX1276_LoRaTxPacket(&SX1276, (uint8_t*) buffer, message_length, 2000);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f28:	4939      	ldr	r1, [pc, #228]	@ (8001010 <main+0x240>)
 8000f2a:	482d      	ldr	r0, [pc, #180]	@ (8000fe0 <main+0x210>)
 8000f2c:	f7ff fd58 	bl	80009e0 <SX1276_LoRaTxPacket>
 8000f30:	4603      	mov	r3, r0
 8000f32:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff0 <main+0x220>)
 8000f34:	6013      	str	r3, [r2, #0]

    if (ret == 1) {
 8000f36:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff0 <main+0x220>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d120      	bne.n	8000f80 <main+0x1b0>
      printf(" Message 'hello' sent successfully\r\n");
 8000f3e:	4838      	ldr	r0, [pc, #224]	@ (8001020 <main+0x250>)
 8000f40:	f002 fc3c 	bl	80037bc <puts>

      // Clignotement rapide de la LED pour confirmer l'envoi
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2120      	movs	r1, #32
 8000f48:	4821      	ldr	r0, [pc, #132]	@ (8000fd0 <main+0x200>)
 8000f4a:	f000 fde5 	bl	8001b18 <HAL_GPIO_WritePin>
      HAL_Delay(50);
 8000f4e:	2032      	movs	r0, #50	@ 0x32
 8000f50:	f000 fb24 	bl	800159c <HAL_Delay>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	2120      	movs	r1, #32
 8000f58:	481d      	ldr	r0, [pc, #116]	@ (8000fd0 <main+0x200>)
 8000f5a:	f000 fddd 	bl	8001b18 <HAL_GPIO_WritePin>
      HAL_Delay(50);
 8000f5e:	2032      	movs	r0, #50	@ 0x32
 8000f60:	f000 fb1c 	bl	800159c <HAL_Delay>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	2120      	movs	r1, #32
 8000f68:	4819      	ldr	r0, [pc, #100]	@ (8000fd0 <main+0x200>)
 8000f6a:	f000 fdd5 	bl	8001b18 <HAL_GPIO_WritePin>
      HAL_Delay(50);
 8000f6e:	2032      	movs	r0, #50	@ 0x32
 8000f70:	f000 fb14 	bl	800159c <HAL_Delay>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2120      	movs	r1, #32
 8000f78:	4815      	ldr	r0, [pc, #84]	@ (8000fd0 <main+0x200>)
 8000f7a:	f000 fdcd 	bl	8001b18 <HAL_GPIO_WritePin>
 8000f7e:	e005      	b.n	8000f8c <main+0x1bc>

    } else {
      printf(" Transmission failed: %d\r\n", ret);
 8000f80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <main+0x220>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4619      	mov	r1, r3
 8000f86:	4827      	ldr	r0, [pc, #156]	@ (8001024 <main+0x254>)
 8000f88:	f002 fbb0 	bl	80036ec <iprintf>
    }

    printf("Waiting 3 seconds before next transmission...\r\n");
 8000f8c:	4826      	ldr	r0, [pc, #152]	@ (8001028 <main+0x258>)
 8000f8e:	f002 fc15 	bl	80037bc <puts>
    printf("============================================\r\n");
 8000f92:	4826      	ldr	r0, [pc, #152]	@ (800102c <main+0x25c>)
 8000f94:	f002 fc12 	bl	80037bc <puts>

    // Attendre 3 secondes avant la prochaine transmission
    HAL_Delay(3000);
 8000f98:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000f9c:	f000 fafe 	bl	800159c <HAL_Delay>
  {
 8000fa0:	e791      	b.n	8000ec6 <main+0xf6>
 8000fa2:	bf00      	nop
 8000fa4:	f3af 8000 	nop.w
 8000fa8:	33bca100 	.word	0x33bca100
 8000fac:	00000000 	.word	0x00000000
 8000fb0:	08004498 	.word	0x08004498
 8000fb4:	080044c4 	.word	0x080044c4
 8000fb8:	080044d8 	.word	0x080044d8
 8000fbc:	080044e8 	.word	0x080044e8
 8000fc0:	08004504 	.word	0x08004504
 8000fc4:	08004530 	.word	0x08004530
 8000fc8:	08004540 	.word	0x08004540
 8000fcc:	08004564 	.word	0x08004564
 8000fd0:	40020000 	.word	0x40020000
 8000fd4:	20000084 	.word	0x20000084
 8000fd8:	40020400 	.word	0x40020400
 8000fdc:	200003c0 	.word	0x200003c0
 8000fe0:	200000a0 	.word	0x200000a0
 8000fe4:	08004590 	.word	0x08004590
 8000fe8:	080045ac 	.word	0x080045ac
 8000fec:	080045d4 	.word	0x080045d4
 8000ff0:	200001b8 	.word	0x200001b8
 8000ff4:	080045f8 	.word	0x080045f8
 8000ff8:	0800461c 	.word	0x0800461c
 8000ffc:	08004650 	.word	0x08004650
 8001000:	08004674 	.word	0x08004674
 8001004:	08004694 	.word	0x08004694
 8001008:	200003bc 	.word	0x200003bc
 800100c:	080046bc 	.word	0x080046bc
 8001010:	200001bc 	.word	0x200001bc
 8001014:	080046e8 	.word	0x080046e8
 8001018:	080046f0 	.word	0x080046f0
 800101c:	08004708 	.word	0x08004708
 8001020:	0800472c 	.word	0x0800472c
 8001024:	08004754 	.word	0x08004754
 8001028:	08004774 	.word	0x08004774
 800102c:	080047a4 	.word	0x080047a4

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b094      	sub	sp, #80	@ 0x50
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0320 	add.w	r3, r7, #32
 800103a:	2230      	movs	r2, #48	@ 0x30
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f002 fc9c 	bl	800397c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <SystemClock_Config+0xb0>)
 800105a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105c:	4a20      	ldr	r2, [pc, #128]	@ (80010e0 <SystemClock_Config+0xb0>)
 800105e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001062:	6413      	str	r3, [r2, #64]	@ 0x40
 8001064:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <SystemClock_Config+0xb0>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <SystemClock_Config+0xb4>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a1a      	ldr	r2, [pc, #104]	@ (80010e4 <SystemClock_Config+0xb4>)
 800107a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800107e:	6013      	str	r3, [r2, #0]
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <SystemClock_Config+0xb4>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitStruct structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800108c:	2301      	movs	r3, #1
 800108e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001090:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001096:	2300      	movs	r3, #0
 8001098:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f107 0320 	add.w	r3, r7, #32
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fd54 	bl	8001b4c <HAL_RCC_OscConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80010aa:	f000 f81d 	bl	80010e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ae:	230f      	movs	r3, #15
 80010b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80010b2:	2301      	movs	r3, #1
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	2100      	movs	r1, #0
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 ffb7 	bl	800203c <HAL_RCC_ClockConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80010d4:	f000 f808 	bl	80010e8 <Error_Handler>
  }
}
 80010d8:	bf00      	nop
 80010da:	3750      	adds	r7, #80	@ 0x50
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <Error_Handler>:

void Error_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ec:	b672      	cpsid	i
}
 80010ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <Error_Handler+0x8>

080010f4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 80010f8:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <MX_SPI2_Init+0x64>)
 80010fa:	4a18      	ldr	r2, [pc, #96]	@ (800115c <MX_SPI2_Init+0x68>)
 80010fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010fe:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001100:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001104:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001106:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800110c:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <MX_SPI2_Init+0x64>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_SPI2_Init+0x64>)
 800111a:	2200      	movs	r2, #0
 800111c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800111e:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001120:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001124:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001128:	2218      	movs	r2, #24
 800112a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <MX_SPI2_Init+0x64>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001134:	2200      	movs	r2, #0
 8001136:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001138:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <MX_SPI2_Init+0x64>)
 800113a:	2200      	movs	r2, #0
 800113c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001140:	2207      	movs	r2, #7
 8001142:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001144:	4804      	ldr	r0, [pc, #16]	@ (8001158 <MX_SPI2_Init+0x64>)
 8001146:	f001 f999 	bl	800247c <HAL_SPI_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001150:	f7ff ffca 	bl	80010e8 <Error_Handler>
  }
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200003c0 	.word	0x200003c0
 800115c:	40003800 	.word	0x40003800

08001160 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	4b10      	ldr	r3, [pc, #64]	@ (80011ac <HAL_MspInit+0x4c>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116e:	4a0f      	ldr	r2, [pc, #60]	@ (80011ac <HAL_MspInit+0x4c>)
 8001170:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001174:	6453      	str	r3, [r2, #68]	@ 0x44
 8001176:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <HAL_MspInit+0x4c>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <HAL_MspInit+0x4c>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	4a08      	ldr	r2, [pc, #32]	@ (80011ac <HAL_MspInit+0x4c>)
 800118c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001190:	6413      	str	r3, [r2, #64]	@ 0x40
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_MspInit+0x4c>)
 8001194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a28      	ldr	r2, [pc, #160]	@ (8001270 <HAL_SPI_MspInit+0xc0>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d14a      	bne.n	8001268 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	4a26      	ldr	r2, [pc, #152]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 80011dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	4a18      	ldr	r2, [pc, #96]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6313      	str	r3, [r2, #48]	@ 0x30
 800121a:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <HAL_SPI_MspInit+0xc4>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001226:	230c      	movs	r3, #12
 8001228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001236:	2305      	movs	r3, #5
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	480d      	ldr	r0, [pc, #52]	@ (8001278 <HAL_SPI_MspInit+0xc8>)
 8001242:	f000 fab5 	bl	80017b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001246:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800124a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124c:	2302      	movs	r3, #2
 800124e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001254:	2303      	movs	r3, #3
 8001256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001258:	2305      	movs	r3, #5
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	@ (800127c <HAL_SPI_MspInit+0xcc>)
 8001264:	f000 faa4 	bl	80017b0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001268:	bf00      	nop
 800126a:	3728      	adds	r7, #40	@ 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40003800 	.word	0x40003800
 8001274:	40023800 	.word	0x40023800
 8001278:	40020800 	.word	0x40020800
 800127c:	40020400 	.word	0x40020400

08001280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <NMI_Handler+0x4>

08001288 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <HardFault_Handler+0x4>

08001290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <MemManage_Handler+0x4>

08001298 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <BusFault_Handler+0x4>

080012a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <UsageFault_Handler+0x4>

080012a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d6:	f000 f941 	bl	800155c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}

080012de <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b086      	sub	sp, #24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	60f8      	str	r0, [r7, #12]
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	e00a      	b.n	8001306 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012f0:	f3af 8000 	nop.w
 80012f4:	4601      	mov	r1, r0
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	60ba      	str	r2, [r7, #8]
 80012fc:	b2ca      	uxtb	r2, r1
 80012fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	3301      	adds	r3, #1
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	697a      	ldr	r2, [r7, #20]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	429a      	cmp	r2, r3
 800130c:	dbf0      	blt.n	80012f0 <_read+0x12>
  }

  return len;
 800130e:	687b      	ldr	r3, [r7, #4]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001340:	605a      	str	r2, [r3, #4]
  return 0;
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <_isatty>:

int _isatty(int file)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001358:	2301      	movs	r3, #1
}
 800135a:	4618      	mov	r0, r3
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001366:	b480      	push	{r7}
 8001368:	b085      	sub	sp, #20
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	60b9      	str	r1, [r7, #8]
 8001370:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001388:	4a14      	ldr	r2, [pc, #80]	@ (80013dc <_sbrk+0x5c>)
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <_sbrk+0x60>)
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001394:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <_sbrk+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d102      	bne.n	80013a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <_sbrk+0x64>)
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <_sbrk+0x68>)
 80013a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <_sbrk+0x64>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d207      	bcs.n	80013c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b0:	f002 fb32 	bl	8003a18 <__errno>
 80013b4:	4603      	mov	r3, r0
 80013b6:	220c      	movs	r2, #12
 80013b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
 80013be:	e009      	b.n	80013d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <_sbrk+0x64>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <_sbrk+0x64>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4413      	add	r3, r2
 80013ce:	4a05      	ldr	r2, [pc, #20]	@ (80013e4 <_sbrk+0x64>)
 80013d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20020000 	.word	0x20020000
 80013e0:	00000400 	.word	0x00000400
 80013e4:	20000418 	.word	0x20000418
 80013e8:	200005b8 	.word	0x200005b8

080013ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <SystemInit+0x20>)
 80013f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013f6:	4a05      	ldr	r2, [pc, #20]	@ (800140c <SystemInit+0x20>)
 80013f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <MX_USART2_UART_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b08      	ldr	r3, [pc, #32]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001448:	f001 fc78 	bl	8002d3c <HAL_UART_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001452:	f7ff fe49 	bl	80010e8 <Error_Handler>
  }
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000041c 	.word	0x2000041c
 8001460:	40004400 	.word	0x40004400

08001464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001464:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800149c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001468:	f7ff ffc0 	bl	80013ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800146c:	480c      	ldr	r0, [pc, #48]	@ (80014a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800146e:	490d      	ldr	r1, [pc, #52]	@ (80014a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001474:	e002      	b.n	800147c <LoopCopyDataInit>

08001476 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001476:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001478:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800147a:	3304      	adds	r3, #4

0800147c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800147c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001480:	d3f9      	bcc.n	8001476 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001484:	4c0a      	ldr	r4, [pc, #40]	@ (80014b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001486:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001488:	e001      	b.n	800148e <LoopFillZerobss>

0800148a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800148a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800148c:	3204      	adds	r2, #4

0800148e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001490:	d3fb      	bcc.n	800148a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001492:	f002 fac7 	bl	8003a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001496:	f7ff fc9b 	bl	8000dd0 <main>
  bx  lr    
 800149a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800149c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80014a8:	08004850 	.word	0x08004850
  ldr r2, =_sbss
 80014ac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80014b0:	200005b4 	.word	0x200005b4

080014b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b4:	e7fe      	b.n	80014b4 <ADC_IRQHandler>
	...

080014b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014bc:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <HAL_Init+0x40>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a0d      	ldr	r2, [pc, #52]	@ (80014f8 <HAL_Init+0x40>)
 80014c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <HAL_Init+0x40>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <HAL_Init+0x40>)
 80014ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <HAL_Init+0x40>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a07      	ldr	r2, [pc, #28]	@ (80014f8 <HAL_Init+0x40>)
 80014da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 f931 	bl	8001748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014e6:	200f      	movs	r0, #15
 80014e8:	f000 f808 	bl	80014fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ec:	f7ff fe38 	bl	8001160 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40023c00 	.word	0x40023c00

080014fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <HAL_InitTick+0x54>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <HAL_InitTick+0x58>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001512:	fbb3 f3f1 	udiv	r3, r3, r1
 8001516:	fbb2 f3f3 	udiv	r3, r2, r3
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f93b 	bl	8001796 <HAL_SYSTICK_Config>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e00e      	b.n	8001548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d80a      	bhi.n	8001546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001530:	2200      	movs	r2, #0
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f000 f911 	bl	800175e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800153c:	4a06      	ldr	r2, [pc, #24]	@ (8001558 <HAL_InitTick+0x5c>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	e000      	b.n	8001548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000000 	.word	0x20000000
 8001554:	20000008 	.word	0x20000008
 8001558:	20000004 	.word	0x20000004

0800155c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_IncTick+0x20>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <HAL_IncTick+0x24>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4413      	add	r3, r2
 800156c:	4a04      	ldr	r2, [pc, #16]	@ (8001580 <HAL_IncTick+0x24>)
 800156e:	6013      	str	r3, [r2, #0]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000008 	.word	0x20000008
 8001580:	20000464 	.word	0x20000464

08001584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return uwTick;
 8001588:	4b03      	ldr	r3, [pc, #12]	@ (8001598 <HAL_GetTick+0x14>)
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000464 	.word	0x20000464

0800159c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015a4:	f7ff ffee 	bl	8001584 <HAL_GetTick>
 80015a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b4:	d005      	beq.n	80015c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015b6:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <HAL_Delay+0x44>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015c2:	bf00      	nop
 80015c4:	f7ff ffde 	bl	8001584 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d8f7      	bhi.n	80015c4 <HAL_Delay+0x28>
  {
  }
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000008 	.word	0x20000008

080015e4 <__NVIC_SetPriorityGrouping>:
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001600:	4013      	ands	r3, r2
 8001602:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800160c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001616:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	60d3      	str	r3, [r2, #12]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <__NVIC_GetPriorityGrouping>:
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <__NVIC_GetPriorityGrouping+0x18>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	f003 0307 	and.w	r3, r3, #7
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_SetPriority>:
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db0a      	blt.n	8001672 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	b2da      	uxtb	r2, r3
 8001660:	490c      	ldr	r1, [pc, #48]	@ (8001694 <__NVIC_SetPriority+0x4c>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	440b      	add	r3, r1
 800166c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001670:	e00a      	b.n	8001688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4908      	ldr	r1, [pc, #32]	@ (8001698 <__NVIC_SetPriority+0x50>)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	3b04      	subs	r3, #4
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	440b      	add	r3, r1
 8001686:	761a      	strb	r2, [r3, #24]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000e100 	.word	0xe000e100
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <NVIC_EncodePriority>:
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	@ 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f1c3 0307 	rsb	r3, r3, #7
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	bf28      	it	cs
 80016ba:	2304      	movcs	r3, #4
 80016bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d902      	bls.n	80016cc <NVIC_EncodePriority+0x30>
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b03      	subs	r3, #3
 80016ca:	e000      	b.n	80016ce <NVIC_EncodePriority+0x32>
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	401a      	ands	r2, r3
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	fa01 f303 	lsl.w	r3, r1, r3
 80016ee:	43d9      	mvns	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f4:	4313      	orrs	r3, r2
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3724      	adds	r7, #36	@ 0x24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <SysTick_Config>:
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001714:	d301      	bcc.n	800171a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001716:	2301      	movs	r3, #1
 8001718:	e00f      	b.n	800173a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <SysTick_Config+0x40>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3b01      	subs	r3, #1
 8001720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001722:	210f      	movs	r1, #15
 8001724:	f04f 30ff 	mov.w	r0, #4294967295
 8001728:	f7ff ff8e 	bl	8001648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800172c:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <SysTick_Config+0x40>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001732:	4b04      	ldr	r3, [pc, #16]	@ (8001744 <SysTick_Config+0x40>)
 8001734:	2207      	movs	r2, #7
 8001736:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	e000e010 	.word	0xe000e010

08001748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff ff47 	bl	80015e4 <__NVIC_SetPriorityGrouping>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800175e:	b580      	push	{r7, lr}
 8001760:	b086      	sub	sp, #24
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
 800176a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001770:	f7ff ff5c 	bl	800162c <__NVIC_GetPriorityGrouping>
 8001774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	6978      	ldr	r0, [r7, #20]
 800177c:	f7ff ff8e 	bl	800169c <NVIC_EncodePriority>
 8001780:	4602      	mov	r2, r0
 8001782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001786:	4611      	mov	r1, r2
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff5d 	bl	8001648 <__NVIC_SetPriority>
}
 800178e:	bf00      	nop
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffb0 	bl	8001704 <SysTick_Config>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	@ 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e16b      	b.n	8001aa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017cc:	2201      	movs	r2, #1
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	f040 815a 	bne.w	8001a9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d005      	beq.n	8001802 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d130      	bne.n	8001864 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	2203      	movs	r2, #3
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	4013      	ands	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	68da      	ldr	r2, [r3, #12]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001838:	2201      	movs	r2, #1
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	f003 0201 	and.w	r2, r3, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	2b03      	cmp	r3, #3
 800186e:	d017      	beq.n	80018a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	2203      	movs	r2, #3
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4013      	ands	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4313      	orrs	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d123      	bne.n	80018f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	08da      	lsrs	r2, r3, #3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3208      	adds	r2, #8
 80018b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4013      	ands	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	691a      	ldr	r2, [r3, #16]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	08da      	lsrs	r2, r3, #3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	3208      	adds	r2, #8
 80018ee:	69b9      	ldr	r1, [r7, #24]
 80018f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 0203 	and.w	r2, r3, #3
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 80b4 	beq.w	8001a9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	4b60      	ldr	r3, [pc, #384]	@ (8001abc <HAL_GPIO_Init+0x30c>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193e:	4a5f      	ldr	r2, [pc, #380]	@ (8001abc <HAL_GPIO_Init+0x30c>)
 8001940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001944:	6453      	str	r3, [r2, #68]	@ 0x44
 8001946:	4b5d      	ldr	r3, [pc, #372]	@ (8001abc <HAL_GPIO_Init+0x30c>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001952:	4a5b      	ldr	r2, [pc, #364]	@ (8001ac0 <HAL_GPIO_Init+0x310>)
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	3302      	adds	r3, #2
 800195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	220f      	movs	r2, #15
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4013      	ands	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a52      	ldr	r2, [pc, #328]	@ (8001ac4 <HAL_GPIO_Init+0x314>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d02b      	beq.n	80019d6 <HAL_GPIO_Init+0x226>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a51      	ldr	r2, [pc, #324]	@ (8001ac8 <HAL_GPIO_Init+0x318>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d025      	beq.n	80019d2 <HAL_GPIO_Init+0x222>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a50      	ldr	r2, [pc, #320]	@ (8001acc <HAL_GPIO_Init+0x31c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d01f      	beq.n	80019ce <HAL_GPIO_Init+0x21e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4f      	ldr	r2, [pc, #316]	@ (8001ad0 <HAL_GPIO_Init+0x320>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d019      	beq.n	80019ca <HAL_GPIO_Init+0x21a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4e      	ldr	r2, [pc, #312]	@ (8001ad4 <HAL_GPIO_Init+0x324>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d013      	beq.n	80019c6 <HAL_GPIO_Init+0x216>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a4d      	ldr	r2, [pc, #308]	@ (8001ad8 <HAL_GPIO_Init+0x328>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d00d      	beq.n	80019c2 <HAL_GPIO_Init+0x212>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a4c      	ldr	r2, [pc, #304]	@ (8001adc <HAL_GPIO_Init+0x32c>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d007      	beq.n	80019be <HAL_GPIO_Init+0x20e>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ae0 <HAL_GPIO_Init+0x330>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d101      	bne.n	80019ba <HAL_GPIO_Init+0x20a>
 80019b6:	2307      	movs	r3, #7
 80019b8:	e00e      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ba:	2308      	movs	r3, #8
 80019bc:	e00c      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019be:	2306      	movs	r3, #6
 80019c0:	e00a      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019c2:	2305      	movs	r3, #5
 80019c4:	e008      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019c6:	2304      	movs	r3, #4
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ca:	2303      	movs	r3, #3
 80019cc:	e004      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019d6:	2300      	movs	r3, #0
 80019d8:	69fa      	ldr	r2, [r7, #28]
 80019da:	f002 0203 	and.w	r2, r2, #3
 80019de:	0092      	lsls	r2, r2, #2
 80019e0:	4093      	lsls	r3, r2
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e8:	4935      	ldr	r1, [pc, #212]	@ (8001ac0 <HAL_GPIO_Init+0x310>)
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a1a:	4a32      	ldr	r2, [pc, #200]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a20:	4b30      	ldr	r3, [pc, #192]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a44:	4a27      	ldr	r2, [pc, #156]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a98:	4a12      	ldr	r2, [pc, #72]	@ (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2b0f      	cmp	r3, #15
 8001aa8:	f67f ae90 	bls.w	80017cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40013800 	.word	0x40013800
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40021400 	.word	0x40021400
 8001adc:	40021800 	.word	0x40021800
 8001ae0:	40021c00 	.word	0x40021c00
 8001ae4:	40013c00 	.word	0x40013c00

08001ae8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691a      	ldr	r2, [r3, #16]
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73fb      	strb	r3, [r7, #15]
 8001b04:	e001      	b.n	8001b0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
 8001b24:	4613      	mov	r3, r2
 8001b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b34:	e003      	b.n	8001b3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b36:	887b      	ldrh	r3, [r7, #2]
 8001b38:	041a      	lsls	r2, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	619a      	str	r2, [r3, #24]
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e267      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d075      	beq.n	8001c56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b6a:	4b88      	ldr	r3, [pc, #544]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d00c      	beq.n	8001b90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b76:	4b85      	ldr	r3, [pc, #532]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d112      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b82:	4b82      	ldr	r3, [pc, #520]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b8e:	d10b      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b90:	4b7e      	ldr	r3, [pc, #504]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d05b      	beq.n	8001c54 <HAL_RCC_OscConfig+0x108>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d157      	bne.n	8001c54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e242      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bb0:	d106      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x74>
 8001bb2:	4b76      	ldr	r3, [pc, #472]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a75      	ldr	r2, [pc, #468]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	e01d      	b.n	8001bfc <HAL_RCC_OscConfig+0xb0>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bc8:	d10c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x98>
 8001bca:	4b70      	ldr	r3, [pc, #448]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a6f      	ldr	r2, [pc, #444]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a6c      	ldr	r2, [pc, #432]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	e00b      	b.n	8001bfc <HAL_RCC_OscConfig+0xb0>
 8001be4:	4b69      	ldr	r3, [pc, #420]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a68      	ldr	r2, [pc, #416]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	4b66      	ldr	r3, [pc, #408]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a65      	ldr	r2, [pc, #404]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d013      	beq.n	8001c2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fcbe 	bl	8001584 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff fcba 	bl	8001584 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e207      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	4b5b      	ldr	r3, [pc, #364]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f0      	beq.n	8001c0c <HAL_RCC_OscConfig+0xc0>
 8001c2a:	e014      	b.n	8001c56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fcaa 	bl	8001584 <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fca6 	bl	8001584 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	@ 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e1f3      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c46:	4b51      	ldr	r3, [pc, #324]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0xe8>
 8001c52:	e000      	b.n	8001c56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d063      	beq.n	8001d2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c62:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 030c 	and.w	r3, r3, #12
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00b      	beq.n	8001c86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c6e:	4b47      	ldr	r3, [pc, #284]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c76:	2b08      	cmp	r3, #8
 8001c78:	d11c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c7a:	4b44      	ldr	r3, [pc, #272]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d116      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c86:	4b41      	ldr	r3, [pc, #260]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d005      	beq.n	8001c9e <HAL_RCC_OscConfig+0x152>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d001      	beq.n	8001c9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e1c7      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4937      	ldr	r1, [pc, #220]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	e03a      	b.n	8001d2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d020      	beq.n	8001cfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cbc:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <HAL_RCC_OscConfig+0x244>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc2:	f7ff fc5f 	bl	8001584 <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cca:	f7ff fc5b 	bl	8001584 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e1a8      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce8:	4b28      	ldr	r3, [pc, #160]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	4925      	ldr	r1, [pc, #148]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]
 8001cfc:	e015      	b.n	8001d2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cfe:	4b24      	ldr	r3, [pc, #144]	@ (8001d90 <HAL_RCC_OscConfig+0x244>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7ff fc3e 	bl	8001584 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d0c:	f7ff fc3a 	bl	8001584 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e187      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d036      	beq.n	8001da4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d016      	beq.n	8001d6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_RCC_OscConfig+0x248>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d44:	f7ff fc1e 	bl	8001584 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d4c:	f7ff fc1a 	bl	8001584 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e167      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x200>
 8001d6a:	e01b      	b.n	8001da4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_OscConfig+0x248>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d72:	f7ff fc07 	bl	8001584 <HAL_GetTick>
 8001d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d78:	e00e      	b.n	8001d98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7a:	f7ff fc03 	bl	8001584 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d907      	bls.n	8001d98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e150      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	42470000 	.word	0x42470000
 8001d94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d98:	4b88      	ldr	r3, [pc, #544]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001d9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1ea      	bne.n	8001d7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8097 	beq.w	8001ee0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001db6:	4b81      	ldr	r3, [pc, #516]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10f      	bne.n	8001de2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	4a7c      	ldr	r2, [pc, #496]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b77      	ldr	r3, [pc, #476]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b74      	ldr	r3, [pc, #464]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a73      	ldr	r2, [pc, #460]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fbc3 	bl	8001584 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7ff fbbf 	bl	8001584 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e10c      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x2ea>
 8001e28:	4b64      	ldr	r3, [pc, #400]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2c:	4a63      	ldr	r2, [pc, #396]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e34:	e01c      	b.n	8001e70 <HAL_RCC_OscConfig+0x324>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b05      	cmp	r3, #5
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x30c>
 8001e3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e42:	4a5e      	ldr	r2, [pc, #376]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0x324>
 8001e58:	4b58      	ldr	r3, [pc, #352]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5c:	4a57      	ldr	r2, [pc, #348]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e5e:	f023 0301 	bic.w	r3, r3, #1
 8001e62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e64:	4b55      	ldr	r3, [pc, #340]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e68:	4a54      	ldr	r2, [pc, #336]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d015      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e78:	f7ff fb84 	bl	8001584 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e80:	f7ff fb80 	bl	8001584 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e0cb      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	4b49      	ldr	r3, [pc, #292]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0ee      	beq.n	8001e80 <HAL_RCC_OscConfig+0x334>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea4:	f7ff fb6e 	bl	8001584 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eaa:	e00a      	b.n	8001ec2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eac:	f7ff fb6a 	bl	8001584 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e0b5      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1ee      	bne.n	8001eac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ece:	7dfb      	ldrb	r3, [r7, #23]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d105      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed4:	4b39      	ldr	r3, [pc, #228]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	4a38      	ldr	r2, [pc, #224]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001eda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80a1 	beq.w	800202c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eea:	4b34      	ldr	r3, [pc, #208]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d05c      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d141      	bne.n	8001f82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f04:	f7ff fb3e 	bl	8001584 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff fb3a 	bl	8001584 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e087      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	4b27      	ldr	r3, [pc, #156]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69da      	ldr	r2, [r3, #28]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	019b      	lsls	r3, r3, #6
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f40:	085b      	lsrs	r3, r3, #1
 8001f42:	3b01      	subs	r3, #1
 8001f44:	041b      	lsls	r3, r3, #16
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	061b      	lsls	r3, r3, #24
 8001f4e:	491b      	ldr	r1, [pc, #108]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f54:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7ff fb13 	bl	8001584 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7ff fb0f 	bl	8001584 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e05c      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x416>
 8001f80:	e054      	b.n	800202c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7ff fafc 	bl	8001584 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff faf8 	bl	8001584 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e045      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x444>
 8001fae:	e03d      	b.n	800202c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e038      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <HAL_RCC_OscConfig+0x4ec>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d028      	beq.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d121      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d11a      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ffe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002000:	4293      	cmp	r3, r2
 8002002:	d111      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200e:	085b      	lsrs	r3, r3, #1
 8002010:	3b01      	subs	r3, #1
 8002012:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d107      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002022:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002024:	429a      	cmp	r2, r3
 8002026:	d001      	beq.n	800202c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0cc      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002050:	4b68      	ldr	r3, [pc, #416]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d90c      	bls.n	8002078 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205e:	4b65      	ldr	r3, [pc, #404]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002066:	4b63      	ldr	r3, [pc, #396]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d001      	beq.n	8002078 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0b8      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d020      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d005      	beq.n	800209c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002090:	4b59      	ldr	r3, [pc, #356]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	4a58      	ldr	r2, [pc, #352]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002096:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800209a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4a52      	ldr	r2, [pc, #328]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b4:	4b50      	ldr	r3, [pc, #320]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	494d      	ldr	r1, [pc, #308]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d044      	beq.n	800215c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d107      	bne.n	80020ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020da:	4b47      	ldr	r3, [pc, #284]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d119      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e07f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d003      	beq.n	80020fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fa:	4b3f      	ldr	r3, [pc, #252]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e06f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800210a:	4b3b      	ldr	r3, [pc, #236]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e067      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800211a:	4b37      	ldr	r3, [pc, #220]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f023 0203 	bic.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4934      	ldr	r1, [pc, #208]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002128:	4313      	orrs	r3, r2
 800212a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800212c:	f7ff fa2a 	bl	8001584 <HAL_GetTick>
 8002130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	e00a      	b.n	800214a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002134:	f7ff fa26 	bl	8001584 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e04f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 020c 	and.w	r2, r3, #12
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	429a      	cmp	r2, r3
 800215a:	d1eb      	bne.n	8002134 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800215c:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d20c      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216a:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e032      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4916      	ldr	r1, [pc, #88]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ae:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	490e      	ldr	r1, [pc, #56]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021c2:	f000 f821 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80021c6:	4602      	mov	r2, r0
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	490a      	ldr	r1, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 80021d4:	5ccb      	ldrb	r3, [r1, r3]
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	4a09      	ldr	r2, [pc, #36]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021de:	4b09      	ldr	r3, [pc, #36]	@ (8002204 <HAL_RCC_ClockConfig+0x1c8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f98a 	bl	80014fc <HAL_InitTick>

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023c00 	.word	0x40023c00
 80021f8:	40023800 	.word	0x40023800
 80021fc:	080047f4 	.word	0x080047f4
 8002200:	20000000 	.word	0x20000000
 8002204:	20000004 	.word	0x20000004

08002208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800220c:	b094      	sub	sp, #80	@ 0x50
 800220e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002214:	2300      	movs	r3, #0
 8002216:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002220:	4b79      	ldr	r3, [pc, #484]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b08      	cmp	r3, #8
 800222a:	d00d      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0x40>
 800222c:	2b08      	cmp	r3, #8
 800222e:	f200 80e1 	bhi.w	80023f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x34>
 8002236:	2b04      	cmp	r3, #4
 8002238:	d003      	beq.n	8002242 <HAL_RCC_GetSysClockFreq+0x3a>
 800223a:	e0db      	b.n	80023f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b73      	ldr	r3, [pc, #460]	@ (800240c <HAL_RCC_GetSysClockFreq+0x204>)
 800223e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002240:	e0db      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002242:	4b73      	ldr	r3, [pc, #460]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x208>)
 8002244:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002246:	e0d8      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002248:	4b6f      	ldr	r3, [pc, #444]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002250:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002252:	4b6d      	ldr	r3, [pc, #436]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d063      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800225e:	4b6a      	ldr	r3, [pc, #424]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	099b      	lsrs	r3, r3, #6
 8002264:	2200      	movs	r2, #0
 8002266:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002268:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800226a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002270:	633b      	str	r3, [r7, #48]	@ 0x30
 8002272:	2300      	movs	r3, #0
 8002274:	637b      	str	r3, [r7, #52]	@ 0x34
 8002276:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800227a:	4622      	mov	r2, r4
 800227c:	462b      	mov	r3, r5
 800227e:	f04f 0000 	mov.w	r0, #0
 8002282:	f04f 0100 	mov.w	r1, #0
 8002286:	0159      	lsls	r1, r3, #5
 8002288:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800228c:	0150      	lsls	r0, r2, #5
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4621      	mov	r1, r4
 8002294:	1a51      	subs	r1, r2, r1
 8002296:	6139      	str	r1, [r7, #16]
 8002298:	4629      	mov	r1, r5
 800229a:	eb63 0301 	sbc.w	r3, r3, r1
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022ac:	4659      	mov	r1, fp
 80022ae:	018b      	lsls	r3, r1, #6
 80022b0:	4651      	mov	r1, sl
 80022b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022b6:	4651      	mov	r1, sl
 80022b8:	018a      	lsls	r2, r1, #6
 80022ba:	4651      	mov	r1, sl
 80022bc:	ebb2 0801 	subs.w	r8, r2, r1
 80022c0:	4659      	mov	r1, fp
 80022c2:	eb63 0901 	sbc.w	r9, r3, r1
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022da:	4690      	mov	r8, r2
 80022dc:	4699      	mov	r9, r3
 80022de:	4623      	mov	r3, r4
 80022e0:	eb18 0303 	adds.w	r3, r8, r3
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	462b      	mov	r3, r5
 80022e8:	eb49 0303 	adc.w	r3, r9, r3
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022fa:	4629      	mov	r1, r5
 80022fc:	024b      	lsls	r3, r1, #9
 80022fe:	4621      	mov	r1, r4
 8002300:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002304:	4621      	mov	r1, r4
 8002306:	024a      	lsls	r2, r1, #9
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800230e:	2200      	movs	r2, #0
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002318:	f7fd ffb2 	bl	8000280 <__aeabi_uldivmod>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4613      	mov	r3, r2
 8002322:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002324:	e058      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002326:	4b38      	ldr	r3, [pc, #224]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	099b      	lsrs	r3, r3, #6
 800232c:	2200      	movs	r2, #0
 800232e:	4618      	mov	r0, r3
 8002330:	4611      	mov	r1, r2
 8002332:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002336:	623b      	str	r3, [r7, #32]
 8002338:	2300      	movs	r3, #0
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
 800233c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002340:	4642      	mov	r2, r8
 8002342:	464b      	mov	r3, r9
 8002344:	f04f 0000 	mov.w	r0, #0
 8002348:	f04f 0100 	mov.w	r1, #0
 800234c:	0159      	lsls	r1, r3, #5
 800234e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002352:	0150      	lsls	r0, r2, #5
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4641      	mov	r1, r8
 800235a:	ebb2 0a01 	subs.w	sl, r2, r1
 800235e:	4649      	mov	r1, r9
 8002360:	eb63 0b01 	sbc.w	fp, r3, r1
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002370:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002374:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002378:	ebb2 040a 	subs.w	r4, r2, sl
 800237c:	eb63 050b 	sbc.w	r5, r3, fp
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	00eb      	lsls	r3, r5, #3
 800238a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800238e:	00e2      	lsls	r2, r4, #3
 8002390:	4614      	mov	r4, r2
 8002392:	461d      	mov	r5, r3
 8002394:	4643      	mov	r3, r8
 8002396:	18e3      	adds	r3, r4, r3
 8002398:	603b      	str	r3, [r7, #0]
 800239a:	464b      	mov	r3, r9
 800239c:	eb45 0303 	adc.w	r3, r5, r3
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023ae:	4629      	mov	r1, r5
 80023b0:	028b      	lsls	r3, r1, #10
 80023b2:	4621      	mov	r1, r4
 80023b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023b8:	4621      	mov	r1, r4
 80023ba:	028a      	lsls	r2, r1, #10
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023c2:	2200      	movs	r2, #0
 80023c4:	61bb      	str	r3, [r7, #24]
 80023c6:	61fa      	str	r2, [r7, #28]
 80023c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023cc:	f7fd ff58 	bl	8000280 <__aeabi_uldivmod>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4613      	mov	r3, r2
 80023d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	0c1b      	lsrs	r3, r3, #16
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	3301      	adds	r3, #1
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80023e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f2:	e002      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f4:	4b05      	ldr	r3, [pc, #20]	@ (800240c <HAL_RCC_GetSysClockFreq+0x204>)
 80023f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3750      	adds	r7, #80	@ 0x50
 8002400:	46bd      	mov	sp, r7
 8002402:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	00f42400 	.word	0x00f42400
 8002410:	007a1200 	.word	0x007a1200

08002414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b03      	ldr	r3, [pc, #12]	@ (8002428 <HAL_RCC_GetHCLKFreq+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000000 	.word	0x20000000

0800242c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002430:	f7ff fff0 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002434:	4602      	mov	r2, r0
 8002436:	4b05      	ldr	r3, [pc, #20]	@ (800244c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0a9b      	lsrs	r3, r3, #10
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4903      	ldr	r1, [pc, #12]	@ (8002450 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002442:	5ccb      	ldrb	r3, [r1, r3]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	08004804 	.word	0x08004804

08002454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002458:	f7ff ffdc 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 800245c:	4602      	mov	r2, r0
 800245e:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	0b5b      	lsrs	r3, r3, #13
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	4903      	ldr	r1, [pc, #12]	@ (8002478 <HAL_RCC_GetPCLK2Freq+0x24>)
 800246a:	5ccb      	ldrb	r3, [r1, r3]
 800246c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002470:	4618      	mov	r0, r3
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40023800 	.word	0x40023800
 8002478:	08004804 	.word	0x08004804

0800247c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e07b      	b.n	8002586 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	2b00      	cmp	r3, #0
 8002494:	d108      	bne.n	80024a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800249e:	d009      	beq.n	80024b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
 80024a6:	e005      	b.n	80024b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe fe6e 	bl	80011b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2202      	movs	r2, #2
 80024d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002506:	431a      	orrs	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	431a      	orrs	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002524:	431a      	orrs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002538:	ea42 0103 	orr.w	r1, r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002540:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	0c1b      	lsrs	r3, r3, #16
 8002552:	f003 0104 	and.w	r1, r3, #4
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255a:	f003 0210 	and.w	r2, r3, #16
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	69da      	ldr	r2, [r3, #28]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002574:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b088      	sub	sp, #32
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	4613      	mov	r3, r2
 800259c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800259e:	f7fe fff1 	bl	8001584 <HAL_GetTick>
 80025a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d001      	beq.n	80025b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80025b4:	2302      	movs	r3, #2
 80025b6:	e12a      	b.n	800280e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <HAL_SPI_Transmit+0x36>
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e122      	b.n	800280e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d101      	bne.n	80025d6 <HAL_SPI_Transmit+0x48>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e11b      	b.n	800280e <HAL_SPI_Transmit+0x280>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2203      	movs	r2, #3
 80025e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	88fa      	ldrh	r2, [r7, #6]
 80025f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	88fa      	ldrh	r2, [r7, #6]
 80025fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002624:	d10f      	bne.n	8002646 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002634:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002644:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002650:	2b40      	cmp	r3, #64	@ 0x40
 8002652:	d007      	beq.n	8002664 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002662:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800266c:	d152      	bne.n	8002714 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d002      	beq.n	800267c <HAL_SPI_Transmit+0xee>
 8002676:	8b7b      	ldrh	r3, [r7, #26]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d145      	bne.n	8002708 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002680:	881a      	ldrh	r2, [r3, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	1c9a      	adds	r2, r3, #2
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002696:	b29b      	uxth	r3, r3
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026a0:	e032      	b.n	8002708 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d112      	bne.n	80026d6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b4:	881a      	ldrh	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c0:	1c9a      	adds	r2, r3, #2
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	3b01      	subs	r3, #1
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80026d4:	e018      	b.n	8002708 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026d6:	f7fe ff55 	bl	8001584 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d803      	bhi.n	80026ee <HAL_SPI_Transmit+0x160>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ec:	d102      	bne.n	80026f4 <HAL_SPI_Transmit+0x166>
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d109      	bne.n	8002708 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e082      	b.n	800280e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1c7      	bne.n	80026a2 <HAL_SPI_Transmit+0x114>
 8002712:	e053      	b.n	80027bc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d002      	beq.n	8002722 <HAL_SPI_Transmit+0x194>
 800271c:	8b7b      	ldrh	r3, [r7, #26]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d147      	bne.n	80027b2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	330c      	adds	r3, #12
 800272c:	7812      	ldrb	r2, [r2, #0]
 800272e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800273e:	b29b      	uxth	r3, r3
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002748:	e033      	b.n	80027b2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b02      	cmp	r3, #2
 8002756:	d113      	bne.n	8002780 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	330c      	adds	r3, #12
 8002762:	7812      	ldrb	r2, [r2, #0]
 8002764:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002774:	b29b      	uxth	r3, r3
 8002776:	3b01      	subs	r3, #1
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800277e:	e018      	b.n	80027b2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002780:	f7fe ff00 	bl	8001584 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d803      	bhi.n	8002798 <HAL_SPI_Transmit+0x20a>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002796:	d102      	bne.n	800279e <HAL_SPI_Transmit+0x210>
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d109      	bne.n	80027b2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e02d      	b.n	800280e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1c6      	bne.n	800274a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027bc:	69fa      	ldr	r2, [r7, #28]
 80027be:	6839      	ldr	r1, [r7, #0]
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fa67 	bl	8002c94 <SPI_EndRxTxTransaction>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10a      	bne.n	80027f0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800280c:	2300      	movs	r3, #0
  }
}
 800280e:	4618      	mov	r0, r3
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b08a      	sub	sp, #40	@ 0x28
 800281a:	af00      	add	r7, sp, #0
 800281c:	60f8      	str	r0, [r7, #12]
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002824:	2301      	movs	r3, #1
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002828:	f7fe feac 	bl	8001584 <HAL_GetTick>
 800282c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002834:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800283c:	887b      	ldrh	r3, [r7, #2]
 800283e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002840:	7ffb      	ldrb	r3, [r7, #31]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d00c      	beq.n	8002860 <HAL_SPI_TransmitReceive+0x4a>
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800284c:	d106      	bne.n	800285c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d102      	bne.n	800285c <HAL_SPI_TransmitReceive+0x46>
 8002856:	7ffb      	ldrb	r3, [r7, #31]
 8002858:	2b04      	cmp	r3, #4
 800285a:	d001      	beq.n	8002860 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800285c:	2302      	movs	r3, #2
 800285e:	e17f      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <HAL_SPI_TransmitReceive+0x5c>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <HAL_SPI_TransmitReceive+0x5c>
 800286c:	887b      	ldrh	r3, [r7, #2]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e174      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800287c:	2b01      	cmp	r3, #1
 800287e:	d101      	bne.n	8002884 <HAL_SPI_TransmitReceive+0x6e>
 8002880:	2302      	movs	r3, #2
 8002882:	e16d      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b04      	cmp	r3, #4
 8002896:	d003      	beq.n	80028a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2205      	movs	r2, #5
 800289c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	887a      	ldrh	r2, [r7, #2]
 80028b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	887a      	ldrh	r2, [r7, #2]
 80028c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e0:	2b40      	cmp	r3, #64	@ 0x40
 80028e2:	d007      	beq.n	80028f4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028fc:	d17e      	bne.n	80029fc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <HAL_SPI_TransmitReceive+0xf6>
 8002906:	8afb      	ldrh	r3, [r7, #22]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d16c      	bne.n	80029e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	881a      	ldrh	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	1c9a      	adds	r2, r3, #2
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002930:	e059      	b.n	80029e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b02      	cmp	r3, #2
 800293e:	d11b      	bne.n	8002978 <HAL_SPI_TransmitReceive+0x162>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002944:	b29b      	uxth	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d016      	beq.n	8002978 <HAL_SPI_TransmitReceive+0x162>
 800294a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294c:	2b01      	cmp	r3, #1
 800294e:	d113      	bne.n	8002978 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002954:	881a      	ldrh	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002960:	1c9a      	adds	r2, r3, #2
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800296a:	b29b      	uxth	r3, r3
 800296c:	3b01      	subs	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b01      	cmp	r3, #1
 8002984:	d119      	bne.n	80029ba <HAL_SPI_TransmitReceive+0x1a4>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800298a:	b29b      	uxth	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d014      	beq.n	80029ba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299a:	b292      	uxth	r2, r2
 800299c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a2:	1c9a      	adds	r2, r3, #2
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	3b01      	subs	r3, #1
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80029b6:	2301      	movs	r3, #1
 80029b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80029ba:	f7fe fde3 	bl	8001584 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d80d      	bhi.n	80029e6 <HAL_SPI_TransmitReceive+0x1d0>
 80029ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d0:	d009      	beq.n	80029e6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e0bc      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1a0      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x11c>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d19b      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x11c>
 80029fa:	e082      	b.n	8002b02 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <HAL_SPI_TransmitReceive+0x1f4>
 8002a04:	8afb      	ldrh	r3, [r7, #22]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d171      	bne.n	8002aee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	330c      	adds	r3, #12
 8002a14:	7812      	ldrb	r2, [r2, #0]
 8002a16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a30:	e05d      	b.n	8002aee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d11c      	bne.n	8002a7a <HAL_SPI_TransmitReceive+0x264>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d017      	beq.n	8002a7a <HAL_SPI_TransmitReceive+0x264>
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d114      	bne.n	8002a7a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	330c      	adds	r3, #12
 8002a5a:	7812      	ldrb	r2, [r2, #0]
 8002a5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d119      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x2a6>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d014      	beq.n	8002abc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002abc:	f7fe fd62 	bl	8001584 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d803      	bhi.n	8002ad4 <HAL_SPI_TransmitReceive+0x2be>
 8002acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad2:	d102      	bne.n	8002ada <HAL_SPI_TransmitReceive+0x2c4>
 8002ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e038      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d19c      	bne.n	8002a32 <HAL_SPI_TransmitReceive+0x21c>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d197      	bne.n	8002a32 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b02:	6a3a      	ldr	r2, [r7, #32]
 8002b04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f8c4 	bl	8002c94 <SPI_EndRxTxTransaction>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2220      	movs	r2, #32
 8002b16:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e01d      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10a      	bne.n	8002b42 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
  }
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3728      	adds	r7, #40	@ 0x28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b76:	b2db      	uxtb	r3, r3
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	4613      	mov	r3, r2
 8002b92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b94:	f7fe fcf6 	bl	8001584 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ba4:	f7fe fcee 	bl	8001584 <HAL_GetTick>
 8002ba8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002baa:	4b39      	ldr	r3, [pc, #228]	@ (8002c90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	015b      	lsls	r3, r3, #5
 8002bb0:	0d1b      	lsrs	r3, r3, #20
 8002bb2:	69fa      	ldr	r2, [r7, #28]
 8002bb4:	fb02 f303 	mul.w	r3, r2, r3
 8002bb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bba:	e055      	b.n	8002c68 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc2:	d051      	beq.n	8002c68 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002bc4:	f7fe fcde 	bl	8001584 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d902      	bls.n	8002bda <SPI_WaitFlagStateUntilTimeout+0x56>
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d13d      	bne.n	8002c56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002be8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bf2:	d111      	bne.n	8002c18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bfc:	d004      	beq.n	8002c08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c06:	d107      	bne.n	8002c18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c20:	d10f      	bne.n	8002c42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e018      	b.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d102      	bne.n	8002c62 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
 8002c60:	e002      	b.n	8002c68 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3b01      	subs	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4013      	ands	r3, r2
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d19a      	bne.n	8002bbc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3720      	adds	r7, #32
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000000 	.word	0x20000000

08002c94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	2102      	movs	r1, #2
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f7ff ff6a 	bl	8002b84 <SPI_WaitFlagStateUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d007      	beq.n	8002cc6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cba:	f043 0220 	orr.w	r2, r3, #32
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e032      	b.n	8002d2c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <SPI_EndRxTxTransaction+0xa0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1b      	ldr	r2, [pc, #108]	@ (8002d38 <SPI_EndRxTxTransaction+0xa4>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	0d5b      	lsrs	r3, r3, #21
 8002cd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ce4:	d112      	bne.n	8002d0c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2200      	movs	r2, #0
 8002cee:	2180      	movs	r1, #128	@ 0x80
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7ff ff47 	bl	8002b84 <SPI_WaitFlagStateUntilTimeout>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d016      	beq.n	8002d2a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d00:	f043 0220 	orr.w	r2, r3, #32
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e00f      	b.n	8002d2c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d22:	2b80      	cmp	r3, #128	@ 0x80
 8002d24:	d0f2      	beq.n	8002d0c <SPI_EndRxTxTransaction+0x78>
 8002d26:	e000      	b.n	8002d2a <SPI_EndRxTxTransaction+0x96>
        break;
 8002d28:	bf00      	nop
  }

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20000000 	.word	0x20000000
 8002d38:	165e9f81 	.word	0x165e9f81

08002d3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e042      	b.n	8002dd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d106      	bne.n	8002d68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f83a 	bl	8002ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2224      	movs	r2, #36	@ 0x24
 8002d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68da      	ldr	r2, [r3, #12]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 f97d 	bl	8003080 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	691a      	ldr	r2, [r3, #16]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695a      	ldr	r2, [r3, #20]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002da4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002db4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08a      	sub	sp, #40	@ 0x28
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d175      	bne.n	8002efc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <HAL_UART_Transmit+0x2c>
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e06e      	b.n	8002efe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2221      	movs	r2, #33	@ 0x21
 8002e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e2e:	f7fe fba9 	bl	8001584 <HAL_GetTick>
 8002e32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	88fa      	ldrh	r2, [r7, #6]
 8002e38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	88fa      	ldrh	r2, [r7, #6]
 8002e3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e48:	d108      	bne.n	8002e5c <HAL_UART_Transmit+0x6c>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d104      	bne.n	8002e5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	61bb      	str	r3, [r7, #24]
 8002e5a:	e003      	b.n	8002e64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e64:	e02e      	b.n	8002ec4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2180      	movs	r1, #128	@ 0x80
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 f848 	bl	8002f06 <UART_WaitOnFlagUntilTimeout>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d005      	beq.n	8002e88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e03a      	b.n	8002efe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10b      	bne.n	8002ea6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	881b      	ldrh	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	3302      	adds	r3, #2
 8002ea2:	61bb      	str	r3, [r7, #24]
 8002ea4:	e007      	b.n	8002eb6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	781a      	ldrb	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1cb      	bne.n	8002e66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2140      	movs	r1, #64	@ 0x40
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 f814 	bl	8002f06 <UART_WaitOnFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d005      	beq.n	8002ef0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e006      	b.n	8002efe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e000      	b.n	8002efe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002efc:	2302      	movs	r3, #2
  }
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3720      	adds	r7, #32
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b086      	sub	sp, #24
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	4613      	mov	r3, r2
 8002f14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f16:	e03b      	b.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1e:	d037      	beq.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f20:	f7fe fb30 	bl	8001584 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	6a3a      	ldr	r2, [r7, #32]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d302      	bcc.n	8002f36 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e03a      	b.n	8002fb0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d023      	beq.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b80      	cmp	r3, #128	@ 0x80
 8002f4c:	d020      	beq.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	2b40      	cmp	r3, #64	@ 0x40
 8002f52:	d01d      	beq.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d116      	bne.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f62:	2300      	movs	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f000 f81d 	bl	8002fb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2208      	movs	r2, #8
 8002f82:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e00f      	b.n	8002fb0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	bf0c      	ite	eq
 8002fa0:	2301      	moveq	r3, #1
 8002fa2:	2300      	movne	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d0b4      	beq.n	8002f18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b095      	sub	sp, #84	@ 0x54
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	330c      	adds	r3, #12
 8002fc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fca:	e853 3f00 	ldrex	r3, [r3]
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	330c      	adds	r3, #12
 8002fde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fe0:	643a      	str	r2, [r7, #64]	@ 0x40
 8002fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fe6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fe8:	e841 2300 	strex	r3, r2, [r1]
 8002fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1e5      	bne.n	8002fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	3314      	adds	r3, #20
 8002ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffc:	6a3b      	ldr	r3, [r7, #32]
 8002ffe:	e853 3f00 	ldrex	r3, [r3]
 8003002:	61fb      	str	r3, [r7, #28]
   return(result);
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	3314      	adds	r3, #20
 8003012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003014:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800301a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800301c:	e841 2300 	strex	r3, r2, [r1]
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1e5      	bne.n	8002ff4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302c:	2b01      	cmp	r3, #1
 800302e:	d119      	bne.n	8003064 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	330c      	adds	r3, #12
 8003036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f023 0310 	bic.w	r3, r3, #16
 8003046:	647b      	str	r3, [r7, #68]	@ 0x44
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003050:	61ba      	str	r2, [r7, #24]
 8003052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003054:	6979      	ldr	r1, [r7, #20]
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	e841 2300 	strex	r3, r2, [r1]
 800305c:	613b      	str	r3, [r7, #16]
   return(result);
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e5      	bne.n	8003030 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003072:	bf00      	nop
 8003074:	3754      	adds	r7, #84	@ 0x54
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b0c0      	sub	sp, #256	@ 0x100
 8003086:	af00      	add	r7, sp, #0
 8003088:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309c:	68d9      	ldr	r1, [r3, #12]
 800309e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	ea40 0301 	orr.w	r3, r0, r1
 80030a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	431a      	orrs	r2, r3
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	431a      	orrs	r2, r3
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80030d8:	f021 010c 	bic.w	r1, r1, #12
 80030dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80030e6:	430b      	orrs	r3, r1
 80030e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80030f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030fa:	6999      	ldr	r1, [r3, #24]
 80030fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	ea40 0301 	orr.w	r3, r0, r1
 8003106:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b8f      	ldr	r3, [pc, #572]	@ (800334c <UART_SetConfig+0x2cc>)
 8003110:	429a      	cmp	r2, r3
 8003112:	d005      	beq.n	8003120 <UART_SetConfig+0xa0>
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4b8d      	ldr	r3, [pc, #564]	@ (8003350 <UART_SetConfig+0x2d0>)
 800311c:	429a      	cmp	r2, r3
 800311e:	d104      	bne.n	800312a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003120:	f7ff f998 	bl	8002454 <HAL_RCC_GetPCLK2Freq>
 8003124:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003128:	e003      	b.n	8003132 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800312a:	f7ff f97f 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 800312e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800313c:	f040 810c 	bne.w	8003358 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003144:	2200      	movs	r2, #0
 8003146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800314a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800314e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003152:	4622      	mov	r2, r4
 8003154:	462b      	mov	r3, r5
 8003156:	1891      	adds	r1, r2, r2
 8003158:	65b9      	str	r1, [r7, #88]	@ 0x58
 800315a:	415b      	adcs	r3, r3
 800315c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800315e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003162:	4621      	mov	r1, r4
 8003164:	eb12 0801 	adds.w	r8, r2, r1
 8003168:	4629      	mov	r1, r5
 800316a:	eb43 0901 	adc.w	r9, r3, r1
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800317a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800317e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003182:	4690      	mov	r8, r2
 8003184:	4699      	mov	r9, r3
 8003186:	4623      	mov	r3, r4
 8003188:	eb18 0303 	adds.w	r3, r8, r3
 800318c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003190:	462b      	mov	r3, r5
 8003192:	eb49 0303 	adc.w	r3, r9, r3
 8003196:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800319a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80031a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80031aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80031ae:	460b      	mov	r3, r1
 80031b0:	18db      	adds	r3, r3, r3
 80031b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80031b4:	4613      	mov	r3, r2
 80031b6:	eb42 0303 	adc.w	r3, r2, r3
 80031ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80031bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80031c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80031c4:	f7fd f85c 	bl	8000280 <__aeabi_uldivmod>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	4b61      	ldr	r3, [pc, #388]	@ (8003354 <UART_SetConfig+0x2d4>)
 80031ce:	fba3 2302 	umull	r2, r3, r3, r2
 80031d2:	095b      	lsrs	r3, r3, #5
 80031d4:	011c      	lsls	r4, r3, #4
 80031d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031da:	2200      	movs	r2, #0
 80031dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80031e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80031e8:	4642      	mov	r2, r8
 80031ea:	464b      	mov	r3, r9
 80031ec:	1891      	adds	r1, r2, r2
 80031ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80031f0:	415b      	adcs	r3, r3
 80031f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031f8:	4641      	mov	r1, r8
 80031fa:	eb12 0a01 	adds.w	sl, r2, r1
 80031fe:	4649      	mov	r1, r9
 8003200:	eb43 0b01 	adc.w	fp, r3, r1
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003210:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003218:	4692      	mov	sl, r2
 800321a:	469b      	mov	fp, r3
 800321c:	4643      	mov	r3, r8
 800321e:	eb1a 0303 	adds.w	r3, sl, r3
 8003222:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003226:	464b      	mov	r3, r9
 8003228:	eb4b 0303 	adc.w	r3, fp, r3
 800322c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800323c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003240:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003244:	460b      	mov	r3, r1
 8003246:	18db      	adds	r3, r3, r3
 8003248:	643b      	str	r3, [r7, #64]	@ 0x40
 800324a:	4613      	mov	r3, r2
 800324c:	eb42 0303 	adc.w	r3, r2, r3
 8003250:	647b      	str	r3, [r7, #68]	@ 0x44
 8003252:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003256:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800325a:	f7fd f811 	bl	8000280 <__aeabi_uldivmod>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4611      	mov	r1, r2
 8003264:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <UART_SetConfig+0x2d4>)
 8003266:	fba3 2301 	umull	r2, r3, r3, r1
 800326a:	095b      	lsrs	r3, r3, #5
 800326c:	2264      	movs	r2, #100	@ 0x64
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	1acb      	subs	r3, r1, r3
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800327a:	4b36      	ldr	r3, [pc, #216]	@ (8003354 <UART_SetConfig+0x2d4>)
 800327c:	fba3 2302 	umull	r2, r3, r3, r2
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003288:	441c      	add	r4, r3
 800328a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800328e:	2200      	movs	r2, #0
 8003290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003294:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003298:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800329c:	4642      	mov	r2, r8
 800329e:	464b      	mov	r3, r9
 80032a0:	1891      	adds	r1, r2, r2
 80032a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80032a4:	415b      	adcs	r3, r3
 80032a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80032ac:	4641      	mov	r1, r8
 80032ae:	1851      	adds	r1, r2, r1
 80032b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80032b2:	4649      	mov	r1, r9
 80032b4:	414b      	adcs	r3, r1
 80032b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80032c4:	4659      	mov	r1, fp
 80032c6:	00cb      	lsls	r3, r1, #3
 80032c8:	4651      	mov	r1, sl
 80032ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ce:	4651      	mov	r1, sl
 80032d0:	00ca      	lsls	r2, r1, #3
 80032d2:	4610      	mov	r0, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	4603      	mov	r3, r0
 80032d8:	4642      	mov	r2, r8
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032e0:	464b      	mov	r3, r9
 80032e2:	460a      	mov	r2, r1
 80032e4:	eb42 0303 	adc.w	r3, r2, r3
 80032e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003300:	460b      	mov	r3, r1
 8003302:	18db      	adds	r3, r3, r3
 8003304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003306:	4613      	mov	r3, r2
 8003308:	eb42 0303 	adc.w	r3, r2, r3
 800330c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800330e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003312:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003316:	f7fc ffb3 	bl	8000280 <__aeabi_uldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4b0d      	ldr	r3, [pc, #52]	@ (8003354 <UART_SetConfig+0x2d4>)
 8003320:	fba3 1302 	umull	r1, r3, r3, r2
 8003324:	095b      	lsrs	r3, r3, #5
 8003326:	2164      	movs	r1, #100	@ 0x64
 8003328:	fb01 f303 	mul.w	r3, r1, r3
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	3332      	adds	r3, #50	@ 0x32
 8003332:	4a08      	ldr	r2, [pc, #32]	@ (8003354 <UART_SetConfig+0x2d4>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	095b      	lsrs	r3, r3, #5
 800333a:	f003 0207 	and.w	r2, r3, #7
 800333e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4422      	add	r2, r4
 8003346:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003348:	e106      	b.n	8003558 <UART_SetConfig+0x4d8>
 800334a:	bf00      	nop
 800334c:	40011000 	.word	0x40011000
 8003350:	40011400 	.word	0x40011400
 8003354:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800335c:	2200      	movs	r2, #0
 800335e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003362:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003366:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800336a:	4642      	mov	r2, r8
 800336c:	464b      	mov	r3, r9
 800336e:	1891      	adds	r1, r2, r2
 8003370:	6239      	str	r1, [r7, #32]
 8003372:	415b      	adcs	r3, r3
 8003374:	627b      	str	r3, [r7, #36]	@ 0x24
 8003376:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800337a:	4641      	mov	r1, r8
 800337c:	1854      	adds	r4, r2, r1
 800337e:	4649      	mov	r1, r9
 8003380:	eb43 0501 	adc.w	r5, r3, r1
 8003384:	f04f 0200 	mov.w	r2, #0
 8003388:	f04f 0300 	mov.w	r3, #0
 800338c:	00eb      	lsls	r3, r5, #3
 800338e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003392:	00e2      	lsls	r2, r4, #3
 8003394:	4614      	mov	r4, r2
 8003396:	461d      	mov	r5, r3
 8003398:	4643      	mov	r3, r8
 800339a:	18e3      	adds	r3, r4, r3
 800339c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80033a0:	464b      	mov	r3, r9
 80033a2:	eb45 0303 	adc.w	r3, r5, r3
 80033a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80033aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80033b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80033c6:	4629      	mov	r1, r5
 80033c8:	008b      	lsls	r3, r1, #2
 80033ca:	4621      	mov	r1, r4
 80033cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033d0:	4621      	mov	r1, r4
 80033d2:	008a      	lsls	r2, r1, #2
 80033d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80033d8:	f7fc ff52 	bl	8000280 <__aeabi_uldivmod>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4b60      	ldr	r3, [pc, #384]	@ (8003564 <UART_SetConfig+0x4e4>)
 80033e2:	fba3 2302 	umull	r2, r3, r3, r2
 80033e6:	095b      	lsrs	r3, r3, #5
 80033e8:	011c      	lsls	r4, r3, #4
 80033ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ee:	2200      	movs	r2, #0
 80033f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80033fc:	4642      	mov	r2, r8
 80033fe:	464b      	mov	r3, r9
 8003400:	1891      	adds	r1, r2, r2
 8003402:	61b9      	str	r1, [r7, #24]
 8003404:	415b      	adcs	r3, r3
 8003406:	61fb      	str	r3, [r7, #28]
 8003408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800340c:	4641      	mov	r1, r8
 800340e:	1851      	adds	r1, r2, r1
 8003410:	6139      	str	r1, [r7, #16]
 8003412:	4649      	mov	r1, r9
 8003414:	414b      	adcs	r3, r1
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	f04f 0300 	mov.w	r3, #0
 8003420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003424:	4659      	mov	r1, fp
 8003426:	00cb      	lsls	r3, r1, #3
 8003428:	4651      	mov	r1, sl
 800342a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800342e:	4651      	mov	r1, sl
 8003430:	00ca      	lsls	r2, r1, #3
 8003432:	4610      	mov	r0, r2
 8003434:	4619      	mov	r1, r3
 8003436:	4603      	mov	r3, r0
 8003438:	4642      	mov	r2, r8
 800343a:	189b      	adds	r3, r3, r2
 800343c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003440:	464b      	mov	r3, r9
 8003442:	460a      	mov	r2, r1
 8003444:	eb42 0303 	adc.w	r3, r2, r3
 8003448:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800344c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003456:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003464:	4649      	mov	r1, r9
 8003466:	008b      	lsls	r3, r1, #2
 8003468:	4641      	mov	r1, r8
 800346a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800346e:	4641      	mov	r1, r8
 8003470:	008a      	lsls	r2, r1, #2
 8003472:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003476:	f7fc ff03 	bl	8000280 <__aeabi_uldivmod>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4611      	mov	r1, r2
 8003480:	4b38      	ldr	r3, [pc, #224]	@ (8003564 <UART_SetConfig+0x4e4>)
 8003482:	fba3 2301 	umull	r2, r3, r3, r1
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2264      	movs	r2, #100	@ 0x64
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	1acb      	subs	r3, r1, r3
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	3332      	adds	r3, #50	@ 0x32
 8003494:	4a33      	ldr	r2, [pc, #204]	@ (8003564 <UART_SetConfig+0x4e4>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034a0:	441c      	add	r4, r3
 80034a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034a6:	2200      	movs	r2, #0
 80034a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80034aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80034ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80034b0:	4642      	mov	r2, r8
 80034b2:	464b      	mov	r3, r9
 80034b4:	1891      	adds	r1, r2, r2
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	415b      	adcs	r3, r3
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034c0:	4641      	mov	r1, r8
 80034c2:	1851      	adds	r1, r2, r1
 80034c4:	6039      	str	r1, [r7, #0]
 80034c6:	4649      	mov	r1, r9
 80034c8:	414b      	adcs	r3, r1
 80034ca:	607b      	str	r3, [r7, #4]
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034d8:	4659      	mov	r1, fp
 80034da:	00cb      	lsls	r3, r1, #3
 80034dc:	4651      	mov	r1, sl
 80034de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034e2:	4651      	mov	r1, sl
 80034e4:	00ca      	lsls	r2, r1, #3
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	4603      	mov	r3, r0
 80034ec:	4642      	mov	r2, r8
 80034ee:	189b      	adds	r3, r3, r2
 80034f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034f2:	464b      	mov	r3, r9
 80034f4:	460a      	mov	r2, r1
 80034f6:	eb42 0303 	adc.w	r3, r2, r3
 80034fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	663b      	str	r3, [r7, #96]	@ 0x60
 8003506:	667a      	str	r2, [r7, #100]	@ 0x64
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003514:	4649      	mov	r1, r9
 8003516:	008b      	lsls	r3, r1, #2
 8003518:	4641      	mov	r1, r8
 800351a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800351e:	4641      	mov	r1, r8
 8003520:	008a      	lsls	r2, r1, #2
 8003522:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003526:	f7fc feab 	bl	8000280 <__aeabi_uldivmod>
 800352a:	4602      	mov	r2, r0
 800352c:	460b      	mov	r3, r1
 800352e:	4b0d      	ldr	r3, [pc, #52]	@ (8003564 <UART_SetConfig+0x4e4>)
 8003530:	fba3 1302 	umull	r1, r3, r3, r2
 8003534:	095b      	lsrs	r3, r3, #5
 8003536:	2164      	movs	r1, #100	@ 0x64
 8003538:	fb01 f303 	mul.w	r3, r1, r3
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	3332      	adds	r3, #50	@ 0x32
 8003542:	4a08      	ldr	r2, [pc, #32]	@ (8003564 <UART_SetConfig+0x4e4>)
 8003544:	fba2 2303 	umull	r2, r3, r2, r3
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	f003 020f 	and.w	r2, r3, #15
 800354e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4422      	add	r2, r4
 8003556:	609a      	str	r2, [r3, #8]
}
 8003558:	bf00      	nop
 800355a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800355e:	46bd      	mov	sp, r7
 8003560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003564:	51eb851f 	.word	0x51eb851f

08003568 <std>:
 8003568:	2300      	movs	r3, #0
 800356a:	b510      	push	{r4, lr}
 800356c:	4604      	mov	r4, r0
 800356e:	e9c0 3300 	strd	r3, r3, [r0]
 8003572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003576:	6083      	str	r3, [r0, #8]
 8003578:	8181      	strh	r1, [r0, #12]
 800357a:	6643      	str	r3, [r0, #100]	@ 0x64
 800357c:	81c2      	strh	r2, [r0, #14]
 800357e:	6183      	str	r3, [r0, #24]
 8003580:	4619      	mov	r1, r3
 8003582:	2208      	movs	r2, #8
 8003584:	305c      	adds	r0, #92	@ 0x5c
 8003586:	f000 f9f9 	bl	800397c <memset>
 800358a:	4b0d      	ldr	r3, [pc, #52]	@ (80035c0 <std+0x58>)
 800358c:	6263      	str	r3, [r4, #36]	@ 0x24
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <std+0x5c>)
 8003590:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003592:	4b0d      	ldr	r3, [pc, #52]	@ (80035c8 <std+0x60>)
 8003594:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003596:	4b0d      	ldr	r3, [pc, #52]	@ (80035cc <std+0x64>)
 8003598:	6323      	str	r3, [r4, #48]	@ 0x30
 800359a:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <std+0x68>)
 800359c:	6224      	str	r4, [r4, #32]
 800359e:	429c      	cmp	r4, r3
 80035a0:	d006      	beq.n	80035b0 <std+0x48>
 80035a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035a6:	4294      	cmp	r4, r2
 80035a8:	d002      	beq.n	80035b0 <std+0x48>
 80035aa:	33d0      	adds	r3, #208	@ 0xd0
 80035ac:	429c      	cmp	r4, r3
 80035ae:	d105      	bne.n	80035bc <std+0x54>
 80035b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035b8:	f000 ba58 	b.w	8003a6c <__retarget_lock_init_recursive>
 80035bc:	bd10      	pop	{r4, pc}
 80035be:	bf00      	nop
 80035c0:	080037cd 	.word	0x080037cd
 80035c4:	080037ef 	.word	0x080037ef
 80035c8:	08003827 	.word	0x08003827
 80035cc:	0800384b 	.word	0x0800384b
 80035d0:	20000468 	.word	0x20000468

080035d4 <stdio_exit_handler>:
 80035d4:	4a02      	ldr	r2, [pc, #8]	@ (80035e0 <stdio_exit_handler+0xc>)
 80035d6:	4903      	ldr	r1, [pc, #12]	@ (80035e4 <stdio_exit_handler+0x10>)
 80035d8:	4803      	ldr	r0, [pc, #12]	@ (80035e8 <stdio_exit_handler+0x14>)
 80035da:	f000 b869 	b.w	80036b0 <_fwalk_sglue>
 80035de:	bf00      	nop
 80035e0:	2000000c 	.word	0x2000000c
 80035e4:	08004309 	.word	0x08004309
 80035e8:	2000001c 	.word	0x2000001c

080035ec <cleanup_stdio>:
 80035ec:	6841      	ldr	r1, [r0, #4]
 80035ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003620 <cleanup_stdio+0x34>)
 80035f0:	4299      	cmp	r1, r3
 80035f2:	b510      	push	{r4, lr}
 80035f4:	4604      	mov	r4, r0
 80035f6:	d001      	beq.n	80035fc <cleanup_stdio+0x10>
 80035f8:	f000 fe86 	bl	8004308 <_fflush_r>
 80035fc:	68a1      	ldr	r1, [r4, #8]
 80035fe:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <cleanup_stdio+0x38>)
 8003600:	4299      	cmp	r1, r3
 8003602:	d002      	beq.n	800360a <cleanup_stdio+0x1e>
 8003604:	4620      	mov	r0, r4
 8003606:	f000 fe7f 	bl	8004308 <_fflush_r>
 800360a:	68e1      	ldr	r1, [r4, #12]
 800360c:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <cleanup_stdio+0x3c>)
 800360e:	4299      	cmp	r1, r3
 8003610:	d004      	beq.n	800361c <cleanup_stdio+0x30>
 8003612:	4620      	mov	r0, r4
 8003614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003618:	f000 be76 	b.w	8004308 <_fflush_r>
 800361c:	bd10      	pop	{r4, pc}
 800361e:	bf00      	nop
 8003620:	20000468 	.word	0x20000468
 8003624:	200004d0 	.word	0x200004d0
 8003628:	20000538 	.word	0x20000538

0800362c <global_stdio_init.part.0>:
 800362c:	b510      	push	{r4, lr}
 800362e:	4b0b      	ldr	r3, [pc, #44]	@ (800365c <global_stdio_init.part.0+0x30>)
 8003630:	4c0b      	ldr	r4, [pc, #44]	@ (8003660 <global_stdio_init.part.0+0x34>)
 8003632:	4a0c      	ldr	r2, [pc, #48]	@ (8003664 <global_stdio_init.part.0+0x38>)
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	4620      	mov	r0, r4
 8003638:	2200      	movs	r2, #0
 800363a:	2104      	movs	r1, #4
 800363c:	f7ff ff94 	bl	8003568 <std>
 8003640:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003644:	2201      	movs	r2, #1
 8003646:	2109      	movs	r1, #9
 8003648:	f7ff ff8e 	bl	8003568 <std>
 800364c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003650:	2202      	movs	r2, #2
 8003652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003656:	2112      	movs	r1, #18
 8003658:	f7ff bf86 	b.w	8003568 <std>
 800365c:	200005a0 	.word	0x200005a0
 8003660:	20000468 	.word	0x20000468
 8003664:	080035d5 	.word	0x080035d5

08003668 <__sfp_lock_acquire>:
 8003668:	4801      	ldr	r0, [pc, #4]	@ (8003670 <__sfp_lock_acquire+0x8>)
 800366a:	f000 ba00 	b.w	8003a6e <__retarget_lock_acquire_recursive>
 800366e:	bf00      	nop
 8003670:	200005a9 	.word	0x200005a9

08003674 <__sfp_lock_release>:
 8003674:	4801      	ldr	r0, [pc, #4]	@ (800367c <__sfp_lock_release+0x8>)
 8003676:	f000 b9fb 	b.w	8003a70 <__retarget_lock_release_recursive>
 800367a:	bf00      	nop
 800367c:	200005a9 	.word	0x200005a9

08003680 <__sinit>:
 8003680:	b510      	push	{r4, lr}
 8003682:	4604      	mov	r4, r0
 8003684:	f7ff fff0 	bl	8003668 <__sfp_lock_acquire>
 8003688:	6a23      	ldr	r3, [r4, #32]
 800368a:	b11b      	cbz	r3, 8003694 <__sinit+0x14>
 800368c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003690:	f7ff bff0 	b.w	8003674 <__sfp_lock_release>
 8003694:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <__sinit+0x28>)
 8003696:	6223      	str	r3, [r4, #32]
 8003698:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <__sinit+0x2c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1f5      	bne.n	800368c <__sinit+0xc>
 80036a0:	f7ff ffc4 	bl	800362c <global_stdio_init.part.0>
 80036a4:	e7f2      	b.n	800368c <__sinit+0xc>
 80036a6:	bf00      	nop
 80036a8:	080035ed 	.word	0x080035ed
 80036ac:	200005a0 	.word	0x200005a0

080036b0 <_fwalk_sglue>:
 80036b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036b4:	4607      	mov	r7, r0
 80036b6:	4688      	mov	r8, r1
 80036b8:	4614      	mov	r4, r2
 80036ba:	2600      	movs	r6, #0
 80036bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036c0:	f1b9 0901 	subs.w	r9, r9, #1
 80036c4:	d505      	bpl.n	80036d2 <_fwalk_sglue+0x22>
 80036c6:	6824      	ldr	r4, [r4, #0]
 80036c8:	2c00      	cmp	r4, #0
 80036ca:	d1f7      	bne.n	80036bc <_fwalk_sglue+0xc>
 80036cc:	4630      	mov	r0, r6
 80036ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036d2:	89ab      	ldrh	r3, [r5, #12]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d907      	bls.n	80036e8 <_fwalk_sglue+0x38>
 80036d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036dc:	3301      	adds	r3, #1
 80036de:	d003      	beq.n	80036e8 <_fwalk_sglue+0x38>
 80036e0:	4629      	mov	r1, r5
 80036e2:	4638      	mov	r0, r7
 80036e4:	47c0      	blx	r8
 80036e6:	4306      	orrs	r6, r0
 80036e8:	3568      	adds	r5, #104	@ 0x68
 80036ea:	e7e9      	b.n	80036c0 <_fwalk_sglue+0x10>

080036ec <iprintf>:
 80036ec:	b40f      	push	{r0, r1, r2, r3}
 80036ee:	b507      	push	{r0, r1, r2, lr}
 80036f0:	4906      	ldr	r1, [pc, #24]	@ (800370c <iprintf+0x20>)
 80036f2:	ab04      	add	r3, sp, #16
 80036f4:	6808      	ldr	r0, [r1, #0]
 80036f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80036fa:	6881      	ldr	r1, [r0, #8]
 80036fc:	9301      	str	r3, [sp, #4]
 80036fe:	f000 fadb 	bl	8003cb8 <_vfiprintf_r>
 8003702:	b003      	add	sp, #12
 8003704:	f85d eb04 	ldr.w	lr, [sp], #4
 8003708:	b004      	add	sp, #16
 800370a:	4770      	bx	lr
 800370c:	20000018 	.word	0x20000018

08003710 <_puts_r>:
 8003710:	6a03      	ldr	r3, [r0, #32]
 8003712:	b570      	push	{r4, r5, r6, lr}
 8003714:	6884      	ldr	r4, [r0, #8]
 8003716:	4605      	mov	r5, r0
 8003718:	460e      	mov	r6, r1
 800371a:	b90b      	cbnz	r3, 8003720 <_puts_r+0x10>
 800371c:	f7ff ffb0 	bl	8003680 <__sinit>
 8003720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003722:	07db      	lsls	r3, r3, #31
 8003724:	d405      	bmi.n	8003732 <_puts_r+0x22>
 8003726:	89a3      	ldrh	r3, [r4, #12]
 8003728:	0598      	lsls	r0, r3, #22
 800372a:	d402      	bmi.n	8003732 <_puts_r+0x22>
 800372c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800372e:	f000 f99e 	bl	8003a6e <__retarget_lock_acquire_recursive>
 8003732:	89a3      	ldrh	r3, [r4, #12]
 8003734:	0719      	lsls	r1, r3, #28
 8003736:	d502      	bpl.n	800373e <_puts_r+0x2e>
 8003738:	6923      	ldr	r3, [r4, #16]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d135      	bne.n	80037aa <_puts_r+0x9a>
 800373e:	4621      	mov	r1, r4
 8003740:	4628      	mov	r0, r5
 8003742:	f000 f8c5 	bl	80038d0 <__swsetup_r>
 8003746:	b380      	cbz	r0, 80037aa <_puts_r+0x9a>
 8003748:	f04f 35ff 	mov.w	r5, #4294967295
 800374c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800374e:	07da      	lsls	r2, r3, #31
 8003750:	d405      	bmi.n	800375e <_puts_r+0x4e>
 8003752:	89a3      	ldrh	r3, [r4, #12]
 8003754:	059b      	lsls	r3, r3, #22
 8003756:	d402      	bmi.n	800375e <_puts_r+0x4e>
 8003758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800375a:	f000 f989 	bl	8003a70 <__retarget_lock_release_recursive>
 800375e:	4628      	mov	r0, r5
 8003760:	bd70      	pop	{r4, r5, r6, pc}
 8003762:	2b00      	cmp	r3, #0
 8003764:	da04      	bge.n	8003770 <_puts_r+0x60>
 8003766:	69a2      	ldr	r2, [r4, #24]
 8003768:	429a      	cmp	r2, r3
 800376a:	dc17      	bgt.n	800379c <_puts_r+0x8c>
 800376c:	290a      	cmp	r1, #10
 800376e:	d015      	beq.n	800379c <_puts_r+0x8c>
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	6022      	str	r2, [r4, #0]
 8003776:	7019      	strb	r1, [r3, #0]
 8003778:	68a3      	ldr	r3, [r4, #8]
 800377a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800377e:	3b01      	subs	r3, #1
 8003780:	60a3      	str	r3, [r4, #8]
 8003782:	2900      	cmp	r1, #0
 8003784:	d1ed      	bne.n	8003762 <_puts_r+0x52>
 8003786:	2b00      	cmp	r3, #0
 8003788:	da11      	bge.n	80037ae <_puts_r+0x9e>
 800378a:	4622      	mov	r2, r4
 800378c:	210a      	movs	r1, #10
 800378e:	4628      	mov	r0, r5
 8003790:	f000 f85f 	bl	8003852 <__swbuf_r>
 8003794:	3001      	adds	r0, #1
 8003796:	d0d7      	beq.n	8003748 <_puts_r+0x38>
 8003798:	250a      	movs	r5, #10
 800379a:	e7d7      	b.n	800374c <_puts_r+0x3c>
 800379c:	4622      	mov	r2, r4
 800379e:	4628      	mov	r0, r5
 80037a0:	f000 f857 	bl	8003852 <__swbuf_r>
 80037a4:	3001      	adds	r0, #1
 80037a6:	d1e7      	bne.n	8003778 <_puts_r+0x68>
 80037a8:	e7ce      	b.n	8003748 <_puts_r+0x38>
 80037aa:	3e01      	subs	r6, #1
 80037ac:	e7e4      	b.n	8003778 <_puts_r+0x68>
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	1c5a      	adds	r2, r3, #1
 80037b2:	6022      	str	r2, [r4, #0]
 80037b4:	220a      	movs	r2, #10
 80037b6:	701a      	strb	r2, [r3, #0]
 80037b8:	e7ee      	b.n	8003798 <_puts_r+0x88>
	...

080037bc <puts>:
 80037bc:	4b02      	ldr	r3, [pc, #8]	@ (80037c8 <puts+0xc>)
 80037be:	4601      	mov	r1, r0
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	f7ff bfa5 	b.w	8003710 <_puts_r>
 80037c6:	bf00      	nop
 80037c8:	20000018 	.word	0x20000018

080037cc <__sread>:
 80037cc:	b510      	push	{r4, lr}
 80037ce:	460c      	mov	r4, r1
 80037d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d4:	f000 f8fc 	bl	80039d0 <_read_r>
 80037d8:	2800      	cmp	r0, #0
 80037da:	bfab      	itete	ge
 80037dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037de:	89a3      	ldrhlt	r3, [r4, #12]
 80037e0:	181b      	addge	r3, r3, r0
 80037e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037e6:	bfac      	ite	ge
 80037e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037ea:	81a3      	strhlt	r3, [r4, #12]
 80037ec:	bd10      	pop	{r4, pc}

080037ee <__swrite>:
 80037ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f2:	461f      	mov	r7, r3
 80037f4:	898b      	ldrh	r3, [r1, #12]
 80037f6:	05db      	lsls	r3, r3, #23
 80037f8:	4605      	mov	r5, r0
 80037fa:	460c      	mov	r4, r1
 80037fc:	4616      	mov	r6, r2
 80037fe:	d505      	bpl.n	800380c <__swrite+0x1e>
 8003800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003804:	2302      	movs	r3, #2
 8003806:	2200      	movs	r2, #0
 8003808:	f000 f8d0 	bl	80039ac <_lseek_r>
 800380c:	89a3      	ldrh	r3, [r4, #12]
 800380e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003816:	81a3      	strh	r3, [r4, #12]
 8003818:	4632      	mov	r2, r6
 800381a:	463b      	mov	r3, r7
 800381c:	4628      	mov	r0, r5
 800381e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003822:	f000 b8e7 	b.w	80039f4 <_write_r>

08003826 <__sseek>:
 8003826:	b510      	push	{r4, lr}
 8003828:	460c      	mov	r4, r1
 800382a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800382e:	f000 f8bd 	bl	80039ac <_lseek_r>
 8003832:	1c43      	adds	r3, r0, #1
 8003834:	89a3      	ldrh	r3, [r4, #12]
 8003836:	bf15      	itete	ne
 8003838:	6560      	strne	r0, [r4, #84]	@ 0x54
 800383a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800383e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003842:	81a3      	strheq	r3, [r4, #12]
 8003844:	bf18      	it	ne
 8003846:	81a3      	strhne	r3, [r4, #12]
 8003848:	bd10      	pop	{r4, pc}

0800384a <__sclose>:
 800384a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800384e:	f000 b89d 	b.w	800398c <_close_r>

08003852 <__swbuf_r>:
 8003852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003854:	460e      	mov	r6, r1
 8003856:	4614      	mov	r4, r2
 8003858:	4605      	mov	r5, r0
 800385a:	b118      	cbz	r0, 8003864 <__swbuf_r+0x12>
 800385c:	6a03      	ldr	r3, [r0, #32]
 800385e:	b90b      	cbnz	r3, 8003864 <__swbuf_r+0x12>
 8003860:	f7ff ff0e 	bl	8003680 <__sinit>
 8003864:	69a3      	ldr	r3, [r4, #24]
 8003866:	60a3      	str	r3, [r4, #8]
 8003868:	89a3      	ldrh	r3, [r4, #12]
 800386a:	071a      	lsls	r2, r3, #28
 800386c:	d501      	bpl.n	8003872 <__swbuf_r+0x20>
 800386e:	6923      	ldr	r3, [r4, #16]
 8003870:	b943      	cbnz	r3, 8003884 <__swbuf_r+0x32>
 8003872:	4621      	mov	r1, r4
 8003874:	4628      	mov	r0, r5
 8003876:	f000 f82b 	bl	80038d0 <__swsetup_r>
 800387a:	b118      	cbz	r0, 8003884 <__swbuf_r+0x32>
 800387c:	f04f 37ff 	mov.w	r7, #4294967295
 8003880:	4638      	mov	r0, r7
 8003882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	6922      	ldr	r2, [r4, #16]
 8003888:	1a98      	subs	r0, r3, r2
 800388a:	6963      	ldr	r3, [r4, #20]
 800388c:	b2f6      	uxtb	r6, r6
 800388e:	4283      	cmp	r3, r0
 8003890:	4637      	mov	r7, r6
 8003892:	dc05      	bgt.n	80038a0 <__swbuf_r+0x4e>
 8003894:	4621      	mov	r1, r4
 8003896:	4628      	mov	r0, r5
 8003898:	f000 fd36 	bl	8004308 <_fflush_r>
 800389c:	2800      	cmp	r0, #0
 800389e:	d1ed      	bne.n	800387c <__swbuf_r+0x2a>
 80038a0:	68a3      	ldr	r3, [r4, #8]
 80038a2:	3b01      	subs	r3, #1
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	6022      	str	r2, [r4, #0]
 80038ac:	701e      	strb	r6, [r3, #0]
 80038ae:	6962      	ldr	r2, [r4, #20]
 80038b0:	1c43      	adds	r3, r0, #1
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d004      	beq.n	80038c0 <__swbuf_r+0x6e>
 80038b6:	89a3      	ldrh	r3, [r4, #12]
 80038b8:	07db      	lsls	r3, r3, #31
 80038ba:	d5e1      	bpl.n	8003880 <__swbuf_r+0x2e>
 80038bc:	2e0a      	cmp	r6, #10
 80038be:	d1df      	bne.n	8003880 <__swbuf_r+0x2e>
 80038c0:	4621      	mov	r1, r4
 80038c2:	4628      	mov	r0, r5
 80038c4:	f000 fd20 	bl	8004308 <_fflush_r>
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d0d9      	beq.n	8003880 <__swbuf_r+0x2e>
 80038cc:	e7d6      	b.n	800387c <__swbuf_r+0x2a>
	...

080038d0 <__swsetup_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4b29      	ldr	r3, [pc, #164]	@ (8003978 <__swsetup_r+0xa8>)
 80038d4:	4605      	mov	r5, r0
 80038d6:	6818      	ldr	r0, [r3, #0]
 80038d8:	460c      	mov	r4, r1
 80038da:	b118      	cbz	r0, 80038e4 <__swsetup_r+0x14>
 80038dc:	6a03      	ldr	r3, [r0, #32]
 80038de:	b90b      	cbnz	r3, 80038e4 <__swsetup_r+0x14>
 80038e0:	f7ff fece 	bl	8003680 <__sinit>
 80038e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038e8:	0719      	lsls	r1, r3, #28
 80038ea:	d422      	bmi.n	8003932 <__swsetup_r+0x62>
 80038ec:	06da      	lsls	r2, r3, #27
 80038ee:	d407      	bmi.n	8003900 <__swsetup_r+0x30>
 80038f0:	2209      	movs	r2, #9
 80038f2:	602a      	str	r2, [r5, #0]
 80038f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038f8:	81a3      	strh	r3, [r4, #12]
 80038fa:	f04f 30ff 	mov.w	r0, #4294967295
 80038fe:	e033      	b.n	8003968 <__swsetup_r+0x98>
 8003900:	0758      	lsls	r0, r3, #29
 8003902:	d512      	bpl.n	800392a <__swsetup_r+0x5a>
 8003904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003906:	b141      	cbz	r1, 800391a <__swsetup_r+0x4a>
 8003908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800390c:	4299      	cmp	r1, r3
 800390e:	d002      	beq.n	8003916 <__swsetup_r+0x46>
 8003910:	4628      	mov	r0, r5
 8003912:	f000 f8af 	bl	8003a74 <_free_r>
 8003916:	2300      	movs	r3, #0
 8003918:	6363      	str	r3, [r4, #52]	@ 0x34
 800391a:	89a3      	ldrh	r3, [r4, #12]
 800391c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003920:	81a3      	strh	r3, [r4, #12]
 8003922:	2300      	movs	r3, #0
 8003924:	6063      	str	r3, [r4, #4]
 8003926:	6923      	ldr	r3, [r4, #16]
 8003928:	6023      	str	r3, [r4, #0]
 800392a:	89a3      	ldrh	r3, [r4, #12]
 800392c:	f043 0308 	orr.w	r3, r3, #8
 8003930:	81a3      	strh	r3, [r4, #12]
 8003932:	6923      	ldr	r3, [r4, #16]
 8003934:	b94b      	cbnz	r3, 800394a <__swsetup_r+0x7a>
 8003936:	89a3      	ldrh	r3, [r4, #12]
 8003938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800393c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003940:	d003      	beq.n	800394a <__swsetup_r+0x7a>
 8003942:	4621      	mov	r1, r4
 8003944:	4628      	mov	r0, r5
 8003946:	f000 fd2d 	bl	80043a4 <__smakebuf_r>
 800394a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800394e:	f013 0201 	ands.w	r2, r3, #1
 8003952:	d00a      	beq.n	800396a <__swsetup_r+0x9a>
 8003954:	2200      	movs	r2, #0
 8003956:	60a2      	str	r2, [r4, #8]
 8003958:	6962      	ldr	r2, [r4, #20]
 800395a:	4252      	negs	r2, r2
 800395c:	61a2      	str	r2, [r4, #24]
 800395e:	6922      	ldr	r2, [r4, #16]
 8003960:	b942      	cbnz	r2, 8003974 <__swsetup_r+0xa4>
 8003962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003966:	d1c5      	bne.n	80038f4 <__swsetup_r+0x24>
 8003968:	bd38      	pop	{r3, r4, r5, pc}
 800396a:	0799      	lsls	r1, r3, #30
 800396c:	bf58      	it	pl
 800396e:	6962      	ldrpl	r2, [r4, #20]
 8003970:	60a2      	str	r2, [r4, #8]
 8003972:	e7f4      	b.n	800395e <__swsetup_r+0x8e>
 8003974:	2000      	movs	r0, #0
 8003976:	e7f7      	b.n	8003968 <__swsetup_r+0x98>
 8003978:	20000018 	.word	0x20000018

0800397c <memset>:
 800397c:	4402      	add	r2, r0
 800397e:	4603      	mov	r3, r0
 8003980:	4293      	cmp	r3, r2
 8003982:	d100      	bne.n	8003986 <memset+0xa>
 8003984:	4770      	bx	lr
 8003986:	f803 1b01 	strb.w	r1, [r3], #1
 800398a:	e7f9      	b.n	8003980 <memset+0x4>

0800398c <_close_r>:
 800398c:	b538      	push	{r3, r4, r5, lr}
 800398e:	4d06      	ldr	r5, [pc, #24]	@ (80039a8 <_close_r+0x1c>)
 8003990:	2300      	movs	r3, #0
 8003992:	4604      	mov	r4, r0
 8003994:	4608      	mov	r0, r1
 8003996:	602b      	str	r3, [r5, #0]
 8003998:	f7fd fcbe 	bl	8001318 <_close>
 800399c:	1c43      	adds	r3, r0, #1
 800399e:	d102      	bne.n	80039a6 <_close_r+0x1a>
 80039a0:	682b      	ldr	r3, [r5, #0]
 80039a2:	b103      	cbz	r3, 80039a6 <_close_r+0x1a>
 80039a4:	6023      	str	r3, [r4, #0]
 80039a6:	bd38      	pop	{r3, r4, r5, pc}
 80039a8:	200005a4 	.word	0x200005a4

080039ac <_lseek_r>:
 80039ac:	b538      	push	{r3, r4, r5, lr}
 80039ae:	4d07      	ldr	r5, [pc, #28]	@ (80039cc <_lseek_r+0x20>)
 80039b0:	4604      	mov	r4, r0
 80039b2:	4608      	mov	r0, r1
 80039b4:	4611      	mov	r1, r2
 80039b6:	2200      	movs	r2, #0
 80039b8:	602a      	str	r2, [r5, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	f7fd fcd3 	bl	8001366 <_lseek>
 80039c0:	1c43      	adds	r3, r0, #1
 80039c2:	d102      	bne.n	80039ca <_lseek_r+0x1e>
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	b103      	cbz	r3, 80039ca <_lseek_r+0x1e>
 80039c8:	6023      	str	r3, [r4, #0]
 80039ca:	bd38      	pop	{r3, r4, r5, pc}
 80039cc:	200005a4 	.word	0x200005a4

080039d0 <_read_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	4d07      	ldr	r5, [pc, #28]	@ (80039f0 <_read_r+0x20>)
 80039d4:	4604      	mov	r4, r0
 80039d6:	4608      	mov	r0, r1
 80039d8:	4611      	mov	r1, r2
 80039da:	2200      	movs	r2, #0
 80039dc:	602a      	str	r2, [r5, #0]
 80039de:	461a      	mov	r2, r3
 80039e0:	f7fd fc7d 	bl	80012de <_read>
 80039e4:	1c43      	adds	r3, r0, #1
 80039e6:	d102      	bne.n	80039ee <_read_r+0x1e>
 80039e8:	682b      	ldr	r3, [r5, #0]
 80039ea:	b103      	cbz	r3, 80039ee <_read_r+0x1e>
 80039ec:	6023      	str	r3, [r4, #0]
 80039ee:	bd38      	pop	{r3, r4, r5, pc}
 80039f0:	200005a4 	.word	0x200005a4

080039f4 <_write_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4d07      	ldr	r5, [pc, #28]	@ (8003a14 <_write_r+0x20>)
 80039f8:	4604      	mov	r4, r0
 80039fa:	4608      	mov	r0, r1
 80039fc:	4611      	mov	r1, r2
 80039fe:	2200      	movs	r2, #0
 8003a00:	602a      	str	r2, [r5, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	f7fd f9be 	bl	8000d84 <_write>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d102      	bne.n	8003a12 <_write_r+0x1e>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	b103      	cbz	r3, 8003a12 <_write_r+0x1e>
 8003a10:	6023      	str	r3, [r4, #0]
 8003a12:	bd38      	pop	{r3, r4, r5, pc}
 8003a14:	200005a4 	.word	0x200005a4

08003a18 <__errno>:
 8003a18:	4b01      	ldr	r3, [pc, #4]	@ (8003a20 <__errno+0x8>)
 8003a1a:	6818      	ldr	r0, [r3, #0]
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000018 	.word	0x20000018

08003a24 <__libc_init_array>:
 8003a24:	b570      	push	{r4, r5, r6, lr}
 8003a26:	4d0d      	ldr	r5, [pc, #52]	@ (8003a5c <__libc_init_array+0x38>)
 8003a28:	4c0d      	ldr	r4, [pc, #52]	@ (8003a60 <__libc_init_array+0x3c>)
 8003a2a:	1b64      	subs	r4, r4, r5
 8003a2c:	10a4      	asrs	r4, r4, #2
 8003a2e:	2600      	movs	r6, #0
 8003a30:	42a6      	cmp	r6, r4
 8003a32:	d109      	bne.n	8003a48 <__libc_init_array+0x24>
 8003a34:	4d0b      	ldr	r5, [pc, #44]	@ (8003a64 <__libc_init_array+0x40>)
 8003a36:	4c0c      	ldr	r4, [pc, #48]	@ (8003a68 <__libc_init_array+0x44>)
 8003a38:	f000 fd22 	bl	8004480 <_init>
 8003a3c:	1b64      	subs	r4, r4, r5
 8003a3e:	10a4      	asrs	r4, r4, #2
 8003a40:	2600      	movs	r6, #0
 8003a42:	42a6      	cmp	r6, r4
 8003a44:	d105      	bne.n	8003a52 <__libc_init_array+0x2e>
 8003a46:	bd70      	pop	{r4, r5, r6, pc}
 8003a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a4c:	4798      	blx	r3
 8003a4e:	3601      	adds	r6, #1
 8003a50:	e7ee      	b.n	8003a30 <__libc_init_array+0xc>
 8003a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a56:	4798      	blx	r3
 8003a58:	3601      	adds	r6, #1
 8003a5a:	e7f2      	b.n	8003a42 <__libc_init_array+0x1e>
 8003a5c:	08004848 	.word	0x08004848
 8003a60:	08004848 	.word	0x08004848
 8003a64:	08004848 	.word	0x08004848
 8003a68:	0800484c 	.word	0x0800484c

08003a6c <__retarget_lock_init_recursive>:
 8003a6c:	4770      	bx	lr

08003a6e <__retarget_lock_acquire_recursive>:
 8003a6e:	4770      	bx	lr

08003a70 <__retarget_lock_release_recursive>:
 8003a70:	4770      	bx	lr
	...

08003a74 <_free_r>:
 8003a74:	b538      	push	{r3, r4, r5, lr}
 8003a76:	4605      	mov	r5, r0
 8003a78:	2900      	cmp	r1, #0
 8003a7a:	d041      	beq.n	8003b00 <_free_r+0x8c>
 8003a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a80:	1f0c      	subs	r4, r1, #4
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	bfb8      	it	lt
 8003a86:	18e4      	addlt	r4, r4, r3
 8003a88:	f000 f8e0 	bl	8003c4c <__malloc_lock>
 8003a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003b04 <_free_r+0x90>)
 8003a8e:	6813      	ldr	r3, [r2, #0]
 8003a90:	b933      	cbnz	r3, 8003aa0 <_free_r+0x2c>
 8003a92:	6063      	str	r3, [r4, #4]
 8003a94:	6014      	str	r4, [r2, #0]
 8003a96:	4628      	mov	r0, r5
 8003a98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a9c:	f000 b8dc 	b.w	8003c58 <__malloc_unlock>
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	d908      	bls.n	8003ab6 <_free_r+0x42>
 8003aa4:	6820      	ldr	r0, [r4, #0]
 8003aa6:	1821      	adds	r1, r4, r0
 8003aa8:	428b      	cmp	r3, r1
 8003aaa:	bf01      	itttt	eq
 8003aac:	6819      	ldreq	r1, [r3, #0]
 8003aae:	685b      	ldreq	r3, [r3, #4]
 8003ab0:	1809      	addeq	r1, r1, r0
 8003ab2:	6021      	streq	r1, [r4, #0]
 8003ab4:	e7ed      	b.n	8003a92 <_free_r+0x1e>
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	b10b      	cbz	r3, 8003ac0 <_free_r+0x4c>
 8003abc:	42a3      	cmp	r3, r4
 8003abe:	d9fa      	bls.n	8003ab6 <_free_r+0x42>
 8003ac0:	6811      	ldr	r1, [r2, #0]
 8003ac2:	1850      	adds	r0, r2, r1
 8003ac4:	42a0      	cmp	r0, r4
 8003ac6:	d10b      	bne.n	8003ae0 <_free_r+0x6c>
 8003ac8:	6820      	ldr	r0, [r4, #0]
 8003aca:	4401      	add	r1, r0
 8003acc:	1850      	adds	r0, r2, r1
 8003ace:	4283      	cmp	r3, r0
 8003ad0:	6011      	str	r1, [r2, #0]
 8003ad2:	d1e0      	bne.n	8003a96 <_free_r+0x22>
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	6053      	str	r3, [r2, #4]
 8003ada:	4408      	add	r0, r1
 8003adc:	6010      	str	r0, [r2, #0]
 8003ade:	e7da      	b.n	8003a96 <_free_r+0x22>
 8003ae0:	d902      	bls.n	8003ae8 <_free_r+0x74>
 8003ae2:	230c      	movs	r3, #12
 8003ae4:	602b      	str	r3, [r5, #0]
 8003ae6:	e7d6      	b.n	8003a96 <_free_r+0x22>
 8003ae8:	6820      	ldr	r0, [r4, #0]
 8003aea:	1821      	adds	r1, r4, r0
 8003aec:	428b      	cmp	r3, r1
 8003aee:	bf04      	itt	eq
 8003af0:	6819      	ldreq	r1, [r3, #0]
 8003af2:	685b      	ldreq	r3, [r3, #4]
 8003af4:	6063      	str	r3, [r4, #4]
 8003af6:	bf04      	itt	eq
 8003af8:	1809      	addeq	r1, r1, r0
 8003afa:	6021      	streq	r1, [r4, #0]
 8003afc:	6054      	str	r4, [r2, #4]
 8003afe:	e7ca      	b.n	8003a96 <_free_r+0x22>
 8003b00:	bd38      	pop	{r3, r4, r5, pc}
 8003b02:	bf00      	nop
 8003b04:	200005b0 	.word	0x200005b0

08003b08 <sbrk_aligned>:
 8003b08:	b570      	push	{r4, r5, r6, lr}
 8003b0a:	4e0f      	ldr	r6, [pc, #60]	@ (8003b48 <sbrk_aligned+0x40>)
 8003b0c:	460c      	mov	r4, r1
 8003b0e:	6831      	ldr	r1, [r6, #0]
 8003b10:	4605      	mov	r5, r0
 8003b12:	b911      	cbnz	r1, 8003b1a <sbrk_aligned+0x12>
 8003b14:	f000 fca4 	bl	8004460 <_sbrk_r>
 8003b18:	6030      	str	r0, [r6, #0]
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	f000 fc9f 	bl	8004460 <_sbrk_r>
 8003b22:	1c43      	adds	r3, r0, #1
 8003b24:	d103      	bne.n	8003b2e <sbrk_aligned+0x26>
 8003b26:	f04f 34ff 	mov.w	r4, #4294967295
 8003b2a:	4620      	mov	r0, r4
 8003b2c:	bd70      	pop	{r4, r5, r6, pc}
 8003b2e:	1cc4      	adds	r4, r0, #3
 8003b30:	f024 0403 	bic.w	r4, r4, #3
 8003b34:	42a0      	cmp	r0, r4
 8003b36:	d0f8      	beq.n	8003b2a <sbrk_aligned+0x22>
 8003b38:	1a21      	subs	r1, r4, r0
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	f000 fc90 	bl	8004460 <_sbrk_r>
 8003b40:	3001      	adds	r0, #1
 8003b42:	d1f2      	bne.n	8003b2a <sbrk_aligned+0x22>
 8003b44:	e7ef      	b.n	8003b26 <sbrk_aligned+0x1e>
 8003b46:	bf00      	nop
 8003b48:	200005ac 	.word	0x200005ac

08003b4c <_malloc_r>:
 8003b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b50:	1ccd      	adds	r5, r1, #3
 8003b52:	f025 0503 	bic.w	r5, r5, #3
 8003b56:	3508      	adds	r5, #8
 8003b58:	2d0c      	cmp	r5, #12
 8003b5a:	bf38      	it	cc
 8003b5c:	250c      	movcc	r5, #12
 8003b5e:	2d00      	cmp	r5, #0
 8003b60:	4606      	mov	r6, r0
 8003b62:	db01      	blt.n	8003b68 <_malloc_r+0x1c>
 8003b64:	42a9      	cmp	r1, r5
 8003b66:	d904      	bls.n	8003b72 <_malloc_r+0x26>
 8003b68:	230c      	movs	r3, #12
 8003b6a:	6033      	str	r3, [r6, #0]
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c48 <_malloc_r+0xfc>
 8003b76:	f000 f869 	bl	8003c4c <__malloc_lock>
 8003b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b7e:	461c      	mov	r4, r3
 8003b80:	bb44      	cbnz	r4, 8003bd4 <_malloc_r+0x88>
 8003b82:	4629      	mov	r1, r5
 8003b84:	4630      	mov	r0, r6
 8003b86:	f7ff ffbf 	bl	8003b08 <sbrk_aligned>
 8003b8a:	1c43      	adds	r3, r0, #1
 8003b8c:	4604      	mov	r4, r0
 8003b8e:	d158      	bne.n	8003c42 <_malloc_r+0xf6>
 8003b90:	f8d8 4000 	ldr.w	r4, [r8]
 8003b94:	4627      	mov	r7, r4
 8003b96:	2f00      	cmp	r7, #0
 8003b98:	d143      	bne.n	8003c22 <_malloc_r+0xd6>
 8003b9a:	2c00      	cmp	r4, #0
 8003b9c:	d04b      	beq.n	8003c36 <_malloc_r+0xea>
 8003b9e:	6823      	ldr	r3, [r4, #0]
 8003ba0:	4639      	mov	r1, r7
 8003ba2:	4630      	mov	r0, r6
 8003ba4:	eb04 0903 	add.w	r9, r4, r3
 8003ba8:	f000 fc5a 	bl	8004460 <_sbrk_r>
 8003bac:	4581      	cmp	r9, r0
 8003bae:	d142      	bne.n	8003c36 <_malloc_r+0xea>
 8003bb0:	6821      	ldr	r1, [r4, #0]
 8003bb2:	1a6d      	subs	r5, r5, r1
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f7ff ffa6 	bl	8003b08 <sbrk_aligned>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d03a      	beq.n	8003c36 <_malloc_r+0xea>
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	442b      	add	r3, r5
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	bb62      	cbnz	r2, 8003c28 <_malloc_r+0xdc>
 8003bce:	f8c8 7000 	str.w	r7, [r8]
 8003bd2:	e00f      	b.n	8003bf4 <_malloc_r+0xa8>
 8003bd4:	6822      	ldr	r2, [r4, #0]
 8003bd6:	1b52      	subs	r2, r2, r5
 8003bd8:	d420      	bmi.n	8003c1c <_malloc_r+0xd0>
 8003bda:	2a0b      	cmp	r2, #11
 8003bdc:	d917      	bls.n	8003c0e <_malloc_r+0xc2>
 8003bde:	1961      	adds	r1, r4, r5
 8003be0:	42a3      	cmp	r3, r4
 8003be2:	6025      	str	r5, [r4, #0]
 8003be4:	bf18      	it	ne
 8003be6:	6059      	strne	r1, [r3, #4]
 8003be8:	6863      	ldr	r3, [r4, #4]
 8003bea:	bf08      	it	eq
 8003bec:	f8c8 1000 	streq.w	r1, [r8]
 8003bf0:	5162      	str	r2, [r4, r5]
 8003bf2:	604b      	str	r3, [r1, #4]
 8003bf4:	4630      	mov	r0, r6
 8003bf6:	f000 f82f 	bl	8003c58 <__malloc_unlock>
 8003bfa:	f104 000b 	add.w	r0, r4, #11
 8003bfe:	1d23      	adds	r3, r4, #4
 8003c00:	f020 0007 	bic.w	r0, r0, #7
 8003c04:	1ac2      	subs	r2, r0, r3
 8003c06:	bf1c      	itt	ne
 8003c08:	1a1b      	subne	r3, r3, r0
 8003c0a:	50a3      	strne	r3, [r4, r2]
 8003c0c:	e7af      	b.n	8003b6e <_malloc_r+0x22>
 8003c0e:	6862      	ldr	r2, [r4, #4]
 8003c10:	42a3      	cmp	r3, r4
 8003c12:	bf0c      	ite	eq
 8003c14:	f8c8 2000 	streq.w	r2, [r8]
 8003c18:	605a      	strne	r2, [r3, #4]
 8003c1a:	e7eb      	b.n	8003bf4 <_malloc_r+0xa8>
 8003c1c:	4623      	mov	r3, r4
 8003c1e:	6864      	ldr	r4, [r4, #4]
 8003c20:	e7ae      	b.n	8003b80 <_malloc_r+0x34>
 8003c22:	463c      	mov	r4, r7
 8003c24:	687f      	ldr	r7, [r7, #4]
 8003c26:	e7b6      	b.n	8003b96 <_malloc_r+0x4a>
 8003c28:	461a      	mov	r2, r3
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	42a3      	cmp	r3, r4
 8003c2e:	d1fb      	bne.n	8003c28 <_malloc_r+0xdc>
 8003c30:	2300      	movs	r3, #0
 8003c32:	6053      	str	r3, [r2, #4]
 8003c34:	e7de      	b.n	8003bf4 <_malloc_r+0xa8>
 8003c36:	230c      	movs	r3, #12
 8003c38:	6033      	str	r3, [r6, #0]
 8003c3a:	4630      	mov	r0, r6
 8003c3c:	f000 f80c 	bl	8003c58 <__malloc_unlock>
 8003c40:	e794      	b.n	8003b6c <_malloc_r+0x20>
 8003c42:	6005      	str	r5, [r0, #0]
 8003c44:	e7d6      	b.n	8003bf4 <_malloc_r+0xa8>
 8003c46:	bf00      	nop
 8003c48:	200005b0 	.word	0x200005b0

08003c4c <__malloc_lock>:
 8003c4c:	4801      	ldr	r0, [pc, #4]	@ (8003c54 <__malloc_lock+0x8>)
 8003c4e:	f7ff bf0e 	b.w	8003a6e <__retarget_lock_acquire_recursive>
 8003c52:	bf00      	nop
 8003c54:	200005a8 	.word	0x200005a8

08003c58 <__malloc_unlock>:
 8003c58:	4801      	ldr	r0, [pc, #4]	@ (8003c60 <__malloc_unlock+0x8>)
 8003c5a:	f7ff bf09 	b.w	8003a70 <__retarget_lock_release_recursive>
 8003c5e:	bf00      	nop
 8003c60:	200005a8 	.word	0x200005a8

08003c64 <__sfputc_r>:
 8003c64:	6893      	ldr	r3, [r2, #8]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	b410      	push	{r4}
 8003c6c:	6093      	str	r3, [r2, #8]
 8003c6e:	da08      	bge.n	8003c82 <__sfputc_r+0x1e>
 8003c70:	6994      	ldr	r4, [r2, #24]
 8003c72:	42a3      	cmp	r3, r4
 8003c74:	db01      	blt.n	8003c7a <__sfputc_r+0x16>
 8003c76:	290a      	cmp	r1, #10
 8003c78:	d103      	bne.n	8003c82 <__sfputc_r+0x1e>
 8003c7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c7e:	f7ff bde8 	b.w	8003852 <__swbuf_r>
 8003c82:	6813      	ldr	r3, [r2, #0]
 8003c84:	1c58      	adds	r0, r3, #1
 8003c86:	6010      	str	r0, [r2, #0]
 8003c88:	7019      	strb	r1, [r3, #0]
 8003c8a:	4608      	mov	r0, r1
 8003c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <__sfputs_r>:
 8003c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c94:	4606      	mov	r6, r0
 8003c96:	460f      	mov	r7, r1
 8003c98:	4614      	mov	r4, r2
 8003c9a:	18d5      	adds	r5, r2, r3
 8003c9c:	42ac      	cmp	r4, r5
 8003c9e:	d101      	bne.n	8003ca4 <__sfputs_r+0x12>
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	e007      	b.n	8003cb4 <__sfputs_r+0x22>
 8003ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ca8:	463a      	mov	r2, r7
 8003caa:	4630      	mov	r0, r6
 8003cac:	f7ff ffda 	bl	8003c64 <__sfputc_r>
 8003cb0:	1c43      	adds	r3, r0, #1
 8003cb2:	d1f3      	bne.n	8003c9c <__sfputs_r+0xa>
 8003cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cb8 <_vfiprintf_r>:
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	460d      	mov	r5, r1
 8003cbe:	b09d      	sub	sp, #116	@ 0x74
 8003cc0:	4614      	mov	r4, r2
 8003cc2:	4698      	mov	r8, r3
 8003cc4:	4606      	mov	r6, r0
 8003cc6:	b118      	cbz	r0, 8003cd0 <_vfiprintf_r+0x18>
 8003cc8:	6a03      	ldr	r3, [r0, #32]
 8003cca:	b90b      	cbnz	r3, 8003cd0 <_vfiprintf_r+0x18>
 8003ccc:	f7ff fcd8 	bl	8003680 <__sinit>
 8003cd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cd2:	07d9      	lsls	r1, r3, #31
 8003cd4:	d405      	bmi.n	8003ce2 <_vfiprintf_r+0x2a>
 8003cd6:	89ab      	ldrh	r3, [r5, #12]
 8003cd8:	059a      	lsls	r2, r3, #22
 8003cda:	d402      	bmi.n	8003ce2 <_vfiprintf_r+0x2a>
 8003cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cde:	f7ff fec6 	bl	8003a6e <__retarget_lock_acquire_recursive>
 8003ce2:	89ab      	ldrh	r3, [r5, #12]
 8003ce4:	071b      	lsls	r3, r3, #28
 8003ce6:	d501      	bpl.n	8003cec <_vfiprintf_r+0x34>
 8003ce8:	692b      	ldr	r3, [r5, #16]
 8003cea:	b99b      	cbnz	r3, 8003d14 <_vfiprintf_r+0x5c>
 8003cec:	4629      	mov	r1, r5
 8003cee:	4630      	mov	r0, r6
 8003cf0:	f7ff fdee 	bl	80038d0 <__swsetup_r>
 8003cf4:	b170      	cbz	r0, 8003d14 <_vfiprintf_r+0x5c>
 8003cf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cf8:	07dc      	lsls	r4, r3, #31
 8003cfa:	d504      	bpl.n	8003d06 <_vfiprintf_r+0x4e>
 8003cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003d00:	b01d      	add	sp, #116	@ 0x74
 8003d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d06:	89ab      	ldrh	r3, [r5, #12]
 8003d08:	0598      	lsls	r0, r3, #22
 8003d0a:	d4f7      	bmi.n	8003cfc <_vfiprintf_r+0x44>
 8003d0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d0e:	f7ff feaf 	bl	8003a70 <__retarget_lock_release_recursive>
 8003d12:	e7f3      	b.n	8003cfc <_vfiprintf_r+0x44>
 8003d14:	2300      	movs	r3, #0
 8003d16:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d18:	2320      	movs	r3, #32
 8003d1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d22:	2330      	movs	r3, #48	@ 0x30
 8003d24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003ed4 <_vfiprintf_r+0x21c>
 8003d28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d2c:	f04f 0901 	mov.w	r9, #1
 8003d30:	4623      	mov	r3, r4
 8003d32:	469a      	mov	sl, r3
 8003d34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d38:	b10a      	cbz	r2, 8003d3e <_vfiprintf_r+0x86>
 8003d3a:	2a25      	cmp	r2, #37	@ 0x25
 8003d3c:	d1f9      	bne.n	8003d32 <_vfiprintf_r+0x7a>
 8003d3e:	ebba 0b04 	subs.w	fp, sl, r4
 8003d42:	d00b      	beq.n	8003d5c <_vfiprintf_r+0xa4>
 8003d44:	465b      	mov	r3, fp
 8003d46:	4622      	mov	r2, r4
 8003d48:	4629      	mov	r1, r5
 8003d4a:	4630      	mov	r0, r6
 8003d4c:	f7ff ffa1 	bl	8003c92 <__sfputs_r>
 8003d50:	3001      	adds	r0, #1
 8003d52:	f000 80a7 	beq.w	8003ea4 <_vfiprintf_r+0x1ec>
 8003d56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d58:	445a      	add	r2, fp
 8003d5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 809f 	beq.w	8003ea4 <_vfiprintf_r+0x1ec>
 8003d66:	2300      	movs	r3, #0
 8003d68:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d70:	f10a 0a01 	add.w	sl, sl, #1
 8003d74:	9304      	str	r3, [sp, #16]
 8003d76:	9307      	str	r3, [sp, #28]
 8003d78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d7e:	4654      	mov	r4, sl
 8003d80:	2205      	movs	r2, #5
 8003d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d86:	4853      	ldr	r0, [pc, #332]	@ (8003ed4 <_vfiprintf_r+0x21c>)
 8003d88:	f7fc fa2a 	bl	80001e0 <memchr>
 8003d8c:	9a04      	ldr	r2, [sp, #16]
 8003d8e:	b9d8      	cbnz	r0, 8003dc8 <_vfiprintf_r+0x110>
 8003d90:	06d1      	lsls	r1, r2, #27
 8003d92:	bf44      	itt	mi
 8003d94:	2320      	movmi	r3, #32
 8003d96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d9a:	0713      	lsls	r3, r2, #28
 8003d9c:	bf44      	itt	mi
 8003d9e:	232b      	movmi	r3, #43	@ 0x2b
 8003da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003da4:	f89a 3000 	ldrb.w	r3, [sl]
 8003da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003daa:	d015      	beq.n	8003dd8 <_vfiprintf_r+0x120>
 8003dac:	9a07      	ldr	r2, [sp, #28]
 8003dae:	4654      	mov	r4, sl
 8003db0:	2000      	movs	r0, #0
 8003db2:	f04f 0c0a 	mov.w	ip, #10
 8003db6:	4621      	mov	r1, r4
 8003db8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003dbc:	3b30      	subs	r3, #48	@ 0x30
 8003dbe:	2b09      	cmp	r3, #9
 8003dc0:	d94b      	bls.n	8003e5a <_vfiprintf_r+0x1a2>
 8003dc2:	b1b0      	cbz	r0, 8003df2 <_vfiprintf_r+0x13a>
 8003dc4:	9207      	str	r2, [sp, #28]
 8003dc6:	e014      	b.n	8003df2 <_vfiprintf_r+0x13a>
 8003dc8:	eba0 0308 	sub.w	r3, r0, r8
 8003dcc:	fa09 f303 	lsl.w	r3, r9, r3
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	9304      	str	r3, [sp, #16]
 8003dd4:	46a2      	mov	sl, r4
 8003dd6:	e7d2      	b.n	8003d7e <_vfiprintf_r+0xc6>
 8003dd8:	9b03      	ldr	r3, [sp, #12]
 8003dda:	1d19      	adds	r1, r3, #4
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	9103      	str	r1, [sp, #12]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bfbb      	ittet	lt
 8003de4:	425b      	neglt	r3, r3
 8003de6:	f042 0202 	orrlt.w	r2, r2, #2
 8003dea:	9307      	strge	r3, [sp, #28]
 8003dec:	9307      	strlt	r3, [sp, #28]
 8003dee:	bfb8      	it	lt
 8003df0:	9204      	strlt	r2, [sp, #16]
 8003df2:	7823      	ldrb	r3, [r4, #0]
 8003df4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003df6:	d10a      	bne.n	8003e0e <_vfiprintf_r+0x156>
 8003df8:	7863      	ldrb	r3, [r4, #1]
 8003dfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dfc:	d132      	bne.n	8003e64 <_vfiprintf_r+0x1ac>
 8003dfe:	9b03      	ldr	r3, [sp, #12]
 8003e00:	1d1a      	adds	r2, r3, #4
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	9203      	str	r2, [sp, #12]
 8003e06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e0a:	3402      	adds	r4, #2
 8003e0c:	9305      	str	r3, [sp, #20]
 8003e0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003ee4 <_vfiprintf_r+0x22c>
 8003e12:	7821      	ldrb	r1, [r4, #0]
 8003e14:	2203      	movs	r2, #3
 8003e16:	4650      	mov	r0, sl
 8003e18:	f7fc f9e2 	bl	80001e0 <memchr>
 8003e1c:	b138      	cbz	r0, 8003e2e <_vfiprintf_r+0x176>
 8003e1e:	9b04      	ldr	r3, [sp, #16]
 8003e20:	eba0 000a 	sub.w	r0, r0, sl
 8003e24:	2240      	movs	r2, #64	@ 0x40
 8003e26:	4082      	lsls	r2, r0
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	3401      	adds	r4, #1
 8003e2c:	9304      	str	r3, [sp, #16]
 8003e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e32:	4829      	ldr	r0, [pc, #164]	@ (8003ed8 <_vfiprintf_r+0x220>)
 8003e34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e38:	2206      	movs	r2, #6
 8003e3a:	f7fc f9d1 	bl	80001e0 <memchr>
 8003e3e:	2800      	cmp	r0, #0
 8003e40:	d03f      	beq.n	8003ec2 <_vfiprintf_r+0x20a>
 8003e42:	4b26      	ldr	r3, [pc, #152]	@ (8003edc <_vfiprintf_r+0x224>)
 8003e44:	bb1b      	cbnz	r3, 8003e8e <_vfiprintf_r+0x1d6>
 8003e46:	9b03      	ldr	r3, [sp, #12]
 8003e48:	3307      	adds	r3, #7
 8003e4a:	f023 0307 	bic.w	r3, r3, #7
 8003e4e:	3308      	adds	r3, #8
 8003e50:	9303      	str	r3, [sp, #12]
 8003e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e54:	443b      	add	r3, r7
 8003e56:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e58:	e76a      	b.n	8003d30 <_vfiprintf_r+0x78>
 8003e5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e5e:	460c      	mov	r4, r1
 8003e60:	2001      	movs	r0, #1
 8003e62:	e7a8      	b.n	8003db6 <_vfiprintf_r+0xfe>
 8003e64:	2300      	movs	r3, #0
 8003e66:	3401      	adds	r4, #1
 8003e68:	9305      	str	r3, [sp, #20]
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	f04f 0c0a 	mov.w	ip, #10
 8003e70:	4620      	mov	r0, r4
 8003e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e76:	3a30      	subs	r2, #48	@ 0x30
 8003e78:	2a09      	cmp	r2, #9
 8003e7a:	d903      	bls.n	8003e84 <_vfiprintf_r+0x1cc>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0c6      	beq.n	8003e0e <_vfiprintf_r+0x156>
 8003e80:	9105      	str	r1, [sp, #20]
 8003e82:	e7c4      	b.n	8003e0e <_vfiprintf_r+0x156>
 8003e84:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e88:	4604      	mov	r4, r0
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e7f0      	b.n	8003e70 <_vfiprintf_r+0x1b8>
 8003e8e:	ab03      	add	r3, sp, #12
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	462a      	mov	r2, r5
 8003e94:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <_vfiprintf_r+0x228>)
 8003e96:	a904      	add	r1, sp, #16
 8003e98:	4630      	mov	r0, r6
 8003e9a:	f3af 8000 	nop.w
 8003e9e:	4607      	mov	r7, r0
 8003ea0:	1c78      	adds	r0, r7, #1
 8003ea2:	d1d6      	bne.n	8003e52 <_vfiprintf_r+0x19a>
 8003ea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ea6:	07d9      	lsls	r1, r3, #31
 8003ea8:	d405      	bmi.n	8003eb6 <_vfiprintf_r+0x1fe>
 8003eaa:	89ab      	ldrh	r3, [r5, #12]
 8003eac:	059a      	lsls	r2, r3, #22
 8003eae:	d402      	bmi.n	8003eb6 <_vfiprintf_r+0x1fe>
 8003eb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003eb2:	f7ff fddd 	bl	8003a70 <__retarget_lock_release_recursive>
 8003eb6:	89ab      	ldrh	r3, [r5, #12]
 8003eb8:	065b      	lsls	r3, r3, #25
 8003eba:	f53f af1f 	bmi.w	8003cfc <_vfiprintf_r+0x44>
 8003ebe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ec0:	e71e      	b.n	8003d00 <_vfiprintf_r+0x48>
 8003ec2:	ab03      	add	r3, sp, #12
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	462a      	mov	r2, r5
 8003ec8:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <_vfiprintf_r+0x228>)
 8003eca:	a904      	add	r1, sp, #16
 8003ecc:	4630      	mov	r0, r6
 8003ece:	f000 f879 	bl	8003fc4 <_printf_i>
 8003ed2:	e7e4      	b.n	8003e9e <_vfiprintf_r+0x1e6>
 8003ed4:	0800480c 	.word	0x0800480c
 8003ed8:	08004816 	.word	0x08004816
 8003edc:	00000000 	.word	0x00000000
 8003ee0:	08003c93 	.word	0x08003c93
 8003ee4:	08004812 	.word	0x08004812

08003ee8 <_printf_common>:
 8003ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eec:	4616      	mov	r6, r2
 8003eee:	4698      	mov	r8, r3
 8003ef0:	688a      	ldr	r2, [r1, #8]
 8003ef2:	690b      	ldr	r3, [r1, #16]
 8003ef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	bfb8      	it	lt
 8003efc:	4613      	movlt	r3, r2
 8003efe:	6033      	str	r3, [r6, #0]
 8003f00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f04:	4607      	mov	r7, r0
 8003f06:	460c      	mov	r4, r1
 8003f08:	b10a      	cbz	r2, 8003f0e <_printf_common+0x26>
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	6033      	str	r3, [r6, #0]
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	0699      	lsls	r1, r3, #26
 8003f12:	bf42      	ittt	mi
 8003f14:	6833      	ldrmi	r3, [r6, #0]
 8003f16:	3302      	addmi	r3, #2
 8003f18:	6033      	strmi	r3, [r6, #0]
 8003f1a:	6825      	ldr	r5, [r4, #0]
 8003f1c:	f015 0506 	ands.w	r5, r5, #6
 8003f20:	d106      	bne.n	8003f30 <_printf_common+0x48>
 8003f22:	f104 0a19 	add.w	sl, r4, #25
 8003f26:	68e3      	ldr	r3, [r4, #12]
 8003f28:	6832      	ldr	r2, [r6, #0]
 8003f2a:	1a9b      	subs	r3, r3, r2
 8003f2c:	42ab      	cmp	r3, r5
 8003f2e:	dc26      	bgt.n	8003f7e <_printf_common+0x96>
 8003f30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f34:	6822      	ldr	r2, [r4, #0]
 8003f36:	3b00      	subs	r3, #0
 8003f38:	bf18      	it	ne
 8003f3a:	2301      	movne	r3, #1
 8003f3c:	0692      	lsls	r2, r2, #26
 8003f3e:	d42b      	bmi.n	8003f98 <_printf_common+0xb0>
 8003f40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f44:	4641      	mov	r1, r8
 8003f46:	4638      	mov	r0, r7
 8003f48:	47c8      	blx	r9
 8003f4a:	3001      	adds	r0, #1
 8003f4c:	d01e      	beq.n	8003f8c <_printf_common+0xa4>
 8003f4e:	6823      	ldr	r3, [r4, #0]
 8003f50:	6922      	ldr	r2, [r4, #16]
 8003f52:	f003 0306 	and.w	r3, r3, #6
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	bf02      	ittt	eq
 8003f5a:	68e5      	ldreq	r5, [r4, #12]
 8003f5c:	6833      	ldreq	r3, [r6, #0]
 8003f5e:	1aed      	subeq	r5, r5, r3
 8003f60:	68a3      	ldr	r3, [r4, #8]
 8003f62:	bf0c      	ite	eq
 8003f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f68:	2500      	movne	r5, #0
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	bfc4      	itt	gt
 8003f6e:	1a9b      	subgt	r3, r3, r2
 8003f70:	18ed      	addgt	r5, r5, r3
 8003f72:	2600      	movs	r6, #0
 8003f74:	341a      	adds	r4, #26
 8003f76:	42b5      	cmp	r5, r6
 8003f78:	d11a      	bne.n	8003fb0 <_printf_common+0xc8>
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	e008      	b.n	8003f90 <_printf_common+0xa8>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	4652      	mov	r2, sl
 8003f82:	4641      	mov	r1, r8
 8003f84:	4638      	mov	r0, r7
 8003f86:	47c8      	blx	r9
 8003f88:	3001      	adds	r0, #1
 8003f8a:	d103      	bne.n	8003f94 <_printf_common+0xac>
 8003f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f94:	3501      	adds	r5, #1
 8003f96:	e7c6      	b.n	8003f26 <_printf_common+0x3e>
 8003f98:	18e1      	adds	r1, r4, r3
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	2030      	movs	r0, #48	@ 0x30
 8003f9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fa2:	4422      	add	r2, r4
 8003fa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fac:	3302      	adds	r3, #2
 8003fae:	e7c7      	b.n	8003f40 <_printf_common+0x58>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4622      	mov	r2, r4
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	4638      	mov	r0, r7
 8003fb8:	47c8      	blx	r9
 8003fba:	3001      	adds	r0, #1
 8003fbc:	d0e6      	beq.n	8003f8c <_printf_common+0xa4>
 8003fbe:	3601      	adds	r6, #1
 8003fc0:	e7d9      	b.n	8003f76 <_printf_common+0x8e>
	...

08003fc4 <_printf_i>:
 8003fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc8:	7e0f      	ldrb	r7, [r1, #24]
 8003fca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fcc:	2f78      	cmp	r7, #120	@ 0x78
 8003fce:	4691      	mov	r9, r2
 8003fd0:	4680      	mov	r8, r0
 8003fd2:	460c      	mov	r4, r1
 8003fd4:	469a      	mov	sl, r3
 8003fd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fda:	d807      	bhi.n	8003fec <_printf_i+0x28>
 8003fdc:	2f62      	cmp	r7, #98	@ 0x62
 8003fde:	d80a      	bhi.n	8003ff6 <_printf_i+0x32>
 8003fe0:	2f00      	cmp	r7, #0
 8003fe2:	f000 80d1 	beq.w	8004188 <_printf_i+0x1c4>
 8003fe6:	2f58      	cmp	r7, #88	@ 0x58
 8003fe8:	f000 80b8 	beq.w	800415c <_printf_i+0x198>
 8003fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ff0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ff4:	e03a      	b.n	800406c <_printf_i+0xa8>
 8003ff6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003ffa:	2b15      	cmp	r3, #21
 8003ffc:	d8f6      	bhi.n	8003fec <_printf_i+0x28>
 8003ffe:	a101      	add	r1, pc, #4	@ (adr r1, 8004004 <_printf_i+0x40>)
 8004000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004004:	0800405d 	.word	0x0800405d
 8004008:	08004071 	.word	0x08004071
 800400c:	08003fed 	.word	0x08003fed
 8004010:	08003fed 	.word	0x08003fed
 8004014:	08003fed 	.word	0x08003fed
 8004018:	08003fed 	.word	0x08003fed
 800401c:	08004071 	.word	0x08004071
 8004020:	08003fed 	.word	0x08003fed
 8004024:	08003fed 	.word	0x08003fed
 8004028:	08003fed 	.word	0x08003fed
 800402c:	08003fed 	.word	0x08003fed
 8004030:	0800416f 	.word	0x0800416f
 8004034:	0800409b 	.word	0x0800409b
 8004038:	08004129 	.word	0x08004129
 800403c:	08003fed 	.word	0x08003fed
 8004040:	08003fed 	.word	0x08003fed
 8004044:	08004191 	.word	0x08004191
 8004048:	08003fed 	.word	0x08003fed
 800404c:	0800409b 	.word	0x0800409b
 8004050:	08003fed 	.word	0x08003fed
 8004054:	08003fed 	.word	0x08003fed
 8004058:	08004131 	.word	0x08004131
 800405c:	6833      	ldr	r3, [r6, #0]
 800405e:	1d1a      	adds	r2, r3, #4
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6032      	str	r2, [r6, #0]
 8004064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004068:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800406c:	2301      	movs	r3, #1
 800406e:	e09c      	b.n	80041aa <_printf_i+0x1e6>
 8004070:	6833      	ldr	r3, [r6, #0]
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	1d19      	adds	r1, r3, #4
 8004076:	6031      	str	r1, [r6, #0]
 8004078:	0606      	lsls	r6, r0, #24
 800407a:	d501      	bpl.n	8004080 <_printf_i+0xbc>
 800407c:	681d      	ldr	r5, [r3, #0]
 800407e:	e003      	b.n	8004088 <_printf_i+0xc4>
 8004080:	0645      	lsls	r5, r0, #25
 8004082:	d5fb      	bpl.n	800407c <_printf_i+0xb8>
 8004084:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004088:	2d00      	cmp	r5, #0
 800408a:	da03      	bge.n	8004094 <_printf_i+0xd0>
 800408c:	232d      	movs	r3, #45	@ 0x2d
 800408e:	426d      	negs	r5, r5
 8004090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004094:	4858      	ldr	r0, [pc, #352]	@ (80041f8 <_printf_i+0x234>)
 8004096:	230a      	movs	r3, #10
 8004098:	e011      	b.n	80040be <_printf_i+0xfa>
 800409a:	6821      	ldr	r1, [r4, #0]
 800409c:	6833      	ldr	r3, [r6, #0]
 800409e:	0608      	lsls	r0, r1, #24
 80040a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80040a4:	d402      	bmi.n	80040ac <_printf_i+0xe8>
 80040a6:	0649      	lsls	r1, r1, #25
 80040a8:	bf48      	it	mi
 80040aa:	b2ad      	uxthmi	r5, r5
 80040ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80040ae:	4852      	ldr	r0, [pc, #328]	@ (80041f8 <_printf_i+0x234>)
 80040b0:	6033      	str	r3, [r6, #0]
 80040b2:	bf14      	ite	ne
 80040b4:	230a      	movne	r3, #10
 80040b6:	2308      	moveq	r3, #8
 80040b8:	2100      	movs	r1, #0
 80040ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040be:	6866      	ldr	r6, [r4, #4]
 80040c0:	60a6      	str	r6, [r4, #8]
 80040c2:	2e00      	cmp	r6, #0
 80040c4:	db05      	blt.n	80040d2 <_printf_i+0x10e>
 80040c6:	6821      	ldr	r1, [r4, #0]
 80040c8:	432e      	orrs	r6, r5
 80040ca:	f021 0104 	bic.w	r1, r1, #4
 80040ce:	6021      	str	r1, [r4, #0]
 80040d0:	d04b      	beq.n	800416a <_printf_i+0x1a6>
 80040d2:	4616      	mov	r6, r2
 80040d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80040d8:	fb03 5711 	mls	r7, r3, r1, r5
 80040dc:	5dc7      	ldrb	r7, [r0, r7]
 80040de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040e2:	462f      	mov	r7, r5
 80040e4:	42bb      	cmp	r3, r7
 80040e6:	460d      	mov	r5, r1
 80040e8:	d9f4      	bls.n	80040d4 <_printf_i+0x110>
 80040ea:	2b08      	cmp	r3, #8
 80040ec:	d10b      	bne.n	8004106 <_printf_i+0x142>
 80040ee:	6823      	ldr	r3, [r4, #0]
 80040f0:	07df      	lsls	r7, r3, #31
 80040f2:	d508      	bpl.n	8004106 <_printf_i+0x142>
 80040f4:	6923      	ldr	r3, [r4, #16]
 80040f6:	6861      	ldr	r1, [r4, #4]
 80040f8:	4299      	cmp	r1, r3
 80040fa:	bfde      	ittt	le
 80040fc:	2330      	movle	r3, #48	@ 0x30
 80040fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004102:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004106:	1b92      	subs	r2, r2, r6
 8004108:	6122      	str	r2, [r4, #16]
 800410a:	f8cd a000 	str.w	sl, [sp]
 800410e:	464b      	mov	r3, r9
 8004110:	aa03      	add	r2, sp, #12
 8004112:	4621      	mov	r1, r4
 8004114:	4640      	mov	r0, r8
 8004116:	f7ff fee7 	bl	8003ee8 <_printf_common>
 800411a:	3001      	adds	r0, #1
 800411c:	d14a      	bne.n	80041b4 <_printf_i+0x1f0>
 800411e:	f04f 30ff 	mov.w	r0, #4294967295
 8004122:	b004      	add	sp, #16
 8004124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	f043 0320 	orr.w	r3, r3, #32
 800412e:	6023      	str	r3, [r4, #0]
 8004130:	4832      	ldr	r0, [pc, #200]	@ (80041fc <_printf_i+0x238>)
 8004132:	2778      	movs	r7, #120	@ 0x78
 8004134:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	6831      	ldr	r1, [r6, #0]
 800413c:	061f      	lsls	r7, r3, #24
 800413e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004142:	d402      	bmi.n	800414a <_printf_i+0x186>
 8004144:	065f      	lsls	r7, r3, #25
 8004146:	bf48      	it	mi
 8004148:	b2ad      	uxthmi	r5, r5
 800414a:	6031      	str	r1, [r6, #0]
 800414c:	07d9      	lsls	r1, r3, #31
 800414e:	bf44      	itt	mi
 8004150:	f043 0320 	orrmi.w	r3, r3, #32
 8004154:	6023      	strmi	r3, [r4, #0]
 8004156:	b11d      	cbz	r5, 8004160 <_printf_i+0x19c>
 8004158:	2310      	movs	r3, #16
 800415a:	e7ad      	b.n	80040b8 <_printf_i+0xf4>
 800415c:	4826      	ldr	r0, [pc, #152]	@ (80041f8 <_printf_i+0x234>)
 800415e:	e7e9      	b.n	8004134 <_printf_i+0x170>
 8004160:	6823      	ldr	r3, [r4, #0]
 8004162:	f023 0320 	bic.w	r3, r3, #32
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	e7f6      	b.n	8004158 <_printf_i+0x194>
 800416a:	4616      	mov	r6, r2
 800416c:	e7bd      	b.n	80040ea <_printf_i+0x126>
 800416e:	6833      	ldr	r3, [r6, #0]
 8004170:	6825      	ldr	r5, [r4, #0]
 8004172:	6961      	ldr	r1, [r4, #20]
 8004174:	1d18      	adds	r0, r3, #4
 8004176:	6030      	str	r0, [r6, #0]
 8004178:	062e      	lsls	r6, r5, #24
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	d501      	bpl.n	8004182 <_printf_i+0x1be>
 800417e:	6019      	str	r1, [r3, #0]
 8004180:	e002      	b.n	8004188 <_printf_i+0x1c4>
 8004182:	0668      	lsls	r0, r5, #25
 8004184:	d5fb      	bpl.n	800417e <_printf_i+0x1ba>
 8004186:	8019      	strh	r1, [r3, #0]
 8004188:	2300      	movs	r3, #0
 800418a:	6123      	str	r3, [r4, #16]
 800418c:	4616      	mov	r6, r2
 800418e:	e7bc      	b.n	800410a <_printf_i+0x146>
 8004190:	6833      	ldr	r3, [r6, #0]
 8004192:	1d1a      	adds	r2, r3, #4
 8004194:	6032      	str	r2, [r6, #0]
 8004196:	681e      	ldr	r6, [r3, #0]
 8004198:	6862      	ldr	r2, [r4, #4]
 800419a:	2100      	movs	r1, #0
 800419c:	4630      	mov	r0, r6
 800419e:	f7fc f81f 	bl	80001e0 <memchr>
 80041a2:	b108      	cbz	r0, 80041a8 <_printf_i+0x1e4>
 80041a4:	1b80      	subs	r0, r0, r6
 80041a6:	6060      	str	r0, [r4, #4]
 80041a8:	6863      	ldr	r3, [r4, #4]
 80041aa:	6123      	str	r3, [r4, #16]
 80041ac:	2300      	movs	r3, #0
 80041ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041b2:	e7aa      	b.n	800410a <_printf_i+0x146>
 80041b4:	6923      	ldr	r3, [r4, #16]
 80041b6:	4632      	mov	r2, r6
 80041b8:	4649      	mov	r1, r9
 80041ba:	4640      	mov	r0, r8
 80041bc:	47d0      	blx	sl
 80041be:	3001      	adds	r0, #1
 80041c0:	d0ad      	beq.n	800411e <_printf_i+0x15a>
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	079b      	lsls	r3, r3, #30
 80041c6:	d413      	bmi.n	80041f0 <_printf_i+0x22c>
 80041c8:	68e0      	ldr	r0, [r4, #12]
 80041ca:	9b03      	ldr	r3, [sp, #12]
 80041cc:	4298      	cmp	r0, r3
 80041ce:	bfb8      	it	lt
 80041d0:	4618      	movlt	r0, r3
 80041d2:	e7a6      	b.n	8004122 <_printf_i+0x15e>
 80041d4:	2301      	movs	r3, #1
 80041d6:	4632      	mov	r2, r6
 80041d8:	4649      	mov	r1, r9
 80041da:	4640      	mov	r0, r8
 80041dc:	47d0      	blx	sl
 80041de:	3001      	adds	r0, #1
 80041e0:	d09d      	beq.n	800411e <_printf_i+0x15a>
 80041e2:	3501      	adds	r5, #1
 80041e4:	68e3      	ldr	r3, [r4, #12]
 80041e6:	9903      	ldr	r1, [sp, #12]
 80041e8:	1a5b      	subs	r3, r3, r1
 80041ea:	42ab      	cmp	r3, r5
 80041ec:	dcf2      	bgt.n	80041d4 <_printf_i+0x210>
 80041ee:	e7eb      	b.n	80041c8 <_printf_i+0x204>
 80041f0:	2500      	movs	r5, #0
 80041f2:	f104 0619 	add.w	r6, r4, #25
 80041f6:	e7f5      	b.n	80041e4 <_printf_i+0x220>
 80041f8:	0800481d 	.word	0x0800481d
 80041fc:	0800482e 	.word	0x0800482e

08004200 <__sflush_r>:
 8004200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004208:	0716      	lsls	r6, r2, #28
 800420a:	4605      	mov	r5, r0
 800420c:	460c      	mov	r4, r1
 800420e:	d454      	bmi.n	80042ba <__sflush_r+0xba>
 8004210:	684b      	ldr	r3, [r1, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	dc02      	bgt.n	800421c <__sflush_r+0x1c>
 8004216:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004218:	2b00      	cmp	r3, #0
 800421a:	dd48      	ble.n	80042ae <__sflush_r+0xae>
 800421c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800421e:	2e00      	cmp	r6, #0
 8004220:	d045      	beq.n	80042ae <__sflush_r+0xae>
 8004222:	2300      	movs	r3, #0
 8004224:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004228:	682f      	ldr	r7, [r5, #0]
 800422a:	6a21      	ldr	r1, [r4, #32]
 800422c:	602b      	str	r3, [r5, #0]
 800422e:	d030      	beq.n	8004292 <__sflush_r+0x92>
 8004230:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004232:	89a3      	ldrh	r3, [r4, #12]
 8004234:	0759      	lsls	r1, r3, #29
 8004236:	d505      	bpl.n	8004244 <__sflush_r+0x44>
 8004238:	6863      	ldr	r3, [r4, #4]
 800423a:	1ad2      	subs	r2, r2, r3
 800423c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800423e:	b10b      	cbz	r3, 8004244 <__sflush_r+0x44>
 8004240:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004242:	1ad2      	subs	r2, r2, r3
 8004244:	2300      	movs	r3, #0
 8004246:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004248:	6a21      	ldr	r1, [r4, #32]
 800424a:	4628      	mov	r0, r5
 800424c:	47b0      	blx	r6
 800424e:	1c43      	adds	r3, r0, #1
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	d106      	bne.n	8004262 <__sflush_r+0x62>
 8004254:	6829      	ldr	r1, [r5, #0]
 8004256:	291d      	cmp	r1, #29
 8004258:	d82b      	bhi.n	80042b2 <__sflush_r+0xb2>
 800425a:	4a2a      	ldr	r2, [pc, #168]	@ (8004304 <__sflush_r+0x104>)
 800425c:	40ca      	lsrs	r2, r1
 800425e:	07d6      	lsls	r6, r2, #31
 8004260:	d527      	bpl.n	80042b2 <__sflush_r+0xb2>
 8004262:	2200      	movs	r2, #0
 8004264:	6062      	str	r2, [r4, #4]
 8004266:	04d9      	lsls	r1, r3, #19
 8004268:	6922      	ldr	r2, [r4, #16]
 800426a:	6022      	str	r2, [r4, #0]
 800426c:	d504      	bpl.n	8004278 <__sflush_r+0x78>
 800426e:	1c42      	adds	r2, r0, #1
 8004270:	d101      	bne.n	8004276 <__sflush_r+0x76>
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	b903      	cbnz	r3, 8004278 <__sflush_r+0x78>
 8004276:	6560      	str	r0, [r4, #84]	@ 0x54
 8004278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800427a:	602f      	str	r7, [r5, #0]
 800427c:	b1b9      	cbz	r1, 80042ae <__sflush_r+0xae>
 800427e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004282:	4299      	cmp	r1, r3
 8004284:	d002      	beq.n	800428c <__sflush_r+0x8c>
 8004286:	4628      	mov	r0, r5
 8004288:	f7ff fbf4 	bl	8003a74 <_free_r>
 800428c:	2300      	movs	r3, #0
 800428e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004290:	e00d      	b.n	80042ae <__sflush_r+0xae>
 8004292:	2301      	movs	r3, #1
 8004294:	4628      	mov	r0, r5
 8004296:	47b0      	blx	r6
 8004298:	4602      	mov	r2, r0
 800429a:	1c50      	adds	r0, r2, #1
 800429c:	d1c9      	bne.n	8004232 <__sflush_r+0x32>
 800429e:	682b      	ldr	r3, [r5, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0c6      	beq.n	8004232 <__sflush_r+0x32>
 80042a4:	2b1d      	cmp	r3, #29
 80042a6:	d001      	beq.n	80042ac <__sflush_r+0xac>
 80042a8:	2b16      	cmp	r3, #22
 80042aa:	d11e      	bne.n	80042ea <__sflush_r+0xea>
 80042ac:	602f      	str	r7, [r5, #0]
 80042ae:	2000      	movs	r0, #0
 80042b0:	e022      	b.n	80042f8 <__sflush_r+0xf8>
 80042b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042b6:	b21b      	sxth	r3, r3
 80042b8:	e01b      	b.n	80042f2 <__sflush_r+0xf2>
 80042ba:	690f      	ldr	r7, [r1, #16]
 80042bc:	2f00      	cmp	r7, #0
 80042be:	d0f6      	beq.n	80042ae <__sflush_r+0xae>
 80042c0:	0793      	lsls	r3, r2, #30
 80042c2:	680e      	ldr	r6, [r1, #0]
 80042c4:	bf08      	it	eq
 80042c6:	694b      	ldreq	r3, [r1, #20]
 80042c8:	600f      	str	r7, [r1, #0]
 80042ca:	bf18      	it	ne
 80042cc:	2300      	movne	r3, #0
 80042ce:	eba6 0807 	sub.w	r8, r6, r7
 80042d2:	608b      	str	r3, [r1, #8]
 80042d4:	f1b8 0f00 	cmp.w	r8, #0
 80042d8:	dde9      	ble.n	80042ae <__sflush_r+0xae>
 80042da:	6a21      	ldr	r1, [r4, #32]
 80042dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80042de:	4643      	mov	r3, r8
 80042e0:	463a      	mov	r2, r7
 80042e2:	4628      	mov	r0, r5
 80042e4:	47b0      	blx	r6
 80042e6:	2800      	cmp	r0, #0
 80042e8:	dc08      	bgt.n	80042fc <__sflush_r+0xfc>
 80042ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042f2:	81a3      	strh	r3, [r4, #12]
 80042f4:	f04f 30ff 	mov.w	r0, #4294967295
 80042f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042fc:	4407      	add	r7, r0
 80042fe:	eba8 0800 	sub.w	r8, r8, r0
 8004302:	e7e7      	b.n	80042d4 <__sflush_r+0xd4>
 8004304:	20400001 	.word	0x20400001

08004308 <_fflush_r>:
 8004308:	b538      	push	{r3, r4, r5, lr}
 800430a:	690b      	ldr	r3, [r1, #16]
 800430c:	4605      	mov	r5, r0
 800430e:	460c      	mov	r4, r1
 8004310:	b913      	cbnz	r3, 8004318 <_fflush_r+0x10>
 8004312:	2500      	movs	r5, #0
 8004314:	4628      	mov	r0, r5
 8004316:	bd38      	pop	{r3, r4, r5, pc}
 8004318:	b118      	cbz	r0, 8004322 <_fflush_r+0x1a>
 800431a:	6a03      	ldr	r3, [r0, #32]
 800431c:	b90b      	cbnz	r3, 8004322 <_fflush_r+0x1a>
 800431e:	f7ff f9af 	bl	8003680 <__sinit>
 8004322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0f3      	beq.n	8004312 <_fflush_r+0xa>
 800432a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800432c:	07d0      	lsls	r0, r2, #31
 800432e:	d404      	bmi.n	800433a <_fflush_r+0x32>
 8004330:	0599      	lsls	r1, r3, #22
 8004332:	d402      	bmi.n	800433a <_fflush_r+0x32>
 8004334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004336:	f7ff fb9a 	bl	8003a6e <__retarget_lock_acquire_recursive>
 800433a:	4628      	mov	r0, r5
 800433c:	4621      	mov	r1, r4
 800433e:	f7ff ff5f 	bl	8004200 <__sflush_r>
 8004342:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004344:	07da      	lsls	r2, r3, #31
 8004346:	4605      	mov	r5, r0
 8004348:	d4e4      	bmi.n	8004314 <_fflush_r+0xc>
 800434a:	89a3      	ldrh	r3, [r4, #12]
 800434c:	059b      	lsls	r3, r3, #22
 800434e:	d4e1      	bmi.n	8004314 <_fflush_r+0xc>
 8004350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004352:	f7ff fb8d 	bl	8003a70 <__retarget_lock_release_recursive>
 8004356:	e7dd      	b.n	8004314 <_fflush_r+0xc>

08004358 <__swhatbuf_r>:
 8004358:	b570      	push	{r4, r5, r6, lr}
 800435a:	460c      	mov	r4, r1
 800435c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004360:	2900      	cmp	r1, #0
 8004362:	b096      	sub	sp, #88	@ 0x58
 8004364:	4615      	mov	r5, r2
 8004366:	461e      	mov	r6, r3
 8004368:	da0d      	bge.n	8004386 <__swhatbuf_r+0x2e>
 800436a:	89a3      	ldrh	r3, [r4, #12]
 800436c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004370:	f04f 0100 	mov.w	r1, #0
 8004374:	bf14      	ite	ne
 8004376:	2340      	movne	r3, #64	@ 0x40
 8004378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800437c:	2000      	movs	r0, #0
 800437e:	6031      	str	r1, [r6, #0]
 8004380:	602b      	str	r3, [r5, #0]
 8004382:	b016      	add	sp, #88	@ 0x58
 8004384:	bd70      	pop	{r4, r5, r6, pc}
 8004386:	466a      	mov	r2, sp
 8004388:	f000 f848 	bl	800441c <_fstat_r>
 800438c:	2800      	cmp	r0, #0
 800438e:	dbec      	blt.n	800436a <__swhatbuf_r+0x12>
 8004390:	9901      	ldr	r1, [sp, #4]
 8004392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800439a:	4259      	negs	r1, r3
 800439c:	4159      	adcs	r1, r3
 800439e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043a2:	e7eb      	b.n	800437c <__swhatbuf_r+0x24>

080043a4 <__smakebuf_r>:
 80043a4:	898b      	ldrh	r3, [r1, #12]
 80043a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043a8:	079d      	lsls	r5, r3, #30
 80043aa:	4606      	mov	r6, r0
 80043ac:	460c      	mov	r4, r1
 80043ae:	d507      	bpl.n	80043c0 <__smakebuf_r+0x1c>
 80043b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80043b4:	6023      	str	r3, [r4, #0]
 80043b6:	6123      	str	r3, [r4, #16]
 80043b8:	2301      	movs	r3, #1
 80043ba:	6163      	str	r3, [r4, #20]
 80043bc:	b003      	add	sp, #12
 80043be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043c0:	ab01      	add	r3, sp, #4
 80043c2:	466a      	mov	r2, sp
 80043c4:	f7ff ffc8 	bl	8004358 <__swhatbuf_r>
 80043c8:	9f00      	ldr	r7, [sp, #0]
 80043ca:	4605      	mov	r5, r0
 80043cc:	4639      	mov	r1, r7
 80043ce:	4630      	mov	r0, r6
 80043d0:	f7ff fbbc 	bl	8003b4c <_malloc_r>
 80043d4:	b948      	cbnz	r0, 80043ea <__smakebuf_r+0x46>
 80043d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043da:	059a      	lsls	r2, r3, #22
 80043dc:	d4ee      	bmi.n	80043bc <__smakebuf_r+0x18>
 80043de:	f023 0303 	bic.w	r3, r3, #3
 80043e2:	f043 0302 	orr.w	r3, r3, #2
 80043e6:	81a3      	strh	r3, [r4, #12]
 80043e8:	e7e2      	b.n	80043b0 <__smakebuf_r+0xc>
 80043ea:	89a3      	ldrh	r3, [r4, #12]
 80043ec:	6020      	str	r0, [r4, #0]
 80043ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043f2:	81a3      	strh	r3, [r4, #12]
 80043f4:	9b01      	ldr	r3, [sp, #4]
 80043f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043fa:	b15b      	cbz	r3, 8004414 <__smakebuf_r+0x70>
 80043fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004400:	4630      	mov	r0, r6
 8004402:	f000 f81d 	bl	8004440 <_isatty_r>
 8004406:	b128      	cbz	r0, 8004414 <__smakebuf_r+0x70>
 8004408:	89a3      	ldrh	r3, [r4, #12]
 800440a:	f023 0303 	bic.w	r3, r3, #3
 800440e:	f043 0301 	orr.w	r3, r3, #1
 8004412:	81a3      	strh	r3, [r4, #12]
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	431d      	orrs	r5, r3
 8004418:	81a5      	strh	r5, [r4, #12]
 800441a:	e7cf      	b.n	80043bc <__smakebuf_r+0x18>

0800441c <_fstat_r>:
 800441c:	b538      	push	{r3, r4, r5, lr}
 800441e:	4d07      	ldr	r5, [pc, #28]	@ (800443c <_fstat_r+0x20>)
 8004420:	2300      	movs	r3, #0
 8004422:	4604      	mov	r4, r0
 8004424:	4608      	mov	r0, r1
 8004426:	4611      	mov	r1, r2
 8004428:	602b      	str	r3, [r5, #0]
 800442a:	f7fc ff81 	bl	8001330 <_fstat>
 800442e:	1c43      	adds	r3, r0, #1
 8004430:	d102      	bne.n	8004438 <_fstat_r+0x1c>
 8004432:	682b      	ldr	r3, [r5, #0]
 8004434:	b103      	cbz	r3, 8004438 <_fstat_r+0x1c>
 8004436:	6023      	str	r3, [r4, #0]
 8004438:	bd38      	pop	{r3, r4, r5, pc}
 800443a:	bf00      	nop
 800443c:	200005a4 	.word	0x200005a4

08004440 <_isatty_r>:
 8004440:	b538      	push	{r3, r4, r5, lr}
 8004442:	4d06      	ldr	r5, [pc, #24]	@ (800445c <_isatty_r+0x1c>)
 8004444:	2300      	movs	r3, #0
 8004446:	4604      	mov	r4, r0
 8004448:	4608      	mov	r0, r1
 800444a:	602b      	str	r3, [r5, #0]
 800444c:	f7fc ff80 	bl	8001350 <_isatty>
 8004450:	1c43      	adds	r3, r0, #1
 8004452:	d102      	bne.n	800445a <_isatty_r+0x1a>
 8004454:	682b      	ldr	r3, [r5, #0]
 8004456:	b103      	cbz	r3, 800445a <_isatty_r+0x1a>
 8004458:	6023      	str	r3, [r4, #0]
 800445a:	bd38      	pop	{r3, r4, r5, pc}
 800445c:	200005a4 	.word	0x200005a4

08004460 <_sbrk_r>:
 8004460:	b538      	push	{r3, r4, r5, lr}
 8004462:	4d06      	ldr	r5, [pc, #24]	@ (800447c <_sbrk_r+0x1c>)
 8004464:	2300      	movs	r3, #0
 8004466:	4604      	mov	r4, r0
 8004468:	4608      	mov	r0, r1
 800446a:	602b      	str	r3, [r5, #0]
 800446c:	f7fc ff88 	bl	8001380 <_sbrk>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d102      	bne.n	800447a <_sbrk_r+0x1a>
 8004474:	682b      	ldr	r3, [r5, #0]
 8004476:	b103      	cbz	r3, 800447a <_sbrk_r+0x1a>
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	200005a4 	.word	0x200005a4

08004480 <_init>:
 8004480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004482:	bf00      	nop
 8004484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004486:	bc08      	pop	{r3}
 8004488:	469e      	mov	lr, r3
 800448a:	4770      	bx	lr

0800448c <_fini>:
 800448c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800448e:	bf00      	nop
 8004490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004492:	bc08      	pop	{r3}
 8004494:	469e      	mov	lr, r3
 8004496:	4770      	bx	lr
