module top
#(parameter param96 = (8'hb9), 
parameter param97 = (((8'h9e) ? (((~|param96) > param96) ? ((param96 ? param96 : param96) == (^~param96)) : (~param96)) : (8'hab)) ? ((param96 * param96) ? (({param96, param96} ? (param96 & param96) : (param96 ? (8'hbd) : param96)) > (8'hb6)) : (&{param96})) : ((8'hbb) ? ({((8'hac) ~^ param96), (param96 ^~ param96)} ? (^param96) : param96) : (~(((8'hbe) + param96) ? {param96} : ((7'h41) ? param96 : param96))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2d9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire4;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire95;
  wire signed [(2'h3):(1'h0)] wire94;
  wire signed [(5'h15):(1'h0)] wire93;
  wire signed [(3'h4):(1'h0)] wire87;
  wire [(3'h4):(1'h0)] wire50;
  wire signed [(4'ha):(1'h0)] wire49;
  wire [(4'hd):(1'h0)] wire5;
  reg signed [(4'hc):(1'h0)] reg92 = (1'h0);
  reg [(5'h10):(1'h0)] reg91 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg90 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg6 = (1'h0);
  reg [(5'h13):(1'h0)] reg7 = (1'h0);
  reg [(2'h2):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(4'h8):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg12 = (1'h0);
  reg [(3'h7):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg14 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(4'hf):(1'h0)] reg17 = (1'h0);
  reg [(4'hb):(1'h0)] reg18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg19 = (1'h0);
  reg [(4'h8):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg21 = (1'h0);
  reg [(5'h10):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg23 = (1'h0);
  reg [(5'h13):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg27 = (1'h0);
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg29 = (1'h0);
  reg [(2'h2):(1'h0)] reg30 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg31 = (1'h0);
  reg [(4'hc):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg33 = (1'h0);
  reg [(3'h5):(1'h0)] reg34 = (1'h0);
  reg [(5'h12):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg36 = (1'h0);
  reg [(4'ha):(1'h0)] reg37 = (1'h0);
  reg [(4'h8):(1'h0)] reg38 = (1'h0);
  reg [(4'hf):(1'h0)] reg39 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg40 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg41 = (1'h0);
  reg [(2'h2):(1'h0)] reg42 = (1'h0);
  reg [(3'h6):(1'h0)] reg43 = (1'h0);
  reg [(3'h6):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg45 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg46 = (1'h0);
  reg [(3'h5):(1'h0)] reg47 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg48 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg51 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg52 = (1'h0);
  reg [(3'h6):(1'h0)] reg53 = (1'h0);
  reg [(2'h2):(1'h0)] reg54 = (1'h0);
  reg [(3'h4):(1'h0)] reg55 = (1'h0);
  reg [(3'h4):(1'h0)] reg56 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg57 = (1'h0);
  reg [(5'h13):(1'h0)] reg58 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg59 = (1'h0);
  reg [(4'h9):(1'h0)] reg60 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg61 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg63 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg64 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg65 = (1'h0);
  reg [(4'hf):(1'h0)] reg66 = (1'h0);
  reg [(5'h13):(1'h0)] reg67 = (1'h0);
  reg [(2'h2):(1'h0)] reg68 = (1'h0);
  reg [(4'h9):(1'h0)] reg69 = (1'h0);
  reg [(2'h3):(1'h0)] reg70 = (1'h0);
  reg [(5'h10):(1'h0)] reg71 = (1'h0);
  reg [(2'h3):(1'h0)] reg72 = (1'h0);
  assign y = {wire95,
                 wire94,
                 wire93,
                 wire87,
                 wire50,
                 wire49,
                 wire5,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg51,
                 reg52,
                 reg53,
                 reg54,
                 reg55,
                 reg56,
                 reg57,
                 reg58,
                 reg59,
                 reg60,
                 reg61,
                 reg62,
                 reg63,
                 reg64,
                 reg65,
                 reg66,
                 reg67,
                 reg68,
                 reg69,
                 reg70,
                 reg71,
                 reg72,
                 (1'h0)};
  assign wire5 = (wire4[(1'h1):(1'h1)] || wire2[(3'h5):(2'h3)]);
  always
    @(posedge clk) begin
      reg6 <= wire3;
      if (wire3[(3'h7):(1'h0)])
        begin
          reg7 <= wire5;
          reg8 <= wire4[(3'h5):(2'h3)];
          reg9 <= (reg6[(1'h1):(1'h0)] >>> (wire5 ?
              $unsigned(wire4) : wire2[(1'h0):(1'h0)]));
          reg10 <= ({$signed($signed($signed((8'hba)))),
              {{$unsigned(wire5),
                      (wire2 ? wire2 : reg6)}}} && ((^~wire4[(3'h7):(3'h4)]) ?
              {reg7[(3'h5):(2'h2)],
                  $signed(wire5)} : (reg8[(1'h0):(1'h0)] > (8'hb6))));
        end
      else
        begin
          reg7 <= $unsigned((^{wire2}));
          reg8 <= (-$unsigned($unsigned((((8'ha2) ? (8'hb1) : (8'ha9)) ?
              (8'hac) : (^~wire3)))));
          reg9 <= (wire2 ?
              {$unsigned($signed((7'h44)))} : ($unsigned((~&reg9[(1'h0):(1'h0)])) ?
                  $signed(((reg8 >> reg7) == (reg9 ?
                      reg6 : reg7))) : wire5[(4'hc):(4'h9)]));
          reg10 <= (-$unsigned($signed((~&reg10))));
          if ((8'hab))
            begin
              reg11 <= wire3[(2'h3):(2'h2)];
            end
          else
            begin
              reg11 <= {wire2, (&$unsigned({wire2[(3'h4):(3'h4)]}))};
              reg12 <= {$signed((^~wire3)),
                  $unsigned((~^($signed(reg10) ?
                      $unsigned(wire0) : (&wire0))))};
              reg13 <= $signed($signed($unsigned(wire4[(1'h0):(1'h0)])));
            end
        end
      reg14 <= ((~|(~&((~reg11) ? (-wire2) : ((8'hbf) - reg12)))) || wire1);
      reg15 <= (^~reg12[(2'h2):(1'h1)]);
      if (wire1)
        begin
          reg16 <= (8'hbb);
          reg17 <= reg13;
          if ($signed($unsigned(reg16)))
            begin
              reg18 <= wire1;
              reg19 <= (-($unsigned(((wire4 ? reg13 : wire2) ?
                      $unsigned(reg7) : $signed(wire4))) ?
                  ((reg7 ? (^~reg16) : (|reg16)) ?
                      $unsigned(((8'hb9) | reg18)) : wire5[(4'ha):(4'h8)]) : (8'hb6)));
              reg20 <= $signed($signed(wire1[(4'hb):(3'h5)]));
              reg21 <= $signed($unsigned(reg19[(1'h1):(1'h0)]));
            end
          else
            begin
              reg18 <= (8'hbc);
            end
          reg22 <= $unsigned({reg20, (reg7 || $signed(reg16[(3'h5):(3'h5)]))});
          if ({reg9[(3'h7):(2'h3)]})
            begin
              reg23 <= (~|{{(|reg22[(1'h1):(1'h0)])}});
              reg24 <= (^reg23);
              reg25 <= $signed($signed((8'ha5)));
              reg26 <= ($signed((~reg21)) > $unsigned((reg6 & $unsigned((reg9 ?
                  wire0 : reg17)))));
            end
          else
            begin
              reg23 <= $signed($unsigned((($signed(reg12) && $signed(reg14)) || ({wire1} ?
                  (!reg10) : wire0))));
            end
        end
      else
        begin
          reg16 <= ((^~$signed($signed((reg14 * reg13)))) != (8'hbb));
          if (reg23)
            begin
              reg17 <= (reg19 ?
                  reg16 : (((~(-reg7)) >> (!reg26[(2'h2):(2'h2)])) ?
                      {reg8[(1'h0):(1'h0)]} : $signed(($unsigned((8'hab)) != reg26[(1'h1):(1'h0)]))));
              reg18 <= (reg12[(2'h2):(1'h0)] + {(^~((-(8'hb2)) ?
                      ((8'ha0) < reg22) : reg16[(3'h4):(1'h0)])),
                  reg22});
            end
          else
            begin
              reg17 <= ($unsigned(reg24[(3'h7):(3'h5)]) > reg25[(4'he):(4'hd)]);
              reg18 <= reg24[(2'h3):(1'h1)];
              reg19 <= $signed(reg16[(3'h7):(2'h2)]);
              reg20 <= $unsigned($signed((reg7[(2'h3):(2'h2)] ?
                  (&wire0[(4'h9):(4'h9)]) : ({reg24, reg21} ?
                      $unsigned(wire2) : (wire5 >>> reg8)))));
            end
        end
    end
  always
    @(posedge clk) begin
      reg27 <= reg22[(4'hc):(4'h9)];
      if (($signed((^($unsigned(reg11) ?
              $signed(reg9) : reg10[(1'h1):(1'h0)]))) ?
          (^~(^((reg11 ? reg20 : reg12) ?
              reg25 : $signed(reg14)))) : (~|($signed(((8'hb3) ?
                  wire2 : reg14)) ?
              ((wire4 ? reg22 : reg16) ? (&reg21) : (^~wire1)) : ({reg20,
                  (8'ha4)} * (reg18 & reg18))))))
        begin
          reg28 <= $signed(reg19[(3'h7):(3'h7)]);
          reg29 <= $signed((8'ha1));
          reg30 <= (^(reg20[(3'h5):(1'h1)] ?
              $unsigned($unsigned(reg11[(1'h0):(1'h0)])) : reg8));
          reg31 <= (^~((~|$unsigned((reg24 ? wire3 : reg7))) ?
              ((-$unsigned((8'hbc))) >= ((!reg15) ?
                  (reg20 ? reg20 : reg14) : {reg29, (8'hbc)})) : reg23));
        end
      else
        begin
          if (reg7[(5'h12):(1'h0)])
            begin
              reg28 <= $unsigned(wire5[(4'hd):(3'h5)]);
              reg29 <= reg24[(4'hf):(3'h5)];
              reg30 <= (reg22[(3'h5):(2'h2)] ?
                  $unsigned($signed(({wire2,
                      reg18} | (+reg19)))) : ($unsigned($unsigned((-(7'h42)))) || (~^(~|{reg16}))));
              reg31 <= {(reg12[(2'h3):(2'h3)] ? reg10[(4'he):(4'h8)] : (8'hbf)),
                  $signed(reg21)};
              reg32 <= (($unsigned($unsigned((8'hbc))) || ($unsigned({reg9}) ?
                  (~|$signed(reg21)) : $unsigned(wire0[(2'h3):(1'h1)]))) - reg21[(2'h2):(1'h0)]);
            end
          else
            begin
              reg28 <= {({((reg10 ? reg9 : reg9) ? (reg28 >>> reg10) : reg6)} ?
                      {(~reg14)} : $unsigned((~&wire2[(3'h4):(1'h0)])))};
              reg29 <= $signed($unsigned((((&wire2) <<< reg7) < (~&$signed(reg23)))));
              reg30 <= {(~&({$signed(wire4), wire4[(2'h3):(2'h3)]} ?
                      (reg26 >>> reg32[(3'h5):(1'h0)]) : {reg19[(3'h7):(3'h7)],
                          $unsigned(reg24)})),
                  reg15[(1'h0):(1'h0)]};
              reg31 <= (((8'haa) ?
                  ($unsigned((&reg10)) & reg27[(2'h2):(1'h0)]) : reg31) << $unsigned(reg7));
              reg32 <= {($signed(wire4[(2'h3):(1'h0)]) && ((^~$unsigned((8'ha0))) ?
                      (|reg19) : $signed($unsigned(wire1)))),
                  (-(~|(+(|wire1))))};
            end
          reg33 <= $signed(wire2[(3'h5):(1'h0)]);
          if ($unsigned((((reg26[(1'h0):(1'h0)] ?
                  (reg32 ? reg22 : reg12) : ((8'hbd) >= wire2)) ?
              $signed((&reg19)) : wire0) && $signed(reg17[(1'h1):(1'h0)]))))
            begin
              reg34 <= $unsigned((((~|(~(7'h42))) ?
                  wire5 : ((^~wire1) && (reg17 ?
                      wire2 : reg31))) <<< $unsigned($unsigned($signed(reg28)))));
            end
          else
            begin
              reg34 <= $unsigned(($signed((wire2[(1'h1):(1'h0)] << $unsigned(reg20))) ?
                  $signed(reg6[(3'h4):(1'h1)]) : $signed(reg6[(2'h2):(1'h0)])));
              reg35 <= (reg24 ?
                  (~^{{((8'ha9) ? wire1 : reg17)},
                      reg20[(3'h4):(3'h4)]}) : (-($signed($unsigned(wire5)) ^ $signed(reg16[(1'h1):(1'h1)]))));
              reg36 <= $unsigned(((~&reg17) ?
                  (^reg20[(3'h6):(2'h3)]) : ((|{reg12}) ?
                      reg14[(4'ha):(3'h6)] : (reg12 <<< (wire1 ?
                          reg15 : reg22)))));
              reg37 <= (~&(($signed((reg31 ? wire4 : reg28)) ?
                  (reg26[(2'h3):(2'h2)] ^ $signed((8'hba))) : ($unsigned(reg10) ?
                      (reg31 >> reg30) : $unsigned(wire1))) >> $unsigned($unsigned($unsigned(reg11)))));
            end
        end
      if ((reg36[(4'hf):(3'h7)] ? reg27 : reg19))
        begin
          reg38 <= $unsigned($signed(($unsigned($signed(reg15)) ^~ reg21)));
          reg39 <= (^~reg35);
        end
      else
        begin
          reg38 <= (((8'hb3) || ($signed((!reg26)) * {$signed((7'h43)),
                  (reg37 ? reg21 : (8'hb0))})) ?
              $unsigned($signed(reg26[(2'h2):(2'h2)])) : (!$unsigned((+$signed((8'haf))))));
          reg39 <= reg15[(1'h1):(1'h1)];
          reg40 <= (~|$signed((reg16[(1'h1):(1'h1)] ? reg15 : $signed(reg39))));
          reg41 <= (8'ha0);
          reg42 <= ((+(^((8'h9f) ?
                  (reg7 ? reg27 : wire1) : wire3[(1'h0):(1'h0)]))) ?
              (^(-$signed((reg36 + reg10)))) : {(^{$signed(reg30), (!wire3)}),
                  (+((reg21 ? (8'ha1) : wire0) ?
                      (reg33 & (8'hb9)) : $signed(wire2)))});
        end
      if ($signed({$unsigned($unsigned((~|(8'hb9))))}))
        begin
          reg43 <= $signed((((^(|reg28)) ~^ ({reg31} ?
              {wire5} : (wire4 ? reg17 : reg33))) + ((8'h9d) ?
              ((wire4 ? wire3 : wire3) && (wire2 ?
                  reg38 : reg27)) : (~(reg9 + reg13)))));
          reg44 <= $unsigned(reg33);
        end
      else
        begin
          reg43 <= reg9;
          reg44 <= ($unsigned({$unsigned((+(8'ha1))),
                  ((reg30 ? reg19 : reg31) ?
                      $signed(reg19) : $unsigned(reg23))}) ?
              $unsigned(((reg19 ? (reg27 < reg19) : reg18) ?
                  ($unsigned(reg20) ?
                      wire3 : (reg8 ?
                          reg21 : reg7)) : ($unsigned(reg26) | $unsigned((8'h9c))))) : (reg24[(2'h3):(2'h3)] >> {((wire4 + reg30) <= (-(8'h9c)))}));
          if (reg23)
            begin
              reg45 <= reg18[(3'h5):(3'h4)];
              reg46 <= (reg34 || wire0[(3'h7):(3'h7)]);
              reg47 <= wire1[(2'h2):(1'h1)];
            end
          else
            begin
              reg45 <= ({({$unsigned(reg42)} <= $unsigned(reg40)),
                      {$signed($unsigned(reg26))}} ?
                  $unsigned((reg46[(4'hb):(3'h6)] >>> ((^~(8'hb5)) & (~^reg12)))) : $unsigned(((+{(8'ha5),
                      reg36}) ^ ((8'hbf) ? reg45[(3'h6):(1'h1)] : wire0))));
            end
          reg48 <= (8'hb9);
        end
    end
  assign wire49 = (~wire1);
  assign wire50 = (8'ha4);
  always
    @(posedge clk) begin
      if ($unsigned($unsigned(reg25[(4'hc):(4'h8)])))
        begin
          if (reg21)
            begin
              reg51 <= (!((reg14 == reg10[(3'h5):(1'h1)]) >= $unsigned({((7'h42) & reg22)})));
            end
          else
            begin
              reg51 <= ($signed(((reg15[(1'h0):(1'h0)] ^ $signed(reg33)) ?
                  reg39[(4'hd):(4'hb)] : (~&{reg32}))) ^ (({(reg32 ?
                          reg51 : (8'ha2)),
                      reg31} ?
                  ($signed((8'hab)) | $signed(reg16)) : (~&reg27[(1'h1):(1'h0)])) ^~ reg25[(1'h1):(1'h0)]));
              reg52 <= reg11;
              reg53 <= {$signed((~(|(^reg20))))};
              reg54 <= $signed(($signed($unsigned($signed(reg13))) ?
                  $unsigned(wire3[(2'h3):(1'h0)]) : reg20[(1'h0):(1'h0)]));
            end
          reg55 <= (~&$unsigned($signed({$signed(reg46)})));
          reg56 <= ((~&reg20) << ((!(~^$unsigned(reg36))) > {(&reg29), reg54}));
        end
      else
        begin
          reg51 <= reg44;
          reg52 <= {reg25, wire49[(4'h8):(1'h1)]};
          if ($signed(reg37))
            begin
              reg53 <= (^~(+($signed(reg45) ?
                  reg8[(2'h2):(1'h0)] : {(wire4 * reg37), (!reg29)})));
              reg54 <= $unsigned({{((reg14 & reg32) ?
                          ((8'ha5) ? wire5 : reg12) : wire4),
                      {(reg48 ? reg35 : reg54), $signed(reg9)}},
                  ((~|$signed(wire3)) | ({wire4, reg31} && $unsigned(reg6)))});
            end
          else
            begin
              reg53 <= $unsigned($signed($unsigned($signed((reg6 ?
                  wire3 : reg17)))));
              reg54 <= reg11;
              reg55 <= (|(8'ha9));
              reg56 <= (wire49[(3'h7):(1'h0)] ?
                  ((+$signed((reg35 << reg52))) ?
                      $unsigned(reg29) : $signed(reg55)) : reg45[(4'hf):(3'h4)]);
            end
          if (reg38)
            begin
              reg57 <= ($unsigned($signed($signed((8'hb0)))) ?
                  $signed((reg31 ?
                      (|wire3[(3'h6):(2'h3)]) : $unsigned($signed(reg27)))) : ($unsigned($unsigned((reg20 < (8'h9c)))) ?
                      reg26[(2'h2):(1'h0)] : reg35[(5'h10):(4'he)]));
              reg58 <= (8'ha9);
              reg59 <= reg51;
              reg60 <= {reg51, reg33};
            end
          else
            begin
              reg57 <= (reg23[(3'h6):(3'h6)] >> (~^$unsigned(((reg38 ?
                      reg31 : reg34) ?
                  $signed((8'h9e)) : (|(8'ha1))))));
              reg58 <= $unsigned(((8'hb6) ?
                  reg39 : ((reg43[(3'h5):(2'h2)] + reg29[(1'h1):(1'h1)]) != reg28)));
              reg59 <= reg45;
              reg60 <= $unsigned(wire3);
              reg61 <= reg20;
            end
          reg62 <= reg31;
        end
      reg63 <= $signed(reg38);
      if (($signed($signed(($signed(reg62) ?
              (wire50 ? reg43 : reg22) : reg46))) ?
          (-$unsigned(reg48[(3'h5):(2'h3)])) : $signed(reg6[(3'h5):(1'h1)])))
        begin
          if ($unsigned(((|$unsigned({reg32})) == $signed($signed((reg28 && reg8))))))
            begin
              reg64 <= $signed(($unsigned($unsigned(reg34[(3'h5):(1'h0)])) ~^ (^~$signed(reg58))));
              reg65 <= ($signed($signed(((reg17 << reg31) && {(8'hab)}))) ~^ reg7[(2'h3):(2'h2)]);
              reg66 <= reg61[(2'h2):(2'h2)];
              reg67 <= $unsigned({((&reg57) ?
                      {$signed((7'h43)), $unsigned(reg52)} : $signed(reg18)),
                  reg30[(1'h0):(1'h0)]});
              reg68 <= (($unsigned(((7'h44) || $unsigned(reg29))) ?
                      (~&(((8'h9e) <= reg53) ~^ reg9[(3'h7):(3'h7)])) : reg44) ?
                  (reg15 ?
                      $unsigned((reg51[(1'h0):(1'h0)] > (reg18 < reg23))) : {$unsigned($unsigned(wire0))}) : $signed({reg11}));
            end
          else
            begin
              reg64 <= $signed($unsigned($unsigned($unsigned($signed(reg25)))));
            end
          reg69 <= reg65;
        end
      else
        begin
          reg64 <= (((((reg19 ? wire4 : (8'hbb)) != ((8'hbc) ?
                  wire3 : reg51)) ~^ {(reg42 ? (8'ha6) : reg65),
                  (reg61 ? reg54 : reg7)}) ?
              reg63[(2'h2):(2'h2)] : (~^($unsigned(reg39) >> $unsigned(wire3)))) >>> (($signed({reg22,
                  reg6}) + (wire0[(4'ha):(1'h1)] ?
                  {reg53} : reg10[(1'h1):(1'h0)])) ?
              $unsigned(reg20) : (&($unsigned(wire1) ?
                  $unsigned(reg14) : (7'h44)))));
          reg65 <= $signed((($signed((reg51 - reg67)) << $signed($signed(reg46))) + (($unsigned(reg63) == (reg24 ?
              reg8 : (8'had))) & (reg43 ? (8'hab) : {wire50}))));
          reg66 <= reg62[(5'h10):(1'h0)];
          reg67 <= $signed(reg28[(1'h1):(1'h0)]);
          reg68 <= reg19[(4'he):(4'hd)];
        end
      if ({$signed((((reg38 ^ wire1) >= (wire0 ? reg6 : (8'hbe))) && reg46)),
          (+(reg20[(1'h1):(1'h0)] == (^~{reg6})))})
        begin
          reg70 <= $unsigned($unsigned(reg67[(3'h4):(1'h0)]));
          reg71 <= wire1;
          reg72 <= reg71;
        end
      else
        begin
          reg70 <= $signed(({(|$unsigned(reg70)),
              (wire3[(1'h1):(1'h1)] ^~ (reg58 ?
                  reg40 : (8'hba)))} >= $signed($unsigned(reg61[(3'h6):(1'h1)]))));
        end
    end
  module73 #() modinst88 (wire87, clk, wire2, wire4, reg23, reg58, reg67);
  always
    @(posedge clk) begin
      reg89 <= ((|reg55[(1'h1):(1'h1)]) ?
          (+(^reg62[(3'h4):(2'h3)])) : wire5[(4'hb):(1'h0)]);
      reg90 <= (~^reg45[(4'hb):(2'h3)]);
      reg91 <= (-(!(($unsigned(reg69) + (reg28 <<< reg13)) ^ $unsigned(reg39))));
      reg92 <= (~^(8'ha3));
    end
  assign wire93 = ({$unsigned($unsigned(reg55)),
                          ($signed((^~(7'h42))) ?
                              $unsigned($unsigned(reg9)) : $signed({reg91,
                                  reg7}))} ?
                      ((reg32 ?
                          {(^reg44),
                              (reg68 | wire49)} : reg34) - $unsigned(($unsigned(reg16) >>> $unsigned(reg51)))) : reg40);
  assign wire94 = (reg15 <<< wire2);
  assign wire95 = ((~|{wire93[(4'h9):(4'h9)]}) ?
                      (^~reg12[(1'h1):(1'h1)]) : $unsigned($signed($unsigned(((8'ha3) ?
                          reg70 : (8'hac))))));
endmodule

module module73
#(parameter param86 = {(^((+((8'ha1) || (8'hb3))) >> ({(8'hb4)} ? ((8'ha8) ? (8'ha5) : (8'hb0)) : {(8'ha3)}))), {((8'hac) ? (^~((7'h41) ? (8'hbe) : (8'ha1))) : (((8'hba) ? (8'ha2) : (8'had)) && {(8'hab)})), ({((8'h9c) ? (8'hb6) : (8'hb2))} > (((8'ha8) >>> (8'haf)) ? ((7'h42) <= (8'hae)) : ((8'hb8) <= (8'haa))))}})
(y, clk, wire78, wire77, wire76, wire75, wire74);
  output wire [(32'h57):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire78;
  input wire signed [(4'h9):(1'h0)] wire77;
  input wire signed [(3'h7):(1'h0)] wire76;
  input wire signed [(2'h2):(1'h0)] wire75;
  input wire signed [(5'h13):(1'h0)] wire74;
  wire signed [(3'h5):(1'h0)] wire85;
  wire signed [(5'h13):(1'h0)] wire81;
  wire [(4'hf):(1'h0)] wire80;
  wire [(4'h8):(1'h0)] wire79;
  reg [(4'he):(1'h0)] reg84 = (1'h0);
  reg [(5'h13):(1'h0)] reg83 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg82 = (1'h0);
  assign y = {wire85, wire81, wire80, wire79, reg84, reg83, reg82, (1'h0)};
  assign wire79 = (!{$signed((8'ha1))});
  assign wire80 = wire74[(4'hf):(3'h6)];
  assign wire81 = wire75;
  always
    @(posedge clk) begin
      reg82 <= wire76;
    end
  always
    @(posedge clk) begin
      reg83 <= (~(~&wire78[(2'h2):(1'h0)]));
      reg84 <= reg82[(1'h0):(1'h0)];
    end
  assign wire85 = $unsigned(wire76[(2'h2):(2'h2)]);
endmodule
