$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Thu Jun 07 15:54:00 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab3_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; clkin_50~input_o $end
$var wire 1 < pb[0]~input_o $end
$var wire 1 = pb[1]~input_o $end
$var wire 1 > pb[2]~input_o $end
$var wire 1 ? pb[3]~input_o $end
$var wire 1 @ leds[0]~output_o $end
$var wire 1 A leds[1]~output_o $end
$var wire 1 B leds[2]~output_o $end
$var wire 1 C leds[3]~output_o $end
$var wire 1 D leds[4]~output_o $end
$var wire 1 E leds[5]~output_o $end
$var wire 1 F leds[6]~output_o $end
$var wire 1 G leds[7]~output_o $end
$var wire 1 H seg7_data[0]~output_o $end
$var wire 1 I seg7_data[1]~output_o $end
$var wire 1 J seg7_data[2]~output_o $end
$var wire 1 K seg7_data[3]~output_o $end
$var wire 1 L seg7_data[4]~output_o $end
$var wire 1 M seg7_data[5]~output_o $end
$var wire 1 N seg7_data[6]~output_o $end
$var wire 1 O seg7_char1~output_o $end
$var wire 1 P seg7_char2~output_o $end
$var wire 1 Q sw[0]~input_o $end
$var wire 1 R sw[4]~input_o $end
$var wire 1 S sw[1]~input_o $end
$var wire 1 T sw[5]~input_o $end
$var wire 1 U INST1|AEQB~0_combout $end
$var wire 1 V sw[2]~input_o $end
$var wire 1 W sw[3]~input_o $end
$var wire 1 X sw[7]~input_o $end
$var wire 1 Y sw[6]~input_o $end
$var wire 1 Z INST1|ALTB~0_combout $end
$var wire 1 [ INST1|AEQB~combout $end
$var wire 1 \ INST1|ALTB~1_combout $end
$var wire 1 ] INST1|ALTB~2_combout $end
$var wire 1 ^ INST1|ALTB~3_combout $end
$var wire 1 _ INST1|AGTB~0_combout $end
$var wire 1 ` INST1|AGTB~1_combout $end
$var wire 1 a INST1|AGTB~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
b1000 #
0+
0*
1)
0(
0'
0&
0%
0$
0,
0-
04
03
02
01
00
0/
0.
05
16
x7
18
19
1:
x;
x<
x=
x>
x?
0@
0A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
0\
0]
0^
1_
0`
1a
$end
#50000
b11000 #
1R
1]
1U
#100000
b111000 #
b101000 #
1T
0R
#150000
b111000 #
1R
#200000
b1111000 #
b1011000 #
b1001000 #
1Y
0T
0R
0]
0U
#250000
b1011000 #
1R
1]
1U
#300000
b1111000 #
b1101000 #
1T
0R
#350000
b1111000 #
1R
#400000
b11111000 #
b10111000 #
b10011000 #
b10001000 #
1X
0Y
0T
0R
0_
1Z
0]
0U
0[
0a
0B
1@
1+
0)
#450000
b10011000 #
1R
1]
1U
1[
1^
1A
0@
0+
1*
#500000
b10111000 #
b10101000 #
1T
0R
#550000
b10111000 #
1R
#600000
b11111000 #
b11011000 #
b11001000 #
1Y
0T
0R
1\
0Z
0]
0U
#650000
b11011000 #
1R
1]
1U
#700000
b11111000 #
b11101000 #
1T
0R
#750000
b11111000 #
1R
#800000
b1111000 #
b111000 #
b11000 #
b1000 #
0X
0Y
0T
0R
1_
0\
0]
0U
1a
0^
0A
1B
1)
0*
#850000
b11000 #
1R
1]
1U
#900000
b111000 #
b101000 #
1T
0R
#950000
b111000 #
1R
#1000000
