// Seed: 961560297
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wor id_7,
    output wire id_8
);
  supply1 id_10, id_11;
  assign id_11 = 1;
  module_0(
      id_0, id_6, id_1, id_8, id_8
  );
  wire id_12;
  wire id_13;
  wire id_14;
  id_15(
      .id_0(id_14), .id_1()
  );
  wire id_16;
  id_17(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(1'b0), .id_4()
  );
endmodule
