{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 14:15:50 2011 " "Info: Processing started: Wed Dec 14 14:15:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c DE2_Board_top_level " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys " "Info: Found entity 1: nios_qsys" {  } { { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/nios_qsys.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v 24 24 " "Info: Found 24 design units, including 24 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_ic_data_module " "Info: Found entity 1: nios_qsys_cpu_nios_ic_data_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_cpu_nios_ic_tag_module " "Info: Found entity 2: nios_qsys_cpu_nios_ic_tag_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_cpu_nios_register_bank_a_module " "Info: Found entity 3: nios_qsys_cpu_nios_register_bank_a_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_cpu_nios_register_bank_b_module " "Info: Found entity 4: nios_qsys_cpu_nios_register_bank_b_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_cpu_nios_nios2_oci_debug " "Info: Found entity 5: nios_qsys_cpu_nios_nios2_oci_debug" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 412 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_cpu_nios_nios2_ocimem " "Info: Found entity 7: nios_qsys_cpu_nios_nios2_ocimem" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 nios_qsys_cpu_nios_nios2_avalon_reg " "Info: Found entity 8: nios_qsys_cpu_nios_nios2_avalon_reg" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 651 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 nios_qsys_cpu_nios_nios2_oci_break " "Info: Found entity 9: nios_qsys_cpu_nios_nios2_oci_break" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nios_qsys_cpu_nios_nios2_oci_xbrk " "Info: Found entity 10: nios_qsys_cpu_nios_nios2_oci_xbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nios_qsys_cpu_nios_nios2_oci_dbrk " "Info: Found entity 11: nios_qsys_cpu_nios_nios2_oci_dbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nios_qsys_cpu_nios_nios2_oci_itrace " "Info: Found entity 12: nios_qsys_cpu_nios_nios2_oci_itrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nios_qsys_cpu_nios_nios2_oci_td_mode " "Info: Found entity 13: nios_qsys_cpu_nios_nios2_oci_td_mode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1722 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nios_qsys_cpu_nios_nios2_oci_dtrace " "Info: Found entity 14: nios_qsys_cpu_nios_nios2_oci_dtrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1789 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nios_qsys_cpu_nios_nios2_oci_compute_tm_count " "Info: Found entity 15: nios_qsys_cpu_nios_nios2_oci_compute_tm_count" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nios_qsys_cpu_nios_nios2_oci_fifowp_inc " "Info: Found entity 16: nios_qsys_cpu_nios_nios2_oci_fifowp_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1954 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nios_qsys_cpu_nios_nios2_oci_fifocount_inc " "Info: Found entity 17: nios_qsys_cpu_nios_nios2_oci_fifocount_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1996 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 nios_qsys_cpu_nios_nios2_oci_fifo " "Info: Found entity 18: nios_qsys_cpu_nios_nios2_oci_fifo" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2042 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 nios_qsys_cpu_nios_nios2_oci_pib " "Info: Found entity 19: nios_qsys_cpu_nios_nios2_oci_pib" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2547 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2615 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 nios_qsys_cpu_nios_nios2_oci_im " "Info: Found entity 21: nios_qsys_cpu_nios_nios2_oci_im" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2704 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 nios_qsys_cpu_nios_nios2_performance_monitors " "Info: Found entity 22: nios_qsys_cpu_nios_nios2_performance_monitors" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2841 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 nios_qsys_cpu_nios_nios2_oci " "Info: Found entity 23: nios_qsys_cpu_nios_nios2_oci" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2857 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 nios_qsys_cpu_nios " "Info: Found entity 24: nios_qsys_cpu_nios" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3356 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_sysclk " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_sysclk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_tck " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_tck" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_wrapper " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_wrapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_mult_cell " "Info: Found entity 1: nios_qsys_cpu_nios_mult_cell" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_oci_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_oci_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_leds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_leds " "Info: Found entity 1: nios_qsys_leds" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_leds.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_leds.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_switches.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_switches " "Info: Found entity 1: nios_qsys_switches" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_switches.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_switches.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_input_efifo_module " "Info: Found entity 1: nios_qsys_sdram_controller_input_efifo_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller " "Info: Found entity 2: nios_qsys_sdram_controller" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(234) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(235) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_test_component_ram_module " "Info: Found entity 1: nios_qsys_sdram_controller_test_component_ram_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller_test_component " "Info: Found entity 2: nios_qsys_sdram_controller_test_component" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_0_log_module " "Info: Found entity 1: nios_qsys_jtag_uart_0_log_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: nios_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_jtag_uart_0_scfifo_w " "Info: Found entity 3: nios_qsys_jtag_uart_0_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_jtag_uart_0_drom_module " "Info: Found entity 4: nios_qsys_jtag_uart_0_drom_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: nios_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_jtag_uart_0_scfifo_r " "Info: Found entity 6: nios_qsys_jtag_uart_0_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_jtag_uart_0 " "Info: Found entity 7: nios_qsys_jtag_uart_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_lcd_0.v(61) " "Warning (10273): Verilog HDL warning at nios_qsys_lcd_0.v(61): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_lcd_0 " "Info: Found entity 1: nios_qsys_lcd_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_uart_rs232.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_uart_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_uart_RS232_log_module " "Info: Found entity 1: nios_qsys_uart_RS232_log_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_uart_RS232_tx " "Info: Found entity 2: nios_qsys_uart_RS232_tx" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_uart_RS232_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: nios_qsys_uart_RS232_rx_stimulus_source_character_source_rom_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 238 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_uart_RS232_rx_stimulus_source " "Info: Found entity 4: nios_qsys_uart_RS232_rx_stimulus_source" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_uart_RS232_rx " "Info: Found entity 5: nios_qsys_uart_RS232_rx" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 492 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_uart_RS232_regs " "Info: Found entity 6: nios_qsys_uart_RS232_regs" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_uart_RS232 " "Info: Found entity 7: nios_qsys_uart_RS232" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_timer_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_timer_0 " "Info: Found entity 1: nios_qsys_timer_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_timer_0.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/calibrate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/calibrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calibrate-arch_calibrate " "Info: Found design unit 1: calibrate-arch_calibrate" {  } { { "nios_qsys/synthesis/submodules/calibrate.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/calibrate.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calibrate " "Info: Found entity 1: calibrate" {  } { { "nios_qsys/synthesis/submodules/calibrate.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/calibrate.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/calibrate_avalon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/calibrate_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calibrate_avalon-arch_calibrate_avalon " "Info: Found design unit 1: calibrate_avalon-arch_calibrate_avalon" {  } { { "nios_qsys/synthesis/submodules/calibrate_avalon.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/calibrate_avalon.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calibrate_avalon " "Info: Found entity 1: calibrate_avalon" {  } { { "nios_qsys/synthesis/submodules/calibrate_avalon.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/calibrate_avalon.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info: Found entity 1: altera_merlin_master_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info: Found entity 1: altera_merlin_slave_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info: Found entity 1: altera_merlin_master_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info: Found entity 1: altera_merlin_slave_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info: Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info: Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_default_decode " "Info: Found entity 1: nios_qsys_addr_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router " "Info: Found entity 2: nios_qsys_addr_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_001_default_decode " "Info: Found entity 1: nios_qsys_addr_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router_001 " "Info: Found entity 2: nios_qsys_addr_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_default_decode " "Info: Found entity 1: nios_qsys_id_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router " "Info: Found entity 2: nios_qsys_id_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_001_default_decode " "Info: Found entity 1: nios_qsys_id_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_001 " "Info: Found entity 2: nios_qsys_id_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_002_default_decode " "Info: Found entity 1: nios_qsys_id_router_002_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_002 " "Info: Found entity 2: nios_qsys_id_router_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Info (10281): Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info: Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info: Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(414) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(414): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET altera_merlin_burst_adapter.sv(461) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(461): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 461 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(491) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(491): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_MAX_BYTE_CNT out_max_byte_cnt altera_merlin_burst_adapter.sv(489) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(489): object \"OUT_MAX_BYTE_CNT\" differs only in case from object \"out_max_byte_cnt\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info: Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info: Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info: Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info: Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info: Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info: Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info: Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info: Found entity 1: altera_reset_controller" {  } { { "nios_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info: Found entity 1: altera_reset_synchronizer" {  } { { "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux " "Info: Found entity 1: nios_qsys_cmd_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux_001 " "Info: Found entity 1: nios_qsys_cmd_xbar_demux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info: Found entity 1: altera_merlin_arbitrator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info: Found entity 2: altera_merlin_arb_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_mux " "Info: Found entity 1: nios_qsys_cmd_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux " "Info: Found entity 1: nios_qsys_rsp_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux_002 " "Info: Found entity 1: nios_qsys_rsp_xbar_demux_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux " "Info: Found entity 1: nios_qsys_rsp_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux_001 " "Info: Found entity 1: nios_qsys_rsp_xbar_mux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info: Found entity 1: altera_merlin_width_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_irq_mapper " "Info: Found entity 1: nios_qsys_irq_mapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calibrate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calibrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calibrate-arch_calibrate " "Info: Found design unit 1: calibrate-arch_calibrate" {  } { { "calibrate.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/calibrate.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calibrate " "Info: Found entity 1: calibrate" {  } { { "calibrate.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/calibrate.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_board_top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Info: Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/DE2_Board_top_level.vhd" 219 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Info: Found entity 1: DE2_Board_top_level" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/DE2_Board_top_level.vhd" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockpll-SYN " "Info: Found design unit 1: clockpll-SYN" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/clockPLL.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Info: Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/clockPLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calibrate_avalon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calibrate_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calibrate_avalon-arch_calibrate_avalon " "Info: Found design unit 1: calibrate_avalon-arch_calibrate_avalon" {  } { { "calibrate_avalon.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/calibrate_avalon.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calibrate_avalon " "Info: Found entity 1: calibrate_avalon" {  } { { "calibrate_avalon.vhd" "" { Text "C:/NRCRee475/final_project/DE2_System/calibrate_avalon.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1690) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1690): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1692) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1692): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1848) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1848): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1848 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(2767) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(2767): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(316) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(326) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(336) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(680) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Info: Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys nios_qsys:u0 " "Info: Elaborating entity \"nios_qsys\" for hierarchy \"nios_qsys:u0\"" {  } { { "DE2_Board_top_level.vhd" "u0" { Text "C:/NRCRee475/final_project/DE2_System/DE2_Board_top_level.vhd" 281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios " "Info: Elaborating entity \"nios_qsys_cpu_nios\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/nios_qsys.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_test_bench nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_test_bench:the_nios_qsys_cpu_nios_test_bench " "Info: Elaborating entity \"nios_qsys_cpu_nios_test_bench\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_test_bench:the_nios_qsys_cpu_nios_test_bench\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_test_bench" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4869 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_ic_data_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data " "Info: Elaborating entity \"nios_qsys_cpu_nios_ic_data_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_ic_data" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 5727 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Info: Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/NRCRee475/final_project/DE2_System/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Info: Elaborating entity \"altsyncram_qed1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_ic_tag_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag " "Info: Elaborating entity \"nios_qsys_cpu_nios_ic_tag_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_ic_tag" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 5793 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Info: Parameter \"width_a\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Info: Parameter \"width_b\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjh1 " "Info: Found entity 1: altsyncram_tjh1" {  } { { "db/altsyncram_tjh1.tdf" "" { Text "C:/NRCRee475/final_project/DE2_System/db/altsyncram_tjh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjh1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tjh1:auto_generated " "Info: Elaborating entity \"altsyncram_tjh1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_register_bank_a_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a " "Info: Elaborating entity \"nios_qsys_cpu_nios_register_bank_a_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_register_bank_a" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ah1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ah1 " "Info: Found entity 1: altsyncram_2ah1" {  } { { "db/altsyncram_2ah1.tdf" "" { Text "C:/NRCRee475/final_project/DE2_System/db/altsyncram_2ah1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ah1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ah1:auto_generated " "Info: Elaborating entity \"altsyncram_2ah1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_register_bank_b_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b " "Info: Elaborating entity \"nios_qsys_cpu_nios_register_bank_b_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_register_bank_b" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ah1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ah1 " "Info: Found entity 1: altsyncram_3ah1" {  } { { "db/altsyncram_3ah1.tdf" "" { Text "C:/NRCRee475/final_project/DE2_System/db/altsyncram_3ah1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ah1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated " "Info: Elaborating entity \"altsyncram_3ah1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_mult_cell nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell " "Info: Elaborating entity \"nios_qsys_cpu_nios_mult_cell\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_mult_cell" { Text "C:/NRCRee475/final_project/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6919 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
