FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 25;
0"NC";
%"XC7S50FGGA484"
"7","(-5750,4200)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,700,-100";
"H7"0;
"R3"0;
"R4"0;
"R5"0;
"R6"0;
"R7"0;
"N7"0;
"P7"0;
"N6"0;
"P6"0;
"M5"0;
"N5"0;
"N8"0;
"P8"0;
"P2"0;
"P3"0;
"N1"0;
"P1"0;
"N3"0;
"N4"0;
"M1"0;
"M2"0;
"K1"0;
"L1"0;
"M3"0;
"M4"0;
"M7"0;
"M8"0;
"K8"0;
"L8"0;
"K4"0;
"L4"0;
"K5"0;
"L5"0;
"L6"0;
"L7"0;
"J7"0;
"J8"0;
"J6"0;
"K6"0;
"H5"0;
"H6"0;
"K2"0;
"K3"0;
"J1"0;
"J2"0;
"H3"0;
"H4"0;
"H2"0;
"J3"0;
END.
