#
ifndef
VPX_VPX_DSP_ARM_FDCT_NEON_H_
#
define
VPX_VPX_DSP_ARM_FDCT_NEON_H_
#
include
<
arm_neon
.
h
>
static
INLINE
void
vpx_fdct4x4_pass1_neon
(
int16x4_t
*
in
)
{
const
int16x8_t
input_01
=
vcombine_s16
(
in
[
0
]
in
[
1
]
)
;
const
int16x8_t
input_32
=
vcombine_s16
(
in
[
3
]
in
[
2
]
)
;
const
int16x8_t
s_01
=
vaddq_s16
(
input_01
input_32
)
;
const
int16x8_t
s_32
=
vsubq_s16
(
input_01
input_32
)
;
const
int16x4_t
s_0
=
vget_low_s16
(
s_01
)
;
const
int16x4_t
s_1
=
vget_high_s16
(
s_01
)
;
const
int16x4_t
s_2
=
vget_high_s16
(
s_32
)
;
const
int16x4_t
s_3
=
vget_low_s16
(
s_32
)
;
const
int32x4_t
s_0_p_s_1
=
vaddl_s16
(
s_0
s_1
)
;
const
int32x4_t
s_0_m_s_1
=
vsubl_s16
(
s_0
s_1
)
;
const
int32x4_t
temp1
=
vmulq_n_s32
(
s_0_p_s_1
cospi_16_64
)
;
const
int32x4_t
temp2
=
vmulq_n_s32
(
s_0_m_s_1
cospi_16_64
)
;
int16x4_t
out_0
=
vrshrn_n_s32
(
temp1
DCT_CONST_BITS
)
;
int16x4_t
out_2
=
vrshrn_n_s32
(
temp2
DCT_CONST_BITS
)
;
const
int32x4_t
s_3_cospi_8_64
=
vmull_n_s16
(
s_3
cospi_8_64
)
;
const
int32x4_t
s_3_cospi_24_64
=
vmull_n_s16
(
s_3
cospi_24_64
)
;
const
int32x4_t
temp3
=
vmlal_n_s16
(
s_3_cospi_8_64
s_2
cospi_24_64
)
;
const
int32x4_t
temp4
=
vmlsl_n_s16
(
s_3_cospi_24_64
s_2
cospi_8_64
)
;
int16x4_t
out_1
=
vrshrn_n_s32
(
temp3
DCT_CONST_BITS
)
;
int16x4_t
out_3
=
vrshrn_n_s32
(
temp4
DCT_CONST_BITS
)
;
transpose_s16_4x4d
(
&
out_0
&
out_1
&
out_2
&
out_3
)
;
in
[
0
]
=
out_0
;
in
[
1
]
=
out_1
;
in
[
2
]
=
out_2
;
in
[
3
]
=
out_3
;
}
static
INLINE
void
vpx_fdct8x8_pass1_notranspose_neon
(
int16x8_t
*
in
int16x8_t
*
out
)
{
const
int16x8_t
v_s0
=
vaddq_s16
(
in
[
0
]
in
[
7
]
)
;
const
int16x8_t
v_s1
=
vaddq_s16
(
in
[
1
]
in
[
6
]
)
;
const
int16x8_t
v_s2
=
vaddq_s16
(
in
[
2
]
in
[
5
]
)
;
const
int16x8_t
v_s3
=
vaddq_s16
(
in
[
3
]
in
[
4
]
)
;
const
int16x8_t
v_s4
=
vsubq_s16
(
in
[
3
]
in
[
4
]
)
;
const
int16x8_t
v_s5
=
vsubq_s16
(
in
[
2
]
in
[
5
]
)
;
const
int16x8_t
v_s6
=
vsubq_s16
(
in
[
1
]
in
[
6
]
)
;
const
int16x8_t
v_s7
=
vsubq_s16
(
in
[
0
]
in
[
7
]
)
;
int16x8_t
v_x0
=
vaddq_s16
(
v_s0
v_s3
)
;
int16x8_t
v_x1
=
vaddq_s16
(
v_s1
v_s2
)
;
int16x8_t
v_x2
=
vsubq_s16
(
v_s1
v_s2
)
;
int16x8_t
v_x3
=
vsubq_s16
(
v_s0
v_s3
)
;
int32x4_t
v_t0_lo
=
vaddl_s16
(
vget_low_s16
(
v_x0
)
vget_low_s16
(
v_x1
)
)
;
int32x4_t
v_t0_hi
=
vaddl_s16
(
vget_high_s16
(
v_x0
)
vget_high_s16
(
v_x1
)
)
;
int32x4_t
v_t1_lo
=
vsubl_s16
(
vget_low_s16
(
v_x0
)
vget_low_s16
(
v_x1
)
)
;
int32x4_t
v_t1_hi
=
vsubl_s16
(
vget_high_s16
(
v_x0
)
vget_high_s16
(
v_x1
)
)
;
int32x4_t
v_t2_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x2
)
cospi_24_64
)
;
int32x4_t
v_t2_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x2
)
cospi_24_64
)
;
int32x4_t
v_t3_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x3
)
cospi_24_64
)
;
int32x4_t
v_t3_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x3
)
cospi_24_64
)
;
v_t2_lo
=
vmlal_n_s16
(
v_t2_lo
vget_low_s16
(
v_x3
)
cospi_8_64
)
;
v_t2_hi
=
vmlal_n_s16
(
v_t2_hi
vget_high_s16
(
v_x3
)
cospi_8_64
)
;
v_t3_lo
=
vmlsl_n_s16
(
v_t3_lo
vget_low_s16
(
v_x2
)
cospi_8_64
)
;
v_t3_hi
=
vmlsl_n_s16
(
v_t3_hi
vget_high_s16
(
v_x2
)
cospi_8_64
)
;
v_t0_lo
=
vmulq_n_s32
(
v_t0_lo
cospi_16_64
)
;
v_t0_hi
=
vmulq_n_s32
(
v_t0_hi
cospi_16_64
)
;
v_t1_lo
=
vmulq_n_s32
(
v_t1_lo
cospi_16_64
)
;
v_t1_hi
=
vmulq_n_s32
(
v_t1_hi
cospi_16_64
)
;
{
const
int16x4_t
a
=
vrshrn_n_s32
(
v_t0_lo
DCT_CONST_BITS
)
;
const
int16x4_t
b
=
vrshrn_n_s32
(
v_t0_hi
DCT_CONST_BITS
)
;
const
int16x4_t
c
=
vrshrn_n_s32
(
v_t1_lo
DCT_CONST_BITS
)
;
const
int16x4_t
d
=
vrshrn_n_s32
(
v_t1_hi
DCT_CONST_BITS
)
;
const
int16x4_t
e
=
vrshrn_n_s32
(
v_t2_lo
DCT_CONST_BITS
)
;
const
int16x4_t
f
=
vrshrn_n_s32
(
v_t2_hi
DCT_CONST_BITS
)
;
const
int16x4_t
g
=
vrshrn_n_s32
(
v_t3_lo
DCT_CONST_BITS
)
;
const
int16x4_t
h
=
vrshrn_n_s32
(
v_t3_hi
DCT_CONST_BITS
)
;
out
[
0
]
=
vcombine_s16
(
a
c
)
;
out
[
2
]
=
vcombine_s16
(
e
g
)
;
out
[
4
]
=
vcombine_s16
(
b
d
)
;
out
[
6
]
=
vcombine_s16
(
f
h
)
;
}
v_x0
=
vsubq_s16
(
v_s6
v_s5
)
;
v_x1
=
vaddq_s16
(
v_s6
v_s5
)
;
v_t0_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x0
)
cospi_16_64
)
;
v_t0_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x0
)
cospi_16_64
)
;
v_t1_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x1
)
cospi_16_64
)
;
v_t1_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x1
)
cospi_16_64
)
;
{
const
int16x4_t
a
=
vrshrn_n_s32
(
v_t0_lo
DCT_CONST_BITS
)
;
const
int16x4_t
b
=
vrshrn_n_s32
(
v_t0_hi
DCT_CONST_BITS
)
;
const
int16x4_t
c
=
vrshrn_n_s32
(
v_t1_lo
DCT_CONST_BITS
)
;
const
int16x4_t
d
=
vrshrn_n_s32
(
v_t1_hi
DCT_CONST_BITS
)
;
const
int16x8_t
ab
=
vcombine_s16
(
a
b
)
;
const
int16x8_t
cd
=
vcombine_s16
(
c
d
)
;
v_x0
=
vaddq_s16
(
v_s4
ab
)
;
v_x1
=
vsubq_s16
(
v_s4
ab
)
;
v_x2
=
vsubq_s16
(
v_s7
cd
)
;
v_x3
=
vaddq_s16
(
v_s7
cd
)
;
}
v_t0_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x3
)
cospi_4_64
)
;
v_t0_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x3
)
cospi_4_64
)
;
v_t0_lo
=
vmlal_n_s16
(
v_t0_lo
vget_low_s16
(
v_x0
)
cospi_28_64
)
;
v_t0_hi
=
vmlal_n_s16
(
v_t0_hi
vget_high_s16
(
v_x0
)
cospi_28_64
)
;
v_t1_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x1
)
cospi_12_64
)
;
v_t1_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x1
)
cospi_12_64
)
;
v_t1_lo
=
vmlal_n_s16
(
v_t1_lo
vget_low_s16
(
v_x2
)
cospi_20_64
)
;
v_t1_hi
=
vmlal_n_s16
(
v_t1_hi
vget_high_s16
(
v_x2
)
cospi_20_64
)
;
v_t2_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x2
)
cospi_12_64
)
;
v_t2_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x2
)
cospi_12_64
)
;
v_t2_lo
=
vmlsl_n_s16
(
v_t2_lo
vget_low_s16
(
v_x1
)
cospi_20_64
)
;
v_t2_hi
=
vmlsl_n_s16
(
v_t2_hi
vget_high_s16
(
v_x1
)
cospi_20_64
)
;
v_t3_lo
=
vmull_n_s16
(
vget_low_s16
(
v_x3
)
cospi_28_64
)
;
v_t3_hi
=
vmull_n_s16
(
vget_high_s16
(
v_x3
)
cospi_28_64
)
;
v_t3_lo
=
vmlsl_n_s16
(
v_t3_lo
vget_low_s16
(
v_x0
)
cospi_4_64
)
;
v_t3_hi
=
vmlsl_n_s16
(
v_t3_hi
vget_high_s16
(
v_x0
)
cospi_4_64
)
;
{
const
int16x4_t
a
=
vrshrn_n_s32
(
v_t0_lo
DCT_CONST_BITS
)
;
const
int16x4_t
b
=
vrshrn_n_s32
(
v_t0_hi
DCT_CONST_BITS
)
;
const
int16x4_t
c
=
vrshrn_n_s32
(
v_t1_lo
DCT_CONST_BITS
)
;
const
int16x4_t
d
=
vrshrn_n_s32
(
v_t1_hi
DCT_CONST_BITS
)
;
const
int16x4_t
e
=
vrshrn_n_s32
(
v_t2_lo
DCT_CONST_BITS
)
;
const
int16x4_t
f
=
vrshrn_n_s32
(
v_t2_hi
DCT_CONST_BITS
)
;
const
int16x4_t
g
=
vrshrn_n_s32
(
v_t3_lo
DCT_CONST_BITS
)
;
const
int16x4_t
h
=
vrshrn_n_s32
(
v_t3_hi
DCT_CONST_BITS
)
;
out
[
1
]
=
vcombine_s16
(
a
c
)
;
out
[
3
]
=
vcombine_s16
(
e
g
)
;
out
[
5
]
=
vcombine_s16
(
b
d
)
;
out
[
7
]
=
vcombine_s16
(
f
h
)
;
}
}
static
INLINE
void
vpx_fdct8x8_pass1_neon
(
int16x8_t
*
in
)
{
int16x8_t
out
[
8
]
;
vpx_fdct8x8_pass1_notranspose_neon
(
in
out
)
;
{
const
int32x4x2_t
r02_s32
=
vtrnq_s32
(
vreinterpretq_s32_s16
(
out
[
0
]
)
vreinterpretq_s32_s16
(
out
[
2
]
)
)
;
const
int32x4x2_t
r13_s32
=
vtrnq_s32
(
vreinterpretq_s32_s16
(
out
[
1
]
)
vreinterpretq_s32_s16
(
out
[
3
]
)
)
;
const
int32x4x2_t
r46_s32
=
vtrnq_s32
(
vreinterpretq_s32_s16
(
out
[
4
]
)
vreinterpretq_s32_s16
(
out
[
6
]
)
)
;
const
int32x4x2_t
r57_s32
=
vtrnq_s32
(
vreinterpretq_s32_s16
(
out
[
5
]
)
vreinterpretq_s32_s16
(
out
[
7
]
)
)
;
const
int16x8x2_t
r01_s16
=
vtrnq_s16
(
vreinterpretq_s16_s32
(
r02_s32
.
val
[
0
]
)
vreinterpretq_s16_s32
(
r13_s32
.
val
[
0
]
)
)
;
const
int16x8x2_t
r23_s16
=
vtrnq_s16
(
vreinterpretq_s16_s32
(
r02_s32
.
val
[
1
]
)
vreinterpretq_s16_s32
(
r13_s32
.
val
[
1
]
)
)
;
const
int16x8x2_t
r45_s16
=
vtrnq_s16
(
vreinterpretq_s16_s32
(
r46_s32
.
val
[
0
]
)
vreinterpretq_s16_s32
(
r57_s32
.
val
[
0
]
)
)
;
const
int16x8x2_t
r67_s16
=
vtrnq_s16
(
vreinterpretq_s16_s32
(
r46_s32
.
val
[
1
]
)
vreinterpretq_s16_s32
(
r57_s32
.
val
[
1
]
)
)
;
in
[
0
]
=
r01_s16
.
val
[
0
]
;
in
[
1
]
=
r01_s16
.
val
[
1
]
;
in
[
2
]
=
r23_s16
.
val
[
0
]
;
in
[
3
]
=
r23_s16
.
val
[
1
]
;
in
[
4
]
=
r45_s16
.
val
[
0
]
;
in
[
5
]
=
r45_s16
.
val
[
1
]
;
in
[
6
]
=
r67_s16
.
val
[
0
]
;
in
[
7
]
=
r67_s16
.
val
[
1
]
;
}
}
#
endif
