{
  "dτ": {
    "component_box": [
      22.0,
      197.0,
      80.0,
      253.0
    ],
    "connections": {
      "input": [
        {
          "name": "REF",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "PFD",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Loop Filter": {
    "component_box": [
      341.0,
      256.0,
      426.0,
      309.0
    ],
    "connections": {
      "input": [
        {
          "name": "CP",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Capacitive Interpolation Network",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "d_T": {
    "component_box": [
      85.0,
      127.0,
      136.0,
      184.0
    ],
    "connections": {
      "input": [
        {
          "name": "REF",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "SSPD/CP",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Divider": {
    "component_box": [
      458.0,
      10.0,
      623.0,
      55.0
    ],
    "connections": {
      "input": [
        {
          "name": "CML Buffer",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "d_T",
          "count": 1
        },
        {
          "name": "dτ",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Window comparator": {
    "component_box": [
      201.0,
      362.0,
      280.0,
      452.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "CP",
          "count": 1
        }
      ]
    }
  },
  "PFD": {
    "component_box": [
      99.0,
      250.0,
      157.0,
      316.0
    ],
    "connections": {
      "input": [
        {
          "name": "REF",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "CP",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "16-to-1 MUX": {
    "component_box": [
      705.0,
      219.0,
      742.0,
      420.0
    ],
    "connections": {
      "input": [
        {
          "name": "16 VCO Phases",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Divider",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "SSPD/CP": {
    "component_box": [
      181.0,
      110.0,
      278.0,
      177.0
    ],
    "connections": {
      "input": [
        {
          "name": "d_T",
          "count": 1
        },
        {
          "name": "CML Buffer",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "CP",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "VCO": {
    "component_box": [
      518.0,
      484.0,
      575.0,
      542.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "16-to-1 MUX",
          "count": 1
        }
      ]
    }
  },
  "CML Buffer": {
    "component_box": [
      365.0,
      51.0,
      403.0,
      95.0
    ],
    "connections": {
      "input": [
        {
          "name": "SSPD/CP",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Divider",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "CP": {
    "component_box": [
      200.0,
      250.0,
      259.0,
      315.0
    ],
    "connections": {
      "input": [
        {
          "name": "PFD",
          "count": 1
        },
        {
          "name": "SSPD/CP",
          "count": 1
        },
        {
          "name": "OR gate",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Loop Filter",
          "count": 1
        }
      ],
      "inout": []
    }
  }
}