#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 31 20:35:22 2024
# Process ID: 7688
# Current directory: U:/ECE385/lab_7.1/lab_7.1.runs/impl_1
# Command line: vivado.exe -log lab7_1_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab7_1_top.tcl -notrace
# Log file: U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top.vdi
# Journal file: U:/ECE385/lab_7.1/lab_7.1.runs/impl_1\vivado.jou
# Running On: ECEB-3022-04, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 33554 MB
#-----------------------------------------------------------
source lab7_1_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ECE385/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BILLYH2/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top lab7_1_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.dcp' for cell 'mb_block_i/mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/mb_block_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i/mb_block_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1541.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'lab7_1_top' is not ideal for floorplanning, since the cellview 'mb_block_hdmi_text_controller_0_0_hdmi_text_controller_v1_0_AXI' defined in file 'mb_block_hdmi_text_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mb_block_i/mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/mb_block_i/hdmi_text_controller_0/axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0_board.xdc] for cell 'mb_block_i/mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0_board.xdc] for cell 'mb_block_i/mb_block_i/clk_wiz_1/inst'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.xdc] for cell 'mb_block_i/mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2171.902 ; gain = 487.820
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.xdc] for cell 'mb_block_i/mb_block_i/clk_wiz_1/inst'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_block_i/mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_block_i/mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/BILLYH2/Downloads/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc]
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc:50]
Finished Parsing XDC File [u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mb_block_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'lab7_1_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2171.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 63 Warnings, 61 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.902 ; gain = 1107.359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.830 . Memory (MB): peak = 2171.902 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 216ffea4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.691 ; gain = 21.789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ba7dfbc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 183 cells and removed 266 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 39 load pin(s).
Phase 2 Constant propagation | Checksum: 23bf99130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 116 cells and removed 278 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
WARNING: [Opt 31-163] Instance mb_block_i/mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance mb_block_i/mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance mb_block_i/mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance mb_block_i/mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
Phase 3 Sweep | Checksum: 1a9ae5483

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10127 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f44e9fc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f44e9fc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21f9124c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             183  |             266  |                                              4  |
|  Constant propagation         |             116  |             278  |                                              1  |
|  Sweep                        |               0  |           10127  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2528.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18ca054b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2528.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 18ca054b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2634.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18ca054b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2634.352 ; gain = 106.223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ca054b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2634.352 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2634.352 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18ca054b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2634.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 67 Warnings, 61 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2634.352 ; gain = 462.449
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2634.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file lab7_1_top_drc_opted.rpt -pb lab7_1_top_drc_opted.pb -rpx lab7_1_top_drc_opted.rpx
Command: report_drc -file lab7_1_top_drc_opted.rpt -pb lab7_1_top_drc_opted.pb -rpx lab7_1_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2634.352 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17d71b7f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2634.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f6bd00f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c8ab1189

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c8ab1189

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2c8ab1189

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2cced5d16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2abbd6f24

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2abbd6f24

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2b9166c1a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2075 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1015 nets or LUTs. Breaked 0 LUT, combined 1015 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_block_i/mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in[3]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2634.352 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2634.352 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1015  |                  1015  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |           1015  |                  1016  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18d5c4346

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2634.352 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: d080be5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2634.352 ; gain = 0.000
Phase 2 Global Placement | Checksum: d080be5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 102471136

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2229918dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1860ce92b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1722704cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f89387a0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d125d15

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 99146193

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2634.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 99146193

Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2634.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ace1d7a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-0.373 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f629b3fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 2655.555 ; gain = 0.000
INFO: [Place 46-33] Processed net mb_block_i/mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 122adf5c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.555 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ace1d7a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2655.555 ; gain = 21.203

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.579. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 147ea7f3d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203
Phase 4.1 Post Commit Optimization | Checksum: 147ea7f3d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 147ea7f3d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 147ea7f3d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203
Phase 4.3 Placer Reporting | Checksum: 147ea7f3d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2655.555 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.555 ; gain = 21.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193197759

Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2655.555 ; gain = 21.203
Ending Placer Task | Checksum: b234a48a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2655.555 ; gain = 21.203
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 67 Warnings, 69 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 2655.555 ; gain = 21.203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.383 ; gain = 3.828
INFO: [Common 17-1381] The checkpoint 'U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.383 ; gain = 3.828
INFO: [runtcl-4] Executing : report_io -file lab7_1_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2659.383 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab7_1_top_utilization_placed.rpt -pb lab7_1_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab7_1_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 2659.383 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2665.234 ; gain = 5.852
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 67 Warnings, 69 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2694.824 ; gain = 29.590
INFO: [Common 17-1381] The checkpoint 'U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2694.824 ; gain = 29.590
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port hdmi_0_tmds_data_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 28d0633a ConstDB: 0 ShapeSum: 89644150 RouteDB: 0
Post Restoration Checksum: NetGraph: e11171b7 NumContArr: 1add039f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fbee7556

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2747.277 ; gain = 52.453

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fbee7556

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2750.668 ; gain = 55.844

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fbee7556

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2750.668 ; gain = 55.844
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 136b5c547

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.277 ; gain = 86.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.935  | TNS=0.000  | WHS=-0.146 | THS=-119.055|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26658
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26657
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f5f9de91

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2852.223 ; gain = 157.398

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f5f9de91

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2852.223 ; gain = 157.398
Phase 3 Initial Routing | Checksum: e5e601a3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4824
 Number of Nodes with overlaps = 1061
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a36f2d0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 2887.566 ; gain = 192.742
Phase 4 Rip-up And Reroute | Checksum: 12a36f2d0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 122fc8a3f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2887.566 ; gain = 192.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 122fc8a3f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 122fc8a3f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2887.566 ; gain = 192.742
Phase 5 Delay and Skew Optimization | Checksum: 122fc8a3f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 146b7c0c8

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2887.566 ; gain = 192.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cb7df8a2

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2887.566 ; gain = 192.742
Phase 6 Post Hold Fix | Checksum: cb7df8a2

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.9557 %
  Global Horizontal Routing Utilization  = 17.1559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a402bfb3

Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a402bfb3

Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22c3c7fa9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 2887.566 ; gain = 192.742

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.121  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22c3c7fa9

Time (s): cpu = 00:01:24 ; elapsed = 00:01:23 . Memory (MB): peak = 2887.566 ; gain = 192.742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:24 ; elapsed = 00:01:23 . Memory (MB): peak = 2887.566 ; gain = 192.742

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 67 Warnings, 77 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:24 . Memory (MB): peak = 2887.566 ; gain = 192.742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2887.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2887.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file lab7_1_top_drc_routed.rpt -pb lab7_1_top_drc_routed.pb -rpx lab7_1_top_drc_routed.rpx
Command: report_drc -file lab7_1_top_drc_routed.rpt -pb lab7_1_top_drc_routed.pb -rpx lab7_1_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab7_1_top_methodology_drc_routed.rpt -pb lab7_1_top_methodology_drc_routed.pb -rpx lab7_1_top_methodology_drc_routed.rpx
Command: report_methodology -file lab7_1_top_methodology_drc_routed.rpt -pb lab7_1_top_methodology_drc_routed.pb -rpx lab7_1_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file U:/ECE385/lab_7.1/lab_7.1.runs/impl_1/lab7_1_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2887.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file lab7_1_top_power_routed.rpt -pb lab7_1_top_power_summary_routed.pb -rpx lab7_1_top_power_routed.rpx
Command: report_power -file lab7_1_top_power_routed.rpt -pb lab7_1_top_power_summary_routed.pb -rpx lab7_1_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 68 Warnings, 77 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2887.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file lab7_1_top_route_status.rpt -pb lab7_1_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab7_1_top_timing_summary_routed.rpt -pb lab7_1_top_timing_summary_routed.pb -rpx lab7_1_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab7_1_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab7_1_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab7_1_top_bus_skew_routed.rpt -pb lab7_1_top_bus_skew_routed.pb -rpx lab7_1_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 20:39:45 2024...
