<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cxdtvreg.h source code [netbsd/sys/dev/pci/cxdtvreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/cxdtvreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='cxdtvreg.h.html'>cxdtvreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: cxdtvreg.h,v 1.3 2015/07/11 10:32:46 kamil Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2007 Jared D. McNeill &lt;jmcneill@invisible.ca&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2008 Jonathan A. Kollasch &lt;jakllsch@kollasch.net&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="18">18</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="19">19</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="20">20</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="22">22</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="23">23</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="24">24</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="25">25</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="26">26</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="27">27</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_CXDTVREG_H">_DEV_PCI_CXDTVREG_H</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_CXDTVREG_H" data-ref="_M/_DEV_PCI_CXDTVREG_H">_DEV_PCI_CXDTVREG_H</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* misc. registers */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_STHRSH" data-ref="_M/CXDTV_PDMA_STHRSH">CXDTV_PDMA_STHRSH</dfn>	0x200000</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_STRGT_ADRS" data-ref="_M/CXDTV_PDMA_STRGT_ADRS">CXDTV_PDMA_STRGT_ADRS</dfn>	0x200004</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_SINTL_ADRS" data-ref="_M/CXDTV_PDMA_SINTL_ADRS">CXDTV_PDMA_SINTL_ADRS</dfn>	0x200008</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_SCNTRL" data-ref="_M/CXDTV_PDMA_SCNTRL">CXDTV_PDMA_SCNTRL</dfn>	0x20000c</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_DTHRSH" data-ref="_M/CXDTV_PDMA_DTHRSH">CXDTV_PDMA_DTHRSH</dfn>	0x200010</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_DTRGT_ADRS" data-ref="_M/CXDTV_PDMA_DTRGT_ADRS">CXDTV_PDMA_DTRGT_ADRS</dfn>	0x200014</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_DINTL_ADRS" data-ref="_M/CXDTV_PDMA_DINTL_ADRS">CXDTV_PDMA_DINTL_ADRS</dfn>	0x200018</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PDMA_DCNTRL" data-ref="_M/CXDTV_PDMA_DCNTRL">CXDTV_PDMA_DCNTRL</dfn>	0x20001c</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CXDTV_LD_SUBSYS_ID_CFG" data-ref="_M/CXDTV_LD_SUBSYS_ID_CFG">CXDTV_LD_SUBSYS_ID_CFG</dfn>	0x200030</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DEV_CNTRL2" data-ref="_M/CXDTV_DEV_CNTRL2">CXDTV_DEV_CNTRL2</dfn>	0x200034</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PCI_INT_MASK" data-ref="_M/CXDTV_PCI_INT_MASK">CXDTV_PCI_INT_MASK</dfn>	0x200040</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PCI_INT_STAT" data-ref="_M/CXDTV_PCI_INT_STAT">CXDTV_PCI_INT_STAT</dfn>	0x200044</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PCI_INT_MSTAT" data-ref="_M/CXDTV_PCI_INT_MSTAT">CXDTV_PCI_INT_MSTAT</dfn>	0x200048</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PLL_B" data-ref="_M/CXDTV_PLL_B">CXDTV_PLL_B</dfn>		0x35c008</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GP0_IO" data-ref="_M/CXDTV_GP0_IO">CXDTV_GP0_IO</dfn>		0x350010 /* GPIO */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GP1_IO" data-ref="_M/CXDTV_GP1_IO">CXDTV_GP1_IO</dfn>		0x350014</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GP2_IO" data-ref="_M/CXDTV_GP2_IO">CXDTV_GP2_IO</dfn>		0x350018</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GP3_IO" data-ref="_M/CXDTV_GP3_IO">CXDTV_GP3_IO</dfn>		0x35001c</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GPIO" data-ref="_M/CXDTV_GPIO">CXDTV_GPIO</dfn>		0x350010 /* alt. GPIO mode */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GPOE" data-ref="_M/CXDTV_GPOE">CXDTV_GPOE</dfn>		0x350014</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CXDTV_GPIO_ISM" data-ref="_M/CXDTV_GPIO_ISM">CXDTV_GPIO_ISM</dfn>		0x350028</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TM_CNT1_LDW" data-ref="_M/CXDTV_TM_CNT1_LDW">CXDTV_TM_CNT1_LDW</dfn>	0x35c034</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TM_CNT1_UDW" data-ref="_M/CXDTV_TM_CNT1_UDW">CXDTV_TM_CNT1_UDW</dfn>	0x35c038</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TM_LMT1_LDW" data-ref="_M/CXDTV_TM_LMT1_LDW">CXDTV_TM_LMT1_LDW</dfn>	0x35c03c</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TM_LMT1_UDW" data-ref="_M/CXDTV_TM_LMT1_UDW">CXDTV_TM_LMT1_UDW</dfn>	0x35c040</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CXDTV_PINMUX_IO" data-ref="_M/CXDTV_PINMUX_IO">CXDTV_PINMUX_IO</dfn>		0x35c044</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CXDTV_AFE_CFG_IO" data-ref="_M/CXDTV_AFE_CFG_IO">CXDTV_AFE_CFG_IO</dfn>	0x35c04c</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CXDTV_SRST_IO" data-ref="_M/CXDTV_SRST_IO">CXDTV_SRST_IO</dfn>		0x35c05c</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_DIRECT" data-ref="_M/CXDTV_I2C_C_DIRECT">CXDTV_I2C_C_DIRECT</dfn>	0x360000 /* start; 0x367fff end */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_DATACONTROL" data-ref="_M/CXDTV_I2C_C_DATACONTROL">CXDTV_I2C_C_DATACONTROL</dfn>	0x368000</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_DATACONTROL_SDA" data-ref="_M/CXDTV_I2C_C_DATACONTROL_SDA">CXDTV_I2C_C_DATACONTROL_SDA</dfn> 1</u> </td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_DATACONTROL_SCL" data-ref="_M/CXDTV_I2C_C_DATACONTROL_SCL">CXDTV_I2C_C_DATACONTROL_SCL</dfn> 2</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_CTRL" data-ref="_M/CXDTV_I2C_C_CTRL">CXDTV_I2C_C_CTRL</dfn>	0x36c004</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CXDTV_I2C_C_XFER_STATUS" data-ref="_M/CXDTV_I2C_C_XFER_STATUS">CXDTV_I2C_C_XFER_STATUS</dfn>	0x36c044</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* for CXDTV_PCI_INT_ registers */</i></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CXT_PI_VID_INT" data-ref="_M/CXT_PI_VID_INT">CXT_PI_VID_INT</dfn>		__BIT(0)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CXT_PI_AUD_INT" data-ref="_M/CXT_PI_AUD_INT">CXT_PI_AUD_INT</dfn>		__BIT(1)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CXT_PI_TS_INT" data-ref="_M/CXT_PI_TS_INT">CXT_PI_TS_INT</dfn>		__BIT(2)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CXT_PI_VIP_INT" data-ref="_M/CXT_PI_VIP_INT">CXT_PI_VIP_INT</dfn>		__BIT(3)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CXT_PI_HST_INT" data-ref="_M/CXT_PI_HST_INT">CXT_PI_HST_INT</dfn>		__BIT(4)</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DEV_CNTRL2_RUN_RISC" data-ref="_M/CXDTV_DEV_CNTRL2_RUN_RISC">CXDTV_DEV_CNTRL2_RUN_RISC</dfn> __BIT(5)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* PINMUX_IO */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MPEG_PAR_EN" data-ref="_M/MPEG_PAR_EN">MPEG_PAR_EN</dfn>		__BIT(7)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* MPEG TS registers */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DMA28_PTR1" data-ref="_M/CXDTV_DMA28_PTR1">CXDTV_DMA28_PTR1</dfn>	0x30009c</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DMA28_PTR2" data-ref="_M/CXDTV_DMA28_PTR2">CXDTV_DMA28_PTR2</dfn>	0x3000dc</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DMA28_CNT1" data-ref="_M/CXDTV_DMA28_CNT1">CXDTV_DMA28_CNT1</dfn>	0x30011c</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CXDTV_DMA28_CNT2" data-ref="_M/CXDTV_DMA28_CNT2">CXDTV_DMA28_CNT2</dfn>	0x30015c</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_GP_CNT" data-ref="_M/CXDTV_TS_GP_CNT">CXDTV_TS_GP_CNT</dfn>		0x33c020</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_GP_CNT_CNTRL" data-ref="_M/CXDTV_TS_GP_CNT_CNTRL">CXDTV_TS_GP_CNT_CNTRL</dfn>	0x33c030</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_DMA_CNTRL" data-ref="_M/CXDTV_TS_DMA_CNTRL">CXDTV_TS_DMA_CNTRL</dfn>	0x33c040</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_XFER_STATUS" data-ref="_M/CXDTV_TS_XFER_STATUS">CXDTV_TS_XFER_STATUS</dfn>	0x33c044</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_LNGTH" data-ref="_M/CXDTV_TS_LNGTH">CXDTV_TS_LNGTH</dfn>		0x33c048</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CXDTV_HW_SOP_CONTROL" data-ref="_M/CXDTV_HW_SOP_CONTROL">CXDTV_HW_SOP_CONTROL</dfn>	0x33c04c</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_GEN_CONTROL" data-ref="_M/CXDTV_TS_GEN_CONTROL">CXDTV_TS_GEN_CONTROL</dfn>	0x33c050</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_BD_PKT_STATUS" data-ref="_M/CXDTV_TS_BD_PKT_STATUS">CXDTV_TS_BD_PKT_STATUS</dfn>	0x33c054</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_SOP_STATUS" data-ref="_M/CXDTV_TS_SOP_STATUS">CXDTV_TS_SOP_STATUS</dfn>	0x33c058</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_FIFO_OVFL_STAT" data-ref="_M/CXDTV_TS_FIFO_OVFL_STAT">CXDTV_TS_FIFO_OVFL_STAT</dfn>	0x33c05c</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_VLD_MISC" data-ref="_M/CXDTV_TS_VLD_MISC">CXDTV_TS_VLD_MISC</dfn>	0x33c060</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_INT_MASK" data-ref="_M/CXDTV_TS_INT_MASK">CXDTV_TS_INT_MASK</dfn>	0x200070</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_INT_STAT" data-ref="_M/CXDTV_TS_INT_STAT">CXDTV_TS_INT_STAT</dfn>	0x200074</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_INT_MSTAT" data-ref="_M/CXDTV_TS_INT_MSTAT">CXDTV_TS_INT_MSTAT</dfn>	0x200078</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_INT_SSTAT" data-ref="_M/CXDTV_TS_INT_SSTAT">CXDTV_TS_INT_SSTAT</dfn>	0x20007c</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* TS_DMA_CNTRL */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_RISC_EN" data-ref="_M/CXDTV_TS_RISC_EN">CXDTV_TS_RISC_EN</dfn>	__BIT(4)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_FIFO_EN" data-ref="_M/CXDTV_TS_FIFO_EN">CXDTV_TS_FIFO_EN</dfn>	__BIT(0)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* TS_INT_* */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_RISCI2" data-ref="_M/CXDTV_TS_RISCI2">CXDTV_TS_RISCI2</dfn>		__BIT(4)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_RISCI1" data-ref="_M/CXDTV_TS_RISCI1">CXDTV_TS_RISCI1</dfn>		__BIT(0)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CXDTV_TS_RISCI" data-ref="_M/CXDTV_TS_RISCI">CXDTV_TS_RISCI</dfn>		(CXDTV_TS_RISCI2|CXDTV_TS_RISCI1)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* HW_SOP_CONTROL */</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* TS_GEN_CONTROL */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MPEG_IN_SYNC" data-ref="_M/MPEG_IN_SYNC">MPEG_IN_SYNC</dfn>		__BIT(0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IPB_MCLK_POL" data-ref="_M/IPB_MCLK_POL">IPB_MCLK_POL</dfn>		__BIT(1)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/IPB_PUNC_CLK" data-ref="_M/IPB_PUNC_CLK">IPB_PUNC_CLK</dfn>		__BIT(2)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/IPB_SMODE" data-ref="_M/IPB_SMODE">IPB_SMODE</dfn>		__BIT(3)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/IPB_BIT_RVRS" data-ref="_M/IPB_BIT_RVRS">IPB_BIT_RVRS</dfn>		__BIT(4)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IPB_ERR_ACK" data-ref="_M/IPB_ERR_ACK">IPB_ERR_ACK</dfn>		__BIT(5)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/IPB_SW_RST" data-ref="_M/IPB_SW_RST">IPB_SW_RST</dfn>		__BIT(6)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/IPB_STAT_CLR" data-ref="_M/IPB_STAT_CLR">IPB_STAT_CLR</dfn>		__BIT(7)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* TS_SOP_STATUS */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MPG_BAD_SOP_STAT" data-ref="_M/MPG_BAD_SOP_STAT">MPG_BAD_SOP_STAT</dfn>	__BITS(11,0)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/IPB_SOP_SYNC_CHK" data-ref="_M/IPB_SOP_SYNC_CHK">IPB_SOP_SYNC_CHK</dfn>	__BIT(12)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/IPB_SOP_BYTEWIDE" data-ref="_M/IPB_SOP_BYTEWIDE">IPB_SOP_BYTEWIDE</dfn>	__BIT(13)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/IPB_SOP_SEL" data-ref="_M/IPB_SOP_SEL">IPB_SOP_SEL</dfn>		__BITS(15, 14)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/IPB_TSSOP_POL" data-ref="_M/IPB_TSSOP_POL">IPB_TSSOP_POL</dfn>		__BIT(16)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* RISC instructions */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITECR" data-ref="_M/CX_RISC_WRITECR">CX_RISC_WRITECR</dfn>		0xd0000000</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITECM" data-ref="_M/CX_RISC_WRITECM">CX_RISC_WRITECM</dfn>		0xc0000000</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITERM" data-ref="_M/CX_RISC_WRITERM">CX_RISC_WRITERM</dfn>		0xb0000000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_READC" data-ref="_M/CX_RISC_READC">CX_RISC_READC</dfn>		0xa0000000</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_READ" data-ref="_M/CX_RISC_READ">CX_RISC_READ</dfn>		0x90000000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SYNC" data-ref="_M/CX_RISC_SYNC">CX_RISC_SYNC</dfn>		0x80000000</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_JUMP" data-ref="_M/CX_RISC_JUMP">CX_RISC_JUMP</dfn>		0x70000000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITEC" data-ref="_M/CX_RISC_WRITEC">CX_RISC_WRITEC</dfn>		0x50000000</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SKIP" data-ref="_M/CX_RISC_SKIP">CX_RISC_SKIP</dfn>		0x20000000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITE" data-ref="_M/CX_RISC_WRITE">CX_RISC_WRITE</dfn>		0x10000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SOL" data-ref="_M/CX_RISC_SOL">CX_RISC_SOL</dfn>		0x08000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_EOL" data-ref="_M/CX_RISC_EOL">CX_RISC_EOL</dfn>		0x04000000</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IRQ2" data-ref="_M/CX_RISC_IRQ2">CX_RISC_IRQ2</dfn>		0x02000000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IRQ1" data-ref="_M/CX_RISC_IRQ1">CX_RISC_IRQ1</dfn>		0x01000000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IMM" data-ref="_M/CX_RISC_IMM">CX_RISC_IMM</dfn>		0x00000001</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SRP" data-ref="_M/CX_RISC_SRP">CX_RISC_SRP</dfn>		0x00000001</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_NOOP" data-ref="_M/CX_CNT_CTL_NOOP">CX_CNT_CTL_NOOP</dfn>		0x0</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_INCR" data-ref="_M/CX_CNT_CTL_INCR">CX_CNT_CTL_INCR</dfn>		0x1</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_ZERO" data-ref="_M/CX_CNT_CTL_ZERO">CX_CNT_CTL_ZERO</dfn>		0x3</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL" data-ref="_M/CX_RISC_CNT_CTL">CX_RISC_CNT_CTL</dfn>		__BITS(17,16)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_NOOP" data-ref="_M/CX_RISC_CNT_CTL_NOOP">CX_RISC_CNT_CTL_NOOP</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_NOOP)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_INCR" data-ref="_M/CX_RISC_CNT_CTL_INCR">CX_RISC_CNT_CTL_INCR</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_INCR)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_ZERO" data-ref="_M/CX_RISC_CNT_CTL_ZERO">CX_RISC_CNT_CTL_ZERO</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_ZERO)</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* Channel Management Data Structure */</i></td></tr>
<tr><th id="159">159</th><td><i>/* offsets */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_O_IRPC" data-ref="_M/CX_CMDS_O_IRPC">CX_CMDS_O_IRPC</dfn>	0x00</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_O_CDTB" data-ref="_M/CX_CMDS_O_CDTB">CX_CMDS_O_CDTB</dfn>	0x04</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_O_CDTS" data-ref="_M/CX_CMDS_O_CDTS">CX_CMDS_O_CDTS</dfn>	0x08</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_O_IQB" data-ref="_M/CX_CMDS_O_IQB">CX_CMDS_O_IQB</dfn>	0x0c</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_O_IQS" data-ref="_M/CX_CMDS_O_IQS">CX_CMDS_O_IQS</dfn>	0x10</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* bits */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CX_CMDS_IQS_ISRP" data-ref="_M/CX_CMDS_IQS_ISRP">CX_CMDS_IQS_ISRP</dfn> __BIT(31)</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* PCI subsystems products */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBSYSTEM_ATI_HDTV_WONDER" data-ref="_M/PCI_SUBSYSTEM_ATI_HDTV_WONDER">PCI_SUBSYSTEM_ATI_HDTV_WONDER</dfn> 0xa101</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBSYSTEM_ATI_HDTV_WONDER_HP_Z556_MC" data-ref="_M/PCI_SUBSYSTEM_ATI_HDTV_WONDER_HP_Z556_MC">PCI_SUBSYSTEM_ATI_HDTV_WONDER_HP_Z556_MC</dfn> 0xa103</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="30">endif</span> /* !_DEV_PCI_CXDTVREG_H */</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cxdtv.c.html'>netbsd/sys/dev/pci/cxdtv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
